# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Jun 28 2024 10:36:41

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.559825 : 0.623363 : 0.703138 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 100
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for vdc_gen_clk|ICLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (vdc_gen_clk|ICLK:R vs. vdc_gen_clk|ICLK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: DIVIDE[0]
			6.1.2::Path details for port: DIVIDE[10]
			6.1.3::Path details for port: DIVIDE[11]
			6.1.4::Path details for port: DIVIDE[12]
			6.1.5::Path details for port: DIVIDE[13]
			6.1.6::Path details for port: DIVIDE[14]
			6.1.7::Path details for port: DIVIDE[15]
			6.1.8::Path details for port: DIVIDE[1]
			6.1.9::Path details for port: DIVIDE[2]
			6.1.10::Path details for port: DIVIDE[3]
			6.1.11::Path details for port: DIVIDE[4]
			6.1.12::Path details for port: DIVIDE[5]
			6.1.13::Path details for port: DIVIDE[6]
			6.1.14::Path details for port: DIVIDE[7]
			6.1.15::Path details for port: DIVIDE[8]
			6.1.16::Path details for port: DIVIDE[9]
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: OCLK
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: DIVIDE[0]
			6.4.2::Path details for port: DIVIDE[10]
			6.4.3::Path details for port: DIVIDE[11]
			6.4.4::Path details for port: DIVIDE[12]
			6.4.5::Path details for port: DIVIDE[13]
			6.4.6::Path details for port: DIVIDE[14]
			6.4.7::Path details for port: DIVIDE[15]
			6.4.8::Path details for port: DIVIDE[1]
			6.4.9::Path details for port: DIVIDE[2]
			6.4.10::Path details for port: DIVIDE[3]
			6.4.11::Path details for port: DIVIDE[4]
			6.4.12::Path details for port: DIVIDE[5]
			6.4.13::Path details for port: DIVIDE[6]
			6.4.14::Path details for port: DIVIDE[7]
			6.4.15::Path details for port: DIVIDE[8]
			6.4.16::Path details for port: DIVIDE[9]
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: OCLK
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: vdc_gen_clk|ICLK  | Frequency: 191.41 MHz  | Target: 1.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
vdc_gen_clk|ICLK  vdc_gen_clk|ICLK  1e+006           994776      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port                      Setup Times  Clock Reference:Phase  
----------  ------------------------------  -----------  ---------------------  
DIVIDE[0]   ipInertedIOPad_ICLK_preio/DIN0  4837         vdc_gen_clk|ICLK:R     
DIVIDE[10]  ipInertedIOPad_ICLK_preio/DIN0  4970         vdc_gen_clk|ICLK:R     
DIVIDE[11]  ipInertedIOPad_ICLK_preio/DIN0  4281         vdc_gen_clk|ICLK:R     
DIVIDE[12]  ipInertedIOPad_ICLK_preio/DIN0  4745         vdc_gen_clk|ICLK:R     
DIVIDE[13]  ipInertedIOPad_ICLK_preio/DIN0  4323         vdc_gen_clk|ICLK:R     
DIVIDE[14]  ipInertedIOPad_ICLK_preio/DIN0  4780         vdc_gen_clk|ICLK:R     
DIVIDE[15]  ipInertedIOPad_ICLK_preio/DIN0  2537         vdc_gen_clk|ICLK:R     
DIVIDE[1]   ipInertedIOPad_ICLK_preio/DIN0  5715         vdc_gen_clk|ICLK:R     
DIVIDE[2]   ipInertedIOPad_ICLK_preio/DIN0  5779         vdc_gen_clk|ICLK:R     
DIVIDE[3]   ipInertedIOPad_ICLK_preio/DIN0  5378         vdc_gen_clk|ICLK:R     
DIVIDE[4]   ipInertedIOPad_ICLK_preio/DIN0  5469         vdc_gen_clk|ICLK:R     
DIVIDE[5]   ipInertedIOPad_ICLK_preio/DIN0  5258         vdc_gen_clk|ICLK:R     
DIVIDE[6]   ipInertedIOPad_ICLK_preio/DIN0  5216         vdc_gen_clk|ICLK:R     
DIVIDE[7]   ipInertedIOPad_ICLK_preio/DIN0  4415         vdc_gen_clk|ICLK:R     
DIVIDE[8]   ipInertedIOPad_ICLK_preio/DIN0  5315         vdc_gen_clk|ICLK:R     
DIVIDE[9]   ipInertedIOPad_ICLK_preio/DIN0  5371         vdc_gen_clk|ICLK:R     


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                      Clock to Out  Clock Reference:Phase  
---------  ------------------------------  ------------  ---------------------  
OCLK       ipInertedIOPad_ICLK_preio/DIN0  8421          vdc_gen_clk|ICLK:R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port                      Hold Times  Clock Reference:Phase  
----------  ------------------------------  ----------  ---------------------  
DIVIDE[0]   ipInertedIOPad_ICLK_preio/DIN0  -2016       vdc_gen_clk|ICLK:R     
DIVIDE[10]  ipInertedIOPad_ICLK_preio/DIN0  -280        vdc_gen_clk|ICLK:R     
DIVIDE[11]  ipInertedIOPad_ICLK_preio/DIN0  36          vdc_gen_clk|ICLK:R     
DIVIDE[12]  ipInertedIOPad_ICLK_preio/DIN0  -280        vdc_gen_clk|ICLK:R     
DIVIDE[13]  ipInertedIOPad_ICLK_preio/DIN0  -62         vdc_gen_clk|ICLK:R     
DIVIDE[14]  ipInertedIOPad_ICLK_preio/DIN0  -941        vdc_gen_clk|ICLK:R     
DIVIDE[15]  ipInertedIOPad_ICLK_preio/DIN0  -280        vdc_gen_clk|ICLK:R     
DIVIDE[1]   ipInertedIOPad_ICLK_preio/DIN0  -266        vdc_gen_clk|ICLK:R     
DIVIDE[2]   ipInertedIOPad_ICLK_preio/DIN0  86          vdc_gen_clk|ICLK:R     
DIVIDE[3]   ipInertedIOPad_ICLK_preio/DIN0  -62         vdc_gen_clk|ICLK:R     
DIVIDE[4]   ipInertedIOPad_ICLK_preio/DIN0  -266        vdc_gen_clk|ICLK:R     
DIVIDE[5]   ipInertedIOPad_ICLK_preio/DIN0  627         vdc_gen_clk|ICLK:R     
DIVIDE[6]   ipInertedIOPad_ICLK_preio/DIN0  -266        vdc_gen_clk|ICLK:R     
DIVIDE[7]   ipInertedIOPad_ICLK_preio/DIN0  177         vdc_gen_clk|ICLK:R     
DIVIDE[8]   ipInertedIOPad_ICLK_preio/DIN0  -435        vdc_gen_clk|ICLK:R     
DIVIDE[9]   ipInertedIOPad_ICLK_preio/DIN0  -737        vdc_gen_clk|ICLK:R     


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                      Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------------------  --------------------  ---------------------  
OCLK       ipInertedIOPad_ICLK_preio/DIN0  8121                  vdc_gen_clk|ICLK:R     


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for vdc_gen_clk|ICLK
**********************************************
Clock: vdc_gen_clk|ICLK
Frequency: 191.41 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i5_LC_6_9_0/lcout
Path End         : t0off_i15_LC_1_10_7/in2
Capture Clock    : t0off_i15_LC_1_10_7/clk
Setup Constraint : 1000000p
Path slack       : 994776p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2348
- Setup Time                                           -373
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1001976

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  4008
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7200
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i5_LC_6_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i5_LC_6_9_0/lcout           LogicCell40_SEQ_MODE_1000    541              3192  994776  RISE       2
I__889/I                          Odrv4                          0              3192  994776  RISE       1
I__889/O                          Odrv4                        352              3544  994776  RISE       1
I__891/I                          Span4Mux_h                     0              3544  994776  RISE       1
I__891/O                          Span4Mux_h                   302              3846  994776  RISE       1
I__893/I                          LocalMux                       0              3846  994776  RISE       1
I__893/O                          LocalMux                     330              4177  994776  RISE       1
I__895/I                          InMux                          0              4177  994776  RISE       1
I__895/O                          InMux                        260              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/in1         LogicCell40_SEQ_MODE_0000      0              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    260              4697  994776  RISE       2
add_33_8_lut_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4697  994776  RISE       1
add_33_8_lut_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    127              4824  994776  RISE       2
add_33_9_lut_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4824  994776  RISE       1
add_33_9_lut_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    127              4950  994776  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin    ICE_CARRY_IN_MUX               0              4950  994776  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout   ICE_CARRY_IN_MUX             197              5147  994776  RISE       2
add_33_10_lut_LC_2_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              5147  994776  RISE       1
add_33_10_lut_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_0000    127              5274  994776  RISE       2
add_33_11_lut_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5274  994776  RISE       1
add_33_11_lut_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    127              5400  994776  RISE       2
add_33_12_lut_LC_2_10_2/carryin   LogicCell40_SEQ_MODE_0000      0              5400  994776  RISE       1
add_33_12_lut_LC_2_10_2/carryout  LogicCell40_SEQ_MODE_0000    127              5527  994776  RISE       2
add_33_13_lut_LC_2_10_3/carryin   LogicCell40_SEQ_MODE_0000      0              5527  994776  RISE       1
add_33_13_lut_LC_2_10_3/carryout  LogicCell40_SEQ_MODE_0000    127              5653  994776  RISE       2
add_33_14_lut_LC_2_10_4/carryin   LogicCell40_SEQ_MODE_0000      0              5653  994776  RISE       1
add_33_14_lut_LC_2_10_4/carryout  LogicCell40_SEQ_MODE_0000    127              5780  994776  RISE       2
add_33_15_lut_LC_2_10_5/carryin   LogicCell40_SEQ_MODE_0000      0              5780  994776  RISE       1
add_33_15_lut_LC_2_10_5/carryout  LogicCell40_SEQ_MODE_0000    127              5906  994776  RISE       2
add_33_16_lut_LC_2_10_6/carryin   LogicCell40_SEQ_MODE_0000      0              5906  994776  RISE       1
add_33_16_lut_LC_2_10_6/carryout  LogicCell40_SEQ_MODE_0000    127              6033  994776  RISE       1
I__472/I                          InMux                          0              6033  994776  RISE       1
I__472/O                          InMux                        260              6293  994776  RISE       1
add_33_17_lut_LC_2_10_7/in3       LogicCell40_SEQ_MODE_0000      0              6293  994776  RISE       1
add_33_17_lut_LC_2_10_7/lcout     LogicCell40_SEQ_MODE_0000    316              6609  994776  RISE       1
I__469/I                          LocalMux                       0              6609  994776  RISE       1
I__469/O                          LocalMux                     330              6940  994776  RISE       1
I__470/I                          InMux                          0              6940  994776  RISE       1
I__470/O                          InMux                        260              7200  994776  RISE       1
I__471/I                          CascadeMux                     0              7200  994776  RISE       1
I__471/O                          CascadeMux                     0              7200  994776  RISE       1
t0off_i15_LC_1_10_7/in2           LogicCell40_SEQ_MODE_1000      0              7200  994776  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__798/I                        LocalMux                       0              1709  RISE       1
I__798/O                        LocalMux                     330              2039  RISE       1
I__807/I                        ClkMux                         0              2039  RISE       1
I__807/O                        ClkMux                       309              2348  RISE       1
t0off_i15_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (vdc_gen_clk|ICLK:R vs. vdc_gen_clk|ICLK:R)
*************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i5_LC_6_9_0/lcout
Path End         : t0off_i15_LC_1_10_7/in2
Capture Clock    : t0off_i15_LC_1_10_7/clk
Setup Constraint : 1000000p
Path slack       : 994776p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2348
- Setup Time                                           -373
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1001976

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  4008
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7200
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i5_LC_6_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i5_LC_6_9_0/lcout           LogicCell40_SEQ_MODE_1000    541              3192  994776  RISE       2
I__889/I                          Odrv4                          0              3192  994776  RISE       1
I__889/O                          Odrv4                        352              3544  994776  RISE       1
I__891/I                          Span4Mux_h                     0              3544  994776  RISE       1
I__891/O                          Span4Mux_h                   302              3846  994776  RISE       1
I__893/I                          LocalMux                       0              3846  994776  RISE       1
I__893/O                          LocalMux                     330              4177  994776  RISE       1
I__895/I                          InMux                          0              4177  994776  RISE       1
I__895/O                          InMux                        260              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/in1         LogicCell40_SEQ_MODE_0000      0              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    260              4697  994776  RISE       2
add_33_8_lut_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4697  994776  RISE       1
add_33_8_lut_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    127              4824  994776  RISE       2
add_33_9_lut_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4824  994776  RISE       1
add_33_9_lut_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    127              4950  994776  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin    ICE_CARRY_IN_MUX               0              4950  994776  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout   ICE_CARRY_IN_MUX             197              5147  994776  RISE       2
add_33_10_lut_LC_2_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              5147  994776  RISE       1
add_33_10_lut_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_0000    127              5274  994776  RISE       2
add_33_11_lut_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5274  994776  RISE       1
add_33_11_lut_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    127              5400  994776  RISE       2
add_33_12_lut_LC_2_10_2/carryin   LogicCell40_SEQ_MODE_0000      0              5400  994776  RISE       1
add_33_12_lut_LC_2_10_2/carryout  LogicCell40_SEQ_MODE_0000    127              5527  994776  RISE       2
add_33_13_lut_LC_2_10_3/carryin   LogicCell40_SEQ_MODE_0000      0              5527  994776  RISE       1
add_33_13_lut_LC_2_10_3/carryout  LogicCell40_SEQ_MODE_0000    127              5653  994776  RISE       2
add_33_14_lut_LC_2_10_4/carryin   LogicCell40_SEQ_MODE_0000      0              5653  994776  RISE       1
add_33_14_lut_LC_2_10_4/carryout  LogicCell40_SEQ_MODE_0000    127              5780  994776  RISE       2
add_33_15_lut_LC_2_10_5/carryin   LogicCell40_SEQ_MODE_0000      0              5780  994776  RISE       1
add_33_15_lut_LC_2_10_5/carryout  LogicCell40_SEQ_MODE_0000    127              5906  994776  RISE       2
add_33_16_lut_LC_2_10_6/carryin   LogicCell40_SEQ_MODE_0000      0              5906  994776  RISE       1
add_33_16_lut_LC_2_10_6/carryout  LogicCell40_SEQ_MODE_0000    127              6033  994776  RISE       1
I__472/I                          InMux                          0              6033  994776  RISE       1
I__472/O                          InMux                        260              6293  994776  RISE       1
add_33_17_lut_LC_2_10_7/in3       LogicCell40_SEQ_MODE_0000      0              6293  994776  RISE       1
add_33_17_lut_LC_2_10_7/lcout     LogicCell40_SEQ_MODE_0000    316              6609  994776  RISE       1
I__469/I                          LocalMux                       0              6609  994776  RISE       1
I__469/O                          LocalMux                     330              6940  994776  RISE       1
I__470/I                          InMux                          0              6940  994776  RISE       1
I__470/O                          InMux                        260              7200  994776  RISE       1
I__471/I                          CascadeMux                     0              7200  994776  RISE       1
I__471/O                          CascadeMux                     0              7200  994776  RISE       1
t0off_i15_LC_1_10_7/in2           LogicCell40_SEQ_MODE_1000      0              7200  994776  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__798/I                        LocalMux                       0              1709  RISE       1
I__798/O                        LocalMux                     330              2039  RISE       1
I__807/I                        ClkMux                         0              2039  RISE       1
I__807/O                        ClkMux                       309              2348  RISE       1
t0off_i15_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: DIVIDE[0] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[0]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Setup Time        : 4837


Data Path Delay                6982
+ Setup Time                    471
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 4837

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[0]                                      vdc_gen_clk                0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_0_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_0_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIVIDE_c_0_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIVIDE_c_0_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__145/I                                       Odrv12                     0      1209               RISE  1       
I__145/O                                       Odrv12                     492    1701               RISE  1       
I__146/I                                       Span12Mux_v                0      1701               RISE  1       
I__146/O                                       Span12Mux_v                492    2193               RISE  1       
I__147/I                                       Sp12to4                    0      2193               RISE  1       
I__147/O                                       Sp12to4                    429    2622               RISE  1       
I__148/I                                       LocalMux                   0      2622               RISE  1       
I__148/O                                       LocalMux                   330    2953               RISE  1       
I__149/I                                       InMux                      0      2953               RISE  1       
I__149/O                                       InMux                      260    3213               RISE  1       
I__150/I                                       CascadeMux                 0      3213               RISE  1       
I__150/O                                       CascadeMux                 0      3213               RISE  1       
sub_34_add_2_2_lut_LC_1_9_0/in2                LogicCell40_SEQ_MODE_0000  0      3213               RISE  1       
sub_34_add_2_2_lut_LC_1_9_0/carryout           LogicCell40_SEQ_MODE_0000  232    3445               RISE  2       
sub_34_add_2_3_lut_LC_1_9_1/carryin            LogicCell40_SEQ_MODE_0000  0      3445               RISE  1       
sub_34_add_2_3_lut_LC_1_9_1/carryout           LogicCell40_SEQ_MODE_0000  127    3571               RISE  2       
sub_34_add_2_4_lut_LC_1_9_2/carryin            LogicCell40_SEQ_MODE_0000  0      3571               RISE  1       
sub_34_add_2_4_lut_LC_1_9_2/carryout           LogicCell40_SEQ_MODE_0000  127    3698               RISE  2       
sub_34_add_2_5_lut_LC_1_9_3/carryin            LogicCell40_SEQ_MODE_0000  0      3698               RISE  1       
sub_34_add_2_5_lut_LC_1_9_3/carryout           LogicCell40_SEQ_MODE_0000  127    3824               RISE  2       
sub_34_add_2_6_lut_LC_1_9_4/carryin            LogicCell40_SEQ_MODE_0000  0      3824               RISE  1       
sub_34_add_2_6_lut_LC_1_9_4/carryout           LogicCell40_SEQ_MODE_0000  127    3951               RISE  2       
sub_34_add_2_7_lut_LC_1_9_5/carryin            LogicCell40_SEQ_MODE_0000  0      3951               RISE  1       
sub_34_add_2_7_lut_LC_1_9_5/carryout           LogicCell40_SEQ_MODE_0000  127    4078               RISE  2       
sub_34_add_2_8_lut_LC_1_9_6/carryin            LogicCell40_SEQ_MODE_0000  0      4078               RISE  1       
sub_34_add_2_8_lut_LC_1_9_6/carryout           LogicCell40_SEQ_MODE_0000  127    4204               RISE  2       
sub_34_add_2_9_lut_LC_1_9_7/carryin            LogicCell40_SEQ_MODE_0000  0      4204               RISE  1       
sub_34_add_2_9_lut_LC_1_9_7/carryout           LogicCell40_SEQ_MODE_0000  127    4331               RISE  1       
IN_MUX_bfv_1_10_0_/carryinitin                 ICE_CARRY_IN_MUX           0      4331               RISE  1       
IN_MUX_bfv_1_10_0_/carryinitout                ICE_CARRY_IN_MUX           197    4528               RISE  2       
sub_34_add_2_10_lut_LC_1_10_0/carryin          LogicCell40_SEQ_MODE_0000  0      4528               RISE  1       
sub_34_add_2_10_lut_LC_1_10_0/carryout         LogicCell40_SEQ_MODE_0000  127    4654               RISE  2       
sub_34_add_2_11_lut_LC_1_10_1/carryin          LogicCell40_SEQ_MODE_0000  0      4654               RISE  1       
sub_34_add_2_11_lut_LC_1_10_1/carryout         LogicCell40_SEQ_MODE_0000  127    4781               RISE  2       
sub_34_add_2_12_lut_LC_1_10_2/carryin          LogicCell40_SEQ_MODE_0000  0      4781               RISE  1       
sub_34_add_2_12_lut_LC_1_10_2/carryout         LogicCell40_SEQ_MODE_0000  127    4907               RISE  2       
sub_34_add_2_13_lut_LC_1_10_3/carryin          LogicCell40_SEQ_MODE_0000  0      4907               RISE  1       
sub_34_add_2_13_lut_LC_1_10_3/carryout         LogicCell40_SEQ_MODE_0000  127    5034               RISE  2       
sub_34_add_2_14_lut_LC_1_10_4/carryin          LogicCell40_SEQ_MODE_0000  0      5034               RISE  1       
sub_34_add_2_14_lut_LC_1_10_4/carryout         LogicCell40_SEQ_MODE_0000  127    5160               RISE  2       
I__243/I                                       InMux                      0      5160               RISE  1       
I__243/O                                       InMux                      260    5421               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/in3              LogicCell40_SEQ_MODE_0000  0      5421               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/lcout            LogicCell40_SEQ_MODE_0000  316    5737               RISE  1       
I__649/I                                       Odrv4                      0      5737               RISE  1       
I__649/O                                       Odrv4                      352    6089               RISE  1       
I__650/I                                       Span4Mux_h                 0      6089               RISE  1       
I__650/O                                       Span4Mux_h                 302    6391               RISE  1       
I__651/I                                       LocalMux                   0      6391               RISE  1       
I__651/O                                       LocalMux                   330    6721               RISE  1       
I__652/I                                       InMux                      0      6721               RISE  1       
I__652/O                                       InMux                      260    6982               RISE  1       
t0off_i13_LC_3_9_4/in0                         LogicCell40_SEQ_MODE_1000  0      6982               RISE  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__782/I                        Odrv12                     0      0                  RISE  1       
I__782/O                        Odrv12                     492    492                RISE  1       
I__784/I                        Sp12to4                    0      492                RISE  1       
I__784/O                        Sp12to4                    429    921                RISE  1       
I__786/I                        Span4Mux_v                 0      921                RISE  1       
I__786/O                        Span4Mux_v                 352    1273               RISE  1       
I__788/I                        Span4Mux_v                 0      1273               RISE  1       
I__788/O                        Span4Mux_v                 352    1624               RISE  1       
I__796/I                        Span4Mux_v                 0      1624               RISE  1       
I__796/O                        Span4Mux_v                 352    1976               RISE  1       
I__806/I                        LocalMux                   0      1976               RISE  1       
I__806/O                        LocalMux                   330    2306               RISE  1       
I__818/I                        ClkMux                     0      2306               RISE  1       
I__818/O                        ClkMux                     309    2616               RISE  1       
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.2::Path details for port: DIVIDE[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[10]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Setup Time        : 4970


Data Path Delay                7115
+ Setup Time                    471
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 4970

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[10]                                      vdc_gen_clk                0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_10_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_10_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIVIDE_c_10_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIVIDE_c_10_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__564/I                                        Odrv12                     0      1209               RISE  1       
I__564/O                                        Odrv12                     492    1701               RISE  1       
I__566/I                                        Sp12to4                    0      1701               RISE  1       
I__566/O                                        Sp12to4                    429    2130               RISE  1       
I__568/I                                        Span4Mux_v                 0      2130               RISE  1       
I__568/O                                        Span4Mux_v                 352    2481               RISE  1       
I__569/I                                        LocalMux                   0      2481               RISE  1       
I__569/O                                        LocalMux                   330    2812               RISE  1       
I__570/I                                        InMux                      0      2812               RISE  1       
I__570/O                                        InMux                      260    3072               RISE  1       
sub_34_inv_0_i10_1_lut_LC_3_8_5/in3             LogicCell40_SEQ_MODE_0000  0      3072               RISE  1       
sub_34_inv_0_i10_1_lut_LC_3_8_5/lcout           LogicCell40_SEQ_MODE_0000  316    3388               RISE  1       
I__559/I                                        Odrv4                      0      3388               RISE  1       
I__559/O                                        Odrv4                      352    3740               RISE  1       
I__560/I                                        Span4Mux_v                 0      3740               RISE  1       
I__560/O                                        Span4Mux_v                 352    4092               RISE  1       
I__561/I                                        LocalMux                   0      4092               RISE  1       
I__561/O                                        LocalMux                   330    4422               RISE  1       
I__562/I                                        InMux                      0      4422               RISE  1       
I__562/O                                        InMux                      260    4682               RISE  1       
I__563/I                                        CascadeMux                 0      4682               RISE  1       
I__563/O                                        CascadeMux                 0      4682               RISE  1       
sub_34_add_2_11_lut_LC_1_10_1/in2               LogicCell40_SEQ_MODE_0000  0      4682               RISE  1       
sub_34_add_2_11_lut_LC_1_10_1/carryout          LogicCell40_SEQ_MODE_0000  232    4914               RISE  2       
sub_34_add_2_12_lut_LC_1_10_2/carryin           LogicCell40_SEQ_MODE_0000  0      4914               RISE  1       
sub_34_add_2_12_lut_LC_1_10_2/carryout          LogicCell40_SEQ_MODE_0000  127    5041               RISE  2       
sub_34_add_2_13_lut_LC_1_10_3/carryin           LogicCell40_SEQ_MODE_0000  0      5041               RISE  1       
sub_34_add_2_13_lut_LC_1_10_3/carryout          LogicCell40_SEQ_MODE_0000  127    5167               RISE  2       
sub_34_add_2_14_lut_LC_1_10_4/carryin           LogicCell40_SEQ_MODE_0000  0      5167               RISE  1       
sub_34_add_2_14_lut_LC_1_10_4/carryout          LogicCell40_SEQ_MODE_0000  127    5294               RISE  2       
I__243/I                                        InMux                      0      5294               RISE  1       
I__243/O                                        InMux                      260    5554               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/in3               LogicCell40_SEQ_MODE_0000  0      5554               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/lcout             LogicCell40_SEQ_MODE_0000  316    5871               RISE  1       
I__649/I                                        Odrv4                      0      5871               RISE  1       
I__649/O                                        Odrv4                      352    6222               RISE  1       
I__650/I                                        Span4Mux_h                 0      6222               RISE  1       
I__650/O                                        Span4Mux_h                 302    6524               RISE  1       
I__651/I                                        LocalMux                   0      6524               RISE  1       
I__651/O                                        LocalMux                   330    6855               RISE  1       
I__652/I                                        InMux                      0      6855               RISE  1       
I__652/O                                        InMux                      260    7115               RISE  1       
t0off_i13_LC_3_9_4/in0                          LogicCell40_SEQ_MODE_1000  0      7115               RISE  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__782/I                        Odrv12                     0      0                  RISE  1       
I__782/O                        Odrv12                     492    492                RISE  1       
I__784/I                        Sp12to4                    0      492                RISE  1       
I__784/O                        Sp12to4                    429    921                RISE  1       
I__786/I                        Span4Mux_v                 0      921                RISE  1       
I__786/O                        Span4Mux_v                 352    1273               RISE  1       
I__788/I                        Span4Mux_v                 0      1273               RISE  1       
I__788/O                        Span4Mux_v                 352    1624               RISE  1       
I__796/I                        Span4Mux_v                 0      1624               RISE  1       
I__796/O                        Span4Mux_v                 352    1976               RISE  1       
I__806/I                        LocalMux                   0      1976               RISE  1       
I__806/O                        LocalMux                   330    2306               RISE  1       
I__818/I                        ClkMux                     0      2306               RISE  1       
I__818/O                        ClkMux                     309    2616               RISE  1       
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.3::Path details for port: DIVIDE[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[11]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Setup Time        : 4281


Data Path Delay                6426
+ Setup Time                    471
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 4281

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[11]                                      vdc_gen_clk                0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_11_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_11_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIVIDE_c_11_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIVIDE_c_11_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__456/I                                        Odrv12                     0      1209               RISE  1       
I__456/O                                        Odrv12                     492    1701               RISE  1       
I__458/I                                        Span12Mux_v                0      1701               RISE  1       
I__458/O                                        Span12Mux_v                492    2193               RISE  1       
I__460/I                                        Sp12to4                    0      2193               RISE  1       
I__460/O                                        Sp12to4                    429    2622               RISE  1       
I__463/I                                        LocalMux                   0      2622               RISE  1       
I__463/O                                        LocalMux                   330    2953               RISE  1       
I__466/I                                        InMux                      0      2953               RISE  1       
I__466/O                                        InMux                      260    3213               RISE  1       
sub_34_inv_0_i11_1_lut_LC_1_11_0/in3            LogicCell40_SEQ_MODE_0000  0      3213               RISE  1       
sub_34_inv_0_i11_1_lut_LC_1_11_0/lcout          LogicCell40_SEQ_MODE_0000  316    3529               RISE  1       
I__226/I                                        LocalMux                   0      3529               RISE  1       
I__226/O                                        LocalMux                   330    3860               RISE  1       
I__227/I                                        InMux                      0      3860               RISE  1       
I__227/O                                        InMux                      260    4120               RISE  1       
I__228/I                                        CascadeMux                 0      4120               RISE  1       
I__228/O                                        CascadeMux                 0      4120               RISE  1       
sub_34_add_2_12_lut_LC_1_10_2/in2               LogicCell40_SEQ_MODE_0000  0      4120               RISE  1       
sub_34_add_2_12_lut_LC_1_10_2/carryout          LogicCell40_SEQ_MODE_0000  232    4352               RISE  2       
sub_34_add_2_13_lut_LC_1_10_3/carryin           LogicCell40_SEQ_MODE_0000  0      4352               RISE  1       
sub_34_add_2_13_lut_LC_1_10_3/carryout          LogicCell40_SEQ_MODE_0000  127    4478               RISE  2       
sub_34_add_2_14_lut_LC_1_10_4/carryin           LogicCell40_SEQ_MODE_0000  0      4478               RISE  1       
sub_34_add_2_14_lut_LC_1_10_4/carryout          LogicCell40_SEQ_MODE_0000  127    4605               RISE  2       
I__243/I                                        InMux                      0      4605               RISE  1       
I__243/O                                        InMux                      260    4865               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/in3               LogicCell40_SEQ_MODE_0000  0      4865               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/lcout             LogicCell40_SEQ_MODE_0000  316    5181               RISE  1       
I__649/I                                        Odrv4                      0      5181               RISE  1       
I__649/O                                        Odrv4                      352    5533               RISE  1       
I__650/I                                        Span4Mux_h                 0      5533               RISE  1       
I__650/O                                        Span4Mux_h                 302    5835               RISE  1       
I__651/I                                        LocalMux                   0      5835               RISE  1       
I__651/O                                        LocalMux                   330    6166               RISE  1       
I__652/I                                        InMux                      0      6166               RISE  1       
I__652/O                                        InMux                      260    6426               RISE  1       
t0off_i13_LC_3_9_4/in0                          LogicCell40_SEQ_MODE_1000  0      6426               RISE  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__782/I                        Odrv12                     0      0                  RISE  1       
I__782/O                        Odrv12                     492    492                RISE  1       
I__784/I                        Sp12to4                    0      492                RISE  1       
I__784/O                        Sp12to4                    429    921                RISE  1       
I__786/I                        Span4Mux_v                 0      921                RISE  1       
I__786/O                        Span4Mux_v                 352    1273               RISE  1       
I__788/I                        Span4Mux_v                 0      1273               RISE  1       
I__788/O                        Span4Mux_v                 352    1624               RISE  1       
I__796/I                        Span4Mux_v                 0      1624               RISE  1       
I__796/O                        Span4Mux_v                 352    1976               RISE  1       
I__806/I                        LocalMux                   0      1976               RISE  1       
I__806/O                        LocalMux                   330    2306               RISE  1       
I__818/I                        ClkMux                     0      2306               RISE  1       
I__818/O                        ClkMux                     309    2616               RISE  1       
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.4::Path details for port: DIVIDE[12]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[12]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Setup Time        : 4745


Data Path Delay                6890
+ Setup Time                    471
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 4745

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[12]                                      vdc_gen_clk                0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_12_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_12_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIVIDE_c_12_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIVIDE_c_12_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__576/I                                        Odrv12                     0      1209               RISE  1       
I__576/O                                        Odrv12                     492    1701               RISE  1       
I__578/I                                        Sp12to4                    0      1701               RISE  1       
I__578/O                                        Sp12to4                    429    2130               RISE  1       
I__580/I                                        Span4Mux_v                 0      2130               RISE  1       
I__580/O                                        Span4Mux_v                 352    2481               RISE  1       
I__581/I                                        LocalMux                   0      2481               RISE  1       
I__581/O                                        LocalMux                   330    2812               RISE  1       
I__583/I                                        InMux                      0      2812               RISE  1       
I__583/O                                        InMux                      260    3072               RISE  1       
sub_34_inv_0_i12_1_lut_LC_3_8_4/in3             LogicCell40_SEQ_MODE_0000  0      3072               RISE  1       
sub_34_inv_0_i12_1_lut_LC_3_8_4/lcout           LogicCell40_SEQ_MODE_0000  316    3388               RISE  1       
I__572/I                                        Odrv4                      0      3388               RISE  1       
I__572/O                                        Odrv4                      352    3740               RISE  1       
I__573/I                                        Span4Mux_v                 0      3740               RISE  1       
I__573/O                                        Span4Mux_v                 352    4092               RISE  1       
I__574/I                                        LocalMux                   0      4092               RISE  1       
I__574/O                                        LocalMux                   330    4422               RISE  1       
I__575/I                                        InMux                      0      4422               RISE  1       
I__575/O                                        InMux                      260    4682               RISE  1       
sub_34_add_2_13_lut_LC_1_10_3/in1               LogicCell40_SEQ_MODE_0000  0      4682               RISE  1       
sub_34_add_2_13_lut_LC_1_10_3/carryout          LogicCell40_SEQ_MODE_0000  260    4942               RISE  2       
sub_34_add_2_14_lut_LC_1_10_4/carryin           LogicCell40_SEQ_MODE_0000  0      4942               RISE  1       
sub_34_add_2_14_lut_LC_1_10_4/carryout          LogicCell40_SEQ_MODE_0000  127    5069               RISE  2       
I__243/I                                        InMux                      0      5069               RISE  1       
I__243/O                                        InMux                      260    5329               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/in3               LogicCell40_SEQ_MODE_0000  0      5329               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/lcout             LogicCell40_SEQ_MODE_0000  316    5646               RISE  1       
I__649/I                                        Odrv4                      0      5646               RISE  1       
I__649/O                                        Odrv4                      352    5997               RISE  1       
I__650/I                                        Span4Mux_h                 0      5997               RISE  1       
I__650/O                                        Span4Mux_h                 302    6299               RISE  1       
I__651/I                                        LocalMux                   0      6299               RISE  1       
I__651/O                                        LocalMux                   330    6630               RISE  1       
I__652/I                                        InMux                      0      6630               RISE  1       
I__652/O                                        InMux                      260    6890               RISE  1       
t0off_i13_LC_3_9_4/in0                          LogicCell40_SEQ_MODE_1000  0      6890               RISE  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__782/I                        Odrv12                     0      0                  RISE  1       
I__782/O                        Odrv12                     492    492                RISE  1       
I__784/I                        Sp12to4                    0      492                RISE  1       
I__784/O                        Sp12to4                    429    921                RISE  1       
I__786/I                        Span4Mux_v                 0      921                RISE  1       
I__786/O                        Span4Mux_v                 352    1273               RISE  1       
I__788/I                        Span4Mux_v                 0      1273               RISE  1       
I__788/O                        Span4Mux_v                 352    1624               RISE  1       
I__796/I                        Span4Mux_v                 0      1624               RISE  1       
I__796/O                        Span4Mux_v                 352    1976               RISE  1       
I__806/I                        LocalMux                   0      1976               RISE  1       
I__806/O                        LocalMux                   330    2306               RISE  1       
I__818/I                        ClkMux                     0      2306               RISE  1       
I__818/O                        ClkMux                     309    2616               RISE  1       
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.5::Path details for port: DIVIDE[13]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[13]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Setup Time        : 4323


Data Path Delay                6468
+ Setup Time                    471
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 4323

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[13]                                      vdc_gen_clk                0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_13_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_13_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIVIDE_c_13_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIVIDE_c_13_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__417/I                                        Odrv4                      0      1209               RISE  1       
I__417/O                                        Odrv4                      352    1560               RISE  1       
I__419/I                                        Span4Mux_v                 0      1560               RISE  1       
I__419/O                                        Span4Mux_v                 352    1912               RISE  1       
I__421/I                                        Span4Mux_h                 0      1912               RISE  1       
I__421/O                                        Span4Mux_h                 302    2214               RISE  1       
I__423/I                                        Span4Mux_v                 0      2214               RISE  1       
I__423/O                                        Span4Mux_v                 352    2566               RISE  1       
I__425/I                                        LocalMux                   0      2566               RISE  1       
I__425/O                                        LocalMux                   330    2896               RISE  1       
I__428/I                                        InMux                      0      2896               RISE  1       
I__428/O                                        InMux                      260    3156               RISE  1       
sub_34_inv_0_i13_1_lut_LC_1_8_2/in3             LogicCell40_SEQ_MODE_0000  0      3156               RISE  1       
sub_34_inv_0_i13_1_lut_LC_1_8_2/lcout           LogicCell40_SEQ_MODE_0000  316    3473               RISE  1       
I__249/I                                        Odrv4                      0      3473               RISE  1       
I__249/O                                        Odrv4                      352    3824               RISE  1       
I__250/I                                        LocalMux                   0      3824               RISE  1       
I__250/O                                        LocalMux                   330    4155               RISE  1       
I__251/I                                        InMux                      0      4155               RISE  1       
I__251/O                                        InMux                      260    4415               RISE  1       
I__252/I                                        CascadeMux                 0      4415               RISE  1       
I__252/O                                        CascadeMux                 0      4415               RISE  1       
sub_34_add_2_14_lut_LC_1_10_4/in2               LogicCell40_SEQ_MODE_0000  0      4415               RISE  1       
sub_34_add_2_14_lut_LC_1_10_4/carryout          LogicCell40_SEQ_MODE_0000  232    4647               RISE  2       
I__243/I                                        InMux                      0      4647               RISE  1       
I__243/O                                        InMux                      260    4907               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/in3               LogicCell40_SEQ_MODE_0000  0      4907               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/lcout             LogicCell40_SEQ_MODE_0000  316    5224               RISE  1       
I__649/I                                        Odrv4                      0      5224               RISE  1       
I__649/O                                        Odrv4                      352    5575               RISE  1       
I__650/I                                        Span4Mux_h                 0      5575               RISE  1       
I__650/O                                        Span4Mux_h                 302    5878               RISE  1       
I__651/I                                        LocalMux                   0      5878               RISE  1       
I__651/O                                        LocalMux                   330    6208               RISE  1       
I__652/I                                        InMux                      0      6208               RISE  1       
I__652/O                                        InMux                      260    6468               RISE  1       
t0off_i13_LC_3_9_4/in0                          LogicCell40_SEQ_MODE_1000  0      6468               RISE  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__782/I                        Odrv12                     0      0                  RISE  1       
I__782/O                        Odrv12                     492    492                RISE  1       
I__784/I                        Sp12to4                    0      492                RISE  1       
I__784/O                        Sp12to4                    429    921                RISE  1       
I__786/I                        Span4Mux_v                 0      921                RISE  1       
I__786/O                        Span4Mux_v                 352    1273               RISE  1       
I__788/I                        Span4Mux_v                 0      1273               RISE  1       
I__788/O                        Span4Mux_v                 352    1624               RISE  1       
I__796/I                        Span4Mux_v                 0      1624               RISE  1       
I__796/O                        Span4Mux_v                 352    1976               RISE  1       
I__806/I                        LocalMux                   0      1976               RISE  1       
I__806/O                        LocalMux                   330    2306               RISE  1       
I__818/I                        ClkMux                     0      2306               RISE  1       
I__818/O                        ClkMux                     309    2616               RISE  1       
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.6::Path details for port: DIVIDE[14]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[14]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Setup Time        : 4780


Data Path Delay                6925
+ Setup Time                    471
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 4780

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[14]                                      vdc_gen_clk                0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_14_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_14_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIVIDE_c_14_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIVIDE_c_14_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__231/I                                        Odrv12                     0      1209               RISE  1       
I__231/O                                        Odrv12                     492    1701               RISE  1       
I__232/I                                        Sp12to4                    0      1701               RISE  1       
I__232/O                                        Sp12to4                    429    2130               RISE  1       
I__233/I                                        Span4Mux_v                 0      2130               RISE  1       
I__233/O                                        Span4Mux_v                 352    2481               RISE  1       
I__234/I                                        Span4Mux_v                 0      2481               RISE  1       
I__234/O                                        Span4Mux_v                 352    2833               RISE  1       
I__235/I                                        Span4Mux_v                 0      2833               RISE  1       
I__235/O                                        Span4Mux_v                 352    3185               RISE  1       
I__237/I                                        LocalMux                   0      3185               RISE  1       
I__237/O                                        LocalMux                   330    3515               RISE  1       
I__240/I                                        InMux                      0      3515               RISE  1       
I__240/O                                        InMux                      260    3775               RISE  1       
sub_34_inv_0_i14_1_lut_LC_1_8_3/in3             LogicCell40_SEQ_MODE_0000  0      3775               RISE  1       
sub_34_inv_0_i14_1_lut_LC_1_8_3/lcout           LogicCell40_SEQ_MODE_0000  316    4092               RISE  1       
I__244/I                                        Odrv4                      0      4092               RISE  1       
I__244/O                                        Odrv4                      352    4443               RISE  1       
I__245/I                                        LocalMux                   0      4443               RISE  1       
I__245/O                                        LocalMux                   330    4774               RISE  1       
I__246/I                                        InMux                      0      4774               RISE  1       
I__246/O                                        InMux                      260    5034               RISE  1       
I__247/I                                        CascadeMux                 0      5034               RISE  1       
I__247/O                                        CascadeMux                 0      5034               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/in2               LogicCell40_SEQ_MODE_0000  0      5034               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/carryout          LogicCell40_SEQ_MODE_0000  232    5266               RISE  2       
I__230/I                                        InMux                      0      5266               RISE  1       
I__230/O                                        InMux                      260    5526               RISE  1       
sub_34_add_2_16_lut_LC_1_10_6/in3               LogicCell40_SEQ_MODE_0000  0      5526               RISE  1       
sub_34_add_2_16_lut_LC_1_10_6/lcout             LogicCell40_SEQ_MODE_0000  316    5842               RISE  1       
I__629/I                                        Odrv12                     0      5842               RISE  1       
I__629/O                                        Odrv12                     492    6335               RISE  1       
I__630/I                                        LocalMux                   0      6335               RISE  1       
I__630/O                                        LocalMux                   330    6665               RISE  1       
I__631/I                                        InMux                      0      6665               RISE  1       
I__631/O                                        InMux                      260    6925               RISE  1       
t0off_i14_LC_3_10_3/in0                         LogicCell40_SEQ_MODE_1000  0      6925               RISE  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__782/I                        Odrv12                     0      0                  RISE  1       
I__782/O                        Odrv12                     492    492                RISE  1       
I__784/I                        Sp12to4                    0      492                RISE  1       
I__784/O                        Sp12to4                    429    921                RISE  1       
I__786/I                        Span4Mux_v                 0      921                RISE  1       
I__786/O                        Span4Mux_v                 352    1273               RISE  1       
I__788/I                        Span4Mux_v                 0      1273               RISE  1       
I__788/O                        Span4Mux_v                 352    1624               RISE  1       
I__795/I                        Span4Mux_v                 0      1624               RISE  1       
I__795/O                        Span4Mux_v                 352    1976               RISE  1       
I__804/I                        LocalMux                   0      1976               RISE  1       
I__804/O                        LocalMux                   330    2306               RISE  1       
I__816/I                        ClkMux                     0      2306               RISE  1       
I__816/O                        ClkMux                     309    2616               RISE  1       
t0off_i14_LC_3_10_3/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.7::Path details for port: DIVIDE[15]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[15]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Setup Time        : 2537


Data Path Delay                4682
+ Setup Time                    471
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 2537

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[15]                                      vdc_gen_clk                0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_15_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_15_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIVIDE_c_15_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIVIDE_c_15_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__591/I                                        Odrv12                     0      1209               RISE  1       
I__591/O                                        Odrv12                     492    1701               RISE  1       
I__592/I                                        LocalMux                   0      1701               RISE  1       
I__592/O                                        LocalMux                   330    2031               RISE  1       
I__595/I                                        InMux                      0      2031               RISE  1       
I__595/O                                        InMux                      260    2292               RISE  1       
sub_34_inv_0_i15_1_lut_LC_1_11_5/in3            LogicCell40_SEQ_MODE_0000  0      2292               RISE  1       
sub_34_inv_0_i15_1_lut_LC_1_11_5/lcout          LogicCell40_SEQ_MODE_0000  316    2608               RISE  1       
I__314/I                                        LocalMux                   0      2608               RISE  1       
I__314/O                                        LocalMux                   330    2938               RISE  1       
I__315/I                                        InMux                      0      2938               RISE  1       
I__315/O                                        InMux                      260    3199               RISE  1       
sub_34_add_2_16_lut_LC_1_10_6/in1               LogicCell40_SEQ_MODE_0000  0      3199               RISE  1       
sub_34_add_2_16_lut_LC_1_10_6/lcout             LogicCell40_SEQ_MODE_0000  401    3599               RISE  1       
I__629/I                                        Odrv12                     0      3599               RISE  1       
I__629/O                                        Odrv12                     492    4092               RISE  1       
I__630/I                                        LocalMux                   0      4092               RISE  1       
I__630/O                                        LocalMux                   330    4422               RISE  1       
I__631/I                                        InMux                      0      4422               RISE  1       
I__631/O                                        InMux                      260    4682               RISE  1       
t0off_i14_LC_3_10_3/in0                         LogicCell40_SEQ_MODE_1000  0      4682               RISE  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__782/I                        Odrv12                     0      0                  RISE  1       
I__782/O                        Odrv12                     492    492                RISE  1       
I__784/I                        Sp12to4                    0      492                RISE  1       
I__784/O                        Sp12to4                    429    921                RISE  1       
I__786/I                        Span4Mux_v                 0      921                RISE  1       
I__786/O                        Span4Mux_v                 352    1273               RISE  1       
I__788/I                        Span4Mux_v                 0      1273               RISE  1       
I__788/O                        Span4Mux_v                 352    1624               RISE  1       
I__795/I                        Span4Mux_v                 0      1624               RISE  1       
I__795/O                        Span4Mux_v                 352    1976               RISE  1       
I__804/I                        LocalMux                   0      1976               RISE  1       
I__804/O                        LocalMux                   330    2306               RISE  1       
I__816/I                        ClkMux                     0      2306               RISE  1       
I__816/O                        ClkMux                     309    2616               RISE  1       
t0off_i14_LC_3_10_3/clk         LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.8::Path details for port: DIVIDE[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[1]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Setup Time        : 5715


Data Path Delay                7860
+ Setup Time                    471
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 5715

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[1]                                      vdc_gen_clk                0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_1_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIVIDE_c_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIVIDE_c_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__301/I                                       Odrv4                      0      1209               RISE  1       
I__301/O                                       Odrv4                      352    1560               RISE  1       
I__302/I                                       Span4Mux_h                 0      1560               RISE  1       
I__302/O                                       Span4Mux_h                 302    1863               RISE  1       
I__304/I                                       Span4Mux_v                 0      1863               RISE  1       
I__304/O                                       Span4Mux_v                 352    2214               RISE  1       
I__306/I                                       LocalMux                   0      2214               RISE  1       
I__306/O                                       LocalMux                   330    2545               RISE  1       
I__309/I                                       InMux                      0      2545               RISE  1       
I__309/O                                       InMux                      260    2805               RISE  1       
sub_34_inv_0_i1_1_lut_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000  0      2805               RISE  1       
sub_34_inv_0_i1_1_lut_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000  316    3121               RISE  1       
I__298/I                                       Odrv4                      0      3121               RISE  1       
I__298/O                                       Odrv4                      352    3473               RISE  1       
I__299/I                                       LocalMux                   0      3473               RISE  1       
I__299/O                                       LocalMux                   330    3803               RISE  1       
I__300/I                                       InMux                      0      3803               RISE  1       
I__300/O                                       InMux                      260    4064               RISE  1       
sub_34_add_2_2_lut_LC_1_9_0/in1                LogicCell40_SEQ_MODE_0000  0      4064               RISE  1       
sub_34_add_2_2_lut_LC_1_9_0/carryout           LogicCell40_SEQ_MODE_0000  260    4324               RISE  2       
sub_34_add_2_3_lut_LC_1_9_1/carryin            LogicCell40_SEQ_MODE_0000  0      4324               RISE  1       
sub_34_add_2_3_lut_LC_1_9_1/carryout           LogicCell40_SEQ_MODE_0000  127    4450               RISE  2       
sub_34_add_2_4_lut_LC_1_9_2/carryin            LogicCell40_SEQ_MODE_0000  0      4450               RISE  1       
sub_34_add_2_4_lut_LC_1_9_2/carryout           LogicCell40_SEQ_MODE_0000  127    4577               RISE  2       
sub_34_add_2_5_lut_LC_1_9_3/carryin            LogicCell40_SEQ_MODE_0000  0      4577               RISE  1       
sub_34_add_2_5_lut_LC_1_9_3/carryout           LogicCell40_SEQ_MODE_0000  127    4703               RISE  2       
sub_34_add_2_6_lut_LC_1_9_4/carryin            LogicCell40_SEQ_MODE_0000  0      4703               RISE  1       
sub_34_add_2_6_lut_LC_1_9_4/carryout           LogicCell40_SEQ_MODE_0000  127    4830               RISE  2       
sub_34_add_2_7_lut_LC_1_9_5/carryin            LogicCell40_SEQ_MODE_0000  0      4830               RISE  1       
sub_34_add_2_7_lut_LC_1_9_5/carryout           LogicCell40_SEQ_MODE_0000  127    4956               RISE  2       
sub_34_add_2_8_lut_LC_1_9_6/carryin            LogicCell40_SEQ_MODE_0000  0      4956               RISE  1       
sub_34_add_2_8_lut_LC_1_9_6/carryout           LogicCell40_SEQ_MODE_0000  127    5083               RISE  2       
sub_34_add_2_9_lut_LC_1_9_7/carryin            LogicCell40_SEQ_MODE_0000  0      5083               RISE  1       
sub_34_add_2_9_lut_LC_1_9_7/carryout           LogicCell40_SEQ_MODE_0000  127    5210               RISE  1       
IN_MUX_bfv_1_10_0_/carryinitin                 ICE_CARRY_IN_MUX           0      5210               RISE  1       
IN_MUX_bfv_1_10_0_/carryinitout                ICE_CARRY_IN_MUX           197    5406               RISE  2       
sub_34_add_2_10_lut_LC_1_10_0/carryin          LogicCell40_SEQ_MODE_0000  0      5406               RISE  1       
sub_34_add_2_10_lut_LC_1_10_0/carryout         LogicCell40_SEQ_MODE_0000  127    5533               RISE  2       
sub_34_add_2_11_lut_LC_1_10_1/carryin          LogicCell40_SEQ_MODE_0000  0      5533               RISE  1       
sub_34_add_2_11_lut_LC_1_10_1/carryout         LogicCell40_SEQ_MODE_0000  127    5660               RISE  2       
sub_34_add_2_12_lut_LC_1_10_2/carryin          LogicCell40_SEQ_MODE_0000  0      5660               RISE  1       
sub_34_add_2_12_lut_LC_1_10_2/carryout         LogicCell40_SEQ_MODE_0000  127    5786               RISE  2       
sub_34_add_2_13_lut_LC_1_10_3/carryin          LogicCell40_SEQ_MODE_0000  0      5786               RISE  1       
sub_34_add_2_13_lut_LC_1_10_3/carryout         LogicCell40_SEQ_MODE_0000  127    5913               RISE  2       
sub_34_add_2_14_lut_LC_1_10_4/carryin          LogicCell40_SEQ_MODE_0000  0      5913               RISE  1       
sub_34_add_2_14_lut_LC_1_10_4/carryout         LogicCell40_SEQ_MODE_0000  127    6039               RISE  2       
I__243/I                                       InMux                      0      6039               RISE  1       
I__243/O                                       InMux                      260    6299               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/in3              LogicCell40_SEQ_MODE_0000  0      6299               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/lcout            LogicCell40_SEQ_MODE_0000  316    6616               RISE  1       
I__649/I                                       Odrv4                      0      6616               RISE  1       
I__649/O                                       Odrv4                      352    6967               RISE  1       
I__650/I                                       Span4Mux_h                 0      6967               RISE  1       
I__650/O                                       Span4Mux_h                 302    7270               RISE  1       
I__651/I                                       LocalMux                   0      7270               RISE  1       
I__651/O                                       LocalMux                   330    7600               RISE  1       
I__652/I                                       InMux                      0      7600               RISE  1       
I__652/O                                       InMux                      260    7860               RISE  1       
t0off_i13_LC_3_9_4/in0                         LogicCell40_SEQ_MODE_1000  0      7860               RISE  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__782/I                        Odrv12                     0      0                  RISE  1       
I__782/O                        Odrv12                     492    492                RISE  1       
I__784/I                        Sp12to4                    0      492                RISE  1       
I__784/O                        Sp12to4                    429    921                RISE  1       
I__786/I                        Span4Mux_v                 0      921                RISE  1       
I__786/O                        Span4Mux_v                 352    1273               RISE  1       
I__788/I                        Span4Mux_v                 0      1273               RISE  1       
I__788/O                        Span4Mux_v                 352    1624               RISE  1       
I__796/I                        Span4Mux_v                 0      1624               RISE  1       
I__796/O                        Span4Mux_v                 352    1976               RISE  1       
I__806/I                        LocalMux                   0      1976               RISE  1       
I__806/O                        LocalMux                   330    2306               RISE  1       
I__818/I                        ClkMux                     0      2306               RISE  1       
I__818/O                        ClkMux                     309    2616               RISE  1       
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.9::Path details for port: DIVIDE[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[2]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Setup Time        : 5779


Data Path Delay                7924
+ Setup Time                    471
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 5779

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[2]                                      vdc_gen_clk                0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_2_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_2_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIVIDE_c_2_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIVIDE_c_2_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__275/I                                       Odrv12                     0      1209               RISE  1       
I__275/O                                       Odrv12                     492    1701               RISE  1       
I__276/I                                       Span12Mux_v                0      1701               RISE  1       
I__276/O                                       Span12Mux_v                492    2193               RISE  1       
I__278/I                                       Sp12to4                    0      2193               RISE  1       
I__278/O                                       Sp12to4                    429    2622               RISE  1       
I__281/I                                       LocalMux                   0      2622               RISE  1       
I__281/O                                       LocalMux                   330    2953               RISE  1       
I__283/I                                       InMux                      0      2953               RISE  1       
I__283/O                                       InMux                      260    3213               RISE  1       
sub_34_inv_0_i2_1_lut_LC_1_8_0/in0             LogicCell40_SEQ_MODE_0000  0      3213               RISE  1       
sub_34_inv_0_i2_1_lut_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_0000  450    3663               RISE  1       
I__142/I                                       LocalMux                   0      3663               RISE  1       
I__142/O                                       LocalMux                   330    3993               RISE  1       
I__143/I                                       InMux                      0      3993               RISE  1       
I__143/O                                       InMux                      260    4253               RISE  1       
sub_34_add_2_3_lut_LC_1_9_1/in1                LogicCell40_SEQ_MODE_0000  0      4253               RISE  1       
sub_34_add_2_3_lut_LC_1_9_1/carryout           LogicCell40_SEQ_MODE_0000  260    4514               RISE  2       
sub_34_add_2_4_lut_LC_1_9_2/carryin            LogicCell40_SEQ_MODE_0000  0      4514               RISE  1       
sub_34_add_2_4_lut_LC_1_9_2/carryout           LogicCell40_SEQ_MODE_0000  127    4640               RISE  2       
sub_34_add_2_5_lut_LC_1_9_3/carryin            LogicCell40_SEQ_MODE_0000  0      4640               RISE  1       
sub_34_add_2_5_lut_LC_1_9_3/carryout           LogicCell40_SEQ_MODE_0000  127    4767               RISE  2       
sub_34_add_2_6_lut_LC_1_9_4/carryin            LogicCell40_SEQ_MODE_0000  0      4767               RISE  1       
sub_34_add_2_6_lut_LC_1_9_4/carryout           LogicCell40_SEQ_MODE_0000  127    4893               RISE  2       
sub_34_add_2_7_lut_LC_1_9_5/carryin            LogicCell40_SEQ_MODE_0000  0      4893               RISE  1       
sub_34_add_2_7_lut_LC_1_9_5/carryout           LogicCell40_SEQ_MODE_0000  127    5020               RISE  2       
sub_34_add_2_8_lut_LC_1_9_6/carryin            LogicCell40_SEQ_MODE_0000  0      5020               RISE  1       
sub_34_add_2_8_lut_LC_1_9_6/carryout           LogicCell40_SEQ_MODE_0000  127    5146               RISE  2       
sub_34_add_2_9_lut_LC_1_9_7/carryin            LogicCell40_SEQ_MODE_0000  0      5146               RISE  1       
sub_34_add_2_9_lut_LC_1_9_7/carryout           LogicCell40_SEQ_MODE_0000  127    5273               RISE  1       
IN_MUX_bfv_1_10_0_/carryinitin                 ICE_CARRY_IN_MUX           0      5273               RISE  1       
IN_MUX_bfv_1_10_0_/carryinitout                ICE_CARRY_IN_MUX           197    5470               RISE  2       
sub_34_add_2_10_lut_LC_1_10_0/carryin          LogicCell40_SEQ_MODE_0000  0      5470               RISE  1       
sub_34_add_2_10_lut_LC_1_10_0/carryout         LogicCell40_SEQ_MODE_0000  127    5596               RISE  2       
sub_34_add_2_11_lut_LC_1_10_1/carryin          LogicCell40_SEQ_MODE_0000  0      5596               RISE  1       
sub_34_add_2_11_lut_LC_1_10_1/carryout         LogicCell40_SEQ_MODE_0000  127    5723               RISE  2       
sub_34_add_2_12_lut_LC_1_10_2/carryin          LogicCell40_SEQ_MODE_0000  0      5723               RISE  1       
sub_34_add_2_12_lut_LC_1_10_2/carryout         LogicCell40_SEQ_MODE_0000  127    5849               RISE  2       
sub_34_add_2_13_lut_LC_1_10_3/carryin          LogicCell40_SEQ_MODE_0000  0      5849               RISE  1       
sub_34_add_2_13_lut_LC_1_10_3/carryout         LogicCell40_SEQ_MODE_0000  127    5976               RISE  2       
sub_34_add_2_14_lut_LC_1_10_4/carryin          LogicCell40_SEQ_MODE_0000  0      5976               RISE  1       
sub_34_add_2_14_lut_LC_1_10_4/carryout         LogicCell40_SEQ_MODE_0000  127    6103               RISE  2       
I__243/I                                       InMux                      0      6103               RISE  1       
I__243/O                                       InMux                      260    6363               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/in3              LogicCell40_SEQ_MODE_0000  0      6363               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/lcout            LogicCell40_SEQ_MODE_0000  316    6679               RISE  1       
I__649/I                                       Odrv4                      0      6679               RISE  1       
I__649/O                                       Odrv4                      352    7031               RISE  1       
I__650/I                                       Span4Mux_h                 0      7031               RISE  1       
I__650/O                                       Span4Mux_h                 302    7333               RISE  1       
I__651/I                                       LocalMux                   0      7333               RISE  1       
I__651/O                                       LocalMux                   330    7664               RISE  1       
I__652/I                                       InMux                      0      7664               RISE  1       
I__652/O                                       InMux                      260    7924               RISE  1       
t0off_i13_LC_3_9_4/in0                         LogicCell40_SEQ_MODE_1000  0      7924               RISE  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__782/I                        Odrv12                     0      0                  RISE  1       
I__782/O                        Odrv12                     492    492                RISE  1       
I__784/I                        Sp12to4                    0      492                RISE  1       
I__784/O                        Sp12to4                    429    921                RISE  1       
I__786/I                        Span4Mux_v                 0      921                RISE  1       
I__786/O                        Span4Mux_v                 352    1273               RISE  1       
I__788/I                        Span4Mux_v                 0      1273               RISE  1       
I__788/O                        Span4Mux_v                 352    1624               RISE  1       
I__796/I                        Span4Mux_v                 0      1624               RISE  1       
I__796/O                        Span4Mux_v                 352    1976               RISE  1       
I__806/I                        LocalMux                   0      1976               RISE  1       
I__806/O                        LocalMux                   330    2306               RISE  1       
I__818/I                        ClkMux                     0      2306               RISE  1       
I__818/O                        ClkMux                     309    2616               RISE  1       
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.10::Path details for port: DIVIDE[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[3]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Setup Time        : 5378


Data Path Delay                7523
+ Setup Time                    471
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 5378

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[3]                                      vdc_gen_clk                0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_3_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_3_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIVIDE_c_3_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIVIDE_c_3_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__437/I                                       Odrv12                     0      1209               RISE  1       
I__437/O                                       Odrv12                     492    1701               RISE  1       
I__438/I                                       Sp12to4                    0      1701               RISE  1       
I__438/O                                       Sp12to4                    429    2130               RISE  1       
I__440/I                                       Span4Mux_v                 0      2130               RISE  1       
I__440/O                                       Span4Mux_v                 352    2481               RISE  1       
I__442/I                                       LocalMux                   0      2481               RISE  1       
I__442/O                                       LocalMux                   330    2812               RISE  1       
I__445/I                                       InMux                      0      2812               RISE  1       
I__445/O                                       InMux                      260    3072               RISE  1       
sub_34_inv_0_i3_1_lut_LC_1_8_7/in3             LogicCell40_SEQ_MODE_0000  0      3072               RISE  1       
sub_34_inv_0_i3_1_lut_LC_1_8_7/lcout           LogicCell40_SEQ_MODE_0000  316    3388               RISE  1       
I__139/I                                       LocalMux                   0      3388               RISE  1       
I__139/O                                       LocalMux                   330    3719               RISE  1       
I__140/I                                       InMux                      0      3719               RISE  1       
I__140/O                                       InMux                      260    3979               RISE  1       
sub_34_add_2_4_lut_LC_1_9_2/in1                LogicCell40_SEQ_MODE_0000  0      3979               RISE  1       
sub_34_add_2_4_lut_LC_1_9_2/carryout           LogicCell40_SEQ_MODE_0000  260    4239               RISE  2       
sub_34_add_2_5_lut_LC_1_9_3/carryin            LogicCell40_SEQ_MODE_0000  0      4239               RISE  1       
sub_34_add_2_5_lut_LC_1_9_3/carryout           LogicCell40_SEQ_MODE_0000  127    4366               RISE  2       
sub_34_add_2_6_lut_LC_1_9_4/carryin            LogicCell40_SEQ_MODE_0000  0      4366               RISE  1       
sub_34_add_2_6_lut_LC_1_9_4/carryout           LogicCell40_SEQ_MODE_0000  127    4492               RISE  2       
sub_34_add_2_7_lut_LC_1_9_5/carryin            LogicCell40_SEQ_MODE_0000  0      4492               RISE  1       
sub_34_add_2_7_lut_LC_1_9_5/carryout           LogicCell40_SEQ_MODE_0000  127    4619               RISE  2       
sub_34_add_2_8_lut_LC_1_9_6/carryin            LogicCell40_SEQ_MODE_0000  0      4619               RISE  1       
sub_34_add_2_8_lut_LC_1_9_6/carryout           LogicCell40_SEQ_MODE_0000  127    4746               RISE  2       
sub_34_add_2_9_lut_LC_1_9_7/carryin            LogicCell40_SEQ_MODE_0000  0      4746               RISE  1       
sub_34_add_2_9_lut_LC_1_9_7/carryout           LogicCell40_SEQ_MODE_0000  127    4872               RISE  1       
IN_MUX_bfv_1_10_0_/carryinitin                 ICE_CARRY_IN_MUX           0      4872               RISE  1       
IN_MUX_bfv_1_10_0_/carryinitout                ICE_CARRY_IN_MUX           197    5069               RISE  2       
sub_34_add_2_10_lut_LC_1_10_0/carryin          LogicCell40_SEQ_MODE_0000  0      5069               RISE  1       
sub_34_add_2_10_lut_LC_1_10_0/carryout         LogicCell40_SEQ_MODE_0000  127    5196               RISE  2       
sub_34_add_2_11_lut_LC_1_10_1/carryin          LogicCell40_SEQ_MODE_0000  0      5196               RISE  1       
sub_34_add_2_11_lut_LC_1_10_1/carryout         LogicCell40_SEQ_MODE_0000  127    5322               RISE  2       
sub_34_add_2_12_lut_LC_1_10_2/carryin          LogicCell40_SEQ_MODE_0000  0      5322               RISE  1       
sub_34_add_2_12_lut_LC_1_10_2/carryout         LogicCell40_SEQ_MODE_0000  127    5449               RISE  2       
sub_34_add_2_13_lut_LC_1_10_3/carryin          LogicCell40_SEQ_MODE_0000  0      5449               RISE  1       
sub_34_add_2_13_lut_LC_1_10_3/carryout         LogicCell40_SEQ_MODE_0000  127    5575               RISE  2       
sub_34_add_2_14_lut_LC_1_10_4/carryin          LogicCell40_SEQ_MODE_0000  0      5575               RISE  1       
sub_34_add_2_14_lut_LC_1_10_4/carryout         LogicCell40_SEQ_MODE_0000  127    5702               RISE  2       
I__243/I                                       InMux                      0      5702               RISE  1       
I__243/O                                       InMux                      260    5962               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/in3              LogicCell40_SEQ_MODE_0000  0      5962               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/lcout            LogicCell40_SEQ_MODE_0000  316    6278               RISE  1       
I__649/I                                       Odrv4                      0      6278               RISE  1       
I__649/O                                       Odrv4                      352    6630               RISE  1       
I__650/I                                       Span4Mux_h                 0      6630               RISE  1       
I__650/O                                       Span4Mux_h                 302    6932               RISE  1       
I__651/I                                       LocalMux                   0      6932               RISE  1       
I__651/O                                       LocalMux                   330    7263               RISE  1       
I__652/I                                       InMux                      0      7263               RISE  1       
I__652/O                                       InMux                      260    7523               RISE  1       
t0off_i13_LC_3_9_4/in0                         LogicCell40_SEQ_MODE_1000  0      7523               RISE  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__782/I                        Odrv12                     0      0                  RISE  1       
I__782/O                        Odrv12                     492    492                RISE  1       
I__784/I                        Sp12to4                    0      492                RISE  1       
I__784/O                        Sp12to4                    429    921                RISE  1       
I__786/I                        Span4Mux_v                 0      921                RISE  1       
I__786/O                        Span4Mux_v                 352    1273               RISE  1       
I__788/I                        Span4Mux_v                 0      1273               RISE  1       
I__788/O                        Span4Mux_v                 352    1624               RISE  1       
I__796/I                        Span4Mux_v                 0      1624               RISE  1       
I__796/O                        Span4Mux_v                 352    1976               RISE  1       
I__806/I                        LocalMux                   0      1976               RISE  1       
I__806/O                        LocalMux                   330    2306               RISE  1       
I__818/I                        ClkMux                     0      2306               RISE  1       
I__818/O                        ClkMux                     309    2616               RISE  1       
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.11::Path details for port: DIVIDE[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[4]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Setup Time        : 5469


Data Path Delay                7614
+ Setup Time                    471
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 5469

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[4]                                      vdc_gen_clk                0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_4_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_4_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIVIDE_c_4_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIVIDE_c_4_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__189/I                                       Odrv4                      0      1209               RISE  1       
I__189/O                                       Odrv4                      352    1560               RISE  1       
I__190/I                                       Span4Mux_v                 0      1560               RISE  1       
I__190/O                                       Span4Mux_v                 352    1912               RISE  1       
I__191/I                                       Span4Mux_h                 0      1912               RISE  1       
I__191/O                                       Span4Mux_h                 302    2214               RISE  1       
I__192/I                                       Span4Mux_v                 0      2214               RISE  1       
I__192/O                                       Span4Mux_v                 352    2566               RISE  1       
I__194/I                                       LocalMux                   0      2566               RISE  1       
I__194/O                                       LocalMux                   330    2896               RISE  1       
I__197/I                                       InMux                      0      2896               RISE  1       
I__197/O                                       InMux                      260    3156               RISE  1       
sub_34_inv_0_i4_1_lut_LC_1_8_4/in0             LogicCell40_SEQ_MODE_0000  0      3156               RISE  1       
sub_34_inv_0_i4_1_lut_LC_1_8_4/lcout           LogicCell40_SEQ_MODE_0000  450    3606               RISE  1       
I__204/I                                       LocalMux                   0      3606               RISE  1       
I__204/O                                       LocalMux                   330    3937               RISE  1       
I__205/I                                       InMux                      0      3937               RISE  1       
I__205/O                                       InMux                      260    4197               RISE  1       
sub_34_add_2_5_lut_LC_1_9_3/in1                LogicCell40_SEQ_MODE_0000  0      4197               RISE  1       
sub_34_add_2_5_lut_LC_1_9_3/carryout           LogicCell40_SEQ_MODE_0000  260    4457               RISE  2       
sub_34_add_2_6_lut_LC_1_9_4/carryin            LogicCell40_SEQ_MODE_0000  0      4457               RISE  1       
sub_34_add_2_6_lut_LC_1_9_4/carryout           LogicCell40_SEQ_MODE_0000  127    4584               RISE  2       
sub_34_add_2_7_lut_LC_1_9_5/carryin            LogicCell40_SEQ_MODE_0000  0      4584               RISE  1       
sub_34_add_2_7_lut_LC_1_9_5/carryout           LogicCell40_SEQ_MODE_0000  127    4710               RISE  2       
sub_34_add_2_8_lut_LC_1_9_6/carryin            LogicCell40_SEQ_MODE_0000  0      4710               RISE  1       
sub_34_add_2_8_lut_LC_1_9_6/carryout           LogicCell40_SEQ_MODE_0000  127    4837               RISE  2       
sub_34_add_2_9_lut_LC_1_9_7/carryin            LogicCell40_SEQ_MODE_0000  0      4837               RISE  1       
sub_34_add_2_9_lut_LC_1_9_7/carryout           LogicCell40_SEQ_MODE_0000  127    4964               RISE  1       
IN_MUX_bfv_1_10_0_/carryinitin                 ICE_CARRY_IN_MUX           0      4964               RISE  1       
IN_MUX_bfv_1_10_0_/carryinitout                ICE_CARRY_IN_MUX           197    5160               RISE  2       
sub_34_add_2_10_lut_LC_1_10_0/carryin          LogicCell40_SEQ_MODE_0000  0      5160               RISE  1       
sub_34_add_2_10_lut_LC_1_10_0/carryout         LogicCell40_SEQ_MODE_0000  127    5287               RISE  2       
sub_34_add_2_11_lut_LC_1_10_1/carryin          LogicCell40_SEQ_MODE_0000  0      5287               RISE  1       
sub_34_add_2_11_lut_LC_1_10_1/carryout         LogicCell40_SEQ_MODE_0000  127    5414               RISE  2       
sub_34_add_2_12_lut_LC_1_10_2/carryin          LogicCell40_SEQ_MODE_0000  0      5414               RISE  1       
sub_34_add_2_12_lut_LC_1_10_2/carryout         LogicCell40_SEQ_MODE_0000  127    5540               RISE  2       
sub_34_add_2_13_lut_LC_1_10_3/carryin          LogicCell40_SEQ_MODE_0000  0      5540               RISE  1       
sub_34_add_2_13_lut_LC_1_10_3/carryout         LogicCell40_SEQ_MODE_0000  127    5667               RISE  2       
sub_34_add_2_14_lut_LC_1_10_4/carryin          LogicCell40_SEQ_MODE_0000  0      5667               RISE  1       
sub_34_add_2_14_lut_LC_1_10_4/carryout         LogicCell40_SEQ_MODE_0000  127    5793               RISE  2       
I__243/I                                       InMux                      0      5793               RISE  1       
I__243/O                                       InMux                      260    6053               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/in3              LogicCell40_SEQ_MODE_0000  0      6053               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/lcout            LogicCell40_SEQ_MODE_0000  316    6370               RISE  1       
I__649/I                                       Odrv4                      0      6370               RISE  1       
I__649/O                                       Odrv4                      352    6721               RISE  1       
I__650/I                                       Span4Mux_h                 0      6721               RISE  1       
I__650/O                                       Span4Mux_h                 302    7024               RISE  1       
I__651/I                                       LocalMux                   0      7024               RISE  1       
I__651/O                                       LocalMux                   330    7354               RISE  1       
I__652/I                                       InMux                      0      7354               RISE  1       
I__652/O                                       InMux                      260    7614               RISE  1       
t0off_i13_LC_3_9_4/in0                         LogicCell40_SEQ_MODE_1000  0      7614               RISE  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__782/I                        Odrv12                     0      0                  RISE  1       
I__782/O                        Odrv12                     492    492                RISE  1       
I__784/I                        Sp12to4                    0      492                RISE  1       
I__784/O                        Sp12to4                    429    921                RISE  1       
I__786/I                        Span4Mux_v                 0      921                RISE  1       
I__786/O                        Span4Mux_v                 352    1273               RISE  1       
I__788/I                        Span4Mux_v                 0      1273               RISE  1       
I__788/O                        Span4Mux_v                 352    1624               RISE  1       
I__796/I                        Span4Mux_v                 0      1624               RISE  1       
I__796/O                        Span4Mux_v                 352    1976               RISE  1       
I__806/I                        LocalMux                   0      1976               RISE  1       
I__806/O                        LocalMux                   330    2306               RISE  1       
I__818/I                        ClkMux                     0      2306               RISE  1       
I__818/O                        ClkMux                     309    2616               RISE  1       
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.12::Path details for port: DIVIDE[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[5]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Setup Time        : 5258


Data Path Delay                7403
+ Setup Time                    471
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 5258

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[5]                                      vdc_gen_clk                0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_5_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_5_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIVIDE_c_5_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIVIDE_c_5_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__178/I                                       Odrv12                     0      1209               RISE  1       
I__178/O                                       Odrv12                     492    1701               RISE  1       
I__180/I                                       Sp12to4                    0      1701               RISE  1       
I__180/O                                       Sp12to4                    429    2130               RISE  1       
I__182/I                                       Span4Mux_v                 0      2130               RISE  1       
I__182/O                                       Span4Mux_v                 352    2481               RISE  1       
I__183/I                                       LocalMux                   0      2481               RISE  1       
I__183/O                                       LocalMux                   330    2812               RISE  1       
I__185/I                                       InMux                      0      2812               RISE  1       
I__185/O                                       InMux                      260    3072               RISE  1       
sub_34_inv_0_i5_1_lut_LC_1_8_1/in0             LogicCell40_SEQ_MODE_0000  0      3072               RISE  1       
sub_34_inv_0_i5_1_lut_LC_1_8_1/lcout           LogicCell40_SEQ_MODE_0000  450    3522               RISE  1       
I__201/I                                       LocalMux                   0      3522               RISE  1       
I__201/O                                       LocalMux                   330    3853               RISE  1       
I__202/I                                       InMux                      0      3853               RISE  1       
I__202/O                                       InMux                      260    4113               RISE  1       
sub_34_add_2_6_lut_LC_1_9_4/in1                LogicCell40_SEQ_MODE_0000  0      4113               RISE  1       
sub_34_add_2_6_lut_LC_1_9_4/carryout           LogicCell40_SEQ_MODE_0000  260    4373               RISE  2       
sub_34_add_2_7_lut_LC_1_9_5/carryin            LogicCell40_SEQ_MODE_0000  0      4373               RISE  1       
sub_34_add_2_7_lut_LC_1_9_5/carryout           LogicCell40_SEQ_MODE_0000  127    4499               RISE  2       
sub_34_add_2_8_lut_LC_1_9_6/carryin            LogicCell40_SEQ_MODE_0000  0      4499               RISE  1       
sub_34_add_2_8_lut_LC_1_9_6/carryout           LogicCell40_SEQ_MODE_0000  127    4626               RISE  2       
sub_34_add_2_9_lut_LC_1_9_7/carryin            LogicCell40_SEQ_MODE_0000  0      4626               RISE  1       
sub_34_add_2_9_lut_LC_1_9_7/carryout           LogicCell40_SEQ_MODE_0000  127    4753               RISE  1       
IN_MUX_bfv_1_10_0_/carryinitin                 ICE_CARRY_IN_MUX           0      4753               RISE  1       
IN_MUX_bfv_1_10_0_/carryinitout                ICE_CARRY_IN_MUX           197    4949               RISE  2       
sub_34_add_2_10_lut_LC_1_10_0/carryin          LogicCell40_SEQ_MODE_0000  0      4949               RISE  1       
sub_34_add_2_10_lut_LC_1_10_0/carryout         LogicCell40_SEQ_MODE_0000  127    5076               RISE  2       
sub_34_add_2_11_lut_LC_1_10_1/carryin          LogicCell40_SEQ_MODE_0000  0      5076               RISE  1       
sub_34_add_2_11_lut_LC_1_10_1/carryout         LogicCell40_SEQ_MODE_0000  127    5203               RISE  2       
sub_34_add_2_12_lut_LC_1_10_2/carryin          LogicCell40_SEQ_MODE_0000  0      5203               RISE  1       
sub_34_add_2_12_lut_LC_1_10_2/carryout         LogicCell40_SEQ_MODE_0000  127    5329               RISE  2       
sub_34_add_2_13_lut_LC_1_10_3/carryin          LogicCell40_SEQ_MODE_0000  0      5329               RISE  1       
sub_34_add_2_13_lut_LC_1_10_3/carryout         LogicCell40_SEQ_MODE_0000  127    5456               RISE  2       
sub_34_add_2_14_lut_LC_1_10_4/carryin          LogicCell40_SEQ_MODE_0000  0      5456               RISE  1       
sub_34_add_2_14_lut_LC_1_10_4/carryout         LogicCell40_SEQ_MODE_0000  127    5582               RISE  2       
I__243/I                                       InMux                      0      5582               RISE  1       
I__243/O                                       InMux                      260    5842               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/in3              LogicCell40_SEQ_MODE_0000  0      5842               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/lcout            LogicCell40_SEQ_MODE_0000  316    6159               RISE  1       
I__649/I                                       Odrv4                      0      6159               RISE  1       
I__649/O                                       Odrv4                      352    6510               RISE  1       
I__650/I                                       Span4Mux_h                 0      6510               RISE  1       
I__650/O                                       Span4Mux_h                 302    6813               RISE  1       
I__651/I                                       LocalMux                   0      6813               RISE  1       
I__651/O                                       LocalMux                   330    7143               RISE  1       
I__652/I                                       InMux                      0      7143               RISE  1       
I__652/O                                       InMux                      260    7403               RISE  1       
t0off_i13_LC_3_9_4/in0                         LogicCell40_SEQ_MODE_1000  0      7403               RISE  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__782/I                        Odrv12                     0      0                  RISE  1       
I__782/O                        Odrv12                     492    492                RISE  1       
I__784/I                        Sp12to4                    0      492                RISE  1       
I__784/O                        Sp12to4                    429    921                RISE  1       
I__786/I                        Span4Mux_v                 0      921                RISE  1       
I__786/O                        Span4Mux_v                 352    1273               RISE  1       
I__788/I                        Span4Mux_v                 0      1273               RISE  1       
I__788/O                        Span4Mux_v                 352    1624               RISE  1       
I__796/I                        Span4Mux_v                 0      1624               RISE  1       
I__796/O                        Span4Mux_v                 352    1976               RISE  1       
I__806/I                        LocalMux                   0      1976               RISE  1       
I__806/O                        LocalMux                   330    2306               RISE  1       
I__818/I                        ClkMux                     0      2306               RISE  1       
I__818/O                        ClkMux                     309    2616               RISE  1       
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.13::Path details for port: DIVIDE[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[6]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Setup Time        : 5216


Data Path Delay                7361
+ Setup Time                    471
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 5216

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[6]                                      vdc_gen_clk                0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_6_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_6_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIVIDE_c_6_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIVIDE_c_6_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__209/I                                       Odrv4                      0      1209               RISE  1       
I__209/O                                       Odrv4                      352    1560               RISE  1       
I__210/I                                       Span4Mux_h                 0      1560               RISE  1       
I__210/O                                       Span4Mux_h                 302    1863               RISE  1       
I__211/I                                       Span4Mux_v                 0      1863               RISE  1       
I__211/O                                       Span4Mux_v                 352    2214               RISE  1       
I__212/I                                       LocalMux                   0      2214               RISE  1       
I__212/O                                       LocalMux                   330    2545               RISE  1       
I__214/I                                       InMux                      0      2545               RISE  1       
I__214/O                                       InMux                      260    2805               RISE  1       
sub_34_inv_0_i6_1_lut_LC_1_11_4/in0            LogicCell40_SEQ_MODE_0000  0      2805               RISE  1       
sub_34_inv_0_i6_1_lut_LC_1_11_4/lcout          LogicCell40_SEQ_MODE_0000  450    3255               RISE  1       
I__206/I                                       Odrv4                      0      3255               RISE  1       
I__206/O                                       Odrv4                      352    3606               RISE  1       
I__207/I                                       LocalMux                   0      3606               RISE  1       
I__207/O                                       LocalMux                   330    3937               RISE  1       
I__208/I                                       InMux                      0      3937               RISE  1       
I__208/O                                       InMux                      260    4197               RISE  1       
sub_34_add_2_7_lut_LC_1_9_5/in1                LogicCell40_SEQ_MODE_0000  0      4197               RISE  1       
sub_34_add_2_7_lut_LC_1_9_5/carryout           LogicCell40_SEQ_MODE_0000  260    4457               RISE  2       
sub_34_add_2_8_lut_LC_1_9_6/carryin            LogicCell40_SEQ_MODE_0000  0      4457               RISE  1       
sub_34_add_2_8_lut_LC_1_9_6/carryout           LogicCell40_SEQ_MODE_0000  127    4584               RISE  2       
sub_34_add_2_9_lut_LC_1_9_7/carryin            LogicCell40_SEQ_MODE_0000  0      4584               RISE  1       
sub_34_add_2_9_lut_LC_1_9_7/carryout           LogicCell40_SEQ_MODE_0000  127    4710               RISE  1       
IN_MUX_bfv_1_10_0_/carryinitin                 ICE_CARRY_IN_MUX           0      4710               RISE  1       
IN_MUX_bfv_1_10_0_/carryinitout                ICE_CARRY_IN_MUX           197    4907               RISE  2       
sub_34_add_2_10_lut_LC_1_10_0/carryin          LogicCell40_SEQ_MODE_0000  0      4907               RISE  1       
sub_34_add_2_10_lut_LC_1_10_0/carryout         LogicCell40_SEQ_MODE_0000  127    5034               RISE  2       
sub_34_add_2_11_lut_LC_1_10_1/carryin          LogicCell40_SEQ_MODE_0000  0      5034               RISE  1       
sub_34_add_2_11_lut_LC_1_10_1/carryout         LogicCell40_SEQ_MODE_0000  127    5160               RISE  2       
sub_34_add_2_12_lut_LC_1_10_2/carryin          LogicCell40_SEQ_MODE_0000  0      5160               RISE  1       
sub_34_add_2_12_lut_LC_1_10_2/carryout         LogicCell40_SEQ_MODE_0000  127    5287               RISE  2       
sub_34_add_2_13_lut_LC_1_10_3/carryin          LogicCell40_SEQ_MODE_0000  0      5287               RISE  1       
sub_34_add_2_13_lut_LC_1_10_3/carryout         LogicCell40_SEQ_MODE_0000  127    5414               RISE  2       
sub_34_add_2_14_lut_LC_1_10_4/carryin          LogicCell40_SEQ_MODE_0000  0      5414               RISE  1       
sub_34_add_2_14_lut_LC_1_10_4/carryout         LogicCell40_SEQ_MODE_0000  127    5540               RISE  2       
I__243/I                                       InMux                      0      5540               RISE  1       
I__243/O                                       InMux                      260    5800               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/in3              LogicCell40_SEQ_MODE_0000  0      5800               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/lcout            LogicCell40_SEQ_MODE_0000  316    6117               RISE  1       
I__649/I                                       Odrv4                      0      6117               RISE  1       
I__649/O                                       Odrv4                      352    6468               RISE  1       
I__650/I                                       Span4Mux_h                 0      6468               RISE  1       
I__650/O                                       Span4Mux_h                 302    6771               RISE  1       
I__651/I                                       LocalMux                   0      6771               RISE  1       
I__651/O                                       LocalMux                   330    7101               RISE  1       
I__652/I                                       InMux                      0      7101               RISE  1       
I__652/O                                       InMux                      260    7361               RISE  1       
t0off_i13_LC_3_9_4/in0                         LogicCell40_SEQ_MODE_1000  0      7361               RISE  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__782/I                        Odrv12                     0      0                  RISE  1       
I__782/O                        Odrv12                     492    492                RISE  1       
I__784/I                        Sp12to4                    0      492                RISE  1       
I__784/O                        Sp12to4                    429    921                RISE  1       
I__786/I                        Span4Mux_v                 0      921                RISE  1       
I__786/O                        Span4Mux_v                 352    1273               RISE  1       
I__788/I                        Span4Mux_v                 0      1273               RISE  1       
I__788/O                        Span4Mux_v                 352    1624               RISE  1       
I__796/I                        Span4Mux_v                 0      1624               RISE  1       
I__796/O                        Span4Mux_v                 352    1976               RISE  1       
I__806/I                        LocalMux                   0      1976               RISE  1       
I__806/O                        LocalMux                   330    2306               RISE  1       
I__818/I                        ClkMux                     0      2306               RISE  1       
I__818/O                        ClkMux                     309    2616               RISE  1       
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.14::Path details for port: DIVIDE[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[7]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Setup Time        : 4415


Data Path Delay                6560
+ Setup Time                    471
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 4415

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[7]                                      vdc_gen_clk                0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_7_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_7_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIVIDE_c_7_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIVIDE_c_7_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__286/I                                       Odrv12                     0      1209               RISE  1       
I__286/O                                       Odrv12                     492    1701               RISE  1       
I__288/I                                       LocalMux                   0      1701               RISE  1       
I__288/O                                       LocalMux                   330    2031               RISE  1       
I__291/I                                       InMux                      0      2031               RISE  1       
I__291/O                                       InMux                      260    2292               RISE  1       
sub_34_inv_0_i7_1_lut_LC_1_6_5/in3             LogicCell40_SEQ_MODE_0000  0      2292               RISE  1       
sub_34_inv_0_i7_1_lut_LC_1_6_5/lcout           LogicCell40_SEQ_MODE_0000  316    2608               RISE  1       
I__173/I                                       Odrv4                      0      2608               RISE  1       
I__173/O                                       Odrv4                      352    2960               RISE  1       
I__174/I                                       LocalMux                   0      2960               RISE  1       
I__174/O                                       LocalMux                   330    3290               RISE  1       
I__175/I                                       InMux                      0      3290               RISE  1       
I__175/O                                       InMux                      260    3550               RISE  1       
I__176/I                                       CascadeMux                 0      3550               RISE  1       
I__176/O                                       CascadeMux                 0      3550               RISE  1       
sub_34_add_2_8_lut_LC_1_9_6/in2                LogicCell40_SEQ_MODE_0000  0      3550               RISE  1       
sub_34_add_2_8_lut_LC_1_9_6/carryout           LogicCell40_SEQ_MODE_0000  232    3782               RISE  2       
sub_34_add_2_9_lut_LC_1_9_7/carryin            LogicCell40_SEQ_MODE_0000  0      3782               RISE  1       
sub_34_add_2_9_lut_LC_1_9_7/carryout           LogicCell40_SEQ_MODE_0000  127    3909               RISE  1       
IN_MUX_bfv_1_10_0_/carryinitin                 ICE_CARRY_IN_MUX           0      3909               RISE  1       
IN_MUX_bfv_1_10_0_/carryinitout                ICE_CARRY_IN_MUX           197    4106               RISE  2       
sub_34_add_2_10_lut_LC_1_10_0/carryin          LogicCell40_SEQ_MODE_0000  0      4106               RISE  1       
sub_34_add_2_10_lut_LC_1_10_0/carryout         LogicCell40_SEQ_MODE_0000  127    4232               RISE  2       
sub_34_add_2_11_lut_LC_1_10_1/carryin          LogicCell40_SEQ_MODE_0000  0      4232               RISE  1       
sub_34_add_2_11_lut_LC_1_10_1/carryout         LogicCell40_SEQ_MODE_0000  127    4359               RISE  2       
sub_34_add_2_12_lut_LC_1_10_2/carryin          LogicCell40_SEQ_MODE_0000  0      4359               RISE  1       
sub_34_add_2_12_lut_LC_1_10_2/carryout         LogicCell40_SEQ_MODE_0000  127    4485               RISE  2       
sub_34_add_2_13_lut_LC_1_10_3/carryin          LogicCell40_SEQ_MODE_0000  0      4485               RISE  1       
sub_34_add_2_13_lut_LC_1_10_3/carryout         LogicCell40_SEQ_MODE_0000  127    4612               RISE  2       
sub_34_add_2_14_lut_LC_1_10_4/carryin          LogicCell40_SEQ_MODE_0000  0      4612               RISE  1       
sub_34_add_2_14_lut_LC_1_10_4/carryout         LogicCell40_SEQ_MODE_0000  127    4739               RISE  2       
I__243/I                                       InMux                      0      4739               RISE  1       
I__243/O                                       InMux                      260    4999               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/in3              LogicCell40_SEQ_MODE_0000  0      4999               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/lcout            LogicCell40_SEQ_MODE_0000  316    5315               RISE  1       
I__649/I                                       Odrv4                      0      5315               RISE  1       
I__649/O                                       Odrv4                      352    5667               RISE  1       
I__650/I                                       Span4Mux_h                 0      5667               RISE  1       
I__650/O                                       Span4Mux_h                 302    5969               RISE  1       
I__651/I                                       LocalMux                   0      5969               RISE  1       
I__651/O                                       LocalMux                   330    6299               RISE  1       
I__652/I                                       InMux                      0      6299               RISE  1       
I__652/O                                       InMux                      260    6560               RISE  1       
t0off_i13_LC_3_9_4/in0                         LogicCell40_SEQ_MODE_1000  0      6560               RISE  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__782/I                        Odrv12                     0      0                  RISE  1       
I__782/O                        Odrv12                     492    492                RISE  1       
I__784/I                        Sp12to4                    0      492                RISE  1       
I__784/O                        Sp12to4                    429    921                RISE  1       
I__786/I                        Span4Mux_v                 0      921                RISE  1       
I__786/O                        Span4Mux_v                 352    1273               RISE  1       
I__788/I                        Span4Mux_v                 0      1273               RISE  1       
I__788/O                        Span4Mux_v                 352    1624               RISE  1       
I__796/I                        Span4Mux_v                 0      1624               RISE  1       
I__796/O                        Span4Mux_v                 352    1976               RISE  1       
I__806/I                        LocalMux                   0      1976               RISE  1       
I__806/O                        LocalMux                   330    2306               RISE  1       
I__818/I                        ClkMux                     0      2306               RISE  1       
I__818/O                        ClkMux                     309    2616               RISE  1       
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.15::Path details for port: DIVIDE[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[8]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Setup Time        : 5315


Data Path Delay                7460
+ Setup Time                    471
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 5315

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[8]                                      vdc_gen_clk                0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_8_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_8_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIVIDE_c_8_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIVIDE_c_8_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__397/I                                       Odrv4                      0      1209               RISE  1       
I__397/O                                       Odrv4                      352    1560               RISE  1       
I__399/I                                       Span4Mux_h                 0      1560               RISE  1       
I__399/O                                       Span4Mux_h                 302    1863               RISE  1       
I__401/I                                       Span4Mux_v                 0      1863               RISE  1       
I__401/O                                       Span4Mux_v                 352    2214               RISE  1       
I__403/I                                       Span4Mux_v                 0      2214               RISE  1       
I__403/O                                       Span4Mux_v                 352    2566               RISE  1       
I__405/I                                       LocalMux                   0      2566               RISE  1       
I__405/O                                       LocalMux                   330    2896               RISE  1       
I__408/I                                       InMux                      0      2896               RISE  1       
I__408/O                                       InMux                      260    3156               RISE  1       
sub_34_inv_0_i8_1_lut_LC_1_11_2/in0            LogicCell40_SEQ_MODE_0000  0      3156               RISE  1       
sub_34_inv_0_i8_1_lut_LC_1_11_2/lcout          LogicCell40_SEQ_MODE_0000  450    3606               RISE  1       
I__219/I                                       Odrv4                      0      3606               RISE  1       
I__219/O                                       Odrv4                      352    3958               RISE  1       
I__220/I                                       LocalMux                   0      3958               RISE  1       
I__220/O                                       LocalMux                   330    4289               RISE  1       
I__221/I                                       InMux                      0      4289               RISE  1       
I__221/O                                       InMux                      260    4549               RISE  1       
sub_34_add_2_9_lut_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000  0      4549               RISE  1       
sub_34_add_2_9_lut_LC_1_9_7/carryout           LogicCell40_SEQ_MODE_0000  260    4809               RISE  1       
IN_MUX_bfv_1_10_0_/carryinitin                 ICE_CARRY_IN_MUX           0      4809               RISE  1       
IN_MUX_bfv_1_10_0_/carryinitout                ICE_CARRY_IN_MUX           197    5006               RISE  2       
sub_34_add_2_10_lut_LC_1_10_0/carryin          LogicCell40_SEQ_MODE_0000  0      5006               RISE  1       
sub_34_add_2_10_lut_LC_1_10_0/carryout         LogicCell40_SEQ_MODE_0000  127    5132               RISE  2       
sub_34_add_2_11_lut_LC_1_10_1/carryin          LogicCell40_SEQ_MODE_0000  0      5132               RISE  1       
sub_34_add_2_11_lut_LC_1_10_1/carryout         LogicCell40_SEQ_MODE_0000  127    5259               RISE  2       
sub_34_add_2_12_lut_LC_1_10_2/carryin          LogicCell40_SEQ_MODE_0000  0      5259               RISE  1       
sub_34_add_2_12_lut_LC_1_10_2/carryout         LogicCell40_SEQ_MODE_0000  127    5385               RISE  2       
sub_34_add_2_13_lut_LC_1_10_3/carryin          LogicCell40_SEQ_MODE_0000  0      5385               RISE  1       
sub_34_add_2_13_lut_LC_1_10_3/carryout         LogicCell40_SEQ_MODE_0000  127    5512               RISE  2       
sub_34_add_2_14_lut_LC_1_10_4/carryin          LogicCell40_SEQ_MODE_0000  0      5512               RISE  1       
sub_34_add_2_14_lut_LC_1_10_4/carryout         LogicCell40_SEQ_MODE_0000  127    5639               RISE  2       
I__243/I                                       InMux                      0      5639               RISE  1       
I__243/O                                       InMux                      260    5899               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/in3              LogicCell40_SEQ_MODE_0000  0      5899               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/lcout            LogicCell40_SEQ_MODE_0000  316    6215               RISE  1       
I__649/I                                       Odrv4                      0      6215               RISE  1       
I__649/O                                       Odrv4                      352    6567               RISE  1       
I__650/I                                       Span4Mux_h                 0      6567               RISE  1       
I__650/O                                       Span4Mux_h                 302    6869               RISE  1       
I__651/I                                       LocalMux                   0      6869               RISE  1       
I__651/O                                       LocalMux                   330    7199               RISE  1       
I__652/I                                       InMux                      0      7199               RISE  1       
I__652/O                                       InMux                      260    7460               RISE  1       
t0off_i13_LC_3_9_4/in0                         LogicCell40_SEQ_MODE_1000  0      7460               RISE  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__782/I                        Odrv12                     0      0                  RISE  1       
I__782/O                        Odrv12                     492    492                RISE  1       
I__784/I                        Sp12to4                    0      492                RISE  1       
I__784/O                        Sp12to4                    429    921                RISE  1       
I__786/I                        Span4Mux_v                 0      921                RISE  1       
I__786/O                        Span4Mux_v                 352    1273               RISE  1       
I__788/I                        Span4Mux_v                 0      1273               RISE  1       
I__788/O                        Span4Mux_v                 352    1624               RISE  1       
I__796/I                        Span4Mux_v                 0      1624               RISE  1       
I__796/O                        Span4Mux_v                 352    1976               RISE  1       
I__806/I                        LocalMux                   0      1976               RISE  1       
I__806/O                        LocalMux                   330    2306               RISE  1       
I__818/I                        ClkMux                     0      2306               RISE  1       
I__818/O                        ClkMux                     309    2616               RISE  1       
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.1.16::Path details for port: DIVIDE[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[9]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Setup Time        : 5371


Data Path Delay                7516
+ Setup Time                    471
- Capture Clock Path Delay    -2616
---------------------------- ------
Setup to Clock                 5371

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[9]                                      vdc_gen_clk                0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_9_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
ipInertedIOPad_DIVIDE_c_9_iopad/DOUT           IO_PAD                     590    590                RISE  1       
ipInertedIOPad_DIVIDE_c_9_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
ipInertedIOPad_DIVIDE_c_9_preio/DIN0           PRE_IO_PIN_TYPE_000001     619    1209               RISE  1       
I__154/I                                       Odrv12                     0      1209               RISE  1       
I__154/O                                       Odrv12                     492    1701               RISE  1       
I__155/I                                       Span12Mux_v                0      1701               RISE  1       
I__155/O                                       Span12Mux_v                492    2193               RISE  1       
I__156/I                                       Sp12to4                    0      2193               RISE  1       
I__156/O                                       Sp12to4                    429    2622               RISE  1       
I__158/I                                       Span4Mux_v                 0      2622               RISE  1       
I__158/O                                       Span4Mux_v                 352    2974               RISE  1       
I__161/I                                       LocalMux                   0      2974               RISE  1       
I__161/O                                       LocalMux                   330    3304               RISE  1       
I__164/I                                       InMux                      0      3304               RISE  1       
I__164/O                                       InMux                      260    3564               RISE  1       
sub_34_inv_0_i9_1_lut_LC_1_8_6/in0             LogicCell40_SEQ_MODE_0000  0      3564               RISE  1       
sub_34_inv_0_i9_1_lut_LC_1_8_6/lcout           LogicCell40_SEQ_MODE_0000  450    4014               RISE  1       
I__167/I                                       Odrv4                      0      4014               RISE  1       
I__167/O                                       Odrv4                      352    4366               RISE  1       
I__168/I                                       LocalMux                   0      4366               RISE  1       
I__168/O                                       LocalMux                   330    4696               RISE  1       
I__169/I                                       InMux                      0      4696               RISE  1       
I__169/O                                       InMux                      260    4956               RISE  1       
I__170/I                                       CascadeMux                 0      4956               RISE  1       
I__170/O                                       CascadeMux                 0      4956               RISE  1       
sub_34_add_2_10_lut_LC_1_10_0/in2              LogicCell40_SEQ_MODE_0000  0      4956               RISE  1       
sub_34_add_2_10_lut_LC_1_10_0/carryout         LogicCell40_SEQ_MODE_0000  232    5189               RISE  2       
sub_34_add_2_11_lut_LC_1_10_1/carryin          LogicCell40_SEQ_MODE_0000  0      5189               RISE  1       
sub_34_add_2_11_lut_LC_1_10_1/carryout         LogicCell40_SEQ_MODE_0000  127    5315               RISE  2       
sub_34_add_2_12_lut_LC_1_10_2/carryin          LogicCell40_SEQ_MODE_0000  0      5315               RISE  1       
sub_34_add_2_12_lut_LC_1_10_2/carryout         LogicCell40_SEQ_MODE_0000  127    5442               RISE  2       
sub_34_add_2_13_lut_LC_1_10_3/carryin          LogicCell40_SEQ_MODE_0000  0      5442               RISE  1       
sub_34_add_2_13_lut_LC_1_10_3/carryout         LogicCell40_SEQ_MODE_0000  127    5568               RISE  2       
sub_34_add_2_14_lut_LC_1_10_4/carryin          LogicCell40_SEQ_MODE_0000  0      5568               RISE  1       
sub_34_add_2_14_lut_LC_1_10_4/carryout         LogicCell40_SEQ_MODE_0000  127    5695               RISE  2       
I__243/I                                       InMux                      0      5695               RISE  1       
I__243/O                                       InMux                      260    5955               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/in3              LogicCell40_SEQ_MODE_0000  0      5955               RISE  1       
sub_34_add_2_15_lut_LC_1_10_5/lcout            LogicCell40_SEQ_MODE_0000  316    6271               RISE  1       
I__649/I                                       Odrv4                      0      6271               RISE  1       
I__649/O                                       Odrv4                      352    6623               RISE  1       
I__650/I                                       Span4Mux_h                 0      6623               RISE  1       
I__650/O                                       Span4Mux_h                 302    6925               RISE  1       
I__651/I                                       LocalMux                   0      6925               RISE  1       
I__651/O                                       LocalMux                   330    7256               RISE  1       
I__652/I                                       InMux                      0      7256               RISE  1       
I__652/O                                       InMux                      260    7516               RISE  1       
t0off_i13_LC_3_9_4/in0                         LogicCell40_SEQ_MODE_1000  0      7516               RISE  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__782/I                        Odrv12                     0      0                  RISE  1       
I__782/O                        Odrv12                     492    492                RISE  1       
I__784/I                        Sp12to4                    0      492                RISE  1       
I__784/O                        Sp12to4                    429    921                RISE  1       
I__786/I                        Span4Mux_v                 0      921                RISE  1       
I__786/O                        Span4Mux_v                 352    1273               RISE  1       
I__788/I                        Span4Mux_v                 0      1273               RISE  1       
I__788/O                        Span4Mux_v                 352    1624               RISE  1       
I__796/I                        Span4Mux_v                 0      1624               RISE  1       
I__796/O                        Span4Mux_v                 352    1976               RISE  1       
I__806/I                        LocalMux                   0      1976               RISE  1       
I__806/O                        LocalMux                   330    2306               RISE  1       
I__818/I                        ClkMux                     0      2306               RISE  1       
I__818/O                        ClkMux                     309    2616               RISE  1       
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: OCLK      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : OCLK
Clock Port         : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference    : vdc_gen_clk|ICLK:R
Clock to Out Delay : 8421


Launch Clock Path Delay        1997
+ Clock To Q Delay              541
+ Data Path Delay              5883
---------------------------- ------
Clock To Out Delay             8421

Launch Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__781/I                        Odrv4                      0      0                  RISE  1       
I__781/O                        Odrv4                      352    352                RISE  1       
I__783/I                        Span4Mux_v                 0      352                RISE  1       
I__783/O                        Span4Mux_v                 352    703                RISE  1       
I__785/I                        Span4Mux_v                 0      703                RISE  1       
I__785/O                        Span4Mux_v                 352    1055               RISE  1       
I__787/I                        Span4Mux_h                 0      1055               RISE  1       
I__787/O                        Span4Mux_h                 302    1357               RISE  1       
I__789/I                        LocalMux                   0      1357               RISE  1       
I__789/O                        LocalMux                   330    1688               RISE  1       
I__797/I                        ClkMux                     0      1688               RISE  1       
I__797/O                        ClkMux                     309    1997               RISE  1       
t_clk_24_LC_1_11_1/clk          LogicCell40_SEQ_MODE_1000  0      1997               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
t_clk_24_LC_1_11_1/lcout                  LogicCell40_SEQ_MODE_1000  541    2538               FALL  1       
I__222/I                                  Odrv12                     0      2538               FALL  1       
I__222/O                                  Odrv12                     541    3080               FALL  1       
I__223/I                                  Span12Mux_s4_h             0      3080               FALL  1       
I__223/O                                  Span12Mux_s4_h             218    3298               FALL  1       
I__224/I                                  LocalMux                   0      3298               FALL  1       
I__224/O                                  LocalMux                   309    3607               FALL  1       
I__225/I                                  IoInMux                    0      3607               FALL  1       
I__225/O                                  IoInMux                    218    3825               FALL  1       
ipInertedIOPad_OCLK_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3825               FALL  1       
ipInertedIOPad_OCLK_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2243   6068               FALL  1       
ipInertedIOPad_OCLK_iopad/DIN             IO_PAD                     0      6068               FALL  1       
ipInertedIOPad_OCLK_iopad/PACKAGEPIN:out  IO_PAD                     2353   8421               FALL  1       
OCLK                                      vdc_gen_clk                0      8421               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: DIVIDE[0] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[0]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Hold Time         : -2016


Capture Clock Path Delay       2616
+ Hold  Time                      0
- Data Path Delay             -4632
---------------------------- ------
Hold Time                     -2016

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[0]                                      vdc_gen_clk                0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_0_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_0_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIVIDE_c_0_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIVIDE_c_0_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__145/I                                       Odrv12                     0      1004               FALL  1       
I__145/O                                       Odrv12                     541    1545               FALL  1       
I__146/I                                       Span12Mux_v                0      1545               FALL  1       
I__146/O                                       Span12Mux_v                541    2087               FALL  1       
I__147/I                                       Sp12to4                    0      2087               FALL  1       
I__147/O                                       Sp12to4                    450    2537               FALL  1       
I__148/I                                       LocalMux                   0      2537               FALL  1       
I__148/O                                       LocalMux                   309    2846               FALL  1       
I__149/I                                       InMux                      0      2846               FALL  1       
I__149/O                                       InMux                      218    3064               FALL  1       
I__150/I                                       CascadeMux                 0      3064               FALL  1       
I__150/O                                       CascadeMux                 0      3064               FALL  1       
sub_34_add_2_2_lut_LC_1_9_0/in2                LogicCell40_SEQ_MODE_0000  0      3064               FALL  1       
sub_34_add_2_2_lut_LC_1_9_0/lcout              LogicCell40_SEQ_MODE_0000  352    3416               FALL  1       
I__611/I                                       Odrv4                      0      3416               FALL  1       
I__611/O                                       Odrv4                      373    3788               FALL  1       
I__612/I                                       Span4Mux_h                 0      3788               FALL  1       
I__612/O                                       Span4Mux_h                 316    4105               FALL  1       
I__613/I                                       LocalMux                   0      4105               FALL  1       
I__613/O                                       LocalMux                   309    4414               FALL  1       
I__614/I                                       InMux                      0      4414               FALL  1       
I__614/O                                       InMux                      218    4632               FALL  1       
t0off_i0_LC_3_10_7/in0                         LogicCell40_SEQ_MODE_1000  0      4632               FALL  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__782/I                        Odrv12                     0      0                  RISE  1       
I__782/O                        Odrv12                     492    492                RISE  1       
I__784/I                        Sp12to4                    0      492                RISE  1       
I__784/O                        Sp12to4                    429    921                RISE  1       
I__786/I                        Span4Mux_v                 0      921                RISE  1       
I__786/O                        Span4Mux_v                 352    1273               RISE  1       
I__788/I                        Span4Mux_v                 0      1273               RISE  1       
I__788/O                        Span4Mux_v                 352    1624               RISE  1       
I__795/I                        Span4Mux_v                 0      1624               RISE  1       
I__795/O                        Span4Mux_v                 352    1976               RISE  1       
I__804/I                        LocalMux                   0      1976               RISE  1       
I__804/O                        LocalMux                   330    2306               RISE  1       
I__816/I                        ClkMux                     0      2306               RISE  1       
I__816/O                        ClkMux                     309    2616               RISE  1       
t0off_i0_LC_3_10_7/clk          LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.4.2::Path details for port: DIVIDE[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[10]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Hold Time         : -280


Capture Clock Path Delay       2616
+ Hold  Time                      0
- Data Path Delay             -2896
---------------------------- ------
Hold Time                      -280

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[10]                                      vdc_gen_clk                0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_10_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_10_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIVIDE_c_10_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIVIDE_c_10_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__564/I                                        Odrv12                     0      1004               FALL  1       
I__564/O                                        Odrv12                     541    1545               FALL  1       
I__566/I                                        Sp12to4                    0      1545               FALL  1       
I__566/O                                        Sp12to4                    450    1995               FALL  1       
I__568/I                                        Span4Mux_v                 0      1995               FALL  1       
I__568/O                                        Span4Mux_v                 373    2368               FALL  1       
I__569/I                                        LocalMux                   0      2368               FALL  1       
I__569/O                                        LocalMux                   309    2678               FALL  1       
I__571/I                                        InMux                      0      2678               FALL  1       
I__571/O                                        InMux                      218    2896               FALL  1       
t0on_i9_LC_3_8_2/in0                            LogicCell40_SEQ_MODE_1000  0      2896               FALL  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__782/I                        Odrv12                     0      0                  RISE  1       
I__782/O                        Odrv12                     492    492                RISE  1       
I__784/I                        Sp12to4                    0      492                RISE  1       
I__784/O                        Sp12to4                    429    921                RISE  1       
I__786/I                        Span4Mux_v                 0      921                RISE  1       
I__786/O                        Span4Mux_v                 352    1273               RISE  1       
I__788/I                        Span4Mux_v                 0      1273               RISE  1       
I__788/O                        Span4Mux_v                 352    1624               RISE  1       
I__795/I                        Span4Mux_v                 0      1624               RISE  1       
I__795/O                        Span4Mux_v                 352    1976               RISE  1       
I__805/I                        LocalMux                   0      1976               RISE  1       
I__805/O                        LocalMux                   330    2306               RISE  1       
I__817/I                        ClkMux                     0      2306               RISE  1       
I__817/O                        ClkMux                     309    2616               RISE  1       
t0on_i9_LC_3_8_2/clk            LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.4.3::Path details for port: DIVIDE[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[11]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Hold Time         : 36


Capture Clock Path Delay       3002
+ Hold  Time                      0
- Data Path Delay             -2966
---------------------------- ------
Hold Time                        36

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[11]                                      vdc_gen_clk                0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_11_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_11_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIVIDE_c_11_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIVIDE_c_11_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__455/I                                        Odrv4                      0      1004               FALL  1       
I__455/O                                        Odrv4                      373    1377               FALL  1       
I__457/I                                        Span4Mux_v                 0      1377               FALL  1       
I__457/O                                        Span4Mux_v                 373    1749               FALL  1       
I__459/I                                        Span4Mux_h                 0      1749               FALL  1       
I__459/O                                        Span4Mux_h                 316    2066               FALL  1       
I__461/I                                        Span4Mux_v                 0      2066               FALL  1       
I__461/O                                        Span4Mux_v                 373    2438               FALL  1       
I__464/I                                        LocalMux                   0      2438               FALL  1       
I__464/O                                        LocalMux                   309    2748               FALL  1       
I__467/I                                        InMux                      0      2748               FALL  1       
I__467/O                                        InMux                      218    2966               FALL  1       
t0on_i10_LC_3_7_1/in0                           LogicCell40_SEQ_MODE_1000  0      2966               FALL  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__781/I                        Odrv4                      0      0                  RISE  1       
I__781/O                        Odrv4                      352    352                RISE  1       
I__783/I                        Span4Mux_v                 0      352                RISE  1       
I__783/O                        Span4Mux_v                 352    703                RISE  1       
I__785/I                        Span4Mux_v                 0      703                RISE  1       
I__785/O                        Span4Mux_v                 352    1055               RISE  1       
I__787/I                        Span4Mux_h                 0      1055               RISE  1       
I__787/O                        Span4Mux_h                 302    1357               RISE  1       
I__792/I                        Span4Mux_v                 0      1357               RISE  1       
I__792/O                        Span4Mux_v                 352    1709               RISE  1       
I__801/I                        Span4Mux_v                 0      1709               RISE  1       
I__801/O                        Span4Mux_v                 352    2060               RISE  1       
I__812/I                        Span4Mux_h                 0      2060               RISE  1       
I__812/O                        Span4Mux_h                 302    2363               RISE  1       
I__823/I                        LocalMux                   0      2363               RISE  1       
I__823/O                        LocalMux                   330    2693               RISE  1       
I__828/I                        ClkMux                     0      2693               RISE  1       
I__828/O                        ClkMux                     309    3002               RISE  1       
t0on_i10_LC_3_7_1/clk           LogicCell40_SEQ_MODE_1000  0      3002               RISE  1       

6.4.4::Path details for port: DIVIDE[12]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[12]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Hold Time         : -280


Capture Clock Path Delay       2616
+ Hold  Time                      0
- Data Path Delay             -2896
---------------------------- ------
Hold Time                      -280

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[12]                                      vdc_gen_clk                0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_12_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_12_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIVIDE_c_12_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIVIDE_c_12_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__576/I                                        Odrv12                     0      1004               FALL  1       
I__576/O                                        Odrv12                     541    1545               FALL  1       
I__578/I                                        Sp12to4                    0      1545               FALL  1       
I__578/O                                        Sp12to4                    450    1995               FALL  1       
I__580/I                                        Span4Mux_v                 0      1995               FALL  1       
I__580/O                                        Span4Mux_v                 373    2368               FALL  1       
I__582/I                                        LocalMux                   0      2368               FALL  1       
I__582/O                                        LocalMux                   309    2678               FALL  1       
I__584/I                                        InMux                      0      2678               FALL  1       
I__584/O                                        InMux                      218    2896               FALL  1       
t0on_i11_LC_3_8_1/in3                           LogicCell40_SEQ_MODE_1000  0      2896               FALL  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__782/I                        Odrv12                     0      0                  RISE  1       
I__782/O                        Odrv12                     492    492                RISE  1       
I__784/I                        Sp12to4                    0      492                RISE  1       
I__784/O                        Sp12to4                    429    921                RISE  1       
I__786/I                        Span4Mux_v                 0      921                RISE  1       
I__786/O                        Span4Mux_v                 352    1273               RISE  1       
I__788/I                        Span4Mux_v                 0      1273               RISE  1       
I__788/O                        Span4Mux_v                 352    1624               RISE  1       
I__795/I                        Span4Mux_v                 0      1624               RISE  1       
I__795/O                        Span4Mux_v                 352    1976               RISE  1       
I__805/I                        LocalMux                   0      1976               RISE  1       
I__805/O                        LocalMux                   330    2306               RISE  1       
I__817/I                        ClkMux                     0      2306               RISE  1       
I__817/O                        ClkMux                     309    2616               RISE  1       
t0on_i11_LC_3_8_1/clk           LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.4.5::Path details for port: DIVIDE[13]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[13]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Hold Time         : -62


Capture Clock Path Delay       3002
+ Hold  Time                      0
- Data Path Delay             -3064
---------------------------- ------
Hold Time                       -62

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[13]                                      vdc_gen_clk                0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_13_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_13_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIVIDE_c_13_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIVIDE_c_13_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__418/I                                        Odrv12                     0      1004               FALL  1       
I__418/O                                        Odrv12                     541    1545               FALL  1       
I__420/I                                        Span12Mux_v                0      1545               FALL  1       
I__420/O                                        Span12Mux_v                541    2087               FALL  1       
I__422/I                                        Sp12to4                    0      2087               FALL  1       
I__422/O                                        Sp12to4                    450    2537               FALL  1       
I__424/I                                        LocalMux                   0      2537               FALL  1       
I__424/O                                        LocalMux                   309    2846               FALL  1       
I__427/I                                        InMux                      0      2846               FALL  1       
I__427/O                                        InMux                      218    3064               FALL  1       
t0on_i12_LC_3_7_3/in0                           LogicCell40_SEQ_MODE_1000  0      3064               FALL  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__781/I                        Odrv4                      0      0                  RISE  1       
I__781/O                        Odrv4                      352    352                RISE  1       
I__783/I                        Span4Mux_v                 0      352                RISE  1       
I__783/O                        Span4Mux_v                 352    703                RISE  1       
I__785/I                        Span4Mux_v                 0      703                RISE  1       
I__785/O                        Span4Mux_v                 352    1055               RISE  1       
I__787/I                        Span4Mux_h                 0      1055               RISE  1       
I__787/O                        Span4Mux_h                 302    1357               RISE  1       
I__792/I                        Span4Mux_v                 0      1357               RISE  1       
I__792/O                        Span4Mux_v                 352    1709               RISE  1       
I__801/I                        Span4Mux_v                 0      1709               RISE  1       
I__801/O                        Span4Mux_v                 352    2060               RISE  1       
I__812/I                        Span4Mux_h                 0      2060               RISE  1       
I__812/O                        Span4Mux_h                 302    2363               RISE  1       
I__823/I                        LocalMux                   0      2363               RISE  1       
I__823/O                        LocalMux                   330    2693               RISE  1       
I__828/I                        ClkMux                     0      2693               RISE  1       
I__828/O                        ClkMux                     309    3002               RISE  1       
t0on_i12_LC_3_7_3/clk           LogicCell40_SEQ_MODE_1000  0      3002               RISE  1       

6.4.6::Path details for port: DIVIDE[14]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[14]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Hold Time         : -941


Capture Clock Path Delay       2700
+ Hold  Time                      0
- Data Path Delay             -3641
---------------------------- ------
Hold Time                      -941

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[14]                                      vdc_gen_clk                0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_14_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_14_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIVIDE_c_14_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIVIDE_c_14_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__231/I                                        Odrv12                     0      1004               FALL  1       
I__231/O                                        Odrv12                     541    1545               FALL  1       
I__232/I                                        Sp12to4                    0      1545               FALL  1       
I__232/O                                        Sp12to4                    450    1995               FALL  1       
I__233/I                                        Span4Mux_v                 0      1995               FALL  1       
I__233/O                                        Span4Mux_v                 373    2368               FALL  1       
I__234/I                                        Span4Mux_v                 0      2368               FALL  1       
I__234/O                                        Span4Mux_v                 373    2741               FALL  1       
I__235/I                                        Span4Mux_v                 0      2741               FALL  1       
I__235/O                                        Span4Mux_v                 373    3113               FALL  1       
I__236/I                                        LocalMux                   0      3113               FALL  1       
I__236/O                                        LocalMux                   309    3423               FALL  1       
I__239/I                                        InMux                      0      3423               FALL  1       
I__239/O                                        InMux                      218    3641               FALL  1       
t0on_i13_LC_1_7_5/in1                           LogicCell40_SEQ_MODE_1000  0      3641               FALL  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__781/I                        Odrv4                      0      0                  RISE  1       
I__781/O                        Odrv4                      352    352                RISE  1       
I__783/I                        Span4Mux_v                 0      352                RISE  1       
I__783/O                        Span4Mux_v                 352    703                RISE  1       
I__785/I                        Span4Mux_v                 0      703                RISE  1       
I__785/O                        Span4Mux_v                 352    1055               RISE  1       
I__787/I                        Span4Mux_h                 0      1055               RISE  1       
I__787/O                        Span4Mux_h                 302    1357               RISE  1       
I__791/I                        Span4Mux_v                 0      1357               RISE  1       
I__791/O                        Span4Mux_v                 352    1709               RISE  1       
I__800/I                        Span4Mux_v                 0      1709               RISE  1       
I__800/O                        Span4Mux_v                 352    2060               RISE  1       
I__810/I                        LocalMux                   0      2060               RISE  1       
I__810/O                        LocalMux                   330    2391               RISE  1       
I__821/I                        ClkMux                     0      2391               RISE  1       
I__821/O                        ClkMux                     309    2700               RISE  1       
t0on_i13_LC_1_7_5/clk           LogicCell40_SEQ_MODE_1000  0      2700               RISE  1       

6.4.7::Path details for port: DIVIDE[15]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[15]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Hold Time         : -280


Capture Clock Path Delay       2616
+ Hold  Time                      0
- Data Path Delay             -2896
---------------------------- ------
Hold Time                      -280

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[15]                                      vdc_gen_clk                0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_15_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_15_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIVIDE_c_15_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIVIDE_c_15_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__591/I                                        Odrv12                     0      1004               FALL  1       
I__591/O                                        Odrv12                     541    1545               FALL  1       
I__594/I                                        Sp12to4                    0      1545               FALL  1       
I__594/O                                        Sp12to4                    450    1995               FALL  1       
I__597/I                                        Span4Mux_v                 0      1995               FALL  1       
I__597/O                                        Span4Mux_v                 373    2368               FALL  1       
I__599/I                                        LocalMux                   0      2368               FALL  1       
I__599/O                                        LocalMux                   309    2678               FALL  1       
I__601/I                                        InMux                      0      2678               FALL  1       
I__601/O                                        InMux                      218    2896               FALL  1       
t0on_i14_LC_3_8_3/in1                           LogicCell40_SEQ_MODE_1000  0      2896               FALL  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__782/I                        Odrv12                     0      0                  RISE  1       
I__782/O                        Odrv12                     492    492                RISE  1       
I__784/I                        Sp12to4                    0      492                RISE  1       
I__784/O                        Sp12to4                    429    921                RISE  1       
I__786/I                        Span4Mux_v                 0      921                RISE  1       
I__786/O                        Span4Mux_v                 352    1273               RISE  1       
I__788/I                        Span4Mux_v                 0      1273               RISE  1       
I__788/O                        Span4Mux_v                 352    1624               RISE  1       
I__795/I                        Span4Mux_v                 0      1624               RISE  1       
I__795/O                        Span4Mux_v                 352    1976               RISE  1       
I__805/I                        LocalMux                   0      1976               RISE  1       
I__805/O                        LocalMux                   330    2306               RISE  1       
I__817/I                        ClkMux                     0      2306               RISE  1       
I__817/O                        ClkMux                     309    2616               RISE  1       
t0on_i14_LC_3_8_3/clk           LogicCell40_SEQ_MODE_1000  0      2616               RISE  1       

6.4.8::Path details for port: DIVIDE[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[1]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Hold Time         : -266


Capture Clock Path Delay       2700
+ Hold  Time                      0
- Data Path Delay             -2966
---------------------------- ------
Hold Time                      -266

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[1]                                      vdc_gen_clk                0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_1_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIVIDE_c_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIVIDE_c_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__301/I                                       Odrv4                      0      1004               FALL  1       
I__301/O                                       Odrv4                      373    1377               FALL  1       
I__303/I                                       Span4Mux_h                 0      1377               FALL  1       
I__303/O                                       Span4Mux_h                 316    1693               FALL  1       
I__305/I                                       Span4Mux_v                 0      1693               FALL  1       
I__305/O                                       Span4Mux_v                 373    2066               FALL  1       
I__308/I                                       Span4Mux_v                 0      2066               FALL  1       
I__308/O                                       Span4Mux_v                 373    2438               FALL  1       
I__311/I                                       LocalMux                   0      2438               FALL  1       
I__311/O                                       LocalMux                   309    2748               FALL  1       
I__313/I                                       InMux                      0      2748               FALL  1       
I__313/O                                       InMux                      218    2966               FALL  1       
t0on_i0_LC_1_7_0/in0                           LogicCell40_SEQ_MODE_1000  0      2966               FALL  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__781/I                        Odrv4                      0      0                  RISE  1       
I__781/O                        Odrv4                      352    352                RISE  1       
I__783/I                        Span4Mux_v                 0      352                RISE  1       
I__783/O                        Span4Mux_v                 352    703                RISE  1       
I__785/I                        Span4Mux_v                 0      703                RISE  1       
I__785/O                        Span4Mux_v                 352    1055               RISE  1       
I__787/I                        Span4Mux_h                 0      1055               RISE  1       
I__787/O                        Span4Mux_h                 302    1357               RISE  1       
I__791/I                        Span4Mux_v                 0      1357               RISE  1       
I__791/O                        Span4Mux_v                 352    1709               RISE  1       
I__800/I                        Span4Mux_v                 0      1709               RISE  1       
I__800/O                        Span4Mux_v                 352    2060               RISE  1       
I__810/I                        LocalMux                   0      2060               RISE  1       
I__810/O                        LocalMux                   330    2391               RISE  1       
I__821/I                        ClkMux                     0      2391               RISE  1       
I__821/O                        ClkMux                     309    2700               RISE  1       
t0on_i0_LC_1_7_0/clk            LogicCell40_SEQ_MODE_1000  0      2700               RISE  1       

6.4.9::Path details for port: DIVIDE[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[2]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Hold Time         : 86


Capture Clock Path Delay       2700
+ Hold  Time                      0
- Data Path Delay             -2614
---------------------------- ------
Hold Time                        86

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[2]                                      vdc_gen_clk                0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_2_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_2_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIVIDE_c_2_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIVIDE_c_2_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__275/I                                       Odrv12                     0      1004               FALL  1       
I__275/O                                       Odrv12                     541    1545               FALL  1       
I__276/I                                       Span12Mux_v                0      1545               FALL  1       
I__276/O                                       Span12Mux_v                541    2087               FALL  1       
I__277/I                                       LocalMux                   0      2087               FALL  1       
I__277/O                                       LocalMux                   309    2396               FALL  1       
I__280/I                                       InMux                      0      2396               FALL  1       
I__280/O                                       InMux                      218    2614               FALL  1       
t0on_i1_LC_2_6_6/in0                           LogicCell40_SEQ_MODE_1000  0      2614               FALL  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__781/I                        Odrv4                      0      0                  RISE  1       
I__781/O                        Odrv4                      352    352                RISE  1       
I__783/I                        Span4Mux_v                 0      352                RISE  1       
I__783/O                        Span4Mux_v                 352    703                RISE  1       
I__785/I                        Span4Mux_v                 0      703                RISE  1       
I__785/O                        Span4Mux_v                 352    1055               RISE  1       
I__787/I                        Span4Mux_h                 0      1055               RISE  1       
I__787/O                        Span4Mux_h                 302    1357               RISE  1       
I__790/I                        Span4Mux_v                 0      1357               RISE  1       
I__790/O                        Span4Mux_v                 352    1709               RISE  1       
I__799/I                        Span4Mux_v                 0      1709               RISE  1       
I__799/O                        Span4Mux_v                 352    2060               RISE  1       
I__809/I                        LocalMux                   0      2060               RISE  1       
I__809/O                        LocalMux                   330    2391               RISE  1       
I__820/I                        ClkMux                     0      2391               RISE  1       
I__820/O                        ClkMux                     309    2700               RISE  1       
t0on_i1_LC_2_6_6/clk            LogicCell40_SEQ_MODE_1000  0      2700               RISE  1       

6.4.10::Path details for port: DIVIDE[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[3]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Hold Time         : -62


Capture Clock Path Delay       3002
+ Hold  Time                      0
- Data Path Delay             -3064
---------------------------- ------
Hold Time                       -62

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[3]                                      vdc_gen_clk                0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_3_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_3_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIVIDE_c_3_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIVIDE_c_3_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__437/I                                       Odrv12                     0      1004               FALL  1       
I__437/O                                       Odrv12                     541    1545               FALL  1       
I__439/I                                       Span12Mux_v                0      1545               FALL  1       
I__439/O                                       Span12Mux_v                541    2087               FALL  1       
I__441/I                                       Sp12to4                    0      2087               FALL  1       
I__441/O                                       Sp12to4                    450    2537               FALL  1       
I__444/I                                       LocalMux                   0      2537               FALL  1       
I__444/O                                       LocalMux                   309    2846               FALL  1       
I__447/I                                       InMux                      0      2846               FALL  1       
I__447/O                                       InMux                      218    3064               FALL  1       
t0on_i2_LC_3_7_2/in1                           LogicCell40_SEQ_MODE_1000  0      3064               FALL  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__781/I                        Odrv4                      0      0                  RISE  1       
I__781/O                        Odrv4                      352    352                RISE  1       
I__783/I                        Span4Mux_v                 0      352                RISE  1       
I__783/O                        Span4Mux_v                 352    703                RISE  1       
I__785/I                        Span4Mux_v                 0      703                RISE  1       
I__785/O                        Span4Mux_v                 352    1055               RISE  1       
I__787/I                        Span4Mux_h                 0      1055               RISE  1       
I__787/O                        Span4Mux_h                 302    1357               RISE  1       
I__792/I                        Span4Mux_v                 0      1357               RISE  1       
I__792/O                        Span4Mux_v                 352    1709               RISE  1       
I__801/I                        Span4Mux_v                 0      1709               RISE  1       
I__801/O                        Span4Mux_v                 352    2060               RISE  1       
I__812/I                        Span4Mux_h                 0      2060               RISE  1       
I__812/O                        Span4Mux_h                 302    2363               RISE  1       
I__823/I                        LocalMux                   0      2363               RISE  1       
I__823/O                        LocalMux                   330    2693               RISE  1       
I__828/I                        ClkMux                     0      2693               RISE  1       
I__828/O                        ClkMux                     309    3002               RISE  1       
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000  0      3002               RISE  1       

6.4.11::Path details for port: DIVIDE[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[4]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Hold Time         : -266


Capture Clock Path Delay       2700
+ Hold  Time                      0
- Data Path Delay             -2966
---------------------------- ------
Hold Time                      -266

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[4]                                      vdc_gen_clk                0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_4_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_4_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIVIDE_c_4_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIVIDE_c_4_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__189/I                                       Odrv4                      0      1004               FALL  1       
I__189/O                                       Odrv4                      373    1377               FALL  1       
I__190/I                                       Span4Mux_v                 0      1377               FALL  1       
I__190/O                                       Span4Mux_v                 373    1749               FALL  1       
I__191/I                                       Span4Mux_h                 0      1749               FALL  1       
I__191/O                                       Span4Mux_h                 316    2066               FALL  1       
I__192/I                                       Span4Mux_v                 0      2066               FALL  1       
I__192/O                                       Span4Mux_v                 373    2438               FALL  1       
I__193/I                                       LocalMux                   0      2438               FALL  1       
I__193/O                                       LocalMux                   309    2748               FALL  1       
I__196/I                                       InMux                      0      2748               FALL  1       
I__196/O                                       InMux                      218    2966               FALL  1       
t0on_i3_LC_1_7_7/in1                           LogicCell40_SEQ_MODE_1000  0      2966               FALL  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__781/I                        Odrv4                      0      0                  RISE  1       
I__781/O                        Odrv4                      352    352                RISE  1       
I__783/I                        Span4Mux_v                 0      352                RISE  1       
I__783/O                        Span4Mux_v                 352    703                RISE  1       
I__785/I                        Span4Mux_v                 0      703                RISE  1       
I__785/O                        Span4Mux_v                 352    1055               RISE  1       
I__787/I                        Span4Mux_h                 0      1055               RISE  1       
I__787/O                        Span4Mux_h                 302    1357               RISE  1       
I__791/I                        Span4Mux_v                 0      1357               RISE  1       
I__791/O                        Span4Mux_v                 352    1709               RISE  1       
I__800/I                        Span4Mux_v                 0      1709               RISE  1       
I__800/O                        Span4Mux_v                 352    2060               RISE  1       
I__810/I                        LocalMux                   0      2060               RISE  1       
I__810/O                        LocalMux                   330    2391               RISE  1       
I__821/I                        ClkMux                     0      2391               RISE  1       
I__821/O                        ClkMux                     309    2700               RISE  1       
t0on_i3_LC_1_7_7/clk            LogicCell40_SEQ_MODE_1000  0      2700               RISE  1       

6.4.12::Path details for port: DIVIDE[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[5]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Hold Time         : 627


Capture Clock Path Delay       2700
+ Hold  Time                      0
- Data Path Delay             -2073
---------------------------- ------
Hold Time                       627

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[5]                                      vdc_gen_clk                0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_5_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_5_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIVIDE_c_5_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIVIDE_c_5_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__178/I                                       Odrv12                     0      1004               FALL  1       
I__178/O                                       Odrv12                     541    1545               FALL  1       
I__179/I                                       LocalMux                   0      1545               FALL  1       
I__179/O                                       LocalMux                   309    1855               FALL  1       
I__181/I                                       InMux                      0      1855               FALL  1       
I__181/O                                       InMux                      218    2073               FALL  1       
t0on_i4_LC_1_6_3/in0                           LogicCell40_SEQ_MODE_1000  0      2073               FALL  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__781/I                        Odrv4                      0      0                  RISE  1       
I__781/O                        Odrv4                      352    352                RISE  1       
I__783/I                        Span4Mux_v                 0      352                RISE  1       
I__783/O                        Span4Mux_v                 352    703                RISE  1       
I__785/I                        Span4Mux_v                 0      703                RISE  1       
I__785/O                        Span4Mux_v                 352    1055               RISE  1       
I__787/I                        Span4Mux_h                 0      1055               RISE  1       
I__787/O                        Span4Mux_h                 302    1357               RISE  1       
I__790/I                        Span4Mux_v                 0      1357               RISE  1       
I__790/O                        Span4Mux_v                 352    1709               RISE  1       
I__799/I                        Span4Mux_v                 0      1709               RISE  1       
I__799/O                        Span4Mux_v                 352    2060               RISE  1       
I__808/I                        LocalMux                   0      2060               RISE  1       
I__808/O                        LocalMux                   330    2391               RISE  1       
I__819/I                        ClkMux                     0      2391               RISE  1       
I__819/O                        ClkMux                     309    2700               RISE  1       
t0on_i4_LC_1_6_3/clk            LogicCell40_SEQ_MODE_1000  0      2700               RISE  1       

6.4.13::Path details for port: DIVIDE[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[6]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Hold Time         : -266


Capture Clock Path Delay       2700
+ Hold  Time                      0
- Data Path Delay             -2966
---------------------------- ------
Hold Time                      -266

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[6]                                      vdc_gen_clk                0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_6_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_6_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIVIDE_c_6_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIVIDE_c_6_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__209/I                                       Odrv4                      0      1004               FALL  1       
I__209/O                                       Odrv4                      373    1377               FALL  1       
I__210/I                                       Span4Mux_h                 0      1377               FALL  1       
I__210/O                                       Span4Mux_h                 316    1693               FALL  1       
I__211/I                                       Span4Mux_v                 0      1693               FALL  1       
I__211/O                                       Span4Mux_v                 373    2066               FALL  1       
I__213/I                                       Span4Mux_v                 0      2066               FALL  1       
I__213/O                                       Span4Mux_v                 373    2438               FALL  1       
I__216/I                                       LocalMux                   0      2438               FALL  1       
I__216/O                                       LocalMux                   309    2748               FALL  1       
I__218/I                                       InMux                      0      2748               FALL  1       
I__218/O                                       InMux                      218    2966               FALL  1       
t0on_i5_LC_1_7_6/in0                           LogicCell40_SEQ_MODE_1000  0      2966               FALL  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__781/I                        Odrv4                      0      0                  RISE  1       
I__781/O                        Odrv4                      352    352                RISE  1       
I__783/I                        Span4Mux_v                 0      352                RISE  1       
I__783/O                        Span4Mux_v                 352    703                RISE  1       
I__785/I                        Span4Mux_v                 0      703                RISE  1       
I__785/O                        Span4Mux_v                 352    1055               RISE  1       
I__787/I                        Span4Mux_h                 0      1055               RISE  1       
I__787/O                        Span4Mux_h                 302    1357               RISE  1       
I__791/I                        Span4Mux_v                 0      1357               RISE  1       
I__791/O                        Span4Mux_v                 352    1709               RISE  1       
I__800/I                        Span4Mux_v                 0      1709               RISE  1       
I__800/O                        Span4Mux_v                 352    2060               RISE  1       
I__810/I                        LocalMux                   0      2060               RISE  1       
I__810/O                        LocalMux                   330    2391               RISE  1       
I__821/I                        ClkMux                     0      2391               RISE  1       
I__821/O                        ClkMux                     309    2700               RISE  1       
t0on_i5_LC_1_7_6/clk            LogicCell40_SEQ_MODE_1000  0      2700               RISE  1       

6.4.14::Path details for port: DIVIDE[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[7]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Hold Time         : 177


Capture Clock Path Delay       2700
+ Hold  Time                      0
- Data Path Delay             -2523
---------------------------- ------
Hold Time                       177

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[7]                                      vdc_gen_clk                0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_7_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_7_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIVIDE_c_7_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIVIDE_c_7_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__286/I                                       Odrv12                     0      1004               FALL  1       
I__286/O                                       Odrv12                     541    1545               FALL  1       
I__289/I                                       Sp12to4                    0      1545               FALL  1       
I__289/O                                       Sp12to4                    450    1995               FALL  1       
I__292/I                                       LocalMux                   0      1995               FALL  1       
I__292/O                                       LocalMux                   309    2305               FALL  1       
I__294/I                                       InMux                      0      2305               FALL  1       
I__294/O                                       InMux                      218    2523               FALL  1       
t0on_i6_LC_2_6_5/in1                           LogicCell40_SEQ_MODE_1000  0      2523               FALL  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__781/I                        Odrv4                      0      0                  RISE  1       
I__781/O                        Odrv4                      352    352                RISE  1       
I__783/I                        Span4Mux_v                 0      352                RISE  1       
I__783/O                        Span4Mux_v                 352    703                RISE  1       
I__785/I                        Span4Mux_v                 0      703                RISE  1       
I__785/O                        Span4Mux_v                 352    1055               RISE  1       
I__787/I                        Span4Mux_h                 0      1055               RISE  1       
I__787/O                        Span4Mux_h                 302    1357               RISE  1       
I__790/I                        Span4Mux_v                 0      1357               RISE  1       
I__790/O                        Span4Mux_v                 352    1709               RISE  1       
I__799/I                        Span4Mux_v                 0      1709               RISE  1       
I__799/O                        Span4Mux_v                 352    2060               RISE  1       
I__809/I                        LocalMux                   0      2060               RISE  1       
I__809/O                        LocalMux                   330    2391               RISE  1       
I__820/I                        ClkMux                     0      2391               RISE  1       
I__820/O                        ClkMux                     309    2700               RISE  1       
t0on_i6_LC_2_6_5/clk            LogicCell40_SEQ_MODE_1000  0      2700               RISE  1       

6.4.15::Path details for port: DIVIDE[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[8]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Hold Time         : -435


Capture Clock Path Delay       3002
+ Hold  Time                      0
- Data Path Delay             -3437
---------------------------- ------
Hold Time                      -435

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[8]                                      vdc_gen_clk                0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_8_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_8_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIVIDE_c_8_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIVIDE_c_8_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__398/I                                       Odrv12                     0      1004               FALL  1       
I__398/O                                       Odrv12                     541    1545               FALL  1       
I__400/I                                       Span12Mux_v                0      1545               FALL  1       
I__400/O                                       Span12Mux_v                541    2087               FALL  1       
I__402/I                                       Sp12to4                    0      2087               FALL  1       
I__402/O                                       Sp12to4                    450    2537               FALL  1       
I__404/I                                       Span4Mux_v                 0      2537               FALL  1       
I__404/O                                       Span4Mux_v                 373    2910               FALL  1       
I__407/I                                       LocalMux                   0      2910               FALL  1       
I__407/O                                       LocalMux                   309    3219               FALL  1       
I__410/I                                       InMux                      0      3219               FALL  1       
I__410/O                                       InMux                      218    3437               FALL  1       
t0on_i7_LC_3_7_4/in1                           LogicCell40_SEQ_MODE_1000  0      3437               FALL  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__781/I                        Odrv4                      0      0                  RISE  1       
I__781/O                        Odrv4                      352    352                RISE  1       
I__783/I                        Span4Mux_v                 0      352                RISE  1       
I__783/O                        Span4Mux_v                 352    703                RISE  1       
I__785/I                        Span4Mux_v                 0      703                RISE  1       
I__785/O                        Span4Mux_v                 352    1055               RISE  1       
I__787/I                        Span4Mux_h                 0      1055               RISE  1       
I__787/O                        Span4Mux_h                 302    1357               RISE  1       
I__792/I                        Span4Mux_v                 0      1357               RISE  1       
I__792/O                        Span4Mux_v                 352    1709               RISE  1       
I__801/I                        Span4Mux_v                 0      1709               RISE  1       
I__801/O                        Span4Mux_v                 352    2060               RISE  1       
I__812/I                        Span4Mux_h                 0      2060               RISE  1       
I__812/O                        Span4Mux_h                 302    2363               RISE  1       
I__823/I                        LocalMux                   0      2363               RISE  1       
I__823/O                        LocalMux                   330    2693               RISE  1       
I__828/I                        ClkMux                     0      2693               RISE  1       
I__828/O                        ClkMux                     309    3002               RISE  1       
t0on_i7_LC_3_7_4/clk            LogicCell40_SEQ_MODE_1000  0      3002               RISE  1       

6.4.16::Path details for port: DIVIDE[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : DIVIDE[9]
Clock Port        : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference   : vdc_gen_clk|ICLK:R
Hold Time         : -737


Capture Clock Path Delay       2700
+ Hold  Time                      0
- Data Path Delay             -3437
---------------------------- ------
Hold Time                      -737

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
DIVIDE[9]                                      vdc_gen_clk                0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_9_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
ipInertedIOPad_DIVIDE_c_9_iopad/DOUT           IO_PAD                     540    540                FALL  1       
ipInertedIOPad_DIVIDE_c_9_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
ipInertedIOPad_DIVIDE_c_9_preio/DIN0           PRE_IO_PIN_TYPE_000001     464    1004               FALL  1       
I__154/I                                       Odrv12                     0      1004               FALL  1       
I__154/O                                       Odrv12                     541    1545               FALL  1       
I__155/I                                       Span12Mux_v                0      1545               FALL  1       
I__155/O                                       Span12Mux_v                541    2087               FALL  1       
I__156/I                                       Sp12to4                    0      2087               FALL  1       
I__156/O                                       Sp12to4                    450    2537               FALL  1       
I__158/I                                       Span4Mux_v                 0      2537               FALL  1       
I__158/O                                       Span4Mux_v                 373    2910               FALL  1       
I__160/I                                       LocalMux                   0      2910               FALL  1       
I__160/O                                       LocalMux                   309    3219               FALL  1       
I__163/I                                       InMux                      0      3219               FALL  1       
I__163/O                                       InMux                      218    3437               FALL  1       
t0on_i8_LC_1_7_1/in1                           LogicCell40_SEQ_MODE_1000  0      3437               FALL  1       

Capture Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__781/I                        Odrv4                      0      0                  RISE  1       
I__781/O                        Odrv4                      352    352                RISE  1       
I__783/I                        Span4Mux_v                 0      352                RISE  1       
I__783/O                        Span4Mux_v                 352    703                RISE  1       
I__785/I                        Span4Mux_v                 0      703                RISE  1       
I__785/O                        Span4Mux_v                 352    1055               RISE  1       
I__787/I                        Span4Mux_h                 0      1055               RISE  1       
I__787/O                        Span4Mux_h                 302    1357               RISE  1       
I__791/I                        Span4Mux_v                 0      1357               RISE  1       
I__791/O                        Span4Mux_v                 352    1709               RISE  1       
I__800/I                        Span4Mux_v                 0      1709               RISE  1       
I__800/O                        Span4Mux_v                 352    2060               RISE  1       
I__810/I                        LocalMux                   0      2060               RISE  1       
I__810/O                        LocalMux                   330    2391               RISE  1       
I__821/I                        ClkMux                     0      2391               RISE  1       
I__821/O                        ClkMux                     309    2700               RISE  1       
t0on_i8_LC_1_7_1/clk            LogicCell40_SEQ_MODE_1000  0      2700               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: OCLK      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : OCLK
Clock Port         : ipInertedIOPad_ICLK_preio/DIN0
Clock Reference    : vdc_gen_clk|ICLK:R
Clock to Out Delay : 8121


Launch Clock Path Delay        1997
+ Clock To Q Delay              541
+ Data Path Delay              5583
---------------------------- ------
Clock To Out Delay             8121

Launch Clock Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001     0      0                  RISE  1       
I__781/I                        Odrv4                      0      0                  RISE  1       
I__781/O                        Odrv4                      352    352                RISE  1       
I__783/I                        Span4Mux_v                 0      352                RISE  1       
I__783/O                        Span4Mux_v                 352    703                RISE  1       
I__785/I                        Span4Mux_v                 0      703                RISE  1       
I__785/O                        Span4Mux_v                 352    1055               RISE  1       
I__787/I                        Span4Mux_h                 0      1055               RISE  1       
I__787/O                        Span4Mux_h                 302    1357               RISE  1       
I__789/I                        LocalMux                   0      1357               RISE  1       
I__789/O                        LocalMux                   330    1688               RISE  1       
I__797/I                        ClkMux                     0      1688               RISE  1       
I__797/O                        ClkMux                     309    1997               RISE  1       
t_clk_24_LC_1_11_1/clk          LogicCell40_SEQ_MODE_1000  0      1997               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
t_clk_24_LC_1_11_1/lcout                  LogicCell40_SEQ_MODE_1000  541    2538               RISE  1       
I__222/I                                  Odrv12                     0      2538               RISE  1       
I__222/O                                  Odrv12                     492    3031               RISE  1       
I__223/I                                  Span12Mux_s4_h             0      3031               RISE  1       
I__223/O                                  Span12Mux_s4_h             197    3227               RISE  1       
I__224/I                                  LocalMux                   0      3227               RISE  1       
I__224/O                                  LocalMux                   330    3558               RISE  1       
I__225/I                                  IoInMux                    0      3558               RISE  1       
I__225/O                                  IoInMux                    260    3818               RISE  1       
ipInertedIOPad_OCLK_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3818               RISE  1       
ipInertedIOPad_OCLK_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2011   5829               RISE  1       
ipInertedIOPad_OCLK_iopad/DIN             IO_PAD                     0      5829               RISE  1       
ipInertedIOPad_OCLK_iopad/PACKAGEPIN:out  IO_PAD                     2292   8121               RISE  1       
OCLK                                      vdc_gen_clk                0      8121               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i5_LC_6_9_0/lcout
Path End         : t0off_i15_LC_1_10_7/in2
Capture Clock    : t0off_i15_LC_1_10_7/clk
Setup Constraint : 1000000p
Path slack       : 994776p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2348
- Setup Time                                           -373
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1001976

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  4008
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7200
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i5_LC_6_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i5_LC_6_9_0/lcout           LogicCell40_SEQ_MODE_1000    541              3192  994776  RISE       2
I__889/I                          Odrv4                          0              3192  994776  RISE       1
I__889/O                          Odrv4                        352              3544  994776  RISE       1
I__891/I                          Span4Mux_h                     0              3544  994776  RISE       1
I__891/O                          Span4Mux_h                   302              3846  994776  RISE       1
I__893/I                          LocalMux                       0              3846  994776  RISE       1
I__893/O                          LocalMux                     330              4177  994776  RISE       1
I__895/I                          InMux                          0              4177  994776  RISE       1
I__895/O                          InMux                        260              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/in1         LogicCell40_SEQ_MODE_0000      0              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    260              4697  994776  RISE       2
add_33_8_lut_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4697  994776  RISE       1
add_33_8_lut_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    127              4824  994776  RISE       2
add_33_9_lut_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4824  994776  RISE       1
add_33_9_lut_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    127              4950  994776  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin    ICE_CARRY_IN_MUX               0              4950  994776  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout   ICE_CARRY_IN_MUX             197              5147  994776  RISE       2
add_33_10_lut_LC_2_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              5147  994776  RISE       1
add_33_10_lut_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_0000    127              5274  994776  RISE       2
add_33_11_lut_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5274  994776  RISE       1
add_33_11_lut_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    127              5400  994776  RISE       2
add_33_12_lut_LC_2_10_2/carryin   LogicCell40_SEQ_MODE_0000      0              5400  994776  RISE       1
add_33_12_lut_LC_2_10_2/carryout  LogicCell40_SEQ_MODE_0000    127              5527  994776  RISE       2
add_33_13_lut_LC_2_10_3/carryin   LogicCell40_SEQ_MODE_0000      0              5527  994776  RISE       1
add_33_13_lut_LC_2_10_3/carryout  LogicCell40_SEQ_MODE_0000    127              5653  994776  RISE       2
add_33_14_lut_LC_2_10_4/carryin   LogicCell40_SEQ_MODE_0000      0              5653  994776  RISE       1
add_33_14_lut_LC_2_10_4/carryout  LogicCell40_SEQ_MODE_0000    127              5780  994776  RISE       2
add_33_15_lut_LC_2_10_5/carryin   LogicCell40_SEQ_MODE_0000      0              5780  994776  RISE       1
add_33_15_lut_LC_2_10_5/carryout  LogicCell40_SEQ_MODE_0000    127              5906  994776  RISE       2
add_33_16_lut_LC_2_10_6/carryin   LogicCell40_SEQ_MODE_0000      0              5906  994776  RISE       1
add_33_16_lut_LC_2_10_6/carryout  LogicCell40_SEQ_MODE_0000    127              6033  994776  RISE       1
I__472/I                          InMux                          0              6033  994776  RISE       1
I__472/O                          InMux                        260              6293  994776  RISE       1
add_33_17_lut_LC_2_10_7/in3       LogicCell40_SEQ_MODE_0000      0              6293  994776  RISE       1
add_33_17_lut_LC_2_10_7/lcout     LogicCell40_SEQ_MODE_0000    316              6609  994776  RISE       1
I__469/I                          LocalMux                       0              6609  994776  RISE       1
I__469/O                          LocalMux                     330              6940  994776  RISE       1
I__470/I                          InMux                          0              6940  994776  RISE       1
I__470/O                          InMux                        260              7200  994776  RISE       1
I__471/I                          CascadeMux                     0              7200  994776  RISE       1
I__471/O                          CascadeMux                     0              7200  994776  RISE       1
t0off_i15_LC_1_10_7/in2           LogicCell40_SEQ_MODE_1000      0              7200  994776  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__798/I                        LocalMux                       0              1709  RISE       1
I__798/O                        LocalMux                     330              2039  RISE       1
I__807/I                        ClkMux                         0              2039  RISE       1
I__807/O                        ClkMux                       309              2348  RISE       1
t0off_i15_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i12_LC_3_7_3/lcout
Path End         : div_state_i1_LC_5_7_0/ce
Capture Clock    : div_state_i1_LC_5_7_0/clk
Setup Constraint : 1000000p
Path slack       : 994775p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             3002
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1003002

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  4683
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8227
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i12_LC_3_7_3/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i12_LC_3_7_3/lcout          LogicCell40_SEQ_MODE_1000    541              3544  994776  RISE       2
I__411/I                         LocalMux                       0              3544  994776  RISE       1
I__411/O                         LocalMux                     330              3874  994776  RISE       1
I__413/I                         InMux                          0              3874  994776  RISE       1
I__413/O                         InMux                        260              4134  994776  RISE       1
i11_4_lut_adj_2_LC_3_7_0/in0     LogicCell40_SEQ_MODE_0000      0              4134  994776  RISE       1
i11_4_lut_adj_2_LC_3_7_0/lcout   LogicCell40_SEQ_MODE_0000    450              4584  994776  RISE       1
I__756/I                         Odrv4                          0              4584  994776  RISE       1
I__756/O                         Odrv4                        352              4936  994776  RISE       1
I__757/I                         Span4Mux_h                     0              4936  994776  RISE       1
I__757/O                         Span4Mux_h                   302              5238  994776  RISE       1
I__758/I                         LocalMux                       0              5238  994776  RISE       1
I__758/O                         LocalMux                     330              5569  994776  RISE       1
I__759/I                         InMux                          0              5569  994776  RISE       1
I__759/O                         InMux                        260              5829  994776  RISE       1
i206_4_lut_LC_5_8_0/in1          LogicCell40_SEQ_MODE_0000      0              5829  994776  RISE       1
i206_4_lut_LC_5_8_0/ltout        LogicCell40_SEQ_MODE_0000    380              6209  994776  FALL       1
I__747/I                         CascadeMux                     0              6209  994776  FALL       1
I__747/O                         CascadeMux                     0              6209  994776  FALL       1
i214_2_lut_4_lut_LC_5_8_1/in2    LogicCell40_SEQ_MODE_0000      0              6209  994776  FALL       1
i214_2_lut_4_lut_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    380              6588  994776  RISE       1
I__743/I                         Odrv4                          0              6588  994776  RISE       1
I__743/O                         Odrv4                        352              6940  994776  RISE       1
I__744/I                         Span4Mux_v                     0              6940  994776  RISE       1
I__744/O                         Span4Mux_v                   352              7292  994776  RISE       1
I__745/I                         LocalMux                       0              7292  994776  RISE       1
I__745/O                         LocalMux                     330              7622  994776  RISE       1
I__746/I                         CEMux                          0              7622  994776  RISE       1
I__746/O                         CEMux                        605              8227  994776  RISE       1
div_state_i1_LC_5_7_0/ce         LogicCell40_SEQ_MODE_1000      0              8227  994776  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i2_LC_3_7_2/lcout
Path End         : t0on_i14_LC_3_8_3/in3
Capture Clock    : t0on_i14_LC_3_8_3/clk
Setup Constraint : 1000000p
Path slack       : 995190p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002341

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  3607
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7151
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i2_LC_3_7_2/lcout           LogicCell40_SEQ_MODE_1000    541              3544  994825  RISE       2
I__432/I                         LocalMux                       0              3544  995191  RISE       1
I__432/O                         LocalMux                     330              3874  995191  RISE       1
I__434/I                         InMux                          0              3874  995191  RISE       1
I__434/O                         InMux                        260              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/in1        LogicCell40_SEQ_MODE_0000      0              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/carryout   LogicCell40_SEQ_MODE_0000    260              4395  995191  RISE       2
add_32_5_lut_LC_2_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4395  995191  RISE       1
add_32_5_lut_LC_2_7_3/carryout   LogicCell40_SEQ_MODE_0000    127              4521  995191  RISE       2
add_32_6_lut_LC_2_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4521  995191  RISE       1
add_32_6_lut_LC_2_7_4/carryout   LogicCell40_SEQ_MODE_0000    127              4648  995191  RISE       2
add_32_7_lut_LC_2_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4648  995191  RISE       1
add_32_7_lut_LC_2_7_5/carryout   LogicCell40_SEQ_MODE_0000    127              4774  995191  RISE       2
add_32_8_lut_LC_2_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4774  995191  RISE       1
add_32_8_lut_LC_2_7_6/carryout   LogicCell40_SEQ_MODE_0000    127              4901  995191  RISE       2
add_32_9_lut_LC_2_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4901  995191  RISE       1
add_32_9_lut_LC_2_7_7/carryout   LogicCell40_SEQ_MODE_0000    127              5027  995191  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin    ICE_CARRY_IN_MUX               0              5027  995191  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout   ICE_CARRY_IN_MUX             197              5224  995191  RISE       2
add_32_10_lut_LC_2_8_0/carryin   LogicCell40_SEQ_MODE_0000      0              5224  995191  RISE       1
add_32_10_lut_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    127              5351  995191  RISE       2
add_32_11_lut_LC_2_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5351  995191  RISE       1
add_32_11_lut_LC_2_8_1/carryout  LogicCell40_SEQ_MODE_0000    127              5477  995191  RISE       2
add_32_12_lut_LC_2_8_2/carryin   LogicCell40_SEQ_MODE_0000      0              5477  995191  RISE       1
add_32_12_lut_LC_2_8_2/carryout  LogicCell40_SEQ_MODE_0000    127              5604  995191  RISE       2
add_32_13_lut_LC_2_8_3/carryin   LogicCell40_SEQ_MODE_0000      0              5604  995191  RISE       1
add_32_13_lut_LC_2_8_3/carryout  LogicCell40_SEQ_MODE_0000    127              5731  995191  RISE       2
add_32_14_lut_LC_2_8_4/carryin   LogicCell40_SEQ_MODE_0000      0              5731  995191  RISE       1
add_32_14_lut_LC_2_8_4/carryout  LogicCell40_SEQ_MODE_0000    127              5857  995191  RISE       2
add_32_15_lut_LC_2_8_5/carryin   LogicCell40_SEQ_MODE_0000      0              5857  995191  RISE       1
add_32_15_lut_LC_2_8_5/carryout  LogicCell40_SEQ_MODE_0000    127              5984  995191  RISE       2
I__357/I                         InMux                          0              5984  995191  RISE       1
I__357/O                         InMux                        260              6244  995191  RISE       1
add_32_16_lut_LC_2_8_6/in3       LogicCell40_SEQ_MODE_0000      0              6244  995191  RISE       1
add_32_16_lut_LC_2_8_6/lcout     LogicCell40_SEQ_MODE_0000    316              6560  995191  RISE       1
I__589/I                         LocalMux                       0              6560  995191  RISE       1
I__589/O                         LocalMux                     330              6891  995191  RISE       1
I__590/I                         InMux                          0              6891  995191  RISE       1
I__590/O                         InMux                        260              7151  995191  RISE       1
t0on_i14_LC_3_8_3/in3            LogicCell40_SEQ_MODE_1000      0              7151  995191  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i14_LC_3_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i5_LC_6_9_0/lcout
Path End         : t0off_i11_LC_6_10_6/in3
Capture Clock    : t0off_i11_LC_6_10_6/clk
Setup Constraint : 1000000p
Path slack       : 995191p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2651
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002377

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  3994
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7186
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i5_LC_6_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i5_LC_6_9_0/lcout           LogicCell40_SEQ_MODE_1000    541              3192  994776  RISE       2
I__889/I                          Odrv4                          0              3192  994776  RISE       1
I__889/O                          Odrv4                        352              3544  994776  RISE       1
I__891/I                          Span4Mux_h                     0              3544  994776  RISE       1
I__891/O                          Span4Mux_h                   302              3846  994776  RISE       1
I__893/I                          LocalMux                       0              3846  994776  RISE       1
I__893/O                          LocalMux                     330              4177  994776  RISE       1
I__895/I                          InMux                          0              4177  994776  RISE       1
I__895/O                          InMux                        260              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/in1         LogicCell40_SEQ_MODE_0000      0              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    260              4697  994776  RISE       2
add_33_8_lut_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4697  994776  RISE       1
add_33_8_lut_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    127              4824  994776  RISE       2
add_33_9_lut_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4824  994776  RISE       1
add_33_9_lut_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    127              4950  994776  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin    ICE_CARRY_IN_MUX               0              4950  994776  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout   ICE_CARRY_IN_MUX             197              5147  994776  RISE       2
add_33_10_lut_LC_2_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              5147  994776  RISE       1
add_33_10_lut_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_0000    127              5274  994776  RISE       2
add_33_11_lut_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5274  994776  RISE       1
add_33_11_lut_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    127              5400  994776  RISE       2
add_33_12_lut_LC_2_10_2/carryin   LogicCell40_SEQ_MODE_0000      0              5400  994776  RISE       1
add_33_12_lut_LC_2_10_2/carryout  LogicCell40_SEQ_MODE_0000    127              5527  994776  RISE       2
I__370/I                          InMux                          0              5527  995191  RISE       1
I__370/O                          InMux                        260              5787  995191  RISE       1
add_33_13_lut_LC_2_10_3/in3       LogicCell40_SEQ_MODE_0000      0              5787  995191  RISE       1
add_33_13_lut_LC_2_10_3/lcout     LogicCell40_SEQ_MODE_0000    316              6103  995191  RISE       1
I__835/I                          Odrv12                         0              6103  995191  RISE       1
I__835/O                          Odrv12                       492              6595  995191  RISE       1
I__836/I                          LocalMux                       0              6595  995191  RISE       1
I__836/O                          LocalMux                     330              6926  995191  RISE       1
I__837/I                          InMux                          0              6926  995191  RISE       1
I__837/O                          InMux                        260              7186  995191  RISE       1
t0off_i11_LC_6_10_6/in3           LogicCell40_SEQ_MODE_1000      0              7186  995191  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__813/I                        LocalMux                       0              2011  RISE       1
I__813/O                        LocalMux                     330              2341  RISE       1
I__825/I                        ClkMux                         0              2341  RISE       1
I__825/O                        ClkMux                       309              2651  RISE       1
t0off_i11_LC_6_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i5_LC_6_9_0/lcout
Path End         : t0off_i14_LC_3_10_3/in3
Capture Clock    : t0off_i14_LC_3_10_3/clk
Setup Constraint : 1000000p
Path slack       : 995267p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002341

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  3882
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7074
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i5_LC_6_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i5_LC_6_9_0/lcout           LogicCell40_SEQ_MODE_1000    541              3192  994776  RISE       2
I__889/I                          Odrv4                          0              3192  994776  RISE       1
I__889/O                          Odrv4                        352              3544  994776  RISE       1
I__891/I                          Span4Mux_h                     0              3544  994776  RISE       1
I__891/O                          Span4Mux_h                   302              3846  994776  RISE       1
I__893/I                          LocalMux                       0              3846  994776  RISE       1
I__893/O                          LocalMux                     330              4177  994776  RISE       1
I__895/I                          InMux                          0              4177  994776  RISE       1
I__895/O                          InMux                        260              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/in1         LogicCell40_SEQ_MODE_0000      0              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    260              4697  994776  RISE       2
add_33_8_lut_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4697  994776  RISE       1
add_33_8_lut_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    127              4824  994776  RISE       2
add_33_9_lut_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4824  994776  RISE       1
add_33_9_lut_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    127              4950  994776  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin    ICE_CARRY_IN_MUX               0              4950  994776  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout   ICE_CARRY_IN_MUX             197              5147  994776  RISE       2
add_33_10_lut_LC_2_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              5147  994776  RISE       1
add_33_10_lut_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_0000    127              5274  994776  RISE       2
add_33_11_lut_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5274  994776  RISE       1
add_33_11_lut_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    127              5400  994776  RISE       2
add_33_12_lut_LC_2_10_2/carryin   LogicCell40_SEQ_MODE_0000      0              5400  994776  RISE       1
add_33_12_lut_LC_2_10_2/carryout  LogicCell40_SEQ_MODE_0000    127              5527  994776  RISE       2
add_33_13_lut_LC_2_10_3/carryin   LogicCell40_SEQ_MODE_0000      0              5527  994776  RISE       1
add_33_13_lut_LC_2_10_3/carryout  LogicCell40_SEQ_MODE_0000    127              5653  994776  RISE       2
add_33_14_lut_LC_2_10_4/carryin   LogicCell40_SEQ_MODE_0000      0              5653  994776  RISE       1
add_33_14_lut_LC_2_10_4/carryout  LogicCell40_SEQ_MODE_0000    127              5780  994776  RISE       2
add_33_15_lut_LC_2_10_5/carryin   LogicCell40_SEQ_MODE_0000      0              5780  994776  RISE       1
add_33_15_lut_LC_2_10_5/carryout  LogicCell40_SEQ_MODE_0000    127              5906  994776  RISE       2
I__367/I                          InMux                          0              5906  995268  RISE       1
I__367/O                          InMux                        260              6167  995268  RISE       1
add_33_16_lut_LC_2_10_6/in3       LogicCell40_SEQ_MODE_0000      0              6167  995268  RISE       1
add_33_16_lut_LC_2_10_6/lcout     LogicCell40_SEQ_MODE_0000    316              6483  995268  RISE       1
I__627/I                          LocalMux                       0              6483  995268  RISE       1
I__627/O                          LocalMux                     330              6813  995268  RISE       1
I__628/I                          InMux                          0              6813  995268  RISE       1
I__628/O                          InMux                        260              7074  995268  RISE       1
t0off_i14_LC_3_10_3/in3           LogicCell40_SEQ_MODE_1000      0              7074  995268  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i14_LC_3_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i2_LC_3_7_2/lcout
Path End         : t0on_i11_LC_3_8_1/in0
Capture Clock    : t0on_i11_LC_3_8_1/clk
Setup Constraint : 1000000p
Path slack       : 995374p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -471
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002145

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  3227
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6771
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i2_LC_3_7_2/lcout           LogicCell40_SEQ_MODE_1000    541              3544  994825  RISE       2
I__432/I                         LocalMux                       0              3544  995191  RISE       1
I__432/O                         LocalMux                     330              3874  995191  RISE       1
I__434/I                         InMux                          0              3874  995191  RISE       1
I__434/O                         InMux                        260              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/in1        LogicCell40_SEQ_MODE_0000      0              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/carryout   LogicCell40_SEQ_MODE_0000    260              4395  995191  RISE       2
add_32_5_lut_LC_2_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4395  995191  RISE       1
add_32_5_lut_LC_2_7_3/carryout   LogicCell40_SEQ_MODE_0000    127              4521  995191  RISE       2
add_32_6_lut_LC_2_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4521  995191  RISE       1
add_32_6_lut_LC_2_7_4/carryout   LogicCell40_SEQ_MODE_0000    127              4648  995191  RISE       2
add_32_7_lut_LC_2_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4648  995191  RISE       1
add_32_7_lut_LC_2_7_5/carryout   LogicCell40_SEQ_MODE_0000    127              4774  995191  RISE       2
add_32_8_lut_LC_2_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4774  995191  RISE       1
add_32_8_lut_LC_2_7_6/carryout   LogicCell40_SEQ_MODE_0000    127              4901  995191  RISE       2
add_32_9_lut_LC_2_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4901  995191  RISE       1
add_32_9_lut_LC_2_7_7/carryout   LogicCell40_SEQ_MODE_0000    127              5027  995191  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin    ICE_CARRY_IN_MUX               0              5027  995191  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout   ICE_CARRY_IN_MUX             197              5224  995191  RISE       2
add_32_10_lut_LC_2_8_0/carryin   LogicCell40_SEQ_MODE_0000      0              5224  995191  RISE       1
add_32_10_lut_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    127              5351  995191  RISE       2
add_32_11_lut_LC_2_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5351  995191  RISE       1
add_32_11_lut_LC_2_8_1/carryout  LogicCell40_SEQ_MODE_0000    127              5477  995191  RISE       2
add_32_12_lut_LC_2_8_2/carryin   LogicCell40_SEQ_MODE_0000      0              5477  995191  RISE       1
add_32_12_lut_LC_2_8_2/carryout  LogicCell40_SEQ_MODE_0000    127              5604  995191  RISE       2
I__316/I                         InMux                          0              5604  995373  RISE       1
I__316/O                         InMux                        260              5864  995373  RISE       1
add_32_13_lut_LC_2_8_3/in3       LogicCell40_SEQ_MODE_0000      0              5864  995373  RISE       1
add_32_13_lut_LC_2_8_3/lcout     LogicCell40_SEQ_MODE_0000    316              6181  995373  RISE       1
I__383/I                         LocalMux                       0              6181  995373  RISE       1
I__383/O                         LocalMux                     330              6511  995373  RISE       1
I__384/I                         InMux                          0              6511  995373  RISE       1
I__384/O                         InMux                        260              6771  995373  RISE       1
t0on_i11_LC_3_8_1/in0            LogicCell40_SEQ_MODE_1000      0              6771  995373  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i11_LC_3_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i5_LC_6_9_0/lcout
Path End         : t0off_i13_LC_3_9_4/in3
Capture Clock    : t0off_i13_LC_3_9_4/clk
Setup Constraint : 1000000p
Path slack       : 995394p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002341

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  3755
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6947
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i5_LC_6_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i5_LC_6_9_0/lcout           LogicCell40_SEQ_MODE_1000    541              3192  994776  RISE       2
I__889/I                          Odrv4                          0              3192  994776  RISE       1
I__889/O                          Odrv4                        352              3544  994776  RISE       1
I__891/I                          Span4Mux_h                     0              3544  994776  RISE       1
I__891/O                          Span4Mux_h                   302              3846  994776  RISE       1
I__893/I                          LocalMux                       0              3846  994776  RISE       1
I__893/O                          LocalMux                     330              4177  994776  RISE       1
I__895/I                          InMux                          0              4177  994776  RISE       1
I__895/O                          InMux                        260              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/in1         LogicCell40_SEQ_MODE_0000      0              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    260              4697  994776  RISE       2
add_33_8_lut_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4697  994776  RISE       1
add_33_8_lut_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    127              4824  994776  RISE       2
add_33_9_lut_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4824  994776  RISE       1
add_33_9_lut_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    127              4950  994776  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin    ICE_CARRY_IN_MUX               0              4950  994776  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout   ICE_CARRY_IN_MUX             197              5147  994776  RISE       2
add_33_10_lut_LC_2_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              5147  994776  RISE       1
add_33_10_lut_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_0000    127              5274  994776  RISE       2
add_33_11_lut_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5274  994776  RISE       1
add_33_11_lut_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    127              5400  994776  RISE       2
add_33_12_lut_LC_2_10_2/carryin   LogicCell40_SEQ_MODE_0000      0              5400  994776  RISE       1
add_33_12_lut_LC_2_10_2/carryout  LogicCell40_SEQ_MODE_0000    127              5527  994776  RISE       2
add_33_13_lut_LC_2_10_3/carryin   LogicCell40_SEQ_MODE_0000      0              5527  994776  RISE       1
add_33_13_lut_LC_2_10_3/carryout  LogicCell40_SEQ_MODE_0000    127              5653  994776  RISE       2
add_33_14_lut_LC_2_10_4/carryin   LogicCell40_SEQ_MODE_0000      0              5653  994776  RISE       1
add_33_14_lut_LC_2_10_4/carryout  LogicCell40_SEQ_MODE_0000    127              5780  994776  RISE       2
I__368/I                          InMux                          0              5780  995394  RISE       1
I__368/O                          InMux                        260              6040  995394  RISE       1
add_33_15_lut_LC_2_10_5/in3       LogicCell40_SEQ_MODE_0000      0              6040  995394  RISE       1
add_33_15_lut_LC_2_10_5/lcout     LogicCell40_SEQ_MODE_0000    316              6356  995394  RISE       1
I__647/I                          LocalMux                       0              6356  995394  RISE       1
I__647/O                          LocalMux                     330              6687  995394  RISE       1
I__648/I                          InMux                          0              6687  995394  RISE       1
I__648/O                          InMux                        260              6947  995394  RISE       1
t0off_i13_LC_3_9_4/in3            LogicCell40_SEQ_MODE_1000      0              6947  995394  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i2_LC_3_7_2/lcout
Path End         : t0on_i13_LC_1_7_5/in3
Capture Clock    : t0on_i13_LC_1_7_5/clk
Setup Constraint : 1000000p
Path slack       : 995402p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002426

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  3480
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      7024
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i2_LC_3_7_2/lcout           LogicCell40_SEQ_MODE_1000    541              3544  994825  RISE       2
I__432/I                         LocalMux                       0              3544  995191  RISE       1
I__432/O                         LocalMux                     330              3874  995191  RISE       1
I__434/I                         InMux                          0              3874  995191  RISE       1
I__434/O                         InMux                        260              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/in1        LogicCell40_SEQ_MODE_0000      0              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/carryout   LogicCell40_SEQ_MODE_0000    260              4395  995191  RISE       2
add_32_5_lut_LC_2_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4395  995191  RISE       1
add_32_5_lut_LC_2_7_3/carryout   LogicCell40_SEQ_MODE_0000    127              4521  995191  RISE       2
add_32_6_lut_LC_2_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4521  995191  RISE       1
add_32_6_lut_LC_2_7_4/carryout   LogicCell40_SEQ_MODE_0000    127              4648  995191  RISE       2
add_32_7_lut_LC_2_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4648  995191  RISE       1
add_32_7_lut_LC_2_7_5/carryout   LogicCell40_SEQ_MODE_0000    127              4774  995191  RISE       2
add_32_8_lut_LC_2_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4774  995191  RISE       1
add_32_8_lut_LC_2_7_6/carryout   LogicCell40_SEQ_MODE_0000    127              4901  995191  RISE       2
add_32_9_lut_LC_2_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4901  995191  RISE       1
add_32_9_lut_LC_2_7_7/carryout   LogicCell40_SEQ_MODE_0000    127              5027  995191  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin    ICE_CARRY_IN_MUX               0              5027  995191  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout   ICE_CARRY_IN_MUX             197              5224  995191  RISE       2
add_32_10_lut_LC_2_8_0/carryin   LogicCell40_SEQ_MODE_0000      0              5224  995191  RISE       1
add_32_10_lut_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    127              5351  995191  RISE       2
add_32_11_lut_LC_2_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5351  995191  RISE       1
add_32_11_lut_LC_2_8_1/carryout  LogicCell40_SEQ_MODE_0000    127              5477  995191  RISE       2
add_32_12_lut_LC_2_8_2/carryin   LogicCell40_SEQ_MODE_0000      0              5477  995191  RISE       1
add_32_12_lut_LC_2_8_2/carryout  LogicCell40_SEQ_MODE_0000    127              5604  995191  RISE       2
add_32_13_lut_LC_2_8_3/carryin   LogicCell40_SEQ_MODE_0000      0              5604  995191  RISE       1
add_32_13_lut_LC_2_8_3/carryout  LogicCell40_SEQ_MODE_0000    127              5731  995191  RISE       2
add_32_14_lut_LC_2_8_4/carryin   LogicCell40_SEQ_MODE_0000      0              5731  995191  RISE       1
add_32_14_lut_LC_2_8_4/carryout  LogicCell40_SEQ_MODE_0000    127              5857  995191  RISE       2
I__358/I                         InMux                          0              5857  995401  RISE       1
I__358/O                         InMux                        260              6117  995401  RISE       1
add_32_15_lut_LC_2_8_5/in3       LogicCell40_SEQ_MODE_0000      0              6117  995401  RISE       1
add_32_15_lut_LC_2_8_5/lcout     LogicCell40_SEQ_MODE_0000    316              6434  995401  RISE       1
I__359/I                         LocalMux                       0              6434  995401  RISE       1
I__359/O                         LocalMux                     330              6764  995401  RISE       1
I__360/I                         InMux                          0              6764  995401  RISE       1
I__360/O                         InMux                        260              7024  995401  RISE       1
t0on_i13_LC_1_7_5/in3            LogicCell40_SEQ_MODE_1000      0              7024  995401  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i13_LC_1_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i12_LC_3_7_3/lcout
Path End         : div_state_i0_LC_5_8_3/in1
Capture Clock    : div_state_i0_LC_5_8_3/clk
Setup Constraint : 1000000p
Path slack       : 995430p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2651
- Setup Time                                           -401
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002250

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  3276
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6820
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i12_LC_3_7_3/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i12_LC_3_7_3/lcout         LogicCell40_SEQ_MODE_1000    541              3544  994776  RISE       2
I__411/I                        LocalMux                       0              3544  994776  RISE       1
I__411/O                        LocalMux                     330              3874  994776  RISE       1
I__413/I                        InMux                          0              3874  994776  RISE       1
I__413/O                        InMux                        260              4134  994776  RISE       1
i11_4_lut_adj_2_LC_3_7_0/in0    LogicCell40_SEQ_MODE_0000      0              4134  994776  RISE       1
i11_4_lut_adj_2_LC_3_7_0/lcout  LogicCell40_SEQ_MODE_0000    450              4584  994776  RISE       1
I__756/I                        Odrv4                          0              4584  994776  RISE       1
I__756/O                        Odrv4                        352              4936  994776  RISE       1
I__757/I                        Span4Mux_h                     0              4936  994776  RISE       1
I__757/O                        Span4Mux_h                   302              5238  994776  RISE       1
I__758/I                        LocalMux                       0              5238  994776  RISE       1
I__758/O                        LocalMux                     330              5569  994776  RISE       1
I__759/I                        InMux                          0              5569  994776  RISE       1
I__759/O                        InMux                        260              5829  994776  RISE       1
i206_4_lut_LC_5_8_0/in1         LogicCell40_SEQ_MODE_0000      0              5829  994776  RISE       1
i206_4_lut_LC_5_8_0/lcout       LogicCell40_SEQ_MODE_0000    401              6230  995430  RISE       1
I__741/I                        LocalMux                       0              6230  995430  RISE       1
I__741/O                        LocalMux                     330              6560  995430  RISE       1
I__742/I                        InMux                          0              6560  995430  RISE       1
I__742/O                        InMux                        260              6820  995430  RISE       1
div_state_i0_LC_5_8_3/in1       LogicCell40_SEQ_MODE_1000      0              6820  995430  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i5_LC_6_9_0/lcout
Path End         : t0off_i12_LC_3_10_1/in3
Capture Clock    : t0off_i12_LC_3_10_1/clk
Setup Constraint : 1000000p
Path slack       : 995521p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002341

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  3628
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6820
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i5_LC_6_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i5_LC_6_9_0/lcout           LogicCell40_SEQ_MODE_1000    541              3192  994776  RISE       2
I__889/I                          Odrv4                          0              3192  994776  RISE       1
I__889/O                          Odrv4                        352              3544  994776  RISE       1
I__891/I                          Span4Mux_h                     0              3544  994776  RISE       1
I__891/O                          Span4Mux_h                   302              3846  994776  RISE       1
I__893/I                          LocalMux                       0              3846  994776  RISE       1
I__893/O                          LocalMux                     330              4177  994776  RISE       1
I__895/I                          InMux                          0              4177  994776  RISE       1
I__895/O                          InMux                        260              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/in1         LogicCell40_SEQ_MODE_0000      0              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    260              4697  994776  RISE       2
add_33_8_lut_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4697  994776  RISE       1
add_33_8_lut_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    127              4824  994776  RISE       2
add_33_9_lut_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4824  994776  RISE       1
add_33_9_lut_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    127              4950  994776  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin    ICE_CARRY_IN_MUX               0              4950  994776  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout   ICE_CARRY_IN_MUX             197              5147  994776  RISE       2
add_33_10_lut_LC_2_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              5147  994776  RISE       1
add_33_10_lut_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_0000    127              5274  994776  RISE       2
add_33_11_lut_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5274  994776  RISE       1
add_33_11_lut_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    127              5400  994776  RISE       2
add_33_12_lut_LC_2_10_2/carryin   LogicCell40_SEQ_MODE_0000      0              5400  994776  RISE       1
add_33_12_lut_LC_2_10_2/carryout  LogicCell40_SEQ_MODE_0000    127              5527  994776  RISE       2
add_33_13_lut_LC_2_10_3/carryin   LogicCell40_SEQ_MODE_0000      0              5527  994776  RISE       1
add_33_13_lut_LC_2_10_3/carryout  LogicCell40_SEQ_MODE_0000    127              5653  994776  RISE       2
I__369/I                          InMux                          0              5653  995521  RISE       1
I__369/O                          InMux                        260              5913  995521  RISE       1
add_33_14_lut_LC_2_10_4/in3       LogicCell40_SEQ_MODE_0000      0              5913  995521  RISE       1
add_33_14_lut_LC_2_10_4/lcout     LogicCell40_SEQ_MODE_0000    316              6230  995521  RISE       1
I__637/I                          LocalMux                       0              6230  995521  RISE       1
I__637/O                          LocalMux                     330              6560  995521  RISE       1
I__638/I                          InMux                          0              6560  995521  RISE       1
I__638/O                          InMux                        260              6820  995521  RISE       1
t0off_i12_LC_3_10_1/in3           LogicCell40_SEQ_MODE_1000      0              6820  995521  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i12_LC_3_10_1/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i2_LC_3_7_2/lcout
Path End         : t0on_i9_LC_3_8_2/in1
Capture Clock    : t0on_i9_LC_3_8_2/clk
Setup Constraint : 1000000p
Path slack       : 995697p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -401
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002215

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2974
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6518
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i2_LC_3_7_2/lcout           LogicCell40_SEQ_MODE_1000    541              3544  994825  RISE       2
I__432/I                         LocalMux                       0              3544  995191  RISE       1
I__432/O                         LocalMux                     330              3874  995191  RISE       1
I__434/I                         InMux                          0              3874  995191  RISE       1
I__434/O                         InMux                        260              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/in1        LogicCell40_SEQ_MODE_0000      0              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/carryout   LogicCell40_SEQ_MODE_0000    260              4395  995191  RISE       2
add_32_5_lut_LC_2_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4395  995191  RISE       1
add_32_5_lut_LC_2_7_3/carryout   LogicCell40_SEQ_MODE_0000    127              4521  995191  RISE       2
add_32_6_lut_LC_2_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4521  995191  RISE       1
add_32_6_lut_LC_2_7_4/carryout   LogicCell40_SEQ_MODE_0000    127              4648  995191  RISE       2
add_32_7_lut_LC_2_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4648  995191  RISE       1
add_32_7_lut_LC_2_7_5/carryout   LogicCell40_SEQ_MODE_0000    127              4774  995191  RISE       2
add_32_8_lut_LC_2_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4774  995191  RISE       1
add_32_8_lut_LC_2_7_6/carryout   LogicCell40_SEQ_MODE_0000    127              4901  995191  RISE       2
add_32_9_lut_LC_2_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4901  995191  RISE       1
add_32_9_lut_LC_2_7_7/carryout   LogicCell40_SEQ_MODE_0000    127              5027  995191  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin    ICE_CARRY_IN_MUX               0              5027  995191  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout   ICE_CARRY_IN_MUX             197              5224  995191  RISE       2
add_32_10_lut_LC_2_8_0/carryin   LogicCell40_SEQ_MODE_0000      0              5224  995191  RISE       1
add_32_10_lut_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    127              5351  995191  RISE       2
I__318/I                         InMux                          0              5351  995697  RISE       1
I__318/O                         InMux                        260              5611  995697  RISE       1
add_32_11_lut_LC_2_8_1/in3       LogicCell40_SEQ_MODE_0000      0              5611  995697  RISE       1
add_32_11_lut_LC_2_8_1/lcout     LogicCell40_SEQ_MODE_0000    316              5927  995697  RISE       1
I__607/I                         LocalMux                       0              5927  995697  RISE       1
I__607/O                         LocalMux                     330              6258  995697  RISE       1
I__608/I                         InMux                          0              6258  995697  RISE       1
I__608/O                         InMux                        260              6518  995697  RISE       1
t0on_i9_LC_3_8_2/in1             LogicCell40_SEQ_MODE_1000      0              6518  995697  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i9_LC_3_8_2/clk            LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i15_LC_1_10_7/ce
Capture Clock    : t0off_i15_LC_1_10_7/clk
Setup Constraint : 1000000p
Path slack       : 995703p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2348
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002348

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  3101
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6645
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__845/I                     InMux                          0              3874  995704  RISE       1
I__845/O                     InMux                        260              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/in3      LogicCell40_SEQ_MODE_0000      0              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    316              4451  995704  RISE      16
I__765/I                     Odrv4                          0              4451  995704  RISE       1
I__765/O                     Odrv4                        352              4802  995704  RISE       1
I__767/I                     Span4Mux_h                     0              4802  995704  RISE       1
I__767/O                     Span4Mux_h                   302              5105  995704  RISE       1
I__771/I                     Span4Mux_h                     0              5105  995704  RISE       1
I__771/O                     Span4Mux_h                   302              5407  995704  RISE       1
I__776/I                     Span4Mux_h                     0              5407  995704  RISE       1
I__776/O                     Span4Mux_h                   302              5709  995704  RISE       1
I__779/I                     LocalMux                       0              5709  995704  RISE       1
I__779/O                     LocalMux                     330              6040  995704  RISE       1
I__780/I                     CEMux                          0              6040  995704  RISE       1
I__780/O                     CEMux                        605              6645  995704  RISE       1
t0off_i15_LC_1_10_7/ce       LogicCell40_SEQ_MODE_1000      0              6645  995704  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__798/I                        LocalMux                       0              1709  RISE       1
I__798/O                        LocalMux                     330              2039  RISE       1
I__807/I                        ClkMux                         0              2039  RISE       1
I__807/O                        ClkMux                       309              2348  RISE       1
t0off_i15_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i5_LC_6_9_0/lcout
Path End         : t0off_i10_LC_3_9_3/in3
Capture Clock    : t0off_i10_LC_3_9_3/clk
Setup Constraint : 1000000p
Path slack       : 995774p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002341

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  3375
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6567
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i5_LC_6_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i5_LC_6_9_0/lcout           LogicCell40_SEQ_MODE_1000    541              3192  994776  RISE       2
I__889/I                          Odrv4                          0              3192  994776  RISE       1
I__889/O                          Odrv4                        352              3544  994776  RISE       1
I__891/I                          Span4Mux_h                     0              3544  994776  RISE       1
I__891/O                          Span4Mux_h                   302              3846  994776  RISE       1
I__893/I                          LocalMux                       0              3846  994776  RISE       1
I__893/O                          LocalMux                     330              4177  994776  RISE       1
I__895/I                          InMux                          0              4177  994776  RISE       1
I__895/O                          InMux                        260              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/in1         LogicCell40_SEQ_MODE_0000      0              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    260              4697  994776  RISE       2
add_33_8_lut_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4697  994776  RISE       1
add_33_8_lut_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    127              4824  994776  RISE       2
add_33_9_lut_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4824  994776  RISE       1
add_33_9_lut_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    127              4950  994776  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin    ICE_CARRY_IN_MUX               0              4950  994776  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout   ICE_CARRY_IN_MUX             197              5147  994776  RISE       2
add_33_10_lut_LC_2_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              5147  994776  RISE       1
add_33_10_lut_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_0000    127              5274  994776  RISE       2
add_33_11_lut_LC_2_10_1/carryin   LogicCell40_SEQ_MODE_0000      0              5274  994776  RISE       1
add_33_11_lut_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_0000    127              5400  994776  RISE       2
I__371/I                          InMux                          0              5400  995774  RISE       1
I__371/O                          InMux                        260              5660  995774  RISE       1
add_33_12_lut_LC_2_10_2/in3       LogicCell40_SEQ_MODE_0000      0              5660  995774  RISE       1
add_33_12_lut_LC_2_10_2/lcout     LogicCell40_SEQ_MODE_0000    316              5977  995774  RISE       1
I__536/I                          LocalMux                       0              5977  995774  RISE       1
I__536/O                          LocalMux                     330              6307  995774  RISE       1
I__537/I                          InMux                          0              6307  995774  RISE       1
I__537/O                          InMux                        260              6567  995774  RISE       1
t0off_i10_LC_3_9_3/in3            LogicCell40_SEQ_MODE_1000      0              6567  995774  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i10_LC_3_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i5_LC_6_9_0/lcout
Path End         : t0off_i9_LC_3_10_2/in1
Capture Clock    : t0off_i9_LC_3_10_2/clk
Setup Constraint : 1000000p
Path slack       : 995774p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -401
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002215

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  3249
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6441
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i5_LC_6_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i5_LC_6_9_0/lcout           LogicCell40_SEQ_MODE_1000    541              3192  994776  RISE       2
I__889/I                          Odrv4                          0              3192  994776  RISE       1
I__889/O                          Odrv4                        352              3544  994776  RISE       1
I__891/I                          Span4Mux_h                     0              3544  994776  RISE       1
I__891/O                          Span4Mux_h                   302              3846  994776  RISE       1
I__893/I                          LocalMux                       0              3846  994776  RISE       1
I__893/O                          LocalMux                     330              4177  994776  RISE       1
I__895/I                          InMux                          0              4177  994776  RISE       1
I__895/O                          InMux                        260              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/in1         LogicCell40_SEQ_MODE_0000      0              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/carryout    LogicCell40_SEQ_MODE_0000    260              4697  994776  RISE       2
add_33_8_lut_LC_2_9_6/carryin     LogicCell40_SEQ_MODE_0000      0              4697  994776  RISE       1
add_33_8_lut_LC_2_9_6/carryout    LogicCell40_SEQ_MODE_0000    127              4824  994776  RISE       2
add_33_9_lut_LC_2_9_7/carryin     LogicCell40_SEQ_MODE_0000      0              4824  994776  RISE       1
add_33_9_lut_LC_2_9_7/carryout    LogicCell40_SEQ_MODE_0000    127              4950  994776  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin    ICE_CARRY_IN_MUX               0              4950  994776  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout   ICE_CARRY_IN_MUX             197              5147  994776  RISE       2
add_33_10_lut_LC_2_10_0/carryin   LogicCell40_SEQ_MODE_0000      0              5147  994776  RISE       1
add_33_10_lut_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_0000    127              5274  994776  RISE       2
I__372/I                          InMux                          0              5274  995774  RISE       1
I__372/O                          InMux                        260              5534  995774  RISE       1
add_33_11_lut_LC_2_10_1/in3       LogicCell40_SEQ_MODE_0000      0              5534  995774  RISE       1
add_33_11_lut_LC_2_10_1/lcout     LogicCell40_SEQ_MODE_0000    316              5850  995774  RISE       1
I__635/I                          LocalMux                       0              5850  995774  RISE       1
I__635/O                          LocalMux                     330              6181  995774  RISE       1
I__636/I                          InMux                          0              6181  995774  RISE       1
I__636/O                          InMux                        260              6441  995774  RISE       1
t0off_i9_LC_3_10_2/in1            LogicCell40_SEQ_MODE_1000      0              6441  995774  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i9_LC_3_10_2/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i2_LC_3_7_2/lcout
Path End         : t0on_i12_LC_3_7_3/in3
Capture Clock    : t0on_i12_LC_3_7_3/clk
Setup Constraint : 1000000p
Path slack       : 995830p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             3002
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002728

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  3354
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6898
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i2_LC_3_7_2/lcout           LogicCell40_SEQ_MODE_1000    541              3544  994825  RISE       2
I__432/I                         LocalMux                       0              3544  995191  RISE       1
I__432/O                         LocalMux                     330              3874  995191  RISE       1
I__434/I                         InMux                          0              3874  995191  RISE       1
I__434/O                         InMux                        260              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/in1        LogicCell40_SEQ_MODE_0000      0              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/carryout   LogicCell40_SEQ_MODE_0000    260              4395  995191  RISE       2
add_32_5_lut_LC_2_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4395  995191  RISE       1
add_32_5_lut_LC_2_7_3/carryout   LogicCell40_SEQ_MODE_0000    127              4521  995191  RISE       2
add_32_6_lut_LC_2_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4521  995191  RISE       1
add_32_6_lut_LC_2_7_4/carryout   LogicCell40_SEQ_MODE_0000    127              4648  995191  RISE       2
add_32_7_lut_LC_2_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4648  995191  RISE       1
add_32_7_lut_LC_2_7_5/carryout   LogicCell40_SEQ_MODE_0000    127              4774  995191  RISE       2
add_32_8_lut_LC_2_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4774  995191  RISE       1
add_32_8_lut_LC_2_7_6/carryout   LogicCell40_SEQ_MODE_0000    127              4901  995191  RISE       2
add_32_9_lut_LC_2_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4901  995191  RISE       1
add_32_9_lut_LC_2_7_7/carryout   LogicCell40_SEQ_MODE_0000    127              5027  995191  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin    ICE_CARRY_IN_MUX               0              5027  995191  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout   ICE_CARRY_IN_MUX             197              5224  995191  RISE       2
add_32_10_lut_LC_2_8_0/carryin   LogicCell40_SEQ_MODE_0000      0              5224  995191  RISE       1
add_32_10_lut_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    127              5351  995191  RISE       2
add_32_11_lut_LC_2_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5351  995191  RISE       1
add_32_11_lut_LC_2_8_1/carryout  LogicCell40_SEQ_MODE_0000    127              5477  995191  RISE       2
add_32_12_lut_LC_2_8_2/carryin   LogicCell40_SEQ_MODE_0000      0              5477  995191  RISE       1
add_32_12_lut_LC_2_8_2/carryout  LogicCell40_SEQ_MODE_0000    127              5604  995191  RISE       2
add_32_13_lut_LC_2_8_3/carryin   LogicCell40_SEQ_MODE_0000      0              5604  995191  RISE       1
add_32_13_lut_LC_2_8_3/carryout  LogicCell40_SEQ_MODE_0000    127              5731  995191  RISE       2
I__366/I                         InMux                          0              5731  995830  RISE       1
I__366/O                         InMux                        260              5991  995830  RISE       1
add_32_14_lut_LC_2_8_4/in3       LogicCell40_SEQ_MODE_0000      0              5991  995830  RISE       1
add_32_14_lut_LC_2_8_4/lcout     LogicCell40_SEQ_MODE_0000    316              6307  995830  RISE       1
I__415/I                         LocalMux                       0              6307  995830  RISE       1
I__415/O                         LocalMux                     330              6638  995830  RISE       1
I__416/I                         InMux                          0              6638  995830  RISE       1
I__416/O                         InMux                        260              6898  995830  RISE       1
t0on_i12_LC_3_7_3/in3            LogicCell40_SEQ_MODE_1000      0              6898  995830  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i12_LC_3_7_3/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i5_LC_6_9_0/lcout
Path End         : t0off_i6_LC_6_9_1/in3
Capture Clock    : t0off_i6_LC_6_9_1/clk
Setup Constraint : 1000000p
Path slack       : 996021p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2651
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002377

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  3164
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6356
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i5_LC_6_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i5_LC_6_9_0/lcout         LogicCell40_SEQ_MODE_1000    541              3192  994776  RISE       2
I__889/I                        Odrv4                          0              3192  994776  RISE       1
I__889/O                        Odrv4                        352              3544  994776  RISE       1
I__891/I                        Span4Mux_h                     0              3544  994776  RISE       1
I__891/O                        Span4Mux_h                   302              3846  994776  RISE       1
I__893/I                        LocalMux                       0              3846  994776  RISE       1
I__893/O                        LocalMux                     330              4177  994776  RISE       1
I__895/I                        InMux                          0              4177  994776  RISE       1
I__895/O                        InMux                        260              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/in1       LogicCell40_SEQ_MODE_0000      0              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/carryout  LogicCell40_SEQ_MODE_0000    260              4697  994776  RISE       2
I__375/I                        InMux                          0              4697  996020  RISE       1
I__375/O                        InMux                        260              4957  996020  RISE       1
add_33_8_lut_LC_2_9_6/in3       LogicCell40_SEQ_MODE_0000      0              4957  996020  RISE       1
add_33_8_lut_LC_2_9_6/lcout     LogicCell40_SEQ_MODE_0000    316              5274  996020  RISE       1
I__883/I                        Odrv12                         0              5274  996020  RISE       1
I__883/O                        Odrv12                       492              5766  996020  RISE       1
I__884/I                        LocalMux                       0              5766  996020  RISE       1
I__884/O                        LocalMux                     330              6096  996020  RISE       1
I__885/I                        InMux                          0              6096  996020  RISE       1
I__885/O                        InMux                        260              6356  996020  RISE       1
t0off_i6_LC_6_9_1/in3           LogicCell40_SEQ_MODE_1000      0              6356  996020  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i6_LC_6_9_1/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i5_LC_6_9_0/lcout
Path End         : t0off_i8_LC_3_9_1/in3
Capture Clock    : t0off_i8_LC_3_9_1/clk
Setup Constraint : 1000000p
Path slack       : 996027p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002341

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  3122
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6314
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i5_LC_6_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i5_LC_6_9_0/lcout          LogicCell40_SEQ_MODE_1000    541              3192  994776  RISE       2
I__889/I                         Odrv4                          0              3192  994776  RISE       1
I__889/O                         Odrv4                        352              3544  994776  RISE       1
I__891/I                         Span4Mux_h                     0              3544  994776  RISE       1
I__891/O                         Span4Mux_h                   302              3846  994776  RISE       1
I__893/I                         LocalMux                       0              3846  994776  RISE       1
I__893/O                         LocalMux                     330              4177  994776  RISE       1
I__895/I                         InMux                          0              4177  994776  RISE       1
I__895/O                         InMux                        260              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/in1        LogicCell40_SEQ_MODE_0000      0              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/carryout   LogicCell40_SEQ_MODE_0000    260              4697  994776  RISE       2
add_33_8_lut_LC_2_9_6/carryin    LogicCell40_SEQ_MODE_0000      0              4697  994776  RISE       1
add_33_8_lut_LC_2_9_6/carryout   LogicCell40_SEQ_MODE_0000    127              4824  994776  RISE       2
add_33_9_lut_LC_2_9_7/carryin    LogicCell40_SEQ_MODE_0000      0              4824  994776  RISE       1
add_33_9_lut_LC_2_9_7/carryout   LogicCell40_SEQ_MODE_0000    127              4950  994776  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              4950  994776  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout  ICE_CARRY_IN_MUX             197              5147  994776  RISE       2
I__373/I                         InMux                          0              5147  996027  RISE       1
I__373/O                         InMux                        260              5407  996027  RISE       1
add_33_10_lut_LC_2_10_0/in3      LogicCell40_SEQ_MODE_0000      0              5407  996027  RISE       1
add_33_10_lut_LC_2_10_0/lcout    LogicCell40_SEQ_MODE_0000    316              5724  996027  RISE       1
I__548/I                         LocalMux                       0              5724  996027  RISE       1
I__548/O                         LocalMux                     330              6054  996027  RISE       1
I__549/I                         InMux                          0              6054  996027  RISE       1
I__549/O                         InMux                        260              6314  996027  RISE       1
t0off_i8_LC_3_9_1/in3            LogicCell40_SEQ_MODE_1000      0              6314  996027  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i8_LC_3_9_1/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i2_LC_3_7_2/lcout
Path End         : t0on_i8_LC_1_7_1/in3
Capture Clock    : t0on_i8_LC_1_7_1/clk
Setup Constraint : 1000000p
Path slack       : 996034p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002426

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2848
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6392
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i2_LC_3_7_2/lcout          LogicCell40_SEQ_MODE_1000    541              3544  994825  RISE       2
I__432/I                        LocalMux                       0              3544  995191  RISE       1
I__432/O                        LocalMux                     330              3874  995191  RISE       1
I__434/I                        InMux                          0              3874  995191  RISE       1
I__434/O                        InMux                        260              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/in1       LogicCell40_SEQ_MODE_0000      0              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/carryout  LogicCell40_SEQ_MODE_0000    260              4395  995191  RISE       2
add_32_5_lut_LC_2_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              4395  995191  RISE       1
add_32_5_lut_LC_2_7_3/carryout  LogicCell40_SEQ_MODE_0000    127              4521  995191  RISE       2
add_32_6_lut_LC_2_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              4521  995191  RISE       1
add_32_6_lut_LC_2_7_4/carryout  LogicCell40_SEQ_MODE_0000    127              4648  995191  RISE       2
add_32_7_lut_LC_2_7_5/carryin   LogicCell40_SEQ_MODE_0000      0              4648  995191  RISE       1
add_32_7_lut_LC_2_7_5/carryout  LogicCell40_SEQ_MODE_0000    127              4774  995191  RISE       2
add_32_8_lut_LC_2_7_6/carryin   LogicCell40_SEQ_MODE_0000      0              4774  995191  RISE       1
add_32_8_lut_LC_2_7_6/carryout  LogicCell40_SEQ_MODE_0000    127              4901  995191  RISE       2
add_32_9_lut_LC_2_7_7/carryin   LogicCell40_SEQ_MODE_0000      0              4901  995191  RISE       1
add_32_9_lut_LC_2_7_7/carryout  LogicCell40_SEQ_MODE_0000    127              5027  995191  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin   ICE_CARRY_IN_MUX               0              5027  995191  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout  ICE_CARRY_IN_MUX             197              5224  995191  RISE       2
I__319/I                        InMux                          0              5224  996034  RISE       1
I__319/O                        InMux                        260              5484  996034  RISE       1
add_32_10_lut_LC_2_8_0/in3      LogicCell40_SEQ_MODE_0000      0              5484  996034  RISE       1
add_32_10_lut_LC_2_8_0/lcout    LogicCell40_SEQ_MODE_0000    316              5801  996034  RISE       1
I__320/I                        LocalMux                       0              5801  996034  RISE       1
I__320/O                        LocalMux                     330              6131  996034  RISE       1
I__321/I                        InMux                          0              6131  996034  RISE       1
I__321/O                        InMux                        260              6392  996034  RISE       1
t0on_i8_LC_1_7_1/in3            LogicCell40_SEQ_MODE_1000      0              6392  996034  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i8_LC_1_7_1/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_LC_3_10_7/lcout
Path End         : t0off_i5_LC_6_9_0/in3
Capture Clock    : t0off_i5_LC_6_9_0/clk
Setup Constraint : 1000000p
Path slack       : 996042p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2651
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002377

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  3178
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6335
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i0_LC_3_10_7/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_LC_3_10_7/lcout        LogicCell40_SEQ_MODE_1000    541              3157  994832  RISE       2
I__906/I                        LocalMux                       0              3157  994832  RISE       1
I__906/O                        LocalMux                     330              3488  994832  RISE       1
I__908/I                        InMux                          0              3488  994832  RISE       1
I__908/O                        InMux                        260              3748  994832  RISE       1
add_33_2_lut_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3748  994832  RISE       1
add_33_2_lut_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    260              4008  994832  RISE       2
add_33_3_lut_LC_2_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              4008  994832  RISE       1
add_33_3_lut_LC_2_9_1/carryout  LogicCell40_SEQ_MODE_0000    127              4134  994832  RISE       2
add_33_4_lut_LC_2_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              4134  994832  RISE       1
add_33_4_lut_LC_2_9_2/carryout  LogicCell40_SEQ_MODE_0000    127              4261  994832  RISE       2
add_33_5_lut_LC_2_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              4261  994832  RISE       1
add_33_5_lut_LC_2_9_3/carryout  LogicCell40_SEQ_MODE_0000    127              4388  994832  RISE       2
add_33_6_lut_LC_2_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              4388  994832  RISE       1
add_33_6_lut_LC_2_9_4/carryout  LogicCell40_SEQ_MODE_0000    127              4514  994832  RISE       2
I__376/I                        InMux                          0              4514  996041  RISE       1
I__376/O                        InMux                        260              4774  996041  RISE       1
add_33_7_lut_LC_2_9_5/in3       LogicCell40_SEQ_MODE_0000      0              4774  996041  RISE       1
add_33_7_lut_LC_2_9_5/lcout     LogicCell40_SEQ_MODE_0000    316              5091  996041  RISE       1
I__896/I                        Odrv4                          0              5091  996041  RISE       1
I__896/O                        Odrv4                        352              5442  996041  RISE       1
I__897/I                        Span4Mux_h                     0              5442  996041  RISE       1
I__897/O                        Span4Mux_h                   302              5745  996041  RISE       1
I__898/I                        LocalMux                       0              5745  996041  RISE       1
I__898/O                        LocalMux                     330              6075  996041  RISE       1
I__899/I                        InMux                          0              6075  996041  RISE       1
I__899/O                        InMux                        260              6335  996041  RISE       1
t0off_i5_LC_6_9_0/in3           LogicCell40_SEQ_MODE_1000      0              6335  996041  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i5_LC_6_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i2_LC_3_7_2/lcout
Path End         : t0on_i15_LC_2_8_7/in3
Capture Clock    : t0on_i15_LC_2_8_7/clk
Setup Constraint : 1000000p
Path slack       : 996056p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002426

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2826
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6370
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i2_LC_3_7_2/lcout           LogicCell40_SEQ_MODE_1000    541              3544  994825  RISE       2
I__432/I                         LocalMux                       0              3544  995191  RISE       1
I__432/O                         LocalMux                     330              3874  995191  RISE       1
I__434/I                         InMux                          0              3874  995191  RISE       1
I__434/O                         InMux                        260              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/in1        LogicCell40_SEQ_MODE_0000      0              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/carryout   LogicCell40_SEQ_MODE_0000    260              4395  995191  RISE       2
add_32_5_lut_LC_2_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4395  995191  RISE       1
add_32_5_lut_LC_2_7_3/carryout   LogicCell40_SEQ_MODE_0000    127              4521  995191  RISE       2
add_32_6_lut_LC_2_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4521  995191  RISE       1
add_32_6_lut_LC_2_7_4/carryout   LogicCell40_SEQ_MODE_0000    127              4648  995191  RISE       2
add_32_7_lut_LC_2_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4648  995191  RISE       1
add_32_7_lut_LC_2_7_5/carryout   LogicCell40_SEQ_MODE_0000    127              4774  995191  RISE       2
add_32_8_lut_LC_2_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4774  995191  RISE       1
add_32_8_lut_LC_2_7_6/carryout   LogicCell40_SEQ_MODE_0000    127              4901  995191  RISE       2
add_32_9_lut_LC_2_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4901  995191  RISE       1
add_32_9_lut_LC_2_7_7/carryout   LogicCell40_SEQ_MODE_0000    127              5027  995191  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin    ICE_CARRY_IN_MUX               0              5027  995191  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout   ICE_CARRY_IN_MUX             197              5224  995191  RISE       2
add_32_10_lut_LC_2_8_0/carryin   LogicCell40_SEQ_MODE_0000      0              5224  995191  RISE       1
add_32_10_lut_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    127              5351  995191  RISE       2
add_32_11_lut_LC_2_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5351  995191  RISE       1
add_32_11_lut_LC_2_8_1/carryout  LogicCell40_SEQ_MODE_0000    127              5477  995191  RISE       2
add_32_12_lut_LC_2_8_2/carryin   LogicCell40_SEQ_MODE_0000      0              5477  995191  RISE       1
add_32_12_lut_LC_2_8_2/carryout  LogicCell40_SEQ_MODE_0000    127              5604  995191  RISE       2
add_32_13_lut_LC_2_8_3/carryin   LogicCell40_SEQ_MODE_0000      0              5604  995191  RISE       1
add_32_13_lut_LC_2_8_3/carryout  LogicCell40_SEQ_MODE_0000    127              5731  995191  RISE       2
add_32_14_lut_LC_2_8_4/carryin   LogicCell40_SEQ_MODE_0000      0              5731  995191  RISE       1
add_32_14_lut_LC_2_8_4/carryout  LogicCell40_SEQ_MODE_0000    127              5857  995191  RISE       2
add_32_15_lut_LC_2_8_5/carryin   LogicCell40_SEQ_MODE_0000      0              5857  995191  RISE       1
add_32_15_lut_LC_2_8_5/carryout  LogicCell40_SEQ_MODE_0000    127              5984  995191  RISE       2
add_32_16_lut_LC_2_8_6/carryin   LogicCell40_SEQ_MODE_0000      0              5984  996055  RISE       1
add_32_16_lut_LC_2_8_6/carryout  LogicCell40_SEQ_MODE_0000    127              6110  996055  RISE       1
I__356/I                         InMux                          0              6110  996055  RISE       1
I__356/O                         InMux                        260              6370  996055  RISE       1
t0on_i15_LC_2_8_7/in3            LogicCell40_SEQ_MODE_1000      0              6370  996055  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__811/I                        LocalMux                       0              2060  RISE       1
I__811/O                        LocalMux                     330              2391  RISE       1
I__822/I                        ClkMux                         0              2391  RISE       1
I__822/O                        ClkMux                       309              2700  RISE       1
t0on_i15_LC_2_8_7/clk           LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i2_LC_3_7_2/lcout
Path End         : t0on_i10_LC_3_7_1/in3
Capture Clock    : t0on_i10_LC_3_7_1/clk
Setup Constraint : 1000000p
Path slack       : 996083p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             3002
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002728

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  3101
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6645
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i2_LC_3_7_2/lcout           LogicCell40_SEQ_MODE_1000    541              3544  994825  RISE       2
I__432/I                         LocalMux                       0              3544  995191  RISE       1
I__432/O                         LocalMux                     330              3874  995191  RISE       1
I__434/I                         InMux                          0              3874  995191  RISE       1
I__434/O                         InMux                        260              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/in1        LogicCell40_SEQ_MODE_0000      0              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/carryout   LogicCell40_SEQ_MODE_0000    260              4395  995191  RISE       2
add_32_5_lut_LC_2_7_3/carryin    LogicCell40_SEQ_MODE_0000      0              4395  995191  RISE       1
add_32_5_lut_LC_2_7_3/carryout   LogicCell40_SEQ_MODE_0000    127              4521  995191  RISE       2
add_32_6_lut_LC_2_7_4/carryin    LogicCell40_SEQ_MODE_0000      0              4521  995191  RISE       1
add_32_6_lut_LC_2_7_4/carryout   LogicCell40_SEQ_MODE_0000    127              4648  995191  RISE       2
add_32_7_lut_LC_2_7_5/carryin    LogicCell40_SEQ_MODE_0000      0              4648  995191  RISE       1
add_32_7_lut_LC_2_7_5/carryout   LogicCell40_SEQ_MODE_0000    127              4774  995191  RISE       2
add_32_8_lut_LC_2_7_6/carryin    LogicCell40_SEQ_MODE_0000      0              4774  995191  RISE       1
add_32_8_lut_LC_2_7_6/carryout   LogicCell40_SEQ_MODE_0000    127              4901  995191  RISE       2
add_32_9_lut_LC_2_7_7/carryin    LogicCell40_SEQ_MODE_0000      0              4901  995191  RISE       1
add_32_9_lut_LC_2_7_7/carryout   LogicCell40_SEQ_MODE_0000    127              5027  995191  RISE       1
IN_MUX_bfv_2_8_0_/carryinitin    ICE_CARRY_IN_MUX               0              5027  995191  RISE       1
IN_MUX_bfv_2_8_0_/carryinitout   ICE_CARRY_IN_MUX             197              5224  995191  RISE       2
add_32_10_lut_LC_2_8_0/carryin   LogicCell40_SEQ_MODE_0000      0              5224  995191  RISE       1
add_32_10_lut_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_0000    127              5351  995191  RISE       2
add_32_11_lut_LC_2_8_1/carryin   LogicCell40_SEQ_MODE_0000      0              5351  995191  RISE       1
add_32_11_lut_LC_2_8_1/carryout  LogicCell40_SEQ_MODE_0000    127              5477  995191  RISE       2
I__317/I                         InMux                          0              5477  996084  RISE       1
I__317/O                         InMux                        260              5738  996084  RISE       1
add_32_12_lut_LC_2_8_2/in3       LogicCell40_SEQ_MODE_0000      0              5738  996084  RISE       1
add_32_12_lut_LC_2_8_2/lcout     LogicCell40_SEQ_MODE_0000    316              6054  996084  RISE       1
I__453/I                         LocalMux                       0              6054  996084  RISE       1
I__453/O                         LocalMux                     330              6384  996084  RISE       1
I__454/I                         InMux                          0              6384  996084  RISE       1
I__454/O                         InMux                        260              6645  996084  RISE       1
t0on_i10_LC_3_7_1/in3            LogicCell40_SEQ_MODE_1000      0              6645  996084  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i10_LC_3_7_1/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i14_LC_3_10_3/lcout
Path End         : div_state_i0_LC_5_8_3/in3
Capture Clock    : div_state_i0_LC_5_8_3/clk
Setup Constraint : 1000000p
Path slack       : 996105p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2651
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002377

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  3115
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6272
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i14_LC_3_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i14_LC_3_10_3/lcout        LogicCell40_SEQ_MODE_1000    541              3157  994776  RISE       2
I__934/I                         Odrv12                         0              3157  994776  RISE       1
I__934/O                         Odrv12                       492              3649  994776  RISE       1
I__936/I                         LocalMux                       0              3649  994776  RISE       1
I__936/O                         LocalMux                     330              3980  994776  RISE       1
I__938/I                         InMux                          0              3980  994776  RISE       1
I__938/O                         InMux                        260              4240  994776  RISE       1
i12_4_lut_adj_3_LC_5_10_0/in1    LogicCell40_SEQ_MODE_0000      0              4240  994776  RISE       1
i12_4_lut_adj_3_LC_5_10_0/lcout  LogicCell40_SEQ_MODE_0000    401              4641  994776  RISE       1
I__921/I                         LocalMux                       0              4641  994776  RISE       1
I__921/O                         LocalMux                     330              4971  994776  RISE       1
I__922/I                         InMux                          0              4971  994776  RISE       1
I__922/O                         InMux                        260              5231  994776  RISE       1
i205_4_lut_LC_5_9_2/in0          LogicCell40_SEQ_MODE_0000      0              5231  994776  RISE       1
i205_4_lut_LC_5_9_2/lcout        LogicCell40_SEQ_MODE_0000    450              5681  994776  RISE       2
I__653/I                         LocalMux                       0              5681  994776  RISE       1
I__653/O                         LocalMux                     330              6012  994776  RISE       1
I__655/I                         InMux                          0              6012  996105  RISE       1
I__655/O                         InMux                        260              6272  996105  RISE       1
div_state_i0_LC_5_8_3/in3        LogicCell40_SEQ_MODE_1000      0              6272  996105  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i15_LC_1_10_7/in1
Capture Clock    : t0off_i15_LC_1_10_7/clk
Setup Constraint : 1000000p
Path slack       : 996119p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2348
- Setup Time                                           -401
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1001948

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2285
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5829
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__843/I                     InMux                          0              3874  996119  RISE       1
I__843/O                     InMux                        260              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    450              4584  996119  RISE      17
I__714/I                     Odrv4                          0              4584  996119  RISE       1
I__714/O                     Odrv4                        352              4936  996119  RISE       1
I__717/I                     Span4Mux_h                     0              4936  996119  RISE       1
I__717/O                     Span4Mux_h                   302              5238  996119  RISE       1
I__722/I                     LocalMux                       0              5238  996119  RISE       1
I__722/O                     LocalMux                     330              5569  996119  RISE       1
I__729/I                     InMux                          0              5569  996119  RISE       1
I__729/O                     InMux                        260              5829  996119  RISE       1
t0off_i15_LC_1_10_7/in1      LogicCell40_SEQ_MODE_1000      0              5829  996119  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__798/I                        LocalMux                       0              1709  RISE       1
I__798/O                        LocalMux                     330              2039  RISE       1
I__807/I                        ClkMux                         0              2039  RISE       1
I__807/O                        ClkMux                       309              2348  RISE       1
t0off_i15_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i15_LC_2_8_7/ce
Capture Clock    : t0on_i15_LC_2_8_7/clk
Setup Constraint : 1000000p
Path slack       : 996175p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2981
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6525
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__843/I                     InMux                          0              3874  996119  RISE       1
I__843/O                     InMux                        260              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    450              4584  996119  RISE      17
I__715/I                     Odrv4                          0              4584  996175  RISE       1
I__715/O                     Odrv4                        352              4936  996175  RISE       1
I__719/I                     Span4Mux_h                     0              4936  996175  RISE       1
I__719/O                     Span4Mux_h                   302              5238  996175  RISE       1
I__726/I                     Span4Mux_v                     0              5238  996175  RISE       1
I__726/O                     Span4Mux_v                   352              5590  996175  RISE       1
I__733/I                     LocalMux                       0              5590  996175  RISE       1
I__733/O                     LocalMux                     330              5920  996175  RISE       1
I__736/I                     CEMux                          0              5920  996175  RISE       1
I__736/O                     CEMux                        605              6525  996175  RISE       1
t0on_i15_LC_2_8_7/ce         LogicCell40_SEQ_MODE_1000      0              6525  996175  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__811/I                        LocalMux                       0              2060  RISE       1
I__811/O                        LocalMux                     330              2391  RISE       1
I__822/I                        ClkMux                         0              2391  RISE       1
I__822/O                        ClkMux                       309              2700  RISE       1
t0on_i15_LC_2_8_7/clk           LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i3_LC_1_7_7/ce
Capture Clock    : t0on_i3_LC_1_7_7/clk
Setup Constraint : 1000000p
Path slack       : 996175p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2981
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6525
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__843/I                     InMux                          0              3874  996119  RISE       1
I__843/O                     InMux                        260              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    450              4584  996119  RISE      17
I__714/I                     Odrv4                          0              4584  996119  RISE       1
I__714/O                     Odrv4                        352              4936  996119  RISE       1
I__717/I                     Span4Mux_h                     0              4936  996119  RISE       1
I__717/O                     Span4Mux_h                   302              5238  996119  RISE       1
I__723/I                     Span4Mux_v                     0              5238  996175  RISE       1
I__723/O                     Span4Mux_v                   352              5590  996175  RISE       1
I__730/I                     LocalMux                       0              5590  996175  RISE       1
I__730/O                     LocalMux                     330              5920  996175  RISE       1
I__735/I                     CEMux                          0              5920  996175  RISE       1
I__735/O                     CEMux                        605              6525  996175  RISE       1
t0on_i3_LC_1_7_7/ce          LogicCell40_SEQ_MODE_1000      0              6525  996175  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i3_LC_1_7_7/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i5_LC_1_7_6/ce
Capture Clock    : t0on_i5_LC_1_7_6/clk
Setup Constraint : 1000000p
Path slack       : 996175p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2981
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6525
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__843/I                     InMux                          0              3874  996119  RISE       1
I__843/O                     InMux                        260              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    450              4584  996119  RISE      17
I__714/I                     Odrv4                          0              4584  996119  RISE       1
I__714/O                     Odrv4                        352              4936  996119  RISE       1
I__717/I                     Span4Mux_h                     0              4936  996119  RISE       1
I__717/O                     Span4Mux_h                   302              5238  996119  RISE       1
I__723/I                     Span4Mux_v                     0              5238  996175  RISE       1
I__723/O                     Span4Mux_v                   352              5590  996175  RISE       1
I__730/I                     LocalMux                       0              5590  996175  RISE       1
I__730/O                     LocalMux                     330              5920  996175  RISE       1
I__735/I                     CEMux                          0              5920  996175  RISE       1
I__735/O                     CEMux                        605              6525  996175  RISE       1
t0on_i5_LC_1_7_6/ce          LogicCell40_SEQ_MODE_1000      0              6525  996175  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i5_LC_1_7_6/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i13_LC_1_7_5/ce
Capture Clock    : t0on_i13_LC_1_7_5/clk
Setup Constraint : 1000000p
Path slack       : 996175p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2981
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6525
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__843/I                     InMux                          0              3874  996119  RISE       1
I__843/O                     InMux                        260              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    450              4584  996119  RISE      17
I__714/I                     Odrv4                          0              4584  996119  RISE       1
I__714/O                     Odrv4                        352              4936  996119  RISE       1
I__717/I                     Span4Mux_h                     0              4936  996119  RISE       1
I__717/O                     Span4Mux_h                   302              5238  996119  RISE       1
I__723/I                     Span4Mux_v                     0              5238  996175  RISE       1
I__723/O                     Span4Mux_v                   352              5590  996175  RISE       1
I__730/I                     LocalMux                       0              5590  996175  RISE       1
I__730/O                     LocalMux                     330              5920  996175  RISE       1
I__735/I                     CEMux                          0              5920  996175  RISE       1
I__735/O                     CEMux                        605              6525  996175  RISE       1
t0on_i13_LC_1_7_5/ce         LogicCell40_SEQ_MODE_1000      0              6525  996175  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i13_LC_1_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i8_LC_1_7_1/ce
Capture Clock    : t0on_i8_LC_1_7_1/clk
Setup Constraint : 1000000p
Path slack       : 996175p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2981
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6525
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__843/I                     InMux                          0              3874  996119  RISE       1
I__843/O                     InMux                        260              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    450              4584  996119  RISE      17
I__714/I                     Odrv4                          0              4584  996119  RISE       1
I__714/O                     Odrv4                        352              4936  996119  RISE       1
I__717/I                     Span4Mux_h                     0              4936  996119  RISE       1
I__717/O                     Span4Mux_h                   302              5238  996119  RISE       1
I__723/I                     Span4Mux_v                     0              5238  996175  RISE       1
I__723/O                     Span4Mux_v                   352              5590  996175  RISE       1
I__730/I                     LocalMux                       0              5590  996175  RISE       1
I__730/O                     LocalMux                     330              5920  996175  RISE       1
I__735/I                     CEMux                          0              5920  996175  RISE       1
I__735/O                     CEMux                        605              6525  996175  RISE       1
t0on_i8_LC_1_7_1/ce          LogicCell40_SEQ_MODE_1000      0              6525  996175  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i8_LC_1_7_1/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i0_LC_1_7_0/ce
Capture Clock    : t0on_i0_LC_1_7_0/clk
Setup Constraint : 1000000p
Path slack       : 996175p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2981
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6525
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__843/I                     InMux                          0              3874  996119  RISE       1
I__843/O                     InMux                        260              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    450              4584  996119  RISE      17
I__714/I                     Odrv4                          0              4584  996119  RISE       1
I__714/O                     Odrv4                        352              4936  996119  RISE       1
I__717/I                     Span4Mux_h                     0              4936  996119  RISE       1
I__717/O                     Span4Mux_h                   302              5238  996119  RISE       1
I__723/I                     Span4Mux_v                     0              5238  996175  RISE       1
I__723/O                     Span4Mux_v                   352              5590  996175  RISE       1
I__730/I                     LocalMux                       0              5590  996175  RISE       1
I__730/O                     LocalMux                     330              5920  996175  RISE       1
I__735/I                     CEMux                          0              5920  996175  RISE       1
I__735/O                     CEMux                        605              6525  996175  RISE       1
t0on_i0_LC_1_7_0/ce          LogicCell40_SEQ_MODE_1000      0              6525  996175  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i0_LC_1_7_0/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i7_LC_3_9_7/ce
Capture Clock    : t0off_i7_LC_3_9_7/clk
Setup Constraint : 1000000p
Path slack       : 996274p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2798
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6342
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__845/I                     InMux                          0              3874  995704  RISE       1
I__845/O                     InMux                        260              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/in3      LogicCell40_SEQ_MODE_0000      0              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    316              4451  995704  RISE      16
I__764/I                     Odrv4                          0              4451  996273  RISE       1
I__764/O                     Odrv4                        352              4802  996273  RISE       1
I__766/I                     Span4Mux_h                     0              4802  996273  RISE       1
I__766/O                     Span4Mux_h                   302              5105  996273  RISE       1
I__769/I                     Span4Mux_h                     0              5105  996273  RISE       1
I__769/O                     Span4Mux_h                   302              5407  996273  RISE       1
I__773/I                     LocalMux                       0              5407  996273  RISE       1
I__773/O                     LocalMux                     330              5738  996273  RISE       1
I__777/I                     CEMux                          0              5738  996273  RISE       1
I__777/O                     CEMux                        605              6342  996273  RISE       1
t0off_i7_LC_3_9_7/ce         LogicCell40_SEQ_MODE_1000      0              6342  996273  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i7_LC_3_9_7/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i13_LC_3_9_4/ce
Capture Clock    : t0off_i13_LC_3_9_4/clk
Setup Constraint : 1000000p
Path slack       : 996274p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2798
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6342
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__845/I                     InMux                          0              3874  995704  RISE       1
I__845/O                     InMux                        260              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/in3      LogicCell40_SEQ_MODE_0000      0              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    316              4451  995704  RISE      16
I__764/I                     Odrv4                          0              4451  996273  RISE       1
I__764/O                     Odrv4                        352              4802  996273  RISE       1
I__766/I                     Span4Mux_h                     0              4802  996273  RISE       1
I__766/O                     Span4Mux_h                   302              5105  996273  RISE       1
I__769/I                     Span4Mux_h                     0              5105  996273  RISE       1
I__769/O                     Span4Mux_h                   302              5407  996273  RISE       1
I__773/I                     LocalMux                       0              5407  996273  RISE       1
I__773/O                     LocalMux                     330              5738  996273  RISE       1
I__777/I                     CEMux                          0              5738  996273  RISE       1
I__777/O                     CEMux                        605              6342  996273  RISE       1
t0off_i13_LC_3_9_4/ce        LogicCell40_SEQ_MODE_1000      0              6342  996273  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i10_LC_3_9_3/ce
Capture Clock    : t0off_i10_LC_3_9_3/clk
Setup Constraint : 1000000p
Path slack       : 996274p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2798
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6342
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__845/I                     InMux                          0              3874  995704  RISE       1
I__845/O                     InMux                        260              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/in3      LogicCell40_SEQ_MODE_0000      0              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    316              4451  995704  RISE      16
I__764/I                     Odrv4                          0              4451  996273  RISE       1
I__764/O                     Odrv4                        352              4802  996273  RISE       1
I__766/I                     Span4Mux_h                     0              4802  996273  RISE       1
I__766/O                     Span4Mux_h                   302              5105  996273  RISE       1
I__769/I                     Span4Mux_h                     0              5105  996273  RISE       1
I__769/O                     Span4Mux_h                   302              5407  996273  RISE       1
I__773/I                     LocalMux                       0              5407  996273  RISE       1
I__773/O                     LocalMux                     330              5738  996273  RISE       1
I__777/I                     CEMux                          0              5738  996273  RISE       1
I__777/O                     CEMux                        605              6342  996273  RISE       1
t0off_i10_LC_3_9_3/ce        LogicCell40_SEQ_MODE_1000      0              6342  996273  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i10_LC_3_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i2_LC_3_9_2/ce
Capture Clock    : t0off_i2_LC_3_9_2/clk
Setup Constraint : 1000000p
Path slack       : 996274p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2798
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6342
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__845/I                     InMux                          0              3874  995704  RISE       1
I__845/O                     InMux                        260              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/in3      LogicCell40_SEQ_MODE_0000      0              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    316              4451  995704  RISE      16
I__764/I                     Odrv4                          0              4451  996273  RISE       1
I__764/O                     Odrv4                        352              4802  996273  RISE       1
I__766/I                     Span4Mux_h                     0              4802  996273  RISE       1
I__766/O                     Span4Mux_h                   302              5105  996273  RISE       1
I__769/I                     Span4Mux_h                     0              5105  996273  RISE       1
I__769/O                     Span4Mux_h                   302              5407  996273  RISE       1
I__773/I                     LocalMux                       0              5407  996273  RISE       1
I__773/O                     LocalMux                     330              5738  996273  RISE       1
I__777/I                     CEMux                          0              5738  996273  RISE       1
I__777/O                     CEMux                        605              6342  996273  RISE       1
t0off_i2_LC_3_9_2/ce         LogicCell40_SEQ_MODE_1000      0              6342  996273  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i2_LC_3_9_2/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i8_LC_3_9_1/ce
Capture Clock    : t0off_i8_LC_3_9_1/clk
Setup Constraint : 1000000p
Path slack       : 996274p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2798
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6342
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__845/I                     InMux                          0              3874  995704  RISE       1
I__845/O                     InMux                        260              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/in3      LogicCell40_SEQ_MODE_0000      0              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    316              4451  995704  RISE      16
I__764/I                     Odrv4                          0              4451  996273  RISE       1
I__764/O                     Odrv4                        352              4802  996273  RISE       1
I__766/I                     Span4Mux_h                     0              4802  996273  RISE       1
I__766/O                     Span4Mux_h                   302              5105  996273  RISE       1
I__769/I                     Span4Mux_h                     0              5105  996273  RISE       1
I__769/O                     Span4Mux_h                   302              5407  996273  RISE       1
I__773/I                     LocalMux                       0              5407  996273  RISE       1
I__773/O                     LocalMux                     330              5738  996273  RISE       1
I__777/I                     CEMux                          0              5738  996273  RISE       1
I__777/O                     CEMux                        605              6342  996273  RISE       1
t0off_i8_LC_3_9_1/ce         LogicCell40_SEQ_MODE_1000      0              6342  996273  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i8_LC_3_9_1/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i3_LC_3_9_0/ce
Capture Clock    : t0off_i3_LC_3_9_0/clk
Setup Constraint : 1000000p
Path slack       : 996274p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2798
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6342
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__845/I                     InMux                          0              3874  995704  RISE       1
I__845/O                     InMux                        260              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/in3      LogicCell40_SEQ_MODE_0000      0              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    316              4451  995704  RISE      16
I__764/I                     Odrv4                          0              4451  996273  RISE       1
I__764/O                     Odrv4                        352              4802  996273  RISE       1
I__766/I                     Span4Mux_h                     0              4802  996273  RISE       1
I__766/O                     Span4Mux_h                   302              5105  996273  RISE       1
I__769/I                     Span4Mux_h                     0              5105  996273  RISE       1
I__769/O                     Span4Mux_h                   302              5407  996273  RISE       1
I__773/I                     LocalMux                       0              5407  996273  RISE       1
I__773/O                     LocalMux                     330              5738  996273  RISE       1
I__777/I                     CEMux                          0              5738  996273  RISE       1
I__777/O                     CEMux                        605              6342  996273  RISE       1
t0off_i3_LC_3_9_0/ce         LogicCell40_SEQ_MODE_1000      0              6342  996273  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i3_LC_3_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i0_LC_3_10_7/ce
Capture Clock    : t0off_i0_LC_3_10_7/clk
Setup Constraint : 1000000p
Path slack       : 996274p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2798
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6342
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__845/I                     InMux                          0              3874  995704  RISE       1
I__845/O                     InMux                        260              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/in3      LogicCell40_SEQ_MODE_0000      0              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    316              4451  995704  RISE      16
I__765/I                     Odrv4                          0              4451  995704  RISE       1
I__765/O                     Odrv4                        352              4802  995704  RISE       1
I__767/I                     Span4Mux_h                     0              4802  995704  RISE       1
I__767/O                     Span4Mux_h                   302              5105  995704  RISE       1
I__771/I                     Span4Mux_h                     0              5105  995704  RISE       1
I__771/O                     Span4Mux_h                   302              5407  995704  RISE       1
I__775/I                     LocalMux                       0              5407  996273  RISE       1
I__775/O                     LocalMux                     330              5738  996273  RISE       1
I__778/I                     CEMux                          0              5738  996273  RISE       1
I__778/O                     CEMux                        605              6342  996273  RISE       1
t0off_i0_LC_3_10_7/ce        LogicCell40_SEQ_MODE_1000      0              6342  996273  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i0_LC_3_10_7/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i1_LC_3_10_5/ce
Capture Clock    : t0off_i1_LC_3_10_5/clk
Setup Constraint : 1000000p
Path slack       : 996274p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2798
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6342
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__845/I                     InMux                          0              3874  995704  RISE       1
I__845/O                     InMux                        260              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/in3      LogicCell40_SEQ_MODE_0000      0              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    316              4451  995704  RISE      16
I__765/I                     Odrv4                          0              4451  995704  RISE       1
I__765/O                     Odrv4                        352              4802  995704  RISE       1
I__767/I                     Span4Mux_h                     0              4802  995704  RISE       1
I__767/O                     Span4Mux_h                   302              5105  995704  RISE       1
I__771/I                     Span4Mux_h                     0              5105  995704  RISE       1
I__771/O                     Span4Mux_h                   302              5407  995704  RISE       1
I__775/I                     LocalMux                       0              5407  996273  RISE       1
I__775/O                     LocalMux                     330              5738  996273  RISE       1
I__778/I                     CEMux                          0              5738  996273  RISE       1
I__778/O                     CEMux                        605              6342  996273  RISE       1
t0off_i1_LC_3_10_5/ce        LogicCell40_SEQ_MODE_1000      0              6342  996273  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i1_LC_3_10_5/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i4_LC_3_10_4/ce
Capture Clock    : t0off_i4_LC_3_10_4/clk
Setup Constraint : 1000000p
Path slack       : 996274p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2798
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6342
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__845/I                     InMux                          0              3874  995704  RISE       1
I__845/O                     InMux                        260              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/in3      LogicCell40_SEQ_MODE_0000      0              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    316              4451  995704  RISE      16
I__765/I                     Odrv4                          0              4451  995704  RISE       1
I__765/O                     Odrv4                        352              4802  995704  RISE       1
I__767/I                     Span4Mux_h                     0              4802  995704  RISE       1
I__767/O                     Span4Mux_h                   302              5105  995704  RISE       1
I__771/I                     Span4Mux_h                     0              5105  995704  RISE       1
I__771/O                     Span4Mux_h                   302              5407  995704  RISE       1
I__775/I                     LocalMux                       0              5407  996273  RISE       1
I__775/O                     LocalMux                     330              5738  996273  RISE       1
I__778/I                     CEMux                          0              5738  996273  RISE       1
I__778/O                     CEMux                        605              6342  996273  RISE       1
t0off_i4_LC_3_10_4/ce        LogicCell40_SEQ_MODE_1000      0              6342  996273  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i4_LC_3_10_4/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i14_LC_3_10_3/ce
Capture Clock    : t0off_i14_LC_3_10_3/clk
Setup Constraint : 1000000p
Path slack       : 996274p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2798
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6342
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__845/I                     InMux                          0              3874  995704  RISE       1
I__845/O                     InMux                        260              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/in3      LogicCell40_SEQ_MODE_0000      0              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    316              4451  995704  RISE      16
I__765/I                     Odrv4                          0              4451  995704  RISE       1
I__765/O                     Odrv4                        352              4802  995704  RISE       1
I__767/I                     Span4Mux_h                     0              4802  995704  RISE       1
I__767/O                     Span4Mux_h                   302              5105  995704  RISE       1
I__771/I                     Span4Mux_h                     0              5105  995704  RISE       1
I__771/O                     Span4Mux_h                   302              5407  995704  RISE       1
I__775/I                     LocalMux                       0              5407  996273  RISE       1
I__775/O                     LocalMux                     330              5738  996273  RISE       1
I__778/I                     CEMux                          0              5738  996273  RISE       1
I__778/O                     CEMux                        605              6342  996273  RISE       1
t0off_i14_LC_3_10_3/ce       LogicCell40_SEQ_MODE_1000      0              6342  996273  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i14_LC_3_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i9_LC_3_10_2/ce
Capture Clock    : t0off_i9_LC_3_10_2/clk
Setup Constraint : 1000000p
Path slack       : 996274p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2798
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6342
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__845/I                     InMux                          0              3874  995704  RISE       1
I__845/O                     InMux                        260              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/in3      LogicCell40_SEQ_MODE_0000      0              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    316              4451  995704  RISE      16
I__765/I                     Odrv4                          0              4451  995704  RISE       1
I__765/O                     Odrv4                        352              4802  995704  RISE       1
I__767/I                     Span4Mux_h                     0              4802  995704  RISE       1
I__767/O                     Span4Mux_h                   302              5105  995704  RISE       1
I__771/I                     Span4Mux_h                     0              5105  995704  RISE       1
I__771/O                     Span4Mux_h                   302              5407  995704  RISE       1
I__775/I                     LocalMux                       0              5407  996273  RISE       1
I__775/O                     LocalMux                     330              5738  996273  RISE       1
I__778/I                     CEMux                          0              5738  996273  RISE       1
I__778/O                     CEMux                        605              6342  996273  RISE       1
t0off_i9_LC_3_10_2/ce        LogicCell40_SEQ_MODE_1000      0              6342  996273  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i9_LC_3_10_2/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i12_LC_3_10_1/ce
Capture Clock    : t0off_i12_LC_3_10_1/clk
Setup Constraint : 1000000p
Path slack       : 996274p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2798
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6342
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__845/I                     InMux                          0              3874  995704  RISE       1
I__845/O                     InMux                        260              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/in3      LogicCell40_SEQ_MODE_0000      0              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    316              4451  995704  RISE      16
I__765/I                     Odrv4                          0              4451  995704  RISE       1
I__765/O                     Odrv4                        352              4802  995704  RISE       1
I__767/I                     Span4Mux_h                     0              4802  995704  RISE       1
I__767/O                     Span4Mux_h                   302              5105  995704  RISE       1
I__771/I                     Span4Mux_h                     0              5105  995704  RISE       1
I__771/O                     Span4Mux_h                   302              5407  995704  RISE       1
I__775/I                     LocalMux                       0              5407  996273  RISE       1
I__775/O                     LocalMux                     330              5738  996273  RISE       1
I__778/I                     CEMux                          0              5738  996273  RISE       1
I__778/O                     CEMux                        605              6342  996273  RISE       1
t0off_i12_LC_3_10_1/ce       LogicCell40_SEQ_MODE_1000      0              6342  996273  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i12_LC_3_10_1/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i5_LC_6_9_0/lcout
Path End         : t0off_i7_LC_3_9_7/in3
Capture Clock    : t0off_i7_LC_3_9_7/clk
Setup Constraint : 1000000p
Path slack       : 996350p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002341

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  2799
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5991
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i5_LC_6_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i5_LC_6_9_0/lcout         LogicCell40_SEQ_MODE_1000    541              3192  994776  RISE       2
I__889/I                        Odrv4                          0              3192  994776  RISE       1
I__889/O                        Odrv4                        352              3544  994776  RISE       1
I__891/I                        Span4Mux_h                     0              3544  994776  RISE       1
I__891/O                        Span4Mux_h                   302              3846  994776  RISE       1
I__893/I                        LocalMux                       0              3846  994776  RISE       1
I__893/O                        LocalMux                     330              4177  994776  RISE       1
I__895/I                        InMux                          0              4177  994776  RISE       1
I__895/O                        InMux                        260              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/in1       LogicCell40_SEQ_MODE_0000      0              4437  994776  RISE       1
add_33_7_lut_LC_2_9_5/carryout  LogicCell40_SEQ_MODE_0000    260              4697  994776  RISE       2
add_33_8_lut_LC_2_9_6/carryin   LogicCell40_SEQ_MODE_0000      0              4697  994776  RISE       1
add_33_8_lut_LC_2_9_6/carryout  LogicCell40_SEQ_MODE_0000    127              4824  994776  RISE       2
I__374/I                        InMux                          0              4824  996351  RISE       1
I__374/O                        InMux                        260              5084  996351  RISE       1
add_33_9_lut_LC_2_9_7/in3       LogicCell40_SEQ_MODE_0000      0              5084  996351  RISE       1
add_33_9_lut_LC_2_9_7/lcout     LogicCell40_SEQ_MODE_0000    316              5400  996351  RISE       1
I__642/I                        LocalMux                       0              5400  996351  RISE       1
I__642/O                        LocalMux                     330              5731  996351  RISE       1
I__643/I                        InMux                          0              5731  996351  RISE       1
I__643/O                        InMux                        260              5991  996351  RISE       1
t0off_i7_LC_3_9_7/in3           LogicCell40_SEQ_MODE_1000      0              5991  996351  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i7_LC_3_9_7/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i2_LC_3_7_2/lcout
Path End         : t0on_i6_LC_2_6_5/in3
Capture Clock    : t0on_i6_LC_2_6_5/clk
Setup Constraint : 1000000p
Path slack       : 996484p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002426

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2398
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5942
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i2_LC_3_7_2/lcout          LogicCell40_SEQ_MODE_1000    541              3544  994825  RISE       2
I__432/I                        LocalMux                       0              3544  995191  RISE       1
I__432/O                        LocalMux                     330              3874  995191  RISE       1
I__434/I                        InMux                          0              3874  995191  RISE       1
I__434/O                        InMux                        260              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/in1       LogicCell40_SEQ_MODE_0000      0              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/carryout  LogicCell40_SEQ_MODE_0000    260              4395  995191  RISE       2
add_32_5_lut_LC_2_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              4395  995191  RISE       1
add_32_5_lut_LC_2_7_3/carryout  LogicCell40_SEQ_MODE_0000    127              4521  995191  RISE       2
add_32_6_lut_LC_2_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              4521  995191  RISE       1
add_32_6_lut_LC_2_7_4/carryout  LogicCell40_SEQ_MODE_0000    127              4648  995191  RISE       2
add_32_7_lut_LC_2_7_5/carryin   LogicCell40_SEQ_MODE_0000      0              4648  995191  RISE       1
add_32_7_lut_LC_2_7_5/carryout  LogicCell40_SEQ_MODE_0000    127              4774  995191  RISE       2
I__327/I                        InMux                          0              4774  996484  RISE       1
I__327/O                        InMux                        260              5034  996484  RISE       1
add_32_8_lut_LC_2_7_6/in3       LogicCell40_SEQ_MODE_0000      0              5034  996484  RISE       1
add_32_8_lut_LC_2_7_6/lcout     LogicCell40_SEQ_MODE_0000    316              5351  996484  RISE       1
I__328/I                        LocalMux                       0              5351  996484  RISE       1
I__328/O                        LocalMux                     330              5681  996484  RISE       1
I__329/I                        InMux                          0              5681  996484  RISE       1
I__329/O                        InMux                        260              5942  996484  RISE       1
t0on_i6_LC_2_6_5/in3            LogicCell40_SEQ_MODE_1000      0              5942  996484  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__809/I                        LocalMux                       0              2060  RISE       1
I__809/O                        LocalMux                     330              2391  RISE       1
I__820/I                        ClkMux                         0              2391  RISE       1
I__820/O                        ClkMux                       309              2700  RISE       1
t0on_i6_LC_2_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i4_LC_1_6_3/ce
Capture Clock    : t0on_i4_LC_1_6_3/clk
Setup Constraint : 1000000p
Path slack       : 996526p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2630
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6174
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__843/I                     InMux                          0              3874  996119  RISE       1
I__843/O                     InMux                        260              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    450              4584  996119  RISE      17
I__714/I                     Odrv4                          0              4584  996119  RISE       1
I__714/O                     Odrv4                        352              4936  996119  RISE       1
I__718/I                     Span4Mux_h                     0              4936  996526  RISE       1
I__718/O                     Span4Mux_h                   302              5238  996526  RISE       1
I__724/I                     LocalMux                       0              5238  996526  RISE       1
I__724/O                     LocalMux                     330              5569  996526  RISE       1
I__731/I                     CEMux                          0              5569  996526  RISE       1
I__731/O                     CEMux                        605              6174  996526  RISE       1
t0on_i4_LC_1_6_3/ce          LogicCell40_SEQ_MODE_1000      0              6174  996526  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__808/I                        LocalMux                       0              2060  RISE       1
I__808/O                        LocalMux                     330              2391  RISE       1
I__819/I                        ClkMux                         0              2391  RISE       1
I__819/O                        ClkMux                       309              2700  RISE       1
t0on_i4_LC_1_6_3/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i1_LC_2_6_6/ce
Capture Clock    : t0on_i1_LC_2_6_6/clk
Setup Constraint : 1000000p
Path slack       : 996526p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2630
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6174
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__843/I                     InMux                          0              3874  996119  RISE       1
I__843/O                     InMux                        260              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    450              4584  996119  RISE      17
I__715/I                     Odrv4                          0              4584  996175  RISE       1
I__715/O                     Odrv4                        352              4936  996175  RISE       1
I__719/I                     Span4Mux_h                     0              4936  996175  RISE       1
I__719/O                     Span4Mux_h                   302              5238  996175  RISE       1
I__725/I                     LocalMux                       0              5238  996526  RISE       1
I__725/O                     LocalMux                     330              5569  996526  RISE       1
I__732/I                     CEMux                          0              5569  996526  RISE       1
I__732/O                     CEMux                        605              6174  996526  RISE       1
t0on_i1_LC_2_6_6/ce          LogicCell40_SEQ_MODE_1000      0              6174  996526  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__809/I                        LocalMux                       0              2060  RISE       1
I__809/O                        LocalMux                     330              2391  RISE       1
I__820/I                        ClkMux                         0              2391  RISE       1
I__820/O                        ClkMux                       309              2700  RISE       1
t0on_i1_LC_2_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i6_LC_2_6_5/ce
Capture Clock    : t0on_i6_LC_2_6_5/clk
Setup Constraint : 1000000p
Path slack       : 996526p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2630
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6174
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__843/I                     InMux                          0              3874  996119  RISE       1
I__843/O                     InMux                        260              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    450              4584  996119  RISE      17
I__715/I                     Odrv4                          0              4584  996175  RISE       1
I__715/O                     Odrv4                        352              4936  996175  RISE       1
I__719/I                     Span4Mux_h                     0              4936  996175  RISE       1
I__719/O                     Span4Mux_h                   302              5238  996175  RISE       1
I__725/I                     LocalMux                       0              5238  996526  RISE       1
I__725/O                     LocalMux                     330              5569  996526  RISE       1
I__732/I                     CEMux                          0              5569  996526  RISE       1
I__732/O                     CEMux                        605              6174  996526  RISE       1
t0on_i6_LC_2_6_5/ce          LogicCell40_SEQ_MODE_1000      0              6174  996526  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__809/I                        LocalMux                       0              2060  RISE       1
I__809/O                        LocalMux                     330              2391  RISE       1
I__820/I                        ClkMux                         0              2391  RISE       1
I__820/O                        ClkMux                       309              2700  RISE       1
t0on_i6_LC_2_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i15_LC_2_8_7/sr
Capture Clock    : t0on_i15_LC_2_8_7/clk
Setup Constraint : 1000000p
Path slack       : 996597p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                           -204
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002496

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2355
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5899
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__844/I                     InMux                          0              3874  996597  RISE       1
I__844/O                     InMux                        260              4134  996597  RISE       1
i217_2_lut_LC_5_8_4/in3      LogicCell40_SEQ_MODE_0000      0              4134  996597  RISE       1
i217_2_lut_LC_5_8_4/lcout    LogicCell40_SEQ_MODE_0000    316              4451  996597  RISE       1
I__737/I                     Odrv4                          0              4451  996597  RISE       1
I__737/O                     Odrv4                        352              4802  996597  RISE       1
I__738/I                     Span4Mux_h                     0              4802  996597  RISE       1
I__738/O                     Span4Mux_h                   302              5105  996597  RISE       1
I__739/I                     LocalMux                       0              5105  996597  RISE       1
I__739/O                     LocalMux                     330              5435  996597  RISE       1
I__740/I                     SRMux                          0              5435  996597  RISE       1
I__740/O                     SRMux                        464              5899  996597  RISE       1
t0on_i15_LC_2_8_7/sr         LogicCell40_SEQ_MODE_1000      0              5899  996597  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__811/I                        LocalMux                       0              2060  RISE       1
I__811/O                        LocalMux                     330              2391  RISE       1
I__822/I                        ClkMux                         0              2391  RISE       1
I__822/O                        ClkMux                       309              2700  RISE       1
t0on_i15_LC_2_8_7/clk           LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t_clk_24_LC_1_11_1/in3
Capture Clock    : t_clk_24_LC_1_11_1/clk
Setup Constraint : 1000000p
Path slack       : 996604p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1997
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1001723

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1575
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5119
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__839/I                     Odrv12                         0              3544  996604  RISE       1
I__839/O                     Odrv12                       492              4036  996604  RISE       1
I__848/I                     Span12Mux_v                    0              4036  996604  RISE       1
I__848/O                     Span12Mux_v                  492              4528  996604  RISE       1
I__854/I                     LocalMux                       0              4528  996604  RISE       1
I__854/O                     LocalMux                     330              4859  996604  RISE       1
I__860/I                     InMux                          0              4859  996604  RISE       1
I__860/O                     InMux                        260              5119  996604  RISE       1
t_clk_24_LC_1_11_1/in3       LogicCell40_SEQ_MODE_1000      0              5119  996604  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__789/I                        LocalMux                       0              1357  RISE       1
I__789/O                        LocalMux                     330              1688  RISE       1
I__797/I                        ClkMux                         0              1688  RISE       1
I__797/O                        ClkMux                       309              1997  RISE       1
t_clk_24_LC_1_11_1/clk          LogicCell40_SEQ_MODE_1000      0              1997  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i2_LC_3_7_2/lcout
Path End         : t0on_i5_LC_1_7_6/in3
Capture Clock    : t0on_i5_LC_1_7_6/clk
Setup Constraint : 1000000p
Path slack       : 996611p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002426

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2271
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5815
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i2_LC_3_7_2/lcout          LogicCell40_SEQ_MODE_1000    541              3544  994825  RISE       2
I__432/I                        LocalMux                       0              3544  995191  RISE       1
I__432/O                        LocalMux                     330              3874  995191  RISE       1
I__434/I                        InMux                          0              3874  995191  RISE       1
I__434/O                        InMux                        260              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/in1       LogicCell40_SEQ_MODE_0000      0              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/carryout  LogicCell40_SEQ_MODE_0000    260              4395  995191  RISE       2
add_32_5_lut_LC_2_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              4395  995191  RISE       1
add_32_5_lut_LC_2_7_3/carryout  LogicCell40_SEQ_MODE_0000    127              4521  995191  RISE       2
add_32_6_lut_LC_2_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              4521  995191  RISE       1
add_32_6_lut_LC_2_7_4/carryout  LogicCell40_SEQ_MODE_0000    127              4648  995191  RISE       2
I__334/I                        InMux                          0              4648  996611  RISE       1
I__334/O                        InMux                        260              4908  996611  RISE       1
add_32_7_lut_LC_2_7_5/in3       LogicCell40_SEQ_MODE_0000      0              4908  996611  RISE       1
add_32_7_lut_LC_2_7_5/lcout     LogicCell40_SEQ_MODE_0000    316              5224  996611  RISE       1
I__335/I                        LocalMux                       0              5224  996611  RISE       1
I__335/O                        LocalMux                     330              5555  996611  RISE       1
I__336/I                        InMux                          0              5555  996611  RISE       1
I__336/O                        InMux                        260              5815  996611  RISE       1
t0on_i5_LC_1_7_6/in3            LogicCell40_SEQ_MODE_1000      0              5815  996611  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i5_LC_1_7_6/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i6_LC_6_9_1/ce
Capture Clock    : t0off_i6_LC_6_9_1/clk
Setup Constraint : 1000000p
Path slack       : 996611p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2651
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002651

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2496
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6040
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__845/I                     InMux                          0              3874  995704  RISE       1
I__845/O                     InMux                        260              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/in3      LogicCell40_SEQ_MODE_0000      0              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    316              4451  995704  RISE      16
I__764/I                     Odrv4                          0              4451  996273  RISE       1
I__764/O                     Odrv4                        352              4802  996273  RISE       1
I__766/I                     Span4Mux_h                     0              4802  996273  RISE       1
I__766/O                     Span4Mux_h                   302              5105  996273  RISE       1
I__768/I                     LocalMux                       0              5105  996611  RISE       1
I__768/O                     LocalMux                     330              5435  996611  RISE       1
I__772/I                     CEMux                          0              5435  996611  RISE       1
I__772/O                     CEMux                        605              6040  996611  RISE       1
t0off_i6_LC_6_9_1/ce         LogicCell40_SEQ_MODE_1000      0              6040  996611  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i6_LC_6_9_1/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i5_LC_6_9_0/ce
Capture Clock    : t0off_i5_LC_6_9_0/clk
Setup Constraint : 1000000p
Path slack       : 996611p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2651
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002651

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2496
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6040
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__845/I                     InMux                          0              3874  995704  RISE       1
I__845/O                     InMux                        260              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/in3      LogicCell40_SEQ_MODE_0000      0              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    316              4451  995704  RISE      16
I__764/I                     Odrv4                          0              4451  996273  RISE       1
I__764/O                     Odrv4                        352              4802  996273  RISE       1
I__766/I                     Span4Mux_h                     0              4802  996273  RISE       1
I__766/O                     Span4Mux_h                   302              5105  996273  RISE       1
I__768/I                     LocalMux                       0              5105  996611  RISE       1
I__768/O                     LocalMux                     330              5435  996611  RISE       1
I__772/I                     CEMux                          0              5435  996611  RISE       1
I__772/O                     CEMux                        605              6040  996611  RISE       1
t0off_i5_LC_6_9_0/ce         LogicCell40_SEQ_MODE_1000      0              6040  996611  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i5_LC_6_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i11_LC_6_10_6/ce
Capture Clock    : t0off_i11_LC_6_10_6/clk
Setup Constraint : 1000000p
Path slack       : 996611p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2651
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002651

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2496
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6040
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__845/I                     InMux                          0              3874  995704  RISE       1
I__845/O                     InMux                        260              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/in3      LogicCell40_SEQ_MODE_0000      0              4134  995704  RISE       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    316              4451  995704  RISE      16
I__765/I                     Odrv4                          0              4451  995704  RISE       1
I__765/O                     Odrv4                        352              4802  995704  RISE       1
I__767/I                     Span4Mux_h                     0              4802  995704  RISE       1
I__767/O                     Span4Mux_h                   302              5105  995704  RISE       1
I__770/I                     LocalMux                       0              5105  996611  RISE       1
I__770/O                     LocalMux                     330              5435  996611  RISE       1
I__774/I                     CEMux                          0              5435  996611  RISE       1
I__774/O                     CEMux                        605              6040  996611  RISE       1
t0off_i11_LC_6_10_6/ce       LogicCell40_SEQ_MODE_1000      0              6040  996611  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__813/I                        LocalMux                       0              2011  RISE       1
I__813/O                        LocalMux                     330              2341  RISE       1
I__825/I                        ClkMux                         0              2341  RISE       1
I__825/O                        ClkMux                       309              2651  RISE       1
t0off_i11_LC_6_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i2_LC_3_7_2/lcout
Path End         : t0on_i7_LC_3_7_4/in3
Capture Clock    : t0on_i7_LC_3_7_4/clk
Setup Constraint : 1000000p
Path slack       : 996660p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             3002
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002728

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2524
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6068
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i2_LC_3_7_2/lcout          LogicCell40_SEQ_MODE_1000    541              3544  994825  RISE       2
I__432/I                        LocalMux                       0              3544  995191  RISE       1
I__432/O                        LocalMux                     330              3874  995191  RISE       1
I__434/I                        InMux                          0              3874  995191  RISE       1
I__434/O                        InMux                        260              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/in1       LogicCell40_SEQ_MODE_0000      0              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/carryout  LogicCell40_SEQ_MODE_0000    260              4395  995191  RISE       2
add_32_5_lut_LC_2_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              4395  995191  RISE       1
add_32_5_lut_LC_2_7_3/carryout  LogicCell40_SEQ_MODE_0000    127              4521  995191  RISE       2
add_32_6_lut_LC_2_7_4/carryin   LogicCell40_SEQ_MODE_0000      0              4521  995191  RISE       1
add_32_6_lut_LC_2_7_4/carryout  LogicCell40_SEQ_MODE_0000    127              4648  995191  RISE       2
add_32_7_lut_LC_2_7_5/carryin   LogicCell40_SEQ_MODE_0000      0              4648  995191  RISE       1
add_32_7_lut_LC_2_7_5/carryout  LogicCell40_SEQ_MODE_0000    127              4774  995191  RISE       2
add_32_8_lut_LC_2_7_6/carryin   LogicCell40_SEQ_MODE_0000      0              4774  995191  RISE       1
add_32_8_lut_LC_2_7_6/carryout  LogicCell40_SEQ_MODE_0000    127              4901  995191  RISE       2
I__326/I                        InMux                          0              4901  996660  RISE       1
I__326/O                        InMux                        260              5161  996660  RISE       1
add_32_9_lut_LC_2_7_7/in3       LogicCell40_SEQ_MODE_0000      0              5161  996660  RISE       1
add_32_9_lut_LC_2_7_7/lcout     LogicCell40_SEQ_MODE_0000    316              5477  996660  RISE       1
I__395/I                        LocalMux                       0              5477  996660  RISE       1
I__395/O                        LocalMux                     330              5808  996660  RISE       1
I__396/I                        InMux                          0              5808  996660  RISE       1
I__396/O                        InMux                        260              6068  996660  RISE       1
t0on_i7_LC_3_7_4/in3            LogicCell40_SEQ_MODE_1000      0              6068  996660  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i7_LC_3_7_4/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i2_LC_3_7_2/lcout
Path End         : t0on_i4_LC_1_6_3/in3
Capture Clock    : t0on_i4_LC_1_6_3/clk
Setup Constraint : 1000000p
Path slack       : 996738p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002426

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2144
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5688
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i2_LC_3_7_2/lcout          LogicCell40_SEQ_MODE_1000    541              3544  994825  RISE       2
I__432/I                        LocalMux                       0              3544  995191  RISE       1
I__432/O                        LocalMux                     330              3874  995191  RISE       1
I__434/I                        InMux                          0              3874  995191  RISE       1
I__434/O                        InMux                        260              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/in1       LogicCell40_SEQ_MODE_0000      0              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/carryout  LogicCell40_SEQ_MODE_0000    260              4395  995191  RISE       2
add_32_5_lut_LC_2_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              4395  995191  RISE       1
add_32_5_lut_LC_2_7_3/carryout  LogicCell40_SEQ_MODE_0000    127              4521  995191  RISE       2
I__343/I                        InMux                          0              4521  996737  RISE       1
I__343/O                        InMux                        260              4781  996737  RISE       1
add_32_6_lut_LC_2_7_4/in3       LogicCell40_SEQ_MODE_0000      0              4781  996737  RISE       1
add_32_6_lut_LC_2_7_4/lcout     LogicCell40_SEQ_MODE_0000    316              5098  996737  RISE       1
I__344/I                        LocalMux                       0              5098  996737  RISE       1
I__344/O                        LocalMux                     330              5428  996737  RISE       1
I__345/I                        InMux                          0              5428  996737  RISE       1
I__345/O                        InMux                        260              5688  996737  RISE       1
t0on_i4_LC_1_6_3/in3            LogicCell40_SEQ_MODE_1000      0              5688  996737  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__808/I                        LocalMux                       0              2060  RISE       1
I__808/O                        LocalMux                     330              2391  RISE       1
I__819/I                        ClkMux                         0              2391  RISE       1
I__819/O                        ClkMux                       309              2700  RISE       1
t0on_i4_LC_1_6_3/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i14_LC_3_8_3/ce
Capture Clock    : t0on_i14_LC_3_8_3/clk
Setup Constraint : 1000000p
Path slack       : 996745p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2327
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5871
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__843/I                     InMux                          0              3874  996119  RISE       1
I__843/O                     InMux                        260              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    450              4584  996119  RISE      17
I__716/I                     Odrv4                          0              4584  996744  RISE       1
I__716/O                     Odrv4                        352              4936  996744  RISE       1
I__720/I                     LocalMux                       0              4936  996744  RISE       1
I__720/O                     LocalMux                     330              5267  996744  RISE       1
I__727/I                     CEMux                          0              5267  996744  RISE       1
I__727/O                     CEMux                        605              5871  996744  RISE       1
t0on_i14_LC_3_8_3/ce         LogicCell40_SEQ_MODE_1000      0              5871  996744  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i14_LC_3_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i9_LC_3_8_2/ce
Capture Clock    : t0on_i9_LC_3_8_2/clk
Setup Constraint : 1000000p
Path slack       : 996745p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2327
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5871
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__843/I                     InMux                          0              3874  996119  RISE       1
I__843/O                     InMux                        260              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    450              4584  996119  RISE      17
I__716/I                     Odrv4                          0              4584  996744  RISE       1
I__716/O                     Odrv4                        352              4936  996744  RISE       1
I__720/I                     LocalMux                       0              4936  996744  RISE       1
I__720/O                     LocalMux                     330              5267  996744  RISE       1
I__727/I                     CEMux                          0              5267  996744  RISE       1
I__727/O                     CEMux                        605              5871  996744  RISE       1
t0on_i9_LC_3_8_2/ce          LogicCell40_SEQ_MODE_1000      0              5871  996744  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i9_LC_3_8_2/clk            LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i11_LC_3_8_1/ce
Capture Clock    : t0on_i11_LC_3_8_1/clk
Setup Constraint : 1000000p
Path slack       : 996745p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2327
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5871
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__843/I                     InMux                          0              3874  996119  RISE       1
I__843/O                     InMux                        260              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    450              4584  996119  RISE      17
I__716/I                     Odrv4                          0              4584  996744  RISE       1
I__716/O                     Odrv4                        352              4936  996744  RISE       1
I__720/I                     LocalMux                       0              4936  996744  RISE       1
I__720/O                     LocalMux                     330              5267  996744  RISE       1
I__727/I                     CEMux                          0              5267  996744  RISE       1
I__727/O                     CEMux                        605              5871  996744  RISE       1
t0on_i11_LC_3_8_1/ce         LogicCell40_SEQ_MODE_1000      0              5871  996744  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i11_LC_3_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i7_LC_3_7_4/ce
Capture Clock    : t0on_i7_LC_3_7_4/clk
Setup Constraint : 1000000p
Path slack       : 996779p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             3002
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1003002

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2679
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6223
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__843/I                     InMux                          0              3874  996119  RISE       1
I__843/O                     InMux                        260              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    450              4584  996119  RISE      17
I__716/I                     Odrv4                          0              4584  996744  RISE       1
I__716/O                     Odrv4                        352              4936  996744  RISE       1
I__721/I                     Span4Mux_v                     0              4936  996780  RISE       1
I__721/O                     Span4Mux_v                   352              5288  996780  RISE       1
I__728/I                     LocalMux                       0              5288  996780  RISE       1
I__728/O                     LocalMux                     330              5618  996780  RISE       1
I__734/I                     CEMux                          0              5618  996780  RISE       1
I__734/O                     CEMux                        605              6223  996780  RISE       1
t0on_i7_LC_3_7_4/ce          LogicCell40_SEQ_MODE_1000      0              6223  996780  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i7_LC_3_7_4/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i12_LC_3_7_3/ce
Capture Clock    : t0on_i12_LC_3_7_3/clk
Setup Constraint : 1000000p
Path slack       : 996779p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             3002
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1003002

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2679
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6223
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__843/I                     InMux                          0              3874  996119  RISE       1
I__843/O                     InMux                        260              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    450              4584  996119  RISE      17
I__716/I                     Odrv4                          0              4584  996744  RISE       1
I__716/O                     Odrv4                        352              4936  996744  RISE       1
I__721/I                     Span4Mux_v                     0              4936  996780  RISE       1
I__721/O                     Span4Mux_v                   352              5288  996780  RISE       1
I__728/I                     LocalMux                       0              5288  996780  RISE       1
I__728/O                     LocalMux                     330              5618  996780  RISE       1
I__734/I                     CEMux                          0              5618  996780  RISE       1
I__734/O                     CEMux                        605              6223  996780  RISE       1
t0on_i12_LC_3_7_3/ce         LogicCell40_SEQ_MODE_1000      0              6223  996780  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i12_LC_3_7_3/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i2_LC_3_7_2/ce
Capture Clock    : t0on_i2_LC_3_7_2/clk
Setup Constraint : 1000000p
Path slack       : 996779p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             3002
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1003002

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2679
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6223
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__843/I                     InMux                          0              3874  996119  RISE       1
I__843/O                     InMux                        260              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    450              4584  996119  RISE      17
I__716/I                     Odrv4                          0              4584  996744  RISE       1
I__716/O                     Odrv4                        352              4936  996744  RISE       1
I__721/I                     Span4Mux_v                     0              4936  996780  RISE       1
I__721/O                     Span4Mux_v                   352              5288  996780  RISE       1
I__728/I                     LocalMux                       0              5288  996780  RISE       1
I__728/O                     LocalMux                     330              5618  996780  RISE       1
I__734/I                     CEMux                          0              5618  996780  RISE       1
I__734/O                     CEMux                        605              6223  996780  RISE       1
t0on_i2_LC_3_7_2/ce          LogicCell40_SEQ_MODE_1000      0              6223  996780  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i10_LC_3_7_1/ce
Capture Clock    : t0on_i10_LC_3_7_1/clk
Setup Constraint : 1000000p
Path slack       : 996779p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             3002
- Setup Time                                              0
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1003002

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2679
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6223
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__843/I                     InMux                          0              3874  996119  RISE       1
I__843/O                     InMux                        260              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4134  996119  RISE       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    450              4584  996119  RISE      17
I__716/I                     Odrv4                          0              4584  996744  RISE       1
I__716/O                     Odrv4                        352              4936  996744  RISE       1
I__721/I                     Span4Mux_v                     0              4936  996780  RISE       1
I__721/O                     Span4Mux_v                   352              5288  996780  RISE       1
I__728/I                     LocalMux                       0              5288  996780  RISE       1
I__728/O                     LocalMux                     330              5618  996780  RISE       1
I__734/I                     CEMux                          0              5618  996780  RISE       1
I__734/O                     CEMux                        605              6223  996780  RISE       1
t0on_i10_LC_3_7_1/ce         LogicCell40_SEQ_MODE_1000      0              6223  996780  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i10_LC_3_7_1/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_LC_3_10_7/lcout
Path End         : t0off_i4_LC_3_10_4/in3
Capture Clock    : t0off_i4_LC_3_10_4/clk
Setup Constraint : 1000000p
Path slack       : 996786p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002341

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  2398
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5555
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i0_LC_3_10_7/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_LC_3_10_7/lcout        LogicCell40_SEQ_MODE_1000    541              3157  994832  RISE       2
I__906/I                        LocalMux                       0              3157  994832  RISE       1
I__906/O                        LocalMux                     330              3488  994832  RISE       1
I__908/I                        InMux                          0              3488  994832  RISE       1
I__908/O                        InMux                        260              3748  994832  RISE       1
add_33_2_lut_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3748  994832  RISE       1
add_33_2_lut_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    260              4008  994832  RISE       2
add_33_3_lut_LC_2_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              4008  994832  RISE       1
add_33_3_lut_LC_2_9_1/carryout  LogicCell40_SEQ_MODE_0000    127              4134  994832  RISE       2
add_33_4_lut_LC_2_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              4134  994832  RISE       1
add_33_4_lut_LC_2_9_2/carryout  LogicCell40_SEQ_MODE_0000    127              4261  994832  RISE       2
add_33_5_lut_LC_2_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              4261  994832  RISE       1
add_33_5_lut_LC_2_9_3/carryout  LogicCell40_SEQ_MODE_0000    127              4388  994832  RISE       2
I__351/I                        InMux                          0              4388  996787  RISE       1
I__351/O                        InMux                        260              4648  996787  RISE       1
add_33_6_lut_LC_2_9_4/in3       LogicCell40_SEQ_MODE_0000      0              4648  996787  RISE       1
add_33_6_lut_LC_2_9_4/lcout     LogicCell40_SEQ_MODE_0000    316              4964  996787  RISE       1
I__621/I                        LocalMux                       0              4964  996787  RISE       1
I__621/O                        LocalMux                     330              5295  996787  RISE       1
I__622/I                        InMux                          0              5295  996787  RISE       1
I__622/O                        InMux                        260              5555  996787  RISE       1
t0off_i4_LC_3_10_4/in3          LogicCell40_SEQ_MODE_1000      0              5555  996787  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i4_LC_3_10_4/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i2_LC_3_7_2/lcout
Path End         : t0on_i3_LC_1_7_7/in3
Capture Clock    : t0on_i3_LC_1_7_7/clk
Setup Constraint : 1000000p
Path slack       : 996864p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002426

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2018
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5562
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i2_LC_3_7_2/lcout          LogicCell40_SEQ_MODE_1000    541              3544  994825  RISE       2
I__432/I                        LocalMux                       0              3544  995191  RISE       1
I__432/O                        LocalMux                     330              3874  995191  RISE       1
I__434/I                        InMux                          0              3874  995191  RISE       1
I__434/O                        InMux                        260              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/in1       LogicCell40_SEQ_MODE_0000      0              4134  995191  RISE       1
add_32_4_lut_LC_2_7_2/carryout  LogicCell40_SEQ_MODE_0000    260              4395  995191  RISE       2
I__253/I                        InMux                          0              4395  996864  RISE       1
I__253/O                        InMux                        260              4655  996864  RISE       1
add_32_5_lut_LC_2_7_3/in3       LogicCell40_SEQ_MODE_0000      0              4655  996864  RISE       1
add_32_5_lut_LC_2_7_3/lcout     LogicCell40_SEQ_MODE_0000    316              4971  996864  RISE       1
I__254/I                        LocalMux                       0              4971  996864  RISE       1
I__254/O                        LocalMux                     330              5302  996864  RISE       1
I__255/I                        InMux                          0              5302  996864  RISE       1
I__255/O                        InMux                        260              5562  996864  RISE       1
t0on_i3_LC_1_7_7/in3            LogicCell40_SEQ_MODE_1000      0              5562  996864  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i3_LC_1_7_7/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_LC_3_10_7/lcout
Path End         : t0off_i3_LC_3_9_0/in3
Capture Clock    : t0off_i3_LC_3_9_0/clk
Setup Constraint : 1000000p
Path slack       : 996913p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002341

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  2271
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5428
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i0_LC_3_10_7/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_LC_3_10_7/lcout        LogicCell40_SEQ_MODE_1000    541              3157  994832  RISE       2
I__906/I                        LocalMux                       0              3157  994832  RISE       1
I__906/O                        LocalMux                     330              3488  994832  RISE       1
I__908/I                        InMux                          0              3488  994832  RISE       1
I__908/O                        InMux                        260              3748  994832  RISE       1
add_33_2_lut_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3748  994832  RISE       1
add_33_2_lut_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    260              4008  994832  RISE       2
add_33_3_lut_LC_2_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              4008  994832  RISE       1
add_33_3_lut_LC_2_9_1/carryout  LogicCell40_SEQ_MODE_0000    127              4134  994832  RISE       2
add_33_4_lut_LC_2_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              4134  994832  RISE       1
add_33_4_lut_LC_2_9_2/carryout  LogicCell40_SEQ_MODE_0000    127              4261  994832  RISE       2
I__352/I                        InMux                          0              4261  996913  RISE       1
I__352/O                        InMux                        260              4521  996913  RISE       1
add_33_5_lut_LC_2_9_3/in3       LogicCell40_SEQ_MODE_0000      0              4521  996913  RISE       1
add_33_5_lut_LC_2_9_3/lcout     LogicCell40_SEQ_MODE_0000    316              4838  996913  RISE       1
I__554/I                        LocalMux                       0              4838  996913  RISE       1
I__554/O                        LocalMux                     330              5168  996913  RISE       1
I__555/I                        InMux                          0              5168  996913  RISE       1
I__555/O                        InMux                        260              5428  996913  RISE       1
t0off_i3_LC_3_9_0/in3           LogicCell40_SEQ_MODE_1000      0              5428  996913  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i3_LC_3_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_LC_1_7_0/lcout
Path End         : t0on_i1_LC_2_6_6/in1
Capture Clock    : t0on_i1_LC_2_6_6/clk
Setup Constraint : 1000000p
Path slack       : 997040p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                           -401
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002299

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2700
+ Clock To Q                                        541
+ Data Path Delay                                  2018
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5259
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i0_LC_1_7_0/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_LC_1_7_0/lcout          LogicCell40_SEQ_MODE_1000    541              3241  995240  RISE       2
I__272/I                        LocalMux                       0              3241  995240  RISE       1
I__272/O                        LocalMux                     330              3572  995240  RISE       1
I__274/I                        InMux                          0              3572  995240  RISE       1
I__274/O                        InMux                        260              3832  995240  RISE       1
add_32_2_lut_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3832  995240  RISE       1
add_32_2_lut_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    260              4092  995240  RISE       2
I__261/I                        InMux                          0              4092  997040  RISE       1
I__261/O                        InMux                        260              4352  997040  RISE       1
add_32_3_lut_LC_2_7_1/in3       LogicCell40_SEQ_MODE_0000      0              4352  997040  RISE       1
add_32_3_lut_LC_2_7_1/lcout     LogicCell40_SEQ_MODE_0000    316              4669  997040  RISE       1
I__262/I                        LocalMux                       0              4669  997040  RISE       1
I__262/O                        LocalMux                     330              4999  997040  RISE       1
I__263/I                        InMux                          0              4999  997040  RISE       1
I__263/O                        InMux                        260              5259  997040  RISE       1
t0on_i1_LC_2_6_6/in1            LogicCell40_SEQ_MODE_1000      0              5259  997040  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__809/I                        LocalMux                       0              2060  RISE       1
I__809/O                        LocalMux                     330              2391  RISE       1
I__820/I                        ClkMux                         0              2391  RISE       1
I__820/O                        ClkMux                       309              2700  RISE       1
t0on_i1_LC_2_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_LC_3_10_7/lcout
Path End         : t0off_i2_LC_3_9_2/in3
Capture Clock    : t0off_i2_LC_3_9_2/clk
Setup Constraint : 1000000p
Path slack       : 997039p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002341

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  2145
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5302
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i0_LC_3_10_7/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_LC_3_10_7/lcout        LogicCell40_SEQ_MODE_1000    541              3157  994832  RISE       2
I__906/I                        LocalMux                       0              3157  994832  RISE       1
I__906/O                        LocalMux                     330              3488  994832  RISE       1
I__908/I                        InMux                          0              3488  994832  RISE       1
I__908/O                        InMux                        260              3748  994832  RISE       1
add_33_2_lut_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3748  994832  RISE       1
add_33_2_lut_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    260              4008  994832  RISE       2
add_33_3_lut_LC_2_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              4008  994832  RISE       1
add_33_3_lut_LC_2_9_1/carryout  LogicCell40_SEQ_MODE_0000    127              4134  994832  RISE       2
I__353/I                        InMux                          0              4134  997040  RISE       1
I__353/O                        InMux                        260              4395  997040  RISE       1
add_33_4_lut_LC_2_9_2/in3       LogicCell40_SEQ_MODE_0000      0              4395  997040  RISE       1
add_33_4_lut_LC_2_9_2/lcout     LogicCell40_SEQ_MODE_0000    316              4711  997040  RISE       1
I__543/I                        LocalMux                       0              4711  997040  RISE       1
I__543/O                        LocalMux                     330              5042  997040  RISE       1
I__544/I                        InMux                          0              5042  997040  RISE       1
I__544/O                        InMux                        260              5302  997040  RISE       1
t0off_i2_LC_3_9_2/in3           LogicCell40_SEQ_MODE_1000      0              5302  997040  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i2_LC_3_9_2/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_LC_3_10_7/lcout
Path End         : t0off_i1_LC_3_10_5/in3
Capture Clock    : t0off_i1_LC_3_10_5/clk
Setup Constraint : 1000000p
Path slack       : 997166p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002341

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  2018
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5175
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i0_LC_3_10_7/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_LC_3_10_7/lcout        LogicCell40_SEQ_MODE_1000    541              3157  994832  RISE       2
I__906/I                        LocalMux                       0              3157  994832  RISE       1
I__906/O                        LocalMux                     330              3488  994832  RISE       1
I__908/I                        InMux                          0              3488  994832  RISE       1
I__908/O                        InMux                        260              3748  994832  RISE       1
add_33_2_lut_LC_2_9_0/in1       LogicCell40_SEQ_MODE_0000      0              3748  994832  RISE       1
add_33_2_lut_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_0000    260              4008  994832  RISE       2
I__354/I                        InMux                          0              4008  997166  RISE       1
I__354/O                        InMux                        260              4268  997166  RISE       1
add_33_3_lut_LC_2_9_1/in3       LogicCell40_SEQ_MODE_0000      0              4268  997166  RISE       1
add_33_3_lut_LC_2_9_1/lcout     LogicCell40_SEQ_MODE_0000    316              4584  997166  RISE       1
I__615/I                        LocalMux                       0              4584  997166  RISE       1
I__615/O                        LocalMux                     330              4915  997166  RISE       1
I__616/I                        InMux                          0              4915  997166  RISE       1
I__616/O                        InMux                        260              5175  997166  RISE       1
t0off_i1_LC_3_10_5/in3          LogicCell40_SEQ_MODE_1000      0              5175  997166  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i1_LC_3_10_5/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i6_LC_2_6_5/in0
Capture Clock    : t0on_i6_LC_2_6_5/clk
Setup Constraint : 1000000p
Path slack       : 997173p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                           -471
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002229

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1864
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5056
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192  995971  RISE      20
I__682/I                     Odrv12                         0              3192  997173  RISE       1
I__682/O                     Odrv12                       492              3684  997173  RISE       1
I__690/I                     Sp12to4                        0              3684  997173  RISE       1
I__690/O                     Sp12to4                      429              4113  997173  RISE       1
I__696/I                     Span4Mux_v                     0              4113  997173  RISE       1
I__696/O                     Span4Mux_v                   352              4465  997173  RISE       1
I__700/I                     LocalMux                       0              4465  997173  RISE       1
I__700/O                     LocalMux                     330              4795  997173  RISE       1
I__712/I                     InMux                          0              4795  997173  RISE       1
I__712/O                     InMux                        260              5056  997173  RISE       1
t0on_i6_LC_2_6_5/in0         LogicCell40_SEQ_MODE_1000      0              5056  997173  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__809/I                        LocalMux                       0              2060  RISE       1
I__809/O                        LocalMux                     330              2391  RISE       1
I__820/I                        ClkMux                         0              2391  RISE       1
I__820/O                        ClkMux                       309              2700  RISE       1
t0on_i6_LC_2_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i4_LC_1_6_3/in1
Capture Clock    : t0on_i4_LC_1_6_3/clk
Setup Constraint : 1000000p
Path slack       : 997236p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                           -380
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002320

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1892
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5084
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192  996034  FALL      20
I__682/I                     Odrv12                         0              3192  997216  FALL       1
I__682/O                     Odrv12                       541              3734  997216  FALL       1
I__690/I                     Sp12to4                        0              3734  997216  FALL       1
I__690/O                     Sp12to4                      450              4184  997216  FALL       1
I__696/I                     Span4Mux_v                     0              4184  997216  FALL       1
I__696/O                     Span4Mux_v                   373              4556  997216  FALL       1
I__701/I                     LocalMux                       0              4556  997237  FALL       1
I__701/O                     LocalMux                     309              4866  997237  FALL       1
I__713/I                     InMux                          0              4866  997237  FALL       1
I__713/O                     InMux                        218              5084  997237  FALL       1
t0on_i4_LC_1_6_3/in1         LogicCell40_SEQ_MODE_1000      0              5084  997237  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__808/I                        LocalMux                       0              2060  RISE       1
I__808/O                        LocalMux                     330              2391  RISE       1
I__819/I                        ClkMux                         0              2391  RISE       1
I__819/O                        ClkMux                       309              2700  RISE       1
t0on_i4_LC_1_6_3/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i4_LC_3_10_4/in0
Capture Clock    : t0off_i4_LC_3_10_4/clk
Setup Constraint : 1000000p
Path slack       : 997307p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -471
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002145

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1294
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4838
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__842/I                     Odrv4                          0              3544  997307  RISE       1
I__842/O                     Odrv4                        352              3895  997307  RISE       1
I__853/I                     Span4Mux_v                     0              3895  997307  RISE       1
I__853/O                     Span4Mux_v                   352              4247  997307  RISE       1
I__859/I                     LocalMux                       0              4247  997307  RISE       1
I__859/O                     LocalMux                     330              4577  997307  RISE       1
I__872/I                     InMux                          0              4577  997307  RISE       1
I__872/O                     InMux                        260              4838  997307  RISE       1
t0off_i4_LC_3_10_4/in0       LogicCell40_SEQ_MODE_1000      0              4838  997307  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i4_LC_3_10_4/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i9_LC_3_10_2/in0
Capture Clock    : t0off_i9_LC_3_10_2/clk
Setup Constraint : 1000000p
Path slack       : 997307p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -471
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002145

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1294
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4838
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__842/I                     Odrv4                          0              3544  997307  RISE       1
I__842/O                     Odrv4                        352              3895  997307  RISE       1
I__853/I                     Span4Mux_v                     0              3895  997307  RISE       1
I__853/O                     Span4Mux_v                   352              4247  997307  RISE       1
I__859/I                     LocalMux                       0              4247  997307  RISE       1
I__859/O                     LocalMux                     330              4577  997307  RISE       1
I__873/I                     InMux                          0              4577  997307  RISE       1
I__873/O                     InMux                        260              4838  997307  RISE       1
t0off_i9_LC_3_10_2/in0       LogicCell40_SEQ_MODE_1000      0              4838  997307  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i9_LC_3_10_2/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_LC_1_7_0/lcout
Path End         : t0on_i2_LC_3_7_2/in3
Capture Clock    : t0on_i2_LC_3_7_2/clk
Setup Constraint : 1000000p
Path slack       : 997342p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             3002
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002728

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2700
+ Clock To Q                                        541
+ Data Path Delay                                  2145
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5386
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i0_LC_1_7_0/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_LC_1_7_0/lcout          LogicCell40_SEQ_MODE_1000    541              3241  995240  RISE       2
I__272/I                        LocalMux                       0              3241  995240  RISE       1
I__272/O                        LocalMux                     330              3572  995240  RISE       1
I__274/I                        InMux                          0              3572  995240  RISE       1
I__274/O                        InMux                        260              3832  995240  RISE       1
add_32_2_lut_LC_2_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3832  995240  RISE       1
add_32_2_lut_LC_2_7_0/carryout  LogicCell40_SEQ_MODE_0000    260              4092  995240  RISE       2
add_32_3_lut_LC_2_7_1/carryin   LogicCell40_SEQ_MODE_0000      0              4092  995240  RISE       1
add_32_3_lut_LC_2_7_1/carryout  LogicCell40_SEQ_MODE_0000    127              4219  995240  RISE       2
I__260/I                        InMux                          0              4219  997342  RISE       1
I__260/O                        InMux                        260              4479  997342  RISE       1
add_32_4_lut_LC_2_7_2/in3       LogicCell40_SEQ_MODE_0000      0              4479  997342  RISE       1
add_32_4_lut_LC_2_7_2/lcout     LogicCell40_SEQ_MODE_0000    316              4795  997342  RISE       1
I__435/I                        LocalMux                       0              4795  997342  RISE       1
I__435/O                        LocalMux                     330              5126  997342  RISE       1
I__436/I                        InMux                          0              5126  997342  RISE       1
I__436/O                        InMux                        260              5386  997342  RISE       1
t0on_i2_LC_3_7_2/in3            LogicCell40_SEQ_MODE_1000      0              5386  997342  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i10_LC_3_9_3/in0
Capture Clock    : t0off_i10_LC_3_9_3/clk
Setup Constraint : 1000000p
Path slack       : 997357p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -471
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002145

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1244
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4788
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__841/I                     Odrv4                          0              3544  997356  RISE       1
I__841/O                     Odrv4                        352              3895  997356  RISE       1
I__851/I                     Span4Mux_h                     0              3895  997356  RISE       1
I__851/O                     Span4Mux_h                   302              4198  997356  RISE       1
I__857/I                     LocalMux                       0              4198  997356  RISE       1
I__857/O                     LocalMux                     330              4528  997356  RISE       1
I__861/I                     InMux                          0              4528  997356  RISE       1
I__861/O                     InMux                        260              4788  997356  RISE       1
t0off_i10_LC_3_9_3/in0       LogicCell40_SEQ_MODE_1000      0              4788  997356  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i10_LC_3_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i7_LC_3_9_7/in0
Capture Clock    : t0off_i7_LC_3_9_7/clk
Setup Constraint : 1000000p
Path slack       : 997357p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -471
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002145

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1244
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4788
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__841/I                     Odrv4                          0              3544  997356  RISE       1
I__841/O                     Odrv4                        352              3895  997356  RISE       1
I__851/I                     Span4Mux_h                     0              3895  997356  RISE       1
I__851/O                     Span4Mux_h                   302              4198  997356  RISE       1
I__857/I                     LocalMux                       0              4198  997356  RISE       1
I__857/O                     LocalMux                     330              4528  997356  RISE       1
I__865/I                     InMux                          0              4528  997356  RISE       1
I__865/O                     InMux                        260              4788  997356  RISE       1
t0off_i7_LC_3_9_7/in0        LogicCell40_SEQ_MODE_1000      0              4788  997356  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i7_LC_3_9_7/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i8_LC_3_9_1/in0
Capture Clock    : t0off_i8_LC_3_9_1/clk
Setup Constraint : 1000000p
Path slack       : 997357p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -471
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002145

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1244
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4788
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__841/I                     Odrv4                          0              3544  997356  RISE       1
I__841/O                     Odrv4                        352              3895  997356  RISE       1
I__851/I                     Span4Mux_h                     0              3895  997356  RISE       1
I__851/O                     Span4Mux_h                   302              4198  997356  RISE       1
I__857/I                     LocalMux                       0              4198  997356  RISE       1
I__857/O                     LocalMux                     330              4528  997356  RISE       1
I__866/I                     InMux                          0              4528  997356  RISE       1
I__866/O                     InMux                        260              4788  997356  RISE       1
t0off_i8_LC_3_9_1/in0        LogicCell40_SEQ_MODE_1000      0              4788  997356  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i8_LC_3_9_1/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i1_LC_2_6_6/in3
Capture Clock    : t0on_i1_LC_2_6_6/clk
Setup Constraint : 1000000p
Path slack       : 997370p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002426

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1864
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5056
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192  995971  RISE      20
I__682/I                     Odrv12                         0              3192  997173  RISE       1
I__682/O                     Odrv12                       492              3684  997173  RISE       1
I__690/I                     Sp12to4                        0              3684  997173  RISE       1
I__690/O                     Sp12to4                      429              4113  997173  RISE       1
I__696/I                     Span4Mux_v                     0              4113  997173  RISE       1
I__696/O                     Span4Mux_v                   352              4465  997173  RISE       1
I__700/I                     LocalMux                       0              4465  997173  RISE       1
I__700/O                     LocalMux                     330              4795  997173  RISE       1
I__711/I                     InMux                          0              4795  997370  RISE       1
I__711/O                     InMux                        260              5056  997370  RISE       1
t0on_i1_LC_2_6_6/in3         LogicCell40_SEQ_MODE_1000      0              5056  997370  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__809/I                        LocalMux                       0              2060  RISE       1
I__809/O                        LocalMux                     330              2391  RISE       1
I__820/I                        ClkMux                         0              2391  RISE       1
I__820/O                        ClkMux                       309              2700  RISE       1
t0on_i1_LC_2_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i12_LC_3_10_1/in1
Capture Clock    : t0off_i12_LC_3_10_1/clk
Setup Constraint : 1000000p
Path slack       : 997377p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -401
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002215

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1294
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4838
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__842/I                     Odrv4                          0              3544  997307  RISE       1
I__842/O                     Odrv4                        352              3895  997307  RISE       1
I__853/I                     Span4Mux_v                     0              3895  997307  RISE       1
I__853/O                     Span4Mux_v                   352              4247  997307  RISE       1
I__859/I                     LocalMux                       0              4247  997307  RISE       1
I__859/O                     LocalMux                     330              4577  997307  RISE       1
I__869/I                     InMux                          0              4577  997377  RISE       1
I__869/O                     InMux                        260              4838  997377  RISE       1
t0off_i12_LC_3_10_1/in1      LogicCell40_SEQ_MODE_1000      0              4838  997377  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i12_LC_3_10_1/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i14_LC_3_10_3/in1
Capture Clock    : t0off_i14_LC_3_10_3/clk
Setup Constraint : 1000000p
Path slack       : 997377p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -401
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002215

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1294
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4838
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__842/I                     Odrv4                          0              3544  997307  RISE       1
I__842/O                     Odrv4                        352              3895  997307  RISE       1
I__853/I                     Span4Mux_v                     0              3895  997307  RISE       1
I__853/O                     Span4Mux_v                   352              4247  997307  RISE       1
I__859/I                     LocalMux                       0              4247  997307  RISE       1
I__859/O                     LocalMux                     330              4577  997307  RISE       1
I__870/I                     InMux                          0              4577  997377  RISE       1
I__870/O                     InMux                        260              4838  997377  RISE       1
t0off_i14_LC_3_10_3/in1      LogicCell40_SEQ_MODE_1000      0              4838  997377  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i14_LC_3_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i1_LC_3_10_5/in1
Capture Clock    : t0off_i1_LC_3_10_5/clk
Setup Constraint : 1000000p
Path slack       : 997377p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -401
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002215

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1294
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4838
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__842/I                     Odrv4                          0              3544  997307  RISE       1
I__842/O                     Odrv4                        352              3895  997307  RISE       1
I__853/I                     Span4Mux_v                     0              3895  997307  RISE       1
I__853/O                     Span4Mux_v                   352              4247  997307  RISE       1
I__859/I                     LocalMux                       0              4247  997307  RISE       1
I__859/O                     LocalMux                     330              4577  997307  RISE       1
I__871/I                     InMux                          0              4577  997377  RISE       1
I__871/O                     InMux                        260              4838  997377  RISE       1
t0off_i1_LC_3_10_5/in1       LogicCell40_SEQ_MODE_1000      0              4838  997377  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i1_LC_3_10_5/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i11_LC_6_10_6/in1
Capture Clock    : t0off_i11_LC_6_10_6/clk
Setup Constraint : 1000000p
Path slack       : 997412p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2651
- Setup Time                                           -401
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002250

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1294
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4838
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__841/I                     Odrv4                          0              3544  997356  RISE       1
I__841/O                     Odrv4                        352              3895  997356  RISE       1
I__852/I                     Span4Mux_v                     0              3895  997412  RISE       1
I__852/O                     Span4Mux_v                   352              4247  997412  RISE       1
I__858/I                     LocalMux                       0              4247  997412  RISE       1
I__858/O                     LocalMux                     330              4577  997412  RISE       1
I__867/I                     InMux                          0              4577  997412  RISE       1
I__867/O                     InMux                        260              4838  997412  RISE       1
t0off_i11_LC_6_10_6/in1      LogicCell40_SEQ_MODE_1000      0              4838  997412  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__813/I                        LocalMux                       0              2011  RISE       1
I__813/O                        LocalMux                     330              2341  RISE       1
I__825/I                        ClkMux                         0              2341  RISE       1
I__825/O                        ClkMux                       309              2651  RISE       1
t0off_i11_LC_6_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i13_LC_3_9_4/in1
Capture Clock    : t0off_i13_LC_3_9_4/clk
Setup Constraint : 1000000p
Path slack       : 997427p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -401
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002215

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1244
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4788
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__841/I                     Odrv4                          0              3544  997356  RISE       1
I__841/O                     Odrv4                        352              3895  997356  RISE       1
I__851/I                     Span4Mux_h                     0              3895  997356  RISE       1
I__851/O                     Span4Mux_h                   302              4198  997356  RISE       1
I__857/I                     LocalMux                       0              4198  997356  RISE       1
I__857/O                     LocalMux                     330              4528  997356  RISE       1
I__862/I                     InMux                          0              4528  997427  RISE       1
I__862/O                     InMux                        260              4788  997427  RISE       1
t0off_i13_LC_3_9_4/in1       LogicCell40_SEQ_MODE_1000      0              4788  997427  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i2_LC_3_9_2/in1
Capture Clock    : t0off_i2_LC_3_9_2/clk
Setup Constraint : 1000000p
Path slack       : 997427p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -401
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002215

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1244
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4788
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__841/I                     Odrv4                          0              3544  997356  RISE       1
I__841/O                     Odrv4                        352              3895  997356  RISE       1
I__851/I                     Span4Mux_h                     0              3895  997356  RISE       1
I__851/O                     Span4Mux_h                   302              4198  997356  RISE       1
I__857/I                     LocalMux                       0              4198  997356  RISE       1
I__857/O                     LocalMux                     330              4528  997356  RISE       1
I__863/I                     InMux                          0              4528  997427  RISE       1
I__863/O                     InMux                        260              4788  997427  RISE       1
t0off_i2_LC_3_9_2/in1        LogicCell40_SEQ_MODE_1000      0              4788  997427  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i2_LC_3_9_2/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i3_LC_3_9_0/in1
Capture Clock    : t0off_i3_LC_3_9_0/clk
Setup Constraint : 1000000p
Path slack       : 997427p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -401
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002215

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1244
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4788
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__841/I                     Odrv4                          0              3544  997356  RISE       1
I__841/O                     Odrv4                        352              3895  997356  RISE       1
I__851/I                     Span4Mux_h                     0              3895  997356  RISE       1
I__851/O                     Span4Mux_h                   302              4198  997356  RISE       1
I__857/I                     LocalMux                       0              4198  997356  RISE       1
I__857/O                     LocalMux                     330              4528  997356  RISE       1
I__864/I                     InMux                          0              4528  997427  RISE       1
I__864/O                     InMux                        260              4788  997427  RISE       1
t0off_i3_LC_3_9_0/in1        LogicCell40_SEQ_MODE_1000      0              4788  997427  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i3_LC_3_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_LC_3_10_7/lcout
Path End         : t0off_i0_LC_3_10_7/in1
Capture Clock    : t0off_i0_LC_3_10_7/clk
Setup Constraint : 1000000p
Path slack       : 997476p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -401
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002215

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  1582
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4739
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i0_LC_3_10_7/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_LC_3_10_7/lcout     LogicCell40_SEQ_MODE_1000    541              3157  994832  RISE       2
I__906/I                     LocalMux                       0              3157  994832  RISE       1
I__906/O                     LocalMux                     330              3488  994832  RISE       1
I__908/I                     InMux                          0              3488  994832  RISE       1
I__908/O                     InMux                        260              3748  994832  RISE       1
add_33_2_lut_LC_2_9_0/in1    LogicCell40_SEQ_MODE_0000      0              3748  994832  RISE       1
add_33_2_lut_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_0000    401              4149  997476  RISE       1
I__609/I                     LocalMux                       0              4149  997476  RISE       1
I__609/O                     LocalMux                     330              4479  997476  RISE       1
I__610/I                     InMux                          0              4479  997476  RISE       1
I__610/O                     InMux                        260              4739  997476  RISE       1
t0off_i0_LC_3_10_7/in1       LogicCell40_SEQ_MODE_1000      0              4739  997476  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i0_LC_3_10_7/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i0_LC_3_10_7/in3
Capture Clock    : t0off_i0_LC_3_10_7/clk
Setup Constraint : 1000000p
Path slack       : 997503p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002341

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1294
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4838
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__842/I                     Odrv4                          0              3544  997307  RISE       1
I__842/O                     Odrv4                        352              3895  997307  RISE       1
I__853/I                     Span4Mux_v                     0              3895  997307  RISE       1
I__853/O                     Span4Mux_v                   352              4247  997307  RISE       1
I__859/I                     LocalMux                       0              4247  997307  RISE       1
I__859/O                     LocalMux                     330              4577  997307  RISE       1
I__868/I                     InMux                          0              4577  997504  RISE       1
I__868/O                     InMux                        260              4838  997504  RISE       1
t0off_i0_LC_3_10_7/in3       LogicCell40_SEQ_MODE_1000      0              4838  997504  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i0_LC_3_10_7/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_LC_1_7_0/lcout
Path End         : t0on_i0_LC_1_7_0/in3
Capture Clock    : t0on_i0_LC_1_7_0/clk
Setup Constraint : 1000000p
Path slack       : 997602p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002426

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2700
+ Clock To Q                                        541
+ Data Path Delay                                  1583
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4824
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i0_LC_1_7_0/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_LC_1_7_0/lcout       LogicCell40_SEQ_MODE_1000    541              3241  995240  RISE       2
I__272/I                     LocalMux                       0              3241  995240  RISE       1
I__272/O                     LocalMux                     330              3572  995240  RISE       1
I__274/I                     InMux                          0              3572  995240  RISE       1
I__274/O                     InMux                        260              3832  995240  RISE       1
add_32_2_lut_LC_2_7_0/in1    LogicCell40_SEQ_MODE_0000      0              3832  995240  RISE       1
add_32_2_lut_LC_2_7_0/lcout  LogicCell40_SEQ_MODE_0000    401              4233  997602  RISE       1
I__269/I                     LocalMux                       0              4233  997602  RISE       1
I__269/O                     LocalMux                     330              4563  997602  RISE       1
I__270/I                     InMux                          0              4563  997602  RISE       1
I__270/O                     InMux                        260              4824  997602  RISE       1
t0on_i0_LC_1_7_0/in3         LogicCell40_SEQ_MODE_1000      0              4824  997602  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i0_LC_1_7_0/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i6_LC_6_9_1/in0
Capture Clock    : t0off_i6_LC_6_9_1/clk
Setup Constraint : 1000000p
Path slack       : 997694p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2651
- Setup Time                                           -471
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002180

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                   942
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4486
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__841/I                     Odrv4                          0              3544  997356  RISE       1
I__841/O                     Odrv4                        352              3895  997356  RISE       1
I__850/I                     LocalMux                       0              3895  997694  RISE       1
I__850/O                     LocalMux                     330              4226  997694  RISE       1
I__856/I                     InMux                          0              4226  997694  RISE       1
I__856/O                     InMux                        260              4486  997694  RISE       1
t0off_i6_LC_6_9_1/in0        LogicCell40_SEQ_MODE_1000      0              4486  997694  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i6_LC_6_9_1/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i5_LC_6_9_0/in1
Capture Clock    : t0off_i5_LC_6_9_0/clk
Setup Constraint : 1000000p
Path slack       : 997764p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2651
- Setup Time                                           -401
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002250

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                   942
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4486
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__841/I                     Odrv4                          0              3544  997356  RISE       1
I__841/O                     Odrv4                        352              3895  997356  RISE       1
I__850/I                     LocalMux                       0              3895  997694  RISE       1
I__850/O                     LocalMux                     330              4226  997694  RISE       1
I__855/I                     InMux                          0              4226  997764  RISE       1
I__855/O                     InMux                        260              4486  997764  RISE       1
t0off_i5_LC_6_9_0/in1        LogicCell40_SEQ_MODE_1000      0              4486  997764  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i5_LC_6_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i13_LC_1_7_5/in0
Capture Clock    : t0on_i13_LC_1_7_5/clk
Setup Constraint : 1000000p
Path slack       : 997792p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                           -471
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002229

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1245
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4437
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192  995971  RISE      20
I__683/I                     Odrv4                          0              3192  997792  RISE       1
I__683/O                     Odrv4                        352              3544  997792  RISE       1
I__691/I                     Span4Mux_h                     0              3544  997792  RISE       1
I__691/O                     Span4Mux_h                   302              3846  997792  RISE       1
I__698/I                     LocalMux                       0              3846  997792  RISE       1
I__698/O                     LocalMux                     330              4177  997792  RISE       1
I__707/I                     InMux                          0              4177  997792  RISE       1
I__707/O                     InMux                        260              4437  997792  RISE       1
t0on_i13_LC_1_7_5/in0        LogicCell40_SEQ_MODE_1000      0              4437  997792  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i13_LC_1_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i3_LC_1_7_7/in0
Capture Clock    : t0on_i3_LC_1_7_7/clk
Setup Constraint : 1000000p
Path slack       : 997792p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                           -471
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002229

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1245
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4437
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192  995971  RISE      20
I__683/I                     Odrv4                          0              3192  997792  RISE       1
I__683/O                     Odrv4                        352              3544  997792  RISE       1
I__691/I                     Span4Mux_h                     0              3544  997792  RISE       1
I__691/O                     Span4Mux_h                   302              3846  997792  RISE       1
I__698/I                     LocalMux                       0              3846  997792  RISE       1
I__698/O                     LocalMux                     330              4177  997792  RISE       1
I__708/I                     InMux                          0              4177  997792  RISE       1
I__708/O                     InMux                        260              4437  997792  RISE       1
t0on_i3_LC_1_7_7/in0         LogicCell40_SEQ_MODE_1000      0              4437  997792  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i3_LC_1_7_7/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i8_LC_1_7_1/in0
Capture Clock    : t0on_i8_LC_1_7_1/clk
Setup Constraint : 1000000p
Path slack       : 997792p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                           -471
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002229

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1245
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4437
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192  995971  RISE      20
I__683/I                     Odrv4                          0              3192  997792  RISE       1
I__683/O                     Odrv4                        352              3544  997792  RISE       1
I__691/I                     Span4Mux_h                     0              3544  997792  RISE       1
I__691/O                     Span4Mux_h                   302              3846  997792  RISE       1
I__698/I                     LocalMux                       0              3846  997792  RISE       1
I__698/O                     LocalMux                     330              4177  997792  RISE       1
I__710/I                     InMux                          0              4177  997792  RISE       1
I__710/O                     InMux                        260              4437  997792  RISE       1
t0on_i8_LC_1_7_1/in0         LogicCell40_SEQ_MODE_1000      0              4437  997792  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i8_LC_1_7_1/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i0_LC_1_7_0/in1
Capture Clock    : t0on_i0_LC_1_7_0/clk
Setup Constraint : 1000000p
Path slack       : 997862p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                           -401
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002299

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1245
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4437
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192  995971  RISE      20
I__683/I                     Odrv4                          0              3192  997792  RISE       1
I__683/O                     Odrv4                        352              3544  997792  RISE       1
I__691/I                     Span4Mux_h                     0              3544  997792  RISE       1
I__691/O                     Span4Mux_h                   302              3846  997792  RISE       1
I__698/I                     LocalMux                       0              3846  997792  RISE       1
I__698/O                     LocalMux                     330              4177  997792  RISE       1
I__706/I                     InMux                          0              4177  997862  RISE       1
I__706/O                     InMux                        260              4437  997862  RISE       1
t0on_i0_LC_1_7_0/in1         LogicCell40_SEQ_MODE_1000      0              4437  997862  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i0_LC_1_7_0/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i5_LC_1_7_6/in1
Capture Clock    : t0on_i5_LC_1_7_6/clk
Setup Constraint : 1000000p
Path slack       : 997862p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                           -401
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002299

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1245
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4437
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192  995971  RISE      20
I__683/I                     Odrv4                          0              3192  997792  RISE       1
I__683/O                     Odrv4                        352              3544  997792  RISE       1
I__691/I                     Span4Mux_h                     0              3544  997792  RISE       1
I__691/O                     Span4Mux_h                   302              3846  997792  RISE       1
I__698/I                     LocalMux                       0              3846  997792  RISE       1
I__698/O                     LocalMux                     330              4177  997792  RISE       1
I__709/I                     InMux                          0              4177  997862  RISE       1
I__709/O                     InMux                        260              4437  997862  RISE       1
t0on_i5_LC_1_7_6/in1         LogicCell40_SEQ_MODE_1000      0              4437  997862  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i5_LC_1_7_6/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i14_LC_3_8_3/in0
Capture Clock    : t0on_i14_LC_3_8_3/clk
Setup Constraint : 1000000p
Path slack       : 997870p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -471
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002145

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1083
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4275
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192  995971  RISE      20
I__682/I                     Odrv12                         0              3192  997173  RISE       1
I__682/O                     Odrv12                       492              3684  997173  RISE       1
I__689/I                     LocalMux                       0              3684  997869  RISE       1
I__689/O                     LocalMux                     330              4015  997869  RISE       1
I__694/I                     InMux                          0              4015  997869  RISE       1
I__694/O                     InMux                        260              4275  997869  RISE       1
t0on_i14_LC_3_8_3/in0        LogicCell40_SEQ_MODE_1000      0              4275  997869  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i14_LC_3_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i11_LC_3_8_1/in2
Capture Clock    : t0on_i11_LC_3_8_1/clk
Setup Constraint : 1000000p
Path slack       : 997968p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -373
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002243

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1083
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4275
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192  995971  RISE      20
I__682/I                     Odrv12                         0              3192  997173  RISE       1
I__682/O                     Odrv12                       492              3684  997173  RISE       1
I__689/I                     LocalMux                       0              3684  997869  RISE       1
I__689/O                     LocalMux                     330              4015  997869  RISE       1
I__693/I                     InMux                          0              4015  997968  RISE       1
I__693/O                     InMux                        260              4275  997968  RISE       1
I__699/I                     CascadeMux                     0              4275  997968  RISE       1
I__699/O                     CascadeMux                     0              4275  997968  RISE       1
t0on_i11_LC_3_8_1/in2        LogicCell40_SEQ_MODE_1000      0              4275  997968  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i11_LC_3_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : div_state_i0_LC_5_8_3/in0
Capture Clock    : div_state_i0_LC_5_8_3/clk
Setup Constraint : 1000000p
Path slack       : 998046p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2651
- Setup Time                                           -471
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002180

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                   590
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4134
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__838/I                     LocalMux                       0              3544  995704  RISE       1
I__838/O                     LocalMux                     330              3874  995704  RISE       1
I__847/I                     InMux                          0              3874  998045  RISE       1
I__847/O                     InMux                        260              4134  998045  RISE       1
div_state_i0_LC_5_8_3/in0    LogicCell40_SEQ_MODE_1000      0              4134  998045  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i9_LC_3_8_2/in3
Capture Clock    : t0on_i9_LC_3_8_2/clk
Setup Constraint : 1000000p
Path slack       : 998066p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2616
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002341

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1083
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4275
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192  995971  RISE      20
I__682/I                     Odrv12                         0              3192  997173  RISE       1
I__682/O                     Odrv12                       492              3684  997173  RISE       1
I__689/I                     LocalMux                       0              3684  997869  RISE       1
I__689/O                     LocalMux                     330              4015  997869  RISE       1
I__695/I                     InMux                          0              4015  998066  RISE       1
I__695/O                     InMux                        260              4275  998066  RISE       1
t0on_i9_LC_3_8_2/in3         LogicCell40_SEQ_MODE_1000      0              4275  998066  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i9_LC_3_8_2/clk            LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i2_LC_3_7_2/in0
Capture Clock    : t0on_i2_LC_3_7_2/clk
Setup Constraint : 1000000p
Path slack       : 998094p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             3002
- Setup Time                                           -471
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002531

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1245
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4437
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192  995971  RISE      20
I__683/I                     Odrv4                          0              3192  997792  RISE       1
I__683/O                     Odrv4                        352              3544  997792  RISE       1
I__691/I                     Span4Mux_h                     0              3544  997792  RISE       1
I__691/O                     Span4Mux_h                   302              3846  997792  RISE       1
I__697/I                     LocalMux                       0              3846  998094  RISE       1
I__697/O                     LocalMux                     330              4177  998094  RISE       1
I__704/I                     InMux                          0              4177  998094  RISE       1
I__704/O                     InMux                        260              4437  998094  RISE       1
t0on_i2_LC_3_7_2/in0         LogicCell40_SEQ_MODE_1000      0              4437  998094  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i7_LC_3_7_4/in0
Capture Clock    : t0on_i7_LC_3_7_4/clk
Setup Constraint : 1000000p
Path slack       : 998094p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             3002
- Setup Time                                           -471
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002531

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1245
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4437
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192  995971  RISE      20
I__683/I                     Odrv4                          0              3192  997792  RISE       1
I__683/O                     Odrv4                        352              3544  997792  RISE       1
I__691/I                     Span4Mux_h                     0              3544  997792  RISE       1
I__691/O                     Span4Mux_h                   302              3846  997792  RISE       1
I__697/I                     LocalMux                       0              3846  998094  RISE       1
I__697/O                     LocalMux                     330              4177  998094  RISE       1
I__705/I                     InMux                          0              4177  998094  RISE       1
I__705/O                     InMux                        260              4437  998094  RISE       1
t0on_i7_LC_3_7_4/in0         LogicCell40_SEQ_MODE_1000      0              4437  998094  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i7_LC_3_7_4/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i10_LC_3_7_1/in1
Capture Clock    : t0on_i10_LC_3_7_1/clk
Setup Constraint : 1000000p
Path slack       : 998165p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             3002
- Setup Time                                           -401
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002602

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1245
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4437
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192  995971  RISE      20
I__683/I                     Odrv4                          0              3192  997792  RISE       1
I__683/O                     Odrv4                        352              3544  997792  RISE       1
I__691/I                     Span4Mux_h                     0              3544  997792  RISE       1
I__691/O                     Span4Mux_h                   302              3846  997792  RISE       1
I__697/I                     LocalMux                       0              3846  998094  RISE       1
I__697/O                     LocalMux                     330              4177  998094  RISE       1
I__702/I                     InMux                          0              4177  998165  RISE       1
I__702/O                     InMux                        260              4437  998165  RISE       1
t0on_i10_LC_3_7_1/in1        LogicCell40_SEQ_MODE_1000      0              4437  998165  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i10_LC_3_7_1/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i12_LC_3_7_3/in1
Capture Clock    : t0on_i12_LC_3_7_3/clk
Setup Constraint : 1000000p
Path slack       : 998165p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             3002
- Setup Time                                           -401
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002602

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1245
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4437
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192  995971  RISE      20
I__683/I                     Odrv4                          0              3192  997792  RISE       1
I__683/O                     Odrv4                        352              3544  997792  RISE       1
I__691/I                     Span4Mux_h                     0              3544  997792  RISE       1
I__691/O                     Span4Mux_h                   302              3846  997792  RISE       1
I__697/I                     LocalMux                       0              3846  998094  RISE       1
I__697/O                     LocalMux                     330              4177  998094  RISE       1
I__703/I                     InMux                          0              4177  998165  RISE       1
I__703/O                     InMux                        260              4437  998165  RISE       1
t0on_i12_LC_3_7_3/in1        LogicCell40_SEQ_MODE_1000      0              4437  998165  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i12_LC_3_7_3/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i15_LC_2_8_7/lcout
Path End         : t0on_i15_LC_2_8_7/in0
Capture Clock    : t0on_i15_LC_2_8_7/clk
Setup Constraint : 1000000p
Path slack       : 998397p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2700
- Setup Time                                           -471
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002229

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2700
+ Clock To Q                                        541
+ Data Path Delay                                   591
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3832
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__811/I                        LocalMux                       0              2060  RISE       1
I__811/O                        LocalMux                     330              2391  RISE       1
I__822/I                        ClkMux                         0              2391  RISE       1
I__822/O                        ClkMux                       309              2700  RISE       1
t0on_i15_LC_2_8_7/clk           LogicCell40_SEQ_MODE_1000      0              2700  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i15_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_1000    541              3241  995486  RISE       2
I__386/I                 LocalMux                       0              3241  998397  RISE       1
I__386/O                 LocalMux                     330              3572  998397  RISE       1
I__388/I                 InMux                          0              3572  998397  RISE       1
I__388/O                 InMux                        260              3832  998397  RISE       1
t0on_i15_LC_2_8_7/in0    LogicCell40_SEQ_MODE_1000      0              3832  998397  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__811/I                        LocalMux                       0              2060  RISE       1
I__811/O                        LocalMux                     330              2391  RISE       1
I__822/I                        ClkMux                         0              2391  RISE       1
I__822/O                        ClkMux                       309              2700  RISE       1
t0on_i15_LC_2_8_7/clk           LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : div_state_i0_LC_5_8_3/in2
Capture Clock    : div_state_i0_LC_5_8_3/clk
Setup Constraint : 1000000p
Path slack       : 998495p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2651
- Setup Time                                           -373
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002278

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                   591
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3783
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192  995971  RISE      20
I__679/I                     LocalMux                       0              3192  995971  RISE       1
I__679/O                     LocalMux                     330              3523  995971  RISE       1
I__686/I                     InMux                          0              3523  998495  RISE       1
I__686/O                     InMux                        260              3783  998495  RISE       1
I__692/I                     CascadeMux                     0              3783  998495  RISE       1
I__692/O                     CascadeMux                     0              3783  998495  RISE       1
div_state_i0_LC_5_8_3/in2    LogicCell40_SEQ_MODE_1000      0              3783  998495  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : div_state_i1_LC_5_7_0/in3
Capture Clock    : div_state_i1_LC_5_7_0/clk
Setup Constraint : 1000000p
Path slack       : 998594p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             3002
- Setup Time                                           -274
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002728

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                   590
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4134
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544  995704  RISE      22
I__840/I                     LocalMux                       0              3544  998594  RISE       1
I__840/O                     LocalMux                     330              3874  998594  RISE       1
I__849/I                     InMux                          0              3874  998594  RISE       1
I__849/O                     InMux                        260              4134  998594  RISE       1
div_state_i1_LC_5_7_0/in3    LogicCell40_SEQ_MODE_1000      0              4134  998594  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : div_state_i1_LC_5_7_0/in1
Capture Clock    : div_state_i1_LC_5_7_0/clk
Setup Constraint : 1000000p
Path slack       : 998819p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#2)   1000000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             3002
- Setup Time                                           -401
-------------------------------------------------   ------- 
End-of-path required time (ps)                      1002602

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                   591
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3783
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192  995971  RISE      20
I__681/I                     LocalMux                       0              3192  998819  RISE       1
I__681/O                     LocalMux                     330              3523  998819  RISE       1
I__688/I                     InMux                          0              3523  998819  RISE       1
I__688/O                     InMux                        260              3783  998819  RISE       1
div_state_i1_LC_5_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3783  998819  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[15]
Path End         : t0off_i15_LC_1_10_7/in3
Capture Clock    : t0off_i15_LC_1_10_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2348
- Setup Time                                         -218
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3403
---------------------------------------   ---- 
End-of-path arrival time (ps)             3403
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[15]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__591/I                                        Odrv12                         0              1054   +INF  FALL       1
I__591/O                                        Odrv12                       541              1595   +INF  FALL       1
I__592/I                                        LocalMux                       0              1595   +INF  FALL       1
I__592/O                                        LocalMux                     309              1905   +INF  FALL       1
I__595/I                                        InMux                          0              1905   +INF  FALL       1
I__595/O                                        InMux                        218              2123   +INF  FALL       1
sub_34_inv_0_i15_1_lut_LC_1_11_5/in3            LogicCell40_SEQ_MODE_0000      0              2123   +INF  FALL       1
sub_34_inv_0_i15_1_lut_LC_1_11_5/lcout          LogicCell40_SEQ_MODE_0000    288              2411   +INF  FALL       1
I__314/I                                        LocalMux                       0              2411   +INF  FALL       1
I__314/O                                        LocalMux                     309              2721   +INF  FALL       1
I__315/I                                        InMux                          0              2721   +INF  FALL       1
I__315/O                                        InMux                        218              2938   +INF  FALL       1
sub_34_add_2_16_lut_LC_1_10_6/in1               LogicCell40_SEQ_MODE_0000      0              2938   +INF  FALL       1
sub_34_add_2_16_lut_LC_1_10_6/carryout          LogicCell40_SEQ_MODE_0000    246              3185   +INF  FALL       1
I__229/I                                        InMux                          0              3185   +INF  FALL       1
I__229/O                                        InMux                        218              3403   +INF  FALL       1
t0off_i15_LC_1_10_7/in3                         LogicCell40_SEQ_MODE_1000      0              3403   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__798/I                        LocalMux                       0              1709  RISE       1
I__798/O                        LocalMux                     330              2039  RISE       1
I__807/I                        ClkMux                         0              2039  RISE       1
I__807/O                        ClkMux                       309              2348  RISE       1
t0off_i15_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[15]
Path End         : t0off_i14_LC_3_10_3/in0
Capture Clock    : t0off_i14_LC_3_10_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -401
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4337
---------------------------------------   ---- 
End-of-path arrival time (ps)             4337
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[15]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_15_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_15_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_15_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_15_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__591/I                                        Odrv12                         0              1004   +INF  FALL       1
I__591/O                                        Odrv12                       541              1545   +INF  FALL       1
I__592/I                                        LocalMux                       0              1545   +INF  FALL       1
I__592/O                                        LocalMux                     309              1855   +INF  FALL       1
I__595/I                                        InMux                          0              1855   +INF  FALL       1
I__595/O                                        InMux                        218              2073   +INF  FALL       1
sub_34_inv_0_i15_1_lut_LC_1_11_5/in3            LogicCell40_SEQ_MODE_0000      0              2073   +INF  FALL       1
sub_34_inv_0_i15_1_lut_LC_1_11_5/lcout          LogicCell40_SEQ_MODE_0000    288              2361   +INF  FALL       1
I__314/I                                        LocalMux                       0              2361   +INF  FALL       1
I__314/O                                        LocalMux                     309              2671   +INF  FALL       1
I__315/I                                        InMux                          0              2671   +INF  FALL       1
I__315/O                                        InMux                        218              2888   +INF  FALL       1
sub_34_add_2_16_lut_LC_1_10_6/in1               LogicCell40_SEQ_MODE_0000      0              2888   +INF  FALL       1
sub_34_add_2_16_lut_LC_1_10_6/lcout             LogicCell40_SEQ_MODE_0000    380              3268   +INF  FALL       1
I__629/I                                        Odrv12                         0              3268   +INF  FALL       1
I__629/O                                        Odrv12                       541              3810   +INF  FALL       1
I__630/I                                        LocalMux                       0              3810   +INF  FALL       1
I__630/O                                        LocalMux                     309              4119   +INF  FALL       1
I__631/I                                        InMux                          0              4119   +INF  FALL       1
I__631/O                                        InMux                        218              4337   +INF  FALL       1
t0off_i14_LC_3_10_3/in0                         LogicCell40_SEQ_MODE_1000      0              4337   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i14_LC_3_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[14]
Path End         : t0on_i13_LC_1_7_5/in1
Capture Clock    : t0on_i13_LC_1_7_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2700
- Setup Time                                         -380
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3691
---------------------------------------   ---- 
End-of-path arrival time (ps)             3691
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[14]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_14_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_14_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_14_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_14_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__231/I                                        Odrv12                         0              1054   +INF  FALL       1
I__231/O                                        Odrv12                       541              1595   +INF  FALL       1
I__232/I                                        Sp12to4                        0              1595   +INF  FALL       1
I__232/O                                        Sp12to4                      450              2045   +INF  FALL       1
I__233/I                                        Span4Mux_v                     0              2045   +INF  FALL       1
I__233/O                                        Span4Mux_v                   373              2418   +INF  FALL       1
I__234/I                                        Span4Mux_v                     0              2418   +INF  FALL       1
I__234/O                                        Span4Mux_v                   373              2791   +INF  FALL       1
I__235/I                                        Span4Mux_v                     0              2791   +INF  FALL       1
I__235/O                                        Span4Mux_v                   373              3163   +INF  FALL       1
I__236/I                                        LocalMux                       0              3163   +INF  FALL       1
I__236/O                                        LocalMux                     309              3473   +INF  FALL       1
I__239/I                                        InMux                          0              3473   +INF  FALL       1
I__239/O                                        InMux                        218              3691   +INF  FALL       1
t0on_i13_LC_1_7_5/in1                           LogicCell40_SEQ_MODE_1000      0              3691   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i13_LC_1_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[14]
Path End         : t0off_i13_LC_3_9_4/in0
Capture Clock    : t0off_i13_LC_3_9_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -401
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6397
---------------------------------------   ---- 
End-of-path arrival time (ps)             6397
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[14]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_14_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_14_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_14_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_14_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__231/I                                        Odrv12                         0              1004   +INF  FALL       1
I__231/O                                        Odrv12                       541              1545   +INF  FALL       1
I__232/I                                        Sp12to4                        0              1545   +INF  FALL       1
I__232/O                                        Sp12to4                      450              1995   +INF  FALL       1
I__233/I                                        Span4Mux_v                     0              1995   +INF  FALL       1
I__233/O                                        Span4Mux_v                   373              2368   +INF  FALL       1
I__234/I                                        Span4Mux_v                     0              2368   +INF  FALL       1
I__234/O                                        Span4Mux_v                   373              2741   +INF  FALL       1
I__235/I                                        Span4Mux_v                     0              2741   +INF  FALL       1
I__235/O                                        Span4Mux_v                   373              3113   +INF  FALL       1
I__237/I                                        LocalMux                       0              3113   +INF  FALL       1
I__237/O                                        LocalMux                     309              3423   +INF  FALL       1
I__240/I                                        InMux                          0              3423   +INF  FALL       1
I__240/O                                        InMux                        218              3641   +INF  FALL       1
sub_34_inv_0_i14_1_lut_LC_1_8_3/in3             LogicCell40_SEQ_MODE_0000      0              3641   +INF  FALL       1
sub_34_inv_0_i14_1_lut_LC_1_8_3/lcout           LogicCell40_SEQ_MODE_0000    288              3929   +INF  FALL       1
I__244/I                                        Odrv4                          0              3929   +INF  FALL       1
I__244/O                                        Odrv4                        373              4302   +INF  FALL       1
I__245/I                                        LocalMux                       0              4302   +INF  FALL       1
I__245/O                                        LocalMux                     309              4611   +INF  FALL       1
I__246/I                                        InMux                          0              4611   +INF  FALL       1
I__246/O                                        InMux                        218              4829   +INF  FALL       1
I__247/I                                        CascadeMux                     0              4829   +INF  FALL       1
I__247/O                                        CascadeMux                     0              4829   +INF  FALL       1
sub_34_add_2_15_lut_LC_1_10_5/in2               LogicCell40_SEQ_MODE_0000      0              4829   +INF  FALL       1
sub_34_add_2_15_lut_LC_1_10_5/lcout             LogicCell40_SEQ_MODE_0000    352              5181   +INF  FALL       1
I__649/I                                        Odrv4                          0              5181   +INF  FALL       1
I__649/O                                        Odrv4                        373              5553   +INF  FALL       1
I__650/I                                        Span4Mux_h                     0              5553   +INF  FALL       1
I__650/O                                        Span4Mux_h                   316              5870   +INF  FALL       1
I__651/I                                        LocalMux                       0              5870   +INF  FALL       1
I__651/O                                        LocalMux                     309              6179   +INF  FALL       1
I__652/I                                        InMux                          0              6179   +INF  FALL       1
I__652/O                                        InMux                        218              6397   +INF  FALL       1
t0off_i13_LC_3_9_4/in0                          LogicCell40_SEQ_MODE_1000      0              6397   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[13]
Path End         : t0off_i12_LC_3_10_1/in0
Capture Clock    : t0off_i12_LC_3_10_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -401
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5624
---------------------------------------   ---- 
End-of-path arrival time (ps)             5624
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[13]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_13_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_13_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_13_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_13_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__417/I                                        Odrv4                          0              1054   +INF  FALL       1
I__417/O                                        Odrv4                        373              1427   +INF  FALL       1
I__419/I                                        Span4Mux_v                     0              1427   +INF  FALL       1
I__419/O                                        Span4Mux_v                   373              1799   +INF  FALL       1
I__421/I                                        Span4Mux_h                     0              1799   +INF  FALL       1
I__421/O                                        Span4Mux_h                   316              2116   +INF  FALL       1
I__423/I                                        Span4Mux_v                     0              2116   +INF  FALL       1
I__423/O                                        Span4Mux_v                   373              2488   +INF  FALL       1
I__425/I                                        LocalMux                       0              2488   +INF  FALL       1
I__425/O                                        LocalMux                     309              2798   +INF  FALL       1
I__428/I                                        InMux                          0              2798   +INF  FALL       1
I__428/O                                        InMux                        218              3016   +INF  FALL       1
sub_34_inv_0_i13_1_lut_LC_1_8_2/in3             LogicCell40_SEQ_MODE_0000      0              3016   +INF  FALL       1
sub_34_inv_0_i13_1_lut_LC_1_8_2/lcout           LogicCell40_SEQ_MODE_0000    288              3304   +INF  FALL       1
I__249/I                                        Odrv4                          0              3304   +INF  FALL       1
I__249/O                                        Odrv4                        373              3677   +INF  FALL       1
I__250/I                                        LocalMux                       0              3677   +INF  FALL       1
I__250/O                                        LocalMux                     309              3986   +INF  FALL       1
I__251/I                                        InMux                          0              3986   +INF  FALL       1
I__251/O                                        InMux                        218              4204   +INF  FALL       1
I__252/I                                        CascadeMux                     0              4204   +INF  FALL       1
I__252/O                                        CascadeMux                     0              4204   +INF  FALL       1
sub_34_add_2_14_lut_LC_1_10_4/in2               LogicCell40_SEQ_MODE_0000      0              4204   +INF  FALL       1
sub_34_add_2_14_lut_LC_1_10_4/lcout             LogicCell40_SEQ_MODE_0000    352              4556   +INF  FALL       1
I__639/I                                        Odrv12                         0              4556   +INF  FALL       1
I__639/O                                        Odrv12                       541              5097   +INF  FALL       1
I__640/I                                        LocalMux                       0              5097   +INF  FALL       1
I__640/O                                        LocalMux                     309              5406   +INF  FALL       1
I__641/I                                        InMux                          0              5406   +INF  FALL       1
I__641/O                                        InMux                        218              5624   +INF  FALL       1
t0off_i12_LC_3_10_1/in0                         LogicCell40_SEQ_MODE_1000      0              5624   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i12_LC_3_10_1/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[13]
Path End         : t0on_i12_LC_3_7_3/in0
Capture Clock    : t0on_i12_LC_3_7_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3002
- Setup Time                                         -401
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3064
---------------------------------------   ---- 
End-of-path arrival time (ps)             3064
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[13]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_13_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_13_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_13_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_13_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__418/I                                        Odrv12                         0              1004   +INF  FALL       1
I__418/O                                        Odrv12                       541              1545   +INF  FALL       1
I__420/I                                        Span12Mux_v                    0              1545   +INF  FALL       1
I__420/O                                        Span12Mux_v                  541              2087   +INF  FALL       1
I__422/I                                        Sp12to4                        0              2087   +INF  FALL       1
I__422/O                                        Sp12to4                      450              2537   +INF  FALL       1
I__424/I                                        LocalMux                       0              2537   +INF  FALL       1
I__424/O                                        LocalMux                     309              2846   +INF  FALL       1
I__427/I                                        InMux                          0              2846   +INF  FALL       1
I__427/O                                        InMux                        218              3064   +INF  FALL       1
t0on_i12_LC_3_7_3/in0                           LogicCell40_SEQ_MODE_1000      0              3064   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i12_LC_3_7_3/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[12]
Path End         : t0off_i11_LC_6_10_6/in0
Capture Clock    : t0off_i11_LC_6_10_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2651
- Setup Time                                         -401
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6103
---------------------------------------   ---- 
End-of-path arrival time (ps)             6103
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[12]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_12_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_12_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_12_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_12_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__576/I                                        Odrv12                         0              1054   +INF  FALL       1
I__576/O                                        Odrv12                       541              1595   +INF  FALL       1
I__578/I                                        Sp12to4                        0              1595   +INF  FALL       1
I__578/O                                        Sp12to4                      450              2045   +INF  FALL       1
I__580/I                                        Span4Mux_v                     0              2045   +INF  FALL       1
I__580/O                                        Span4Mux_v                   373              2418   +INF  FALL       1
I__581/I                                        LocalMux                       0              2418   +INF  FALL       1
I__581/O                                        LocalMux                     309              2728   +INF  FALL       1
I__583/I                                        InMux                          0              2728   +INF  FALL       1
I__583/O                                        InMux                        218              2946   +INF  FALL       1
sub_34_inv_0_i12_1_lut_LC_3_8_4/in3             LogicCell40_SEQ_MODE_0000      0              2946   +INF  FALL       1
sub_34_inv_0_i12_1_lut_LC_3_8_4/lcout           LogicCell40_SEQ_MODE_0000    288              3234   +INF  FALL       1
I__572/I                                        Odrv4                          0              3234   +INF  FALL       1
I__572/O                                        Odrv4                        373              3606   +INF  FALL       1
I__573/I                                        Span4Mux_v                     0              3606   +INF  FALL       1
I__573/O                                        Span4Mux_v                   373              3979   +INF  FALL       1
I__574/I                                        LocalMux                       0              3979   +INF  FALL       1
I__574/O                                        LocalMux                     309              4289   +INF  FALL       1
I__575/I                                        InMux                          0              4289   +INF  FALL       1
I__575/O                                        InMux                        218              4506   +INF  FALL       1
sub_34_add_2_13_lut_LC_1_10_3/in1               LogicCell40_SEQ_MODE_0000      0              4506   +INF  FALL       1
sub_34_add_2_13_lut_LC_1_10_3/lcout             LogicCell40_SEQ_MODE_0000    380              4886   +INF  FALL       1
I__874/I                                        Odrv4                          0              4886   +INF  FALL       1
I__874/O                                        Odrv4                        373              5259   +INF  FALL       1
I__875/I                                        Span4Mux_h                     0              5259   +INF  FALL       1
I__875/O                                        Span4Mux_h                   316              5575   +INF  FALL       1
I__876/I                                        LocalMux                       0              5575   +INF  FALL       1
I__876/O                                        LocalMux                     309              5885   +INF  FALL       1
I__877/I                                        InMux                          0              5885   +INF  FALL       1
I__877/O                                        InMux                        218              6103   +INF  FALL       1
t0off_i11_LC_6_10_6/in0                         LogicCell40_SEQ_MODE_1000      0              6103   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__813/I                        LocalMux                       0              2011  RISE       1
I__813/O                        LocalMux                     330              2341  RISE       1
I__825/I                        ClkMux                         0              2341  RISE       1
I__825/O                        ClkMux                       309              2651  RISE       1
t0off_i11_LC_6_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[12]
Path End         : t0on_i11_LC_3_8_1/in3
Capture Clock    : t0on_i11_LC_3_8_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -218
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2896
---------------------------------------   ---- 
End-of-path arrival time (ps)             2896
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[12]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_12_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_12_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_12_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_12_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__576/I                                        Odrv12                         0              1004   +INF  FALL       1
I__576/O                                        Odrv12                       541              1545   +INF  FALL       1
I__578/I                                        Sp12to4                        0              1545   +INF  FALL       1
I__578/O                                        Sp12to4                      450              1995   +INF  FALL       1
I__580/I                                        Span4Mux_v                     0              1995   +INF  FALL       1
I__580/O                                        Span4Mux_v                   373              2368   +INF  FALL       1
I__582/I                                        LocalMux                       0              2368   +INF  FALL       1
I__582/O                                        LocalMux                     309              2678   +INF  FALL       1
I__584/I                                        InMux                          0              2678   +INF  FALL       1
I__584/O                                        InMux                        218              2896   +INF  FALL       1
t0on_i11_LC_3_8_1/in3                           LogicCell40_SEQ_MODE_1000      0              2896   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i11_LC_3_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[11]
Path End         : t0on_i10_LC_3_7_1/in0
Capture Clock    : t0on_i10_LC_3_7_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3002
- Setup Time                                         -401
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3016
---------------------------------------   ---- 
End-of-path arrival time (ps)             3016
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[11]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_11_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_11_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_11_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_11_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__455/I                                        Odrv4                          0              1054   +INF  FALL       1
I__455/O                                        Odrv4                        373              1427   +INF  FALL       1
I__457/I                                        Span4Mux_v                     0              1427   +INF  FALL       1
I__457/O                                        Span4Mux_v                   373              1799   +INF  FALL       1
I__459/I                                        Span4Mux_h                     0              1799   +INF  FALL       1
I__459/O                                        Span4Mux_h                   316              2116   +INF  FALL       1
I__461/I                                        Span4Mux_v                     0              2116   +INF  FALL       1
I__461/O                                        Span4Mux_v                   373              2488   +INF  FALL       1
I__464/I                                        LocalMux                       0              2488   +INF  FALL       1
I__464/O                                        LocalMux                     309              2798   +INF  FALL       1
I__467/I                                        InMux                          0              2798   +INF  FALL       1
I__467/O                                        InMux                        218              3016   +INF  FALL       1
t0on_i10_LC_3_7_1/in0                           LogicCell40_SEQ_MODE_1000      0              3016   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i10_LC_3_7_1/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[11]
Path End         : t0off_i10_LC_3_9_3/in2
Capture Clock    : t0off_i10_LC_3_9_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -323
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5504
---------------------------------------   ---- 
End-of-path arrival time (ps)             5504
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[11]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_11_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_11_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_11_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_11_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__456/I                                        Odrv12                         0              1004   +INF  FALL       1
I__456/O                                        Odrv12                       541              1545   +INF  FALL       1
I__458/I                                        Span12Mux_v                    0              1545   +INF  FALL       1
I__458/O                                        Span12Mux_v                  541              2087   +INF  FALL       1
I__460/I                                        Sp12to4                        0              2087   +INF  FALL       1
I__460/O                                        Sp12to4                      450              2537   +INF  FALL       1
I__463/I                                        LocalMux                       0              2537   +INF  FALL       1
I__463/O                                        LocalMux                     309              2846   +INF  FALL       1
I__466/I                                        InMux                          0              2846   +INF  FALL       1
I__466/O                                        InMux                        218              3064   +INF  FALL       1
sub_34_inv_0_i11_1_lut_LC_1_11_0/in3            LogicCell40_SEQ_MODE_0000      0              3064   +INF  FALL       1
sub_34_inv_0_i11_1_lut_LC_1_11_0/lcout          LogicCell40_SEQ_MODE_0000    288              3353   +INF  FALL       1
I__226/I                                        LocalMux                       0              3353   +INF  FALL       1
I__226/O                                        LocalMux                     309              3662   +INF  FALL       1
I__227/I                                        InMux                          0              3662   +INF  FALL       1
I__227/O                                        InMux                        218              3880   +INF  FALL       1
I__228/I                                        CascadeMux                     0              3880   +INF  FALL       1
I__228/O                                        CascadeMux                     0              3880   +INF  FALL       1
sub_34_add_2_12_lut_LC_1_10_2/in2               LogicCell40_SEQ_MODE_0000      0              3880   +INF  FALL       1
sub_34_add_2_12_lut_LC_1_10_2/lcout             LogicCell40_SEQ_MODE_0000    352              4231   +INF  FALL       1
I__538/I                                        Odrv4                          0              4231   +INF  FALL       1
I__538/O                                        Odrv4                        373              4604   +INF  FALL       1
I__539/I                                        Span4Mux_v                     0              4604   +INF  FALL       1
I__539/O                                        Span4Mux_v                   373              4977   +INF  FALL       1
I__540/I                                        LocalMux                       0              4977   +INF  FALL       1
I__540/O                                        LocalMux                     309              5286   +INF  FALL       1
I__541/I                                        InMux                          0              5286   +INF  FALL       1
I__541/O                                        InMux                        218              5504   +INF  FALL       1
I__542/I                                        CascadeMux                     0              5504   +INF  FALL       1
I__542/O                                        CascadeMux                     0              5504   +INF  FALL       1
t0off_i10_LC_3_9_3/in2                          LogicCell40_SEQ_MODE_1000      0              5504   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i10_LC_3_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[10]
Path End         : t0off_i9_LC_3_10_2/in3
Capture Clock    : t0off_i9_LC_3_10_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -218
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5758
---------------------------------------   ---- 
End-of-path arrival time (ps)             5758
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[10]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_10_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_10_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_10_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_10_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__564/I                                        Odrv12                         0              1054   +INF  FALL       1
I__564/O                                        Odrv12                       541              1595   +INF  FALL       1
I__566/I                                        Sp12to4                        0              1595   +INF  FALL       1
I__566/O                                        Sp12to4                      450              2045   +INF  FALL       1
I__568/I                                        Span4Mux_v                     0              2045   +INF  FALL       1
I__568/O                                        Span4Mux_v                   373              2418   +INF  FALL       1
I__569/I                                        LocalMux                       0              2418   +INF  FALL       1
I__569/O                                        LocalMux                     309              2728   +INF  FALL       1
I__570/I                                        InMux                          0              2728   +INF  FALL       1
I__570/O                                        InMux                        218              2946   +INF  FALL       1
sub_34_inv_0_i10_1_lut_LC_3_8_5/in3             LogicCell40_SEQ_MODE_0000      0              2946   +INF  FALL       1
sub_34_inv_0_i10_1_lut_LC_3_8_5/lcout           LogicCell40_SEQ_MODE_0000    288              3234   +INF  FALL       1
I__559/I                                        Odrv4                          0              3234   +INF  FALL       1
I__559/O                                        Odrv4                        373              3606   +INF  FALL       1
I__560/I                                        Span4Mux_v                     0              3606   +INF  FALL       1
I__560/O                                        Span4Mux_v                   373              3979   +INF  FALL       1
I__561/I                                        LocalMux                       0              3979   +INF  FALL       1
I__561/O                                        LocalMux                     309              4289   +INF  FALL       1
I__562/I                                        InMux                          0              4289   +INF  FALL       1
I__562/O                                        InMux                        218              4506   +INF  FALL       1
I__563/I                                        CascadeMux                     0              4506   +INF  FALL       1
I__563/O                                        CascadeMux                     0              4506   +INF  FALL       1
sub_34_add_2_11_lut_LC_1_10_1/in2               LogicCell40_SEQ_MODE_0000      0              4506   +INF  FALL       1
sub_34_add_2_11_lut_LC_1_10_1/lcout             LogicCell40_SEQ_MODE_0000    352              4858   +INF  FALL       1
I__632/I                                        Odrv4                          0              4858   +INF  FALL       1
I__632/O                                        Odrv4                        373              5231   +INF  FALL       1
I__633/I                                        LocalMux                       0              5231   +INF  FALL       1
I__633/O                                        LocalMux                     309              5540   +INF  FALL       1
I__634/I                                        InMux                          0              5540   +INF  FALL       1
I__634/O                                        InMux                        218              5758   +INF  FALL       1
t0off_i9_LC_3_10_2/in3                          LogicCell40_SEQ_MODE_1000      0              5758   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i9_LC_3_10_2/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[10]
Path End         : t0on_i9_LC_3_8_2/in0
Capture Clock    : t0on_i9_LC_3_8_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -401
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2896
---------------------------------------   ---- 
End-of-path arrival time (ps)             2896
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[10]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_10_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_10_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_10_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_10_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__564/I                                        Odrv12                         0              1004   +INF  FALL       1
I__564/O                                        Odrv12                       541              1545   +INF  FALL       1
I__566/I                                        Sp12to4                        0              1545   +INF  FALL       1
I__566/O                                        Sp12to4                      450              1995   +INF  FALL       1
I__568/I                                        Span4Mux_v                     0              1995   +INF  FALL       1
I__568/O                                        Span4Mux_v                   373              2368   +INF  FALL       1
I__569/I                                        LocalMux                       0              2368   +INF  FALL       1
I__569/O                                        LocalMux                     309              2678   +INF  FALL       1
I__571/I                                        InMux                          0              2678   +INF  FALL       1
I__571/O                                        InMux                        218              2896   +INF  FALL       1
t0on_i9_LC_3_8_2/in0                            LogicCell40_SEQ_MODE_1000      0              2896   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i9_LC_3_8_2/clk            LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[9]
Path End         : t0on_i8_LC_1_7_1/in1
Capture Clock    : t0on_i8_LC_1_7_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2700
- Setup Time                                         -380
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3487
---------------------------------------   ---- 
End-of-path arrival time (ps)             3487
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[9]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_9_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_9_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_9_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_9_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__154/I                                       Odrv12                         0              1054   +INF  FALL       1
I__154/O                                       Odrv12                       541              1595   +INF  FALL       1
I__155/I                                       Span12Mux_v                    0              1595   +INF  FALL       1
I__155/O                                       Span12Mux_v                  541              2137   +INF  FALL       1
I__156/I                                       Sp12to4                        0              2137   +INF  FALL       1
I__156/O                                       Sp12to4                      450              2587   +INF  FALL       1
I__158/I                                       Span4Mux_v                     0              2587   +INF  FALL       1
I__158/O                                       Span4Mux_v                   373              2960   +INF  FALL       1
I__160/I                                       LocalMux                       0              2960   +INF  FALL       1
I__160/O                                       LocalMux                     309              3269   +INF  FALL       1
I__163/I                                       InMux                          0              3269   +INF  FALL       1
I__163/O                                       InMux                        218              3487   +INF  FALL       1
t0on_i8_LC_1_7_1/in1                           LogicCell40_SEQ_MODE_1000      0              3487   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i8_LC_1_7_1/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[9]
Path End         : t0off_i8_LC_3_9_1/in1
Capture Clock    : t0off_i8_LC_3_9_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -380
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6348
---------------------------------------   ---- 
End-of-path arrival time (ps)             6348
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[9]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_9_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_9_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_9_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_9_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__154/I                                       Odrv12                         0              1004   +INF  FALL       1
I__154/O                                       Odrv12                       541              1545   +INF  FALL       1
I__155/I                                       Span12Mux_v                    0              1545   +INF  FALL       1
I__155/O                                       Span12Mux_v                  541              2087   +INF  FALL       1
I__156/I                                       Sp12to4                        0              2087   +INF  FALL       1
I__156/O                                       Sp12to4                      450              2537   +INF  FALL       1
I__158/I                                       Span4Mux_v                     0              2537   +INF  FALL       1
I__158/O                                       Span4Mux_v                   373              2910   +INF  FALL       1
I__161/I                                       LocalMux                       0              2910   +INF  FALL       1
I__161/O                                       LocalMux                     309              3219   +INF  FALL       1
I__164/I                                       InMux                          0              3219   +INF  FALL       1
I__164/O                                       InMux                        218              3437   +INF  FALL       1
sub_34_inv_0_i9_1_lut_LC_1_8_6/in0             LogicCell40_SEQ_MODE_0000      0              3437   +INF  FALL       1
sub_34_inv_0_i9_1_lut_LC_1_8_6/lcout           LogicCell40_SEQ_MODE_0000    387              3824   +INF  FALL       1
I__167/I                                       Odrv4                          0              3824   +INF  FALL       1
I__167/O                                       Odrv4                        373              4196   +INF  FALL       1
I__168/I                                       LocalMux                       0              4196   +INF  FALL       1
I__168/O                                       LocalMux                     309              4506   +INF  FALL       1
I__169/I                                       InMux                          0              4506   +INF  FALL       1
I__169/O                                       InMux                        218              4724   +INF  FALL       1
I__170/I                                       CascadeMux                     0              4724   +INF  FALL       1
I__170/O                                       CascadeMux                     0              4724   +INF  FALL       1
sub_34_add_2_10_lut_LC_1_10_0/in2              LogicCell40_SEQ_MODE_0000      0              4724   +INF  FALL       1
sub_34_add_2_10_lut_LC_1_10_0/lcout            LogicCell40_SEQ_MODE_0000    352              5075   +INF  FALL       1
I__550/I                                       Odrv4                          0              5075   +INF  FALL       1
I__550/O                                       Odrv4                        373              5448   +INF  FALL       1
I__551/I                                       Span4Mux_v                     0              5448   +INF  FALL       1
I__551/O                                       Span4Mux_v                   373              5821   +INF  FALL       1
I__552/I                                       LocalMux                       0              5821   +INF  FALL       1
I__552/O                                       LocalMux                     309              6130   +INF  FALL       1
I__553/I                                       InMux                          0              6130   +INF  FALL       1
I__553/O                                       InMux                        218              6348   +INF  FALL       1
t0off_i8_LC_3_9_1/in1                          LogicCell40_SEQ_MODE_1000      0              6348   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i8_LC_3_9_1/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[8]
Path End         : t0off_i7_LC_3_9_7/in1
Capture Clock    : t0off_i7_LC_3_9_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -380
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5582
---------------------------------------   ---- 
End-of-path arrival time (ps)             5582
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[8]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_8_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_8_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_8_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_8_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__397/I                                       Odrv4                          0              1054   +INF  FALL       1
I__397/O                                       Odrv4                        373              1427   +INF  FALL       1
I__399/I                                       Span4Mux_h                     0              1427   +INF  FALL       1
I__399/O                                       Span4Mux_h                   316              1743   +INF  FALL       1
I__401/I                                       Span4Mux_v                     0              1743   +INF  FALL       1
I__401/O                                       Span4Mux_v                   373              2116   +INF  FALL       1
I__403/I                                       Span4Mux_v                     0              2116   +INF  FALL       1
I__403/O                                       Span4Mux_v                   373              2488   +INF  FALL       1
I__405/I                                       LocalMux                       0              2488   +INF  FALL       1
I__405/O                                       LocalMux                     309              2798   +INF  FALL       1
I__408/I                                       InMux                          0              2798   +INF  FALL       1
I__408/O                                       InMux                        218              3016   +INF  FALL       1
sub_34_inv_0_i8_1_lut_LC_1_11_2/in0            LogicCell40_SEQ_MODE_0000      0              3016   +INF  FALL       1
sub_34_inv_0_i8_1_lut_LC_1_11_2/lcout          LogicCell40_SEQ_MODE_0000    387              3403   +INF  FALL       1
I__219/I                                       Odrv4                          0              3403   +INF  FALL       1
I__219/O                                       Odrv4                        373              3775   +INF  FALL       1
I__220/I                                       LocalMux                       0              3775   +INF  FALL       1
I__220/O                                       LocalMux                     309              4085   +INF  FALL       1
I__221/I                                       InMux                          0              4085   +INF  FALL       1
I__221/O                                       InMux                        218              4303   +INF  FALL       1
sub_34_add_2_9_lut_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              4303   +INF  FALL       1
sub_34_add_2_9_lut_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    380              4682   +INF  FALL       1
I__644/I                                       Odrv4                          0              4682   +INF  FALL       1
I__644/O                                       Odrv4                        373              5055   +INF  FALL       1
I__645/I                                       LocalMux                       0              5055   +INF  FALL       1
I__645/O                                       LocalMux                     309              5364   +INF  FALL       1
I__646/I                                       InMux                          0              5364   +INF  FALL       1
I__646/O                                       InMux                        218              5582   +INF  FALL       1
t0off_i7_LC_3_9_7/in1                          LogicCell40_SEQ_MODE_1000      0              5582   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i7_LC_3_9_7/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[8]
Path End         : t0on_i7_LC_3_7_4/in1
Capture Clock    : t0on_i7_LC_3_7_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3002
- Setup Time                                         -380
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3437
---------------------------------------   ---- 
End-of-path arrival time (ps)             3437
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[8]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_8_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_8_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_8_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_8_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__398/I                                       Odrv12                         0              1004   +INF  FALL       1
I__398/O                                       Odrv12                       541              1545   +INF  FALL       1
I__400/I                                       Span12Mux_v                    0              1545   +INF  FALL       1
I__400/O                                       Span12Mux_v                  541              2087   +INF  FALL       1
I__402/I                                       Sp12to4                        0              2087   +INF  FALL       1
I__402/O                                       Sp12to4                      450              2537   +INF  FALL       1
I__404/I                                       Span4Mux_v                     0              2537   +INF  FALL       1
I__404/O                                       Span4Mux_v                   373              2910   +INF  FALL       1
I__407/I                                       LocalMux                       0              2910   +INF  FALL       1
I__407/O                                       LocalMux                     309              3219   +INF  FALL       1
I__410/I                                       InMux                          0              3219   +INF  FALL       1
I__410/O                                       InMux                        218              3437   +INF  FALL       1
t0on_i7_LC_3_7_4/in1                           LogicCell40_SEQ_MODE_1000      0              3437   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i7_LC_3_7_4/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[7]
Path End         : t0off_i6_LC_6_9_1/in1
Capture Clock    : t0off_i6_LC_6_9_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2651
- Setup Time                                         -380
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4731
---------------------------------------   ---- 
End-of-path arrival time (ps)             4731
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[7]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_7_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_7_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_7_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_7_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__286/I                                       Odrv12                         0              1054   +INF  FALL       1
I__286/O                                       Odrv12                       541              1595   +INF  FALL       1
I__288/I                                       LocalMux                       0              1595   +INF  FALL       1
I__288/O                                       LocalMux                     309              1905   +INF  FALL       1
I__291/I                                       InMux                          0              1905   +INF  FALL       1
I__291/O                                       InMux                        218              2123   +INF  FALL       1
sub_34_inv_0_i7_1_lut_LC_1_6_5/in3             LogicCell40_SEQ_MODE_0000      0              2123   +INF  FALL       1
sub_34_inv_0_i7_1_lut_LC_1_6_5/lcout           LogicCell40_SEQ_MODE_0000    288              2411   +INF  FALL       1
I__173/I                                       Odrv4                          0              2411   +INF  FALL       1
I__173/O                                       Odrv4                        373              2784   +INF  FALL       1
I__174/I                                       LocalMux                       0              2784   +INF  FALL       1
I__174/O                                       LocalMux                     309              3093   +INF  FALL       1
I__175/I                                       InMux                          0              3093   +INF  FALL       1
I__175/O                                       InMux                        218              3311   +INF  FALL       1
I__176/I                                       CascadeMux                     0              3311   +INF  FALL       1
I__176/O                                       CascadeMux                     0              3311   +INF  FALL       1
sub_34_add_2_8_lut_LC_1_9_6/in2                LogicCell40_SEQ_MODE_0000      0              3311   +INF  FALL       1
sub_34_add_2_8_lut_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    352              3663   +INF  FALL       1
I__886/I                                       Odrv12                         0              3663   +INF  FALL       1
I__886/O                                       Odrv12                       541              4204   +INF  FALL       1
I__887/I                                       LocalMux                       0              4204   +INF  FALL       1
I__887/O                                       LocalMux                     309              4514   +INF  FALL       1
I__888/I                                       InMux                          0              4514   +INF  FALL       1
I__888/O                                       InMux                        218              4731   +INF  FALL       1
t0off_i6_LC_6_9_1/in1                          LogicCell40_SEQ_MODE_1000      0              4731   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i6_LC_6_9_1/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[7]
Path End         : t0on_i6_LC_2_6_5/in1
Capture Clock    : t0on_i6_LC_2_6_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2700
- Setup Time                                         -380
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2523
---------------------------------------   ---- 
End-of-path arrival time (ps)             2523
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[7]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_7_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_7_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_7_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_7_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__286/I                                       Odrv12                         0              1004   +INF  FALL       1
I__286/O                                       Odrv12                       541              1545   +INF  FALL       1
I__289/I                                       Sp12to4                        0              1545   +INF  FALL       1
I__289/O                                       Sp12to4                      450              1995   +INF  FALL       1
I__292/I                                       LocalMux                       0              1995   +INF  FALL       1
I__292/O                                       LocalMux                     309              2305   +INF  FALL       1
I__294/I                                       InMux                          0              2305   +INF  FALL       1
I__294/O                                       InMux                        218              2523   +INF  FALL       1
t0on_i6_LC_2_6_5/in1                           LogicCell40_SEQ_MODE_1000      0              2523   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__809/I                        LocalMux                       0              2060  RISE       1
I__809/O                        LocalMux                     330              2391  RISE       1
I__820/I                        ClkMux                         0              2391  RISE       1
I__820/O                        ClkMux                       309              2700  RISE       1
t0on_i6_LC_2_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[6]
Path End         : t0off_i5_LC_6_9_0/in0
Capture Clock    : t0off_i5_LC_6_9_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2651
- Setup Time                                         -401
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5378
---------------------------------------   ---- 
End-of-path arrival time (ps)             5378
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[6]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_6_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_6_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_6_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_6_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__209/I                                       Odrv4                          0              1054   +INF  FALL       1
I__209/O                                       Odrv4                        373              1427   +INF  FALL       1
I__210/I                                       Span4Mux_h                     0              1427   +INF  FALL       1
I__210/O                                       Span4Mux_h                   316              1743   +INF  FALL       1
I__211/I                                       Span4Mux_v                     0              1743   +INF  FALL       1
I__211/O                                       Span4Mux_v                   373              2116   +INF  FALL       1
I__212/I                                       LocalMux                       0              2116   +INF  FALL       1
I__212/O                                       LocalMux                     309              2425   +INF  FALL       1
I__214/I                                       InMux                          0              2425   +INF  FALL       1
I__214/O                                       InMux                        218              2643   +INF  FALL       1
sub_34_inv_0_i6_1_lut_LC_1_11_4/in0            LogicCell40_SEQ_MODE_0000      0              2643   +INF  FALL       1
sub_34_inv_0_i6_1_lut_LC_1_11_4/lcout          LogicCell40_SEQ_MODE_0000    387              3030   +INF  FALL       1
I__206/I                                       Odrv4                          0              3030   +INF  FALL       1
I__206/O                                       Odrv4                        373              3403   +INF  FALL       1
I__207/I                                       LocalMux                       0              3403   +INF  FALL       1
I__207/O                                       LocalMux                     309              3712   +INF  FALL       1
I__208/I                                       InMux                          0              3712   +INF  FALL       1
I__208/O                                       InMux                        218              3930   +INF  FALL       1
sub_34_add_2_7_lut_LC_1_9_5/in1                LogicCell40_SEQ_MODE_0000      0              3930   +INF  FALL       1
sub_34_add_2_7_lut_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    380              4310   +INF  FALL       1
I__900/I                                       Odrv12                         0              4310   +INF  FALL       1
I__900/O                                       Odrv12                       541              4851   +INF  FALL       1
I__901/I                                       LocalMux                       0              4851   +INF  FALL       1
I__901/O                                       LocalMux                     309              5160   +INF  FALL       1
I__902/I                                       InMux                          0              5160   +INF  FALL       1
I__902/O                                       InMux                        218              5378   +INF  FALL       1
t0off_i5_LC_6_9_0/in0                          LogicCell40_SEQ_MODE_1000      0              5378   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i5_LC_6_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[6]
Path End         : t0on_i5_LC_1_7_6/in0
Capture Clock    : t0on_i5_LC_1_7_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2700
- Setup Time                                         -401
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2966
---------------------------------------   ---- 
End-of-path arrival time (ps)             2966
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[6]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_6_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_6_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_6_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_6_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__209/I                                       Odrv4                          0              1004   +INF  FALL       1
I__209/O                                       Odrv4                        373              1377   +INF  FALL       1
I__210/I                                       Span4Mux_h                     0              1377   +INF  FALL       1
I__210/O                                       Span4Mux_h                   316              1693   +INF  FALL       1
I__211/I                                       Span4Mux_v                     0              1693   +INF  FALL       1
I__211/O                                       Span4Mux_v                   373              2066   +INF  FALL       1
I__213/I                                       Span4Mux_v                     0              2066   +INF  FALL       1
I__213/O                                       Span4Mux_v                   373              2438   +INF  FALL       1
I__216/I                                       LocalMux                       0              2438   +INF  FALL       1
I__216/O                                       LocalMux                     309              2748   +INF  FALL       1
I__218/I                                       InMux                          0              2748   +INF  FALL       1
I__218/O                                       InMux                        218              2966   +INF  FALL       1
t0on_i5_LC_1_7_6/in0                           LogicCell40_SEQ_MODE_1000      0              2966   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i5_LC_1_7_6/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[5]
Path End         : t0on_i4_LC_1_6_3/in0
Capture Clock    : t0on_i4_LC_1_6_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2700
- Setup Time                                         -401
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2123
---------------------------------------   ---- 
End-of-path arrival time (ps)             2123
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[5]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_5_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_5_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_5_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_5_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__178/I                                       Odrv12                         0              1054   +INF  FALL       1
I__178/O                                       Odrv12                       541              1595   +INF  FALL       1
I__179/I                                       LocalMux                       0              1595   +INF  FALL       1
I__179/O                                       LocalMux                     309              1905   +INF  FALL       1
I__181/I                                       InMux                          0              1905   +INF  FALL       1
I__181/O                                       InMux                        218              2123   +INF  FALL       1
t0on_i4_LC_1_6_3/in0                           LogicCell40_SEQ_MODE_1000      0              2123   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__808/I                        LocalMux                       0              2060  RISE       1
I__808/O                        LocalMux                     330              2391  RISE       1
I__819/I                        ClkMux                         0              2391  RISE       1
I__819/O                        ClkMux                       309              2700  RISE       1
t0on_i4_LC_1_6_3/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[5]
Path End         : t0off_i4_LC_3_10_4/in1
Capture Clock    : t0off_i4_LC_3_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -380
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5462
---------------------------------------   ---- 
End-of-path arrival time (ps)             5462
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[5]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_5_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_5_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_5_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_5_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__178/I                                       Odrv12                         0              1004   +INF  FALL       1
I__178/O                                       Odrv12                       541              1545   +INF  FALL       1
I__180/I                                       Sp12to4                        0              1545   +INF  FALL       1
I__180/O                                       Sp12to4                      450              1995   +INF  FALL       1
I__182/I                                       Span4Mux_v                     0              1995   +INF  FALL       1
I__182/O                                       Span4Mux_v                   373              2368   +INF  FALL       1
I__183/I                                       LocalMux                       0              2368   +INF  FALL       1
I__183/O                                       LocalMux                     309              2678   +INF  FALL       1
I__185/I                                       InMux                          0              2678   +INF  FALL       1
I__185/O                                       InMux                        218              2896   +INF  FALL       1
sub_34_inv_0_i5_1_lut_LC_1_8_1/in0             LogicCell40_SEQ_MODE_0000      0              2896   +INF  FALL       1
sub_34_inv_0_i5_1_lut_LC_1_8_1/lcout           LogicCell40_SEQ_MODE_0000    387              3282   +INF  FALL       1
I__201/I                                       LocalMux                       0              3282   +INF  FALL       1
I__201/O                                       LocalMux                     309              3592   +INF  FALL       1
I__202/I                                       InMux                          0              3592   +INF  FALL       1
I__202/O                                       InMux                        218              3810   +INF  FALL       1
sub_34_add_2_6_lut_LC_1_9_4/in1                LogicCell40_SEQ_MODE_0000      0              3810   +INF  FALL       1
sub_34_add_2_6_lut_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    380              4189   +INF  FALL       1
I__623/I                                       Odrv4                          0              4189   +INF  FALL       1
I__623/O                                       Odrv4                        373              4562   +INF  FALL       1
I__624/I                                       Span4Mux_v                     0              4562   +INF  FALL       1
I__624/O                                       Span4Mux_v                   373              4935   +INF  FALL       1
I__625/I                                       LocalMux                       0              4935   +INF  FALL       1
I__625/O                                       LocalMux                     309              5244   +INF  FALL       1
I__626/I                                       InMux                          0              5244   +INF  FALL       1
I__626/O                                       InMux                        218              5462   +INF  FALL       1
t0off_i4_LC_3_10_4/in1                         LogicCell40_SEQ_MODE_1000      0              5462   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i4_LC_3_10_4/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[4]
Path End         : t0on_i3_LC_1_7_7/in1
Capture Clock    : t0on_i3_LC_1_7_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2700
- Setup Time                                         -380
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3016
---------------------------------------   ---- 
End-of-path arrival time (ps)             3016
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[4]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_4_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_4_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_4_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_4_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__189/I                                       Odrv4                          0              1054   +INF  FALL       1
I__189/O                                       Odrv4                        373              1427   +INF  FALL       1
I__190/I                                       Span4Mux_v                     0              1427   +INF  FALL       1
I__190/O                                       Span4Mux_v                   373              1799   +INF  FALL       1
I__191/I                                       Span4Mux_h                     0              1799   +INF  FALL       1
I__191/O                                       Span4Mux_h                   316              2116   +INF  FALL       1
I__192/I                                       Span4Mux_v                     0              2116   +INF  FALL       1
I__192/O                                       Span4Mux_v                   373              2488   +INF  FALL       1
I__193/I                                       LocalMux                       0              2488   +INF  FALL       1
I__193/O                                       LocalMux                     309              2798   +INF  FALL       1
I__196/I                                       InMux                          0              2798   +INF  FALL       1
I__196/O                                       InMux                        218              3016   +INF  FALL       1
t0on_i3_LC_1_7_7/in1                           LogicCell40_SEQ_MODE_1000      0              3016   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i3_LC_1_7_7/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[4]
Path End         : t0off_i3_LC_3_9_0/in0
Capture Clock    : t0off_i3_LC_3_9_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -401
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5328
---------------------------------------   ---- 
End-of-path arrival time (ps)             5328
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[4]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_4_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_4_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_4_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_4_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__189/I                                       Odrv4                          0              1004   +INF  FALL       1
I__189/O                                       Odrv4                        373              1377   +INF  FALL       1
I__190/I                                       Span4Mux_v                     0              1377   +INF  FALL       1
I__190/O                                       Span4Mux_v                   373              1749   +INF  FALL       1
I__191/I                                       Span4Mux_h                     0              1749   +INF  FALL       1
I__191/O                                       Span4Mux_h                   316              2066   +INF  FALL       1
I__192/I                                       Span4Mux_v                     0              2066   +INF  FALL       1
I__192/O                                       Span4Mux_v                   373              2438   +INF  FALL       1
I__194/I                                       LocalMux                       0              2438   +INF  FALL       1
I__194/O                                       LocalMux                     309              2748   +INF  FALL       1
I__197/I                                       InMux                          0              2748   +INF  FALL       1
I__197/O                                       InMux                        218              2966   +INF  FALL       1
sub_34_inv_0_i4_1_lut_LC_1_8_4/in0             LogicCell40_SEQ_MODE_0000      0              2966   +INF  FALL       1
sub_34_inv_0_i4_1_lut_LC_1_8_4/lcout           LogicCell40_SEQ_MODE_0000    387              3353   +INF  FALL       1
I__204/I                                       LocalMux                       0              3353   +INF  FALL       1
I__204/O                                       LocalMux                     309              3662   +INF  FALL       1
I__205/I                                       InMux                          0              3662   +INF  FALL       1
I__205/O                                       InMux                        218              3880   +INF  FALL       1
sub_34_add_2_5_lut_LC_1_9_3/in1                LogicCell40_SEQ_MODE_0000      0              3880   +INF  FALL       1
sub_34_add_2_5_lut_LC_1_9_3/lcout              LogicCell40_SEQ_MODE_0000    380              4260   +INF  FALL       1
I__556/I                                       Odrv12                         0              4260   +INF  FALL       1
I__556/O                                       Odrv12                       541              4801   +INF  FALL       1
I__557/I                                       LocalMux                       0              4801   +INF  FALL       1
I__557/O                                       LocalMux                     309              5110   +INF  FALL       1
I__558/I                                       InMux                          0              5110   +INF  FALL       1
I__558/O                                       InMux                        218              5328   +INF  FALL       1
t0off_i3_LC_3_9_0/in0                          LogicCell40_SEQ_MODE_1000      0              5328   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i3_LC_3_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[3]
Path End         : t0off_i2_LC_3_9_2/in0
Capture Clock    : t0off_i2_LC_3_9_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -401
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5041
---------------------------------------   ---- 
End-of-path arrival time (ps)             5041
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[3]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_3_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_3_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_3_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_3_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__437/I                                       Odrv12                         0              1054   +INF  FALL       1
I__437/O                                       Odrv12                       541              1595   +INF  FALL       1
I__438/I                                       Sp12to4                        0              1595   +INF  FALL       1
I__438/O                                       Sp12to4                      450              2045   +INF  FALL       1
I__440/I                                       Span4Mux_v                     0              2045   +INF  FALL       1
I__440/O                                       Span4Mux_v                   373              2418   +INF  FALL       1
I__442/I                                       LocalMux                       0              2418   +INF  FALL       1
I__442/O                                       LocalMux                     309              2728   +INF  FALL       1
I__445/I                                       InMux                          0              2728   +INF  FALL       1
I__445/O                                       InMux                        218              2946   +INF  FALL       1
sub_34_inv_0_i3_1_lut_LC_1_8_7/in3             LogicCell40_SEQ_MODE_0000      0              2946   +INF  FALL       1
sub_34_inv_0_i3_1_lut_LC_1_8_7/lcout           LogicCell40_SEQ_MODE_0000    288              3234   +INF  FALL       1
I__139/I                                       LocalMux                       0              3234   +INF  FALL       1
I__139/O                                       LocalMux                     309              3543   +INF  FALL       1
I__140/I                                       InMux                          0              3543   +INF  FALL       1
I__140/O                                       InMux                        218              3761   +INF  FALL       1
sub_34_add_2_4_lut_LC_1_9_2/in1                LogicCell40_SEQ_MODE_0000      0              3761   +INF  FALL       1
sub_34_add_2_4_lut_LC_1_9_2/lcout              LogicCell40_SEQ_MODE_0000    380              4141   +INF  FALL       1
I__545/I                                       Odrv4                          0              4141   +INF  FALL       1
I__545/O                                       Odrv4                        373              4514   +INF  FALL       1
I__546/I                                       LocalMux                       0              4514   +INF  FALL       1
I__546/O                                       LocalMux                     309              4823   +INF  FALL       1
I__547/I                                       InMux                          0              4823   +INF  FALL       1
I__547/O                                       InMux                        218              5041   +INF  FALL       1
t0off_i2_LC_3_9_2/in0                          LogicCell40_SEQ_MODE_1000      0              5041   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i2_LC_3_9_2/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[3]
Path End         : t0on_i2_LC_3_7_2/in1
Capture Clock    : t0on_i2_LC_3_7_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3002
- Setup Time                                         -380
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3064
---------------------------------------   ---- 
End-of-path arrival time (ps)             3064
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[3]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_3_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_3_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_3_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_3_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__437/I                                       Odrv12                         0              1004   +INF  FALL       1
I__437/O                                       Odrv12                       541              1545   +INF  FALL       1
I__439/I                                       Span12Mux_v                    0              1545   +INF  FALL       1
I__439/O                                       Span12Mux_v                  541              2087   +INF  FALL       1
I__441/I                                       Sp12to4                        0              2087   +INF  FALL       1
I__441/O                                       Sp12to4                      450              2537   +INF  FALL       1
I__444/I                                       LocalMux                       0              2537   +INF  FALL       1
I__444/O                                       LocalMux                     309              2846   +INF  FALL       1
I__447/I                                       InMux                          0              2846   +INF  FALL       1
I__447/O                                       InMux                        218              3064   +INF  FALL       1
t0on_i2_LC_3_7_2/in1                           LogicCell40_SEQ_MODE_1000      0              3064   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[2]
Path End         : t0on_i1_LC_2_6_6/in0
Capture Clock    : t0on_i1_LC_2_6_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2700
- Setup Time                                         -401
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2664
---------------------------------------   ---- 
End-of-path arrival time (ps)             2664
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[2]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_2_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_2_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_2_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_2_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__275/I                                       Odrv12                         0              1054   +INF  FALL       1
I__275/O                                       Odrv12                       541              1595   +INF  FALL       1
I__276/I                                       Span12Mux_v                    0              1595   +INF  FALL       1
I__276/O                                       Span12Mux_v                  541              2137   +INF  FALL       1
I__277/I                                       LocalMux                       0              2137   +INF  FALL       1
I__277/O                                       LocalMux                     309              2446   +INF  FALL       1
I__280/I                                       InMux                          0              2446   +INF  FALL       1
I__280/O                                       InMux                        218              2664   +INF  FALL       1
t0on_i1_LC_2_6_6/in0                           LogicCell40_SEQ_MODE_1000      0              2664   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__809/I                        LocalMux                       0              2060  RISE       1
I__809/O                        LocalMux                     330              2391  RISE       1
I__820/I                        ClkMux                         0              2391  RISE       1
I__820/O                        ClkMux                       309              2700  RISE       1
t0on_i1_LC_2_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[2]
Path End         : t0off_i1_LC_3_10_5/in0
Capture Clock    : t0off_i1_LC_3_10_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -401
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5631
---------------------------------------   ---- 
End-of-path arrival time (ps)             5631
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[2]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_2_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_2_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_2_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_2_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__275/I                                       Odrv12                         0              1004   +INF  FALL       1
I__275/O                                       Odrv12                       541              1545   +INF  FALL       1
I__276/I                                       Span12Mux_v                    0              1545   +INF  FALL       1
I__276/O                                       Span12Mux_v                  541              2087   +INF  FALL       1
I__278/I                                       Sp12to4                        0              2087   +INF  FALL       1
I__278/O                                       Sp12to4                      450              2537   +INF  FALL       1
I__281/I                                       LocalMux                       0              2537   +INF  FALL       1
I__281/O                                       LocalMux                     309              2846   +INF  FALL       1
I__283/I                                       InMux                          0              2846   +INF  FALL       1
I__283/O                                       InMux                        218              3064   +INF  FALL       1
sub_34_inv_0_i2_1_lut_LC_1_8_0/in0             LogicCell40_SEQ_MODE_0000      0              3064   +INF  FALL       1
sub_34_inv_0_i2_1_lut_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_0000    387              3451   +INF  FALL       1
I__142/I                                       LocalMux                       0              3451   +INF  FALL       1
I__142/O                                       LocalMux                     309              3760   +INF  FALL       1
I__143/I                                       InMux                          0              3760   +INF  FALL       1
I__143/O                                       InMux                        218              3978   +INF  FALL       1
sub_34_add_2_3_lut_LC_1_9_1/in1                LogicCell40_SEQ_MODE_0000      0              3978   +INF  FALL       1
sub_34_add_2_3_lut_LC_1_9_1/lcout              LogicCell40_SEQ_MODE_0000    380              4358   +INF  FALL       1
I__617/I                                       Odrv4                          0              4358   +INF  FALL       1
I__617/O                                       Odrv4                        373              4731   +INF  FALL       1
I__618/I                                       Span4Mux_v                     0              4731   +INF  FALL       1
I__618/O                                       Span4Mux_v                   373              5103   +INF  FALL       1
I__619/I                                       LocalMux                       0              5103   +INF  FALL       1
I__619/O                                       LocalMux                     309              5413   +INF  FALL       1
I__620/I                                       InMux                          0              5413   +INF  FALL       1
I__620/O                                       InMux                        218              5631   +INF  FALL       1
t0off_i1_LC_3_10_5/in0                         LogicCell40_SEQ_MODE_1000      0              5631   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i1_LC_3_10_5/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[1]
Path End         : t0off_i0_LC_3_10_7/in0
Capture Clock    : t0off_i0_LC_3_10_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -401
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5428
---------------------------------------   ---- 
End-of-path arrival time (ps)             5428
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[1]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_1_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__301/I                                       Odrv4                          0              1054   +INF  FALL       1
I__301/O                                       Odrv4                        373              1427   +INF  FALL       1
I__302/I                                       Span4Mux_h                     0              1427   +INF  FALL       1
I__302/O                                       Span4Mux_h                   316              1743   +INF  FALL       1
I__304/I                                       Span4Mux_v                     0              1743   +INF  FALL       1
I__304/O                                       Span4Mux_v                   373              2116   +INF  FALL       1
I__306/I                                       LocalMux                       0              2116   +INF  FALL       1
I__306/O                                       LocalMux                     309              2425   +INF  FALL       1
I__309/I                                       InMux                          0              2425   +INF  FALL       1
I__309/O                                       InMux                        218              2643   +INF  FALL       1
sub_34_inv_0_i1_1_lut_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              2643   +INF  FALL       1
sub_34_inv_0_i1_1_lut_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              2931   +INF  FALL       1
I__298/I                                       Odrv4                          0              2931   +INF  FALL       1
I__298/O                                       Odrv4                        373              3304   +INF  FALL       1
I__299/I                                       LocalMux                       0              3304   +INF  FALL       1
I__299/O                                       LocalMux                     309              3613   +INF  FALL       1
I__300/I                                       InMux                          0              3613   +INF  FALL       1
I__300/O                                       InMux                        218              3831   +INF  FALL       1
sub_34_add_2_2_lut_LC_1_9_0/in1                LogicCell40_SEQ_MODE_0000      0              3831   +INF  FALL       1
sub_34_add_2_2_lut_LC_1_9_0/lcout              LogicCell40_SEQ_MODE_0000    380              4211   +INF  FALL       1
I__611/I                                       Odrv4                          0              4211   +INF  FALL       1
I__611/O                                       Odrv4                        373              4584   +INF  FALL       1
I__612/I                                       Span4Mux_h                     0              4584   +INF  FALL       1
I__612/O                                       Span4Mux_h                   316              4900   +INF  FALL       1
I__613/I                                       LocalMux                       0              4900   +INF  FALL       1
I__613/O                                       LocalMux                     309              5210   +INF  FALL       1
I__614/I                                       InMux                          0              5210   +INF  FALL       1
I__614/O                                       InMux                        218              5428   +INF  FALL       1
t0off_i0_LC_3_10_7/in0                         LogicCell40_SEQ_MODE_1000      0              5428   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i0_LC_3_10_7/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[1]
Path End         : t0on_i0_LC_1_7_0/in0
Capture Clock    : t0on_i0_LC_1_7_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2700
- Setup Time                                         -401
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2966
---------------------------------------   ---- 
End-of-path arrival time (ps)             2966
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[1]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_1_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__301/I                                       Odrv4                          0              1004   +INF  FALL       1
I__301/O                                       Odrv4                        373              1377   +INF  FALL       1
I__303/I                                       Span4Mux_h                     0              1377   +INF  FALL       1
I__303/O                                       Span4Mux_h                   316              1693   +INF  FALL       1
I__305/I                                       Span4Mux_v                     0              1693   +INF  FALL       1
I__305/O                                       Span4Mux_v                   373              2066   +INF  FALL       1
I__308/I                                       Span4Mux_v                     0              2066   +INF  FALL       1
I__308/O                                       Span4Mux_v                   373              2438   +INF  FALL       1
I__311/I                                       LocalMux                       0              2438   +INF  FALL       1
I__311/O                                       LocalMux                     309              2748   +INF  FALL       1
I__313/I                                       InMux                          0              2748   +INF  FALL       1
I__313/O                                       InMux                        218              2966   +INF  FALL       1
t0on_i0_LC_1_7_0/in0                           LogicCell40_SEQ_MODE_1000      0              2966   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i0_LC_1_7_0/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t_clk_24_LC_1_11_1/lcout
Path End         : OCLK
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          1997
+ Clock To Q                                        541
+ Data Path Delay                                  5876
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8414
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__789/I                        LocalMux                       0              1357  RISE       1
I__789/O                        LocalMux                     330              1688  RISE       1
I__797/I                        ClkMux                         0              1688  RISE       1
I__797/O                        ClkMux                       309              1997  RISE       1
t_clk_24_LC_1_11_1/clk          LogicCell40_SEQ_MODE_1000      0              1997  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t_clk_24_LC_1_11_1/lcout                  LogicCell40_SEQ_MODE_1000    541              2538   +INF  RISE       1
I__222/I                                  Odrv12                         0              2538   +INF  RISE       1
I__222/O                                  Odrv12                       492              3031   +INF  RISE       1
I__223/I                                  Span12Mux_s4_h                 0              3031   +INF  RISE       1
I__223/O                                  Span12Mux_s4_h               197              3227   +INF  RISE       1
I__224/I                                  LocalMux                       0              3227   +INF  RISE       1
I__224/O                                  LocalMux                     330              3558   +INF  RISE       1
I__225/I                                  IoInMux                        0              3558   +INF  RISE       1
I__225/O                                  IoInMux                      260              3818   +INF  RISE       1
ipInertedIOPad_OCLK_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3818   +INF  RISE       1
ipInertedIOPad_OCLK_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              6061   +INF  FALL       1
ipInertedIOPad_OCLK_iopad/DIN             IO_PAD                         0              6061   +INF  FALL       1
ipInertedIOPad_OCLK_iopad/PACKAGEPIN:out  IO_PAD                      2353              8414   +INF  FALL       1
OCLK                                      vdc_gen_clk                    0              8414   +INF  FALL       1


++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[15]
Path End         : t0off_i15_LC_1_10_7/in0
Capture Clock    : t0off_i15_LC_1_10_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2348
- Setup Time                                         -401
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2946
---------------------------------------   ---- 
End-of-path arrival time (ps)             2946
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[15]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__591/I                                        Odrv12                         0              1054   +INF  FALL       1
I__591/O                                        Odrv12                       541              1595   +INF  FALL       1
I__593/I                                        Sp12to4                        0              1595   +INF  FALL       1
I__593/O                                        Sp12to4                      450              2045   +INF  FALL       1
I__596/I                                        Span4Mux_v                     0              2045   +INF  FALL       1
I__596/O                                        Span4Mux_v                   373              2418   +INF  FALL       1
I__598/I                                        LocalMux                       0              2418   +INF  FALL       1
I__598/O                                        LocalMux                     309              2728   +INF  FALL       1
I__600/I                                        InMux                          0              2728   +INF  FALL       1
I__600/O                                        InMux                        218              2946   +INF  FALL       1
t0off_i15_LC_1_10_7/in0                         LogicCell40_SEQ_MODE_1000      0              2946   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__798/I                        LocalMux                       0              1709  RISE       1
I__798/O                        LocalMux                     330              2039  RISE       1
I__807/I                        ClkMux                         0              2039  RISE       1
I__807/O                        ClkMux                       309              2348  RISE       1
t0off_i15_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[15]
Path End         : t0on_i14_LC_3_8_3/in1
Capture Clock    : t0on_i14_LC_3_8_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    +INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                         -380
-------------------------------------------------   ----- 
End-of-path required time (ps)                       +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2946
---------------------------------------   ---- 
End-of-path arrival time (ps)             2946
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[15]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__591/I                                        Odrv12                         0              1054   +INF  FALL       1
I__591/O                                        Odrv12                       541              1595   +INF  FALL       1
I__594/I                                        Sp12to4                        0              1595   +INF  FALL       1
I__594/O                                        Sp12to4                      450              2045   +INF  FALL       1
I__597/I                                        Span4Mux_v                     0              2045   +INF  FALL       1
I__597/O                                        Span4Mux_v                   373              2418   +INF  FALL       1
I__599/I                                        LocalMux                       0              2418   +INF  FALL       1
I__599/O                                        LocalMux                     309              2728   +INF  FALL       1
I__601/I                                        InMux                          0              2728   +INF  FALL       1
I__601/O                                        InMux                        218              2946   +INF  FALL       1
t0on_i14_LC_3_8_3/in1                           LogicCell40_SEQ_MODE_1000      0              2946   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i14_LC_3_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : div_state_i1_LC_5_7_0/in1
Capture Clock    : div_state_i1_LC_5_7_0/clk
Hold Constraint  : 0p
Path slack       : 718p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3002
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3002

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                   528
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3720
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__681/I                     LocalMux                       0              3192    717  FALL       1
I__681/O                     LocalMux                     309              3502    717  FALL       1
I__688/I                     InMux                          0              3502    717  FALL       1
I__688/O                     InMux                        218              3720    717  FALL       1
div_state_i1_LC_5_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3720    717  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : div_state_i1_LC_5_7_0/in3
Capture Clock    : div_state_i1_LC_5_7_0/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3002
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3002

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                   527
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4071
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__840/I                     LocalMux                       0              3544   1069  FALL       1
I__840/O                     LocalMux                     309              3853   1069  FALL       1
I__849/I                     InMux                          0              3853   1069  FALL       1
I__849/O                     InMux                        218              4071   1069  FALL       1
div_state_i1_LC_5_7_0/in3    LogicCell40_SEQ_MODE_1000      0              4071   1069  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i15_LC_2_8_7/lcout
Path End         : t0on_i15_LC_2_8_7/in0
Capture Clock    : t0on_i15_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2700
+ Clock To Q                                        541
+ Data Path Delay                                   528
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3769
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__811/I                        LocalMux                       0              2060  RISE       1
I__811/O                        LocalMux                     330              2391  RISE       1
I__822/I                        ClkMux                         0              2391  RISE       1
I__822/O                        ClkMux                       309              2700  RISE       1
t0on_i15_LC_2_8_7/clk           LogicCell40_SEQ_MODE_1000      0              2700  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i15_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_1000    541              3241   1069  FALL       2
I__386/I                 LocalMux                       0              3241   1069  FALL       1
I__386/O                 LocalMux                     309              3551   1069  FALL       1
I__388/I                 InMux                          0              3551   1069  FALL       1
I__388/O                 InMux                        218              3769   1069  FALL       1
t0on_i15_LC_2_8_7/in0    LogicCell40_SEQ_MODE_1000      0              3769   1069  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__811/I                        LocalMux                       0              2060  RISE       1
I__811/O                        LocalMux                     330              2391  RISE       1
I__822/I                        ClkMux                         0              2391  RISE       1
I__822/O                        ClkMux                       309              2700  RISE       1
t0on_i15_LC_2_8_7/clk           LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : div_state_i0_LC_5_8_3/in2
Capture Clock    : div_state_i0_LC_5_8_3/clk
Hold Constraint  : 0p
Path slack       : 1069p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2651
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2651

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                   528
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      3720
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__679/I                     LocalMux                       0              3192   1069  FALL       1
I__679/O                     LocalMux                     309              3502   1069  FALL       1
I__686/I                     InMux                          0              3502   1069  FALL       1
I__686/O                     InMux                        218              3720   1069  FALL       1
I__692/I                     CascadeMux                     0              3720   1069  FALL       1
I__692/O                     CascadeMux                     0              3720   1069  FALL       1
div_state_i0_LC_5_8_3/in2    LogicCell40_SEQ_MODE_1000      0              3720   1069  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i10_LC_3_7_1/in1
Capture Clock    : t0on_i10_LC_3_7_1/clk
Hold Constraint  : 0p
Path slack       : 1407p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3002
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3002

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1217
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4409
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__683/I                     Odrv4                          0              3192   1406  FALL       1
I__683/O                     Odrv4                        373              3565   1406  FALL       1
I__691/I                     Span4Mux_h                     0              3565   1406  FALL       1
I__691/O                     Span4Mux_h                   316              3881   1406  FALL       1
I__697/I                     LocalMux                       0              3881   1406  FALL       1
I__697/O                     LocalMux                     309              4191   1406  FALL       1
I__702/I                     InMux                          0              4191   1406  FALL       1
I__702/O                     InMux                        218              4409   1406  FALL       1
t0on_i10_LC_3_7_1/in1        LogicCell40_SEQ_MODE_1000      0              4409   1406  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i10_LC_3_7_1/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i12_LC_3_7_3/in1
Capture Clock    : t0on_i12_LC_3_7_3/clk
Hold Constraint  : 0p
Path slack       : 1407p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3002
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3002

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1217
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4409
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__683/I                     Odrv4                          0              3192   1406  FALL       1
I__683/O                     Odrv4                        373              3565   1406  FALL       1
I__691/I                     Span4Mux_h                     0              3565   1406  FALL       1
I__691/O                     Span4Mux_h                   316              3881   1406  FALL       1
I__697/I                     LocalMux                       0              3881   1406  FALL       1
I__697/O                     LocalMux                     309              4191   1406  FALL       1
I__703/I                     InMux                          0              4191   1406  FALL       1
I__703/O                     InMux                        218              4409   1406  FALL       1
t0on_i12_LC_3_7_3/in1        LogicCell40_SEQ_MODE_1000      0              4409   1406  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i12_LC_3_7_3/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i2_LC_3_7_2/in0
Capture Clock    : t0on_i2_LC_3_7_2/clk
Hold Constraint  : 0p
Path slack       : 1407p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3002
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3002

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1217
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4409
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__683/I                     Odrv4                          0              3192   1406  FALL       1
I__683/O                     Odrv4                        373              3565   1406  FALL       1
I__691/I                     Span4Mux_h                     0              3565   1406  FALL       1
I__691/O                     Span4Mux_h                   316              3881   1406  FALL       1
I__697/I                     LocalMux                       0              3881   1406  FALL       1
I__697/O                     LocalMux                     309              4191   1406  FALL       1
I__704/I                     InMux                          0              4191   1406  FALL       1
I__704/O                     InMux                        218              4409   1406  FALL       1
t0on_i2_LC_3_7_2/in0         LogicCell40_SEQ_MODE_1000      0              4409   1406  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i7_LC_3_7_4/in0
Capture Clock    : t0on_i7_LC_3_7_4/clk
Hold Constraint  : 0p
Path slack       : 1407p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3002
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3002

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1217
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4409
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__683/I                     Odrv4                          0              3192   1406  FALL       1
I__683/O                     Odrv4                        373              3565   1406  FALL       1
I__691/I                     Span4Mux_h                     0              3565   1406  FALL       1
I__691/O                     Span4Mux_h                   316              3881   1406  FALL       1
I__697/I                     LocalMux                       0              3881   1406  FALL       1
I__697/O                     LocalMux                     309              4191   1406  FALL       1
I__705/I                     InMux                          0              4191   1406  FALL       1
I__705/O                     InMux                        218              4409   1406  FALL       1
t0on_i7_LC_3_7_4/in0         LogicCell40_SEQ_MODE_1000      0              4409   1406  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i7_LC_3_7_4/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : div_state_i0_LC_5_8_3/in0
Capture Clock    : div_state_i0_LC_5_8_3/clk
Hold Constraint  : 0p
Path slack       : 1420p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2651
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2651

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                   527
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4071
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__838/I                     LocalMux                       0              3544   1420  FALL       1
I__838/O                     LocalMux                     309              3853   1420  FALL       1
I__847/I                     InMux                          0              3853   1420  FALL       1
I__847/O                     InMux                        218              4071   1420  FALL       1
div_state_i0_LC_5_8_3/in0    LogicCell40_SEQ_MODE_1000      0              4071   1420  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i14_LC_3_8_3/lcout
Path End         : t0on_i15_LC_2_8_7/in3
Capture Clock    : t0on_i15_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 1449p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                   992
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4149
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i14_LC_3_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i14_LC_3_8_3/lcout          LogicCell40_SEQ_MODE_1000    541              3157   1448  FALL       2
I__586/I                         LocalMux                       0              3157   1448  FALL       1
I__586/O                         LocalMux                     309              3466   1448  FALL       1
I__588/I                         InMux                          0              3466   1448  FALL       1
I__588/O                         InMux                        218              3684   1448  FALL       1
add_32_16_lut_LC_2_8_6/in1       LogicCell40_SEQ_MODE_0000      0              3684   1448  FALL       1
add_32_16_lut_LC_2_8_6/carryout  LogicCell40_SEQ_MODE_0000    246              3931   1448  FALL       1
I__356/I                         InMux                          0              3931   1448  FALL       1
I__356/O                         InMux                        218              4149   1448  FALL       1
t0on_i15_LC_2_8_7/in3            LogicCell40_SEQ_MODE_1000      0              4149   1448  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__811/I                        LocalMux                       0              2060  RISE       1
I__811/O                        LocalMux                     330              2391  RISE       1
I__822/I                        ClkMux                         0              2391  RISE       1
I__822/O                        ClkMux                       309              2700  RISE       1
t0on_i15_LC_2_8_7/clk           LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i11_LC_3_8_1/in2
Capture Clock    : t0on_i11_LC_3_8_1/clk
Hold Constraint  : 0p
Path slack       : 1645p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1069
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4261
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__682/I                     Odrv12                         0              3192   1645  FALL       1
I__682/O                     Odrv12                       541              3734   1645  FALL       1
I__689/I                     LocalMux                       0              3734   1645  FALL       1
I__689/O                     LocalMux                     309              4043   1645  FALL       1
I__693/I                     InMux                          0              4043   1645  FALL       1
I__693/O                     InMux                        218              4261   1645  FALL       1
I__699/I                     CascadeMux                     0              4261   1645  FALL       1
I__699/O                     CascadeMux                     0              4261   1645  FALL       1
t0on_i11_LC_3_8_1/in2        LogicCell40_SEQ_MODE_1000      0              4261   1645  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i11_LC_3_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i14_LC_3_8_3/in0
Capture Clock    : t0on_i14_LC_3_8_3/clk
Hold Constraint  : 0p
Path slack       : 1645p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1069
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4261
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__682/I                     Odrv12                         0              3192   1645  FALL       1
I__682/O                     Odrv12                       541              3734   1645  FALL       1
I__689/I                     LocalMux                       0              3734   1645  FALL       1
I__689/O                     LocalMux                     309              4043   1645  FALL       1
I__694/I                     InMux                          0              4043   1645  FALL       1
I__694/O                     InMux                        218              4261   1645  FALL       1
t0on_i14_LC_3_8_3/in0        LogicCell40_SEQ_MODE_1000      0              4261   1645  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i14_LC_3_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i9_LC_3_8_2/in3
Capture Clock    : t0on_i9_LC_3_8_2/clk
Hold Constraint  : 0p
Path slack       : 1645p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1069
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4261
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__682/I                     Odrv12                         0              3192   1645  FALL       1
I__682/O                     Odrv12                       541              3734   1645  FALL       1
I__689/I                     LocalMux                       0              3734   1645  FALL       1
I__689/O                     LocalMux                     309              4043   1645  FALL       1
I__695/I                     InMux                          0              4043   1645  FALL       1
I__695/O                     InMux                        218              4261   1645  FALL       1
t0on_i9_LC_3_8_2/in3         LogicCell40_SEQ_MODE_1000      0              4261   1645  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i9_LC_3_8_2/clk            LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i0_LC_1_7_0/in1
Capture Clock    : t0on_i0_LC_1_7_0/clk
Hold Constraint  : 0p
Path slack       : 1709p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1217
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4409
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__683/I                     Odrv4                          0              3192   1406  FALL       1
I__683/O                     Odrv4                        373              3565   1406  FALL       1
I__691/I                     Span4Mux_h                     0              3565   1406  FALL       1
I__691/O                     Span4Mux_h                   316              3881   1406  FALL       1
I__698/I                     LocalMux                       0              3881   1709  FALL       1
I__698/O                     LocalMux                     309              4191   1709  FALL       1
I__706/I                     InMux                          0              4191   1709  FALL       1
I__706/O                     InMux                        218              4409   1709  FALL       1
t0on_i0_LC_1_7_0/in1         LogicCell40_SEQ_MODE_1000      0              4409   1709  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i0_LC_1_7_0/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i13_LC_1_7_5/in0
Capture Clock    : t0on_i13_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 1709p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1217
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4409
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__683/I                     Odrv4                          0              3192   1406  FALL       1
I__683/O                     Odrv4                        373              3565   1406  FALL       1
I__691/I                     Span4Mux_h                     0              3565   1406  FALL       1
I__691/O                     Span4Mux_h                   316              3881   1406  FALL       1
I__698/I                     LocalMux                       0              3881   1709  FALL       1
I__698/O                     LocalMux                     309              4191   1709  FALL       1
I__707/I                     InMux                          0              4191   1709  FALL       1
I__707/O                     InMux                        218              4409   1709  FALL       1
t0on_i13_LC_1_7_5/in0        LogicCell40_SEQ_MODE_1000      0              4409   1709  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i13_LC_1_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i3_LC_1_7_7/in0
Capture Clock    : t0on_i3_LC_1_7_7/clk
Hold Constraint  : 0p
Path slack       : 1709p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1217
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4409
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__683/I                     Odrv4                          0              3192   1406  FALL       1
I__683/O                     Odrv4                        373              3565   1406  FALL       1
I__691/I                     Span4Mux_h                     0              3565   1406  FALL       1
I__691/O                     Span4Mux_h                   316              3881   1406  FALL       1
I__698/I                     LocalMux                       0              3881   1709  FALL       1
I__698/O                     LocalMux                     309              4191   1709  FALL       1
I__708/I                     InMux                          0              4191   1709  FALL       1
I__708/O                     InMux                        218              4409   1709  FALL       1
t0on_i3_LC_1_7_7/in0         LogicCell40_SEQ_MODE_1000      0              4409   1709  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i3_LC_1_7_7/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i5_LC_1_7_6/in1
Capture Clock    : t0on_i5_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 1709p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1217
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4409
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__683/I                     Odrv4                          0              3192   1406  FALL       1
I__683/O                     Odrv4                        373              3565   1406  FALL       1
I__691/I                     Span4Mux_h                     0              3565   1406  FALL       1
I__691/O                     Span4Mux_h                   316              3881   1406  FALL       1
I__698/I                     LocalMux                       0              3881   1709  FALL       1
I__698/O                     LocalMux                     309              4191   1709  FALL       1
I__709/I                     InMux                          0              4191   1709  FALL       1
I__709/O                     InMux                        218              4409   1709  FALL       1
t0on_i5_LC_1_7_6/in1         LogicCell40_SEQ_MODE_1000      0              4409   1709  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i5_LC_1_7_6/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i8_LC_1_7_1/in0
Capture Clock    : t0on_i8_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 1709p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1217
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4409
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__683/I                     Odrv4                          0              3192   1406  FALL       1
I__683/O                     Odrv4                        373              3565   1406  FALL       1
I__691/I                     Span4Mux_h                     0              3565   1406  FALL       1
I__691/O                     Span4Mux_h                   316              3881   1406  FALL       1
I__698/I                     LocalMux                       0              3881   1709  FALL       1
I__698/O                     LocalMux                     309              4191   1709  FALL       1
I__710/I                     InMux                          0              4191   1709  FALL       1
I__710/O                     InMux                        218              4409   1709  FALL       1
t0on_i8_LC_1_7_1/in0         LogicCell40_SEQ_MODE_1000      0              4409   1709  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i8_LC_1_7_1/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i5_LC_6_9_0/in1
Capture Clock    : t0off_i5_LC_6_9_0/clk
Hold Constraint  : 0p
Path slack       : 1793p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2651
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2651

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                   900
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__841/I                     Odrv4                          0              3544   1793  FALL       1
I__841/O                     Odrv4                        373              3916   1793  FALL       1
I__850/I                     LocalMux                       0              3916   1793  FALL       1
I__850/O                     LocalMux                     309              4226   1793  FALL       1
I__855/I                     InMux                          0              4226   1793  FALL       1
I__855/O                     InMux                        218              4444   1793  FALL       1
t0off_i5_LC_6_9_0/in1        LogicCell40_SEQ_MODE_1000      0              4444   1793  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i5_LC_6_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i6_LC_6_9_1/in0
Capture Clock    : t0off_i6_LC_6_9_1/clk
Hold Constraint  : 0p
Path slack       : 1793p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2651
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2651

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                   900
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4444
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__841/I                     Odrv4                          0              3544   1793  FALL       1
I__841/O                     Odrv4                        373              3916   1793  FALL       1
I__850/I                     LocalMux                       0              3916   1793  FALL       1
I__850/O                     LocalMux                     309              4226   1793  FALL       1
I__856/I                     InMux                          0              4226   1793  FALL       1
I__856/O                     InMux                        218              4444   1793  FALL       1
t0off_i6_LC_6_9_1/in0        LogicCell40_SEQ_MODE_1000      0              4444   1793  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i6_LC_6_9_1/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i9_LC_3_8_2/lcout
Path End         : t0on_i10_LC_3_7_1/in3
Capture Clock    : t0on_i10_LC_3_7_1/clk
Hold Constraint  : 0p
Path slack       : 1850p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3002
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3002

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  1695
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4852
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i9_LC_3_8_2/clk            LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i9_LC_3_8_2/lcout           LogicCell40_SEQ_MODE_1000    541              3157   1849  FALL       2
I__603/I                         LocalMux                       0              3157   1849  FALL       1
I__603/O                         LocalMux                     309              3466   1849  FALL       1
I__605/I                         InMux                          0              3466   1849  FALL       1
I__605/O                         InMux                        218              3684   1849  FALL       1
I__606/I                         CascadeMux                     0              3684   1849  FALL       1
I__606/O                         CascadeMux                     0              3684   1849  FALL       1
add_32_11_lut_LC_2_8_1/in2       LogicCell40_SEQ_MODE_0000      0              3684   1849  FALL       1
add_32_11_lut_LC_2_8_1/carryout  LogicCell40_SEQ_MODE_0000    134              3818   1849  FALL       2
I__317/I                         InMux                          0              3818   1849  FALL       1
I__317/O                         InMux                        218              4036   1849  FALL       1
add_32_12_lut_LC_2_8_2/in3       LogicCell40_SEQ_MODE_0000      0              4036   1849  FALL       1
add_32_12_lut_LC_2_8_2/lcout     LogicCell40_SEQ_MODE_0000    288              4324   1849  FALL       1
I__453/I                         LocalMux                       0              4324   1849  FALL       1
I__453/O                         LocalMux                     309              4634   1849  FALL       1
I__454/I                         InMux                          0              4634   1849  FALL       1
I__454/O                         InMux                        218              4852   1849  FALL       1
t0on_i10_LC_3_7_1/in3            LogicCell40_SEQ_MODE_1000      0              4852   1849  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i10_LC_3_7_1/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i13_LC_3_9_4/lcout
Path End         : t0off_i13_LC_3_9_4/in3
Capture Clock    : t0off_i13_LC_3_9_4/clk
Hold Constraint  : 0p
Path slack       : 1947p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  1406
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4563
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i13_LC_3_9_4/lcout       LogicCell40_SEQ_MODE_1000    541              3157   1948  FALL       2
I__952/I                       LocalMux                       0              3157   1948  FALL       1
I__952/O                       LocalMux                     309              3466   1948  FALL       1
I__954/I                       InMux                          0              3466   1948  FALL       1
I__954/O                       InMux                        218              3684   1948  FALL       1
I__956/I                       CascadeMux                     0              3684   1948  FALL       1
I__956/O                       CascadeMux                     0              3684   1948  FALL       1
add_33_15_lut_LC_2_10_5/in2    LogicCell40_SEQ_MODE_0000      0              3684   1948  FALL       1
add_33_15_lut_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    352              4036   1948  FALL       1
I__647/I                       LocalMux                       0              4036   1948  FALL       1
I__647/O                       LocalMux                     309              4345   1948  FALL       1
I__648/I                       InMux                          0              4345   1948  FALL       1
I__648/O                       InMux                        218              4563   1948  FALL       1
t0off_i13_LC_3_9_4/in3         LogicCell40_SEQ_MODE_1000      0              4563   1948  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i5_LC_1_7_6/lcout
Path End         : t0on_i5_LC_1_7_6/in3
Capture Clock    : t0on_i5_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 1948p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2700
+ Clock To Q                                        541
+ Data Path Delay                                  1407
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4648
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i5_LC_1_7_6/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i5_LC_1_7_6/lcout       LogicCell40_SEQ_MODE_1000    541              3241   1948  FALL       2
I__338/I                     LocalMux                       0              3241   1948  FALL       1
I__338/O                     LocalMux                     309              3551   1948  FALL       1
I__340/I                     InMux                          0              3551   1948  FALL       1
I__340/O                     InMux                        218              3769   1948  FALL       1
I__342/I                     CascadeMux                     0              3769   1948  FALL       1
I__342/O                     CascadeMux                     0              3769   1948  FALL       1
add_32_7_lut_LC_2_7_5/in2    LogicCell40_SEQ_MODE_0000      0              3769   1948  FALL       1
add_32_7_lut_LC_2_7_5/lcout  LogicCell40_SEQ_MODE_0000    352              4120   1948  FALL       1
I__335/I                     LocalMux                       0              4120   1948  FALL       1
I__335/O                     LocalMux                     309              4430   1948  FALL       1
I__336/I                     InMux                          0              4430   1948  FALL       1
I__336/O                     InMux                        218              4648   1948  FALL       1
t0on_i5_LC_1_7_6/in3         LogicCell40_SEQ_MODE_1000      0              4648   1948  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i5_LC_1_7_6/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i13_LC_1_7_5/lcout
Path End         : t0on_i13_LC_1_7_5/in3
Capture Clock    : t0on_i13_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 1948p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2700
+ Clock To Q                                        541
+ Data Path Delay                                  1407
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4648
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i13_LC_1_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2700  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i13_LC_1_7_5/lcout       LogicCell40_SEQ_MODE_1000    541              3241   1526  FALL       2
I__362/I                      LocalMux                       0              3241   1526  FALL       1
I__362/O                      LocalMux                     309              3551   1526  FALL       1
I__364/I                      InMux                          0              3551   1526  FALL       1
I__364/O                      InMux                        218              3769   1526  FALL       1
I__365/I                      CascadeMux                     0              3769   1526  FALL       1
I__365/O                      CascadeMux                     0              3769   1526  FALL       1
add_32_15_lut_LC_2_8_5/in2    LogicCell40_SEQ_MODE_0000      0              3769   1526  FALL       1
add_32_15_lut_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_0000    352              4120   1948  FALL       1
I__359/I                      LocalMux                       0              4120   1948  FALL       1
I__359/O                      LocalMux                     309              4430   1948  FALL       1
I__360/I                      InMux                          0              4430   1948  FALL       1
I__360/O                      InMux                        218              4648   1948  FALL       1
t0on_i13_LC_1_7_5/in3         LogicCell40_SEQ_MODE_1000      0              4648   1948  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i13_LC_1_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i9_LC_3_8_2/lcout
Path End         : t0on_i9_LC_3_8_2/in1
Capture Clock    : t0on_i9_LC_3_8_2/clk
Hold Constraint  : 0p
Path slack       : 1947p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  1406
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4563
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i9_LC_3_8_2/clk            LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i9_LC_3_8_2/lcout        LogicCell40_SEQ_MODE_1000    541              3157   1849  FALL       2
I__603/I                      LocalMux                       0              3157   1849  FALL       1
I__603/O                      LocalMux                     309              3466   1849  FALL       1
I__605/I                      InMux                          0              3466   1849  FALL       1
I__605/O                      InMux                        218              3684   1849  FALL       1
I__606/I                      CascadeMux                     0              3684   1849  FALL       1
I__606/O                      CascadeMux                     0              3684   1849  FALL       1
add_32_11_lut_LC_2_8_1/in2    LogicCell40_SEQ_MODE_0000      0              3684   1849  FALL       1
add_32_11_lut_LC_2_8_1/lcout  LogicCell40_SEQ_MODE_0000    352              4036   1948  FALL       1
I__607/I                      LocalMux                       0              4036   1948  FALL       1
I__607/O                      LocalMux                     309              4345   1948  FALL       1
I__608/I                      InMux                          0              4345   1948  FALL       1
I__608/O                      InMux                        218              4563   1948  FALL       1
t0on_i9_LC_3_8_2/in1          LogicCell40_SEQ_MODE_1000      0              4563   1948  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i9_LC_3_8_2/clk            LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i0_LC_3_10_7/lcout
Path End         : t0off_i0_LC_3_10_7/in1
Capture Clock    : t0off_i0_LC_3_10_7/clk
Hold Constraint  : 0p
Path slack       : 1975p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  1434
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4591
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i0_LC_3_10_7/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i0_LC_3_10_7/lcout     LogicCell40_SEQ_MODE_1000    541              3157   1976  FALL       2
I__906/I                     LocalMux                       0              3157   1976  FALL       1
I__906/O                     LocalMux                     309              3466   1976  FALL       1
I__908/I                     InMux                          0              3466   1976  FALL       1
I__908/O                     InMux                        218              3684   1976  FALL       1
add_33_2_lut_LC_2_9_0/in1    LogicCell40_SEQ_MODE_0000      0              3684   1976  FALL       1
add_33_2_lut_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_0000    380              4064   1976  FALL       1
I__609/I                     LocalMux                       0              4064   1976  FALL       1
I__609/O                     LocalMux                     309              4374   1976  FALL       1
I__610/I                     InMux                          0              4374   1976  FALL       1
I__610/O                     InMux                        218              4591   1976  FALL       1
t0off_i0_LC_3_10_7/in1       LogicCell40_SEQ_MODE_1000      0              4591   1976  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i0_LC_3_10_7/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i1_LC_3_10_5/lcout
Path End         : t0off_i1_LC_3_10_5/in3
Capture Clock    : t0off_i1_LC_3_10_5/clk
Hold Constraint  : 0p
Path slack       : 1975p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  1434
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4591
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i1_LC_3_10_5/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i1_LC_3_10_5/lcout     LogicCell40_SEQ_MODE_1000    541              3157   1976  FALL       2
I__917/I                     LocalMux                       0              3157   1976  FALL       1
I__917/O                     LocalMux                     309              3466   1976  FALL       1
I__919/I                     InMux                          0              3466   1976  FALL       1
I__919/O                     InMux                        218              3684   1976  FALL       1
add_33_3_lut_LC_2_9_1/in1    LogicCell40_SEQ_MODE_0000      0              3684   1976  FALL       1
add_33_3_lut_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_0000    380              4064   1976  FALL       1
I__615/I                     LocalMux                       0              4064   1976  FALL       1
I__615/O                     LocalMux                     309              4374   1976  FALL       1
I__616/I                     InMux                          0              4374   1976  FALL       1
I__616/O                     InMux                        218              4591   1976  FALL       1
t0off_i1_LC_3_10_5/in3       LogicCell40_SEQ_MODE_1000      0              4591   1976  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i1_LC_3_10_5/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i4_LC_3_10_4/lcout
Path End         : t0off_i4_LC_3_10_4/in3
Capture Clock    : t0off_i4_LC_3_10_4/clk
Hold Constraint  : 0p
Path slack       : 1975p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  1434
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4591
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i4_LC_3_10_4/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i4_LC_3_10_4/lcout     LogicCell40_SEQ_MODE_1000    541              3157   1976  FALL       2
I__911/I                     LocalMux                       0              3157   1976  FALL       1
I__911/O                     LocalMux                     309              3466   1976  FALL       1
I__913/I                     InMux                          0              3466   1976  FALL       1
I__913/O                     InMux                        218              3684   1976  FALL       1
add_33_6_lut_LC_2_9_4/in1    LogicCell40_SEQ_MODE_0000      0              3684   1976  FALL       1
add_33_6_lut_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_0000    380              4064   1976  FALL       1
I__621/I                     LocalMux                       0              4064   1976  FALL       1
I__621/O                     LocalMux                     309              4374   1976  FALL       1
I__622/I                     InMux                          0              4374   1976  FALL       1
I__622/O                     InMux                        218              4591   1976  FALL       1
t0off_i4_LC_3_10_4/in3       LogicCell40_SEQ_MODE_1000      0              4591   1976  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i4_LC_3_10_4/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i14_LC_3_10_3/lcout
Path End         : t0off_i14_LC_3_10_3/in3
Capture Clock    : t0off_i14_LC_3_10_3/clk
Hold Constraint  : 0p
Path slack       : 1975p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  1434
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4591
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i14_LC_3_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i14_LC_3_10_3/lcout      LogicCell40_SEQ_MODE_1000    541              3157   1976  FALL       2
I__935/I                       LocalMux                       0              3157   1976  FALL       1
I__935/O                       LocalMux                     309              3466   1976  FALL       1
I__937/I                       InMux                          0              3466   1976  FALL       1
I__937/O                       InMux                        218              3684   1976  FALL       1
add_33_16_lut_LC_2_10_6/in1    LogicCell40_SEQ_MODE_0000      0              3684   1976  FALL       1
add_33_16_lut_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_0000    380              4064   1976  FALL       1
I__627/I                       LocalMux                       0              4064   1976  FALL       1
I__627/O                       LocalMux                     309              4374   1976  FALL       1
I__628/I                       InMux                          0              4374   1976  FALL       1
I__628/O                       InMux                        218              4591   1976  FALL       1
t0off_i14_LC_3_10_3/in3        LogicCell40_SEQ_MODE_1000      0              4591   1976  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i14_LC_3_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i12_LC_3_10_1/lcout
Path End         : t0off_i12_LC_3_10_1/in3
Capture Clock    : t0off_i12_LC_3_10_1/clk
Hold Constraint  : 0p
Path slack       : 1975p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  1434
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4591
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i12_LC_3_10_1/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i12_LC_3_10_1/lcout      LogicCell40_SEQ_MODE_1000    541              3157   1976  FALL       2
I__674/I                       LocalMux                       0              3157   1976  FALL       1
I__674/O                       LocalMux                     309              3466   1976  FALL       1
I__676/I                       InMux                          0              3466   1976  FALL       1
I__676/O                       InMux                        218              3684   1976  FALL       1
add_33_14_lut_LC_2_10_4/in1    LogicCell40_SEQ_MODE_0000      0              3684   1976  FALL       1
add_33_14_lut_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_0000    380              4064   1976  FALL       1
I__637/I                       LocalMux                       0              4064   1976  FALL       1
I__637/O                       LocalMux                     309              4374   1976  FALL       1
I__638/I                       InMux                          0              4374   1976  FALL       1
I__638/O                       InMux                        218              4591   1976  FALL       1
t0off_i12_LC_3_10_1/in3        LogicCell40_SEQ_MODE_1000      0              4591   1976  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i12_LC_3_10_1/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i7_LC_3_9_7/lcout
Path End         : t0off_i7_LC_3_9_7/in3
Capture Clock    : t0off_i7_LC_3_9_7/clk
Hold Constraint  : 0p
Path slack       : 1975p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  1434
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4591
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i7_LC_3_9_7/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i7_LC_3_9_7/lcout      LogicCell40_SEQ_MODE_1000    541              3157   1976  FALL       2
I__663/I                     LocalMux                       0              3157   1976  FALL       1
I__663/O                     LocalMux                     309              3466   1976  FALL       1
I__665/I                     InMux                          0              3466   1976  FALL       1
I__665/O                     InMux                        218              3684   1976  FALL       1
add_33_9_lut_LC_2_9_7/in1    LogicCell40_SEQ_MODE_0000      0              3684   1976  FALL       1
add_33_9_lut_LC_2_9_7/lcout  LogicCell40_SEQ_MODE_0000    380              4064   1976  FALL       1
I__642/I                     LocalMux                       0              4064   1976  FALL       1
I__642/O                     LocalMux                     309              4374   1976  FALL       1
I__643/I                     InMux                          0              4374   1976  FALL       1
I__643/O                     InMux                        218              4591   1976  FALL       1
t0off_i7_LC_3_9_7/in3        LogicCell40_SEQ_MODE_1000      0              4591   1976  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i7_LC_3_9_7/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i10_LC_3_9_3/lcout
Path End         : t0off_i10_LC_3_9_3/in3
Capture Clock    : t0off_i10_LC_3_9_3/clk
Hold Constraint  : 0p
Path slack       : 1975p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  1434
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4591
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i10_LC_3_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i10_LC_3_9_3/lcout       LogicCell40_SEQ_MODE_1000    541              3157   1976  FALL       2
I__658/I                       LocalMux                       0              3157   1976  FALL       1
I__658/O                       LocalMux                     309              3466   1976  FALL       1
I__660/I                       InMux                          0              3466   1976  FALL       1
I__660/O                       InMux                        218              3684   1976  FALL       1
add_33_12_lut_LC_2_10_2/in1    LogicCell40_SEQ_MODE_0000      0              3684   1976  FALL       1
add_33_12_lut_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_0000    380              4064   1976  FALL       1
I__536/I                       LocalMux                       0              4064   1976  FALL       1
I__536/O                       LocalMux                     309              4374   1976  FALL       1
I__537/I                       InMux                          0              4374   1976  FALL       1
I__537/O                       InMux                        218              4591   1976  FALL       1
t0off_i10_LC_3_9_3/in3         LogicCell40_SEQ_MODE_1000      0              4591   1976  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i10_LC_3_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i2_LC_3_9_2/lcout
Path End         : t0off_i2_LC_3_9_2/in3
Capture Clock    : t0off_i2_LC_3_9_2/clk
Hold Constraint  : 0p
Path slack       : 1975p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  1434
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4591
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i2_LC_3_9_2/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i2_LC_3_9_2/lcout      LogicCell40_SEQ_MODE_1000    541              3157   1976  FALL       2
I__669/I                     LocalMux                       0              3157   1976  FALL       1
I__669/O                     LocalMux                     309              3466   1976  FALL       1
I__671/I                     InMux                          0              3466   1976  FALL       1
I__671/O                     InMux                        218              3684   1976  FALL       1
add_33_4_lut_LC_2_9_2/in1    LogicCell40_SEQ_MODE_0000      0              3684   1976  FALL       1
add_33_4_lut_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_0000    380              4064   1976  FALL       1
I__543/I                     LocalMux                       0              4064   1976  FALL       1
I__543/O                     LocalMux                     309              4374   1976  FALL       1
I__544/I                     InMux                          0              4374   1976  FALL       1
I__544/O                     InMux                        218              4591   1976  FALL       1
t0off_i2_LC_3_9_2/in3        LogicCell40_SEQ_MODE_1000      0              4591   1976  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i2_LC_3_9_2/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i8_LC_3_9_1/lcout
Path End         : t0off_i8_LC_3_9_1/in3
Capture Clock    : t0off_i8_LC_3_9_1/clk
Hold Constraint  : 0p
Path slack       : 1975p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  1434
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4591
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i8_LC_3_9_1/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i8_LC_3_9_1/lcout        LogicCell40_SEQ_MODE_1000    541              3157   1976  FALL       2
I__942/I                       LocalMux                       0              3157   1976  FALL       1
I__942/O                       LocalMux                     309              3466   1976  FALL       1
I__944/I                       InMux                          0              3466   1976  FALL       1
I__944/O                       InMux                        218              3684   1976  FALL       1
add_33_10_lut_LC_2_10_0/in1    LogicCell40_SEQ_MODE_0000      0              3684   1976  FALL       1
add_33_10_lut_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_0000    380              4064   1976  FALL       1
I__548/I                       LocalMux                       0              4064   1976  FALL       1
I__548/O                       LocalMux                     309              4374   1976  FALL       1
I__549/I                       InMux                          0              4374   1976  FALL       1
I__549/O                       InMux                        218              4591   1976  FALL       1
t0off_i8_LC_3_9_1/in3          LogicCell40_SEQ_MODE_1000      0              4591   1976  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i8_LC_3_9_1/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i1_LC_2_6_6/lcout
Path End         : t0on_i1_LC_2_6_6/in1
Capture Clock    : t0on_i1_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2700
+ Clock To Q                                        541
+ Data Path Delay                                  1435
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4676
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__809/I                        LocalMux                       0              2060  RISE       1
I__809/O                        LocalMux                     330              2391  RISE       1
I__820/I                        ClkMux                         0              2391  RISE       1
I__820/O                        ClkMux                       309              2700  RISE       1
t0on_i1_LC_2_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i1_LC_2_6_6/lcout       LogicCell40_SEQ_MODE_1000    541              3241   1976  FALL       2
I__265/I                     LocalMux                       0              3241   1976  FALL       1
I__265/O                     LocalMux                     309              3551   1976  FALL       1
I__267/I                     InMux                          0              3551   1976  FALL       1
I__267/O                     InMux                        218              3769   1976  FALL       1
add_32_3_lut_LC_2_7_1/in1    LogicCell40_SEQ_MODE_0000      0              3769   1976  FALL       1
add_32_3_lut_LC_2_7_1/lcout  LogicCell40_SEQ_MODE_0000    380              4149   1976  FALL       1
I__262/I                     LocalMux                       0              4149   1976  FALL       1
I__262/O                     LocalMux                     309              4458   1976  FALL       1
I__263/I                     InMux                          0              4458   1976  FALL       1
I__263/O                     InMux                        218              4676   1976  FALL       1
t0on_i1_LC_2_6_6/in1         LogicCell40_SEQ_MODE_1000      0              4676   1976  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__809/I                        LocalMux                       0              2060  RISE       1
I__809/O                        LocalMux                     330              2391  RISE       1
I__820/I                        ClkMux                         0              2391  RISE       1
I__820/O                        ClkMux                       309              2700  RISE       1
t0on_i1_LC_2_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i6_LC_2_6_5/lcout
Path End         : t0on_i6_LC_2_6_5/in3
Capture Clock    : t0on_i6_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2700
+ Clock To Q                                        541
+ Data Path Delay                                  1435
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4676
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__809/I                        LocalMux                       0              2060  RISE       1
I__809/O                        LocalMux                     330              2391  RISE       1
I__820/I                        ClkMux                         0              2391  RISE       1
I__820/O                        ClkMux                       309              2700  RISE       1
t0on_i6_LC_2_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i6_LC_2_6_5/lcout       LogicCell40_SEQ_MODE_1000    541              3241   1976  FALL       2
I__331/I                     LocalMux                       0              3241   1976  FALL       1
I__331/O                     LocalMux                     309              3551   1976  FALL       1
I__333/I                     InMux                          0              3551   1976  FALL       1
I__333/O                     InMux                        218              3769   1976  FALL       1
add_32_8_lut_LC_2_7_6/in1    LogicCell40_SEQ_MODE_0000      0              3769   1976  FALL       1
add_32_8_lut_LC_2_7_6/lcout  LogicCell40_SEQ_MODE_0000    380              4149   1976  FALL       1
I__328/I                     LocalMux                       0              4149   1976  FALL       1
I__328/O                     LocalMux                     309              4458   1976  FALL       1
I__329/I                     InMux                          0              4458   1976  FALL       1
I__329/O                     InMux                        218              4676   1976  FALL       1
t0on_i6_LC_2_6_5/in3         LogicCell40_SEQ_MODE_1000      0              4676   1976  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__809/I                        LocalMux                       0              2060  RISE       1
I__809/O                        LocalMux                     330              2391  RISE       1
I__820/I                        ClkMux                         0              2391  RISE       1
I__820/O                        ClkMux                       309              2700  RISE       1
t0on_i6_LC_2_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i3_LC_1_7_7/lcout
Path End         : t0on_i3_LC_1_7_7/in3
Capture Clock    : t0on_i3_LC_1_7_7/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2700
+ Clock To Q                                        541
+ Data Path Delay                                  1435
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4676
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i3_LC_1_7_7/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i3_LC_1_7_7/lcout       LogicCell40_SEQ_MODE_1000    541              3241   1976  FALL       2
I__257/I                     LocalMux                       0              3241   1976  FALL       1
I__257/O                     LocalMux                     309              3551   1976  FALL       1
I__259/I                     InMux                          0              3551   1976  FALL       1
I__259/O                     InMux                        218              3769   1976  FALL       1
add_32_5_lut_LC_2_7_3/in1    LogicCell40_SEQ_MODE_0000      0              3769   1976  FALL       1
add_32_5_lut_LC_2_7_3/lcout  LogicCell40_SEQ_MODE_0000    380              4149   1976  FALL       1
I__254/I                     LocalMux                       0              4149   1976  FALL       1
I__254/O                     LocalMux                     309              4458   1976  FALL       1
I__255/I                     InMux                          0              4458   1976  FALL       1
I__255/O                     InMux                        218              4676   1976  FALL       1
t0on_i3_LC_1_7_7/in3         LogicCell40_SEQ_MODE_1000      0              4676   1976  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i3_LC_1_7_7/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i8_LC_1_7_1/lcout
Path End         : t0on_i8_LC_1_7_1/in3
Capture Clock    : t0on_i8_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2700
+ Clock To Q                                        541
+ Data Path Delay                                  1435
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4676
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i8_LC_1_7_1/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i8_LC_1_7_1/lcout        LogicCell40_SEQ_MODE_1000    541              3241   1976  FALL       2
I__323/I                      LocalMux                       0              3241   1976  FALL       1
I__323/O                      LocalMux                     309              3551   1976  FALL       1
I__325/I                      InMux                          0              3551   1976  FALL       1
I__325/O                      InMux                        218              3769   1976  FALL       1
add_32_10_lut_LC_2_8_0/in1    LogicCell40_SEQ_MODE_0000      0              3769   1976  FALL       1
add_32_10_lut_LC_2_8_0/lcout  LogicCell40_SEQ_MODE_0000    380              4149   1976  FALL       1
I__320/I                      LocalMux                       0              4149   1976  FALL       1
I__320/O                      LocalMux                     309              4458   1976  FALL       1
I__321/I                      InMux                          0              4458   1976  FALL       1
I__321/O                      InMux                        218              4676   1976  FALL       1
t0on_i8_LC_1_7_1/in3          LogicCell40_SEQ_MODE_1000      0              4676   1976  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i8_LC_1_7_1/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i0_LC_1_7_0/lcout
Path End         : t0on_i0_LC_1_7_0/in3
Capture Clock    : t0on_i0_LC_1_7_0/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2700
+ Clock To Q                                        541
+ Data Path Delay                                  1435
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4676
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i0_LC_1_7_0/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i0_LC_1_7_0/lcout       LogicCell40_SEQ_MODE_1000    541              3241   1976  FALL       2
I__272/I                     LocalMux                       0              3241   1976  FALL       1
I__272/O                     LocalMux                     309              3551   1976  FALL       1
I__274/I                     InMux                          0              3551   1976  FALL       1
I__274/O                     InMux                        218              3769   1976  FALL       1
add_32_2_lut_LC_2_7_0/in1    LogicCell40_SEQ_MODE_0000      0              3769   1976  FALL       1
add_32_2_lut_LC_2_7_0/lcout  LogicCell40_SEQ_MODE_0000    380              4149   1976  FALL       1
I__269/I                     LocalMux                       0              4149   1976  FALL       1
I__269/O                     LocalMux                     309              4458   1976  FALL       1
I__270/I                     InMux                          0              4458   1976  FALL       1
I__270/O                     InMux                        218              4676   1976  FALL       1
t0on_i0_LC_1_7_0/in3         LogicCell40_SEQ_MODE_1000      0              4676   1976  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i0_LC_1_7_0/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i4_LC_1_6_3/lcout
Path End         : t0on_i4_LC_1_6_3/in3
Capture Clock    : t0on_i4_LC_1_6_3/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2700
+ Clock To Q                                        541
+ Data Path Delay                                  1435
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4676
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__808/I                        LocalMux                       0              2060  RISE       1
I__808/O                        LocalMux                     330              2391  RISE       1
I__819/I                        ClkMux                         0              2391  RISE       1
I__819/O                        ClkMux                       309              2700  RISE       1
t0on_i4_LC_1_6_3/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i4_LC_1_6_3/lcout       LogicCell40_SEQ_MODE_1000    541              3241   1976  FALL       2
I__347/I                     LocalMux                       0              3241   1976  FALL       1
I__347/O                     LocalMux                     309              3551   1976  FALL       1
I__349/I                     InMux                          0              3551   1976  FALL       1
I__349/O                     InMux                        218              3769   1976  FALL       1
add_32_6_lut_LC_2_7_4/in1    LogicCell40_SEQ_MODE_0000      0              3769   1976  FALL       1
add_32_6_lut_LC_2_7_4/lcout  LogicCell40_SEQ_MODE_0000    380              4149   1976  FALL       1
I__344/I                     LocalMux                       0              4149   1976  FALL       1
I__344/O                     LocalMux                     309              4458   1976  FALL       1
I__345/I                     InMux                          0              4458   1976  FALL       1
I__345/O                     InMux                        218              4676   1976  FALL       1
t0on_i4_LC_1_6_3/in3         LogicCell40_SEQ_MODE_1000      0              4676   1976  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__808/I                        LocalMux                       0              2060  RISE       1
I__808/O                        LocalMux                     330              2391  RISE       1
I__819/I                        ClkMux                         0              2391  RISE       1
I__819/O                        ClkMux                       309              2700  RISE       1
t0on_i4_LC_1_6_3/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i7_LC_3_7_4/lcout
Path End         : t0on_i7_LC_3_7_4/in3
Capture Clock    : t0on_i7_LC_3_7_4/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3002
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3002

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1434
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4978
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i7_LC_3_7_4/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i7_LC_3_7_4/lcout       LogicCell40_SEQ_MODE_1000    541              3544   1976  FALL       2
I__391/I                     LocalMux                       0              3544   1976  FALL       1
I__391/O                     LocalMux                     309              3853   1976  FALL       1
I__393/I                     InMux                          0              3853   1976  FALL       1
I__393/O                     InMux                        218              4071   1976  FALL       1
add_32_9_lut_LC_2_7_7/in1    LogicCell40_SEQ_MODE_0000      0              4071   1976  FALL       1
add_32_9_lut_LC_2_7_7/lcout  LogicCell40_SEQ_MODE_0000    380              4451   1976  FALL       1
I__395/I                     LocalMux                       0              4451   1976  FALL       1
I__395/O                     LocalMux                     309              4760   1976  FALL       1
I__396/I                     InMux                          0              4760   1976  FALL       1
I__396/O                     InMux                        218              4978   1976  FALL       1
t0on_i7_LC_3_7_4/in3         LogicCell40_SEQ_MODE_1000      0              4978   1976  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i7_LC_3_7_4/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i12_LC_3_7_3/lcout
Path End         : t0on_i12_LC_3_7_3/in3
Capture Clock    : t0on_i12_LC_3_7_3/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3002
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3002

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1434
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4978
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i12_LC_3_7_3/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i12_LC_3_7_3/lcout       LogicCell40_SEQ_MODE_1000    541              3544   1976  FALL       2
I__412/I                      LocalMux                       0              3544   1976  FALL       1
I__412/O                      LocalMux                     309              3853   1976  FALL       1
I__414/I                      InMux                          0              3853   1976  FALL       1
I__414/O                      InMux                        218              4071   1976  FALL       1
add_32_14_lut_LC_2_8_4/in1    LogicCell40_SEQ_MODE_0000      0              4071   1976  FALL       1
add_32_14_lut_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_0000    380              4451   1976  FALL       1
I__415/I                      LocalMux                       0              4451   1976  FALL       1
I__415/O                      LocalMux                     309              4760   1976  FALL       1
I__416/I                      InMux                          0              4760   1976  FALL       1
I__416/O                      InMux                        218              4978   1976  FALL       1
t0on_i12_LC_3_7_3/in3         LogicCell40_SEQ_MODE_1000      0              4978   1976  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i12_LC_3_7_3/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i2_LC_3_7_2/lcout
Path End         : t0on_i2_LC_3_7_2/in3
Capture Clock    : t0on_i2_LC_3_7_2/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3002
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3002

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1434
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4978
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i2_LC_3_7_2/lcout       LogicCell40_SEQ_MODE_1000    541              3544   1976  FALL       2
I__432/I                     LocalMux                       0              3544   1976  FALL       1
I__432/O                     LocalMux                     309              3853   1976  FALL       1
I__434/I                     InMux                          0              3853   1976  FALL       1
I__434/O                     InMux                        218              4071   1976  FALL       1
add_32_4_lut_LC_2_7_2/in1    LogicCell40_SEQ_MODE_0000      0              4071   1976  FALL       1
add_32_4_lut_LC_2_7_2/lcout  LogicCell40_SEQ_MODE_0000    380              4451   1976  FALL       1
I__435/I                     LocalMux                       0              4451   1976  FALL       1
I__435/O                     LocalMux                     309              4760   1976  FALL       1
I__436/I                     InMux                          0              4760   1976  FALL       1
I__436/O                     InMux                        218              4978   1976  FALL       1
t0on_i2_LC_3_7_2/in3         LogicCell40_SEQ_MODE_1000      0              4978   1976  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i15_LC_1_10_7/lcout
Path End         : t0off_i15_LC_1_10_7/in2
Capture Clock    : t0off_i15_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 1976p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2348
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2348

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2348
+ Clock To Q                                        541
+ Data Path Delay                                  1434
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4324
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__798/I                        LocalMux                       0              1709  RISE       1
I__798/O                        LocalMux                     330              2039  RISE       1
I__807/I                        ClkMux                         0              2039  RISE       1
I__807/O                        ClkMux                       309              2348  RISE       1
t0off_i15_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2348  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i15_LC_1_10_7/lcout      LogicCell40_SEQ_MODE_1000    541              2890   1976  FALL       2
I__929/I                       LocalMux                       0              2890   1976  FALL       1
I__929/O                       LocalMux                     309              3199   1976  FALL       1
I__931/I                       InMux                          0              3199   1976  FALL       1
I__931/O                       InMux                        218              3417   1976  FALL       1
add_33_17_lut_LC_2_10_7/in1    LogicCell40_SEQ_MODE_0000      0              3417   1976  FALL       1
add_33_17_lut_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_0000    380              3797   1976  FALL       1
I__469/I                       LocalMux                       0              3797   1976  FALL       1
I__469/O                       LocalMux                     309              4106   1976  FALL       1
I__470/I                       InMux                          0              4106   1976  FALL       1
I__470/O                       InMux                        218              4324   1976  FALL       1
I__471/I                       CascadeMux                     0              4324   1976  FALL       1
I__471/O                       CascadeMux                     0              4324   1976  FALL       1
t0off_i15_LC_1_10_7/in2        LogicCell40_SEQ_MODE_1000      0              4324   1976  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__798/I                        LocalMux                       0              1709  RISE       1
I__798/O                        LocalMux                     330              2039  RISE       1
I__807/I                        ClkMux                         0              2039  RISE       1
I__807/O                        ClkMux                       309              2348  RISE       1
t0off_i15_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i14_LC_3_8_3/lcout
Path End         : t0on_i14_LC_3_8_3/in3
Capture Clock    : t0on_i14_LC_3_8_3/clk
Hold Constraint  : 0p
Path slack       : 1975p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  1434
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4591
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i14_LC_3_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i14_LC_3_8_3/lcout       LogicCell40_SEQ_MODE_1000    541              3157   1448  FALL       2
I__586/I                      LocalMux                       0              3157   1448  FALL       1
I__586/O                      LocalMux                     309              3466   1448  FALL       1
I__588/I                      InMux                          0              3466   1448  FALL       1
I__588/O                      InMux                        218              3684   1448  FALL       1
add_32_16_lut_LC_2_8_6/in1    LogicCell40_SEQ_MODE_0000      0              3684   1448  FALL       1
add_32_16_lut_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_0000    380              4064   1976  FALL       1
I__589/I                      LocalMux                       0              4064   1976  FALL       1
I__589/O                      LocalMux                     309              4374   1976  FALL       1
I__590/I                      InMux                          0              4374   1976  FALL       1
I__590/O                      InMux                        218              4591   1976  FALL       1
t0on_i14_LC_3_8_3/in3         LogicCell40_SEQ_MODE_1000      0              4591   1976  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i14_LC_3_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i10_LC_3_9_3/in0
Capture Clock    : t0off_i10_LC_3_9_3/clk
Hold Constraint  : 0p
Path slack       : 2144p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1216
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4760
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__841/I                     Odrv4                          0              3544   1793  FALL       1
I__841/O                     Odrv4                        373              3916   1793  FALL       1
I__851/I                     Span4Mux_h                     0              3916   2145  FALL       1
I__851/O                     Span4Mux_h                   316              4233   2145  FALL       1
I__857/I                     LocalMux                       0              4233   2145  FALL       1
I__857/O                     LocalMux                     309              4542   2145  FALL       1
I__861/I                     InMux                          0              4542   2145  FALL       1
I__861/O                     InMux                        218              4760   2145  FALL       1
t0off_i10_LC_3_9_3/in0       LogicCell40_SEQ_MODE_1000      0              4760   2145  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i10_LC_3_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i13_LC_3_9_4/in1
Capture Clock    : t0off_i13_LC_3_9_4/clk
Hold Constraint  : 0p
Path slack       : 2144p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1216
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4760
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__841/I                     Odrv4                          0              3544   1793  FALL       1
I__841/O                     Odrv4                        373              3916   1793  FALL       1
I__851/I                     Span4Mux_h                     0              3916   2145  FALL       1
I__851/O                     Span4Mux_h                   316              4233   2145  FALL       1
I__857/I                     LocalMux                       0              4233   2145  FALL       1
I__857/O                     LocalMux                     309              4542   2145  FALL       1
I__862/I                     InMux                          0              4542   2145  FALL       1
I__862/O                     InMux                        218              4760   2145  FALL       1
t0off_i13_LC_3_9_4/in1       LogicCell40_SEQ_MODE_1000      0              4760   2145  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i2_LC_3_9_2/in1
Capture Clock    : t0off_i2_LC_3_9_2/clk
Hold Constraint  : 0p
Path slack       : 2144p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1216
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4760
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__841/I                     Odrv4                          0              3544   1793  FALL       1
I__841/O                     Odrv4                        373              3916   1793  FALL       1
I__851/I                     Span4Mux_h                     0              3916   2145  FALL       1
I__851/O                     Span4Mux_h                   316              4233   2145  FALL       1
I__857/I                     LocalMux                       0              4233   2145  FALL       1
I__857/O                     LocalMux                     309              4542   2145  FALL       1
I__863/I                     InMux                          0              4542   2145  FALL       1
I__863/O                     InMux                        218              4760   2145  FALL       1
t0off_i2_LC_3_9_2/in1        LogicCell40_SEQ_MODE_1000      0              4760   2145  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i2_LC_3_9_2/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i3_LC_3_9_0/in1
Capture Clock    : t0off_i3_LC_3_9_0/clk
Hold Constraint  : 0p
Path slack       : 2144p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1216
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4760
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__841/I                     Odrv4                          0              3544   1793  FALL       1
I__841/O                     Odrv4                        373              3916   1793  FALL       1
I__851/I                     Span4Mux_h                     0              3916   2145  FALL       1
I__851/O                     Span4Mux_h                   316              4233   2145  FALL       1
I__857/I                     LocalMux                       0              4233   2145  FALL       1
I__857/O                     LocalMux                     309              4542   2145  FALL       1
I__864/I                     InMux                          0              4542   2145  FALL       1
I__864/O                     InMux                        218              4760   2145  FALL       1
t0off_i3_LC_3_9_0/in1        LogicCell40_SEQ_MODE_1000      0              4760   2145  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i3_LC_3_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i7_LC_3_9_7/in0
Capture Clock    : t0off_i7_LC_3_9_7/clk
Hold Constraint  : 0p
Path slack       : 2144p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1216
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4760
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__841/I                     Odrv4                          0              3544   1793  FALL       1
I__841/O                     Odrv4                        373              3916   1793  FALL       1
I__851/I                     Span4Mux_h                     0              3916   2145  FALL       1
I__851/O                     Span4Mux_h                   316              4233   2145  FALL       1
I__857/I                     LocalMux                       0              4233   2145  FALL       1
I__857/O                     LocalMux                     309              4542   2145  FALL       1
I__865/I                     InMux                          0              4542   2145  FALL       1
I__865/O                     InMux                        218              4760   2145  FALL       1
t0off_i7_LC_3_9_7/in0        LogicCell40_SEQ_MODE_1000      0              4760   2145  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i7_LC_3_9_7/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i8_LC_3_9_1/in0
Capture Clock    : t0off_i8_LC_3_9_1/clk
Hold Constraint  : 0p
Path slack       : 2144p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1216
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4760
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__841/I                     Odrv4                          0              3544   1793  FALL       1
I__841/O                     Odrv4                        373              3916   1793  FALL       1
I__851/I                     Span4Mux_h                     0              3916   2145  FALL       1
I__851/O                     Span4Mux_h                   316              4233   2145  FALL       1
I__857/I                     LocalMux                       0              4233   2145  FALL       1
I__857/O                     LocalMux                     309              4542   2145  FALL       1
I__866/I                     InMux                          0              4542   2145  FALL       1
I__866/O                     InMux                        218              4760   2145  FALL       1
t0off_i8_LC_3_9_1/in0        LogicCell40_SEQ_MODE_1000      0              4760   2145  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i8_LC_3_9_1/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i11_LC_6_10_6/in1
Capture Clock    : t0off_i11_LC_6_10_6/clk
Hold Constraint  : 0p
Path slack       : 2165p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2651
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2651

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1272
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4816
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__841/I                     Odrv4                          0              3544   1793  FALL       1
I__841/O                     Odrv4                        373              3916   1793  FALL       1
I__852/I                     Span4Mux_v                     0              3916   2166  FALL       1
I__852/O                     Span4Mux_v                   373              4289   2166  FALL       1
I__858/I                     LocalMux                       0              4289   2166  FALL       1
I__858/O                     LocalMux                     309              4599   2166  FALL       1
I__867/I                     InMux                          0              4599   2166  FALL       1
I__867/O                     InMux                        218              4816   2166  FALL       1
t0off_i11_LC_6_10_6/in1      LogicCell40_SEQ_MODE_1000      0              4816   2166  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__813/I                        LocalMux                       0              2011  RISE       1
I__813/O                        LocalMux                     330              2341  RISE       1
I__825/I                        ClkMux                         0              2341  RISE       1
I__825/O                        ClkMux                       309              2651  RISE       1
t0off_i11_LC_6_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i0_LC_3_10_7/in3
Capture Clock    : t0off_i0_LC_3_10_7/clk
Hold Constraint  : 0p
Path slack       : 2200p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1272
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4816
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__842/I                     Odrv4                          0              3544   2201  FALL       1
I__842/O                     Odrv4                        373              3916   2201  FALL       1
I__853/I                     Span4Mux_v                     0              3916   2201  FALL       1
I__853/O                     Span4Mux_v                   373              4289   2201  FALL       1
I__859/I                     LocalMux                       0              4289   2201  FALL       1
I__859/O                     LocalMux                     309              4599   2201  FALL       1
I__868/I                     InMux                          0              4599   2201  FALL       1
I__868/O                     InMux                        218              4816   2201  FALL       1
t0off_i0_LC_3_10_7/in3       LogicCell40_SEQ_MODE_1000      0              4816   2201  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i0_LC_3_10_7/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i12_LC_3_10_1/in1
Capture Clock    : t0off_i12_LC_3_10_1/clk
Hold Constraint  : 0p
Path slack       : 2200p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1272
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4816
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__842/I                     Odrv4                          0              3544   2201  FALL       1
I__842/O                     Odrv4                        373              3916   2201  FALL       1
I__853/I                     Span4Mux_v                     0              3916   2201  FALL       1
I__853/O                     Span4Mux_v                   373              4289   2201  FALL       1
I__859/I                     LocalMux                       0              4289   2201  FALL       1
I__859/O                     LocalMux                     309              4599   2201  FALL       1
I__869/I                     InMux                          0              4599   2201  FALL       1
I__869/O                     InMux                        218              4816   2201  FALL       1
t0off_i12_LC_3_10_1/in1      LogicCell40_SEQ_MODE_1000      0              4816   2201  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i12_LC_3_10_1/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i14_LC_3_10_3/in1
Capture Clock    : t0off_i14_LC_3_10_3/clk
Hold Constraint  : 0p
Path slack       : 2200p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1272
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4816
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__842/I                     Odrv4                          0              3544   2201  FALL       1
I__842/O                     Odrv4                        373              3916   2201  FALL       1
I__853/I                     Span4Mux_v                     0              3916   2201  FALL       1
I__853/O                     Span4Mux_v                   373              4289   2201  FALL       1
I__859/I                     LocalMux                       0              4289   2201  FALL       1
I__859/O                     LocalMux                     309              4599   2201  FALL       1
I__870/I                     InMux                          0              4599   2201  FALL       1
I__870/O                     InMux                        218              4816   2201  FALL       1
t0off_i14_LC_3_10_3/in1      LogicCell40_SEQ_MODE_1000      0              4816   2201  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i14_LC_3_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i1_LC_3_10_5/in1
Capture Clock    : t0off_i1_LC_3_10_5/clk
Hold Constraint  : 0p
Path slack       : 2200p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1272
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4816
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__842/I                     Odrv4                          0              3544   2201  FALL       1
I__842/O                     Odrv4                        373              3916   2201  FALL       1
I__853/I                     Span4Mux_v                     0              3916   2201  FALL       1
I__853/O                     Span4Mux_v                   373              4289   2201  FALL       1
I__859/I                     LocalMux                       0              4289   2201  FALL       1
I__859/O                     LocalMux                     309              4599   2201  FALL       1
I__871/I                     InMux                          0              4599   2201  FALL       1
I__871/O                     InMux                        218              4816   2201  FALL       1
t0off_i1_LC_3_10_5/in1       LogicCell40_SEQ_MODE_1000      0              4816   2201  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i1_LC_3_10_5/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i4_LC_3_10_4/in0
Capture Clock    : t0off_i4_LC_3_10_4/clk
Hold Constraint  : 0p
Path slack       : 2200p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1272
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4816
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__842/I                     Odrv4                          0              3544   2201  FALL       1
I__842/O                     Odrv4                        373              3916   2201  FALL       1
I__853/I                     Span4Mux_v                     0              3916   2201  FALL       1
I__853/O                     Span4Mux_v                   373              4289   2201  FALL       1
I__859/I                     LocalMux                       0              4289   2201  FALL       1
I__859/O                     LocalMux                     309              4599   2201  FALL       1
I__872/I                     InMux                          0              4599   2201  FALL       1
I__872/O                     InMux                        218              4816   2201  FALL       1
t0off_i4_LC_3_10_4/in0       LogicCell40_SEQ_MODE_1000      0              4816   2201  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i4_LC_3_10_4/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i9_LC_3_10_2/in0
Capture Clock    : t0off_i9_LC_3_10_2/clk
Hold Constraint  : 0p
Path slack       : 2200p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1272
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4816
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__842/I                     Odrv4                          0              3544   2201  FALL       1
I__842/O                     Odrv4                        373              3916   2201  FALL       1
I__853/I                     Span4Mux_v                     0              3916   2201  FALL       1
I__853/O                     Span4Mux_v                   373              4289   2201  FALL       1
I__859/I                     LocalMux                       0              4289   2201  FALL       1
I__859/O                     LocalMux                     309              4599   2201  FALL       1
I__873/I                     InMux                          0              4599   2201  FALL       1
I__873/O                     InMux                        218              4816   2201  FALL       1
t0off_i9_LC_3_10_2/in0       LogicCell40_SEQ_MODE_1000      0              4816   2201  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i9_LC_3_10_2/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i11_LC_3_8_1/lcout
Path End         : t0on_i11_LC_3_8_1/in0
Capture Clock    : t0on_i11_LC_3_8_1/clk
Hold Constraint  : 0p
Path slack       : 2320p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  1779
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4936
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i11_LC_3_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i11_LC_3_8_1/lcout       LogicCell40_SEQ_MODE_1000    541              3157   2025  FALL       2
I__378/I                      Odrv4                          0              3157   2025  FALL       1
I__378/O                      Odrv4                        373              3530   2025  FALL       1
I__380/I                      LocalMux                       0              3530   2025  FALL       1
I__380/O                      LocalMux                     309              3839   2025  FALL       1
I__381/I                      InMux                          0              3839   2025  FALL       1
I__381/O                      InMux                        218              4057   2025  FALL       1
I__382/I                      CascadeMux                     0              4057   2025  FALL       1
I__382/O                      CascadeMux                     0              4057   2025  FALL       1
add_32_13_lut_LC_2_8_3/in2    LogicCell40_SEQ_MODE_0000      0              4057   2025  FALL       1
add_32_13_lut_LC_2_8_3/lcout  LogicCell40_SEQ_MODE_0000    352              4409   2320  FALL       1
I__383/I                      LocalMux                       0              4409   2320  FALL       1
I__383/O                      LocalMux                     309              4718   2320  FALL       1
I__384/I                      InMux                          0              4718   2320  FALL       1
I__384/O                      InMux                        218              4936   2320  FALL       1
t0on_i11_LC_3_8_1/in0         LogicCell40_SEQ_MODE_1000      0              4936   2320  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i11_LC_3_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i9_LC_3_10_2/lcout
Path End         : t0off_i9_LC_3_10_2/in1
Capture Clock    : t0off_i9_LC_3_10_2/clk
Hold Constraint  : 0p
Path slack       : 2348p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  1807
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4964
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i9_LC_3_10_2/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i9_LC_3_10_2/lcout       LogicCell40_SEQ_MODE_1000    541              3157   2348  FALL       2
I__923/I                       Odrv4                          0              3157   2348  FALL       1
I__923/O                       Odrv4                        373              3530   2348  FALL       1
I__925/I                       LocalMux                       0              3530   2348  FALL       1
I__925/O                       LocalMux                     309              3839   2348  FALL       1
I__927/I                       InMux                          0              3839   2348  FALL       1
I__927/O                       InMux                        218              4057   2348  FALL       1
add_33_11_lut_LC_2_10_1/in1    LogicCell40_SEQ_MODE_0000      0              4057   2348  FALL       1
add_33_11_lut_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_0000    380              4437   2348  FALL       1
I__635/I                       LocalMux                       0              4437   2348  FALL       1
I__635/O                       LocalMux                     309              4746   2348  FALL       1
I__636/I                       InMux                          0              4746   2348  FALL       1
I__636/O                       InMux                        218              4964   2348  FALL       1
t0off_i9_LC_3_10_2/in1         LogicCell40_SEQ_MODE_1000      0              4964   2348  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i9_LC_3_10_2/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i3_LC_3_9_0/lcout
Path End         : t0off_i3_LC_3_9_0/in3
Capture Clock    : t0off_i3_LC_3_9_0/clk
Hold Constraint  : 0p
Path slack       : 2348p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  1807
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      4964
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i3_LC_3_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i3_LC_3_9_0/lcout      LogicCell40_SEQ_MODE_1000    541              3157   2348  FALL       2
I__946/I                     Odrv4                          0              3157   2348  FALL       1
I__946/O                     Odrv4                        373              3530   2348  FALL       1
I__948/I                     LocalMux                       0              3530   2348  FALL       1
I__948/O                     LocalMux                     309              3839   2348  FALL       1
I__950/I                     InMux                          0              3839   2348  FALL       1
I__950/O                     InMux                        218              4057   2348  FALL       1
add_33_5_lut_LC_2_9_3/in1    LogicCell40_SEQ_MODE_0000      0              4057   2348  FALL       1
add_33_5_lut_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_0000    380              4437   2348  FALL       1
I__554/I                     LocalMux                       0              4437   2348  FALL       1
I__554/O                     LocalMux                     309              4746   2348  FALL       1
I__555/I                     InMux                          0              4746   2348  FALL       1
I__555/O                     InMux                        218              4964   2348  FALL       1
t0off_i3_LC_3_9_0/in3        LogicCell40_SEQ_MODE_1000      0              4964   2348  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i3_LC_3_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i1_LC_2_6_6/in3
Capture Clock    : t0on_i1_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 2356p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1864
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5056
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    780  RISE      20
I__682/I                     Odrv12                         0              3192   1659  RISE       1
I__682/O                     Odrv12                       492              3684   1659  RISE       1
I__690/I                     Sp12to4                        0              3684   2356  RISE       1
I__690/O                     Sp12to4                      429              4113   2356  RISE       1
I__696/I                     Span4Mux_v                     0              4113   2356  RISE       1
I__696/O                     Span4Mux_v                   352              4465   2356  RISE       1
I__700/I                     LocalMux                       0              4465   2356  RISE       1
I__700/O                     LocalMux                     330              4795   2356  RISE       1
I__711/I                     InMux                          0              4795   2356  RISE       1
I__711/O                     InMux                        260              5056   2356  RISE       1
t0on_i1_LC_2_6_6/in3         LogicCell40_SEQ_MODE_1000      0              5056   2356  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__809/I                        LocalMux                       0              2060  RISE       1
I__809/O                        LocalMux                     330              2391  RISE       1
I__820/I                        ClkMux                         0              2391  RISE       1
I__820/O                        ClkMux                       309              2700  RISE       1
t0on_i1_LC_2_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i4_LC_1_6_3/in1
Capture Clock    : t0on_i4_LC_1_6_3/clk
Hold Constraint  : 0p
Path slack       : 2356p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1864
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5056
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    780  RISE      20
I__682/I                     Odrv12                         0              3192   1659  RISE       1
I__682/O                     Odrv12                       492              3684   1659  RISE       1
I__690/I                     Sp12to4                        0              3684   2356  RISE       1
I__690/O                     Sp12to4                      429              4113   2356  RISE       1
I__696/I                     Span4Mux_v                     0              4113   2356  RISE       1
I__696/O                     Span4Mux_v                   352              4465   2356  RISE       1
I__701/I                     LocalMux                       0              4465   2356  RISE       1
I__701/O                     LocalMux                     330              4795   2356  RISE       1
I__713/I                     InMux                          0              4795   2356  RISE       1
I__713/O                     InMux                        260              5056   2356  RISE       1
t0on_i4_LC_1_6_3/in1         LogicCell40_SEQ_MODE_1000      0              5056   2356  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__808/I                        LocalMux                       0              2060  RISE       1
I__808/O                        LocalMux                     330              2391  RISE       1
I__819/I                        ClkMux                         0              2391  RISE       1
I__819/O                        ClkMux                       309              2700  RISE       1
t0on_i4_LC_1_6_3/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i6_LC_2_6_5/in0
Capture Clock    : t0on_i6_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 2356p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  1864
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5056
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    780  RISE      20
I__682/I                     Odrv12                         0              3192   1659  RISE       1
I__682/O                     Odrv12                       492              3684   1659  RISE       1
I__690/I                     Sp12to4                        0              3684   2356  RISE       1
I__690/O                     Sp12to4                      429              4113   2356  RISE       1
I__696/I                     Span4Mux_v                     0              4113   2356  RISE       1
I__696/O                     Span4Mux_v                   352              4465   2356  RISE       1
I__700/I                     LocalMux                       0              4465   2356  RISE       1
I__700/O                     LocalMux                     330              4795   2356  RISE       1
I__712/I                     InMux                          0              4795   2356  RISE       1
I__712/O                     InMux                        260              5056   2356  RISE       1
t0on_i6_LC_2_6_5/in0         LogicCell40_SEQ_MODE_1000      0              5056   2356  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__809/I                        LocalMux                       0              2060  RISE       1
I__809/O                        LocalMux                     330              2391  RISE       1
I__820/I                        ClkMux                         0              2391  RISE       1
I__820/O                        ClkMux                       309              2700  RISE       1
t0on_i6_LC_2_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i10_LC_3_9_3/lcout
Path End         : div_state_i0_LC_5_8_3/in3
Capture Clock    : div_state_i0_LC_5_8_3/clk
Hold Constraint  : 0p
Path slack       : 2552p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2651
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2651

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  2046
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5203
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i10_LC_3_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i10_LC_3_9_3/lcout   LogicCell40_SEQ_MODE_1000    541              3157   1976  FALL       2
I__657/I                   Odrv4                          0              3157   2552  FALL       1
I__657/O                   Odrv4                        373              3530   2552  FALL       1
I__659/I                   LocalMux                       0              3530   2552  FALL       1
I__659/O                   LocalMux                     309              3839   2552  FALL       1
I__661/I                   InMux                          0              3839   2552  FALL       1
I__661/O                   InMux                        218              4057   2552  FALL       1
i11_4_lut_LC_5_9_1/in3     LogicCell40_SEQ_MODE_0000      0              4057   2552  FALL       1
i11_4_lut_LC_5_9_1/ltout   LogicCell40_SEQ_MODE_0000    267              4324   2552  RISE       1
I__656/I                   CascadeMux                     0              4324   2552  RISE       1
I__656/O                   CascadeMux                     0              4324   2552  RISE       1
i205_4_lut_LC_5_9_2/in2    LogicCell40_SEQ_MODE_0000      0              4324   2552  RISE       1
i205_4_lut_LC_5_9_2/lcout  LogicCell40_SEQ_MODE_0000    352              4676   2552  FALL       2
I__653/I                   LocalMux                       0              4676   2552  FALL       1
I__653/O                   LocalMux                     309              4985   2552  FALL       1
I__655/I                   InMux                          0              4985   2552  FALL       1
I__655/O                   InMux                        218              5203   2552  FALL       1
div_state_i0_LC_5_8_3/in3  LogicCell40_SEQ_MODE_1000      0              5203   2552  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : div_state_i1_LC_5_7_0/ce
Capture Clock    : div_state_i1_LC_5_7_0/clk
Hold Constraint  : 0p
Path slack       : 2707p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3002
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3002

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  2517
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5709
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout      LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__680/I                         LocalMux                       0              3192   2707  FALL       1
I__680/O                         LocalMux                     309              3502   2707  FALL       1
I__687/I                         InMux                          0              3502   2707  FALL       1
I__687/O                         InMux                        218              3720   2707  FALL       1
i214_2_lut_4_lut_LC_5_8_1/in1    LogicCell40_SEQ_MODE_0000      0              3720   2707  FALL       1
i214_2_lut_4_lut_LC_5_8_1/lcout  LogicCell40_SEQ_MODE_0000    380              4099   2707  FALL       1
I__743/I                         Odrv4                          0              4099   2707  FALL       1
I__743/O                         Odrv4                        373              4472   2707  FALL       1
I__744/I                         Span4Mux_v                     0              4472   2707  FALL       1
I__744/O                         Span4Mux_v                   373              4845   2707  FALL       1
I__745/I                         LocalMux                       0              4845   2707  FALL       1
I__745/O                         LocalMux                     309              5154   2707  FALL       1
I__746/I                         CEMux                          0              5154   2707  FALL       1
I__746/O                         CEMux                        555              5709   2707  FALL       1
div_state_i1_LC_5_7_0/ce         LogicCell40_SEQ_MODE_1000      0              5709   2707  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i10_LC_3_9_3/lcout
Path End         : t0off_i11_LC_6_10_6/in3
Capture Clock    : t0off_i11_LC_6_10_6/clk
Hold Constraint  : 0p
Path slack       : 2855p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2651
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2651

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  2349
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5506
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i10_LC_3_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i10_LC_3_9_3/lcout          LogicCell40_SEQ_MODE_1000    541              3157   1976  FALL       2
I__658/I                          LocalMux                       0              3157   1976  FALL       1
I__658/O                          LocalMux                     309              3466   1976  FALL       1
I__660/I                          InMux                          0              3466   1976  FALL       1
I__660/O                          InMux                        218              3684   1976  FALL       1
add_33_12_lut_LC_2_10_2/in1       LogicCell40_SEQ_MODE_0000      0              3684   1976  FALL       1
add_33_12_lut_LC_2_10_2/carryout  LogicCell40_SEQ_MODE_0000    246              3931   2454  FALL       2
I__370/I                          InMux                          0              3931   2855  FALL       1
I__370/O                          InMux                        218              4149   2855  FALL       1
add_33_13_lut_LC_2_10_3/in3       LogicCell40_SEQ_MODE_0000      0              4149   2855  FALL       1
add_33_13_lut_LC_2_10_3/lcout     LogicCell40_SEQ_MODE_0000    288              4437   2855  FALL       1
I__835/I                          Odrv12                         0              4437   2855  FALL       1
I__835/O                          Odrv12                       541              4978   2855  FALL       1
I__836/I                          LocalMux                       0              4978   2855  FALL       1
I__836/O                          LocalMux                     309              5288   2855  FALL       1
I__837/I                          InMux                          0              5288   2855  FALL       1
I__837/O                          InMux                        218              5506   2855  FALL       1
t0off_i11_LC_6_10_6/in3           LogicCell40_SEQ_MODE_1000      0              5506   2855  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__813/I                        LocalMux                       0              2011  RISE       1
I__813/O                        LocalMux                     330              2341  RISE       1
I__825/I                        ClkMux                         0              2341  RISE       1
I__825/O                        ClkMux                       309              2651  RISE       1
t0off_i11_LC_6_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0on_i15_LC_2_8_7/sr
Capture Clock    : t0on_i15_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 2954p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                        -198
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2502

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  2264
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5456
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__679/I                     LocalMux                       0              3192   1069  FALL       1
I__679/O                     LocalMux                     309              3502   1069  FALL       1
I__684/I                     InMux                          0              3502   2954  FALL       1
I__684/O                     InMux                        218              3720   2954  FALL       1
i217_2_lut_LC_5_8_4/in1      LogicCell40_SEQ_MODE_0000      0              3720   2954  FALL       1
i217_2_lut_LC_5_8_4/lcout    LogicCell40_SEQ_MODE_0000    380              4099   2954  FALL       1
I__737/I                     Odrv4                          0              4099   2954  FALL       1
I__737/O                     Odrv4                        373              4472   2954  FALL       1
I__738/I                     Span4Mux_h                     0              4472   2954  FALL       1
I__738/O                     Span4Mux_h                   316              4788   2954  FALL       1
I__739/I                     LocalMux                       0              4788   2954  FALL       1
I__739/O                     LocalMux                     309              5098   2954  FALL       1
I__740/I                     SRMux                          0              5098   2954  FALL       1
I__740/O                     SRMux                        359              5456   2954  FALL       1
t0on_i15_LC_2_8_7/sr         LogicCell40_SEQ_MODE_1000      0              5456   2954  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__811/I                        LocalMux                       0              2060  RISE       1
I__811/O                        LocalMux                     330              2391  RISE       1
I__822/I                        ClkMux                         0              2391  RISE       1
I__822/O                        ClkMux                       309              2700  RISE       1
t0on_i15_LC_2_8_7/clk           LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i4_LC_3_10_4/lcout
Path End         : t0off_i6_LC_6_9_1/in3
Capture Clock    : t0off_i6_LC_6_9_1/clk
Hold Constraint  : 0p
Path slack       : 2960p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2651
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2651

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  2454
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5611
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i4_LC_3_10_4/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i4_LC_3_10_4/lcout        LogicCell40_SEQ_MODE_1000    541              3157   1976  FALL       2
I__911/I                        LocalMux                       0              3157   1976  FALL       1
I__911/O                        LocalMux                     309              3466   1976  FALL       1
I__913/I                        InMux                          0              3466   1976  FALL       1
I__913/O                        InMux                        218              3684   1976  FALL       1
add_33_6_lut_LC_2_9_4/in1       LogicCell40_SEQ_MODE_0000      0              3684   1976  FALL       1
add_33_6_lut_LC_2_9_4/carryout  LogicCell40_SEQ_MODE_0000    246              3931   2559  FALL       2
add_33_7_lut_LC_2_9_5/carryin   LogicCell40_SEQ_MODE_0000      0              3931   2559  FALL       1
add_33_7_lut_LC_2_9_5/carryout  LogicCell40_SEQ_MODE_0000    105              4036   2559  FALL       2
I__375/I                        InMux                          0              4036   2960  FALL       1
I__375/O                        InMux                        218              4254   2960  FALL       1
add_33_8_lut_LC_2_9_6/in3       LogicCell40_SEQ_MODE_0000      0              4254   2960  FALL       1
add_33_8_lut_LC_2_9_6/lcout     LogicCell40_SEQ_MODE_0000    288              4542   2960  FALL       1
I__883/I                        Odrv12                         0              4542   2960  FALL       1
I__883/O                        Odrv12                       541              5084   2960  FALL       1
I__884/I                        LocalMux                       0              5084   2960  FALL       1
I__884/O                        LocalMux                     309              5393   2960  FALL       1
I__885/I                        InMux                          0              5393   2960  FALL       1
I__885/O                        InMux                        218              5611   2960  FALL       1
t0off_i6_LC_6_9_1/in3           LogicCell40_SEQ_MODE_1000      0              5611   2960  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i6_LC_6_9_1/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0off_i4_LC_3_10_4/lcout
Path End         : t0off_i5_LC_6_9_0/in3
Capture Clock    : t0off_i5_LC_6_9_0/clk
Hold Constraint  : 0p
Path slack       : 3002p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2651
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2651

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  2496
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5653
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i4_LC_3_10_4/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0off_i4_LC_3_10_4/lcout        LogicCell40_SEQ_MODE_1000    541              3157   1976  FALL       2
I__911/I                        LocalMux                       0              3157   1976  FALL       1
I__911/O                        LocalMux                     309              3466   1976  FALL       1
I__913/I                        InMux                          0              3466   1976  FALL       1
I__913/O                        InMux                        218              3684   1976  FALL       1
add_33_6_lut_LC_2_9_4/in1       LogicCell40_SEQ_MODE_0000      0              3684   1976  FALL       1
add_33_6_lut_LC_2_9_4/carryout  LogicCell40_SEQ_MODE_0000    246              3931   2559  FALL       2
I__376/I                        InMux                          0              3931   3002  FALL       1
I__376/O                        InMux                        218              4149   3002  FALL       1
add_33_7_lut_LC_2_9_5/in3       LogicCell40_SEQ_MODE_0000      0              4149   3002  FALL       1
add_33_7_lut_LC_2_9_5/lcout     LogicCell40_SEQ_MODE_0000    288              4437   3002  FALL       1
I__896/I                        Odrv4                          0              4437   3002  FALL       1
I__896/O                        Odrv4                        373              4809   3002  FALL       1
I__897/I                        Span4Mux_h                     0              4809   3002  FALL       1
I__897/O                        Span4Mux_h                   316              5126   3002  FALL       1
I__898/I                        LocalMux                       0              5126   3002  FALL       1
I__898/O                        LocalMux                     309              5435   3002  FALL       1
I__899/I                        InMux                          0              5435   3002  FALL       1
I__899/O                        InMux                        218              5653   3002  FALL       1
t0off_i5_LC_6_9_0/in3           LogicCell40_SEQ_MODE_1000      0              5653   3002  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i5_LC_6_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0off_i6_LC_6_9_1/ce
Capture Clock    : t0off_i6_LC_6_9_1/clk
Hold Constraint  : 0p
Path slack       : 3002p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2651
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2651

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  2461
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5653
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__679/I                     LocalMux                       0              3192   1069  FALL       1
I__679/O                     LocalMux                     309              3502   1069  FALL       1
I__685/I                     InMux                          0              3502   3002  FALL       1
I__685/O                     InMux                        218              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/in1      LogicCell40_SEQ_MODE_0000      0              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    380              4099   3002  FALL      16
I__764/I                     Odrv4                          0              4099   3002  FALL       1
I__764/O                     Odrv4                        373              4472   3002  FALL       1
I__766/I                     Span4Mux_h                     0              4472   3002  FALL       1
I__766/O                     Span4Mux_h                   316              4788   3002  FALL       1
I__768/I                     LocalMux                       0              4788   3002  FALL       1
I__768/O                     LocalMux                     309              5098   3002  FALL       1
I__772/I                     CEMux                          0              5098   3002  FALL       1
I__772/O                     CEMux                        555              5653   3002  FALL       1
t0off_i6_LC_6_9_1/ce         LogicCell40_SEQ_MODE_1000      0              5653   3002  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i6_LC_6_9_1/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0off_i5_LC_6_9_0/ce
Capture Clock    : t0off_i5_LC_6_9_0/clk
Hold Constraint  : 0p
Path slack       : 3002p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2651
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2651

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  2461
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5653
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__679/I                     LocalMux                       0              3192   1069  FALL       1
I__679/O                     LocalMux                     309              3502   1069  FALL       1
I__685/I                     InMux                          0              3502   3002  FALL       1
I__685/O                     InMux                        218              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/in1      LogicCell40_SEQ_MODE_0000      0              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    380              4099   3002  FALL      16
I__764/I                     Odrv4                          0              4099   3002  FALL       1
I__764/O                     Odrv4                        373              4472   3002  FALL       1
I__766/I                     Span4Mux_h                     0              4472   3002  FALL       1
I__766/O                     Span4Mux_h                   316              4788   3002  FALL       1
I__768/I                     LocalMux                       0              4788   3002  FALL       1
I__768/O                     LocalMux                     309              5098   3002  FALL       1
I__772/I                     CEMux                          0              5098   3002  FALL       1
I__772/O                     CEMux                        555              5653   3002  FALL       1
t0off_i5_LC_6_9_0/ce         LogicCell40_SEQ_MODE_1000      0              5653   3002  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i5_LC_6_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0off_i11_LC_6_10_6/ce
Capture Clock    : t0off_i11_LC_6_10_6/clk
Hold Constraint  : 0p
Path slack       : 3002p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2651
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2651

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  2461
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5653
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__679/I                     LocalMux                       0              3192   1069  FALL       1
I__679/O                     LocalMux                     309              3502   1069  FALL       1
I__685/I                     InMux                          0              3502   3002  FALL       1
I__685/O                     InMux                        218              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/in1      LogicCell40_SEQ_MODE_0000      0              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    380              4099   3002  FALL      16
I__765/I                     Odrv4                          0              4099   3002  FALL       1
I__765/O                     Odrv4                        373              4472   3002  FALL       1
I__767/I                     Span4Mux_h                     0              4472   3002  FALL       1
I__767/O                     Span4Mux_h                   316              4788   3002  FALL       1
I__770/I                     LocalMux                       0              4788   3002  FALL       1
I__770/O                     LocalMux                     309              5098   3002  FALL       1
I__774/I                     CEMux                          0              5098   3002  FALL       1
I__774/O                     CEMux                        555              5653   3002  FALL       1
t0off_i11_LC_6_10_6/ce       LogicCell40_SEQ_MODE_1000      0              5653   3002  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__813/I                        LocalMux                       0              2011  RISE       1
I__813/O                        LocalMux                     330              2341  RISE       1
I__825/I                        ClkMux                         0              2341  RISE       1
I__825/O                        ClkMux                       309              2651  RISE       1
t0off_i11_LC_6_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i7_LC_3_7_4/ce
Capture Clock    : t0on_i7_LC_3_7_4/clk
Hold Constraint  : 0p
Path slack       : 3066p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3002
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3002

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2524
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6068
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__838/I                     LocalMux                       0              3544   1420  FALL       1
I__838/O                     LocalMux                     309              3853   1420  FALL       1
I__843/I                     InMux                          0              3853   3066  FALL       1
I__843/O                     InMux                        218              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    387              4458   3066  FALL      17
I__716/I                     Odrv4                          0              4458   3066  FALL       1
I__716/O                     Odrv4                        373              4831   3066  FALL       1
I__721/I                     Span4Mux_v                     0              4831   3066  FALL       1
I__721/O                     Span4Mux_v                   373              5203   3066  FALL       1
I__728/I                     LocalMux                       0              5203   3066  FALL       1
I__728/O                     LocalMux                     309              5513   3066  FALL       1
I__734/I                     CEMux                          0              5513   3066  FALL       1
I__734/O                     CEMux                        555              6068   3066  FALL       1
t0on_i7_LC_3_7_4/ce          LogicCell40_SEQ_MODE_1000      0              6068   3066  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i7_LC_3_7_4/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i12_LC_3_7_3/ce
Capture Clock    : t0on_i12_LC_3_7_3/clk
Hold Constraint  : 0p
Path slack       : 3066p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3002
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3002

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2524
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6068
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__838/I                     LocalMux                       0              3544   1420  FALL       1
I__838/O                     LocalMux                     309              3853   1420  FALL       1
I__843/I                     InMux                          0              3853   3066  FALL       1
I__843/O                     InMux                        218              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    387              4458   3066  FALL      17
I__716/I                     Odrv4                          0              4458   3066  FALL       1
I__716/O                     Odrv4                        373              4831   3066  FALL       1
I__721/I                     Span4Mux_v                     0              4831   3066  FALL       1
I__721/O                     Span4Mux_v                   373              5203   3066  FALL       1
I__728/I                     LocalMux                       0              5203   3066  FALL       1
I__728/O                     LocalMux                     309              5513   3066  FALL       1
I__734/I                     CEMux                          0              5513   3066  FALL       1
I__734/O                     CEMux                        555              6068   3066  FALL       1
t0on_i12_LC_3_7_3/ce         LogicCell40_SEQ_MODE_1000      0              6068   3066  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i12_LC_3_7_3/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i2_LC_3_7_2/ce
Capture Clock    : t0on_i2_LC_3_7_2/clk
Hold Constraint  : 0p
Path slack       : 3066p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3002
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3002

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2524
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6068
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__838/I                     LocalMux                       0              3544   1420  FALL       1
I__838/O                     LocalMux                     309              3853   1420  FALL       1
I__843/I                     InMux                          0              3853   3066  FALL       1
I__843/O                     InMux                        218              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    387              4458   3066  FALL      17
I__716/I                     Odrv4                          0              4458   3066  FALL       1
I__716/O                     Odrv4                        373              4831   3066  FALL       1
I__721/I                     Span4Mux_v                     0              4831   3066  FALL       1
I__721/O                     Span4Mux_v                   373              5203   3066  FALL       1
I__728/I                     LocalMux                       0              5203   3066  FALL       1
I__728/O                     LocalMux                     309              5513   3066  FALL       1
I__734/I                     CEMux                          0              5513   3066  FALL       1
I__734/O                     CEMux                        555              6068   3066  FALL       1
t0on_i2_LC_3_7_2/ce          LogicCell40_SEQ_MODE_1000      0              6068   3066  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i10_LC_3_7_1/ce
Capture Clock    : t0on_i10_LC_3_7_1/clk
Hold Constraint  : 0p
Path slack       : 3066p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          3002
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      3002

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2524
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6068
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__838/I                     LocalMux                       0              3544   1420  FALL       1
I__838/O                     LocalMux                     309              3853   1420  FALL       1
I__843/I                     InMux                          0              3853   3066  FALL       1
I__843/O                     InMux                        218              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    387              4458   3066  FALL      17
I__716/I                     Odrv4                          0              4458   3066  FALL       1
I__716/O                     Odrv4                        373              4831   3066  FALL       1
I__721/I                     Span4Mux_v                     0              4831   3066  FALL       1
I__721/O                     Span4Mux_v                   373              5203   3066  FALL       1
I__728/I                     LocalMux                       0              5203   3066  FALL       1
I__728/O                     LocalMux                     309              5513   3066  FALL       1
I__734/I                     CEMux                          0              5513   3066  FALL       1
I__734/O                     CEMux                        555              6068   3066  FALL       1
t0on_i10_LC_3_7_1/ce         LogicCell40_SEQ_MODE_1000      0              6068   3066  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i10_LC_3_7_1/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i14_LC_3_8_3/ce
Capture Clock    : t0on_i14_LC_3_8_3/clk
Hold Constraint  : 0p
Path slack       : 3079p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2151
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5695
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__838/I                     LocalMux                       0              3544   1420  FALL       1
I__838/O                     LocalMux                     309              3853   1420  FALL       1
I__843/I                     InMux                          0              3853   3066  FALL       1
I__843/O                     InMux                        218              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    387              4458   3066  FALL      17
I__716/I                     Odrv4                          0              4458   3066  FALL       1
I__716/O                     Odrv4                        373              4831   3066  FALL       1
I__720/I                     LocalMux                       0              4831   3080  FALL       1
I__720/O                     LocalMux                     309              5140   3080  FALL       1
I__727/I                     CEMux                          0              5140   3080  FALL       1
I__727/O                     CEMux                        555              5695   3080  FALL       1
t0on_i14_LC_3_8_3/ce         LogicCell40_SEQ_MODE_1000      0              5695   3080  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i14_LC_3_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i9_LC_3_8_2/ce
Capture Clock    : t0on_i9_LC_3_8_2/clk
Hold Constraint  : 0p
Path slack       : 3079p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2151
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5695
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__838/I                     LocalMux                       0              3544   1420  FALL       1
I__838/O                     LocalMux                     309              3853   1420  FALL       1
I__843/I                     InMux                          0              3853   3066  FALL       1
I__843/O                     InMux                        218              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    387              4458   3066  FALL      17
I__716/I                     Odrv4                          0              4458   3066  FALL       1
I__716/O                     Odrv4                        373              4831   3066  FALL       1
I__720/I                     LocalMux                       0              4831   3080  FALL       1
I__720/O                     LocalMux                     309              5140   3080  FALL       1
I__727/I                     CEMux                          0              5140   3080  FALL       1
I__727/O                     CEMux                        555              5695   3080  FALL       1
t0on_i9_LC_3_8_2/ce          LogicCell40_SEQ_MODE_1000      0              5695   3080  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i9_LC_3_8_2/clk            LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i11_LC_3_8_1/ce
Capture Clock    : t0on_i11_LC_3_8_1/clk
Hold Constraint  : 0p
Path slack       : 3079p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2151
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5695
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__838/I                     LocalMux                       0              3544   1420  FALL       1
I__838/O                     LocalMux                     309              3853   1420  FALL       1
I__843/I                     InMux                          0              3853   3066  FALL       1
I__843/O                     InMux                        218              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    387              4458   3066  FALL      17
I__716/I                     Odrv4                          0              4458   3066  FALL       1
I__716/O                     Odrv4                        373              4831   3066  FALL       1
I__720/I                     LocalMux                       0              4831   3080  FALL       1
I__720/O                     LocalMux                     309              5140   3080  FALL       1
I__727/I                     CEMux                          0              5140   3080  FALL       1
I__727/O                     CEMux                        555              5695   3080  FALL       1
t0on_i11_LC_3_8_1/ce         LogicCell40_SEQ_MODE_1000      0              5695   3080  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i11_LC_3_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t0on_i11_LC_3_8_1/lcout
Path End         : div_state_i0_LC_5_8_3/in1
Capture Clock    : div_state_i0_LC_5_8_3/clk
Hold Constraint  : 0p
Path slack       : 3101p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2651
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2651

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2616
+ Clock To Q                                        541
+ Data Path Delay                                  2595
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5752
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i11_LC_3_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
t0on_i11_LC_3_8_1/lcout    LogicCell40_SEQ_MODE_1000    541              3157   2025  FALL       2
I__377/I                   LocalMux                       0              3157   3101  FALL       1
I__377/O                   LocalMux                     309              3466   3101  FALL       1
I__379/I                   InMux                          0              3466   3101  FALL       1
I__379/O                   InMux                        218              3684   3101  FALL       1
i12_4_lut_LC_3_8_0/in3     LogicCell40_SEQ_MODE_0000      0              3684   3101  FALL       1
i12_4_lut_LC_3_8_0/lcout   LogicCell40_SEQ_MODE_0000    288              3973   3101  FALL       1
I__752/I                   Odrv4                          0              3973   3101  FALL       1
I__752/O                   Odrv4                        373              4345   3101  FALL       1
I__753/I                   LocalMux                       0              4345   3101  FALL       1
I__753/O                   LocalMux                     309              4655   3101  FALL       1
I__754/I                   InMux                          0              4655   3101  FALL       1
I__754/O                   InMux                        218              4873   3101  FALL       1
I__755/I                   CascadeMux                     0              4873   3101  FALL       1
I__755/O                   CascadeMux                     0              4873   3101  FALL       1
i206_4_lut_LC_5_8_0/in2    LogicCell40_SEQ_MODE_0000      0              4873   3101  FALL       1
i206_4_lut_LC_5_8_0/lcout  LogicCell40_SEQ_MODE_0000    352              5224   3101  FALL       1
I__741/I                   LocalMux                       0              5224   3101  FALL       1
I__741/O                   LocalMux                     309              5534   3101  FALL       1
I__742/I                   InMux                          0              5534   3101  FALL       1
I__742/O                   InMux                        218              5752   3101  FALL       1
div_state_i0_LC_5_8_3/in1  LogicCell40_SEQ_MODE_1000      0              5752   3101  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t_clk_24_LC_1_11_1/in3
Capture Clock    : t_clk_24_LC_1_11_1/clk
Hold Constraint  : 0p
Path slack       : 3122p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          1997
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      1997

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  1575
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5119
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1132  RISE      22
I__839/I                     Odrv12                         0              3544   3122  RISE       1
I__839/O                     Odrv12                       492              4036   3122  RISE       1
I__848/I                     Span12Mux_v                    0              4036   3122  RISE       1
I__848/O                     Span12Mux_v                  492              4528   3122  RISE       1
I__854/I                     LocalMux                       0              4528   3122  RISE       1
I__854/O                     LocalMux                     330              4859   3122  RISE       1
I__860/I                     InMux                          0              4859   3122  RISE       1
I__860/O                     InMux                        260              5119   3122  RISE       1
t_clk_24_LC_1_11_1/in3       LogicCell40_SEQ_MODE_1000      0              5119   3122  RISE       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__789/I                        LocalMux                       0              1357  RISE       1
I__789/O                        LocalMux                     330              1688  RISE       1
I__797/I                        ClkMux                         0              1688  RISE       1
I__797/O                        ClkMux                       309              1997  RISE       1
t_clk_24_LC_1_11_1/clk          LogicCell40_SEQ_MODE_1000      0              1997  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i4_LC_1_6_3/ce
Capture Clock    : t0on_i4_LC_1_6_3/clk
Hold Constraint  : 0p
Path slack       : 3312p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2468
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6012
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__838/I                     LocalMux                       0              3544   1420  FALL       1
I__838/O                     LocalMux                     309              3853   1420  FALL       1
I__843/I                     InMux                          0              3853   3066  FALL       1
I__843/O                     InMux                        218              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    387              4458   3066  FALL      17
I__714/I                     Odrv4                          0              4458   3312  FALL       1
I__714/O                     Odrv4                        373              4831   3312  FALL       1
I__718/I                     Span4Mux_h                     0              4831   3312  FALL       1
I__718/O                     Span4Mux_h                   316              5147   3312  FALL       1
I__724/I                     LocalMux                       0              5147   3312  FALL       1
I__724/O                     LocalMux                     309              5456   3312  FALL       1
I__731/I                     CEMux                          0              5456   3312  FALL       1
I__731/O                     CEMux                        555              6012   3312  FALL       1
t0on_i4_LC_1_6_3/ce          LogicCell40_SEQ_MODE_1000      0              6012   3312  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__808/I                        LocalMux                       0              2060  RISE       1
I__808/O                        LocalMux                     330              2391  RISE       1
I__819/I                        ClkMux                         0              2391  RISE       1
I__819/O                        ClkMux                       309              2700  RISE       1
t0on_i4_LC_1_6_3/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i1_LC_2_6_6/ce
Capture Clock    : t0on_i1_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 3312p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2468
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6012
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__838/I                     LocalMux                       0              3544   1420  FALL       1
I__838/O                     LocalMux                     309              3853   1420  FALL       1
I__843/I                     InMux                          0              3853   3066  FALL       1
I__843/O                     InMux                        218              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    387              4458   3066  FALL      17
I__715/I                     Odrv4                          0              4458   3312  FALL       1
I__715/O                     Odrv4                        373              4831   3312  FALL       1
I__719/I                     Span4Mux_h                     0              4831   3312  FALL       1
I__719/O                     Span4Mux_h                   316              5147   3312  FALL       1
I__725/I                     LocalMux                       0              5147   3312  FALL       1
I__725/O                     LocalMux                     309              5456   3312  FALL       1
I__732/I                     CEMux                          0              5456   3312  FALL       1
I__732/O                     CEMux                        555              6012   3312  FALL       1
t0on_i1_LC_2_6_6/ce          LogicCell40_SEQ_MODE_1000      0              6012   3312  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__809/I                        LocalMux                       0              2060  RISE       1
I__809/O                        LocalMux                     330              2391  RISE       1
I__820/I                        ClkMux                         0              2391  RISE       1
I__820/O                        ClkMux                       309              2700  RISE       1
t0on_i1_LC_2_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i6_LC_2_6_5/ce
Capture Clock    : t0on_i6_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 3312p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2468
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6012
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__838/I                     LocalMux                       0              3544   1420  FALL       1
I__838/O                     LocalMux                     309              3853   1420  FALL       1
I__843/I                     InMux                          0              3853   3066  FALL       1
I__843/O                     InMux                        218              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    387              4458   3066  FALL      17
I__715/I                     Odrv4                          0              4458   3312  FALL       1
I__715/O                     Odrv4                        373              4831   3312  FALL       1
I__719/I                     Span4Mux_h                     0              4831   3312  FALL       1
I__719/O                     Span4Mux_h                   316              5147   3312  FALL       1
I__725/I                     LocalMux                       0              5147   3312  FALL       1
I__725/O                     LocalMux                     309              5456   3312  FALL       1
I__732/I                     CEMux                          0              5456   3312  FALL       1
I__732/O                     CEMux                        555              6012   3312  FALL       1
t0on_i6_LC_2_6_5/ce          LogicCell40_SEQ_MODE_1000      0              6012   3312  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__809/I                        LocalMux                       0              2060  RISE       1
I__809/O                        LocalMux                     330              2391  RISE       1
I__820/I                        ClkMux                         0              2391  RISE       1
I__820/O                        ClkMux                       309              2700  RISE       1
t0on_i6_LC_2_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0off_i15_LC_1_10_7/in1
Capture Clock    : t0off_i15_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 3326p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2348
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2348

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2130
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5674
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__838/I                     LocalMux                       0              3544   1420  FALL       1
I__838/O                     LocalMux                     309              3853   1420  FALL       1
I__843/I                     InMux                          0              3853   3066  FALL       1
I__843/O                     InMux                        218              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    387              4458   3066  FALL      17
I__714/I                     Odrv4                          0              4458   3312  FALL       1
I__714/O                     Odrv4                        373              4831   3312  FALL       1
I__717/I                     Span4Mux_h                     0              4831   3326  FALL       1
I__717/O                     Span4Mux_h                   316              5147   3326  FALL       1
I__722/I                     LocalMux                       0              5147   3326  FALL       1
I__722/O                     LocalMux                     309              5456   3326  FALL       1
I__729/I                     InMux                          0              5456   3326  FALL       1
I__729/O                     InMux                        218              5674   3326  FALL       1
t0off_i15_LC_1_10_7/in1      LogicCell40_SEQ_MODE_1000      0              5674   3326  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__798/I                        LocalMux                       0              1709  RISE       1
I__798/O                        LocalMux                     330              2039  RISE       1
I__807/I                        ClkMux                         0              2039  RISE       1
I__807/O                        ClkMux                       309              2348  RISE       1
t0off_i15_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0off_i7_LC_3_9_7/ce
Capture Clock    : t0off_i7_LC_3_9_7/clk
Hold Constraint  : 0p
Path slack       : 3354p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  2778
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5970
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__679/I                     LocalMux                       0              3192   1069  FALL       1
I__679/O                     LocalMux                     309              3502   1069  FALL       1
I__685/I                     InMux                          0              3502   3002  FALL       1
I__685/O                     InMux                        218              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/in1      LogicCell40_SEQ_MODE_0000      0              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    380              4099   3002  FALL      16
I__764/I                     Odrv4                          0              4099   3002  FALL       1
I__764/O                     Odrv4                        373              4472   3002  FALL       1
I__766/I                     Span4Mux_h                     0              4472   3002  FALL       1
I__766/O                     Span4Mux_h                   316              4788   3002  FALL       1
I__769/I                     Span4Mux_h                     0              4788   3354  FALL       1
I__769/O                     Span4Mux_h                   316              5105   3354  FALL       1
I__773/I                     LocalMux                       0              5105   3354  FALL       1
I__773/O                     LocalMux                     309              5414   3354  FALL       1
I__777/I                     CEMux                          0              5414   3354  FALL       1
I__777/O                     CEMux                        555              5970   3354  FALL       1
t0off_i7_LC_3_9_7/ce         LogicCell40_SEQ_MODE_1000      0              5970   3354  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i7_LC_3_9_7/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0off_i13_LC_3_9_4/ce
Capture Clock    : t0off_i13_LC_3_9_4/clk
Hold Constraint  : 0p
Path slack       : 3354p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  2778
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5970
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__679/I                     LocalMux                       0              3192   1069  FALL       1
I__679/O                     LocalMux                     309              3502   1069  FALL       1
I__685/I                     InMux                          0              3502   3002  FALL       1
I__685/O                     InMux                        218              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/in1      LogicCell40_SEQ_MODE_0000      0              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    380              4099   3002  FALL      16
I__764/I                     Odrv4                          0              4099   3002  FALL       1
I__764/O                     Odrv4                        373              4472   3002  FALL       1
I__766/I                     Span4Mux_h                     0              4472   3002  FALL       1
I__766/O                     Span4Mux_h                   316              4788   3002  FALL       1
I__769/I                     Span4Mux_h                     0              4788   3354  FALL       1
I__769/O                     Span4Mux_h                   316              5105   3354  FALL       1
I__773/I                     LocalMux                       0              5105   3354  FALL       1
I__773/O                     LocalMux                     309              5414   3354  FALL       1
I__777/I                     CEMux                          0              5414   3354  FALL       1
I__777/O                     CEMux                        555              5970   3354  FALL       1
t0off_i13_LC_3_9_4/ce        LogicCell40_SEQ_MODE_1000      0              5970   3354  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0off_i10_LC_3_9_3/ce
Capture Clock    : t0off_i10_LC_3_9_3/clk
Hold Constraint  : 0p
Path slack       : 3354p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  2778
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5970
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__679/I                     LocalMux                       0              3192   1069  FALL       1
I__679/O                     LocalMux                     309              3502   1069  FALL       1
I__685/I                     InMux                          0              3502   3002  FALL       1
I__685/O                     InMux                        218              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/in1      LogicCell40_SEQ_MODE_0000      0              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    380              4099   3002  FALL      16
I__764/I                     Odrv4                          0              4099   3002  FALL       1
I__764/O                     Odrv4                        373              4472   3002  FALL       1
I__766/I                     Span4Mux_h                     0              4472   3002  FALL       1
I__766/O                     Span4Mux_h                   316              4788   3002  FALL       1
I__769/I                     Span4Mux_h                     0              4788   3354  FALL       1
I__769/O                     Span4Mux_h                   316              5105   3354  FALL       1
I__773/I                     LocalMux                       0              5105   3354  FALL       1
I__773/O                     LocalMux                     309              5414   3354  FALL       1
I__777/I                     CEMux                          0              5414   3354  FALL       1
I__777/O                     CEMux                        555              5970   3354  FALL       1
t0off_i10_LC_3_9_3/ce        LogicCell40_SEQ_MODE_1000      0              5970   3354  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i10_LC_3_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0off_i2_LC_3_9_2/ce
Capture Clock    : t0off_i2_LC_3_9_2/clk
Hold Constraint  : 0p
Path slack       : 3354p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  2778
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5970
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__679/I                     LocalMux                       0              3192   1069  FALL       1
I__679/O                     LocalMux                     309              3502   1069  FALL       1
I__685/I                     InMux                          0              3502   3002  FALL       1
I__685/O                     InMux                        218              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/in1      LogicCell40_SEQ_MODE_0000      0              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    380              4099   3002  FALL      16
I__764/I                     Odrv4                          0              4099   3002  FALL       1
I__764/O                     Odrv4                        373              4472   3002  FALL       1
I__766/I                     Span4Mux_h                     0              4472   3002  FALL       1
I__766/O                     Span4Mux_h                   316              4788   3002  FALL       1
I__769/I                     Span4Mux_h                     0              4788   3354  FALL       1
I__769/O                     Span4Mux_h                   316              5105   3354  FALL       1
I__773/I                     LocalMux                       0              5105   3354  FALL       1
I__773/O                     LocalMux                     309              5414   3354  FALL       1
I__777/I                     CEMux                          0              5414   3354  FALL       1
I__777/O                     CEMux                        555              5970   3354  FALL       1
t0off_i2_LC_3_9_2/ce         LogicCell40_SEQ_MODE_1000      0              5970   3354  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i2_LC_3_9_2/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0off_i8_LC_3_9_1/ce
Capture Clock    : t0off_i8_LC_3_9_1/clk
Hold Constraint  : 0p
Path slack       : 3354p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  2778
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5970
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__679/I                     LocalMux                       0              3192   1069  FALL       1
I__679/O                     LocalMux                     309              3502   1069  FALL       1
I__685/I                     InMux                          0              3502   3002  FALL       1
I__685/O                     InMux                        218              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/in1      LogicCell40_SEQ_MODE_0000      0              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    380              4099   3002  FALL      16
I__764/I                     Odrv4                          0              4099   3002  FALL       1
I__764/O                     Odrv4                        373              4472   3002  FALL       1
I__766/I                     Span4Mux_h                     0              4472   3002  FALL       1
I__766/O                     Span4Mux_h                   316              4788   3002  FALL       1
I__769/I                     Span4Mux_h                     0              4788   3354  FALL       1
I__769/O                     Span4Mux_h                   316              5105   3354  FALL       1
I__773/I                     LocalMux                       0              5105   3354  FALL       1
I__773/O                     LocalMux                     309              5414   3354  FALL       1
I__777/I                     CEMux                          0              5414   3354  FALL       1
I__777/O                     CEMux                        555              5970   3354  FALL       1
t0off_i8_LC_3_9_1/ce         LogicCell40_SEQ_MODE_1000      0              5970   3354  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i8_LC_3_9_1/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0off_i3_LC_3_9_0/ce
Capture Clock    : t0off_i3_LC_3_9_0/clk
Hold Constraint  : 0p
Path slack       : 3354p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  2778
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5970
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__679/I                     LocalMux                       0              3192   1069  FALL       1
I__679/O                     LocalMux                     309              3502   1069  FALL       1
I__685/I                     InMux                          0              3502   3002  FALL       1
I__685/O                     InMux                        218              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/in1      LogicCell40_SEQ_MODE_0000      0              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    380              4099   3002  FALL      16
I__764/I                     Odrv4                          0              4099   3002  FALL       1
I__764/O                     Odrv4                        373              4472   3002  FALL       1
I__766/I                     Span4Mux_h                     0              4472   3002  FALL       1
I__766/O                     Span4Mux_h                   316              4788   3002  FALL       1
I__769/I                     Span4Mux_h                     0              4788   3354  FALL       1
I__769/O                     Span4Mux_h                   316              5105   3354  FALL       1
I__773/I                     LocalMux                       0              5105   3354  FALL       1
I__773/O                     LocalMux                     309              5414   3354  FALL       1
I__777/I                     CEMux                          0              5414   3354  FALL       1
I__777/O                     CEMux                        555              5970   3354  FALL       1
t0off_i3_LC_3_9_0/ce         LogicCell40_SEQ_MODE_1000      0              5970   3354  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i3_LC_3_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0off_i0_LC_3_10_7/ce
Capture Clock    : t0off_i0_LC_3_10_7/clk
Hold Constraint  : 0p
Path slack       : 3354p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  2778
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5970
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__679/I                     LocalMux                       0              3192   1069  FALL       1
I__679/O                     LocalMux                     309              3502   1069  FALL       1
I__685/I                     InMux                          0              3502   3002  FALL       1
I__685/O                     InMux                        218              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/in1      LogicCell40_SEQ_MODE_0000      0              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    380              4099   3002  FALL      16
I__765/I                     Odrv4                          0              4099   3002  FALL       1
I__765/O                     Odrv4                        373              4472   3002  FALL       1
I__767/I                     Span4Mux_h                     0              4472   3002  FALL       1
I__767/O                     Span4Mux_h                   316              4788   3002  FALL       1
I__771/I                     Span4Mux_h                     0              4788   3354  FALL       1
I__771/O                     Span4Mux_h                   316              5105   3354  FALL       1
I__775/I                     LocalMux                       0              5105   3354  FALL       1
I__775/O                     LocalMux                     309              5414   3354  FALL       1
I__778/I                     CEMux                          0              5414   3354  FALL       1
I__778/O                     CEMux                        555              5970   3354  FALL       1
t0off_i0_LC_3_10_7/ce        LogicCell40_SEQ_MODE_1000      0              5970   3354  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i0_LC_3_10_7/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0off_i1_LC_3_10_5/ce
Capture Clock    : t0off_i1_LC_3_10_5/clk
Hold Constraint  : 0p
Path slack       : 3354p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  2778
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5970
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__679/I                     LocalMux                       0              3192   1069  FALL       1
I__679/O                     LocalMux                     309              3502   1069  FALL       1
I__685/I                     InMux                          0              3502   3002  FALL       1
I__685/O                     InMux                        218              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/in1      LogicCell40_SEQ_MODE_0000      0              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    380              4099   3002  FALL      16
I__765/I                     Odrv4                          0              4099   3002  FALL       1
I__765/O                     Odrv4                        373              4472   3002  FALL       1
I__767/I                     Span4Mux_h                     0              4472   3002  FALL       1
I__767/O                     Span4Mux_h                   316              4788   3002  FALL       1
I__771/I                     Span4Mux_h                     0              4788   3354  FALL       1
I__771/O                     Span4Mux_h                   316              5105   3354  FALL       1
I__775/I                     LocalMux                       0              5105   3354  FALL       1
I__775/O                     LocalMux                     309              5414   3354  FALL       1
I__778/I                     CEMux                          0              5414   3354  FALL       1
I__778/O                     CEMux                        555              5970   3354  FALL       1
t0off_i1_LC_3_10_5/ce        LogicCell40_SEQ_MODE_1000      0              5970   3354  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i1_LC_3_10_5/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0off_i4_LC_3_10_4/ce
Capture Clock    : t0off_i4_LC_3_10_4/clk
Hold Constraint  : 0p
Path slack       : 3354p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  2778
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5970
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__679/I                     LocalMux                       0              3192   1069  FALL       1
I__679/O                     LocalMux                     309              3502   1069  FALL       1
I__685/I                     InMux                          0              3502   3002  FALL       1
I__685/O                     InMux                        218              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/in1      LogicCell40_SEQ_MODE_0000      0              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    380              4099   3002  FALL      16
I__765/I                     Odrv4                          0              4099   3002  FALL       1
I__765/O                     Odrv4                        373              4472   3002  FALL       1
I__767/I                     Span4Mux_h                     0              4472   3002  FALL       1
I__767/O                     Span4Mux_h                   316              4788   3002  FALL       1
I__771/I                     Span4Mux_h                     0              4788   3354  FALL       1
I__771/O                     Span4Mux_h                   316              5105   3354  FALL       1
I__775/I                     LocalMux                       0              5105   3354  FALL       1
I__775/O                     LocalMux                     309              5414   3354  FALL       1
I__778/I                     CEMux                          0              5414   3354  FALL       1
I__778/O                     CEMux                        555              5970   3354  FALL       1
t0off_i4_LC_3_10_4/ce        LogicCell40_SEQ_MODE_1000      0              5970   3354  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i4_LC_3_10_4/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0off_i14_LC_3_10_3/ce
Capture Clock    : t0off_i14_LC_3_10_3/clk
Hold Constraint  : 0p
Path slack       : 3354p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  2778
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5970
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__679/I                     LocalMux                       0              3192   1069  FALL       1
I__679/O                     LocalMux                     309              3502   1069  FALL       1
I__685/I                     InMux                          0              3502   3002  FALL       1
I__685/O                     InMux                        218              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/in1      LogicCell40_SEQ_MODE_0000      0              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    380              4099   3002  FALL      16
I__765/I                     Odrv4                          0              4099   3002  FALL       1
I__765/O                     Odrv4                        373              4472   3002  FALL       1
I__767/I                     Span4Mux_h                     0              4472   3002  FALL       1
I__767/O                     Span4Mux_h                   316              4788   3002  FALL       1
I__771/I                     Span4Mux_h                     0              4788   3354  FALL       1
I__771/O                     Span4Mux_h                   316              5105   3354  FALL       1
I__775/I                     LocalMux                       0              5105   3354  FALL       1
I__775/O                     LocalMux                     309              5414   3354  FALL       1
I__778/I                     CEMux                          0              5414   3354  FALL       1
I__778/O                     CEMux                        555              5970   3354  FALL       1
t0off_i14_LC_3_10_3/ce       LogicCell40_SEQ_MODE_1000      0              5970   3354  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i14_LC_3_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0off_i9_LC_3_10_2/ce
Capture Clock    : t0off_i9_LC_3_10_2/clk
Hold Constraint  : 0p
Path slack       : 3354p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  2778
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5970
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__679/I                     LocalMux                       0              3192   1069  FALL       1
I__679/O                     LocalMux                     309              3502   1069  FALL       1
I__685/I                     InMux                          0              3502   3002  FALL       1
I__685/O                     InMux                        218              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/in1      LogicCell40_SEQ_MODE_0000      0              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    380              4099   3002  FALL      16
I__765/I                     Odrv4                          0              4099   3002  FALL       1
I__765/O                     Odrv4                        373              4472   3002  FALL       1
I__767/I                     Span4Mux_h                     0              4472   3002  FALL       1
I__767/O                     Span4Mux_h                   316              4788   3002  FALL       1
I__771/I                     Span4Mux_h                     0              4788   3354  FALL       1
I__771/O                     Span4Mux_h                   316              5105   3354  FALL       1
I__775/I                     LocalMux                       0              5105   3354  FALL       1
I__775/O                     LocalMux                     309              5414   3354  FALL       1
I__778/I                     CEMux                          0              5414   3354  FALL       1
I__778/O                     CEMux                        555              5970   3354  FALL       1
t0off_i9_LC_3_10_2/ce        LogicCell40_SEQ_MODE_1000      0              5970   3354  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i9_LC_3_10_2/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0off_i12_LC_3_10_1/ce
Capture Clock    : t0off_i12_LC_3_10_1/clk
Hold Constraint  : 0p
Path slack       : 3354p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2616
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2616

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  2778
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      5970
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__679/I                     LocalMux                       0              3192   1069  FALL       1
I__679/O                     LocalMux                     309              3502   1069  FALL       1
I__685/I                     InMux                          0              3502   3002  FALL       1
I__685/O                     InMux                        218              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/in1      LogicCell40_SEQ_MODE_0000      0              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    380              4099   3002  FALL      16
I__765/I                     Odrv4                          0              4099   3002  FALL       1
I__765/O                     Odrv4                        373              4472   3002  FALL       1
I__767/I                     Span4Mux_h                     0              4472   3002  FALL       1
I__767/O                     Span4Mux_h                   316              4788   3002  FALL       1
I__771/I                     Span4Mux_h                     0              4788   3354  FALL       1
I__771/O                     Span4Mux_h                   316              5105   3354  FALL       1
I__775/I                     LocalMux                       0              5105   3354  FALL       1
I__775/O                     LocalMux                     309              5414   3354  FALL       1
I__778/I                     CEMux                          0              5414   3354  FALL       1
I__778/O                     CEMux                        555              5970   3354  FALL       1
t0off_i12_LC_3_10_1/ce       LogicCell40_SEQ_MODE_1000      0              5970   3354  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i12_LC_3_10_1/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i3_LC_1_7_7/ce
Capture Clock    : t0on_i3_LC_1_7_7/clk
Hold Constraint  : 0p
Path slack       : 3684p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2840
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6384
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__838/I                     LocalMux                       0              3544   1420  FALL       1
I__838/O                     LocalMux                     309              3853   1420  FALL       1
I__843/I                     InMux                          0              3853   3066  FALL       1
I__843/O                     InMux                        218              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    387              4458   3066  FALL      17
I__714/I                     Odrv4                          0              4458   3312  FALL       1
I__714/O                     Odrv4                        373              4831   3312  FALL       1
I__717/I                     Span4Mux_h                     0              4831   3326  FALL       1
I__717/O                     Span4Mux_h                   316              5147   3326  FALL       1
I__723/I                     Span4Mux_v                     0              5147   3684  FALL       1
I__723/O                     Span4Mux_v                   373              5520   3684  FALL       1
I__730/I                     LocalMux                       0              5520   3684  FALL       1
I__730/O                     LocalMux                     309              5829   3684  FALL       1
I__735/I                     CEMux                          0              5829   3684  FALL       1
I__735/O                     CEMux                        555              6384   3684  FALL       1
t0on_i3_LC_1_7_7/ce          LogicCell40_SEQ_MODE_1000      0              6384   3684  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i3_LC_1_7_7/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i5_LC_1_7_6/ce
Capture Clock    : t0on_i5_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 3684p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2840
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6384
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__838/I                     LocalMux                       0              3544   1420  FALL       1
I__838/O                     LocalMux                     309              3853   1420  FALL       1
I__843/I                     InMux                          0              3853   3066  FALL       1
I__843/O                     InMux                        218              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    387              4458   3066  FALL      17
I__714/I                     Odrv4                          0              4458   3312  FALL       1
I__714/O                     Odrv4                        373              4831   3312  FALL       1
I__717/I                     Span4Mux_h                     0              4831   3326  FALL       1
I__717/O                     Span4Mux_h                   316              5147   3326  FALL       1
I__723/I                     Span4Mux_v                     0              5147   3684  FALL       1
I__723/O                     Span4Mux_v                   373              5520   3684  FALL       1
I__730/I                     LocalMux                       0              5520   3684  FALL       1
I__730/O                     LocalMux                     309              5829   3684  FALL       1
I__735/I                     CEMux                          0              5829   3684  FALL       1
I__735/O                     CEMux                        555              6384   3684  FALL       1
t0on_i5_LC_1_7_6/ce          LogicCell40_SEQ_MODE_1000      0              6384   3684  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i5_LC_1_7_6/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i13_LC_1_7_5/ce
Capture Clock    : t0on_i13_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 3684p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2840
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6384
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__838/I                     LocalMux                       0              3544   1420  FALL       1
I__838/O                     LocalMux                     309              3853   1420  FALL       1
I__843/I                     InMux                          0              3853   3066  FALL       1
I__843/O                     InMux                        218              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    387              4458   3066  FALL      17
I__714/I                     Odrv4                          0              4458   3312  FALL       1
I__714/O                     Odrv4                        373              4831   3312  FALL       1
I__717/I                     Span4Mux_h                     0              4831   3326  FALL       1
I__717/O                     Span4Mux_h                   316              5147   3326  FALL       1
I__723/I                     Span4Mux_v                     0              5147   3684  FALL       1
I__723/O                     Span4Mux_v                   373              5520   3684  FALL       1
I__730/I                     LocalMux                       0              5520   3684  FALL       1
I__730/O                     LocalMux                     309              5829   3684  FALL       1
I__735/I                     CEMux                          0              5829   3684  FALL       1
I__735/O                     CEMux                        555              6384   3684  FALL       1
t0on_i13_LC_1_7_5/ce         LogicCell40_SEQ_MODE_1000      0              6384   3684  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i13_LC_1_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i8_LC_1_7_1/ce
Capture Clock    : t0on_i8_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 3684p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2840
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6384
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__838/I                     LocalMux                       0              3544   1420  FALL       1
I__838/O                     LocalMux                     309              3853   1420  FALL       1
I__843/I                     InMux                          0              3853   3066  FALL       1
I__843/O                     InMux                        218              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    387              4458   3066  FALL      17
I__714/I                     Odrv4                          0              4458   3312  FALL       1
I__714/O                     Odrv4                        373              4831   3312  FALL       1
I__717/I                     Span4Mux_h                     0              4831   3326  FALL       1
I__717/O                     Span4Mux_h                   316              5147   3326  FALL       1
I__723/I                     Span4Mux_v                     0              5147   3684  FALL       1
I__723/O                     Span4Mux_v                   373              5520   3684  FALL       1
I__730/I                     LocalMux                       0              5520   3684  FALL       1
I__730/O                     LocalMux                     309              5829   3684  FALL       1
I__735/I                     CEMux                          0              5829   3684  FALL       1
I__735/O                     CEMux                        555              6384   3684  FALL       1
t0on_i8_LC_1_7_1/ce          LogicCell40_SEQ_MODE_1000      0              6384   3684  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i8_LC_1_7_1/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i0_LC_1_7_0/ce
Capture Clock    : t0on_i0_LC_1_7_0/clk
Hold Constraint  : 0p
Path slack       : 3684p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2840
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6384
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__838/I                     LocalMux                       0              3544   1420  FALL       1
I__838/O                     LocalMux                     309              3853   1420  FALL       1
I__843/I                     InMux                          0              3853   3066  FALL       1
I__843/O                     InMux                        218              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    387              4458   3066  FALL      17
I__714/I                     Odrv4                          0              4458   3312  FALL       1
I__714/O                     Odrv4                        373              4831   3312  FALL       1
I__717/I                     Span4Mux_h                     0              4831   3326  FALL       1
I__717/O                     Span4Mux_h                   316              5147   3326  FALL       1
I__723/I                     Span4Mux_v                     0              5147   3684  FALL       1
I__723/O                     Span4Mux_v                   373              5520   3684  FALL       1
I__730/I                     LocalMux                       0              5520   3684  FALL       1
I__730/O                     LocalMux                     309              5829   3684  FALL       1
I__735/I                     CEMux                          0              5829   3684  FALL       1
I__735/O                     CEMux                        555              6384   3684  FALL       1
t0on_i0_LC_1_7_0/ce          LogicCell40_SEQ_MODE_1000      0              6384   3684  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i0_LC_1_7_0/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i1_LC_5_7_0/lcout
Path End         : t0on_i15_LC_2_8_7/ce
Capture Clock    : t0on_i15_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 3684p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2700
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2700

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          3002
+ Clock To Q                                        541
+ Data Path Delay                                  2840
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6384
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__824/I                        LocalMux                       0              2363  RISE       1
I__824/O                        LocalMux                     330              2693  RISE       1
I__829/I                        ClkMux                         0              2693  RISE       1
I__829/O                        ClkMux                       309              3002  RISE       1
div_state_i1_LC_5_7_0/clk       LogicCell40_SEQ_MODE_1000      0              3002  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i1_LC_5_7_0/lcout  LogicCell40_SEQ_MODE_1000    541              3544   1069  FALL      22
I__838/I                     LocalMux                       0              3544   1420  FALL       1
I__838/O                     LocalMux                     309              3853   1420  FALL       1
I__843/I                     InMux                          0              3853   3066  FALL       1
I__843/O                     InMux                        218              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/in0      LogicCell40_SEQ_MODE_0000      0              4071   3066  FALL       1
i218_1_lut_LC_5_8_5/lcout    LogicCell40_SEQ_MODE_0000    387              4458   3066  FALL      17
I__715/I                     Odrv4                          0              4458   3312  FALL       1
I__715/O                     Odrv4                        373              4831   3312  FALL       1
I__719/I                     Span4Mux_h                     0              4831   3312  FALL       1
I__719/O                     Span4Mux_h                   316              5147   3312  FALL       1
I__726/I                     Span4Mux_v                     0              5147   3684  FALL       1
I__726/O                     Span4Mux_v                   373              5520   3684  FALL       1
I__733/I                     LocalMux                       0              5520   3684  FALL       1
I__733/O                     LocalMux                     309              5829   3684  FALL       1
I__736/I                     CEMux                          0              5829   3684  FALL       1
I__736/O                     CEMux                        555              6384   3684  FALL       1
t0on_i15_LC_2_8_7/ce         LogicCell40_SEQ_MODE_1000      0              6384   3684  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__811/I                        LocalMux                       0              2060  RISE       1
I__811/O                        LocalMux                     330              2391  RISE       1
I__822/I                        ClkMux                         0              2391  RISE       1
I__822/O                        ClkMux                       309              2700  RISE       1
t0on_i15_LC_2_8_7/clk           LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : div_state_i0_LC_5_8_3/lcout
Path End         : t0off_i15_LC_1_10_7/ce
Capture Clock    : t0off_i15_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 3938p

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          2348
- Setup Time                                           0
-------------------------------------------------   ---- 
End-of-path required time (ps)                      2348

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          2651
+ Clock To Q                                        541
+ Data Path Delay                                  3094
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      6286
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__814/I                        LocalMux                       0              2011  RISE       1
I__814/O                        LocalMux                     330              2341  RISE       1
I__826/I                        ClkMux                         0              2341  RISE       1
I__826/O                        ClkMux                       309              2651  RISE       1
div_state_i0_LC_5_8_3/clk       LogicCell40_SEQ_MODE_1000      0              2651  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
div_state_i0_LC_5_8_3/lcout  LogicCell40_SEQ_MODE_1000    541              3192    717  FALL      20
I__679/I                     LocalMux                       0              3192   1069  FALL       1
I__679/O                     LocalMux                     309              3502   1069  FALL       1
I__685/I                     InMux                          0              3502   3002  FALL       1
I__685/O                     InMux                        218              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/in1      LogicCell40_SEQ_MODE_0000      0              3720   3002  FALL       1
i208_2_lut_LC_5_8_6/lcout    LogicCell40_SEQ_MODE_0000    380              4099   3002  FALL      16
I__765/I                     Odrv4                          0              4099   3002  FALL       1
I__765/O                     Odrv4                        373              4472   3002  FALL       1
I__767/I                     Span4Mux_h                     0              4472   3002  FALL       1
I__767/O                     Span4Mux_h                   316              4788   3002  FALL       1
I__771/I                     Span4Mux_h                     0              4788   3354  FALL       1
I__771/O                     Span4Mux_h                   316              5105   3354  FALL       1
I__776/I                     Span4Mux_h                     0              5105   3938  FALL       1
I__776/O                     Span4Mux_h                   316              5421   3938  FALL       1
I__779/I                     LocalMux                       0              5421   3938  FALL       1
I__779/O                     LocalMux                     309              5731   3938  FALL       1
I__780/I                     CEMux                          0              5731   3938  FALL       1
I__780/O                     CEMux                        555              6286   3938  FALL       1
t0off_i15_LC_1_10_7/ce       LogicCell40_SEQ_MODE_1000      0              6286   3938  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__798/I                        LocalMux                       0              1709  RISE       1
I__798/O                        LocalMux                     330              2039  RISE       1
I__807/I                        ClkMux                         0              2039  RISE       1
I__807/O                        ClkMux                       309              2348  RISE       1
t0off_i15_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[15]
Path End         : t0off_i15_LC_1_10_7/in3
Capture Clock    : t0off_i15_LC_1_10_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2348
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3403
---------------------------------------   ---- 
End-of-path arrival time (ps)             3403
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[15]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__591/I                                        Odrv12                         0              1054   +INF  FALL       1
I__591/O                                        Odrv12                       541              1595   +INF  FALL       1
I__592/I                                        LocalMux                       0              1595   +INF  FALL       1
I__592/O                                        LocalMux                     309              1905   +INF  FALL       1
I__595/I                                        InMux                          0              1905   +INF  FALL       1
I__595/O                                        InMux                        218              2123   +INF  FALL       1
sub_34_inv_0_i15_1_lut_LC_1_11_5/in3            LogicCell40_SEQ_MODE_0000      0              2123   +INF  FALL       1
sub_34_inv_0_i15_1_lut_LC_1_11_5/lcout          LogicCell40_SEQ_MODE_0000    288              2411   +INF  FALL       1
I__314/I                                        LocalMux                       0              2411   +INF  FALL       1
I__314/O                                        LocalMux                     309              2721   +INF  FALL       1
I__315/I                                        InMux                          0              2721   +INF  FALL       1
I__315/O                                        InMux                        218              2938   +INF  FALL       1
sub_34_add_2_16_lut_LC_1_10_6/in1               LogicCell40_SEQ_MODE_0000      0              2938   +INF  FALL       1
sub_34_add_2_16_lut_LC_1_10_6/carryout          LogicCell40_SEQ_MODE_0000    246              3185   +INF  FALL       1
I__229/I                                        InMux                          0              3185   +INF  FALL       1
I__229/O                                        InMux                        218              3403   +INF  FALL       1
t0off_i15_LC_1_10_7/in3                         LogicCell40_SEQ_MODE_1000      0              3403   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__798/I                        LocalMux                       0              1709  RISE       1
I__798/O                        LocalMux                     330              2039  RISE       1
I__807/I                        ClkMux                         0              2039  RISE       1
I__807/O                        ClkMux                       309              2348  RISE       1
t0off_i15_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[15]
Path End         : t0off_i14_LC_3_10_3/in0
Capture Clock    : t0off_i14_LC_3_10_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4337
---------------------------------------   ---- 
End-of-path arrival time (ps)             4337
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[15]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_15_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_15_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_15_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_15_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__591/I                                        Odrv12                         0              1004   +INF  FALL       1
I__591/O                                        Odrv12                       541              1545   +INF  FALL       1
I__592/I                                        LocalMux                       0              1545   +INF  FALL       1
I__592/O                                        LocalMux                     309              1855   +INF  FALL       1
I__595/I                                        InMux                          0              1855   +INF  FALL       1
I__595/O                                        InMux                        218              2073   +INF  FALL       1
sub_34_inv_0_i15_1_lut_LC_1_11_5/in3            LogicCell40_SEQ_MODE_0000      0              2073   +INF  FALL       1
sub_34_inv_0_i15_1_lut_LC_1_11_5/lcout          LogicCell40_SEQ_MODE_0000    288              2361   +INF  FALL       1
I__314/I                                        LocalMux                       0              2361   +INF  FALL       1
I__314/O                                        LocalMux                     309              2671   +INF  FALL       1
I__315/I                                        InMux                          0              2671   +INF  FALL       1
I__315/O                                        InMux                        218              2888   +INF  FALL       1
sub_34_add_2_16_lut_LC_1_10_6/in1               LogicCell40_SEQ_MODE_0000      0              2888   +INF  FALL       1
sub_34_add_2_16_lut_LC_1_10_6/lcout             LogicCell40_SEQ_MODE_0000    380              3268   +INF  FALL       1
I__629/I                                        Odrv12                         0              3268   +INF  FALL       1
I__629/O                                        Odrv12                       541              3810   +INF  FALL       1
I__630/I                                        LocalMux                       0              3810   +INF  FALL       1
I__630/O                                        LocalMux                     309              4119   +INF  FALL       1
I__631/I                                        InMux                          0              4119   +INF  FALL       1
I__631/O                                        InMux                        218              4337   +INF  FALL       1
t0off_i14_LC_3_10_3/in0                         LogicCell40_SEQ_MODE_1000      0              4337   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i14_LC_3_10_3/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[14]
Path End         : t0on_i13_LC_1_7_5/in1
Capture Clock    : t0on_i13_LC_1_7_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2700
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3691
---------------------------------------   ---- 
End-of-path arrival time (ps)             3691
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[14]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_14_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_14_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_14_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_14_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__231/I                                        Odrv12                         0              1054   +INF  FALL       1
I__231/O                                        Odrv12                       541              1595   +INF  FALL       1
I__232/I                                        Sp12to4                        0              1595   +INF  FALL       1
I__232/O                                        Sp12to4                      450              2045   +INF  FALL       1
I__233/I                                        Span4Mux_v                     0              2045   +INF  FALL       1
I__233/O                                        Span4Mux_v                   373              2418   +INF  FALL       1
I__234/I                                        Span4Mux_v                     0              2418   +INF  FALL       1
I__234/O                                        Span4Mux_v                   373              2791   +INF  FALL       1
I__235/I                                        Span4Mux_v                     0              2791   +INF  FALL       1
I__235/O                                        Span4Mux_v                   373              3163   +INF  FALL       1
I__236/I                                        LocalMux                       0              3163   +INF  FALL       1
I__236/O                                        LocalMux                     309              3473   +INF  FALL       1
I__239/I                                        InMux                          0              3473   +INF  FALL       1
I__239/O                                        InMux                        218              3691   +INF  FALL       1
t0on_i13_LC_1_7_5/in1                           LogicCell40_SEQ_MODE_1000      0              3691   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i13_LC_1_7_5/clk           LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[14]
Path End         : t0off_i13_LC_3_9_4/in0
Capture Clock    : t0off_i13_LC_3_9_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6397
---------------------------------------   ---- 
End-of-path arrival time (ps)             6397
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[14]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_14_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_14_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_14_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_14_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__231/I                                        Odrv12                         0              1004   +INF  FALL       1
I__231/O                                        Odrv12                       541              1545   +INF  FALL       1
I__232/I                                        Sp12to4                        0              1545   +INF  FALL       1
I__232/O                                        Sp12to4                      450              1995   +INF  FALL       1
I__233/I                                        Span4Mux_v                     0              1995   +INF  FALL       1
I__233/O                                        Span4Mux_v                   373              2368   +INF  FALL       1
I__234/I                                        Span4Mux_v                     0              2368   +INF  FALL       1
I__234/O                                        Span4Mux_v                   373              2741   +INF  FALL       1
I__235/I                                        Span4Mux_v                     0              2741   +INF  FALL       1
I__235/O                                        Span4Mux_v                   373              3113   +INF  FALL       1
I__237/I                                        LocalMux                       0              3113   +INF  FALL       1
I__237/O                                        LocalMux                     309              3423   +INF  FALL       1
I__240/I                                        InMux                          0              3423   +INF  FALL       1
I__240/O                                        InMux                        218              3641   +INF  FALL       1
sub_34_inv_0_i14_1_lut_LC_1_8_3/in3             LogicCell40_SEQ_MODE_0000      0              3641   +INF  FALL       1
sub_34_inv_0_i14_1_lut_LC_1_8_3/lcout           LogicCell40_SEQ_MODE_0000    288              3929   +INF  FALL       1
I__244/I                                        Odrv4                          0              3929   +INF  FALL       1
I__244/O                                        Odrv4                        373              4302   +INF  FALL       1
I__245/I                                        LocalMux                       0              4302   +INF  FALL       1
I__245/O                                        LocalMux                     309              4611   +INF  FALL       1
I__246/I                                        InMux                          0              4611   +INF  FALL       1
I__246/O                                        InMux                        218              4829   +INF  FALL       1
I__247/I                                        CascadeMux                     0              4829   +INF  FALL       1
I__247/O                                        CascadeMux                     0              4829   +INF  FALL       1
sub_34_add_2_15_lut_LC_1_10_5/in2               LogicCell40_SEQ_MODE_0000      0              4829   +INF  FALL       1
sub_34_add_2_15_lut_LC_1_10_5/lcout             LogicCell40_SEQ_MODE_0000    352              5181   +INF  FALL       1
I__649/I                                        Odrv4                          0              5181   +INF  FALL       1
I__649/O                                        Odrv4                        373              5553   +INF  FALL       1
I__650/I                                        Span4Mux_h                     0              5553   +INF  FALL       1
I__650/O                                        Span4Mux_h                   316              5870   +INF  FALL       1
I__651/I                                        LocalMux                       0              5870   +INF  FALL       1
I__651/O                                        LocalMux                     309              6179   +INF  FALL       1
I__652/I                                        InMux                          0              6179   +INF  FALL       1
I__652/O                                        InMux                        218              6397   +INF  FALL       1
t0off_i13_LC_3_9_4/in0                          LogicCell40_SEQ_MODE_1000      0              6397   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i13_LC_3_9_4/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[13]
Path End         : t0off_i12_LC_3_10_1/in0
Capture Clock    : t0off_i12_LC_3_10_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5624
---------------------------------------   ---- 
End-of-path arrival time (ps)             5624
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[13]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_13_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_13_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_13_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_13_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__417/I                                        Odrv4                          0              1054   +INF  FALL       1
I__417/O                                        Odrv4                        373              1427   +INF  FALL       1
I__419/I                                        Span4Mux_v                     0              1427   +INF  FALL       1
I__419/O                                        Span4Mux_v                   373              1799   +INF  FALL       1
I__421/I                                        Span4Mux_h                     0              1799   +INF  FALL       1
I__421/O                                        Span4Mux_h                   316              2116   +INF  FALL       1
I__423/I                                        Span4Mux_v                     0              2116   +INF  FALL       1
I__423/O                                        Span4Mux_v                   373              2488   +INF  FALL       1
I__425/I                                        LocalMux                       0              2488   +INF  FALL       1
I__425/O                                        LocalMux                     309              2798   +INF  FALL       1
I__428/I                                        InMux                          0              2798   +INF  FALL       1
I__428/O                                        InMux                        218              3016   +INF  FALL       1
sub_34_inv_0_i13_1_lut_LC_1_8_2/in3             LogicCell40_SEQ_MODE_0000      0              3016   +INF  FALL       1
sub_34_inv_0_i13_1_lut_LC_1_8_2/lcout           LogicCell40_SEQ_MODE_0000    288              3304   +INF  FALL       1
I__249/I                                        Odrv4                          0              3304   +INF  FALL       1
I__249/O                                        Odrv4                        373              3677   +INF  FALL       1
I__250/I                                        LocalMux                       0              3677   +INF  FALL       1
I__250/O                                        LocalMux                     309              3986   +INF  FALL       1
I__251/I                                        InMux                          0              3986   +INF  FALL       1
I__251/O                                        InMux                        218              4204   +INF  FALL       1
I__252/I                                        CascadeMux                     0              4204   +INF  FALL       1
I__252/O                                        CascadeMux                     0              4204   +INF  FALL       1
sub_34_add_2_14_lut_LC_1_10_4/in2               LogicCell40_SEQ_MODE_0000      0              4204   +INF  FALL       1
sub_34_add_2_14_lut_LC_1_10_4/lcout             LogicCell40_SEQ_MODE_0000    352              4556   +INF  FALL       1
I__639/I                                        Odrv12                         0              4556   +INF  FALL       1
I__639/O                                        Odrv12                       541              5097   +INF  FALL       1
I__640/I                                        LocalMux                       0              5097   +INF  FALL       1
I__640/O                                        LocalMux                     309              5406   +INF  FALL       1
I__641/I                                        InMux                          0              5406   +INF  FALL       1
I__641/O                                        InMux                        218              5624   +INF  FALL       1
t0off_i12_LC_3_10_1/in0                         LogicCell40_SEQ_MODE_1000      0              5624   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i12_LC_3_10_1/clk         LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[13]
Path End         : t0on_i12_LC_3_7_3/in0
Capture Clock    : t0on_i12_LC_3_7_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3002
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3064
---------------------------------------   ---- 
End-of-path arrival time (ps)             3064
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[13]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_13_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_13_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_13_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_13_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__418/I                                        Odrv12                         0              1004   +INF  FALL       1
I__418/O                                        Odrv12                       541              1545   +INF  FALL       1
I__420/I                                        Span12Mux_v                    0              1545   +INF  FALL       1
I__420/O                                        Span12Mux_v                  541              2087   +INF  FALL       1
I__422/I                                        Sp12to4                        0              2087   +INF  FALL       1
I__422/O                                        Sp12to4                      450              2537   +INF  FALL       1
I__424/I                                        LocalMux                       0              2537   +INF  FALL       1
I__424/O                                        LocalMux                     309              2846   +INF  FALL       1
I__427/I                                        InMux                          0              2846   +INF  FALL       1
I__427/O                                        InMux                        218              3064   +INF  FALL       1
t0on_i12_LC_3_7_3/in0                           LogicCell40_SEQ_MODE_1000      0              3064   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i12_LC_3_7_3/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[12]
Path End         : t0off_i11_LC_6_10_6/in0
Capture Clock    : t0off_i11_LC_6_10_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2651
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6103
---------------------------------------   ---- 
End-of-path arrival time (ps)             6103
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[12]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_12_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_12_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_12_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_12_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__576/I                                        Odrv12                         0              1054   +INF  FALL       1
I__576/O                                        Odrv12                       541              1595   +INF  FALL       1
I__578/I                                        Sp12to4                        0              1595   +INF  FALL       1
I__578/O                                        Sp12to4                      450              2045   +INF  FALL       1
I__580/I                                        Span4Mux_v                     0              2045   +INF  FALL       1
I__580/O                                        Span4Mux_v                   373              2418   +INF  FALL       1
I__581/I                                        LocalMux                       0              2418   +INF  FALL       1
I__581/O                                        LocalMux                     309              2728   +INF  FALL       1
I__583/I                                        InMux                          0              2728   +INF  FALL       1
I__583/O                                        InMux                        218              2946   +INF  FALL       1
sub_34_inv_0_i12_1_lut_LC_3_8_4/in3             LogicCell40_SEQ_MODE_0000      0              2946   +INF  FALL       1
sub_34_inv_0_i12_1_lut_LC_3_8_4/lcout           LogicCell40_SEQ_MODE_0000    288              3234   +INF  FALL       1
I__572/I                                        Odrv4                          0              3234   +INF  FALL       1
I__572/O                                        Odrv4                        373              3606   +INF  FALL       1
I__573/I                                        Span4Mux_v                     0              3606   +INF  FALL       1
I__573/O                                        Span4Mux_v                   373              3979   +INF  FALL       1
I__574/I                                        LocalMux                       0              3979   +INF  FALL       1
I__574/O                                        LocalMux                     309              4289   +INF  FALL       1
I__575/I                                        InMux                          0              4289   +INF  FALL       1
I__575/O                                        InMux                        218              4506   +INF  FALL       1
sub_34_add_2_13_lut_LC_1_10_3/in1               LogicCell40_SEQ_MODE_0000      0              4506   +INF  FALL       1
sub_34_add_2_13_lut_LC_1_10_3/lcout             LogicCell40_SEQ_MODE_0000    380              4886   +INF  FALL       1
I__874/I                                        Odrv4                          0              4886   +INF  FALL       1
I__874/O                                        Odrv4                        373              5259   +INF  FALL       1
I__875/I                                        Span4Mux_h                     0              5259   +INF  FALL       1
I__875/O                                        Span4Mux_h                   316              5575   +INF  FALL       1
I__876/I                                        LocalMux                       0              5575   +INF  FALL       1
I__876/O                                        LocalMux                     309              5885   +INF  FALL       1
I__877/I                                        InMux                          0              5885   +INF  FALL       1
I__877/O                                        InMux                        218              6103   +INF  FALL       1
t0off_i11_LC_6_10_6/in0                         LogicCell40_SEQ_MODE_1000      0              6103   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__793/I                        Span4Mux_h                     0              1357  RISE       1
I__793/O                        Span4Mux_h                   302              1659  RISE       1
I__802/I                        Span4Mux_v                     0              1659  RISE       1
I__802/O                        Span4Mux_v                   352              2011  RISE       1
I__813/I                        LocalMux                       0              2011  RISE       1
I__813/O                        LocalMux                     330              2341  RISE       1
I__825/I                        ClkMux                         0              2341  RISE       1
I__825/O                        ClkMux                       309              2651  RISE       1
t0off_i11_LC_6_10_6/clk         LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[12]
Path End         : t0on_i11_LC_3_8_1/in3
Capture Clock    : t0on_i11_LC_3_8_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2896
---------------------------------------   ---- 
End-of-path arrival time (ps)             2896
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[12]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_12_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_12_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_12_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_12_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__576/I                                        Odrv12                         0              1004   +INF  FALL       1
I__576/O                                        Odrv12                       541              1545   +INF  FALL       1
I__578/I                                        Sp12to4                        0              1545   +INF  FALL       1
I__578/O                                        Sp12to4                      450              1995   +INF  FALL       1
I__580/I                                        Span4Mux_v                     0              1995   +INF  FALL       1
I__580/O                                        Span4Mux_v                   373              2368   +INF  FALL       1
I__582/I                                        LocalMux                       0              2368   +INF  FALL       1
I__582/O                                        LocalMux                     309              2678   +INF  FALL       1
I__584/I                                        InMux                          0              2678   +INF  FALL       1
I__584/O                                        InMux                        218              2896   +INF  FALL       1
t0on_i11_LC_3_8_1/in3                           LogicCell40_SEQ_MODE_1000      0              2896   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i11_LC_3_8_1/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[11]
Path End         : t0on_i10_LC_3_7_1/in0
Capture Clock    : t0on_i10_LC_3_7_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3002
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3016
---------------------------------------   ---- 
End-of-path arrival time (ps)             3016
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[11]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_11_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_11_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_11_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_11_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__455/I                                        Odrv4                          0              1054   +INF  FALL       1
I__455/O                                        Odrv4                        373              1427   +INF  FALL       1
I__457/I                                        Span4Mux_v                     0              1427   +INF  FALL       1
I__457/O                                        Span4Mux_v                   373              1799   +INF  FALL       1
I__459/I                                        Span4Mux_h                     0              1799   +INF  FALL       1
I__459/O                                        Span4Mux_h                   316              2116   +INF  FALL       1
I__461/I                                        Span4Mux_v                     0              2116   +INF  FALL       1
I__461/O                                        Span4Mux_v                   373              2488   +INF  FALL       1
I__464/I                                        LocalMux                       0              2488   +INF  FALL       1
I__464/O                                        LocalMux                     309              2798   +INF  FALL       1
I__467/I                                        InMux                          0              2798   +INF  FALL       1
I__467/O                                        InMux                        218              3016   +INF  FALL       1
t0on_i10_LC_3_7_1/in0                           LogicCell40_SEQ_MODE_1000      0              3016   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i10_LC_3_7_1/clk           LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[11]
Path End         : t0off_i10_LC_3_9_3/in2
Capture Clock    : t0off_i10_LC_3_9_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5504
---------------------------------------   ---- 
End-of-path arrival time (ps)             5504
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[11]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_11_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_11_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_11_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_11_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__456/I                                        Odrv12                         0              1004   +INF  FALL       1
I__456/O                                        Odrv12                       541              1545   +INF  FALL       1
I__458/I                                        Span12Mux_v                    0              1545   +INF  FALL       1
I__458/O                                        Span12Mux_v                  541              2087   +INF  FALL       1
I__460/I                                        Sp12to4                        0              2087   +INF  FALL       1
I__460/O                                        Sp12to4                      450              2537   +INF  FALL       1
I__463/I                                        LocalMux                       0              2537   +INF  FALL       1
I__463/O                                        LocalMux                     309              2846   +INF  FALL       1
I__466/I                                        InMux                          0              2846   +INF  FALL       1
I__466/O                                        InMux                        218              3064   +INF  FALL       1
sub_34_inv_0_i11_1_lut_LC_1_11_0/in3            LogicCell40_SEQ_MODE_0000      0              3064   +INF  FALL       1
sub_34_inv_0_i11_1_lut_LC_1_11_0/lcout          LogicCell40_SEQ_MODE_0000    288              3353   +INF  FALL       1
I__226/I                                        LocalMux                       0              3353   +INF  FALL       1
I__226/O                                        LocalMux                     309              3662   +INF  FALL       1
I__227/I                                        InMux                          0              3662   +INF  FALL       1
I__227/O                                        InMux                        218              3880   +INF  FALL       1
I__228/I                                        CascadeMux                     0              3880   +INF  FALL       1
I__228/O                                        CascadeMux                     0              3880   +INF  FALL       1
sub_34_add_2_12_lut_LC_1_10_2/in2               LogicCell40_SEQ_MODE_0000      0              3880   +INF  FALL       1
sub_34_add_2_12_lut_LC_1_10_2/lcout             LogicCell40_SEQ_MODE_0000    352              4231   +INF  FALL       1
I__538/I                                        Odrv4                          0              4231   +INF  FALL       1
I__538/O                                        Odrv4                        373              4604   +INF  FALL       1
I__539/I                                        Span4Mux_v                     0              4604   +INF  FALL       1
I__539/O                                        Span4Mux_v                   373              4977   +INF  FALL       1
I__540/I                                        LocalMux                       0              4977   +INF  FALL       1
I__540/O                                        LocalMux                     309              5286   +INF  FALL       1
I__541/I                                        InMux                          0              5286   +INF  FALL       1
I__541/O                                        InMux                        218              5504   +INF  FALL       1
I__542/I                                        CascadeMux                     0              5504   +INF  FALL       1
I__542/O                                        CascadeMux                     0              5504   +INF  FALL       1
t0off_i10_LC_3_9_3/in2                          LogicCell40_SEQ_MODE_1000      0              5504   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i10_LC_3_9_3/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[10]
Path End         : t0off_i9_LC_3_10_2/in3
Capture Clock    : t0off_i9_LC_3_10_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5758
---------------------------------------   ---- 
End-of-path arrival time (ps)             5758
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[10]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_10_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_10_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_10_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_10_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__564/I                                        Odrv12                         0              1054   +INF  FALL       1
I__564/O                                        Odrv12                       541              1595   +INF  FALL       1
I__566/I                                        Sp12to4                        0              1595   +INF  FALL       1
I__566/O                                        Sp12to4                      450              2045   +INF  FALL       1
I__568/I                                        Span4Mux_v                     0              2045   +INF  FALL       1
I__568/O                                        Span4Mux_v                   373              2418   +INF  FALL       1
I__569/I                                        LocalMux                       0              2418   +INF  FALL       1
I__569/O                                        LocalMux                     309              2728   +INF  FALL       1
I__570/I                                        InMux                          0              2728   +INF  FALL       1
I__570/O                                        InMux                        218              2946   +INF  FALL       1
sub_34_inv_0_i10_1_lut_LC_3_8_5/in3             LogicCell40_SEQ_MODE_0000      0              2946   +INF  FALL       1
sub_34_inv_0_i10_1_lut_LC_3_8_5/lcout           LogicCell40_SEQ_MODE_0000    288              3234   +INF  FALL       1
I__559/I                                        Odrv4                          0              3234   +INF  FALL       1
I__559/O                                        Odrv4                        373              3606   +INF  FALL       1
I__560/I                                        Span4Mux_v                     0              3606   +INF  FALL       1
I__560/O                                        Span4Mux_v                   373              3979   +INF  FALL       1
I__561/I                                        LocalMux                       0              3979   +INF  FALL       1
I__561/O                                        LocalMux                     309              4289   +INF  FALL       1
I__562/I                                        InMux                          0              4289   +INF  FALL       1
I__562/O                                        InMux                        218              4506   +INF  FALL       1
I__563/I                                        CascadeMux                     0              4506   +INF  FALL       1
I__563/O                                        CascadeMux                     0              4506   +INF  FALL       1
sub_34_add_2_11_lut_LC_1_10_1/in2               LogicCell40_SEQ_MODE_0000      0              4506   +INF  FALL       1
sub_34_add_2_11_lut_LC_1_10_1/lcout             LogicCell40_SEQ_MODE_0000    352              4858   +INF  FALL       1
I__632/I                                        Odrv4                          0              4858   +INF  FALL       1
I__632/O                                        Odrv4                        373              5231   +INF  FALL       1
I__633/I                                        LocalMux                       0              5231   +INF  FALL       1
I__633/O                                        LocalMux                     309              5540   +INF  FALL       1
I__634/I                                        InMux                          0              5540   +INF  FALL       1
I__634/O                                        InMux                        218              5758   +INF  FALL       1
t0off_i9_LC_3_10_2/in3                          LogicCell40_SEQ_MODE_1000      0              5758   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i9_LC_3_10_2/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[10]
Path End         : t0on_i9_LC_3_8_2/in0
Capture Clock    : t0on_i9_LC_3_8_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2896
---------------------------------------   ---- 
End-of-path arrival time (ps)             2896
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[10]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_10_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_10_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_10_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_10_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__564/I                                        Odrv12                         0              1004   +INF  FALL       1
I__564/O                                        Odrv12                       541              1545   +INF  FALL       1
I__566/I                                        Sp12to4                        0              1545   +INF  FALL       1
I__566/O                                        Sp12to4                      450              1995   +INF  FALL       1
I__568/I                                        Span4Mux_v                     0              1995   +INF  FALL       1
I__568/O                                        Span4Mux_v                   373              2368   +INF  FALL       1
I__569/I                                        LocalMux                       0              2368   +INF  FALL       1
I__569/O                                        LocalMux                     309              2678   +INF  FALL       1
I__571/I                                        InMux                          0              2678   +INF  FALL       1
I__571/O                                        InMux                        218              2896   +INF  FALL       1
t0on_i9_LC_3_8_2/in0                            LogicCell40_SEQ_MODE_1000      0              2896   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i9_LC_3_8_2/clk            LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[9]
Path End         : t0on_i8_LC_1_7_1/in1
Capture Clock    : t0on_i8_LC_1_7_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2700
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3487
---------------------------------------   ---- 
End-of-path arrival time (ps)             3487
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[9]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_9_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_9_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_9_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_9_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__154/I                                       Odrv12                         0              1054   +INF  FALL       1
I__154/O                                       Odrv12                       541              1595   +INF  FALL       1
I__155/I                                       Span12Mux_v                    0              1595   +INF  FALL       1
I__155/O                                       Span12Mux_v                  541              2137   +INF  FALL       1
I__156/I                                       Sp12to4                        0              2137   +INF  FALL       1
I__156/O                                       Sp12to4                      450              2587   +INF  FALL       1
I__158/I                                       Span4Mux_v                     0              2587   +INF  FALL       1
I__158/O                                       Span4Mux_v                   373              2960   +INF  FALL       1
I__160/I                                       LocalMux                       0              2960   +INF  FALL       1
I__160/O                                       LocalMux                     309              3269   +INF  FALL       1
I__163/I                                       InMux                          0              3269   +INF  FALL       1
I__163/O                                       InMux                        218              3487   +INF  FALL       1
t0on_i8_LC_1_7_1/in1                           LogicCell40_SEQ_MODE_1000      0              3487   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i8_LC_1_7_1/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[9]
Path End         : t0off_i8_LC_3_9_1/in1
Capture Clock    : t0off_i8_LC_3_9_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6348
---------------------------------------   ---- 
End-of-path arrival time (ps)             6348
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[9]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_9_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_9_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_9_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_9_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__154/I                                       Odrv12                         0              1004   +INF  FALL       1
I__154/O                                       Odrv12                       541              1545   +INF  FALL       1
I__155/I                                       Span12Mux_v                    0              1545   +INF  FALL       1
I__155/O                                       Span12Mux_v                  541              2087   +INF  FALL       1
I__156/I                                       Sp12to4                        0              2087   +INF  FALL       1
I__156/O                                       Sp12to4                      450              2537   +INF  FALL       1
I__158/I                                       Span4Mux_v                     0              2537   +INF  FALL       1
I__158/O                                       Span4Mux_v                   373              2910   +INF  FALL       1
I__161/I                                       LocalMux                       0              2910   +INF  FALL       1
I__161/O                                       LocalMux                     309              3219   +INF  FALL       1
I__164/I                                       InMux                          0              3219   +INF  FALL       1
I__164/O                                       InMux                        218              3437   +INF  FALL       1
sub_34_inv_0_i9_1_lut_LC_1_8_6/in0             LogicCell40_SEQ_MODE_0000      0              3437   +INF  FALL       1
sub_34_inv_0_i9_1_lut_LC_1_8_6/lcout           LogicCell40_SEQ_MODE_0000    387              3824   +INF  FALL       1
I__167/I                                       Odrv4                          0              3824   +INF  FALL       1
I__167/O                                       Odrv4                        373              4196   +INF  FALL       1
I__168/I                                       LocalMux                       0              4196   +INF  FALL       1
I__168/O                                       LocalMux                     309              4506   +INF  FALL       1
I__169/I                                       InMux                          0              4506   +INF  FALL       1
I__169/O                                       InMux                        218              4724   +INF  FALL       1
I__170/I                                       CascadeMux                     0              4724   +INF  FALL       1
I__170/O                                       CascadeMux                     0              4724   +INF  FALL       1
sub_34_add_2_10_lut_LC_1_10_0/in2              LogicCell40_SEQ_MODE_0000      0              4724   +INF  FALL       1
sub_34_add_2_10_lut_LC_1_10_0/lcout            LogicCell40_SEQ_MODE_0000    352              5075   +INF  FALL       1
I__550/I                                       Odrv4                          0              5075   +INF  FALL       1
I__550/O                                       Odrv4                        373              5448   +INF  FALL       1
I__551/I                                       Span4Mux_v                     0              5448   +INF  FALL       1
I__551/O                                       Span4Mux_v                   373              5821   +INF  FALL       1
I__552/I                                       LocalMux                       0              5821   +INF  FALL       1
I__552/O                                       LocalMux                     309              6130   +INF  FALL       1
I__553/I                                       InMux                          0              6130   +INF  FALL       1
I__553/O                                       InMux                        218              6348   +INF  FALL       1
t0off_i8_LC_3_9_1/in1                          LogicCell40_SEQ_MODE_1000      0              6348   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i8_LC_3_9_1/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[8]
Path End         : t0off_i7_LC_3_9_7/in1
Capture Clock    : t0off_i7_LC_3_9_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5582
---------------------------------------   ---- 
End-of-path arrival time (ps)             5582
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[8]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_8_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_8_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_8_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_8_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__397/I                                       Odrv4                          0              1054   +INF  FALL       1
I__397/O                                       Odrv4                        373              1427   +INF  FALL       1
I__399/I                                       Span4Mux_h                     0              1427   +INF  FALL       1
I__399/O                                       Span4Mux_h                   316              1743   +INF  FALL       1
I__401/I                                       Span4Mux_v                     0              1743   +INF  FALL       1
I__401/O                                       Span4Mux_v                   373              2116   +INF  FALL       1
I__403/I                                       Span4Mux_v                     0              2116   +INF  FALL       1
I__403/O                                       Span4Mux_v                   373              2488   +INF  FALL       1
I__405/I                                       LocalMux                       0              2488   +INF  FALL       1
I__405/O                                       LocalMux                     309              2798   +INF  FALL       1
I__408/I                                       InMux                          0              2798   +INF  FALL       1
I__408/O                                       InMux                        218              3016   +INF  FALL       1
sub_34_inv_0_i8_1_lut_LC_1_11_2/in0            LogicCell40_SEQ_MODE_0000      0              3016   +INF  FALL       1
sub_34_inv_0_i8_1_lut_LC_1_11_2/lcout          LogicCell40_SEQ_MODE_0000    387              3403   +INF  FALL       1
I__219/I                                       Odrv4                          0              3403   +INF  FALL       1
I__219/O                                       Odrv4                        373              3775   +INF  FALL       1
I__220/I                                       LocalMux                       0              3775   +INF  FALL       1
I__220/O                                       LocalMux                     309              4085   +INF  FALL       1
I__221/I                                       InMux                          0              4085   +INF  FALL       1
I__221/O                                       InMux                        218              4303   +INF  FALL       1
sub_34_add_2_9_lut_LC_1_9_7/in1                LogicCell40_SEQ_MODE_0000      0              4303   +INF  FALL       1
sub_34_add_2_9_lut_LC_1_9_7/lcout              LogicCell40_SEQ_MODE_0000    380              4682   +INF  FALL       1
I__644/I                                       Odrv4                          0              4682   +INF  FALL       1
I__644/O                                       Odrv4                        373              5055   +INF  FALL       1
I__645/I                                       LocalMux                       0              5055   +INF  FALL       1
I__645/O                                       LocalMux                     309              5364   +INF  FALL       1
I__646/I                                       InMux                          0              5364   +INF  FALL       1
I__646/O                                       InMux                        218              5582   +INF  FALL       1
t0off_i7_LC_3_9_7/in1                          LogicCell40_SEQ_MODE_1000      0              5582   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i7_LC_3_9_7/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[8]
Path End         : t0on_i7_LC_3_7_4/in1
Capture Clock    : t0on_i7_LC_3_7_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3002
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3437
---------------------------------------   ---- 
End-of-path arrival time (ps)             3437
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[8]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_8_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_8_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_8_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_8_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__398/I                                       Odrv12                         0              1004   +INF  FALL       1
I__398/O                                       Odrv12                       541              1545   +INF  FALL       1
I__400/I                                       Span12Mux_v                    0              1545   +INF  FALL       1
I__400/O                                       Span12Mux_v                  541              2087   +INF  FALL       1
I__402/I                                       Sp12to4                        0              2087   +INF  FALL       1
I__402/O                                       Sp12to4                      450              2537   +INF  FALL       1
I__404/I                                       Span4Mux_v                     0              2537   +INF  FALL       1
I__404/O                                       Span4Mux_v                   373              2910   +INF  FALL       1
I__407/I                                       LocalMux                       0              2910   +INF  FALL       1
I__407/O                                       LocalMux                     309              3219   +INF  FALL       1
I__410/I                                       InMux                          0              3219   +INF  FALL       1
I__410/O                                       InMux                        218              3437   +INF  FALL       1
t0on_i7_LC_3_7_4/in1                           LogicCell40_SEQ_MODE_1000      0              3437   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i7_LC_3_7_4/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[7]
Path End         : t0off_i6_LC_6_9_1/in1
Capture Clock    : t0off_i6_LC_6_9_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2651
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4731
---------------------------------------   ---- 
End-of-path arrival time (ps)             4731
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[7]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_7_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_7_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_7_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_7_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__286/I                                       Odrv12                         0              1054   +INF  FALL       1
I__286/O                                       Odrv12                       541              1595   +INF  FALL       1
I__288/I                                       LocalMux                       0              1595   +INF  FALL       1
I__288/O                                       LocalMux                     309              1905   +INF  FALL       1
I__291/I                                       InMux                          0              1905   +INF  FALL       1
I__291/O                                       InMux                        218              2123   +INF  FALL       1
sub_34_inv_0_i7_1_lut_LC_1_6_5/in3             LogicCell40_SEQ_MODE_0000      0              2123   +INF  FALL       1
sub_34_inv_0_i7_1_lut_LC_1_6_5/lcout           LogicCell40_SEQ_MODE_0000    288              2411   +INF  FALL       1
I__173/I                                       Odrv4                          0              2411   +INF  FALL       1
I__173/O                                       Odrv4                        373              2784   +INF  FALL       1
I__174/I                                       LocalMux                       0              2784   +INF  FALL       1
I__174/O                                       LocalMux                     309              3093   +INF  FALL       1
I__175/I                                       InMux                          0              3093   +INF  FALL       1
I__175/O                                       InMux                        218              3311   +INF  FALL       1
I__176/I                                       CascadeMux                     0              3311   +INF  FALL       1
I__176/O                                       CascadeMux                     0              3311   +INF  FALL       1
sub_34_add_2_8_lut_LC_1_9_6/in2                LogicCell40_SEQ_MODE_0000      0              3311   +INF  FALL       1
sub_34_add_2_8_lut_LC_1_9_6/lcout              LogicCell40_SEQ_MODE_0000    352              3663   +INF  FALL       1
I__886/I                                       Odrv12                         0              3663   +INF  FALL       1
I__886/O                                       Odrv12                       541              4204   +INF  FALL       1
I__887/I                                       LocalMux                       0              4204   +INF  FALL       1
I__887/O                                       LocalMux                     309              4514   +INF  FALL       1
I__888/I                                       InMux                          0              4514   +INF  FALL       1
I__888/O                                       InMux                        218              4731   +INF  FALL       1
t0off_i6_LC_6_9_1/in1                          LogicCell40_SEQ_MODE_1000      0              4731   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i6_LC_6_9_1/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[7]
Path End         : t0on_i6_LC_2_6_5/in1
Capture Clock    : t0on_i6_LC_2_6_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2700
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2523
---------------------------------------   ---- 
End-of-path arrival time (ps)             2523
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[7]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_7_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_7_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_7_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_7_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__286/I                                       Odrv12                         0              1004   +INF  FALL       1
I__286/O                                       Odrv12                       541              1545   +INF  FALL       1
I__289/I                                       Sp12to4                        0              1545   +INF  FALL       1
I__289/O                                       Sp12to4                      450              1995   +INF  FALL       1
I__292/I                                       LocalMux                       0              1995   +INF  FALL       1
I__292/O                                       LocalMux                     309              2305   +INF  FALL       1
I__294/I                                       InMux                          0              2305   +INF  FALL       1
I__294/O                                       InMux                        218              2523   +INF  FALL       1
t0on_i6_LC_2_6_5/in1                           LogicCell40_SEQ_MODE_1000      0              2523   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__809/I                        LocalMux                       0              2060  RISE       1
I__809/O                        LocalMux                     330              2391  RISE       1
I__820/I                        ClkMux                         0              2391  RISE       1
I__820/O                        ClkMux                       309              2700  RISE       1
t0on_i6_LC_2_6_5/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[6]
Path End         : t0off_i5_LC_6_9_0/in0
Capture Clock    : t0off_i5_LC_6_9_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2651
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5378
---------------------------------------   ---- 
End-of-path arrival time (ps)             5378
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[6]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_6_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_6_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_6_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_6_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__209/I                                       Odrv4                          0              1054   +INF  FALL       1
I__209/O                                       Odrv4                        373              1427   +INF  FALL       1
I__210/I                                       Span4Mux_h                     0              1427   +INF  FALL       1
I__210/O                                       Span4Mux_h                   316              1743   +INF  FALL       1
I__211/I                                       Span4Mux_v                     0              1743   +INF  FALL       1
I__211/O                                       Span4Mux_v                   373              2116   +INF  FALL       1
I__212/I                                       LocalMux                       0              2116   +INF  FALL       1
I__212/O                                       LocalMux                     309              2425   +INF  FALL       1
I__214/I                                       InMux                          0              2425   +INF  FALL       1
I__214/O                                       InMux                        218              2643   +INF  FALL       1
sub_34_inv_0_i6_1_lut_LC_1_11_4/in0            LogicCell40_SEQ_MODE_0000      0              2643   +INF  FALL       1
sub_34_inv_0_i6_1_lut_LC_1_11_4/lcout          LogicCell40_SEQ_MODE_0000    387              3030   +INF  FALL       1
I__206/I                                       Odrv4                          0              3030   +INF  FALL       1
I__206/O                                       Odrv4                        373              3403   +INF  FALL       1
I__207/I                                       LocalMux                       0              3403   +INF  FALL       1
I__207/O                                       LocalMux                     309              3712   +INF  FALL       1
I__208/I                                       InMux                          0              3712   +INF  FALL       1
I__208/O                                       InMux                        218              3930   +INF  FALL       1
sub_34_add_2_7_lut_LC_1_9_5/in1                LogicCell40_SEQ_MODE_0000      0              3930   +INF  FALL       1
sub_34_add_2_7_lut_LC_1_9_5/lcout              LogicCell40_SEQ_MODE_0000    380              4310   +INF  FALL       1
I__900/I                                       Odrv12                         0              4310   +INF  FALL       1
I__900/O                                       Odrv12                       541              4851   +INF  FALL       1
I__901/I                                       LocalMux                       0              4851   +INF  FALL       1
I__901/O                                       LocalMux                     309              5160   +INF  FALL       1
I__902/I                                       InMux                          0              5160   +INF  FALL       1
I__902/O                                       InMux                        218              5378   +INF  FALL       1
t0off_i5_LC_6_9_0/in0                          LogicCell40_SEQ_MODE_1000      0              5378   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__794/I                        Span4Mux_h                     0              1357  RISE       1
I__794/O                        Span4Mux_h                   302              1659  RISE       1
I__803/I                        Span4Mux_v                     0              1659  RISE       1
I__803/O                        Span4Mux_v                   352              2011  RISE       1
I__815/I                        LocalMux                       0              2011  RISE       1
I__815/O                        LocalMux                     330              2341  RISE       1
I__827/I                        ClkMux                         0              2341  RISE       1
I__827/O                        ClkMux                       309              2651  RISE       1
t0off_i5_LC_6_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2651  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[6]
Path End         : t0on_i5_LC_1_7_6/in0
Capture Clock    : t0on_i5_LC_1_7_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2700
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2966
---------------------------------------   ---- 
End-of-path arrival time (ps)             2966
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[6]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_6_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_6_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_6_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_6_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__209/I                                       Odrv4                          0              1004   +INF  FALL       1
I__209/O                                       Odrv4                        373              1377   +INF  FALL       1
I__210/I                                       Span4Mux_h                     0              1377   +INF  FALL       1
I__210/O                                       Span4Mux_h                   316              1693   +INF  FALL       1
I__211/I                                       Span4Mux_v                     0              1693   +INF  FALL       1
I__211/O                                       Span4Mux_v                   373              2066   +INF  FALL       1
I__213/I                                       Span4Mux_v                     0              2066   +INF  FALL       1
I__213/O                                       Span4Mux_v                   373              2438   +INF  FALL       1
I__216/I                                       LocalMux                       0              2438   +INF  FALL       1
I__216/O                                       LocalMux                     309              2748   +INF  FALL       1
I__218/I                                       InMux                          0              2748   +INF  FALL       1
I__218/O                                       InMux                        218              2966   +INF  FALL       1
t0on_i5_LC_1_7_6/in0                           LogicCell40_SEQ_MODE_1000      0              2966   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i5_LC_1_7_6/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[5]
Path End         : t0on_i4_LC_1_6_3/in0
Capture Clock    : t0on_i4_LC_1_6_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2700
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2123
---------------------------------------   ---- 
End-of-path arrival time (ps)             2123
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[5]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_5_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_5_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_5_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_5_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__178/I                                       Odrv12                         0              1054   +INF  FALL       1
I__178/O                                       Odrv12                       541              1595   +INF  FALL       1
I__179/I                                       LocalMux                       0              1595   +INF  FALL       1
I__179/O                                       LocalMux                     309              1905   +INF  FALL       1
I__181/I                                       InMux                          0              1905   +INF  FALL       1
I__181/O                                       InMux                        218              2123   +INF  FALL       1
t0on_i4_LC_1_6_3/in0                           LogicCell40_SEQ_MODE_1000      0              2123   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__808/I                        LocalMux                       0              2060  RISE       1
I__808/O                        LocalMux                     330              2391  RISE       1
I__819/I                        ClkMux                         0              2391  RISE       1
I__819/O                        ClkMux                       309              2700  RISE       1
t0on_i4_LC_1_6_3/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[5]
Path End         : t0off_i4_LC_3_10_4/in1
Capture Clock    : t0off_i4_LC_3_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5462
---------------------------------------   ---- 
End-of-path arrival time (ps)             5462
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[5]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_5_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_5_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_5_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_5_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__178/I                                       Odrv12                         0              1004   +INF  FALL       1
I__178/O                                       Odrv12                       541              1545   +INF  FALL       1
I__180/I                                       Sp12to4                        0              1545   +INF  FALL       1
I__180/O                                       Sp12to4                      450              1995   +INF  FALL       1
I__182/I                                       Span4Mux_v                     0              1995   +INF  FALL       1
I__182/O                                       Span4Mux_v                   373              2368   +INF  FALL       1
I__183/I                                       LocalMux                       0              2368   +INF  FALL       1
I__183/O                                       LocalMux                     309              2678   +INF  FALL       1
I__185/I                                       InMux                          0              2678   +INF  FALL       1
I__185/O                                       InMux                        218              2896   +INF  FALL       1
sub_34_inv_0_i5_1_lut_LC_1_8_1/in0             LogicCell40_SEQ_MODE_0000      0              2896   +INF  FALL       1
sub_34_inv_0_i5_1_lut_LC_1_8_1/lcout           LogicCell40_SEQ_MODE_0000    387              3282   +INF  FALL       1
I__201/I                                       LocalMux                       0              3282   +INF  FALL       1
I__201/O                                       LocalMux                     309              3592   +INF  FALL       1
I__202/I                                       InMux                          0              3592   +INF  FALL       1
I__202/O                                       InMux                        218              3810   +INF  FALL       1
sub_34_add_2_6_lut_LC_1_9_4/in1                LogicCell40_SEQ_MODE_0000      0              3810   +INF  FALL       1
sub_34_add_2_6_lut_LC_1_9_4/lcout              LogicCell40_SEQ_MODE_0000    380              4189   +INF  FALL       1
I__623/I                                       Odrv4                          0              4189   +INF  FALL       1
I__623/O                                       Odrv4                        373              4562   +INF  FALL       1
I__624/I                                       Span4Mux_v                     0              4562   +INF  FALL       1
I__624/O                                       Span4Mux_v                   373              4935   +INF  FALL       1
I__625/I                                       LocalMux                       0              4935   +INF  FALL       1
I__625/O                                       LocalMux                     309              5244   +INF  FALL       1
I__626/I                                       InMux                          0              5244   +INF  FALL       1
I__626/O                                       InMux                        218              5462   +INF  FALL       1
t0off_i4_LC_3_10_4/in1                         LogicCell40_SEQ_MODE_1000      0              5462   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i4_LC_3_10_4/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[4]
Path End         : t0on_i3_LC_1_7_7/in1
Capture Clock    : t0on_i3_LC_1_7_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2700
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3016
---------------------------------------   ---- 
End-of-path arrival time (ps)             3016
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[4]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_4_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_4_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_4_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_4_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__189/I                                       Odrv4                          0              1054   +INF  FALL       1
I__189/O                                       Odrv4                        373              1427   +INF  FALL       1
I__190/I                                       Span4Mux_v                     0              1427   +INF  FALL       1
I__190/O                                       Span4Mux_v                   373              1799   +INF  FALL       1
I__191/I                                       Span4Mux_h                     0              1799   +INF  FALL       1
I__191/O                                       Span4Mux_h                   316              2116   +INF  FALL       1
I__192/I                                       Span4Mux_v                     0              2116   +INF  FALL       1
I__192/O                                       Span4Mux_v                   373              2488   +INF  FALL       1
I__193/I                                       LocalMux                       0              2488   +INF  FALL       1
I__193/O                                       LocalMux                     309              2798   +INF  FALL       1
I__196/I                                       InMux                          0              2798   +INF  FALL       1
I__196/O                                       InMux                        218              3016   +INF  FALL       1
t0on_i3_LC_1_7_7/in1                           LogicCell40_SEQ_MODE_1000      0              3016   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i3_LC_1_7_7/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[4]
Path End         : t0off_i3_LC_3_9_0/in0
Capture Clock    : t0off_i3_LC_3_9_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5328
---------------------------------------   ---- 
End-of-path arrival time (ps)             5328
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[4]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_4_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_4_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_4_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_4_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__189/I                                       Odrv4                          0              1004   +INF  FALL       1
I__189/O                                       Odrv4                        373              1377   +INF  FALL       1
I__190/I                                       Span4Mux_v                     0              1377   +INF  FALL       1
I__190/O                                       Span4Mux_v                   373              1749   +INF  FALL       1
I__191/I                                       Span4Mux_h                     0              1749   +INF  FALL       1
I__191/O                                       Span4Mux_h                   316              2066   +INF  FALL       1
I__192/I                                       Span4Mux_v                     0              2066   +INF  FALL       1
I__192/O                                       Span4Mux_v                   373              2438   +INF  FALL       1
I__194/I                                       LocalMux                       0              2438   +INF  FALL       1
I__194/O                                       LocalMux                     309              2748   +INF  FALL       1
I__197/I                                       InMux                          0              2748   +INF  FALL       1
I__197/O                                       InMux                        218              2966   +INF  FALL       1
sub_34_inv_0_i4_1_lut_LC_1_8_4/in0             LogicCell40_SEQ_MODE_0000      0              2966   +INF  FALL       1
sub_34_inv_0_i4_1_lut_LC_1_8_4/lcout           LogicCell40_SEQ_MODE_0000    387              3353   +INF  FALL       1
I__204/I                                       LocalMux                       0              3353   +INF  FALL       1
I__204/O                                       LocalMux                     309              3662   +INF  FALL       1
I__205/I                                       InMux                          0              3662   +INF  FALL       1
I__205/O                                       InMux                        218              3880   +INF  FALL       1
sub_34_add_2_5_lut_LC_1_9_3/in1                LogicCell40_SEQ_MODE_0000      0              3880   +INF  FALL       1
sub_34_add_2_5_lut_LC_1_9_3/lcout              LogicCell40_SEQ_MODE_0000    380              4260   +INF  FALL       1
I__556/I                                       Odrv12                         0              4260   +INF  FALL       1
I__556/O                                       Odrv12                       541              4801   +INF  FALL       1
I__557/I                                       LocalMux                       0              4801   +INF  FALL       1
I__557/O                                       LocalMux                     309              5110   +INF  FALL       1
I__558/I                                       InMux                          0              5110   +INF  FALL       1
I__558/O                                       InMux                        218              5328   +INF  FALL       1
t0off_i3_LC_3_9_0/in0                          LogicCell40_SEQ_MODE_1000      0              5328   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i3_LC_3_9_0/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[3]
Path End         : t0off_i2_LC_3_9_2/in0
Capture Clock    : t0off_i2_LC_3_9_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5041
---------------------------------------   ---- 
End-of-path arrival time (ps)             5041
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[3]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_3_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_3_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_3_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_3_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__437/I                                       Odrv12                         0              1054   +INF  FALL       1
I__437/O                                       Odrv12                       541              1595   +INF  FALL       1
I__438/I                                       Sp12to4                        0              1595   +INF  FALL       1
I__438/O                                       Sp12to4                      450              2045   +INF  FALL       1
I__440/I                                       Span4Mux_v                     0              2045   +INF  FALL       1
I__440/O                                       Span4Mux_v                   373              2418   +INF  FALL       1
I__442/I                                       LocalMux                       0              2418   +INF  FALL       1
I__442/O                                       LocalMux                     309              2728   +INF  FALL       1
I__445/I                                       InMux                          0              2728   +INF  FALL       1
I__445/O                                       InMux                        218              2946   +INF  FALL       1
sub_34_inv_0_i3_1_lut_LC_1_8_7/in3             LogicCell40_SEQ_MODE_0000      0              2946   +INF  FALL       1
sub_34_inv_0_i3_1_lut_LC_1_8_7/lcout           LogicCell40_SEQ_MODE_0000    288              3234   +INF  FALL       1
I__139/I                                       LocalMux                       0              3234   +INF  FALL       1
I__139/O                                       LocalMux                     309              3543   +INF  FALL       1
I__140/I                                       InMux                          0              3543   +INF  FALL       1
I__140/O                                       InMux                        218              3761   +INF  FALL       1
sub_34_add_2_4_lut_LC_1_9_2/in1                LogicCell40_SEQ_MODE_0000      0              3761   +INF  FALL       1
sub_34_add_2_4_lut_LC_1_9_2/lcout              LogicCell40_SEQ_MODE_0000    380              4141   +INF  FALL       1
I__545/I                                       Odrv4                          0              4141   +INF  FALL       1
I__545/O                                       Odrv4                        373              4514   +INF  FALL       1
I__546/I                                       LocalMux                       0              4514   +INF  FALL       1
I__546/O                                       LocalMux                     309              4823   +INF  FALL       1
I__547/I                                       InMux                          0              4823   +INF  FALL       1
I__547/O                                       InMux                        218              5041   +INF  FALL       1
t0off_i2_LC_3_9_2/in0                          LogicCell40_SEQ_MODE_1000      0              5041   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__796/I                        Span4Mux_v                     0              1624  RISE       1
I__796/O                        Span4Mux_v                   352              1976  RISE       1
I__806/I                        LocalMux                       0              1976  RISE       1
I__806/O                        LocalMux                     330              2306  RISE       1
I__818/I                        ClkMux                         0              2306  RISE       1
I__818/O                        ClkMux                       309              2616  RISE       1
t0off_i2_LC_3_9_2/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[3]
Path End         : t0on_i2_LC_3_7_2/in1
Capture Clock    : t0on_i2_LC_3_7_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           3002
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3064
---------------------------------------   ---- 
End-of-path arrival time (ps)             3064
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[3]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_3_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_3_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_3_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_3_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__437/I                                       Odrv12                         0              1004   +INF  FALL       1
I__437/O                                       Odrv12                       541              1545   +INF  FALL       1
I__439/I                                       Span12Mux_v                    0              1545   +INF  FALL       1
I__439/O                                       Span12Mux_v                  541              2087   +INF  FALL       1
I__441/I                                       Sp12to4                        0              2087   +INF  FALL       1
I__441/O                                       Sp12to4                      450              2537   +INF  FALL       1
I__444/I                                       LocalMux                       0              2537   +INF  FALL       1
I__444/O                                       LocalMux                     309              2846   +INF  FALL       1
I__447/I                                       InMux                          0              2846   +INF  FALL       1
I__447/O                                       InMux                        218              3064   +INF  FALL       1
t0on_i2_LC_3_7_2/in1                           LogicCell40_SEQ_MODE_1000      0              3064   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__792/I                        Span4Mux_v                     0              1357  RISE       1
I__792/O                        Span4Mux_v                   352              1709  RISE       1
I__801/I                        Span4Mux_v                     0              1709  RISE       1
I__801/O                        Span4Mux_v                   352              2060  RISE       1
I__812/I                        Span4Mux_h                     0              2060  RISE       1
I__812/O                        Span4Mux_h                   302              2363  RISE       1
I__823/I                        LocalMux                       0              2363  RISE       1
I__823/O                        LocalMux                     330              2693  RISE       1
I__828/I                        ClkMux                         0              2693  RISE       1
I__828/O                        ClkMux                       309              3002  RISE       1
t0on_i2_LC_3_7_2/clk            LogicCell40_SEQ_MODE_1000      0              3002  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[2]
Path End         : t0on_i1_LC_2_6_6/in0
Capture Clock    : t0on_i1_LC_2_6_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2700
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2664
---------------------------------------   ---- 
End-of-path arrival time (ps)             2664
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[2]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_2_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_2_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_2_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_2_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__275/I                                       Odrv12                         0              1054   +INF  FALL       1
I__275/O                                       Odrv12                       541              1595   +INF  FALL       1
I__276/I                                       Span12Mux_v                    0              1595   +INF  FALL       1
I__276/O                                       Span12Mux_v                  541              2137   +INF  FALL       1
I__277/I                                       LocalMux                       0              2137   +INF  FALL       1
I__277/O                                       LocalMux                     309              2446   +INF  FALL       1
I__280/I                                       InMux                          0              2446   +INF  FALL       1
I__280/O                                       InMux                        218              2664   +INF  FALL       1
t0on_i1_LC_2_6_6/in0                           LogicCell40_SEQ_MODE_1000      0              2664   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__799/I                        Span4Mux_v                     0              1709  RISE       1
I__799/O                        Span4Mux_v                   352              2060  RISE       1
I__809/I                        LocalMux                       0              2060  RISE       1
I__809/O                        LocalMux                     330              2391  RISE       1
I__820/I                        ClkMux                         0              2391  RISE       1
I__820/O                        ClkMux                       309              2700  RISE       1
t0on_i1_LC_2_6_6/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[2]
Path End         : t0off_i1_LC_3_10_5/in0
Capture Clock    : t0off_i1_LC_3_10_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5631
---------------------------------------   ---- 
End-of-path arrival time (ps)             5631
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[2]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_2_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_2_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_2_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_2_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__275/I                                       Odrv12                         0              1004   +INF  FALL       1
I__275/O                                       Odrv12                       541              1545   +INF  FALL       1
I__276/I                                       Span12Mux_v                    0              1545   +INF  FALL       1
I__276/O                                       Span12Mux_v                  541              2087   +INF  FALL       1
I__278/I                                       Sp12to4                        0              2087   +INF  FALL       1
I__278/O                                       Sp12to4                      450              2537   +INF  FALL       1
I__281/I                                       LocalMux                       0              2537   +INF  FALL       1
I__281/O                                       LocalMux                     309              2846   +INF  FALL       1
I__283/I                                       InMux                          0              2846   +INF  FALL       1
I__283/O                                       InMux                        218              3064   +INF  FALL       1
sub_34_inv_0_i2_1_lut_LC_1_8_0/in0             LogicCell40_SEQ_MODE_0000      0              3064   +INF  FALL       1
sub_34_inv_0_i2_1_lut_LC_1_8_0/lcout           LogicCell40_SEQ_MODE_0000    387              3451   +INF  FALL       1
I__142/I                                       LocalMux                       0              3451   +INF  FALL       1
I__142/O                                       LocalMux                     309              3760   +INF  FALL       1
I__143/I                                       InMux                          0              3760   +INF  FALL       1
I__143/O                                       InMux                        218              3978   +INF  FALL       1
sub_34_add_2_3_lut_LC_1_9_1/in1                LogicCell40_SEQ_MODE_0000      0              3978   +INF  FALL       1
sub_34_add_2_3_lut_LC_1_9_1/lcout              LogicCell40_SEQ_MODE_0000    380              4358   +INF  FALL       1
I__617/I                                       Odrv4                          0              4358   +INF  FALL       1
I__617/O                                       Odrv4                        373              4731   +INF  FALL       1
I__618/I                                       Span4Mux_v                     0              4731   +INF  FALL       1
I__618/O                                       Span4Mux_v                   373              5103   +INF  FALL       1
I__619/I                                       LocalMux                       0              5103   +INF  FALL       1
I__619/O                                       LocalMux                     309              5413   +INF  FALL       1
I__620/I                                       InMux                          0              5413   +INF  FALL       1
I__620/O                                       InMux                        218              5631   +INF  FALL       1
t0off_i1_LC_3_10_5/in0                         LogicCell40_SEQ_MODE_1000      0              5631   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i1_LC_3_10_5/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[1]
Path End         : t0off_i0_LC_3_10_7/in0
Capture Clock    : t0off_i0_LC_3_10_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5428
---------------------------------------   ---- 
End-of-path arrival time (ps)             5428
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[1]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_1_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__301/I                                       Odrv4                          0              1054   +INF  FALL       1
I__301/O                                       Odrv4                        373              1427   +INF  FALL       1
I__302/I                                       Span4Mux_h                     0              1427   +INF  FALL       1
I__302/O                                       Span4Mux_h                   316              1743   +INF  FALL       1
I__304/I                                       Span4Mux_v                     0              1743   +INF  FALL       1
I__304/O                                       Span4Mux_v                   373              2116   +INF  FALL       1
I__306/I                                       LocalMux                       0              2116   +INF  FALL       1
I__306/O                                       LocalMux                     309              2425   +INF  FALL       1
I__309/I                                       InMux                          0              2425   +INF  FALL       1
I__309/O                                       InMux                        218              2643   +INF  FALL       1
sub_34_inv_0_i1_1_lut_LC_1_11_7/in3            LogicCell40_SEQ_MODE_0000      0              2643   +INF  FALL       1
sub_34_inv_0_i1_1_lut_LC_1_11_7/lcout          LogicCell40_SEQ_MODE_0000    288              2931   +INF  FALL       1
I__298/I                                       Odrv4                          0              2931   +INF  FALL       1
I__298/O                                       Odrv4                        373              3304   +INF  FALL       1
I__299/I                                       LocalMux                       0              3304   +INF  FALL       1
I__299/O                                       LocalMux                     309              3613   +INF  FALL       1
I__300/I                                       InMux                          0              3613   +INF  FALL       1
I__300/O                                       InMux                        218              3831   +INF  FALL       1
sub_34_add_2_2_lut_LC_1_9_0/in1                LogicCell40_SEQ_MODE_0000      0              3831   +INF  FALL       1
sub_34_add_2_2_lut_LC_1_9_0/lcout              LogicCell40_SEQ_MODE_0000    380              4211   +INF  FALL       1
I__611/I                                       Odrv4                          0              4211   +INF  FALL       1
I__611/O                                       Odrv4                        373              4584   +INF  FALL       1
I__612/I                                       Span4Mux_h                     0              4584   +INF  FALL       1
I__612/O                                       Span4Mux_h                   316              4900   +INF  FALL       1
I__613/I                                       LocalMux                       0              4900   +INF  FALL       1
I__613/O                                       LocalMux                     309              5210   +INF  FALL       1
I__614/I                                       InMux                          0              5210   +INF  FALL       1
I__614/O                                       InMux                        218              5428   +INF  FALL       1
t0off_i0_LC_3_10_7/in0                         LogicCell40_SEQ_MODE_1000      0              5428   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__804/I                        LocalMux                       0              1976  RISE       1
I__804/O                        LocalMux                     330              2306  RISE       1
I__816/I                        ClkMux                         0              2306  RISE       1
I__816/O                        ClkMux                       309              2616  RISE       1
t0off_i0_LC_3_10_7/clk          LogicCell40_SEQ_MODE_1000      0              2616  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[1]
Path End         : t0on_i0_LC_1_7_0/in0
Capture Clock    : t0on_i0_LC_1_7_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2700
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2966
---------------------------------------   ---- 
End-of-path arrival time (ps)             2966
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[1]                                      vdc_gen_clk                    0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_1_iopad/DOUT           IO_PAD                       540               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
ipInertedIOPad_DIVIDE_c_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1004   +INF  FALL       1
I__301/I                                       Odrv4                          0              1004   +INF  FALL       1
I__301/O                                       Odrv4                        373              1377   +INF  FALL       1
I__303/I                                       Span4Mux_h                     0              1377   +INF  FALL       1
I__303/O                                       Span4Mux_h                   316              1693   +INF  FALL       1
I__305/I                                       Span4Mux_v                     0              1693   +INF  FALL       1
I__305/O                                       Span4Mux_v                   373              2066   +INF  FALL       1
I__308/I                                       Span4Mux_v                     0              2066   +INF  FALL       1
I__308/O                                       Span4Mux_v                   373              2438   +INF  FALL       1
I__311/I                                       LocalMux                       0              2438   +INF  FALL       1
I__311/O                                       LocalMux                     309              2748   +INF  FALL       1
I__313/I                                       InMux                          0              2748   +INF  FALL       1
I__313/O                                       InMux                        218              2966   +INF  FALL       1
t0on_i0_LC_1_7_0/in0                           LogicCell40_SEQ_MODE_1000      0              2966   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__791/I                        Span4Mux_v                     0              1357  RISE       1
I__791/O                        Span4Mux_v                   352              1709  RISE       1
I__800/I                        Span4Mux_v                     0              1709  RISE       1
I__800/O                        Span4Mux_v                   352              2060  RISE       1
I__810/I                        LocalMux                       0              2060  RISE       1
I__810/O                        LocalMux                     330              2391  RISE       1
I__821/I                        ClkMux                         0              2391  RISE       1
I__821/O                        ClkMux                       309              2700  RISE       1
t0on_i0_LC_1_7_0/clk            LogicCell40_SEQ_MODE_1000      0              2700  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : t_clk_24_LC_1_11_1/lcout
Path End         : OCLK
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (vdc_gen_clk|ICLK:R#1)      0
+ Launch Clock Source Latency                         0
+ Launch Clock Path Delay                          1997
+ Clock To Q                                        541
+ Data Path Delay                                  5876
------------------------------------------------   ---- 
End-of-path arrival time (ps)                      8414
 
Launch Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__789/I                        LocalMux                       0              1357  RISE       1
I__789/O                        LocalMux                     330              1688  RISE       1
I__797/I                        ClkMux                         0              1688  RISE       1
I__797/O                        ClkMux                       309              1997  RISE       1
t_clk_24_LC_1_11_1/clk          LogicCell40_SEQ_MODE_1000      0              1997  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
t_clk_24_LC_1_11_1/lcout                  LogicCell40_SEQ_MODE_1000    541              2538   +INF  RISE       1
I__222/I                                  Odrv12                         0              2538   +INF  RISE       1
I__222/O                                  Odrv12                       492              3031   +INF  RISE       1
I__223/I                                  Span12Mux_s4_h                 0              3031   +INF  RISE       1
I__223/O                                  Span12Mux_s4_h               197              3227   +INF  RISE       1
I__224/I                                  LocalMux                       0              3227   +INF  RISE       1
I__224/O                                  LocalMux                     330              3558   +INF  RISE       1
I__225/I                                  IoInMux                        0              3558   +INF  RISE       1
I__225/O                                  IoInMux                      260              3818   +INF  RISE       1
ipInertedIOPad_OCLK_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3818   +INF  RISE       1
ipInertedIOPad_OCLK_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2243              6061   +INF  FALL       1
ipInertedIOPad_OCLK_iopad/DIN             IO_PAD                         0              6061   +INF  FALL       1
ipInertedIOPad_OCLK_iopad/PACKAGEPIN:out  IO_PAD                      2353              8414   +INF  FALL       1
OCLK                                      vdc_gen_clk                    0              8414   +INF  FALL       1


++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[15]
Path End         : t0off_i15_LC_1_10_7/in0
Capture Clock    : t0off_i15_LC_1_10_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2348
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2946
---------------------------------------   ---- 
End-of-path arrival time (ps)             2946
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[15]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__591/I                                        Odrv12                         0              1054   +INF  FALL       1
I__591/O                                        Odrv12                       541              1595   +INF  FALL       1
I__593/I                                        Sp12to4                        0              1595   +INF  FALL       1
I__593/O                                        Sp12to4                      450              2045   +INF  FALL       1
I__596/I                                        Span4Mux_v                     0              2045   +INF  FALL       1
I__596/O                                        Span4Mux_v                   373              2418   +INF  FALL       1
I__598/I                                        LocalMux                       0              2418   +INF  FALL       1
I__598/O                                        LocalMux                     309              2728   +INF  FALL       1
I__600/I                                        InMux                          0              2728   +INF  FALL       1
I__600/O                                        InMux                        218              2946   +INF  FALL       1
t0off_i15_LC_1_10_7/in0                         LogicCell40_SEQ_MODE_1000      0              2946   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__781/I                        Odrv4                          0                 0  RISE       1
I__781/O                        Odrv4                        352               352  RISE       1
I__783/I                        Span4Mux_v                     0               352  RISE       1
I__783/O                        Span4Mux_v                   352               703  RISE       1
I__785/I                        Span4Mux_v                     0               703  RISE       1
I__785/O                        Span4Mux_v                   352              1055  RISE       1
I__787/I                        Span4Mux_h                     0              1055  RISE       1
I__787/O                        Span4Mux_h                   302              1357  RISE       1
I__790/I                        Span4Mux_v                     0              1357  RISE       1
I__790/O                        Span4Mux_v                   352              1709  RISE       1
I__798/I                        LocalMux                       0              1709  RISE       1
I__798/O                        LocalMux                     330              2039  RISE       1
I__807/I                        ClkMux                         0              2039  RISE       1
I__807/O                        ClkMux                       309              2348  RISE       1
t0off_i15_LC_1_10_7/clk         LogicCell40_SEQ_MODE_1000      0              2348  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DIVIDE[15]
Path End         : t0on_i14_LC_3_8_3/in1
Capture Clock    : t0on_i14_LC_3_8_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (vdc_gen_clk|ICLK:R#1)    -INF
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2616
- Setup Time                                            0
-------------------------------------------------   ----- 
End-of-path required time (ps)                       -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2946
---------------------------------------   ---- 
End-of-path arrival time (ps)             2946
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DIVIDE[15]                                      vdc_gen_clk                    0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
ipInertedIOPad_DIVIDE_c_15_preio/DIN0           PRE_IO_PIN_TYPE_000001       464              1054   +INF  FALL       1
I__591/I                                        Odrv12                         0              1054   +INF  FALL       1
I__591/O                                        Odrv12                       541              1595   +INF  FALL       1
I__594/I                                        Sp12to4                        0              1595   +INF  FALL       1
I__594/O                                        Sp12to4                      450              2045   +INF  FALL       1
I__597/I                                        Span4Mux_v                     0              2045   +INF  FALL       1
I__597/O                                        Span4Mux_v                   373              2418   +INF  FALL       1
I__599/I                                        LocalMux                       0              2418   +INF  FALL       1
I__599/O                                        LocalMux                     309              2728   +INF  FALL       1
I__601/I                                        InMux                          0              2728   +INF  FALL       1
I__601/O                                        InMux                        218              2946   +INF  FALL       1
t0on_i14_LC_3_8_3/in1                           LogicCell40_SEQ_MODE_1000      0              2946   +INF  FALL       1

Capture Clock Path
pin name                        model name                 delay  cumulative delay  edge  Fanout
------------------------------  -------------------------  -----  ----------------  ----  ------
ipInertedIOPad_ICLK_preio/DIN0  PRE_IO_PIN_TYPE_000001         0                 0  RISE       1
I__782/I                        Odrv12                         0                 0  RISE       1
I__782/O                        Odrv12                       492               492  RISE       1
I__784/I                        Sp12to4                        0               492  RISE       1
I__784/O                        Sp12to4                      429               921  RISE       1
I__786/I                        Span4Mux_v                     0               921  RISE       1
I__786/O                        Span4Mux_v                   352              1273  RISE       1
I__788/I                        Span4Mux_v                     0              1273  RISE       1
I__788/O                        Span4Mux_v                   352              1624  RISE       1
I__795/I                        Span4Mux_v                     0              1624  RISE       1
I__795/O                        Span4Mux_v                   352              1976  RISE       1
I__805/I                        LocalMux                       0              1976  RISE       1
I__805/O                        LocalMux                     330              2306  RISE       1
I__817/I                        ClkMux                         0              2306  RISE       1
I__817/O                        ClkMux                       309              2616  RISE       1
t0on_i14_LC_3_8_3/clk           LogicCell40_SEQ_MODE_1000      0              2616  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

