{"Source Block": ["verilog-ethernet/rtl/arp_eth_tx.v@100:110@HdlIdDef", "reg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_frame;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] arp_htype_reg = 0;\nreg [15:0] arp_ptype_reg = 0;\nreg [15:0] arp_oper_reg = 0;\nreg [47:0] arp_sha_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/arp_eth_tx.v@98:108", "    STATE_WRITE_HEADER = 2'd1;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_frame;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] arp_htype_reg = 0;\nreg [15:0] arp_ptype_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@102:112", "// datapath control signals\nreg store_frame;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] arp_htype_reg = 0;\nreg [15:0] arp_ptype_reg = 0;\nreg [15:0] arp_oper_reg = 0;\nreg [47:0] arp_sha_reg = 0;\nreg [31:0] arp_spa_reg = 0;\nreg [47:0] arp_tha_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@104:114", "reg store_frame;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] arp_htype_reg = 0;\nreg [15:0] arp_ptype_reg = 0;\nreg [15:0] arp_oper_reg = 0;\nreg [47:0] arp_sha_reg = 0;\nreg [31:0] arp_spa_reg = 0;\nreg [47:0] arp_tha_reg = 0;\nreg [31:0] arp_tpa_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@104:114", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] arp_htype_reg = 0;\nreg [15:0] arp_ptype_reg = 0;\nreg [15:0] arp_oper_reg = 0;\nreg [47:0] arp_sha_reg = 0;\nreg [31:0] arp_spa_reg = 0;\nreg [47:0] arp_tha_reg = 0;\nreg [31:0] arp_tpa_reg = 0;\n\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@101:111", "reg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_frame;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] arp_htype_reg = 0;\nreg [15:0] arp_ptype_reg = 0;\nreg [15:0] arp_oper_reg = 0;\nreg [47:0] arp_sha_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@103:113", "// datapath control signals\nreg store_frame;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] arp_htype_reg = 0;\nreg [15:0] arp_ptype_reg = 0;\nreg [15:0] arp_oper_reg = 0;\nreg [47:0] arp_sha_reg = 0;\nreg [31:0] arp_spa_reg = 0;\nreg [47:0] arp_tha_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@101:111", "reg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_frame;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] arp_htype_reg = 0;\nreg [15:0] arp_ptype_reg = 0;\nreg [15:0] arp_oper_reg = 0;\nreg [47:0] arp_sha_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@103:113", "reg store_frame;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] arp_htype_reg = 0;\nreg [15:0] arp_ptype_reg = 0;\nreg [15:0] arp_oper_reg = 0;\nreg [47:0] arp_sha_reg = 0;\nreg [31:0] arp_spa_reg = 0;\nreg [47:0] arp_tha_reg = 0;\nreg [31:0] arp_tpa_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@100:110", "reg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_frame;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] arp_htype_reg = 0;\nreg [15:0] arp_ptype_reg = 0;\nreg [15:0] arp_oper_reg = 0;\nreg [47:0] arp_sha_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@105:115", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] arp_htype_reg = 0;\nreg [15:0] arp_ptype_reg = 0;\nreg [15:0] arp_oper_reg = 0;\nreg [47:0] arp_sha_reg = 0;\nreg [31:0] arp_spa_reg = 0;\nreg [47:0] arp_tha_reg = 0;\nreg [31:0] arp_tpa_reg = 0;\n\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@86:96", "reg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_eth_hdr;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@86:96", "reg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_eth_hdr;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@99:109", "    STATE_WRITE_HEADER = 2'd1;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_frame;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] arp_htype_reg = 0;\nreg [15:0] arp_ptype_reg = 0;\n"]], "Diff Content": {"Delete": [[105, "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n"]], "Add": [[105, "reg [7:0] frame_ptr_reg = 8'd0, frame_ptr_next;\n"]]}}