INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sim_1/new/stateTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateTest
