--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.368(R)|      SLOW  |   -2.019(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_FLAGB|    4.464(R)|      SLOW  |   -2.206(R)|      FAST  |CLOCK_100         |   0.000|
RX          |    4.966(R)|      SLOW  |   -2.073(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
                   |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination        |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
DEBUG_PIN          |        15.694(R)|      SLOW  |         9.889(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_ADDR<0>     |         7.163(R)|      SLOW  |         4.558(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_ADDR<1>     |         8.403(R)|      SLOW  |         5.472(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<0>        |         9.355(R)|      SLOW  |         5.822(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<1>        |         8.674(R)|      SLOW  |         5.178(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<2>        |         8.705(R)|      SLOW  |         5.349(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<3>        |         9.645(R)|      SLOW  |         5.453(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<4>        |         9.645(R)|      SLOW  |         5.536(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<5>        |        10.486(R)|      SLOW  |         6.355(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<6>        |        10.552(R)|      SLOW  |         6.355(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<7>        |         9.599(R)|      SLOW  |         5.499(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<8>        |        11.931(R)|      SLOW  |         6.472(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<9>        |        10.727(R)|      SLOW  |         6.600(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<10>       |         8.684(R)|      SLOW  |         4.369(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<11>       |         8.847(R)|      SLOW  |         4.312(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<12>       |         8.856(R)|      SLOW  |         4.409(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<13>       |         7.946(R)|      SLOW  |         3.691(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<14>       |         7.672(R)|      SLOW  |         3.960(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<15>       |         8.254(R)|      SLOW  |         3.880(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<16>       |         9.412(R)|      SLOW  |         4.705(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<17>       |        11.070(R)|      SLOW  |         5.764(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<18>       |         9.145(R)|      SLOW  |         4.518(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<19>       |         9.190(R)|      SLOW  |         4.326(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<20>       |         9.218(R)|      SLOW  |         4.332(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<21>       |         8.728(R)|      SLOW  |         4.427(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<22>       |         9.227(R)|      SLOW  |         4.757(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<23>       |         9.994(R)|      SLOW  |         5.993(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<24>       |         8.934(R)|      SLOW  |         3.676(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<25>       |         9.119(R)|      SLOW  |         3.801(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<26>       |         9.424(R)|      SLOW  |         4.065(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<27>       |         9.340(R)|      SLOW  |         3.695(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<28>       |         8.922(R)|      SLOW  |         4.006(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<29>       |         9.245(R)|      SLOW  |         4.083(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<30>       |         9.765(R)|      SLOW  |         4.755(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<31>       |         9.548(R)|      SLOW  |         4.510(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLCS_N      |         5.292(R)|      SLOW  |         3.327(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLOE_N      |         7.051(R)|      SLOW  |         4.660(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLRD_N      |         5.801(R)|      SLOW  |         3.856(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLWR_N      |         9.598(R)|      SLOW  |         6.222(R)|      FAST  |CLOCK_100         |   0.000|
TX                 |         7.299(R)|      SLOW  |         4.742(R)|      FAST  |CLOCK_100         |   0.000|
d_adc_shr_shs      |         6.234(R)|      SLOW  |         4.019(R)|      FAST  |CLOCK_250         |   0.000|
d_adr              |         5.740(R)|      SLOW  |         3.724(R)|      FAST  |CLOCK_250         |   0.000|
d_ads              |         6.155(R)|      SLOW  |         4.006(R)|      FAST  |CLOCK_250         |   0.000|
d_comp_bias_sh     |         6.106(R)|      SLOW  |         3.934(R)|      FAST  |CLOCK_250         |   0.000|
d_count_en         |         8.467(R)|      SLOW  |         5.396(R)|      FAST  |CLOCK_250         |   0.000|
d_count_hold       |         6.714(R)|      SLOW  |         4.304(R)|      FAST  |CLOCK_250         |   0.000|
d_count_inc_one    |         7.015(R)|      SLOW  |         4.484(R)|      FAST  |CLOCK_250         |   0.000|
d_count_inv_clk    |         7.548(R)|      SLOW  |         4.813(R)|      FAST  |CLOCK_250         |   0.000|
d_count_jc_shift_en|         6.095(R)|      SLOW  |         3.905(R)|      FAST  |CLOCK_250         |   0.000|
d_count_lsb_clk    |         7.020(R)|      SLOW  |         4.435(R)|      FAST  |CLOCK_250         |   0.000|
                   |         6.997(F)|      SLOW  |         4.481(F)|      FAST  |CLOCK_250         |   0.000|
d_count_lsb_en     |         6.280(R)|      SLOW  |         4.030(R)|      FAST  |CLOCK_250         |   0.000|
d_count_mem_wr     |         6.174(R)|      SLOW  |         3.985(R)|      FAST  |CLOCK_250         |   0.000|
d_count_rst        |         8.596(R)|      SLOW  |         5.397(R)|      FAST  |CLOCK_250         |   0.000|
d_count_updn       |         9.179(R)|      SLOW  |         5.719(R)|      FAST  |CLOCK_250         |   0.000|
d_digif_serial_rst |         8.581(R)|      SLOW  |         5.439(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_clamp_en|         6.738(R)|      SLOW  |         4.310(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_ramp_rst|         7.099(R)|      SLOW  |         4.496(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_sh      |         8.227(R)|      SLOW  |         5.191(R)|      FAST  |CLOCK_250         |   0.000|
d_shr              |         5.959(R)|      SLOW  |         3.836(R)|      FAST  |CLOCK_250         |   0.000|
d_shs              |         6.015(R)|      SLOW  |         3.887(R)|      FAST  |CLOCK_250         |   0.000|
-------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    7.850|    2.855|         |    2.284|
RESET          |   11.569|   11.569|    8.573|    8.573|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    0.953|         |
RESET          |         |         |    1.842|    1.842|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |COUNT_CLK_N    |    4.578|
CLOCK          |COUNT_CLK_P    |    4.536|
CLOCK          |GPIFII_PCLK    |    5.711|
CLOCK          |SYNC_CLOCK     |    5.553|
---------------+---------------+---------+


Analysis completed Wed Oct  5 16:45:46 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 587 MB



