SBY 20:37:07 [proof] Removing directory '/doc/wxy/2023_7_21/fuzz_10/equiv_identity_vivado/proof'.
SBY 20:37:07 [proof] Copy '/root/.cabal/store/ghc-8.6.5/verismith-1.0.0.2-05803d1a9dd1b31fa5e685873f3f3eb6965857608706500c1d15ff488351d7bb/share/data/cells_cmos.v' to '/doc/wxy/2023_7_21/fuzz_10/equiv_identity_vivado/proof/src/cells_cmos.v'.
SBY 20:37:07 [proof] Copy '/root/.cabal/store/ghc-8.6.5/verismith-1.0.0.2-05803d1a9dd1b31fa5e685873f3f3eb6965857608706500c1d15ff488351d7bb/share/data/cells_cyclone_v.v' to '/doc/wxy/2023_7_21/fuzz_10/equiv_identity_vivado/proof/src/cells_cyclone_v.v'.
SBY 20:37:07 [proof] Copy '/root/.cabal/store/ghc-8.6.5/verismith-1.0.0.2-05803d1a9dd1b31fa5e685873f3f3eb6965857608706500c1d15ff488351d7bb/share/data/cells_verific.v' to '/doc/wxy/2023_7_21/fuzz_10/equiv_identity_vivado/proof/src/cells_verific.v'.
SBY 20:37:07 [proof] Copy '/root/.cabal/store/ghc-8.6.5/verismith-1.0.0.2-05803d1a9dd1b31fa5e685873f3f3eb6965857608706500c1d15ff488351d7bb/share/data/cells_xilinx_7.v' to '/doc/wxy/2023_7_21/fuzz_10/equiv_identity_vivado/proof/src/cells_xilinx_7.v'.
SBY 20:37:07 [proof] Copy '/root/.cabal/store/ghc-8.6.5/verismith-1.0.0.2-05803d1a9dd1b31fa5e685873f3f3eb6965857608706500c1d15ff488351d7bb/share/data/cells_yosys.v' to '/doc/wxy/2023_7_21/fuzz_10/equiv_identity_vivado/proof/src/cells_yosys.v'.
SBY 20:37:07 [proof] Copy '/doc/wxy/2023_7_21/fuzz_10/equiv_identity_vivado/syn_vivado.v' to '/doc/wxy/2023_7_21/fuzz_10/equiv_identity_vivado/proof/src/syn_vivado.v'.
SBY 20:37:07 [proof] Copy '/doc/wxy/2023_7_21/fuzz_10/equiv_identity_vivado/syn_identity.v' to '/doc/wxy/2023_7_21/fuzz_10/equiv_identity_vivado/proof/src/syn_identity.v'.
SBY 20:37:07 [proof] Copy '/doc/wxy/2023_7_21/fuzz_10/equiv_identity_vivado/top.v' to '/doc/wxy/2023_7_21/fuzz_10/equiv_identity_vivado/proof/src/top.v'.
SBY 20:37:07 [proof] engine_0: abc pdr
SBY 20:37:07 [proof] base: starting process "cd proof/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 20:37:07 [proof] base: Warning: Yosys has only limited support for tri-state logic at the moment. (cells_xilinx_7.v:18)
SBY 20:37:07 [proof] base: Warning: Resizing cell port top.top_2.y from 91 bits to 242 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top.top_1.y from 91 bits to 242 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_2.y_OBUF[81]_inst_i_3.CO from 3 bits to 4 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_2.y_OBUF[81]_inst_i_2.O from 3 bits to 4 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_2.y_OBUF[81]_inst_i_2.CO from 2 bits to 4 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_2.y_OBUF[81]_inst_i_13.O from 3 bits to 4 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_2.y_OBUF[81]_inst_i_13.CO from 2 bits to 4 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_2.y_OBUF[81]_inst_i_12.CO from 3 bits to 4 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_2.reg8_reg[6]_i_6.O from 3 bits to 4 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_2.reg8_reg[6]_i_6.CO from 2 bits to 4 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_2.reg15_reg[0]_i_2.CO from 3 bits to 4 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_2.reg13_reg[3]_i_7.CO from 1 bits to 4 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_2.reg13_reg[13]_i_1.O from 2 bits to 4 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_2.reg13_reg[13]_i_1.CO from 1 bits to 4 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_2.reg13_reg[0]_i_8.O from 3 bits to 4 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_2.reg13_reg[0]_i_8.CO from 2 bits to 4 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_2.reg13_reg[0]_i_17.O from 2 bits to 4 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_2.reg13_reg[0]_i_17.CO from 1 bits to 4 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_1.modinst72.wire66 from 18 bits to 17 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_1.modinst72.y from 9 bits to 55 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_1.modinst72.wire63 from 15 bits to 13 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_1.modinst55.y from 18 bits to 372 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_1.modinst55.wire21 from 17 bits to 7 bits.
SBY 20:37:07 [proof] base: Warning: Resizing cell port top_1.modinst55.wire20 from 15 bits to 7 bits.
SBY 20:37:08 [proof] base: ERROR: Command syntax error: Unknown option or option in arguments.
SBY 20:37:08 [proof] base: > hierarchy -smtcheck
SBY 20:37:08 [proof] base: >           ^
SBY 20:37:08 [proof] base: finished (returncode=1)
SBY 20:37:08 [proof] base: task failed. ERROR.
SBY 20:37:08 [proof] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 20:37:08 [proof] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 20:37:08 [proof] summary: engine_0 (abc pdr) did not return a status
SBY 20:37:08 [proof] summary: engine_0 did not produce any traces
SBY 20:37:08 [proof] DONE (ERROR, rc=16)
