--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/media/psf/Home/Documents/Uni/RCI/Roboy/ubuntu_opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd
mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1001 paths analyzed, 449 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------
Slack:                  15.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/cclk_detector/ready_q (FF)
  Destination:          avr_interface/serial_tx/state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.845ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (0.588 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/cclk_detector/ready_q to avr_interface/serial_tx/state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.CQ        Tcko                  0.430   avr_interface/ready
                                                       avr_interface/cclk_detector/ready_q
    SLICE_X5Y5.D3        net (fanout=3)        0.935   avr_interface/ready
    SLICE_X5Y5.D         Tilo                  0.259   n_rdy
                                                       avr_interface/n_rdy1_INV_0
    SLICE_X16Y24.SR      net (fanout=16)       2.760   n_rdy
    SLICE_X16Y24.CLK     Tsrck                 0.461   avr_interface/serial_tx/state_q_FSM_FFd2
                                                       avr_interface/serial_tx/state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (1.150ns logic, 3.695ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  15.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/cclk_detector/ready_q (FF)
  Destination:          avr_interface/serial_tx/state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.761ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (0.588 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/cclk_detector/ready_q to avr_interface/serial_tx/state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y5.CQ        Tcko                  0.430   avr_interface/ready
                                                       avr_interface/cclk_detector/ready_q
    SLICE_X5Y5.D3        net (fanout=3)        0.935   avr_interface/ready
    SLICE_X5Y5.D         Tilo                  0.259   n_rdy
                                                       avr_interface/n_rdy1_INV_0
    SLICE_X14Y24.SR      net (fanout=16)       2.719   n_rdy
    SLICE_X14Y24.CLK     Tsrck                 0.418   avr_interface/serial_tx/state_q_FSM_FFd1
                                                       avr_interface/serial_tx/state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.761ns (1.107ns logic, 3.654ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  15.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.280ns (Levels of Logic = 1)
  Clock Path Skew:      -0.595ns (0.332 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/bit_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X1Y5.C6        net (fanout=3)        1.242   avr_interface/spi_slave/ss_q
    SLICE_X1Y5.C         Tilo                  0.259   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/Mcount_bit_ct_q_val1
    SLICE_X1Y5.SR        net (fanout=1)        0.578   avr_interface/spi_slave/Mcount_bit_ct_q_val
    SLICE_X1Y5.CLK       Tsrck                 0.423   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/bit_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.280ns (2.460ns logic, 1.820ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack:                  15.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/serial_tx/bit_ctr_q_1 (FF)
  Destination:          avr_interface/serial_tx/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.409ns (Levels of Logic = 2)
  Clock Path Skew:      0.538ns (1.152 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/serial_tx/bit_ctr_q_1 to avr_interface/serial_tx/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.BQ      Tcko                  0.525   avr_interface/serial_tx/bit_ctr_q[2]
                                                       avr_interface/serial_tx/bit_ctr_q_1
    SLICE_X18Y23.B2      net (fanout=5)        1.011   avr_interface/serial_tx/bit_ctr_q[1]
    SLICE_X18Y23.B       Tilo                  0.235   avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_4
    SLICE_X18Y23.C4      net (fanout=1)        0.371   avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_4
    SLICE_X18Y23.C       Tilo                  0.235   avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       avr_interface/serial_tx/tx_d1
    OLOGIC_X9Y0.D1       net (fanout=1)        1.854   avr_interface/serial_tx/tx_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   tx_q
                                                       avr_interface/serial_tx/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      5.409ns (2.173ns logic, 3.236ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  15.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.270ns (Levels of Logic = 1)
  Clock Path Skew:      -0.595ns (0.332 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X1Y5.C6        net (fanout=3)        1.242   avr_interface/spi_slave/ss_q
    SLICE_X1Y5.C         Tilo                  0.259   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/Mcount_bit_ct_q_val1
    SLICE_X1Y5.SR        net (fanout=1)        0.578   avr_interface/spi_slave/Mcount_bit_ct_q_val
    SLICE_X1Y5.CLK       Tsrck                 0.413   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.270ns (2.450ns logic, 1.820ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack:                  15.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.267ns (Levels of Logic = 1)
  Clock Path Skew:      -0.595ns (0.332 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X1Y5.C6        net (fanout=3)        1.242   avr_interface/spi_slave/ss_q
    SLICE_X1Y5.C         Tilo                  0.259   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/Mcount_bit_ct_q_val1
    SLICE_X1Y5.SR        net (fanout=1)        0.578   avr_interface/spi_slave/Mcount_bit_ct_q_val
    SLICE_X1Y5.CLK       Tsrck                 0.410   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.267ns (2.447ns logic, 1.820ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack:                  15.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/serial_tx/data_q_1 (FF)
  Destination:          avr_interface/serial_tx/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.391ns (Levels of Logic = 2)
  Clock Path Skew:      0.539ns (1.152 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/serial_tx/data_q_1 to avr_interface/serial_tx/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.BQ      Tcko                  0.430   avr_interface/serial_tx/data_q[3]
                                                       avr_interface/serial_tx/data_q_1
    SLICE_X18Y23.B3      net (fanout=1)        1.088   avr_interface/serial_tx/data_q[1]
    SLICE_X18Y23.B       Tilo                  0.235   avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_4
    SLICE_X18Y23.C4      net (fanout=1)        0.371   avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_4
    SLICE_X18Y23.C       Tilo                  0.235   avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       avr_interface/serial_tx/tx_d1
    OLOGIC_X9Y0.D1       net (fanout=1)        1.854   avr_interface/serial_tx/tx_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   tx_q
                                                       avr_interface/serial_tx/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      5.391ns (2.078ns logic, 3.313ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  15.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/serial_tx/bit_ctr_q_0 (FF)
  Destination:          avr_interface/serial_tx/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.192ns (Levels of Logic = 2)
  Clock Path Skew:      0.538ns (1.152 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/serial_tx/bit_ctr_q_0 to avr_interface/serial_tx/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.AQ      Tcko                  0.525   avr_interface/serial_tx/bit_ctr_q[2]
                                                       avr_interface/serial_tx/bit_ctr_q_0
    SLICE_X18Y23.D1      net (fanout=5)        1.022   avr_interface/serial_tx/bit_ctr_q[0]
    SLICE_X18Y23.D       Tilo                  0.235   avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
    SLICE_X18Y23.C6      net (fanout=1)        0.143   avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
    SLICE_X18Y23.C       Tilo                  0.235   avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       avr_interface/serial_tx/tx_d1
    OLOGIC_X9Y0.D1       net (fanout=1)        1.854   avr_interface/serial_tx/tx_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   tx_q
                                                       avr_interface/serial_tx/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      5.192ns (2.173ns logic, 3.019ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  15.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/serial_tx/bit_ctr_q_0 (FF)
  Destination:          avr_interface/serial_tx/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.105ns (Levels of Logic = 2)
  Clock Path Skew:      0.538ns (1.152 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/serial_tx/bit_ctr_q_0 to avr_interface/serial_tx/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.AQ      Tcko                  0.525   avr_interface/serial_tx/bit_ctr_q[2]
                                                       avr_interface/serial_tx/bit_ctr_q_0
    SLICE_X18Y23.B5      net (fanout=5)        0.707   avr_interface/serial_tx/bit_ctr_q[0]
    SLICE_X18Y23.B       Tilo                  0.235   avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_4
    SLICE_X18Y23.C4      net (fanout=1)        0.371   avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_4
    SLICE_X18Y23.C       Tilo                  0.235   avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       avr_interface/serial_tx/tx_d1
    OLOGIC_X9Y0.D1       net (fanout=1)        1.854   avr_interface/serial_tx/tx_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   tx_q
                                                       avr_interface/serial_tx/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      5.105ns (2.173ns logic, 2.932ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  15.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/serial_tx/bit_ctr_q_1 (FF)
  Destination:          avr_interface/serial_tx/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.920ns (Levels of Logic = 2)
  Clock Path Skew:      0.538ns (1.152 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/serial_tx/bit_ctr_q_1 to avr_interface/serial_tx/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.BQ      Tcko                  0.525   avr_interface/serial_tx/bit_ctr_q[2]
                                                       avr_interface/serial_tx/bit_ctr_q_1
    SLICE_X18Y23.D4      net (fanout=5)        0.750   avr_interface/serial_tx/bit_ctr_q[1]
    SLICE_X18Y23.D       Tilo                  0.235   avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
    SLICE_X18Y23.C6      net (fanout=1)        0.143   avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
    SLICE_X18Y23.C       Tilo                  0.235   avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       avr_interface/serial_tx/tx_d1
    OLOGIC_X9Y0.D1       net (fanout=1)        1.854   avr_interface/serial_tx/tx_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   tx_q
                                                       avr_interface/serial_tx/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      4.920ns (2.173ns logic, 2.747ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack:                  15.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.766ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.332 - 0.935)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A4        net (fanout=2)        0.501   avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A         Tilo                  0.235   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X0Y5.CE        net (fanout=2)        0.939   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X0Y5.CLK       Tceck                 0.313   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (2.326ns logic, 1.440ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack:                  15.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.741ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.332 - 0.935)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A4        net (fanout=2)        0.501   avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A         Tilo                  0.235   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X0Y5.CE        net (fanout=2)        0.939   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X0Y5.CLK       Tceck                 0.288   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.741ns (2.301ns logic, 1.440ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack:                  15.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.741ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.332 - 0.935)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A4        net (fanout=2)        0.501   avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A         Tilo                  0.235   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X0Y5.CE        net (fanout=2)        0.939   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X0Y5.CLK       Tceck                 0.288   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.741ns (2.301ns logic, 1.440ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack:                  15.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.737ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.332 - 0.935)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A4        net (fanout=2)        0.501   avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A         Tilo                  0.235   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X0Y5.CE        net (fanout=2)        0.939   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X0Y5.CLK       Tceck                 0.284   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.737ns (2.297ns logic, 1.440ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack:                  15.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.735ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.332 - 0.935)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A4        net (fanout=2)        0.501   avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A         Tilo                  0.235   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X0Y5.CE        net (fanout=2)        0.939   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X0Y5.CLK       Tceck                 0.282   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.735ns (2.295ns logic, 1.440ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack:                  15.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/data_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.740ns (Levels of Logic = 0)
  Clock Path Skew:      -0.595ns (0.332 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/data_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X0Y5.SR        net (fanout=3)        1.471   avr_interface/spi_slave/ss_q
    SLICE_X0Y5.CLK       Tsrck                 0.491   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (2.269ns logic, 1.471ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack:                  15.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.722ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.332 - 0.935)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A4        net (fanout=2)        0.501   avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A         Tilo                  0.235   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X0Y5.CE        net (fanout=2)        0.939   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X0Y5.CLK       Tceck                 0.269   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.722ns (2.282ns logic, 1.440ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack:                  15.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.719ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.332 - 0.935)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A4        net (fanout=2)        0.501   avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A         Tilo                  0.235   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X0Y5.CE        net (fanout=2)        0.939   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X0Y5.CLK       Tceck                 0.266   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.719ns (2.279ns logic, 1.440ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack:                  15.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/serial_tx/data_q_3 (FF)
  Destination:          avr_interface/serial_tx/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.850ns (Levels of Logic = 2)
  Clock Path Skew:      0.539ns (1.152 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/serial_tx/data_q_3 to avr_interface/serial_tx/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.DQ      Tcko                  0.430   avr_interface/serial_tx/data_q[3]
                                                       avr_interface/serial_tx/data_q_3
    SLICE_X18Y23.B1      net (fanout=1)        0.547   avr_interface/serial_tx/data_q[3]
    SLICE_X18Y23.B       Tilo                  0.235   avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_4
    SLICE_X18Y23.C4      net (fanout=1)        0.371   avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_4
    SLICE_X18Y23.C       Tilo                  0.235   avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       avr_interface/serial_tx/tx_d1
    OLOGIC_X9Y0.D1       net (fanout=1)        1.854   avr_interface/serial_tx/tx_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   tx_q
                                                       avr_interface/serial_tx/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      4.850ns (2.078ns logic, 2.772ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  15.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.706ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.332 - 0.935)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A4        net (fanout=2)        0.501   avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A         Tilo                  0.235   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X0Y5.CE        net (fanout=2)        0.939   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X0Y5.CLK       Tceck                 0.253   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.706ns (2.266ns logic, 1.440ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  15.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/data_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.700ns (Levels of Logic = 0)
  Clock Path Skew:      -0.595ns (0.332 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/data_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X0Y5.SR        net (fanout=3)        1.471   avr_interface/spi_slave/ss_q
    SLICE_X0Y5.CLK       Tsrck                 0.451   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.700ns (2.229ns logic, 1.471ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack:                  15.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.674ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.332 - 0.935)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/bit_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A4        net (fanout=2)        0.501   avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A         Tilo                  0.235   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X1Y5.CE        net (fanout=2)        0.755   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X1Y5.CLK       Tceck                 0.405   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/bit_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.674ns (2.418ns logic, 1.256ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Slack:                  15.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.659ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.332 - 0.935)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A4        net (fanout=2)        0.501   avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A         Tilo                  0.235   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X1Y5.CE        net (fanout=2)        0.755   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X1Y5.CLK       Tceck                 0.390   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (2.403ns logic, 1.256ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack:                  15.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/data_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.666ns (Levels of Logic = 0)
  Clock Path Skew:      -0.595ns (0.332 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/data_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X0Y5.SR        net (fanout=3)        1.471   avr_interface/spi_slave/ss_q
    SLICE_X0Y5.CLK       Tsrck                 0.417   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.666ns (2.195ns logic, 1.471ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack:                  15.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/data_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.664ns (Levels of Logic = 0)
  Clock Path Skew:      -0.595ns (0.332 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/data_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X0Y5.SR        net (fanout=3)        1.471   avr_interface/spi_slave/ss_q
    SLICE_X0Y5.CLK       Tsrck                 0.415   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (2.193ns logic, 1.471ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack:                  15.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/data_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.657ns (Levels of Logic = 0)
  Clock Path Skew:      -0.595ns (0.332 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/data_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X0Y5.SR        net (fanout=3)        1.471   avr_interface/spi_slave/ss_q
    SLICE_X0Y5.CLK       Tsrck                 0.408   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.657ns (2.186ns logic, 1.471ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack:                  15.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/data_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.646ns (Levels of Logic = 0)
  Clock Path Skew:      -0.595ns (0.332 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/data_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X0Y5.SR        net (fanout=3)        1.471   avr_interface/spi_slave/ss_q
    SLICE_X0Y5.CLK       Tsrck                 0.397   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.646ns (2.175ns logic, 1.471ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack:                  15.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/serial_tx/bit_ctr_q_2 (FF)
  Destination:          avr_interface/serial_tx/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.776ns (Levels of Logic = 1)
  Clock Path Skew:      0.538ns (1.152 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/serial_tx/bit_ctr_q_2 to avr_interface/serial_tx/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.CQ      Tcko                  0.525   avr_interface/serial_tx/bit_ctr_q[2]
                                                       avr_interface/serial_tx/bit_ctr_q_2
    SLICE_X18Y23.C2      net (fanout=3)        0.984   avr_interface/serial_tx/bit_ctr_q[2]
    SLICE_X18Y23.C       Tilo                  0.235   avr_interface/serial_tx/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       avr_interface/serial_tx/tx_d1
    OLOGIC_X9Y0.D1       net (fanout=1)        1.854   avr_interface/serial_tx/tx_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   tx_q
                                                       avr_interface/serial_tx/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      4.776ns (1.938ns logic, 2.838ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  15.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.634ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.332 - 0.935)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A4        net (fanout=2)        0.501   avr_interface/spi_slave/sck_q
    SLICE_X2Y2.A         Tilo                  0.235   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o1
    SLICE_X1Y5.CE        net (fanout=2)        0.755   avr_interface/spi_slave/sck_old_q_sck_q_AND_1_o
    SLICE_X1Y5.CLK       Tceck                 0.365   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.634ns (2.378ns logic, 1.256ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Slack:                  15.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/data_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.630ns (Levels of Logic = 0)
  Clock Path Skew:      -0.595ns (0.332 - 0.927)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/data_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X0Y5.SR        net (fanout=3)        1.471   avr_interface/spi_slave/ss_q
    SLICE_X0Y5.CLK       Tsrck                 0.381   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.630ns (2.159ns logic, 1.471ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: avr_interface/serial_tx/tx_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/serial_rx/rx_q/CLK0
  Logical resource: avr_interface/serial_rx/rx_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: avr_interface/busy_q/CLK
  Logical resource: avr_interface/Mshreg_block_q_2/CLK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_0/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_1/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_2/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_3/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_4/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_5/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_6/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_7/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[9]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_8/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[9]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_9/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/spi_slave/data_q[6]/CLK
  Logical resource: avr_interface/spi_slave/data_q_1/CK
  Location pin: SLICE_X0Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: avr_interface/spi_slave/data_q[6]/SR
  Logical resource: avr_interface/spi_slave/data_q_1/SR
  Location pin: SLICE_X0Y5.SR
  Clock network: avr_interface/spi_slave/ss_q
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/spi_slave/data_q[6]/CLK
  Logical resource: avr_interface/spi_slave/data_q_0/CK
  Location pin: SLICE_X0Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/spi_slave/data_q[6]/CLK
  Logical resource: avr_interface/spi_slave/data_q_3/CK
  Location pin: SLICE_X0Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: avr_interface/spi_slave/data_q[6]/SR
  Logical resource: avr_interface/spi_slave/data_q_3/SR
  Location pin: SLICE_X0Y5.SR
  Clock network: avr_interface/spi_slave/ss_q
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/spi_slave/data_q[6]/CLK
  Logical resource: avr_interface/spi_slave/data_q_2/CK
  Location pin: SLICE_X0Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/spi_slave/data_q[6]/CLK
  Logical resource: avr_interface/spi_slave/data_q_5/CK
  Location pin: SLICE_X0Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: avr_interface/spi_slave/data_q[6]/SR
  Logical resource: avr_interface/spi_slave/data_q_5/SR
  Location pin: SLICE_X0Y5.SR
  Clock network: avr_interface/spi_slave/ss_q
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/spi_slave/data_q[6]/CLK
  Logical resource: avr_interface/spi_slave/data_q_4/CK
  Location pin: SLICE_X0Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/spi_slave/data_q[6]/CLK
  Logical resource: avr_interface/spi_slave/data_q_7/CK
  Location pin: SLICE_X0Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: avr_interface/spi_slave/data_q[6]/SR
  Logical resource: avr_interface/spi_slave/data_q_7/SR
  Location pin: SLICE_X0Y5.SR
  Clock network: avr_interface/spi_slave/ss_q
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr_interface/spi_slave/data_q[6]/CLK
  Logical resource: avr_interface/spi_slave/data_q_6/CK
  Location pin: SLICE_X0Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: state_q_FSM_FFd1/CLK
  Logical resource: helloPrinter/state_q_FSM_FFd2/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.000|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1001 paths, 0 nets, and 603 connections

Design statistics:
   Minimum period:   5.000ns{1}   (Maximum frequency: 200.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 26 18:32:58 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



