# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do RFInerlockRTM_a_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {RFInerlockRTM_a.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:32 on Jun 17,2019
# vcom -reportprogress 300 -93 -work work RFInerlockRTM_a.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package maxv_atom_pack
# -- Loading package maxv_components
# -- Compiling entity RFInterlockRTM_a
# -- Compiling architecture structure of RFInterlockRTM_a
# End time: 16:32:32 on Jun 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.rfinterlockrtm_a
# vsim work.rfinterlockrtm_a 
# Start time: 16:32:39 on Jun 17,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading maxv.maxv_atom_pack(body)
# Loading maxv.maxv_components
# Loading work.rfinterlockrtm_a(structure)
# Loading ieee.std_logic_arith(body)
# Loading maxv.maxv_io(behave)
# Loading maxv.maxv_lcell(vital_le_atom)
# Loading maxv.maxv_asynch_lcell(vital_le)
# Loading maxv.maxv_lcell_register(vital_le_reg)
# Loading ieee.std_logic_signed(body)
# Loading maxv.maxv_ufm(behave)
# ** Warning: Design size of 53427 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#restart -force

#delete wave *

add wave  sim:/rfinterlockrtm_a/Clock
#add wave  sim:/rfinterlockrtm_a/Reset
add wave  sim:/rfinterlockrtm_a/sync_nbusy
add wave  sim:/rfinterlockrtm_a/sync_data_valid
add wave  -radix hex  sim:/rfinterlockrtm_a/TestCntr
add wave  sim:/rfinterlockrtm_a/TestPoint

add wave -radix hex sim:/rfinterlockrtm_a/PWM0_SR
add wave -radix hex sim:/rfinterlockrtm_a/PWM1_SR
add wave sim:/rfinterlockrtm_a/PWMCntr
add wave sim:/rfinterlockrtm_a/CLK245KhzEn
# (vish-4014) No objects found matching '/rfinterlockrtm_a/CLK245KhzEn'.

force -freeze sim:/rfinterlockrtm_a/Clock 1 0, 0 {4 ns} -r 8 ns
#force -freeze sim:/rfinterlockrtm_a/Reset 1 {0 ns} , 0 {100 ns}
run 30us
# ** Note: UFM oscillator can operate at any frequency between 3.9MHz to 5.3Mhz.
#    Time: 0 ps  Iteration: 3  Instance: /rfinterlockrtm_a/\u0|ufm_parallel_0|maxii_ufm_block1\
run 100us
# WARNING: No extended dataflow license exists
# End time: 16:37:52 on Jun 17,2019, Elapsed time: 0:05:13
# Errors: 1, Warnings: 2
