<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>TimingSimpleCPU Member List</h1>  </div>
</div>
<div class="contents">
This is the complete list of members for <a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a>, including all inherited members.<table>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a512f6e0d7684ff19880a2ff9b6eeeddb">_cpuId</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a4bf9e7f73213ffdf7e00c37b8ae1b490">_dataMasterId</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ace97e589c98a144f71b4afc8ffd3c9b4">_instMasterId</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">_params</a></td><td><a class="el" href="classSimObject.html">SimObject</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a325c97fc372c0f772c5ae67a2f07574a">_pid</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#af7785d039f2069fa20d8f0bef96ea3b7">_switchedOut</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a3f1f1d2cb970179495deff580b15af17">_taskId</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a7c22af68f484e9ff0d0ba621510a4f15">activateContext</a>(ThreadID thread_num, Cycles delay)</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a2ece26f3f5c92f2ffdbae8146de9bf85">activateWhenReady</a>(ThreadID tid)</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#aff7d24a4e90a5c6f3e9b07b8aef138b8">advanceInst</a>(Fault fault)</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a1ca7acb41e96d7e1b851326fc5494afd">advancePC</a>(Fault fault)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a16dd8d412f56ebd90d4b54c8dc5dd20c">BaseCPU</a>(Params *params, bool is_checker=false)</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a6cbe27af7326aeeb9053eb9c1dcfc680">BaseSimpleCPU</a>(BaseSimpleCPUParams *params)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a521c8248f38a052991a67d4eebc722c7">buildPacket</a>(PacketPtr &amp;pkt, RequestPtr req, bool read)</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a5e1fd237c7463f971b4c2e211d1a1aac">buildSplitPacket</a>(PacketPtr &amp;pkt1, PacketPtr &amp;pkt2, RequestPtr req1, RequestPtr req2, RequestPtr req, uint8_t *data, bool read)</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#aacbd50a6bd42f585916eb8b39b939616">checker</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a3e4cbf8767e698f193906151e081bedd">checkForInterrupts</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#aa97853abafd022b5076a90c76ba65d36">checkInterrupts</a>(ThreadContext *tc) const </td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a4b78450067adf34604e4059d614ce18a">checkPcEventQueue</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#a3edd16fe55d68f6610ea38ba8a2e0543">ckptCount</a></td><td><a class="el" href="classSerializable.html">Serializable</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#aa55994e6905bd7a5a739df8b748fe749">ckptMaxCount</a></td><td><a class="el" href="classSerializable.html">Serializable</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#a2ddcadfd3045221bee368bddb20a9f9f">ckptPrevCount</a></td><td><a class="el" href="classSerializable.html">Serializable</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a47994b091d5ef3dc04bfb21b15909f17">clearInterrupt</a>(int int_num, int index)</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a78460b91ab706b2ec07a92e268f07052">clearInterrupts</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classClockedObject.html#a7c1f64c925f158530be84323a503dbb7">clockEdge</a>(Cycles cycles=Cycles(0)) const </td><td><a class="el" href="classClockedObject.html">ClockedObject</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classClockedObject.html#a96a2ae6db10010713f6c0752df74bba3">ClockedObject</a>(const ClockedObjectParams *p)</td><td><a class="el" href="classClockedObject.html">ClockedObject</a></td><td><code> [inline, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classClockedObject.html#a3f0850d695e3722cdd7d33bbaf3e5f43">clockPeriod</a>() const </td><td><a class="el" href="classClockedObject.html">ClockedObject</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a28a623d140582747e28b9396ebaaa328">comInstEventQueue</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ab8f5f1f1756c532d6e57fb2554846d9d">comLoadEventQueue</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#ad55d3cb57daeae4db0558d85e6b91a17">completeDataAccess</a>(PacketPtr pkt)</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a0c129ac0ae530cfd2fe59b57b2b54e6e">completeIfetch</a>(PacketPtr)</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a2c520e5668a379e4c7dc05cc03127001">countInst</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#afbce2c177a8b0733c0699bea94a5f608">cpuId</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#a68726f5d7b8d0ed986338a2d09cdf720">create</a>(Checkpoint *cp, const std::string &amp;section)</td><td><a class="el" href="classSerializable.html">Serializable</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classClockedObject.html#a2b4a36a0ae697fe2c7c1c493146d7626">curCycle</a>() const </td><td><a class="el" href="classClockedObject.html">ClockedObject</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a8af43f60ab6366f768575def72a813d0">curMacroStaticInst</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ad6256793229f94e3f4f1d9f7569e707d">dataMasterId</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ae14bdcb5f42150a99d0513e0e10e91e6">dbg_vtophys</a>(Addr addr)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a775efb801b6c0fd06f6baa885775a5af">dcache_pkt</a></td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a8e22819aa45c61303d094767a383f707">dcachePort</a></td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca308562041789795b2d147e312bcc8ad2">DcacheRetry</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a0116244bd7cf2046438658bea98ff4d6">dcacheRetryCycles</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ae6b1258deb670c827fd19ef71b1d9b9a">dcacheStallCycles</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca88acfb70dd3d2bf3c5312aa1603c51d5">DcacheWaitResponse</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca7ed6f8b9511312fe416e75c40129225e">DcacheWaitSwitch</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a066ccfe16fd02d871619fda43a28e79a">deallocateContext</a>(ThreadID thread_num)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a37a86d0fa2fa72cd5e9d90be668d9331">demapDataPage</a>(Addr vaddr, uint64_t asn)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a66e58d196260a49f9abf5d7257c9b4f7">demapInstPage</a>(Addr vaddr, uint64_t asn)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a5471e77178135f9327d6319e2a1e6273">demapPage</a>(Addr vaddr, uint64_t asn)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">deschedule</a>(Event &amp;event)</td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#a6834e6eef71b36faddc8bbb34c3a7921">deschedule</a>(Event *event)</td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a4c5b05bad75ece755176aca16d7b34fd">drain</a>(DrainManager *drain_manager)</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classDrainable.html#ac2b5f739cc6ae6bdb563763a1f3c40f9">Drainable</a>()</td><td><a class="el" href="classDrainable.html">Drainable</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classDrainable.html#a6173416423af6af1bfe17262be40b5ffad08d746efca2f68aeb28f73f94237603">Drained</a> enum value</td><td><a class="el" href="classDrainable.html">Drainable</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classDrainable.html#a6173416423af6af1bfe17262be40b5ffabd11bb9d2e9941029e08925c2a151162">Draining</a> enum value</td><td><a class="el" href="classDrainable.html">Drainable</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a4cf4b4cb4ea95e698e5efd3bf190202f">drainManager</a></td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#ab7561f9e76c87ee6ff0861e0b54c5ab1">drainResume</a>()</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca4e90a1dadb40a968915e9ba0e0f3408b">DTBWaitResponse</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#a1615421c4ebad9c6625394d6c889914d">EventManager</a>(EventManager &amp;em)</td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#a7e1c3864ced0af1cd527168d9582809c">EventManager</a>(EventManager *em)</td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#aef6c70fb03067c32dcae627c25d92e7c">EventManager</a>(EventQueue *eq)</td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#ae80b5045b34395c55d6c482335a4a0da">eventq</a></td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#a35b83dad6cd0af3227f99d67445d1527">eventQueue</a>() const </td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca44febafa688e82a2b504a9915a9a9783">Faulting</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a373a41ca6590e0d4b93b657b020f1248">fetch</a>()</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a2f94d18b4c97de705a5ac5ec54e84b47">FetchEvent</a> typedef</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a580a32b3d421d9439bf69c5126beb376">fetchEvent</a></td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#afb57c61efa50fcc79e5c1c1d67e19e11">fetchOffset</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a2472d0c98117c69616ba521f740f290f">fetchTranslation</a></td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#a2d22556f4a5c932a267783fd33f4db79">find</a>(const char *name)</td><td><a class="el" href="classSimObject.html">SimObject</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a8e8bb204968536a6be1195d092bd674c">findContext</a>(ThreadContext *tc)</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#ae2a901d0780bc7c51aa44f45b6f91851">finishTranslation</a>(WholeTranslationState *state)</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#acfacb4ae6b43c26bb737641936aeffb0">FloatReg</a> typedef</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ac49ab3d8c89f16f646cd0e906455cfa3">FloatRegBits</a> typedef</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#af53549670780390e280dcb6fde045518">flushTLBs</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classClockedObject.html#acb83f8dd8f412e23d09f1d390eaf13cf">frequency</a>() const </td><td><a class="el" href="classClockedObject.html">ClockedObject</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a9457428dc2854dba37c69d6e4bbc368c">getBranchPred</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a6e87d476983eade947d9be42400882bc">getContext</a>(int tn)</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a1802152a32d33615b7f72b654b2bb823">getDataPort</a>()</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [inline, protected, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classDrainable.html#a0e5f525d2e1df1af3e87ce17530b40dc">getDrainState</a>() const </td><td><a class="el" href="classDrainable.html">Drainable</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a59754ffda34f37e42515046e4a3c58e3">getEA</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a23097f68145e28a6fc72eaf9403f5fce">getInstPort</a>()</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [inline, protected, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#aec2236453b1dff494801dce39a4829b3">getInterruptController</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#af41f47b25f6f62db8023e77f8f1543b2">getMasterPort</a>(const std::string &amp;if_name, PortID idx=InvalidPortID)</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a2ec840ebcd975d73e47b9112ccfb7033">getPid</a>() const </td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classMemObject.html#a51d400deb86bb1f483ca6b5525070c23">getSlavePort</a>(const std::string &amp;if_name, PortID idx=InvalidPortID)</td><td><a class="el" href="classMemObject.html">MemObject</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a707cc3a8bb294de493a088e0ce4cccfa">getTracer</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ad6d1ed581e51d87edbc7472ab88addd4">haltContext</a>(ThreadID thread_num)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a316de89be7b821f4f35de1008e828aad">handleReadPacket</a>(PacketPtr pkt)</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a4e358c97bb2fe8f83e81200050846250">handleWritePacket</a>()</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a3a8e3261f4ea3a1fd3841a237f7c03f5">hwrei</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a4e18f57223e34a721dad2b97800a0e49">icachePort</a></td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238caa7496511aa8e1d7e460bc897e01f5b79">IcacheRetry</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a7393b259b843fa7789d93a65d0597410">icacheRetryCycles</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ad77c1de1fb7c9215616064010b90884c">icacheStallCycles</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca4bd34dc9a46a8fd926a6ef60e5cec13a">IcacheWaitResponse</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca06e3061ff50abdc4f3edb3bb0d9ba3b6">IcacheWaitSwitch</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cafae0269c6164fdb111af106f09539323">Idle</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a68ca2081a99bf8cb1dfd4415917f931a">idleFraction</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a301edc44d56de82b7746cdd5078dd235">ifetch_pkt</a></td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a9525dc3761312a850209dac41bb79eb9">init</a>()</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#aa16bbabf9a8b4ca9a6ecf36ca73e3590">initState</a>()</td><td><a class="el" href="classSimObject.html">SimObject</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a1fc11d911f6b8a1308324e86f81a9d24">inst</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a958055154e09fbc02ccb8190c3b885c5">instAddr</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a1e3fa77b4ef4cf21fbfb193ec94e9154">instCnt</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a124e3ca8124202a9f18060ede44d0ad4">instCount</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a5afcf225b3ff14d5cb61d32f5211af7c">instMasterId</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a28c30d48c15c3096813e4941f90226d7">interrupts</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ae086a30968c555e2843fbea5957346db">interval_stats</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#adc7c6a4d4626d64b9807c37dabb11208">isDrained</a>()</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [inline, private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a01161d126e821b3817ca362788aef38a">isSquashed</a>() const </td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cad1cc4e6177194e6ec880aa5ab52292c1">ITBWaitResponse</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a7100ec827b84621cfe5004a14e6c4c81">lastDcacheRetry</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a0bdd58c0fe479d88ab4f4c9ab523af24">lastDcacheStall</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a9af5bf905d6c0cbabbcbcdb622d07e2b">lastIcacheRetry</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a739bb5beeeebfab6bb035432760258e6">lastIcacheStall</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#ad4e39678d8d748d0e774dfa97cbb7f33">loadState</a>(Checkpoint *cp)</td><td><a class="el" href="classSimObject.html">SimObject</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classDrainable.html#aae461d54fc843a1e3570490b01e56945">memInvalidate</a>()</td><td><a class="el" href="classDrainable.html">Drainable</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classMemObject.html#a30a3a55dce17c5a579b76192bb9d70ca">MemObject</a>(const Params *params)</td><td><a class="el" href="classMemObject.html">MemObject</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classDrainable.html#acf323efe6856218c6cdfde5b0ec3653d">memWriteback</a>()</td><td><a class="el" href="classDrainable.html">Drainable</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a329b720ff7bd54b020fb22326843e2a1">microcodeRom</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a318985967fa29a6d519e133ba2a205d0">microPC</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#aa75350fd48bf9f3690d00e06f5c0cfc8">MiscReg</a> typedef</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#afc08d712bad1e68822a4070d896c528e">misspeculating</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#a96c36bff06d98deb79d09e93652667ae">name</a>() const </td><td><a class="el" href="classSimObject.html">SimObject</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#a970f537b2f01c6653e92f2dc7a1a4b4d">Serializable::name</a>() const =0</td><td><a class="el" href="classSerializable.html">Serializable</a></td><td><code> [pure virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#a23ac872f198ad03a95312016697de6b8">nameOut</a>(std::ostream &amp;os)</td><td><a class="el" href="classSerializable.html">Serializable</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#abc60ad53a35fe310f7c6a4bf43ae3d91">nameOut</a>(std::ostream &amp;os, const std::string &amp;_name)</td><td><a class="el" href="classSerializable.html">Serializable</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classClockedObject.html#afeec54486c377fa6d0825f9d24d64ab3">nextCycle</a>() const </td><td><a class="el" href="classClockedObject.html">ClockedObject</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a55c758e5062219839e7d09a584bd1ea0">nextInstAddr</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#aaf55ab0bb573e20c49c80ad8310a1214">notIdleFraction</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ab595129bb527284dfe4f9c1c6cb5af8c">numBusyCycles</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a7b93383a26942fde16504e3064587eb4">numCallsReturns</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#af8fec9bfa83e2c08e6c4aa0701a9786b">numCondCtrlInsts</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">numCycles</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a92e4441d4c4489fae909a34333495ced">numFpAluAccesses</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a058eb4a543b25184edd85729f055e6d3">numFpInsts</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a8d217b54bdd2766c1b45d8d21dbda753">numFpRegReads</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a8ca21ef54069cc8d1bf6bc4a3ab5a12f">numFpRegWrites</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a0c7d34ef49592cc15fc377fc2e2babc8">numIdleCycles</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a7490f7cac7b7ea86490b8a12cb8ef5b7">numInst</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a08a4734e5c8359bb018ed39dfc049e8a">numInsts</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a78862caa247382f68558022ed3459a2b">numIntAluAccesses</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a6f079f8c42e0225140a9ceab4aa5a58c">numIntInsts</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a6b7b623f9d2bff2c9a11d700d185d464">numIntRegReads</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ac90d4e309094cbc3f9398a013bac35f2">numIntRegWrites</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a23b8900df5c1d60413ecd43a2c7f2f33">numLoad</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a142996d0158217aa13095d8ccceea87e">numLoadInsts</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ac1b3fcbdd48d87892dfabb31e8de3708">numMemRefs</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a993608c376f77731a627d10a818cfcf2">numOp</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#af1c21f0050605dccc4a905c93df82d1e">numOps</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a6b23f23381292741370f53e4c6465158">numSimulatedCPUs</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline, static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a5d1016f049770f079b4be6b257c39492">numSimulatedInsts</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline, static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a1d118ca73b7ed5495269cdb8dc3bda58">numSimulatedInsts</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline, static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#af9973d9bbb2b98b2049e996d73a309c0">numSimulatedOps</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline, static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ac445bb6f0a0f1627500875074d4dd698">numSimulatedOps</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline, static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#af28a4a72f6d566f938303cb29ba0214f">numStoreInsts</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a7b58ddbb52ac2a4c1246f6f30b224b40">numWorkItemsCompleted</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#aa6619f133e6944a10b35c0a499536012">numWorkItemsStarted</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a90fc6c04f05a1cbadf117d848db83fb3">Params</a> typedef</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a8e895dfbcaacea5e84e7e5dbfcead414">params</a>() const </td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a7aeea613cacb233763077cfc861b6ff3">PCMask</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a67965d274ad25d9ce3756fd15fbdaa15">pcState</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a77da5344fb65a866412e59522050d38c">pcState</a>(const TheISA::PCState &amp;val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a59264184faf4bf78d00099b624183107">postExecute</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ab0ddb59802d7166b8929b6d2aaf50b2c">postInterrupt</a>(int int_num, int index)</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#afd61f01f4e1ffb85eff494734ce68e88">preExecute</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a97c4b39333e0c67aa773a40a2d621f9c">previousCycle</a></td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#ac1e06da081441716c9d04328ad4a26cd">printAddr</a>(Addr a)</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#aba3f3b7a65a77c82fe0f2d49799c02e4">profileEvent</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a2bb5a9851be5078abb88cde37f798f20">readFloatRegOperand</a>(const StaticInst *si, int idx)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a2219ef52a5d329b042ea7c0ac53be6ab">readFloatRegOperandBits</a>(const StaticInst *si, int idx)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a3807a7c139a073227a692114209af3aa">readIntRegOperand</a>(const StaticInst *si, int idx)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a6e1eb6efd63e6b3cd5df5cb262225e5e">readMem</a>(Addr addr, uint8_t *data, unsigned size, unsigned flags)</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a1b6b03cc38068c8a6754d6576c0a3a65">readMiscReg</a>(int misc_reg)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a46a125fa67028a6cdddcd8425c393bcd">readMiscRegNoEffect</a>(int misc_reg)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a87fc3c3887beb2075ce82e86e4f8cae4">readMiscRegOperand</a>(const StaticInst *si, int idx)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a8578a4d2e59834ec78459685f08a11ca">readPredicate</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a9428dd9bede3b0eb6a438878c6adf86d">readRegOtherThread</a>(int regIdx, ThreadID tid=InvalidThreadID)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a2729ac3aa47b7d8ab4faea3719b3d9be">readStCondFailures</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ab88e43887b1837684a028cf4eca2bb0e">registerThreadContexts</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a6ba9f5c41f7a03512c3942809726f743">regStats</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#a766c5f955dfa1609696955f075492687">reschedule</a>(Event &amp;event, Tick when, bool always=false)</td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#a9194adbdb2378d04a514caffc92f6f2d">reschedule</a>(Event *event, Tick when, bool always=false)</td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classClockedObject.html#a73acf3e87bc8e85ca251209857ffb09c">resetClock</a>() const </td><td><a class="el" href="classClockedObject.html">ClockedObject</a></td><td><code> [inline, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ac93eb0132511fec316787a5dbb728b7c">resetStats</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9">Running</a> enum value</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(Event &amp;event, Tick when)</td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#a09998a01d7e18bfa8cc54295fdb2a4aa">schedule</a>(Event *event, Tick when)</td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#ac0ebfb7ab5635c866d0541d700207f03">sendData</a>(RequestPtr req, uint8_t *data, uint64_t *res, bool read)</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a766cf9d77b23ef11505ea9efb2ee695b">sendFetch</a>(Fault fault, RequestPtr req, ThreadContext *tc)</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#ad577b57d4ea2dc46993948e740b6c1bc">sendSplitData</a>(RequestPtr req1, RequestPtr req2, RequestPtr req, uint8_t *data, bool read)</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#ae2b10a6d95c9873ede8c4562cc5105be">Serializable</a>()</td><td><a class="el" href="classSerializable.html">Serializable</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a2cbee9355a87e90a0821a3a395d359d2">serialize</a>(std::ostream &amp;os)</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#af4c845a584ff629b4428a1ed02a586f5">MemObject::serialize</a>(std::ostream &amp;os)</td><td><a class="el" href="classSerializable.html">Serializable</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#a78ead9388d9add57a72b5a8bf2dddc87">serializeAll</a>(std::ostream &amp;os)</td><td><a class="el" href="classSimObject.html">SimObject</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#a2d8c2282a00cab12c4846f29be035efd">Serializable::serializeAll</a>(const std::string &amp;cpt_dir)</td><td><a class="el" href="classSerializable.html">Serializable</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#af94b6f4b9deb113559bc6f1ecccf41ff">serializeThread</a>(std::ostream &amp;os, ThreadID tid)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classEventManager.html#a72fbb95a44858e3542afec61007859da">setCurTick</a>(Tick newVal)</td><td><a class="el" href="classEventManager.html">EventManager</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classDrainable.html#afce7a34e1fcacc71267a947a3feb941b">setDrainState</a>(State new_state)</td><td><a class="el" href="classDrainable.html">Drainable</a></td><td><code> [inline, protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#aa8293839bfb89c97a349a9f0520dbe33">setEA</a>(Addr EA)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#afce13ebbc8e40a376a5a7926a21ef30b">setFloatRegOperand</a>(const StaticInst *si, int idx, FloatReg val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ab0e0eabc3392f945bb73462e043e6a40">setFloatRegOperandBits</a>(const StaticInst *si, int idx, FloatRegBits val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a5ae0a6521a3c4eaa8d67697c0faf3f57">setIntRegOperand</a>(const StaticInst *si, int idx, uint64_t val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#aa1a5528bc2b757c42060f86b9a4e6ca3">setMiscReg</a>(int misc_reg, const MiscReg &amp;val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a99b0290ef6449a289944a1e3c95649af">setMiscRegOperand</a>(const StaticInst *si, int idx, const MiscReg &amp;val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#abfdf910ede67867cbca6c0b9a1fd37c8">setPid</a>(uint32_t pid)</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ae2caf7fd5843a4efeae886f19f34368d">setPredicate</a>(bool val)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a659b2db9b9bd8ba941cc2259d73f81f8">setRegOtherThread</a>(int regIdx, const MiscReg &amp;val, ThreadID tid=InvalidThreadID)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ad86936d4807abc48db01924f33bb708d">setStCondFailures</a>(unsigned sc_failures)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a9ec5f0ef84496e3679b1926f1c450e72">setupFetchRequest</a>(Request *req)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#a3eba1a6dc1c54b6f154c07a08df3b297">SimObject</a>(const Params *_params)</td><td><a class="el" href="classSimObject.html">SimObject</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ad93974bea5bdf0fc50f3f195c240d45f">simPalCheck</a>(int palFunc)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a5734d247b7fcf897d765ab875469e9c0">startNumInst</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a8d04099ba1cf18c47d8200a0593a598f">startNumLoad</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a00a8db332170c1ffad7b96b4db17de14">startNumOp</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a2e24c87d88b073c4790bacf887870840">startup</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classDrainable.html#a6173416423af6af1bfe17262be40b5ff">State</a> enum name</td><td><a class="el" href="classDrainable.html">Drainable</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238c">Status</a> enum name</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a15483d2869b46930a1e62ae733a1b45f">stayAtPC</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a7a39c604bc3176e4b7faf3e289cbe8a1">suspendContext</a>(ThreadID thread_num)</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#af2b93a1e156e91265f1b13a4f462c537">switchedOut</a>() const </td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#ac65313e4314a71c742af52bddefa47f6">switchOut</a>()</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a3cf57684ad3c85b19784db8950c0ba1c">syscall</a>(int64_t callnum)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#aec7be52311ec347359ea6bffc40db74a">system</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a2e0fcd6eb5894927614b5f0bf0aa2274">takeOverFrom</a>(BaseCPU *oldCPU)</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a7868459078d5a5c4c8cf2b55d5bf5dcd">taskId</a>() const </td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ab7ab2f0b017981ee9ed12432d738b5de">taskId</a>(uint32_t id)</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a1d94ea1eaa23dd214f48d3833601941d">tc</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a0ce3a38aea510a5763eee01734c41649">tcBase</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a3b1d88fd3d64c7475fed2adb94515f7d">thread</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a22178d56f16f4d27c17453771f334a88">threadContexts</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classClockedObject.html#a0ed1c09106348a3fcd72ea19909256c1">ticksToCycles</a>(Tick t) const </td><td><a class="el" href="classClockedObject.html">ClockedObject</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a10f37352b797b67ef9e51644a8ba76bb">TimingSimpleCPU</a>(TimingSimpleCPUParams *params)</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a1592d67217cd1d89b364fa684762cf91">totalInsts</a>() const </td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a8722329f0d68307cda0dd4c52be7b092">totalOps</a>() const </td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a></td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a4419a21d0ddb50c7acd47a5ce8b4299a">traceFunctions</a>(Addr pc)</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a3c661671797f62911ab1a222f8238b5c">tracer</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a33ac9594e34577776ac007056305fe81">translationFault</a>(Fault fault)</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a2b78d6fc545f3f3e41afa9be309b8116">tryCompleteDrain</a>()</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a87e4f1123e4dd19ea35ad6fe7fc57e02">unserialize</a>(Checkpoint *cp, const std::string &amp;section)</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#a5e83c7a6c6266d4e365f6ec7cb949caf">MemObject::unserialize</a>(Checkpoint *cp, const std::string &amp;section)</td><td><a class="el" href="classSerializable.html">Serializable</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#a1f01655ee853d9b3f481a06428f1502b">unserializeGlobals</a>(Checkpoint *cp)</td><td><a class="el" href="classSerializable.html">Serializable</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a8fa895b89375a622051bd220c743e0e5">unserializeThread</a>(Checkpoint *cp, const std::string &amp;section, ThreadID tid)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a1947551bb026483f022ca28b95c75b3b">verifyMemoryMode</a>() const </td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a3ff77fcb015bb29f2f067cb4ca3bb710">wakeup</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#aef6ade5100f034518a2da58acc4d3cfc">workItemBegin</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a694076683eafdaf0bbe2d7f3a8925b5f">workItemEnd</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#a72dcfd269d932120129bd55e06dd9ed8">writeMem</a>(uint8_t *data, unsigned size, Addr addr, unsigned flags, uint64_t *res)</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#ad0954d5aff40135d17f99fb797023745">zero_fill_64</a>(Addr addr)</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#aff2ba1ad4290ef3626614e6a2db87261">~BaseCPU</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseSimpleCPU.html#a9e4da8c845182af0f6824571a038fb77">~BaseSimpleCPU</a>()</td><td><a class="el" href="classBaseSimpleCPU.html">BaseSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classClockedObject.html#a54d224b94fea4994df25f320c5391300">~ClockedObject</a>()</td><td><a class="el" href="classClockedObject.html">ClockedObject</a></td><td><code> [inline, protected, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classDrainable.html#ac41cf77f0309d150245b592d5f7c3c01">~Drainable</a>()</td><td><a class="el" href="classDrainable.html">Drainable</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSerializable.html#aaae29a43e8b1a24b0f107129b5af7e14">~Serializable</a>()</td><td><a class="el" href="classSerializable.html">Serializable</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classSimObject.html#a94ecb3cc5a9de71fe1309848d5c56fe8">~SimObject</a>()</td><td><a class="el" href="classSimObject.html">SimObject</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classTimingSimpleCPU.html#ad2c2c9b106f775adcf5c603676403083">~TimingSimpleCPU</a>()</td><td><a class="el" href="classTimingSimpleCPU.html">TimingSimpleCPU</a></td><td><code> [virtual]</code></td></tr>
</table></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:18:53 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
