Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Oct 27 03:01:16 2024
| Host         : Ha-Do running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (44)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clk_divider_component/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (44)
-------------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.966        0.000                      0                   66        0.048        0.000                      0                   66        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
GCLK   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                5.966        0.000                      0                   66        0.048        0.000                      0                   66        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 clk_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.704ns (19.677%)  route 2.874ns (80.323%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 15.346 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.869     5.631    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X110Y99        FDRE                                         r  clk_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  clk_divider_component/counter_reg[0]/Q
                         net (fo=3, routed)           1.408     7.495    clk_divider_component/counter[0]
    SLICE_X110Y99        LUT2 (Prop_lut2_I0_O)        0.124     7.619 r  clk_divider_component/counter[31]_i_2/O
                         net (fo=1, routed)           0.641     8.260    clk_divider_component/counter[31]_i_2_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I0_O)        0.124     8.384 r  clk_divider_component/counter[31]_i_1/O
                         net (fo=33, routed)          0.825     9.209    clk_divider_component/tmp_0
    SLICE_X111Y105       FDRE                                         r  clk_divider_component/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.863    15.346    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y105       FDRE                                         r  clk_divider_component/counter_reg[29]/C
                         clock pessimism              0.294    15.639    
                         clock uncertainty           -0.035    15.604    
    SLICE_X111Y105       FDRE (Setup_fdre_C_R)       -0.429    15.175    clk_divider_component/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 clk_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.704ns (19.677%)  route 2.874ns (80.323%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 15.346 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.869     5.631    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X110Y99        FDRE                                         r  clk_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  clk_divider_component/counter_reg[0]/Q
                         net (fo=3, routed)           1.408     7.495    clk_divider_component/counter[0]
    SLICE_X110Y99        LUT2 (Prop_lut2_I0_O)        0.124     7.619 r  clk_divider_component/counter[31]_i_2/O
                         net (fo=1, routed)           0.641     8.260    clk_divider_component/counter[31]_i_2_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I0_O)        0.124     8.384 r  clk_divider_component/counter[31]_i_1/O
                         net (fo=33, routed)          0.825     9.209    clk_divider_component/tmp_0
    SLICE_X111Y105       FDRE                                         r  clk_divider_component/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.863    15.346    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y105       FDRE                                         r  clk_divider_component/counter_reg[30]/C
                         clock pessimism              0.294    15.639    
                         clock uncertainty           -0.035    15.604    
    SLICE_X111Y105       FDRE (Setup_fdre_C_R)       -0.429    15.175    clk_divider_component/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 clk_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.704ns (19.677%)  route 2.874ns (80.323%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 15.346 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.869     5.631    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X110Y99        FDRE                                         r  clk_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  clk_divider_component/counter_reg[0]/Q
                         net (fo=3, routed)           1.408     7.495    clk_divider_component/counter[0]
    SLICE_X110Y99        LUT2 (Prop_lut2_I0_O)        0.124     7.619 r  clk_divider_component/counter[31]_i_2/O
                         net (fo=1, routed)           0.641     8.260    clk_divider_component/counter[31]_i_2_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I0_O)        0.124     8.384 r  clk_divider_component/counter[31]_i_1/O
                         net (fo=33, routed)          0.825     9.209    clk_divider_component/tmp_0
    SLICE_X111Y105       FDRE                                         r  clk_divider_component/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.863    15.346    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y105       FDRE                                         r  clk_divider_component/counter_reg[31]/C
                         clock pessimism              0.294    15.639    
                         clock uncertainty           -0.035    15.604    
    SLICE_X111Y105       FDRE (Setup_fdre_C_R)       -0.429    15.175    clk_divider_component/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 clk_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.704ns (19.678%)  route 2.874ns (80.322%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 15.346 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.869     5.631    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X110Y99        FDRE                                         r  clk_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  clk_divider_component/counter_reg[0]/Q
                         net (fo=3, routed)           1.408     7.495    clk_divider_component/counter[0]
    SLICE_X110Y99        LUT2 (Prop_lut2_I0_O)        0.124     7.619 r  clk_divider_component/counter[31]_i_2/O
                         net (fo=1, routed)           0.641     8.260    clk_divider_component/counter[31]_i_2_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I0_O)        0.124     8.384 r  clk_divider_component/counter[31]_i_1/O
                         net (fo=33, routed)          0.825     9.209    clk_divider_component/tmp_0
    SLICE_X111Y104       FDRE                                         r  clk_divider_component/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.863    15.346    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y104       FDRE                                         r  clk_divider_component/counter_reg[25]/C
                         clock pessimism              0.294    15.639    
                         clock uncertainty           -0.035    15.604    
    SLICE_X111Y104       FDRE (Setup_fdre_C_R)       -0.429    15.175    clk_divider_component/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 clk_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.704ns (19.678%)  route 2.874ns (80.322%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 15.346 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.869     5.631    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X110Y99        FDRE                                         r  clk_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  clk_divider_component/counter_reg[0]/Q
                         net (fo=3, routed)           1.408     7.495    clk_divider_component/counter[0]
    SLICE_X110Y99        LUT2 (Prop_lut2_I0_O)        0.124     7.619 r  clk_divider_component/counter[31]_i_2/O
                         net (fo=1, routed)           0.641     8.260    clk_divider_component/counter[31]_i_2_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I0_O)        0.124     8.384 r  clk_divider_component/counter[31]_i_1/O
                         net (fo=33, routed)          0.825     9.209    clk_divider_component/tmp_0
    SLICE_X111Y104       FDRE                                         r  clk_divider_component/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.863    15.346    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y104       FDRE                                         r  clk_divider_component/counter_reg[26]/C
                         clock pessimism              0.294    15.639    
                         clock uncertainty           -0.035    15.604    
    SLICE_X111Y104       FDRE (Setup_fdre_C_R)       -0.429    15.175    clk_divider_component/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 clk_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.704ns (19.678%)  route 2.874ns (80.322%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 15.346 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.869     5.631    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X110Y99        FDRE                                         r  clk_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  clk_divider_component/counter_reg[0]/Q
                         net (fo=3, routed)           1.408     7.495    clk_divider_component/counter[0]
    SLICE_X110Y99        LUT2 (Prop_lut2_I0_O)        0.124     7.619 r  clk_divider_component/counter[31]_i_2/O
                         net (fo=1, routed)           0.641     8.260    clk_divider_component/counter[31]_i_2_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I0_O)        0.124     8.384 r  clk_divider_component/counter[31]_i_1/O
                         net (fo=33, routed)          0.825     9.209    clk_divider_component/tmp_0
    SLICE_X111Y104       FDRE                                         r  clk_divider_component/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.863    15.346    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y104       FDRE                                         r  clk_divider_component/counter_reg[27]/C
                         clock pessimism              0.294    15.639    
                         clock uncertainty           -0.035    15.604    
    SLICE_X111Y104       FDRE (Setup_fdre_C_R)       -0.429    15.175    clk_divider_component/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 clk_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.704ns (19.678%)  route 2.874ns (80.322%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 15.346 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.869     5.631    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X110Y99        FDRE                                         r  clk_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  clk_divider_component/counter_reg[0]/Q
                         net (fo=3, routed)           1.408     7.495    clk_divider_component/counter[0]
    SLICE_X110Y99        LUT2 (Prop_lut2_I0_O)        0.124     7.619 r  clk_divider_component/counter[31]_i_2/O
                         net (fo=1, routed)           0.641     8.260    clk_divider_component/counter[31]_i_2_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I0_O)        0.124     8.384 r  clk_divider_component/counter[31]_i_1/O
                         net (fo=33, routed)          0.825     9.209    clk_divider_component/tmp_0
    SLICE_X111Y104       FDRE                                         r  clk_divider_component/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.863    15.346    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y104       FDRE                                         r  clk_divider_component/counter_reg[28]/C
                         clock pessimism              0.294    15.639    
                         clock uncertainty           -0.035    15.604    
    SLICE_X111Y104       FDRE (Setup_fdre_C_R)       -0.429    15.175    clk_divider_component/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 clk_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.704ns (20.415%)  route 2.744ns (79.585%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 15.347 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.869     5.631    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X110Y99        FDRE                                         r  clk_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  clk_divider_component/counter_reg[0]/Q
                         net (fo=3, routed)           1.408     7.495    clk_divider_component/counter[0]
    SLICE_X110Y99        LUT2 (Prop_lut2_I0_O)        0.124     7.619 r  clk_divider_component/counter[31]_i_2/O
                         net (fo=1, routed)           0.641     8.260    clk_divider_component/counter[31]_i_2_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I0_O)        0.124     8.384 r  clk_divider_component/counter[31]_i_1/O
                         net (fo=33, routed)          0.696     9.080    clk_divider_component/tmp_0
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.864    15.347    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[13]/C
                         clock pessimism              0.294    15.641    
                         clock uncertainty           -0.035    15.605    
    SLICE_X111Y101       FDRE (Setup_fdre_C_R)       -0.429    15.176    clk_divider_component/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 clk_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.704ns (20.415%)  route 2.744ns (79.585%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 15.347 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.869     5.631    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X110Y99        FDRE                                         r  clk_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  clk_divider_component/counter_reg[0]/Q
                         net (fo=3, routed)           1.408     7.495    clk_divider_component/counter[0]
    SLICE_X110Y99        LUT2 (Prop_lut2_I0_O)        0.124     7.619 r  clk_divider_component/counter[31]_i_2/O
                         net (fo=1, routed)           0.641     8.260    clk_divider_component/counter[31]_i_2_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I0_O)        0.124     8.384 r  clk_divider_component/counter[31]_i_1/O
                         net (fo=33, routed)          0.696     9.080    clk_divider_component/tmp_0
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.864    15.347    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[14]/C
                         clock pessimism              0.294    15.641    
                         clock uncertainty           -0.035    15.605    
    SLICE_X111Y101       FDRE (Setup_fdre_C_R)       -0.429    15.176    clk_divider_component/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 clk_divider_component/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.704ns (20.415%)  route 2.744ns (79.585%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 15.347 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.869     5.631    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X110Y99        FDRE                                         r  clk_divider_component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456     6.087 r  clk_divider_component/counter_reg[0]/Q
                         net (fo=3, routed)           1.408     7.495    clk_divider_component/counter[0]
    SLICE_X110Y99        LUT2 (Prop_lut2_I0_O)        0.124     7.619 r  clk_divider_component/counter[31]_i_2/O
                         net (fo=1, routed)           0.641     8.260    clk_divider_component/counter[31]_i_2_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I0_O)        0.124     8.384 r  clk_divider_component/counter[31]_i_1/O
                         net (fo=33, routed)          0.696     9.080    clk_divider_component/tmp_0
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.864    15.347    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[15]/C
                         clock pessimism              0.294    15.641    
                         clock uncertainty           -0.035    15.605    
    SLICE_X111Y101       FDRE (Setup_fdre_C_R)       -0.429    15.176    clk_divider_component/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  6.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 clk_divider_component/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.392ns (77.358%)  route 0.115ns (22.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.639     1.586    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y99        FDRE                                         r  clk_divider_component/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_divider_component/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.841    clk_divider_component/counter[5]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.038 r  clk_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.039    clk_divider_component/counter0_carry__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.093 r  clk_divider_component/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.093    clk_divider_component/p_1_in[9]
    SLICE_X111Y100       FDRE                                         r  clk_divider_component/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.997     2.191    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y100       FDRE                                         r  clk_divider_component/counter_reg[9]/C
                         clock pessimism             -0.252     1.939    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.044    clk_divider_component/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 clk_divider_component/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.403ns (77.839%)  route 0.115ns (22.161%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.639     1.586    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y99        FDRE                                         r  clk_divider_component/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_divider_component/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.841    clk_divider_component/counter[5]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.038 r  clk_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.039    clk_divider_component/counter0_carry__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.104 r  clk_divider_component/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.104    clk_divider_component/p_1_in[11]
    SLICE_X111Y100       FDRE                                         r  clk_divider_component/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.997     2.191    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y100       FDRE                                         r  clk_divider_component/counter_reg[11]/C
                         clock pessimism             -0.252     1.939    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.044    clk_divider_component/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 clk_divider_component/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.428ns (78.860%)  route 0.115ns (21.140%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.639     1.586    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y99        FDRE                                         r  clk_divider_component/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_divider_component/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.841    clk_divider_component/counter[5]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.038 r  clk_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.039    clk_divider_component/counter0_carry__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.129 r  clk_divider_component/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.129    clk_divider_component/p_1_in[10]
    SLICE_X111Y100       FDRE                                         r  clk_divider_component/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.997     2.191    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y100       FDRE                                         r  clk_divider_component/counter_reg[10]/C
                         clock pessimism             -0.252     1.939    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.044    clk_divider_component/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 clk_divider_component/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.428ns (78.860%)  route 0.115ns (21.140%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.639     1.586    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y99        FDRE                                         r  clk_divider_component/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_divider_component/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.841    clk_divider_component/counter[5]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.038 r  clk_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.039    clk_divider_component/counter0_carry__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.129 r  clk_divider_component/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.129    clk_divider_component/p_1_in[12]
    SLICE_X111Y100       FDRE                                         r  clk_divider_component/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.997     2.191    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y100       FDRE                                         r  clk_divider_component/counter_reg[12]/C
                         clock pessimism             -0.252     1.939    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105     2.044    clk_divider_component/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 clk_divider_component/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.431ns (78.976%)  route 0.115ns (21.024%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.639     1.586    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y99        FDRE                                         r  clk_divider_component/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_divider_component/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.841    clk_divider_component/counter[5]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.038 r  clk_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.039    clk_divider_component/counter0_carry__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  clk_divider_component/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.078    clk_divider_component/counter0_carry__1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.132 r  clk_divider_component/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.132    clk_divider_component/p_1_in[13]
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.997     2.191    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[13]/C
                         clock pessimism             -0.252     1.939    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105     2.044    clk_divider_component/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 clk_divider_component/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.442ns (79.391%)  route 0.115ns (20.609%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.639     1.586    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y99        FDRE                                         r  clk_divider_component/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_divider_component/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.841    clk_divider_component/counter[5]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.038 r  clk_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.039    clk_divider_component/counter0_carry__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  clk_divider_component/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.078    clk_divider_component/counter0_carry__1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.143 r  clk_divider_component/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.143    clk_divider_component/p_1_in[15]
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.997     2.191    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[15]/C
                         clock pessimism             -0.252     1.939    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105     2.044    clk_divider_component/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 clk_divider_component/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.467ns (80.277%)  route 0.115ns (19.723%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.639     1.586    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y99        FDRE                                         r  clk_divider_component/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_divider_component/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.841    clk_divider_component/counter[5]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.038 r  clk_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.039    clk_divider_component/counter0_carry__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  clk_divider_component/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.078    clk_divider_component/counter0_carry__1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.168 r  clk_divider_component/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.168    clk_divider_component/p_1_in[14]
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.997     2.191    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[14]/C
                         clock pessimism             -0.252     1.939    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105     2.044    clk_divider_component/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 clk_divider_component/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.467ns (80.277%)  route 0.115ns (19.723%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.639     1.586    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y99        FDRE                                         r  clk_divider_component/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_divider_component/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.841    clk_divider_component/counter[5]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.038 r  clk_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.039    clk_divider_component/counter0_carry__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  clk_divider_component/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.078    clk_divider_component/counter0_carry__1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.168 r  clk_divider_component/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.168    clk_divider_component/p_1_in[16]
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.997     2.191    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y101       FDRE                                         r  clk_divider_component/counter_reg[16]/C
                         clock pessimism             -0.252     1.939    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105     2.044    clk_divider_component/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 clk_divider_component/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.470ns (80.378%)  route 0.115ns (19.622%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.639     1.586    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y99        FDRE                                         r  clk_divider_component/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_divider_component/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.841    clk_divider_component/counter[5]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.038 r  clk_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.039    clk_divider_component/counter0_carry__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  clk_divider_component/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.078    clk_divider_component/counter0_carry__1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.117 r  clk_divider_component/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.117    clk_divider_component/counter0_carry__2_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.171 r  clk_divider_component/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.171    clk_divider_component/p_1_in[17]
    SLICE_X111Y102       FDRE                                         r  clk_divider_component/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.997     2.191    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y102       FDRE                                         r  clk_divider_component/counter_reg[17]/C
                         clock pessimism             -0.252     1.939    
    SLICE_X111Y102       FDRE (Hold_fdre_C_D)         0.105     2.044    clk_divider_component/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clk_divider_component/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider_component/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.481ns (80.741%)  route 0.115ns (19.259%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.639     1.586    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y99        FDRE                                         r  clk_divider_component/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  clk_divider_component/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.841    clk_divider_component/counter[5]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.038 r  clk_divider_component/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.039    clk_divider_component/counter0_carry__0_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.078 r  clk_divider_component/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.078    clk_divider_component/counter0_carry__1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.117 r  clk_divider_component/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.117    clk_divider_component/counter0_carry__2_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.182 r  clk_divider_component/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.182    clk_divider_component/p_1_in[19]
    SLICE_X111Y102       FDRE                                         r  clk_divider_component/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.997     2.191    clk_divider_component/GCLK_IBUF_BUFG
    SLICE_X111Y102       FDRE                                         r  clk_divider_component/counter_reg[19]/C
                         clock pessimism             -0.252     1.939    
    SLICE_X111Y102       FDRE (Hold_fdre_C_D)         0.105     2.044    clk_divider_component/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   GCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y102  clk_divider_component/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y99   clk_divider_component/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y100  clk_divider_component/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y100  clk_divider_component/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y100  clk_divider_component/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y101  clk_divider_component/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y101  clk_divider_component/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y101  clk_divider_component/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y101  clk_divider_component/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y102  clk_divider_component/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y102  clk_divider_component/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y99   clk_divider_component/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y99   clk_divider_component/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y102  clk_divider_component/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y102  clk_divider_component/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y99   clk_divider_component/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y99   clk_divider_component/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y100  clk_divider_component/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_component/over_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.012ns  (logic 4.220ns (52.674%)  route 3.792ns (47.326%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE                         0.000     0.000 r  counter_component/over_out_reg/C
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.689     0.689 r  counter_component/over_out_reg/Q
                         net (fo=1, routed)           3.792     4.481    LD5_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.531     8.012 r  LD5_OBUF_inst/O
                         net (fo=0)                   0.000     8.012    LD5
    W22                                                               r  LD5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_component/pwm_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.855ns  (logic 4.149ns (52.828%)  route 3.705ns (47.172%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE                         0.000     0.000 r  pwm_component/pwm_out_reg/C
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.627     0.627 r  pwm_component/pwm_out_reg/Q
                         net (fo=1, routed)           3.705     4.332    LD0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.522     7.855 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     7.855    LD0
    T22                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_component/clock_counter.count_t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_component/over_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.208ns  (logic 1.291ns (30.678%)  route 2.917ns (69.322%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDCE                         0.000     0.000 r  counter_component/clock_counter.count_t_reg[0]/C
    SLICE_X112Y102       FDCE (Prop_fdce_C_Q)         0.689     0.689 f  counter_component/clock_counter.count_t_reg[0]/Q
                         net (fo=14, routed)          0.853     1.542    counter_component/Q[0]
    SLICE_X109Y102       LUT4 (Prop_lut4_I1_O)        0.152     1.694 r  counter_component/clock_counter.count_t[4]_i_3/O
                         net (fo=2, routed)           0.449     2.143    counter_component/clock_counter.count_t[4]_i_3_n_0
    SLICE_X109Y102       LUT5 (Prop_lut5_I0_O)        0.326     2.469 r  counter_component/clock_counter.count_t[6]_i_2/O
                         net (fo=8, routed)           1.615     4.084    counter_component/clock_counter.count_t[6]_i_2_n_0
    SLICE_X112Y101       LUT6 (Prop_lut6_I5_O)        0.124     4.208 r  counter_component/over_out_i_1/O
                         net (fo=1, routed)           0.000     4.208    counter_component/over_out_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  counter_component/over_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_component/clock_counter.count_t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_component/clock_counter.count_t_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.003ns  (logic 1.291ns (32.253%)  route 2.712ns (67.747%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDCE                         0.000     0.000 r  counter_component/clock_counter.count_t_reg[0]/C
    SLICE_X112Y102       FDCE (Prop_fdce_C_Q)         0.689     0.689 r  counter_component/clock_counter.count_t_reg[0]/Q
                         net (fo=14, routed)          0.853     1.542    counter_component/Q[0]
    SLICE_X109Y102       LUT4 (Prop_lut4_I1_O)        0.152     1.694 f  counter_component/clock_counter.count_t[4]_i_3/O
                         net (fo=2, routed)           0.449     2.143    counter_component/clock_counter.count_t[4]_i_3_n_0
    SLICE_X109Y102       LUT5 (Prop_lut5_I0_O)        0.326     2.469 f  counter_component/clock_counter.count_t[6]_i_2/O
                         net (fo=8, routed)           1.410     3.879    counter_component/clock_counter.count_t[6]_i_2_n_0
    SLICE_X112Y101       LUT6 (Prop_lut6_I5_O)        0.124     4.003 r  counter_component/clock_counter.count_t[6]_i_1/O
                         net (fo=1, routed)           0.000     4.003    counter_component/clock_counter.count_t[6]_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  counter_component/clock_counter.count_t_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_component/clock_counter.count_t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_component/clock_counter.count_t_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.947ns  (logic 1.291ns (32.708%)  route 2.656ns (67.292%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDCE                         0.000     0.000 r  counter_component/clock_counter.count_t_reg[0]/C
    SLICE_X112Y102       FDCE (Prop_fdce_C_Q)         0.689     0.689 r  counter_component/clock_counter.count_t_reg[0]/Q
                         net (fo=14, routed)          0.853     1.542    counter_component/Q[0]
    SLICE_X109Y102       LUT4 (Prop_lut4_I1_O)        0.152     1.694 f  counter_component/clock_counter.count_t[4]_i_3/O
                         net (fo=2, routed)           0.449     2.143    counter_component/clock_counter.count_t[4]_i_3_n_0
    SLICE_X109Y102       LUT5 (Prop_lut5_I0_O)        0.326     2.469 f  counter_component/clock_counter.count_t[6]_i_2/O
                         net (fo=8, routed)           1.354     3.823    counter_component/clock_counter.count_t[6]_i_2_n_0
    SLICE_X110Y101       LUT6 (Prop_lut6_I5_O)        0.124     3.947 r  counter_component/clock_counter.count_t[2]_i_1/O
                         net (fo=1, routed)           0.000     3.947    counter_component/clock_counter.count_t[2]_i_1_n_0
    SLICE_X110Y101       FDCE                                         r  counter_component/clock_counter.count_t_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_component/clock_counter.count_t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_component/clock_counter.count_t_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.586ns  (logic 1.291ns (36.002%)  route 2.295ns (63.998%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDCE                         0.000     0.000 r  counter_component/clock_counter.count_t_reg[0]/C
    SLICE_X112Y102       FDCE (Prop_fdce_C_Q)         0.689     0.689 r  counter_component/clock_counter.count_t_reg[0]/Q
                         net (fo=14, routed)          0.853     1.542    counter_component/Q[0]
    SLICE_X109Y102       LUT4 (Prop_lut4_I1_O)        0.152     1.694 f  counter_component/clock_counter.count_t[4]_i_3/O
                         net (fo=2, routed)           0.449     2.143    counter_component/clock_counter.count_t[4]_i_3_n_0
    SLICE_X109Y102       LUT5 (Prop_lut5_I0_O)        0.326     2.469 f  counter_component/clock_counter.count_t[6]_i_2/O
                         net (fo=8, routed)           0.993     3.462    counter_component/clock_counter.count_t[6]_i_2_n_0
    SLICE_X110Y102       LUT5 (Prop_lut5_I4_O)        0.124     3.586 r  counter_component/clock_counter.count_t[3]_i_1/O
                         net (fo=1, routed)           0.000     3.586    counter_component/clock_counter.count_t[3]_i_1_n_0
    SLICE_X110Y102       FDCE                                         r  counter_component/clock_counter.count_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            counter_component/clock_counter.count_t_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.569ns  (logic 1.611ns (45.133%)  route 1.958ns (54.867%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           1.167     2.653    counter_component/SW0_IBUF
    SLICE_X112Y102       LUT1 (Prop_lut1_I0_O)        0.124     2.777 f  counter_component/clock_counter.count_t[7]_i_2/O
                         net (fo=9, routed)           0.792     3.569    counter_component/clock_counter.count_t[7]_i_2_n_0
    SLICE_X110Y101       FDCE                                         f  counter_component/clock_counter.count_t_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_component/clock_counter.count_t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_component/clock_counter.count_t_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.515ns  (logic 1.291ns (36.731%)  route 2.224ns (63.269%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDCE                         0.000     0.000 r  counter_component/clock_counter.count_t_reg[0]/C
    SLICE_X112Y102       FDCE (Prop_fdce_C_Q)         0.689     0.689 r  counter_component/clock_counter.count_t_reg[0]/Q
                         net (fo=14, routed)          0.853     1.542    counter_component/Q[0]
    SLICE_X109Y102       LUT4 (Prop_lut4_I1_O)        0.152     1.694 f  counter_component/clock_counter.count_t[4]_i_3/O
                         net (fo=2, routed)           0.449     2.143    counter_component/clock_counter.count_t[4]_i_3_n_0
    SLICE_X109Y102       LUT5 (Prop_lut5_I0_O)        0.326     2.469 f  counter_component/clock_counter.count_t[6]_i_2/O
                         net (fo=8, routed)           0.922     3.391    counter_component/clock_counter.count_t[6]_i_2_n_0
    SLICE_X112Y102       LUT5 (Prop_lut5_I0_O)        0.124     3.515 r  counter_component/clock_counter.count_t[1]_i_1/O
                         net (fo=1, routed)           0.000     3.515    counter_component/clock_counter.count_t[1]_i_1_n_0
    SLICE_X112Y102       FDCE                                         r  counter_component/clock_counter.count_t_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_component/clock_counter.count_t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_component/clock_counter.count_t_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.512ns  (logic 1.291ns (36.763%)  route 2.221ns (63.237%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDCE                         0.000     0.000 r  counter_component/clock_counter.count_t_reg[0]/C
    SLICE_X112Y102       FDCE (Prop_fdce_C_Q)         0.689     0.689 r  counter_component/clock_counter.count_t_reg[0]/Q
                         net (fo=14, routed)          0.853     1.542    counter_component/Q[0]
    SLICE_X109Y102       LUT4 (Prop_lut4_I1_O)        0.152     1.694 f  counter_component/clock_counter.count_t[4]_i_3/O
                         net (fo=2, routed)           0.449     2.143    counter_component/clock_counter.count_t[4]_i_3_n_0
    SLICE_X109Y102       LUT5 (Prop_lut5_I0_O)        0.326     2.469 f  counter_component/clock_counter.count_t[6]_i_2/O
                         net (fo=8, routed)           0.919     3.388    counter_component/clock_counter.count_t[6]_i_2_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I3_O)        0.124     3.512 r  counter_component/clock_counter.count_t[0]_i_1/O
                         net (fo=1, routed)           0.000     3.512    counter_component/clock_counter.count_t[0]_i_1_n_0
    SLICE_X112Y102       FDCE                                         r  counter_component/clock_counter.count_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            counter_component/clock_counter.count_t_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.384ns  (logic 1.611ns (47.606%)  route 1.773ns (52.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  SW0_IBUF_inst/O
                         net (fo=1, routed)           1.167     2.653    counter_component/SW0_IBUF
    SLICE_X112Y102       LUT1 (Prop_lut1_I0_O)        0.124     2.777 f  counter_component/clock_counter.count_t[7]_i_2/O
                         net (fo=9, routed)           0.606     3.384    counter_component/clock_counter.count_t[7]_i_2_n_0
    SLICE_X112Y101       FDCE                                         f  counter_component/clock_counter.count_t_reg[6]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_component/pwm_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_component/pwm_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.262ns (62.035%)  route 0.160ns (37.965%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE                         0.000     0.000 r  pwm_component/pwm_cnt_reg[5]/C
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.217     0.217 r  pwm_component/pwm_cnt_reg[5]/Q
                         net (fo=6, routed)           0.160     0.377    pwm_component/Q[5]
    SLICE_X108Y101       LUT6 (Prop_lut6_I0_O)        0.045     0.422 r  pwm_component/pwm_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.422    pwm_component/plusOp[5]
    SLICE_X108Y101       FDRE                                         r  pwm_component/pwm_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_component/clock_counter.count_t_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_component/over_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.262ns (59.884%)  route 0.176ns (40.116%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE                         0.000     0.000 r  counter_component/clock_counter.count_t_reg[7]/C
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.217     0.217 r  counter_component/clock_counter.count_t_reg[7]/Q
                         net (fo=6, routed)           0.176     0.393    counter_component/Q[7]
    SLICE_X112Y101       LUT6 (Prop_lut6_I3_O)        0.045     0.438 r  counter_component/over_out_i_1/O
                         net (fo=1, routed)           0.000     0.438    counter_component/over_out_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  counter_component/over_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_component/clock_counter.count_t_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_component/clock_counter.count_t_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.262ns (59.612%)  route 0.178ns (40.388%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE                         0.000     0.000 r  counter_component/clock_counter.count_t_reg[7]/C
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.217     0.217 f  counter_component/clock_counter.count_t_reg[7]/Q
                         net (fo=6, routed)           0.178     0.395    counter_component/Q[7]
    SLICE_X112Y102       LUT6 (Prop_lut6_I1_O)        0.045     0.440 r  counter_component/clock_counter.count_t[0]_i_1/O
                         net (fo=1, routed)           0.000     0.440    counter_component/clock_counter.count_t[0]_i_1_n_0
    SLICE_X112Y102       FDCE                                         r  counter_component/clock_counter.count_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_component/pwm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_component/pwm_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.262ns (58.554%)  route 0.185ns (41.446%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE                         0.000     0.000 r  pwm_component/pwm_cnt_reg[3]/C
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.217     0.217 r  pwm_component/pwm_cnt_reg[3]/Q
                         net (fo=6, routed)           0.185     0.402    pwm_component/Q[3]
    SLICE_X108Y101       LUT4 (Prop_lut4_I3_O)        0.045     0.447 r  pwm_component/pwm_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.447    pwm_component/plusOp[3]
    SLICE_X108Y101       FDRE                                         r  pwm_component/pwm_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_component/pwm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_component/pwm_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.265ns (58.831%)  route 0.185ns (41.169%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE                         0.000     0.000 r  pwm_component/pwm_cnt_reg[3]/C
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.217     0.217 r  pwm_component/pwm_cnt_reg[3]/Q
                         net (fo=6, routed)           0.185     0.402    pwm_component/Q[3]
    SLICE_X108Y101       LUT5 (Prop_lut5_I4_O)        0.048     0.450 r  pwm_component/pwm_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.450    pwm_component/plusOp[4]
    SLICE_X108Y101       FDRE                                         r  pwm_component/pwm_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_component/pwm_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_component/pwm_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.260ns (56.863%)  route 0.197ns (43.137%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE                         0.000     0.000 r  pwm_component/pwm_cnt_reg[0]/C
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.217     0.217 r  pwm_component/pwm_cnt_reg[0]/Q
                         net (fo=9, routed)           0.197     0.414    pwm_component/Q[0]
    SLICE_X108Y101       LUT2 (Prop_lut2_I0_O)        0.043     0.457 r  pwm_component/pwm_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.457    pwm_component/plusOp[1]
    SLICE_X108Y101       FDRE                                         r  pwm_component/pwm_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_component/pwm_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_component/pwm_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.239ns (52.227%)  route 0.219ns (47.773%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE                         0.000     0.000 r  pwm_component/pwm_cnt_reg[6]/C
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.194     0.194 r  pwm_component/pwm_cnt_reg[6]/Q
                         net (fo=5, routed)           0.219     0.413    pwm_component/Q[6]
    SLICE_X107Y101       LUT4 (Prop_lut4_I0_O)        0.045     0.458 r  pwm_component/pwm_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.458    pwm_component/plusOp[6]
    SLICE_X107Y101       FDRE                                         r  pwm_component/pwm_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_component/pwm_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_component/pwm_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.240ns (52.331%)  route 0.219ns (47.669%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE                         0.000     0.000 r  pwm_component/pwm_cnt_reg[6]/C
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.194     0.194 r  pwm_component/pwm_cnt_reg[6]/Q
                         net (fo=5, routed)           0.219     0.413    pwm_component/Q[6]
    SLICE_X107Y101       LUT5 (Prop_lut5_I4_O)        0.046     0.459 r  pwm_component/pwm_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     0.459    pwm_component/plusOp[7]
    SLICE_X107Y101       FDRE                                         r  pwm_component/pwm_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_component/pwm_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_component/pwm_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.262ns (57.051%)  route 0.197ns (42.949%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE                         0.000     0.000 r  pwm_component/pwm_cnt_reg[0]/C
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.217     0.217 f  pwm_component/pwm_cnt_reg[0]/Q
                         net (fo=9, routed)           0.197     0.414    pwm_component/Q[0]
    SLICE_X108Y101       LUT1 (Prop_lut1_I0_O)        0.045     0.459 r  pwm_component/pwm_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.459    pwm_component/plusOp[0]
    SLICE_X108Y101       FDRE                                         r  pwm_component/pwm_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_component/clock_counter.count_t_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_component/clock_counter.count_t_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.262ns (56.890%)  route 0.199ns (43.110%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE                         0.000     0.000 r  counter_component/clock_counter.count_t_reg[6]/C
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.217     0.217 r  counter_component/clock_counter.count_t_reg[6]/Q
                         net (fo=7, routed)           0.199     0.416    counter_component/Q[6]
    SLICE_X112Y101       LUT6 (Prop_lut6_I3_O)        0.045     0.461 r  counter_component/clock_counter.count_t[6]_i_1/O
                         net (fo=1, routed)           0.000     0.461    counter_component/clock_counter.count_t[6]_i_1_n_0
    SLICE_X112Y101       FDCE                                         r  counter_component/clock_counter.count_t_reg[6]/D
  -------------------------------------------------------------------    -------------------





