

================================================================
== Vivado HLS Report for 'findPupil'
================================================================
* Date:           Thu Oct  1 13:57:24 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Iris-recognition
* Solution:       PYNQ_SOLUTION
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.839 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    90722|    90722| 0.907 ms | 0.907 ms |  90722|  90722|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loopPixel     |    90720|    90720|       324|          -|          -|   280|    no    |
        | + loopPixel.1  |      321|      321|         3|          1|          1|   320|    yes   |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1281|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    231|    -|
|Register         |        -|      -|     425|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     425|   1512|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |gap_count_fu_376_p2               |     +    |      0|  0|  39|          32|           1|
    |length_line_fu_446_p2             |     +    |      0|  0|  39|          32|           1|
    |total_longest_line_fu_388_p2      |     +    |      0|  0|  39|          32|           4|
    |x_fu_355_p2                       |     +    |      0|  0|  15|           9|           1|
    |x_out_din                         |     +    |      0|  0|  39|          32|          32|
    |y_fu_283_p2                       |     +    |      0|  0|  15|           9|           1|
    |sub_ln73_1_fu_317_p2              |     -    |      0|  0|  39|           1|          32|
    |sub_ln73_fu_297_p2                |     -    |      0|  0|  39|           1|          32|
    |and_ln50_fu_418_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln55_1_fu_501_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln55_fu_496_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |sel_tmp2_fu_400_p2                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln29_fu_277_p2               |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln30_fu_349_p2               |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln35_fu_370_p2               |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln50_fu_382_p2               |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln55_fu_464_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln59_fu_469_p2               |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7                   |    or    |      0|  0|   2|           1|           1|
    |or_ln50_fu_532_p2                 |    or    |      0|  0|   2|           1|           1|
    |sel_tmp8_demorgan_fu_406_p2       |    or    |      0|  0|   2|           1|           1|
    |length_line_1_fu_451_p3           |  select  |      0|  0|  32|           1|          32|
    |longest_line_in_row_2_fu_506_p3   |  select  |      0|  0|  32|           1|          32|
    |longest_line_in_row_3_fu_513_p3   |  select  |      0|  0|  32|           1|          32|
    |longest_line_in_row_4_fu_520_p3   |  select  |      0|  0|  32|           1|          32|
    |sel_tmp114_fu_645_p3              |  select  |      0|  0|  32|           1|          32|
    |sel_tmp24_fu_527_p3               |  select  |      0|  0|   2|           1|           1|
    |sel_tmp39_fu_424_p3               |  select  |      0|  0|  32|           1|           1|
    |sel_tmp54_fu_551_p3               |  select  |      0|  0|  32|           1|          32|
    |sel_tmp84_fu_601_p3               |  select  |      0|  0|  32|           1|          32|
    |sel_tmp99_fu_623_p3               |  select  |      0|  0|  32|           1|          32|
    |select_ln35_fu_537_p3             |  select  |      0|  0|  32|           1|          32|
    |select_ln50_1_fu_557_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln50_3_fu_608_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln50_4_fu_630_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln50_5_fu_652_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln50_fu_432_p3             |  select  |      0|  0|  32|           1|          32|
    |select_ln55_2_fu_593_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln55_3_fu_615_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln55_4_fu_637_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln55_fu_543_p3             |  select  |      0|  0|  32|           1|           1|
    |select_ln59_1_fu_481_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln59_2_fu_488_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln59_fu_474_p3             |  select  |      0|  0|  32|           1|          32|
    |select_ln73_fu_337_p3             |  select  |      0|  0|  32|           1|          32|
    |total_x_1_fu_458_p3               |  select  |      0|  0|  32|           1|          32|
    |total_x_2_fu_571_p3               |  select  |      0|  0|  32|           1|          32|
    |total_x_3_fu_579_p3               |  select  |      0|  0|  32|           1|          32|
    |total_x_4_fu_586_p3               |  select  |      0|  0|  32|           1|          32|
    |total_x_fu_564_p3                 |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln35_fu_394_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln50_fu_412_p2                |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1281|         314|        1048|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  33|          6|    1|          6|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_sig_allocacmp_gap_count_0_i_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_is_line_0_i_load      |   9|          2|    1|          2|
    |ap_sig_allocacmp_length_line_0_i_load  |   9|          2|   32|         64|
    |dst_img_data_stream_V_blk_n            |   9|          2|    1|          2|
    |gap_count_0_i_fu_154                   |   9|          2|   32|         64|
    |img_data_stream_V_blk_n                |   9|          2|    1|          2|
    |is_line_0_i_fu_158                     |   9|          2|    1|          2|
    |length_line_0_i_fu_150                 |   9|          2|   32|         64|
    |longest_line_in_row_fu_162             |   9|          2|   32|         64|
    |r_out_blk_n                            |   9|          2|    1|          2|
    |real_start                             |   9|          2|    1|          2|
    |startX_line_reg_212                    |   9|          2|    9|         18|
    |start_longest_lineX_fu_146             |   9|          2|   32|         64|
    |total_longest_line_0_fu_142            |   9|          2|   32|         64|
    |total_x_0_i_fu_134                     |   9|          2|   32|         64|
    |total_y_reg_201                        |   9|          2|    9|         18|
    |x_out_blk_n                            |   9|          2|    1|          2|
    |y_dc_0_fu_138                          |   9|          2|   32|         64|
    |y_out_blk_n                            |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 231|         50|  318|        640|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |and_ln50_reg_844                 |   1|   0|    1|          0|
    |ap_CS_fsm                        |   5|   0|    5|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |gap_count_0_i_fu_154             |  32|   0|   32|          0|
    |icmp_ln30_reg_785                |   1|   0|    1|          0|
    |icmp_ln30_reg_785_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln35_reg_807                |   1|   0|    1|          0|
    |icmp_ln50_reg_814                |   1|   0|    1|          0|
    |is_line_0_i_fu_158               |   1|   0|    1|          0|
    |is_line_0_i_load_reg_800         |   1|   0|    1|          0|
    |length_line_0_i_fu_150           |  32|   0|   32|          0|
    |length_line_0_i_load_reg_794     |  32|   0|   32|          0|
    |longest_line_in_row_fu_162       |  32|   0|   32|          0|
    |sel_tmp2_reg_828                 |   1|   0|    1|          0|
    |sel_tmp8_demorgan_reg_833        |   1|   0|    1|          0|
    |select_ln50_reg_855              |  32|   0|   32|          0|
    |select_ln73_reg_774              |  32|   0|   32|          0|
    |startX_line_reg_212              |   9|   0|    9|          0|
    |start_longest_lineX_fu_146       |  32|   0|   32|          0|
    |start_once_reg                   |   1|   0|    1|          0|
    |total_longest_line_0_fu_142      |  32|   0|   32|          0|
    |total_longest_line_reg_819       |  32|   0|   32|          0|
    |total_x_0_i_fu_134               |  32|   0|   32|          0|
    |total_y_reg_201                  |   9|   0|    9|          0|
    |y_dc_0_fu_138                    |  32|   0|   32|          0|
    |y_reg_769                        |   9|   0|    9|          0|
    |zext_ln61_reg_780                |   9|   0|   32|         23|
    |zext_ln61_reg_780_pp0_iter1_reg  |   9|   0|   32|         23|
    |zext_ln62_reg_760                |   9|   0|   32|         23|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 425|   0|  494|         69|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |       findPupil       | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |       findPupil       | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |       findPupil       | return value |
|start_full_n                  |  in |    1| ap_ctrl_hs |       findPupil       | return value |
|ap_done                       | out |    1| ap_ctrl_hs |       findPupil       | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |       findPupil       | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |       findPupil       | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |       findPupil       | return value |
|start_out                     | out |    1| ap_ctrl_hs |       findPupil       | return value |
|start_write                   | out |    1| ap_ctrl_hs |       findPupil       | return value |
|img_data_stream_V_dout        |  in |    8|   ap_fifo  |   img_data_stream_V   |    pointer   |
|img_data_stream_V_empty_n     |  in |    1|   ap_fifo  |   img_data_stream_V   |    pointer   |
|img_data_stream_V_read        | out |    1|   ap_fifo  |   img_data_stream_V   |    pointer   |
|dst_img_data_stream_V_din     | out |    8|   ap_fifo  | dst_img_data_stream_V |    pointer   |
|dst_img_data_stream_V_full_n  |  in |    1|   ap_fifo  | dst_img_data_stream_V |    pointer   |
|dst_img_data_stream_V_write   | out |    1|   ap_fifo  | dst_img_data_stream_V |    pointer   |
|r_out_din                     | out |   32|   ap_fifo  |         r_out         |    pointer   |
|r_out_full_n                  |  in |    1|   ap_fifo  |         r_out         |    pointer   |
|r_out_write                   | out |    1|   ap_fifo  |         r_out         |    pointer   |
|x_out_din                     | out |   32|   ap_fifo  |         x_out         |    pointer   |
|x_out_full_n                  |  in |    1|   ap_fifo  |         x_out         |    pointer   |
|x_out_write                   | out |    1|   ap_fifo  |         x_out         |    pointer   |
|y_out_din                     | out |   32|   ap_fifo  |         y_out         |    pointer   |
|y_out_full_n                  |  in |    1|   ap_fifo  |         y_out         |    pointer   |
|y_out_write                   | out |    1|   ap_fifo  |         y_out         |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%total_x_0_i = alloca i32"   --->   Operation 8 'alloca' 'total_x_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y_dc_0 = alloca i32"   --->   Operation 9 'alloca' 'y_dc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%total_longest_line_0 = alloca i32"   --->   Operation 10 'alloca' 'total_longest_line_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%start_longest_lineX = alloca i32"   --->   Operation 11 'alloca' 'start_longest_lineX' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%length_line_0_i = alloca i32"   --->   Operation 12 'alloca' 'length_line_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%gap_count_0_i = alloca i32"   --->   Operation 13 'alloca' 'gap_count_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%is_line_0_i = alloca i1"   --->   Operation 14 'alloca' 'is_line_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%longest_line_in_row = alloca i32"   --->   Operation 15 'alloca' 'longest_line_in_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str227, i32 0, i32 0, [1 x i8]* @p_str228, [1 x i8]* @p_str229, [1 x i8]* @p_str230, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str231, [1 x i8]* @p_str232)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str220, i32 0, i32 0, [1 x i8]* @p_str221, [1 x i8]* @p_str222, [1 x i8]* @p_str223, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str224, [1 x i8]* @p_str225)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "store i32 0, i32* %longest_line_in_row" [Iris-recognition/toplevel.cpp:29]   --->   Operation 18 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "store i1 false, i1* %is_line_0_i" [Iris-recognition/toplevel.cpp:29]   --->   Operation 19 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "store i32 0, i32* %gap_count_0_i" [Iris-recognition/toplevel.cpp:29]   --->   Operation 20 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "store i32 0, i32* %length_line_0_i" [Iris-recognition/toplevel.cpp:29]   --->   Operation 21 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "store i32 0, i32* %start_longest_lineX" [Iris-recognition/toplevel.cpp:29]   --->   Operation 22 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "store i32 0, i32* %total_longest_line_0" [Iris-recognition/toplevel.cpp:29]   --->   Operation 23 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "store i32 0, i32* %y_dc_0" [Iris-recognition/toplevel.cpp:29]   --->   Operation 24 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "store i32 0, i32* %total_x_0_i" [Iris-recognition/toplevel.cpp:29]   --->   Operation 25 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %0" [Iris-recognition/toplevel.cpp:29]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.77>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%total_y = phi i9 [ 0, %entry ], [ %y, %loopPixel_end ]"   --->   Operation 27 'phi' 'total_y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i9 %total_y to i32" [Iris-recognition/toplevel.cpp:62]   --->   Operation 28 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.66ns)   --->   "%icmp_ln29 = icmp eq i9 %total_y, -232" [Iris-recognition/toplevel.cpp:29]   --->   Operation 29 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 280, i64 280, i64 280)"   --->   Operation 30 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.82ns)   --->   "%y = add i9 %total_y, 1" [Iris-recognition/toplevel.cpp:29]   --->   Operation 31 'add' 'y' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.exit, label %loopPixel_begin" [Iris-recognition/toplevel.cpp:29]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str) nounwind" [Iris-recognition/toplevel.cpp:29]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_33_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str)" [Iris-recognition/toplevel.cpp:29]   --->   Operation 34 'specregionbegin' 'tmp_33_i' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %1" [Iris-recognition/toplevel.cpp:30]   --->   Operation 35 'br' <Predicate = (!icmp_ln29)> <Delay = 1.76>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%total_longest_line_0_2 = load i32* %total_longest_line_0" [Iris-recognition/toplevel.cpp:73]   --->   Operation 36 'load' 'total_longest_line_0_2' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %total_longest_line_0_2, i32 31)" [Iris-recognition/toplevel.cpp:73]   --->   Operation 37 'bitselect' 'tmp' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.55ns)   --->   "%sub_ln73 = sub i32 0, %total_longest_line_0_2" [Iris-recognition/toplevel.cpp:73]   --->   Operation 38 'sub' 'sub_ln73' <Predicate = (icmp_ln29)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%lshr_ln73_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln73, i32 1, i32 31)" [Iris-recognition/toplevel.cpp:73]   --->   Operation 39 'partselect' 'lshr_ln73_1' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i31 %lshr_ln73_1 to i32" [Iris-recognition/toplevel.cpp:73]   --->   Operation 40 'zext' 'zext_ln73' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.52ns)   --->   "%sub_ln73_1 = sub i32 0, %zext_ln73" [Iris-recognition/toplevel.cpp:73]   --->   Operation 41 'sub' 'sub_ln73_1' <Predicate = (icmp_ln29)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%lshr_ln73_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %total_longest_line_0_2, i32 1, i32 31)" [Iris-recognition/toplevel.cpp:73]   --->   Operation 42 'partselect' 'lshr_ln73_2' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i31 %lshr_ln73_2 to i32" [Iris-recognition/toplevel.cpp:73]   --->   Operation 43 'zext' 'zext_ln73_1' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.69ns)   --->   "%select_ln73 = select i1 %tmp, i32 %sub_ln73_1, i32 %zext_ln73_1" [Iris-recognition/toplevel.cpp:73]   --->   Operation 44 'select' 'select_ln73' <Predicate = (icmp_ln29)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%startX_line = phi i9 [ 0, %loopPixel_begin ], [ %x, %hls_label_0_begin ]"   --->   Operation 45 'phi' 'startX_line' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i9 %startX_line to i32" [Iris-recognition/toplevel.cpp:61]   --->   Operation 46 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.66ns)   --->   "%icmp_ln30 = icmp eq i9 %startX_line, -192" [Iris-recognition/toplevel.cpp:30]   --->   Operation 47 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 48 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.82ns)   --->   "%x = add i9 %startX_line, 1" [Iris-recognition/toplevel.cpp:30]   --->   Operation 49 'add' 'x' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %loopPixel_end, label %hls_label_0_begin" [Iris-recognition/toplevel.cpp:30]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.83>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%length_line_0_i_load = load i32* %length_line_0_i" [Iris-recognition/toplevel.cpp:52]   --->   Operation 51 'load' 'length_line_0_i_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%gap_count_0_i_load = load i32* %gap_count_0_i" [Iris-recognition/toplevel.cpp:48]   --->   Operation 52 'load' 'gap_count_0_i_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%is_line_0_i_load = load i1* %is_line_0_i"   --->   Operation 53 'load' 'is_line_0_i_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_35_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str54)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:672->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->Iris-recognition/toplevel.cpp:33]   --->   Operation 54 'specregionbegin' 'tmp_35_i' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:676->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->Iris-recognition/toplevel.cpp:33]   --->   Operation 55 'specprotocol' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (3.63ns)   --->   "%tmp_8 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_V)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->Iris-recognition/toplevel.cpp:33]   --->   Operation 56 'read' 'tmp_8' <Predicate = (!icmp_ln30)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str54, i32 %tmp_35_i)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:681->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->Iris-recognition/toplevel.cpp:33]   --->   Operation 57 'specregionend' 'empty' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_36_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str52)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:696->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->Iris-recognition/toplevel.cpp:34]   --->   Operation 58 'specregionbegin' 'tmp_36_i' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:700->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->Iris-recognition/toplevel.cpp:34]   --->   Operation 59 'specprotocol' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_img_data_stream_V, i8 %tmp_8)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:703->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->Iris-recognition/toplevel.cpp:34]   --->   Operation 60 'write' <Predicate = (!icmp_ln30)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str52, i32 %tmp_36_i)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:705->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717->Iris-recognition/toplevel.cpp:34]   --->   Operation 61 'specregionend' 'empty_52' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.55ns)   --->   "%icmp_ln35 = icmp ult i8 %tmp_8, 71" [Iris-recognition/toplevel.cpp:35]   --->   Operation 62 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln30)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (2.55ns)   --->   "%gap_count = add nsw i32 %gap_count_0_i_load, 1" [Iris-recognition/toplevel.cpp:48]   --->   Operation 63 'add' 'gap_count' <Predicate = (!icmp_ln30)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (2.47ns)   --->   "%icmp_ln50 = icmp sgt i32 %gap_count, 4" [Iris-recognition/toplevel.cpp:50]   --->   Operation 64 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln30)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (2.55ns)   --->   "%total_longest_line = add nsw i32 %length_line_0_i_load, -4" [Iris-recognition/toplevel.cpp:52]   --->   Operation 65 'add' 'total_longest_line' <Predicate = (!icmp_ln30)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%xor_ln35 = xor i1 %icmp_ln35, true" [Iris-recognition/toplevel.cpp:35]   --->   Operation 66 'xor' 'xor_ln35' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp2 = and i1 %is_line_0_i_load, %xor_ln35" [Iris-recognition/toplevel.cpp:35]   --->   Operation 67 'and' 'sel_tmp2' <Predicate = (!icmp_ln30)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.97ns)   --->   "%sel_tmp8_demorgan = or i1 %icmp_ln35, %is_line_0_i_load" [Iris-recognition/toplevel.cpp:35]   --->   Operation 68 'or' 'sel_tmp8_demorgan' <Predicate = (!icmp_ln30)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln50)   --->   "%xor_ln50 = xor i1 %icmp_ln50, true" [Iris-recognition/toplevel.cpp:50]   --->   Operation 69 'xor' 'xor_ln50' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln50 = and i1 %sel_tmp2, %xor_ln50" [Iris-recognition/toplevel.cpp:50]   --->   Operation 70 'and' 'and_ln50' <Predicate = (!icmp_ln30)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln50)   --->   "%sel_tmp39 = select i1 %sel_tmp8_demorgan, i32 0, i32 %gap_count_0_i_load" [Iris-recognition/toplevel.cpp:35]   --->   Operation 71 'select' 'sel_tmp39' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln50 = select i1 %and_ln50, i32 %gap_count, i32 %sel_tmp39" [Iris-recognition/toplevel.cpp:50]   --->   Operation 72 'select' 'select_ln50' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.61>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%total_x_0_i_load_1 = load i32* %total_x_0_i" [Iris-recognition/toplevel.cpp:50]   --->   Operation 73 'load' 'total_x_0_i_load_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%y_dc_0_load_1 = load i32* %y_dc_0" [Iris-recognition/toplevel.cpp:50]   --->   Operation 74 'load' 'y_dc_0_load_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%total_longest_line_0_1 = load i32* %total_longest_line_0" [Iris-recognition/toplevel.cpp:50]   --->   Operation 75 'load' 'total_longest_line_0_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%start_longest_lineX_s = load i32* %start_longest_lineX" [Iris-recognition/toplevel.cpp:50]   --->   Operation 76 'load' 'start_longest_lineX_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%longest_line_in_row_s = load i32* %longest_line_in_row" [Iris-recognition/toplevel.cpp:50]   --->   Operation 77 'load' 'longest_line_in_row_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_34_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [Iris-recognition/toplevel.cpp:30]   --->   Operation 78 'specregionbegin' 'tmp_34_i' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [Iris-recognition/toplevel.cpp:32]   --->   Operation 79 'specpipeline' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (2.55ns)   --->   "%length_line = add nsw i32 %length_line_0_i_load, 1" [Iris-recognition/toplevel.cpp:42]   --->   Operation 80 'add' 'length_line' <Predicate = (!icmp_ln30)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%length_line_1 = select i1 %is_line_0_i_load, i32 %length_line, i32 1" [Iris-recognition/toplevel.cpp:37]   --->   Operation 81 'select' 'length_line_1' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50 & icmp_ln35)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node total_x)   --->   "%total_x_1 = select i1 %is_line_0_i_load, i32 %start_longest_lineX_s, i32 %zext_ln61" [Iris-recognition/toplevel.cpp:37]   --->   Operation 82 'select' 'total_x_1' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50 & icmp_ln35)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp sgt i32 %total_longest_line, %longest_line_in_row_s" [Iris-recognition/toplevel.cpp:55]   --->   Operation 83 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln30)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (2.47ns)   --->   "%icmp_ln59 = icmp sgt i32 %total_longest_line, %total_longest_line_0_1" [Iris-recognition/toplevel.cpp:59]   --->   Operation 84 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln30)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_2)   --->   "%select_ln59 = select i1 %icmp_ln59, i32 %total_longest_line, i32 %total_longest_line_0_1" [Iris-recognition/toplevel.cpp:59]   --->   Operation 85 'select' 'select_ln59' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_3)   --->   "%select_ln59_1 = select i1 %icmp_ln59, i32 %zext_ln62, i32 %y_dc_0_load_1" [Iris-recognition/toplevel.cpp:59]   --->   Operation 86 'select' 'select_ln59_1' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_4)   --->   "%select_ln59_2 = select i1 %icmp_ln59, i32 %start_longest_lineX_s, i32 %total_x_0_i_load_1" [Iris-recognition/toplevel.cpp:59]   --->   Operation 87 'select' 'select_ln59_2' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_1)   --->   "%and_ln55 = and i1 %icmp_ln50, %icmp_ln55" [Iris-recognition/toplevel.cpp:55]   --->   Operation 88 'and' 'and_ln55' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln55_1 = and i1 %and_ln55, %sel_tmp2" [Iris-recognition/toplevel.cpp:55]   --->   Operation 89 'and' 'and_ln55_1' <Predicate = (!icmp_ln30)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node longest_line_in_row_3)   --->   "%longest_line_in_row_2 = select i1 %and_ln55_1, i32 %total_longest_line, i32 %longest_line_in_row_s" [Iris-recognition/toplevel.cpp:55]   --->   Operation 90 'select' 'longest_line_in_row_2' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.69ns) (out node of the LUT)   --->   "%longest_line_in_row_3 = select i1 %sel_tmp8_demorgan, i32 %longest_line_in_row_2, i32 %longest_line_in_row_s" [Iris-recognition/toplevel.cpp:35]   --->   Operation 91 'select' 'longest_line_in_row_3' <Predicate = (!icmp_ln30 & !and_ln50)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.69ns) (out node of the LUT)   --->   "%longest_line_in_row_4 = select i1 %and_ln50, i32 %longest_line_in_row_s, i32 %longest_line_in_row_3" [Iris-recognition/toplevel.cpp:50]   --->   Operation 92 'select' 'longest_line_in_row_4' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln50)   --->   "%sel_tmp24 = select i1 %sel_tmp8_demorgan, i1 %icmp_ln35, i1 %is_line_0_i_load" [Iris-recognition/toplevel.cpp:35]   --->   Operation 93 'select' 'sel_tmp24' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln50 = or i1 %and_ln50, %sel_tmp24" [Iris-recognition/toplevel.cpp:50]   --->   Operation 94 'or' 'or_ln50' <Predicate = (!icmp_ln30)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%select_ln35 = select i1 %icmp_ln35, i32 %length_line_1, i32 %total_longest_line" [Iris-recognition/toplevel.cpp:35]   --->   Operation 95 'select' 'select_ln35' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln55 = select i1 %and_ln55_1, i32 0, i32 %select_ln35" [Iris-recognition/toplevel.cpp:55]   --->   Operation 96 'select' 'select_ln55' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%sel_tmp54 = select i1 %sel_tmp8_demorgan, i32 %select_ln55, i32 %length_line_0_i_load" [Iris-recognition/toplevel.cpp:35]   --->   Operation 97 'select' 'sel_tmp54' <Predicate = (!icmp_ln30 & !and_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln50_1 = select i1 %and_ln50, i32 %length_line, i32 %sel_tmp54" [Iris-recognition/toplevel.cpp:50]   --->   Operation 98 'select' 'select_ln50_1' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.69ns) (out node of the LUT)   --->   "%total_x = select i1 %icmp_ln35, i32 %total_x_1, i32 %start_longest_lineX_s" [Iris-recognition/toplevel.cpp:35]   --->   Operation 99 'select' 'total_x' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node total_x_3)   --->   "%total_x_2 = select i1 %and_ln55_1, i32 %start_longest_lineX_s, i32 %total_x" [Iris-recognition/toplevel.cpp:55]   --->   Operation 100 'select' 'total_x_2' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.69ns) (out node of the LUT)   --->   "%total_x_3 = select i1 %sel_tmp8_demorgan, i32 %total_x_2, i32 %start_longest_lineX_s" [Iris-recognition/toplevel.cpp:35]   --->   Operation 101 'select' 'total_x_3' <Predicate = (!icmp_ln30 & !and_ln50)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.69ns) (out node of the LUT)   --->   "%total_x_4 = select i1 %and_ln50, i32 %start_longest_lineX_s, i32 %total_x_3" [Iris-recognition/toplevel.cpp:50]   --->   Operation 102 'select' 'total_x_4' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln55_2 = select i1 %and_ln55_1, i32 %select_ln59, i32 %total_longest_line_0_1" [Iris-recognition/toplevel.cpp:55]   --->   Operation 103 'select' 'select_ln55_2' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_3)   --->   "%sel_tmp84 = select i1 %sel_tmp8_demorgan, i32 %select_ln55_2, i32 %total_longest_line_0_1" [Iris-recognition/toplevel.cpp:35]   --->   Operation 104 'select' 'sel_tmp84' <Predicate = (!icmp_ln30 & !and_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln50_3 = select i1 %and_ln50, i32 %total_longest_line_0_1, i32 %sel_tmp84" [Iris-recognition/toplevel.cpp:50]   --->   Operation 105 'select' 'select_ln50_3' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln55_3 = select i1 %and_ln55_1, i32 %select_ln59_1, i32 %y_dc_0_load_1" [Iris-recognition/toplevel.cpp:55]   --->   Operation 106 'select' 'select_ln55_3' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_4)   --->   "%sel_tmp99 = select i1 %sel_tmp8_demorgan, i32 %select_ln55_3, i32 %y_dc_0_load_1" [Iris-recognition/toplevel.cpp:35]   --->   Operation 107 'select' 'sel_tmp99' <Predicate = (!icmp_ln30 & !and_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln50_4 = select i1 %and_ln50, i32 %y_dc_0_load_1, i32 %sel_tmp99" [Iris-recognition/toplevel.cpp:50]   --->   Operation 108 'select' 'select_ln50_4' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln55_4 = select i1 %and_ln55_1, i32 %select_ln59_2, i32 %total_x_0_i_load_1" [Iris-recognition/toplevel.cpp:55]   --->   Operation 109 'select' 'select_ln55_4' <Predicate = (!icmp_ln30 & sel_tmp8_demorgan & !and_ln50)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_5)   --->   "%sel_tmp114 = select i1 %sel_tmp8_demorgan, i32 %select_ln55_4, i32 %total_x_0_i_load_1" [Iris-recognition/toplevel.cpp:35]   --->   Operation 110 'select' 'sel_tmp114' <Predicate = (!icmp_ln30 & !and_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln50_5 = select i1 %and_ln50, i32 %total_x_0_i_load_1, i32 %sel_tmp114" [Iris-recognition/toplevel.cpp:50]   --->   Operation 111 'select' 'select_ln50_5' <Predicate = (!icmp_ln30)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_34_i)" [Iris-recognition/toplevel.cpp:69]   --->   Operation 112 'specregionend' 'empty_53' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.76ns)   --->   "store i32 %longest_line_in_row_4, i32* %longest_line_in_row" [Iris-recognition/toplevel.cpp:30]   --->   Operation 113 'store' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_5 : Operation 114 [1/1] (1.76ns)   --->   "store i1 %or_ln50, i1* %is_line_0_i" [Iris-recognition/toplevel.cpp:30]   --->   Operation 114 'store' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_5 : Operation 115 [1/1] (1.76ns)   --->   "store i32 %select_ln50, i32* %gap_count_0_i" [Iris-recognition/toplevel.cpp:30]   --->   Operation 115 'store' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_5 : Operation 116 [1/1] (1.76ns)   --->   "store i32 %select_ln50_1, i32* %length_line_0_i" [Iris-recognition/toplevel.cpp:30]   --->   Operation 116 'store' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_5 : Operation 117 [1/1] (1.76ns)   --->   "store i32 %total_x_4, i32* %start_longest_lineX" [Iris-recognition/toplevel.cpp:30]   --->   Operation 117 'store' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_5 : Operation 118 [1/1] (1.76ns)   --->   "store i32 %select_ln50_3, i32* %total_longest_line_0" [Iris-recognition/toplevel.cpp:30]   --->   Operation 118 'store' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_5 : Operation 119 [1/1] (1.76ns)   --->   "store i32 %select_ln50_4, i32* %y_dc_0" [Iris-recognition/toplevel.cpp:30]   --->   Operation 119 'store' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_5 : Operation 120 [1/1] (1.76ns)   --->   "store i32 %select_ln50_5, i32* %total_x_0_i" [Iris-recognition/toplevel.cpp:30]   --->   Operation 120 'store' <Predicate = (!icmp_ln30)> <Delay = 1.76>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "br label %1" [Iris-recognition/toplevel.cpp:30]   --->   Operation 121 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_33_i)" [Iris-recognition/toplevel.cpp:70]   --->   Operation 122 'specregionend' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "br label %0" [Iris-recognition/toplevel.cpp:29]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 6.18>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%total_x_0_i_load = load i32* %total_x_0_i" [Iris-recognition/toplevel.cpp:74]   --->   Operation 124 'load' 'total_x_0_i_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%y_dc_0_load = load i32* %y_dc_0"   --->   Operation 125 'load' 'y_dc_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (2.55ns)   --->   "%add_ln74 = add nsw i32 %total_x_0_i_load, %select_ln73" [Iris-recognition/toplevel.cpp:74]   --->   Operation 126 'add' 'add_ln74' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %r_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str370, i32 0, i32 0, [1 x i8]* @p_str371, [1 x i8]* @p_str372, [1 x i8]* @p_str373, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str374, [11 x i8]* @ScalarProp_str)"   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %r_out, i32 %select_ln73)" [Iris-recognition/toplevel.cpp:73]   --->   Operation 128 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %x_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str375, i32 0, i32 0, [1 x i8]* @p_str376, [1 x i8]* @p_str377, [1 x i8]* @p_str378, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str379, [11 x i8]* @ScalarProp_str)"   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %x_out, i32 %add_ln74)" [Iris-recognition/toplevel.cpp:74]   --->   Operation 130 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %y_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str380, i32 0, i32 0, [1 x i8]* @p_str381, [1 x i8]* @p_str382, [1 x i8]* @p_str383, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str384, [11 x i8]* @ScalarProp_str)"   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %y_out, i32 %y_dc_0_load)"   --->   Operation 132 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 133 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_img_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ r_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ x_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
total_x_0_i            (alloca           ) [ 01111111]
y_dc_0                 (alloca           ) [ 01111111]
total_longest_line_0   (alloca           ) [ 01111110]
start_longest_lineX    (alloca           ) [ 01111110]
length_line_0_i        (alloca           ) [ 01111110]
gap_count_0_i          (alloca           ) [ 01111110]
is_line_0_i            (alloca           ) [ 01111110]
longest_line_in_row    (alloca           ) [ 01111110]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
store_ln29             (store            ) [ 00000000]
store_ln29             (store            ) [ 00000000]
store_ln29             (store            ) [ 00000000]
store_ln29             (store            ) [ 00000000]
store_ln29             (store            ) [ 00000000]
store_ln29             (store            ) [ 00000000]
store_ln29             (store            ) [ 00000000]
store_ln29             (store            ) [ 00000000]
br_ln29                (br               ) [ 01111110]
total_y                (phi              ) [ 00100000]
zext_ln62              (zext             ) [ 00011100]
icmp_ln29              (icmp             ) [ 00111110]
speclooptripcount_ln0  (speclooptripcount) [ 00000000]
y                      (add              ) [ 01111110]
br_ln29                (br               ) [ 00000000]
specloopname_ln29      (specloopname     ) [ 00000000]
tmp_33_i               (specregionbegin  ) [ 00011110]
br_ln30                (br               ) [ 00111110]
total_longest_line_0_2 (load             ) [ 00000000]
tmp                    (bitselect        ) [ 00000000]
sub_ln73               (sub              ) [ 00000000]
lshr_ln73_1            (partselect       ) [ 00000000]
zext_ln73              (zext             ) [ 00000000]
sub_ln73_1             (sub              ) [ 00000000]
lshr_ln73_2            (partselect       ) [ 00000000]
zext_ln73_1            (zext             ) [ 00000000]
select_ln73            (select           ) [ 00000001]
startX_line            (phi              ) [ 00010000]
zext_ln61              (zext             ) [ 00011100]
icmp_ln30              (icmp             ) [ 00111110]
speclooptripcount_ln0  (speclooptripcount) [ 00000000]
x                      (add              ) [ 00111110]
br_ln30                (br               ) [ 00000000]
length_line_0_i_load   (load             ) [ 00010100]
gap_count_0_i_load     (load             ) [ 00000000]
is_line_0_i_load       (load             ) [ 00010100]
tmp_35_i               (specregionbegin  ) [ 00000000]
specprotocol_ln676     (specprotocol     ) [ 00000000]
tmp_8                  (read             ) [ 00000000]
empty                  (specregionend    ) [ 00000000]
tmp_36_i               (specregionbegin  ) [ 00000000]
specprotocol_ln700     (specprotocol     ) [ 00000000]
write_ln703            (write            ) [ 00000000]
empty_52               (specregionend    ) [ 00000000]
icmp_ln35              (icmp             ) [ 00010100]
gap_count              (add              ) [ 00000000]
icmp_ln50              (icmp             ) [ 00010100]
total_longest_line     (add              ) [ 00010100]
xor_ln35               (xor              ) [ 00000000]
sel_tmp2               (and              ) [ 00010100]
sel_tmp8_demorgan      (or               ) [ 00010100]
xor_ln50               (xor              ) [ 00000000]
and_ln50               (and              ) [ 00010100]
sel_tmp39              (select           ) [ 00000000]
select_ln50            (select           ) [ 00010100]
total_x_0_i_load_1     (load             ) [ 00000000]
y_dc_0_load_1          (load             ) [ 00000000]
total_longest_line_0_1 (load             ) [ 00000000]
start_longest_lineX_s  (load             ) [ 00000000]
longest_line_in_row_s  (load             ) [ 00000000]
tmp_34_i               (specregionbegin  ) [ 00000000]
specpipeline_ln32      (specpipeline     ) [ 00000000]
length_line            (add              ) [ 00000000]
length_line_1          (select           ) [ 00000000]
total_x_1              (select           ) [ 00000000]
icmp_ln55              (icmp             ) [ 00000000]
icmp_ln59              (icmp             ) [ 00000000]
select_ln59            (select           ) [ 00000000]
select_ln59_1          (select           ) [ 00000000]
select_ln59_2          (select           ) [ 00000000]
and_ln55               (and              ) [ 00000000]
and_ln55_1             (and              ) [ 00000000]
longest_line_in_row_2  (select           ) [ 00000000]
longest_line_in_row_3  (select           ) [ 00000000]
longest_line_in_row_4  (select           ) [ 00000000]
sel_tmp24              (select           ) [ 00000000]
or_ln50                (or               ) [ 00000000]
select_ln35            (select           ) [ 00000000]
select_ln55            (select           ) [ 00000000]
sel_tmp54              (select           ) [ 00000000]
select_ln50_1          (select           ) [ 00000000]
total_x                (select           ) [ 00000000]
total_x_2              (select           ) [ 00000000]
total_x_3              (select           ) [ 00000000]
total_x_4              (select           ) [ 00000000]
select_ln55_2          (select           ) [ 00000000]
sel_tmp84              (select           ) [ 00000000]
select_ln50_3          (select           ) [ 00000000]
select_ln55_3          (select           ) [ 00000000]
sel_tmp99              (select           ) [ 00000000]
select_ln50_4          (select           ) [ 00000000]
select_ln55_4          (select           ) [ 00000000]
sel_tmp114             (select           ) [ 00000000]
select_ln50_5          (select           ) [ 00000000]
empty_53               (specregionend    ) [ 00000000]
store_ln30             (store            ) [ 00000000]
store_ln30             (store            ) [ 00000000]
store_ln30             (store            ) [ 00000000]
store_ln30             (store            ) [ 00000000]
store_ln30             (store            ) [ 00000000]
store_ln30             (store            ) [ 00000000]
store_ln30             (store            ) [ 00000000]
store_ln30             (store            ) [ 00000000]
br_ln30                (br               ) [ 00111110]
empty_54               (specregionend    ) [ 00000000]
br_ln29                (br               ) [ 01111110]
total_x_0_i_load       (load             ) [ 00000000]
y_dc_0_load            (load             ) [ 00000000]
add_ln74               (add              ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
write_ln73             (write            ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
write_ln74             (write            ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
write_ln0              (write            ) [ 00000000]
ret_ln0                (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_img_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_img_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str227"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str228"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str229"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str230"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str231"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str232"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str220"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str221"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str222"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str224"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str225"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str370"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str371"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str372"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str373"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str374"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str375"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str376"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str377"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str378"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str379"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str380"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str381"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str382"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str383"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str384"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="total_x_0_i_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="total_x_0_i/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="y_dc_0_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_dc_0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="total_longest_line_0_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="total_longest_line_0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="start_longest_lineX_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="start_longest_lineX/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="length_line_0_i_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="length_line_0_i/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="gap_count_0_i_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gap_count_0_i/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="is_line_0_i_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="is_line_0_i/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="longest_line_in_row_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="longest_line_in_row/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_8_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln703_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_ln73_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="32" slack="1"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln73/7 "/>
</bind>
</comp>

<comp id="187" class="1004" name="write_ln74_write_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="32" slack="0"/>
<pin id="191" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln74/7 "/>
</bind>
</comp>

<comp id="194" class="1004" name="write_ln0_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="201" class="1005" name="total_y_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="9" slack="1"/>
<pin id="203" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="total_y (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="total_y_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="9" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="total_y/2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="startX_line_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="9" slack="1"/>
<pin id="214" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="startX_line (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="startX_line_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="9" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="startX_line/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="total_longest_line_0_2/2 total_longest_line_0_1/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="total_x_0_i_load_1/5 total_x_0_i_load/7 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="2"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_dc_0_load_1/5 y_dc_0_load/7 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln29_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln29_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln29_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln29_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln29_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln29_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln29_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln29_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln62_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln29_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="9" slack="0"/>
<pin id="279" dir="0" index="1" bw="9" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="y_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="0" index="2" bw="6" slack="0"/>
<pin id="293" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sub_ln73_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="lshr_ln73_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="31" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="0" index="3" bw="6" slack="0"/>
<pin id="308" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln73_1/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln73_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="31" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sub_ln73_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="31" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="lshr_ln73_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="31" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="0" index="3" bw="6" slack="0"/>
<pin id="328" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln73_2/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln73_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="31" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="select_ln73_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="0" index="2" bw="32" slack="0"/>
<pin id="341" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln61_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln30_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="0"/>
<pin id="351" dir="0" index="1" bw="9" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="x_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="9" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="length_line_0_i_load_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="3"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="length_line_0_i_load/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="gap_count_0_i_load_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="3"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gap_count_0_i_load/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="is_line_0_i_load_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="3"/>
<pin id="369" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="is_line_0_i_load/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln35_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="gap_count_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="gap_count/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln50_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="total_longest_line_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="3" slack="0"/>
<pin id="391" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="total_longest_line/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="xor_ln35_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sel_tmp2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="sel_tmp8_demorgan_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp8_demorgan/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="xor_ln50_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="and_ln50_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sel_tmp39_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="0" index="2" bw="32" slack="0"/>
<pin id="428" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp39/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="select_ln50_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="0" index="2" bw="32" slack="0"/>
<pin id="436" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="start_longest_lineX_s_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="4"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="start_longest_lineX_s/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="longest_line_in_row_s_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="4"/>
<pin id="445" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="longest_line_in_row_s/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="length_line_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="length_line/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="length_line_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="0" index="2" bw="32" slack="0"/>
<pin id="455" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="length_line_1/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="total_x_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="0" index="2" bw="32" slack="2"/>
<pin id="462" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="total_x_1/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln55_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln59_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="select_ln59_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="1"/>
<pin id="477" dir="0" index="2" bw="32" slack="0"/>
<pin id="478" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="select_ln59_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="3"/>
<pin id="484" dir="0" index="2" bw="32" slack="0"/>
<pin id="485" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_1/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="select_ln59_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="0" index="2" bw="32" slack="0"/>
<pin id="492" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_2/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="and_ln55_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln55/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="and_ln55_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="1"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln55_1/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="longest_line_in_row_2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="1"/>
<pin id="509" dir="0" index="2" bw="32" slack="0"/>
<pin id="510" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="longest_line_in_row_2/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="longest_line_in_row_3_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="0" index="1" bw="32" slack="0"/>
<pin id="516" dir="0" index="2" bw="32" slack="0"/>
<pin id="517" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="longest_line_in_row_3/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="longest_line_in_row_4_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="1"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="0" index="2" bw="32" slack="0"/>
<pin id="524" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="longest_line_in_row_4/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sel_tmp24_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="0" index="1" bw="1" slack="1"/>
<pin id="530" dir="0" index="2" bw="1" slack="1"/>
<pin id="531" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp24/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="or_ln50_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln35_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="0" index="2" bw="32" slack="1"/>
<pin id="541" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="select_ln55_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="0" index="2" bw="32" slack="0"/>
<pin id="547" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sel_tmp54_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="0" index="1" bw="32" slack="0"/>
<pin id="554" dir="0" index="2" bw="32" slack="1"/>
<pin id="555" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp54/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="select_ln50_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="0" index="2" bw="32" slack="0"/>
<pin id="561" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_1/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="total_x_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="0" index="2" bw="32" slack="0"/>
<pin id="568" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="total_x/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="total_x_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="0" index="2" bw="32" slack="0"/>
<pin id="575" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="total_x_2/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="total_x_3_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="1"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="0" index="2" bw="32" slack="0"/>
<pin id="583" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="total_x_3/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="total_x_4_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="1"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="32" slack="0"/>
<pin id="590" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="total_x_4/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="select_ln55_2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="0" index="2" bw="32" slack="0"/>
<pin id="597" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_2/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="sel_tmp84_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="1"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="0" index="2" bw="32" slack="0"/>
<pin id="605" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp84/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="select_ln50_3_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="1"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="0" index="2" bw="32" slack="0"/>
<pin id="612" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_3/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="select_ln55_3_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="0" index="2" bw="32" slack="0"/>
<pin id="619" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_3/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="sel_tmp99_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="0" index="1" bw="32" slack="0"/>
<pin id="626" dir="0" index="2" bw="32" slack="0"/>
<pin id="627" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp99/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="select_ln50_4_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="0" index="2" bw="32" slack="0"/>
<pin id="634" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_4/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="select_ln55_4_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="0" index="2" bw="32" slack="0"/>
<pin id="641" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_4/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sel_tmp114_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="1"/>
<pin id="647" dir="0" index="1" bw="32" slack="0"/>
<pin id="648" dir="0" index="2" bw="32" slack="0"/>
<pin id="649" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp114/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="select_ln50_5_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="1"/>
<pin id="654" dir="0" index="1" bw="32" slack="0"/>
<pin id="655" dir="0" index="2" bw="32" slack="0"/>
<pin id="656" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_5/5 "/>
</bind>
</comp>

<comp id="659" class="1004" name="store_ln30_store_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="4"/>
<pin id="662" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="store_ln30_store_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="4"/>
<pin id="667" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="store_ln30_store_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="0" index="1" bw="32" slack="4"/>
<pin id="672" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/5 "/>
</bind>
</comp>

<comp id="673" class="1004" name="store_ln30_store_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="0" index="1" bw="32" slack="4"/>
<pin id="676" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="store_ln30_store_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="4"/>
<pin id="681" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="store_ln30_store_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="0"/>
<pin id="685" dir="0" index="1" bw="32" slack="4"/>
<pin id="686" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="store_ln30_store_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="4"/>
<pin id="691" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="store_ln30_store_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="0"/>
<pin id="695" dir="0" index="1" bw="32" slack="4"/>
<pin id="696" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln74_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="1"/>
<pin id="701" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/7 "/>
</bind>
</comp>

<comp id="704" class="1005" name="total_x_0_i_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="total_x_0_i "/>
</bind>
</comp>

<comp id="711" class="1005" name="y_dc_0_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_dc_0 "/>
</bind>
</comp>

<comp id="718" class="1005" name="total_longest_line_0_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="total_longest_line_0 "/>
</bind>
</comp>

<comp id="725" class="1005" name="start_longest_lineX_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="start_longest_lineX "/>
</bind>
</comp>

<comp id="732" class="1005" name="length_line_0_i_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="length_line_0_i "/>
</bind>
</comp>

<comp id="739" class="1005" name="gap_count_0_i_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="gap_count_0_i "/>
</bind>
</comp>

<comp id="746" class="1005" name="is_line_0_i_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="is_line_0_i "/>
</bind>
</comp>

<comp id="753" class="1005" name="longest_line_in_row_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="longest_line_in_row "/>
</bind>
</comp>

<comp id="760" class="1005" name="zext_ln62_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="3"/>
<pin id="762" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln62 "/>
</bind>
</comp>

<comp id="765" class="1005" name="icmp_ln29_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="1"/>
<pin id="767" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="769" class="1005" name="y_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="9" slack="0"/>
<pin id="771" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="774" class="1005" name="select_ln73_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln73 "/>
</bind>
</comp>

<comp id="780" class="1005" name="zext_ln61_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="2"/>
<pin id="782" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln61 "/>
</bind>
</comp>

<comp id="785" class="1005" name="icmp_ln30_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="1"/>
<pin id="787" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="789" class="1005" name="x_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="9" slack="0"/>
<pin id="791" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="794" class="1005" name="length_line_0_i_load_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="1"/>
<pin id="796" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="length_line_0_i_load "/>
</bind>
</comp>

<comp id="800" class="1005" name="is_line_0_i_load_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="1"/>
<pin id="802" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="is_line_0_i_load "/>
</bind>
</comp>

<comp id="807" class="1005" name="icmp_ln35_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="1"/>
<pin id="809" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="814" class="1005" name="icmp_ln50_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="1"/>
<pin id="816" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="819" class="1005" name="total_longest_line_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="total_longest_line "/>
</bind>
</comp>

<comp id="828" class="1005" name="sel_tmp2_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="1"/>
<pin id="830" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="833" class="1005" name="sel_tmp8_demorgan_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp8_demorgan "/>
</bind>
</comp>

<comp id="844" class="1005" name="and_ln50_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="1"/>
<pin id="846" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln50 "/>
</bind>
</comp>

<comp id="855" class="1005" name="select_ln50_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="1"/>
<pin id="857" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln50 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="80" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="86" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="166" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="112" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="112" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="112" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="8" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="232"><net_src comp="229" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="16" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="16" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="16" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="16" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="16" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="205" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="205" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="205" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="56" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="64" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="223" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="66" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="16" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="223" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="68" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="297" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="10" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="66" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="316"><net_src comp="303" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="16" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="313" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="68" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="223" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="10" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="66" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="336"><net_src comp="323" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="289" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="317" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="333" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="216" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="216" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="70" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="216" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="56" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="374"><net_src comp="166" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="88" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="364" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="10" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="90" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="361" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="92" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="370" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="94" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="367" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="370" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="367" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="382" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="94" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="400" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="412" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="406" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="16" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="364" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="437"><net_src comp="418" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="376" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="424" pin="3"/><net_sink comp="432" pin=2"/></net>

<net id="450"><net_src comp="10" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="446" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="457"><net_src comp="10" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="440" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="443" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="223" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="223" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="469" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="229" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="469" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="440" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="226" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="500"><net_src comp="464" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="496" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="511"><net_src comp="501" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="443" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="506" pin="3"/><net_sink comp="513" pin=1"/></net>

<net id="519"><net_src comp="443" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="525"><net_src comp="443" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="526"><net_src comp="513" pin="3"/><net_sink comp="520" pin=2"/></net>

<net id="536"><net_src comp="527" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="451" pin="3"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="501" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="16" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="537" pin="3"/><net_sink comp="543" pin=2"/></net>

<net id="556"><net_src comp="543" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="562"><net_src comp="446" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="563"><net_src comp="551" pin="3"/><net_sink comp="557" pin=2"/></net>

<net id="569"><net_src comp="458" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="570"><net_src comp="440" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="576"><net_src comp="501" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="440" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="564" pin="3"/><net_sink comp="571" pin=2"/></net>

<net id="584"><net_src comp="571" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="585"><net_src comp="440" pin="1"/><net_sink comp="579" pin=2"/></net>

<net id="591"><net_src comp="440" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="592"><net_src comp="579" pin="3"/><net_sink comp="586" pin=2"/></net>

<net id="598"><net_src comp="501" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="474" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="223" pin="1"/><net_sink comp="593" pin=2"/></net>

<net id="606"><net_src comp="593" pin="3"/><net_sink comp="601" pin=1"/></net>

<net id="607"><net_src comp="223" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="613"><net_src comp="223" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="614"><net_src comp="601" pin="3"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="501" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="481" pin="3"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="229" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="628"><net_src comp="615" pin="3"/><net_sink comp="623" pin=1"/></net>

<net id="629"><net_src comp="229" pin="1"/><net_sink comp="623" pin=2"/></net>

<net id="635"><net_src comp="229" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="636"><net_src comp="623" pin="3"/><net_sink comp="630" pin=2"/></net>

<net id="642"><net_src comp="501" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="488" pin="3"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="226" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="650"><net_src comp="637" pin="3"/><net_sink comp="645" pin=1"/></net>

<net id="651"><net_src comp="226" pin="1"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="226" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="658"><net_src comp="645" pin="3"/><net_sink comp="652" pin=2"/></net>

<net id="663"><net_src comp="520" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="668"><net_src comp="532" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="677"><net_src comp="557" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="682"><net_src comp="586" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="687"><net_src comp="608" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="630" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="697"><net_src comp="652" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="702"><net_src comp="226" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="698" pin="2"/><net_sink comp="187" pin=2"/></net>

<net id="707"><net_src comp="134" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="710"><net_src comp="704" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="714"><net_src comp="138" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="717"><net_src comp="711" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="721"><net_src comp="142" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="728"><net_src comp="146" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="731"><net_src comp="725" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="735"><net_src comp="150" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="738"><net_src comp="732" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="742"><net_src comp="154" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="745"><net_src comp="739" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="749"><net_src comp="158" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="752"><net_src comp="746" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="756"><net_src comp="162" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="759"><net_src comp="753" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="763"><net_src comp="273" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="768"><net_src comp="277" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="283" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="777"><net_src comp="337" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="783"><net_src comp="345" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="788"><net_src comp="349" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="355" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="797"><net_src comp="361" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="803"><net_src comp="367" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="806"><net_src comp="800" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="810"><net_src comp="370" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="813"><net_src comp="807" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="817"><net_src comp="382" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="822"><net_src comp="388" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="825"><net_src comp="819" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="826"><net_src comp="819" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="827"><net_src comp="819" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="831"><net_src comp="400" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="836"><net_src comp="406" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="839"><net_src comp="833" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="840"><net_src comp="833" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="841"><net_src comp="833" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="842"><net_src comp="833" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="843"><net_src comp="833" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="847"><net_src comp="418" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="850"><net_src comp="844" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="851"><net_src comp="844" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="852"><net_src comp="844" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="853"><net_src comp="844" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="854"><net_src comp="844" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="858"><net_src comp="432" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="669" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_img_data_stream_V | {4 }
	Port: r_out | {7 }
	Port: x_out | {7 }
	Port: y_out | {7 }
 - Input state : 
	Port: findPupil : img_data_stream_V | {4 }
  - Chain level:
	State 1
		store_ln29 : 1
		store_ln29 : 1
		store_ln29 : 1
		store_ln29 : 1
		store_ln29 : 1
		store_ln29 : 1
		store_ln29 : 1
		store_ln29 : 1
	State 2
		zext_ln62 : 1
		icmp_ln29 : 1
		y : 1
		br_ln29 : 2
		tmp : 1
		sub_ln73 : 1
		lshr_ln73_1 : 2
		zext_ln73 : 3
		sub_ln73_1 : 4
		lshr_ln73_2 : 1
		zext_ln73_1 : 2
		select_ln73 : 5
	State 3
		zext_ln61 : 1
		icmp_ln30 : 1
		x : 1
		br_ln30 : 2
	State 4
		empty : 1
		empty_52 : 1
		gap_count : 1
		icmp_ln50 : 2
		total_longest_line : 1
		xor_ln35 : 1
		sel_tmp2 : 1
		sel_tmp8_demorgan : 1
		xor_ln50 : 3
		and_ln50 : 1
		sel_tmp39 : 1
		select_ln50 : 1
	State 5
		length_line_1 : 1
		total_x_1 : 1
		icmp_ln55 : 1
		icmp_ln59 : 1
		select_ln59 : 2
		select_ln59_1 : 2
		select_ln59_2 : 2
		and_ln55 : 2
		and_ln55_1 : 2
		longest_line_in_row_2 : 2
		longest_line_in_row_3 : 3
		longest_line_in_row_4 : 4
		or_ln50 : 1
		select_ln35 : 2
		select_ln55 : 2
		sel_tmp54 : 3
		select_ln50_1 : 4
		total_x : 2
		total_x_2 : 2
		total_x_3 : 3
		total_x_4 : 4
		select_ln55_2 : 2
		sel_tmp84 : 3
		select_ln50_3 : 4
		select_ln55_3 : 2
		sel_tmp99 : 3
		select_ln50_4 : 4
		select_ln55_4 : 2
		sel_tmp114 : 3
		select_ln50_5 : 4
		empty_53 : 1
		store_ln30 : 5
		store_ln30 : 1
		store_ln30 : 5
		store_ln30 : 5
		store_ln30 : 5
		store_ln30 : 5
		store_ln30 : 5
	State 6
	State 7
		add_ln74 : 1
		write_ln74 : 2
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |      select_ln73_fu_337      |    0    |    32   |
|          |       sel_tmp39_fu_424       |    0    |    32   |
|          |      select_ln50_fu_432      |    0    |    32   |
|          |     length_line_1_fu_451     |    0    |    32   |
|          |       total_x_1_fu_458       |    0    |    32   |
|          |      select_ln59_fu_474      |    0    |    32   |
|          |     select_ln59_1_fu_481     |    0    |    32   |
|          |     select_ln59_2_fu_488     |    0    |    32   |
|          | longest_line_in_row_2_fu_506 |    0    |    32   |
|          | longest_line_in_row_3_fu_513 |    0    |    32   |
|          | longest_line_in_row_4_fu_520 |    0    |    32   |
|          |       sel_tmp24_fu_527       |    0    |    2    |
|          |      select_ln35_fu_537      |    0    |    32   |
|          |      select_ln55_fu_543      |    0    |    32   |
|  select  |       sel_tmp54_fu_551       |    0    |    32   |
|          |     select_ln50_1_fu_557     |    0    |    32   |
|          |        total_x_fu_564        |    0    |    32   |
|          |       total_x_2_fu_571       |    0    |    32   |
|          |       total_x_3_fu_579       |    0    |    32   |
|          |       total_x_4_fu_586       |    0    |    32   |
|          |     select_ln55_2_fu_593     |    0    |    32   |
|          |       sel_tmp84_fu_601       |    0    |    32   |
|          |     select_ln50_3_fu_608     |    0    |    32   |
|          |     select_ln55_3_fu_615     |    0    |    32   |
|          |       sel_tmp99_fu_623       |    0    |    32   |
|          |     select_ln50_4_fu_630     |    0    |    32   |
|          |     select_ln55_4_fu_637     |    0    |    32   |
|          |       sel_tmp114_fu_645      |    0    |    32   |
|          |     select_ln50_5_fu_652     |    0    |    32   |
|----------|------------------------------|---------|---------|
|          |           y_fu_283           |    0    |    15   |
|          |           x_fu_355           |    0    |    15   |
|    add   |       gap_count_fu_376       |    0    |    39   |
|          |   total_longest_line_fu_388  |    0    |    39   |
|          |      length_line_fu_446      |    0    |    39   |
|          |        add_ln74_fu_698       |    0    |    39   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln29_fu_277       |    0    |    13   |
|          |       icmp_ln30_fu_349       |    0    |    13   |
|   icmp   |       icmp_ln35_fu_370       |    0    |    11   |
|          |       icmp_ln50_fu_382       |    0    |    18   |
|          |       icmp_ln55_fu_464       |    0    |    18   |
|          |       icmp_ln59_fu_469       |    0    |    18   |
|----------|------------------------------|---------|---------|
|    sub   |        sub_ln73_fu_297       |    0    |    39   |
|          |       sub_ln73_1_fu_317      |    0    |    38   |
|----------|------------------------------|---------|---------|
|          |        sel_tmp2_fu_400       |    0    |    2    |
|    and   |        and_ln50_fu_418       |    0    |    2    |
|          |        and_ln55_fu_496       |    0    |    2    |
|          |       and_ln55_1_fu_501      |    0    |    2    |
|----------|------------------------------|---------|---------|
|    xor   |        xor_ln35_fu_394       |    0    |    2    |
|          |        xor_ln50_fu_412       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    or    |   sel_tmp8_demorgan_fu_406   |    0    |    2    |
|          |        or_ln50_fu_532        |    0    |    2    |
|----------|------------------------------|---------|---------|
|   read   |       tmp_8_read_fu_166      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |   write_ln703_write_fu_172   |    0    |    0    |
|   write  |    write_ln73_write_fu_180   |    0    |    0    |
|          |    write_ln74_write_fu_187   |    0    |    0    |
|          |    write_ln0_write_fu_194    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln62_fu_273       |    0    |    0    |
|   zext   |       zext_ln73_fu_313       |    0    |    0    |
|          |      zext_ln73_1_fu_333      |    0    |    0    |
|          |       zext_ln61_fu_345       |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|          tmp_fu_289          |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|      lshr_ln73_1_fu_303      |    0    |    0    |
|          |      lshr_ln73_2_fu_323      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   1268  |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      and_ln50_reg_844      |    1   |
|    gap_count_0_i_reg_739   |   32   |
|      icmp_ln29_reg_765     |    1   |
|      icmp_ln30_reg_785     |    1   |
|      icmp_ln35_reg_807     |    1   |
|      icmp_ln50_reg_814     |    1   |
|  is_line_0_i_load_reg_800  |    1   |
|     is_line_0_i_reg_746    |    1   |
|length_line_0_i_load_reg_794|   32   |
|   length_line_0_i_reg_732  |   32   |
| longest_line_in_row_reg_753|   32   |
|      sel_tmp2_reg_828      |    1   |
|  sel_tmp8_demorgan_reg_833 |    1   |
|     select_ln50_reg_855    |   32   |
|     select_ln73_reg_774    |   32   |
|     startX_line_reg_212    |    9   |
| start_longest_lineX_reg_725|   32   |
|total_longest_line_0_reg_718|   32   |
| total_longest_line_reg_819 |   32   |
|     total_x_0_i_reg_704    |   32   |
|       total_y_reg_201      |    9   |
|          x_reg_789         |    9   |
|       y_dc_0_reg_711       |   32   |
|          y_reg_769         |    9   |
|      zext_ln61_reg_780     |   32   |
|      zext_ln62_reg_760     |   32   |
+----------------------------+--------+
|            Total           |   461  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1268  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   461  |    -   |
+-----------+--------+--------+
|   Total   |   461  |  1268  |
+-----------+--------+--------+
