Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'nexys3'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -detail -ir off -pr off
-lc off -power off -o nexys3_map.ncd nexys3.ngd nexys3.pcf 
Target Device  : xc7a100t
Target Package : csg324
Target Speed   : -3
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Fri Jun 02 13:49:15 2023

Design Summary
--------------
Number of errors:      0
Number of warnings:   10
Slice Logic Utilization:
  Number of Slice Registers:                 1,540 out of 126,800    1%
    Number used as Flip Flops:               1,540
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      8,987 out of  63,400   14%
    Number used as logic:                    8,982 out of  63,400   14%
      Number using O6 output only:           8,634
      Number using O5 output only:              18
      Number using O5 and O6:                  330
      Number used as ROM:                        0
    Number used as Memory:                       5 out of  19,000    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:             5
        Number using O6 output only:             5
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:      0

Slice Logic Distribution:
  Number of occupied Slices:                 2,361 out of  15,850   14%
  Number of LUT Flip Flop pairs used:        8,994
    Number with an unused Flip Flop:         7,468 out of   8,994   83%
    Number with an unused LUT:                   7 out of   8,994    1%
    Number of fully used LUT-FF pairs:       1,519 out of   8,994   16%
    Number of unique control sets:              17
    Number of slice register sites lost
      to control set restrictions:              79 out of 126,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        24 out of     210   11%
    Number of LOCed IOBs:                       24 out of      24  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     135    0%
  Number of RAMB18E1/FIFO18E1s:                  1 out of     270    1%
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     300    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     300    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      96    0%
  Number of BUFRs:                               0 out of      24    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            2 out of     240    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       6    0%
  Number of IN_FIFOs:                            0 out of      24    0%
  Number of MMCME2_ADVs:                         0 out of       6    0%
  Number of OUT_FIFOs:                           0 out of      24    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       6    0%
  Number of PHY_CONTROLs:                        0 out of       6    0%
  Number of PLLE2_ADVs:                          0 out of       6    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.94

Peak Memory Usage:  5196 MB
Total REAL time to MAP completion:  1 mins 47 secs 
Total CPU time to MAP completion:   1 mins 47 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:372 - Gated clock. Clock net bU is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net bR is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <sw<1>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sw<2>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sw<3>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sw<4>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sw<5>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sw<6>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sw<7>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <RsRx_IBUF> is incomplete. The signal
   does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network sw<7>_IBUF has no load.
INFO:LIT:243 - Logical network sw<6>_IBUF has no load.
INFO:LIT:243 - Logical network sw<5>_IBUF has no load.
INFO:LIT:243 - Logical network sw<4>_IBUF has no load.
INFO:LIT:243 - Logical network sw<3>_IBUF has no load.
INFO:LIT:243 - Logical network sw<2>_IBUF has no load.
INFO:LIT:243 - Logical network sw<1>_IBUF has no load.
INFO:LIT:243 - Logical network RsRx_IBUF has no load.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away
  16 Block(s) redundant

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LUT1 		Madd_n10457_cy<1>_rt
LUT1 		Madd_n10457_cy<2>_rt
LUT1 		Madd_n10457_cy<3>_rt
LUT1 		Madd_n10457_cy<4>_rt
LUT1 		Madd_n10457_cy<5>_rt
LUT1 		Madd_n10457_cy<6>_rt
LUT1 		Madd_n10457_cy<7>_rt
LUT1 		Madd_n10457_cy<8>_rt
LUT1 		Madd_n10457_cy<9>_rt
LUT1 		Madd_n10457_cy<10>_rt
LUT1 		Madd_n10457_cy<11>_rt
LUT1 		Madd_n10457_cy<12>_rt
LUT1 		Madd_n10457_cy<13>_rt
LUT1 		Madd_n10457_cy<14>_rt
LUT1 		Madd_n10457_cy<15>_rt
LUT1 		Madd_n10457_cy<16>_rt

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| Led<0>                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| Led<1>                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| Led<2>                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| Led<3>                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| Led<4>                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| Led<5>                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| Led<6>                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| Led<7>                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| RsRx                               | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| RsTx                               | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| btnD                               | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| btnL                               | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| btnR                               | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| btnS                               | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| btnU                               | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| clk                                | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw<0>                              | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw<1>                              | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw<2>                              | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw<3>                              | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw<4>                              | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw<5>                              | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw<6>                              | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw<7>                              | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
DSP48E1 "Maddsub_cursor_rank[2]_PWR_1_o_MuLt_1566_OUT":
ACASCREG:1
ADREG:0
ALUMODEREG:0
AREG:1
AUTORESET_PATDET:NO_RESET
A_INPUT:DIRECT
BCASCREG:0
BREG:0
B_INPUT:DIRECT
CARRYINREG:0
CARRYINSELREG:0
CREG:0
DREG:0
INMODEREG:0
MREG:0
OPMODEREG:0
PREG:0
SEL_MASK:MASK
SEL_PATTERN:PATTERN
USE_DPORT:FALSE
USE_MULT:MULTIPLY
USE_PATTERN_DETECT:NO_PATDET
USE_SIMD:ONE48
MASK = 3fffffffffff
PATTERN = 000000000000


DSP48E1 "Msub_GND_1_o_GND_1_o_sub_1570_OUT<6:0>1":
ACASCREG:0
ADREG:0
ALUMODEREG:0
AREG:0
AUTORESET_PATDET:NO_RESET
A_INPUT:DIRECT
BCASCREG:1
BREG:1
B_INPUT:DIRECT
CARRYINREG:0
CARRYINSELREG:1
CREG:0
DREG:0
INMODEREG:1
MREG:0
OPMODEREG:0
PREG:0
SEL_MASK:MASK
SEL_PATTERN:PATTERN
USE_DPORT:FALSE
USE_MULT:NONE
USE_PATTERN_DETECT:NO_PATDET
USE_SIMD:FOUR12
MASK = 3fffffffffff
PATTERN = 000000000000



Section 12 - Control Set Information
------------------------------------
+--------------------------------------------------------------------------------------------------------------------+
| Clock Signal | Reset Signal | Set Signal | Enable Signal                       | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------------------------+
| bD           |              |            |                                     | 1                | 1              |
+--------------------------------------------------------------------------------------------------------------------+
| bL           |              |            |                                     | 1                | 1              |
+--------------------------------------------------------------------------------------------------------------------+
| bR           |              |            |                                     | 1                | 1              |
+--------------------------------------------------------------------------------------------------------------------+
| bS           |              |            |                                     | 1                | 1              |
+--------------------------------------------------------------------------------------------------------------------+
| bU           |              |            |                                     | 1                | 1              |
+--------------------------------------------------------------------------------------------------------------------+
| clk_BUFGP    |              |            |                                     | 292              | 629            |
| clk_BUFGP    |              |            | c_module/_n0081_inv                 | 1                | 3              |
| clk_BUFGP    |              |            | c_module/_n0087_inv                 | 2                | 6              |
| clk_BUFGP    |              |            | c_module/_n0100_inv                 | 1                | 3              |
| clk_BUFGP    |              |            | c_module/cmv/move_is_valid10        | 1                | 1              |
| clk_BUFGP    |              |            | c_module/cmv/move_is_valid463       | 32               | 64             |
| clk_BUFGP    |              |            | c_module/move_is_valid              | 202              | 768            |
| clk_BUFGP    |              |            | c_module/sw[0]_prev_sw_0_AND_2141_o | 14               | 35             |
| clk_BUFGP    |              |            | clk_dv_16                           | 9                | 16             |
| clk_BUFGP    |              |            | uart_top_/uart_/_n0210_inv          | 1                | 2              |
| clk_BUFGP    |              |            | uart_top_/uart_/_n0245_inv          | 2                | 12             |
| clk_BUFGP    |              |            | uart_top_/uart_/_n0256_inv          | 1                | 1              |
+--------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module             | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E1 | BUFG  | BUFIO | BUFR  | MMCME2_AD | Full Hierarchical Name      |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nexys3/            |           | 217/2361      | 40/1540       | 270/8987      | 5/5           | 0/1       | 2/2     | 1/1   | 0/0   | 0/0   | 0/0       | nexys3                      |
| +c_module          |           | 255/1805      | 881/881       | 71/6963       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | nexys3/c_module             |
| ++cmv              |           | 316/1550      | 0/0           | 1357/6892     | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | nexys3/c_module/cmv         |
| +++cc1             |           | 329/670       | 0/0           | 631/2220      | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | nexys3/c_module/cmv/cc1     |
| ++++ap             |           | 81/81         | 0/0           | 192/192       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | nexys3/c_module/cmv/cc1/ap  |
| ++++da             |           | 155/155       | 0/0           | 703/703       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | nexys3/c_module/cmv/cc1/da  |
| ++++la             |           | 101/101       | 0/0           | 653/653       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | nexys3/c_module/cmv/cc1/la  |
| ++++na             |           | 4/4           | 0/0           | 41/41         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | nexys3/c_module/cmv/cc1/na  |
| +++mv              |           | 417/564       | 0/0           | 2208/3315     | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | nexys3/c_module/cmv/mv      |
| ++++ap             |           | 16/16         | 0/0           | 196/196       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | nexys3/c_module/cmv/mv/ap   |
| ++++bp             |           | 2/2           | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | nexys3/c_module/cmv/mv/bp   |
| ++++da             |           | 66/66         | 0/0           | 399/399       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | nexys3/c_module/cmv/mv/da   |
| ++++la             |           | 61/61         | 0/0           | 378/378       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | nexys3/c_module/cmv/mv/la   |
| ++++na             |           | 0/0           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | nexys3/c_module/cmv/mv/na   |
| ++++wp             |           | 2/2           | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | nexys3/c_module/cmv/mv/wp   |
| +uart_top_         |           | 319/339       | 561/619       | 1686/1754     | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | nexys3/uart_top_            |
| ++tfifo_           |           | 10/10         | 32/32         | 36/36         | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | nexys3/uart_top_/tfifo_     |
| ++uart_            |           | 10/10         | 26/26         | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | nexys3/uart_top_/uart_      |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
