use anyhow::{Context, Result as AnyhowResult};
use atomicwrites::{AtomicFile, OverwriteBehavior};
use log::{debug, info};
use pcb_sch::{ATTR_LAYOUT_PATH, AttributeValue, InstanceKind, Schematic};
use pcb_zen_core::diagnostics::Diagnostic;
use pcb_zen_core::lang::stackup::{BoardConfig, DesignRules, NetClass, Stackup, StackupError};
use rust_decimal::prelude::ToPrimitive;
use serde::{Deserialize, Serialize};
use starlark::errors::EvalSeverity;
use std::collections::{BTreeMap, HashMap, HashSet};
use std::fs;
use std::io::Write;
use std::path::{Path, PathBuf};
use tempfile::TempDir;
use thiserror::Error;

use include_dir::{Dir, include_dir};
use pcb_kicad::{PythonScriptBuilder, ensure_board_compatible_with_installed_kicad};
use pcb_sch::kicad_netlist::{try_format_footprint_with_package_roots, write_fp_lib_table};

mod effective_netlist;
mod kicad_project_patch;
mod moved;
mod repair_nets;
use effective_netlist::{
    DiffSeverity, diff_effective_netlists, layout_effective_netlist, source_effective_netlist,
};
pub use moved::compute_moved_paths_patches;
pub use moved::compute_net_renames_patches;

pub const PCB_VERSION_PLACEHOLDER: &str = "v0.0.0";
pub const PCB_GIT_HASH_PLACEHOLDER: &str = "d10d3c0";

/// Extract DesignRules from a KiCad project file.
pub fn extract_design_rules_from_kicad_pro(pro_path: &Path) -> AnyhowResult<Option<DesignRules>> {
    kicad_project_patch::extract_design_rules_from_kicad_pro(pro_path)
}

/// Embedded lens module directory (for Python imports)
static LENS_MODULE: Dir = include_dir!("$CARGO_MANIFEST_DIR/src/scripts/lens");

/// Result of layout generation/update
#[derive(Debug)]
pub struct LayoutResult {
    pub source_file: PathBuf,
    pub layout_dir: PathBuf,
    pub pcb_file: PathBuf,
    pub netlist_file: PathBuf,
    pub snapshot_file: PathBuf,
    pub log_file: PathBuf,
    pub diagnostics_file: PathBuf,
    pub created: bool, // true if new, false if updated
}

impl LayoutResult {
    /// Path to show in diagnostics/output.
    pub fn display_pcb_file(&self) -> &Path {
        self.pcb_file.as_path()
    }
}

/// Error types for layout operations
#[derive(Debug, Error)]
pub enum LayoutError {
    #[error("IO error: {0}")]
    Io(#[from] std::io::Error),

    #[error(transparent)]
    PcbGeneration(#[from] anyhow::Error),

    #[error("Stackup patching error: {0}")]
    StackupPatchingError(String),

    #[error("Stackup error: {0}")]
    StackupError(#[from] StackupError),

    #[error("JSON error: {0}")]
    Json(#[from] serde_json::Error),
}

/// Helper struct for layout file paths
#[derive(Debug)]
pub struct LayoutPaths {
    pub netlist: PathBuf,
    pub pcb: PathBuf,
    pub snapshot: PathBuf,
    pub log: PathBuf,
    pub json_netlist: PathBuf,
    pub diagnostics: PathBuf,
    pub temp_dir: TempDir,
}

/// A single diagnostic from layout sync (e.g., FPID mismatch)
#[derive(Debug, Clone, Serialize, Deserialize)]
pub struct LayoutSyncDiagnostic {
    pub kind: String,
    pub severity: String,
    pub body: String,
    #[serde(default)]
    pub path: String,
    #[serde(default)]
    pub reference: Option<String>,
}

impl LayoutSyncDiagnostic {
    /// Convert to a pcb_zen_core Diagnostic
    pub fn to_diagnostic(&self, pcb_path: &str) -> Diagnostic {
        let severity = match self.severity.as_str() {
            "error" => EvalSeverity::Error,
            _ => EvalSeverity::Warning,
        };
        let body = match &self.reference {
            Some(ref_des) => format!("{}: {}", ref_des, self.body),
            None => self.body.clone(),
        };
        Diagnostic::categorized(pcb_path, &body, &self.kind, severity)
    }
}

/// Container for layout sync diagnostics from Python script
#[derive(Debug, Clone, Serialize, Deserialize)]
pub struct LayoutSyncDiagnostics {
    pub diagnostics: Vec<LayoutSyncDiagnostic>,
}

impl LayoutSyncDiagnostics {
    /// Parse diagnostics from a JSON file
    pub fn from_file(path: &Path) -> anyhow::Result<Self> {
        let contents = fs::read_to_string(path).context("Failed to read diagnostics file")?;
        serde_json::from_str(&contents).context("Failed to parse diagnostics JSON")
    }
}

/// Check for moved() paths that target content inside submodules with their own layouts.
/// Returns warnings for paths that can't be fully applied because submodule layouts are read-only.
/// Only warns about instance paths (components/modules), not net names.
fn check_submodule_moved_paths(schematic: &Schematic) -> Vec<String> {
    let mut warnings = Vec::new();

    if schematic.moved_paths.is_empty() {
        return warnings;
    }

    // Build a set of all instance paths for quick lookup
    let instance_paths: HashSet<String> = schematic
        .instances
        .keys()
        .map(|iref| iref.instance_path.join("."))
        .filter(|p| !p.is_empty())
        .collect();

    // Collect paths of modules that have their own layout_path attribute
    let mut module_layout_paths: Vec<String> = Vec::new();
    for (instance_ref, instance) in &schematic.instances {
        if instance.kind == InstanceKind::Module
            && instance.attributes.contains_key(ATTR_LAYOUT_PATH)
        {
            // Build the path string from instance_path (e.g., ["board", "module"] -> "board.module")
            let path = instance_ref
                .instance_path
                .iter()
                .map(|s| s.as_str())
                .collect::<Vec<_>>()
                .join(".");
            if !path.is_empty() {
                module_layout_paths.push(path);
            }
        }
    }

    if module_layout_paths.is_empty() {
        return warnings;
    }

    // Check each moved_path to see if it renames something INSIDE a submodule
    for (old_path, new_path) in &schematic.moved_paths {
        // Only warn if the old_path corresponds to an actual instance path
        // (not just a net name that happens to look hierarchical)
        let is_instance_path = instance_paths.contains(old_path)
            || instance_paths
                .iter()
                .any(|ip| ip.starts_with(&format!("{}.", old_path)));

        if !is_instance_path {
            continue; // This is likely a net rename, skip
        }

        for module_path in &module_layout_paths {
            // Check if old_path starts with module_path and extends beyond it
            // e.g., old_path="board.module.R1" with module_path="board.module"
            if old_path.starts_with(module_path) {
                let suffix = &old_path[module_path.len()..];
                if suffix.starts_with('.') {
                    warnings.push(format!(
                        "moved(\"{}\", \"{}\") renames content inside submodule '{}' which has its own layout; \
                         submodule layouts are read-only and won't be patched",
                        old_path, new_path, module_path
                    ));
                }
            }
        }
    }

    warnings
}

fn apply_patches_to_file(
    pcb_path: &Path,
    pcb_content: &str,
    patches: &pcb_sexpr::PatchSet,
    prettify: bool,
) -> anyhow::Result<()> {
    let patched = render_patches(pcb_content, patches)?;
    let output = if prettify {
        pcb_sexpr::formatter::prettify(&patched, pcb_sexpr::formatter::FormatMode::Normal)
    } else {
        patched
    };
    AtomicFile::new(pcb_path, OverwriteBehavior::AllowOverwrite)
        .write(|f| {
            f.write_all(output.as_bytes())?;
            f.flush()
        })
        .with_context(|| format!("Failed to write file atomically: {}", pcb_path.display()))?;
    Ok(())
}

fn render_patches(source: &str, patches: &pcb_sexpr::PatchSet) -> anyhow::Result<String> {
    let mut out = Vec::new();
    patches
        .write_to(source, &mut out)
        .context("Failed to apply patches")?;
    String::from_utf8(out).context("Patched PCB is not valid UTF-8")
}

/// Apply moved() path renames to a PCB file
fn apply_moved_paths(
    pcb_path: &Path,
    moved_paths: &HashMap<String, String>,
    diagnostics_pcb_path: &str,
    diagnostics: &mut pcb_zen_core::Diagnostics,
) -> anyhow::Result<()> {
    if moved_paths.is_empty() {
        return Ok(());
    }

    let pcb_content = fs::read_to_string(pcb_path)
        .with_context(|| format!("Failed to read PCB file: {}", pcb_path.display()))?;
    let board = pcb_sexpr::parse(&pcb_content)
        .with_context(|| format!("Failed to parse PCB file: {}", pcb_path.display()))?;

    let (patches, renames) = compute_moved_paths_patches(&board, moved_paths);

    if renames.is_empty() {
        return Ok(());
    }

    apply_patches_to_file(pcb_path, &pcb_content, &patches, false)?;

    for (old_path, new_path) in &renames {
        diagnostics.diagnostics.push(Diagnostic::categorized(
            diagnostics_pcb_path,
            &format!("moved \"{}\" → \"{}\"", old_path, new_path),
            "layout.moved",
            EvalSeverity::Advice,
        ));
    }
    Ok(())
}

/// Detect and apply implicit net renames.
///
/// This is Phase 1.5: after explicit moved() renames, before Python sync.
/// Detects nets that were renamed without explicit moved() directives and
/// patches the layout file to update the net names.
fn repair_net_names(
    pcb_path: &Path,
    schematic: &Schematic,
    diagnostics_pcb_path: &str,
    diagnostics: &mut pcb_zen_core::Diagnostics,
) -> anyhow::Result<()> {
    let pcb_content = fs::read_to_string(pcb_path)
        .with_context(|| format!("Failed to read PCB file: {}", pcb_path.display()))?;
    let board = pcb_sexpr::parse(&pcb_content)
        .with_context(|| format!("Failed to parse PCB file: {}", pcb_path.display()))?;

    let result = repair_nets::detect_implicit_renames(schematic, &board)
        .context("Failed to detect implicit net renames")?;

    if result.renames.is_empty() && result.orphaned_layout_nets.is_empty() {
        return Ok(());
    }

    // Report orphaned layout-only nets as warnings
    for orphaned_net in &result.orphaned_layout_nets {
        let msg = format!(
            "\"{}\" not in netlist and could not be auto-resolved",
            orphaned_net
        );
        diagnostics.diagnostics.push(Diagnostic::categorized(
            diagnostics_pcb_path,
            &msg,
            "layout.orphaned_net",
            EvalSeverity::Warning,
        ));
    }

    if !result.renames.is_empty() {
        let (patches, _) = moved::compute_net_renames_patches(&board, &result.renames);
        apply_patches_to_file(pcb_path, &pcb_content, &patches, false)?;

        // Only report implicit renames after the patch successfully applies.
        for (old_net, new_net) in &result.renames {
            let msg = format!("implicit rename \"{}\" -> \"{}\"", old_net, new_net);

            diagnostics.diagnostics.push(Diagnostic::categorized(
                diagnostics_pcb_path,
                &msg,
                "layout.implicit_rename",
                EvalSeverity::Advice,
            ));
        }
    }

    Ok(())
}

/// Extract the embedded lens module to a directory.
///
/// Writes all .py files from the embedded lens module to a "lens" subdirectory
/// under the given path, making it importable via PYTHONPATH.
fn extract_lens_module(base_path: &Path) -> AnyhowResult<PathBuf> {
    let lens_dir = base_path.join("lens");
    fs::create_dir_all(&lens_dir)
        .with_context(|| format!("Failed to create lens directory: {}", lens_dir.display()))?;

    // Extract all files from the embedded directory
    extract_dir_recursive(&LENS_MODULE, &lens_dir)?;

    Ok(base_path.to_path_buf())
}

/// Recursively extract files from an include_dir Dir to a filesystem path
fn extract_dir_recursive(dir: &Dir, target: &Path) -> AnyhowResult<()> {
    // Extract files
    for file in dir.files() {
        let file_path = target.join(file.path().file_name().unwrap());
        fs::write(&file_path, file.contents())
            .with_context(|| format!("Failed to write file: {}", file_path.display()))?;
    }

    // Recursively extract subdirectories (but skip 'tests' and 'tla')
    for subdir in dir.dirs() {
        let subdir_name = subdir.path().file_name().unwrap().to_str().unwrap();
        if subdir_name == "tests" || subdir_name == "tla" || subdir_name == "__pycache__" {
            continue;
        }

        let subdir_path = target.join(subdir_name);
        fs::create_dir_all(&subdir_path)?;
        extract_dir_recursive(subdir, &subdir_path)?;
    }

    Ok(())
}

/// Run the Python layout sync script
fn run_sync_script(paths: &LayoutPaths, lens_python_path: &Path) -> anyhow::Result<()> {
    let script = include_str!("scripts/update_layout_file.py");
    let builder = PythonScriptBuilder::new(script)
        .python_path(lens_python_path.to_str().unwrap())
        .arg("-j")
        .arg(paths.json_netlist.to_str().unwrap())
        .arg("-o")
        .arg(paths.pcb.to_str().unwrap())
        .arg("-s")
        .arg(paths.snapshot.to_str().unwrap())
        .arg("--diagnostics")
        .arg(paths.diagnostics.to_str().unwrap());

    let log_file = fs::OpenOptions::new()
        .create(true)
        .write(true)
        .truncate(true)
        .open(&paths.log)?;

    builder.log_file(log_file).run()
}

/// Check the checked-in KiCad layout against the schematic using a semantic effective-netlist
/// comparison. This is intentionally read-only: it does not run the Python sync pipeline and
/// ignores byte-level KiCad serialization churn.
pub fn check_layout_sync(
    schematic: &Schematic,
    diagnostics: &mut pcb_zen_core::Diagnostics,
) -> Result<Option<LayoutResult>, LayoutError> {
    let Some(layout_dir) = utils::resolve_layout_dir(schematic)? else {
        return Ok(None);
    };
    let Some(kicad_files) = utils::discover_kicad_files(&layout_dir)? else {
        return Ok(None);
    };
    let pcb_file = kicad_files.kicad_pcb();
    if !pcb_file.exists() {
        return Ok(None);
    }

    let source_path = schematic
        .root_ref
        .as_ref()
        .map(|r| r.module.source_path.clone())
        .unwrap_or_default();
    let paths = utils::get_layout_paths_for_pcb(&layout_dir, pcb_file.clone());
    let diagnostics_pcb_path = pcb_file.to_string_lossy().to_string();

    let board_content = fs::read_to_string(&pcb_file)
        .with_context(|| format!("Failed to read PCB file: {}", pcb_file.display()))?;
    let board = pcb_sexpr::parse(&board_content)
        .with_context(|| format!("Failed to parse PCB file: {}", pcb_file.display()))?;
    let expected = source_effective_netlist(schematic)?;
    let (actual, extraction_diagnostics) = layout_effective_netlist(&board, &expected)?;
    let mut semantic_diffs = extraction_diagnostics;
    semantic_diffs.extend(diff_effective_netlists(&expected, &actual));

    for diff in semantic_diffs {
        diagnostics.diagnostics.push(Diagnostic::categorized(
            &diagnostics_pcb_path,
            &diff.message,
            diff.kind,
            match diff.severity {
                DiffSeverity::Warning => EvalSeverity::Warning,
                DiffSeverity::Error => EvalSeverity::Error,
            },
        ));
    }

    Ok(Some(LayoutResult {
        source_file: source_path,
        layout_dir,
        pcb_file: pcb_file.clone(),
        netlist_file: paths.netlist,
        snapshot_file: paths.snapshot,
        log_file: paths.log,
        diagnostics_file: paths.diagnostics,
        created: false,
    }))
}

/// Process a schematic and generate/update its layout files
///
/// When `check_mode` is false (normal mode):
/// 1. Extract the layout path from the schematic's root instance attributes
/// 2. Create the layout directory if it doesn't exist
/// 3. Generate/update the netlist file
/// 4. Write the footprint library table
/// 5. Create or update the KiCad PCB file
///
/// When `check_mode` is true:
/// - Runs the pure semantic layout sync check without mutating layout files
pub fn process_layout(
    schematic: &Schematic,
    use_temp_dir: bool,
    check_mode: bool,
    diagnostics: &mut pcb_zen_core::Diagnostics,
) -> Result<Option<LayoutResult>, LayoutError> {
    if check_mode {
        return check_layout_sync(schematic, diagnostics);
    }

    // Resolve layout directory
    let resolved_layout_dir = if use_temp_dir {
        // Create a temporary directory and keep it (prevent cleanup on drop)
        tempfile::Builder::new()
            .prefix("pcb-layout-")
            .tempdir()
            .expect("Failed to create temporary directory")
            .keep()
    } else {
        match utils::resolve_layout_dir(schematic)? {
            Some(path) => path,
            None => return Ok(None),
        }
    };

    let source_path = schematic
        .root_ref
        .as_ref()
        .map(|r| r.module.source_path.clone())
        .unwrap_or_default();

    let layout_dir = resolved_layout_dir.clone();

    let kicad_files = utils::resolve_kicad_files(&layout_dir)?;
    let paths = utils::get_layout_paths_for_pcb(&layout_dir, kicad_files.kicad_pcb());
    let diagnostics_pcb_path = paths.pcb.to_string_lossy().to_string();

    debug!(
        "Generating layout for {} in {}",
        source_path.display(),
        layout_dir.display()
    );

    fs::create_dir_all(&layout_dir).with_context(|| {
        format!(
            "Failed to create layout directory: {}",
            layout_dir.display()
        )
    })?;

    // Write netlist files
    let netlist_content = pcb_sch::kicad_netlist::to_kicad_netlist(schematic);
    fs::write(&paths.netlist, netlist_content)
        .with_context(|| format!("Failed to write netlist: {}", paths.netlist.display()))?;

    // Write footprint library table
    let footprint_lib_dirs = utils::footprint_library_dirs(schematic)?;
    utils::write_footprint_library_dirs(&layout_dir, &footprint_lib_dirs)?;

    // Write JSON netlist for Python script
    let json_content =
        utils::layout_json_netlist(schematic).context("Failed to serialize layout JSON netlist")?;
    fs::write(&paths.json_netlist, json_content).with_context(|| {
        format!(
            "Failed to write JSON netlist: {}",
            paths.json_netlist.display()
        )
    })?;

    let board_config = utils::extract_board_config(schematic);

    let pcb_exists = paths.pcb.exists();
    debug!(
        "{} layout file: {}",
        if pcb_exists { "Updating" } else { "Creating" },
        paths.pcb.display()
    );

    ensure_board_compatible_with_installed_kicad(&paths.pcb)?;

    // Check for moved() paths that can't be applied to submodule layouts (always warn)
    for warning in check_submodule_moved_paths(schematic) {
        diagnostics.diagnostics.push(Diagnostic::categorized(
            &diagnostics_pcb_path,
            &warning,
            "layout.moved",
            EvalSeverity::Warning,
        ));
    }

    // Apply moved() path renames and detect implicit net renames before sync
    if pcb_exists {
        apply_moved_paths(
            &paths.pcb,
            &schematic.moved_paths,
            &diagnostics_pcb_path,
            diagnostics,
        )?;
        repair_net_names(&paths.pcb, schematic, &diagnostics_pcb_path, diagnostics)?;
    }

    // Extract lens module to temp directory for Python imports
    let lens_python_path =
        extract_lens_module(paths.temp_dir.path()).context("Failed to extract lens module")?;

    // Run the Python sync script
    run_sync_script(&paths, &lens_python_path)?;

    let layout_name = utils::extract_layout_name(schematic);
    let netclass_assignments = board_config
        .as_ref()
        .map(|config| build_netclass_assignments(schematic, config.netclasses()))
        .unwrap_or_default();
    patch_project_file(
        &paths.pcb.with_extension("kicad_pro"),
        board_config.as_ref(),
        &netclass_assignments,
        layout_name.as_deref(),
    )?;
    patch_pcb_file(
        &paths.pcb,
        board_config.as_ref(),
        layout_name.as_deref(),
        &component_internal_connectivity_by_path(schematic),
    )?;

    // Add sync diagnostics from JSON file
    if paths.diagnostics.exists() {
        let sync_diagnostics = LayoutSyncDiagnostics::from_file(&paths.diagnostics)?;
        for sync_diag in sync_diagnostics.diagnostics {
            diagnostics
                .diagnostics
                .push(sync_diag.to_diagnostic(&diagnostics_pcb_path));
        }
    }

    Ok(Some(LayoutResult {
        source_file: source_path,
        layout_dir,
        pcb_file: paths.pcb.clone(),
        netlist_file: paths.netlist,
        snapshot_file: paths.snapshot,
        log_file: paths.log,
        diagnostics_file: paths.diagnostics,
        created: !pcb_exists,
    }))
}

/// Utility functions
pub mod utils {
    use super::*;
    use pcb_sch::InstanceKind;
    use std::collections::HashMap;

    /// Resolve layout directory from schematic.
    /// Returns `Ok(None)` if no `layout_path` attribute is set.
    pub fn resolve_layout_dir(schematic: &Schematic) -> anyhow::Result<Option<PathBuf>> {
        let uri = schematic
            .root_ref
            .as_ref()
            .and_then(|r| schematic.instances.get(r))
            .and_then(|inst| inst.attributes.get(ATTR_LAYOUT_PATH))
            .and_then(|v| v.string());
        match uri {
            None => Ok(None),
            Some(s) => schematic
                .resolve_package_uri(s)
                .map(Some)
                .with_context(|| format!("Failed to resolve layout_path '{s}'")),
        }
    }

    pub const DEFAULT_KICAD_BASENAME: &str = "layout";

    #[derive(Debug, Clone)]
    pub struct KiCadLayoutFiles {
        /// KiCad project file path (`.kicad_pro`).
        pub kicad_pro: PathBuf,
    }

    impl KiCadLayoutFiles {
        pub fn kicad_pcb(&self) -> PathBuf {
            self.kicad_pro.with_extension("kicad_pcb")
        }

        pub fn kicad_sch(&self) -> PathBuf {
            self.kicad_pro.with_extension("kicad_sch")
        }
    }

    /// Discover KiCad files in a layout directory by finding a single `.kicad_pro` file.
    ///
    /// The `.kicad_pcb` path is derived from the project file name. This avoids
    /// false ambiguity from KiCad autosave files like `_autosave-layout.kicad_pcb`.
    pub fn discover_kicad_files(layout_dir: &Path) -> anyhow::Result<Option<KiCadLayoutFiles>> {
        if !layout_dir.exists() {
            return Ok(None);
        }
        if !layout_dir.is_dir() {
            anyhow::bail!("Path is not a directory: {}", layout_dir.display());
        }

        let mut pro_path: Option<PathBuf> = None;
        for entry in fs::read_dir(layout_dir)
            .with_context(|| format!("Failed to read {}", layout_dir.display()))?
        {
            let entry = entry?;
            if !entry.file_type()?.is_file() {
                continue;
            }
            let path = entry.path();
            if path.extension().and_then(|s| s.to_str()) == Some("kicad_pro")
                && pro_path.replace(path).is_some()
            {
                anyhow::bail!(
                    "Multiple .kicad_pro files found in {}",
                    layout_dir.display()
                );
            }
        }

        Ok(pro_path.map(|p| KiCadLayoutFiles { kicad_pro: p }))
    }

    /// Require a discoverable KiCad layout in `layout_dir`.
    pub fn require_kicad_files(layout_dir: &Path) -> anyhow::Result<KiCadLayoutFiles> {
        discover_kicad_files(layout_dir)?
            .ok_or_else(|| anyhow::anyhow!("No .kicad_pro file found in {}", layout_dir.display()))
    }

    /// Resolve target file names for layout generation (defaults to `layout.*`).
    pub fn resolve_kicad_files(layout_dir: &Path) -> anyhow::Result<KiCadLayoutFiles> {
        if let Some(existing) = discover_kicad_files(layout_dir)? {
            return Ok(existing);
        }
        Ok(KiCadLayoutFiles {
            kicad_pro: layout_dir.join(format!("{DEFAULT_KICAD_BASENAME}.kicad_pro")),
        })
    }

    /// Get all the file paths that would be generated for a layout, with explicit PCB path.
    pub fn get_layout_paths_for_pcb(layout_dir: &Path, pcb_path: PathBuf) -> LayoutPaths {
        let temp_dir = tempfile::tempdir().expect("Failed to create temp directory for netlist");
        let json_netlist = temp_dir.path().join("netlist.json");
        let diagnostics = temp_dir.path().join("diagnostics.layout.json");
        LayoutPaths {
            netlist: layout_dir.join("default.net"),
            pcb: pcb_path,
            snapshot: layout_dir.join("snapshot.layout.json"),
            log: layout_dir.join("layout.log"),
            json_netlist,
            diagnostics,
            temp_dir,
        }
    }

    /// Extract and parse board config from schematic's root instance attributes
    pub fn extract_board_config(schematic: &Schematic) -> Option<BoardConfig> {
        let root = schematic.instances.get(schematic.root_ref.as_ref()?)?;

        // Find board_config.* property (prefer "default")
        let config_json = root
            .attributes
            .iter()
            .filter(|(k, _)| k.starts_with("board_config."))
            .find(|(k, _)| k == &"board_config.default")
            .or_else(|| {
                root.attributes
                    .iter()
                    .find(|(k, _)| k.starts_with("board_config."))
            })
            .and_then(|(_, v)| v.string())?;

        BoardConfig::from_json_str(config_json).ok()
    }

    pub fn extract_layout_name(schematic: &Schematic) -> Option<String> {
        schematic
            .instances
            .get(schematic.root_ref.as_ref()?)?
            .attributes
            .get("layout_name")
            .and_then(|v| v.string())
            .map(str::to_string)
    }

    /// Serialize the schematic to JSON for Python layout sync, enriching component
    /// instances with a derived `footprint_fpid` field while preserving the original
    /// authored `attributes.footprint` value.
    pub fn layout_json_netlist(schematic: &Schematic) -> anyhow::Result<String> {
        let mut json: serde_json::Value = serde_json::from_str(
            &schematic
                .to_json()
                .context("Failed to serialize schematic")?,
        )?;

        let instances = json
            .get_mut("instances")
            .and_then(serde_json::Value::as_object_mut)
            .context("Schematic JSON missing instances object")?;

        for (inst_ref, inst) in &schematic.instances {
            if inst.kind != InstanceKind::Component {
                continue;
            }

            let Some(AttributeValue::String(fp_attr)) = inst.attributes.get("footprint") else {
                continue;
            };

            let (footprint_fpid, _) =
                try_format_footprint_with_package_roots(fp_attr, &schematic.package_roots)
                    .with_context(|| format!("Failed to resolve footprint path '{fp_attr}'"))?;

            let instance = instances
                .get_mut(&inst_ref.to_string())
                .and_then(serde_json::Value::as_object_mut)
                .with_context(|| format!("Missing component instance in JSON: {inst_ref}"))?;

            instance.insert(
                "footprint_fpid".to_string(),
                serde_json::Value::String(footprint_fpid),
            );
        }

        serde_json::to_string(&json).context("Failed to serialize enriched layout JSON")
    }

    /// Write footprint library table for a layout
    pub fn footprint_library_dirs(
        schematic: &Schematic,
    ) -> anyhow::Result<HashMap<String, PathBuf>> {
        let mut fp_libs: HashMap<String, PathBuf> = HashMap::new();

        for inst in schematic.instances.values() {
            if inst.kind != InstanceKind::Component {
                continue;
            }

            if let Some(AttributeValue::String(fp_attr)) = inst.attributes.get("footprint")
                && let (_, Some((lib_name, dir))) =
                    try_format_footprint_with_package_roots(fp_attr, &schematic.package_roots)
                        .with_context(|| format!("Failed to resolve footprint path '{fp_attr}'"))?
            {
                fp_libs.entry(lib_name).or_insert(dir);
            }
        }

        Ok(fp_libs)
    }

    pub(crate) fn write_footprint_library_dirs(
        layout_dir: &Path,
        fp_libs: &HashMap<String, PathBuf>,
    ) -> anyhow::Result<()> {
        // Canonicalize the layout directory to avoid symlink issues on macOS
        let canonical_layout_dir = layout_dir
            .canonicalize()
            .unwrap_or_else(|_| layout_dir.to_path_buf());

        // Write or update the fp-lib-table for this layout directory
        write_fp_lib_table(&canonical_layout_dir, fp_libs).with_context(|| {
            format!("Failed to write fp-lib-table for {}", layout_dir.display())
        })?;

        Ok(())
    }

    pub fn write_footprint_library_table(
        layout_dir: &Path,
        schematic: &Schematic,
    ) -> anyhow::Result<()> {
        let fp_libs = footprint_library_dirs(schematic)?;
        write_footprint_library_dirs(layout_dir, &fp_libs)
    }
}

#[cfg(test)]
mod diff_tests {
    use super::*;
    use pcb_sch::{Instance, InstanceRef, ModuleRef, Schematic};
    use serde_json::Value;
    use std::path::PathBuf;

    #[test]
    fn layout_json_netlist_adds_derived_footprint_fpid() -> anyhow::Result<()> {
        let mut schematic = Schematic::new();
        schematic.package_roots.insert(
            "gitlab.com/example/libs/footprints@10.0.3".to_string(),
            PathBuf::from("/tmp/vendor/gitlab.com/example/libs/footprints/10.0.3"),
        );

        let module_ref = ModuleRef::new("/tmp/demo.zen", "<root>");
        let component_ref = InstanceRef::new(module_ref.clone(), vec!["R".into()]);

        let mut component = Instance::component(module_ref);
        component.reference_designator = Some("R1".to_string());
        component.attributes.insert(
            "footprint".into(),
            AttributeValue::String(
                "package://gitlab.com/example/libs/footprints@10.0.3/Resistor_SMD.pretty/R_0603_1608Metric.kicad_mod"
                    .to_string(),
            ),
        );
        component.internal_connectivity = pcb_sch::InternalConnectivity::new(
            true,
            [std::collections::BTreeSet::from([
                "1".to_string(),
                "3".to_string(),
            ])],
        );

        schematic.add_instance(component_ref.clone(), component);

        let json: Value = serde_json::from_str(&utils::layout_json_netlist(&schematic)?)?;
        let instance = &json["instances"][component_ref.to_string()];

        assert_eq!(
            instance["attributes"]["footprint"]["String"],
            "package://gitlab.com/example/libs/footprints@10.0.3/Resistor_SMD.pretty/R_0603_1608Metric.kicad_mod"
        );
        assert_eq!(
            instance["footprint_fpid"],
            "example_libs_footprints_Resistor_SMD@10.0.3:R_0603_1608Metric"
        );
        assert_eq!(
            instance["internal_connectivity"]["duplicate_numbers_are_jumpers"],
            true
        );
        assert_eq!(instance["internal_connectivity"]["groups"][0][0], "1");
        assert_eq!(instance["internal_connectivity"]["groups"][0][1], "3");

        Ok(())
    }
}

/// Build netclass assignments from net impedance properties
fn build_netclass_assignments(
    schematic: &Schematic,
    netclasses: &[NetClass],
) -> HashMap<String, String> {
    const TOLERANCE: f64 = 0.05; // +/-5%

    let mut assignments = HashMap::new();

    for (net_name, net) in &schematic.nets {
        let diff_impedance = net
            .properties
            .get("differential_impedance")
            .and_then(AttributeValue::physical)
            .and_then(|pv| {
                (pv.unit == pcb_sch::PhysicalUnit::Ohms.into())
                    .then(|| pv.nominal.to_f64())
                    .flatten()
            });

        let se_impedance = net
            .properties
            .get("impedance")
            .and_then(AttributeValue::physical)
            .and_then(|pv| {
                (pv.unit == pcb_sch::PhysicalUnit::Ohms.into())
                    .then(|| pv.nominal.to_f64())
                    .flatten()
            });

        if let Some(imp) = diff_impedance {
            if let Some((nc, _)) = netclasses
                .iter()
                .filter_map(|nc| {
                    let target = nc.differential_pair_impedance_ohms()?;
                    let error: f64 = ((imp - target) / target).abs();
                    (error <= TOLERANCE).then_some((nc, error))
                })
                .min_by(|(_, e1), (_, e2)| e1.partial_cmp(e2).unwrap())
            {
                assignments.insert(net_name.clone(), nc.name.clone());
            }
        } else if let Some(imp) = se_impedance
            && let Some((nc, _)) = netclasses
                .iter()
                .filter_map(|nc| {
                    let target = nc.single_ended_impedance_ohms()?;
                    let error: f64 = ((imp - target) / target).abs();
                    (error <= TOLERANCE).then_some((nc, error))
                })
                .min_by(|(_, e1), (_, e2)| e1.partial_cmp(e2).unwrap())
        {
            assignments.insert(net_name.clone(), nc.name.clone());
        }
    }

    assignments
}

fn patch_project_file(
    pro_path: &Path,
    board_config: Option<&BoardConfig>,
    assignments: &HashMap<String, String>,
    layout_name: Option<&str>,
) -> AnyhowResult<()> {
    info!("Updating project settings in {}", pro_path.display());
    kicad_project_patch::patch_kicad_pro(pro_path, board_config, assignments, layout_name)
}

fn patch_pcb_file(
    pcb_path: &Path,
    board_config: Option<&BoardConfig>,
    layout_name: Option<&str>,
    internal_connectivity_by_path: &BTreeMap<String, pcb_sch::InternalConnectivity>,
) -> Result<(), LayoutError> {
    let pcb_content = fs::read_to_string(pcb_path).map_err(|e| {
        LayoutError::StackupPatchingError(format!("Failed to read PCB file: {}", e))
    })?;

    let board = pcb_sexpr::parse(&pcb_content).map_err(|e| {
        LayoutError::StackupPatchingError(format!("Failed to parse PCB file: {}", e))
    })?;

    let patches = build_pcb_patchset(
        &board,
        board_config,
        layout_name,
        internal_connectivity_by_path,
    )?;
    let patched = render_patches(&pcb_content, &patches).map_err(|e| {
        LayoutError::StackupPatchingError(format!(
            "Failed to patch PCB file {}: {}",
            pcb_path.display(),
            e
        ))
    })?;

    info!("Updating PCB settings in {}", pcb_path.display());
    AtomicFile::new(pcb_path, OverwriteBehavior::AllowOverwrite)
        .write(|f| {
            f.write_all(patched.as_bytes())?;
            f.flush()
        })
        .map_err(|e| {
            LayoutError::StackupPatchingError(format!(
                "Failed to write updated PCB file {}: {}",
                pcb_path.display(),
                e
            ))
        })?;
    info!("Successfully updated PCB settings");

    Ok(())
}

fn build_pcb_patchset(
    board: &pcb_sexpr::Sexpr,
    board_config: Option<&BoardConfig>,
    layout_name: Option<&str>,
    internal_connectivity_by_path: &BTreeMap<String, pcb_sch::InternalConnectivity>,
) -> Result<pcb_sexpr::PatchSet, LayoutError> {
    let mut patches = build_title_block_patchset(board)?;
    patches.extend(build_board_properties_patchset(board, layout_name)?);
    patches.extend(build_footprint_internal_connectivity_patchset(
        board,
        internal_connectivity_by_path,
    )?);

    if let Some(stackup) = board_config.and_then(|config| config.stackup.as_ref()) {
        let board_thickness_iu = stackup_thickness_iu(stackup);
        let user_layers = board_config.map_or(4, |config| config.num_user_layers);
        let layers = stackup.generate_layers_expr(user_layers);
        let stackup = stackup.generate_stackup_expr();
        patches.extend(build_stackup_patchset(
            board,
            &layers,
            &stackup,
            board_thickness_iu,
        )?);
    }

    Ok(patches)
}

fn component_internal_connectivity_by_path(
    schematic: &Schematic,
) -> BTreeMap<String, pcb_sch::InternalConnectivity> {
    schematic
        .instances
        .iter()
        .filter(|(_, instance)| instance.kind == InstanceKind::Component)
        .map(|(instance_ref, instance)| {
            (
                instance_ref.instance_path.join("."),
                instance.internal_connectivity.clone(),
            )
        })
        .collect()
}

fn build_footprint_internal_connectivity_patchset(
    board: &pcb_sexpr::Sexpr,
    internal_connectivity_by_path: &BTreeMap<String, pcb_sch::InternalConnectivity>,
) -> Result<pcb_sexpr::PatchSet, LayoutError> {
    let root_items = board.as_list().ok_or_else(|| {
        LayoutError::StackupPatchingError("PCB root is not an S-expression list".to_string())
    })?;
    if root_items.first().and_then(pcb_sexpr::Sexpr::as_sym) != Some("kicad_pcb") {
        return Err(LayoutError::StackupPatchingError(
            "PCB root must start with (kicad_pcb ...)".to_string(),
        ));
    }

    let mut patches = pcb_sexpr::PatchSet::new();
    for item in root_items.iter().skip(1) {
        let Some(footprint) = item.as_list() else {
            continue;
        };
        if footprint.first().and_then(pcb_sexpr::Sexpr::as_sym) != Some("footprint") {
            continue;
        }

        // Managed footprints carry the schematic component path in their "Path"
        // property (written by the lens, which runs before this postprocess).
        let Some(connectivity) = pcb_sexpr::kicad::schematic_properties(footprint)
            .get("Path")
            .and_then(|path| internal_connectivity_by_path.get(path))
        else {
            continue;
        };

        // KiCad 10 writes the boolean on every footprint, so rewrite it in place
        // when present but only insert it when true.
        let duplicate_text = format!(
            "(duplicate_pad_numbers_are_jumpers {})",
            if connectivity.duplicate_numbers_are_jumpers {
                "yes"
            } else {
                "no"
            }
        );
        match direct_child_node(footprint, "duplicate_pad_numbers_are_jumpers") {
            Some(node) => patches.replace_raw(node.span, duplicate_text),
            None if connectivity.duplicate_numbers_are_jumpers => {
                insert_footprint_child(&mut patches, footprint, &duplicate_text);
            }
            None => {}
        }

        // Groups are written only when non-empty, matching KiCad's board writer.
        let groups_text = (!connectivity.groups.is_empty())
            .then(|| format_jumper_pad_groups(&connectivity.groups));
        match (
            direct_child_node(footprint, "jumper_pad_groups"),
            groups_text,
        ) {
            (Some(node), Some(text)) => patches.replace_raw(node.span, text),
            (Some(node), None) => patches.replace_raw(node.span, String::new()),
            (None, Some(text)) => insert_footprint_child(&mut patches, footprint, &text),
            (None, None) => {}
        }
    }

    Ok(patches)
}

fn insert_footprint_child(
    patches: &mut pcb_sexpr::PatchSet,
    footprint: &[pcb_sexpr::Sexpr],
    text: &str,
) {
    let at = footprint_internal_connectivity_insert_at(footprint);
    patches.replace_raw(pcb_sexpr::Span::new(at, at), format!("\n\t\t{text}"));
}

fn direct_child_node<'a>(
    parent: &'a [pcb_sexpr::Sexpr],
    name: &str,
) -> Option<&'a pcb_sexpr::Sexpr> {
    parent.iter().skip(1).find(|item| {
        item.as_list()
            .and_then(|items| items.first())
            .and_then(pcb_sexpr::Sexpr::as_sym)
            == Some(name)
    })
}

fn footprint_internal_connectivity_insert_at(footprint: &[pcb_sexpr::Sexpr]) -> usize {
    let mut insert_at = footprint
        .get(1)
        .map(|node| node.span.end)
        .or_else(|| footprint.first().map(|node| node.span.end))
        .unwrap_or_default();

    for item in footprint.iter().skip(2) {
        let tag = item
            .as_list()
            .and_then(|child| child.first())
            .and_then(pcb_sexpr::Sexpr::as_sym);
        // KiCad's board writer emits the jumper nodes right after these, in this
        // order: attr, stackup, private_layers, net_tie_pad_groups.
        if matches!(
            tag,
            Some("property" | "attr" | "stackup" | "private_layers" | "net_tie_pad_groups")
        ) {
            insert_at = item.span.end;
        }
    }

    insert_at
}

fn format_jumper_pad_groups(groups: &[std::collections::BTreeSet<String>]) -> String {
    let mut group_items = vec![pcb_sexpr::Sexpr::symbol("jumper_pad_groups")];
    for group in groups {
        group_items.push(pcb_sexpr::Sexpr::list(
            group.iter().map(pcb_sexpr::Sexpr::string).collect(),
        ));
    }

    pcb_sexpr::Sexpr::list(group_items).to_string()
}

fn build_board_properties_patchset(
    board: &pcb_sexpr::Sexpr,
    layout_name: Option<&str>,
) -> Result<pcb_sexpr::PatchSet, LayoutError> {
    let root_items = board.as_list().ok_or_else(|| {
        LayoutError::StackupPatchingError("PCB root is not an S-expression list".to_string())
    })?;
    if root_items.first().and_then(pcb_sexpr::Sexpr::as_sym) != Some("kicad_pcb") {
        return Err(LayoutError::StackupPatchingError(
            "PCB root must start with (kicad_pcb ...)".to_string(),
        ));
    }

    let mut patches = pcb_sexpr::PatchSet::new();
    let mut inserted = Vec::new();
    for (name, value) in [
        layout_name.map(|value| ("PCB_NAME", value)),
        Some(("PCB_VERSION", PCB_VERSION_PLACEHOLDER)),
        Some(("PCB_GIT_HASH", PCB_GIT_HASH_PLACEHOLDER)),
    ]
    .into_iter()
    .flatten()
    {
        let property = root_items.iter().find_map(|item| {
            let items = item.as_list()?;
            (items.first().and_then(|item| item.as_sym()) == Some("property")
                && items.get(1).and_then(|item| item.as_str()) == Some(name))
            .then_some(items)
        });

        if let Some(value_node) = property.and_then(|items| items.get(2)) {
            patches.replace_string(value_node.span, value);
        } else {
            inserted.push((name, value));
        }
    }

    if !inserted.is_empty() {
        let insert_at = root_items
            .iter()
            .rev()
            .find_map(|item| {
                let items = item.as_list()?;
                match items.first().and_then(|item| item.as_sym()) {
                    Some("setup" | "layers" | "general") => Some(item.span.end),
                    _ => None,
                }
            })
            .unwrap_or_else(|| board.span.end.saturating_sub(1));
        let text = inserted
            .into_iter()
            .map(|(name, value)| {
                pcb_sexpr::Sexpr::list(vec![
                    pcb_sexpr::Sexpr::symbol("property"),
                    pcb_sexpr::Sexpr::string(name),
                    pcb_sexpr::Sexpr::string(value),
                ])
                .to_string()
            })
            .map(|property| format!("\n{property}"))
            .collect::<String>();
        patches.replace_raw(pcb_sexpr::Span::new(insert_at, insert_at), text);
    }

    Ok(patches)
}

fn build_title_block_patchset(
    board: &pcb_sexpr::Sexpr,
) -> Result<pcb_sexpr::PatchSet, LayoutError> {
    let root_items = board.as_list().ok_or_else(|| {
        LayoutError::StackupPatchingError("PCB root is not an S-expression list".to_string())
    })?;
    if root_items.first().and_then(pcb_sexpr::Sexpr::as_sym) != Some("kicad_pcb") {
        return Err(LayoutError::StackupPatchingError(
            "PCB root must start with (kicad_pcb ...)".to_string(),
        ));
    }

    let mut patches = pcb_sexpr::PatchSet::new();
    let title_expr = pcb_sexpr::Sexpr::list(vec![
        pcb_sexpr::Sexpr::symbol("title"),
        pcb_sexpr::Sexpr::string("${PCB_NAME}"),
    ]);
    let date_expr = pcb_sexpr::Sexpr::list(vec![
        pcb_sexpr::Sexpr::symbol("date"),
        pcb_sexpr::Sexpr::string("${CURRENT_DATE}"),
    ]);
    let rev_expr = pcb_sexpr::Sexpr::list(vec![
        pcb_sexpr::Sexpr::symbol("rev"),
        pcb_sexpr::Sexpr::string("${PCB_VERSION}"),
    ]);

    if let Some(title_block_idx) = pcb_sexpr::find_named_list_index(root_items, "title_block") {
        let title_block_node = root_items.get(title_block_idx).ok_or_else(|| {
            LayoutError::StackupPatchingError("Invalid title_block span in PCB file".to_string())
        })?;
        let mut updated_title_block = title_block_node.clone();
        let title_block_items = updated_title_block.as_list_mut().ok_or_else(|| {
            LayoutError::StackupPatchingError("title_block section is not a list".to_string())
        })?;

        for (name, expr) in [
            ("title", title_expr.clone()),
            ("date", date_expr.clone()),
            ("rev", rev_expr.clone()),
        ] {
            pcb_sexpr::set_or_insert_named_list(title_block_items, name, expr, None);
        }

        patches.replace_raw(title_block_node.span, updated_title_block.to_string());
    } else {
        let title_block = pcb_sexpr::Sexpr::list(vec![
            pcb_sexpr::Sexpr::symbol("title_block"),
            title_expr,
            date_expr,
            rev_expr,
        ]);
        let insert_pos =
            if let Some(layers_idx) = pcb_sexpr::find_named_list_index(root_items, "layers") {
                root_items
                    .get(layers_idx.saturating_sub(1))
                    .map(|node| node.span.end)
                    .unwrap_or(board.span.end.saturating_sub(1))
            } else {
                board.span.end.saturating_sub(1)
            };

        patches.replace_raw(
            pcb_sexpr::Span::new(insert_pos, insert_pos),
            title_block.to_string(),
        );
    }

    Ok(patches)
}

const PCB_IU_PER_MM: f64 = 1_000_000.0;

#[derive(Copy, Clone, Debug, PartialEq, Eq)]
struct PcbIu(i64);

impl PcbIu {
    fn from_mm(mm: f64) -> Option<Self> {
        let scaled = mm * PCB_IU_PER_MM;
        if !scaled.is_finite() || scaled < i64::MIN as f64 || scaled > i64::MAX as f64 {
            return None;
        }

        Some(Self(scaled.round() as i64))
    }

    fn to_kicad_mm_text(self) -> String {
        let sign = if self.0 < 0 { "-" } else { "" };
        let abs = self.0.unsigned_abs();
        let whole = abs / 1_000_000;
        let frac = abs % 1_000_000;

        if frac == 0 {
            return format!("{sign}{whole}");
        }

        let mut frac_text = format!("{frac:06}");
        while frac_text.ends_with('0') {
            frac_text.pop();
        }

        format!("{sign}{whole}.{frac_text}")
    }
}

fn build_stackup_patchset(
    board: &pcb_sexpr::Sexpr,
    layers: &pcb_sexpr::Sexpr,
    stackup: &pcb_sexpr::Sexpr,
    board_thickness_iu: Option<PcbIu>,
) -> Result<pcb_sexpr::PatchSet, LayoutError> {
    let root_items = board.as_list().ok_or_else(|| {
        LayoutError::StackupPatchingError("PCB root is not an S-expression list".to_string())
    })?;
    if root_items.first().and_then(pcb_sexpr::Sexpr::as_sym) != Some("kicad_pcb") {
        return Err(LayoutError::StackupPatchingError(
            "PCB root must start with (kicad_pcb ...)".to_string(),
        ));
    }

    let mut patches = pcb_sexpr::PatchSet::new();

    let layers_idx = pcb_sexpr::find_named_list_index(root_items, "layers").ok_or_else(|| {
        LayoutError::StackupPatchingError("PCB file is missing (layers ...) section".to_string())
    })?;
    let layers_span = root_items
        .get(layers_idx)
        .ok_or_else(|| {
            LayoutError::StackupPatchingError("Invalid layers span in PCB file".to_string())
        })?
        .span;
    patches.replace_raw(layers_span, layers.to_string());
    patches.extend(
        pcb_sexpr::board::build_prune_items_not_in_layers_patchset(board, layers)
            .map_err(LayoutError::StackupPatchingError)?,
    );

    let setup_idx = pcb_sexpr::find_named_list_index(root_items, "setup").ok_or_else(|| {
        LayoutError::StackupPatchingError("PCB file is missing (setup ...) section".to_string())
    })?;
    let setup_node = root_items.get(setup_idx).ok_or_else(|| {
        LayoutError::StackupPatchingError("Invalid setup span in PCB file".to_string())
    })?;
    let setup_items = setup_node.as_list().ok_or_else(|| {
        LayoutError::StackupPatchingError("setup section is not a list".to_string())
    })?;
    if let Some(stackup_idx) = pcb_sexpr::find_named_list_index(setup_items, "stackup") {
        let stackup_span = setup_items
            .get(stackup_idx)
            .ok_or_else(|| {
                LayoutError::StackupPatchingError("Invalid stackup span in PCB file".to_string())
            })?
            .span;
        patches.replace_raw(stackup_span, stackup.to_string());
    } else {
        let mut new_setup = setup_node.clone();
        let setup_items = new_setup.as_list_mut().ok_or_else(|| {
            LayoutError::StackupPatchingError("setup section is not a list".to_string())
        })?;
        pcb_sexpr::set_or_insert_named_list(setup_items, "stackup", stackup.clone(), None);
        patches.replace_raw(setup_node.span, new_setup.to_string());
    }

    if let Some(board_thickness_iu) = board_thickness_iu {
        let general_idx =
            pcb_sexpr::find_named_list_index(root_items, "general").ok_or_else(|| {
                LayoutError::StackupPatchingError(
                    "PCB file is missing (general ...) section".to_string(),
                )
            })?;
        let general_node = root_items.get(general_idx).ok_or_else(|| {
            LayoutError::StackupPatchingError("Invalid general span in PCB file".to_string())
        })?;
        let general_items = general_node.as_list().ok_or_else(|| {
            LayoutError::StackupPatchingError("general section is not a list".to_string())
        })?;

        let thickness = pcb_sexpr::Sexpr::list(vec![
            pcb_sexpr::Sexpr::symbol("thickness"),
            pcb_sexpr::Sexpr::symbol(board_thickness_iu.to_kicad_mm_text()),
        ]);

        if let Some(thickness_idx) = pcb_sexpr::find_named_list_index(general_items, "thickness") {
            let thickness_span = general_items
                .get(thickness_idx)
                .ok_or_else(|| {
                    LayoutError::StackupPatchingError(
                        "Invalid thickness span in PCB file".to_string(),
                    )
                })?
                .span;
            patches.replace_raw(thickness_span, thickness.to_string());
        } else {
            let mut new_general = general_node.clone();
            let general_items = new_general.as_list_mut().ok_or_else(|| {
                LayoutError::StackupPatchingError("general section is not a list".to_string())
            })?;
            general_items.insert(1, thickness);
            patches.replace_raw(general_node.span, new_general.to_string());
        }
    }

    Ok(patches)
}

fn stackup_thickness_iu(stackup: &Stackup) -> Option<PcbIu> {
    stackup.kicad_board_thickness().and_then(PcbIu::from_mm)
}

#[cfg(test)]
mod tests {
    use super::{
        PCB_GIT_HASH_PLACEHOLDER, PCB_VERSION_PLACEHOLDER, PcbIu, build_board_properties_patchset,
        build_footprint_internal_connectivity_patchset, build_stackup_patchset,
        build_title_block_patchset, stackup_thickness_iu,
    };
    use pcb_zen_core::lang::stackup::{CopperRole, DielectricForm, Layer, Stackup};
    use std::collections::{BTreeMap, BTreeSet};

    #[test]
    fn stackup_thickness_iu_rounds_like_kicad() {
        let stackup = Stackup {
            materials: None,
            silk_screen_color: None,
            solder_mask_color: None,
            layers: Some(vec![
                Layer::Copper {
                    thickness: 0.0150004,
                    role: CopperRole::Signal,
                },
                Layer::Dielectric {
                    thickness: 1.5750005,
                    material: "FR4".to_string(),
                    form: DielectricForm::Core,
                },
                Layer::Copper {
                    thickness: 0.0150004,
                    role: CopperRole::Signal,
                },
            ]),
            copper_finish: None,
        };

        // Core is 15000.4 + 1575000.5 + 15000.4 -> 1_605_001 IU after per-layer rounding,
        // plus fixed 2 * 0.01 mm solder mask = 20_000 IU.
        assert_eq!(stackup_thickness_iu(&stackup), Some(PcbIu(1_625_001)));
    }

    #[test]
    fn format_pcb_internal_units_matches_kicad_style() {
        assert_eq!(PcbIu(1_606_200).to_kicad_mm_text(), "1.6062");
        assert_eq!(PcbIu(1_600_000).to_kicad_mm_text(), "1.6");
        assert_eq!(PcbIu(2_000_000).to_kicad_mm_text(), "2");
        assert_eq!(PcbIu(-1_234_568).to_kicad_mm_text(), "-1.234568");
    }

    #[test]
    fn build_board_properties_patchset_sets_release_placeholders() {
        let input = r#"(kicad_pcb
	(version 20240101)
	(general (thickness 1.6))
	(layers (0 "F.Cu" signal) (2 "B.Cu" signal))
	(setup)
)"#;

        let board = pcb_sexpr::parse(input).unwrap();
        let patches = build_board_properties_patchset(&board, Some("DemoBoard")).unwrap();
        let mut out = Vec::new();
        patches.write_to(input, &mut out).unwrap();
        let out = String::from_utf8(out).unwrap();
        let out = pcb_sexpr::formatter::prettify(&out, pcb_sexpr::formatter::FormatMode::Normal);

        assert!(out.contains(r#"(property "PCB_NAME" "DemoBoard")"#));
        assert!(out.contains(&format!(
            r#"(property "PCB_VERSION" "{PCB_VERSION_PLACEHOLDER}")"#
        )));
        assert!(out.contains(&format!(
            r#"(property "PCB_GIT_HASH" "{PCB_GIT_HASH_PLACEHOLDER}")"#
        )));
    }

    #[test]
    fn build_footprint_internal_connectivity_patchset_applies_jumper_metadata() {
        let input = r#"(kicad_pcb
	(footprint "Lib:JP"
		(layer "F.Cu")
		(property "Path" "J1")
		(path "/old")
		(attr smd)
		(duplicate_pad_numbers_are_jumpers no)
		(jumper_pad_groups
			("8" "9")
		)
		(pad "1" smd rect (at 0 0) (size 1 1) (layers "F.Cu"))
	)
)"#;

        let board = pcb_sexpr::parse(input).unwrap();
        let connectivity = BTreeMap::from([(
            "J1".to_string(),
            pcb_sch::InternalConnectivity::new(
                true,
                [BTreeSet::from(["1".to_string(), "3".to_string()])],
            ),
        )]);
        let patches =
            build_footprint_internal_connectivity_patchset(&board, &connectivity).unwrap();
        let mut out = Vec::new();
        patches.write_to(input, &mut out).unwrap();
        let out = String::from_utf8(out).unwrap();

        assert!(out.contains("(duplicate_pad_numbers_are_jumpers yes)"));
        assert!(out.contains("(jumper_pad_groups"));
        assert!(out.contains(r#"("1" "3")"#));
        assert!(!out.contains(r#"("8" "9")"#));
    }

    #[test]
    fn build_footprint_internal_connectivity_patchset_clears_stale_jumper_groups() {
        let input = r#"(kicad_pcb
	(footprint "Lib:JP"
		(layer "F.Cu")
		(property "Path" "J1")
		(path "/old")
		(duplicate_pad_numbers_are_jumpers yes)
		(jumper_pad_groups
			("1" "3")
		)
		(pad "1" smd rect (at 0 0) (size 1 1) (layers "F.Cu"))
	)
)"#;

        let board = pcb_sexpr::parse(input).unwrap();
        let connectivity =
            BTreeMap::from([("J1".to_string(), pcb_sch::InternalConnectivity::default())]);
        let patches =
            build_footprint_internal_connectivity_patchset(&board, &connectivity).unwrap();
        let mut out = Vec::new();
        patches.write_to(input, &mut out).unwrap();
        let out = String::from_utf8(out).unwrap();

        assert!(out.contains("(duplicate_pad_numbers_are_jumpers no)"));
        assert!(!out.contains("(jumper_pad_groups"));
    }

    #[test]
    fn build_footprint_internal_connectivity_patchset_leaves_default_empty_metadata_absent() {
        let input = r#"(kicad_pcb
	(footprint "Lib:JP"
		(layer "F.Cu")
		(property "Path" "J1")
		(path "/old")
		(pad "1" smd rect (at 0 0) (size 1 1) (layers "F.Cu"))
	)
)"#;

        let board = pcb_sexpr::parse(input).unwrap();
        let connectivity =
            BTreeMap::from([("J1".to_string(), pcb_sch::InternalConnectivity::default())]);
        let patches =
            build_footprint_internal_connectivity_patchset(&board, &connectivity).unwrap();

        assert!(patches.is_empty());
    }

    #[test]
    fn build_stackup_patchset_preserves_unrelated_numeric_lexemes() {
        let input = r#"(kicad_pcb
	(version 20240101)
	(generator "pcbnew")
	(general
		(thickness 1.7062)
		(legacy_teardrops no)
	)
	(layers
		(0 "F.Cu" signal)
		(2 "B.Cu" signal)
	)
	(setup
		(stackup (old yes))
		(pcbplotparams
			(dashed_line_dash_ratio 12.000000)
			(dashed_line_gap_ratio 3.000000)
			(hpglpendiameter 15.000000)
		)
	)
)"#;

        let board = pcb_sexpr::parse(input).unwrap();
        let layers = pcb_sexpr::parse(r#"(layers (0 "F.Cu" signal) (2 "B.Cu" signal))"#).unwrap();
        let stackup = pcb_sexpr::parse(
            r#"(stackup
                (layer "F.Mask" (type "Top Solder Mask") (thickness 0.01))
                (layer "F.Cu" (type "copper") (thickness 0.035))
                (layer "dielectric 1" (type "core") (thickness 1.5312) (material "FR4"))
                (layer "B.Cu" (type "copper") (thickness 0.02))
                (layer "B.Mask" (type "Bottom Solder Mask") (thickness 0.01))
            )"#,
        )
        .unwrap();

        let patches =
            build_stackup_patchset(&board, &layers, &stackup, Some(PcbIu(1_606_200))).unwrap();
        let mut out = Vec::new();
        patches.write_to(input, &mut out).unwrap();
        let out = String::from_utf8(out).unwrap();

        assert!(out.contains("(dashed_line_dash_ratio 12.000000)"));
        assert!(out.contains("(dashed_line_gap_ratio 3.000000)"));
        assert!(out.contains("(hpglpendiameter 15.000000)"));
        assert!(out.contains("(thickness 1.6062)"));
    }

    #[test]
    fn build_stackup_patchset_removes_items_on_removed_layers() {
        let input = r#"(kicad_pcb
	(version 20240101)
	(generator "pcbnew")
	(general (thickness 1.6))
	(layers
		(0 "F.Cu" signal)
		(1 "In1.Cu" signal)
		(31 "B.Cu" signal)
	)
	(setup (stackup (old yes)))
	(segment
		(start 0 0) (end 1 1) (width 0.2) (layer "In1.Cu") (net 1)
		(uuid "removed-inner-segment")
	)
	(segment
		(start 0 0) (end 1 1) (width 0.2) (layer "F.Cu") (net 1)
		(uuid "keep-front-segment")
	)
)"#;

        let board = pcb_sexpr::parse(input).unwrap();
        let layers = pcb_sexpr::parse(
            r#"(layers
                (0 "F.Cu" signal)
                (2 "B.Cu" signal)
                (39 "User.1" user)
            )"#,
        )
        .unwrap();
        let stackup = pcb_sexpr::parse(r#"(stackup (layer "F.Cu") (layer "B.Cu"))"#).unwrap();

        let patches = build_stackup_patchset(&board, &layers, &stackup, None).unwrap();
        let mut out = Vec::new();
        patches.write_to(input, &mut out).unwrap();
        let out = String::from_utf8(out).unwrap();

        assert!(!out.contains(r#"(uuid "removed-inner-segment")"#));
        assert!(out.contains(r#"(uuid "keep-front-segment")"#));
    }

    #[test]
    fn build_title_block_patchset_replaces_existing_title_block() {
        let input = r#"(kicad_pcb
	(version 20240101)
	(general (thickness 1.6))
	(paper "A4")
	(title_block
		(title "Old")
		(date "2020-01-01")
		(rev "A")
		(company "Acme Corp")
	)
	(layers (0 "F.Cu" signal) (2 "B.Cu" signal))
	(setup)
)"#;

        let board = pcb_sexpr::parse(input).unwrap();
        let patches = build_title_block_patchset(&board).unwrap();
        let mut out = Vec::new();
        patches.write_to(input, &mut out).unwrap();
        let out = String::from_utf8(out).unwrap();
        let out = pcb_sexpr::formatter::prettify(&out, pcb_sexpr::formatter::FormatMode::Normal);

        assert!(out.contains(r#"(title "${PCB_NAME}")"#));
        assert!(out.contains(r#"(date "${CURRENT_DATE}")"#));
        assert!(out.contains(r#"(rev "${PCB_VERSION}")"#));
        assert!(out.contains(r#"(company "Acme Corp")"#));
    }

    #[test]
    fn build_title_block_patchset_inserts_when_missing() {
        let input = r#"(kicad_pcb
	(version 20240101)
	(general (thickness 1.6))
	(paper "A4")
	(layers (0 "F.Cu" signal) (2 "B.Cu" signal))
	(setup)
)"#;

        let board = pcb_sexpr::parse(input).unwrap();
        let patches = build_title_block_patchset(&board).unwrap();
        let mut out = Vec::new();
        patches.write_to(input, &mut out).unwrap();
        let out = String::from_utf8(out).unwrap();
        let out = pcb_sexpr::formatter::prettify(&out, pcb_sexpr::formatter::FormatMode::Normal);

        assert!(out.contains("(title_block"));
        assert!(out.contains(r#"(title "${PCB_NAME}")"#));
    }
}
