module signext(input logic [31:0] a,
					output logic [63:0] y);
					
always
	begin
		if (a[31:21] == 11'b111_1100_0010 || a[31:21] == 11'b111_1100_0000)
				y[8:0] = a[20:12];
				y[63:8] = {55{a[20]}};
		else if (a[31:21] == 11'b101_1010_0???)
				y[18:0] = a[23:5];
				y[63:19] = {44{a[23]}};
		else y = 0;
	end
endmodule 