<html>
<head><meta charset="utf-8"><title>[isabelle] Call for papers: CFV&#x27;09, deadline April 22 · Archive Mirror: Isabelle Users Mailing List · Zulip Chat Archive</title></head>
<h2>Stream: <a href="http://isabelle.systems/zulip-archive/stream/336180-Archive-Mirror.3A-Isabelle-Users-Mailing-List/index.html">Archive Mirror: Isabelle Users Mailing List</a></h2>
<h3>Topic: <a href="http://isabelle.systems/zulip-archive/stream/336180-Archive-Mirror.3A-Isabelle-Users-Mailing-List/topic/.5Bisabelle.5D.20Call.20for.20papers.3A.20CFV.2709.2C.20deadline.20April.2022.html">[isabelle] Call for papers: CFV&#x27;09, deadline April 22</a></h3>

<hr>

<base href="https://isabelle.zulipchat.com/">

<head><link href="http://isabelle.systems/zulip-archive/style.css" rel="stylesheet"></head>

<a name="294071917"></a>
<h4><a href="https://isabelle.zulipchat.com/#narrow/stream/336180-Archive%20Mirror%3A%20Isabelle%20Users%20Mailing%20List/topic/%5Bisabelle%5D%20Call%20for%20papers%3A%20CFV%2709%2C%20deadline%20April%2022/near/294071917" class="zl"><img src="http://isabelle.systems/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Email Gateway <a href="http://isabelle.systems/zulip-archive/stream/336180-Archive-Mirror.3A-Isabelle-Users-Mailing-List/topic/.5Bisabelle.5D.20Call.20for.20papers.3A.20CFV.2709.2C.20deadline.20April.2022.html#294071917">(Aug 18 2022 at 12:58)</a>:</h4>
<p>From: Miroslav Velev &lt;<a href="mailto:mvelev@gmail.com">mvelev@gmail.com</a>&gt;<br>
Call for Papers</p>
<p>CFV'09:  Sixth International Workshop on Constraints in Formal<br>
Verification</p>
<p>Grenoble, France, June 25, 2009.<br>
A satellite event of the 21st International Conference on<br>
Computer Aided Verification (CAV'09)</p>
<p>CFV'09 web site: <a href="http://www.miroslav-velev.com/cfv09.html">http://www.miroslav-velev.com/cfv09.html</a></p>
<p>Abstract submission deadline:  April 15<br>
Paper submission deadline:  April 22</p>
<p>Overview</p>
<hr>
<p>Formal verification is of crucial significance in the development of<br>
hardware and software systems. In the last few years, tremendous<br>
progress was made in both the speed and capacity of constraint<br>
technology. Most notably, SAT solvers have become orders of magnitude<br>
faster and capable of handling problems that are orders of magnitude<br>
bigger, thus enabling the formal verification of more complex computer<br>
systems. As a result, the formal verification of hardware and software<br>
has become a promising area for research and industrial applications.<br>
The main goals of the Constraints in Formal Verification workshop are<br>
to bring together researchers from the CSP/SAT and the formal<br>
verification communities, to describe new applications of constraint<br>
technology to formal verification, to disseminate new challenging<br>
problem instances, and to propose new dedicated algorithms for hard<br>
formal verification problems.<br>
This workshop will be of interest to researchers from both academia<br>
and industry, working on constraints or on formal verification and<br>
interested in the application of constraints to formal verification.</p>
<p>Scope</p>
<hr>
<p>The scope of the workshop includes topics related to the application<br>
of constraint technology to formal verification, namely:</p>
<ul>
<li>application of constraint solvers to hardware verification;</li>
<li>application of constraint solvers to software verification;</li>
<li>dedicated solvers for formal verification problems;</li>
<li>challenging formal verification problems.</li>
</ul>
<p>Delivery</p>
<hr>
<p>The workshop is scheduled for June 25, 2009. It will be<br>
structured to allow ample time for discussion and demonstration of new<br>
tools and new problem instances.</p>
<p>Submissions</p>
<hr>
<p>Submissions should be in the LNCS format and in one of the following types:</p>
<ul>
<li>a regular paper of up to 15 pages;</li>
<li>a short paper of up to 4 pages, describing an industrial experience.<br>
Workshop papers should be submitted electronically in pdf format.<br>
Papers should be formatted using the Lecture Notes in Computer Science<br>
(LNCS) style.<br>
Paper submissions should be e-mailed to the workshop chairs at:<br>
<a href="mailto:mvelev@gmail.com">mvelev@gmail.com</a></li>
</ul>
<p>Important Dates</p>
<hr>
<p>The important dates for the workshop are as follows:</p>
<ul>
<li>abstract submission deadline:  April 15</li>
<li>paper submission deadline:  April 22</li>
<li>notification of acceptance:  May 10</li>
<li>camera-ready version deadline:  May 31</li>
<li>workshop date:  June 25</li>
</ul>
<p>Invited Speakers</p>
<hr>
<p>Bernd Becker, University of Freiburg, Germany<br>
Talk title: SAT and SMT Solving in a Multi-Core Environment</p>
<p>Workshop Chair</p>
<hr>
<p>Miroslav Velev, Aries Design Automation, U.S.A.<br>
Masahiro Fujita, University of Tokyo, Japan</p>
<p>Program Committee</p>
<hr>
<p>Jay Bhadra, Freescale, U.S.A.<br>
Sérgio Vale Aguiar Campos, Universidade Federal de Minas Gerais, Brazil<br>
Maciej Ciesielski, University of Massachusetts, U.S.A.<br>
Goerschwin Fey, University of Bremen, Germany<br>
Alex D. Groce, NASA-JPL, U.S.A.<br>
Michael Hsiao, Virginia Tech, U.S.A.<br>
Chung-Yang (Ric) Huang, National Taiwan University, Taiwan<br>
John Franco, University of Cincinnati, U.S.A.<br>
Priyank Kalla, University of Utah, U.S.A.<br>
Shin-ichi Minato, Hokkaido University, Japan<br>
Steve Prestwich, University College Cork, Ireland<br>
Andreas Veneris, University of Toronto, Canada</p>



<hr><p>Last updated: Feb 22 2026 at 20:30 UTC</p>
</html>