verilog xil_defaultlib  \
"../../HDL_Gen/DVBS/alphaScramble.v" \
"../../HDL_Gen/DVBS/SinDataIn.v" \
"../../vivado/vivado.ip_user_files/bd/top/ip/top_alphaScramble_0_0/sim/top_alphaScramble_0_0.v" \
"../../vivado/vivado.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" \
"../../vivado/vivado.ip_user_files/bd/top/sim/top.v" \
"../../vivado/vivado.ip_user_files/bd/top/ip/top_SinDataIn_0_0/sim/top_SinDataIn_0_0.v" \
"../../vivado/vivado.ip_user_files/bd/top/ip/top_sim_clk_gen_0_0/sim/top_sim_clk_gen_0_0.v" \
"../../vivado/vivado.gen/sources_1/bd/top/hdl/top_wrapper.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
