#-----------------------------------------------------------
# PlanAhead v12.4
# Build 108585 by hdbuild on Tue Nov  9 17:32:56 MST 2010
# Start of session at: Sat Jun 23 00:16:58 2012
# Process ID: 2680
# Log file: D:/9721108/fp/planAhead_run_1/planAhead.log
# Journal file: D:/9721108/fp/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui -source D:/9721108/fp/pa.fromHdl.tcl
# create_project -name fp -dir "D:/9721108/fp/planAhead_run_1" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property top fp $srcset
# set_param project.paUcfFile  "fp.ucf"
# set hdlfile [add_files [list {fp.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# add_files "fp.ucf" -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
startgroup
set_property loc PAD153 [get_ports clk]
set_property is_fixed true  [get_ports clk]
endgroup
save_design
exit
