GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\project\gaowinwork\shizhong_demo\src\counter.v'
Analyzing Verilog file 'D:\project\gaowinwork\shizhong_demo\src\freq_div.v'
Analyzing Verilog file 'D:\project\gaowinwork\shizhong_demo\src\key_db.v'
Analyzing Verilog file 'D:\project\gaowinwork\shizhong_demo\src\shift_reg.v'
Analyzing Verilog file 'D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v'
Undeclared symbol 'key_flag_pause', assumed default net type 'wire'("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":66)
Undeclared symbol 'key_flag_1', assumed default net type 'wire'("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":119)
Undeclared symbol 'key_flag_2', assumed default net type 'wire'("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":120)
Undeclared symbol 'key_flag_3', assumed default net type 'wire'("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":121)
Compiling module 'shizhong_demo'("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":1)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 4("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":20)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 4("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":22)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 4("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":24)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 4("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":35)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 4("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":37)
Compiling module 'freq_div(DIV_RATE_2N=27000000)'("D:\project\gaowinwork\shizhong_demo\src\freq_div.v":1)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("D:\project\gaowinwork\shizhong_demo\src\freq_div.v":19)
Compiling module 'freq_div(DIV_RATE_2N=27000)'("D:\project\gaowinwork\shizhong_demo\src\freq_div.v":1)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 15("D:\project\gaowinwork\shizhong_demo\src\freq_div.v":19)
WARN  (EX3771) : Module instantiation should have an instance name("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":66)
Compiling module 'key_db'("D:\project\gaowinwork\shizhong_demo\src\key_db.v":2)
Compiling module 'freq_div(DIV_RATE_2N=270000)'("D:\project\gaowinwork\shizhong_demo\src\freq_div.v":1)
WARN  (EX3791) : Expression size 20 truncated to fit in target size 19("D:\project\gaowinwork\shizhong_demo\src\freq_div.v":19)
WARN  (EX2428) : Cannot index into scalar type parameter/localparam 'RST_VALUE'("D:\project\gaowinwork\shizhong_demo\src\key_db.v":31)
Compiling module 'shift_reg(WIDTH=3,INIT_VALUE=3'b000)'("D:\project\gaowinwork\shizhong_demo\src\shift_reg.v":3)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\project\gaowinwork\shizhong_demo\src\shift_reg.v":19)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\project\gaowinwork\shizhong_demo\src\shift_reg.v":21)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\project\gaowinwork\shizhong_demo\src\shift_reg.v":25)
Compiling module 'counter(WIDTH=6,DATA_MAX=59)'("D:\project\gaowinwork\shizhong_demo\src\counter.v":2)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\project\gaowinwork\shizhong_demo\src\counter.v":18)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\project\gaowinwork\shizhong_demo\src\counter.v":19)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\project\gaowinwork\shizhong_demo\src\counter.v":22)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("D:\project\gaowinwork\shizhong_demo\src\counter.v":23)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\project\gaowinwork\shizhong_demo\src\counter.v":23)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\project\gaowinwork\shizhong_demo\src\counter.v":25)
WARN  (EX2629) : Delay control is not supported for synthesis("D:\project\gaowinwork\shizhong_demo\src\counter.v":26)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 6 for port 'count_o'("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":90)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 6 for port 'count_o'("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":102)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 6 for port 'count_o'("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":115)
WARN  (EX3771) : Module instantiation should have an instance name("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":119)
WARN  (EX3771) : Module instantiation should have an instance name("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":120)
WARN  (EX3771) : Module instantiation should have an instance name("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":121)
WARN  (EX3779) : 'cnt_shuma_flag' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":157)
WARN  (EX3779) : 'cnt_shuma_flag' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":157)
WARN  (EX3779) : 'shuju0' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":161)
WARN  (EX3779) : 'shuju1' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":165)
WARN  (EX3779) : 'shuju2' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":169)
WARN  (EX3779) : 'shuju3' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":173)
WARN  (EX3779) : 'cnt_shuma_flag' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":182)
WARN  (EX3779) : 'cnt_shuma_flag' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":182)
WARN  (EX3779) : 'naoshuju2' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":194)
WARN  (EX3779) : 'naoshuju3' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":198)
WARN  (EX3779) : 'naoshuju4' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":202)
WARN  (EX3779) : 'naoshuju5' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":206)
WARN  (EX2420) : Latch inferred for net 'display_num[3]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":215)
WARN  (EX1998) : Net 'naomin[7]' does not have a driver("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":28)
WARN  (EX1998) : Net 'naohour[7]' does not have a driver("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":29)
WARN  (EX1998) : Net 'adjust_time_fen[7]' does not have a driver("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":124)
WARN  (EX1998) : Net 'adjust_time_shi[7]' does not have a driver("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":125)
WARN  (EX1998) : Net 'adjust_nao_shi[7]' does not have a driver("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":126)
WARN  (EX1998) : Net 'adjust_nao_fen[7]' does not have a driver("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":127)
NOTE  (EX0101) : Current top module is "shizhong_demo"
WARN  (EX0211) : The output port "seg_led[7]" of module "shizhong_demo" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":9)
WARN  (EX0211) : The output port "seg_led[6]" of module "shizhong_demo" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":9)
WARN  (EX0211) : The output port "seg_led[5]" of module "shizhong_demo" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":9)
WARN  (EX0211) : The output port "seg_led[4]" of module "shizhong_demo" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":9)
WARN  (EX0211) : The output port "seg_led[3]" of module "shizhong_demo" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":9)
WARN  (EX0211) : The output port "seg_led[2]" of module "shizhong_demo" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":9)
WARN  (EX0211) : The output port "seg_led[1]" of module "shizhong_demo" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":9)
WARN  (EX0211) : The output port "seg_led[0]" of module "shizhong_demo" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":9)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input key_i_2 is unused("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":5)
WARN  (CV0016) : Input key_i_3 is unused("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":6)
WARN  (CV0016) : Input key_i_pause is unused("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":7)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "counter" instantiated to "counter_i0" is swept in optimizing("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":91)
WARN  (NL0002) : The module "counter" instantiated to "counter_i1" is swept in optimizing("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":103)
WARN  (NL0002) : The module "counter" instantiated to "counter_i2" is swept in optimizing("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":116)
WARN  (NL0002) : The module "freq_div" instantiated to "freq_div_i0" is swept in optimizing("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":54)
WARN  (NL0002) : The module "key_db" instantiated to "i23" is swept in optimizing("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":66)
WARN  (NL0002) : The module "freq_div" instantiated to "freq_div_i" is swept in optimizing("D:\project\gaowinwork\shizhong_demo\src\key_db.v":25)
WARN  (NL0002) : The module "shift_reg" instantiated to "shift_reg_i" is swept in optimizing("D:\project\gaowinwork\shizhong_demo\src\key_db.v":39)
WARN  (NL0002) : The module "key_db" instantiated to "i41" is swept in optimizing("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":120)
WARN  (NL0002) : The module "freq_div" instantiated to "freq_div_i" is swept in optimizing("D:\project\gaowinwork\shizhong_demo\src\key_db.v":25)
WARN  (NL0002) : The module "shift_reg" instantiated to "shift_reg_i" is swept in optimizing("D:\project\gaowinwork\shizhong_demo\src\key_db.v":39)
WARN  (NL0002) : The module "key_db" instantiated to "i42" is swept in optimizing("D:\project\gaowinwork\shizhong_demo\src\shizhong_demo.v":121)
WARN  (NL0002) : The module "freq_div" instantiated to "freq_div_i" is swept in optimizing("D:\project\gaowinwork\shizhong_demo\src\key_db.v":25)
WARN  (NL0002) : The module "shift_reg" instantiated to "shift_reg_i" is swept in optimizing("D:\project\gaowinwork\shizhong_demo\src\key_db.v":39)
[95%] Generate netlist file "D:\project\gaowinwork\shizhong_demo\impl\gwsynthesis\shizhong_demo.vg" completed
[100%] Generate report file "D:\project\gaowinwork\shizhong_demo\impl\gwsynthesis\shizhong_demo_syn.rpt.html" completed
GowinSynthesis finish
