#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5568b2ccd0d0 .scope module, "tb_intg" "tb_intg" 2 144;
 .timescale -3 -9;
v0x5568b2cf4a60_0 .var "clk", 0 0;
v0x5568b2cf4b20_0 .net "g", 0 0, v0x5568b2cf3150_0;  1 drivers
v0x5568b2cf4c30_0 .net "q", 3 0, L_0x5568b2cf6380;  1 drivers
v0x5568b2cf4d20_0 .var "s", 0 0;
v0x5568b2cf4e10_0 .var "set", 0 0;
v0x5568b2cf4f00_0 .var "xx", 0 0;
S_0x5568b2ccda00 .scope module, "mod" "intg" 2 158, 2 115 0, S_0x5568b2ccd0d0;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /OUTPUT 1 "g"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /INPUT 1 "xx"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "set"
L_0x5568b2cf5090 .functor AND 1, L_0x5568b2cf4ff0, v0x5568b2cf4d20_0, C4<1>, C4<1>;
L_0x5568b2cf5240 .functor AND 1, L_0x5568b2cf5150, v0x5568b2cf4f00_0, C4<1>, C4<1>;
L_0x5568b2cf53a0 .functor NOT 1, L_0x5568b2cf6be0, C4<0>, C4<0>, C4<0>;
L_0x5568b2cf5460 .functor AND 1, L_0x5568b2cf5300, L_0x5568b2cf53a0, C4<1>, C4<1>;
L_0x5568b2cf55a0 .functor AND 1, L_0x5568b2cf5460, v0x5568b2cf4f00_0, C4<1>, C4<1>;
L_0x5568b2cf5660 .functor OR 1, L_0x5568b2cf5240, L_0x5568b2cf55a0, C4<0>, C4<0>;
L_0x5568b2cf6860 .functor AND 1, L_0x5568b2cf6580, L_0x5568b2cf6790, C4<1>, C4<1>;
L_0x5568b2cf69e0 .functor AND 1, L_0x5568b2cf6860, L_0x5568b2cf6900, C4<1>, C4<1>;
L_0x5568b2cf6be0 .functor AND 1, L_0x5568b2cf69e0, L_0x5568b2cf6b40, C4<1>, C4<1>;
L_0x5568b2cf7750 .functor AND 1, L_0x5568b2cf6be0, L_0x5568b2cf7d40, C4<1>, C4<1>;
v0x5568b2cf3470_0 .net *"_s1", 0 0, L_0x5568b2cf4ff0;  1 drivers
v0x5568b2cf3570_0 .net *"_s10", 0 0, L_0x5568b2cf53a0;  1 drivers
v0x5568b2cf3650_0 .net *"_s12", 0 0, L_0x5568b2cf5460;  1 drivers
v0x5568b2cf3710_0 .net *"_s14", 0 0, L_0x5568b2cf55a0;  1 drivers
v0x5568b2cf37f0_0 .net *"_s19", 0 0, L_0x5568b2cf6580;  1 drivers
v0x5568b2cf3920_0 .net *"_s21", 0 0, L_0x5568b2cf6790;  1 drivers
v0x5568b2cf3a00_0 .net *"_s22", 0 0, L_0x5568b2cf6860;  1 drivers
v0x5568b2cf3ae0_0 .net *"_s25", 0 0, L_0x5568b2cf6900;  1 drivers
v0x5568b2cf3bc0_0 .net *"_s26", 0 0, L_0x5568b2cf69e0;  1 drivers
v0x5568b2cf3ca0_0 .net *"_s29", 0 0, L_0x5568b2cf6b40;  1 drivers
v0x5568b2cf3d80_0 .net *"_s40", 0 0, L_0x5568b2cf7d40;  1 drivers
v0x5568b2cf3e60_0 .net *"_s5", 0 0, L_0x5568b2cf5150;  1 drivers
v0x5568b2cf3f40_0 .net *"_s6", 0 0, L_0x5568b2cf5240;  1 drivers
v0x5568b2cf4020_0 .net *"_s9", 0 0, L_0x5568b2cf5300;  1 drivers
v0x5568b2cf4100_0 .net "clk", 0 0, v0x5568b2cf4a60_0;  1 drivers
v0x5568b2cf41a0_0 .net "d", 0 0, L_0x5568b2cf7750;  1 drivers
v0x5568b2cf4240_0 .net "en", 0 0, L_0x5568b2cf5660;  1 drivers
v0x5568b2cf4420_0 .net "g", 0 0, v0x5568b2cf3150_0;  alias, 1 drivers
v0x5568b2cf44f0_0 .net "q", 3 0, L_0x5568b2cf6380;  alias, 1 drivers
v0x5568b2cf45c0_0 .net "rst", 0 0, L_0x5568b2cf5090;  1 drivers
v0x5568b2cf4660_0 .net "s", 0 0, v0x5568b2cf4d20_0;  1 drivers
v0x5568b2cf4730_0 .net "set", 0 0, v0x5568b2cf4e10_0;  1 drivers
v0x5568b2cf47d0_0 .net "t", 2 0, L_0x5568b2cf7aa0;  1 drivers
v0x5568b2cf4870_0 .net "xx", 0 0, v0x5568b2cf4f00_0;  1 drivers
v0x5568b2cf4910_0 .net "zz", 0 0, L_0x5568b2cf6be0;  1 drivers
L_0x5568b2cf4ff0 .part L_0x5568b2cf7aa0, 0, 1;
L_0x5568b2cf5150 .part L_0x5568b2cf7aa0, 1, 1;
L_0x5568b2cf5300 .part L_0x5568b2cf7aa0, 2, 1;
L_0x5568b2cf6580 .part L_0x5568b2cf6380, 0, 1;
L_0x5568b2cf6790 .part L_0x5568b2cf6380, 1, 1;
L_0x5568b2cf6900 .part L_0x5568b2cf6380, 2, 1;
L_0x5568b2cf6b40 .part L_0x5568b2cf6380, 3, 1;
L_0x5568b2cf7aa0 .concat8 [ 1 1 1 0], v0x5568b2cf0960_0, v0x5568b2cf1100_0, v0x5568b2cf1830_0;
L_0x5568b2cf7d40 .part L_0x5568b2cf7aa0, 2, 1;
S_0x5568b2cc7d60 .scope module, "ctr" "counter4bit" 2 133, 2 49 0, S_0x5568b2ccda00;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "en"
L_0x5568b2cf5850 .functor AND 1, L_0x5568b2cf58c0, L_0x5568b2cf5a40, C4<1>, C4<1>;
L_0x5568b2cf5ca0 .functor AND 1, L_0x5568b2cf5d60, L_0x5568b2cf5e50, C4<1>, C4<1>;
L_0x5568b2cf5fd0 .functor AND 1, v0x5568b2cf4a60_0, L_0x5568b2cf5660, C4<1>, C4<1>;
v0x5568b2cef640_0 .net *"_s12", 0 0, L_0x5568b2cf58c0;  1 drivers
v0x5568b2cef740_0 .net *"_s14", 0 0, L_0x5568b2cf5a40;  1 drivers
v0x5568b2cef820_0 .net *"_s16", 0 0, L_0x5568b2cf5ca0;  1 drivers
L_0x7f7216d89018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5568b2cef8e0_0 .net/2u *"_s2", 0 0, L_0x7f7216d89018;  1 drivers
v0x5568b2cef9c0_0 .net *"_s20", 0 0, L_0x5568b2cf5d60;  1 drivers
v0x5568b2cefaf0_0 .net *"_s22", 0 0, L_0x5568b2cf5e50;  1 drivers
v0x5568b2cefbd0_0 .net *"_s7", 0 0, L_0x5568b2cf57b0;  1 drivers
v0x5568b2cefcb0_0 .net *"_s9", 0 0, L_0x5568b2cf5850;  1 drivers
v0x5568b2cefd90_0 .net "clk", 0 0, L_0x5568b2cf5fd0;  1 drivers
v0x5568b2cefe30_0 .net "clock", 0 0, v0x5568b2cf4a60_0;  alias, 1 drivers
v0x5568b2cefef0_0 .net "en", 0 0, L_0x5568b2cf5660;  alias, 1 drivers
v0x5568b2ceffb0_0 .net "q", 3 0, L_0x5568b2cf6380;  alias, 1 drivers
v0x5568b2cf0090_0 .net "rst", 0 0, L_0x5568b2cf5090;  alias, 1 drivers
v0x5568b2cf01c0_0 .net "t", 3 0, L_0x5568b2cf5ae0;  1 drivers
L_0x5568b2cf57b0 .part L_0x5568b2cf6380, 0, 1;
L_0x5568b2cf58c0 .part L_0x5568b2cf6380, 1, 1;
L_0x5568b2cf5a40 .part L_0x5568b2cf6380, 0, 1;
L_0x5568b2cf5ae0 .concat8 [ 1 1 1 1], L_0x7f7216d89018, L_0x5568b2cf57b0, L_0x5568b2cf5850, L_0x5568b2cf5ca0;
L_0x5568b2cf5d60 .part L_0x5568b2cf6380, 2, 1;
L_0x5568b2cf5e50 .part L_0x5568b2cf5ae0, 2, 1;
L_0x5568b2cf6150 .part L_0x5568b2cf5ae0, 0, 1;
L_0x5568b2cf61f0 .part L_0x5568b2cf5ae0, 1, 1;
L_0x5568b2cf62e0 .part L_0x5568b2cf5ae0, 2, 1;
L_0x5568b2cf6380 .concat8 [ 1 1 1 1], v0x5568b2cc37f0_0, v0x5568b2cee760_0, v0x5568b2ceed90_0, v0x5568b2cef360_0;
L_0x5568b2cf64b0 .part L_0x5568b2cf5ae0, 3, 1;
S_0x5568b2cbd460 .scope module, "ff1" "tff" 2 64, 2 28 0, S_0x5568b2cc7d60;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x5568b2cc4a10_0 .net "clk", 0 0, L_0x5568b2cf5fd0;  alias, 1 drivers
v0x5568b2cc37f0_0 .var "q", 0 0;
v0x5568b2cee280_0 .net "reset", 0 0, L_0x5568b2cf5090;  alias, 1 drivers
v0x5568b2cee320_0 .net "t", 0 0, L_0x5568b2cf6150;  1 drivers
E_0x5568b2ca1140 .event posedge, v0x5568b2cc4a10_0;
S_0x5568b2cee460 .scope module, "ff2" "tff" 2 65, 2 28 0, S_0x5568b2cc7d60;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x5568b2cee6c0_0 .net "clk", 0 0, L_0x5568b2cf5fd0;  alias, 1 drivers
v0x5568b2cee760_0 .var "q", 0 0;
v0x5568b2cee800_0 .net "reset", 0 0, L_0x5568b2cf5090;  alias, 1 drivers
v0x5568b2cee900_0 .net "t", 0 0, L_0x5568b2cf61f0;  1 drivers
S_0x5568b2ceea30 .scope module, "ff3" "tff" 2 66, 2 28 0, S_0x5568b2cc7d60;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x5568b2ceeca0_0 .net "clk", 0 0, L_0x5568b2cf5fd0;  alias, 1 drivers
v0x5568b2ceed90_0 .var "q", 0 0;
v0x5568b2ceee50_0 .net "reset", 0 0, L_0x5568b2cf5090;  alias, 1 drivers
v0x5568b2ceef40_0 .net "t", 0 0, L_0x5568b2cf62e0;  1 drivers
S_0x5568b2cef060 .scope module, "ff4" "tff" 2 67, 2 28 0, S_0x5568b2cc7d60;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x5568b2cef2a0_0 .net "clk", 0 0, L_0x5568b2cf5fd0;  alias, 1 drivers
v0x5568b2cef360_0 .var "q", 0 0;
v0x5568b2cef420_0 .net "reset", 0 0, L_0x5568b2cf5090;  alias, 1 drivers
v0x5568b2cef4f0_0 .net "t", 0 0, L_0x5568b2cf64b0;  1 drivers
S_0x5568b2cf0320 .scope module, "ctrl" "ctrlLogic" 2 136, 2 72 0, S_0x5568b2ccda00;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "t0"
    .port_info 1 /OUTPUT 1 "t1"
    .port_info 2 /OUTPUT 1 "t2"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "s"
    .port_info 5 /INPUT 1 "z"
    .port_info 6 /INPUT 1 "x"
    .port_info 7 /INPUT 1 "set"
L_0x5568b2cf6cf0 .functor NOT 1, v0x5568b2cf4d20_0, C4<0>, C4<0>, C4<0>;
L_0x5568b2cf6d60 .functor NOT 1, L_0x5568b2cf6be0, C4<0>, C4<0>, C4<0>;
L_0x5568b2cf6e60 .functor NOT 1, v0x5568b2cf4f00_0, C4<0>, C4<0>, C4<0>;
L_0x5568b2cf6ed0 .functor AND 1, v0x5568b2cf0960_0, L_0x5568b2cf6cf0, C4<1>, C4<1>;
L_0x5568b2cf6f70 .functor AND 1, v0x5568b2cf1830_0, L_0x5568b2cf6be0, C4<1>, C4<1>;
L_0x5568b2cf7030 .functor OR 1, L_0x5568b2cf6ed0, L_0x5568b2cf6f70, C4<0>, C4<0>;
L_0x5568b2cf71d0 .functor AND 1, v0x5568b2cf0960_0, v0x5568b2cf4d20_0, C4<1>, C4<1>;
L_0x5568b2cf7240 .functor AND 1, v0x5568b2cf1830_0, L_0x5568b2cf6e60, L_0x5568b2cf6d60, C4<1>;
L_0x5568b2cf73a0 .functor AND 1, v0x5568b2cf1100_0, L_0x5568b2cf6e60, C4<1>, C4<1>;
L_0x5568b2cf7460 .functor OR 1, L_0x5568b2cf71d0, L_0x5568b2cf7240, C4<0>, C4<0>;
L_0x5568b2cf75d0 .functor OR 1, L_0x5568b2cf7460, L_0x5568b2cf73a0, C4<0>, C4<0>;
L_0x5568b2cf76e0 .functor AND 1, v0x5568b2cf1100_0, v0x5568b2cf4f00_0, C4<1>, C4<1>;
L_0x5568b2cf77c0 .functor AND 1, v0x5568b2cf1830_0, v0x5568b2cf4f00_0, L_0x5568b2cf6d60, C4<1>;
L_0x5568b2cf78c0 .functor OR 1, L_0x5568b2cf76e0, L_0x5568b2cf77c0, C4<0>, C4<0>;
v0x5568b2cf1b70_0 .net "clk", 0 0, v0x5568b2cf4a60_0;  alias, 1 drivers
v0x5568b2cf1cc0_0 .net "s", 0 0, v0x5568b2cf4d20_0;  alias, 1 drivers
v0x5568b2cf1d80_0 .net "sbar", 0 0, L_0x5568b2cf6cf0;  1 drivers
v0x5568b2cf1e20_0 .net "set", 0 0, v0x5568b2cf4e10_0;  alias, 1 drivers
v0x5568b2cf1ef0_0 .net "t0", 0 0, v0x5568b2cf0960_0;  1 drivers
v0x5568b2cf1f90_0 .net "t0and1", 0 0, L_0x5568b2cf6ed0;  1 drivers
v0x5568b2cf2030_0 .net "t0and2", 0 0, L_0x5568b2cf6f70;  1 drivers
v0x5568b2cf20d0_0 .net "t0or1", 0 0, L_0x5568b2cf7030;  1 drivers
v0x5568b2cf21a0_0 .net "t1", 0 0, v0x5568b2cf1100_0;  1 drivers
v0x5568b2cf2300_0 .net "t1and1", 0 0, L_0x5568b2cf71d0;  1 drivers
v0x5568b2cf23a0_0 .net "t1and2", 0 0, L_0x5568b2cf7240;  1 drivers
v0x5568b2cf2440_0 .net "t1and3", 0 0, L_0x5568b2cf73a0;  1 drivers
v0x5568b2cf2500_0 .net "t1or1", 0 0, L_0x5568b2cf7460;  1 drivers
v0x5568b2cf25c0_0 .net "t1or2", 0 0, L_0x5568b2cf75d0;  1 drivers
v0x5568b2cf2690_0 .net "t2", 0 0, v0x5568b2cf1830_0;  1 drivers
v0x5568b2cf2760_0 .net "t2and1", 0 0, L_0x5568b2cf76e0;  1 drivers
v0x5568b2cf2800_0 .net "t2and2", 0 0, L_0x5568b2cf77c0;  1 drivers
v0x5568b2cf28a0_0 .net "t2or1", 0 0, L_0x5568b2cf78c0;  1 drivers
v0x5568b2cf2970_0 .net "x", 0 0, v0x5568b2cf4f00_0;  alias, 1 drivers
v0x5568b2cf2a10_0 .net "xbar", 0 0, L_0x5568b2cf6e60;  1 drivers
v0x5568b2cf2ad0_0 .net "z", 0 0, L_0x5568b2cf6be0;  alias, 1 drivers
v0x5568b2cf2b90_0 .net "zbar", 0 0, L_0x5568b2cf6d60;  1 drivers
S_0x5568b2cf0590 .scope module, "ff1" "dff" 2 109, 2 3 0, S_0x5568b2cf0320;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "set"
v0x5568b2cf07d0_0 .net "clk", 0 0, v0x5568b2cf4a60_0;  alias, 1 drivers
v0x5568b2cf08c0_0 .net "d", 0 0, L_0x5568b2cf7030;  alias, 1 drivers
v0x5568b2cf0960_0 .var "q", 0 0;
L_0x7f7216d89060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5568b2cf0a30_0 .net "reset", 0 0, L_0x7f7216d89060;  1 drivers
v0x5568b2cf0af0_0 .net "set", 0 0, v0x5568b2cf4e10_0;  alias, 1 drivers
E_0x5568b2ca1580/0 .event edge, v0x5568b2cf0af0_0;
E_0x5568b2ca1580/1 .event posedge, v0x5568b2cefe30_0;
E_0x5568b2ca1580 .event/or E_0x5568b2ca1580/0, E_0x5568b2ca1580/1;
S_0x5568b2cf0ca0 .scope module, "ff2" "dff" 2 110, 2 3 0, S_0x5568b2cf0320;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "set"
v0x5568b2cf0f30_0 .net "clk", 0 0, v0x5568b2cf4a60_0;  alias, 1 drivers
v0x5568b2cf1040_0 .net "d", 0 0, L_0x5568b2cf75d0;  alias, 1 drivers
v0x5568b2cf1100_0 .var "q", 0 0;
L_0x7f7216d890a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5568b2cf11a0_0 .net "reset", 0 0, L_0x7f7216d890a8;  1 drivers
L_0x7f7216d890f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5568b2cf1260_0 .net "set", 0 0, L_0x7f7216d890f0;  1 drivers
E_0x5568b2ca1ba0/0 .event edge, v0x5568b2cf1260_0;
E_0x5568b2ca1ba0/1 .event posedge, v0x5568b2cefe30_0;
E_0x5568b2ca1ba0 .event/or E_0x5568b2ca1ba0/0, E_0x5568b2ca1ba0/1;
S_0x5568b2cf1410 .scope module, "ff3" "dff" 2 111, 2 3 0, S_0x5568b2cf0320;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "set"
v0x5568b2cf16b0_0 .net "clk", 0 0, v0x5568b2cf4a60_0;  alias, 1 drivers
v0x5568b2cf1770_0 .net "d", 0 0, L_0x5568b2cf78c0;  alias, 1 drivers
v0x5568b2cf1830_0 .var "q", 0 0;
L_0x7f7216d89138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5568b2cf1900_0 .net "reset", 0 0, L_0x7f7216d89138;  1 drivers
L_0x7f7216d89180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5568b2cf19c0_0 .net "set", 0 0, L_0x7f7216d89180;  1 drivers
E_0x5568b2ccfe20/0 .event edge, v0x5568b2cf19c0_0;
E_0x5568b2ccfe20/1 .event posedge, v0x5568b2cefe30_0;
E_0x5568b2ccfe20 .event/or E_0x5568b2ccfe20/0, E_0x5568b2ccfe20/1;
S_0x5568b2cf2d50 .scope module, "ff" "dff" 2 140, 2 3 0, S_0x5568b2ccda00;
 .timescale -3 -9;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "set"
v0x5568b2cf2fd0_0 .net "clk", 0 0, v0x5568b2cf4a60_0;  alias, 1 drivers
v0x5568b2cf3090_0 .net "d", 0 0, L_0x5568b2cf7750;  alias, 1 drivers
v0x5568b2cf3150_0 .var "q", 0 0;
v0x5568b2cf3220_0 .net "reset", 0 0, L_0x5568b2cf5090;  alias, 1 drivers
L_0x7f7216d891c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5568b2cf32c0_0 .net "set", 0 0, L_0x7f7216d891c8;  1 drivers
E_0x5568b2cd06a0/0 .event edge, v0x5568b2cf32c0_0;
E_0x5568b2cd06a0/1 .event posedge, v0x5568b2cefe30_0;
E_0x5568b2cd06a0 .event/or E_0x5568b2cd06a0/0, E_0x5568b2cd06a0/1;
    .scope S_0x5568b2cbd460;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568b2cc37f0_0, 0;
    %end;
    .thread T_0;
    .scope S_0x5568b2cbd460;
T_1 ;
    %wait E_0x5568b2ca1140;
    %load/vec4 v0x5568b2cee280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568b2cc37f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5568b2cee320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x5568b2cc37f0_0;
    %assign/vec4 v0x5568b2cc37f0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5568b2cc37f0_0;
    %inv;
    %assign/vec4 v0x5568b2cc37f0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5568b2cee460;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568b2cee760_0, 0;
    %end;
    .thread T_2;
    .scope S_0x5568b2cee460;
T_3 ;
    %wait E_0x5568b2ca1140;
    %load/vec4 v0x5568b2cee800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568b2cee760_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5568b2cee900_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x5568b2cee760_0;
    %assign/vec4 v0x5568b2cee760_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5568b2cee760_0;
    %inv;
    %assign/vec4 v0x5568b2cee760_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5568b2ceea30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568b2ceed90_0, 0;
    %end;
    .thread T_4;
    .scope S_0x5568b2ceea30;
T_5 ;
    %wait E_0x5568b2ca1140;
    %load/vec4 v0x5568b2ceee50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568b2ceed90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5568b2ceef40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x5568b2ceed90_0;
    %assign/vec4 v0x5568b2ceed90_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5568b2ceed90_0;
    %inv;
    %assign/vec4 v0x5568b2ceed90_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5568b2cef060;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568b2cef360_0, 0;
    %end;
    .thread T_6;
    .scope S_0x5568b2cef060;
T_7 ;
    %wait E_0x5568b2ca1140;
    %load/vec4 v0x5568b2cef420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568b2cef360_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5568b2cef4f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5568b2cef360_0;
    %assign/vec4 v0x5568b2cef360_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5568b2cef360_0;
    %inv;
    %assign/vec4 v0x5568b2cef360_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5568b2cf0590;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b2cf0960_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x5568b2cf0590;
T_9 ;
    %wait E_0x5568b2ca1580;
    %load/vec4 v0x5568b2cf0a30_0;
    %load/vec4 v0x5568b2cf0af0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x5568b2cf08c0_0;
    %assign/vec4 v0x5568b2cf0960_0, 0;
    %jmp T_9.4;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568b2cf0960_0, 0;
    %jmp T_9.4;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568b2cf0960_0, 0;
    %jmp T_9.4;
T_9.3 ;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x5568b2cf0960_0, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5568b2cf0ca0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b2cf1100_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x5568b2cf0ca0;
T_11 ;
    %wait E_0x5568b2ca1ba0;
    %load/vec4 v0x5568b2cf11a0_0;
    %load/vec4 v0x5568b2cf1260_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x5568b2cf1040_0;
    %assign/vec4 v0x5568b2cf1100_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568b2cf1100_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568b2cf1100_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x5568b2cf1100_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5568b2cf1410;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b2cf1830_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x5568b2cf1410;
T_13 ;
    %wait E_0x5568b2ccfe20;
    %load/vec4 v0x5568b2cf1900_0;
    %load/vec4 v0x5568b2cf19c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x5568b2cf1770_0;
    %assign/vec4 v0x5568b2cf1830_0, 0;
    %jmp T_13.4;
T_13.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568b2cf1830_0, 0;
    %jmp T_13.4;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568b2cf1830_0, 0;
    %jmp T_13.4;
T_13.3 ;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x5568b2cf1830_0, 0;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5568b2cf2d50;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b2cf3150_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x5568b2cf2d50;
T_15 ;
    %wait E_0x5568b2cd06a0;
    %load/vec4 v0x5568b2cf3220_0;
    %load/vec4 v0x5568b2cf32c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0x5568b2cf3090_0;
    %assign/vec4 v0x5568b2cf3150_0, 0;
    %jmp T_15.4;
T_15.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568b2cf3150_0, 0;
    %jmp T_15.4;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568b2cf3150_0, 0;
    %jmp T_15.4;
T_15.3 ;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x5568b2cf3150_0, 0;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5568b2ccd0d0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b2cf4a60_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5568b2ccd0d0;
T_17 ;
    %delay 500000, 0;
    %load/vec4 v0x5568b2cf4a60_0;
    %inv;
    %store/vec4 v0x5568b2cf4a60_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5568b2ccd0d0;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b2cf4e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b2cf4d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b2cf4f00_0, 0, 1;
    %delay 5000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b2cf4d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b2cf4e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b2cf4f00_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call 2 167 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x5568b2ccd0d0;
T_19 ;
    %vpi_call 2 171 "$dumpfile", "file.vcd" {0 0 0};
    %vpi_call 2 172 "$dumpvars" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x5568b2ccd0d0;
T_20 ;
    %vpi_call 2 176 "$monitor", "s = %b, x = %b, q = %d, g = %b", v0x5568b2cf4d20_0, v0x5568b2cf4f00_0, v0x5568b2cf4c30_0, v0x5568b2cf4b20_0 {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "file.v";
