// Seed: 712629577
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output tri0 id_1;
  assign module_1._id_1 = 0;
  parameter id_4 = -1;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd99,
    parameter id_2 = 32'd70,
    parameter id_3 = 32'd94
) (
    input wand  id_0,
    input uwire _id_1,
    input tri   _id_2,
    input tri0  _id_3,
    input wand  id_4
);
  logic [7:0] id_6;
  logic [!  id_3 : id_1] id_7 = -1 == -1'b0 < !id_3;
  assign id_6[(id_2)] = -1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
