==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'multibyte.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:21 ; elapsed = 00:00:34 . Memory (MB): peak = 359.941 ; gain = 13.379 ; free physical = 51075 ; free virtual = 436918
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:23 ; elapsed = 00:00:36 . Memory (MB): peak = 359.941 ; gain = 13.379 ; free physical = 51380 ; free virtual = 437223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<50ull, 100000000ull>' into 'multibyte' (multibyte.cpp:139).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<50ull, 100000000ull>' into 'multibyte' (multibyte.cpp:130).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<50ull, 100000000ull>' into 'multibyte' (multibyte.cpp:124).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<50ull, 100000000ull>' into 'multibyte' (multibyte.cpp:118).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<50ull, 100000000ull>' into 'multibyte' (multibyte.cpp:112).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<50ull, 100000000ull>' into 'multibyte' (multibyte.cpp:104).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<1750ull, 100000000ull>' into 'multibyte' (multibyte.cpp:134).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<10ull, 100000000ull>' into 'multibyte' (multibyte.cpp:153).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:25 ; elapsed = 00:00:38 . Memory (MB): peak = 360.215 ; gain = 13.652 ; free physical = 51215 ; free virtual = 437058
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:25 ; elapsed = 00:00:38 . Memory (MB): peak = 360.215 ; gain = 13.652 ; free physical = 51211 ; free virtual = 437053
INFO: [XFORM 203-102] Automatically partitioning small array 'sensorData' (multibyte.cpp:83) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sensorData' (multibyte.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (multibyte.cpp:157:4) to (multibyte.cpp:156:34) in function 'multibyte'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:26 ; elapsed = 00:00:39 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 51200 ; free virtual = 437043
WARNING: [XFORM 203-803] Cannot bundle argument 'iic' to m_axi port 'CTRL' since its offset mode is off.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:27 ; elapsed = 00:00:40 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 51196 ; free virtual = 437039
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multibyte' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multibyte'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.09 seconds; current allocated memory: 82.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 83.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multibyte'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/CTRL' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/pressure_msb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/pressure_lsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyte/pressure_xlsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multibyte' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'firstSample' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'pressure_msb', 'pressure_lsb' and 'pressure_xlsb' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'multibyte_mux_42_32_1_1' to 'multibyte_mux_42_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'multibyte_mux_42_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multibyte'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 85.997 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:29 ; elapsed = 00:00:42 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 51172 ; free virtual = 437015
INFO: [SYSC 207-301] Generating SystemC RTL for multibyte.
INFO: [VHDL 208-304] Generating VHDL RTL for multibyte.
INFO: [VLOG 209-307] Generating Verilog RTL for multibyte.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 112.23 seconds; peak allocated memory: 85.997 MB.
