Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_1.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      rrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fd2bb300000,16388
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
-kernel name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii
-kernel id = 1
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
launching kernel name: _Z22bpnn_layerforward_CUDAPfS_S_S_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,16,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,17,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,18,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,19,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,20,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,21,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,22,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,23,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,24,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,25,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,26,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,27,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,28,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,29,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,30,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,31,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,32,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,33,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,34,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,35,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,36,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 12996
gpu_sim_insn = 6008832
gpu_ipc =     462.3601
gpu_tot_sim_cycle = 12996
gpu_tot_sim_insn = 6008832
gpu_tot_ipc =     462.3601
gpu_tot_issued_cta = 256
gpu_occupancy = 90.7559% 
gpu_tot_occupancy = 90.7559% 
max_total_param_size = 0
gpu_stall_dramfull = 20
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.6941
partiton_level_parallism_total  =       1.6941
partiton_level_parallism_util =       8.8311
partiton_level_parallism_util_total  =       8.8311
L2_BW  =      65.0519 GB/Sec
L2_BW_total  =      65.0519 GB/Sec
gpu_total_sim_rate=1502208

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 525
	L1D_cache_core[1]: Access = 784, Miss = 320, Miss_rate = 0.408, Pending_hits = 96, Reservation_fails = 690
	L1D_cache_core[2]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 537
	L1D_cache_core[3]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 622
	L1D_cache_core[4]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 543
	L1D_cache_core[5]: Access = 784, Miss = 320, Miss_rate = 0.408, Pending_hits = 96, Reservation_fails = 669
	L1D_cache_core[6]: Access = 882, Miss = 360, Miss_rate = 0.408, Pending_hits = 108, Reservation_fails = 625
	L1D_cache_core[7]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 625
	L1D_cache_core[8]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 546
	L1D_cache_core[9]: Access = 784, Miss = 320, Miss_rate = 0.408, Pending_hits = 96, Reservation_fails = 677
	L1D_cache_core[10]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 527
	L1D_cache_core[11]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 615
	L1D_cache_core[12]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 556
	L1D_cache_core[13]: Access = 784, Miss = 320, Miss_rate = 0.408, Pending_hits = 96, Reservation_fails = 690
	L1D_cache_core[14]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 531
	L1D_cache_core[15]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 640
	L1D_cache_core[16]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 548
	L1D_cache_core[17]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 613
	L1D_cache_core[18]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 520
	L1D_cache_core[19]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 625
	L1D_cache_core[20]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 525
	L1D_cache_core[21]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 613
	L1D_cache_core[22]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 569
	L1D_cache_core[23]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 625
	L1D_cache_core[24]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 529
	L1D_cache_core[25]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 636
	L1D_cache_core[26]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 521
	L1D_cache_core[27]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 626
	L1D_cache_core[28]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 545
	L1D_cache_core[29]: Access = 1176, Miss = 480, Miss_rate = 0.408, Pending_hits = 144, Reservation_fails = 1042
	L1D_cache_core[30]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 529
	L1D_cache_core[31]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 625
	L1D_cache_core[32]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 546
	L1D_cache_core[33]: Access = 1078, Miss = 440, Miss_rate = 0.408, Pending_hits = 132, Reservation_fails = 924
	L1D_cache_core[34]: Access = 784, Miss = 320, Miss_rate = 0.408, Pending_hits = 96, Reservation_fails = 594
	L1D_cache_core[35]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 625
	L1D_cache_core[36]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 525
	L1D_cache_core[37]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 651
	L1D_total_cache_accesses = 25088
	L1D_total_cache_misses = 10240
	L1D_total_cache_miss_rate = 0.4082
	L1D_total_cache_pending_hits = 3072
	L1D_total_cache_reservation_fails = 23174
	L1D_cache_data_port_util = 0.060
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10957
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6913
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3072
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 10957
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12217
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 
gpgpu_n_tot_thrd_icount = 8388608
gpgpu_n_tot_w_icount = 262144
gpgpu_n_stall_shd_mem = 10883
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9728
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69632
gpgpu_n_store_insn = 69632
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6985
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3898
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:313679	W0_Idle:83553	W0_Scoreboard:171076	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29696	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:169984
single_issue_nums: WS0:65422	WS1:65574	WS2:65574	WS3:65574	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 77824 {8:9728,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 389120 {40:9728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 1183 
max_icnt2mem_latency = 379 
maxmrqlatency = 67 
max_icnt2sh_latency = 41 
averagemflatency = 568 
avg_icnt2mem_latency = 154 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 5 
mrq_lat_table:4354 	515 	704 	1168 	1603 	862 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1894 	9924 	7858 	2340 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4258 	5082 	10092 	2584 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10505 	6133 	3792 	1508 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	6 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5328      5328      6088      6080      6115      6109      6149      6136      6535      6533         0         0         0         0         0         0 
dram[1]:      5328      5328      6084      6074      6103      6118      6147      6140      6558      6516         0         0         0         0         0         0 
dram[2]:      5328      5328      6096      6091      6108      6115      6123      6122      6191      6213         0         0         0         0         0         0 
dram[3]:      5328      5328      6089      6097      6106      6115      6144      6155      6476      6189         0         0         0         0         0         0 
dram[4]:      5328      5328      6093      6089      6115      6117      6138      6154      6162      6166         0         0         0         0         0         0 
dram[5]:      5328      5328      6087      6093      6109      6106      6146      6160      6455      6181         0         0         0         0         0         0 
dram[6]:      5255      5255      6102      6099      6115      6104      6135      6144      6557      6562         0         0         0         0         0         0 
dram[7]:      5255      5328      6092      6091      6101      6099      6133      6132      6158      6157         0         0         0         0         0         0 
dram[8]:      5255      5255      6094      6096      6110      6102      6151      6147     10050     10046         0         0         0         0         0         0 
dram[9]:      5255      5255      6090      6095      6121      6116      6164      6141     10042     10066         0         0         0         0         0         0 
dram[10]:      5255      5255      6095      6097      6128      6099      6166      6154      6449      6544         0         0         0         0         0         0 
dram[11]:      5255      5255      6096      6096      6112      6107      6167      6152      6513     10062         0         0         0         0         0         0 
dram[12]:      5255      5255      6089      6089      6100      6107      6150      6146      6222      6475         0         0         0         0         0         0 
dram[13]:      5255      5255      6098      6090      6097      6112      6143      6174      6446      6503         0         0         0         0         0         0 
dram[14]:      5255      5255      6093      6098      6095      6096      6144      6134      6536      6539         0         0         0         0         0         0 
dram[15]:      5255      5255      6093      6095      6101      6095      6136      6139      6540      6222         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 35.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 61.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 62.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9218/160 = 57.612499
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[8]:        60        60        64        64        64        64        64        64        35        32         0         0         0         0         0         0 
dram[9]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[10]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[11]:        61        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[15]:        62        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
total dram reads = 9218
min_bank_accesses = 0!
chip skew: 584/568 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1050      1045      1275      1351      1359      1363      1463      1429      1776      1794    none      none      none      none      none      none  
dram[1]:       1047      1062      1293      1336      1387      1358      1458      1447      1680      1682    none      none      none      none      none      none  
dram[2]:       1012      1083      1305      1363      1368      1374      1414      1444      1780      1792    none      none      none      none      none      none  
dram[3]:       1037      1071      1307      1355      1378      1383      1429      1456      1812      1771    none      none      none      none      none      none  
dram[4]:       1054      1102      1320      1297      1369      1374      1424      1480      1734      1745    none      none      none      none      none      none  
dram[5]:       1001      1080      1324      1319      1379      1394      1466      1493      1782      1815    none      none      none      none      none      none  
dram[6]:       1029      1082      1328      1340      1364      1374      1463      1485      1763      1836    none      none      none      none      none      none  
dram[7]:       1022      1070      1310      1310      1388      1388      1472      1480      1756      1808    none      none      none      none      none      none  
dram[8]:       1065      1087      1341      1246      1346      1361      1431      1430      1591      1653    none      none      none      none      none      none  
dram[9]:       1021      1052      1326      1279      1352      1365      1455      1466      1608      1651    none      none      none      none      none      none  
dram[10]:       1075      1069      1335      1274      1385      1360      1493      1495      1889      1902    none      none      none      none      none      none  
dram[11]:       1053      1095      1330      1257      1376      1369      1451      1465      1904      1823    none      none      none      none      none      none  
dram[12]:       1124      1031      1331      1284      1363      1367      1440      1439      1661      1617    none      none      none      none      none      none  
dram[13]:       1136      1043      1311      1306      1356      1383      1489      1432      1614      1623    none      none      none      none      none      none  
dram[14]:       1085      1046      1318      1316      1383      1379      1498      1428      1496      1480    none      none      none      none      none      none  
dram[15]:       1102      1060      1296      1330      1374      1340      1495      1442      1531      1486    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1127      1143      1127      1141      1121      1109      1176      1155      1048      1021         0         0         0         0         0         0
dram[1]:       1081      1160      1113      1130      1139      1132      1157      1166      1026      1023         0         0         0         0         0         0
dram[2]:       1149      1155      1168      1115      1133      1126      1141      1183      1059      1041         0         0         0         0         0         0
dram[3]:       1177      1173      1179      1110      1167      1155      1167      1177      1078      1058         0         0         0         0         0         0
dram[4]:       1098      1124      1134      1147      1150      1130      1105      1138      1066       996         0         0         0         0         0         0
dram[5]:       1102      1121      1152      1134      1131      1137      1144      1130      1088      1063         0         0         0         0         0         0
dram[6]:       1128      1089      1128      1134      1131      1127      1139      1111      1037      1000         0         0         0         0         0         0
dram[7]:       1173      1069      1163      1129      1128      1144      1152      1141      1076      1060         0         0         0         0         0         0
dram[8]:       1152      1158      1114      1098      1119      1096      1159      1157       657       662         0         0         0         0         0         0
dram[9]:       1065      1177      1129      1153      1132      1114      1167      1163       661       668         0         0         0         0         0         0
dram[10]:       1114      1113      1152      1139      1131      1150      1168      1144      1099      1123         0         0         0         0         0         0
dram[11]:       1130      1116      1110      1125      1119      1147      1143      1147      1091       710         0         0         0         0         0         0
dram[12]:       1126      1024      1160      1159      1148      1155      1162      1159      1100      1104         0         0         0         0         0         0
dram[13]:       1121      1151      1164      1153      1166      1149      1150      1162      1020      1139         0         0         0         0         0         0
dram[14]:       1149      1162      1156      1129      1143      1163      1164      1161      1023      1034         0         0         0         0         0         0
dram[15]:       1152      1145      1130      1150      1149      1158      1148      1172      1014      1114         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75815 n_nop=75231 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007597
n_activity=4822 dram_eff=0.1195
bk0: 64a 74906i bk1: 64a 74951i bk2: 64a 74999i bk3: 64a 74892i bk4: 64a 74879i bk5: 64a 74767i bk6: 64a 74529i bk7: 64a 74625i bk8: 32a 75456i bk9: 32a 75446i bk10: 0a 75815i bk11: 0a 75815i bk12: 0a 75815i bk13: 0a 75815i bk14: 0a 75815i bk15: 0a 75815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.008758
Bank_Level_Parallism_Col = 2.991888
Bank_Level_Parallism_Ready = 1.243056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.361778 

BW Util details:
bwutil = 0.007597 
total_CMD = 75815 
util_bw = 576 
Wasted_Col = 2507 
Wasted_Row = 0 
Idle = 72732 

BW Util Bottlenecks: 
RCDc_limit = 814 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6761 
rwq = 0 
CCDLc_limit_alone = 6761 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75815 
n_nop = 75231 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.007597 
Either_Row_CoL_Bus_Util = 0.007703 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.003425 
queue_avg = 0.439781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.439781
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75815 n_nop=75230 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007597
n_activity=4486 dram_eff=0.1284
bk0: 64a 74900i bk1: 64a 74887i bk2: 64a 74935i bk3: 64a 74853i bk4: 64a 74805i bk5: 64a 74850i bk6: 64a 74420i bk7: 64a 74638i bk8: 32a 75540i bk9: 32a 75406i bk10: 0a 75815i bk11: 0a 75815i bk12: 0a 75815i bk13: 0a 75815i bk14: 0a 75815i bk15: 0a 75815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.968105
Bank_Level_Parallism_Col = 2.957147
Bank_Level_Parallism_Ready = 1.229167
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.386612 

BW Util details:
bwutil = 0.007597 
total_CMD = 75815 
util_bw = 576 
Wasted_Col = 2622 
Wasted_Row = 0 
Idle = 72617 

BW Util Bottlenecks: 
RCDc_limit = 812 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6985 
rwq = 0 
CCDLc_limit_alone = 6985 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75815 
n_nop = 75230 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.007597 
Either_Row_CoL_Bus_Util = 0.007716 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001709 
queue_avg = 0.583961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.583961
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75815 n_nop=75229 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007597
n_activity=4914 dram_eff=0.1172
bk0: 64a 74988i bk1: 64a 74948i bk2: 64a 74935i bk3: 64a 74818i bk4: 64a 74864i bk5: 64a 75019i bk6: 64a 74323i bk7: 64a 74262i bk8: 32a 75567i bk9: 32a 75560i bk10: 0a 75815i bk11: 0a 75815i bk12: 0a 75815i bk13: 0a 75815i bk14: 0a 75815i bk15: 0a 75815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.107966
Bank_Level_Parallism_Col = 3.087586
Bank_Level_Parallism_Ready = 1.303819
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.362200 

BW Util details:
bwutil = 0.007597 
total_CMD = 75815 
util_bw = 576 
Wasted_Col = 2462 
Wasted_Row = 0 
Idle = 72777 

BW Util Bottlenecks: 
RCDc_limit = 827 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6915 
rwq = 0 
CCDLc_limit_alone = 6915 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75815 
n_nop = 75229 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.007597 
Either_Row_CoL_Bus_Util = 0.007729 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.419139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.419139
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75815 n_nop=75230 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007597
n_activity=5065 dram_eff=0.1137
bk0: 64a 74929i bk1: 64a 74880i bk2: 64a 74911i bk3: 64a 74951i bk4: 64a 74872i bk5: 64a 74736i bk6: 64a 74339i bk7: 64a 74324i bk8: 32a 75557i bk9: 32a 75421i bk10: 0a 75815i bk11: 0a 75815i bk12: 0a 75815i bk13: 0a 75815i bk14: 0a 75815i bk15: 0a 75815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.180668
Bank_Level_Parallism_Col = 3.170399
Bank_Level_Parallism_Ready = 1.315972
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.382343 

BW Util details:
bwutil = 0.007597 
total_CMD = 75815 
util_bw = 576 
Wasted_Col = 2507 
Wasted_Row = 0 
Idle = 72732 

BW Util Bottlenecks: 
RCDc_limit = 843 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7136 
rwq = 0 
CCDLc_limit_alone = 7136 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75815 
n_nop = 75230 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.007597 
Either_Row_CoL_Bus_Util = 0.007716 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001709 
queue_avg = 0.454000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.454
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75815 n_nop=75229 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007597
n_activity=4723 dram_eff=0.122
bk0: 64a 74843i bk1: 64a 74835i bk2: 64a 75008i bk3: 64a 75092i bk4: 64a 74914i bk5: 64a 74898i bk6: 64a 74311i bk7: 64a 74490i bk8: 32a 75519i bk9: 32a 75596i bk10: 0a 75815i bk11: 0a 75815i bk12: 0a 75815i bk13: 0a 75815i bk14: 0a 75815i bk15: 0a 75815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.142468
Bank_Level_Parallism_Col = 3.120696
Bank_Level_Parallism_Ready = 1.218750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.494715 

BW Util details:
bwutil = 0.007597 
total_CMD = 75815 
util_bw = 576 
Wasted_Col = 2358 
Wasted_Row = 0 
Idle = 72881 

BW Util Bottlenecks: 
RCDc_limit = 805 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6660 
rwq = 0 
CCDLc_limit_alone = 6660 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75815 
n_nop = 75229 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.007597 
Either_Row_CoL_Bus_Util = 0.007729 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.433463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.433463
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75815 n_nop=75231 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007597
n_activity=4717 dram_eff=0.1221
bk0: 64a 74929i bk1: 64a 74894i bk2: 64a 75027i bk3: 64a 74898i bk4: 64a 74879i bk5: 64a 74825i bk6: 64a 74367i bk7: 64a 74464i bk8: 32a 75635i bk9: 32a 75423i bk10: 0a 75815i bk11: 0a 75815i bk12: 0a 75815i bk13: 0a 75815i bk14: 0a 75815i bk15: 0a 75815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.235091
Bank_Level_Parallism_Col = 3.221111
Bank_Level_Parallism_Ready = 1.234375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.518800 

BW Util details:
bwutil = 0.007597 
total_CMD = 75815 
util_bw = 576 
Wasted_Col = 2325 
Wasted_Row = 0 
Idle = 72914 

BW Util Bottlenecks: 
RCDc_limit = 816 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6758 
rwq = 0 
CCDLc_limit_alone = 6758 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75815 
n_nop = 75231 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.007597 
Either_Row_CoL_Bus_Util = 0.007703 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.003425 
queue_avg = 0.558188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.558188
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75815 n_nop=75231 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007597
n_activity=5403 dram_eff=0.1066
bk0: 64a 74939i bk1: 64a 74895i bk2: 64a 74855i bk3: 64a 74877i bk4: 64a 74796i bk5: 64a 74958i bk6: 64a 74474i bk7: 64a 74417i bk8: 32a 75521i bk9: 32a 75487i bk10: 0a 75815i bk11: 0a 75815i bk12: 0a 75815i bk13: 0a 75815i bk14: 0a 75815i bk15: 0a 75815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.093719
Bank_Level_Parallism_Col = 3.069661
Bank_Level_Parallism_Ready = 1.250000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.402018 

BW Util details:
bwutil = 0.007597 
total_CMD = 75815 
util_bw = 576 
Wasted_Col = 2497 
Wasted_Row = 0 
Idle = 72742 

BW Util Bottlenecks: 
RCDc_limit = 825 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6933 
rwq = 0 
CCDLc_limit_alone = 6933 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75815 
n_nop = 75231 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.007597 
Either_Row_CoL_Bus_Util = 0.007703 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.003425 
queue_avg = 0.438963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.438963
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75815 n_nop=75230 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007597
n_activity=5035 dram_eff=0.1144
bk0: 64a 74999i bk1: 64a 74903i bk2: 64a 74851i bk3: 64a 74965i bk4: 64a 74802i bk5: 64a 74620i bk6: 64a 74456i bk7: 64a 74703i bk8: 32a 75469i bk9: 32a 75400i bk10: 0a 75815i bk11: 0a 75815i bk12: 0a 75815i bk13: 0a 75815i bk14: 0a 75815i bk15: 0a 75815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.981285
Bank_Level_Parallism_Col = 2.946629
Bank_Level_Parallism_Ready = 1.281250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.221286 

BW Util details:
bwutil = 0.007597 
total_CMD = 75815 
util_bw = 576 
Wasted_Col = 2630 
Wasted_Row = 0 
Idle = 72609 

BW Util Bottlenecks: 
RCDc_limit = 819 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7025 
rwq = 0 
CCDLc_limit_alone = 7025 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75815 
n_nop = 75230 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.007597 
Either_Row_CoL_Bus_Util = 0.007716 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001709 
queue_avg = 0.442195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.442195
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75815 n_nop=75235 n_act=10 n_pre=0 n_ref_event=0 n_req=571 n_rd=571 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007531
n_activity=4528 dram_eff=0.1261
bk0: 60a 74981i bk1: 60a 75048i bk2: 64a 74878i bk3: 64a 74793i bk4: 64a 75159i bk5: 64a 74826i bk6: 64a 74403i bk7: 64a 74370i bk8: 35a 75448i bk9: 32a 75486i bk10: 0a 75815i bk11: 0a 75815i bk12: 0a 75815i bk13: 0a 75815i bk14: 0a 75815i bk15: 0a 75815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982487
Row_Buffer_Locality_read = 0.982487
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.998714
Bank_Level_Parallism_Col = 2.975233
Bank_Level_Parallism_Ready = 1.227671
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.379222 

BW Util details:
bwutil = 0.007531 
total_CMD = 75815 
util_bw = 571 
Wasted_Col = 2540 
Wasted_Row = 0 
Idle = 72704 

BW Util Bottlenecks: 
RCDc_limit = 861 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6726 
rwq = 0 
CCDLc_limit_alone = 6726 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75815 
n_nop = 75235 
Read = 571 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 571 
total_req = 571 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 571 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.007531 
Either_Row_CoL_Bus_Util = 0.007650 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001724 
queue_avg = 0.368225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.368225
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75815 n_nop=75237 n_act=10 n_pre=0 n_ref_event=0 n_req=568 n_rd=568 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007492
n_activity=4628 dram_eff=0.1227
bk0: 60a 74993i bk1: 60a 75031i bk2: 64a 74879i bk3: 64a 75005i bk4: 64a 75093i bk5: 64a 74959i bk6: 64a 74592i bk7: 64a 74378i bk8: 32a 75434i bk9: 32a 75509i bk10: 0a 75815i bk11: 0a 75815i bk12: 0a 75815i bk13: 0a 75815i bk14: 0a 75815i bk15: 0a 75815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982394
Row_Buffer_Locality_read = 0.982394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.660951
Bank_Level_Parallism_Col = 2.651114
Bank_Level_Parallism_Ready = 1.207747
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.218543 

BW Util details:
bwutil = 0.007492 
total_CMD = 75815 
util_bw = 568 
Wasted_Col = 2756 
Wasted_Row = 0 
Idle = 72491 

BW Util Bottlenecks: 
RCDc_limit = 868 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6379 
rwq = 0 
CCDLc_limit_alone = 6379 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75815 
n_nop = 75237 
Read = 568 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 568 
total_req = 568 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 568 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.007492 
Either_Row_CoL_Bus_Util = 0.007624 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.315267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.315267
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75815 n_nop=75238 n_act=10 n_pre=0 n_ref_event=0 n_req=568 n_rd=568 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007492
n_activity=4668 dram_eff=0.1217
bk0: 60a 75034i bk1: 60a 74932i bk2: 64a 74847i bk3: 64a 74881i bk4: 64a 75013i bk5: 64a 74721i bk6: 64a 74637i bk7: 64a 74556i bk8: 32a 75533i bk9: 32a 75517i bk10: 0a 75815i bk11: 0a 75815i bk12: 0a 75815i bk13: 0a 75815i bk14: 0a 75815i bk15: 0a 75815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982394
Row_Buffer_Locality_read = 0.982394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.096167
Bank_Level_Parallism_Col = 3.067123
Bank_Level_Parallism_Ready = 1.223592
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.498630 

BW Util details:
bwutil = 0.007492 
total_CMD = 75815 
util_bw = 568 
Wasted_Col = 2354 
Wasted_Row = 0 
Idle = 72893 

BW Util Bottlenecks: 
RCDc_limit = 830 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6468 
rwq = 0 
CCDLc_limit_alone = 6468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75815 
n_nop = 75238 
Read = 568 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 568 
total_req = 568 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 568 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.007492 
Either_Row_CoL_Bus_Util = 0.007611 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001733 
queue_avg = 0.367632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.367632
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75815 n_nop=75237 n_act=10 n_pre=0 n_ref_event=0 n_req=569 n_rd=569 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007505
n_activity=4606 dram_eff=0.1235
bk0: 61a 74985i bk1: 60a 74995i bk2: 64a 74916i bk3: 64a 74840i bk4: 64a 74863i bk5: 64a 74938i bk6: 64a 74596i bk7: 64a 74409i bk8: 32a 75549i bk9: 32a 75467i bk10: 0a 75815i bk11: 0a 75815i bk12: 0a 75815i bk13: 0a 75815i bk14: 0a 75815i bk15: 0a 75815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982425
Row_Buffer_Locality_read = 0.982425
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.061831
Bank_Level_Parallism_Col = 3.041806
Bank_Level_Parallism_Ready = 1.214411
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.472575 

BW Util details:
bwutil = 0.007505 
total_CMD = 75815 
util_bw = 569 
Wasted_Col = 2423 
Wasted_Row = 0 
Idle = 72823 

BW Util Bottlenecks: 
RCDc_limit = 840 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6590 
rwq = 0 
CCDLc_limit_alone = 6590 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75815 
n_nop = 75237 
Read = 569 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 569 
total_req = 569 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 569 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.007505 
Either_Row_CoL_Bus_Util = 0.007624 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001730 
queue_avg = 0.449739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.449739
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75815 n_nop=75222 n_act=10 n_pre=0 n_ref_event=0 n_req=584 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007703
n_activity=4977 dram_eff=0.1173
bk0: 64a 74971i bk1: 64a 74884i bk2: 64a 74987i bk3: 64a 74895i bk4: 64a 74962i bk5: 64a 74786i bk6: 64a 74557i bk7: 64a 74549i bk8: 36a 75401i bk9: 36a 75474i bk10: 0a 75815i bk11: 0a 75815i bk12: 0a 75815i bk13: 0a 75815i bk14: 0a 75815i bk15: 0a 75815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982877
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.856967
Bank_Level_Parallism_Col = 2.837137
Bank_Level_Parallism_Ready = 1.248288
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.226712 

BW Util details:
bwutil = 0.007703 
total_CMD = 75815 
util_bw = 584 
Wasted_Col = 2660 
Wasted_Row = 0 
Idle = 72571 

BW Util Bottlenecks: 
RCDc_limit = 831 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6728 
rwq = 0 
CCDLc_limit_alone = 6728 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75815 
n_nop = 75222 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 584 
total_req = 584 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 584 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.007703 
Either_Row_CoL_Bus_Util = 0.007822 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001686 
queue_avg = 0.392442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.392442
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75815 n_nop=75222 n_act=10 n_pre=0 n_ref_event=0 n_req=584 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007703
n_activity=5249 dram_eff=0.1113
bk0: 64a 74960i bk1: 64a 74831i bk2: 64a 74996i bk3: 64a 75019i bk4: 64a 74920i bk5: 64a 74866i bk6: 64a 74545i bk7: 64a 74476i bk8: 36a 75522i bk9: 36a 75479i bk10: 0a 75815i bk11: 0a 75815i bk12: 0a 75815i bk13: 0a 75815i bk14: 0a 75815i bk15: 0a 75815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982877
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.737916
Bank_Level_Parallism_Col = 2.720637
Bank_Level_Parallism_Ready = 1.210616
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.228597 

BW Util details:
bwutil = 0.007703 
total_CMD = 75815 
util_bw = 584 
Wasted_Col = 2747 
Wasted_Row = 0 
Idle = 72484 

BW Util Bottlenecks: 
RCDc_limit = 842 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6703 
rwq = 0 
CCDLc_limit_alone = 6703 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75815 
n_nop = 75222 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 584 
total_req = 584 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 584 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.007703 
Either_Row_CoL_Bus_Util = 0.007822 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001686 
queue_avg = 0.501814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.501814
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75815 n_nop=75222 n_act=10 n_pre=0 n_ref_event=0 n_req=584 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007703
n_activity=5000 dram_eff=0.1168
bk0: 64a 74900i bk1: 64a 74881i bk2: 64a 74884i bk3: 64a 74883i bk4: 64a 74790i bk5: 64a 74845i bk6: 64a 74391i bk7: 64a 74279i bk8: 36a 75421i bk9: 36a 75401i bk10: 0a 75815i bk11: 0a 75815i bk12: 0a 75815i bk13: 0a 75815i bk14: 0a 75815i bk15: 0a 75815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982877
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.052807
Bank_Level_Parallism_Col = 3.003339
Bank_Level_Parallism_Ready = 1.253425
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.346084 

BW Util details:
bwutil = 0.007703 
total_CMD = 75815 
util_bw = 584 
Wasted_Col = 2711 
Wasted_Row = 0 
Idle = 72520 

BW Util Bottlenecks: 
RCDc_limit = 821 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7313 
rwq = 0 
CCDLc_limit_alone = 7313 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75815 
n_nop = 75222 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 584 
total_req = 584 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 584 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.007703 
Either_Row_CoL_Bus_Util = 0.007822 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001686 
queue_avg = 0.458827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.458827
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=75815 n_nop=75223 n_act=10 n_pre=0 n_ref_event=0 n_req=582 n_rd=582 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007677
n_activity=4914 dram_eff=0.1184
bk0: 62a 74973i bk1: 64a 74902i bk2: 64a 74962i bk3: 64a 74992i bk4: 64a 74989i bk5: 64a 74728i bk6: 64a 74631i bk7: 64a 74437i bk8: 36a 75491i bk9: 36a 75407i bk10: 0a 75815i bk11: 0a 75815i bk12: 0a 75815i bk13: 0a 75815i bk14: 0a 75815i bk15: 0a 75815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982818
Row_Buffer_Locality_read = 0.982818
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.828221
Bank_Level_Parallism_Col = 2.783062
Bank_Level_Parallism_Ready = 1.226804
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.214176 

BW Util details:
bwutil = 0.007677 
total_CMD = 75815 
util_bw = 582 
Wasted_Col = 2678 
Wasted_Row = 0 
Idle = 72555 

BW Util Bottlenecks: 
RCDc_limit = 823 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6777 
rwq = 0 
CCDLc_limit_alone = 6777 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75815 
n_nop = 75223 
Read = 582 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 582 
total_req = 582 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 582 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.007677 
Either_Row_CoL_Bus_Util = 0.007808 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.426143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.426143

========= L2 cache stats =========
L2_cache_bank[0]: Access = 681, Miss = 304, Miss_rate = 0.446, Pending_hits = 10, Reservation_fails = 164
L2_cache_bank[1]: Access = 695, Miss = 304, Miss_rate = 0.437, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[2]: Access = 683, Miss = 304, Miss_rate = 0.445, Pending_hits = 12, Reservation_fails = 156
L2_cache_bank[3]: Access = 697, Miss = 304, Miss_rate = 0.436, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[4]: Access = 686, Miss = 304, Miss_rate = 0.443, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[5]: Access = 694, Miss = 304, Miss_rate = 0.438, Pending_hits = 16, Reservation_fails = 166
L2_cache_bank[6]: Access = 683, Miss = 304, Miss_rate = 0.445, Pending_hits = 12, Reservation_fails = 186
L2_cache_bank[7]: Access = 693, Miss = 304, Miss_rate = 0.439, Pending_hits = 15, Reservation_fails = 20
L2_cache_bank[8]: Access = 692, Miss = 304, Miss_rate = 0.439, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 682, Miss = 304, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 160
L2_cache_bank[10]: Access = 694, Miss = 304, Miss_rate = 0.438, Pending_hits = 17, Reservation_fails = 166
L2_cache_bank[11]: Access = 685, Miss = 304, Miss_rate = 0.444, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[12]: Access = 693, Miss = 304, Miss_rate = 0.439, Pending_hits = 17, Reservation_fails = 148
L2_cache_bank[13]: Access = 685, Miss = 304, Miss_rate = 0.444, Pending_hits = 15, Reservation_fails = 23
L2_cache_bank[14]: Access = 691, Miss = 304, Miss_rate = 0.440, Pending_hits = 17, Reservation_fails = 152
L2_cache_bank[15]: Access = 683, Miss = 304, Miss_rate = 0.445, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[16]: Access = 681, Miss = 300, Miss_rate = 0.441, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[17]: Access = 679, Miss = 303, Miss_rate = 0.446, Pending_hits = 11, Reservation_fails = 158
L2_cache_bank[18]: Access = 683, Miss = 300, Miss_rate = 0.439, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[19]: Access = 673, Miss = 300, Miss_rate = 0.446, Pending_hits = 12, Reservation_fails = 146
L2_cache_bank[20]: Access = 702, Miss = 304, Miss_rate = 0.433, Pending_hits = 20, Reservation_fails = 181
L2_cache_bank[21]: Access = 695, Miss = 304, Miss_rate = 0.437, Pending_hits = 15, Reservation_fails = 1
L2_cache_bank[22]: Access = 700, Miss = 305, Miss_rate = 0.436, Pending_hits = 17, Reservation_fails = 179
L2_cache_bank[23]: Access = 692, Miss = 304, Miss_rate = 0.439, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[24]: Access = 692, Miss = 308, Miss_rate = 0.445, Pending_hits = 14, Reservation_fails = 153
L2_cache_bank[25]: Access = 702, Miss = 308, Miss_rate = 0.439, Pending_hits = 17, Reservation_fails = 28
L2_cache_bank[26]: Access = 691, Miss = 308, Miss_rate = 0.446, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[27]: Access = 701, Miss = 308, Miss_rate = 0.439, Pending_hits = 15, Reservation_fails = 155
L2_cache_bank[28]: Access = 676, Miss = 304, Miss_rate = 0.450, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[29]: Access = 682, Miss = 304, Miss_rate = 0.446, Pending_hits = 17, Reservation_fails = 155
L2_cache_bank[30]: Access = 669, Miss = 302, Miss_rate = 0.451, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[31]: Access = 681, Miss = 304, Miss_rate = 0.446, Pending_hits = 18, Reservation_fails = 154
L2_total_cache_accesses = 22016
L2_total_cache_misses = 9730
L2_total_cache_miss_rate = 0.4420
L2_total_cache_pending_hits = 477
L2_total_cache_reservation_fails = 2651
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 477
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2651
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6912
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 477
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2651
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=22016
icnt_total_pkts_simt_to_mem=22016
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22016
Req_Network_cycles = 12996
Req_Network_injected_packets_per_cycle =       1.6941 
Req_Network_conflicts_per_cycle =       1.2108
Req_Network_conflicts_per_cycle_util =       6.3117
Req_Bank_Level_Parallism =       8.8311
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.2424
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0529

Reply_Network_injected_packets_num = 22016
Reply_Network_cycles = 12996
Reply_Network_injected_packets_per_cycle =        1.6941
Reply_Network_conflicts_per_cycle =        0.8574
Reply_Network_conflicts_per_cycle_util =       4.4626
Reply_Bank_Level_Parallism =       8.8170
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2051
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0446
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 1502208 (inst/sec)
gpgpu_simulation_rate = 3249 (cycle/sec)
gpgpu_silicon_slowdown = 369344x
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c600,68
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c800,278596
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
-kernel name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
-kernel id = 2
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 27
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
launching kernel name: _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ uid: 2
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,16,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,17,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,18,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,19,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,20,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,21,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,22,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,23,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,24,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,25,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,26,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,27,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,28,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,29,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,30,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,31,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,32,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,33,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,34,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,35,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,36,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 20574
gpu_sim_insn = 2818400
gpu_ipc =     136.9884
gpu_tot_sim_cycle = 33570
gpu_tot_sim_insn = 8827232
gpu_tot_ipc =     262.9500
gpu_tot_issued_cta = 512
gpu_occupancy = 95.4536% 
gpu_tot_occupancy = 93.8527% 
max_total_param_size = 0
gpu_stall_dramfull = 5466
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9086
partiton_level_parallism_total  =       1.8256
partiton_level_parallism_util =       5.5977
partiton_level_parallism_util_total  =       6.4455
L2_BW  =      73.2911 GB/Sec
L2_BW_total  =      70.1014 GB/Sec
gpu_total_sim_rate=882723

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2464, Miss = 754, Miss_rate = 0.306, Pending_hits = 332, Reservation_fails = 2518
	L1D_cache_core[1]: Access = 2392, Miss = 761, Miss_rate = 0.318, Pending_hits = 335, Reservation_fails = 2801
	L1D_cache_core[2]: Access = 2217, Miss = 685, Miss_rate = 0.309, Pending_hits = 315, Reservation_fails = 2485
	L1D_cache_core[3]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 313, Reservation_fails = 2714
	L1D_cache_core[4]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 314, Reservation_fails = 2042
	L1D_cache_core[5]: Access = 2392, Miss = 761, Miss_rate = 0.318, Pending_hits = 338, Reservation_fails = 2787
	L1D_cache_core[6]: Access = 2490, Miss = 801, Miss_rate = 0.322, Pending_hits = 351, Reservation_fails = 2462
	L1D_cache_core[7]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 314, Reservation_fails = 2736
	L1D_cache_core[8]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 2746
	L1D_cache_core[9]: Access = 2392, Miss = 761, Miss_rate = 0.318, Pending_hits = 339, Reservation_fails = 2819
	L1D_cache_core[10]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 2580
	L1D_cache_core[11]: Access = 2464, Miss = 754, Miss_rate = 0.306, Pending_hits = 330, Reservation_fails = 2637
	L1D_cache_core[12]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 2698
	L1D_cache_core[13]: Access = 2392, Miss = 761, Miss_rate = 0.318, Pending_hits = 337, Reservation_fails = 2658
	L1D_cache_core[14]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 2549
	L1D_cache_core[15]: Access = 2294, Miss = 721, Miss_rate = 0.314, Pending_hits = 325, Reservation_fails = 2746
	L1D_cache_core[16]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 2829
	L1D_cache_core[17]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 314, Reservation_fails = 2913
	L1D_cache_core[18]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 2446
	L1D_cache_core[19]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 312, Reservation_fails = 2298
	L1D_cache_core[20]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 2484
	L1D_cache_core[21]: Access = 3804, Miss = 1104, Miss_rate = 0.290, Pending_hits = 418, Reservation_fails = 3341
	L1D_cache_core[22]: Access = 2294, Miss = 721, Miss_rate = 0.314, Pending_hits = 327, Reservation_fails = 2673
	L1D_cache_core[23]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 314, Reservation_fails = 2767
	L1D_cache_core[24]: Access = 2464, Miss = 754, Miss_rate = 0.306, Pending_hits = 332, Reservation_fails = 2606
	L1D_cache_core[25]: Access = 2294, Miss = 721, Miss_rate = 0.314, Pending_hits = 325, Reservation_fails = 2777
	L1D_cache_core[26]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 2592
	L1D_cache_core[27]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 313, Reservation_fails = 2826
	L1D_cache_core[28]: Access = 2464, Miss = 754, Miss_rate = 0.306, Pending_hits = 332, Reservation_fails = 3136
	L1D_cache_core[29]: Access = 2784, Miss = 921, Miss_rate = 0.331, Pending_hits = 385, Reservation_fails = 3293
	L1D_cache_core[30]: Access = 3804, Miss = 1119, Miss_rate = 0.294, Pending_hits = 386, Reservation_fails = 2882
	L1D_cache_core[31]: Access = 3804, Miss = 1113, Miss_rate = 0.293, Pending_hits = 422, Reservation_fails = 3509
	L1D_cache_core[32]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 2691
	L1D_cache_core[33]: Access = 2686, Miss = 881, Miss_rate = 0.328, Pending_hits = 373, Reservation_fails = 2990
	L1D_cache_core[34]: Access = 2392, Miss = 761, Miss_rate = 0.318, Pending_hits = 339, Reservation_fails = 2751
	L1D_cache_core[35]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 2888
	L1D_cache_core[36]: Access = 3804, Miss = 1116, Miss_rate = 0.293, Pending_hits = 412, Reservation_fails = 2878
	L1D_cache_core[37]: Access = 2294, Miss = 721, Miss_rate = 0.314, Pending_hits = 321, Reservation_fails = 1880
	L1D_total_cache_accesses = 93717
	L1D_total_cache_misses = 29022
	L1D_total_cache_miss_rate = 0.3097
	L1D_total_cache_pending_hits = 12718
	L1D_total_cache_reservation_fails = 103428
	L1D_cache_data_port_util = 0.090
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12718
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 73777
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12718
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 31662
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 42115
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 29651
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
214, 214, 214, 214, 214, 214, 214, 214, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 
gpgpu_n_tot_thrd_icount = 11207392
gpgpu_n_tot_w_icount = 350231
gpgpu_n_stall_shd_mem = 29042
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28510
gpgpu_n_mem_write_global = 32774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 528464
gpgpu_n_store_insn = 200736
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 15143
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13899
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1136767	W0_Idle:202824	W0_Scoreboard:661750	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29720	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:258047
single_issue_nums: WS0:87461	WS1:87590	WS2:87590	WS3:87590	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228080 {8:28510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310960 {40:32774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1140400 {40:28510,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262192 {8:32774,}
maxmflatency = 2245 
max_icnt2mem_latency = 1799 
maxmrqlatency = 84 
max_icnt2sh_latency = 263 
averagemflatency = 543 
avg_icnt2mem_latency = 163 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 26 
mrq_lat_table:9959 	1113 	1423 	1957 	2327 	1128 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11717 	22570 	20536 	6322 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	18236 	15882 	15680 	9636 	1436 	414 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21175 	12141 	8333 	5588 	4144 	6997 	2896 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	18 	5 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        61        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        62        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5328      5328      6088      6080      6115      6109      6149      6136      6535      6533      5489      5509      5565      5504      5555      5597 
dram[1]:      5328      5328      6084      6074      6103      6118      6147      6140      6558      6516      5485      5484      5486      5525      5549      5579 
dram[2]:      5328      5328      6096      6091      6108      6115      6123      6122      6191      6213      5492      5491      5518      5490      5543      5542 
dram[3]:      5328      5328      7651      6097      6106      6115      6144      6155      6476      6189      5504      5501      5519      5520      5581      5584 
dram[4]:      5328      5328      6093      6089      6115      6117      6138      6154      6162      6166      5469      5500      5524      5513      5577      5556 
dram[5]:      5328      5328      6087      6093      6109      6106      6146      6160      6455      6181      5479      5474      5491      5528      5552      5586 
dram[6]:      5255      5255      6102      6099      6115      6104      6135      6144      6557      6562      5475      5474      5534      5576      5562      5612 
dram[7]:      5255      5328      6092      6091      6101      6099      6133      6132      6158      6157      5492      5485      5494      5547      5585      5578 
dram[8]:      5255      5255      7607      7617      6110      6102      6151      6147     10050     10046      5500      5522      5539      5536      5569      5586 
dram[9]:      5255      5255      7631      7611      6121      6116      6164      6141     10042     10066      5520      5499      5534      5531      5598      5568 
dram[10]:      5255      5255      7611      7619      6128      6099      6166      6154      6449      6544      5498      5499      5522      5534      5563      5562 
dram[11]:      5255      5255      7646      7614      6112      6107      6167      6152      6513     10062      5498      5516      5532      5525      5604      5585 
dram[12]:      5255      5255      7636      7634      6100      6107      6150      6146      6222      6475      5476      5471      5528      5520      5568      5566 
dram[13]:      5255      5255      7611      7616      6097      6112      6143      6174      6446      6503      5500      5481      5502      5495      5613      5584 
dram[14]:      5255      5255      7637      7631      6095      6096      6144      6134      6536      6539      5482      5478      5516      5540      5571      5571 
dram[15]:      7946      5255      7619      7616      6101      6095      6136      6139      6540      6222      5508      5483      5570      5509      5614      5594 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 33.500000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 47.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 62.500000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 32.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 51.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 17930/307 = 58.403908
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[1]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[2]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[3]:       128       128        67        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[4]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[5]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[6]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[7]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[8]:       124       124        68        68        64        64        64        64        47        44        64        64        64        64        64        64 
dram[9]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[10]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[11]:       125       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[12]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[13]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[14]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[15]:       128       128        68        68        64        64        64        64        51        48        64        64        64        64        64        64 
total dram reads = 17930
bank skew: 128/44 = 2.91
chip skew: 1131/1112 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1574      1572      2316      2449      2478      2482      2559      2542      1963      1919      1168      1241      1404      1315      1434      1440
dram[1]:       1573      1561      2307      2405      2479      2437      2540      2521      1919      1916      1190      1278      1354      1246      1421      1393
dram[2]:       1524      1562      2323      2380      2448      2455      2483      2522      1978      1982      1156      1242      1398      1223      1372      1417
dram[3]:       1563      1574      2285      2400      2460      2475      2499      2548      1977      1965      1182      1246      1371      1245      1448      1390
dram[4]:       1593      1605      2374      2375      2448      2438      2590      2637      1945      1995      1200      1231      1309      1353      1448      1396
dram[5]:       1546      1581      2380      2335      2413      2434      2574      2616      1907      1979      1183      1149      1287      1329      1425      1366
dram[6]:       1593      1592      2345      2371      2430      2428      2595      2624      1954      2022      1135      1196      1326      1362      1497      1417
dram[7]:       1576      1585      2306      2288      2440      2423      2575      2577      1896      2006      1191      1154      1324      1298      1499      1345
dram[8]:       1614      1617      2363      2239      2458      2470      2518      2527      1888      1922      1335      1201      1248      1352      1447      1468
dram[9]:       1556      1578      2321      2279      2456      2471      2568      2595      1845      1935      1290      1159      1318      1438      1484      1487
dram[10]:       1570      1549      2306      2241      2482      2465      2608      2625      2116      2147      1227      1150      1251      1378      1452      1438
dram[11]:       1558      1586      2329      2246      2458      2447      2555      2563      2125      2063      1228      1179      1314      1347      1428      1482
dram[12]:       1609      1568      2276      2223      2359      2382      2519      2515      2034      1972      1142      1127      1309      1352      1359      1455
dram[13]:       1600      1578      2255      2248      2341      2404      2573      2506      1993      1963      1201      1216      1272      1281      1363      1457
dram[14]:       1591      1569      2308      2295      2460      2447      2655      2551      1885      1874      1232      1176      1292      1314      1328      1444
dram[15]:       2034      2014      2764      2770      2989      2887      3197      3070      4370      2051      1705      1710      1833      1854      1851      1947
maximum mf latency per bank:
dram[0]:       1263      1247      1127      1141      1121      1109      1176      1155      1048      1021      1313      1300      1318      1301      1314      1289
dram[1]:       1262      1277      1113      1130      1139      1132      1157      1166      1272      1260      1302      1324      1322      1287      1321      1311
dram[2]:       1256      1250      1168      1115      1133      1126      1141      1183      1200      1202      1260      1243      1255      1254      1266      1233
dram[3]:       1238      1274      1179      1110      1167      1155      1167      1177      1208      1258      1225      1283      1251      1262      1247      1280
dram[4]:       1261      1288      1134      1147      1150      1130      1105      1138      1291      1263      1312      1305      1324      1290      1282      1310
dram[5]:       1225      1253      1152      1134      1131      1137      1144      1130      1088      1233      1242      1234      1264      1246      1229      1241
dram[6]:       1237      1311      1128      1134      1131      1127      1139      1111      1281      1181      1285      1323      1324      1312      1304      1320
dram[7]:       1256      1272      1163      1129      1128      1144      1152      1141      1076      1236      1279      1262      1244      1270      1252      1278
dram[8]:       1305      1290      1114      1098      1119      1096      1159      1157      1296      1263      1331      1319      1312      1323      1343      1339
dram[9]:       1324      1306      1129      1153      1132      1114      1167      1163      1290      1312      1335      1309      1315      1321      1324      1341
dram[10]:       1330      1299      1152      1139      1131      1150      1168      1144      1180      1123      1330      1292      1306      1326      1340      1344
dram[11]:       1309      1252      1110      1125      1119      1147      1143      1147      1292      1293      1314      1283      1294      1290      1322      1326
dram[12]:       1297      1212      1160      1159      1148      1155      1162      1159      1242      1282      1288      1251      1277      1285      1293      1269
dram[13]:       1203      1197      1164      1153      1166      1149      1150      1162      1239      1207      1241      1229      1226      1242      1238      1220
dram[14]:       1279      1251      1156      1129      1143      1163      1164      1161      1251      1266      1286      1274      1276      1263      1290      1246
dram[15]:       2186      2218      1973      1958      2011      1986      1988      2007      1930      1859      2198      2170      2222      2216      2228      2245
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=195848 n_nop=194714 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005719
n_activity=9911 dram_eff=0.113
bk0: 128a 193602i bk1: 128a 193821i bk2: 64a 195032i bk3: 64a 194925i bk4: 64a 194912i bk5: 64a 194800i bk6: 64a 194562i bk7: 64a 194658i bk8: 48a 195391i bk9: 48a 195393i bk10: 64a 195068i bk11: 64a 195075i bk12: 64a 195102i bk13: 64a 195304i bk14: 64a 194969i bk15: 64a 194865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.973734
Bank_Level_Parallism_Col = 2.839412
Bank_Level_Parallism_Ready = 1.217857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.294382 

BW Util details:
bwutil = 0.005719 
total_CMD = 195848 
util_bw = 1120 
Wasted_Col = 4667 
Wasted_Row = 0 
Idle = 190061 

BW Util Bottlenecks: 
RCDc_limit = 1471 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12023 
rwq = 0 
CCDLc_limit_alone = 12023 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195848 
n_nop = 194714 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.005719 
Either_Row_CoL_Bus_Util = 0.005790 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.005291 
queue_avg = 0.226027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.226027
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=195848 n_nop=194710 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005719
n_activity=9680 dram_eff=0.1157
bk0: 128a 193922i bk1: 128a 193990i bk2: 64a 194968i bk3: 64a 194886i bk4: 64a 194838i bk5: 64a 194883i bk6: 64a 194453i bk7: 64a 194671i bk8: 48a 195504i bk9: 48a 195301i bk10: 64a 194952i bk11: 64a 195113i bk12: 64a 195155i bk13: 64a 195086i bk14: 64a 194702i bk15: 64a 194889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.933480
Bank_Level_Parallism_Col = 2.840905
Bank_Level_Parallism_Ready = 1.226786
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.297754 

BW Util details:
bwutil = 0.005719 
total_CMD = 195848 
util_bw = 1120 
Wasted_Col = 4803 
Wasted_Row = 0 
Idle = 189925 

BW Util Bottlenecks: 
RCDc_limit = 1506 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12260 
rwq = 0 
CCDLc_limit_alone = 12260 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195848 
n_nop = 194710 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.005719 
Either_Row_CoL_Bus_Util = 0.005811 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.001757 
queue_avg = 0.280171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.280171
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=195848 n_nop=194708 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005719
n_activity=9765 dram_eff=0.1147
bk0: 128a 193551i bk1: 128a 193998i bk2: 64a 194968i bk3: 64a 194851i bk4: 64a 194897i bk5: 64a 195052i bk6: 64a 194356i bk7: 64a 194295i bk8: 48a 195538i bk9: 48a 195387i bk10: 64a 194835i bk11: 64a 194880i bk12: 64a 194845i bk13: 64a 194992i bk14: 64a 194470i bk15: 64a 194901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.352638
Bank_Level_Parallism_Col = 3.243824
Bank_Level_Parallism_Ready = 1.311607
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.479296 

BW Util details:
bwutil = 0.005719 
total_CMD = 195848 
util_bw = 1120 
Wasted_Col = 4509 
Wasted_Row = 0 
Idle = 190219 

BW Util Bottlenecks: 
RCDc_limit = 1502 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13283 
rwq = 0 
CCDLc_limit_alone = 13283 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195848 
n_nop = 194708 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.005719 
Either_Row_CoL_Bus_Util = 0.005821 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.240125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.240125
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=195848 n_nop=194705 n_act=19 n_pre=3 n_ref_event=0 n_req=1123 n_rd=1123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005734
n_activity=10875 dram_eff=0.1033
bk0: 128a 194179i bk1: 128a 193789i bk2: 67a 194718i bk3: 64a 194984i bk4: 64a 194905i bk5: 64a 194769i bk6: 64a 194372i bk7: 64a 194357i bk8: 48a 195427i bk9: 48a 195326i bk10: 64a 195062i bk11: 64a 195025i bk12: 64a 195232i bk13: 64a 194939i bk14: 64a 194959i bk15: 64a 194950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983081
Row_Buffer_Locality_read = 0.983081
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.971956
Bank_Level_Parallism_Col = 2.914915
Bank_Level_Parallism_Ready = 1.273375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.282078 

BW Util details:
bwutil = 0.005734 
total_CMD = 195848 
util_bw = 1123 
Wasted_Col = 4733 
Wasted_Row = 99 
Idle = 189893 

BW Util Bottlenecks: 
RCDc_limit = 1611 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12277 
rwq = 0 
CCDLc_limit_alone = 12277 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195848 
n_nop = 194705 
Read = 1123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 1123 
total_req = 1123 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1123 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.005734 
Either_Row_CoL_Bus_Util = 0.005836 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.001750 
queue_avg = 0.236791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.236791
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=195848 n_nop=194710 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005719
n_activity=9871 dram_eff=0.1135
bk0: 128a 193916i bk1: 128a 194034i bk2: 64a 195041i bk3: 64a 195125i bk4: 64a 194947i bk5: 64a 194931i bk6: 64a 194344i bk7: 64a 194523i bk8: 48a 195380i bk9: 48a 195547i bk10: 64a 195079i bk11: 64a 195138i bk12: 64a 195083i bk13: 64a 195275i bk14: 64a 194749i bk15: 64a 194674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.933866
Bank_Level_Parallism_Col = 2.887480
Bank_Level_Parallism_Ready = 1.227679
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.295711 

BW Util details:
bwutil = 0.005719 
total_CMD = 195848 
util_bw = 1120 
Wasted_Col = 4641 
Wasted_Row = 0 
Idle = 190087 

BW Util Bottlenecks: 
RCDc_limit = 1477 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12095 
rwq = 0 
CCDLc_limit_alone = 12095 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195848 
n_nop = 194710 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.005719 
Either_Row_CoL_Bus_Util = 0.005811 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.001757 
queue_avg = 0.235096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.235096
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=195848 n_nop=194714 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005719
n_activity=10089 dram_eff=0.111
bk0: 128a 193983i bk1: 128a 193861i bk2: 64a 195060i bk3: 64a 194931i bk4: 64a 194912i bk5: 64a 194858i bk6: 64a 194400i bk7: 64a 194497i bk8: 48a 195494i bk9: 48a 195320i bk10: 64a 194909i bk11: 64a 195099i bk12: 64a 195229i bk13: 64a 195043i bk14: 64a 194586i bk15: 64a 194929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.069682
Bank_Level_Parallism_Col = 2.984798
Bank_Level_Parallism_Ready = 1.230357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.316967 

BW Util details:
bwutil = 0.005719 
total_CMD = 195848 
util_bw = 1120 
Wasted_Col = 4606 
Wasted_Row = 0 
Idle = 190122 

BW Util Bottlenecks: 
RCDc_limit = 1495 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12501 
rwq = 0 
CCDLc_limit_alone = 12501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195848 
n_nop = 194714 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.005719 
Either_Row_CoL_Bus_Util = 0.005790 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.005291 
queue_avg = 0.311568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.311568
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=195848 n_nop=194710 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005719
n_activity=10932 dram_eff=0.1025
bk0: 128a 194243i bk1: 128a 194025i bk2: 64a 194888i bk3: 64a 194910i bk4: 64a 194829i bk5: 64a 194991i bk6: 64a 194507i bk7: 64a 194450i bk8: 48a 195460i bk9: 48a 195413i bk10: 64a 194887i bk11: 64a 195042i bk12: 64a 195177i bk13: 64a 195010i bk14: 64a 194688i bk15: 64a 194737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.080226
Bank_Level_Parallism_Col = 3.002122
Bank_Level_Parallism_Ready = 1.231250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.385255 

BW Util details:
bwutil = 0.005719 
total_CMD = 195848 
util_bw = 1120 
Wasted_Col = 4539 
Wasted_Row = 0 
Idle = 190189 

BW Util Bottlenecks: 
RCDc_limit = 1504 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12302 
rwq = 0 
CCDLc_limit_alone = 12302 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195848 
n_nop = 194710 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.005719 
Either_Row_CoL_Bus_Util = 0.005811 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.001757 
queue_avg = 0.250255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.250255
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=195848 n_nop=194709 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005719
n_activity=10277 dram_eff=0.109
bk0: 128a 194154i bk1: 128a 193924i bk2: 64a 194884i bk3: 64a 194998i bk4: 64a 194835i bk5: 64a 194653i bk6: 64a 194489i bk7: 64a 194736i bk8: 48a 195277i bk9: 48a 195337i bk10: 64a 195179i bk11: 64a 195086i bk12: 64a 195133i bk13: 64a 195077i bk14: 64a 194860i bk15: 64a 194991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.922300
Bank_Level_Parallism_Col = 2.837671
Bank_Level_Parallism_Ready = 1.253571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.182363 

BW Util details:
bwutil = 0.005719 
total_CMD = 195848 
util_bw = 1120 
Wasted_Col = 4723 
Wasted_Row = 0 
Idle = 190005 

BW Util Bottlenecks: 
RCDc_limit = 1488 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12193 
rwq = 0 
CCDLc_limit_alone = 12193 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195848 
n_nop = 194709 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.005719 
Either_Row_CoL_Bus_Util = 0.005816 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000878 
queue_avg = 0.226865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.226865
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=195848 n_nop=194711 n_act=20 n_pre=4 n_ref_event=0 n_req=1115 n_rd=1115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005693
n_activity=10353 dram_eff=0.1077
bk0: 124a 194182i bk1: 124a 194105i bk2: 68a 194671i bk3: 68a 194586i bk4: 64a 195192i bk5: 64a 194859i bk6: 64a 194436i bk7: 64a 194403i bk8: 47a 195349i bk9: 44a 195432i bk10: 64a 195165i bk11: 64a 194902i bk12: 64a 194973i bk13: 64a 195012i bk14: 64a 194461i bk15: 64a 194603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982063
Row_Buffer_Locality_read = 0.982063
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.186111
Bank_Level_Parallism_Col = 3.092872
Bank_Level_Parallism_Ready = 1.228700
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.516678 

BW Util details:
bwutil = 0.005693 
total_CMD = 195848 
util_bw = 1115 
Wasted_Col = 4586 
Wasted_Row = 59 
Idle = 190088 

BW Util Bottlenecks: 
RCDc_limit = 1725 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12475 
rwq = 0 
CCDLc_limit_alone = 12475 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195848 
n_nop = 194711 
Read = 1115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1115 
total_req = 1115 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1115 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.005693 
Either_Row_CoL_Bus_Util = 0.005806 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.001759 
queue_avg = 0.251869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.251869
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=195848 n_nop=194714 n_act=20 n_pre=4 n_ref_event=0 n_req=1112 n_rd=1112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005678
n_activity=10312 dram_eff=0.1078
bk0: 124a 194232i bk1: 124a 194211i bk2: 68a 194672i bk3: 68a 194812i bk4: 64a 195126i bk5: 64a 194992i bk6: 64a 194625i bk7: 64a 194411i bk8: 44a 195408i bk9: 44a 195487i bk10: 64a 194891i bk11: 64a 194944i bk12: 64a 195111i bk13: 64a 195239i bk14: 64a 194692i bk15: 64a 194719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982014
Row_Buffer_Locality_read = 0.982014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.743865
Bank_Level_Parallism_Col = 2.692620
Bank_Level_Parallism_Ready = 1.218525
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.238134 

BW Util details:
bwutil = 0.005678 
total_CMD = 195848 
util_bw = 1112 
Wasted_Col = 5044 
Wasted_Row = 79 
Idle = 189613 

BW Util Bottlenecks: 
RCDc_limit = 1714 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11826 
rwq = 0 
CCDLc_limit_alone = 11826 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195848 
n_nop = 194714 
Read = 1112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1112 
total_req = 1112 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1112 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.005678 
Either_Row_CoL_Bus_Util = 0.005790 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.001764 
queue_avg = 0.222857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.222857
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=195848 n_nop=194714 n_act=20 n_pre=4 n_ref_event=0 n_req=1112 n_rd=1112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005678
n_activity=9588 dram_eff=0.116
bk0: 124a 194114i bk1: 124a 193846i bk2: 68a 194640i bk3: 68a 194674i bk4: 64a 195046i bk5: 64a 194754i bk6: 64a 194670i bk7: 64a 194589i bk8: 44a 195470i bk9: 44a 195484i bk10: 64a 195022i bk11: 64a 194769i bk12: 64a 195000i bk13: 64a 195023i bk14: 64a 194686i bk15: 64a 194660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982014
Row_Buffer_Locality_read = 0.982014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.187587
Bank_Level_Parallism_Col = 3.115317
Bank_Level_Parallism_Ready = 1.262590
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.460736 

BW Util details:
bwutil = 0.005678 
total_CMD = 195848 
util_bw = 1112 
Wasted_Col = 4545 
Wasted_Row = 63 
Idle = 190128 

BW Util Bottlenecks: 
RCDc_limit = 1669 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12627 
rwq = 0 
CCDLc_limit_alone = 12627 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195848 
n_nop = 194714 
Read = 1112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1112 
total_req = 1112 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1112 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.005678 
Either_Row_CoL_Bus_Util = 0.005790 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.001764 
queue_avg = 0.284986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.284986
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=195848 n_nop=194712 n_act=20 n_pre=4 n_ref_event=0 n_req=1113 n_rd=1113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005683
n_activity=10147 dram_eff=0.1097
bk0: 125a 193973i bk1: 124a 194088i bk2: 68a 194709i bk3: 68a 194633i bk4: 64a 194896i bk5: 64a 194971i bk6: 64a 194629i bk7: 64a 194442i bk8: 44a 195512i bk9: 44a 195386i bk10: 64a 195040i bk11: 64a 194879i bk12: 64a 195095i bk13: 64a 195037i bk14: 64a 194732i bk15: 64a 194577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982031
Row_Buffer_Locality_read = 0.982031
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.970105
Bank_Level_Parallism_Col = 2.920220
Bank_Level_Parallism_Ready = 1.224618
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.375583 

BW Util details:
bwutil = 0.005683 
total_CMD = 195848 
util_bw = 1113 
Wasted_Col = 4896 
Wasted_Row = 79 
Idle = 189760 

BW Util Bottlenecks: 
RCDc_limit = 1705 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12575 
rwq = 0 
CCDLc_limit_alone = 12575 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195848 
n_nop = 194712 
Read = 1113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1113 
total_req = 1113 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1113 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.005683 
Either_Row_CoL_Bus_Util = 0.005800 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000880 
queue_avg = 0.282290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.28229
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=195848 n_nop=194698 n_act=20 n_pre=4 n_ref_event=0 n_req=1128 n_rd=1128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00576
n_activity=10150 dram_eff=0.1111
bk0: 128a 194090i bk1: 128a 194022i bk2: 68a 194762i bk3: 68a 194702i bk4: 64a 194995i bk5: 64a 194819i bk6: 64a 194590i bk7: 64a 194582i bk8: 48a 195281i bk9: 48a 195417i bk10: 64a 194928i bk11: 64a 194998i bk12: 64a 195194i bk13: 64a 195121i bk14: 64a 194690i bk15: 64a 194958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982270
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.835650
Bank_Level_Parallism_Col = 2.782159
Bank_Level_Parallism_Ready = 1.238475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.192542 

BW Util details:
bwutil = 0.005760 
total_CMD = 195848 
util_bw = 1128 
Wasted_Col = 4963 
Wasted_Row = 97 
Idle = 189660 

BW Util Bottlenecks: 
RCDc_limit = 1702 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12303 
rwq = 0 
CCDLc_limit_alone = 12303 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195848 
n_nop = 194698 
Read = 1128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1128 
total_req = 1128 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1128 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.005760 
Either_Row_CoL_Bus_Util = 0.005872 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.001739 
queue_avg = 0.238772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.238772
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=195848 n_nop=194699 n_act=20 n_pre=4 n_ref_event=0 n_req=1128 n_rd=1128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00576
n_activity=10525 dram_eff=0.1072
bk0: 128a 194197i bk1: 128a 194037i bk2: 68a 194791i bk3: 68a 194833i bk4: 64a 194953i bk5: 64a 194899i bk6: 64a 194578i bk7: 64a 194509i bk8: 48a 195434i bk9: 48a 195352i bk10: 64a 195025i bk11: 64a 195346i bk12: 64a 195092i bk13: 64a 195150i bk14: 64a 194819i bk15: 64a 194828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982270
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.691742
Bank_Level_Parallism_Col = 2.614265
Bank_Level_Parallism_Ready = 1.198582
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.185347 

BW Util details:
bwutil = 0.005760 
total_CMD = 195848 
util_bw = 1128 
Wasted_Col = 5059 
Wasted_Row = 74 
Idle = 189587 

BW Util Bottlenecks: 
RCDc_limit = 1726 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11599 
rwq = 0 
CCDLc_limit_alone = 11599 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195848 
n_nop = 194699 
Read = 1128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1128 
total_req = 1128 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1128 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.005760 
Either_Row_CoL_Bus_Util = 0.005867 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.002611 
queue_avg = 0.253533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.253533
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=195848 n_nop=194698 n_act=20 n_pre=4 n_ref_event=0 n_req=1128 n_rd=1128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00576
n_activity=10797 dram_eff=0.1045
bk0: 128a 193680i bk1: 128a 193767i bk2: 68a 194654i bk3: 68a 194718i bk4: 64a 194823i bk5: 64a 194878i bk6: 64a 194424i bk7: 64a 194312i bk8: 48a 195353i bk9: 48a 195327i bk10: 64a 194991i bk11: 64a 194962i bk12: 64a 195157i bk13: 64a 194908i bk14: 64a 194529i bk15: 64a 194789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982270
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.109830
Bank_Level_Parallism_Col = 2.982616
Bank_Level_Parallism_Ready = 1.273050
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.312266 

BW Util details:
bwutil = 0.005760 
total_CMD = 195848 
util_bw = 1128 
Wasted_Col = 5031 
Wasted_Row = 87 
Idle = 189602 

BW Util Bottlenecks: 
RCDc_limit = 1717 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13194 
rwq = 0 
CCDLc_limit_alone = 13194 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195848 
n_nop = 194698 
Read = 1128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1128 
total_req = 1128 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1128 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.005760 
Either_Row_CoL_Bus_Util = 0.005872 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.001739 
queue_avg = 0.265165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.265165
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=195848 n_nop=194692 n_act=22 n_pre=6 n_ref_event=0 n_req=1131 n_rd=1131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005775
n_activity=13877 dram_eff=0.0815
bk0: 128a 194183i bk1: 128a 194431i bk2: 68a 194732i bk3: 68a 194827i bk4: 64a 195022i bk5: 64a 194761i bk6: 64a 194664i bk7: 64a 194470i bk8: 51a 195461i bk9: 48a 195436i bk10: 64a 195366i bk11: 64a 195302i bk12: 64a 195405i bk13: 64a 195376i bk14: 64a 195449i bk15: 64a 195527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980548
Row_Buffer_Locality_read = 0.980548
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.124145
Bank_Level_Parallism_Col = 2.072133
Bank_Level_Parallism_Ready = 1.145004
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745068 

BW Util details:
bwutil = 0.005775 
total_CMD = 195848 
util_bw = 1131 
Wasted_Col = 5362 
Wasted_Row = 233 
Idle = 189122 

BW Util Bottlenecks: 
RCDc_limit = 1955 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9404 
rwq = 0 
CCDLc_limit_alone = 9404 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 195848 
n_nop = 194692 
Read = 1131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 6 
n_ref = 0 
n_req = 1131 
total_req = 1131 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 1131 
Row_Bus_Util =  0.000143 
CoL_Bus_Util = 0.005775 
Either_Row_CoL_Bus_Util = 0.005903 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.002595 
queue_avg = 0.188851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.188851

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1893, Miss = 576, Miss_rate = 0.304, Pending_hits = 16, Reservation_fails = 287
L2_cache_bank[1]: Access = 1925, Miss = 576, Miss_rate = 0.299, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[2]: Access = 1896, Miss = 576, Miss_rate = 0.304, Pending_hits = 17, Reservation_fails = 156
L2_cache_bank[3]: Access = 1928, Miss = 576, Miss_rate = 0.299, Pending_hits = 26, Reservation_fails = 111
L2_cache_bank[4]: Access = 1904, Miss = 576, Miss_rate = 0.303, Pending_hits = 19, Reservation_fails = 125
L2_cache_bank[5]: Access = 1926, Miss = 576, Miss_rate = 0.299, Pending_hits = 26, Reservation_fails = 166
L2_cache_bank[6]: Access = 1908, Miss = 579, Miss_rate = 0.303, Pending_hits = 22, Reservation_fails = 186
L2_cache_bank[7]: Access = 1924, Miss = 576, Miss_rate = 0.299, Pending_hits = 24, Reservation_fails = 137
L2_cache_bank[8]: Access = 1919, Miss = 576, Miss_rate = 0.300, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[9]: Access = 1901, Miss = 576, Miss_rate = 0.303, Pending_hits = 20, Reservation_fails = 300
L2_cache_bank[10]: Access = 1919, Miss = 576, Miss_rate = 0.300, Pending_hits = 22, Reservation_fails = 324
L2_cache_bank[11]: Access = 1903, Miss = 576, Miss_rate = 0.303, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[12]: Access = 1926, Miss = 576, Miss_rate = 0.299, Pending_hits = 25, Reservation_fails = 263
L2_cache_bank[13]: Access = 1906, Miss = 576, Miss_rate = 0.302, Pending_hits = 24, Reservation_fails = 36
L2_cache_bank[14]: Access = 1922, Miss = 576, Miss_rate = 0.300, Pending_hits = 26, Reservation_fails = 266
L2_cache_bank[15]: Access = 1901, Miss = 576, Miss_rate = 0.303, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[16]: Access = 1896, Miss = 572, Miss_rate = 0.302, Pending_hits = 25, Reservation_fails = 128
L2_cache_bank[17]: Access = 1890, Miss = 575, Miss_rate = 0.304, Pending_hits = 20, Reservation_fails = 167
L2_cache_bank[18]: Access = 1903, Miss = 572, Miss_rate = 0.301, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[19]: Access = 1879, Miss = 572, Miss_rate = 0.304, Pending_hits = 20, Reservation_fails = 268
L2_cache_bank[20]: Access = 1922, Miss = 576, Miss_rate = 0.300, Pending_hits = 25, Reservation_fails = 181
L2_cache_bank[21]: Access = 1907, Miss = 576, Miss_rate = 0.302, Pending_hits = 22, Reservation_fails = 123
L2_cache_bank[22]: Access = 1920, Miss = 577, Miss_rate = 0.301, Pending_hits = 24, Reservation_fails = 326
L2_cache_bank[23]: Access = 1899, Miss = 576, Miss_rate = 0.303, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[24]: Access = 1925, Miss = 580, Miss_rate = 0.301, Pending_hits = 24, Reservation_fails = 283
L2_cache_bank[25]: Access = 1939, Miss = 580, Miss_rate = 0.299, Pending_hits = 25, Reservation_fails = 28
L2_cache_bank[26]: Access = 1921, Miss = 580, Miss_rate = 0.302, Pending_hits = 23, Reservation_fails = 120
L2_cache_bank[27]: Access = 1939, Miss = 580, Miss_rate = 0.299, Pending_hits = 24, Reservation_fails = 165
L2_cache_bank[28]: Access = 1905, Miss = 576, Miss_rate = 0.302, Pending_hits = 19, Reservation_fails = 161
L2_cache_bank[29]: Access = 1914, Miss = 576, Miss_rate = 0.301, Pending_hits = 23, Reservation_fails = 155
L2_cache_bank[30]: Access = 1896, Miss = 576, Miss_rate = 0.304, Pending_hits = 20, Reservation_fails = 119
L2_cache_bank[31]: Access = 2028, Miss = 579, Miss_rate = 0.286, Pending_hits = 31, Reservation_fails = 1378
L2_total_cache_accesses = 61284
L2_total_cache_misses = 18442
L2_total_cache_miss_rate = 0.3009
L2_total_cache_pending_hits = 721
L2_total_cache_reservation_fails = 5959
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9859
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5959
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 721
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4799
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1160
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=61284
icnt_total_pkts_simt_to_mem=61284
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 61284
Req_Network_cycles = 33570
Req_Network_injected_packets_per_cycle =       1.8256 
Req_Network_conflicts_per_cycle =       1.0599
Req_Network_conflicts_per_cycle_util =       3.9588
Req_Bank_Level_Parallism =       6.8184
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.3070
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.8295

Reply_Network_injected_packets_num = 61284
Reply_Network_cycles = 33570
Reply_Network_injected_packets_per_cycle =        1.8256
Reply_Network_conflicts_per_cycle =        1.7780
Reply_Network_conflicts_per_cycle_util =       6.0622
Reply_Bank_Level_Parallism =       6.2243
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.4045
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0480
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 882723 (inst/sec)
gpgpu_simulation_rate = 3357 (cycle/sec)
gpgpu_silicon_slowdown = 357462x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
