Analysis & Elaboration report for xram_sdram_vector
Thu Dec 16 10:24:08 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |de10lite_xram_sdram
  5. Parameter Settings for User Entity Instance: clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component
  6. Parameter Settings for User Entity Instance: glue_xram:glue_xram
  7. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline
  8. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline
  9. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|idecode_mi32:\G_idecode_mi32:idecode
 10. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile
 11. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|alu:alu
 12. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|shift:shift
 13. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|loadalign:\G_pipelined_load_aligner:loadalign
 14. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier
 15. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram
 16. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram
 17. Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram
 18. Parameter Settings for User Entity Instance: glue_xram:glue_xram|sdram:\G_sdram16:sdram16
 19. Parameter Settings for User Entity Instance: glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance
 20. Parameter Settings for User Entity Instance: glue_xram:glue_xram|spi:\G_spi:0:spi_instance
 21. Parameter Settings for User Entity Instance: glue_xram:glue_xram|spi:\G_spi:1:spi_instance
 22. Parameter Settings for User Entity Instance: glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst
 23. Parameter Settings for User Entity Instance: glue_xram:glue_xram|timer:\G_timer:timer
 24. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector
 25. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage3:I3|FPnormalize:I9
 26. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage3:I3|FPround:I11
 27. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage4:I4|FPnormalize:I1
 28. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide
 29. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:0:vector_bram
 30. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:1:vector_bram
 31. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:2:vector_bram
 32. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:3:vector_bram
 33. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:4:vector_bram
 34. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:5:vector_bram
 35. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:6:vector_bram
 36. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:7:vector_bram
 37. Parameter Settings for User Entity Instance: glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma
 38. Parameter Settings for User Entity Instance: glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo
 39. Parameter Settings for User Entity Instance: glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory
 40. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vga:\G_vgahdmi:vgabitmap
 41. Parameter Settings for User Entity Instance: glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid
 42. Parameter Settings for User Entity Instance: glue_xram:glue_xram|bram:\G_bram:bram
 43. Parameter Settings for User Entity Instance: acram_emu:acram_emulation
 44. Parameter Settings for User Entity Instance: acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:0:ram_emu_8bit
 45. Parameter Settings for User Entity Instance: acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:1:ram_emu_8bit
 46. Parameter Settings for User Entity Instance: acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:2:ram_emu_8bit
 47. Parameter Settings for User Entity Instance: acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:3:ram_emu_8bit
 48. altpll Parameter Settings by Entity Instance
 49. Analysis & Elaboration Settings
 50. Port Connectivity Checks: "acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:3:ram_emu_8bit"
 51. Port Connectivity Checks: "acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:2:ram_emu_8bit"
 52. Port Connectivity Checks: "acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:1:ram_emu_8bit"
 53. Port Connectivity Checks: "acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:0:ram_emu_8bit"
 54. Port Connectivity Checks: "glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid|TMDS_encoder:u22"
 55. Port Connectivity Checks: "glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid|TMDS_encoder:u21"
 56. Port Connectivity Checks: "glue_xram:glue_xram|vga:\G_vgahdmi:vgabitmap"
 57. Port Connectivity Checks: "glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory"
 58. Port Connectivity Checks: "glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo"
 59. Port Connectivity Checks: "glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma"
 60. Port Connectivity Checks: "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage4:I4|FPnormalize:I1"
 61. Port Connectivity Checks: "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage1:I1|UnpackFP:I1"
 62. Port Connectivity Checks: "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage1:I1|UnpackFP:I0"
 63. Port Connectivity Checks: "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_prepare_input:S01_ieee_adder_prepare_inputA"
 64. Port Connectivity Checks: "glue_xram:glue_xram|vector:\G_vector:vector"
 65. Port Connectivity Checks: "glue_xram:glue_xram|timer:\G_timer:timer"
 66. Port Connectivity Checks: "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst"
 67. Port Connectivity Checks: "glue_xram:glue_xram|sdram:\G_sdram16:sdram16"
 68. Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram"
 69. Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram"
 70. Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram"
 71. Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier"
 72. Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile"
 73. Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|idecode_mi32:\G_idecode_mi32:idecode"
 74. Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"
 75. Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline"
 76. Port Connectivity Checks: "glue_xram:glue_xram"
 77. Port Connectivity Checks: "clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75"
 78. Analysis & Elaboration Messages
 79. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Thu Dec 16 10:24:08 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; xram_sdram_vector                           ;
; Top-level Entity Name              ; de10lite_xram_sdram                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |de10lite_xram_sdram ;
+---------------------------+--------+------------------------------------------------+
; Parameter Name            ; Value  ; Type                                           ;
+---------------------------+--------+------------------------------------------------+
; C_arch                    ; 0      ; Signed Integer                                 ;
; C_debug                   ; false  ; Enumerated                                     ;
; C_branch_prediction       ; true   ; Enumerated                                     ;
; C_clk_freq                ; 75     ; Signed Integer                                 ;
; C_bram_size               ; 1      ; Signed Integer                                 ;
; C_boot_write_protect      ; false  ; Enumerated                                     ;
; C_icache_size             ; 4      ; Signed Integer                                 ;
; C_dcache_size             ; 4      ; Signed Integer                                 ;
; C_acram                   ; false  ; Enumerated                                     ;
; C_sdram                   ; true   ; Enumerated                                     ;
; C_vector                  ; true   ; Enumerated                                     ;
; C_vector_axi              ; false  ; Enumerated                                     ;
; C_vector_registers        ; 8      ; Signed Integer                                 ;
; C_vector_vaddr_bits       ; 11     ; Signed Integer                                 ;
; C_vector_vdata_bits       ; 32     ; Signed Integer                                 ;
; C_vector_bram_pass_thru   ; false  ; Enumerated                                     ;
; C_vector_float_addsub     ; true   ; Enumerated                                     ;
; C_vector_float_multiply   ; true   ; Enumerated                                     ;
; C_vector_float_divide     ; true   ; Enumerated                                     ;
; C_hdmi_out                ; false  ; Enumerated                                     ;
; C_vgahdmi                 ; true   ; Enumerated                                     ;
; C_vgahdmi_cache_size      ; 0      ; Signed Integer                                 ;
; C_vgahdmi_fifo_data_width ; 8      ; Signed Integer                                 ;
; C_sio                     ; 1      ; Signed Integer                                 ;
; C_sio_init_baudrate       ; 115200 ; Signed Integer                                 ;
; C_spi                     ; 2      ; Signed Integer                                 ;
; C_gpio                    ; 32     ; Signed Integer                                 ;
; C_timer                   ; true   ; Enumerated                                     ;
; C_simple_io               ; true   ; Enumerated                                     ;
+---------------------------+--------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component ;
+-------------------------------+----------------------------------------+---------------------------------------+
; Parameter Name                ; Value                                  ; Type                                  ;
+-------------------------------+----------------------------------------+---------------------------------------+
; OPERATION_MODE                ; NORMAL                                 ; Untyped                               ;
; PLL_TYPE                      ; AUTO                                   ; Untyped                               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_50M_25M_250M_75M ; Untyped                               ;
; QUALIFY_CONF_DONE             ; OFF                                    ; Untyped                               ;
; COMPENSATE_CLOCK              ; CLK0                                   ; Untyped                               ;
; SCAN_CHAIN                    ; LONG                                   ; Untyped                               ;
; PRIMARY_CLOCK                 ; inclk0                                 ; Untyped                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                                  ; Signed Integer                        ;
; INCLK1_INPUT_FREQUENCY        ; 20000                                  ; Signed Integer                        ;
; GATE_LOCK_SIGNAL              ; NO                                     ; Untyped                               ;
; GATE_LOCK_COUNTER             ; 0                                      ; Untyped                               ;
; LOCK_HIGH                     ; 1                                      ; Untyped                               ;
; LOCK_LOW                      ; 1                                      ; Untyped                               ;
; VALID_LOCK_MULTIPLIER         ; 1                                      ; Untyped                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                                      ; Untyped                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                    ; Untyped                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                    ; Untyped                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                    ; Untyped                               ;
; SKIP_VCO                      ; OFF                                    ; Untyped                               ;
; SWITCH_OVER_COUNTER           ; 0                                      ; Untyped                               ;
; SWITCH_OVER_TYPE              ; AUTO                                   ; Untyped                               ;
; FEEDBACK_SOURCE               ; EXTCLK0                                ; Untyped                               ;
; BANDWIDTH                     ; 0                                      ; Untyped                               ;
; BANDWIDTH_TYPE                ; AUTO                                   ; Untyped                               ;
; SPREAD_FREQUENCY              ; 0                                      ; Untyped                               ;
; DOWN_SPREAD                   ; 0                                      ; Untyped                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                    ; Untyped                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                    ; Untyped                               ;
; CLK9_MULTIPLY_BY              ; 0                                      ; Untyped                               ;
; CLK8_MULTIPLY_BY              ; 0                                      ; Untyped                               ;
; CLK7_MULTIPLY_BY              ; 0                                      ; Untyped                               ;
; CLK6_MULTIPLY_BY              ; 0                                      ; Untyped                               ;
; CLK5_MULTIPLY_BY              ; 1                                      ; Untyped                               ;
; CLK4_MULTIPLY_BY              ; 1                                      ; Untyped                               ;
; CLK3_MULTIPLY_BY              ; 1                                      ; Untyped                               ;
; CLK2_MULTIPLY_BY              ; 3                                      ; Signed Integer                        ;
; CLK1_MULTIPLY_BY              ; 5                                      ; Signed Integer                        ;
; CLK0_MULTIPLY_BY              ; 1                                      ; Signed Integer                        ;
; CLK9_DIVIDE_BY                ; 0                                      ; Untyped                               ;
; CLK8_DIVIDE_BY                ; 0                                      ; Untyped                               ;
; CLK7_DIVIDE_BY                ; 0                                      ; Untyped                               ;
; CLK6_DIVIDE_BY                ; 0                                      ; Untyped                               ;
; CLK5_DIVIDE_BY                ; 1                                      ; Untyped                               ;
; CLK4_DIVIDE_BY                ; 1                                      ; Untyped                               ;
; CLK3_DIVIDE_BY                ; 1                                      ; Untyped                               ;
; CLK2_DIVIDE_BY                ; 2                                      ; Signed Integer                        ;
; CLK1_DIVIDE_BY                ; 1                                      ; Signed Integer                        ;
; CLK0_DIVIDE_BY                ; 2                                      ; Signed Integer                        ;
; CLK9_PHASE_SHIFT              ; 0                                      ; Untyped                               ;
; CLK8_PHASE_SHIFT              ; 0                                      ; Untyped                               ;
; CLK7_PHASE_SHIFT              ; 0                                      ; Untyped                               ;
; CLK6_PHASE_SHIFT              ; 0                                      ; Untyped                               ;
; CLK5_PHASE_SHIFT              ; 0                                      ; Untyped                               ;
; CLK4_PHASE_SHIFT              ; 0                                      ; Untyped                               ;
; CLK3_PHASE_SHIFT              ; 0                                      ; Untyped                               ;
; CLK2_PHASE_SHIFT              ; 0                                      ; Untyped                               ;
; CLK1_PHASE_SHIFT              ; 0                                      ; Untyped                               ;
; CLK0_PHASE_SHIFT              ; 0                                      ; Untyped                               ;
; CLK5_TIME_DELAY               ; 0                                      ; Untyped                               ;
; CLK4_TIME_DELAY               ; 0                                      ; Untyped                               ;
; CLK3_TIME_DELAY               ; 0                                      ; Untyped                               ;
; CLK2_TIME_DELAY               ; 0                                      ; Untyped                               ;
; CLK1_TIME_DELAY               ; 0                                      ; Untyped                               ;
; CLK0_TIME_DELAY               ; 0                                      ; Untyped                               ;
; CLK9_DUTY_CYCLE               ; 50                                     ; Untyped                               ;
; CLK8_DUTY_CYCLE               ; 50                                     ; Untyped                               ;
; CLK7_DUTY_CYCLE               ; 50                                     ; Untyped                               ;
; CLK6_DUTY_CYCLE               ; 50                                     ; Untyped                               ;
; CLK5_DUTY_CYCLE               ; 50                                     ; Untyped                               ;
; CLK4_DUTY_CYCLE               ; 50                                     ; Untyped                               ;
; CLK3_DUTY_CYCLE               ; 50                                     ; Untyped                               ;
; CLK2_DUTY_CYCLE               ; 50                                     ; Signed Integer                        ;
; CLK1_DUTY_CYCLE               ; 50                                     ; Signed Integer                        ;
; CLK0_DUTY_CYCLE               ; 50                                     ; Signed Integer                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                               ;
; LOCK_WINDOW_UI                ;  0.05                                  ; Untyped                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                                 ; Untyped                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                                 ; Untyped                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                                 ; Untyped                               ;
; DPA_MULTIPLY_BY               ; 0                                      ; Untyped                               ;
; DPA_DIVIDE_BY                 ; 1                                      ; Untyped                               ;
; DPA_DIVIDER                   ; 0                                      ; Untyped                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                                      ; Untyped                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                                      ; Untyped                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                                      ; Untyped                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                                      ; Untyped                               ;
; EXTCLK3_DIVIDE_BY             ; 1                                      ; Untyped                               ;
; EXTCLK2_DIVIDE_BY             ; 1                                      ; Untyped                               ;
; EXTCLK1_DIVIDE_BY             ; 1                                      ; Untyped                               ;
; EXTCLK0_DIVIDE_BY             ; 1                                      ; Untyped                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                                      ; Untyped                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                                      ; Untyped                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                                      ; Untyped                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                                      ; Untyped                               ;
; EXTCLK3_TIME_DELAY            ; 0                                      ; Untyped                               ;
; EXTCLK2_TIME_DELAY            ; 0                                      ; Untyped                               ;
; EXTCLK1_TIME_DELAY            ; 0                                      ; Untyped                               ;
; EXTCLK0_TIME_DELAY            ; 0                                      ; Untyped                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                                     ; Untyped                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                                     ; Untyped                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                                     ; Untyped                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                                     ; Untyped                               ;
; VCO_MULTIPLY_BY               ; 0                                      ; Untyped                               ;
; VCO_DIVIDE_BY                 ; 0                                      ; Untyped                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                      ; Untyped                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                      ; Untyped                               ;
; VCO_MIN                       ; 0                                      ; Untyped                               ;
; VCO_MAX                       ; 0                                      ; Untyped                               ;
; VCO_CENTER                    ; 0                                      ; Untyped                               ;
; PFD_MIN                       ; 0                                      ; Untyped                               ;
; PFD_MAX                       ; 0                                      ; Untyped                               ;
; M_INITIAL                     ; 0                                      ; Untyped                               ;
; M                             ; 0                                      ; Untyped                               ;
; N                             ; 1                                      ; Untyped                               ;
; M2                            ; 1                                      ; Untyped                               ;
; N2                            ; 1                                      ; Untyped                               ;
; SS                            ; 1                                      ; Untyped                               ;
; C0_HIGH                       ; 0                                      ; Untyped                               ;
; C1_HIGH                       ; 0                                      ; Untyped                               ;
; C2_HIGH                       ; 0                                      ; Untyped                               ;
; C3_HIGH                       ; 0                                      ; Untyped                               ;
; C4_HIGH                       ; 0                                      ; Untyped                               ;
; C5_HIGH                       ; 0                                      ; Untyped                               ;
; C6_HIGH                       ; 0                                      ; Untyped                               ;
; C7_HIGH                       ; 0                                      ; Untyped                               ;
; C8_HIGH                       ; 0                                      ; Untyped                               ;
; C9_HIGH                       ; 0                                      ; Untyped                               ;
; C0_LOW                        ; 0                                      ; Untyped                               ;
; C1_LOW                        ; 0                                      ; Untyped                               ;
; C2_LOW                        ; 0                                      ; Untyped                               ;
; C3_LOW                        ; 0                                      ; Untyped                               ;
; C4_LOW                        ; 0                                      ; Untyped                               ;
; C5_LOW                        ; 0                                      ; Untyped                               ;
; C6_LOW                        ; 0                                      ; Untyped                               ;
; C7_LOW                        ; 0                                      ; Untyped                               ;
; C8_LOW                        ; 0                                      ; Untyped                               ;
; C9_LOW                        ; 0                                      ; Untyped                               ;
; C0_INITIAL                    ; 0                                      ; Untyped                               ;
; C1_INITIAL                    ; 0                                      ; Untyped                               ;
; C2_INITIAL                    ; 0                                      ; Untyped                               ;
; C3_INITIAL                    ; 0                                      ; Untyped                               ;
; C4_INITIAL                    ; 0                                      ; Untyped                               ;
; C5_INITIAL                    ; 0                                      ; Untyped                               ;
; C6_INITIAL                    ; 0                                      ; Untyped                               ;
; C7_INITIAL                    ; 0                                      ; Untyped                               ;
; C8_INITIAL                    ; 0                                      ; Untyped                               ;
; C9_INITIAL                    ; 0                                      ; Untyped                               ;
; C0_MODE                       ; BYPASS                                 ; Untyped                               ;
; C1_MODE                       ; BYPASS                                 ; Untyped                               ;
; C2_MODE                       ; BYPASS                                 ; Untyped                               ;
; C3_MODE                       ; BYPASS                                 ; Untyped                               ;
; C4_MODE                       ; BYPASS                                 ; Untyped                               ;
; C5_MODE                       ; BYPASS                                 ; Untyped                               ;
; C6_MODE                       ; BYPASS                                 ; Untyped                               ;
; C7_MODE                       ; BYPASS                                 ; Untyped                               ;
; C8_MODE                       ; BYPASS                                 ; Untyped                               ;
; C9_MODE                       ; BYPASS                                 ; Untyped                               ;
; C0_PH                         ; 0                                      ; Untyped                               ;
; C1_PH                         ; 0                                      ; Untyped                               ;
; C2_PH                         ; 0                                      ; Untyped                               ;
; C3_PH                         ; 0                                      ; Untyped                               ;
; C4_PH                         ; 0                                      ; Untyped                               ;
; C5_PH                         ; 0                                      ; Untyped                               ;
; C6_PH                         ; 0                                      ; Untyped                               ;
; C7_PH                         ; 0                                      ; Untyped                               ;
; C8_PH                         ; 0                                      ; Untyped                               ;
; C9_PH                         ; 0                                      ; Untyped                               ;
; L0_HIGH                       ; 1                                      ; Untyped                               ;
; L1_HIGH                       ; 1                                      ; Untyped                               ;
; G0_HIGH                       ; 1                                      ; Untyped                               ;
; G1_HIGH                       ; 1                                      ; Untyped                               ;
; G2_HIGH                       ; 1                                      ; Untyped                               ;
; G3_HIGH                       ; 1                                      ; Untyped                               ;
; E0_HIGH                       ; 1                                      ; Untyped                               ;
; E1_HIGH                       ; 1                                      ; Untyped                               ;
; E2_HIGH                       ; 1                                      ; Untyped                               ;
; E3_HIGH                       ; 1                                      ; Untyped                               ;
; L0_LOW                        ; 1                                      ; Untyped                               ;
; L1_LOW                        ; 1                                      ; Untyped                               ;
; G0_LOW                        ; 1                                      ; Untyped                               ;
; G1_LOW                        ; 1                                      ; Untyped                               ;
; G2_LOW                        ; 1                                      ; Untyped                               ;
; G3_LOW                        ; 1                                      ; Untyped                               ;
; E0_LOW                        ; 1                                      ; Untyped                               ;
; E1_LOW                        ; 1                                      ; Untyped                               ;
; E2_LOW                        ; 1                                      ; Untyped                               ;
; E3_LOW                        ; 1                                      ; Untyped                               ;
; L0_INITIAL                    ; 1                                      ; Untyped                               ;
; L1_INITIAL                    ; 1                                      ; Untyped                               ;
; G0_INITIAL                    ; 1                                      ; Untyped                               ;
; G1_INITIAL                    ; 1                                      ; Untyped                               ;
; G2_INITIAL                    ; 1                                      ; Untyped                               ;
; G3_INITIAL                    ; 1                                      ; Untyped                               ;
; E0_INITIAL                    ; 1                                      ; Untyped                               ;
; E1_INITIAL                    ; 1                                      ; Untyped                               ;
; E2_INITIAL                    ; 1                                      ; Untyped                               ;
; E3_INITIAL                    ; 1                                      ; Untyped                               ;
; L0_MODE                       ; BYPASS                                 ; Untyped                               ;
; L1_MODE                       ; BYPASS                                 ; Untyped                               ;
; G0_MODE                       ; BYPASS                                 ; Untyped                               ;
; G1_MODE                       ; BYPASS                                 ; Untyped                               ;
; G2_MODE                       ; BYPASS                                 ; Untyped                               ;
; G3_MODE                       ; BYPASS                                 ; Untyped                               ;
; E0_MODE                       ; BYPASS                                 ; Untyped                               ;
; E1_MODE                       ; BYPASS                                 ; Untyped                               ;
; E2_MODE                       ; BYPASS                                 ; Untyped                               ;
; E3_MODE                       ; BYPASS                                 ; Untyped                               ;
; L0_PH                         ; 0                                      ; Untyped                               ;
; L1_PH                         ; 0                                      ; Untyped                               ;
; G0_PH                         ; 0                                      ; Untyped                               ;
; G1_PH                         ; 0                                      ; Untyped                               ;
; G2_PH                         ; 0                                      ; Untyped                               ;
; G3_PH                         ; 0                                      ; Untyped                               ;
; E0_PH                         ; 0                                      ; Untyped                               ;
; E1_PH                         ; 0                                      ; Untyped                               ;
; E2_PH                         ; 0                                      ; Untyped                               ;
; E3_PH                         ; 0                                      ; Untyped                               ;
; M_PH                          ; 0                                      ; Untyped                               ;
; C1_USE_CASC_IN                ; OFF                                    ; Untyped                               ;
; C2_USE_CASC_IN                ; OFF                                    ; Untyped                               ;
; C3_USE_CASC_IN                ; OFF                                    ; Untyped                               ;
; C4_USE_CASC_IN                ; OFF                                    ; Untyped                               ;
; C5_USE_CASC_IN                ; OFF                                    ; Untyped                               ;
; C6_USE_CASC_IN                ; OFF                                    ; Untyped                               ;
; C7_USE_CASC_IN                ; OFF                                    ; Untyped                               ;
; C8_USE_CASC_IN                ; OFF                                    ; Untyped                               ;
; C9_USE_CASC_IN                ; OFF                                    ; Untyped                               ;
; CLK0_COUNTER                  ; G0                                     ; Untyped                               ;
; CLK1_COUNTER                  ; G0                                     ; Untyped                               ;
; CLK2_COUNTER                  ; G0                                     ; Untyped                               ;
; CLK3_COUNTER                  ; G0                                     ; Untyped                               ;
; CLK4_COUNTER                  ; G0                                     ; Untyped                               ;
; CLK5_COUNTER                  ; G0                                     ; Untyped                               ;
; CLK6_COUNTER                  ; E0                                     ; Untyped                               ;
; CLK7_COUNTER                  ; E1                                     ; Untyped                               ;
; CLK8_COUNTER                  ; E2                                     ; Untyped                               ;
; CLK9_COUNTER                  ; E3                                     ; Untyped                               ;
; L0_TIME_DELAY                 ; 0                                      ; Untyped                               ;
; L1_TIME_DELAY                 ; 0                                      ; Untyped                               ;
; G0_TIME_DELAY                 ; 0                                      ; Untyped                               ;
; G1_TIME_DELAY                 ; 0                                      ; Untyped                               ;
; G2_TIME_DELAY                 ; 0                                      ; Untyped                               ;
; G3_TIME_DELAY                 ; 0                                      ; Untyped                               ;
; E0_TIME_DELAY                 ; 0                                      ; Untyped                               ;
; E1_TIME_DELAY                 ; 0                                      ; Untyped                               ;
; E2_TIME_DELAY                 ; 0                                      ; Untyped                               ;
; E3_TIME_DELAY                 ; 0                                      ; Untyped                               ;
; M_TIME_DELAY                  ; 0                                      ; Untyped                               ;
; N_TIME_DELAY                  ; 0                                      ; Untyped                               ;
; EXTCLK3_COUNTER               ; E3                                     ; Untyped                               ;
; EXTCLK2_COUNTER               ; E2                                     ; Untyped                               ;
; EXTCLK1_COUNTER               ; E1                                     ; Untyped                               ;
; EXTCLK0_COUNTER               ; E0                                     ; Untyped                               ;
; ENABLE0_COUNTER               ; L0                                     ; Untyped                               ;
; ENABLE1_COUNTER               ; L0                                     ; Untyped                               ;
; CHARGE_PUMP_CURRENT           ; 2                                      ; Untyped                               ;
; LOOP_FILTER_R                 ;  1.000000                              ; Untyped                               ;
; LOOP_FILTER_C                 ; 5                                      ; Untyped                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                   ; Untyped                               ;
; LOOP_FILTER_R_BITS            ; 9999                                   ; Untyped                               ;
; LOOP_FILTER_C_BITS            ; 9999                                   ; Untyped                               ;
; VCO_POST_SCALE                ; 0                                      ; Untyped                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                      ; Untyped                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                      ; Untyped                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                      ; Untyped                               ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                                 ; Untyped                               ;
; PORT_CLKENA0                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLKENA1                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLKENA2                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLKENA3                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLKENA4                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLKENA5                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                      ; Untyped                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                      ; Untyped                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                      ; Untyped                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                      ; Untyped                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLKBAD0                  ; PORT_USED                              ; Untyped                               ;
; PORT_CLKBAD1                  ; PORT_USED                              ; Untyped                               ;
; PORT_CLK0                     ; PORT_USED                              ; Untyped                               ;
; PORT_CLK1                     ; PORT_USED                              ; Untyped                               ;
; PORT_CLK2                     ; PORT_USED                              ; Untyped                               ;
; PORT_CLK3                     ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLK4                     ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLK5                     ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLK6                     ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLK7                     ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLK8                     ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLK9                     ; PORT_UNUSED                            ; Untyped                               ;
; PORT_SCANDATA                 ; PORT_UNUSED                            ; Untyped                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                            ; Untyped                               ;
; PORT_SCANDONE                 ; PORT_UNUSED                            ; Untyped                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                      ; Untyped                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                      ; Untyped                               ;
; PORT_ACTIVECLOCK              ; PORT_USED                              ; Untyped                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_INCLK1                   ; PORT_USED                              ; Untyped                               ;
; PORT_INCLK0                   ; PORT_USED                              ; Untyped                               ;
; PORT_FBIN                     ; PORT_UNUSED                            ; Untyped                               ;
; PORT_PLLENA                   ; PORT_UNUSED                            ; Untyped                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                            ; Untyped                               ;
; PORT_ARESET                   ; PORT_USED                              ; Untyped                               ;
; PORT_PFDENA                   ; PORT_UNUSED                            ; Untyped                               ;
; PORT_SCANCLK                  ; PORT_UNUSED                            ; Untyped                               ;
; PORT_SCANACLR                 ; PORT_UNUSED                            ; Untyped                               ;
; PORT_SCANREAD                 ; PORT_UNUSED                            ; Untyped                               ;
; PORT_SCANWRITE                ; PORT_UNUSED                            ; Untyped                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                      ; Untyped                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                      ; Untyped                               ;
; PORT_LOCKED                   ; PORT_USED                              ; Untyped                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                            ; Untyped                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                      ; Untyped                               ;
; PORT_PHASEDONE                ; PORT_UNUSED                            ; Untyped                               ;
; PORT_PHASESTEP                ; PORT_UNUSED                            ; Untyped                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                            ; Untyped                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                            ; Untyped                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                            ; Untyped                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                      ; Untyped                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                      ; Untyped                               ;
; M_TEST_SOURCE                 ; 5                                      ; Untyped                               ;
; C0_TEST_SOURCE                ; 5                                      ; Untyped                               ;
; C1_TEST_SOURCE                ; 5                                      ; Untyped                               ;
; C2_TEST_SOURCE                ; 5                                      ; Untyped                               ;
; C3_TEST_SOURCE                ; 5                                      ; Untyped                               ;
; C4_TEST_SOURCE                ; 5                                      ; Untyped                               ;
; C5_TEST_SOURCE                ; 5                                      ; Untyped                               ;
; C6_TEST_SOURCE                ; 5                                      ; Untyped                               ;
; C7_TEST_SOURCE                ; 5                                      ; Untyped                               ;
; C8_TEST_SOURCE                ; 5                                      ; Untyped                               ;
; C9_TEST_SOURCE                ; 5                                      ; Untyped                               ;
; CBXI_PARAMETER                ; clk_50M_25M_250M_75M_altpll            ; Untyped                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                   ; Untyped                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                                      ; Untyped                               ;
; WIDTH_CLOCK                   ; 5                                      ; Signed Integer                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                      ; Untyped                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                    ; Untyped                               ;
; DEVICE_FAMILY                 ; MAX 10                                 ; Untyped                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                                 ; Untyped                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                    ; Untyped                               ;
; AUTO_CARRY_CHAINS             ; ON                                     ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                                    ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS           ; ON                                     ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                    ; IGNORE_CASCADE                        ;
+-------------------------------+----------------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram                        ;
+------------------------------------+----------------------------------+-----------------+
; Parameter Name                     ; Value                            ; Type            ;
+------------------------------------+----------------------------------+-----------------+
; c_clk_freq                         ; 75                               ; Signed Integer  ;
; c_arch                             ; 0                                ; Signed Integer  ;
; c_big_endian                       ; false                            ; Enumerated      ;
; c_mult_enable                      ; true                             ; Enumerated      ;
; c_mul_acc                          ; false                            ; Enumerated      ;
; c_mul_reg                          ; false                            ; Enumerated      ;
; c_branch_likely                    ; true                             ; Enumerated      ;
; c_sign_extend                      ; true                             ; Enumerated      ;
; c_ll_sc                            ; false                            ; Enumerated      ;
; c_pc_mask                          ; 11111111111111111111111111111111 ; Unsigned Binary ;
; c_exceptions                       ; true                             ; Enumerated      ;
; c_cop0_count                       ; true                             ; Enumerated      ;
; c_cop0_compare                     ; true                             ; Enumerated      ;
; c_cop0_config                      ; true                             ; Enumerated      ;
; c_branch_prediction                ; true                             ; Enumerated      ;
; c_full_shifter                     ; true                             ; Enumerated      ;
; c_result_forwarding                ; true                             ; Enumerated      ;
; c_load_aligner                     ; true                             ; Enumerated      ;
; c_regfile_synchronous_read         ; false                            ; Enumerated      ;
; c_movn_movz                        ; false                            ; Enumerated      ;
; c_debug                            ; false                            ; Enumerated      ;
; c_sdram_clock_range                ; 2                                ; Signed Integer  ;
; c_sdram_ras                        ; 3                                ; Signed Integer  ;
; c_sdram_cas                        ; 3                                ; Signed Integer  ;
; c_sdram_pre                        ; 3                                ; Signed Integer  ;
; c_sdram_address_width              ; 24                               ; Signed Integer  ;
; c_sdram_column_bits                ; 9                                ; Signed Integer  ;
; c_sdram_startup_cycles             ; 10100                            ; Signed Integer  ;
; c_sdram_cycles_per_refresh         ; 1524                             ; Signed Integer  ;
; c_bram_size                        ; 1                                ; Signed Integer  ;
; c_bram_const_init                  ; true                             ; Enumerated      ;
; c_boot_write_protect               ; false                            ; Enumerated      ;
; c_boot_spi                         ; false                            ; Enumerated      ;
; c_icache_size                      ; 4                                ; Signed Integer  ;
; c_dcache_size                      ; 4                                ; Signed Integer  ;
; c_xram_base                        ; 1000                             ; Unsigned Binary ;
; c_cached_addr_bits                 ; 20                               ; Signed Integer  ;
; c_xdma                             ; false                            ; Enumerated      ;
; c_sram                             ; false                            ; Enumerated      ;
; c_sram8                            ; false                            ; Enumerated      ;
; c_sram_refresh                     ; false                            ; Enumerated      ;
; c_sram_wait_cycles                 ; 4                                ; Signed Integer  ;
; c_sram_pipelined_read              ; false                            ; Enumerated      ;
; c_sdram                            ; true                             ; Enumerated      ;
; c_sdram32                          ; false                            ; Enumerated      ;
; c_acram                            ; false                            ; Enumerated      ;
; c_acram_wait_cycles                ; 4                                ; Signed Integer  ;
; c_axiram                           ; false                            ; Enumerated      ;
; c_sio                              ; 1                                ; Signed Integer  ;
; c_sio_init_baudrate                ; 115200                           ; Signed Integer  ;
; c_sio_fixed_baudrate               ; false                            ; Enumerated      ;
; c_sio_break_detect                 ; true                             ; Enumerated      ;
; c_usbsio                           ; 0000                             ; Unsigned Binary ;
; c_spi                              ; 2                                ; Signed Integer  ;
; c_spi_turbo_mode                   ; 0000                             ; Unsigned Binary ;
; c_spi_fixed_speed                  ; 1111                             ; Unsigned Binary ;
; c_simple_in                        ; 32                               ; Signed Integer  ;
; c_simple_out                       ; 32                               ; Signed Integer  ;
; c_dvid_ddr                         ; false                            ; Enumerated      ;
; c_lvds_display                     ; false                            ; Enumerated      ;
; c_lcd35_display                    ; false                            ; Enumerated      ;
; c_shift_clock_synchronizer         ; false                            ; Enumerated      ;
; c_tv                               ; false                            ; Enumerated      ;
; c_tv_fifo_width                    ; 512                              ; Signed Integer  ;
; c_tv_fifo_height                   ; 512                              ; Signed Integer  ;
; c_tv_fifo_data_width               ; 8                                ; Signed Integer  ;
; c_tv_fifo_addr_width               ; 11                               ; Signed Integer  ;
; c_vgahdmi                          ; true                             ; Enumerated      ;
; c_vgahdmi_compositing              ; 2                                ; Signed Integer  ;
; c_compositing2_write_while_reading ; true                             ; Enumerated      ;
; c_vgahdmi_mode                     ; 1                                ; Signed Integer  ;
; c_vgahdmi_axi                      ; false                            ; Enumerated      ;
; c_vgahdmi_cache_size               ; 0                                ; Signed Integer  ;
; c_vgahdmi_cache_use_i              ; false                            ; Enumerated      ;
; c_vgahdmi_fifo_fast_ram            ; true                             ; Enumerated      ;
; c_vgahdmi_fifo_timeout             ; 0                                ; Signed Integer  ;
; c_vgahdmi_fifo_burst_max_bits      ; 0                                ; Signed Integer  ;
; c_vgahdmi_fifo_data_width          ; 8                                ; Signed Integer  ;
; c_video_base_addr_out              ; false                            ; Enumerated      ;
; c_ledstrip                         ; false                            ; Enumerated      ;
; c_ledstrip_full_circle             ; 100                              ; Signed Integer  ;
; c_ledstrip_fifo_width              ; 72                               ; Signed Integer  ;
; c_ledstrip_fifo_height             ; 36                               ; Signed Integer  ;
; c_ledstrip_fifo_data_width         ; 8                                ; Signed Integer  ;
; c_ledstrip_fifo_addr_width         ; 11                               ; Signed Integer  ;
; c_vgatext                          ; false                            ; Enumerated      ;
; c_vgatext_label                    ; f32c                             ; String          ;
; c_vgatext_mode                     ; 1                                ; Signed Integer  ;
; c_vgatext_bits                     ; 2                                ; Signed Integer  ;
; c_vgatext_bram_mem                 ; 4                                ; Signed Integer  ;
; c_vgatext_bram_base                ; 0100                             ; Unsigned Binary ;
; c_vgatext_external_mem             ; 0                                ; Signed Integer  ;
; c_vgatext_reset                    ; true                             ; Enumerated      ;
; c_vgatext_palette                  ; false                            ; Enumerated      ;
; c_vgatext_text                     ; true                             ; Enumerated      ;
; c_vgatext_font_bram8               ; false                            ; Enumerated      ;
; c_vgatext_char_height              ; 16                               ; Signed Integer  ;
; c_vgatext_font_height              ; 8                                ; Signed Integer  ;
; c_vgatext_font_depth               ; 8                                ; Signed Integer  ;
; c_vgatext_font_linedouble          ; true                             ; Enumerated      ;
; c_vgatext_font_widthdouble         ; false                            ; Enumerated      ;
; c_vgatext_monochrome               ; false                            ; Enumerated      ;
; c_vgatext_finescroll               ; false                            ; Enumerated      ;
; c_vgatext_cursor                   ; true                             ; Enumerated      ;
; c_vgatext_cursor_blink             ; true                             ; Enumerated      ;
; c_vgatext_bus_read                 ; false                            ; Enumerated      ;
; c_vgatext_reg_read                 ; false                            ; Enumerated      ;
; c_vgatext_text_fifo                ; true                             ; Enumerated      ;
; c_vgatext_text_fifo_postpone_step  ; 0                                ; Signed Integer  ;
; c_vgatext_text_fifo_step           ; 40                               ; Signed Integer  ;
; c_vgatext_text_fifo_width          ; 6                                ; Signed Integer  ;
; c_vgatext_bitmap                   ; false                            ; Enumerated      ;
; c_vgatext_bitmap_depth             ; 8                                ; Signed Integer  ;
; c_vgatext_bitmap_fifo              ; false                            ; Enumerated      ;
; c_vgatext_bitmap_fifo_timeout      ; 0                                ; Signed Integer  ;
; c_vgatext_bitmap_fifo_step         ; 640                              ; Signed Integer  ;
; c_vgatext_bitmap_fifo_height       ; 480                              ; Signed Integer  ;
; c_vgatext_bitmap_fifo_addr_width   ; 11                               ; Signed Integer  ;
; c_vgatext_bitmap_fifo_data_width   ; 8                                ; Signed Integer  ;
; c_pcm                              ; false                            ; Enumerated      ;
; c_synth                            ; false                            ; Enumerated      ;
; c_synth_zero_cross                 ; false                            ; Enumerated      ;
; c_synth_amplify                    ; 0                                ; Signed Integer  ;
; c_synth_multiplier_sign_fix        ; false                            ; Enumerated      ;
; c_dacpwm                           ; false                            ; Enumerated      ;
; c_spdif                            ; false                            ; Enumerated      ;
; c_i2s                              ; false                            ; Enumerated      ;
; c_i2s_hz                           ; 44100                            ; Signed Integer  ;
; c_cw_simple_out                    ; -1                               ; Signed Integer  ;
; c_fmrds                            ; false                            ; Enumerated      ;
; c_fm_stereo                        ; false                            ; Enumerated      ;
; c_fm_filter                        ; false                            ; Enumerated      ;
; c_fm_downsample                    ; false                            ; Enumerated      ;
; c_rds_msg_len                      ; 260                              ; Signed Integer  ;
; c_fmdds_hz                         ; 250000000                        ; Signed Integer  ;
; c_rds_clock_multiply               ; 57                               ; Signed Integer  ;
; c_rds_clock_divide                 ; 3125                             ; Signed Integer  ;
; c_gpio                             ; 32                               ; Signed Integer  ;
; c_gpio_pullup                      ; false                            ; Enumerated      ;
; c_gpio_adc                         ; 6                                ; Signed Integer  ;
; c_pids                             ; 0                                ; Signed Integer  ;
; c_pid_simulator                    ; 00000000                         ; Unsigned Binary ;
; c_pid_prescaler                    ; 18                               ; Signed Integer  ;
; c_pid_precision                    ; 1                                ; Signed Integer  ;
; c_pid_pwm_bits                     ; 12                               ; Signed Integer  ;
; c_pid_fp                           ; 8                                ; Signed Integer  ;
; c_timer                            ; true                             ; Enumerated      ;
; c_timer_ocp_mux                    ; true                             ; Enumerated      ;
; c_timer_ocps                       ; 2                                ; Signed Integer  ;
; c_timer_icps                       ; 2                                ; Signed Integer  ;
; c_vector                           ; true                             ; Enumerated      ;
; c_vector_burst_max_bits            ; 6                                ; Signed Integer  ;
; c_vector_vaddr_bits                ; 11                               ; Signed Integer  ;
; c_vector_vdata_bits                ; 32                               ; Signed Integer  ;
; c_vector_bram_pass_thru            ; false                            ; Enumerated      ;
; c_vector_axi                       ; false                            ; Enumerated      ;
; c_vector_interrupt                 ; false                            ; Enumerated      ;
; c_vector_registers                 ; 8                                ; Signed Integer  ;
; c_vector_float_addsub              ; true                             ; Enumerated      ;
; c_vector_float_multiply            ; true                             ; Enumerated      ;
; c_vector_float_divide              ; true                             ; Enumerated      ;
+------------------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline ;
+----------------------------+----------------------------------+-----------------+
; Parameter Name             ; Value                            ; Type            ;
+----------------------------+----------------------------------+-----------------+
; c_arch                     ; 0                                ; Signed Integer  ;
; c_big_endian               ; false                            ; Enumerated      ;
; c_mult_enable              ; true                             ; Enumerated      ;
; c_mul_acc                  ; false                            ; Enumerated      ;
; c_mul_reg                  ; false                            ; Enumerated      ;
; c_branch_likely            ; true                             ; Enumerated      ;
; c_sign_extend              ; true                             ; Enumerated      ;
; c_movn_movz                ; false                            ; Enumerated      ;
; c_ll_sc                    ; false                            ; Enumerated      ;
; c_exceptions               ; true                             ; Enumerated      ;
; c_pc_mask                  ; 11111111111111111111111111111111 ; Unsigned Binary ;
; c_init_pc                  ; 00000000000000000000000000000000 ; Unsigned Binary ;
; c_clk_freq                 ; 75                               ; Signed Integer  ;
; c_cpuid                    ; 0                                ; Signed Integer  ;
; c_cop0_count               ; true                             ; Enumerated      ;
; c_cop0_compare             ; true                             ; Enumerated      ;
; c_cop0_config              ; true                             ; Enumerated      ;
; c_result_forwarding        ; true                             ; Enumerated      ;
; c_branch_prediction        ; true                             ; Enumerated      ;
; c_bp_global_depth          ; 6                                ; Signed Integer  ;
; c_load_aligner             ; true                             ; Enumerated      ;
; c_full_shifter             ; true                             ; Enumerated      ;
; c_regfile_synchronous_read ; false                            ; Enumerated      ;
; c_icache_size              ; 4                                ; Signed Integer  ;
; c_dcache_size              ; 4                                ; Signed Integer  ;
; c_cached_addr_bits         ; 20                               ; Signed Integer  ;
; c_xram_base                ; 1000                             ; Unsigned Binary ;
; c_cache_bursts             ; false                            ; Enumerated      ;
; c_debug                    ; false                            ; Enumerated      ;
+----------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline ;
+----------------------------+----------------------------------+-----------------------------------+
; Parameter Name             ; Value                            ; Type                              ;
+----------------------------+----------------------------------+-----------------------------------+
; c_arch                     ; 0                                ; Signed Integer                    ;
; c_big_endian               ; false                            ; Enumerated                        ;
; c_mult_enable              ; true                             ; Enumerated                        ;
; c_mul_acc                  ; false                            ; Enumerated                        ;
; c_mul_reg                  ; false                            ; Enumerated                        ;
; c_branch_likely            ; true                             ; Enumerated                        ;
; c_sign_extend              ; true                             ; Enumerated                        ;
; c_movn_movz                ; false                            ; Enumerated                        ;
; c_ll_sc                    ; false                            ; Enumerated                        ;
; c_exceptions               ; true                             ; Enumerated                        ;
; c_pc_mask                  ; 11111111111111111111111111111111 ; Unsigned Binary                   ;
; c_init_pc                  ; 00000000000000000000000000000000 ; Unsigned Binary                   ;
; c_clk_freq                 ; 75                               ; Signed Integer                    ;
; c_cache                    ; true                             ; Enumerated                        ;
; c_cpuid                    ; 0                                ; Signed Integer                    ;
; c_cop0_count               ; true                             ; Enumerated                        ;
; c_cop0_compare             ; true                             ; Enumerated                        ;
; c_cop0_config              ; true                             ; Enumerated                        ;
; c_result_forwarding        ; true                             ; Enumerated                        ;
; c_branch_prediction        ; true                             ; Enumerated                        ;
; c_bp_global_depth          ; 6                                ; Signed Integer                    ;
; c_load_aligner             ; true                             ; Enumerated                        ;
; c_full_shifter             ; true                             ; Enumerated                        ;
; c_reg_if_pc                ; true                             ; Enumerated                        ;
; c_regfile_synchronous_read ; false                            ; Enumerated                        ;
; c_debug                    ; false                            ; Enumerated                        ;
+----------------------------+----------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|idecode_mi32:\G_idecode_mi32:idecode ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------+
; c_branch_likely ; true  ; Enumerated                                                                                                   ;
; c_sign_extend   ; true  ; Enumerated                                                                                                   ;
; c_mul_acc       ; false ; Enumerated                                                                                                   ;
; c_mul_reg       ; false ; Enumerated                                                                                                   ;
; c_cache         ; true  ; Enumerated                                                                                                   ;
; c_ll_sc         ; false ; Enumerated                                                                                                   ;
; c_movn_movz     ; false ; Enumerated                                                                                                   ;
; c_exceptions    ; true  ; Enumerated                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile ;
+--------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------+
; c_synchronous_read ; false ; Enumerated                                                                           ;
; c_debug            ; false ; Enumerated                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; c_sign_extend  ; true  ; Enumerated                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|shift:shift ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; c_load_aligner ; true  ; Enumerated                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|loadalign:\G_pipelined_load_aligner:loadalign ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; c_big_endian   ; false ; Enumerated                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; c_skip_mux     ; true  ; Enumerated                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; dual_port      ; true  ; Enumerated                                                                                       ;
; pass_thru_a    ; true  ; Enumerated                                                                                       ;
; pass_thru_b    ; true  ; Enumerated                                                                                       ;
; data_width     ; 6     ; Signed Integer                                                                                   ;
; addr_width     ; 10    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; dual_port      ; false ; Enumerated                                                                                                    ;
; pass_thru_a    ; true  ; Enumerated                                                                                                    ;
; pass_thru_b    ; true  ; Enumerated                                                                                                    ;
; data_width     ; 18    ; Signed Integer                                                                                                ;
; addr_width     ; 10    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; dual_port      ; false ; Enumerated                                                                                                    ;
; pass_thru_a    ; true  ; Enumerated                                                                                                    ;
; pass_thru_b    ; true  ; Enumerated                                                                                                    ;
; data_width     ; 18    ; Signed Integer                                                                                                ;
; addr_width     ; 10    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|sdram:\G_sdram16:sdram16 ;
+----------------------+-------+------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                       ;
+----------------------+-------+------------------------------------------------------------+
; c_ports              ; 5     ; Signed Integer                                             ;
; c_prio_port          ; -1    ; Signed Integer                                             ;
; c_ras                ; 3     ; Signed Integer                                             ;
; c_cas                ; 3     ; Signed Integer                                             ;
; c_pre                ; 3     ; Signed Integer                                             ;
; c_clock_range        ; 2     ; Signed Integer                                             ;
; c_ready_point        ; 1     ; Signed Integer                                             ;
; c_done_point         ; 1     ; Signed Integer                                             ;
; c_write_ready_delay  ; 2     ; Signed Integer                                             ;
; c_shift_read         ; false ; Enumerated                                                 ;
; c_allow_back2back    ; true  ; Enumerated                                                 ;
; sdram_address_width  ; 24    ; Signed Integer                                             ;
; sdram_column_bits    ; 9     ; Signed Integer                                             ;
; sdram_startup_cycles ; 10100 ; Signed Integer                                             ;
; cycles_per_refresh   ; 1524  ; Signed Integer                                             ;
+----------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance ;
+-------------------------+--------+---------------------------------------------------------------------------+
; Parameter Name          ; Value  ; Type                                                                      ;
+-------------------------+--------+---------------------------------------------------------------------------+
; c_clk_freq              ; 75     ; Signed Integer                                                            ;
; c_big_endian            ; false  ; Enumerated                                                                ;
; c_init_baudrate         ; 115200 ; Signed Integer                                                            ;
; c_fixed_baudrate        ; false  ; Enumerated                                                                ;
; c_break_detect          ; true   ; Enumerated                                                                ;
; c_break_detect_delay_ms ; 200    ; Signed Integer                                                            ;
; c_break_resets_baudrate ; true   ; Enumerated                                                                ;
; c_tx_only               ; false  ; Enumerated                                                                ;
; c_bypass                ; false  ; Enumerated                                                                ;
+-------------------------+--------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|spi:\G_spi:0:spi_instance ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; c_fixed_speed  ; true  ; Enumerated                                                        ;
; c_turbo_mode   ; false ; Enumerated                                                        ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|spi:\G_spi:1:spi_instance ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; c_fixed_speed  ; true  ; Enumerated                                                        ;
; c_turbo_mode   ; false ; Enumerated                                                        ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; c_addr_bits    ; 3     ; Signed Integer                                                   ;
; c_bits         ; 32    ; Signed Integer                                                   ;
; c_pullup       ; false ; Enumerated                                                       ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|timer:\G_timer:timer ;
+--------------------+-------+----------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                     ;
+--------------------+-------+----------------------------------------------------------+
; c_ocps             ; 2     ; Signed Integer                                           ;
; c_icps             ; 2     ; Signed Integer                                           ;
; c_period_frac      ; 0     ; Signed Integer                                           ;
; c_have_afc         ; true  ; Enumerated                                               ;
; c_afc_immediate_sp ; true  ; Enumerated                                               ;
; c_have_intr        ; true  ; Enumerated                                               ;
; c_pres             ; 10    ; Signed Integer                                           ;
; c_bits             ; 12    ; Signed Integer                                           ;
+--------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector ;
+-----------------------+-------+----------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                     ;
+-----------------------+-------+----------------------------------------------------------+
; c_addr_bits           ; 3     ; Signed Integer                                           ;
; c_vaddr_bits          ; 11    ; Signed Integer                                           ;
; c_vdata_bits          ; 32    ; Signed Integer                                           ;
; c_bram_pass_thru      ; false ; Enumerated                                               ;
; c_vectors             ; 8     ; Signed Integer                                           ;
; c_float_addsub        ; true  ; Enumerated                                               ;
; c_float_multiply      ; true  ; Enumerated                                               ;
; c_float_divide        ; true  ; Enumerated                                               ;
; c_bram_in_reg         ; false ; Enumerated                                               ;
; c_bram_out_reg        ; false ; Enumerated                                               ;
; c_function_result_reg ; false ; Enumerated                                               ;
; c_bits                ; 32    ; Signed Integer                                           ;
+-----------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage3:I3|FPnormalize:I9 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; sig_width      ; 28    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage3:I3|FPround:I11 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; sig_width      ; 28    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage4:I4|FPnormalize:I1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; sig_width      ; 28    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                              ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; c_pipe_stages    ; 6     ; Signed Integer                                                                                                    ;
; c_float_mode     ; true  ; Enumerated                                                                                                        ;
; c_exponent_bits  ; 8     ; Signed Integer                                                                                                    ;
; c_mantissa_bits  ; 23    ; Signed Integer                                                                                                    ;
; c_precision_bits ; 27    ; Signed Integer                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:0:vector_bram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; dual_port      ; true  ; Enumerated                                                                                                         ;
; pass_thru_a    ; false ; Enumerated                                                                                                         ;
; pass_thru_b    ; false ; Enumerated                                                                                                         ;
; data_width     ; 32    ; Signed Integer                                                                                                     ;
; addr_width     ; 11    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:1:vector_bram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; dual_port      ; true  ; Enumerated                                                                                                         ;
; pass_thru_a    ; false ; Enumerated                                                                                                         ;
; pass_thru_b    ; false ; Enumerated                                                                                                         ;
; data_width     ; 32    ; Signed Integer                                                                                                     ;
; addr_width     ; 11    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:2:vector_bram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; dual_port      ; true  ; Enumerated                                                                                                         ;
; pass_thru_a    ; false ; Enumerated                                                                                                         ;
; pass_thru_b    ; false ; Enumerated                                                                                                         ;
; data_width     ; 32    ; Signed Integer                                                                                                     ;
; addr_width     ; 11    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:3:vector_bram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; dual_port      ; true  ; Enumerated                                                                                                         ;
; pass_thru_a    ; false ; Enumerated                                                                                                         ;
; pass_thru_b    ; false ; Enumerated                                                                                                         ;
; data_width     ; 32    ; Signed Integer                                                                                                     ;
; addr_width     ; 11    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:4:vector_bram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; dual_port      ; true  ; Enumerated                                                                                                         ;
; pass_thru_a    ; false ; Enumerated                                                                                                         ;
; pass_thru_b    ; false ; Enumerated                                                                                                         ;
; data_width     ; 32    ; Signed Integer                                                                                                     ;
; addr_width     ; 11    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:5:vector_bram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; dual_port      ; true  ; Enumerated                                                                                                         ;
; pass_thru_a    ; false ; Enumerated                                                                                                         ;
; pass_thru_b    ; false ; Enumerated                                                                                                         ;
; data_width     ; 32    ; Signed Integer                                                                                                     ;
; addr_width     ; 11    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:6:vector_bram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; dual_port      ; true  ; Enumerated                                                                                                         ;
; pass_thru_a    ; false ; Enumerated                                                                                                         ;
; pass_thru_b    ; false ; Enumerated                                                                                                         ;
; data_width     ; 32    ; Signed Integer                                                                                                     ;
; addr_width     ; 11    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:7:vector_bram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; dual_port      ; true  ; Enumerated                                                                                                         ;
; pass_thru_a    ; false ; Enumerated                                                                                                         ;
; pass_thru_b    ; false ; Enumerated                                                                                                         ;
; data_width     ; 32    ; Signed Integer                                                                                                     ;
; addr_width     ; 11    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma ;
+------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------------+
; c_vaddr_bits     ; 11    ; Signed Integer                                                                                  ;
; c_vdata_bits     ; 32    ; Signed Integer                                                                                  ;
; c_burst_max_bits ; 3     ; Signed Integer                                                                                  ;
+------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo ;
+-----------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                ;
+-----------------------+-------+-------------------------------------------------------------------------------------+
; c_synclen             ; 2     ; Signed Integer                                                                      ;
; c_fast_ram            ; true  ; Enumerated                                                                          ;
; c_write_while_reading ; true  ; Enumerated                                                                          ;
; c_position_clipping   ; false ; Enumerated                                                                          ;
; c_timeout             ; 0     ; Signed Integer                                                                      ;
; c_timeout_incomplete  ; false ; Enumerated                                                                          ;
; c_burst_max_bits      ; 0     ; Signed Integer                                                                      ;
; c_width               ; 640   ; Signed Integer                                                                      ;
; c_height              ; 480   ; Signed Integer                                                                      ;
; c_vscroll             ; 3     ; Signed Integer                                                                      ;
; c_data_width          ; 8     ; Signed Integer                                                                      ;
; c_length_subtract     ; 0     ; Signed Integer                                                                      ;
; c_addr_width          ; 11    ; Signed Integer                                                                      ;
+-----------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; dual_port      ; true  ; Enumerated                                                                                                             ;
; pass_thru_a    ; false ; Enumerated                                                                                                             ;
; pass_thru_b    ; false ; Enumerated                                                                                                             ;
; data_width     ; 8     ; Signed Integer                                                                                                         ;
; addr_width     ; 11    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vga:\G_vgahdmi:vgabitmap ;
+---------------------+-------+-------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                        ;
+---------------------+-------+-------------------------------------------------------------+
; c_resolution_x      ; 640   ; Signed Integer                                              ;
; c_hsync_front_porch ; 16    ; Signed Integer                                              ;
; c_hsync_pulse       ; 96    ; Signed Integer                                              ;
; c_hsync_back_porch  ; 48    ; Signed Integer                                              ;
; c_resolution_y      ; 480   ; Signed Integer                                              ;
; c_vsync_front_porch ; 10    ; Signed Integer                                              ;
; c_vsync_pulse       ; 2     ; Signed Integer                                              ;
; c_vsync_back_porch  ; 33    ; Signed Integer                                              ;
; c_dbl_x             ; 0     ; Signed Integer                                              ;
; c_dbl_y             ; 0     ; Signed Integer                                              ;
+---------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid ;
+----------------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                  ;
+----------------------------+-------+---------------------------------------------------------------------------------------+
; c_shift_clock_synchronizer ; false ; Enumerated                                                                            ;
; c_parallel                 ; true  ; Enumerated                                                                            ;
; c_serial                   ; true  ; Enumerated                                                                            ;
; c_ddr                      ; false ; Enumerated                                                                            ;
; c_depth                    ; 8     ; Signed Integer                                                                        ;
+----------------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: glue_xram:glue_xram|bram:\G_bram:bram ;
+----------------------------+-------+-----------------------------------------------+
; Parameter Name             ; Value ; Type                                          ;
+----------------------------+-------+-----------------------------------------------+
; c_bram_size                ; 1     ; Signed Integer                                ;
; c_bram_const_init          ; true  ; Enumerated                                    ;
; c_arch                     ; 0     ; Signed Integer                                ;
; c_big_endian               ; false ; Enumerated                                    ;
; c_boot_spi                 ; false ; Enumerated                                    ;
; c_write_protect_bootloader ; false ; Enumerated                                    ;
+----------------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: acram_emu:acram_emulation ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; c_ready_delay  ; 2     ; Signed Integer                                ;
; c_addr_width   ; 12    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:0:ram_emu_8bit ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; dual_port      ; false ; Enumerated                                                                                    ;
; pass_thru_a    ; false ; Enumerated                                                                                    ;
; pass_thru_b    ; true  ; Enumerated                                                                                    ;
; data_width     ; 8     ; Signed Integer                                                                                ;
; addr_width     ; 12    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:1:ram_emu_8bit ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; dual_port      ; false ; Enumerated                                                                                    ;
; pass_thru_a    ; false ; Enumerated                                                                                    ;
; pass_thru_b    ; true  ; Enumerated                                                                                    ;
; data_width     ; 8     ; Signed Integer                                                                                ;
; addr_width     ; 12    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:2:ram_emu_8bit ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; dual_port      ; false ; Enumerated                                                                                    ;
; pass_thru_a    ; false ; Enumerated                                                                                    ;
; pass_thru_b    ; true  ; Enumerated                                                                                    ;
; data_width     ; 8     ; Signed Integer                                                                                ;
; addr_width     ; 12    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:3:ram_emu_8bit ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; dual_port      ; false ; Enumerated                                                                                    ;
; pass_thru_a    ; false ; Enumerated                                                                                    ;
; pass_thru_b    ; true  ; Enumerated                                                                                    ;
; data_width     ; 8     ; Signed Integer                                                                                ;
; addr_width     ; 12    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                      ;
+-------------------------------+-------------------------------------------------------------------+
; Name                          ; Value                                                             ;
+-------------------------------+-------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                 ;
; Entity Instance               ; clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                            ;
;     -- PLL_TYPE               ; AUTO                                                              ;
;     -- PRIMARY_CLOCK          ; inclk0                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 20000                                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                 ;
+-------------------------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                             ;
+------------------------------------------------------------------+---------------------+--------------------+
; Option                                                           ; Setting             ; Default Value      ;
+------------------------------------------------------------------+---------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G      ;                    ;
; Top-level entity name                                            ; de10lite_xram_sdram ; xram_sdram_vector  ;
; Family name                                                      ; MAX 10 FPGA         ; Cyclone V          ;
; Use smart compilation                                            ; Off                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                 ;
; Enable compact report table                                      ; Off                 ; Off                ;
; Restructure Multiplexers                                         ; Auto                ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                ;
; Preserve fewer node names                                        ; On                  ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable             ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                ; Auto               ;
; Safe State Machine                                               ; Off                 ; Off                ;
; Extract Verilog State Machines                                   ; On                  ; On                 ;
; Extract VHDL State Machines                                      ; On                  ; On                 ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                 ;
; Parallel Synthesis                                               ; On                  ; On                 ;
; DSP Block Balancing                                              ; Auto                ; Auto               ;
; NOT Gate Push-Back                                               ; On                  ; On                 ;
; Power-Up Don't Care                                              ; On                  ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                ;
; Remove Duplicate Registers                                       ; On                  ; On                 ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                ;
; Ignore SOFT Buffers                                              ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                ;
; Optimization Technique                                           ; Balanced            ; Balanced           ;
; Carry Chain Length                                               ; 70                  ; 70                 ;
; Auto Carry Chains                                                ; On                  ; On                 ;
; Auto Open-Drain Pins                                             ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                ;
; Auto ROM Replacement                                             ; On                  ; On                 ;
; Auto RAM Replacement                                             ; On                  ; On                 ;
; Auto DSP Block Replacement                                       ; On                  ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                  ; On                 ;
; Strict RAM Replacement                                           ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                ;
; Auto RAM Block Balancing                                         ; On                  ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                ;
; Auto Resource Sharing                                            ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                ;
; Timing-Driven Synthesis                                          ; On                  ; On                 ;
; Report Parameter Settings                                        ; On                  ; On                 ;
; Report Source Assignments                                        ; On                  ; On                 ;
; Report Connectivity Checks                                       ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                ;
; Synchronization Register Chain Length                            ; 2                   ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation ;
; HDL message level                                                ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                ;
; Clock MUX Protection                                             ; On                  ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                ;
; Block Design Naming                                              ; Auto                ; Auto               ;
; SDC constraint protection                                        ; Off                 ; Off                ;
; Synthesis Effort                                                 ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                 ;
+------------------------------------------------------------------+---------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:3:ram_emu_8bit"                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; we_b       ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:2:ram_emu_8bit"                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; we_b       ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:1:ram_emu_8bit"                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; we_b       ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:0:ram_emu_8bit"                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; we_b       ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid|TMDS_encoder:u22" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; c    ; Input ; Info     ; Stuck at GND                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid|TMDS_encoder:u21" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; c    ; Input ; Info     ; Stuck at GND                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|vga:\G_vgahdmi:vgabitmap"                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; line_repeat ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                       ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------+
; data_out_a ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo"                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; suggest_burst     ; Output ; Info     ; Connecting port with null range to expression with null range                       ;
; suggest_cache     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_ready        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; color_transparent ; Input  ; Info     ; Stuck at GND                                                                        ;
; color_background  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma"               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; length        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; suggest_cache ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage4:I4|FPnormalize:I1" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                 ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; sig_out[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
; sig_out[27]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage1:I1|UnpackFP:I1" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                       ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; isdn ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage1:I1|UnpackFP:I0" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                       ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; isdn ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_prepare_input:S01_ieee_adder_prepare_inputA" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; add_sub_bit ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|vector:\G_vector:vector"                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; vector_irq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|timer:\G_timer:timer"                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; sign       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; icp_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst"                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+
; gpio_pullup ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|sdram:\G_sdram16:sdram16"                                                            ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; ready_out[4..7]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; snoop_addr                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; snoop_cycle               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_in[4..7]              ; Input  ; Info     ; Stuck at GND                                                                        ;
; bus_in[0].burst_len       ; Input  ; Info     ; Stuck at GND                                                                        ;
; bus_in[0].byte_sel        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bus_in[0].write           ; Input  ; Info     ; Stuck at GND                                                                        ;
; bus_in[1].burst_len       ; Input  ; Info     ; Stuck at GND                                                                        ;
; bus_in[2].burst_len       ; Input  ; Info     ; Stuck at GND                                                                        ;
; bus_in[2].byte_sel        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bus_in[2].write           ; Input  ; Info     ; Stuck at GND                                                                        ;
; bus_in[3].burst_len[7..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; bus_in[3].byte_sel        ; Input  ; Info     ; Stuck at VCC                                                                        ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:1:i_dp_bram" ;
+------------+--------+----------+--------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------+
; we_b       ; Input  ; Info     ; Stuck at GND                                                                         ;
; data_out_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+------------+--------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram" ;
+------------+--------+----------+--------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------+
; we_b       ; Input  ; Info     ; Stuck at GND                                                                         ;
; data_out_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+------------+--------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram"               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; data_in_a[5] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_in_b    ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out_b   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier" ;
+------------+-------+----------+-----------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                         ;
+------------+-------+----------+-----------------------------------------------------------------+
; clk_enable ; Input ; Info     ; Stuck at VCC                                                    ;
+------------+-------+----------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile"                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rdd_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|idecode_mi32:\G_idecode_mi32:idecode"    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; cmov_cycle     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmov_condition ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; madd           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ll             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sc             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline"                                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; imem_addr_strobe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_clk_ena    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram|cache:pipeline"                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; imem_burst_len   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dmem_burst_len   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; snoop_cycle      ; Input  ; Info     ; Stuck at GND                                                                        ;
; intr[5..4]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; debug_in_busy    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_out_data   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_out_strobe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_clk_ena    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_debug      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_active     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "glue_xram:glue_xram"                                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; clk_fmdds          ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_cw             ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_usbsio         ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset              ; Input  ; Info     ; Stuck at GND                                                                        ;
; xdma_strobe        ; Input  ; Info     ; Stuck at GND                                                                        ;
; xdma_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; xdma_byte_sel      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; xdma_data_ready    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sram_a             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sram_d             ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sram_wel           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sram_lbl           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sram_ubl           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdram_data[31..16] ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sdram_dqm[3..2]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; acram_addr[29..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cpu_axi_in         ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu_axi_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video_axi_aresetn  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; video_axi_aclk     ; Input  ; Info     ; Stuck at GND                                                                        ;
; video_axi_in       ; Input  ; Info     ; Stuck at GND                                                                        ;
; video_axi_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vector_axi_in      ; Input  ; Info     ; Stuck at GND                                                                        ;
; vector_axi_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sio_break          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usbsio_diff_dp     ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usbsio_dp          ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usbsio_dn          ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_sck            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_ss             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_mosi           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pid_encoder_a      ; Input  ; Info     ; Connecting port with null range to expression with null range                       ;
; pid_encoder_b      ; Input  ; Info     ; Connecting port with null range to expression with null range                       ;
; pid_bridge_f       ; Output ; Info     ; Connecting port with null range to expression with null range                       ;
; pid_bridge_r       ; Output ; Info     ; Connecting port with null range to expression with null range                       ;
; vga_blank          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_r[3..0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_g[3..0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_b[3..0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_serial_rgb     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dvi_r              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dvi_g              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dvi_b              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dvid_red           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dvid_green         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dvid_blue          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dvid_clock         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video_base_addr    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ledstrip_rotation  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ledstrip_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_l            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_r            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video_composite    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spdif_out          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i2s_din            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i2s_bck            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i2s_lrck           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fm_antenna         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cw_antenna         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio[127..36]      ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_pullup        ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ocp                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; icp                ; Input  ; Info     ; Stuck at GND                                                                        ;
; adc_error_out      ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ps2_clk_in         ; Input  ; Info     ; Stuck at GND                                                                        ;
; ps2_dat_in         ; Input  ; Info     ; Stuck at GND                                                                        ;
; ps2_clk_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ps2_dat_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; areset      ; Input  ; Info     ; Stuck at GND                                                                        ;
; activeclock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clkbad0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clkbad1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Dec 16 10:23:33 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off xram_sdram_vector -c xram_sdram_vector --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram32.vhd(135) File: /home/leo/github_contrs/f32c/rtl/soc/sdram32.vhd Line: 135
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram32.vhd(136) File: /home/leo/github_contrs/f32c/rtl/soc/sdram32.vhd Line: 136
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram32.vhd(137) File: /home/leo/github_contrs/f32c/rtl/soc/sdram32.vhd Line: 137
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram32.vhd(138) File: /home/leo/github_contrs/f32c/rtl/soc/sdram32.vhd Line: 138
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram32.vhd(139) File: /home/leo/github_contrs/f32c/rtl/soc/sdram32.vhd Line: 139
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram32.vhd(140) File: /home/leo/github_contrs/f32c/rtl/soc/sdram32.vhd Line: 140
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram32.vhd(145) File: /home/leo/github_contrs/f32c/rtl/soc/sdram32.vhd Line: 145
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/sdram32.vhd
    Info (12022): Found design unit 1: sdram32-Behavioral File: /home/leo/github_contrs/f32c/rtl/soc/sdram32.vhd Line: 94
    Info (12023): Found entity 1: sdram32 File: /home/leo/github_contrs/f32c/rtl/soc/sdram32.vhd Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v
    Info (12023): Found entity 1: ieee_adder File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 8
Info (12021): Found 10 design units, including 10 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v
    Info (12023): Found entity 1: ieee_adder_prepare_input File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 2
    Info (12023): Found entity 2: ieee_adder_compare File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 13
    Info (12023): Found entity 3: ieee_adder_shift_signif File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 20
    Info (12023): Found entity 4: ieee_adder_swap_signif File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 25
    Info (12023): Found entity 5: ieee_adder_bigger_exp File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 28
    Info (12023): Found entity 6: ieee_adder_opadd File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 31
    Info (12023): Found entity 7: ieee_adder_opsub File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 42
    Info (12023): Found entity 8: ieee_adder_normalize_sub File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 47
    Info (12023): Found entity 9: ieee_adder_round File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 90
    Info (12023): Found entity 10: ieee_adder_final File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 95
Info (12021): Found 0 design units, including 0 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/defines.v
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd
    Info (12022): Found design unit 1: glue_xram-Behavioral File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 321
    Info (12023): Found entity 1: glue_xram File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/altera/ffm/top/top_xram_sdram_lc_dvi.vhd
    Info (12022): Found design unit 1: ffm_xram_sdram-Behavioral File: /home/leo/github_contrs/f32c/rtl/altera/ffm/top/top_xram_sdram_lc_dvi.vhd Line: 142
    Info (12023): Found entity 1: ffm_xram_sdram File: /home/leo/github_contrs/f32c/rtl/altera/ffm/top/top_xram_sdram_lc_dvi.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/ram_emu.vhd
    Info (12022): Found design unit 1: ram_emu-Behavioral File: /home/leo/github_contrs/f32c/rtl/soc/ram_emu.vhd Line: 49
    Info (12023): Found entity 1: ram_emu File: /home/leo/github_contrs/f32c/rtl/soc/ram_emu.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/fm/fir.vhd
    Info (12022): Found design unit 1: FIR-behavior File: /home/leo/github_contrs/f32c/rtl/soc/fm/fir.vhd Line: 26
    Info (12023): Found entity 1: FIR File: /home/leo/github_contrs/f32c/rtl/soc/fm/fir.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/fb.vhd
    Info (12022): Found design unit 1: fb-behavioral File: /home/leo/github_contrs/f32c/rtl/soc/fb.vhd Line: 56
    Info (12023): Found entity 1: fb File: /home/leo/github_contrs/f32c/rtl/soc/fb.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/sdram_mz_wrap.vhd
    Info (12022): Found design unit 1: sdram_mz_wrap-Behavioral File: /home/leo/github_contrs/f32c/rtl/soc/sdram_mz_wrap.vhd Line: 61
    Info (12023): Found entity 1: sdram_mz_wrap File: /home/leo/github_contrs/f32c/rtl/soc/sdram_mz_wrap.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/i2c_sender_adv7513.vhd
    Info (12022): Found design unit 1: i2c_sender_adv7513-Behavioral File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/i2c_sender_adv7513.vhd Line: 22
    Info (12023): Found entity 1: i2c_sender_adv7513 File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/i2c_sender_adv7513.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/altera/chip/cyclone5/dvi_lvds.vhd
    Info (12022): Found design unit 1: dvi_lvds-SYN File: /home/leo/github_contrs/f32c/rtl/altera/chip/cyclone5/dvi_lvds.vhd Line: 54
    Info (12023): Found entity 1: dvi_lvds File: /home/leo/github_contrs/f32c/rtl/altera/chip/cyclone5/dvi_lvds.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/altera/ffm/clocks/clk_148M44p_148M44n_29M69_79M16_98M96.vhd
    Info (12022): Found design unit 1: clk_148M44p_148M44n_29M69_79M16_98M96-rtl File: /home/leo/github_contrs/f32c/rtl/altera/ffm/clocks/clk_148M44p_148M44n_29M69_79M16_98M96.vhd Line: 24
    Info (12023): Found entity 1: clk_148M44p_148M44n_29M69_79M16_98M96 File: /home/leo/github_contrs/f32c/rtl/altera/ffm/clocks/clk_148M44p_148M44n_29M69_79M16_98M96.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/altera/ffm/clocks/clk_250_25_75_100.vhd
    Info (12022): Found design unit 1: clk_250_25_75_100-rtl File: /home/leo/github_contrs/f32c/rtl/altera/ffm/clocks/clk_250_25_75_100.vhd Line: 23
    Info (12023): Found entity 1: clk_250_25_75_100 File: /home/leo/github_contrs/f32c/rtl/altera/ffm/clocks/clk_250_25_75_100.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/altera/ffm/clocks/clk_125p_125n_25_75_100.vhd
    Info (12022): Found design unit 1: clk_125p_125n_25_75_100-rtl File: /home/leo/github_contrs/f32c/rtl/altera/ffm/clocks/clk_125p_125n_25_75_100.vhd Line: 24
    Info (12023): Found entity 1: clk_125p_125n_25_75_100 File: /home/leo/github_contrs/f32c/rtl/altera/ffm/clocks/clk_125p_125n_25_75_100.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/add_sub_emiraga.vhd
    Info (12022): Found design unit 1: add_sub_emiraga-syn File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/add_sub_emiraga.vhd Line: 27
    Info (12023): Found entity 1: add_sub_emiraga File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/add_sub_emiraga.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/i2s.vhd
    Info (12022): Found design unit 1: i2s-syn File: /home/leo/github_contrs/f32c/rtl/soc/i2s.vhd Line: 30
    Info (12023): Found entity 1: i2s File: /home/leo/github_contrs/f32c/rtl/soc/i2s.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/spdif_tx.vhd
    Info (12022): Found design unit 1: spdif_tx-behavioral File: /home/leo/github_contrs/f32c/rtl/soc/spdif_tx.vhd Line: 21
    Info (12023): Found entity 1: spdif_tx File: /home/leo/github_contrs/f32c/rtl/soc/spdif_tx.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/sigmadelta.vhd
    Info (12022): Found design unit 1: sigmadelta-Behavioral File: /home/leo/github_contrs/f32c/rtl/soc/sigmadelta.vhd Line: 22
    Info (12023): Found entity 1: sigmadelta File: /home/leo/github_contrs/f32c/rtl/soc/sigmadelta.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/synth.vhd
    Info (12022): Found design unit 1: synth-RTL File: /home/leo/github_contrs/f32c/rtl/soc/synth.vhd Line: 53
    Info (12023): Found entity 1: synth File: /home/leo/github_contrs/f32c/rtl/soc/synth.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/dacpwm.vhd
    Info (12022): Found design unit 1: dacpwm-behavioral File: /home/leo/github_contrs/f32c/rtl/soc/dacpwm.vhd Line: 23
    Info (12023): Found entity 1: dacpwm File: /home/leo/github_contrs/f32c/rtl/soc/dacpwm.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/vga2lcd35.vhd
    Info (12022): Found design unit 1: vga2lcd35-Behavioral File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/vga2lcd35.vhd Line: 30
    Info (12023): Found entity 1: vga2lcd35 File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/vga2lcd35.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/usb11_phy/usb_rx_phy_emard.vhd
    Info (12022): Found design unit 1: usb_rx_phy_emard-Behavioral File: /home/leo/github_contrs/f32c/rtl/soc/usb11_phy/usb_rx_phy_emard.vhd Line: 40
    Info (12023): Found entity 1: usb_rx_phy_emard File: /home/leo/github_contrs/f32c/rtl/soc/usb11_phy/usb_rx_phy_emard.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/usb11_phy/usb_rx_phy_48MHz.vhd
    Info (12022): Found design unit 1: usb_rx_phy-RTL File: /home/leo/github_contrs/f32c/rtl/soc/usb11_phy/usb_rx_phy_48MHz.vhd Line: 78
    Info (12023): Found entity 1: usb_rx_phy File: /home/leo/github_contrs/f32c/rtl/soc/usb11_phy/usb_rx_phy_48MHz.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/usb11_phy/usb_tx_phy.vhd
    Info (12022): Found design unit 1: usb_tx_phy-RTL File: /home/leo/github_contrs/f32c/rtl/soc/usb11_phy/usb_tx_phy.vhd Line: 81
    Info (12023): Found entity 1: usb_tx_phy File: /home/leo/github_contrs/f32c/rtl/soc/usb11_phy/usb_tx_phy.vhd Line: 65
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/usb11_phy/usb_phy.vhd
    Info (12022): Found design unit 1: usb_phy-RTL File: /home/leo/github_contrs/f32c/rtl/soc/usb11_phy/usb_phy.vhd Line: 78
    Info (12023): Found entity 1: usb_phy File: /home/leo/github_contrs/f32c/rtl/soc/usb11_phy/usb_phy.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/usb_serial/usb_serial.vhd
    Info (12022): Found design unit 1: usb_serial-usb_serial_arch File: /home/leo/github_contrs/f32c/rtl/soc/usb_serial/usb_serial.vhd Line: 180
    Info (12023): Found entity 1: usb_serial File: /home/leo/github_contrs/f32c/rtl/soc/usb_serial/usb_serial.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/usb_serial/usb_packet.vhd
    Info (12022): Found design unit 1: usb_packet-usb_packet_arch File: /home/leo/github_contrs/f32c/rtl/soc/usb_serial/usb_packet.vhd Line: 113
    Info (12023): Found entity 1: usb_packet File: /home/leo/github_contrs/f32c/rtl/soc/usb_serial/usb_packet.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/usb_serial/usb_init.vhd
    Info (12022): Found design unit 1: usb_init-usb_init_arch File: /home/leo/github_contrs/f32c/rtl/soc/usb_serial/usb_init.vhd Line: 70
    Info (12023): Found entity 1: usb_init File: /home/leo/github_contrs/f32c/rtl/soc/usb_serial/usb_init.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/usb_serial/usb_control.vhd
    Info (12022): Found design unit 1: usb_control-usb_control_arch File: /home/leo/github_contrs/f32c/rtl/soc/usb_serial/usb_control.vhd Line: 211
    Info (12023): Found entity 1: usb_control File: /home/leo/github_contrs/f32c/rtl/soc/usb_serial/usb_control.vhd Line: 99
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/usb_serial/usb_transact.vhd
    Info (12022): Found design unit 1: usb_transact-usb_transact_arch File: /home/leo/github_contrs/f32c/rtl/soc/usb_serial/usb_transact.vhd Line: 182
    Info (12023): Found entity 1: usb_transact File: /home/leo/github_contrs/f32c/rtl/soc/usb_serial/usb_transact.vhd Line: 90
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/usb_serial/usbsio.vhd
    Info (12022): Found design unit 1: usbsio-Behavioral File: /home/leo/github_contrs/f32c/rtl/soc/usb_serial/usbsio.vhd Line: 45
    Info (12023): Found entity 1: usbsio File: /home/leo/github_contrs/f32c/rtl/soc/usb_serial/usbsio.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd
    Info (12022): Found design unit 1: de10lite_xram_sdram-Behavioral File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 80
    Info (12023): Found entity 1: de10lite_xram_sdram File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/altera/de10lite/clocks/clk_50M_25M_125MP_125MN_100M_83M33.vhd
    Info (12022): Found design unit 1: clk_50m_25m_125mp_125mn_100m_83m33-SYN File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/clocks/clk_50M_25M_125MP_125MN_100M_83M33.vhd Line: 63
    Info (12023): Found entity 1: clk_50M_25M_125MP_125MN_100M_83M33 File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/clocks/clk_50M_25M_125MP_125MN_100M_83M33.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd
    Info (12022): Found design unit 1: clk_50m_25m_250m_75m-SYN File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd Line: 60
    Info (12023): Found entity 1: clk_50M_25M_250M_75M File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/generic/hdmi_out.vhd
    Info (12022): Found design unit 1: hdmi_out-Behavioral File: /home/leo/github_contrs/f32c/rtl/generic/hdmi_out.vhd Line: 46
    Info (12023): Found entity 1: hdmi_out File: /home/leo/github_contrs/f32c/rtl/generic/hdmi_out.vhd Line: 37
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/bram.vhd(144) File: /home/leo/github_contrs/f32c/rtl/generic/bram.vhd Line: 144
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/bram.vhd(145) File: /home/leo/github_contrs/f32c/rtl/generic/bram.vhd Line: 145
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/bram.vhd(146) File: /home/leo/github_contrs/f32c/rtl/generic/bram.vhd Line: 146
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/bram.vhd(147) File: /home/leo/github_contrs/f32c/rtl/generic/bram.vhd Line: 147
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/generic/bram.vhd
    Info (12022): Found design unit 1: bram-x File: /home/leo/github_contrs/f32c/rtl/generic/bram.vhd Line: 72
    Info (12023): Found entity 1: bram File: /home/leo/github_contrs/f32c/rtl/generic/bram.vhd Line: 47
Info (12021): Found 1 design units, including 0 entities, in source file /home/leo/github_contrs/f32c/rtl/generic/bootloader/defs_bootblock1k.vhd
    Info (12022): Found design unit 1: boot_block_pack File: /home/leo/github_contrs/f32c/rtl/generic/bootloader/defs_bootblock1k.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file /home/leo/github_contrs/f32c/rtl/generic/bootloader/boot_sio_mi32el.vhd
    Info (12022): Found design unit 1: boot_sio_mi32el File: /home/leo/github_contrs/f32c/rtl/generic/bootloader/boot_sio_mi32el.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file /home/leo/github_contrs/f32c/rtl/generic/bootloader/boot_sio_mi32eb.vhd
    Info (12022): Found design unit 1: boot_sio_mi32eb File: /home/leo/github_contrs/f32c/rtl/generic/bootloader/boot_sio_mi32eb.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file /home/leo/github_contrs/f32c/rtl/generic/bootloader/boot_sio_rv32el.vhd
    Info (12022): Found design unit 1: boot_sio_rv32el File: /home/leo/github_contrs/f32c/rtl/generic/bootloader/boot_sio_rv32el.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file /home/leo/github_contrs/f32c/rtl/generic/bootloader/boot_rom_mi32el_empty.vhd
    Info (12022): Found design unit 1: boot_rom_mi32el File: /home/leo/github_contrs/f32c/rtl/generic/bootloader/boot_rom_mi32el_empty.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/generic/bram_true2p_1clk.vhd
    Info (12022): Found design unit 1: bram_true2p_1clk-rtl File: /home/leo/github_contrs/f32c/rtl/generic/bram_true2p_1clk.vhd Line: 37
    Info (12023): Found entity 1: bram_true2p_1clk File: /home/leo/github_contrs/f32c/rtl/generic/bram_true2p_1clk.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/generic/bram_true2p_2clk.vhd
    Info (12022): Found design unit 1: bram_true2p_2clk-rtl File: /home/leo/github_contrs/f32c/rtl/generic/bram_true2p_2clk.vhd Line: 36
    Info (12023): Found entity 1: bram_true2p_2clk File: /home/leo/github_contrs/f32c/rtl/generic/bram_true2p_2clk.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/generic/bptrace.vhd
    Info (12022): Found design unit 1: bptrace-Structure File: /home/leo/github_contrs/f32c/rtl/generic/bptrace.vhd Line: 45
    Info (12023): Found entity 1: bptrace File: /home/leo/github_contrs/f32c/rtl/generic/bptrace.vhd Line: 36
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/reg1w2r.vhd(56) File: /home/leo/github_contrs/f32c/rtl/generic/reg1w2r.vhd Line: 56
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/reg1w2r.vhd(57) File: /home/leo/github_contrs/f32c/rtl/generic/reg1w2r.vhd Line: 57
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/reg1w2r.vhd(58) File: /home/leo/github_contrs/f32c/rtl/generic/reg1w2r.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/generic/reg1w2r.vhd
    Info (12022): Found design unit 1: reg1w2r-Behavioral File: /home/leo/github_contrs/f32c/rtl/generic/reg1w2r.vhd Line: 50
    Info (12023): Found entity 1: reg1w2r File: /home/leo/github_contrs/f32c/rtl/generic/reg1w2r.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/generic/acram_emu.vhd
    Info (12022): Found design unit 1: acram_emu-Structure File: /home/leo/github_contrs/f32c/rtl/generic/acram_emu.vhd Line: 56
    Info (12023): Found entity 1: acram_emu File: /home/leo/github_contrs/f32c/rtl/generic/acram_emu.vhd Line: 39
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../generic/bram_video.vhd(64) File: /home/leo/github_contrs/f32c/rtl/generic/bram_video.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/generic/bram_video.vhd
    Info (12022): Found design unit 1: bram_video-x File: /home/leo/github_contrs/f32c/rtl/generic/bram_video.vhd Line: 52
    Info (12023): Found entity 1: bram_video File: /home/leo/github_contrs/f32c/rtl/generic/bram_video.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/cpu/idecode_rv32.vhd
    Info (12022): Found design unit 1: idecode_rv32-Behavioral File: /home/leo/github_contrs/f32c/rtl/cpu/idecode_rv32.vhd Line: 73
    Info (12023): Found entity 1: idecode_rv32 File: /home/leo/github_contrs/f32c/rtl/cpu/idecode_rv32.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/cpu/idecode_mi32.vhd
    Info (12022): Found design unit 1: idecode_mi32-Behavioral File: /home/leo/github_contrs/f32c/rtl/cpu/idecode_mi32.vhd Line: 80
    Info (12023): Found entity 1: idecode_mi32 File: /home/leo/github_contrs/f32c/rtl/cpu/idecode_mi32.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/cpu/cache.vhd
    Info (12022): Found design unit 1: cache-x File: /home/leo/github_contrs/f32c/rtl/cpu/cache.vhd Line: 109
    Info (12023): Found entity 1: cache File: /home/leo/github_contrs/f32c/rtl/cpu/cache.vhd Line: 37
Info (12021): Found 1 design units, including 0 entities, in source file /home/leo/github_contrs/f32c/rtl/cpu/defs_rv32.vhd
    Info (12022): Found design unit 1: rv32_pack File: /home/leo/github_contrs/f32c/rtl/cpu/defs_rv32.vhd Line: 32
Info (12021): Found 1 design units, including 0 entities, in source file /home/leo/github_contrs/f32c/rtl/cpu/defs_mi32.vhd
    Info (12022): Found design unit 1: mi32_pack File: /home/leo/github_contrs/f32c/rtl/cpu/defs_mi32.vhd Line: 32
Info (12021): Found 2 design units, including 0 entities, in source file /home/leo/github_contrs/f32c/rtl/cpu/defs_f32c.vhd
    Info (12022): Found design unit 1: f32c_pack File: /home/leo/github_contrs/f32c/rtl/cpu/defs_f32c.vhd Line: 36
    Info (12022): Found design unit 2: f32c_pack-body File: /home/leo/github_contrs/f32c/rtl/cpu/defs_f32c.vhd Line: 95
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/cpu/shift.vhd
    Info (12022): Found design unit 1: shift-Behavioral File: /home/leo/github_contrs/f32c/rtl/cpu/shift.vhd Line: 51
    Info (12023): Found entity 1: shift File: /home/leo/github_contrs/f32c/rtl/cpu/shift.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/cpu/mul_iter.vhd
    Info (12022): Found design unit 1: mul-arch_x File: /home/leo/github_contrs/f32c/rtl/cpu/mul_iter.vhd Line: 45
    Info (12023): Found entity 1: mul File: /home/leo/github_contrs/f32c/rtl/cpu/mul_iter.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd
    Info (12022): Found design unit 1: pipeline-Behavioral File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 106
    Info (12023): Found entity 1: pipeline File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/cpu/loadalign.vhd
    Info (12022): Found design unit 1: loadalign-Behavioral File: /home/leo/github_contrs/f32c/rtl/cpu/loadalign.vhd Line: 47
    Info (12023): Found entity 1: loadalign File: /home/leo/github_contrs/f32c/rtl/cpu/loadalign.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/cpu/alu.vhd
    Info (12022): Found design unit 1: alu-Behavioral File: /home/leo/github_contrs/f32c/rtl/cpu/alu.vhd Line: 44
    Info (12023): Found entity 1: alu File: /home/leo/github_contrs/f32c/rtl/cpu/alu.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/cpu/debug.vhd
    Info (12022): Found design unit 1: debug-x File: /home/leo/github_contrs/f32c/rtl/cpu/debug.vhd Line: 97
    Info (12023): Found entity 1: debug File: /home/leo/github_contrs/f32c/rtl/cpu/debug.vhd Line: 74
Info (12021): Found 1 design units, including 0 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/sram_pack.vhd
    Info (12022): Found design unit 1: sram_pack File: /home/leo/github_contrs/f32c/rtl/soc/sram_pack.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/sram.vhd
    Info (12022): Found design unit 1: sram-Structure File: /home/leo/github_contrs/f32c/rtl/soc/sram.vhd Line: 60
    Info (12023): Found entity 1: sram File: /home/leo/github_contrs/f32c/rtl/soc/sram.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/sram_refresh.vhd
    Info (12022): Found design unit 1: sram_refresh-Behavioral File: /home/leo/github_contrs/f32c/rtl/soc/sram_refresh.vhd Line: 66
    Info (12023): Found entity 1: sram_refresh File: /home/leo/github_contrs/f32c/rtl/soc/sram_refresh.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/sram8.vhd
    Info (12022): Found design unit 1: sram8_controller-Structure File: /home/leo/github_contrs/f32c/rtl/soc/sram8.vhd Line: 64
    Info (12023): Found entity 1: sram8_controller File: /home/leo/github_contrs/f32c/rtl/soc/sram8.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/acram.vhd
    Info (12022): Found design unit 1: acram-Structure File: /home/leo/github_contrs/f32c/rtl/soc/acram.vhd Line: 64
    Info (12023): Found entity 1: acram File: /home/leo/github_contrs/f32c/rtl/soc/acram.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/axiram.vhd
    Info (12022): Found design unit 1: axiram-Structure File: /home/leo/github_contrs/f32c/rtl/soc/axiram.vhd Line: 49
    Info (12023): Found entity 1: axiram File: /home/leo/github_contrs/f32c/rtl/soc/axiram.vhd Line: 25
Info (12021): Found 1 design units, including 0 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/axi_pack.vhd
    Info (12022): Found design unit 1: axi_pack File: /home/leo/github_contrs/f32c/rtl/soc/axi_pack.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/axi_read.vhd
    Info (12022): Found design unit 1: axi_read-rtl File: /home/leo/github_contrs/f32c/rtl/soc/axi_read.vhd Line: 37
    Info (12023): Found entity 1: axi_read File: /home/leo/github_contrs/f32c/rtl/soc/axi_read.vhd Line: 20
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram.vhd(136) File: /home/leo/github_contrs/f32c/rtl/soc/sdram.vhd Line: 136
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram.vhd(137) File: /home/leo/github_contrs/f32c/rtl/soc/sdram.vhd Line: 137
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram.vhd(138) File: /home/leo/github_contrs/f32c/rtl/soc/sdram.vhd Line: 138
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram.vhd(139) File: /home/leo/github_contrs/f32c/rtl/soc/sdram.vhd Line: 139
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram.vhd(140) File: /home/leo/github_contrs/f32c/rtl/soc/sdram.vhd Line: 140
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram.vhd(141) File: /home/leo/github_contrs/f32c/rtl/soc/sdram.vhd Line: 141
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram.vhd(146) File: /home/leo/github_contrs/f32c/rtl/soc/sdram.vhd Line: 146
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/sdram.vhd
    Info (12022): Found design unit 1: sdram-Behavioral File: /home/leo/github_contrs/f32c/rtl/soc/sdram.vhd Line: 95
    Info (12023): Found entity 1: sdram File: /home/leo/github_contrs/f32c/rtl/soc/sdram.vhd Line: 52
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram_mz.vhd(128) File: /home/leo/github_contrs/f32c/rtl/soc/sdram_mz.vhd Line: 128
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram_mz.vhd(129) File: /home/leo/github_contrs/f32c/rtl/soc/sdram_mz.vhd Line: 129
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram_mz.vhd(130) File: /home/leo/github_contrs/f32c/rtl/soc/sdram_mz.vhd Line: 130
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram_mz.vhd(131) File: /home/leo/github_contrs/f32c/rtl/soc/sdram_mz.vhd Line: 131
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram_mz.vhd(132) File: /home/leo/github_contrs/f32c/rtl/soc/sdram_mz.vhd Line: 132
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram_mz.vhd(133) File: /home/leo/github_contrs/f32c/rtl/soc/sdram_mz.vhd Line: 133
Warning (10335): Unrecognized synthesis attribute "IOB" at ../../../../soc/sdram_mz.vhd(138) File: /home/leo/github_contrs/f32c/rtl/soc/sdram_mz.vhd Line: 138
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/sdram_mz.vhd
    Info (12022): Found design unit 1: SDRAM_Controller-Behavioral File: /home/leo/github_contrs/f32c/rtl/soc/sdram_mz.vhd Line: 87
    Info (12023): Found entity 1: SDRAM_Controller File: /home/leo/github_contrs/f32c/rtl/soc/sdram_mz.vhd Line: 52
Info (12021): Found 1 design units, including 0 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/sdram_pack.vhd
    Info (12022): Found design unit 1: sdram_pack File: /home/leo/github_contrs/f32c/rtl/soc/sdram_pack.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/sio.vhd
    Info (12022): Found design unit 1: sio-Behavioral File: /home/leo/github_contrs/f32c/rtl/soc/sio.vhd Line: 72
    Info (12023): Found entity 1: sio File: /home/leo/github_contrs/f32c/rtl/soc/sio.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/spi.vhd
    Info (12022): Found design unit 1: spi-Behavioral File: /home/leo/github_contrs/f32c/rtl/soc/spi.vhd Line: 61
    Info (12023): Found entity 1: spi File: /home/leo/github_contrs/f32c/rtl/soc/spi.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/gpio.vhd
    Info (12022): Found design unit 1: gpio-arch File: /home/leo/github_contrs/f32c/rtl/soc/gpio.vhd Line: 55
    Info (12023): Found entity 1: gpio File: /home/leo/github_contrs/f32c/rtl/soc/gpio.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/timer.vhd
    Info (12022): Found design unit 1: timer-arch File: /home/leo/github_contrs/f32c/rtl/soc/timer.vhd Line: 66
    Info (12023): Found entity 1: timer File: /home/leo/github_contrs/f32c/rtl/soc/timer.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/pcm.vhd
    Info (12022): Found design unit 1: pcm-Behavioral File: /home/leo/github_contrs/f32c/rtl/soc/pcm.vhd Line: 51
    Info (12023): Found entity 1: pcm File: /home/leo/github_contrs/f32c/rtl/soc/pcm.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/pid/pid.vhd
    Info (12022): Found design unit 1: pid-arch File: /home/leo/github_contrs/f32c/rtl/soc/pid/pid.vhd Line: 69
    Info (12023): Found entity 1: pid File: /home/leo/github_contrs/f32c/rtl/soc/pid/pid.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/pid/ctrlpid.vhd
    Info (12022): Found design unit 1: ctrlpid-syn File: /home/leo/github_contrs/f32c/rtl/soc/pid/ctrlpid.vhd Line: 39
    Info (12023): Found entity 1: ctrlpid File: /home/leo/github_contrs/f32c/rtl/soc/pid/ctrlpid.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/pid/simotor.vhd
    Info (12022): Found design unit 1: simotor-syn File: /home/leo/github_contrs/f32c/rtl/soc/pid/simotor.vhd Line: 32
    Info (12023): Found entity 1: simotor File: /home/leo/github_contrs/f32c/rtl/soc/pid/simotor.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/pid/rotary_decoder.vhd
    Info (12022): Found design unit 1: rotary_decoder-syn File: /home/leo/github_contrs/f32c/rtl/soc/pid/rotary_decoder.vhd Line: 25
    Info (12023): Found entity 1: rotary_decoder File: /home/leo/github_contrs/f32c/rtl/soc/pid/rotary_decoder.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/fm/fm.vhd
    Info (12022): Found design unit 1: fm-arch File: /home/leo/github_contrs/f32c/rtl/soc/fm/fm.vhd Line: 74
    Info (12023): Found entity 1: fm File: /home/leo/github_contrs/f32c/rtl/soc/fm/fm.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/fm/fmgen.vhd
    Info (12022): Found design unit 1: fmgen-x File: /home/leo/github_contrs/f32c/rtl/soc/fm/fmgen.vhd Line: 44
    Info (12023): Found entity 1: fmgen File: /home/leo/github_contrs/f32c/rtl/soc/fm/fmgen.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/fm/rds.vhd
    Info (12022): Found design unit 1: rds-RTL File: /home/leo/github_contrs/f32c/rtl/soc/fm/rds.vhd Line: 58
    Info (12023): Found entity 1: rds File: /home/leo/github_contrs/f32c/rtl/soc/fm/rds.vhd Line: 18
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../soc/fm/bram_rds.vhd(81) File: /home/leo/github_contrs/f32c/rtl/soc/fm/bram_rds.vhd Line: 81
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/fm/bram_rds.vhd
    Info (12022): Found design unit 1: bram_rds-x File: /home/leo/github_contrs/f32c/rtl/soc/fm/bram_rds.vhd Line: 53
    Info (12023): Found entity 1: bram_rds File: /home/leo/github_contrs/f32c/rtl/soc/fm/bram_rds.vhd Line: 37
Info (12021): Found 1 design units, including 0 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/fm/message.vhd
    Info (12022): Found design unit 1: message File: /home/leo/github_contrs/f32c/rtl/soc/fm/message.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/fm/lowpass.vhd
    Info (12022): Found design unit 1: lowpass-behavior File: /home/leo/github_contrs/f32c/rtl/soc/fm/lowpass.vhd Line: 41
    Info (12023): Found entity 1: lowpass File: /home/leo/github_contrs/f32c/rtl/soc/fm/lowpass.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/ps2.vhd
    Info (12022): Found design unit 1: ps2-rtl File: /home/leo/github_contrs/f32c/rtl/soc/ps2.vhd Line: 50
    Info (12023): Found entity 1: ps2 File: /home/leo/github_contrs/f32c/rtl/soc/ps2.vhd Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/pid/ctrlpid_v.v
    Info (12023): Found entity 1: ctrlpid_v File: /home/leo/github_contrs/f32c/rtl/soc/pid/ctrlpid_v.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/pid/simotor_v.v
    Info (12023): Found entity 1: simotor_v File: /home/leo/github_contrs/f32c/rtl/soc/pid/simotor_v.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/pid/rotary_decoder_v.v
    Info (12023): Found entity 1: rotary_decoder_v File: /home/leo/github_contrs/f32c/rtl/soc/pid/rotary_decoder_v.v Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/videofifo.vhd
    Info (12022): Found design unit 1: videofifo-behavioral File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/videofifo.vhd Line: 78
    Info (12023): Found entity 1: videofifo File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/videofifo.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/compositing2_fifo.vhd
    Info (12022): Found design unit 1: compositing2_fifo-behavioral File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/compositing2_fifo.vhd Line: 176
    Info (12023): Found entity 1: compositing2_fifo File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/compositing2_fifo.vhd Line: 133
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/video_cache_i.vhd
    Info (12022): Found design unit 1: video_cache_i-x File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/video_cache_i.vhd Line: 73
    Info (12023): Found entity 1: video_cache_i File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/video_cache_i.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/video_cache_d.vhd
    Info (12022): Found design unit 1: video_cache_d-x File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/video_cache_d.vhd Line: 72
    Info (12023): Found entity 1: video_cache_d File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/video_cache_d.vhd Line: 40
Info (12021): Found 1 design units, including 0 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/video_mode_pack.vhd
    Info (12022): Found design unit 1: video_mode_pack File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/video_mode_pack.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/tv.vhd
    Info (12022): Found design unit 1: tv-behavioral File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/tv.vhd Line: 54
    Info (12023): Found entity 1: tv File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/tv.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/cvbs.vhd
    Info (12022): Found design unit 1: cvbs-behavioral File: /home/leo/github_contrs/f32c/rtl/soc/cvbs.vhd Line: 86
    Info (12023): Found entity 1: cvbs File: /home/leo/github_contrs/f32c/rtl/soc/cvbs.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/vga.vhd
    Info (12022): Found design unit 1: vga-syn File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/vga.vhd Line: 53
    Info (12023): Found entity 1: vga File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/vga.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/VGA_textmode.vhd
    Info (12022): Found design unit 1: VGA_textmode-Behavioral File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/VGA_textmode.vhd Line: 95
    Info (12023): Found entity 1: VGA_textmode File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/VGA_textmode.vhd Line: 32
Info (12021): Found 1 design units, including 0 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/font_block_pack.vhd
    Info (12022): Found design unit 1: font_block_pack File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/font_block_pack.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/font8x8_xark.vhd
    Info (12022): Found design unit 1: font8x8_xark File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/font8x8_xark.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/font8x16_xark.vhd
    Info (12022): Found design unit 1: font8x16_xark File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/font8x16_xark.vhd Line: 7
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../soc/vgahdmi/VGA_textmode_bram.vhd(128) File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/VGA_textmode_bram.vhd Line: 128
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../soc/vgahdmi/VGA_textmode_bram.vhd(129) File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/VGA_textmode_bram.vhd Line: 129
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../soc/vgahdmi/VGA_textmode_bram.vhd(130) File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/VGA_textmode_bram.vhd Line: 130
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../soc/vgahdmi/VGA_textmode_bram.vhd(131) File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/VGA_textmode_bram.vhd Line: 131
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/VGA_textmode_bram.vhd
    Info (12022): Found design unit 1: VGA_textmode_bram-x File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/VGA_textmode_bram.vhd Line: 57
    Info (12023): Found entity 1: VGA_textmode_bram File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/VGA_textmode_bram.vhd Line: 37
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../../../soc/vgahdmi/VGA_textmode_font_bram8.vhd(95) File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/VGA_textmode_font_bram8.vhd Line: 95
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/VGA_textmode_font_bram8.vhd
    Info (12022): Found design unit 1: VGA_textmode_font_bram8-x File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/VGA_textmode_font_bram8.vhd Line: 54
    Info (12023): Found entity 1: VGA_textmode_font_bram8 File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/VGA_textmode_font_bram8.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/TMDS_encoder.vhd
    Info (12022): Found design unit 1: TMDS_encoder-Behavioral File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/TMDS_encoder.vhd Line: 46
    Info (12023): Found entity 1: TMDS_encoder File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/TMDS_encoder.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/vga2dvid.vhd
    Info (12022): Found design unit 1: vga2dvid-Behavioral File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/vga2dvid.vhd Line: 75
    Info (12023): Found entity 1: vga2dvid File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/vga2dvid.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/vga2lcd.vhd
    Info (12022): Found design unit 1: vga2lcd-Behavioral File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/vga2lcd.vhd Line: 37
    Info (12023): Found entity 1: vga2lcd File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/vga2lcd.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/ledstrip.vhd
    Info (12022): Found design unit 1: ledstrip-behavioral File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/ledstrip.vhd Line: 72
    Info (12023): Found entity 1: ledstrip File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/ledstrip.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/ws2812b.vhd
    Info (12022): Found design unit 1: ws2812b-Behavioral File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/ws2812b.vhd Line: 36
    Info (12023): Found entity 1: ws2812b File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/ws2812b.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/pulse_counter.vhd
    Info (12022): Found design unit 1: pulse_counter-Behavioral File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/pulse_counter.vhd Line: 20
    Info (12023): Found entity 1: pulse_counter File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/pulse_counter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/vector.vhd
    Info (12022): Found design unit 1: vector-arch File: /home/leo/github_contrs/f32c/rtl/soc/vector/vector.vhd Line: 59
    Info (12023): Found entity 1: vector File: /home/leo/github_contrs/f32c/rtl/soc/vector/vector.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/f32c_vector_dma.vhd
    Info (12022): Found design unit 1: f32c_vector_dma-arch File: /home/leo/github_contrs/f32c/rtl/soc/vector/f32c_vector_dma.vhd Line: 83
    Info (12023): Found entity 1: f32c_vector_dma File: /home/leo/github_contrs/f32c/rtl/soc/vector/f32c_vector_dma.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/axi_vector_dma.vhd
    Info (12022): Found design unit 1: axi_vector_dma-arch File: /home/leo/github_contrs/f32c/rtl/soc/vector/axi_vector_dma.vhd Line: 82
    Info (12023): Found entity 1: axi_vector_dma File: /home/leo/github_contrs/f32c/rtl/soc/vector/axi_vector_dma.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub/fpu_arch.vhd
    Info (12022): Found design unit 1: fpu-arch File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub/fpu_arch.vhd Line: 43
    Info (12023): Found entity 1: fpu File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub/fpu_arch.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub/add_sub27_arch.vhd
    Info (12022): Found design unit 1: add_sub27-arch File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub/add_sub27_arch.vhd Line: 15
    Info (12023): Found entity 1: add_sub27 File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub/add_sub27_arch.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub/except_arch.vhd
    Info (12022): Found design unit 1: except-arch File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub/except_arch.vhd Line: 24
    Info (12023): Found entity 1: except File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub/except_arch.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub/pre_norm_arch.vhd
    Info (12022): Found design unit 1: pre_norm-arch File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub/pre_norm_arch.vhd Line: 29
    Info (12023): Found entity 1: pre_norm File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub/pre_norm_arch.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub/post_norm_arch.vhd
    Info (12022): Found design unit 1: post_norm-arch File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub/post_norm_arch.vhd Line: 30
    Info (12023): Found entity 1: post_norm File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub/post_norm_arch.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/float_divide_goldschmidt.vhd
    Info (12022): Found design unit 1: float_divide_goldschmidt-rtl File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/float_divide_goldschmidt.vhd Line: 51
    Info (12023): Found entity 1: float_divide_goldschmidt File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/float_divide_goldschmidt.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd
    Info (12022): Found design unit 1: FPmul-pipeline File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd Line: 45
    Info (12023): Found entity 1: FPmul File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_stage1_struct.vhd
    Info (12022): Found design unit 1: FPmul_stage1-struct File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_stage1_struct.vhd Line: 53
    Info (12023): Found entity 1: FPmul_stage1 File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_stage1_struct.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_stage2_struct.vhd
    Info (12022): Found design unit 1: FPmul_stage2-struct File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_stage2_struct.vhd Line: 59
    Info (12023): Found entity 1: FPmul_stage2 File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_stage2_struct.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd
    Info (12022): Found design unit 1: FPmul_stage3-struct File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd Line: 58
    Info (12023): Found entity 1: FPmul_stage3 File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_stage4_struct.vhd
    Info (12022): Found design unit 1: FPmul_stage4-struct File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_stage4_struct.vhd Line: 51
    Info (12023): Found entity 1: FPmul_stage4 File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_stage4_struct.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/common/fpnormalize_fpnormalize.vhd
    Info (12022): Found design unit 1: FPnormalize-FPnormalize File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/common/fpnormalize_fpnormalize.vhd Line: 34
    Info (12023): Found entity 1: FPnormalize File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/common/fpnormalize_fpnormalize.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/common/fpround_fpround.vhd
    Info (12022): Found design unit 1: FPround-FPround File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/common/fpround_fpround.vhd Line: 34
    Info (12023): Found entity 1: FPround File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/common/fpround_fpround.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/common/packfp_packfp.vhd
    Info (12022): Found design unit 1: PackFP-PackFP File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/common/packfp_packfp.vhd Line: 33
    Info (12023): Found entity 1: PackFP File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/common/packfp_packfp.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/common/unpackfp_unpackfp.vhd
    Info (12022): Found design unit 1: UnpackFP-UnpackFP File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/common/unpackfp_unpackfp.vhd Line: 32
    Info (12023): Found entity 1: UnpackFP File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/common/unpackfp_unpackfp.vhd Line: 14
Info (12127): Elaborating entity "de10lite_xram_sdram" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at top_de10lite_xram_sdram_vector.vhd(83): used implicit default value for signal "clk_pixel_shift" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 83
Warning (10036): Verilog HDL or VHDL warning at top_de10lite_xram_sdram_vector.vhd(84): object "tmds_rgb" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 84
Warning (10036): Verilog HDL or VHDL warning at top_de10lite_xram_sdram_vector.vhd(85): object "tmds_clk" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 85
Warning (10445): VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(292): subtype or type has null range File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 292
Warning (10445): VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(293): subtype or type has null range File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 293
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(137): port or argument "sdram_data" has 16/32 unassociated elements File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 137
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(137): port or argument "sdram_dqm" has 2/4 unassociated elements File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 137
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(137): port or argument "simple_in" has 22/32 unassociated elements File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 137
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(137): port or argument "vga_r" has 4/8 unassociated elements File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 137
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(137): port or argument "vga_g" has 4/8 unassociated elements File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 137
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(137): port or argument "vga_b" has 4/8 unassociated elements File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 137
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(137): port or argument "dvid_red" has 1/2 unassociated elements File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 137
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(137): port or argument "dvid_green" has 1/2 unassociated elements File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 137
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(137): port or argument "dvid_blue" has 1/2 unassociated elements File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 137
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(137): port or argument "dvid_clock" has 1/2 unassociated elements File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 137
Critical Warning (10920): VHDL Incomplete Partial Association warning at top_de10lite_xram_sdram_vector.vhd(137): port or argument "gpio" has 92/128 unassociated elements File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 137
Info (12128): Elaborating entity "clk_50M_25M_250M_75M" for hierarchy "clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75" File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 100
Info (12128): Elaborating entity "altpll" for hierarchy "clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component" File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd Line: 173
Info (12130): Elaborated megafunction instantiation "clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component" File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd Line: 173
Info (12133): Instantiated megafunction "clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component" with the following parameter: File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd Line: 173
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "3"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "inclk1_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_50M_25M_250M_75M"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_USED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_USED"
    Info (12134): Parameter "port_clkbad1" = "PORT_USED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_USED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "primary_clock" = "inclk0"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "switch_over_type" = "AUTO"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_50M_25M_250M_75M_altpll.v
    Info (12023): Found entity 1: clk_50M_25M_250M_75M_altpll File: /home/leo/github_contrs/f32c/rtl/proj/altera/de10-lite/xram_sdram_vector/db/clk_50M_25M_250M_75M_altpll.v Line: 31
Info (12128): Elaborating entity "clk_50M_25M_250M_75M_altpll" for hierarchy "clk_50M_25M_250M_75M:\G_75M_clk:clkgen_75|altpll:altpll_component|clk_50M_25M_250M_75M_altpll:auto_generated" File: /home/leo/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "glue_xram" for hierarchy "glue_xram:glue_xram" File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 137
Warning (10445): VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(292): subtype or type has null range File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 292
Warning (10445): VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(293): subtype or type has null range File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 293
Warning (10445): VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(567): subtype or type has null range File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 567
Warning (10445): VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(568): subtype or type has null range File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 568
Warning (10445): VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(569): subtype or type has null range File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 569
Warning (10445): VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(570): subtype or type has null range File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 570
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(316): used implicit default value for signal "ps2_clk_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 316
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(317): used implicit default value for signal "ps2_dat_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 317
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(344): object "snoop_cycle" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 344
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(345): object "snoop_addr" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 345
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(395): object "icp_enable" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 395
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(417): object "vga_line_repeat" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 417
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(427): object "video_fifo_suggest_cache" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 427
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(433): object "video_fifo_read_ready" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 433
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(453): used implicit default value for signal "from_ledstrip" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 453
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(458): used implicit default value for signal "from_vga_textmode" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 458
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(468): used implicit default value for signal "vga_textmode_dmem_to_cpu" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 468
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(504): used implicit default value for signal "from_pcm" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 504
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(524): used implicit default value for signal "from_fmrds" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 524
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(531): object "vector_intr" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 531
Warning (10540): VHDL Signal Declaration warning at glue_xram_vector.vhd(531): used explicit default value for signal "S_vector_intr" because signal was never assigned a value File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 531
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(553): object "gpio_range" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 553
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(564): used implicit default value for signal "from_pid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 564
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(575): object "sio_range" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 575
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(584): object "spi_range" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 584
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(611): used implicit default value for signal "sio_to_debug_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 611
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(612): object "debug_to_sio_data" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 612
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(613): used implicit default value for signal "deb_sio_rx_done" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 613
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(613): used implicit default value for signal "deb_sio_tx_busy" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 613
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(613): object "deb_sio_tx_strobe" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 613
Warning (10541): VHDL Signal Declaration warning at glue_xram_vector.vhd(614): used implicit default value for signal "deb_tx" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 614
Warning (10036): Verilog HDL or VHDL warning at glue_xram_vector.vhd(615): object "debug_debug" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 615
Warning (10492): VHDL Process Statement warning at glue_xram_vector.vhd(1024): signal "io_addr_strobe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 1024
Warning (10492): VHDL Process Statement warning at glue_xram_vector.vhd(1024): signal "dmem_write" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 1024
Warning (10492): VHDL Process Statement warning at glue_xram_vector.vhd(1074): signal "from_vector" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 1074
Warning (10492): VHDL Process Statement warning at glue_xram_vector.vhd(1085): signal "from_spi" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 1085
Warning (10492): VHDL Process Statement warning at glue_xram_vector.vhd(1117): signal "S_vga_vblank" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 1117
Warning (10445): VHDL Subtype or Type Declaration warning at compositing2_fifo.vhd(161): subtype or type has null range File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/compositing2_fifo.vhd Line: 161
Warning (10445): VHDL Subtype or Type Declaration warning at glue_xram_vector.vhd(1569): subtype or type has null range File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 1569
Warning (10296): VHDL warning at glue_xram_vector.vhd(1569): ignored assignment of value to null range File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 1569
Warning (10873): Using initial value X (don't care) for net "sram_a" at glue_xram_vector.vhd(254) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 254
Warning (10873): Using initial value X (don't care) for net "acram_addr" at glue_xram_vector.vhd(267) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 267
Warning (10873): Using initial value X (don't care) for net "acram_data_wr" at glue_xram_vector.vhd(270) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 270
Warning (10873): Using initial value X (don't care) for net "acram_byte_we" at glue_xram_vector.vhd(271) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 271
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.awid[0]" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.arid[0]" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.awaddr" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.awlen" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.awsize" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.awburst" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.awlock" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.awcache" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.awprot" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.awqos" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.awvalid" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.wdata" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.wstrb" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.wlast" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.wvalid" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.bready" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.araddr" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.arlen" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.arsize" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.arburst" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.arlock" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.arcache" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.arprot" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.arqos" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.arvalid" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "cpu_axi_out.rready" at glue_xram_vector.vhd(274) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 274
Warning (10873): Using initial value X (don't care) for net "video_axi_out.awid[0]" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.arid[0]" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.awaddr" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.awlen" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.awsize" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.awburst" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.awlock" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.awcache" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.awprot" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.awqos" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.awvalid" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.wdata" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.wstrb" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.wlast" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.wvalid" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.bready" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.araddr" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.arlen" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.arsize" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.arburst" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.arlock" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.arcache" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.arprot" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.arqos" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.arvalid" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "video_axi_out.rready" at glue_xram_vector.vhd(279) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 279
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.awid[0]" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.arid[0]" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.awaddr" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.awlen" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.awsize" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.awburst" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.awlock" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.awcache" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.awprot" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.awqos" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.awvalid" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.wdata" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.wstrb" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.wlast" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.wvalid" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.bready" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.araddr" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.arlen" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.arsize" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.arburst" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.arlock" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.arcache" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.arprot" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.arqos" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.arvalid" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "vector_axi_out.rready" at glue_xram_vector.vhd(282) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 282
Warning (10873): Using initial value X (don't care) for net "ledstrip_out" at glue_xram_vector.vhd(301) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 301
Warning (10873): Using initial value X (don't care) for net "audio_l" at glue_xram_vector.vhd(302) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 302
Warning (10873): Using initial value X (don't care) for net "audio_r" at glue_xram_vector.vhd(302) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 302
Warning (10873): Using initial value X (don't care) for net "video_composite" at glue_xram_vector.vhd(302) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 302
Warning (10873): Using initial value X (don't care) for net "to_xram[0].burst_len" at glue_xram_vector.vhd(341) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 341
Warning (10873): Using initial value X (don't care) for net "to_xram[1].burst_len" at glue_xram_vector.vhd(341) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 341
Warning (10873): Using initial value X (don't care) for net "to_xram[4..7]" at glue_xram_vector.vhd(341) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 341
Warning (10873): Using initial value X (don't care) for net "sram_wel" at glue_xram_vector.vhd(256) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 256
Warning (10873): Using initial value X (don't care) for net "sram_lbl" at glue_xram_vector.vhd(256) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 256
Warning (10873): Using initial value X (don't care) for net "sram_ubl" at glue_xram_vector.vhd(256) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 256
Warning (10873): Using initial value X (don't care) for net "acram_en" at glue_xram_vector.vhd(266) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 266
Warning (10873): Using initial value X (don't care) for net "spdif_out" at glue_xram_vector.vhd(303) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 303
Warning (10873): Using initial value X (don't care) for net "i2s_din" at glue_xram_vector.vhd(304) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 304
Warning (10873): Using initial value X (don't care) for net "i2s_bck" at glue_xram_vector.vhd(304) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 304
Warning (10873): Using initial value X (don't care) for net "i2s_lrck" at glue_xram_vector.vhd(304) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 304
Warning (10873): Using initial value X (don't care) for net "fm_antenna" at glue_xram_vector.vhd(305) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 305
Warning (10873): Using initial value X (don't care) for net "cw_antenna" at glue_xram_vector.vhd(305) File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 305
Info (12128): Elaborating entity "cache" for hierarchy "glue_xram:glue_xram|cache:pipeline" File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 623
Info (12128): Elaborating entity "pipeline" for hierarchy "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline" File: /home/leo/github_contrs/f32c/rtl/cpu/cache.vhd Line: 275
Warning (10541): VHDL Signal Declaration warning at pipeline.vhd(101): used implicit default value for signal "debug_debug" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 101
Warning (10541): VHDL Signal Declaration warning at pipeline.vhd(130): used implicit default value for signal "ID_reg1_pc" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 130
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(273): object "MEM_WB_instruction" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 273
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(274): object "MEM_WB_PC" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 274
Warning (10541): VHDL Signal Declaration warning at pipeline.vhd(302): used implicit default value for signal "trace_addr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 302
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(303): object "reg_trace_data" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 303
Warning (10492): VHDL Process Statement warning at pipeline.vhd(408): signal "dmem_cache_wait" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 408
Warning (10492): VHDL Process Statement warning at pipeline.vhd(650): signal "dmem_cache_wait" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 650
Warning (10492): VHDL Process Statement warning at pipeline.vhd(1007): signal "dmem_cache_wait" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 1007
Warning (10492): VHDL Process Statement warning at pipeline.vhd(1243): signal "dmem_cache_wait" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 1243
Warning (10492): VHDL Process Statement warning at pipeline.vhd(1273): signal "dmem_cache_wait" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 1273
Warning (10492): VHDL Process Statement warning at pipeline.vhd(1308): signal "MEM_running" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 1308
Warning (10492): VHDL Process Statement warning at pipeline.vhd(1308): signal "dmem_cache_wait" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 1308
Warning (10492): VHDL Process Statement warning at pipeline.vhd(1312): signal "dmem_cache_wait" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 1312
Warning (10873): Using initial value X (don't care) for net "debug_out_data" at pipeline.vhd(97) File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 97
Warning (10873): Using initial value X (don't care) for net "debug_in_busy" at pipeline.vhd(96) File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 96
Warning (10873): Using initial value X (don't care) for net "debug_out_strobe" at pipeline.vhd(98) File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 98
Warning (10873): Using initial value X (don't care) for net "debug_active" at pipeline.vhd(102) File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 102
Info (12128): Elaborating entity "bptrace" for hierarchy "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|bptrace:\G_bp_scoretable:bptrace" File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 464
Info (12128): Elaborating entity "idecode_mi32" for hierarchy "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|idecode_mi32:\G_idecode_mi32:idecode" File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 480
Warning (10036): Verilog HDL or VHDL warning at idecode_mi32.vhd(81): object "unsupported_instr" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/cpu/idecode_mi32.vhd Line: 81
Info (12128): Elaborating entity "reg1w2r" for hierarchy "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|reg1w2r:regfile" File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 548
Warning (10492): VHDL Process Statement warning at reg1w2r.vhd(77): signal "R1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/leo/github_contrs/f32c/rtl/generic/reg1w2r.vhd Line: 77
Warning (10492): VHDL Process Statement warning at reg1w2r.vhd(78): signal "R2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/leo/github_contrs/f32c/rtl/generic/reg1w2r.vhd Line: 78
Warning (10492): VHDL Process Statement warning at reg1w2r.vhd(79): signal "RD" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/leo/github_contrs/f32c/rtl/generic/reg1w2r.vhd Line: 79
Warning (10030): Net "RD.data_a" at reg1w2r.vhd(52) has no driver or initial value, using a default initial value '0' File: /home/leo/github_contrs/f32c/rtl/generic/reg1w2r.vhd Line: 52
Warning (10030): Net "RD.waddr_a" at reg1w2r.vhd(52) has no driver or initial value, using a default initial value '0' File: /home/leo/github_contrs/f32c/rtl/generic/reg1w2r.vhd Line: 52
Warning (10030): Net "RD.we_a" at reg1w2r.vhd(52) has no driver or initial value, using a default initial value '0' File: /home/leo/github_contrs/f32c/rtl/generic/reg1w2r.vhd Line: 52
Info (12128): Elaborating entity "alu" for hierarchy "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|alu:alu" File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 876
Info (12128): Elaborating entity "shift" for hierarchy "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|shift:shift" File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 902
Info (12128): Elaborating entity "loadalign" for hierarchy "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|loadalign:\G_pipelined_load_aligner:loadalign" File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 1364
Info (12128): Elaborating entity "mul" for hierarchy "glue_xram:glue_xram|cache:pipeline|pipeline:pipeline|mul:multiplier" File: /home/leo/github_contrs/f32c/rtl/cpu/pipeline.vhd Line: 1382
Warning (10492): VHDL Process Statement warning at mul_iter.vhd(53): signal "clk_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/leo/github_contrs/f32c/rtl/cpu/mul_iter.vhd Line: 53
Info (12128): Elaborating entity "bram_true2p_1clk" for hierarchy "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:tag_dp_bram" File: /home/leo/github_contrs/f32c/rtl/cpu/cache.vhd Line: 364
Info (12128): Elaborating entity "bram_true2p_1clk" for hierarchy "glue_xram:glue_xram|cache:pipeline|bram_true2p_1clk:\G_icache_4k:i_block_iter:0:i_dp_bram" File: /home/leo/github_contrs/f32c/rtl/cpu/cache.vhd Line: 382
Warning (10873): Using initial value X (don't care) for net "data_out_b" at bram_true2p_1clk.vhd(33) File: /home/leo/github_contrs/f32c/rtl/generic/bram_true2p_1clk.vhd Line: 33
Info (12128): Elaborating entity "sdram" for hierarchy "glue_xram:glue_xram|sdram:\G_sdram16:sdram16" File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 834
Warning (10541): VHDL Signal Declaration warning at sdram.vhd(77): used implicit default value for signal "snoop_addr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/leo/github_contrs/f32c/rtl/soc/sdram.vhd Line: 77
Warning (10541): VHDL Signal Declaration warning at sdram.vhd(78): used implicit default value for signal "snoop_cycle" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/leo/github_contrs/f32c/rtl/soc/sdram.vhd Line: 78
Info (12128): Elaborating entity "sio" for hierarchy "glue_xram:glue_xram|sio:\G_sio:0:G_rs232_sio:rs232_sio_instance" File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 953
Info (12128): Elaborating entity "spi" for hierarchy "glue_xram:glue_xram|spi:\G_spi:0:spi_instance" File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 998
Warning (10036): Verilog HDL or VHDL warning at spi.vhd(64): object "R_clk_div" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/soc/spi.vhd Line: 64
Warning (10036): Verilog HDL or VHDL warning at spi.vhd(68): object "R_clk_prev" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/soc/spi.vhd Line: 68
Info (12128): Elaborating entity "gpio" for hierarchy "glue_xram:glue_xram|gpio:\G_gpio:0:gpio_inst" File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 1139
Info (12128): Elaborating entity "timer" for hierarchy "glue_xram:glue_xram|timer:\G_timer:timer" File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 1197
Warning (10541): VHDL Signal Declaration warning at timer.vhd(84): used implicit default value for signal "L_fractional_next" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/leo/github_contrs/f32c/rtl/soc/timer.vhd Line: 84
Info (12128): Elaborating entity "vector" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector" File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 1223
Warning (10036): Verilog HDL or VHDL warning at vector.vhd(84): object "S_io_bram_we" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/soc/vector/vector.vhd Line: 84
Info (12128): Elaborating entity "add_sub_emiraga" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga" File: /home/leo/github_contrs/f32c/rtl/soc/vector/vector.vhd Line: 363
Info (12128): Elaborating entity "ieee_adder" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst" File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/add_sub_emiraga.vhd Line: 39
Info (12128): Elaborating entity "ieee_adder_compare" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_compare:S01_ieee_adder_compare" File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 42
Info (12128): Elaborating entity "ieee_adder_prepare_input" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_prepare_input:S01_ieee_adder_prepare_inputB" File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 52
Info (12128): Elaborating entity "ieee_adder_bigger_exp" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_bigger_exp:S02_ieee_adder_bigger_exp" File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 116
Info (12128): Elaborating entity "ieee_adder_shift_signif" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_shift_signif:S02_ieee_adder_shift_signif" File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 125
Info (12128): Elaborating entity "ieee_adder_swap_signif" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_swap_signif:S02_ieee_adder_swap_signif" File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 133
Info (12128): Elaborating entity "ieee_adder_opsub" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_opsub:S02_ieee_adder_opsub" File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 141
Info (12128): Elaborating entity "ieee_adder_opadd" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_opadd:S02_ieee_adder_opadd" File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 149
Warning (10036): Verilog HDL or VHDL warning at ieee.v(37): object "exponent_overflow_add" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 37
Warning (10230): Verilog HDL assignment warning at ieee.v(38): truncated value with size 32 to match size of target (9) File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 38
Info (12128): Elaborating entity "ieee_adder_normalize_sub" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_normalize_sub:S03_ieee_adder_normalize_sub" File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 208
Warning (10763): Verilog HDL warning at ieee.v(51): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 51
Warning (10270): Verilog HDL Case Statement warning at ieee.v(51): incomplete case statement has no default case item File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 51
Warning (10776): Verilog HDL warning at ieee.v(48): variable normalize5 in static task or function normalize5 may have unintended latch behavior File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 48
Warning (10241): Verilog HDL Function Declaration warning at ieee.v(48): function "normalize5" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 48
Warning (10230): Verilog HDL assignment warning at ieee.v(87): truncated value with size 32 to match size of target (8) File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 87
Warning (10030): Net "normalize5" at ieee.v(48) has no driver or initial value, using a default initial value '0' File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 48
Info (12128): Elaborating entity "ieee_adder_round" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_round:S04_ieee_adder_round_sub" File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 274
Warning (10230): Verilog HDL assignment warning at ieee.v(93): truncated value with size 32 to match size of target (23) File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee.v Line: 93
Info (12128): Elaborating entity "ieee_adder_final" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|add_sub_emiraga:\G_fpu_addsub_emiraga:I_fpu_addsub_emiraga|ieee_adder:ieee_adder_inst|ieee_adder_final:S04_ieee_adder_final" File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/add_sub_emiraga/ieee754-verilog/src/ieee_adder.v Line: 296
Info (12128): Elaborating entity "FPmul" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply" File: /home/leo/github_contrs/f32c/rtl/soc/vector/vector.vhd Line: 377
Info (12128): Elaborating entity "FPmul_stage1" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage1:I1" File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd Line: 161
Info (12128): Elaborating entity "UnpackFP" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage1:I1|UnpackFP:I0" File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_stage1_struct.vhd Line: 178
Info (12128): Elaborating entity "FPmul_stage2" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage2:I2" File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd Line: 175
Info (12128): Elaborating entity "FPmul_stage3" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage3:I3" File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd Line: 195
Info (12128): Elaborating entity "FPnormalize" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage3:I3|FPnormalize:I9" File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd Line: 128
Info (12128): Elaborating entity "FPround" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage3:I3|FPround:I11" File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_stage3_struct.vhd Line: 138
Info (12128): Elaborating entity "FPmul_stage4" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage4:I4" File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_pipeline.vhd Line: 215
Info (12128): Elaborating entity "PackFP" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|FPmul:\G_fpu_multiply:I_fpu_multiply|FPmul_stage4:I4|PackFP:I3" File: /home/leo/github_contrs/f32c/rtl/soc/vector/fpu/mul/multiplier/fpmul_stage4_struct.vhd Line: 150
Info (12128): Elaborating entity "float_divide_goldschmidt" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|float_divide_goldschmidt:\G_fpu_divide:I_fpu_divide" File: /home/leo/github_contrs/f32c/rtl/soc/vector/vector.vhd Line: 390
Info (12128): Elaborating entity "bram_true2p_1clk" for hierarchy "glue_xram:glue_xram|vector:\G_vector:vector|bram_true2p_1clk:\G_vector_registers:0:vector_bram" File: /home/leo/github_contrs/f32c/rtl/soc/vector/vector.vhd Line: 451
Info (12128): Elaborating entity "f32c_vector_dma" for hierarchy "glue_xram:glue_xram|f32c_vector_dma:\G_vector:G_vector_xram:I_xram_vector_dma" File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 1294
Warning (10541): VHDL Signal Declaration warning at f32c_vector_dma.vhd(75): used implicit default value for signal "suggest_cache" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/leo/github_contrs/f32c/rtl/soc/vector/f32c_vector_dma.vhd Line: 75
Warning (10036): Verilog HDL or VHDL warning at f32c_vector_dma.vhd(96): object "S_remaining" assigned a value but never read File: /home/leo/github_contrs/f32c/rtl/soc/vector/f32c_vector_dma.vhd Line: 96
Info (12128): Elaborating entity "compositing2_fifo" for hierarchy "glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo" File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 1554
Warning (10445): VHDL Subtype or Type Declaration warning at compositing2_fifo.vhd(161): subtype or type has null range File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/compositing2_fifo.vhd Line: 161
Warning (10540): VHDL Signal Declaration warning at compositing2_fifo.vhd(219): used explicit default value for signal "R_timeout" because signal was never assigned a value File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/compositing2_fifo.vhd Line: 219
Info (12128): Elaborating entity "bram_true2p_2clk" for hierarchy "glue_xram:glue_xram|compositing2_fifo:\G_vgahdmi:G_vgabit_c2:comp_fifo|bram_true2p_2clk:linememory" File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/compositing2_fifo.vhd Line: 508
Info (12128): Elaborating entity "vga" for hierarchy "glue_xram:glue_xram|vga:\G_vgahdmi:vgabitmap" File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 1634
Info (12128): Elaborating entity "vga2dvid" for hierarchy "glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid" File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 1671
Warning (10445): VHDL Subtype or Type Declaration warning at vga2dvid.vhd(100): subtype or type has null range File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/vga2dvid.vhd Line: 100
Warning (10540): VHDL Signal Declaration warning at vga2dvid.vhd(82): used explicit default value for signal "R_shift_clock_synchronizer" because signal was never assigned a value File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/vga2dvid.vhd Line: 82
Info (12128): Elaborating entity "TMDS_encoder" for hierarchy "glue_xram:glue_xram|vga2dvid:\G_vgahdmi:G_vgahdmi_tmds_display:G_vgahdmi_dvid|TMDS_encoder:u21" File: /home/leo/github_contrs/f32c/rtl/soc/vgahdmi/vga2dvid.vhd Line: 137
Info (12128): Elaborating entity "bram" for hierarchy "glue_xram:glue_xram|bram:\G_bram:bram" File: /home/leo/github_contrs/f32c/rtl/generic/glue_xram_vector.vhd Line: 2270
Info (12128): Elaborating entity "acram_emu" for hierarchy "acram_emu:acram_emulation" File: /home/leo/github_contrs/f32c/rtl/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd Line: 218
Info (12128): Elaborating entity "bram_true2p_1clk" for hierarchy "acram_emu:acram_emulation|bram_true2p_1clk:\ram_emu_4bytes:0:ram_emu_8bit" File: /home/leo/github_contrs/f32c/rtl/generic/acram_emu.vhd Line: 66
Warning (10873): Using initial value X (don't care) for net "data_out_b" at bram_true2p_1clk.vhd(33) File: /home/leo/github_contrs/f32c/rtl/generic/bram_true2p_1clk.vhd Line: 33
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file /home/leo/github_contrs/f32c/rtl/proj/altera/de10-lite/xram_sdram_vector/xram_sdram_vector.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 241 warnings
    Info: Peak virtual memory: 882 megabytes
    Info: Processing ended: Thu Dec 16 10:24:08 2021
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:41


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in /home/leo/github_contrs/f32c/rtl/proj/altera/de10-lite/xram_sdram_vector/xram_sdram_vector.map.smsg.


