#Build: Synplify Pro L-2016.09L-1, Build 147R, Mar  7 2017
#install: C:\lscc\diamond\3.9_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-1B4IDNG

# Thu Jun 15 13:43:48 2017

#Implementation: impl1

Synopsys HDL Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v" (library work)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Final_Array_Test\FPGA10\sys_pll\sys_pll.v" (library work)
@I::"C:\Final_Array_Test\FPGA10\FPGA10.v" (library work)
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":50:16:50:37|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":59:18:59:39|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":66:18:66:39|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":73:18:73:39|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":80:18:80:39|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":96:18:96:39|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":104:18:104:39|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":124:17:124:38|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":133:19:133:40|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":140:19:140:40|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":147:19:147:40|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":154:19:154:40|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":168:19:168:40|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":175:19:175:40|Specified digits overflow the number's size
@E: CG342 :"C:\Final_Array_Test\FPGA10\FPGA10.v":193:2:193:8|Expecting target variable, found IL68_50 -- possible misspelling
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":194:16:194:37|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":203:18:203:39|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":210:18:210:39|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":217:18:217:39|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":224:18:224:39|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":240:18:240:39|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":248:18:248:39|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":268:17:268:38|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":277:19:277:40|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":284:19:284:40|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":291:19:291:40|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":298:19:298:40|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":312:19:312:40|Specified digits overflow the number's size
@W: CG289 :"C:\Final_Array_Test\FPGA10\FPGA10.v":319:19:319:40|Specified digits overflow the number's size
@E: CS187 :"C:\Final_Array_Test\FPGA10\FPGA10.v":337:0:337:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 15 13:43:48 2017

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jun 15 13:43:48 2017

###########################################################]
