
---------- Begin Simulation Statistics ----------
final_tick                               814547535000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135326                       # Simulator instruction rate (inst/s)
host_mem_usage                                 853040                       # Number of bytes of host memory used
host_op_rate                                   138624                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11638.56                       # Real time elapsed on the host
host_tick_rate                               20760043                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1575000006                       # Number of instructions simulated
sim_ops                                    1613380425                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.241617                       # Number of seconds simulated
sim_ticks                                241616912750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       431324                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        862683                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.842212                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits     197934589                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups    198247399                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           22                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     21384125                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    321896936                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits            7                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          222                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          215                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     332300460                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       6281364                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted            1                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       279837516                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      303973149                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     21383966                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         82910805                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     19913735                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    808776612                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    500048438                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    500110374                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    370071875                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.351387                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.240559                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    200178508     54.09%     54.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     74746028     20.20%     74.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     36781838      9.94%     84.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      8609535      2.33%     86.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      4196364      1.13%     87.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     10695480      2.89%     90.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      8253380      2.23%     92.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      6697007      1.81%     94.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     19913735      5.38%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    370071875                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        50258                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       439673739                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           133297577                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    348688827     69.72%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult         7223      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd          420      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt         2100      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult          840      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc          840      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc         1260      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     69.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt          840      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     69.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    133297577     26.65%     96.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     18110447      3.62%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    500110374                       # Class of committed instruction
system.switch_cpus_1.commit.refs            151408024                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts            6300                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         500000003                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           500061939                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.966468                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.966468                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    175594382                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved    157256981                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts   1601504123                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       67223727                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       153318959                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     21385275                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts          610                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     65710600                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches         332300460                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       314962689                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           445210797                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           42                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1986023980                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          467                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      42770876                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.687660                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     16636228                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    204215960                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              4.109861                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    483232951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.156570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.891765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       70874904     14.67%     14.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       51161385     10.59%     25.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       44441952      9.20%     34.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       56773150     11.75%     46.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       27285554      5.65%     51.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       46619785      9.65%     61.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       64162231     13.28%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        4299390      0.89%     75.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      117614600     24.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    483232951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                   874                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     28918673                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      117063814                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              639804                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.751704                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          259173016                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         29439890                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      91833889                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    346715297                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           43                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        47462                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     44740912                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1308833032                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    229733126                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     24338034                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    846482662                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1190                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      1272940                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     21385275                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1262792                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked         7434                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads       209152                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1067                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3712                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         1246                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    213417713                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     26630465                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3712                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     11053744                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect     17864929                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       934710000                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           821099802                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.531266                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       496579713                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.699177                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            838062183                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1152578829                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     691759807                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.034696                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.034696                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass           33      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    588396896     67.57%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult         9660      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd          453      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         2289      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult          911      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc          909      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc         1414      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt          906      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     67.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    251090475     28.83%     96.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     31316754      3.60%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    870820700                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                44                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.000000                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult           35     79.55%     79.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     79.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     79.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     79.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     79.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     79.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     79.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     79.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            9     20.45%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    870813820                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2286943889                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    821092934                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   2116318460                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1308193185                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       870820700                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           43                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    808131254                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     62083280                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    871334304                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    483232951                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.802072                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.873752                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    234546567     48.54%     48.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     18597875      3.85%     52.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     21395997      4.43%     56.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     25339217      5.24%     62.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    183353295     37.94%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    483232951                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.802069                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses         6891                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads        13782                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses         6868                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes         7782                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      6254346                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      1532908                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    346715297                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     44740912                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     701995213                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes         5040                       # number of misc regfile writes
system.switch_cpus_1.numCycles              483233825                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     113674986                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    598489733                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     48974135                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       99011254                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      4144739                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1539060                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2564933013                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1483746582                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1769995209                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       183197794                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents          464                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     21385275                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     65929527                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     1171505419                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   2000084659                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        34108                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         2422                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       238634863                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           50                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups         7074                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads         1659045126                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2732141200                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads           6808                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes          6416                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1256842                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       112764                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2513720                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         112764                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             429644                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       266134                       # Transaction distribution
system.membus.trans_dist::CleanEvict           165190                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1715                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1715                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        429644                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1294042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1294042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     44639552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                44639552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            431359                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  431359    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              431359                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2059296500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2326995250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 814547535000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 814547535000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 814547535000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 814547535000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 814547535000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 814547535000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 814547535000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 814547535000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 814547535000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 814547535000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 814547535000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1252379                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1117565                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          642201                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4499                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4499                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            36                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1252343                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           72                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3770526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3770598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    134929472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              134931776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          502924                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17032576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1759802                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.064078                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.244891                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1647038     93.59%     93.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 112764      6.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1759802                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2108291000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1885263000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             54000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 814547535000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       825519                       # number of demand (read+write) hits
system.l2.demand_hits::total                   825519                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       825519                       # number of overall hits
system.l2.overall_hits::total                  825519                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       431323                       # number of demand (read+write) misses
system.l2.demand_misses::total                 431359                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           36                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       431323                       # number of overall misses
system.l2.overall_misses::total                431359                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      2676500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  30248589000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30251265500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      2676500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  30248589000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30251265500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1256842                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1256878                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1256842                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1256878                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.343180                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.343199                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.343180                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.343199                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 74347.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 70129.784408                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70130.136383                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 74347.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 70129.784408                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70130.136383                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              266134                       # number of writebacks
system.l2.writebacks::total                    266134                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       431323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            431359                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       431323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           431359                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      2604500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  29385943000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29388547500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      2604500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  29385943000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29388547500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.343180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.343199                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.343180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.343199                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 72347.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 68129.784408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68130.136383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 72347.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 68129.784408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68130.136383                       # average overall mshr miss latency
system.l2.replacements                         502924                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       851431                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           851431                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       851431                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       851431                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        41164                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         41164                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data         2784                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2784                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data         1715                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1715                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data    112260000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     112260000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data         4499                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4499                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.381196                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.381196                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 65457.725948                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65457.725948                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data         1715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data    108830000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    108830000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.381196                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.381196                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 63457.725948                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63457.725948                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      2676500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2676500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           36                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             36                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 74347.222222                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74347.222222                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      2604500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2604500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 72347.222222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72347.222222                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data       822735                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            822735                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       429608                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          429608                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  30136329000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  30136329000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      1252343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1252343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.343043                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.343043                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 70148.435318                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70148.435318                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       429608                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       429608                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  29277113000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  29277113000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.343043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.343043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 68148.435318                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68148.435318                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 814547535000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                     2539266                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    519308                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.889711                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2370.365262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         8.190667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   534.185142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     1.565869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 13469.693060                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.144676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.032604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.822125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10895                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4211                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  40722444                       # Number of tag accesses
system.l2.tags.data_accesses                 40722444                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 814547535000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     27604672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           27606976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17032576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17032576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       431323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              431359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       266134                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             266134                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst         9536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    114249751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             114259286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         9536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             9536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       70494138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             70494138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       70494138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         9536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    114249751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            184753424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    266133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    428802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002298740500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15063                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15063                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1169160                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             251294                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      431359                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     266134                       # Number of write requests accepted
system.mem_ctrls.readBursts                    431359                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   266134                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2521                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             26650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             26260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             26704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             26760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             27513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             26928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             26410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            26698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            27363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            26051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16298                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7043833250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2144190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15084545750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16425.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35175.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   183973                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   58064                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 42.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                21.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                431359                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               266134                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  344295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   71939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       452908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     98.201736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.393917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    61.706577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       302304     66.75%     66.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       129215     28.53%     95.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17755      3.92%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2967      0.66%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          503      0.11%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          111      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           39      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       452908                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.468897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.943351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.474493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-5               1      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9               1      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11             1      0.01%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13             7      0.05%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15            28      0.19%      0.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17           139      0.92%      1.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19           375      2.49%      3.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21           819      5.44%      9.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23          1322      8.78%     17.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25          1934     12.84%     30.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27          2168     14.39%     45.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29          2290     15.20%     60.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31          1896     12.59%     72.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33          1494      9.92%     82.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35          1032      6.85%     89.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37           679      4.51%     94.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39           386      2.56%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41           246      1.63%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43           130      0.86%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-45            58      0.39%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::46-47            30      0.20%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-49            12      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::50-51             9      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-53             4      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-57             1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-61             1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15063                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.666401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.637721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.995097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3405     22.61%     22.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              267      1.77%     24.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9626     63.90%     88.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1514     10.05%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              218      1.45%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               30      0.20%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15063                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               27445632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  161344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17030976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                27606976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17032576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       113.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        70.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    114.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     70.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  241634791000                       # Total gap between requests
system.mem_ctrls.avgGap                     346433.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     27443328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     17030976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 9535.756308516115                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 113581982.683453515172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 70487515.986192077398                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       431323                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       266134                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      1400500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  15083145250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5724060028750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     38902.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     34969.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21508187.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    34.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1598624580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            849685320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1529345160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          695956500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     19072893840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      81350287710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      24275388960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       129372182070                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.443403                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  62374587250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8068060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 171174265500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1635152820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            869100540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1532558160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          693132480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     19072893840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      81926524080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      23790137280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       129519499200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        536.053117                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  61084480500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8068060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 172464372250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 814547535000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000007637                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     75000002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    314962643                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1389970282                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000007637                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     75000002                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    314962643                       # number of overall hits
system.cpu.icache.overall_hits::total      1389970282                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          840                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           46                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            886                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          840                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           46                       # number of overall misses
system.cpu.icache.overall_misses::total           886                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      3249500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3249500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      3249500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3249500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000008477                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    314962689                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1389971168                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000008477                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    314962689                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1389971168                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 70641.304348                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  3667.607223                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 70641.304348                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  3667.607223                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          101                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          101                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           36                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      2713500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2713500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      2713500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2713500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        75375                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        75375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        75375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        75375                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000007637                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     75000002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    314962643                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1389970282                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          840                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           46                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           886                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      3249500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3249500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000008477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    314962689                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1389971168                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 70641.304348                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  3667.607223                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      2713500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2713500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst        75375                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        75375                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 814547535000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           823.806797                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1389971158                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               876                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1586725.066210                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   814.728400                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     9.078397                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.198908                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.002216                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.201125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          876                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          876                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.213867                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5559885548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5559885548                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 814547535000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 814547535000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 814547535000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 814547535000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 814547535000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    321654457                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     22539546                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    244957993                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        589151996                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    321662389                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     22539546                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    244957993                       # number of overall hits
system.cpu.dcache.overall_hits::total       589159928                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4956565                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       173789                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      2644423                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7774777                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4956592                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       173789                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      2644423                       # number of overall misses
system.cpu.dcache.overall_misses::total       7774804                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4987859000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  85935385465                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  90923244465                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4987859000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  85935385465                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  90923244465                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    326611022                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22713335                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    247602416                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    596926773                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    326618981                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22713335                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    247602416                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    596934732                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015176                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.007651                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.010680                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013025                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015175                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.007651                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.010680                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013025                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 28700.659996                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 32496.837860                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11694.643392                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 28700.659996                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 32496.837860                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11694.602779                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       182739                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          710                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9087                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.109937                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    88.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4104018                       # number of writebacks
system.cpu.dcache.writebacks::total           4104018                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      1387581                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1387581                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      1387581                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1387581                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       173789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1256842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1430631                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       173789                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1256842                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1430631                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   4900964500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  33646491487                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38547455987                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   4900964500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  33646491487                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38547455987                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007651                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.005076                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002397                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007651                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.005076                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002397                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 28200.659996                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 26770.661298                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26944.373488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 28200.659996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 26770.661298                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26944.373488                       # average overall mshr miss latency
system.cpu.dcache.replacements                6383136                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    266754894                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     19825548                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    226858747                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       513439189                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4169880                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       173146                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      2633222                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6976248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4967353000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  85535311500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  90502664500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    270924774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19998694                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    229491969                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    520415437                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015391                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.008658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.011474                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013405                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 28688.811754                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 32483.137198                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12972.971216                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      1380879                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1380879                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       173146                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1252343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1425489                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4880780000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  33522448500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38403228500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008658                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.005457                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002739                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 28188.811754                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26767.785263                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26940.389228                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     54899563                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2713998                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     18099246                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       75712807                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       663813                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          643                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        11201                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       675657                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     20506000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data    400073965                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    420579965                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     55563376                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2714641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     18110447                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     76388464                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011947                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000237                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.000618                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008845                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 31891.135303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 35717.700652                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   622.475553                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         6702                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6702                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          643                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data         4499                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5142                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     20184500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data    124042987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    144227487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000237                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.000248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 31391.135303                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 27571.235163                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28048.908401                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7932                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7932                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         7959                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         7959                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.003392                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003392                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_misses::.cpu.data       122872                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total       122872                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data       122872                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total       122872                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          135                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          149                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data           22                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           31                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data      1054500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1054500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.611111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.172222                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data 47931.818182                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 34016.129032                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data           22                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           22                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data          144                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          144                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          144                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          144                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 814547535000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4095.929488                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           595547453                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6387232                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.240304                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2617.464648                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   268.329261                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data  1210.135580                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.639029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.065510                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.295443                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1475                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         2257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4781867680                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4781867680                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 814547535000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 519158506000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 295389029000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
