Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Mon Oct 30 23:37:26 2017
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.131        0.000                      0                 3312        0.040        0.000                      0                 3312        6.519        0.000                       0                  1336  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 7.499}      14.999          66.671          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.131        0.000                      0                 3312        0.040        0.000                      0                 3312        6.519        0.000                       0                  1336  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.903ns  (logic 8.670ns (62.361%)  route 5.233ns (37.639%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 17.776 - 14.999 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.704     3.012    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     3.894 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/RAM_reg/DOBDO[5]
                         net (fo=2, routed)           1.614     5.509    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/multOp__2[5]
    SLICE_X18Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.633 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/multOp_i_27/O
                         net (fo=4, routed)           1.137     6.770    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/B[5]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    10.621 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.623    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp__1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.141 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp__2/P[0]
                         net (fo=2, routed)           1.039    13.180    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp__2_n_105
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.124    13.304 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    13.304    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry_i_3_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.854 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.854    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.968 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.968    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.302 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry__1/O[1]
                         net (fo=2, routed)           0.611    14.913    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry__1_n_6
    SLICE_X10Y28         LUT4 (Prop_lut4_I0_O)        0.303    15.216 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_11/O
                         net (fo=1, routed)           0.000    15.216    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_11_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.749 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    15.749    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_2__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.086 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_1__1/O[1]
                         net (fo=2, routed)           0.830    16.915    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/plusOp_0[29]
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.585    17.776    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp/CLK
                         clock pessimism              0.130    17.906    
                         clock uncertainty           -0.228    17.678    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.632    17.046    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp
  -------------------------------------------------------------------
                         required time                         17.046    
                         arrival time                         -16.915    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.845ns  (logic 8.664ns (62.577%)  route 5.181ns (37.423%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 17.776 - 14.999 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.704     3.012    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     3.894 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/RAM_reg/DOBDO[5]
                         net (fo=2, routed)           1.614     5.509    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/multOp__2[5]
    SLICE_X18Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.633 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/multOp_i_27/O
                         net (fo=4, routed)           1.137     6.770    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/B[5]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    10.621 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.623    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp__1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.141 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp__2/P[0]
                         net (fo=2, routed)           1.039    13.180    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp__2_n_105
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.124    13.304 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    13.304    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry_i_3_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.854 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.854    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.968 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.968    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.302 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry__1/O[1]
                         net (fo=2, routed)           0.611    14.913    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry__1_n_6
    SLICE_X10Y28         LUT4 (Prop_lut4_I0_O)        0.303    15.216 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_11/O
                         net (fo=1, routed)           0.000    15.216    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_11_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.749 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    15.749    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_2__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.080 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_1__1/O[3]
                         net (fo=2, routed)           0.778    16.858    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/plusOp_0[31]
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.585    17.776    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp/CLK
                         clock pessimism              0.130    17.906    
                         clock uncertainty           -0.228    17.678    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.633    17.045    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp
  -------------------------------------------------------------------
                         required time                         17.045    
                         arrival time                         -16.858    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.770ns  (logic 8.565ns (62.201%)  route 5.205ns (37.799%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 17.776 - 14.999 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.704     3.012    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     3.894 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/RAM_reg/DOBDO[5]
                         net (fo=2, routed)           1.614     5.509    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/multOp__2[5]
    SLICE_X18Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.633 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/multOp_i_27/O
                         net (fo=4, routed)           1.137     6.770    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/B[5]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    10.621 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.623    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp__1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.141 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp__2/P[0]
                         net (fo=2, routed)           1.039    13.180    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp__2_n_105
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.124    13.304 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    13.304    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry_i_3_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.854 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.854    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.968 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.968    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.302 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry__1/O[1]
                         net (fo=2, routed)           0.611    14.913    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry__1_n_6
    SLICE_X10Y28         LUT4 (Prop_lut4_I0_O)        0.303    15.216 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_11/O
                         net (fo=1, routed)           0.000    15.216    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_11_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.749 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    15.749    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_2__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.981 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_1__1/O[0]
                         net (fo=2, routed)           0.802    16.782    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/plusOp_0[28]
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.585    17.776    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp/CLK
                         clock pessimism              0.130    17.906    
                         clock uncertainty           -0.228    17.678    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.621    17.057    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp
  -------------------------------------------------------------------
                         required time                         17.057    
                         arrival time                         -16.782    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.761ns  (logic 8.589ns (62.414%)  route 5.172ns (37.586%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 17.776 - 14.999 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.704     3.012    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     3.894 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/RAM_reg/DOBDO[5]
                         net (fo=2, routed)           1.614     5.509    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/multOp__2[5]
    SLICE_X18Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.633 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/multOp_i_27/O
                         net (fo=4, routed)           1.137     6.770    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/B[5]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    10.621 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.623    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp__1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.141 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp__2/P[0]
                         net (fo=2, routed)           1.039    13.180    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp__2_n_105
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.124    13.304 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    13.304    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry_i_3_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.854 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.854    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.968 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.968    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry__0_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.302 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry__1/O[1]
                         net (fo=2, routed)           0.611    14.913    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry__1_n_6
    SLICE_X10Y28         LUT4 (Prop_lut4_I0_O)        0.303    15.216 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_11/O
                         net (fo=1, routed)           0.000    15.216    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_11_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.749 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    15.749    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_2__1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.005 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_1__1/O[2]
                         net (fo=2, routed)           0.769    16.774    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/plusOp_0[30]
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.585    17.776    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp/CLK
                         clock pessimism              0.130    17.906    
                         clock uncertainty           -0.228    17.678    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.627    17.051    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp
  -------------------------------------------------------------------
                         required time                         17.051    
                         arrival time                         -16.774    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.373ns  (logic 9.688ns (67.406%)  route 4.685ns (32.594%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 17.691 - 14.999 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.665     2.973    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/s00_axi_aclk
    SLICE_X26Y33         FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[16]__0/Q
                         net (fo=1, routed)           0.265     3.694    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     4.065 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp__3_i_1__0/O[0]
                         net (fo=2, routed)           1.477     5.541    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/qi_2_reg_0[16]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.026     9.567 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp__5/PCOUT[47]
                         net (fo=1, routed)           0.002     9.569    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp__5_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.087 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp__6/P[4]
                         net (fo=2, routed)           1.473    12.560    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp__6_n_101
    SLICE_X18Y35         LUT2 (Prop_lut2_I0_O)        0.124    12.684 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    12.684    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__0_i_3__0_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.234 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.234    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.547 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__1/O[3]
                         net (fo=2, routed)           0.874    14.421    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__1_n_4
    SLICE_X19Y31         LUT4 (Prop_lut4_I0_O)        0.331    14.752 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_i_4__0/O
                         net (fo=2, routed)           0.594    15.347    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_i_4__0_n_0
    SLICE_X19Y32         LUT5 (Prop_lut5_I4_O)        0.332    15.679 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_i_8__0/O
                         net (fo=1, routed)           0.000    15.679    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_i_8__0_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.211 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.211    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.325    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__7_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    16.439    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__8_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.553    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__9_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.667 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    16.667    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__10_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.781 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.781    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__11_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.895 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.895    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__12_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.009 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    17.009    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__13_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.123 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__14/CO[3]
                         net (fo=1, routed)           0.000    17.123    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__14_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.346 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__15/O[0]
                         net (fo=1, routed)           0.000    17.346    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__15_n_7
    SLICE_X19Y41         FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.499    17.690    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/s00_axi_aclk
    SLICE_X19Y41         FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[32]/C
                         clock pessimism              0.130    17.820    
                         clock uncertainty           -0.228    17.593    
    SLICE_X19Y41         FDRE (Setup_fdre_C_D)        0.062    17.655    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[32]
  -------------------------------------------------------------------
                         required time                         17.655    
                         arrival time                         -17.346    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.370ns  (logic 9.685ns (67.399%)  route 4.685ns (32.601%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 17.689 - 14.999 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.665     2.973    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/s00_axi_aclk
    SLICE_X26Y33         FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[16]__0/Q
                         net (fo=1, routed)           0.265     3.694    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     4.065 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp__3_i_1__0/O[0]
                         net (fo=2, routed)           1.477     5.541    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/qi_2_reg_0[16]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.026     9.567 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp__5/PCOUT[47]
                         net (fo=1, routed)           0.002     9.569    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp__5_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.087 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp__6/P[4]
                         net (fo=2, routed)           1.473    12.560    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp__6_n_101
    SLICE_X18Y35         LUT2 (Prop_lut2_I0_O)        0.124    12.684 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    12.684    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__0_i_3__0_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.234 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.234    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.547 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__1/O[3]
                         net (fo=2, routed)           0.874    14.421    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__1_n_4
    SLICE_X19Y31         LUT4 (Prop_lut4_I0_O)        0.331    14.752 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_i_4__0/O
                         net (fo=2, routed)           0.594    15.347    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_i_4__0_n_0
    SLICE_X19Y32         LUT5 (Prop_lut5_I4_O)        0.332    15.679 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_i_8__0/O
                         net (fo=1, routed)           0.000    15.679    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_i_8__0_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.211 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.211    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.325    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__7_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    16.439    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__8_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.553    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__9_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.667 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    16.667    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__10_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.781 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.781    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__11_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.895 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.895    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__12_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.009 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    17.009    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__13_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.343 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__14/O[1]
                         net (fo=1, routed)           0.000    17.343    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__14_n_6
    SLICE_X19Y40         FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.498    17.689    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/s00_axi_aclk
    SLICE_X19Y40         FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[29]/C
                         clock pessimism              0.130    17.819    
                         clock uncertainty           -0.228    17.592    
    SLICE_X19Y40         FDRE (Setup_fdre_C_D)        0.062    17.654    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[29]
  -------------------------------------------------------------------
                         required time                         17.654    
                         arrival time                         -17.343    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.349ns  (logic 9.664ns (67.352%)  route 4.685ns (32.648%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 17.689 - 14.999 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.665     2.973    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/s00_axi_aclk
    SLICE_X26Y33         FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[16]__0/Q
                         net (fo=1, routed)           0.265     3.694    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     4.065 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp__3_i_1__0/O[0]
                         net (fo=2, routed)           1.477     5.541    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/qi_2_reg_0[16]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.026     9.567 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp__5/PCOUT[47]
                         net (fo=1, routed)           0.002     9.569    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp__5_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.087 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp__6/P[4]
                         net (fo=2, routed)           1.473    12.560    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp__6_n_101
    SLICE_X18Y35         LUT2 (Prop_lut2_I0_O)        0.124    12.684 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    12.684    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__0_i_3__0_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.234 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.234    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.547 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__1/O[3]
                         net (fo=2, routed)           0.874    14.421    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__1_n_4
    SLICE_X19Y31         LUT4 (Prop_lut4_I0_O)        0.331    14.752 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_i_4__0/O
                         net (fo=2, routed)           0.594    15.347    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_i_4__0_n_0
    SLICE_X19Y32         LUT5 (Prop_lut5_I4_O)        0.332    15.679 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_i_8__0/O
                         net (fo=1, routed)           0.000    15.679    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_i_8__0_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.211 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.211    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.325    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__7_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    16.439    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__8_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.553    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__9_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.667 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    16.667    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__10_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.781 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.781    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__11_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.895 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.895    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__12_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.009 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    17.009    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__13_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.322 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__14/O[3]
                         net (fo=1, routed)           0.000    17.322    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__14_n_4
    SLICE_X19Y40         FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.498    17.689    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/s00_axi_aclk
    SLICE_X19Y40         FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[31]/C
                         clock pessimism              0.130    17.819    
                         clock uncertainty           -0.228    17.592    
    SLICE_X19Y40         FDRE (Setup_fdre_C_D)        0.062    17.654    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[31]
  -------------------------------------------------------------------
                         required time                         17.654    
                         arrival time                         -17.322    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.635ns  (logic 8.550ns (62.706%)  route 5.085ns (37.294%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 17.776 - 14.999 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.704     3.012    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     3.894 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/RAM_reg/DOBDO[5]
                         net (fo=2, routed)           1.614     5.509    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/multOp__2[5]
    SLICE_X18Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.633 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R11/multOp_i_27/O
                         net (fo=4, routed)           1.137     6.770    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/B[5]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    10.621 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.623    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp__1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.141 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp__2/P[0]
                         net (fo=2, routed)           1.039    13.180    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp__2_n_105
    SLICE_X9Y26          LUT2 (Prop_lut2_I0_O)        0.124    13.304 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry_i_3/O
                         net (fo=1, routed)           0.000    13.304    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry_i_3_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.854 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.854    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.188 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry__0/O[1]
                         net (fo=2, routed)           0.526    14.714    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_carry__0_n_6
    SLICE_X10Y27         LUT4 (Prop_lut4_I0_O)        0.303    15.017 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_15/O
                         net (fo=1, routed)           0.000    15.017    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_15_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.550 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    15.550    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_3__1_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.881 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE/multOp_i_2__1/O[3]
                         net (fo=2, routed)           0.766    16.648    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/plusOp_0[27]
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.585    17.776    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/s00_axi_aclk
    DSP48_X0Y8           DSP48E1                                      r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp/CLK
                         clock pessimism              0.130    17.906    
                         clock uncertainty           -0.228    17.678    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.633    17.045    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp
  -------------------------------------------------------------------
                         required time                         17.045    
                         arrival time                         -16.648    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.275ns  (logic 9.590ns (67.182%)  route 4.685ns (32.818%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 17.689 - 14.999 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.665     2.973    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/s00_axi_aclk
    SLICE_X26Y33         FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[16]__0/Q
                         net (fo=1, routed)           0.265     3.694    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     4.065 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp__3_i_1__0/O[0]
                         net (fo=2, routed)           1.477     5.541    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/qi_2_reg_0[16]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.026     9.567 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp__5/PCOUT[47]
                         net (fo=1, routed)           0.002     9.569    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp__5_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.087 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp__6/P[4]
                         net (fo=2, routed)           1.473    12.560    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp__6_n_101
    SLICE_X18Y35         LUT2 (Prop_lut2_I0_O)        0.124    12.684 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    12.684    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__0_i_3__0_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.234 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.234    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.547 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__1/O[3]
                         net (fo=2, routed)           0.874    14.421    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__1_n_4
    SLICE_X19Y31         LUT4 (Prop_lut4_I0_O)        0.331    14.752 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_i_4__0/O
                         net (fo=2, routed)           0.594    15.347    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_i_4__0_n_0
    SLICE_X19Y32         LUT5 (Prop_lut5_I4_O)        0.332    15.679 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_i_8__0/O
                         net (fo=1, routed)           0.000    15.679    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_i_8__0_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.211 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.211    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.325    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__7_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    16.439    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__8_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.553    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__9_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.667 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    16.667    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__10_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.781 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.781    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__11_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.895 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.895    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__12_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.009 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    17.009    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__13_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.248 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__14/O[2]
                         net (fo=1, routed)           0.000    17.248    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__14_n_5
    SLICE_X19Y40         FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.498    17.689    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/s00_axi_aclk
    SLICE_X19Y40         FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[30]/C
                         clock pessimism              0.130    17.819    
                         clock uncertainty           -0.228    17.592    
    SLICE_X19Y40         FDRE (Setup_fdre_C_D)        0.062    17.654    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[30]
  -------------------------------------------------------------------
                         required time                         17.654    
                         arrival time                         -17.248    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.999ns  (clk_fpga_0 rise@14.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.259ns  (logic 9.574ns (67.146%)  route 4.685ns (32.854%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 17.689 - 14.999 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.450ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.665     2.973    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/s00_axi_aclk
    SLICE_X26Y33         FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[16]__0/Q
                         net (fo=1, routed)           0.265     3.694    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     4.065 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp__3_i_1__0/O[0]
                         net (fo=2, routed)           1.477     5.541    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/qi_2_reg_0[16]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.026     9.567 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp__5/PCOUT[47]
                         net (fo=1, routed)           0.002     9.569    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp__5_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.087 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp__6/P[4]
                         net (fo=2, routed)           1.473    12.560    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp__6_n_101
    SLICE_X18Y35         LUT2 (Prop_lut2_I0_O)        0.124    12.684 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    12.684    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__0_i_3__0_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.234 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.234    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.547 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__1/O[3]
                         net (fo=2, routed)           0.874    14.421    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/multOp_inferred__0_carry__1_n_4
    SLICE_X19Y31         LUT4 (Prop_lut4_I0_O)        0.331    14.752 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_i_4__0/O
                         net (fo=2, routed)           0.594    15.347    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_i_4__0_n_0
    SLICE_X19Y32         LUT5 (Prop_lut5_I4_O)        0.332    15.679 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_i_8__0/O
                         net (fo=1, routed)           0.000    15.679    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_i_8__0_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.211 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.211    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__6_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.325    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__7_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    16.439    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__8_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.553    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__9_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.667 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    16.667    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__10_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.781 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.781    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__11_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.895 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.895    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__12_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.009 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    17.009    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__13_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.232 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__14/O[0]
                         net (fo=1, routed)           0.000    17.232    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/plusOp_inferred__0__0_carry__14_n_7
    SLICE_X19Y40         FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.999    14.999 r  
    PS7_X0Y0             PS7                          0.000    14.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    16.100    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    16.191 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        1.498    17.689    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/s00_axi_aclk
    SLICE_X19Y40         FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[28]/C
                         clock pessimism              0.130    17.819    
                         clock uncertainty           -0.228    17.592    
    SLICE_X19Y40         FDRE (Setup_fdre_C_D)        0.062    17.654    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[28]
  -------------------------------------------------------------------
                         required time                         17.654    
                         arrival time                         -17.232    
  -------------------------------------------------------------------
                         slack                                  0.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.916%)  route 0.209ns (56.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.586     0.927    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.164     1.091 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.209     1.300    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[30]
    SLICE_X3Y51          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.853     1.223    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.066     1.260    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.907%)  route 0.193ns (60.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.584     0.925    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.193     1.245    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.977%)  route 0.251ns (64.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.584     0.925    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.251     1.317    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/RAM_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.512%)  route 0.176ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.560     0.901    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y32          FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/slv_reg2_reg[13]/Q
                         net (fo=2, routed)           0.176     1.217    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/Q[13]
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/RAM_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.869     1.239    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/s00_axi_aclk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/RAM_reg/CLKARDCLK
                         clock pessimism             -0.262     0.977    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.132    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.187ns (40.628%)  route 0.273ns (59.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.586     0.927    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y48          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.273     1.341    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0
    SLICE_X2Y50          LUT3 (Prop_lut3_I1_O)        0.046     1.387 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[13]_i_2/O
                         net (fo=1, routed)           0.000     1.387    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[13]_i_2_n_0
    SLICE_X2Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.853     1.223    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.107     1.301    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/RAM_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.002%)  route 0.179ns (55.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.560     0.901    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y32          FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=2, routed)           0.179     1.221    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/Q[15]
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/RAM_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.869     1.239    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/s00_axi_aclk
    RAMB18_X0Y12         RAMB18E1                                     r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/RAM_reg/CLKARDCLK
                         clock pessimism             -0.262     0.977    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.155     1.132    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/cj_reg_2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.914%)  route 0.275ns (66.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.561     0.901    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/s00_axi_aclk
    SLICE_X19Y39         FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2/cj_o_reg[24]/Q
                         net (fo=3, routed)           0.275     1.317    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/PE2_n_40
    SLICE_X22Y32         FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/cj_reg_2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.820     1.190    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/s00_axi_aclk
    SLICE_X22Y32         FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/cj_reg_2_reg[24]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X22Y32         FDRE (Hold_fdre_C_D)         0.070     1.226    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/cj_reg_2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMExp/RAM_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.991%)  route 0.180ns (56.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.562     0.903    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y34          FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q
                         net (fo=2, routed)           0.180     1.223    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMExp/slv_reg1_reg[31][29]
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMExp/RAM_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.867     1.237    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMExp/s00_axi_aclk
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMExp/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.262     0.975    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     1.130    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMExp/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMExp/RAM_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.941%)  route 0.180ns (56.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.562     0.903    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y34          FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/slv_reg1_reg[27]/Q
                         net (fo=2, routed)           0.180     1.223    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMExp/slv_reg1_reg[31][27]
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMExp/RAM_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.867     1.237    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMExp/s00_axi_aclk
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMExp/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.262     0.975    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     1.130    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMExp/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Destination:            design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMExp/RAM_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@7.499ns period=14.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.856%)  route 0.181ns (56.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.562     0.903    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y34          FDRE                                         r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/slv_reg1_reg[24]/Q
                         net (fo=2, routed)           0.181     1.224    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMExp/slv_reg1_reg[31][24]
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMExp/RAM_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1346, routed)        0.867     1.237    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMExp/s00_axi_aclk
    RAMB18_X0Y13         RAMB18E1                                     r  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMExp/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.262     0.975    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.130    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMExp/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 7.499 }
Period(ns):         14.999
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         14.999      11.115     DSP48_X1Y12   design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         14.999      11.115     DSP48_X0Y12   design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         14.999      11.312     DSP48_X1Y13   design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         14.999      11.312     DSP48_X0Y8    design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/multOp/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         14.999      12.055     RAMB18_X0Y13  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMExp/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         14.999      12.055     RAMB18_X0Y13  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMExp/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         14.999      12.055     RAMB18_X0Y12  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         14.999      12.055     RAMB18_X0Y12  design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         14.999      12.055     RAMB36_X1Y5   design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R0/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         14.999      12.055     RAMB36_X1Y5   design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/MPL/R0/RAM_reg/CLKBWRCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.499       6.519      SLICE_X4Y39   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.499       6.519      SLICE_X6Y35   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.499       6.519      SLICE_X6Y37   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.499       6.519      SLICE_X6Y37   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.499       6.519      SLICE_X6Y37   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.499       6.519      SLICE_X8Y35   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.499       6.519      SLICE_X8Y35   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.499       6.519      SLICE_X8Y35   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.499       6.519      SLICE_X8Y36   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.499       6.519      SLICE_X8Y36   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.499       6.519      SLICE_X4Y39   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.499       6.519      SLICE_X4Y39   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.499       6.519      SLICE_X6Y35   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.499       6.519      SLICE_X6Y35   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.499       6.519      SLICE_X6Y37   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.499       6.519      SLICE_X6Y37   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.499       6.519      SLICE_X6Y37   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.499       6.519      SLICE_X6Y37   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         7.499       6.519      SLICE_X6Y37   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.499       6.519      SLICE_X6Y37   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



