<stg><name>backprop_Pipeline_soft_max_loop2</name>


<trans_list>

<trans id="149" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %net_outputs_0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="net_outputs_0_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %net_outputs_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="net_outputs_1_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %net_outputs_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="net_outputs_2_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %sum_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sum_reload

]]></Node>
<StgValue><ssdm name="sum_reload_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %activations3_2_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_2_4_reload

]]></Node>
<StgValue><ssdm name="activations3_2_4_reload_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %activations3_1_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_1_4_reload

]]></Node>
<StgValue><ssdm name="activations3_1_4_reload_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %activations3_0_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_0_4_reload

]]></Node>
<StgValue><ssdm name="activations3_0_4_reload_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %net_outputs_0_04_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_outputs_0_04

]]></Node>
<StgValue><ssdm name="net_outputs_0_04_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %net_outputs_1_05_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_outputs_1_05

]]></Node>
<StgValue><ssdm name="net_outputs_1_05_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %net_outputs_2_06_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_outputs_2_06

]]></Node>
<StgValue><ssdm name="net_outputs_2_06_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i64 %net_outputs_2_06_read, i64 %net_outputs_2_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i64 %net_outputs_1_05_read, i64 %net_outputs_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i64 %net_outputs_0_04_read, i64 %net_outputs_0_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:14 %store_ln17 = store i2 0, i2 %i_19

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %for.inc9.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc9.i:0 %i = load i2 %i_19

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc9.i:1 %icmp_ln27 = icmp_eq  i2 %i, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc9.i:2 %add_ln27 = add i2 %i, i2 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc9.i:3 %br_ln27 = br i1 %icmp_ln27, void %for.inc9.i.split, void %soft_max.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
for.inc9.i.split:3 %tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_4_reload_read, i64 %activations3_1_4_reload_read, i64 %activations3_2_4_reload_read, i2 %i

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc9.i.split:9 %switch_ln29 = switch i2 %i, void %branch11, i2 0, void %for.inc9.i.split.for.inc9.i.split30_crit_edge, i2 1, void %for.inc9.i.split.for.inc9.i.split30_crit_edge8

]]></Node>
<StgValue><ssdm name="switch_ln29"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc9.i.split30:0 %store_ln17 = store i2 %add_ln27, i2 %i_19

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
for.inc9.i.split30:1 %br_ln27 = br void %for.inc9.i

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
for.inc9.i.split:4 %bitcast_ln29 = bitcast i64 %tmp_7

]]></Node>
<StgValue><ssdm name="bitcast_ln29"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:5 %xor_ln29 = xor i64 %bitcast_ln29, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln29"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64">
<![CDATA[
for.inc9.i.split:6 %bitcast_ln29_1 = bitcast i64 %xor_ln29

]]></Node>
<StgValue><ssdm name="bitcast_ln29_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="10" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="56" st_id="3" stage="9" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="57" st_id="4" stage="8" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="58" st_id="5" stage="7" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="59" st_id="6" stage="6" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="60" st_id="7" stage="5" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="61" st_id="8" stage="4" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="62" st_id="9" stage="3" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="63" st_id="10" stage="2" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="64" st_id="11" stage="1" lat="10">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:7 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="65" st_id="12" stage="14" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:8 %net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="net_outputs_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="66" st_id="13" stage="13" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:8 %net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="net_outputs_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="67" st_id="14" stage="12" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:8 %net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="net_outputs_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="68" st_id="15" stage="11" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:8 %net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="net_outputs_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="69" st_id="16" stage="10" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:8 %net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="net_outputs_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="70" st_id="17" stage="9" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:8 %net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="net_outputs_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="71" st_id="18" stage="8" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:8 %net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="net_outputs_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="72" st_id="19" stage="7" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:8 %net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="net_outputs_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="73" st_id="20" stage="6" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:8 %net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="net_outputs_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="74" st_id="21" stage="5" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:8 %net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="net_outputs_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="75" st_id="22" stage="4" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:8 %net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="net_outputs_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="76" st_id="23" stage="3" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:8 %net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="net_outputs_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="77" st_id="24" stage="2" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:8 %net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="net_outputs_1"/></StgValue>
</operation>

<operation id="88" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
soft_max.exit.exitStub:0 %net_outputs_0_1_load = load i64 %net_outputs_0_1

]]></Node>
<StgValue><ssdm name="net_outputs_0_1_load"/></StgValue>
</operation>

<operation id="89" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
soft_max.exit.exitStub:1 %net_outputs_1_1_load = load i64 %net_outputs_1_1

]]></Node>
<StgValue><ssdm name="net_outputs_1_1_load"/></StgValue>
</operation>

<operation id="90" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
soft_max.exit.exitStub:2 %net_outputs_2_1_load = load i64 %net_outputs_2_1

]]></Node>
<StgValue><ssdm name="net_outputs_2_1_load"/></StgValue>
</operation>

<operation id="91" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
soft_max.exit.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %net_outputs_2_1_out, i64 %net_outputs_2_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="92" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
soft_max.exit.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %net_outputs_1_1_out, i64 %net_outputs_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="93" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
soft_max.exit.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %net_outputs_0_1_out, i64 %net_outputs_0_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="94" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0">
<![CDATA[
soft_max.exit.exitStub:6 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="78" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc9.i.split:0 %specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_42

]]></Node>
<StgValue><ssdm name="specpipeline_ln17"/></StgValue>
</operation>

<operation id="79" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc9.i.split:1 %speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln28"/></StgValue>
</operation>

<operation id="80" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc9.i.split:2 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="81" st_id="25" stage="1" lat="14">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc9.i.split:8 %net_outputs_1 = ddiv i64 %tmp_4, i64 %sum_reload_read

]]></Node>
<StgValue><ssdm name="net_outputs_1"/></StgValue>
</operation>

<operation id="82" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc9.i.split.for.inc9.i.split30_crit_edge8:0 %store_ln29 = store i64 %net_outputs_1, i64 %net_outputs_1_1

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="83" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
for.inc9.i.split.for.inc9.i.split30_crit_edge8:1 %br_ln29 = br void %for.inc9.i.split30

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="84" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc9.i.split.for.inc9.i.split30_crit_edge:0 %store_ln29 = store i64 %net_outputs_1, i64 %net_outputs_0_1

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="85" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
for.inc9.i.split.for.inc9.i.split30_crit_edge:1 %br_ln29 = br void %for.inc9.i.split30

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="86" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch11:0 %store_ln29 = store i64 %net_outputs_1, i64 %net_outputs_2_1

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="87" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i" val="!0"/>
<literal name="i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln29 = br void %for.inc9.i.split30

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
