strict digraph "compose( ,  )" {
	node [label="\N"];
	"13:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f4909ba34d0>",
		fillcolor=lightcyan,
		label="13:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"13:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f4909ba3890>",
		fillcolor=cadetblue,
		label="13:BS
out = a;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f4909ba3890>]",
		style=filled,
		typ=BlockingSubstitution];
	"13:CA" -> "13:BS"	[cond="[]",
		lineno=None];
	"Leaf_11:AL"	[def_var="['out']",
		label="Leaf_11:AL"];
	"12:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f4909ba3210>",
		fillcolor=linen,
		label="12:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"12:CS" -> "13:CA"	[cond="['sel']",
		label=sel,
		lineno=12];
	"14:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f4909b4e290>",
		fillcolor=lightcyan,
		label="14:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"12:CS" -> "14:CA"	[cond="['sel']",
		label=sel,
		lineno=12];
	"13:BS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"14:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f4909b4e4d0>",
		fillcolor=cadetblue,
		label="14:BS
out = b;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f4909b4e4d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"14:CA" -> "14:BS"	[cond="[]",
		lineno=None];
	"11:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f4909ba3d10>",
		clk_sens=False,
		fillcolor=gold,
		label="11:AL",
		sens="['a', 'b', 'sel']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['a', 'sel', 'b']"];
	"11:AL" -> "12:CS"	[cond="[]",
		lineno=None];
	"14:BS" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
}
