[13:59:10.984] <TB3>     INFO: *** Welcome to pxar ***
[13:59:10.984] <TB3>     INFO: *** Today: 2016/04/19
[13:59:10.991] <TB3>     INFO: *** Version: b2a7-dirty
[13:59:10.991] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C15.dat
[13:59:10.992] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:59:10.992] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//defaultMaskFile.dat
[13:59:10.992] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters_C15.dat
[13:59:11.069] <TB3>     INFO:         clk: 4
[13:59:11.069] <TB3>     INFO:         ctr: 4
[13:59:11.069] <TB3>     INFO:         sda: 19
[13:59:11.069] <TB3>     INFO:         tin: 9
[13:59:11.069] <TB3>     INFO:         level: 15
[13:59:11.069] <TB3>     INFO:         triggerdelay: 0
[13:59:11.069] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:59:11.069] <TB3>     INFO: Log level: DEBUG
[13:59:11.080] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:59:11.090] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:59:11.102] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:59:11.104] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:59:12.659] <TB3>     INFO: DUT info: 
[13:59:12.659] <TB3>     INFO: The DUT currently contains the following objects:
[13:59:12.659] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:59:12.659] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:59:12.659] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:59:12.659] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:59:12.659] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:12.659] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:12.659] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:12.660] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:12.660] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:12.660] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:12.660] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:12.660] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:12.660] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:12.660] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:12.660] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:12.660] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:12.660] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:12.660] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:12.660] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:12.660] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:59:12.660] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:59:12.661] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:59:12.662] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:59:12.671] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31797248
[13:59:12.671] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2a14f20
[13:59:12.671] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x298b770
[13:59:12.671] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f9809d94010
[13:59:12.671] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f980ffff510
[13:59:12.671] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31862784 fPxarMemory = 0x7f9809d94010
[13:59:12.672] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 381.9mA
[13:59:12.673] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.9mA
[13:59:12.674] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.5 C
[13:59:12.674] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:59:13.074] <TB3>     INFO: enter 'restricted' command line mode
[13:59:13.074] <TB3>     INFO: enter test to run
[13:59:13.074] <TB3>     INFO:   test: FPIXTest no parameter change
[13:59:13.074] <TB3>     INFO:   running: fpixtest
[13:59:13.074] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:59:13.078] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:59:13.078] <TB3>     INFO: ######################################################################
[13:59:13.078] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:59:13.078] <TB3>     INFO: ######################################################################
[13:59:13.081] <TB3>     INFO: ######################################################################
[13:59:13.081] <TB3>     INFO: PixTestPretest::doTest()
[13:59:13.081] <TB3>     INFO: ######################################################################
[13:59:13.084] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:13.084] <TB3>     INFO:    PixTestPretest::programROC() 
[13:59:13.084] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:31.100] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:59:31.100] <TB3>     INFO: IA differences per ROC:  18.5 19.3 18.5 18.5 18.5 18.5 19.3 17.7 17.7 19.3 16.9 20.9 18.5 17.7 19.3 19.3
[13:59:31.167] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:31.167] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:59:31.167] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:31.270] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.0312 mA
[13:59:31.371] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.9688 mA
[13:59:31.473] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.7687 mA
[13:59:31.573] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  74 Ia 23.9688 mA
[13:59:31.675] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.9688 mA
[13:59:31.776] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.1688 mA
[13:59:31.877] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  83 Ia 24.7687 mA
[13:59:31.978] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  79 Ia 23.9688 mA
[13:59:32.079] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.9688 mA
[13:59:32.181] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.9688 mA
[13:59:32.282] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.7687 mA
[13:59:32.383] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  74 Ia 23.9688 mA
[13:59:32.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.1688 mA
[13:59:32.585] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  83 Ia 24.7687 mA
[13:59:32.686] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  79 Ia 23.1688 mA
[13:59:32.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  84 Ia 23.9688 mA
[13:59:32.888] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.9688 mA
[13:59:32.990] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.7687 mA
[13:59:33.091] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  74 Ia 23.9688 mA
[13:59:33.192] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.3687 mA
[13:59:33.293] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  88 Ia 24.7687 mA
[13:59:33.394] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  84 Ia 23.9688 mA
[13:59:33.495] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 26.3688 mA
[13:59:33.596] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  65 Ia 23.1688 mA
[13:59:33.697] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  70 Ia 24.7687 mA
[13:59:33.797] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  66 Ia 23.1688 mA
[13:59:33.898] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  71 Ia 24.7687 mA
[13:59:33.999] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  67 Ia 23.9688 mA
[13:59:34.100] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.9688 mA
[13:59:34.202] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.3687 mA
[13:59:34.303] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  88 Ia 24.7687 mA
[13:59:34.404] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  84 Ia 23.9688 mA
[13:59:34.505] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.7687 mA
[13:59:34.606] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  74 Ia 23.9688 mA
[13:59:34.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.7687 mA
[13:59:34.808] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  74 Ia 23.9688 mA
[13:59:34.834] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  78
[13:59:34.834] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  74
[13:59:34.835] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[13:59:34.835] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  79
[13:59:34.835] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[13:59:34.835] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  78
[13:59:34.835] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  74
[13:59:34.835] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  84
[13:59:34.835] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  78
[13:59:34.836] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  74
[13:59:34.836] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  84
[13:59:34.836] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  67
[13:59:34.836] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[13:59:34.836] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  84
[13:59:34.836] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  74
[13:59:34.836] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  74
[13:59:36.662] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 381.9 mA = 23.8688 mA/ROC
[13:59:36.662] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  19.3  20.1  19.3  19.3  20.1  19.3  20.1  19.3  19.3  19.3  19.3  19.3  20.1  19.3  19.3
[13:59:36.699] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:36.699] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:59:36.699] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:36.834] <TB3>     INFO: Expecting 231680 events.
[13:59:45.016] <TB3>     INFO: 231680 events read in total (7464ms).
[13:59:45.172] <TB3>     INFO: Test took 8470ms.
[13:59:45.374] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 74 and Delta(CalDel) = 64
[13:59:45.378] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 100 and Delta(CalDel) = 63
[13:59:45.381] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 99 and Delta(CalDel) = 59
[13:59:45.385] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 93 and Delta(CalDel) = 60
[13:59:45.389] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 91 and Delta(CalDel) = 62
[13:59:45.392] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 90 and Delta(CalDel) = 59
[13:59:45.396] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 93 and Delta(CalDel) = 60
[13:59:45.399] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 83 and Delta(CalDel) = 65
[13:59:45.402] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 79 and Delta(CalDel) = 59
[13:59:45.406] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 65 and Delta(CalDel) = 59
[13:59:45.410] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 82 and Delta(CalDel) = 59
[13:59:45.413] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 67 and Delta(CalDel) = 60
[13:59:45.416] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 82 and Delta(CalDel) = 65
[13:59:45.420] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 95 and Delta(CalDel) = 62
[13:59:45.424] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 93 and Delta(CalDel) = 62
[13:59:45.427] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 87 and Delta(CalDel) = 64
[13:59:45.468] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:59:45.505] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:45.505] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:59:45.505] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:45.641] <TB3>     INFO: Expecting 231680 events.
[13:59:53.842] <TB3>     INFO: 231680 events read in total (7486ms).
[13:59:53.847] <TB3>     INFO: Test took 8338ms.
[13:59:53.868] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 32.5
[13:59:54.183] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 31.5
[13:59:54.187] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 114 +/- 29
[13:59:54.191] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 30.5
[13:59:54.196] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[13:59:54.200] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 29.5
[13:59:54.203] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[13:59:54.207] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 32
[13:59:54.210] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 29
[13:59:54.213] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 29.5
[13:59:54.217] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 29
[13:59:54.220] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 30.5
[13:59:54.224] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 157 +/- 32.5
[13:59:54.227] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 32
[13:59:54.231] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31.5
[13:59:54.234] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:59:54.268] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:59:54.268] <TB3>     INFO: CalDel:      152   132   114   122   141   126   129   147   125   138   125   146   157   145   146   143
[13:59:54.268] <TB3>     INFO: VthrComp:     51    52    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:59:54.272] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C0.dat
[13:59:54.272] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C1.dat
[13:59:54.273] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C2.dat
[13:59:54.273] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C3.dat
[13:59:54.273] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C4.dat
[13:59:54.273] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C5.dat
[13:59:54.273] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C6.dat
[13:59:54.273] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C7.dat
[13:59:54.273] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C8.dat
[13:59:54.273] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C9.dat
[13:59:54.274] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C10.dat
[13:59:54.274] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C11.dat
[13:59:54.274] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C12.dat
[13:59:54.274] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C13.dat
[13:59:54.274] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C14.dat
[13:59:54.274] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters_C15.dat
[13:59:54.274] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:59:54.274] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:59:54.274] <TB3>     INFO: PixTestPretest::doTest() done, duration: 41 seconds
[13:59:54.275] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:59:54.359] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:59:54.359] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:59:54.359] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:59:54.359] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:59:54.362] <TB3>     INFO: ######################################################################
[13:59:54.362] <TB3>     INFO: PixTestTiming::doTest()
[13:59:54.362] <TB3>     INFO: ######################################################################
[13:59:54.362] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:54.363] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:59:54.363] <TB3>     INFO:    ----------------------------------------------------------------------
[13:59:54.363] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:59:56.259] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:59:58.536] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:00:00.810] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:00:03.083] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:00:05.356] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:00:07.636] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:00:09.909] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:00:12.182] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:00:14.455] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:00:16.729] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:00:18.002] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:00:21.275] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:00:23.548] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:00:25.821] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:00:28.094] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:00:30.368] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:00:31.888] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:00:33.407] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:00:34.926] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:00:36.449] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:00:37.968] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:00:39.488] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:00:41.008] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:00:42.528] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:00:46.208] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:00:49.884] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:00:53.463] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:00:57.152] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:01:00.826] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:01:04.502] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:01:08.183] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:01:11.852] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:01:13.373] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:01:14.895] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:01:16.416] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:01:17.937] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:01:24.047] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:01:25.568] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:01:27.089] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:01:28.611] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:01:30.884] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:01:32.404] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:01:33.923] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:01:35.443] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:01:36.964] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:01:38.484] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:01:39.003] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:01:41.522] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:01:43.796] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:01:46.069] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:01:48.342] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:01:50.615] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:01:52.889] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:01:55.162] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:01:57.436] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:01:59.709] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:02:01.982] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:02:04.255] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:02:06.529] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:02:08.802] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:02:11.079] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:02:13.352] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:02:15.626] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:02:17.899] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:02:20.172] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:02:22.445] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:02:24.718] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:02:26.992] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:02:29.265] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:02:31.539] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:02:33.812] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:02:36.085] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:02:37.606] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:02:39.879] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:02:42.153] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:02:44.426] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:02:46.699] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:02:48.974] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:02:51.247] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:02:53.521] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:02:56.168] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:02:57.688] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:02:59.208] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:03:00.728] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:03:02.247] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:03:03.766] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:03:05.287] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:03:06.808] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:03:19.240] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:03:30.872] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:03:32.582] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:03:45.025] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:03:57.493] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:04:09.922] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:04:11.633] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:04:24.008] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:04:36.407] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:04:48.737] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:05:01.222] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:05:13.710] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:05:18.816] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:05:31.235] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:05:43.695] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:05:56.117] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:05:58.390] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:05:59.911] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:06:01.432] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:06:02.951] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:06:04.470] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:06:05.989] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:06:07.509] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:06:09.029] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:06:11.302] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:06:13.577] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:06:15.850] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:06:18.123] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:06:20.396] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:06:22.669] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:06:24.942] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:06:27.215] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:06:29.488] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:06:31.762] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:06:34.035] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:06:36.308] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:06:38.581] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:06:40.854] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:06:43.127] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:06:45.786] <TB3>     INFO: TBM Phase Settings: 240
[14:06:45.787] <TB3>     INFO: 400MHz Phase: 4
[14:06:45.787] <TB3>     INFO: 160MHz Phase: 7
[14:06:45.787] <TB3>     INFO: Functional Phase Area: 4
[14:06:45.789] <TB3>     INFO: Test took 411427 ms.
[14:06:45.789] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:06:45.790] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:45.790] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[14:06:45.790] <TB3>     INFO:    ----------------------------------------------------------------------
[14:06:45.790] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:06:48.436] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:06:51.460] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:06:54.484] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:06:57.508] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:07:00.531] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:07:03.555] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:07:06.578] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:07:08.475] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:07:09.994] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:07:11.514] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:07:13.034] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:07:14.554] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:07:16.074] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:07:17.594] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:07:19.114] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:07:20.634] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:07:22.154] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:07:23.673] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:07:25.947] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:07:28.220] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:07:29.739] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:07:32.014] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:07:34.286] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:07:35.807] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:07:37.326] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:07:38.845] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:07:41.119] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:07:43.392] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:07:45.665] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:07:47.938] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:07:50.212] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:07:51.732] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:07:53.252] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:07:54.771] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:07:57.044] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:07:59.317] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:08:01.590] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:08:03.864] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:08:06.137] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:08:07.657] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:08:09.177] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:08:10.697] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:08:12.972] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:08:15.245] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:08:17.518] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:08:19.791] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:08:22.064] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:08:23.585] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:08:25.104] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:08:26.624] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:08:28.898] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:08:31.171] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:08:33.443] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:08:35.717] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:08:37.991] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:08:39.523] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:08:41.042] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:08:42.562] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:08:44.083] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:08:45.602] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:08:47.123] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:08:48.643] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:08:50.162] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:08:52.065] <TB3>     INFO: ROC Delay Settings: 228
[14:08:52.065] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[14:08:52.065] <TB3>     INFO: ROC Port 0 Delay: 4
[14:08:52.065] <TB3>     INFO: ROC Port 1 Delay: 4
[14:08:52.065] <TB3>     INFO: Functional ROC Area: 4
[14:08:52.068] <TB3>     INFO: Test took 126278 ms.
[14:08:52.068] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[14:08:52.068] <TB3>     INFO:    ----------------------------------------------------------------------
[14:08:52.068] <TB3>     INFO:    PixTestTiming::TimingTest()
[14:08:52.068] <TB3>     INFO:    ----------------------------------------------------------------------
[14:08:53.207] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4608 4608 4608 4608 4608 4608 4608 4608 e062 c000 a101 80c0 4608 4608 4609 4609 4609 4609 4609 4608 e062 c000 
[14:08:53.207] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4608 4608 4608 4608 4608 4608 4608 4609 e022 c000 a102 8000 4609 4609 4609 4609 4609 4609 4609 4609 e022 c000 
[14:08:53.207] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4608 4608 4608 4608 4608 4608 4608 4609 e022 c000 a103 8040 4609 4609 4608 4608 4608 4608 4608 4609 e022 c000 
[14:08:53.208] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:09:07.394] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:07.394] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:09:21.485] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:21.485] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:09:35.494] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:35.494] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:09:49.649] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:49.649] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:10:03.608] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:03.608] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:10:17.598] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:17.599] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:10:31.751] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:31.751] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:10:45.639] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:45.639] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:10:59.710] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:59.710] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:11:13.880] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:14.258] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:14.271] <TB3>     INFO: Decoding statistics:
[14:11:14.271] <TB3>     INFO:   General information:
[14:11:14.271] <TB3>     INFO: 	 16bit words read:         240000000
[14:11:14.271] <TB3>     INFO: 	 valid events total:       20000000
[14:11:14.271] <TB3>     INFO: 	 empty events:             20000000
[14:11:14.271] <TB3>     INFO: 	 valid events with pixels: 0
[14:11:14.271] <TB3>     INFO: 	 valid pixel hits:         0
[14:11:14.271] <TB3>     INFO:   Event errors: 	           0
[14:11:14.271] <TB3>     INFO: 	 start marker:             0
[14:11:14.271] <TB3>     INFO: 	 stop marker:              0
[14:11:14.271] <TB3>     INFO: 	 overflow:                 0
[14:11:14.271] <TB3>     INFO: 	 invalid 5bit words:       0
[14:11:14.271] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[14:11:14.271] <TB3>     INFO:   TBM errors: 		           0
[14:11:14.271] <TB3>     INFO: 	 flawed TBM headers:       0
[14:11:14.271] <TB3>     INFO: 	 flawed TBM trailers:      0
[14:11:14.271] <TB3>     INFO: 	 event ID mismatches:      0
[14:11:14.271] <TB3>     INFO:   ROC errors: 		           0
[14:11:14.271] <TB3>     INFO: 	 missing ROC header(s):    0
[14:11:14.271] <TB3>     INFO: 	 misplaced readback start: 0
[14:11:14.271] <TB3>     INFO:   Pixel decoding errors:	   0
[14:11:14.271] <TB3>     INFO: 	 pixel data incomplete:    0
[14:11:14.271] <TB3>     INFO: 	 pixel address:            0
[14:11:14.271] <TB3>     INFO: 	 pulse height fill bit:    0
[14:11:14.271] <TB3>     INFO: 	 buffer corruption:        0
[14:11:14.271] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:14.271] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:11:14.271] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:14.271] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:14.271] <TB3>     INFO:    Read back bit status: 1
[14:11:14.271] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:14.271] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:14.271] <TB3>     INFO:    Timings are good!
[14:11:14.271] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:14.271] <TB3>     INFO: Test took 142203 ms.
[14:11:14.271] <TB3>     INFO: PixTestTiming::TimingTest() done.
[14:11:14.272] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:11:14.272] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:11:14.272] <TB3>     INFO: PixTestTiming::doTest took 679913 ms.
[14:11:14.272] <TB3>     INFO: PixTestTiming::doTest() done
[14:11:14.272] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:11:14.272] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[14:11:14.272] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[14:11:14.272] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[14:11:14.272] <TB3>     INFO: Write out ROCDelayScan3_V0
[14:11:14.273] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:11:14.273] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:11:14.625] <TB3>     INFO: ######################################################################
[14:11:14.625] <TB3>     INFO: PixTestAlive::doTest()
[14:11:14.625] <TB3>     INFO: ######################################################################
[14:11:14.629] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:14.629] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:11:14.629] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:14.630] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:11:14.974] <TB3>     INFO: Expecting 41600 events.
[14:11:19.083] <TB3>     INFO: 41600 events read in total (3394ms).
[14:11:19.084] <TB3>     INFO: Test took 4454ms.
[14:11:19.092] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:19.092] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:11:19.092] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:11:19.470] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:11:19.470] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
[14:11:19.470] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
[14:11:19.473] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:19.473] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:11:19.473] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:19.474] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:11:19.820] <TB3>     INFO: Expecting 41600 events.
[14:11:22.786] <TB3>     INFO: 41600 events read in total (2251ms).
[14:11:22.786] <TB3>     INFO: Test took 3312ms.
[14:11:22.786] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:22.786] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:11:22.786] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:11:22.786] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:11:23.191] <TB3>     INFO: PixTestAlive::maskTest() done
[14:11:23.192] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:11:23.196] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:23.196] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:11:23.196] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:23.197] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:11:23.550] <TB3>     INFO: Expecting 41600 events.
[14:11:27.672] <TB3>     INFO: 41600 events read in total (3407ms).
[14:11:27.674] <TB3>     INFO: Test took 4477ms.
[14:11:27.683] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:27.683] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:11:27.683] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:11:28.054] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:11:28.054] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:11:28.054] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:11:28.054] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:11:28.062] <TB3>     INFO: ######################################################################
[14:11:28.062] <TB3>     INFO: PixTestTrim::doTest()
[14:11:28.062] <TB3>     INFO: ######################################################################
[14:11:28.065] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:28.065] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:11:28.065] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:28.144] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:11:28.145] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:11:28.169] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:28.169] <TB3>     INFO:     run 1 of 1
[14:11:28.169] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:28.513] <TB3>     INFO: Expecting 5025280 events.
[14:12:13.006] <TB3>     INFO: 1422560 events read in total (43778ms).
[14:12:57.688] <TB3>     INFO: 2828960 events read in total (88460ms).
[14:13:42.576] <TB3>     INFO: 4247960 events read in total (133348ms).
[14:14:07.218] <TB3>     INFO: 5025280 events read in total (157990ms).
[14:14:07.261] <TB3>     INFO: Test took 159092ms.
[14:14:07.319] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:07.435] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:08.825] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:10.206] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:11.609] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:12.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:14.280] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:15.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:16.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:18.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:19.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:20.753] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:22.090] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:23.393] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:24.698] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:26.041] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:27.338] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:28.689] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 223461376
[14:14:28.692] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.4867 minThrLimit = 87.4767 minThrNLimit = 107.635 -> result = 87.4867 -> 87
[14:14:28.692] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.05 minThrLimit = 103.023 minThrNLimit = 124.58 -> result = 103.05 -> 103
[14:14:28.693] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.735 minThrLimit = 103.712 minThrNLimit = 125.388 -> result = 103.735 -> 103
[14:14:28.693] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2828 minThrLimit = 89.2074 minThrNLimit = 112.302 -> result = 89.2828 -> 89
[14:14:28.693] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9608 minThrLimit = 92.9328 minThrNLimit = 114.516 -> result = 92.9608 -> 92
[14:14:28.694] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0946 minThrLimit = 91.0906 minThrNLimit = 112.427 -> result = 91.0946 -> 91
[14:14:28.694] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.658 minThrLimit = 90.6336 minThrNLimit = 113.118 -> result = 90.658 -> 90
[14:14:28.695] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4953 minThrLimit = 93.4661 minThrNLimit = 108.489 -> result = 93.4953 -> 93
[14:14:28.695] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.5125 minThrLimit = 80.5071 minThrNLimit = 98.8493 -> result = 80.5125 -> 80
[14:14:28.695] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.4672 minThrLimit = 80.4637 minThrNLimit = 103.321 -> result = 80.4672 -> 80
[14:14:28.696] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7279 minThrLimit = 93.7188 minThrNLimit = 115.4 -> result = 93.7279 -> 93
[14:14:28.696] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8331 minThrLimit = 87.8253 minThrNLimit = 107.411 -> result = 87.8331 -> 87
[14:14:28.697] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.372 minThrLimit = 87.3193 minThrNLimit = 108.187 -> result = 87.372 -> 87
[14:14:28.697] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.4234 minThrLimit = 89.2964 minThrNLimit = 112.458 -> result = 89.4234 -> 89
[14:14:28.697] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.7449 minThrLimit = 83.7416 minThrNLimit = 104.918 -> result = 83.7449 -> 83
[14:14:28.698] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.9335 minThrLimit = 89.8571 minThrNLimit = 114.337 -> result = 89.9335 -> 89
[14:14:28.698] <TB3>     INFO: ROC 0 VthrComp = 87
[14:14:28.698] <TB3>     INFO: ROC 1 VthrComp = 103
[14:14:28.698] <TB3>     INFO: ROC 2 VthrComp = 103
[14:14:28.698] <TB3>     INFO: ROC 3 VthrComp = 89
[14:14:28.698] <TB3>     INFO: ROC 4 VthrComp = 92
[14:14:28.698] <TB3>     INFO: ROC 5 VthrComp = 91
[14:14:28.699] <TB3>     INFO: ROC 6 VthrComp = 90
[14:14:28.699] <TB3>     INFO: ROC 7 VthrComp = 93
[14:14:28.699] <TB3>     INFO: ROC 8 VthrComp = 80
[14:14:28.699] <TB3>     INFO: ROC 9 VthrComp = 80
[14:14:28.699] <TB3>     INFO: ROC 10 VthrComp = 93
[14:14:28.700] <TB3>     INFO: ROC 11 VthrComp = 87
[14:14:28.700] <TB3>     INFO: ROC 12 VthrComp = 87
[14:14:28.700] <TB3>     INFO: ROC 13 VthrComp = 89
[14:14:28.700] <TB3>     INFO: ROC 14 VthrComp = 83
[14:14:28.700] <TB3>     INFO: ROC 15 VthrComp = 89
[14:14:28.701] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:14:28.701] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:14:28.720] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:14:28.720] <TB3>     INFO:     run 1 of 1
[14:14:28.720] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:29.065] <TB3>     INFO: Expecting 5025280 events.
[14:15:05.138] <TB3>     INFO: 885848 events read in total (35358ms).
[14:15:40.288] <TB3>     INFO: 1769328 events read in total (70508ms).
[14:16:14.896] <TB3>     INFO: 2652368 events read in total (105116ms).
[14:16:49.041] <TB3>     INFO: 3526016 events read in total (139261ms).
[14:17:24.114] <TB3>     INFO: 4395008 events read in total (174334ms).
[14:17:49.670] <TB3>     INFO: 5025280 events read in total (199890ms).
[14:17:49.744] <TB3>     INFO: Test took 201024ms.
[14:17:49.920] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:50.288] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:51.868] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:53.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:55.082] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:56.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:58.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:59.825] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:01.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:03.008] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:04.596] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:06.154] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:07.741] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:09.301] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:10.879] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:12.441] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:14.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:15.586] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273739776
[14:18:15.589] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.4149 for pixel 5/26 mean/min/max = 44.6141/32.5268/56.7013
[14:18:15.590] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.6382 for pixel 24/2 mean/min/max = 46.4836/32.2272/60.7401
[14:18:15.590] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.3833 for pixel 12/21 mean/min/max = 46.7645/33.9898/59.5393
[14:18:15.590] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.3633 for pixel 13/76 mean/min/max = 45.4378/33.4565/57.4191
[14:18:15.591] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.9397 for pixel 17/7 mean/min/max = 46.3308/33.6621/58.9995
[14:18:15.591] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 59.694 for pixel 0/69 mean/min/max = 46.0514/32.3222/59.7806
[14:18:15.591] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.8361 for pixel 24/36 mean/min/max = 45.1013/34.1985/56.004
[14:18:15.592] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.3927 for pixel 12/6 mean/min/max = 46.5593/33.6846/59.434
[14:18:15.592] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 59.2129 for pixel 0/39 mean/min/max = 45.8886/32.4359/59.3414
[14:18:15.592] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.0726 for pixel 14/79 mean/min/max = 44.2789/32.9764/55.5814
[14:18:15.593] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.2911 for pixel 17/9 mean/min/max = 44.6767/32.8866/56.4667
[14:18:15.593] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.7508 for pixel 3/21 mean/min/max = 44.7014/32.6328/56.7699
[14:18:15.593] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.1093 for pixel 19/79 mean/min/max = 43.3192/31.6171/55.0213
[14:18:15.594] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.3616 for pixel 38/23 mean/min/max = 45.1776/33.9649/56.3902
[14:18:15.594] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.3235 for pixel 0/16 mean/min/max = 43.8468/32.8071/54.8866
[14:18:15.594] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 59.9084 for pixel 22/1 mean/min/max = 46.5309/33.064/59.9978
[14:18:15.595] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:15.727] <TB3>     INFO: Expecting 411648 events.
[14:18:23.345] <TB3>     INFO: 411648 events read in total (6903ms).
[14:18:23.351] <TB3>     INFO: Expecting 411648 events.
[14:18:31.043] <TB3>     INFO: 411648 events read in total (7020ms).
[14:18:31.051] <TB3>     INFO: Expecting 411648 events.
[14:18:38.729] <TB3>     INFO: 411648 events read in total (7014ms).
[14:18:38.740] <TB3>     INFO: Expecting 411648 events.
[14:18:46.264] <TB3>     INFO: 411648 events read in total (6862ms).
[14:18:46.277] <TB3>     INFO: Expecting 411648 events.
[14:18:53.821] <TB3>     INFO: 411648 events read in total (6880ms).
[14:18:53.838] <TB3>     INFO: Expecting 411648 events.
[14:19:01.367] <TB3>     INFO: 411648 events read in total (6871ms).
[14:19:01.386] <TB3>     INFO: Expecting 411648 events.
[14:19:08.990] <TB3>     INFO: 411648 events read in total (6947ms).
[14:19:09.009] <TB3>     INFO: Expecting 411648 events.
[14:19:16.651] <TB3>     INFO: 411648 events read in total (6987ms).
[14:19:16.673] <TB3>     INFO: Expecting 411648 events.
[14:19:24.247] <TB3>     INFO: 411648 events read in total (6917ms).
[14:19:24.271] <TB3>     INFO: Expecting 411648 events.
[14:19:31.905] <TB3>     INFO: 411648 events read in total (6974ms).
[14:19:31.931] <TB3>     INFO: Expecting 411648 events.
[14:19:39.463] <TB3>     INFO: 411648 events read in total (6880ms).
[14:19:39.491] <TB3>     INFO: Expecting 411648 events.
[14:19:47.151] <TB3>     INFO: 411648 events read in total (7011ms).
[14:19:47.181] <TB3>     INFO: Expecting 411648 events.
[14:19:54.704] <TB3>     INFO: 411648 events read in total (6877ms).
[14:19:54.736] <TB3>     INFO: Expecting 411648 events.
[14:20:02.429] <TB3>     INFO: 411648 events read in total (7047ms).
[14:20:02.465] <TB3>     INFO: Expecting 411648 events.
[14:20:10.050] <TB3>     INFO: 411648 events read in total (6948ms).
[14:20:10.092] <TB3>     INFO: Expecting 411648 events.
[14:20:17.701] <TB3>     INFO: 411648 events read in total (6974ms).
[14:20:17.802] <TB3>     INFO: Test took 122207ms.
[14:20:18.231] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0081 < 35 for itrim = 100; old thr = 34.4687 ... break
[14:20:18.261] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5189 < 35 for itrim = 111; old thr = 34.0315 ... break
[14:20:18.292] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.319 < 35 for itrim+1 = 107; old thr = 34.9615 ... break
[14:20:18.325] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5844 < 35 for itrim = 98; old thr = 33.6674 ... break
[14:20:18.359] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0099 < 35 for itrim+1 = 101; old thr = 34.6596 ... break
[14:20:18.389] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2473 < 35 for itrim = 101; old thr = 34.4598 ... break
[14:20:18.424] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0162 < 35 for itrim = 94; old thr = 34.8438 ... break
[14:20:18.452] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5885 < 35 for itrim+1 = 103; old thr = 34.7179 ... break
[14:20:18.469] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7147 < 35 for itrim = 81; old thr = 33.6614 ... break
[14:20:18.500] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1054 < 35 for itrim = 90; old thr = 33.5415 ... break
[14:20:18.530] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.595 < 35 for itrim = 91; old thr = 34.1573 ... break
[14:20:18.563] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3907 < 35 for itrim = 94; old thr = 33.802 ... break
[14:20:18.594] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1327 < 35 for itrim = 85; old thr = 34.8104 ... break
[14:20:18.638] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1643 < 35 for itrim = 101; old thr = 34.5875 ... break
[14:20:18.665] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1555 < 35 for itrim = 88; old thr = 33.8182 ... break
[14:20:18.703] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0136 < 35 for itrim = 111; old thr = 34.5404 ... break
[14:20:18.779] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:20:18.790] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:18.790] <TB3>     INFO:     run 1 of 1
[14:20:18.790] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:19.133] <TB3>     INFO: Expecting 5025280 events.
[14:20:54.940] <TB3>     INFO: 871208 events read in total (35092ms).
[14:21:29.871] <TB3>     INFO: 1740376 events read in total (70023ms).
[14:22:04.316] <TB3>     INFO: 2609640 events read in total (104468ms).
[14:22:38.905] <TB3>     INFO: 3468408 events read in total (139057ms).
[14:23:14.117] <TB3>     INFO: 4322840 events read in total (174269ms).
[14:23:43.089] <TB3>     INFO: 5025280 events read in total (203241ms).
[14:23:43.163] <TB3>     INFO: Test took 204373ms.
[14:23:43.350] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:43.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:45.294] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:46.850] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:48.426] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:49.968] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:51.507] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:53.041] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:54.556] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:56.130] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:57.672] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:59.193] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:00.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:02.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:03.779] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:05.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:06.879] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:08.500] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 278343680
[14:24:08.502] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.757336 .. 51.044070
[14:24:08.579] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 61 (-1/-1) hits flags = 528 (plus default)
[14:24:08.590] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:08.590] <TB3>     INFO:     run 1 of 1
[14:24:08.590] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:08.939] <TB3>     INFO: Expecting 1763840 events.
[14:24:48.269] <TB3>     INFO: 1086976 events read in total (38615ms).
[14:25:12.779] <TB3>     INFO: 1763840 events read in total (63125ms).
[14:25:12.798] <TB3>     INFO: Test took 64208ms.
[14:25:12.840] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:12.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:13.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:14.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:15.974] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:16.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:17.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:19.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:20.040] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:21.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:22.067] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:23.088] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:24.107] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:25.126] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:26.147] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:27.163] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:28.180] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:29.198] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242716672
[14:25:29.282] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.896078 .. 45.944720
[14:25:29.358] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:25:29.368] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:25:29.368] <TB3>     INFO:     run 1 of 1
[14:25:29.368] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:29.711] <TB3>     INFO: Expecting 1597440 events.
[14:26:13.198] <TB3>     INFO: 1142000 events read in total (42772ms).
[14:26:29.573] <TB3>     INFO: 1597440 events read in total (59148ms).
[14:26:29.587] <TB3>     INFO: Test took 60219ms.
[14:26:29.621] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:29.694] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:30.665] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:31.631] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:32.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:33.565] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:34.537] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:35.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:36.474] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:37.439] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:38.406] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:39.377] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:40.347] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:41.319] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:42.292] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:43.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:44.228] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:45.198] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299925504
[14:26:45.282] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.970970 .. 41.699240
[14:26:45.356] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:26:45.368] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:26:45.368] <TB3>     INFO:     run 1 of 1
[14:26:45.368] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:45.712] <TB3>     INFO: Expecting 1364480 events.
[14:27:28.238] <TB3>     INFO: 1166336 events read in total (41811ms).
[14:27:35.230] <TB3>     INFO: 1364480 events read in total (48803ms).
[14:27:35.250] <TB3>     INFO: Test took 49882ms.
[14:27:35.288] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:35.353] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:36.292] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:37.229] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:38.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:39.100] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:40.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:40.974] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:41.912] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:42.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:43.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:44.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:45.647] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:46.588] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:47.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:48.468] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:49.404] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:50.344] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248107008
[14:27:50.425] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.207283 .. 41.699240
[14:27:50.504] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:27:50.515] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:27:50.515] <TB3>     INFO:     run 1 of 1
[14:27:50.515] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:50.864] <TB3>     INFO: Expecting 1231360 events.
[14:28:31.464] <TB3>     INFO: 1129192 events read in total (39885ms).
[14:28:35.490] <TB3>     INFO: 1231360 events read in total (43911ms).
[14:28:35.506] <TB3>     INFO: Test took 44992ms.
[14:28:35.539] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:35.607] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:36.533] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:37.455] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:38.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:39.297] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:40.221] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:41.160] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:42.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:43.010] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:43.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:44.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:45.793] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:46.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:47.669] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:48.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:49.546] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:50.491] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242966528
[14:28:50.581] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:28:50.581] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:28:50.597] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:28:50.597] <TB3>     INFO:     run 1 of 1
[14:28:50.597] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:50.958] <TB3>     INFO: Expecting 1364480 events.
[14:29:31.274] <TB3>     INFO: 1074720 events read in total (39601ms).
[14:29:42.253] <TB3>     INFO: 1364480 events read in total (50581ms).
[14:29:42.269] <TB3>     INFO: Test took 51672ms.
[14:29:42.303] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:42.378] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:43.346] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:44.320] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:45.288] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:46.257] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:47.230] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:48.195] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:49.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:50.129] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:51.099] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:52.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:53.036] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:54.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:54.979] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:55.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:56.914] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:57.894] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 323186688
[14:29:57.926] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C0.dat
[14:29:57.927] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C1.dat
[14:29:57.927] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C2.dat
[14:29:57.927] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C3.dat
[14:29:57.927] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C4.dat
[14:29:57.928] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C5.dat
[14:29:57.928] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C6.dat
[14:29:57.928] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C7.dat
[14:29:57.928] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C8.dat
[14:29:57.928] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C9.dat
[14:29:57.928] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C10.dat
[14:29:57.928] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C11.dat
[14:29:57.928] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C12.dat
[14:29:57.928] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C13.dat
[14:29:57.928] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C14.dat
[14:29:57.928] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C15.dat
[14:29:57.929] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C0.dat
[14:29:57.935] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C1.dat
[14:29:57.942] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C2.dat
[14:29:57.949] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C3.dat
[14:29:57.956] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C4.dat
[14:29:57.963] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C5.dat
[14:29:57.969] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C6.dat
[14:29:57.976] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C7.dat
[14:29:57.983] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C8.dat
[14:29:57.990] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C9.dat
[14:29:57.997] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C10.dat
[14:29:57.003] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C11.dat
[14:29:58.010] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C12.dat
[14:29:58.017] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C13.dat
[14:29:58.024] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C14.dat
[14:29:58.031] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//trimParameters35_C15.dat
[14:29:58.037] <TB3>     INFO: PixTestTrim::trimTest() done
[14:29:58.037] <TB3>     INFO: vtrim:     100 111 107  98 101 101  94 103  81  90  91  94  85 101  88 111 
[14:29:58.037] <TB3>     INFO: vthrcomp:   87 103 103  89  92  91  90  93  80  80  93  87  87  89  83  89 
[14:29:58.037] <TB3>     INFO: vcal mean:  34.91  34.98  34.98  34.99  34.96  34.91  34.97  34.98  34.95  34.96  34.94  34.95  34.96  34.95  34.93  34.95 
[14:29:58.037] <TB3>     INFO: vcal RMS:    0.83   0.85   0.90   0.85   0.82   0.83   0.78   1.02   0.86   0.77   0.80   0.81   0.81   0.81   0.82   0.82 
[14:29:58.037] <TB3>     INFO: bits mean:   9.68   9.22   9.09   9.34   9.10   8.90   9.40   8.97   8.99   9.58   9.46   9.76  10.20   9.40   9.90   9.32 
[14:29:58.037] <TB3>     INFO: bits RMS:    2.65   2.76   2.61   2.63   2.69   2.91   2.49   2.63   2.86   2.65   2.64   2.59   2.52   2.51   2.53   2.54 
[14:29:58.047] <TB3>     INFO:    ----------------------------------------------------------------------
[14:29:58.047] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:29:58.047] <TB3>     INFO:    ----------------------------------------------------------------------
[14:29:58.049] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:29:58.050] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:29:58.061] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:58.061] <TB3>     INFO:     run 1 of 1
[14:29:58.061] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:58.403] <TB3>     INFO: Expecting 4160000 events.
[14:30:43.425] <TB3>     INFO: 1114595 events read in total (44307ms).
[14:31:27.966] <TB3>     INFO: 2219300 events read in total (88848ms).
[14:32:12.824] <TB3>     INFO: 3310580 events read in total (133707ms).
[14:32:47.659] <TB3>     INFO: 4160000 events read in total (168541ms).
[14:32:47.724] <TB3>     INFO: Test took 169663ms.
[14:32:47.858] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:48.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:50.059] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:51.994] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:53.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:55.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:57.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:00.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:02.280] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:04.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:06.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:09.435] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:11.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:13.602] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:15.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:17.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:19.499] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:21.360] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 325906432
[14:33:21.361] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:33:21.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:33:21.434] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[14:33:21.444] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:33:21.444] <TB3>     INFO:     run 1 of 1
[14:33:21.444] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:21.792] <TB3>     INFO: Expecting 3452800 events.
[14:34:09.119] <TB3>     INFO: 1169750 events read in total (46612ms).
[14:34:55.181] <TB3>     INFO: 2322075 events read in total (92674ms).
[14:35:40.634] <TB3>     INFO: 3452800 events read in total (138127ms).
[14:35:40.694] <TB3>     INFO: Test took 139251ms.
[14:35:40.794] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:40.990] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:42.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:44.360] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:46.032] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:47.756] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:49.435] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:51.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:52.809] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:54.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:56.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:57.950] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:59.625] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:01.335] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:03.053] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:04.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:06.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:08.199] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 342560768
[14:36:08.200] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:36:08.275] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:36:08.275] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:36:08.285] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:36:08.285] <TB3>     INFO:     run 1 of 1
[14:36:08.285] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:08.628] <TB3>     INFO: Expecting 3224000 events.
[14:36:54.977] <TB3>     INFO: 1215770 events read in total (45634ms).
[14:37:41.785] <TB3>     INFO: 2407765 events read in total (92442ms).
[14:38:13.378] <TB3>     INFO: 3224000 events read in total (124036ms).
[14:38:13.419] <TB3>     INFO: Test took 125134ms.
[14:38:13.498] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:13.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:15.272] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:16.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:18.372] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:19.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:21.587] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:23.173] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:24.790] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:26.370] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:28.010] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:29.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:31.256] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:32.873] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:34.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:36.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:37.807] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:39.407] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 375234560
[14:38:39.408] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:38:39.481] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:38:39.482] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:38:39.492] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:38:39.492] <TB3>     INFO:     run 1 of 1
[14:38:39.492] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:39.835] <TB3>     INFO: Expecting 3224000 events.
[14:39:28.187] <TB3>     INFO: 1215400 events read in total (47637ms).
[14:40:15.899] <TB3>     INFO: 2407290 events read in total (95349ms).
[14:40:48.191] <TB3>     INFO: 3224000 events read in total (127641ms).
[14:40:48.227] <TB3>     INFO: Test took 128735ms.
[14:40:48.304] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:48.464] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:50.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:51.775] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:53.409] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:55.111] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:56.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:58.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:00.120] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:01.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:03.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:05.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:06.841] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:08.535] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:10.248] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:11.960] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:13.703] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:15.378] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 380252160
[14:41:15.379] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:41:15.456] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:41:15.457] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:41:15.468] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:41:15.468] <TB3>     INFO:     run 1 of 1
[14:41:15.469] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:15.811] <TB3>     INFO: Expecting 3224000 events.
[14:42:03.876] <TB3>     INFO: 1215445 events read in total (47350ms).
[14:42:51.686] <TB3>     INFO: 2406960 events read in total (95160ms).
[14:43:23.443] <TB3>     INFO: 3224000 events read in total (126917ms).
[14:43:23.485] <TB3>     INFO: Test took 128016ms.
[14:43:23.563] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:23.719] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:25.389] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:26.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:28.587] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:30.282] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:31.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:33.605] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:35.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:36.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:38.712] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:40.455] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:42.131] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:43.866] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:45.584] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:47.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:49.057] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:50.761] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 380420096
[14:43:50.762] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.56076, thr difference RMS: 1.70444
[14:43:50.762] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 11.0145, thr difference RMS: 1.22273
[14:43:50.762] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 11.4692, thr difference RMS: 1.29338
[14:43:50.762] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.93098, thr difference RMS: 1.62209
[14:43:50.762] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.44072, thr difference RMS: 1.83438
[14:43:50.763] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.11687, thr difference RMS: 1.82038
[14:43:50.763] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.76231, thr difference RMS: 1.58631
[14:43:50.763] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.3698, thr difference RMS: 1.32108
[14:43:50.763] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.79898, thr difference RMS: 1.43668
[14:43:50.763] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.14204, thr difference RMS: 1.17471
[14:43:50.764] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.88719, thr difference RMS: 1.66938
[14:43:50.764] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.06952, thr difference RMS: 1.4523
[14:43:50.764] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.59089, thr difference RMS: 1.34249
[14:43:50.764] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.13144, thr difference RMS: 1.37282
[14:43:50.764] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.46164, thr difference RMS: 1.15374
[14:43:50.765] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.86454, thr difference RMS: 1.58595
[14:43:50.765] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.38772, thr difference RMS: 1.67366
[14:43:50.765] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.9385, thr difference RMS: 1.23693
[14:43:50.765] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 11.6028, thr difference RMS: 1.28594
[14:43:50.765] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.02699, thr difference RMS: 1.59815
[14:43:50.766] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.43125, thr difference RMS: 1.82462
[14:43:50.766] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.11418, thr difference RMS: 1.81378
[14:43:50.766] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.73158, thr difference RMS: 1.5606
[14:43:50.766] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.1937, thr difference RMS: 1.28896
[14:43:50.766] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.8991, thr difference RMS: 1.42101
[14:43:50.767] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.04364, thr difference RMS: 1.18595
[14:43:50.767] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.78003, thr difference RMS: 1.68742
[14:43:50.767] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.11116, thr difference RMS: 1.42863
[14:43:50.767] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.61978, thr difference RMS: 1.36247
[14:43:50.767] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.11684, thr difference RMS: 1.36455
[14:43:50.768] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.53929, thr difference RMS: 1.13871
[14:43:50.768] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.92814, thr difference RMS: 1.54224
[14:43:50.768] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.39603, thr difference RMS: 1.67248
[14:43:50.768] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.9607, thr difference RMS: 1.23738
[14:43:50.768] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 11.7103, thr difference RMS: 1.287
[14:43:50.769] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.21773, thr difference RMS: 1.59446
[14:43:50.769] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.52763, thr difference RMS: 1.83225
[14:43:50.769] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.14853, thr difference RMS: 1.81738
[14:43:50.769] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.87813, thr difference RMS: 1.57871
[14:43:50.769] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.0923, thr difference RMS: 1.29138
[14:43:50.770] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.0637, thr difference RMS: 1.409
[14:43:50.770] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.07015, thr difference RMS: 1.15756
[14:43:50.770] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.74566, thr difference RMS: 1.70467
[14:43:50.770] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.2096, thr difference RMS: 1.42521
[14:43:50.770] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.54086, thr difference RMS: 1.34835
[14:43:50.771] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.13547, thr difference RMS: 1.34782
[14:43:50.771] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.54677, thr difference RMS: 1.12491
[14:43:50.771] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.016, thr difference RMS: 1.55665
[14:43:50.771] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.51231, thr difference RMS: 1.68021
[14:43:50.771] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.9773, thr difference RMS: 1.24074
[14:43:50.772] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 11.865, thr difference RMS: 1.27771
[14:43:50.772] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.3657, thr difference RMS: 1.60423
[14:43:50.772] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.6544, thr difference RMS: 1.82861
[14:43:50.772] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.24556, thr difference RMS: 1.80095
[14:43:50.772] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.10341, thr difference RMS: 1.57007
[14:43:50.773] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.0337, thr difference RMS: 1.28779
[14:43:50.773] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.1579, thr difference RMS: 1.42137
[14:43:50.773] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.04781, thr difference RMS: 1.16189
[14:43:50.773] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.65158, thr difference RMS: 1.70187
[14:43:50.773] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.30745, thr difference RMS: 1.44132
[14:43:50.773] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.54816, thr difference RMS: 1.36266
[14:43:50.774] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.19005, thr difference RMS: 1.34326
[14:43:50.774] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.65194, thr difference RMS: 1.11933
[14:43:50.774] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.03682, thr difference RMS: 1.56372
[14:43:50.874] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:43:50.878] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1942 seconds
[14:43:50.878] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:43:51.588] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:43:51.588] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:43:51.591] <TB3>     INFO: ######################################################################
[14:43:51.591] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:43:51.591] <TB3>     INFO: ######################################################################
[14:43:51.591] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:51.591] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:43:51.591] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:51.591] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:43:51.603] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:43:51.603] <TB3>     INFO:     run 1 of 1
[14:43:51.603] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:51.965] <TB3>     INFO: Expecting 59072000 events.
[14:44:20.965] <TB3>     INFO: 1073000 events read in total (28285ms).
[14:44:49.648] <TB3>     INFO: 2141400 events read in total (56968ms).
[14:45:18.229] <TB3>     INFO: 3211800 events read in total (85549ms).
[14:45:46.939] <TB3>     INFO: 4282400 events read in total (114259ms).
[14:46:15.984] <TB3>     INFO: 5350600 events read in total (143304ms).
[14:46:44.814] <TB3>     INFO: 6419000 events read in total (172134ms).
[14:47:13.688] <TB3>     INFO: 7491400 events read in total (201008ms).
[14:47:42.540] <TB3>     INFO: 8560400 events read in total (229860ms).
[14:48:11.356] <TB3>     INFO: 9630000 events read in total (258676ms).
[14:48:40.354] <TB3>     INFO: 10700800 events read in total (287674ms).
[14:49:09.169] <TB3>     INFO: 11769400 events read in total (316489ms).
[14:49:38.085] <TB3>     INFO: 12839800 events read in total (345405ms).
[14:50:06.873] <TB3>     INFO: 13911200 events read in total (374193ms).
[14:50:35.871] <TB3>     INFO: 14979800 events read in total (403191ms).
[14:51:04.933] <TB3>     INFO: 16049200 events read in total (432253ms).
[14:51:34.088] <TB3>     INFO: 17120000 events read in total (461408ms).
[14:52:03.085] <TB3>     INFO: 18188800 events read in total (490405ms).
[14:52:31.976] <TB3>     INFO: 19260400 events read in total (519296ms).
[14:53:00.920] <TB3>     INFO: 20329800 events read in total (548240ms).
[14:53:29.970] <TB3>     INFO: 21397800 events read in total (577290ms).
[14:53:58.882] <TB3>     INFO: 22468200 events read in total (606202ms).
[14:54:27.840] <TB3>     INFO: 23539200 events read in total (635160ms).
[14:54:56.643] <TB3>     INFO: 24607600 events read in total (663963ms).
[14:55:25.510] <TB3>     INFO: 25678800 events read in total (692830ms).
[14:55:54.296] <TB3>     INFO: 26747800 events read in total (721616ms).
[14:56:22.973] <TB3>     INFO: 27816000 events read in total (750293ms).
[14:56:51.784] <TB3>     INFO: 28886200 events read in total (779104ms).
[14:57:20.562] <TB3>     INFO: 29956800 events read in total (807882ms).
[14:57:49.393] <TB3>     INFO: 31025200 events read in total (836713ms).
[14:58:18.260] <TB3>     INFO: 32094200 events read in total (865580ms).
[14:58:47.120] <TB3>     INFO: 33165600 events read in total (894440ms).
[14:59:16.010] <TB3>     INFO: 34234800 events read in total (923330ms).
[14:59:44.902] <TB3>     INFO: 35305800 events read in total (952222ms).
[15:00:13.787] <TB3>     INFO: 36375600 events read in total (981107ms).
[15:00:42.739] <TB3>     INFO: 37443800 events read in total (1010059ms).
[15:01:11.588] <TB3>     INFO: 38513600 events read in total (1038908ms).
[15:01:40.666] <TB3>     INFO: 39583800 events read in total (1067986ms).
[15:02:09.572] <TB3>     INFO: 40652000 events read in total (1096892ms).
[15:02:38.570] <TB3>     INFO: 41720600 events read in total (1125890ms).
[15:03:07.560] <TB3>     INFO: 42791800 events read in total (1154880ms).
[15:03:36.521] <TB3>     INFO: 43860000 events read in total (1183841ms).
[15:04:05.522] <TB3>     INFO: 44927600 events read in total (1212842ms).
[15:04:34.498] <TB3>     INFO: 45998200 events read in total (1241818ms).
[15:05:03.479] <TB3>     INFO: 47067400 events read in total (1270799ms).
[15:05:32.297] <TB3>     INFO: 48134200 events read in total (1299617ms).
[15:06:01.227] <TB3>     INFO: 49201800 events read in total (1328547ms).
[15:06:30.023] <TB3>     INFO: 50270400 events read in total (1357343ms).
[15:06:58.859] <TB3>     INFO: 51341000 events read in total (1386179ms).
[15:07:27.779] <TB3>     INFO: 52408400 events read in total (1415099ms).
[15:07:56.182] <TB3>     INFO: 53476200 events read in total (1443502ms).
[15:08:24.673] <TB3>     INFO: 54545400 events read in total (1471993ms).
[15:08:53.270] <TB3>     INFO: 55616000 events read in total (1500590ms).
[15:09:21.752] <TB3>     INFO: 56683800 events read in total (1529072ms).
[15:09:50.289] <TB3>     INFO: 57751400 events read in total (1557609ms).
[15:10:17.893] <TB3>     INFO: 58823200 events read in total (1585213ms).
[15:10:24.821] <TB3>     INFO: 59072000 events read in total (1592141ms).
[15:10:24.849] <TB3>     INFO: Test took 1593246ms.
[15:10:24.915] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:25.044] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:10:25.044] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:26.281] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:10:26.281] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:27.506] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:10:27.506] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:28.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:10:28.724] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:29.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:10:29.944] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:31.161] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:10:31.162] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:32.388] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:10:32.388] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:33.619] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:10:33.619] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:34.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:10:34.871] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:36.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:10:36.109] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:37.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:10:37.354] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:38.583] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:10:38.583] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:39.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:10:39.810] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:40.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:10:40.999] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:42.173] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:10:42.173] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:43.371] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:10:43.371] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:44.549] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499437568
[15:10:44.579] <TB3>     INFO: PixTestScurves::scurves() done 
[15:10:44.579] <TB3>     INFO: Vcal mean:  35.04  35.06  35.15  35.15  35.09  35.05  35.08  35.12  35.01  35.05  35.23  35.02  35.06  35.06  35.04  35.06 
[15:10:44.579] <TB3>     INFO: Vcal RMS:    0.71   0.74   0.75   0.70   0.68   0.71   0.66   0.90   0.73   0.63   0.67   0.70   0.70   0.67   0.70   0.70 
[15:10:44.579] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:10:44.656] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:10:44.656] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:10:44.656] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:10:44.656] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:10:44.656] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:10:44.656] <TB3>     INFO: ######################################################################
[15:10:44.656] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:10:44.656] <TB3>     INFO: ######################################################################
[15:10:44.659] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:10:45.010] <TB3>     INFO: Expecting 41600 events.
[15:10:49.087] <TB3>     INFO: 41600 events read in total (3349ms).
[15:10:49.087] <TB3>     INFO: Test took 4428ms.
[15:10:49.095] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:49.095] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:10:49.095] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:10:49.100] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 33, 78] has eff 0/10
[15:10:49.100] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 33, 78]
[15:10:49.103] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[15:10:49.103] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:10:49.103] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:10:49.103] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:10:49.446] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:10:49.791] <TB3>     INFO: Expecting 41600 events.
[15:10:53.925] <TB3>     INFO: 41600 events read in total (3419ms).
[15:10:53.925] <TB3>     INFO: Test took 4479ms.
[15:10:53.933] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:53.933] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:10:53.933] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:10:53.938] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.626
[15:10:53.938] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[15:10:53.938] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.795
[15:10:53.938] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[15:10:53.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.052
[15:10:53.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[15:10:53.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.758
[15:10:53.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[15:10:53.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.777
[15:10:53.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 162
[15:10:53.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.215
[15:10:53.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 161
[15:10:53.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.675
[15:10:53.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[15:10:53.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.923
[15:10:53.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 162
[15:10:53.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.348
[15:10:53.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[15:10:53.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.208
[15:10:53.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 179
[15:10:53.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.728
[15:10:53.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 171
[15:10:53.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.776
[15:10:53.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 165
[15:10:53.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.838
[15:10:53.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[15:10:53.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.95
[15:10:53.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[15:10:53.941] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.191
[15:10:53.941] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 171
[15:10:53.941] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.891
[15:10:53.941] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 166
[15:10:53.941] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:10:53.941] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:10:53.941] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:10:54.028] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:10:54.382] <TB3>     INFO: Expecting 41600 events.
[15:10:58.527] <TB3>     INFO: 41600 events read in total (3430ms).
[15:10:58.528] <TB3>     INFO: Test took 4500ms.
[15:10:58.536] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:58.536] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:10:58.536] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:10:58.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:10:58.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 40minph_roc = 5
[15:10:58.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.7642
[15:10:58.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 68
[15:10:58.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.3782
[15:10:58.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 82
[15:10:58.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.7356
[15:10:58.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 57
[15:10:58.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.7882
[15:10:58.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,49] phvalue 70
[15:10:58.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.576
[15:10:58.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 54
[15:10:58.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 44.9166
[15:10:58.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 45
[15:10:58.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.0978
[15:10:58.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,62] phvalue 62
[15:10:58.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.5555
[15:10:58.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 55
[15:10:58.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.2178
[15:10:58.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 65
[15:10:58.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.2033
[15:10:58.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 79
[15:10:58.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.2065
[15:10:58.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,31] phvalue 68
[15:10:58.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.1023
[15:10:58.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 60
[15:10:58.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.7372
[15:10:58.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 57
[15:10:58.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.2747
[15:10:58.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 71
[15:10:58.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.6206
[15:10:58.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[15:10:58.543] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.3752
[15:10:58.543] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 60
[15:10:58.544] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 0 0
[15:10:58.954] <TB3>     INFO: Expecting 2560 events.
[15:10:59.913] <TB3>     INFO: 2560 events read in total (244ms).
[15:10:59.913] <TB3>     INFO: Test took 1368ms.
[15:10:59.914] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:10:59.914] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 1 1
[15:11:00.422] <TB3>     INFO: Expecting 2560 events.
[15:11:01.380] <TB3>     INFO: 2560 events read in total (243ms).
[15:11:01.380] <TB3>     INFO: Test took 1466ms.
[15:11:01.380] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:01.380] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 2 2
[15:11:01.887] <TB3>     INFO: Expecting 2560 events.
[15:11:02.845] <TB3>     INFO: 2560 events read in total (243ms).
[15:11:02.846] <TB3>     INFO: Test took 1466ms.
[15:11:02.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:02.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 49, 3 3
[15:11:03.354] <TB3>     INFO: Expecting 2560 events.
[15:11:04.311] <TB3>     INFO: 2560 events read in total (243ms).
[15:11:04.311] <TB3>     INFO: Test took 1465ms.
[15:11:04.312] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:04.312] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 4 4
[15:11:04.819] <TB3>     INFO: Expecting 2560 events.
[15:11:05.776] <TB3>     INFO: 2560 events read in total (242ms).
[15:11:05.777] <TB3>     INFO: Test took 1465ms.
[15:11:05.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:05.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 5 5
[15:11:06.285] <TB3>     INFO: Expecting 2560 events.
[15:11:07.241] <TB3>     INFO: 2560 events read in total (242ms).
[15:11:07.241] <TB3>     INFO: Test took 1465ms.
[15:11:07.242] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:07.242] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 62, 6 6
[15:11:07.749] <TB3>     INFO: Expecting 2560 events.
[15:11:08.708] <TB3>     INFO: 2560 events read in total (244ms).
[15:11:08.708] <TB3>     INFO: Test took 1466ms.
[15:11:08.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:08.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 7 7
[15:11:09.215] <TB3>     INFO: Expecting 2560 events.
[15:11:10.173] <TB3>     INFO: 2560 events read in total (243ms).
[15:11:10.174] <TB3>     INFO: Test took 1466ms.
[15:11:10.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:10.174] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 8 8
[15:11:10.681] <TB3>     INFO: Expecting 2560 events.
[15:11:11.638] <TB3>     INFO: 2560 events read in total (242ms).
[15:11:11.639] <TB3>     INFO: Test took 1465ms.
[15:11:11.639] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:11.639] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 9 9
[15:11:12.146] <TB3>     INFO: Expecting 2560 events.
[15:11:13.104] <TB3>     INFO: 2560 events read in total (243ms).
[15:11:13.104] <TB3>     INFO: Test took 1465ms.
[15:11:13.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:13.105] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 31, 10 10
[15:11:13.612] <TB3>     INFO: Expecting 2560 events.
[15:11:14.570] <TB3>     INFO: 2560 events read in total (244ms).
[15:11:14.570] <TB3>     INFO: Test took 1465ms.
[15:11:14.570] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:14.570] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 11 11
[15:11:15.078] <TB3>     INFO: Expecting 2560 events.
[15:11:16.036] <TB3>     INFO: 2560 events read in total (243ms).
[15:11:16.036] <TB3>     INFO: Test took 1466ms.
[15:11:16.037] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:16.037] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 12 12
[15:11:16.545] <TB3>     INFO: Expecting 2560 events.
[15:11:17.503] <TB3>     INFO: 2560 events read in total (243ms).
[15:11:17.503] <TB3>     INFO: Test took 1466ms.
[15:11:17.503] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:17.503] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 13 13
[15:11:18.011] <TB3>     INFO: Expecting 2560 events.
[15:11:18.969] <TB3>     INFO: 2560 events read in total (243ms).
[15:11:18.969] <TB3>     INFO: Test took 1466ms.
[15:11:18.970] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:18.970] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[15:11:19.478] <TB3>     INFO: Expecting 2560 events.
[15:11:20.435] <TB3>     INFO: 2560 events read in total (244ms).
[15:11:20.436] <TB3>     INFO: Test took 1466ms.
[15:11:20.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:20.436] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 15 15
[15:11:20.944] <TB3>     INFO: Expecting 2560 events.
[15:11:21.901] <TB3>     INFO: 2560 events read in total (243ms).
[15:11:21.901] <TB3>     INFO: Test took 1465ms.
[15:11:21.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:21.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:11:21.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[15:11:21.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:11:21.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:11:21.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:11:21.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC5
[15:11:21.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[15:11:21.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:11:21.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[15:11:21.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[15:11:21.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:11:21.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC11
[15:11:21.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:11:21.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[15:11:21.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[15:11:21.902] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[15:11:21.905] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:22.411] <TB3>     INFO: Expecting 655360 events.
[15:11:34.150] <TB3>     INFO: 655360 events read in total (11024ms).
[15:11:34.161] <TB3>     INFO: Expecting 655360 events.
[15:11:45.750] <TB3>     INFO: 655360 events read in total (11026ms).
[15:11:45.764] <TB3>     INFO: Expecting 655360 events.
[15:11:57.436] <TB3>     INFO: 655360 events read in total (11113ms).
[15:11:57.456] <TB3>     INFO: Expecting 655360 events.
[15:12:08.998] <TB3>     INFO: 655360 events read in total (10998ms).
[15:12:09.023] <TB3>     INFO: Expecting 655360 events.
[15:12:20.585] <TB3>     INFO: 655360 events read in total (11016ms).
[15:12:20.612] <TB3>     INFO: Expecting 655360 events.
[15:12:32.172] <TB3>     INFO: 655360 events read in total (11014ms).
[15:12:32.204] <TB3>     INFO: Expecting 655360 events.
[15:12:43.772] <TB3>     INFO: 655360 events read in total (11025ms).
[15:12:43.809] <TB3>     INFO: Expecting 655360 events.
[15:12:55.308] <TB3>     INFO: 655360 events read in total (10962ms).
[15:12:55.348] <TB3>     INFO: Expecting 655360 events.
[15:13:06.818] <TB3>     INFO: 655360 events read in total (10933ms).
[15:13:06.865] <TB3>     INFO: Expecting 655360 events.
[15:13:18.488] <TB3>     INFO: 655360 events read in total (11095ms).
[15:13:18.537] <TB3>     INFO: Expecting 655360 events.
[15:13:30.208] <TB3>     INFO: 655360 events read in total (11144ms).
[15:13:30.263] <TB3>     INFO: Expecting 655360 events.
[15:13:41.938] <TB3>     INFO: 655360 events read in total (11148ms).
[15:13:41.996] <TB3>     INFO: Expecting 655360 events.
[15:13:53.681] <TB3>     INFO: 655360 events read in total (11158ms).
[15:13:53.744] <TB3>     INFO: Expecting 655360 events.
[15:14:05.393] <TB3>     INFO: 655360 events read in total (11123ms).
[15:14:05.462] <TB3>     INFO: Expecting 655360 events.
[15:14:17.096] <TB3>     INFO: 655360 events read in total (11108ms).
[15:14:17.166] <TB3>     INFO: Expecting 655360 events.
[15:14:28.873] <TB3>     INFO: 655360 events read in total (11181ms).
[15:14:28.954] <TB3>     INFO: Test took 187049ms.
[15:14:29.049] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:29.353] <TB3>     INFO: Expecting 655360 events.
[15:14:41.231] <TB3>     INFO: 655360 events read in total (11163ms).
[15:14:41.242] <TB3>     INFO: Expecting 655360 events.
[15:14:52.983] <TB3>     INFO: 655360 events read in total (11178ms).
[15:14:52.998] <TB3>     INFO: Expecting 655360 events.
[15:15:04.717] <TB3>     INFO: 655360 events read in total (11154ms).
[15:15:04.736] <TB3>     INFO: Expecting 655360 events.
[15:15:16.480] <TB3>     INFO: 655360 events read in total (11180ms).
[15:15:16.505] <TB3>     INFO: Expecting 655360 events.
[15:15:28.245] <TB3>     INFO: 655360 events read in total (11189ms).
[15:15:28.275] <TB3>     INFO: Expecting 655360 events.
[15:15:39.968] <TB3>     INFO: 655360 events read in total (11140ms).
[15:15:39.000] <TB3>     INFO: Expecting 655360 events.
[15:15:51.663] <TB3>     INFO: 655360 events read in total (11115ms).
[15:15:51.699] <TB3>     INFO: Expecting 655360 events.
[15:16:03.374] <TB3>     INFO: 655360 events read in total (11130ms).
[15:16:03.415] <TB3>     INFO: Expecting 655360 events.
[15:16:15.213] <TB3>     INFO: 655360 events read in total (11257ms).
[15:16:15.260] <TB3>     INFO: Expecting 655360 events.
[15:16:26.977] <TB3>     INFO: 655360 events read in total (11183ms).
[15:16:27.026] <TB3>     INFO: Expecting 655360 events.
[15:16:38.777] <TB3>     INFO: 655360 events read in total (11219ms).
[15:16:38.830] <TB3>     INFO: Expecting 655360 events.
[15:16:50.564] <TB3>     INFO: 655360 events read in total (11207ms).
[15:16:50.621] <TB3>     INFO: Expecting 655360 events.
[15:17:02.327] <TB3>     INFO: 655360 events read in total (11180ms).
[15:17:02.389] <TB3>     INFO: Expecting 655360 events.
[15:17:14.070] <TB3>     INFO: 655360 events read in total (11155ms).
[15:17:14.145] <TB3>     INFO: Expecting 655360 events.
[15:17:25.859] <TB3>     INFO: 655360 events read in total (11188ms).
[15:17:25.929] <TB3>     INFO: Expecting 655360 events.
[15:17:37.674] <TB3>     INFO: 655360 events read in total (11219ms).
[15:17:37.747] <TB3>     INFO: Test took 188698ms.
[15:17:37.925] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:37.926] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:17:37.926] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:37.926] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:17:37.926] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:37.926] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:17:37.926] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:37.927] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:17:37.927] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:37.927] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:17:37.927] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:37.928] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:17:37.928] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:37.928] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:17:37.928] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:37.928] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:17:37.928] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:37.929] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:17:37.929] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:37.929] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:17:37.929] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:37.930] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:17:37.930] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:37.930] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:17:37.930] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:37.930] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:17:37.930] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:37.931] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:17:37.931] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:37.931] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:17:37.931] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:37.932] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:17:37.932] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:37.939] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:37.946] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:37.953] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:37.960] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:37.967] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:37.974] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:37.981] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:37.988] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:37.995] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:37.002] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:38.009] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:38.016] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:38.023] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:38.030] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:17:38.037] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:17:38.044] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:17:38.051] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:17:38.058] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:17:38.065] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:17:38.072] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:17:38.079] <TB3>     INFO: safety margin for low PH: adding 8, margin is now 28
[15:17:38.086] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:38.093] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:38.101] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:17:38.130] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C0.dat
[15:17:38.130] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C1.dat
[15:17:38.131] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C2.dat
[15:17:38.131] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C3.dat
[15:17:38.131] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C4.dat
[15:17:38.131] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C5.dat
[15:17:38.131] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C6.dat
[15:17:38.131] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C7.dat
[15:17:38.131] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C8.dat
[15:17:38.131] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C9.dat
[15:17:38.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C10.dat
[15:17:38.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C11.dat
[15:17:38.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C12.dat
[15:17:38.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C13.dat
[15:17:38.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C14.dat
[15:17:38.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//dacParameters35_C15.dat
[15:17:38.485] <TB3>     INFO: Expecting 41600 events.
[15:17:42.298] <TB3>     INFO: 41600 events read in total (3099ms).
[15:17:42.299] <TB3>     INFO: Test took 4164ms.
[15:17:42.953] <TB3>     INFO: Expecting 41600 events.
[15:17:46.740] <TB3>     INFO: 41600 events read in total (3072ms).
[15:17:46.741] <TB3>     INFO: Test took 4130ms.
[15:17:47.391] <TB3>     INFO: Expecting 41600 events.
[15:17:51.212] <TB3>     INFO: 41600 events read in total (3107ms).
[15:17:51.213] <TB3>     INFO: Test took 4164ms.
[15:17:51.522] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:51.653] <TB3>     INFO: Expecting 2560 events.
[15:17:52.611] <TB3>     INFO: 2560 events read in total (243ms).
[15:17:52.612] <TB3>     INFO: Test took 1090ms.
[15:17:52.614] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:53.121] <TB3>     INFO: Expecting 2560 events.
[15:17:54.078] <TB3>     INFO: 2560 events read in total (243ms).
[15:17:54.078] <TB3>     INFO: Test took 1464ms.
[15:17:54.080] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:54.590] <TB3>     INFO: Expecting 2560 events.
[15:17:55.548] <TB3>     INFO: 2560 events read in total (243ms).
[15:17:55.549] <TB3>     INFO: Test took 1469ms.
[15:17:55.551] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:56.057] <TB3>     INFO: Expecting 2560 events.
[15:17:57.014] <TB3>     INFO: 2560 events read in total (242ms).
[15:17:57.014] <TB3>     INFO: Test took 1463ms.
[15:17:57.016] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:57.523] <TB3>     INFO: Expecting 2560 events.
[15:17:58.480] <TB3>     INFO: 2560 events read in total (243ms).
[15:17:58.480] <TB3>     INFO: Test took 1464ms.
[15:17:58.483] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:17:58.988] <TB3>     INFO: Expecting 2560 events.
[15:17:59.945] <TB3>     INFO: 2560 events read in total (242ms).
[15:17:59.945] <TB3>     INFO: Test took 1462ms.
[15:17:59.947] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:00.453] <TB3>     INFO: Expecting 2560 events.
[15:18:01.410] <TB3>     INFO: 2560 events read in total (242ms).
[15:18:01.411] <TB3>     INFO: Test took 1464ms.
[15:18:01.413] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:01.920] <TB3>     INFO: Expecting 2560 events.
[15:18:02.876] <TB3>     INFO: 2560 events read in total (241ms).
[15:18:02.877] <TB3>     INFO: Test took 1464ms.
[15:18:02.879] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:03.386] <TB3>     INFO: Expecting 2560 events.
[15:18:04.344] <TB3>     INFO: 2560 events read in total (243ms).
[15:18:04.344] <TB3>     INFO: Test took 1465ms.
[15:18:04.346] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:04.853] <TB3>     INFO: Expecting 2560 events.
[15:18:05.809] <TB3>     INFO: 2560 events read in total (242ms).
[15:18:05.809] <TB3>     INFO: Test took 1463ms.
[15:18:05.811] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:06.319] <TB3>     INFO: Expecting 2560 events.
[15:18:07.275] <TB3>     INFO: 2560 events read in total (241ms).
[15:18:07.276] <TB3>     INFO: Test took 1465ms.
[15:18:07.278] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:07.784] <TB3>     INFO: Expecting 2560 events.
[15:18:08.740] <TB3>     INFO: 2560 events read in total (241ms).
[15:18:08.741] <TB3>     INFO: Test took 1463ms.
[15:18:08.744] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:09.249] <TB3>     INFO: Expecting 2560 events.
[15:18:10.205] <TB3>     INFO: 2560 events read in total (241ms).
[15:18:10.206] <TB3>     INFO: Test took 1463ms.
[15:18:10.207] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:10.714] <TB3>     INFO: Expecting 2560 events.
[15:18:11.671] <TB3>     INFO: 2560 events read in total (242ms).
[15:18:11.671] <TB3>     INFO: Test took 1464ms.
[15:18:11.673] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:12.179] <TB3>     INFO: Expecting 2560 events.
[15:18:13.138] <TB3>     INFO: 2560 events read in total (244ms).
[15:18:13.138] <TB3>     INFO: Test took 1465ms.
[15:18:13.141] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:13.647] <TB3>     INFO: Expecting 2560 events.
[15:18:14.604] <TB3>     INFO: 2560 events read in total (242ms).
[15:18:14.605] <TB3>     INFO: Test took 1464ms.
[15:18:14.607] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:15.114] <TB3>     INFO: Expecting 2560 events.
[15:18:16.073] <TB3>     INFO: 2560 events read in total (243ms).
[15:18:16.073] <TB3>     INFO: Test took 1466ms.
[15:18:16.077] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:16.581] <TB3>     INFO: Expecting 2560 events.
[15:18:17.538] <TB3>     INFO: 2560 events read in total (242ms).
[15:18:17.539] <TB3>     INFO: Test took 1462ms.
[15:18:17.541] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:18.047] <TB3>     INFO: Expecting 2560 events.
[15:18:18.004] <TB3>     INFO: 2560 events read in total (242ms).
[15:18:18.004] <TB3>     INFO: Test took 1463ms.
[15:18:19.006] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:19.513] <TB3>     INFO: Expecting 2560 events.
[15:18:20.473] <TB3>     INFO: 2560 events read in total (245ms).
[15:18:20.474] <TB3>     INFO: Test took 1468ms.
[15:18:20.476] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:20.983] <TB3>     INFO: Expecting 2560 events.
[15:18:21.940] <TB3>     INFO: 2560 events read in total (242ms).
[15:18:21.940] <TB3>     INFO: Test took 1464ms.
[15:18:21.943] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:22.450] <TB3>     INFO: Expecting 2560 events.
[15:18:23.410] <TB3>     INFO: 2560 events read in total (245ms).
[15:18:23.411] <TB3>     INFO: Test took 1469ms.
[15:18:23.413] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:23.919] <TB3>     INFO: Expecting 2560 events.
[15:18:24.879] <TB3>     INFO: 2560 events read in total (245ms).
[15:18:24.879] <TB3>     INFO: Test took 1466ms.
[15:18:24.882] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:25.388] <TB3>     INFO: Expecting 2560 events.
[15:18:26.348] <TB3>     INFO: 2560 events read in total (245ms).
[15:18:26.348] <TB3>     INFO: Test took 1466ms.
[15:18:26.350] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:26.856] <TB3>     INFO: Expecting 2560 events.
[15:18:27.815] <TB3>     INFO: 2560 events read in total (244ms).
[15:18:27.815] <TB3>     INFO: Test took 1465ms.
[15:18:27.818] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:28.324] <TB3>     INFO: Expecting 2560 events.
[15:18:29.283] <TB3>     INFO: 2560 events read in total (244ms).
[15:18:29.283] <TB3>     INFO: Test took 1466ms.
[15:18:29.286] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:29.792] <TB3>     INFO: Expecting 2560 events.
[15:18:30.751] <TB3>     INFO: 2560 events read in total (244ms).
[15:18:30.752] <TB3>     INFO: Test took 1466ms.
[15:18:30.755] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:31.260] <TB3>     INFO: Expecting 2560 events.
[15:18:32.221] <TB3>     INFO: 2560 events read in total (246ms).
[15:18:32.221] <TB3>     INFO: Test took 1466ms.
[15:18:32.224] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:32.730] <TB3>     INFO: Expecting 2560 events.
[15:18:33.690] <TB3>     INFO: 2560 events read in total (245ms).
[15:18:33.691] <TB3>     INFO: Test took 1468ms.
[15:18:33.694] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:34.199] <TB3>     INFO: Expecting 2560 events.
[15:18:35.159] <TB3>     INFO: 2560 events read in total (245ms).
[15:18:35.159] <TB3>     INFO: Test took 1465ms.
[15:18:35.161] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:35.668] <TB3>     INFO: Expecting 2560 events.
[15:18:36.627] <TB3>     INFO: 2560 events read in total (244ms).
[15:18:36.627] <TB3>     INFO: Test took 1466ms.
[15:18:36.629] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:37.136] <TB3>     INFO: Expecting 2560 events.
[15:18:38.094] <TB3>     INFO: 2560 events read in total (244ms).
[15:18:38.094] <TB3>     INFO: Test took 1465ms.
[15:18:39.115] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[15:18:39.115] <TB3>     INFO: PH scale (per ROC):    66  72  70  84  75  78  80  68  77  80  75  73  83  80  78  76
[15:18:39.115] <TB3>     INFO: PH offset (per ROC):  187 173 193 174 193 200 181 198 181 167 182 190 184 176 175 188
[15:18:39.288] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:18:39.291] <TB3>     INFO: ######################################################################
[15:18:39.291] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:18:39.291] <TB3>     INFO: ######################################################################
[15:18:39.291] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:18:39.302] <TB3>     INFO: scanning low vcal = 10
[15:18:39.651] <TB3>     INFO: Expecting 41600 events.
[15:18:43.384] <TB3>     INFO: 41600 events read in total (3018ms).
[15:18:43.384] <TB3>     INFO: Test took 4082ms.
[15:18:43.386] <TB3>     INFO: scanning low vcal = 20
[15:18:43.893] <TB3>     INFO: Expecting 41600 events.
[15:18:47.607] <TB3>     INFO: 41600 events read in total (3000ms).
[15:18:47.608] <TB3>     INFO: Test took 4222ms.
[15:18:47.610] <TB3>     INFO: scanning low vcal = 30
[15:18:48.116] <TB3>     INFO: Expecting 41600 events.
[15:18:51.835] <TB3>     INFO: 41600 events read in total (3004ms).
[15:18:51.836] <TB3>     INFO: Test took 4226ms.
[15:18:51.838] <TB3>     INFO: scanning low vcal = 40
[15:18:52.341] <TB3>     INFO: Expecting 41600 events.
[15:18:56.573] <TB3>     INFO: 41600 events read in total (3518ms).
[15:18:56.574] <TB3>     INFO: Test took 4736ms.
[15:18:56.579] <TB3>     INFO: scanning low vcal = 50
[15:18:56.999] <TB3>     INFO: Expecting 41600 events.
[15:19:01.240] <TB3>     INFO: 41600 events read in total (3527ms).
[15:19:01.240] <TB3>     INFO: Test took 4661ms.
[15:19:01.244] <TB3>     INFO: scanning low vcal = 60
[15:19:01.666] <TB3>     INFO: Expecting 41600 events.
[15:19:05.907] <TB3>     INFO: 41600 events read in total (3526ms).
[15:19:05.908] <TB3>     INFO: Test took 4664ms.
[15:19:05.911] <TB3>     INFO: scanning low vcal = 70
[15:19:06.335] <TB3>     INFO: Expecting 41600 events.
[15:19:10.613] <TB3>     INFO: 41600 events read in total (3563ms).
[15:19:10.614] <TB3>     INFO: Test took 4703ms.
[15:19:10.617] <TB3>     INFO: scanning low vcal = 80
[15:19:11.037] <TB3>     INFO: Expecting 41600 events.
[15:19:15.298] <TB3>     INFO: 41600 events read in total (3546ms).
[15:19:15.299] <TB3>     INFO: Test took 4682ms.
[15:19:15.302] <TB3>     INFO: scanning low vcal = 90
[15:19:15.724] <TB3>     INFO: Expecting 41600 events.
[15:19:19.001] <TB3>     INFO: 41600 events read in total (3562ms).
[15:19:19.001] <TB3>     INFO: Test took 4699ms.
[15:19:20.004] <TB3>     INFO: scanning low vcal = 100
[15:19:20.429] <TB3>     INFO: Expecting 41600 events.
[15:19:24.822] <TB3>     INFO: 41600 events read in total (3678ms).
[15:19:24.823] <TB3>     INFO: Test took 4818ms.
[15:19:24.826] <TB3>     INFO: scanning low vcal = 110
[15:19:25.249] <TB3>     INFO: Expecting 41600 events.
[15:19:29.503] <TB3>     INFO: 41600 events read in total (3539ms).
[15:19:29.504] <TB3>     INFO: Test took 4678ms.
[15:19:29.506] <TB3>     INFO: scanning low vcal = 120
[15:19:29.930] <TB3>     INFO: Expecting 41600 events.
[15:19:34.207] <TB3>     INFO: 41600 events read in total (3562ms).
[15:19:34.207] <TB3>     INFO: Test took 4700ms.
[15:19:34.211] <TB3>     INFO: scanning low vcal = 130
[15:19:34.634] <TB3>     INFO: Expecting 41600 events.
[15:19:38.868] <TB3>     INFO: 41600 events read in total (3519ms).
[15:19:38.869] <TB3>     INFO: Test took 4658ms.
[15:19:38.872] <TB3>     INFO: scanning low vcal = 140
[15:19:39.297] <TB3>     INFO: Expecting 41600 events.
[15:19:43.552] <TB3>     INFO: 41600 events read in total (3540ms).
[15:19:43.552] <TB3>     INFO: Test took 4680ms.
[15:19:43.555] <TB3>     INFO: scanning low vcal = 150
[15:19:43.979] <TB3>     INFO: Expecting 41600 events.
[15:19:48.218] <TB3>     INFO: 41600 events read in total (3524ms).
[15:19:48.218] <TB3>     INFO: Test took 4663ms.
[15:19:48.221] <TB3>     INFO: scanning low vcal = 160
[15:19:48.646] <TB3>     INFO: Expecting 41600 events.
[15:19:52.892] <TB3>     INFO: 41600 events read in total (3531ms).
[15:19:52.892] <TB3>     INFO: Test took 4671ms.
[15:19:52.895] <TB3>     INFO: scanning low vcal = 170
[15:19:53.318] <TB3>     INFO: Expecting 41600 events.
[15:19:57.573] <TB3>     INFO: 41600 events read in total (3540ms).
[15:19:57.574] <TB3>     INFO: Test took 4679ms.
[15:19:57.578] <TB3>     INFO: scanning low vcal = 180
[15:19:57.999] <TB3>     INFO: Expecting 41600 events.
[15:20:02.263] <TB3>     INFO: 41600 events read in total (3549ms).
[15:20:02.264] <TB3>     INFO: Test took 4686ms.
[15:20:02.267] <TB3>     INFO: scanning low vcal = 190
[15:20:02.691] <TB3>     INFO: Expecting 41600 events.
[15:20:06.970] <TB3>     INFO: 41600 events read in total (3565ms).
[15:20:06.970] <TB3>     INFO: Test took 4703ms.
[15:20:06.973] <TB3>     INFO: scanning low vcal = 200
[15:20:07.395] <TB3>     INFO: Expecting 41600 events.
[15:20:11.662] <TB3>     INFO: 41600 events read in total (3552ms).
[15:20:11.663] <TB3>     INFO: Test took 4690ms.
[15:20:11.666] <TB3>     INFO: scanning low vcal = 210
[15:20:12.089] <TB3>     INFO: Expecting 41600 events.
[15:20:16.338] <TB3>     INFO: 41600 events read in total (3534ms).
[15:20:16.339] <TB3>     INFO: Test took 4673ms.
[15:20:16.342] <TB3>     INFO: scanning low vcal = 220
[15:20:16.764] <TB3>     INFO: Expecting 41600 events.
[15:20:21.015] <TB3>     INFO: 41600 events read in total (3536ms).
[15:20:21.016] <TB3>     INFO: Test took 4674ms.
[15:20:21.019] <TB3>     INFO: scanning low vcal = 230
[15:20:21.441] <TB3>     INFO: Expecting 41600 events.
[15:20:25.658] <TB3>     INFO: 41600 events read in total (3502ms).
[15:20:25.659] <TB3>     INFO: Test took 4640ms.
[15:20:25.662] <TB3>     INFO: scanning low vcal = 240
[15:20:26.085] <TB3>     INFO: Expecting 41600 events.
[15:20:30.342] <TB3>     INFO: 41600 events read in total (3542ms).
[15:20:30.345] <TB3>     INFO: Test took 4683ms.
[15:20:30.348] <TB3>     INFO: scanning low vcal = 250
[15:20:30.761] <TB3>     INFO: Expecting 41600 events.
[15:20:35.014] <TB3>     INFO: 41600 events read in total (3538ms).
[15:20:35.014] <TB3>     INFO: Test took 4665ms.
[15:20:35.020] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:20:35.433] <TB3>     INFO: Expecting 41600 events.
[15:20:39.693] <TB3>     INFO: 41600 events read in total (3545ms).
[15:20:39.695] <TB3>     INFO: Test took 4674ms.
[15:20:39.702] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:20:40.112] <TB3>     INFO: Expecting 41600 events.
[15:20:44.433] <TB3>     INFO: 41600 events read in total (3606ms).
[15:20:44.435] <TB3>     INFO: Test took 4732ms.
[15:20:44.439] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:20:44.824] <TB3>     INFO: Expecting 41600 events.
[15:20:49.041] <TB3>     INFO: 41600 events read in total (3502ms).
[15:20:49.042] <TB3>     INFO: Test took 4603ms.
[15:20:49.045] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:20:49.470] <TB3>     INFO: Expecting 41600 events.
[15:20:53.684] <TB3>     INFO: 41600 events read in total (3500ms).
[15:20:53.685] <TB3>     INFO: Test took 4640ms.
[15:20:53.688] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:20:54.114] <TB3>     INFO: Expecting 41600 events.
[15:20:58.324] <TB3>     INFO: 41600 events read in total (3496ms).
[15:20:58.325] <TB3>     INFO: Test took 4637ms.
[15:20:58.859] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:20:58.862] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:20:58.862] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:20:58.863] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:20:58.863] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:20:58.863] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:20:58.863] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:20:58.863] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:20:58.863] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:20:58.863] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:20:58.864] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:20:58.864] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:20:58.864] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:20:58.864] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:20:58.864] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:20:58.864] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:20:58.865] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:21:38.275] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:21:38.275] <TB3>     INFO: non-linearity mean:  0.958 0.961 0.957 0.959 0.963 0.955 0.957 0.961 0.965 0.965 0.961 0.958 0.955 0.965 0.960 0.962
[15:21:38.275] <TB3>     INFO: non-linearity RMS:   0.005 0.006 0.006 0.005 0.005 0.007 0.006 0.006 0.006 0.006 0.006 0.006 0.007 0.003 0.006 0.005
[15:21:38.276] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:21:38.299] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:21:38.322] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:21:38.344] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:21:38.366] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:21:38.389] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:21:38.411] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:21:38.433] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:21:38.456] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:21:38.478] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:21:38.500] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:21:38.523] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:21:38.545] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:21:38.567] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:21:38.589] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:21:38.612] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-05_FPIXTest-17C-Nebraska-160419-1354_2016-04-19_13h54m_1461092087//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:21:38.634] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:21:38.634] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:21:38.641] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:21:38.641] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:21:38.644] <TB3>     INFO: ######################################################################
[15:21:38.644] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:21:38.644] <TB3>     INFO: ######################################################################
[15:21:38.647] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:21:38.658] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:21:38.658] <TB3>     INFO:     run 1 of 1
[15:21:38.658] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:21:38.002] <TB3>     INFO: Expecting 3120000 events.
[15:22:31.054] <TB3>     INFO: 1331755 events read in total (51337ms).
[15:23:21.442] <TB3>     INFO: 2665360 events read in total (101725ms).
[15:23:39.105] <TB3>     INFO: 3120000 events read in total (119388ms).
[15:23:39.139] <TB3>     INFO: Test took 120482ms.
[15:23:39.212] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:39.334] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:23:40.678] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:23:42.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:23:43.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:23:44.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:23:46.358] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:23:47.742] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:23:49.125] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:23:50.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:23:51.786] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:23:53.140] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:23:54.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:23:55.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:23:57.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:23:58.678] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:24:00.039] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:24:01.445] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382357504
[15:24:01.476] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:24:01.476] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7164, RMS = 0.672741
[15:24:01.476] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:24:01.476] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:24:01.476] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9973, RMS = 0.834837
[15:24:01.476] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:24:01.477] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:24:01.478] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.1332, RMS = 1.87498
[15:24:01.478] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[15:24:01.478] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:24:01.478] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.1129, RMS = 1.80314
[15:24:01.478] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[15:24:01.479] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:24:01.479] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.7079, RMS = 2.2017
[15:24:01.479] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:24:01.479] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:24:01.479] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.6758, RMS = 2.22915
[15:24:01.479] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:24:01.480] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:24:01.480] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1962, RMS = 0.867615
[15:24:01.480] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:24:01.480] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:24:01.480] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5799, RMS = 1.1702
[15:24:01.480] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:24:01.481] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:24:01.481] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4975, RMS = 1.04311
[15:24:01.481] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:24:01.481] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:24:01.481] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9161, RMS = 1.15105
[15:24:01.481] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:24:01.482] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:24:01.482] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9859, RMS = 1.07104
[15:24:01.482] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:24:01.482] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:24:01.482] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2979, RMS = 0.871086
[15:24:01.482] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:24:01.483] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:24:01.483] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0293, RMS = 0.990764
[15:24:01.483] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:24:01.483] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:24:01.483] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9666, RMS = 1.09805
[15:24:01.483] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:24:01.484] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:24:01.484] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3609, RMS = 1.89695
[15:24:01.484] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:24:01.484] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:24:01.484] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9396, RMS = 1.63
[15:24:01.484] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:24:01.485] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:24:01.485] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.109, RMS = 1.69023
[15:24:01.485] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:24:01.485] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:24:01.485] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.136, RMS = 1.70565
[15:24:01.485] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[15:24:01.486] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:24:01.486] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.8784, RMS = 1.74625
[15:24:01.486] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:24:01.486] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:24:01.486] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.814, RMS = 1.73886
[15:24:01.486] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[15:24:01.487] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:24:01.487] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9904, RMS = 1.06945
[15:24:01.487] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:24:01.487] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:24:01.487] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8181, RMS = 1.15957
[15:24:01.487] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:24:01.488] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:24:01.488] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9791, RMS = 1.02655
[15:24:01.488] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:24:01.488] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:24:01.488] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2271, RMS = 1.07421
[15:24:01.488] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:24:01.489] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:24:01.489] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.812, RMS = 1.17745
[15:24:01.489] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:24:01.489] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:24:01.489] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9881, RMS = 1.35702
[15:24:01.489] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:24:01.490] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:24:01.490] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9377, RMS = 1.04259
[15:24:01.490] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:24:01.491] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:24:01.491] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.571, RMS = 1.17466
[15:24:01.491] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:24:01.492] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:24:01.492] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.6181, RMS = 1.35506
[15:24:01.492] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:24:01.492] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:24:01.492] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.4448, RMS = 1.73094
[15:24:01.492] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:24:01.493] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:24:01.493] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.1207, RMS = 1.1513
[15:24:01.493] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:24:01.493] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:24:01.493] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4551, RMS = 0.954263
[15:24:01.493] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:24:01.496] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[15:24:01.496] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
[15:24:01.496] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:24:01.596] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:24:01.596] <TB3>     INFO: enter test to run
[15:24:01.596] <TB3>     INFO:   test:  no parameter change
[15:24:01.596] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 384.3mA
[15:24:01.597] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 470.3mA
[15:24:01.597] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[15:24:01.597] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:24:02.172] <TB3>    QUIET: Connection to board 24 closed.
[15:24:02.174] <TB3>     INFO: pXar: this is the end, my friend
[15:24:02.174] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
