
m13_iot_ping.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017430  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003194  08017630  08017630  00018630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801a7c4  0801a7c4  0001c1cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801a7c4  0801a7c4  0001b7c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801a7cc  0801a7cc  0001c1cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801a7cc  0801a7cc  0001b7cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801a7d0  0801a7d0  0001b7d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  0801a7d4  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  2000008c  0801a860  0001c08c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  2000012c  0801a900  0001c12c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000668a8  200001cc  0801a9a0  0001c1cc  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20066a74  0801a9a0  0001ca74  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  0001c1cc  2**0
                  CONTENTS, READONLY
 14 .debug_info   00033b70  00000000  00000000  0001c1fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00007c5a  00000000  00000000  0004fd6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002498  00000000  00000000  000579c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001d2a  00000000  00000000  00059e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003a1f9  00000000  00000000  0005bb8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0003937d  00000000  00000000  00095d83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0012cc83  00000000  00000000  000cf100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001fbd83  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000a1ec  00000000  00000000  001fbdc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000068  00000000  00000000  00205fb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001cc 	.word	0x200001cc
 800021c:	00000000 	.word	0x00000000
 8000220:	08017618 	.word	0x08017618

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001d0 	.word	0x200001d0
 800023c:	08017618 	.word	0x08017618

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800061c:	b480      	push	{r7}
 800061e:	b085      	sub	sp, #20
 8000620:	af00      	add	r7, sp, #0
 8000622:	60f8      	str	r0, [r7, #12]
 8000624:	60b9      	str	r1, [r7, #8]
 8000626:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	4a07      	ldr	r2, [pc, #28]	@ (8000648 <vApplicationGetIdleTaskMemory+0x2c>)
 800062c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800062e:	68bb      	ldr	r3, [r7, #8]
 8000630:	4a06      	ldr	r2, [pc, #24]	@ (800064c <vApplicationGetIdleTaskMemory+0x30>)
 8000632:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800063a:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800063c:	bf00      	nop
 800063e:	3714      	adds	r7, #20
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr
 8000648:	200001e8 	.word	0x200001e8
 800064c:	20000288 	.word	0x20000288

08000650 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000650:	b5b0      	push	{r4, r5, r7, lr}
 8000652:	b0b0      	sub	sp, #192	@ 0xc0
 8000654:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000656:	f001 f8e0 	bl	800181a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800065a:	f000 f8d9 	bl	8000810 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800065e:	f000 faa7 	bl	8000bb0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000662:	f000 fa87 	bl	8000b74 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000666:	f000 fa55 	bl	8000b14 <MX_USART3_UART_Init>
  MX_RTC_Init();
 800066a:	f000 f9ab 	bl	80009c4 <MX_RTC_Init>
  MX_ADC1_Init();
 800066e:	f000 f93b 	bl	80008e8 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000672:	f000 fa01 	bl	8000a78 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8000676:	4854      	ldr	r0, [pc, #336]	@ (80007c8 <main+0x178>)
 8000678:	f005 f9a6 	bl	80059c8 <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_raw, 3);
 800067c:	2203      	movs	r2, #3
 800067e:	4953      	ldr	r1, [pc, #332]	@ (80007cc <main+0x17c>)
 8000680:	4853      	ldr	r0, [pc, #332]	@ (80007d0 <main+0x180>)
 8000682:	f001 f96b 	bl	800195c <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of uartMutex */
  osMutexDef(uartMutex);
 8000686:	2300      	movs	r3, #0
 8000688:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800068c:	2300      	movs	r3, #0
 800068e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uartMutexHandle = osMutexCreate(osMutex(uartMutex));
 8000692:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8000696:	4618      	mov	r0, r3
 8000698:	f007 fb11 	bl	8007cbe <osMutexCreate>
 800069c:	4603      	mov	r3, r0
 800069e:	4a4d      	ldr	r2, [pc, #308]	@ (80007d4 <main+0x184>)
 80006a0:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of messageQueue */
  osMessageQDef(messageQueue, 16, uint32_t);
 80006a2:	4b4d      	ldr	r3, [pc, #308]	@ (80007d8 <main+0x188>)
 80006a4:	f107 04a8 	add.w	r4, r7, #168	@ 0xa8
 80006a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  messageQueueHandle = osMessageCreate(osMessageQ(messageQueue), NULL);
 80006ae:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80006b2:	2100      	movs	r1, #0
 80006b4:	4618      	mov	r0, r3
 80006b6:	f007 fc55 	bl	8007f64 <osMessageCreate>
 80006ba:	4603      	mov	r3, r0
 80006bc:	4a47      	ldr	r2, [pc, #284]	@ (80007dc <main+0x18c>)
 80006be:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 80006c0:	4b47      	ldr	r3, [pc, #284]	@ (80007e0 <main+0x190>)
 80006c2:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 80006c6:	461d      	mov	r5, r3
 80006c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006cc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006d0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80006d4:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80006d8:	2100      	movs	r1, #0
 80006da:	4618      	mov	r0, r3
 80006dc:	f007 fa83 	bl	8007be6 <osThreadCreate>
 80006e0:	4603      	mov	r3, r0
 80006e2:	4a40      	ldr	r2, [pc, #256]	@ (80007e4 <main+0x194>)
 80006e4:	6013      	str	r3, [r2, #0]

  /* definition and creation of logMessageTask */
  osThreadDef(logMessageTask, LogMessageTask, osPriorityNormal, 0, 256);
 80006e6:	4b40      	ldr	r3, [pc, #256]	@ (80007e8 <main+0x198>)
 80006e8:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 80006ec:	461d      	mov	r5, r3
 80006ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  logMessageTaskHandle = osThreadCreate(osThread(logMessageTask), NULL);
 80006fa:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80006fe:	2100      	movs	r1, #0
 8000700:	4618      	mov	r0, r3
 8000702:	f007 fa70 	bl	8007be6 <osThreadCreate>
 8000706:	4603      	mov	r3, r0
 8000708:	4a38      	ldr	r2, [pc, #224]	@ (80007ec <main+0x19c>)
 800070a:	6013      	str	r3, [r2, #0]

  /* definition and creation of clientTask */
  osThreadDef(clientTask, StartClientTask, osPriorityBelowNormal, 0, 256);
 800070c:	4b38      	ldr	r3, [pc, #224]	@ (80007f0 <main+0x1a0>)
 800070e:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8000712:	461d      	mov	r5, r3
 8000714:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000716:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000718:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800071c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  clientTaskHandle = osThreadCreate(osThread(clientTask), NULL);
 8000720:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000724:	2100      	movs	r1, #0
 8000726:	4618      	mov	r0, r3
 8000728:	f007 fa5d 	bl	8007be6 <osThreadCreate>
 800072c:	4603      	mov	r3, r0
 800072e:	4a31      	ldr	r2, [pc, #196]	@ (80007f4 <main+0x1a4>)
 8000730:	6013      	str	r3, [r2, #0]

  /* definition and creation of serverTask */
  osThreadDef(serverTask, StartServerTask, osPriorityBelowNormal, 0, 256);
 8000732:	4b31      	ldr	r3, [pc, #196]	@ (80007f8 <main+0x1a8>)
 8000734:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000738:	461d      	mov	r5, r3
 800073a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800073c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800073e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000742:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  serverTaskHandle = osThreadCreate(osThread(serverTask), NULL);
 8000746:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800074a:	2100      	movs	r1, #0
 800074c:	4618      	mov	r0, r3
 800074e:	f007 fa4a 	bl	8007be6 <osThreadCreate>
 8000752:	4603      	mov	r3, r0
 8000754:	4a29      	ldr	r2, [pc, #164]	@ (80007fc <main+0x1ac>)
 8000756:	6013      	str	r3, [r2, #0]

  /* definition and creation of heartBeatTask */
  osThreadDef(heartBeatTask, StartHeartBeatTask, osPriorityIdle, 0, 256);
 8000758:	4b29      	ldr	r3, [pc, #164]	@ (8000800 <main+0x1b0>)
 800075a:	f107 041c 	add.w	r4, r7, #28
 800075e:	461d      	mov	r5, r3
 8000760:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000762:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000764:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000768:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  heartBeatTaskHandle = osThreadCreate(osThread(heartBeatTask), NULL);
 800076c:	f107 031c 	add.w	r3, r7, #28
 8000770:	2100      	movs	r1, #0
 8000772:	4618      	mov	r0, r3
 8000774:	f007 fa37 	bl	8007be6 <osThreadCreate>
 8000778:	4603      	mov	r3, r0
 800077a:	4a22      	ldr	r2, [pc, #136]	@ (8000804 <main+0x1b4>)
 800077c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* definition and creation of presenceTask */
  osThreadDef(presenceTask, StartPresenceTask, osPriorityBelowNormal, 0, 256);
 800077e:	4b22      	ldr	r3, [pc, #136]	@ (8000808 <main+0x1b8>)
 8000780:	463c      	mov	r4, r7
 8000782:	461d      	mov	r5, r3
 8000784:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000786:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000788:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800078c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  presenceTaskHandle = osThreadCreate(osThread(presenceTask), NULL);
 8000790:	463b      	mov	r3, r7
 8000792:	2100      	movs	r1, #0
 8000794:	4618      	mov	r0, r3
 8000796:	f007 fa26 	bl	8007be6 <osThreadCreate>
 800079a:	4603      	mov	r3, r0
 800079c:	4a1b      	ldr	r2, [pc, #108]	@ (800080c <main+0x1bc>)
 800079e:	6013      	str	r3, [r2, #0]
  /* add threads, ... */

  /* ðŸš¨ IMPORTANT : tout suspendre au dÃ©but */
  osThreadSuspend(heartBeatTaskHandle);
 80007a0:	4b18      	ldr	r3, [pc, #96]	@ (8000804 <main+0x1b4>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	4618      	mov	r0, r3
 80007a6:	f007 fcb9 	bl	800811c <osThreadSuspend>
  osThreadSuspend(presenceTaskHandle);
 80007aa:	4b18      	ldr	r3, [pc, #96]	@ (800080c <main+0x1bc>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4618      	mov	r0, r3
 80007b0:	f007 fcb4 	bl	800811c <osThreadSuspend>
  osThreadSuspend(logMessageTaskHandle);
 80007b4:	4b0d      	ldr	r3, [pc, #52]	@ (80007ec <main+0x19c>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	4618      	mov	r0, r3
 80007ba:	f007 fcaf 	bl	800811c <osThreadSuspend>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80007be:	f007 f9fb 	bl	8007bb8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007c2:	bf00      	nop
 80007c4:	e7fd      	b.n	80007c2 <main+0x172>
 80007c6:	bf00      	nop
 80007c8:	20000750 	.word	0x20000750
 80007cc:	20000844 	.word	0x20000844
 80007d0:	20000688 	.word	0x20000688
 80007d4:	2000083c 	.word	0x2000083c
 80007d8:	08017630 	.word	0x08017630
 80007dc:	20000838 	.word	0x20000838
 80007e0:	0801764c 	.word	0x0801764c
 80007e4:	20000824 	.word	0x20000824
 80007e8:	08017678 	.word	0x08017678
 80007ec:	20000828 	.word	0x20000828
 80007f0:	080176a0 	.word	0x080176a0
 80007f4:	2000082c 	.word	0x2000082c
 80007f8:	080176c8 	.word	0x080176c8
 80007fc:	20000830 	.word	0x20000830
 8000800:	080176f4 	.word	0x080176f4
 8000804:	20000834 	.word	0x20000834
 8000808:	08017720 	.word	0x08017720
 800080c:	20000840 	.word	0x20000840

08000810 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b094      	sub	sp, #80	@ 0x50
 8000814:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000816:	f107 031c 	add.w	r3, r7, #28
 800081a:	2234      	movs	r2, #52	@ 0x34
 800081c:	2100      	movs	r1, #0
 800081e:	4618      	mov	r0, r3
 8000820:	f015 fe6b 	bl	80164fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000824:	f107 0308 	add.w	r3, r7, #8
 8000828:	2200      	movs	r2, #0
 800082a:	601a      	str	r2, [r3, #0]
 800082c:	605a      	str	r2, [r3, #4]
 800082e:	609a      	str	r2, [r3, #8]
 8000830:	60da      	str	r2, [r3, #12]
 8000832:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000834:	4b2a      	ldr	r3, [pc, #168]	@ (80008e0 <SystemClock_Config+0xd0>)
 8000836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000838:	4a29      	ldr	r2, [pc, #164]	@ (80008e0 <SystemClock_Config+0xd0>)
 800083a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800083e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000840:	4b27      	ldr	r3, [pc, #156]	@ (80008e0 <SystemClock_Config+0xd0>)
 8000842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000844:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000848:	607b      	str	r3, [r7, #4]
 800084a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800084c:	4b25      	ldr	r3, [pc, #148]	@ (80008e4 <SystemClock_Config+0xd4>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000854:	4a23      	ldr	r2, [pc, #140]	@ (80008e4 <SystemClock_Config+0xd4>)
 8000856:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800085a:	6013      	str	r3, [r2, #0]
 800085c:	4b21      	ldr	r3, [pc, #132]	@ (80008e4 <SystemClock_Config+0xd4>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000864:	603b      	str	r3, [r7, #0]
 8000866:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000868:	230a      	movs	r3, #10
 800086a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800086c:	2301      	movs	r3, #1
 800086e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000870:	2310      	movs	r3, #16
 8000872:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000874:	2301      	movs	r3, #1
 8000876:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000878:	2302      	movs	r3, #2
 800087a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800087c:	2300      	movs	r3, #0
 800087e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000880:	2310      	movs	r3, #16
 8000882:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000884:	23c0      	movs	r3, #192	@ 0xc0
 8000886:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000888:	2304      	movs	r3, #4
 800088a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800088c:	2302      	movs	r3, #2
 800088e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000890:	2302      	movs	r3, #2
 8000892:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000894:	f107 031c 	add.w	r3, r7, #28
 8000898:	4618      	mov	r0, r3
 800089a:	f003 fd0f 	bl	80042bc <HAL_RCC_OscConfig>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80008a4:	f000 fbb4 	bl	8001010 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008a8:	230f      	movs	r3, #15
 80008aa:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ac:	2302      	movs	r3, #2
 80008ae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008b0:	2300      	movs	r3, #0
 80008b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008b4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008b8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008be:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80008c0:	f107 0308 	add.w	r3, r7, #8
 80008c4:	2101      	movs	r1, #1
 80008c6:	4618      	mov	r0, r3
 80008c8:	f003 ffa6 	bl	8004818 <HAL_RCC_ClockConfig>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80008d2:	f000 fb9d 	bl	8001010 <Error_Handler>
  }
}
 80008d6:	bf00      	nop
 80008d8:	3750      	adds	r7, #80	@ 0x50
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	40023800 	.word	0x40023800
 80008e4:	40007000 	.word	0x40007000

080008e8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008ee:	463b      	mov	r3, r7
 80008f0:	2200      	movs	r2, #0
 80008f2:	601a      	str	r2, [r3, #0]
 80008f4:	605a      	str	r2, [r3, #4]
 80008f6:	609a      	str	r2, [r3, #8]
 80008f8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80008fa:	4b30      	ldr	r3, [pc, #192]	@ (80009bc <MX_ADC1_Init+0xd4>)
 80008fc:	4a30      	ldr	r2, [pc, #192]	@ (80009c0 <MX_ADC1_Init+0xd8>)
 80008fe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000900:	4b2e      	ldr	r3, [pc, #184]	@ (80009bc <MX_ADC1_Init+0xd4>)
 8000902:	2200      	movs	r2, #0
 8000904:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000906:	4b2d      	ldr	r3, [pc, #180]	@ (80009bc <MX_ADC1_Init+0xd4>)
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800090c:	4b2b      	ldr	r3, [pc, #172]	@ (80009bc <MX_ADC1_Init+0xd4>)
 800090e:	2201      	movs	r2, #1
 8000910:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000912:	4b2a      	ldr	r3, [pc, #168]	@ (80009bc <MX_ADC1_Init+0xd4>)
 8000914:	2200      	movs	r2, #0
 8000916:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000918:	4b28      	ldr	r3, [pc, #160]	@ (80009bc <MX_ADC1_Init+0xd4>)
 800091a:	2200      	movs	r2, #0
 800091c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000920:	4b26      	ldr	r3, [pc, #152]	@ (80009bc <MX_ADC1_Init+0xd4>)
 8000922:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000926:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8000928:	4b24      	ldr	r3, [pc, #144]	@ (80009bc <MX_ADC1_Init+0xd4>)
 800092a:	f04f 6230 	mov.w	r2, #184549376	@ 0xb000000
 800092e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000930:	4b22      	ldr	r3, [pc, #136]	@ (80009bc <MX_ADC1_Init+0xd4>)
 8000932:	2200      	movs	r2, #0
 8000934:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8000936:	4b21      	ldr	r3, [pc, #132]	@ (80009bc <MX_ADC1_Init+0xd4>)
 8000938:	2203      	movs	r2, #3
 800093a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800093c:	4b1f      	ldr	r3, [pc, #124]	@ (80009bc <MX_ADC1_Init+0xd4>)
 800093e:	2201      	movs	r2, #1
 8000940:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000944:	4b1d      	ldr	r3, [pc, #116]	@ (80009bc <MX_ADC1_Init+0xd4>)
 8000946:	2200      	movs	r2, #0
 8000948:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800094a:	481c      	ldr	r0, [pc, #112]	@ (80009bc <MX_ADC1_Init+0xd4>)
 800094c:	f000 ffc2 	bl	80018d4 <HAL_ADC_Init>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8000956:	f000 fb5b 	bl	8001010 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800095a:	2304      	movs	r3, #4
 800095c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800095e:	2301      	movs	r3, #1
 8000960:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000962:	2301      	movs	r3, #1
 8000964:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000966:	463b      	mov	r3, r7
 8000968:	4619      	mov	r1, r3
 800096a:	4814      	ldr	r0, [pc, #80]	@ (80009bc <MX_ADC1_Init+0xd4>)
 800096c:	f001 f908 	bl	8001b80 <HAL_ADC_ConfigChannel>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000976:	f000 fb4b 	bl	8001010 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800097a:	2305      	movs	r3, #5
 800097c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800097e:	2302      	movs	r3, #2
 8000980:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000982:	463b      	mov	r3, r7
 8000984:	4619      	mov	r1, r3
 8000986:	480d      	ldr	r0, [pc, #52]	@ (80009bc <MX_ADC1_Init+0xd4>)
 8000988:	f001 f8fa 	bl	8001b80 <HAL_ADC_ConfigChannel>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8000992:	f000 fb3d 	bl	8001010 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000996:	2306      	movs	r3, #6
 8000998:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800099a:	2303      	movs	r3, #3
 800099c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800099e:	463b      	mov	r3, r7
 80009a0:	4619      	mov	r1, r3
 80009a2:	4806      	ldr	r0, [pc, #24]	@ (80009bc <MX_ADC1_Init+0xd4>)
 80009a4:	f001 f8ec 	bl	8001b80 <HAL_ADC_ConfigChannel>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d001      	beq.n	80009b2 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 80009ae:	f000 fb2f 	bl	8001010 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009b2:	bf00      	nop
 80009b4:	3710      	adds	r7, #16
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	20000688 	.word	0x20000688
 80009c0:	40012000 	.word	0x40012000

080009c4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b086      	sub	sp, #24
 80009c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80009ca:	1d3b      	adds	r3, r7, #4
 80009cc:	2200      	movs	r2, #0
 80009ce:	601a      	str	r2, [r3, #0]
 80009d0:	605a      	str	r2, [r3, #4]
 80009d2:	609a      	str	r2, [r3, #8]
 80009d4:	60da      	str	r2, [r3, #12]
 80009d6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80009d8:	2300      	movs	r3, #0
 80009da:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80009dc:	4b24      	ldr	r3, [pc, #144]	@ (8000a70 <MX_RTC_Init+0xac>)
 80009de:	4a25      	ldr	r2, [pc, #148]	@ (8000a74 <MX_RTC_Init+0xb0>)
 80009e0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80009e2:	4b23      	ldr	r3, [pc, #140]	@ (8000a70 <MX_RTC_Init+0xac>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80009e8:	4b21      	ldr	r3, [pc, #132]	@ (8000a70 <MX_RTC_Init+0xac>)
 80009ea:	227f      	movs	r2, #127	@ 0x7f
 80009ec:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80009ee:	4b20      	ldr	r3, [pc, #128]	@ (8000a70 <MX_RTC_Init+0xac>)
 80009f0:	22ff      	movs	r2, #255	@ 0xff
 80009f2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80009f4:	4b1e      	ldr	r3, [pc, #120]	@ (8000a70 <MX_RTC_Init+0xac>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80009fa:	4b1d      	ldr	r3, [pc, #116]	@ (8000a70 <MX_RTC_Init+0xac>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000a00:	4b1b      	ldr	r3, [pc, #108]	@ (8000a70 <MX_RTC_Init+0xac>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000a06:	481a      	ldr	r0, [pc, #104]	@ (8000a70 <MX_RTC_Init+0xac>)
 8000a08:	f004 fd46 	bl	8005498 <HAL_RTC_Init>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8000a12:	f000 fafd 	bl	8001010 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000a16:	2300      	movs	r3, #0
 8000a18:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000a22:	2300      	movs	r3, #0
 8000a24:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000a26:	2300      	movs	r3, #0
 8000a28:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000a2a:	1d3b      	adds	r3, r7, #4
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	4619      	mov	r1, r3
 8000a30:	480f      	ldr	r0, [pc, #60]	@ (8000a70 <MX_RTC_Init+0xac>)
 8000a32:	f004 fdb3 	bl	800559c <HAL_RTC_SetTime>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000a3c:	f000 fae8 	bl	8001010 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000a40:	2301      	movs	r3, #1
 8000a42:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000a44:	2301      	movs	r3, #1
 8000a46:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8000a48:	2301      	movs	r3, #1
 8000a4a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000a50:	463b      	mov	r3, r7
 8000a52:	2201      	movs	r2, #1
 8000a54:	4619      	mov	r1, r3
 8000a56:	4806      	ldr	r0, [pc, #24]	@ (8000a70 <MX_RTC_Init+0xac>)
 8000a58:	f004 fe3a 	bl	80056d0 <HAL_RTC_SetDate>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8000a62:	f000 fad5 	bl	8001010 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000a66:	bf00      	nop
 8000a68:	3718      	adds	r7, #24
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	20000730 	.word	0x20000730
 8000a74:	40002800 	.word	0x40002800

08000a78 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b088      	sub	sp, #32
 8000a7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a7e:	f107 0310 	add.w	r3, r7, #16
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]
 8000a86:	605a      	str	r2, [r3, #4]
 8000a88:	609a      	str	r2, [r3, #8]
 8000a8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a8c:	1d3b      	adds	r3, r7, #4
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	605a      	str	r2, [r3, #4]
 8000a94:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a96:	4b1e      	ldr	r3, [pc, #120]	@ (8000b10 <MX_TIM2_Init+0x98>)
 8000a98:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a9c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2399;
 8000a9e:	4b1c      	ldr	r3, [pc, #112]	@ (8000b10 <MX_TIM2_Init+0x98>)
 8000aa0:	f640 125f 	movw	r2, #2399	@ 0x95f
 8000aa4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aa6:	4b1a      	ldr	r3, [pc, #104]	@ (8000b10 <MX_TIM2_Init+0x98>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000aac:	4b18      	ldr	r3, [pc, #96]	@ (8000b10 <MX_TIM2_Init+0x98>)
 8000aae:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ab2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ab4:	4b16      	ldr	r3, [pc, #88]	@ (8000b10 <MX_TIM2_Init+0x98>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aba:	4b15      	ldr	r3, [pc, #84]	@ (8000b10 <MX_TIM2_Init+0x98>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ac0:	4813      	ldr	r0, [pc, #76]	@ (8000b10 <MX_TIM2_Init+0x98>)
 8000ac2:	f004 ff29 	bl	8005918 <HAL_TIM_Base_Init>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8000acc:	f000 faa0 	bl	8001010 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ad0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ad4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000ad6:	f107 0310 	add.w	r3, r7, #16
 8000ada:	4619      	mov	r1, r3
 8000adc:	480c      	ldr	r0, [pc, #48]	@ (8000b10 <MX_TIM2_Init+0x98>)
 8000ade:	f005 f963 	bl	8005da8 <HAL_TIM_ConfigClockSource>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000ae8:	f000 fa92 	bl	8001010 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000aec:	2320      	movs	r3, #32
 8000aee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000af0:	2300      	movs	r3, #0
 8000af2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000af4:	1d3b      	adds	r3, r7, #4
 8000af6:	4619      	mov	r1, r3
 8000af8:	4805      	ldr	r0, [pc, #20]	@ (8000b10 <MX_TIM2_Init+0x98>)
 8000afa:	f005 fb87 	bl	800620c <HAL_TIMEx_MasterConfigSynchronization>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000b04:	f000 fa84 	bl	8001010 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b08:	bf00      	nop
 8000b0a:	3720      	adds	r7, #32
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	20000750 	.word	0x20000750

08000b14 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b18:	4b14      	ldr	r3, [pc, #80]	@ (8000b6c <MX_USART3_UART_Init+0x58>)
 8000b1a:	4a15      	ldr	r2, [pc, #84]	@ (8000b70 <MX_USART3_UART_Init+0x5c>)
 8000b1c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b1e:	4b13      	ldr	r3, [pc, #76]	@ (8000b6c <MX_USART3_UART_Init+0x58>)
 8000b20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b24:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b26:	4b11      	ldr	r3, [pc, #68]	@ (8000b6c <MX_USART3_UART_Init+0x58>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b6c <MX_USART3_UART_Init+0x58>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b32:	4b0e      	ldr	r3, [pc, #56]	@ (8000b6c <MX_USART3_UART_Init+0x58>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b38:	4b0c      	ldr	r3, [pc, #48]	@ (8000b6c <MX_USART3_UART_Init+0x58>)
 8000b3a:	220c      	movs	r2, #12
 8000b3c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b6c <MX_USART3_UART_Init+0x58>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b44:	4b09      	ldr	r3, [pc, #36]	@ (8000b6c <MX_USART3_UART_Init+0x58>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b4a:	4b08      	ldr	r3, [pc, #32]	@ (8000b6c <MX_USART3_UART_Init+0x58>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b50:	4b06      	ldr	r3, [pc, #24]	@ (8000b6c <MX_USART3_UART_Init+0x58>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b56:	4805      	ldr	r0, [pc, #20]	@ (8000b6c <MX_USART3_UART_Init+0x58>)
 8000b58:	f005 fc04 	bl	8006364 <HAL_UART_Init>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000b62:	f000 fa55 	bl	8001010 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b66:	bf00      	nop
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	2000079c 	.word	0x2000079c
 8000b70:	40004800 	.word	0x40004800

08000b74 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000b7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000bac <MX_DMA_Init+0x38>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7e:	4a0b      	ldr	r2, [pc, #44]	@ (8000bac <MX_DMA_Init+0x38>)
 8000b80:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b86:	4b09      	ldr	r3, [pc, #36]	@ (8000bac <MX_DMA_Init+0x38>)
 8000b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b8e:	607b      	str	r3, [r7, #4]
 8000b90:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8000b92:	2200      	movs	r2, #0
 8000b94:	2105      	movs	r1, #5
 8000b96:	2038      	movs	r0, #56	@ 0x38
 8000b98:	f001 fb80 	bl	800229c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000b9c:	2038      	movs	r0, #56	@ 0x38
 8000b9e:	f001 fb99 	bl	80022d4 <HAL_NVIC_EnableIRQ>

}
 8000ba2:	bf00      	nop
 8000ba4:	3708      	adds	r7, #8
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	40023800 	.word	0x40023800

08000bb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b08c      	sub	sp, #48	@ 0x30
 8000bb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb6:	f107 031c 	add.w	r3, r7, #28
 8000bba:	2200      	movs	r2, #0
 8000bbc:	601a      	str	r2, [r3, #0]
 8000bbe:	605a      	str	r2, [r3, #4]
 8000bc0:	609a      	str	r2, [r3, #8]
 8000bc2:	60da      	str	r2, [r3, #12]
 8000bc4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bc6:	4b56      	ldr	r3, [pc, #344]	@ (8000d20 <MX_GPIO_Init+0x170>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bca:	4a55      	ldr	r2, [pc, #340]	@ (8000d20 <MX_GPIO_Init+0x170>)
 8000bcc:	f043 0304 	orr.w	r3, r3, #4
 8000bd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bd2:	4b53      	ldr	r3, [pc, #332]	@ (8000d20 <MX_GPIO_Init+0x170>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd6:	f003 0304 	and.w	r3, r3, #4
 8000bda:	61bb      	str	r3, [r7, #24]
 8000bdc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bde:	4b50      	ldr	r3, [pc, #320]	@ (8000d20 <MX_GPIO_Init+0x170>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be2:	4a4f      	ldr	r2, [pc, #316]	@ (8000d20 <MX_GPIO_Init+0x170>)
 8000be4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000be8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bea:	4b4d      	ldr	r3, [pc, #308]	@ (8000d20 <MX_GPIO_Init+0x170>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bf2:	617b      	str	r3, [r7, #20]
 8000bf4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf6:	4b4a      	ldr	r3, [pc, #296]	@ (8000d20 <MX_GPIO_Init+0x170>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfa:	4a49      	ldr	r2, [pc, #292]	@ (8000d20 <MX_GPIO_Init+0x170>)
 8000bfc:	f043 0301 	orr.w	r3, r3, #1
 8000c00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c02:	4b47      	ldr	r3, [pc, #284]	@ (8000d20 <MX_GPIO_Init+0x170>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c06:	f003 0301 	and.w	r3, r3, #1
 8000c0a:	613b      	str	r3, [r7, #16]
 8000c0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c0e:	4b44      	ldr	r3, [pc, #272]	@ (8000d20 <MX_GPIO_Init+0x170>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c12:	4a43      	ldr	r2, [pc, #268]	@ (8000d20 <MX_GPIO_Init+0x170>)
 8000c14:	f043 0302 	orr.w	r3, r3, #2
 8000c18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c1a:	4b41      	ldr	r3, [pc, #260]	@ (8000d20 <MX_GPIO_Init+0x170>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1e:	f003 0302 	and.w	r3, r3, #2
 8000c22:	60fb      	str	r3, [r7, #12]
 8000c24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c26:	4b3e      	ldr	r3, [pc, #248]	@ (8000d20 <MX_GPIO_Init+0x170>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2a:	4a3d      	ldr	r2, [pc, #244]	@ (8000d20 <MX_GPIO_Init+0x170>)
 8000c2c:	f043 0308 	orr.w	r3, r3, #8
 8000c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c32:	4b3b      	ldr	r3, [pc, #236]	@ (8000d20 <MX_GPIO_Init+0x170>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c36:	f003 0308 	and.w	r3, r3, #8
 8000c3a:	60bb      	str	r3, [r7, #8]
 8000c3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c3e:	4b38      	ldr	r3, [pc, #224]	@ (8000d20 <MX_GPIO_Init+0x170>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c42:	4a37      	ldr	r2, [pc, #220]	@ (8000d20 <MX_GPIO_Init+0x170>)
 8000c44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c4a:	4b35      	ldr	r3, [pc, #212]	@ (8000d20 <MX_GPIO_Init+0x170>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c52:	607b      	str	r3, [r7, #4]
 8000c54:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000c56:	2200      	movs	r2, #0
 8000c58:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000c5c:	4831      	ldr	r0, [pc, #196]	@ (8000d24 <MX_GPIO_Init+0x174>)
 8000c5e:	f003 faf9 	bl	8004254 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000c62:	2200      	movs	r2, #0
 8000c64:	2140      	movs	r1, #64	@ 0x40
 8000c66:	4830      	ldr	r0, [pc, #192]	@ (8000d28 <MX_GPIO_Init+0x178>)
 8000c68:	f003 faf4 	bl	8004254 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000c6c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c72:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000c7c:	f107 031c 	add.w	r3, r7, #28
 8000c80:	4619      	mov	r1, r3
 8000c82:	482a      	ldr	r0, [pc, #168]	@ (8000d2c <MX_GPIO_Init+0x17c>)
 8000c84:	f003 f922 	bl	8003ecc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000c88:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000c8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c92:	2300      	movs	r3, #0
 8000c94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c96:	2300      	movs	r3, #0
 8000c98:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c9a:	f107 031c 	add.w	r3, r7, #28
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4820      	ldr	r0, [pc, #128]	@ (8000d24 <MX_GPIO_Init+0x174>)
 8000ca2:	f003 f913 	bl	8003ecc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000ca6:	2340      	movs	r3, #64	@ 0x40
 8000ca8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000caa:	2301      	movs	r3, #1
 8000cac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000cb6:	f107 031c 	add.w	r3, r7, #28
 8000cba:	4619      	mov	r1, r3
 8000cbc:	481a      	ldr	r0, [pc, #104]	@ (8000d28 <MX_GPIO_Init+0x178>)
 8000cbe:	f003 f905 	bl	8003ecc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000cc2:	2380      	movs	r3, #128	@ 0x80
 8000cc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000cce:	f107 031c 	add.w	r3, r7, #28
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	4814      	ldr	r0, [pc, #80]	@ (8000d28 <MX_GPIO_Init+0x178>)
 8000cd6:	f003 f8f9 	bl	8003ecc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000cda:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000cde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ce8:	2303      	movs	r3, #3
 8000cea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000cec:	230a      	movs	r3, #10
 8000cee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf0:	f107 031c 	add.w	r3, r7, #28
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	480e      	ldr	r0, [pc, #56]	@ (8000d30 <MX_GPIO_Init+0x180>)
 8000cf8:	f003 f8e8 	bl	8003ecc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000cfc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d02:	2300      	movs	r3, #0
 8000d04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d06:	2300      	movs	r3, #0
 8000d08:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000d0a:	f107 031c 	add.w	r3, r7, #28
 8000d0e:	4619      	mov	r1, r3
 8000d10:	4807      	ldr	r0, [pc, #28]	@ (8000d30 <MX_GPIO_Init+0x180>)
 8000d12:	f003 f8db 	bl	8003ecc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d16:	bf00      	nop
 8000d18:	3730      	adds	r7, #48	@ 0x30
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	40023800 	.word	0x40023800
 8000d24:	40020400 	.word	0x40020400
 8000d28:	40021800 	.word	0x40021800
 8000d2c:	40020800 	.word	0x40020800
 8000d30:	40020000 	.word	0x40020000

08000d34 <StartPresenceTask>:

/* USER CODE BEGIN 4 */
void StartPresenceTask(void const * argument)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  /* On attend que LwIP soit initialisÃ© */
  extern struct netif gnetif;
  while (!netif_is_up(&gnetif)) {
 8000d3c:	e002      	b.n	8000d44 <StartPresenceTask+0x10>
    osDelay(100);
 8000d3e:	2064      	movs	r0, #100	@ 0x64
 8000d40:	f006 ffa9 	bl	8007c96 <osDelay>
  while (!netif_is_up(&gnetif)) {
 8000d44:	4b07      	ldr	r3, [pc, #28]	@ (8000d64 <StartPresenceTask+0x30>)
 8000d46:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8000d4a:	f003 0301 	and.w	r3, r3, #1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d0f5      	beq.n	8000d3e <StartPresenceTask+0xa>
  }

  for(;;)
  {
    send_presence_broadcast(); // envoi du JSON en broadcast
 8000d52:	f000 f809 	bl	8000d68 <send_presence_broadcast>
    osDelay(10000); // toutes les 1 seconde
 8000d56:	f242 7010 	movw	r0, #10000	@ 0x2710
 8000d5a:	f006 ff9c 	bl	8007c96 <osDelay>
    send_presence_broadcast(); // envoi du JSON en broadcast
 8000d5e:	bf00      	nop
 8000d60:	e7f7      	b.n	8000d52 <StartPresenceTask+0x1e>
 8000d62:	bf00      	nop
 8000d64:	200008a0 	.word	0x200008a0

08000d68 <send_presence_broadcast>:
  }
}

void send_presence_broadcast(void)
{
 8000d68:	b590      	push	{r4, r7, lr}
 8000d6a:	b0c7      	sub	sp, #284	@ 0x11c
 8000d6c:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;
  struct pbuf *p;
  ip_addr_t dest_ip;
  err_t err;

  pcb = udp_new();
 8000d6e:	f012 fcc1 	bl	80136f4 <udp_new>
 8000d72:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  if (!pcb) {
 8000d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d059      	beq.n	8000e32 <send_presence_broadcast+0xca>
    return;
  }

  pcb->so_options |= SOF_BROADCAST;
 8000d7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000d82:	7a5b      	ldrb	r3, [r3, #9]
 8000d84:	f043 0320 	orr.w	r3, r3, #32
 8000d88:	b2da      	uxtb	r2, r3
 8000d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000d8e:	725a      	strb	r2, [r3, #9]

  // Broadcast global (Ã§a marche bien avec ton PC en 169.254.x.x)
  ipaddr_aton("192.168.1.255", &dest_ip);
 8000d90:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8000d94:	4619      	mov	r1, r3
 8000d96:	4829      	ldr	r0, [pc, #164]	@ (8000e3c <send_presence_broadcast+0xd4>)
 8000d98:	f014 f8a6 	bl	8014ee8 <ip4addr_aton>

  // Bind sur n'importe quelle IP / n'importe quel port
  udp_bind(pcb, IP_ADDR_ANY, 0);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	4928      	ldr	r1, [pc, #160]	@ (8000e40 <send_presence_broadcast+0xd8>)
 8000da0:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 8000da4:	f012 fbdc 	bl	8013560 <udp_bind>

  // Construction du JSON
  char json[256];
  // IMPORTANT : mettre l'IP rÃ©elle de la carte
  const char *device_ip = "192.168.001.181";
 8000da8:	4b26      	ldr	r3, [pc, #152]	@ (8000e44 <send_presence_broadcast+0xdc>)
 8000daa:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

  snprintf(json, sizeof(json),
 8000dae:	1d38      	adds	r0, r7, #4
 8000db0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000db4:	4a24      	ldr	r2, [pc, #144]	@ (8000e48 <send_presence_broadcast+0xe0>)
 8000db6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dba:	f015 fafb 	bl	80163b4 <sniprintf>
      "{ \"type\": \"presence\", \"id\": \"nucleo-8\", \"ip\": \"%s\", \"timestamp\": \"2025-10-02T08:20:00Z\" }",
      device_ip
  );

  p = pbuf_alloc(PBUF_TRANSPORT, strlen(json), PBUF_RAM);
 8000dbe:	1d3b      	adds	r3, r7, #4
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f7ff fa3d 	bl	8000240 <strlen>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	b29b      	uxth	r3, r3
 8000dca:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8000dce:	4619      	mov	r1, r3
 8000dd0:	2036      	movs	r0, #54	@ 0x36
 8000dd2:	f00b fe7b 	bl	800cacc <pbuf_alloc>
 8000dd6:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  if (!p) {
 8000dda:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d104      	bne.n	8000dec <send_presence_broadcast+0x84>
    udp_remove(pcb);
 8000de2:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 8000de6:	f012 fc43 	bl	8013670 <udp_remove>
    return;
 8000dea:	e023      	b.n	8000e34 <send_presence_broadcast+0xcc>
  }

  memcpy(p->payload, json, strlen(json));
 8000dec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000df0:	685c      	ldr	r4, [r3, #4]
 8000df2:	1d3b      	adds	r3, r7, #4
 8000df4:	4618      	mov	r0, r3
 8000df6:	f7ff fa23 	bl	8000240 <strlen>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	1d3b      	adds	r3, r7, #4
 8000dfe:	4619      	mov	r1, r3
 8000e00:	4620      	mov	r0, r4
 8000e02:	f015 fc4e 	bl	80166a2 <memcpy>
  err = udp_sendto(pcb, p, &dest_ip, PRESENCE_PORT);
 8000e06:	f507 7282 	add.w	r2, r7, #260	@ 0x104
 8000e0a:	f243 0339 	movw	r3, #12345	@ 0x3039
 8000e0e:	f8d7 110c 	ldr.w	r1, [r7, #268]	@ 0x10c
 8000e12:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 8000e16:	f012 f9db 	bl	80131d0 <udp_sendto>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b

  pbuf_free(p);
 8000e20:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 8000e24:	f00c f936 	bl	800d094 <pbuf_free>
  udp_remove(pcb);
 8000e28:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 8000e2c:	f012 fc20 	bl	8013670 <udp_remove>
 8000e30:	e000      	b.n	8000e34 <send_presence_broadcast+0xcc>
    return;
 8000e32:	bf00      	nop

  // Tu peux Ã©ventuellement afficher err via UART si tu veux debug
}
 8000e34:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd90      	pop	{r4, r7, pc}
 8000e3c:	0801773c 	.word	0x0801773c
 8000e40:	0801a5c8 	.word	0x0801a5c8
 8000e44:	0801774c 	.word	0x0801774c
 8000e48:	0801775c 	.word	0x0801775c

08000e4c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1) {
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a05      	ldr	r2, [pc, #20]	@ (8000e70 <HAL_ADC_ConvCpltCallback+0x24>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d103      	bne.n	8000e66 <HAL_ADC_ConvCpltCallback+0x1a>
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000e5e:	2180      	movs	r1, #128	@ 0x80
 8000e60:	4804      	ldr	r0, [pc, #16]	@ (8000e74 <HAL_ADC_ConvCpltCallback+0x28>)
 8000e62:	f003 fa10 	bl	8004286 <HAL_GPIO_TogglePin>
  }
}
 8000e66:	bf00      	nop
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40012000 	.word	0x40012000
 8000e74:	40020400 	.word	0x40020400

08000e78 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8000e80:	f005 ffc8 	bl	8006e14 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  uint8_t system_running = 0;
 8000e84:	2300      	movs	r3, #0
 8000e86:	73fb      	strb	r3, [r7, #15]

  for(;;)
  {
    // bouton pressÃ© ?
    if (HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == GPIO_PIN_SET)
 8000e88:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e8c:	4824      	ldr	r0, [pc, #144]	@ (8000f20 <StartDefaultTask+0xa8>)
 8000e8e:	f003 f9c9 	bl	8004224 <HAL_GPIO_ReadPin>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b01      	cmp	r3, #1
 8000e96:	d13f      	bne.n	8000f18 <StartDefaultTask+0xa0>
    {
      osDelay(50); // anti-rebond
 8000e98:	2032      	movs	r0, #50	@ 0x32
 8000e9a:	f006 fefc 	bl	8007c96 <osDelay>
      while (HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == GPIO_PIN_SET);
 8000e9e:	bf00      	nop
 8000ea0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ea4:	481e      	ldr	r0, [pc, #120]	@ (8000f20 <StartDefaultTask+0xa8>)
 8000ea6:	f003 f9bd 	bl	8004224 <HAL_GPIO_ReadPin>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d0f7      	beq.n	8000ea0 <StartDefaultTask+0x28>

      if (!system_running) {
 8000eb0:	7bfb      	ldrb	r3, [r7, #15]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d118      	bne.n	8000ee8 <StartDefaultTask+0x70>
        system_running = 1;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	73fb      	strb	r3, [r7, #15]
        HAL_UART_Transmit(&huart3, (uint8_t*)"SYSTEM STARTED\r\n", 16, HAL_MAX_DELAY);
 8000eba:	f04f 33ff 	mov.w	r3, #4294967295
 8000ebe:	2210      	movs	r2, #16
 8000ec0:	4918      	ldr	r1, [pc, #96]	@ (8000f24 <StartDefaultTask+0xac>)
 8000ec2:	4819      	ldr	r0, [pc, #100]	@ (8000f28 <StartDefaultTask+0xb0>)
 8000ec4:	f005 fa9c 	bl	8006400 <HAL_UART_Transmit>
        osThreadResume(heartBeatTaskHandle);
 8000ec8:	4b18      	ldr	r3, [pc, #96]	@ (8000f2c <StartDefaultTask+0xb4>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f007 f931 	bl	8008134 <osThreadResume>
        osThreadResume(presenceTaskHandle);
 8000ed2:	4b17      	ldr	r3, [pc, #92]	@ (8000f30 <StartDefaultTask+0xb8>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f007 f92c 	bl	8008134 <osThreadResume>
        osThreadResume(logMessageTaskHandle);
 8000edc:	4b15      	ldr	r3, [pc, #84]	@ (8000f34 <StartDefaultTask+0xbc>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f007 f927 	bl	8008134 <osThreadResume>
 8000ee6:	e017      	b.n	8000f18 <StartDefaultTask+0xa0>
      } else {
        system_running = 0;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	73fb      	strb	r3, [r7, #15]
        HAL_UART_Transmit(&huart3, (uint8_t*)"SYSTEM STOPPED\r\n", 16, HAL_MAX_DELAY);
 8000eec:	f04f 33ff 	mov.w	r3, #4294967295
 8000ef0:	2210      	movs	r2, #16
 8000ef2:	4911      	ldr	r1, [pc, #68]	@ (8000f38 <StartDefaultTask+0xc0>)
 8000ef4:	480c      	ldr	r0, [pc, #48]	@ (8000f28 <StartDefaultTask+0xb0>)
 8000ef6:	f005 fa83 	bl	8006400 <HAL_UART_Transmit>
        osThreadSuspend(heartBeatTaskHandle);
 8000efa:	4b0c      	ldr	r3, [pc, #48]	@ (8000f2c <StartDefaultTask+0xb4>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4618      	mov	r0, r3
 8000f00:	f007 f90c 	bl	800811c <osThreadSuspend>
        osThreadSuspend(presenceTaskHandle);
 8000f04:	4b0a      	ldr	r3, [pc, #40]	@ (8000f30 <StartDefaultTask+0xb8>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f007 f907 	bl	800811c <osThreadSuspend>
        osThreadSuspend(logMessageTaskHandle);
 8000f0e:	4b09      	ldr	r3, [pc, #36]	@ (8000f34 <StartDefaultTask+0xbc>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4618      	mov	r0, r3
 8000f14:	f007 f902 	bl	800811c <osThreadSuspend>
      }
    }
    osDelay(50);
 8000f18:	2032      	movs	r0, #50	@ 0x32
 8000f1a:	f006 febc 	bl	8007c96 <osDelay>
    if (HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == GPIO_PIN_SET)
 8000f1e:	e7b3      	b.n	8000e88 <StartDefaultTask+0x10>
 8000f20:	40020800 	.word	0x40020800
 8000f24:	080177b8 	.word	0x080177b8
 8000f28:	2000079c 	.word	0x2000079c
 8000f2c:	20000834 	.word	0x20000834
 8000f30:	20000840 	.word	0x20000840
 8000f34:	20000828 	.word	0x20000828
 8000f38:	080177cc 	.word	0x080177cc

08000f3c <LogMessageTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_LogMessageTask */
void LogMessageTask(void const * argument)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b09e      	sub	sp, #120	@ 0x78
 8000f40:	af04      	add	r7, sp, #16
 8000f42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN LogMessageTask */
  /* Infinite loop */
  char msg[80];
  for(;;)
  {
    uint16_t ax = adc_raw[0];
 8000f44:	4b16      	ldr	r3, [pc, #88]	@ (8000fa0 <LogMessageTask+0x64>)
 8000f46:	881b      	ldrh	r3, [r3, #0]
 8000f48:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    uint16_t ay = adc_raw[1];
 8000f4c:	4b14      	ldr	r3, [pc, #80]	@ (8000fa0 <LogMessageTask+0x64>)
 8000f4e:	885b      	ldrh	r3, [r3, #2]
 8000f50:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
    uint16_t az = adc_raw[2];
 8000f54:	4b12      	ldr	r3, [pc, #72]	@ (8000fa0 <LogMessageTask+0x64>)
 8000f56:	889b      	ldrh	r3, [r3, #4]
 8000f58:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
    uint32_t t = HAL_GetTick();
 8000f5c:	f000 fc7e 	bl	800185c <HAL_GetTick>
 8000f60:	65f8      	str	r0, [r7, #92]	@ 0x5c

    int len = snprintf(msg, sizeof(msg), "[%8lu ms] X=%4u Y=%4u Z=%4u\r\n", t, ax, ay, az);
 8000f62:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8000f66:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 8000f6a:	f8b7 1062 	ldrh.w	r1, [r7, #98]	@ 0x62
 8000f6e:	f107 0008 	add.w	r0, r7, #8
 8000f72:	9102      	str	r1, [sp, #8]
 8000f74:	9201      	str	r2, [sp, #4]
 8000f76:	9300      	str	r3, [sp, #0]
 8000f78:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000f7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000fa4 <LogMessageTask+0x68>)
 8000f7c:	2150      	movs	r1, #80	@ 0x50
 8000f7e:	f015 fa19 	bl	80163b4 <sniprintf>
 8000f82:	65b8      	str	r0, [r7, #88]	@ 0x58
    HAL_UART_Transmit(&huart3, (uint8_t*)msg, len, HAL_MAX_DELAY);
 8000f84:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000f86:	b29a      	uxth	r2, r3
 8000f88:	f107 0108 	add.w	r1, r7, #8
 8000f8c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f90:	4805      	ldr	r0, [pc, #20]	@ (8000fa8 <LogMessageTask+0x6c>)
 8000f92:	f005 fa35 	bl	8006400 <HAL_UART_Transmit>

    osDelay(100); // â‰ˆ10 Hz => recommandÃ© en debug
 8000f96:	2064      	movs	r0, #100	@ 0x64
 8000f98:	f006 fe7d 	bl	8007c96 <osDelay>
  {
 8000f9c:	bf00      	nop
 8000f9e:	e7d1      	b.n	8000f44 <LogMessageTask+0x8>
 8000fa0:	20000844 	.word	0x20000844
 8000fa4:	080177e0 	.word	0x080177e0
 8000fa8:	2000079c 	.word	0x2000079c

08000fac <StartClientTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartClientTask */
void StartClientTask(void const * argument)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartClientTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000fb4:	2001      	movs	r0, #1
 8000fb6:	f006 fe6e 	bl	8007c96 <osDelay>
 8000fba:	e7fb      	b.n	8000fb4 <StartClientTask+0x8>

08000fbc <StartServerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartServerTask */
void StartServerTask(void const * argument)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartServerTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	f006 fe66 	bl	8007c96 <osDelay>
 8000fca:	e7fb      	b.n	8000fc4 <StartServerTask+0x8>

08000fcc <StartHeartBeatTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHeartBeatTask */
void StartHeartBeatTask(void const * argument)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHeartBeatTask */
  /* Infinite loop */
  for(;;)
  {
    HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000fd4:	2101      	movs	r1, #1
 8000fd6:	4804      	ldr	r0, [pc, #16]	@ (8000fe8 <StartHeartBeatTask+0x1c>)
 8000fd8:	f003 f955 	bl	8004286 <HAL_GPIO_TogglePin>
    osDelay(500);
 8000fdc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000fe0:	f006 fe59 	bl	8007c96 <osDelay>
    HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000fe4:	bf00      	nop
 8000fe6:	e7f5      	b.n	8000fd4 <StartHeartBeatTask+0x8>
 8000fe8:	40020400 	.word	0x40020400

08000fec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a04      	ldr	r2, [pc, #16]	@ (800100c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d101      	bne.n	8001002 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000ffe:	f000 fc19 	bl	8001834 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001002:	bf00      	nop
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40010000 	.word	0x40010000

08001010 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001014:	b672      	cpsid	i
}
 8001016:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001018:	bf00      	nop
 800101a:	e7fd      	b.n	8001018 <Error_Handler+0x8>

0800101c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001022:	4b11      	ldr	r3, [pc, #68]	@ (8001068 <HAL_MspInit+0x4c>)
 8001024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001026:	4a10      	ldr	r2, [pc, #64]	@ (8001068 <HAL_MspInit+0x4c>)
 8001028:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800102c:	6413      	str	r3, [r2, #64]	@ 0x40
 800102e:	4b0e      	ldr	r3, [pc, #56]	@ (8001068 <HAL_MspInit+0x4c>)
 8001030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001032:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800103a:	4b0b      	ldr	r3, [pc, #44]	@ (8001068 <HAL_MspInit+0x4c>)
 800103c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800103e:	4a0a      	ldr	r2, [pc, #40]	@ (8001068 <HAL_MspInit+0x4c>)
 8001040:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001044:	6453      	str	r3, [r2, #68]	@ 0x44
 8001046:	4b08      	ldr	r3, [pc, #32]	@ (8001068 <HAL_MspInit+0x4c>)
 8001048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800104a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800104e:	603b      	str	r3, [r7, #0]
 8001050:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001052:	2200      	movs	r2, #0
 8001054:	210f      	movs	r1, #15
 8001056:	f06f 0001 	mvn.w	r0, #1
 800105a:	f001 f91f 	bl	800229c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40023800 	.word	0x40023800

0800106c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b08a      	sub	sp, #40	@ 0x28
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001074:	f107 0314 	add.w	r3, r7, #20
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]
 800107c:	605a      	str	r2, [r3, #4]
 800107e:	609a      	str	r2, [r3, #8]
 8001080:	60da      	str	r2, [r3, #12]
 8001082:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4a2d      	ldr	r2, [pc, #180]	@ (8001140 <HAL_ADC_MspInit+0xd4>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d154      	bne.n	8001138 <HAL_ADC_MspInit+0xcc>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800108e:	4b2d      	ldr	r3, [pc, #180]	@ (8001144 <HAL_ADC_MspInit+0xd8>)
 8001090:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001092:	4a2c      	ldr	r2, [pc, #176]	@ (8001144 <HAL_ADC_MspInit+0xd8>)
 8001094:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001098:	6453      	str	r3, [r2, #68]	@ 0x44
 800109a:	4b2a      	ldr	r3, [pc, #168]	@ (8001144 <HAL_ADC_MspInit+0xd8>)
 800109c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800109e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010a2:	613b      	str	r3, [r7, #16]
 80010a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a6:	4b27      	ldr	r3, [pc, #156]	@ (8001144 <HAL_ADC_MspInit+0xd8>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010aa:	4a26      	ldr	r2, [pc, #152]	@ (8001144 <HAL_ADC_MspInit+0xd8>)
 80010ac:	f043 0301 	orr.w	r3, r3, #1
 80010b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010b2:	4b24      	ldr	r3, [pc, #144]	@ (8001144 <HAL_ADC_MspInit+0xd8>)
 80010b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b6:	f003 0301 	and.w	r3, r3, #1
 80010ba:	60fb      	str	r3, [r7, #12]
 80010bc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80010be:	2370      	movs	r3, #112	@ 0x70
 80010c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010c2:	2303      	movs	r3, #3
 80010c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c6:	2300      	movs	r3, #0
 80010c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ca:	f107 0314 	add.w	r3, r7, #20
 80010ce:	4619      	mov	r1, r3
 80010d0:	481d      	ldr	r0, [pc, #116]	@ (8001148 <HAL_ADC_MspInit+0xdc>)
 80010d2:	f002 fefb 	bl	8003ecc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80010d6:	4b1d      	ldr	r3, [pc, #116]	@ (800114c <HAL_ADC_MspInit+0xe0>)
 80010d8:	4a1d      	ldr	r2, [pc, #116]	@ (8001150 <HAL_ADC_MspInit+0xe4>)
 80010da:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80010dc:	4b1b      	ldr	r3, [pc, #108]	@ (800114c <HAL_ADC_MspInit+0xe0>)
 80010de:	2200      	movs	r2, #0
 80010e0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010e2:	4b1a      	ldr	r3, [pc, #104]	@ (800114c <HAL_ADC_MspInit+0xe0>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80010e8:	4b18      	ldr	r3, [pc, #96]	@ (800114c <HAL_ADC_MspInit+0xe0>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80010ee:	4b17      	ldr	r3, [pc, #92]	@ (800114c <HAL_ADC_MspInit+0xe0>)
 80010f0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010f4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010f6:	4b15      	ldr	r3, [pc, #84]	@ (800114c <HAL_ADC_MspInit+0xe0>)
 80010f8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80010fc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010fe:	4b13      	ldr	r3, [pc, #76]	@ (800114c <HAL_ADC_MspInit+0xe0>)
 8001100:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001104:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001106:	4b11      	ldr	r3, [pc, #68]	@ (800114c <HAL_ADC_MspInit+0xe0>)
 8001108:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800110c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800110e:	4b0f      	ldr	r3, [pc, #60]	@ (800114c <HAL_ADC_MspInit+0xe0>)
 8001110:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001114:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001116:	4b0d      	ldr	r3, [pc, #52]	@ (800114c <HAL_ADC_MspInit+0xe0>)
 8001118:	2200      	movs	r2, #0
 800111a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800111c:	480b      	ldr	r0, [pc, #44]	@ (800114c <HAL_ADC_MspInit+0xe0>)
 800111e:	f001 f8e7 	bl	80022f0 <HAL_DMA_Init>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8001128:	f7ff ff72 	bl	8001010 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	4a07      	ldr	r2, [pc, #28]	@ (800114c <HAL_ADC_MspInit+0xe0>)
 8001130:	639a      	str	r2, [r3, #56]	@ 0x38
 8001132:	4a06      	ldr	r2, [pc, #24]	@ (800114c <HAL_ADC_MspInit+0xe0>)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001138:	bf00      	nop
 800113a:	3728      	adds	r7, #40	@ 0x28
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	40012000 	.word	0x40012000
 8001144:	40023800 	.word	0x40023800
 8001148:	40020000 	.word	0x40020000
 800114c:	200006d0 	.word	0x200006d0
 8001150:	40026410 	.word	0x40026410

08001154 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b0a6      	sub	sp, #152	@ 0x98
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800115c:	f107 0308 	add.w	r3, r7, #8
 8001160:	2290      	movs	r2, #144	@ 0x90
 8001162:	2100      	movs	r1, #0
 8001164:	4618      	mov	r0, r3
 8001166:	f015 f9c8 	bl	80164fa <memset>
  if(hrtc->Instance==RTC)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a0e      	ldr	r2, [pc, #56]	@ (80011a8 <HAL_RTC_MspInit+0x54>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d114      	bne.n	800119e <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001174:	2320      	movs	r3, #32
 8001176:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001178:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800117c:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800117e:	f107 0308 	add.w	r3, r7, #8
 8001182:	4618      	mov	r0, r3
 8001184:	f003 fd60 	bl	8004c48 <HAL_RCCEx_PeriphCLKConfig>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800118e:	f7ff ff3f 	bl	8001010 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001192:	4b06      	ldr	r3, [pc, #24]	@ (80011ac <HAL_RTC_MspInit+0x58>)
 8001194:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001196:	4a05      	ldr	r2, [pc, #20]	@ (80011ac <HAL_RTC_MspInit+0x58>)
 8001198:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800119c:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800119e:	bf00      	nop
 80011a0:	3798      	adds	r7, #152	@ 0x98
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	40002800 	.word	0x40002800
 80011ac:	40023800 	.word	0x40023800

080011b0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b085      	sub	sp, #20
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011c0:	d10b      	bne.n	80011da <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011c2:	4b09      	ldr	r3, [pc, #36]	@ (80011e8 <HAL_TIM_Base_MspInit+0x38>)
 80011c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c6:	4a08      	ldr	r2, [pc, #32]	@ (80011e8 <HAL_TIM_Base_MspInit+0x38>)
 80011c8:	f043 0301 	orr.w	r3, r3, #1
 80011cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80011ce:	4b06      	ldr	r3, [pc, #24]	@ (80011e8 <HAL_TIM_Base_MspInit+0x38>)
 80011d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d2:	f003 0301 	and.w	r3, r3, #1
 80011d6:	60fb      	str	r3, [r7, #12]
 80011d8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80011da:	bf00      	nop
 80011dc:	3714      	adds	r7, #20
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	40023800 	.word	0x40023800

080011ec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b0ae      	sub	sp, #184	@ 0xb8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80011f8:	2200      	movs	r2, #0
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	605a      	str	r2, [r3, #4]
 80011fe:	609a      	str	r2, [r3, #8]
 8001200:	60da      	str	r2, [r3, #12]
 8001202:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001204:	f107 0314 	add.w	r3, r7, #20
 8001208:	2290      	movs	r2, #144	@ 0x90
 800120a:	2100      	movs	r1, #0
 800120c:	4618      	mov	r0, r3
 800120e:	f015 f974 	bl	80164fa <memset>
  if(huart->Instance==USART3)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4a22      	ldr	r2, [pc, #136]	@ (80012a0 <HAL_UART_MspInit+0xb4>)
 8001218:	4293      	cmp	r3, r2
 800121a:	d13c      	bne.n	8001296 <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800121c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001220:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_HSI;
 8001222:	2320      	movs	r3, #32
 8001224:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001226:	f107 0314 	add.w	r3, r7, #20
 800122a:	4618      	mov	r0, r3
 800122c:	f003 fd0c 	bl	8004c48 <HAL_RCCEx_PeriphCLKConfig>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001236:	f7ff feeb 	bl	8001010 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800123a:	4b1a      	ldr	r3, [pc, #104]	@ (80012a4 <HAL_UART_MspInit+0xb8>)
 800123c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800123e:	4a19      	ldr	r2, [pc, #100]	@ (80012a4 <HAL_UART_MspInit+0xb8>)
 8001240:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001244:	6413      	str	r3, [r2, #64]	@ 0x40
 8001246:	4b17      	ldr	r3, [pc, #92]	@ (80012a4 <HAL_UART_MspInit+0xb8>)
 8001248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800124a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800124e:	613b      	str	r3, [r7, #16]
 8001250:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001252:	4b14      	ldr	r3, [pc, #80]	@ (80012a4 <HAL_UART_MspInit+0xb8>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001256:	4a13      	ldr	r2, [pc, #76]	@ (80012a4 <HAL_UART_MspInit+0xb8>)
 8001258:	f043 0308 	orr.w	r3, r3, #8
 800125c:	6313      	str	r3, [r2, #48]	@ 0x30
 800125e:	4b11      	ldr	r3, [pc, #68]	@ (80012a4 <HAL_UART_MspInit+0xb8>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001262:	f003 0308 	and.w	r3, r3, #8
 8001266:	60fb      	str	r3, [r7, #12]
 8001268:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800126a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800126e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001272:	2302      	movs	r3, #2
 8001274:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001278:	2300      	movs	r3, #0
 800127a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800127e:	2303      	movs	r3, #3
 8001280:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001284:	2307      	movs	r3, #7
 8001286:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800128a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800128e:	4619      	mov	r1, r3
 8001290:	4805      	ldr	r0, [pc, #20]	@ (80012a8 <HAL_UART_MspInit+0xbc>)
 8001292:	f002 fe1b 	bl	8003ecc <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001296:	bf00      	nop
 8001298:	37b8      	adds	r7, #184	@ 0xb8
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	40004800 	.word	0x40004800
 80012a4:	40023800 	.word	0x40023800
 80012a8:	40020c00 	.word	0x40020c00

080012ac <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b08c      	sub	sp, #48	@ 0x30
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80012b4:	2300      	movs	r3, #0
 80012b6:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80012b8:	2300      	movs	r3, #0
 80012ba:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80012bc:	4b2f      	ldr	r3, [pc, #188]	@ (800137c <HAL_InitTick+0xd0>)
 80012be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012c0:	4a2e      	ldr	r2, [pc, #184]	@ (800137c <HAL_InitTick+0xd0>)
 80012c2:	f043 0301 	orr.w	r3, r3, #1
 80012c6:	6453      	str	r3, [r2, #68]	@ 0x44
 80012c8:	4b2c      	ldr	r3, [pc, #176]	@ (800137c <HAL_InitTick+0xd0>)
 80012ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012cc:	f003 0301 	and.w	r3, r3, #1
 80012d0:	60bb      	str	r3, [r7, #8]
 80012d2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80012d4:	f107 020c 	add.w	r2, r7, #12
 80012d8:	f107 0310 	add.w	r3, r7, #16
 80012dc:	4611      	mov	r1, r2
 80012de:	4618      	mov	r0, r3
 80012e0:	f003 fc80 	bl	8004be4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80012e4:	f003 fc6a 	bl	8004bbc <HAL_RCC_GetPCLK2Freq>
 80012e8:	4603      	mov	r3, r0
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80012ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012f0:	4a23      	ldr	r2, [pc, #140]	@ (8001380 <HAL_InitTick+0xd4>)
 80012f2:	fba2 2303 	umull	r2, r3, r2, r3
 80012f6:	0c9b      	lsrs	r3, r3, #18
 80012f8:	3b01      	subs	r3, #1
 80012fa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80012fc:	4b21      	ldr	r3, [pc, #132]	@ (8001384 <HAL_InitTick+0xd8>)
 80012fe:	4a22      	ldr	r2, [pc, #136]	@ (8001388 <HAL_InitTick+0xdc>)
 8001300:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001302:	4b20      	ldr	r3, [pc, #128]	@ (8001384 <HAL_InitTick+0xd8>)
 8001304:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001308:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800130a:	4a1e      	ldr	r2, [pc, #120]	@ (8001384 <HAL_InitTick+0xd8>)
 800130c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800130e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001310:	4b1c      	ldr	r3, [pc, #112]	@ (8001384 <HAL_InitTick+0xd8>)
 8001312:	2200      	movs	r2, #0
 8001314:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001316:	4b1b      	ldr	r3, [pc, #108]	@ (8001384 <HAL_InitTick+0xd8>)
 8001318:	2200      	movs	r2, #0
 800131a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800131c:	4b19      	ldr	r3, [pc, #100]	@ (8001384 <HAL_InitTick+0xd8>)
 800131e:	2200      	movs	r2, #0
 8001320:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001322:	4818      	ldr	r0, [pc, #96]	@ (8001384 <HAL_InitTick+0xd8>)
 8001324:	f004 faf8 	bl	8005918 <HAL_TIM_Base_Init>
 8001328:	4603      	mov	r3, r0
 800132a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800132e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001332:	2b00      	cmp	r3, #0
 8001334:	d11b      	bne.n	800136e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001336:	4813      	ldr	r0, [pc, #76]	@ (8001384 <HAL_InitTick+0xd8>)
 8001338:	f004 fbb6 	bl	8005aa8 <HAL_TIM_Base_Start_IT>
 800133c:	4603      	mov	r3, r0
 800133e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001342:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001346:	2b00      	cmp	r3, #0
 8001348:	d111      	bne.n	800136e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800134a:	2019      	movs	r0, #25
 800134c:	f000 ffc2 	bl	80022d4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2b0f      	cmp	r3, #15
 8001354:	d808      	bhi.n	8001368 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001356:	2200      	movs	r2, #0
 8001358:	6879      	ldr	r1, [r7, #4]
 800135a:	2019      	movs	r0, #25
 800135c:	f000 ff9e 	bl	800229c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001360:	4a0a      	ldr	r2, [pc, #40]	@ (800138c <HAL_InitTick+0xe0>)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6013      	str	r3, [r2, #0]
 8001366:	e002      	b.n	800136e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001368:	2301      	movs	r3, #1
 800136a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800136e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001372:	4618      	mov	r0, r3
 8001374:	3730      	adds	r7, #48	@ 0x30
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	40023800 	.word	0x40023800
 8001380:	431bde83 	.word	0x431bde83
 8001384:	2000084c 	.word	0x2000084c
 8001388:	40010000 	.word	0x40010000
 800138c:	20000004 	.word	0x20000004

08001390 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001394:	bf00      	nop
 8001396:	e7fd      	b.n	8001394 <NMI_Handler+0x4>

08001398 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800139c:	bf00      	nop
 800139e:	e7fd      	b.n	800139c <HardFault_Handler+0x4>

080013a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013a4:	bf00      	nop
 80013a6:	e7fd      	b.n	80013a4 <MemManage_Handler+0x4>

080013a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013ac:	bf00      	nop
 80013ae:	e7fd      	b.n	80013ac <BusFault_Handler+0x4>

080013b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013b4:	bf00      	nop
 80013b6:	e7fd      	b.n	80013b4 <UsageFault_Handler+0x4>

080013b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
	...

080013c8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80013cc:	4802      	ldr	r0, [pc, #8]	@ (80013d8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80013ce:	f004 fbe3 	bl	8005b98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	2000084c 	.word	0x2000084c

080013dc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80013e0:	4802      	ldr	r0, [pc, #8]	@ (80013ec <DMA2_Stream0_IRQHandler+0x10>)
 80013e2:	f001 f893 	bl	800250c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	200006d0 	.word	0x200006d0

080013f0 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80013f4:	4802      	ldr	r0, [pc, #8]	@ (8001400 <ETH_IRQHandler+0x10>)
 80013f6:	f001 fe81 	bl	80030fc <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20005280 	.word	0x20005280

08001404 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  return 1;
 8001408:	2301      	movs	r3, #1
}
 800140a:	4618      	mov	r0, r3
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr

08001414 <_kill>:

int _kill(int pid, int sig)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800141e:	4b05      	ldr	r3, [pc, #20]	@ (8001434 <_kill+0x20>)
 8001420:	2216      	movs	r2, #22
 8001422:	601a      	str	r2, [r3, #0]
  return -1;
 8001424:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001428:	4618      	mov	r0, r3
 800142a:	370c      	adds	r7, #12
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr
 8001434:	20066a64 	.word	0x20066a64

08001438 <_exit>:

void _exit (int status)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001440:	f04f 31ff 	mov.w	r1, #4294967295
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f7ff ffe5 	bl	8001414 <_kill>
  while (1) {}    /* Make sure we hang here */
 800144a:	bf00      	nop
 800144c:	e7fd      	b.n	800144a <_exit+0x12>

0800144e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800144e:	b580      	push	{r7, lr}
 8001450:	b086      	sub	sp, #24
 8001452:	af00      	add	r7, sp, #0
 8001454:	60f8      	str	r0, [r7, #12]
 8001456:	60b9      	str	r1, [r7, #8]
 8001458:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800145a:	2300      	movs	r3, #0
 800145c:	617b      	str	r3, [r7, #20]
 800145e:	e00a      	b.n	8001476 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001460:	f3af 8000 	nop.w
 8001464:	4601      	mov	r1, r0
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	1c5a      	adds	r2, r3, #1
 800146a:	60ba      	str	r2, [r7, #8]
 800146c:	b2ca      	uxtb	r2, r1
 800146e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	3301      	adds	r3, #1
 8001474:	617b      	str	r3, [r7, #20]
 8001476:	697a      	ldr	r2, [r7, #20]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	429a      	cmp	r2, r3
 800147c:	dbf0      	blt.n	8001460 <_read+0x12>
  }

  return len;
 800147e:	687b      	ldr	r3, [r7, #4]
}
 8001480:	4618      	mov	r0, r3
 8001482:	3718      	adds	r7, #24
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}

08001488 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b086      	sub	sp, #24
 800148c:	af00      	add	r7, sp, #0
 800148e:	60f8      	str	r0, [r7, #12]
 8001490:	60b9      	str	r1, [r7, #8]
 8001492:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001494:	2300      	movs	r3, #0
 8001496:	617b      	str	r3, [r7, #20]
 8001498:	e009      	b.n	80014ae <_write+0x26>
  {
    __io_putchar(*ptr++);
 800149a:	68bb      	ldr	r3, [r7, #8]
 800149c:	1c5a      	adds	r2, r3, #1
 800149e:	60ba      	str	r2, [r7, #8]
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	4618      	mov	r0, r3
 80014a4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	3301      	adds	r3, #1
 80014ac:	617b      	str	r3, [r7, #20]
 80014ae:	697a      	ldr	r2, [r7, #20]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	dbf1      	blt.n	800149a <_write+0x12>
  }
  return len;
 80014b6:	687b      	ldr	r3, [r7, #4]
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3718      	adds	r7, #24
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <_close>:

int _close(int file)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr

080014d8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
 80014e0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014e8:	605a      	str	r2, [r3, #4]
  return 0;
 80014ea:	2300      	movs	r3, #0
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <_isatty>:

int _isatty(int file)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001500:	2301      	movs	r3, #1
}
 8001502:	4618      	mov	r0, r3
 8001504:	370c      	adds	r7, #12
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr

0800150e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800150e:	b480      	push	{r7}
 8001510:	b085      	sub	sp, #20
 8001512:	af00      	add	r7, sp, #0
 8001514:	60f8      	str	r0, [r7, #12]
 8001516:	60b9      	str	r1, [r7, #8]
 8001518:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800151a:	2300      	movs	r3, #0
}
 800151c:	4618      	mov	r0, r3
 800151e:	3714      	adds	r7, #20
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr

08001528 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001528:	b480      	push	{r7}
 800152a:	b087      	sub	sp, #28
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001530:	4a14      	ldr	r2, [pc, #80]	@ (8001584 <_sbrk+0x5c>)
 8001532:	4b15      	ldr	r3, [pc, #84]	@ (8001588 <_sbrk+0x60>)
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800153c:	4b13      	ldr	r3, [pc, #76]	@ (800158c <_sbrk+0x64>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d102      	bne.n	800154a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001544:	4b11      	ldr	r3, [pc, #68]	@ (800158c <_sbrk+0x64>)
 8001546:	4a12      	ldr	r2, [pc, #72]	@ (8001590 <_sbrk+0x68>)
 8001548:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800154a:	4b10      	ldr	r3, [pc, #64]	@ (800158c <_sbrk+0x64>)
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4413      	add	r3, r2
 8001552:	693a      	ldr	r2, [r7, #16]
 8001554:	429a      	cmp	r2, r3
 8001556:	d205      	bcs.n	8001564 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001558:	4b0e      	ldr	r3, [pc, #56]	@ (8001594 <_sbrk+0x6c>)
 800155a:	220c      	movs	r2, #12
 800155c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800155e:	f04f 33ff 	mov.w	r3, #4294967295
 8001562:	e009      	b.n	8001578 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001564:	4b09      	ldr	r3, [pc, #36]	@ (800158c <_sbrk+0x64>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800156a:	4b08      	ldr	r3, [pc, #32]	@ (800158c <_sbrk+0x64>)
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4413      	add	r3, r2
 8001572:	4a06      	ldr	r2, [pc, #24]	@ (800158c <_sbrk+0x64>)
 8001574:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001576:	68fb      	ldr	r3, [r7, #12]
}
 8001578:	4618      	mov	r0, r3
 800157a:	371c      	adds	r7, #28
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr
 8001584:	20080000 	.word	0x20080000
 8001588:	00000400 	.word	0x00000400
 800158c:	20000898 	.word	0x20000898
 8001590:	20066a78 	.word	0x20066a78
 8001594:	20066a64 	.word	0x20066a64

08001598 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800159c:	4b06      	ldr	r3, [pc, #24]	@ (80015b8 <SystemInit+0x20>)
 800159e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015a2:	4a05      	ldr	r2, [pc, #20]	@ (80015b8 <SystemInit+0x20>)
 80015a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015ac:	bf00      	nop
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	e000ed00 	.word	0xe000ed00

080015bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80015bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015f4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80015c0:	f7ff ffea 	bl	8001598 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015c4:	480c      	ldr	r0, [pc, #48]	@ (80015f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015c6:	490d      	ldr	r1, [pc, #52]	@ (80015fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001600 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015cc:	e002      	b.n	80015d4 <LoopCopyDataInit>

080015ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015d2:	3304      	adds	r3, #4

080015d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015d8:	d3f9      	bcc.n	80015ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015da:	4a0a      	ldr	r2, [pc, #40]	@ (8001604 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015dc:	4c0a      	ldr	r4, [pc, #40]	@ (8001608 <LoopFillZerobss+0x22>)
  movs r3, #0
 80015de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015e0:	e001      	b.n	80015e6 <LoopFillZerobss>

080015e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015e4:	3204      	adds	r2, #4

080015e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015e8:	d3fb      	bcc.n	80015e2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80015ea:	f015 f833 	bl	8016654 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015ee:	f7ff f82f 	bl	8000650 <main>
  bx  lr    
 80015f2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80015f4:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80015f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015fc:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001600:	0801a7d4 	.word	0x0801a7d4
  ldr r2, =_sbss
 8001604:	200001cc 	.word	0x200001cc
  ldr r4, =_ebss
 8001608:	20066a74 	.word	0x20066a74

0800160c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800160c:	e7fe      	b.n	800160c <ADC_IRQHandler>

0800160e <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 800160e:	b480      	push	{r7}
 8001610:	b083      	sub	sp, #12
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
 8001616:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d00b      	beq.n	8001636 <LAN8742_RegisterBusIO+0x28>
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	68db      	ldr	r3, [r3, #12]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d007      	beq.n	8001636 <LAN8742_RegisterBusIO+0x28>
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d003      	beq.n	8001636 <LAN8742_RegisterBusIO+0x28>
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	691b      	ldr	r3, [r3, #16]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d102      	bne.n	800163c <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8001636:	f04f 33ff 	mov.w	r3, #4294967295
 800163a:	e014      	b.n	8001666 <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	685a      	ldr	r2, [r3, #4]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	68da      	ldr	r2, [r3, #12]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	689a      	ldr	r2, [r3, #8]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	691a      	ldr	r2, [r3, #16]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8001664:	2300      	movs	r3, #0
}
 8001666:	4618      	mov	r0, r3
 8001668:	370c      	adds	r7, #12
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr

08001672 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8001672:	b580      	push	{r7, lr}
 8001674:	b086      	sub	sp, #24
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 800167a:	2300      	movs	r3, #0
 800167c:	60fb      	str	r3, [r7, #12]
 800167e:	2300      	movs	r3, #0
 8001680:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8001682:	2300      	movs	r3, #0
 8001684:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d139      	bne.n	8001702 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	689b      	ldr	r3, [r3, #8]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d002      	beq.n	800169c <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	689b      	ldr	r3, [r3, #8]
 800169a:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2220      	movs	r2, #32
 80016a0:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80016a2:	2300      	movs	r3, #0
 80016a4:	617b      	str	r3, [r7, #20]
 80016a6:	e01c      	b.n	80016e2 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	695b      	ldr	r3, [r3, #20]
 80016ac:	f107 020c 	add.w	r2, r7, #12
 80016b0:	2112      	movs	r1, #18
 80016b2:	6978      	ldr	r0, [r7, #20]
 80016b4:	4798      	blx	r3
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	da03      	bge.n	80016c4 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 80016bc:	f06f 0304 	mvn.w	r3, #4
 80016c0:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 80016c2:	e00b      	b.n	80016dc <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	f003 031f 	and.w	r3, r3, #31
 80016ca:	697a      	ldr	r2, [r7, #20]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d105      	bne.n	80016dc <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	697a      	ldr	r2, [r7, #20]
 80016d4:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 80016d6:	2300      	movs	r3, #0
 80016d8:	613b      	str	r3, [r7, #16]
         break;
 80016da:	e005      	b.n	80016e8 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	3301      	adds	r3, #1
 80016e0:	617b      	str	r3, [r7, #20]
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	2b1f      	cmp	r3, #31
 80016e6:	d9df      	bls.n	80016a8 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2b1f      	cmp	r3, #31
 80016ee:	d902      	bls.n	80016f6 <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 80016f0:	f06f 0302 	mvn.w	r3, #2
 80016f4:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d102      	bne.n	8001702 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2201      	movs	r2, #1
 8001700:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8001702:	693b      	ldr	r3, [r7, #16]
 }
 8001704:	4618      	mov	r0, r3
 8001706:	3718      	adds	r7, #24
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}

0800170c <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8001714:	2300      	movs	r3, #0
 8001716:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	695b      	ldr	r3, [r3, #20]
 800171c:	687a      	ldr	r2, [r7, #4]
 800171e:	6810      	ldr	r0, [r2, #0]
 8001720:	f107 020c 	add.w	r2, r7, #12
 8001724:	2101      	movs	r1, #1
 8001726:	4798      	blx	r3
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	da02      	bge.n	8001734 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 800172e:	f06f 0304 	mvn.w	r3, #4
 8001732:	e06e      	b.n	8001812 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	695b      	ldr	r3, [r3, #20]
 8001738:	687a      	ldr	r2, [r7, #4]
 800173a:	6810      	ldr	r0, [r2, #0]
 800173c:	f107 020c 	add.w	r2, r7, #12
 8001740:	2101      	movs	r1, #1
 8001742:	4798      	blx	r3
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	da02      	bge.n	8001750 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 800174a:	f06f 0304 	mvn.w	r3, #4
 800174e:	e060      	b.n	8001812 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	f003 0304 	and.w	r3, r3, #4
 8001756:	2b00      	cmp	r3, #0
 8001758:	d101      	bne.n	800175e <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 800175a:	2301      	movs	r3, #1
 800175c:	e059      	b.n	8001812 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	695b      	ldr	r3, [r3, #20]
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	6810      	ldr	r0, [r2, #0]
 8001766:	f107 020c 	add.w	r2, r7, #12
 800176a:	2100      	movs	r1, #0
 800176c:	4798      	blx	r3
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	da02      	bge.n	800177a <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001774:	f06f 0304 	mvn.w	r3, #4
 8001778:	e04b      	b.n	8001812 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001780:	2b00      	cmp	r3, #0
 8001782:	d11b      	bne.n	80017bc <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d006      	beq.n	800179c <LAN8742_GetLinkState+0x90>
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001798:	2302      	movs	r3, #2
 800179a:	e03a      	b.n	8001812 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80017a6:	2303      	movs	r3, #3
 80017a8:	e033      	b.n	8001812 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80017b4:	2304      	movs	r3, #4
 80017b6:	e02c      	b.n	8001812 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80017b8:	2305      	movs	r3, #5
 80017ba:	e02a      	b.n	8001812 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	695b      	ldr	r3, [r3, #20]
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	6810      	ldr	r0, [r2, #0]
 80017c4:	f107 020c 	add.w	r2, r7, #12
 80017c8:	211f      	movs	r1, #31
 80017ca:	4798      	blx	r3
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	da02      	bge.n	80017d8 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 80017d2:	f06f 0304 	mvn.w	r3, #4
 80017d6:	e01c      	b.n	8001812 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d101      	bne.n	80017e6 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 80017e2:	2306      	movs	r3, #6
 80017e4:	e015      	b.n	8001812 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	f003 031c 	and.w	r3, r3, #28
 80017ec:	2b18      	cmp	r3, #24
 80017ee:	d101      	bne.n	80017f4 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80017f0:	2302      	movs	r3, #2
 80017f2:	e00e      	b.n	8001812 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	f003 031c 	and.w	r3, r3, #28
 80017fa:	2b08      	cmp	r3, #8
 80017fc:	d101      	bne.n	8001802 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80017fe:	2303      	movs	r3, #3
 8001800:	e007      	b.n	8001812 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	f003 031c 	and.w	r3, r3, #28
 8001808:	2b14      	cmp	r3, #20
 800180a:	d101      	bne.n	8001810 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 800180c:	2304      	movs	r3, #4
 800180e:	e000      	b.n	8001812 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001810:	2305      	movs	r3, #5
    }
  }
}
 8001812:	4618      	mov	r0, r3
 8001814:	3710      	adds	r7, #16
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}

0800181a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800181a:	b580      	push	{r7, lr}
 800181c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800181e:	2003      	movs	r0, #3
 8001820:	f000 fd31 	bl	8002286 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001824:	200f      	movs	r0, #15
 8001826:	f7ff fd41 	bl	80012ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800182a:	f7ff fbf7 	bl	800101c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800182e:	2300      	movs	r3, #0
}
 8001830:	4618      	mov	r0, r3
 8001832:	bd80      	pop	{r7, pc}

08001834 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001838:	4b06      	ldr	r3, [pc, #24]	@ (8001854 <HAL_IncTick+0x20>)
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	461a      	mov	r2, r3
 800183e:	4b06      	ldr	r3, [pc, #24]	@ (8001858 <HAL_IncTick+0x24>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4413      	add	r3, r2
 8001844:	4a04      	ldr	r2, [pc, #16]	@ (8001858 <HAL_IncTick+0x24>)
 8001846:	6013      	str	r3, [r2, #0]
}
 8001848:	bf00      	nop
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	20000008 	.word	0x20000008
 8001858:	2000089c 	.word	0x2000089c

0800185c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  return uwTick;
 8001860:	4b03      	ldr	r3, [pc, #12]	@ (8001870 <HAL_GetTick+0x14>)
 8001862:	681b      	ldr	r3, [r3, #0]
}
 8001864:	4618      	mov	r0, r3
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	2000089c 	.word	0x2000089c

08001874 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b084      	sub	sp, #16
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800187c:	f7ff ffee 	bl	800185c <HAL_GetTick>
 8001880:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800188c:	d005      	beq.n	800189a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800188e:	4b0a      	ldr	r3, [pc, #40]	@ (80018b8 <HAL_Delay+0x44>)
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	461a      	mov	r2, r3
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	4413      	add	r3, r2
 8001898:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800189a:	bf00      	nop
 800189c:	f7ff ffde 	bl	800185c <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	68fa      	ldr	r2, [r7, #12]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d8f7      	bhi.n	800189c <HAL_Delay+0x28>
  {
  }
}
 80018ac:	bf00      	nop
 80018ae:	bf00      	nop
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	20000008 	.word	0x20000008

080018bc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 80018c0:	4b03      	ldr	r3, [pc, #12]	@ (80018d0 <HAL_GetREVID+0x14>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	0c1b      	lsrs	r3, r3, #16
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr
 80018d0:	e0042000 	.word	0xe0042000

080018d4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018dc:	2300      	movs	r3, #0
 80018de:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d101      	bne.n	80018ea <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e031      	b.n	800194e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d109      	bne.n	8001906 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	f7ff fbba 	bl	800106c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2200      	movs	r2, #0
 80018fc:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2200      	movs	r2, #0
 8001902:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800190a:	f003 0310 	and.w	r3, r3, #16
 800190e:	2b00      	cmp	r3, #0
 8001910:	d116      	bne.n	8001940 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001916:	4b10      	ldr	r3, [pc, #64]	@ (8001958 <HAL_ADC_Init+0x84>)
 8001918:	4013      	ands	r3, r2
 800191a:	f043 0202 	orr.w	r2, r3, #2
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f000 fa86 	bl	8001e34 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2200      	movs	r2, #0
 800192c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001932:	f023 0303 	bic.w	r3, r3, #3
 8001936:	f043 0201 	orr.w	r2, r3, #1
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	641a      	str	r2, [r3, #64]	@ 0x40
 800193e:	e001      	b.n	8001944 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001940:	2301      	movs	r3, #1
 8001942:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2200      	movs	r2, #0
 8001948:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800194c:	7bfb      	ldrb	r3, [r7, #15]
}
 800194e:	4618      	mov	r0, r3
 8001950:	3710      	adds	r7, #16
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	ffffeefd 	.word	0xffffeefd

0800195c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b086      	sub	sp, #24
 8001960:	af00      	add	r7, sp, #0
 8001962:	60f8      	str	r0, [r7, #12]
 8001964:	60b9      	str	r1, [r7, #8]
 8001966:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001968:	2300      	movs	r3, #0
 800196a:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t counter = 0;
 800196c:	2300      	movs	r3, #0
 800196e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001976:	2b01      	cmp	r3, #1
 8001978:	d101      	bne.n	800197e <HAL_ADC_Start_DMA+0x22>
 800197a:	2302      	movs	r3, #2
 800197c:	e0d6      	b.n	8001b2c <HAL_ADC_Start_DMA+0x1d0>
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	2201      	movs	r2, #1
 8001982:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	f003 0301 	and.w	r3, r3, #1
 8001990:	2b01      	cmp	r3, #1
 8001992:	d018      	beq.n	80019c6 <HAL_ADC_Start_DMA+0x6a>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	689a      	ldr	r2, [r3, #8]
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f042 0201 	orr.w	r2, r2, #1
 80019a2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80019a4:	4b63      	ldr	r3, [pc, #396]	@ (8001b34 <HAL_ADC_Start_DMA+0x1d8>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a63      	ldr	r2, [pc, #396]	@ (8001b38 <HAL_ADC_Start_DMA+0x1dc>)
 80019aa:	fba2 2303 	umull	r2, r3, r2, r3
 80019ae:	0c9a      	lsrs	r2, r3, #18
 80019b0:	4613      	mov	r3, r2
 80019b2:	005b      	lsls	r3, r3, #1
 80019b4:	4413      	add	r3, r2
 80019b6:	613b      	str	r3, [r7, #16]
    while(counter != 0)
 80019b8:	e002      	b.n	80019c0 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	3b01      	subs	r3, #1
 80019be:	613b      	str	r3, [r7, #16]
    while(counter != 0)
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d1f9      	bne.n	80019ba <HAL_ADC_Start_DMA+0x5e>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	f003 0301 	and.w	r3, r3, #1
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	f040 809e 	bne.w	8001b12 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019da:	4b58      	ldr	r3, [pc, #352]	@ (8001b3c <HAL_ADC_Start_DMA+0x1e0>)
 80019dc:	4013      	ands	r3, r2
 80019de:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d007      	beq.n	8001a04 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80019fc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a08:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a10:	d106      	bne.n	8001a20 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a16:	f023 0206 	bic.w	r2, r3, #6
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	645a      	str	r2, [r3, #68]	@ 0x44
 8001a1e:	e002      	b.n	8001a26 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	2200      	movs	r2, #0
 8001a24:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	2200      	movs	r2, #0
 8001a2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a32:	4a43      	ldr	r2, [pc, #268]	@ (8001b40 <HAL_ADC_Start_DMA+0x1e4>)
 8001a34:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a3a:	4a42      	ldr	r2, [pc, #264]	@ (8001b44 <HAL_ADC_Start_DMA+0x1e8>)
 8001a3c:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a42:	4a41      	ldr	r2, [pc, #260]	@ (8001b48 <HAL_ADC_Start_DMA+0x1ec>)
 8001a44:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001a4e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	685a      	ldr	r2, [r3, #4]
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001a5e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	689a      	ldr	r2, [r3, #8]
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001a6e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	334c      	adds	r3, #76	@ 0x4c
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	68ba      	ldr	r2, [r7, #8]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	f000 fce4 	bl	800244c <HAL_DMA_Start_IT>
 8001a84:	4603      	mov	r3, r0
 8001a86:	75fb      	strb	r3, [r7, #23]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001a88:	4b30      	ldr	r3, [pc, #192]	@ (8001b4c <HAL_ADC_Start_DMA+0x1f0>)
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f003 031f 	and.w	r3, r3, #31
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d10f      	bne.n	8001ab4 <HAL_ADC_Start_DMA+0x158>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	689b      	ldr	r3, [r3, #8]
 8001a9a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d143      	bne.n	8001b2a <HAL_ADC_Start_DMA+0x1ce>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	689a      	ldr	r2, [r3, #8]
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001ab0:	609a      	str	r2, [r3, #8]
 8001ab2:	e03a      	b.n	8001b2a <HAL_ADC_Start_DMA+0x1ce>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a25      	ldr	r2, [pc, #148]	@ (8001b50 <HAL_ADC_Start_DMA+0x1f4>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d10e      	bne.n	8001adc <HAL_ADC_Start_DMA+0x180>
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d107      	bne.n	8001adc <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	689a      	ldr	r2, [r3, #8]
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001ada:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8001adc:	4b1b      	ldr	r3, [pc, #108]	@ (8001b4c <HAL_ADC_Start_DMA+0x1f0>)
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f003 0310 	and.w	r3, r3, #16
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d120      	bne.n	8001b2a <HAL_ADC_Start_DMA+0x1ce>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a19      	ldr	r2, [pc, #100]	@ (8001b54 <HAL_ADC_Start_DMA+0x1f8>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d11b      	bne.n	8001b2a <HAL_ADC_Start_DMA+0x1ce>
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d114      	bne.n	8001b2a <HAL_ADC_Start_DMA+0x1ce>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	689a      	ldr	r2, [r3, #8]
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001b0e:	609a      	str	r2, [r3, #8]
 8001b10:	e00b      	b.n	8001b2a <HAL_ADC_Start_DMA+0x1ce>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b16:	f043 0210 	orr.w	r2, r3, #16
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b22:	f043 0201 	orr.w	r2, r3, #1
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return status;
 8001b2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3718      	adds	r7, #24
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	20000000 	.word	0x20000000
 8001b38:	431bde83 	.word	0x431bde83
 8001b3c:	fffff8fe 	.word	0xfffff8fe
 8001b40:	08002029 	.word	0x08002029
 8001b44:	080020e3 	.word	0x080020e3
 8001b48:	080020ff 	.word	0x080020ff
 8001b4c:	40012300 	.word	0x40012300
 8001b50:	40012000 	.word	0x40012000
 8001b54:	40012200 	.word	0x40012200

08001b58 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001b60:	bf00      	nop
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr

08001b6c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001b74:	bf00      	nop
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d101      	bne.n	8001b9c <HAL_ADC_ConfigChannel+0x1c>
 8001b98:	2302      	movs	r3, #2
 8001b9a:	e13a      	b.n	8001e12 <HAL_ADC_ConfigChannel+0x292>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2b09      	cmp	r3, #9
 8001baa:	d93a      	bls.n	8001c22 <HAL_ADC_ConfigChannel+0xa2>
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001bb4:	d035      	beq.n	8001c22 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	68d9      	ldr	r1, [r3, #12]
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	b29b      	uxth	r3, r3
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	005b      	lsls	r3, r3, #1
 8001bc8:	4413      	add	r3, r2
 8001bca:	3b1e      	subs	r3, #30
 8001bcc:	2207      	movs	r2, #7
 8001bce:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd2:	43da      	mvns	r2, r3
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	400a      	ands	r2, r1
 8001bda:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a8f      	ldr	r2, [pc, #572]	@ (8001e20 <HAL_ADC_ConfigChannel+0x2a0>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d10a      	bne.n	8001bfc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	68d9      	ldr	r1, [r3, #12]
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	061a      	lsls	r2, r3, #24
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	430a      	orrs	r2, r1
 8001bf8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001bfa:	e039      	b.n	8001c70 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	68d9      	ldr	r1, [r3, #12]
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	689a      	ldr	r2, [r3, #8]
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	4603      	mov	r3, r0
 8001c10:	005b      	lsls	r3, r3, #1
 8001c12:	4403      	add	r3, r0
 8001c14:	3b1e      	subs	r3, #30
 8001c16:	409a      	lsls	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	430a      	orrs	r2, r1
 8001c1e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c20:	e026      	b.n	8001c70 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	6919      	ldr	r1, [r3, #16]
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	b29b      	uxth	r3, r3
 8001c2e:	461a      	mov	r2, r3
 8001c30:	4613      	mov	r3, r2
 8001c32:	005b      	lsls	r3, r3, #1
 8001c34:	4413      	add	r3, r2
 8001c36:	f003 031f 	and.w	r3, r3, #31
 8001c3a:	2207      	movs	r2, #7
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	43da      	mvns	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	400a      	ands	r2, r1
 8001c48:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	6919      	ldr	r1, [r3, #16]
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	689a      	ldr	r2, [r3, #8]
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	b29b      	uxth	r3, r3
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	005b      	lsls	r3, r3, #1
 8001c60:	4403      	add	r3, r0
 8001c62:	f003 031f 	and.w	r3, r3, #31
 8001c66:	409a      	lsls	r2, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	430a      	orrs	r2, r1
 8001c6e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	2b06      	cmp	r3, #6
 8001c76:	d824      	bhi.n	8001cc2 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	685a      	ldr	r2, [r3, #4]
 8001c82:	4613      	mov	r3, r2
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	4413      	add	r3, r2
 8001c88:	3b05      	subs	r3, #5
 8001c8a:	221f      	movs	r2, #31
 8001c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c90:	43da      	mvns	r2, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	400a      	ands	r2, r1
 8001c98:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	b29b      	uxth	r3, r3
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	685a      	ldr	r2, [r3, #4]
 8001cac:	4613      	mov	r3, r2
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	4413      	add	r3, r2
 8001cb2:	3b05      	subs	r3, #5
 8001cb4:	fa00 f203 	lsl.w	r2, r0, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	430a      	orrs	r2, r1
 8001cbe:	635a      	str	r2, [r3, #52]	@ 0x34
 8001cc0:	e04c      	b.n	8001d5c <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	2b0c      	cmp	r3, #12
 8001cc8:	d824      	bhi.n	8001d14 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	685a      	ldr	r2, [r3, #4]
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	4413      	add	r3, r2
 8001cda:	3b23      	subs	r3, #35	@ 0x23
 8001cdc:	221f      	movs	r2, #31
 8001cde:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce2:	43da      	mvns	r2, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	400a      	ands	r2, r1
 8001cea:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	b29b      	uxth	r3, r3
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	685a      	ldr	r2, [r3, #4]
 8001cfe:	4613      	mov	r3, r2
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	4413      	add	r3, r2
 8001d04:	3b23      	subs	r3, #35	@ 0x23
 8001d06:	fa00 f203 	lsl.w	r2, r0, r3
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	430a      	orrs	r2, r1
 8001d10:	631a      	str	r2, [r3, #48]	@ 0x30
 8001d12:	e023      	b.n	8001d5c <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685a      	ldr	r2, [r3, #4]
 8001d1e:	4613      	mov	r3, r2
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	4413      	add	r3, r2
 8001d24:	3b41      	subs	r3, #65	@ 0x41
 8001d26:	221f      	movs	r2, #31
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	43da      	mvns	r2, r3
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	400a      	ands	r2, r1
 8001d34:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	4618      	mov	r0, r3
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685a      	ldr	r2, [r3, #4]
 8001d48:	4613      	mov	r3, r2
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	4413      	add	r3, r2
 8001d4e:	3b41      	subs	r3, #65	@ 0x41
 8001d50:	fa00 f203 	lsl.w	r2, r0, r3
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	430a      	orrs	r2, r1
 8001d5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a30      	ldr	r2, [pc, #192]	@ (8001e24 <HAL_ADC_ConfigChannel+0x2a4>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d10a      	bne.n	8001d7c <HAL_ADC_ConfigChannel+0x1fc>
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001d6e:	d105      	bne.n	8001d7c <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001d70:	4b2d      	ldr	r3, [pc, #180]	@ (8001e28 <HAL_ADC_ConfigChannel+0x2a8>)
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	4a2c      	ldr	r2, [pc, #176]	@ (8001e28 <HAL_ADC_ConfigChannel+0x2a8>)
 8001d76:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001d7a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a28      	ldr	r2, [pc, #160]	@ (8001e24 <HAL_ADC_ConfigChannel+0x2a4>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d10f      	bne.n	8001da6 <HAL_ADC_ConfigChannel+0x226>
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	2b12      	cmp	r3, #18
 8001d8c:	d10b      	bne.n	8001da6 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8001d8e:	4b26      	ldr	r3, [pc, #152]	@ (8001e28 <HAL_ADC_ConfigChannel+0x2a8>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	4a25      	ldr	r2, [pc, #148]	@ (8001e28 <HAL_ADC_ConfigChannel+0x2a8>)
 8001d94:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001d98:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001d9a:	4b23      	ldr	r3, [pc, #140]	@ (8001e28 <HAL_ADC_ConfigChannel+0x2a8>)
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	4a22      	ldr	r2, [pc, #136]	@ (8001e28 <HAL_ADC_ConfigChannel+0x2a8>)
 8001da0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001da4:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a1e      	ldr	r2, [pc, #120]	@ (8001e24 <HAL_ADC_ConfigChannel+0x2a4>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d12b      	bne.n	8001e08 <HAL_ADC_ConfigChannel+0x288>
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a1a      	ldr	r2, [pc, #104]	@ (8001e20 <HAL_ADC_ConfigChannel+0x2a0>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d003      	beq.n	8001dc2 <HAL_ADC_ConfigChannel+0x242>
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	2b11      	cmp	r3, #17
 8001dc0:	d122      	bne.n	8001e08 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8001dc2:	4b19      	ldr	r3, [pc, #100]	@ (8001e28 <HAL_ADC_ConfigChannel+0x2a8>)
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	4a18      	ldr	r2, [pc, #96]	@ (8001e28 <HAL_ADC_ConfigChannel+0x2a8>)
 8001dc8:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001dcc:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001dce:	4b16      	ldr	r3, [pc, #88]	@ (8001e28 <HAL_ADC_ConfigChannel+0x2a8>)
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	4a15      	ldr	r2, [pc, #84]	@ (8001e28 <HAL_ADC_ConfigChannel+0x2a8>)
 8001dd4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001dd8:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a10      	ldr	r2, [pc, #64]	@ (8001e20 <HAL_ADC_ConfigChannel+0x2a0>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d111      	bne.n	8001e08 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001de4:	4b11      	ldr	r3, [pc, #68]	@ (8001e2c <HAL_ADC_ConfigChannel+0x2ac>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a11      	ldr	r2, [pc, #68]	@ (8001e30 <HAL_ADC_ConfigChannel+0x2b0>)
 8001dea:	fba2 2303 	umull	r2, r3, r2, r3
 8001dee:	0c9a      	lsrs	r2, r3, #18
 8001df0:	4613      	mov	r3, r2
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	4413      	add	r3, r2
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001dfa:	e002      	b.n	8001e02 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	3b01      	subs	r3, #1
 8001e00:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d1f9      	bne.n	8001dfc <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001e10:	2300      	movs	r3, #0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3714      	adds	r7, #20
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	10000012 	.word	0x10000012
 8001e24:	40012000 	.word	0x40012000
 8001e28:	40012300 	.word	0x40012300
 8001e2c:	20000000 	.word	0x20000000
 8001e30:	431bde83 	.word	0x431bde83

08001e34 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001e3c:	4b78      	ldr	r3, [pc, #480]	@ (8002020 <ADC_Init+0x1ec>)
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	4a77      	ldr	r2, [pc, #476]	@ (8002020 <ADC_Init+0x1ec>)
 8001e42:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001e46:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001e48:	4b75      	ldr	r3, [pc, #468]	@ (8002020 <ADC_Init+0x1ec>)
 8001e4a:	685a      	ldr	r2, [r3, #4]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	4973      	ldr	r1, [pc, #460]	@ (8002020 <ADC_Init+0x1ec>)
 8001e52:	4313      	orrs	r3, r2
 8001e54:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	685a      	ldr	r2, [r3, #4]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e64:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	6859      	ldr	r1, [r3, #4]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	691b      	ldr	r3, [r3, #16]
 8001e70:	021a      	lsls	r2, r3, #8
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	430a      	orrs	r2, r1
 8001e78:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	685a      	ldr	r2, [r3, #4]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001e88:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	6859      	ldr	r1, [r3, #4]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	689a      	ldr	r2, [r3, #8]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	430a      	orrs	r2, r1
 8001e9a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	689a      	ldr	r2, [r3, #8]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001eaa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	6899      	ldr	r1, [r3, #8]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	68da      	ldr	r2, [r3, #12]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	430a      	orrs	r2, r1
 8001ebc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ec2:	4a58      	ldr	r2, [pc, #352]	@ (8002024 <ADC_Init+0x1f0>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d022      	beq.n	8001f0e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	689a      	ldr	r2, [r3, #8]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001ed6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	6899      	ldr	r1, [r3, #8]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	430a      	orrs	r2, r1
 8001ee8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	689a      	ldr	r2, [r3, #8]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001ef8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	6899      	ldr	r1, [r3, #8]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	430a      	orrs	r2, r1
 8001f0a:	609a      	str	r2, [r3, #8]
 8001f0c:	e00f      	b.n	8001f2e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	689a      	ldr	r2, [r3, #8]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001f1c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	689a      	ldr	r2, [r3, #8]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001f2c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	689a      	ldr	r2, [r3, #8]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f022 0202 	bic.w	r2, r2, #2
 8001f3c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	6899      	ldr	r1, [r3, #8]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	699b      	ldr	r3, [r3, #24]
 8001f48:	005a      	lsls	r2, r3, #1
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	430a      	orrs	r2, r1
 8001f50:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d01b      	beq.n	8001f94 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	685a      	ldr	r2, [r3, #4]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f6a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	685a      	ldr	r2, [r3, #4]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001f7a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	6859      	ldr	r1, [r3, #4]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f86:	3b01      	subs	r3, #1
 8001f88:	035a      	lsls	r2, r3, #13
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	430a      	orrs	r2, r1
 8001f90:	605a      	str	r2, [r3, #4]
 8001f92:	e007      	b.n	8001fa4 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	685a      	ldr	r2, [r3, #4]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001fa2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001fb2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	69db      	ldr	r3, [r3, #28]
 8001fbe:	3b01      	subs	r3, #1
 8001fc0:	051a      	lsls	r2, r3, #20
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	430a      	orrs	r2, r1
 8001fc8:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	689a      	ldr	r2, [r3, #8]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001fd8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	6899      	ldr	r1, [r3, #8]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001fe6:	025a      	lsls	r2, r3, #9
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	430a      	orrs	r2, r1
 8001fee:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	689a      	ldr	r2, [r3, #8]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ffe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	6899      	ldr	r1, [r3, #8]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	695b      	ldr	r3, [r3, #20]
 800200a:	029a      	lsls	r2, r3, #10
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	430a      	orrs	r2, r1
 8002012:	609a      	str	r2, [r3, #8]
}
 8002014:	bf00      	nop
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr
 8002020:	40012300 	.word	0x40012300
 8002024:	0f000001 	.word	0x0f000001

08002028 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002034:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800203a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800203e:	2b00      	cmp	r3, #0
 8002040:	d13c      	bne.n	80020bc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002046:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d12b      	bne.n	80020b4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002060:	2b00      	cmp	r3, #0
 8002062:	d127      	bne.n	80020b4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800206a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800206e:	2b00      	cmp	r3, #0
 8002070:	d006      	beq.n	8002080 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800207c:	2b00      	cmp	r3, #0
 800207e:	d119      	bne.n	80020b4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	685a      	ldr	r2, [r3, #4]
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f022 0220 	bic.w	r2, r2, #32
 800208e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002094:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d105      	bne.n	80020b4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ac:	f043 0201 	orr.w	r2, r3, #1
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80020b4:	68f8      	ldr	r0, [r7, #12]
 80020b6:	f7fe fec9 	bl	8000e4c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80020ba:	e00e      	b.n	80020da <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c0:	f003 0310 	and.w	r3, r3, #16
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d003      	beq.n	80020d0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80020c8:	68f8      	ldr	r0, [r7, #12]
 80020ca:	f7ff fd4f 	bl	8001b6c <HAL_ADC_ErrorCallback>
}
 80020ce:	e004      	b.n	80020da <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	4798      	blx	r3
}
 80020da:	bf00      	nop
 80020dc:	3710      	adds	r7, #16
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}

080020e2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80020e2:	b580      	push	{r7, lr}
 80020e4:	b084      	sub	sp, #16
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020ee:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80020f0:	68f8      	ldr	r0, [r7, #12]
 80020f2:	f7ff fd31 	bl	8001b58 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80020f6:	bf00      	nop
 80020f8:	3710      	adds	r7, #16
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}

080020fe <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80020fe:	b580      	push	{r7, lr}
 8002100:	b084      	sub	sp, #16
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800210a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	2240      	movs	r2, #64	@ 0x40
 8002110:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002116:	f043 0204 	orr.w	r2, r3, #4
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800211e:	68f8      	ldr	r0, [r7, #12]
 8002120:	f7ff fd24 	bl	8001b6c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002124:	bf00      	nop
 8002126:	3710      	adds	r7, #16
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}

0800212c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800212c:	b480      	push	{r7}
 800212e:	b085      	sub	sp, #20
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	f003 0307 	and.w	r3, r3, #7
 800213a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800213c:	4b0b      	ldr	r3, [pc, #44]	@ (800216c <__NVIC_SetPriorityGrouping+0x40>)
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002142:	68ba      	ldr	r2, [r7, #8]
 8002144:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002148:	4013      	ands	r3, r2
 800214a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002154:	4b06      	ldr	r3, [pc, #24]	@ (8002170 <__NVIC_SetPriorityGrouping+0x44>)
 8002156:	4313      	orrs	r3, r2
 8002158:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800215a:	4a04      	ldr	r2, [pc, #16]	@ (800216c <__NVIC_SetPriorityGrouping+0x40>)
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	60d3      	str	r3, [r2, #12]
}
 8002160:	bf00      	nop
 8002162:	3714      	adds	r7, #20
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr
 800216c:	e000ed00 	.word	0xe000ed00
 8002170:	05fa0000 	.word	0x05fa0000

08002174 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002178:	4b04      	ldr	r3, [pc, #16]	@ (800218c <__NVIC_GetPriorityGrouping+0x18>)
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	0a1b      	lsrs	r3, r3, #8
 800217e:	f003 0307 	and.w	r3, r3, #7
}
 8002182:	4618      	mov	r0, r3
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr
 800218c:	e000ed00 	.word	0xe000ed00

08002190 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	4603      	mov	r3, r0
 8002198:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800219a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	db0b      	blt.n	80021ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021a2:	79fb      	ldrb	r3, [r7, #7]
 80021a4:	f003 021f 	and.w	r2, r3, #31
 80021a8:	4907      	ldr	r1, [pc, #28]	@ (80021c8 <__NVIC_EnableIRQ+0x38>)
 80021aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ae:	095b      	lsrs	r3, r3, #5
 80021b0:	2001      	movs	r0, #1
 80021b2:	fa00 f202 	lsl.w	r2, r0, r2
 80021b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021ba:	bf00      	nop
 80021bc:	370c      	adds	r7, #12
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	e000e100 	.word	0xe000e100

080021cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	4603      	mov	r3, r0
 80021d4:	6039      	str	r1, [r7, #0]
 80021d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	db0a      	blt.n	80021f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	b2da      	uxtb	r2, r3
 80021e4:	490c      	ldr	r1, [pc, #48]	@ (8002218 <__NVIC_SetPriority+0x4c>)
 80021e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ea:	0112      	lsls	r2, r2, #4
 80021ec:	b2d2      	uxtb	r2, r2
 80021ee:	440b      	add	r3, r1
 80021f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021f4:	e00a      	b.n	800220c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	b2da      	uxtb	r2, r3
 80021fa:	4908      	ldr	r1, [pc, #32]	@ (800221c <__NVIC_SetPriority+0x50>)
 80021fc:	79fb      	ldrb	r3, [r7, #7]
 80021fe:	f003 030f 	and.w	r3, r3, #15
 8002202:	3b04      	subs	r3, #4
 8002204:	0112      	lsls	r2, r2, #4
 8002206:	b2d2      	uxtb	r2, r2
 8002208:	440b      	add	r3, r1
 800220a:	761a      	strb	r2, [r3, #24]
}
 800220c:	bf00      	nop
 800220e:	370c      	adds	r7, #12
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr
 8002218:	e000e100 	.word	0xe000e100
 800221c:	e000ed00 	.word	0xe000ed00

08002220 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002220:	b480      	push	{r7}
 8002222:	b089      	sub	sp, #36	@ 0x24
 8002224:	af00      	add	r7, sp, #0
 8002226:	60f8      	str	r0, [r7, #12]
 8002228:	60b9      	str	r1, [r7, #8]
 800222a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	f003 0307 	and.w	r3, r3, #7
 8002232:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	f1c3 0307 	rsb	r3, r3, #7
 800223a:	2b04      	cmp	r3, #4
 800223c:	bf28      	it	cs
 800223e:	2304      	movcs	r3, #4
 8002240:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	3304      	adds	r3, #4
 8002246:	2b06      	cmp	r3, #6
 8002248:	d902      	bls.n	8002250 <NVIC_EncodePriority+0x30>
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	3b03      	subs	r3, #3
 800224e:	e000      	b.n	8002252 <NVIC_EncodePriority+0x32>
 8002250:	2300      	movs	r3, #0
 8002252:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002254:	f04f 32ff 	mov.w	r2, #4294967295
 8002258:	69bb      	ldr	r3, [r7, #24]
 800225a:	fa02 f303 	lsl.w	r3, r2, r3
 800225e:	43da      	mvns	r2, r3
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	401a      	ands	r2, r3
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002268:	f04f 31ff 	mov.w	r1, #4294967295
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	fa01 f303 	lsl.w	r3, r1, r3
 8002272:	43d9      	mvns	r1, r3
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002278:	4313      	orrs	r3, r2
         );
}
 800227a:	4618      	mov	r0, r3
 800227c:	3724      	adds	r7, #36	@ 0x24
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr

08002286 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002286:	b580      	push	{r7, lr}
 8002288:	b082      	sub	sp, #8
 800228a:	af00      	add	r7, sp, #0
 800228c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	f7ff ff4c 	bl	800212c <__NVIC_SetPriorityGrouping>
}
 8002294:	bf00      	nop
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}

0800229c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800229c:	b580      	push	{r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	4603      	mov	r3, r0
 80022a4:	60b9      	str	r1, [r7, #8]
 80022a6:	607a      	str	r2, [r7, #4]
 80022a8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80022aa:	2300      	movs	r3, #0
 80022ac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022ae:	f7ff ff61 	bl	8002174 <__NVIC_GetPriorityGrouping>
 80022b2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	68b9      	ldr	r1, [r7, #8]
 80022b8:	6978      	ldr	r0, [r7, #20]
 80022ba:	f7ff ffb1 	bl	8002220 <NVIC_EncodePriority>
 80022be:	4602      	mov	r2, r0
 80022c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022c4:	4611      	mov	r1, r2
 80022c6:	4618      	mov	r0, r3
 80022c8:	f7ff ff80 	bl	80021cc <__NVIC_SetPriority>
}
 80022cc:	bf00      	nop
 80022ce:	3718      	adds	r7, #24
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
 80022da:	4603      	mov	r3, r0
 80022dc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e2:	4618      	mov	r0, r3
 80022e4:	f7ff ff54 	bl	8002190 <__NVIC_EnableIRQ>
}
 80022e8:	bf00      	nop
 80022ea:	3708      	adds	r7, #8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b086      	sub	sp, #24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80022f8:	2300      	movs	r3, #0
 80022fa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80022fc:	f7ff faae 	bl	800185c <HAL_GetTick>
 8002300:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d101      	bne.n	800230c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002308:	2301      	movs	r3, #1
 800230a:	e099      	b.n	8002440 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2202      	movs	r2, #2
 8002310:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2200      	movs	r2, #0
 8002318:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f022 0201 	bic.w	r2, r2, #1
 800232a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800232c:	e00f      	b.n	800234e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800232e:	f7ff fa95 	bl	800185c <HAL_GetTick>
 8002332:	4602      	mov	r2, r0
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	2b05      	cmp	r3, #5
 800233a:	d908      	bls.n	800234e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2220      	movs	r2, #32
 8002340:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2203      	movs	r2, #3
 8002346:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	e078      	b.n	8002440 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0301 	and.w	r3, r3, #1
 8002358:	2b00      	cmp	r3, #0
 800235a:	d1e8      	bne.n	800232e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002364:	697a      	ldr	r2, [r7, #20]
 8002366:	4b38      	ldr	r3, [pc, #224]	@ (8002448 <HAL_DMA_Init+0x158>)
 8002368:	4013      	ands	r3, r2
 800236a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	685a      	ldr	r2, [r3, #4]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800237a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	691b      	ldr	r3, [r3, #16]
 8002380:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002386:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	699b      	ldr	r3, [r3, #24]
 800238c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002392:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6a1b      	ldr	r3, [r3, #32]
 8002398:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800239a:	697a      	ldr	r2, [r7, #20]
 800239c:	4313      	orrs	r3, r2
 800239e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a4:	2b04      	cmp	r3, #4
 80023a6:	d107      	bne.n	80023b8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b0:	4313      	orrs	r3, r2
 80023b2:	697a      	ldr	r2, [r7, #20]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	697a      	ldr	r2, [r7, #20]
 80023be:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	695b      	ldr	r3, [r3, #20]
 80023c6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	f023 0307 	bic.w	r3, r3, #7
 80023ce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d4:	697a      	ldr	r2, [r7, #20]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023de:	2b04      	cmp	r3, #4
 80023e0:	d117      	bne.n	8002412 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023e6:	697a      	ldr	r2, [r7, #20]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d00e      	beq.n	8002412 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f000 fa77 	bl	80028e8 <DMA_CheckFifoParam>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d008      	beq.n	8002412 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2240      	movs	r2, #64	@ 0x40
 8002404:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800240e:	2301      	movs	r3, #1
 8002410:	e016      	b.n	8002440 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	697a      	ldr	r2, [r7, #20]
 8002418:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f000 fa2e 	bl	800287c <DMA_CalcBaseAndBitshift>
 8002420:	4603      	mov	r3, r0
 8002422:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002428:	223f      	movs	r2, #63	@ 0x3f
 800242a:	409a      	lsls	r2, r3
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2200      	movs	r2, #0
 8002434:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2201      	movs	r2, #1
 800243a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800243e:	2300      	movs	r3, #0
}
 8002440:	4618      	mov	r0, r3
 8002442:	3718      	adds	r7, #24
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	e010803f 	.word	0xe010803f

0800244c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b086      	sub	sp, #24
 8002450:	af00      	add	r7, sp, #0
 8002452:	60f8      	str	r0, [r7, #12]
 8002454:	60b9      	str	r1, [r7, #8]
 8002456:	607a      	str	r2, [r7, #4]
 8002458:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800245a:	2300      	movs	r3, #0
 800245c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002462:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800246a:	2b01      	cmp	r3, #1
 800246c:	d101      	bne.n	8002472 <HAL_DMA_Start_IT+0x26>
 800246e:	2302      	movs	r3, #2
 8002470:	e048      	b.n	8002504 <HAL_DMA_Start_IT+0xb8>
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2201      	movs	r2, #1
 8002476:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2b01      	cmp	r3, #1
 8002484:	d137      	bne.n	80024f6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2202      	movs	r2, #2
 800248a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2200      	movs	r2, #0
 8002492:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	68b9      	ldr	r1, [r7, #8]
 800249a:	68f8      	ldr	r0, [r7, #12]
 800249c:	f000 f9c0 	bl	8002820 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024a4:	223f      	movs	r2, #63	@ 0x3f
 80024a6:	409a      	lsls	r2, r3
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f042 0216 	orr.w	r2, r2, #22
 80024ba:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	695a      	ldr	r2, [r3, #20]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80024ca:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d007      	beq.n	80024e4 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f042 0208 	orr.w	r2, r2, #8
 80024e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f042 0201 	orr.w	r2, r2, #1
 80024f2:	601a      	str	r2, [r3, #0]
 80024f4:	e005      	b.n	8002502 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2200      	movs	r2, #0
 80024fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80024fe:	2302      	movs	r3, #2
 8002500:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002502:	7dfb      	ldrb	r3, [r7, #23]
}
 8002504:	4618      	mov	r0, r3
 8002506:	3718      	adds	r7, #24
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}

0800250c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b086      	sub	sp, #24
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002514:	2300      	movs	r3, #0
 8002516:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002518:	4b8e      	ldr	r3, [pc, #568]	@ (8002754 <HAL_DMA_IRQHandler+0x248>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a8e      	ldr	r2, [pc, #568]	@ (8002758 <HAL_DMA_IRQHandler+0x24c>)
 800251e:	fba2 2303 	umull	r2, r3, r2, r3
 8002522:	0a9b      	lsrs	r3, r3, #10
 8002524:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800252a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002536:	2208      	movs	r2, #8
 8002538:	409a      	lsls	r2, r3
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	4013      	ands	r3, r2
 800253e:	2b00      	cmp	r3, #0
 8002540:	d01a      	beq.n	8002578 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 0304 	and.w	r3, r3, #4
 800254c:	2b00      	cmp	r3, #0
 800254e:	d013      	beq.n	8002578 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f022 0204 	bic.w	r2, r2, #4
 800255e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002564:	2208      	movs	r2, #8
 8002566:	409a      	lsls	r2, r3
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002570:	f043 0201 	orr.w	r2, r3, #1
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800257c:	2201      	movs	r2, #1
 800257e:	409a      	lsls	r2, r3
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	4013      	ands	r3, r2
 8002584:	2b00      	cmp	r3, #0
 8002586:	d012      	beq.n	80025ae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	695b      	ldr	r3, [r3, #20]
 800258e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002592:	2b00      	cmp	r3, #0
 8002594:	d00b      	beq.n	80025ae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800259a:	2201      	movs	r2, #1
 800259c:	409a      	lsls	r2, r3
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025a6:	f043 0202 	orr.w	r2, r3, #2
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025b2:	2204      	movs	r2, #4
 80025b4:	409a      	lsls	r2, r3
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	4013      	ands	r3, r2
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d012      	beq.n	80025e4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0302 	and.w	r3, r3, #2
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d00b      	beq.n	80025e4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025d0:	2204      	movs	r2, #4
 80025d2:	409a      	lsls	r2, r3
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025dc:	f043 0204 	orr.w	r2, r3, #4
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025e8:	2210      	movs	r2, #16
 80025ea:	409a      	lsls	r2, r3
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	4013      	ands	r3, r2
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d043      	beq.n	800267c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0308 	and.w	r3, r3, #8
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d03c      	beq.n	800267c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002606:	2210      	movs	r2, #16
 8002608:	409a      	lsls	r2, r3
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002618:	2b00      	cmp	r3, #0
 800261a:	d018      	beq.n	800264e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d108      	bne.n	800263c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800262e:	2b00      	cmp	r3, #0
 8002630:	d024      	beq.n	800267c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	4798      	blx	r3
 800263a:	e01f      	b.n	800267c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002640:	2b00      	cmp	r3, #0
 8002642:	d01b      	beq.n	800267c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	4798      	blx	r3
 800264c:	e016      	b.n	800267c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002658:	2b00      	cmp	r3, #0
 800265a:	d107      	bne.n	800266c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f022 0208 	bic.w	r2, r2, #8
 800266a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002670:	2b00      	cmp	r3, #0
 8002672:	d003      	beq.n	800267c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002680:	2220      	movs	r2, #32
 8002682:	409a      	lsls	r2, r3
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	4013      	ands	r3, r2
 8002688:	2b00      	cmp	r3, #0
 800268a:	f000 808f 	beq.w	80027ac <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0310 	and.w	r3, r3, #16
 8002698:	2b00      	cmp	r3, #0
 800269a:	f000 8087 	beq.w	80027ac <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026a2:	2220      	movs	r2, #32
 80026a4:	409a      	lsls	r2, r3
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	2b05      	cmp	r3, #5
 80026b4:	d136      	bne.n	8002724 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f022 0216 	bic.w	r2, r2, #22
 80026c4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	695a      	ldr	r2, [r3, #20]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80026d4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d103      	bne.n	80026e6 <HAL_DMA_IRQHandler+0x1da>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d007      	beq.n	80026f6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f022 0208 	bic.w	r2, r2, #8
 80026f4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026fa:	223f      	movs	r2, #63	@ 0x3f
 80026fc:	409a      	lsls	r2, r3
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2201      	movs	r2, #1
 8002706:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002716:	2b00      	cmp	r3, #0
 8002718:	d07e      	beq.n	8002818 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800271e:	6878      	ldr	r0, [r7, #4]
 8002720:	4798      	blx	r3
        }
        return;
 8002722:	e079      	b.n	8002818 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d01d      	beq.n	800276e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800273c:	2b00      	cmp	r3, #0
 800273e:	d10d      	bne.n	800275c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002744:	2b00      	cmp	r3, #0
 8002746:	d031      	beq.n	80027ac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	4798      	blx	r3
 8002750:	e02c      	b.n	80027ac <HAL_DMA_IRQHandler+0x2a0>
 8002752:	bf00      	nop
 8002754:	20000000 	.word	0x20000000
 8002758:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002760:	2b00      	cmp	r3, #0
 8002762:	d023      	beq.n	80027ac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	4798      	blx	r3
 800276c:	e01e      	b.n	80027ac <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002778:	2b00      	cmp	r3, #0
 800277a:	d10f      	bne.n	800279c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f022 0210 	bic.w	r2, r2, #16
 800278a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d003      	beq.n	80027ac <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d032      	beq.n	800281a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027b8:	f003 0301 	and.w	r3, r3, #1
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d022      	beq.n	8002806 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2205      	movs	r2, #5
 80027c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f022 0201 	bic.w	r2, r2, #1
 80027d6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	3301      	adds	r3, #1
 80027dc:	60bb      	str	r3, [r7, #8]
 80027de:	697a      	ldr	r2, [r7, #20]
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d307      	bcc.n	80027f4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d1f2      	bne.n	80027d8 <HAL_DMA_IRQHandler+0x2cc>
 80027f2:	e000      	b.n	80027f6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80027f4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2201      	movs	r2, #1
 80027fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800280a:	2b00      	cmp	r3, #0
 800280c:	d005      	beq.n	800281a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	4798      	blx	r3
 8002816:	e000      	b.n	800281a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002818:	bf00      	nop
    }
  }
}
 800281a:	3718      	adds	r7, #24
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}

08002820 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002820:	b480      	push	{r7}
 8002822:	b085      	sub	sp, #20
 8002824:	af00      	add	r7, sp, #0
 8002826:	60f8      	str	r0, [r7, #12]
 8002828:	60b9      	str	r1, [r7, #8]
 800282a:	607a      	str	r2, [r7, #4]
 800282c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800283c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	683a      	ldr	r2, [r7, #0]
 8002844:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	2b40      	cmp	r3, #64	@ 0x40
 800284c:	d108      	bne.n	8002860 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	68ba      	ldr	r2, [r7, #8]
 800285c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800285e:	e007      	b.n	8002870 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	68ba      	ldr	r2, [r7, #8]
 8002866:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	60da      	str	r2, [r3, #12]
}
 8002870:	bf00      	nop
 8002872:	3714      	adds	r7, #20
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	b2db      	uxtb	r3, r3
 800288a:	3b10      	subs	r3, #16
 800288c:	4a13      	ldr	r2, [pc, #76]	@ (80028dc <DMA_CalcBaseAndBitshift+0x60>)
 800288e:	fba2 2303 	umull	r2, r3, r2, r3
 8002892:	091b      	lsrs	r3, r3, #4
 8002894:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002896:	4a12      	ldr	r2, [pc, #72]	@ (80028e0 <DMA_CalcBaseAndBitshift+0x64>)
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	4413      	add	r3, r2
 800289c:	781b      	ldrb	r3, [r3, #0]
 800289e:	461a      	mov	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2b03      	cmp	r3, #3
 80028a8:	d908      	bls.n	80028bc <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	461a      	mov	r2, r3
 80028b0:	4b0c      	ldr	r3, [pc, #48]	@ (80028e4 <DMA_CalcBaseAndBitshift+0x68>)
 80028b2:	4013      	ands	r3, r2
 80028b4:	1d1a      	adds	r2, r3, #4
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	659a      	str	r2, [r3, #88]	@ 0x58
 80028ba:	e006      	b.n	80028ca <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	461a      	mov	r2, r3
 80028c2:	4b08      	ldr	r3, [pc, #32]	@ (80028e4 <DMA_CalcBaseAndBitshift+0x68>)
 80028c4:	4013      	ands	r3, r2
 80028c6:	687a      	ldr	r2, [r7, #4]
 80028c8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3714      	adds	r7, #20
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	aaaaaaab 	.word	0xaaaaaaab
 80028e0:	0801a48c 	.word	0x0801a48c
 80028e4:	fffffc00 	.word	0xfffffc00

080028e8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b085      	sub	sp, #20
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028f0:	2300      	movs	r3, #0
 80028f2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	699b      	ldr	r3, [r3, #24]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d11f      	bne.n	8002942 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	2b03      	cmp	r3, #3
 8002906:	d856      	bhi.n	80029b6 <DMA_CheckFifoParam+0xce>
 8002908:	a201      	add	r2, pc, #4	@ (adr r2, 8002910 <DMA_CheckFifoParam+0x28>)
 800290a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800290e:	bf00      	nop
 8002910:	08002921 	.word	0x08002921
 8002914:	08002933 	.word	0x08002933
 8002918:	08002921 	.word	0x08002921
 800291c:	080029b7 	.word	0x080029b7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002924:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d046      	beq.n	80029ba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002930:	e043      	b.n	80029ba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002936:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800293a:	d140      	bne.n	80029be <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002940:	e03d      	b.n	80029be <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	699b      	ldr	r3, [r3, #24]
 8002946:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800294a:	d121      	bne.n	8002990 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	2b03      	cmp	r3, #3
 8002950:	d837      	bhi.n	80029c2 <DMA_CheckFifoParam+0xda>
 8002952:	a201      	add	r2, pc, #4	@ (adr r2, 8002958 <DMA_CheckFifoParam+0x70>)
 8002954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002958:	08002969 	.word	0x08002969
 800295c:	0800296f 	.word	0x0800296f
 8002960:	08002969 	.word	0x08002969
 8002964:	08002981 	.word	0x08002981
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	73fb      	strb	r3, [r7, #15]
      break;
 800296c:	e030      	b.n	80029d0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002972:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d025      	beq.n	80029c6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800297e:	e022      	b.n	80029c6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002984:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002988:	d11f      	bne.n	80029ca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800298e:	e01c      	b.n	80029ca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	2b02      	cmp	r3, #2
 8002994:	d903      	bls.n	800299e <DMA_CheckFifoParam+0xb6>
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	2b03      	cmp	r3, #3
 800299a:	d003      	beq.n	80029a4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800299c:	e018      	b.n	80029d0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	73fb      	strb	r3, [r7, #15]
      break;
 80029a2:	e015      	b.n	80029d0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d00e      	beq.n	80029ce <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	73fb      	strb	r3, [r7, #15]
      break;
 80029b4:	e00b      	b.n	80029ce <DMA_CheckFifoParam+0xe6>
      break;
 80029b6:	bf00      	nop
 80029b8:	e00a      	b.n	80029d0 <DMA_CheckFifoParam+0xe8>
      break;
 80029ba:	bf00      	nop
 80029bc:	e008      	b.n	80029d0 <DMA_CheckFifoParam+0xe8>
      break;
 80029be:	bf00      	nop
 80029c0:	e006      	b.n	80029d0 <DMA_CheckFifoParam+0xe8>
      break;
 80029c2:	bf00      	nop
 80029c4:	e004      	b.n	80029d0 <DMA_CheckFifoParam+0xe8>
      break;
 80029c6:	bf00      	nop
 80029c8:	e002      	b.n	80029d0 <DMA_CheckFifoParam+0xe8>
      break;   
 80029ca:	bf00      	nop
 80029cc:	e000      	b.n	80029d0 <DMA_CheckFifoParam+0xe8>
      break;
 80029ce:	bf00      	nop
    }
  } 
  
  return status; 
 80029d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3714      	adds	r7, #20
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop

080029e0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d101      	bne.n	80029f2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e086      	b.n	8002b00 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d106      	bne.n	8002a0a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2220      	movs	r2, #32
 8002a00:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	f004 fe5f 	bl	80076c8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a0a:	4b3f      	ldr	r3, [pc, #252]	@ (8002b08 <HAL_ETH_Init+0x128>)
 8002a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a0e:	4a3e      	ldr	r2, [pc, #248]	@ (8002b08 <HAL_ETH_Init+0x128>)
 8002a10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a14:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a16:	4b3c      	ldr	r3, [pc, #240]	@ (8002b08 <HAL_ETH_Init+0x128>)
 8002a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a1e:	60bb      	str	r3, [r7, #8]
 8002a20:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002a22:	4b3a      	ldr	r3, [pc, #232]	@ (8002b0c <HAL_ETH_Init+0x12c>)
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	4a39      	ldr	r2, [pc, #228]	@ (8002b0c <HAL_ETH_Init+0x12c>)
 8002a28:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002a2c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002a2e:	4b37      	ldr	r3, [pc, #220]	@ (8002b0c <HAL_ETH_Init+0x12c>)
 8002a30:	685a      	ldr	r2, [r3, #4]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	4935      	ldr	r1, [pc, #212]	@ (8002b0c <HAL_ETH_Init+0x12c>)
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002a3c:	4b33      	ldr	r3, [pc, #204]	@ (8002b0c <HAL_ETH_Init+0x12c>)
 8002a3e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	6812      	ldr	r2, [r2, #0]
 8002a4e:	f043 0301 	orr.w	r3, r3, #1
 8002a52:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002a56:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a58:	f7fe ff00 	bl	800185c <HAL_GetTick>
 8002a5c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002a5e:	e011      	b.n	8002a84 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002a60:	f7fe fefc 	bl	800185c <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002a6e:	d909      	bls.n	8002a84 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2204      	movs	r2, #4
 8002a74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	22e0      	movs	r2, #224	@ 0xe0
 8002a7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e03d      	b.n	8002b00 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0301 	and.w	r3, r3, #1
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d1e4      	bne.n	8002a60 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f000 ff5c 	bl	8003954 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	f001 f807 	bl	8003ab0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f001 f85d 	bl	8003b62 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	461a      	mov	r2, r3
 8002aae:	2100      	movs	r1, #0
 8002ab0:	6878      	ldr	r0, [r7, #4]
 8002ab2:	f000 ffc5 	bl	8003a40 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8002ac4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	4b0f      	ldr	r3, [pc, #60]	@ (8002b10 <HAL_ETH_Init+0x130>)
 8002ad4:	430b      	orrs	r3, r1
 8002ad6:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002aea:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2210      	movs	r2, #16
 8002afa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002afe:	2300      	movs	r3, #0
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3710      	adds	r7, #16
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40023800 	.word	0x40023800
 8002b0c:	40013800 	.word	0x40013800
 8002b10:	00020060 	.word	0x00020060

08002b14 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b22:	2b10      	cmp	r3, #16
 8002b24:	d15f      	bne.n	8002be6 <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2220      	movs	r2, #32
 8002b2a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2201      	movs	r2, #1
 8002b32:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2204      	movs	r2, #4
 8002b38:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f000 f9f6 	bl	8002f2c <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002b48:	2001      	movs	r0, #1
 8002b4a:	f7fe fe93 	bl	8001874 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	68fa      	ldr	r2, [r7, #12]
 8002b54:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b5e:	699b      	ldr	r3, [r3, #24]
 8002b60:	687a      	ldr	r2, [r7, #4]
 8002b62:	6812      	ldr	r2, [r2, #0]
 8002b64:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002b68:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002b6c:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b76:	699b      	ldr	r3, [r3, #24]
 8002b78:	687a      	ldr	r2, [r7, #4]
 8002b7a:	6812      	ldr	r2, [r2, #0]
 8002b7c:	f043 0302 	orr.w	r3, r3, #2
 8002b80:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002b84:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f000 fd80 	bl	800368c <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f042 0208 	orr.w	r2, r2, #8
 8002b9a:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002ba4:	2001      	movs	r0, #1
 8002ba6:	f7fe fe65 	bl	8001874 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	68fa      	ldr	r2, [r7, #12]
 8002bb0:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f042 0204 	orr.w	r2, r2, #4
 8002bc0:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bca:	69d9      	ldr	r1, [r3, #28]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	4b07      	ldr	r3, [pc, #28]	@ (8002bf0 <HAL_ETH_Start_IT+0xdc>)
 8002bd2:	430b      	orrs	r3, r1
 8002bd4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002bd8:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2240      	movs	r2, #64	@ 0x40
 8002bde:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 8002be2:	2300      	movs	r3, #0
 8002be4:	e000      	b.n	8002be8 <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
  }
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3710      	adds	r7, #16
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	0001a0c1 	.word	0x0001a0c1

08002bf4 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c02:	2b40      	cmp	r3, #64	@ 0x40
 8002c04:	d16e      	bne.n	8002ce4 <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2220      	movs	r2, #32
 8002c0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c16:	69d9      	ldr	r1, [r3, #28]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	4b34      	ldr	r3, [pc, #208]	@ (8002cf0 <HAL_ETH_Stop_IT+0xfc>)
 8002c1e:	400b      	ands	r3, r1
 8002c20:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002c24:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c2e:	699b      	ldr	r3, [r3, #24]
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	6812      	ldr	r2, [r2, #0]
 8002c34:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002c38:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002c3c:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c46:	699b      	ldr	r3, [r3, #24]
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	6812      	ldr	r2, [r2, #0]
 8002c4c:	f023 0302 	bic.w	r3, r3, #2
 8002c50:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002c54:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f022 0204 	bic.w	r2, r2, #4
 8002c64:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002c6e:	2001      	movs	r0, #1
 8002c70:	f7fe fe00 	bl	8001874 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	693a      	ldr	r2, [r7, #16]
 8002c7a:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f000 fd05 	bl	800368c <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f022 0208 	bic.w	r2, r2, #8
 8002c90:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002c9a:	2001      	movs	r0, #1
 8002c9c:	f7fe fdea 	bl	8001874 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	693a      	ldr	r2, [r7, #16]
 8002ca6:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002ca8:	2300      	movs	r3, #0
 8002caa:	617b      	str	r3, [r7, #20]
 8002cac:	e00e      	b.n	8002ccc <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	697a      	ldr	r2, [r7, #20]
 8002cb2:	3212      	adds	r2, #18
 8002cb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cb8:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	3301      	adds	r3, #1
 8002cca:	617b      	str	r3, [r7, #20]
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	2b03      	cmp	r3, #3
 8002cd0:	d9ed      	bls.n	8002cae <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2210      	movs	r2, #16
 8002cdc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	e000      	b.n	8002ce6 <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
  }
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3718      	adds	r7, #24
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	fffe5f3e 	.word	0xfffe5f3e

08002cf4 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b082      	sub	sp, #8
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d109      	bne.n	8002d18 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d0a:	f043 0201 	orr.w	r2, r3, #1
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e045      	b.n	8002da4 <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d1e:	2b40      	cmp	r3, #64	@ 0x40
 8002d20:	d13f      	bne.n	8002da2 <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	6839      	ldr	r1, [r7, #0]
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 ff86 	bl	8003c40 <ETH_Prepare_Tx_Descriptors>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d009      	beq.n	8002d4e <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d40:	f043 0202 	orr.w	r2, r3, #2
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e02a      	b.n	8002da4 <HAL_ETH_Transmit_IT+0xb0>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002d4e:	f3bf 8f4f 	dsb	sy
}
 8002d52:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d58:	1c5a      	adds	r2, r3, #1
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	629a      	str	r2, [r3, #40]	@ 0x28
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d62:	2b03      	cmp	r3, #3
 8002d64:	d904      	bls.n	8002d70 <HAL_ETH_Transmit_IT+0x7c>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d6a:	1f1a      	subs	r2, r3, #4
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d78:	695b      	ldr	r3, [r3, #20]
 8002d7a:	f003 0304 	and.w	r3, r3, #4
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d00d      	beq.n	8002d9e <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	2304      	movs	r3, #4
 8002d8e:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d98:	461a      	mov	r2, r3
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	e000      	b.n	8002da4 <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
  }
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3708      	adds	r7, #8
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b088      	sub	sp, #32
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8002db6:	2300      	movs	r3, #0
 8002db8:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d109      	bne.n	8002dd8 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dca:	f043 0201 	orr.w	r2, r3, #1
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e0a4      	b.n	8002f22 <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002dde:	2b40      	cmp	r3, #64	@ 0x40
 8002de0:	d001      	beq.n	8002de6 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e09d      	b.n	8002f22 <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dea:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	69fa      	ldr	r2, [r7, #28]
 8002df0:	3212      	adds	r2, #18
 8002df2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002df6:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002dfc:	f1c3 0304 	rsb	r3, r3, #4
 8002e00:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002e02:	e066      	b.n	8002ed2 <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d007      	beq.n	8002e20 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	69da      	ldr	r2, [r3, #28]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	699a      	ldr	r2, [r3, #24]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d103      	bne.n	8002e34 <HAL_ETH_ReadData+0x88>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d03c      	beq.n	8002eae <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d005      	beq.n	8002e4c <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2200      	movs	r2, #0
 8002e44:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	0c1b      	lsrs	r3, r3, #16
 8002e52:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8002e56:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8002e58:	69bb      	ldr	r3, [r7, #24]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d005      	beq.n	8002e70 <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	689a      	ldr	r2, [r3, #8]
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8002e88:	461a      	mov	r2, r3
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	b29b      	uxth	r3, r3
 8002e8e:	f004 fde7 	bl	8007a60 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e96:	1c5a      	adds	r2, r3, #1
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	441a      	add	r2, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	61fb      	str	r3, [r7, #28]
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	2b03      	cmp	r3, #3
 8002eb8:	d902      	bls.n	8002ec0 <HAL_ETH_ReadData+0x114>
 8002eba:	69fb      	ldr	r3, [r7, #28]
 8002ebc:	3b04      	subs	r3, #4
 8002ebe:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	69fa      	ldr	r2, [r7, #28]
 8002ec4:	3212      	adds	r2, #18
 8002ec6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002eca:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	3301      	adds	r3, #1
 8002ed0:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002ed2:	69bb      	ldr	r3, [r7, #24]
 8002ed4:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	db06      	blt.n	8002ee8 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002eda:	697a      	ldr	r2, [r7, #20]
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d202      	bcs.n	8002ee8 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 8002ee2:	7cfb      	ldrb	r3, [r7, #19]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d08d      	beq.n	8002e04 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	441a      	add	r2, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d002      	beq.n	8002f02 <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f000 f815 	bl	8002f2c <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	69fa      	ldr	r2, [r7, #28]
 8002f06:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8002f08:	7cfb      	ldrb	r3, [r7, #19]
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d108      	bne.n	8002f20 <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	e000      	b.n	8002f22 <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3720      	adds	r7, #32
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
	...

08002f2c <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b088      	sub	sp, #32
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8002f34:	2300      	movs	r3, #0
 8002f36:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f40:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	69fa      	ldr	r2, [r7, #28]
 8002f46:	3212      	adds	r2, #18
 8002f48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f4c:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f52:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8002f54:	e042      	b.n	8002fdc <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	6a1b      	ldr	r3, [r3, #32]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d112      	bne.n	8002f84 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8002f5e:	f107 0308 	add.w	r3, r7, #8
 8002f62:	4618      	mov	r0, r3
 8002f64:	f004 fd4c 	bl	8007a00 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d102      	bne.n	8002f74 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	74fb      	strb	r3, [r7, #19]
 8002f72:	e007      	b.n	8002f84 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	461a      	mov	r2, r3
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	461a      	mov	r2, r3
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8002f84:	7cfb      	ldrb	r3, [r7, #19]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d028      	beq.n	8002fdc <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d106      	bne.n	8002fa0 <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	695a      	ldr	r2, [r3, #20]
 8002f96:	4b26      	ldr	r3, [pc, #152]	@ (8003030 <ETH_UpdateDescriptor+0x104>)
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	697a      	ldr	r2, [r7, #20]
 8002f9c:	6053      	str	r3, [r2, #4]
 8002f9e:	e005      	b.n	8002fac <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	695b      	ldr	r3, [r3, #20]
 8002fa4:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8002fb8:	69fb      	ldr	r3, [r7, #28]
 8002fba:	3301      	adds	r3, #1
 8002fbc:	61fb      	str	r3, [r7, #28]
 8002fbe:	69fb      	ldr	r3, [r7, #28]
 8002fc0:	2b03      	cmp	r3, #3
 8002fc2:	d902      	bls.n	8002fca <ETH_UpdateDescriptor+0x9e>
 8002fc4:	69fb      	ldr	r3, [r7, #28]
 8002fc6:	3b04      	subs	r3, #4
 8002fc8:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	69fa      	ldr	r2, [r7, #28]
 8002fce:	3212      	adds	r2, #18
 8002fd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fd4:	617b      	str	r3, [r7, #20]
      desccount--;
 8002fd6:	69bb      	ldr	r3, [r7, #24]
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8002fdc:	69bb      	ldr	r3, [r7, #24]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d002      	beq.n	8002fe8 <ETH_UpdateDescriptor+0xbc>
 8002fe2:	7cfb      	ldrb	r3, [r7, #19]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d1b6      	bne.n	8002f56 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002fec:	69ba      	ldr	r2, [r7, #24]
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d01a      	beq.n	8003028 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8002ff2:	69fb      	ldr	r3, [r7, #28]
 8002ff4:	3303      	adds	r3, #3
 8002ff6:	f003 0303 	and.w	r3, r3, #3
 8002ffa:	60fb      	str	r3, [r7, #12]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002ffc:	f3bf 8f5f 	dmb	sy
}
 8003000:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6919      	ldr	r1, [r3, #16]
 8003006:	68fa      	ldr	r2, [r7, #12]
 8003008:	4613      	mov	r3, r2
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	4413      	add	r3, r2
 800300e:	00db      	lsls	r3, r3, #3
 8003010:	18ca      	adds	r2, r1, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800301a:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	69fa      	ldr	r2, [r7, #28]
 8003020:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8003028:	bf00      	nop
 800302a:	3720      	adds	r7, #32
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	80004000 	.word	0x80004000

08003034 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b086      	sub	sp, #24
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	3318      	adds	r3, #24
 8003040:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003046:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800304c:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 800304e:	2301      	movs	r3, #1
 8003050:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8003052:	e047      	b.n	80030e4 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8003054:	2301      	movs	r3, #1
 8003056:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	3b01      	subs	r3, #1
 800305c:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 800305e:	68ba      	ldr	r2, [r7, #8]
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	3304      	adds	r3, #4
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	4413      	add	r3, r2
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d10a      	bne.n	8003084 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	3301      	adds	r3, #1
 8003072:	613b      	str	r3, [r7, #16]
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	2b03      	cmp	r3, #3
 8003078:	d902      	bls.n	8003080 <HAL_ETH_ReleaseTxPacket+0x4c>
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	3b04      	subs	r3, #4
 800307e:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8003080:	2300      	movs	r3, #0
 8003082:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8003084:	7bbb      	ldrb	r3, [r7, #14]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d02c      	beq.n	80030e4 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	68d9      	ldr	r1, [r3, #12]
 800308e:	693a      	ldr	r2, [r7, #16]
 8003090:	4613      	mov	r3, r2
 8003092:	009b      	lsls	r3, r3, #2
 8003094:	4413      	add	r3, r2
 8003096:	00db      	lsls	r3, r3, #3
 8003098:	440b      	add	r3, r1
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2b00      	cmp	r3, #0
 800309e:	db1f      	blt.n	80030e0 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 80030a0:	68ba      	ldr	r2, [r7, #8]
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	3304      	adds	r3, #4
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	4413      	add	r3, r2
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	4618      	mov	r0, r3
 80030ae:	f004 fd19 	bl	8007ae4 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 80030b2:	68ba      	ldr	r2, [r7, #8]
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	3304      	adds	r3, #4
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	4413      	add	r3, r2
 80030bc:	2200      	movs	r2, #0
 80030be:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	3301      	adds	r3, #1
 80030c4:	613b      	str	r3, [r7, #16]
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	2b03      	cmp	r3, #3
 80030ca:	d902      	bls.n	80030d2 <HAL_ETH_ReleaseTxPacket+0x9e>
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	3b04      	subs	r3, #4
 80030d0:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	697a      	ldr	r2, [r7, #20]
 80030d6:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	693a      	ldr	r2, [r7, #16]
 80030dc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80030de:	e001      	b.n	80030e4 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 80030e0:	2300      	movs	r3, #0
 80030e2:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d002      	beq.n	80030f0 <HAL_ETH_ReleaseTxPacket+0xbc>
 80030ea:	7bfb      	ldrb	r3, [r7, #15]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d1b1      	bne.n	8003054 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3718      	adds	r7, #24
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
	...

080030fc <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b086      	sub	sp, #24
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800310a:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003114:	695b      	ldr	r3, [r3, #20]
 8003116:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003120:	69db      	ldr	r3, [r3, #28]
 8003122:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8003124:	4b4b      	ldr	r3, [pc, #300]	@ (8003254 <HAL_ETH_IRQHandler+0x158>)
 8003126:	695b      	ldr	r3, [r3, #20]
 8003128:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003130:	2b00      	cmp	r3, #0
 8003132:	d00e      	beq.n	8003152 <HAL_ETH_IRQHandler+0x56>
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800313a:	2b00      	cmp	r3, #0
 800313c:	d009      	beq.n	8003152 <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003146:	461a      	mov	r2, r3
 8003148:	4b43      	ldr	r3, [pc, #268]	@ (8003258 <HAL_ETH_IRQHandler+0x15c>)
 800314a:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	f003 ffcf 	bl	80070f0 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	f003 0301 	and.w	r3, r3, #1
 8003158:	2b00      	cmp	r3, #0
 800315a:	d00f      	beq.n	800317c <HAL_ETH_IRQHandler+0x80>
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f003 0301 	and.w	r3, r3, #1
 8003162:	2b00      	cmp	r3, #0
 8003164:	d00a      	beq.n	800317c <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800316e:	461a      	mov	r2, r3
 8003170:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8003174:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f003 ffca 	bl	8007110 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d042      	beq.n	800320c <HAL_ETH_IRQHandler+0x110>
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d03d      	beq.n	800320c <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003196:	f043 0208 	orr.w	r2, r3, #8
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d01a      	beq.n	80031e0 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80031b2:	695a      	ldr	r2, [r3, #20]
 80031b4:	4b29      	ldr	r3, [pc, #164]	@ (800325c <HAL_ETH_IRQHandler+0x160>)
 80031b6:	4013      	ands	r3, r2
 80031b8:	687a      	ldr	r2, [r7, #4]
 80031ba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80031c6:	69db      	ldr	r3, [r3, #28]
 80031c8:	687a      	ldr	r2, [r7, #4]
 80031ca:	6812      	ldr	r2, [r2, #0]
 80031cc:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 80031d0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80031d4:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	22e0      	movs	r2, #224	@ 0xe0
 80031da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80031de:	e012      	b.n	8003206 <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80031e8:	695a      	ldr	r2, [r3, #20]
 80031ea:	f248 6380 	movw	r3, #34432	@ 0x8680
 80031ee:	4013      	ands	r3, r2
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80031fe:	461a      	mov	r2, r3
 8003200:	f248 6380 	movw	r3, #34432	@ 0x8680
 8003204:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f003 ff92 	bl	8007130 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	f003 0308 	and.w	r3, r3, #8
 8003212:	2b00      	cmp	r3, #0
 8003214:	d00e      	beq.n	8003234 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800321c:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f000 f81a 	bl	8003260 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d006      	beq.n	800324c <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 800323e:	4b05      	ldr	r3, [pc, #20]	@ (8003254 <HAL_ETH_IRQHandler+0x158>)
 8003240:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003244:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f000 f814 	bl	8003274 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 800324c:	bf00      	nop
 800324e:	3718      	adds	r7, #24
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	40013c00 	.word	0x40013c00
 8003258:	00010040 	.word	0x00010040
 800325c:	007e2000 	.word	0x007e2000

08003260 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8003268:	bf00      	nop
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 800327c:	bf00      	nop
 800327e:	370c      	adds	r7, #12
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr

08003288 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b086      	sub	sp, #24
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	607a      	str	r2, [r7, #4]
 8003294:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	691b      	ldr	r3, [r3, #16]
 800329c:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	f003 031c 	and.w	r3, r3, #28
 80032a4:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	02db      	lsls	r3, r3, #11
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	697a      	ldr	r2, [r7, #20]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	019b      	lsls	r3, r3, #6
 80032b6:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 80032ba:	697a      	ldr	r2, [r7, #20]
 80032bc:	4313      	orrs	r3, r2
 80032be:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	f023 0302 	bic.w	r3, r3, #2
 80032c6:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	f043 0301 	orr.w	r3, r3, #1
 80032ce:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	697a      	ldr	r2, [r7, #20]
 80032d6:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 80032d8:	f7fe fac0 	bl	800185c <HAL_GetTick>
 80032dc:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80032de:	e00d      	b.n	80032fc <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 80032e0:	f7fe fabc 	bl	800185c <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032ee:	d301      	bcc.n	80032f4 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e010      	b.n	8003316 <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	691b      	ldr	r3, [r3, #16]
 80032fa:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	f003 0301 	and.w	r3, r3, #1
 8003302:	2b00      	cmp	r3, #0
 8003304:	d1ec      	bne.n	80032e0 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	695b      	ldr	r3, [r3, #20]
 800330c:	b29b      	uxth	r3, r3
 800330e:	461a      	mov	r2, r3
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	3718      	adds	r7, #24
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}

0800331e <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 800331e:	b580      	push	{r7, lr}
 8003320:	b086      	sub	sp, #24
 8003322:	af00      	add	r7, sp, #0
 8003324:	60f8      	str	r0, [r7, #12]
 8003326:	60b9      	str	r1, [r7, #8]
 8003328:	607a      	str	r2, [r7, #4]
 800332a:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	691b      	ldr	r3, [r3, #16]
 8003332:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	f003 031c 	and.w	r3, r3, #28
 800333a:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	02db      	lsls	r3, r3, #11
 8003340:	b29b      	uxth	r3, r3
 8003342:	697a      	ldr	r2, [r7, #20]
 8003344:	4313      	orrs	r3, r2
 8003346:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	019b      	lsls	r3, r3, #6
 800334c:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8003350:	697a      	ldr	r2, [r7, #20]
 8003352:	4313      	orrs	r3, r2
 8003354:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	f043 0302 	orr.w	r3, r3, #2
 800335c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	f043 0301 	orr.w	r3, r3, #1
 8003364:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	b29a      	uxth	r2, r3
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	697a      	ldr	r2, [r7, #20]
 8003376:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003378:	f7fe fa70 	bl	800185c <HAL_GetTick>
 800337c:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800337e:	e00d      	b.n	800339c <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8003380:	f7fe fa6c 	bl	800185c <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800338e:	d301      	bcc.n	8003394 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e009      	b.n	80033a8 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	691b      	ldr	r3, [r3, #16]
 800339a:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	f003 0301 	and.w	r3, r3, #1
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d1ec      	bne.n	8003380 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 80033a6:	2300      	movs	r3, #0
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3718      	adds	r7, #24
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d101      	bne.n	80033c4 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e0e6      	b.n	8003592 <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 0310 	and.w	r3, r3, #16
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	bf14      	ite	ne
 80033d2:	2301      	movne	r3, #1
 80033d4:	2300      	moveq	r3, #0
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	461a      	mov	r2, r3
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	bf0c      	ite	eq
 80033fc:	2301      	moveq	r3, #1
 80033fe:	2300      	movne	r3, #0
 8003400:	b2db      	uxtb	r3, r3
 8003402:	461a      	mov	r2, r3
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8003414:	2b00      	cmp	r3, #0
 8003416:	bf14      	ite	ne
 8003418:	2301      	movne	r3, #1
 800341a:	2300      	moveq	r3, #0
 800341c:	b2db      	uxtb	r3, r3
 800341e:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800342e:	2b00      	cmp	r3, #0
 8003430:	bf0c      	ite	eq
 8003432:	2301      	moveq	r3, #1
 8003434:	2300      	movne	r3, #0
 8003436:	b2db      	uxtb	r3, r3
 8003438:	461a      	mov	r2, r3
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003448:	2b00      	cmp	r3, #0
 800344a:	bf14      	ite	ne
 800344c:	2301      	movne	r3, #1
 800344e:	2300      	moveq	r3, #0
 8003450:	b2db      	uxtb	r3, r3
 8003452:	461a      	mov	r2, r3
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800347e:	2b00      	cmp	r3, #0
 8003480:	bf0c      	ite	eq
 8003482:	2301      	moveq	r3, #1
 8003484:	2300      	movne	r3, #0
 8003486:	b2db      	uxtb	r3, r3
 8003488:	461a      	mov	r2, r3
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003498:	2b00      	cmp	r3, #0
 800349a:	bf0c      	ite	eq
 800349c:	2301      	moveq	r3, #1
 800349e:	2300      	movne	r3, #0
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	461a      	mov	r2, r3
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	bf14      	ite	ne
 80034b6:	2301      	movne	r3, #1
 80034b8:	2300      	moveq	r3, #0
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	461a      	mov	r2, r3
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034da:	2b00      	cmp	r3, #0
 80034dc:	bf14      	ite	ne
 80034de:	2301      	movne	r3, #1
 80034e0:	2300      	moveq	r3, #0
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	461a      	mov	r2, r3
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	bf14      	ite	ne
 80034f8:	2301      	movne	r3, #1
 80034fa:	2300      	moveq	r3, #0
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	461a      	mov	r2, r3
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	699b      	ldr	r3, [r3, #24]
 800350a:	f003 0302 	and.w	r3, r3, #2
 800350e:	2b00      	cmp	r3, #0
 8003510:	bf14      	ite	ne
 8003512:	2301      	movne	r3, #1
 8003514:	2300      	moveq	r3, #0
 8003516:	b2db      	uxtb	r3, r3
 8003518:	461a      	mov	r2, r3
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	699b      	ldr	r3, [r3, #24]
 8003526:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800352a:	2b00      	cmp	r3, #0
 800352c:	bf0c      	ite	eq
 800352e:	2301      	moveq	r3, #1
 8003530:	2300      	movne	r3, #0
 8003532:	b2db      	uxtb	r3, r3
 8003534:	461a      	mov	r2, r3
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	699b      	ldr	r3, [r3, #24]
 8003542:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	699b      	ldr	r3, [r3, #24]
 8003550:	0c1b      	lsrs	r3, r3, #16
 8003552:	b29a      	uxth	r2, r3
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	699b      	ldr	r3, [r3, #24]
 800355e:	f003 0304 	and.w	r3, r3, #4
 8003562:	2b00      	cmp	r3, #0
 8003564:	bf14      	ite	ne
 8003566:	2301      	movne	r3, #1
 8003568:	2300      	moveq	r3, #0
 800356a:	b2db      	uxtb	r3, r3
 800356c:	461a      	mov	r2, r3
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	699b      	ldr	r3, [r3, #24]
 800357a:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 800357e:	2b00      	cmp	r3, #0
 8003580:	bf14      	ite	ne
 8003582:	2301      	movne	r3, #1
 8003584:	2300      	moveq	r3, #0
 8003586:	b2db      	uxtb	r3, r3
 8003588:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	370c      	adds	r7, #12
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr

0800359e <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 800359e:	b580      	push	{r7, lr}
 80035a0:	b082      	sub	sp, #8
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	6078      	str	r0, [r7, #4]
 80035a6:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d101      	bne.n	80035b2 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e00b      	b.n	80035ca <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035b8:	2b10      	cmp	r3, #16
 80035ba:	d105      	bne.n	80035c8 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 80035bc:	6839      	ldr	r1, [r7, #0]
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f000 f88a 	bl	80036d8 <ETH_SetMACConfig>

    return HAL_OK;
 80035c4:	2300      	movs	r3, #0
 80035c6:	e000      	b.n	80035ca <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
  }
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3708      	adds	r7, #8
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
	...

080035d4 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	691b      	ldr	r3, [r3, #16]
 80035e2:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f023 031c 	bic.w	r3, r3, #28
 80035ea:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80035ec:	f001 fac6 	bl	8004b7c <HAL_RCC_GetHCLKFreq>
 80035f0:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	4a14      	ldr	r2, [pc, #80]	@ (8003648 <HAL_ETH_SetMDIOClockRange+0x74>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d804      	bhi.n	8003604 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f043 0308 	orr.w	r3, r3, #8
 8003600:	60fb      	str	r3, [r7, #12]
 8003602:	e019      	b.n	8003638 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	4a11      	ldr	r2, [pc, #68]	@ (800364c <HAL_ETH_SetMDIOClockRange+0x78>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d204      	bcs.n	8003616 <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f043 030c 	orr.w	r3, r3, #12
 8003612:	60fb      	str	r3, [r7, #12]
 8003614:	e010      	b.n	8003638 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	4a0d      	ldr	r2, [pc, #52]	@ (8003650 <HAL_ETH_SetMDIOClockRange+0x7c>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d90c      	bls.n	8003638 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	4a0c      	ldr	r2, [pc, #48]	@ (8003654 <HAL_ETH_SetMDIOClockRange+0x80>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d804      	bhi.n	8003630 <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	f043 0304 	orr.w	r3, r3, #4
 800362c:	60fb      	str	r3, [r7, #12]
 800362e:	e003      	b.n	8003638 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f043 0310 	orr.w	r3, r3, #16
 8003636:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	68fa      	ldr	r2, [r7, #12]
 800363e:	611a      	str	r2, [r3, #16]
}
 8003640:	bf00      	nop
 8003642:	3710      	adds	r7, #16
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}
 8003648:	02160ebf 	.word	0x02160ebf
 800364c:	03938700 	.word	0x03938700
 8003650:	05f5e0ff 	.word	0x05f5e0ff
 8003654:	08f0d17f 	.word	0x08f0d17f

08003658 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 8003666:	4618      	mov	r0, r3
 8003668:	370c      	adds	r7, #12
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr

08003672 <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 8003672:	b480      	push	{r7}
 8003674:	b083      	sub	sp, #12
 8003676:	af00      	add	r7, sp, #0
 8003678:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 8003680:	4618      	mov	r0, r3
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8003694:	2300      	movs	r3, #0
 8003696:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036a0:	699b      	ldr	r3, [r3, #24]
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	6812      	ldr	r2, [r2, #0]
 80036a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036aa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80036ae:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036b8:	699b      	ldr	r3, [r3, #24]
 80036ba:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80036bc:	2001      	movs	r0, #1
 80036be:	f7fe f8d9 	bl	8001874 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80036cc:	6193      	str	r3, [r2, #24]
}
 80036ce:	bf00      	nop
 80036d0:	3710      	adds	r7, #16
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
	...

080036d8 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
 80036e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80036ea:	68fa      	ldr	r2, [r7, #12]
 80036ec:	4b53      	ldr	r3, [pc, #332]	@ (800383c <ETH_SetMACConfig+0x164>)
 80036ee:	4013      	ands	r3, r2
 80036f0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	7b9b      	ldrb	r3, [r3, #14]
 80036f6:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80036f8:	683a      	ldr	r2, [r7, #0]
 80036fa:	7c12      	ldrb	r2, [r2, #16]
 80036fc:	2a00      	cmp	r2, #0
 80036fe:	d102      	bne.n	8003706 <ETH_SetMACConfig+0x2e>
 8003700:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003704:	e000      	b.n	8003708 <ETH_SetMACConfig+0x30>
 8003706:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003708:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800370a:	683a      	ldr	r2, [r7, #0]
 800370c:	7c52      	ldrb	r2, [r2, #17]
 800370e:	2a00      	cmp	r2, #0
 8003710:	d102      	bne.n	8003718 <ETH_SetMACConfig+0x40>
 8003712:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003716:	e000      	b.n	800371a <ETH_SetMACConfig+0x42>
 8003718:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800371a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003720:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	7fdb      	ldrb	r3, [r3, #31]
 8003726:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003728:	431a      	orrs	r2, r3
                        macconf->Speed |
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800372e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003730:	683a      	ldr	r2, [r7, #0]
 8003732:	7f92      	ldrb	r2, [r2, #30]
 8003734:	2a00      	cmp	r2, #0
 8003736:	d102      	bne.n	800373e <ETH_SetMACConfig+0x66>
 8003738:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800373c:	e000      	b.n	8003740 <ETH_SetMACConfig+0x68>
 800373e:	2200      	movs	r2, #0
                        macconf->Speed |
 8003740:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	7f1b      	ldrb	r3, [r3, #28]
 8003746:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003748:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800374e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	791b      	ldrb	r3, [r3, #4]
 8003754:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8003756:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003758:	683a      	ldr	r2, [r7, #0]
 800375a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800375e:	2a00      	cmp	r2, #0
 8003760:	d102      	bne.n	8003768 <ETH_SetMACConfig+0x90>
 8003762:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003766:	e000      	b.n	800376a <ETH_SetMACConfig+0x92>
 8003768:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800376a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	7bdb      	ldrb	r3, [r3, #15]
 8003770:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003772:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003778:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003780:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003782:	4313      	orrs	r3, r2
 8003784:	68fa      	ldr	r2, [r7, #12]
 8003786:	4313      	orrs	r3, r2
 8003788:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68fa      	ldr	r2, [r7, #12]
 8003790:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800379a:	2001      	movs	r0, #1
 800379c:	f7fe f86a 	bl	8001874 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	68fa      	ldr	r2, [r7, #12]
 80037a6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	699b      	ldr	r3, [r3, #24]
 80037ae:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80037b0:	68fa      	ldr	r2, [r7, #12]
 80037b2:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80037b6:	4013      	ands	r3, r2
 80037b8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037be:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80037c0:	683a      	ldr	r2, [r7, #0]
 80037c2:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80037c6:	2a00      	cmp	r2, #0
 80037c8:	d101      	bne.n	80037ce <ETH_SetMACConfig+0xf6>
 80037ca:	2280      	movs	r2, #128	@ 0x80
 80037cc:	e000      	b.n	80037d0 <ETH_SetMACConfig+0xf8>
 80037ce:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80037d0:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80037d6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80037d8:	683a      	ldr	r2, [r7, #0]
 80037da:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80037de:	2a01      	cmp	r2, #1
 80037e0:	d101      	bne.n	80037e6 <ETH_SetMACConfig+0x10e>
 80037e2:	2208      	movs	r2, #8
 80037e4:	e000      	b.n	80037e8 <ETH_SetMACConfig+0x110>
 80037e6:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80037e8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80037ea:	683a      	ldr	r2, [r7, #0]
 80037ec:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80037f0:	2a01      	cmp	r2, #1
 80037f2:	d101      	bne.n	80037f8 <ETH_SetMACConfig+0x120>
 80037f4:	2204      	movs	r2, #4
 80037f6:	e000      	b.n	80037fa <ETH_SetMACConfig+0x122>
 80037f8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80037fa:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80037fc:	683a      	ldr	r2, [r7, #0]
 80037fe:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8003802:	2a01      	cmp	r2, #1
 8003804:	d101      	bne.n	800380a <ETH_SetMACConfig+0x132>
 8003806:	2202      	movs	r2, #2
 8003808:	e000      	b.n	800380c <ETH_SetMACConfig+0x134>
 800380a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800380c:	4313      	orrs	r3, r2
 800380e:	68fa      	ldr	r2, [r7, #12]
 8003810:	4313      	orrs	r3, r2
 8003812:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	68fa      	ldr	r2, [r7, #12]
 800381a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	699b      	ldr	r3, [r3, #24]
 8003822:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003824:	2001      	movs	r0, #1
 8003826:	f7fe f825 	bl	8001874 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	68fa      	ldr	r2, [r7, #12]
 8003830:	619a      	str	r2, [r3, #24]
}
 8003832:	bf00      	nop
 8003834:	3710      	adds	r7, #16
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	fd20810f 	.word	0xfd20810f

08003840 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003852:	699b      	ldr	r3, [r3, #24]
 8003854:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003856:	68fa      	ldr	r2, [r7, #12]
 8003858:	4b3d      	ldr	r3, [pc, #244]	@ (8003950 <ETH_SetDMAConfig+0x110>)
 800385a:	4013      	ands	r3, r2
 800385c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	7b1b      	ldrb	r3, [r3, #12]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d102      	bne.n	800386c <ETH_SetDMAConfig+0x2c>
 8003866:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800386a:	e000      	b.n	800386e <ETH_SetDMAConfig+0x2e>
 800386c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	7b5b      	ldrb	r3, [r3, #13]
 8003872:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003874:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003876:	683a      	ldr	r2, [r7, #0]
 8003878:	7f52      	ldrb	r2, [r2, #29]
 800387a:	2a00      	cmp	r2, #0
 800387c:	d102      	bne.n	8003884 <ETH_SetDMAConfig+0x44>
 800387e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003882:	e000      	b.n	8003886 <ETH_SetDMAConfig+0x46>
 8003884:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003886:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	7b9b      	ldrb	r3, [r3, #14]
 800388c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800388e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003894:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	7f1b      	ldrb	r3, [r3, #28]
 800389a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 800389c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	7f9b      	ldrb	r3, [r3, #30]
 80038a2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80038a4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80038aa:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80038b2:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80038b4:	4313      	orrs	r3, r2
 80038b6:	68fa      	ldr	r2, [r7, #12]
 80038b8:	4313      	orrs	r3, r2
 80038ba:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038c4:	461a      	mov	r2, r3
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038d2:	699b      	ldr	r3, [r3, #24]
 80038d4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80038d6:	2001      	movs	r0, #1
 80038d8:	f7fd ffcc 	bl	8001874 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038e4:	461a      	mov	r2, r3
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	791b      	ldrb	r3, [r3, #4]
 80038ee:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80038f4:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80038fa:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003900:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003908:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800390a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003910:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003912:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003918:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	6812      	ldr	r2, [r2, #0]
 800391e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003922:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003926:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003934:	2001      	movs	r0, #1
 8003936:	f7fd ff9d 	bl	8001874 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003942:	461a      	mov	r2, r3
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6013      	str	r3, [r2, #0]
}
 8003948:	bf00      	nop
 800394a:	3710      	adds	r7, #16
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}
 8003950:	f8de3f23 	.word	0xf8de3f23

08003954 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b0a6      	sub	sp, #152	@ 0x98
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 800395c:	2301      	movs	r3, #1
 800395e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8003962:	2301      	movs	r3, #1
 8003964:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003968:	2300      	movs	r3, #0
 800396a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800396c:	2300      	movs	r3, #0
 800396e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8003972:	2301      	movs	r3, #1
 8003974:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003978:	2300      	movs	r3, #0
 800397a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800397e:	2301      	movs	r3, #1
 8003980:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8003984:	2301      	movs	r3, #1
 8003986:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800398a:	2300      	movs	r3, #0
 800398c:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003990:	2300      	movs	r3, #0
 8003992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003996:	2300      	movs	r3, #0
 8003998:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 800399a:	2300      	movs	r3, #0
 800399c:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80039a0:	2300      	movs	r3, #0
 80039a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80039a4:	2300      	movs	r3, #0
 80039a6:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80039aa:	2300      	movs	r3, #0
 80039ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80039b0:	2300      	movs	r3, #0
 80039b2:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80039b6:	2300      	movs	r3, #0
 80039b8:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80039bc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80039c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80039c2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80039c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80039c8:	2300      	movs	r3, #0
 80039ca:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80039ce:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80039d2:	4619      	mov	r1, r3
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	f7ff fe7f 	bl	80036d8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80039da:	2301      	movs	r3, #1
 80039dc:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80039de:	2301      	movs	r3, #1
 80039e0:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80039e2:	2301      	movs	r3, #1
 80039e4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80039e8:	2301      	movs	r3, #1
 80039ea:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80039ec:	2300      	movs	r3, #0
 80039ee:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80039f0:	2300      	movs	r3, #0
 80039f2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80039f6:	2300      	movs	r3, #0
 80039f8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80039fc:	2300      	movs	r3, #0
 80039fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003a00:	2301      	movs	r3, #1
 8003a02:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003a06:	2301      	movs	r3, #1
 8003a08:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003a0a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003a0e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003a10:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003a14:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003a16:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003a1a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003a22:	2300      	movs	r3, #0
 8003a24:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003a26:	2300      	movs	r3, #0
 8003a28:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003a2a:	f107 0308 	add.w	r3, r7, #8
 8003a2e:	4619      	mov	r1, r3
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f7ff ff05 	bl	8003840 <ETH_SetDMAConfig>
}
 8003a36:	bf00      	nop
 8003a38:	3798      	adds	r7, #152	@ 0x98
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}
	...

08003a40 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b087      	sub	sp, #28
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	60f8      	str	r0, [r7, #12]
 8003a48:	60b9      	str	r1, [r7, #8]
 8003a4a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	3305      	adds	r3, #5
 8003a50:	781b      	ldrb	r3, [r3, #0]
 8003a52:	021b      	lsls	r3, r3, #8
 8003a54:	687a      	ldr	r2, [r7, #4]
 8003a56:	3204      	adds	r2, #4
 8003a58:	7812      	ldrb	r2, [r2, #0]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003a5e:	68ba      	ldr	r2, [r7, #8]
 8003a60:	4b11      	ldr	r3, [pc, #68]	@ (8003aa8 <ETH_MACAddressConfig+0x68>)
 8003a62:	4413      	add	r3, r2
 8003a64:	461a      	mov	r2, r3
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	3303      	adds	r3, #3
 8003a6e:	781b      	ldrb	r3, [r3, #0]
 8003a70:	061a      	lsls	r2, r3, #24
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	3302      	adds	r3, #2
 8003a76:	781b      	ldrb	r3, [r3, #0]
 8003a78:	041b      	lsls	r3, r3, #16
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	3301      	adds	r3, #1
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	021b      	lsls	r3, r3, #8
 8003a84:	4313      	orrs	r3, r2
 8003a86:	687a      	ldr	r2, [r7, #4]
 8003a88:	7812      	ldrb	r2, [r2, #0]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003a8e:	68ba      	ldr	r2, [r7, #8]
 8003a90:	4b06      	ldr	r3, [pc, #24]	@ (8003aac <ETH_MACAddressConfig+0x6c>)
 8003a92:	4413      	add	r3, r2
 8003a94:	461a      	mov	r2, r3
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	6013      	str	r3, [r2, #0]
}
 8003a9a:	bf00      	nop
 8003a9c:	371c      	adds	r7, #28
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop
 8003aa8:	40028040 	.word	0x40028040
 8003aac:	40028044 	.word	0x40028044

08003ab0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b085      	sub	sp, #20
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003ab8:	2300      	movs	r3, #0
 8003aba:	60fb      	str	r3, [r7, #12]
 8003abc:	e03e      	b.n	8003b3c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	68d9      	ldr	r1, [r3, #12]
 8003ac2:	68fa      	ldr	r2, [r7, #12]
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	4413      	add	r3, r2
 8003aca:	00db      	lsls	r3, r3, #3
 8003acc:	440b      	add	r3, r1
 8003ace:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003ae8:	68b9      	ldr	r1, [r7, #8]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	68fa      	ldr	r2, [r7, #12]
 8003aee:	3206      	adds	r2, #6
 8003af0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d80c      	bhi.n	8003b20 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	68d9      	ldr	r1, [r3, #12]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	1c5a      	adds	r2, r3, #1
 8003b0e:	4613      	mov	r3, r2
 8003b10:	009b      	lsls	r3, r3, #2
 8003b12:	4413      	add	r3, r2
 8003b14:	00db      	lsls	r3, r3, #3
 8003b16:	440b      	add	r3, r1
 8003b18:	461a      	mov	r2, r3
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	60da      	str	r2, [r3, #12]
 8003b1e:	e004      	b.n	8003b2a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	461a      	mov	r2, r3
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	3301      	adds	r3, #1
 8003b3a:	60fb      	str	r3, [r7, #12]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2b03      	cmp	r3, #3
 8003b40:	d9bd      	bls.n	8003abe <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	68da      	ldr	r2, [r3, #12]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b54:	611a      	str	r2, [r3, #16]
}
 8003b56:	bf00      	nop
 8003b58:	3714      	adds	r7, #20
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr

08003b62 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003b62:	b480      	push	{r7}
 8003b64:	b085      	sub	sp, #20
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	60fb      	str	r3, [r7, #12]
 8003b6e:	e048      	b.n	8003c02 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6919      	ldr	r1, [r3, #16]
 8003b74:	68fa      	ldr	r2, [r7, #12]
 8003b76:	4613      	mov	r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	4413      	add	r3, r2
 8003b7c:	00db      	lsls	r3, r3, #3
 8003b7e:	440b      	add	r3, r1
 8003b80:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	2200      	movs	r2, #0
 8003b86:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	2200      	movs	r2, #0
 8003b92:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	2200      	movs	r2, #0
 8003b98:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003bac:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	695b      	ldr	r3, [r3, #20]
 8003bb2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003bc6:	68b9      	ldr	r1, [r7, #8]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	68fa      	ldr	r2, [r7, #12]
 8003bcc:	3212      	adds	r2, #18
 8003bce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d80c      	bhi.n	8003bf2 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6919      	ldr	r1, [r3, #16]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	1c5a      	adds	r2, r3, #1
 8003be0:	4613      	mov	r3, r2
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	4413      	add	r3, r2
 8003be6:	00db      	lsls	r3, r3, #3
 8003be8:	440b      	add	r3, r1
 8003bea:	461a      	mov	r2, r3
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	60da      	str	r2, [r3, #12]
 8003bf0:	e004      	b.n	8003bfc <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	691b      	ldr	r3, [r3, #16]
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	3301      	adds	r3, #1
 8003c00:	60fb      	str	r3, [r7, #12]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2b03      	cmp	r3, #3
 8003c06:	d9b3      	bls.n	8003b70 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2200      	movs	r2, #0
 8003c12:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2200      	movs	r2, #0
 8003c24:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	691a      	ldr	r2, [r3, #16]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003c32:	60da      	str	r2, [r3, #12]
}
 8003c34:	bf00      	nop
 8003c36:	3714      	adds	r7, #20
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3e:	4770      	bx	lr

08003c40 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b091      	sub	sp, #68	@ 0x44
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	60f8      	str	r0, [r7, #12]
 8003c48:	60b9      	str	r1, [r7, #8]
 8003c4a:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	3318      	adds	r3, #24
 8003c50:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8003c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c54:	691b      	ldr	r3, [r3, #16]
 8003c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8003c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c5a:	691b      	ldr	r3, [r3, #16]
 8003c5c:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c64:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003c66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c6a:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8003c72:	2300      	movs	r3, #0
 8003c74:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003c7e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c82:	d007      	beq.n	8003c94 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003c84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c88:	3304      	adds	r3, #4
 8003c8a:	009b      	lsls	r3, r3, #2
 8003c8c:	4413      	add	r3, r2
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d001      	beq.n	8003c98 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8003c94:	2302      	movs	r3, #2
 8003c96:	e111      	b.n	8003ebc <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 8003c98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003c9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ca6:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003caa:	685a      	ldr	r2, [r3, #4]
 8003cac:	4b86      	ldr	r3, [pc, #536]	@ (8003ec8 <ETH_Prepare_Tx_Descriptors+0x288>)
 8003cae:	4013      	ands	r3, r2
 8003cb0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cb2:	6852      	ldr	r2, [r2, #4]
 8003cb4:	431a      	orrs	r2, r3
 8003cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cb8:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0301 	and.w	r3, r3, #1
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d008      	beq.n	8003cd8 <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8003cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	695b      	ldr	r3, [r3, #20]
 8003cd2:	431a      	orrs	r2, r3
 8003cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cd6:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0320 	and.w	r3, r3, #32
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d008      	beq.n	8003cf6 <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8003ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	691b      	ldr	r3, [r3, #16]
 8003cf0:	431a      	orrs	r2, r3
 8003cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cf4:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0304 	and.w	r3, r3, #4
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d005      	beq.n	8003d0e <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8003d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d0c:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d18:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8003d1a:	e082      	b.n	8003e22 <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8003d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d26:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d006      	beq.n	8003d3c <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d38:	601a      	str	r2, [r3, #0]
 8003d3a:	e005      	b.n	8003d48 <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d46:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8003d48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d50:	2b03      	cmp	r3, #3
 8003d52:	d902      	bls.n	8003d5a <ETH_Prepare_Tx_Descriptors+0x11a>
 8003d54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d56:	3b04      	subs	r3, #4
 8003d58:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d5c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003d5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d62:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003d6c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003d70:	d007      	beq.n	8003d82 <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003d72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d76:	3304      	adds	r3, #4
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	4413      	add	r3, r2
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d029      	beq.n	8003dd6 <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 8003d82:	6a3b      	ldr	r3, [r7, #32]
 8003d84:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d88:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003d8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d8e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8003d90:	2300      	movs	r3, #0
 8003d92:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003d94:	e019      	b.n	8003dca <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 8003d96:	f3bf 8f5f 	dmb	sy
}
 8003d9a:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003da6:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8003da8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003daa:	3301      	adds	r3, #1
 8003dac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003dae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003db0:	2b03      	cmp	r3, #3
 8003db2:	d902      	bls.n	8003dba <ETH_Prepare_Tx_Descriptors+0x17a>
 8003db4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003db6:	3b04      	subs	r3, #4
 8003db8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dbc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003dbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003dc2:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8003dc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003dca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003dcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dce:	429a      	cmp	r2, r3
 8003dd0:	d3e1      	bcc.n	8003d96 <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 8003dd2:	2302      	movs	r3, #2
 8003dd4:	e072      	b.n	8003ebc <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003de0:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 8003de2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003de4:	3301      	adds	r3, #1
 8003de6:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8003de8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003dee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	461a      	mov	r2, r3
 8003df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003df6:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	4b32      	ldr	r3, [pc, #200]	@ (8003ec8 <ETH_Prepare_Tx_Descriptors+0x288>)
 8003dfe:	4013      	ands	r3, r2
 8003e00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e02:	6852      	ldr	r2, [r2, #4]
 8003e04:	431a      	orrs	r2, r3
 8003e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e08:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8003e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e0c:	3301      	adds	r3, #1
 8003e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8003e10:	f3bf 8f5f 	dmb	sy
}
 8003e14:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e20:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8003e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	f47f af78 	bne.w	8003d1c <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d006      	beq.n	8003e40 <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e3c:	601a      	str	r2, [r3, #0]
 8003e3e:	e005      	b.n	8003e4c <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e4a:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8003e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003e54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e56:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8003e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5a:	6a3a      	ldr	r2, [r7, #32]
 8003e5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e60:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8003e62:	f3bf 8f5f 	dmb	sy
}
 8003e66:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e72:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8003e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e76:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e78:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003e7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e7c:	3304      	adds	r3, #4
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	440b      	add	r3, r1
 8003e82:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8003e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e86:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003e88:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e8a:	f3ef 8310 	mrs	r3, PRIMASK
 8003e8e:	613b      	str	r3, [r7, #16]
  return(result);
 8003e90:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8003e92:	61fb      	str	r3, [r7, #28]
 8003e94:	2301      	movs	r3, #1
 8003e96:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	f383 8810 	msr	PRIMASK, r3
}
 8003e9e:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8003ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ea6:	4413      	add	r3, r2
 8003ea8:	1c5a      	adds	r2, r3, #1
 8003eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eac:	629a      	str	r2, [r3, #40]	@ 0x28
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eb2:	69bb      	ldr	r3, [r7, #24]
 8003eb4:	f383 8810 	msr	PRIMASK, r3
}
 8003eb8:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8003eba:	2300      	movs	r3, #0
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3744      	adds	r7, #68	@ 0x44
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr
 8003ec8:	ffffe000 	.word	0xffffe000

08003ecc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b089      	sub	sp, #36	@ 0x24
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
 8003ed4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003eda:	2300      	movs	r3, #0
 8003edc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	61fb      	str	r3, [r7, #28]
 8003eea:	e175      	b.n	80041d8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003eec:	2201      	movs	r2, #1
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	697a      	ldr	r2, [r7, #20]
 8003efc:	4013      	ands	r3, r2
 8003efe:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003f00:	693a      	ldr	r2, [r7, #16]
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	f040 8164 	bne.w	80041d2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f003 0303 	and.w	r3, r3, #3
 8003f12:	2b01      	cmp	r3, #1
 8003f14:	d005      	beq.n	8003f22 <HAL_GPIO_Init+0x56>
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	f003 0303 	and.w	r3, r3, #3
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d130      	bne.n	8003f84 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	005b      	lsls	r3, r3, #1
 8003f2c:	2203      	movs	r2, #3
 8003f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f32:	43db      	mvns	r3, r3
 8003f34:	69ba      	ldr	r2, [r7, #24]
 8003f36:	4013      	ands	r3, r2
 8003f38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	68da      	ldr	r2, [r3, #12]
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	005b      	lsls	r3, r3, #1
 8003f42:	fa02 f303 	lsl.w	r3, r2, r3
 8003f46:	69ba      	ldr	r2, [r7, #24]
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	69ba      	ldr	r2, [r7, #24]
 8003f50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f58:	2201      	movs	r2, #1
 8003f5a:	69fb      	ldr	r3, [r7, #28]
 8003f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f60:	43db      	mvns	r3, r3
 8003f62:	69ba      	ldr	r2, [r7, #24]
 8003f64:	4013      	ands	r3, r2
 8003f66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	091b      	lsrs	r3, r3, #4
 8003f6e:	f003 0201 	and.w	r2, r3, #1
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	fa02 f303 	lsl.w	r3, r2, r3
 8003f78:	69ba      	ldr	r2, [r7, #24]
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	69ba      	ldr	r2, [r7, #24]
 8003f82:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f003 0303 	and.w	r3, r3, #3
 8003f8c:	2b03      	cmp	r3, #3
 8003f8e:	d017      	beq.n	8003fc0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	005b      	lsls	r3, r3, #1
 8003f9a:	2203      	movs	r2, #3
 8003f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa0:	43db      	mvns	r3, r3
 8003fa2:	69ba      	ldr	r2, [r7, #24]
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	689a      	ldr	r2, [r3, #8]
 8003fac:	69fb      	ldr	r3, [r7, #28]
 8003fae:	005b      	lsls	r3, r3, #1
 8003fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb4:	69ba      	ldr	r2, [r7, #24]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	69ba      	ldr	r2, [r7, #24]
 8003fbe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f003 0303 	and.w	r3, r3, #3
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d123      	bne.n	8004014 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	08da      	lsrs	r2, r3, #3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	3208      	adds	r2, #8
 8003fd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	f003 0307 	and.w	r3, r3, #7
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	220f      	movs	r2, #15
 8003fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe8:	43db      	mvns	r3, r3
 8003fea:	69ba      	ldr	r2, [r7, #24]
 8003fec:	4013      	ands	r3, r2
 8003fee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	691a      	ldr	r2, [r3, #16]
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	f003 0307 	and.w	r3, r3, #7
 8003ffa:	009b      	lsls	r3, r3, #2
 8003ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8004000:	69ba      	ldr	r2, [r7, #24]
 8004002:	4313      	orrs	r3, r2
 8004004:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	08da      	lsrs	r2, r3, #3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	3208      	adds	r2, #8
 800400e:	69b9      	ldr	r1, [r7, #24]
 8004010:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800401a:	69fb      	ldr	r3, [r7, #28]
 800401c:	005b      	lsls	r3, r3, #1
 800401e:	2203      	movs	r2, #3
 8004020:	fa02 f303 	lsl.w	r3, r2, r3
 8004024:	43db      	mvns	r3, r3
 8004026:	69ba      	ldr	r2, [r7, #24]
 8004028:	4013      	ands	r3, r2
 800402a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	f003 0203 	and.w	r2, r3, #3
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	005b      	lsls	r3, r3, #1
 8004038:	fa02 f303 	lsl.w	r3, r2, r3
 800403c:	69ba      	ldr	r2, [r7, #24]
 800403e:	4313      	orrs	r3, r2
 8004040:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	69ba      	ldr	r2, [r7, #24]
 8004046:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004050:	2b00      	cmp	r3, #0
 8004052:	f000 80be 	beq.w	80041d2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004056:	4b66      	ldr	r3, [pc, #408]	@ (80041f0 <HAL_GPIO_Init+0x324>)
 8004058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800405a:	4a65      	ldr	r2, [pc, #404]	@ (80041f0 <HAL_GPIO_Init+0x324>)
 800405c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004060:	6453      	str	r3, [r2, #68]	@ 0x44
 8004062:	4b63      	ldr	r3, [pc, #396]	@ (80041f0 <HAL_GPIO_Init+0x324>)
 8004064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004066:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800406a:	60fb      	str	r3, [r7, #12]
 800406c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800406e:	4a61      	ldr	r2, [pc, #388]	@ (80041f4 <HAL_GPIO_Init+0x328>)
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	089b      	lsrs	r3, r3, #2
 8004074:	3302      	adds	r3, #2
 8004076:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800407a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	f003 0303 	and.w	r3, r3, #3
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	220f      	movs	r2, #15
 8004086:	fa02 f303 	lsl.w	r3, r2, r3
 800408a:	43db      	mvns	r3, r3
 800408c:	69ba      	ldr	r2, [r7, #24]
 800408e:	4013      	ands	r3, r2
 8004090:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	4a58      	ldr	r2, [pc, #352]	@ (80041f8 <HAL_GPIO_Init+0x32c>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d037      	beq.n	800410a <HAL_GPIO_Init+0x23e>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	4a57      	ldr	r2, [pc, #348]	@ (80041fc <HAL_GPIO_Init+0x330>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d031      	beq.n	8004106 <HAL_GPIO_Init+0x23a>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	4a56      	ldr	r2, [pc, #344]	@ (8004200 <HAL_GPIO_Init+0x334>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d02b      	beq.n	8004102 <HAL_GPIO_Init+0x236>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4a55      	ldr	r2, [pc, #340]	@ (8004204 <HAL_GPIO_Init+0x338>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d025      	beq.n	80040fe <HAL_GPIO_Init+0x232>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	4a54      	ldr	r2, [pc, #336]	@ (8004208 <HAL_GPIO_Init+0x33c>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d01f      	beq.n	80040fa <HAL_GPIO_Init+0x22e>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	4a53      	ldr	r2, [pc, #332]	@ (800420c <HAL_GPIO_Init+0x340>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d019      	beq.n	80040f6 <HAL_GPIO_Init+0x22a>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	4a52      	ldr	r2, [pc, #328]	@ (8004210 <HAL_GPIO_Init+0x344>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d013      	beq.n	80040f2 <HAL_GPIO_Init+0x226>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	4a51      	ldr	r2, [pc, #324]	@ (8004214 <HAL_GPIO_Init+0x348>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d00d      	beq.n	80040ee <HAL_GPIO_Init+0x222>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	4a50      	ldr	r2, [pc, #320]	@ (8004218 <HAL_GPIO_Init+0x34c>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d007      	beq.n	80040ea <HAL_GPIO_Init+0x21e>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4a4f      	ldr	r2, [pc, #316]	@ (800421c <HAL_GPIO_Init+0x350>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d101      	bne.n	80040e6 <HAL_GPIO_Init+0x21a>
 80040e2:	2309      	movs	r3, #9
 80040e4:	e012      	b.n	800410c <HAL_GPIO_Init+0x240>
 80040e6:	230a      	movs	r3, #10
 80040e8:	e010      	b.n	800410c <HAL_GPIO_Init+0x240>
 80040ea:	2308      	movs	r3, #8
 80040ec:	e00e      	b.n	800410c <HAL_GPIO_Init+0x240>
 80040ee:	2307      	movs	r3, #7
 80040f0:	e00c      	b.n	800410c <HAL_GPIO_Init+0x240>
 80040f2:	2306      	movs	r3, #6
 80040f4:	e00a      	b.n	800410c <HAL_GPIO_Init+0x240>
 80040f6:	2305      	movs	r3, #5
 80040f8:	e008      	b.n	800410c <HAL_GPIO_Init+0x240>
 80040fa:	2304      	movs	r3, #4
 80040fc:	e006      	b.n	800410c <HAL_GPIO_Init+0x240>
 80040fe:	2303      	movs	r3, #3
 8004100:	e004      	b.n	800410c <HAL_GPIO_Init+0x240>
 8004102:	2302      	movs	r3, #2
 8004104:	e002      	b.n	800410c <HAL_GPIO_Init+0x240>
 8004106:	2301      	movs	r3, #1
 8004108:	e000      	b.n	800410c <HAL_GPIO_Init+0x240>
 800410a:	2300      	movs	r3, #0
 800410c:	69fa      	ldr	r2, [r7, #28]
 800410e:	f002 0203 	and.w	r2, r2, #3
 8004112:	0092      	lsls	r2, r2, #2
 8004114:	4093      	lsls	r3, r2
 8004116:	69ba      	ldr	r2, [r7, #24]
 8004118:	4313      	orrs	r3, r2
 800411a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800411c:	4935      	ldr	r1, [pc, #212]	@ (80041f4 <HAL_GPIO_Init+0x328>)
 800411e:	69fb      	ldr	r3, [r7, #28]
 8004120:	089b      	lsrs	r3, r3, #2
 8004122:	3302      	adds	r3, #2
 8004124:	69ba      	ldr	r2, [r7, #24]
 8004126:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800412a:	4b3d      	ldr	r3, [pc, #244]	@ (8004220 <HAL_GPIO_Init+0x354>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	43db      	mvns	r3, r3
 8004134:	69ba      	ldr	r2, [r7, #24]
 8004136:	4013      	ands	r3, r2
 8004138:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004142:	2b00      	cmp	r3, #0
 8004144:	d003      	beq.n	800414e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004146:	69ba      	ldr	r2, [r7, #24]
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	4313      	orrs	r3, r2
 800414c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800414e:	4a34      	ldr	r2, [pc, #208]	@ (8004220 <HAL_GPIO_Init+0x354>)
 8004150:	69bb      	ldr	r3, [r7, #24]
 8004152:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004154:	4b32      	ldr	r3, [pc, #200]	@ (8004220 <HAL_GPIO_Init+0x354>)
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	43db      	mvns	r3, r3
 800415e:	69ba      	ldr	r2, [r7, #24]
 8004160:	4013      	ands	r3, r2
 8004162:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d003      	beq.n	8004178 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004170:	69ba      	ldr	r2, [r7, #24]
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	4313      	orrs	r3, r2
 8004176:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004178:	4a29      	ldr	r2, [pc, #164]	@ (8004220 <HAL_GPIO_Init+0x354>)
 800417a:	69bb      	ldr	r3, [r7, #24]
 800417c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800417e:	4b28      	ldr	r3, [pc, #160]	@ (8004220 <HAL_GPIO_Init+0x354>)
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	43db      	mvns	r3, r3
 8004188:	69ba      	ldr	r2, [r7, #24]
 800418a:	4013      	ands	r3, r2
 800418c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004196:	2b00      	cmp	r3, #0
 8004198:	d003      	beq.n	80041a2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800419a:	69ba      	ldr	r2, [r7, #24]
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	4313      	orrs	r3, r2
 80041a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80041a2:	4a1f      	ldr	r2, [pc, #124]	@ (8004220 <HAL_GPIO_Init+0x354>)
 80041a4:	69bb      	ldr	r3, [r7, #24]
 80041a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80041a8:	4b1d      	ldr	r3, [pc, #116]	@ (8004220 <HAL_GPIO_Init+0x354>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	43db      	mvns	r3, r3
 80041b2:	69ba      	ldr	r2, [r7, #24]
 80041b4:	4013      	ands	r3, r2
 80041b6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d003      	beq.n	80041cc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80041c4:	69ba      	ldr	r2, [r7, #24]
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	4313      	orrs	r3, r2
 80041ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80041cc:	4a14      	ldr	r2, [pc, #80]	@ (8004220 <HAL_GPIO_Init+0x354>)
 80041ce:	69bb      	ldr	r3, [r7, #24]
 80041d0:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	3301      	adds	r3, #1
 80041d6:	61fb      	str	r3, [r7, #28]
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	2b0f      	cmp	r3, #15
 80041dc:	f67f ae86 	bls.w	8003eec <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80041e0:	bf00      	nop
 80041e2:	bf00      	nop
 80041e4:	3724      	adds	r7, #36	@ 0x24
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	40023800 	.word	0x40023800
 80041f4:	40013800 	.word	0x40013800
 80041f8:	40020000 	.word	0x40020000
 80041fc:	40020400 	.word	0x40020400
 8004200:	40020800 	.word	0x40020800
 8004204:	40020c00 	.word	0x40020c00
 8004208:	40021000 	.word	0x40021000
 800420c:	40021400 	.word	0x40021400
 8004210:	40021800 	.word	0x40021800
 8004214:	40021c00 	.word	0x40021c00
 8004218:	40022000 	.word	0x40022000
 800421c:	40022400 	.word	0x40022400
 8004220:	40013c00 	.word	0x40013c00

08004224 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004224:	b480      	push	{r7}
 8004226:	b085      	sub	sp, #20
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
 800422c:	460b      	mov	r3, r1
 800422e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	691a      	ldr	r2, [r3, #16]
 8004234:	887b      	ldrh	r3, [r7, #2]
 8004236:	4013      	ands	r3, r2
 8004238:	2b00      	cmp	r3, #0
 800423a:	d002      	beq.n	8004242 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800423c:	2301      	movs	r3, #1
 800423e:	73fb      	strb	r3, [r7, #15]
 8004240:	e001      	b.n	8004246 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004242:	2300      	movs	r3, #0
 8004244:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004246:	7bfb      	ldrb	r3, [r7, #15]
}
 8004248:	4618      	mov	r0, r3
 800424a:	3714      	adds	r7, #20
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr

08004254 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	460b      	mov	r3, r1
 800425e:	807b      	strh	r3, [r7, #2]
 8004260:	4613      	mov	r3, r2
 8004262:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004264:	787b      	ldrb	r3, [r7, #1]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d003      	beq.n	8004272 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800426a:	887a      	ldrh	r2, [r7, #2]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004270:	e003      	b.n	800427a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004272:	887b      	ldrh	r3, [r7, #2]
 8004274:	041a      	lsls	r2, r3, #16
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	619a      	str	r2, [r3, #24]
}
 800427a:	bf00      	nop
 800427c:	370c      	adds	r7, #12
 800427e:	46bd      	mov	sp, r7
 8004280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004284:	4770      	bx	lr

08004286 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004286:	b480      	push	{r7}
 8004288:	b085      	sub	sp, #20
 800428a:	af00      	add	r7, sp, #0
 800428c:	6078      	str	r0, [r7, #4]
 800428e:	460b      	mov	r3, r1
 8004290:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	695b      	ldr	r3, [r3, #20]
 8004296:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004298:	887a      	ldrh	r2, [r7, #2]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	4013      	ands	r3, r2
 800429e:	041a      	lsls	r2, r3, #16
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	43d9      	mvns	r1, r3
 80042a4:	887b      	ldrh	r3, [r7, #2]
 80042a6:	400b      	ands	r3, r1
 80042a8:	431a      	orrs	r2, r3
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	619a      	str	r2, [r3, #24]
}
 80042ae:	bf00      	nop
 80042b0:	3714      	adds	r7, #20
 80042b2:	46bd      	mov	sp, r7
 80042b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b8:	4770      	bx	lr
	...

080042bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b086      	sub	sp, #24
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80042c4:	2300      	movs	r3, #0
 80042c6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d101      	bne.n	80042d2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	e29b      	b.n	800480a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	2b00      	cmp	r3, #0
 80042dc:	f000 8087 	beq.w	80043ee <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80042e0:	4b96      	ldr	r3, [pc, #600]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	f003 030c 	and.w	r3, r3, #12
 80042e8:	2b04      	cmp	r3, #4
 80042ea:	d00c      	beq.n	8004306 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042ec:	4b93      	ldr	r3, [pc, #588]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	f003 030c 	and.w	r3, r3, #12
 80042f4:	2b08      	cmp	r3, #8
 80042f6:	d112      	bne.n	800431e <HAL_RCC_OscConfig+0x62>
 80042f8:	4b90      	ldr	r3, [pc, #576]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004300:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004304:	d10b      	bne.n	800431e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004306:	4b8d      	ldr	r3, [pc, #564]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d06c      	beq.n	80043ec <HAL_RCC_OscConfig+0x130>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d168      	bne.n	80043ec <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e275      	b.n	800480a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004326:	d106      	bne.n	8004336 <HAL_RCC_OscConfig+0x7a>
 8004328:	4b84      	ldr	r3, [pc, #528]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a83      	ldr	r2, [pc, #524]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 800432e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004332:	6013      	str	r3, [r2, #0]
 8004334:	e02e      	b.n	8004394 <HAL_RCC_OscConfig+0xd8>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d10c      	bne.n	8004358 <HAL_RCC_OscConfig+0x9c>
 800433e:	4b7f      	ldr	r3, [pc, #508]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a7e      	ldr	r2, [pc, #504]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 8004344:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004348:	6013      	str	r3, [r2, #0]
 800434a:	4b7c      	ldr	r3, [pc, #496]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a7b      	ldr	r2, [pc, #492]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 8004350:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004354:	6013      	str	r3, [r2, #0]
 8004356:	e01d      	b.n	8004394 <HAL_RCC_OscConfig+0xd8>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004360:	d10c      	bne.n	800437c <HAL_RCC_OscConfig+0xc0>
 8004362:	4b76      	ldr	r3, [pc, #472]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a75      	ldr	r2, [pc, #468]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 8004368:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800436c:	6013      	str	r3, [r2, #0]
 800436e:	4b73      	ldr	r3, [pc, #460]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a72      	ldr	r2, [pc, #456]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 8004374:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004378:	6013      	str	r3, [r2, #0]
 800437a:	e00b      	b.n	8004394 <HAL_RCC_OscConfig+0xd8>
 800437c:	4b6f      	ldr	r3, [pc, #444]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a6e      	ldr	r2, [pc, #440]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 8004382:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004386:	6013      	str	r3, [r2, #0]
 8004388:	4b6c      	ldr	r3, [pc, #432]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a6b      	ldr	r2, [pc, #428]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 800438e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004392:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d013      	beq.n	80043c4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800439c:	f7fd fa5e 	bl	800185c <HAL_GetTick>
 80043a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043a2:	e008      	b.n	80043b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043a4:	f7fd fa5a 	bl	800185c <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	2b64      	cmp	r3, #100	@ 0x64
 80043b0:	d901      	bls.n	80043b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043b2:	2303      	movs	r3, #3
 80043b4:	e229      	b.n	800480a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043b6:	4b61      	ldr	r3, [pc, #388]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d0f0      	beq.n	80043a4 <HAL_RCC_OscConfig+0xe8>
 80043c2:	e014      	b.n	80043ee <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043c4:	f7fd fa4a 	bl	800185c <HAL_GetTick>
 80043c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043ca:	e008      	b.n	80043de <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043cc:	f7fd fa46 	bl	800185c <HAL_GetTick>
 80043d0:	4602      	mov	r2, r0
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	2b64      	cmp	r3, #100	@ 0x64
 80043d8:	d901      	bls.n	80043de <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	e215      	b.n	800480a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043de:	4b57      	ldr	r3, [pc, #348]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d1f0      	bne.n	80043cc <HAL_RCC_OscConfig+0x110>
 80043ea:	e000      	b.n	80043ee <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0302 	and.w	r3, r3, #2
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d069      	beq.n	80044ce <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80043fa:	4b50      	ldr	r3, [pc, #320]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	f003 030c 	and.w	r3, r3, #12
 8004402:	2b00      	cmp	r3, #0
 8004404:	d00b      	beq.n	800441e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004406:	4b4d      	ldr	r3, [pc, #308]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 8004408:	689b      	ldr	r3, [r3, #8]
 800440a:	f003 030c 	and.w	r3, r3, #12
 800440e:	2b08      	cmp	r3, #8
 8004410:	d11c      	bne.n	800444c <HAL_RCC_OscConfig+0x190>
 8004412:	4b4a      	ldr	r3, [pc, #296]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d116      	bne.n	800444c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800441e:	4b47      	ldr	r3, [pc, #284]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 0302 	and.w	r3, r3, #2
 8004426:	2b00      	cmp	r3, #0
 8004428:	d005      	beq.n	8004436 <HAL_RCC_OscConfig+0x17a>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	68db      	ldr	r3, [r3, #12]
 800442e:	2b01      	cmp	r3, #1
 8004430:	d001      	beq.n	8004436 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e1e9      	b.n	800480a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004436:	4b41      	ldr	r3, [pc, #260]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	691b      	ldr	r3, [r3, #16]
 8004442:	00db      	lsls	r3, r3, #3
 8004444:	493d      	ldr	r1, [pc, #244]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 8004446:	4313      	orrs	r3, r2
 8004448:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800444a:	e040      	b.n	80044ce <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	68db      	ldr	r3, [r3, #12]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d023      	beq.n	800449c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004454:	4b39      	ldr	r3, [pc, #228]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a38      	ldr	r2, [pc, #224]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 800445a:	f043 0301 	orr.w	r3, r3, #1
 800445e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004460:	f7fd f9fc 	bl	800185c <HAL_GetTick>
 8004464:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004466:	e008      	b.n	800447a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004468:	f7fd f9f8 	bl	800185c <HAL_GetTick>
 800446c:	4602      	mov	r2, r0
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	1ad3      	subs	r3, r2, r3
 8004472:	2b02      	cmp	r3, #2
 8004474:	d901      	bls.n	800447a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004476:	2303      	movs	r3, #3
 8004478:	e1c7      	b.n	800480a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800447a:	4b30      	ldr	r3, [pc, #192]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 0302 	and.w	r3, r3, #2
 8004482:	2b00      	cmp	r3, #0
 8004484:	d0f0      	beq.n	8004468 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004486:	4b2d      	ldr	r3, [pc, #180]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	691b      	ldr	r3, [r3, #16]
 8004492:	00db      	lsls	r3, r3, #3
 8004494:	4929      	ldr	r1, [pc, #164]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 8004496:	4313      	orrs	r3, r2
 8004498:	600b      	str	r3, [r1, #0]
 800449a:	e018      	b.n	80044ce <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800449c:	4b27      	ldr	r3, [pc, #156]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a26      	ldr	r2, [pc, #152]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 80044a2:	f023 0301 	bic.w	r3, r3, #1
 80044a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044a8:	f7fd f9d8 	bl	800185c <HAL_GetTick>
 80044ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044ae:	e008      	b.n	80044c2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044b0:	f7fd f9d4 	bl	800185c <HAL_GetTick>
 80044b4:	4602      	mov	r2, r0
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	1ad3      	subs	r3, r2, r3
 80044ba:	2b02      	cmp	r3, #2
 80044bc:	d901      	bls.n	80044c2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80044be:	2303      	movs	r3, #3
 80044c0:	e1a3      	b.n	800480a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044c2:	4b1e      	ldr	r3, [pc, #120]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f003 0302 	and.w	r3, r3, #2
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d1f0      	bne.n	80044b0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0308 	and.w	r3, r3, #8
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d038      	beq.n	800454c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	695b      	ldr	r3, [r3, #20]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d019      	beq.n	8004516 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044e2:	4b16      	ldr	r3, [pc, #88]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 80044e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044e6:	4a15      	ldr	r2, [pc, #84]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 80044e8:	f043 0301 	orr.w	r3, r3, #1
 80044ec:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044ee:	f7fd f9b5 	bl	800185c <HAL_GetTick>
 80044f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044f4:	e008      	b.n	8004508 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044f6:	f7fd f9b1 	bl	800185c <HAL_GetTick>
 80044fa:	4602      	mov	r2, r0
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	2b02      	cmp	r3, #2
 8004502:	d901      	bls.n	8004508 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004504:	2303      	movs	r3, #3
 8004506:	e180      	b.n	800480a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004508:	4b0c      	ldr	r3, [pc, #48]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 800450a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800450c:	f003 0302 	and.w	r3, r3, #2
 8004510:	2b00      	cmp	r3, #0
 8004512:	d0f0      	beq.n	80044f6 <HAL_RCC_OscConfig+0x23a>
 8004514:	e01a      	b.n	800454c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004516:	4b09      	ldr	r3, [pc, #36]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 8004518:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800451a:	4a08      	ldr	r2, [pc, #32]	@ (800453c <HAL_RCC_OscConfig+0x280>)
 800451c:	f023 0301 	bic.w	r3, r3, #1
 8004520:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004522:	f7fd f99b 	bl	800185c <HAL_GetTick>
 8004526:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004528:	e00a      	b.n	8004540 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800452a:	f7fd f997 	bl	800185c <HAL_GetTick>
 800452e:	4602      	mov	r2, r0
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	2b02      	cmp	r3, #2
 8004536:	d903      	bls.n	8004540 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004538:	2303      	movs	r3, #3
 800453a:	e166      	b.n	800480a <HAL_RCC_OscConfig+0x54e>
 800453c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004540:	4b92      	ldr	r3, [pc, #584]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 8004542:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004544:	f003 0302 	and.w	r3, r3, #2
 8004548:	2b00      	cmp	r3, #0
 800454a:	d1ee      	bne.n	800452a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0304 	and.w	r3, r3, #4
 8004554:	2b00      	cmp	r3, #0
 8004556:	f000 80a4 	beq.w	80046a2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800455a:	4b8c      	ldr	r3, [pc, #560]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 800455c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800455e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004562:	2b00      	cmp	r3, #0
 8004564:	d10d      	bne.n	8004582 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004566:	4b89      	ldr	r3, [pc, #548]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 8004568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800456a:	4a88      	ldr	r2, [pc, #544]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 800456c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004570:	6413      	str	r3, [r2, #64]	@ 0x40
 8004572:	4b86      	ldr	r3, [pc, #536]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 8004574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004576:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800457a:	60bb      	str	r3, [r7, #8]
 800457c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800457e:	2301      	movs	r3, #1
 8004580:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004582:	4b83      	ldr	r3, [pc, #524]	@ (8004790 <HAL_RCC_OscConfig+0x4d4>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800458a:	2b00      	cmp	r3, #0
 800458c:	d118      	bne.n	80045c0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800458e:	4b80      	ldr	r3, [pc, #512]	@ (8004790 <HAL_RCC_OscConfig+0x4d4>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a7f      	ldr	r2, [pc, #508]	@ (8004790 <HAL_RCC_OscConfig+0x4d4>)
 8004594:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004598:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800459a:	f7fd f95f 	bl	800185c <HAL_GetTick>
 800459e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045a0:	e008      	b.n	80045b4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045a2:	f7fd f95b 	bl	800185c <HAL_GetTick>
 80045a6:	4602      	mov	r2, r0
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	2b64      	cmp	r3, #100	@ 0x64
 80045ae:	d901      	bls.n	80045b4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80045b0:	2303      	movs	r3, #3
 80045b2:	e12a      	b.n	800480a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045b4:	4b76      	ldr	r3, [pc, #472]	@ (8004790 <HAL_RCC_OscConfig+0x4d4>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d0f0      	beq.n	80045a2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d106      	bne.n	80045d6 <HAL_RCC_OscConfig+0x31a>
 80045c8:	4b70      	ldr	r3, [pc, #448]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 80045ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045cc:	4a6f      	ldr	r2, [pc, #444]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 80045ce:	f043 0301 	orr.w	r3, r3, #1
 80045d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80045d4:	e02d      	b.n	8004632 <HAL_RCC_OscConfig+0x376>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d10c      	bne.n	80045f8 <HAL_RCC_OscConfig+0x33c>
 80045de:	4b6b      	ldr	r3, [pc, #428]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 80045e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045e2:	4a6a      	ldr	r2, [pc, #424]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 80045e4:	f023 0301 	bic.w	r3, r3, #1
 80045e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80045ea:	4b68      	ldr	r3, [pc, #416]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 80045ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045ee:	4a67      	ldr	r2, [pc, #412]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 80045f0:	f023 0304 	bic.w	r3, r3, #4
 80045f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80045f6:	e01c      	b.n	8004632 <HAL_RCC_OscConfig+0x376>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	2b05      	cmp	r3, #5
 80045fe:	d10c      	bne.n	800461a <HAL_RCC_OscConfig+0x35e>
 8004600:	4b62      	ldr	r3, [pc, #392]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 8004602:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004604:	4a61      	ldr	r2, [pc, #388]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 8004606:	f043 0304 	orr.w	r3, r3, #4
 800460a:	6713      	str	r3, [r2, #112]	@ 0x70
 800460c:	4b5f      	ldr	r3, [pc, #380]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 800460e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004610:	4a5e      	ldr	r2, [pc, #376]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 8004612:	f043 0301 	orr.w	r3, r3, #1
 8004616:	6713      	str	r3, [r2, #112]	@ 0x70
 8004618:	e00b      	b.n	8004632 <HAL_RCC_OscConfig+0x376>
 800461a:	4b5c      	ldr	r3, [pc, #368]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 800461c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800461e:	4a5b      	ldr	r2, [pc, #364]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 8004620:	f023 0301 	bic.w	r3, r3, #1
 8004624:	6713      	str	r3, [r2, #112]	@ 0x70
 8004626:	4b59      	ldr	r3, [pc, #356]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 8004628:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800462a:	4a58      	ldr	r2, [pc, #352]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 800462c:	f023 0304 	bic.w	r3, r3, #4
 8004630:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d015      	beq.n	8004666 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800463a:	f7fd f90f 	bl	800185c <HAL_GetTick>
 800463e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004640:	e00a      	b.n	8004658 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004642:	f7fd f90b 	bl	800185c <HAL_GetTick>
 8004646:	4602      	mov	r2, r0
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004650:	4293      	cmp	r3, r2
 8004652:	d901      	bls.n	8004658 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004654:	2303      	movs	r3, #3
 8004656:	e0d8      	b.n	800480a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004658:	4b4c      	ldr	r3, [pc, #304]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 800465a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800465c:	f003 0302 	and.w	r3, r3, #2
 8004660:	2b00      	cmp	r3, #0
 8004662:	d0ee      	beq.n	8004642 <HAL_RCC_OscConfig+0x386>
 8004664:	e014      	b.n	8004690 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004666:	f7fd f8f9 	bl	800185c <HAL_GetTick>
 800466a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800466c:	e00a      	b.n	8004684 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800466e:	f7fd f8f5 	bl	800185c <HAL_GetTick>
 8004672:	4602      	mov	r2, r0
 8004674:	693b      	ldr	r3, [r7, #16]
 8004676:	1ad3      	subs	r3, r2, r3
 8004678:	f241 3288 	movw	r2, #5000	@ 0x1388
 800467c:	4293      	cmp	r3, r2
 800467e:	d901      	bls.n	8004684 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004680:	2303      	movs	r3, #3
 8004682:	e0c2      	b.n	800480a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004684:	4b41      	ldr	r3, [pc, #260]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 8004686:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004688:	f003 0302 	and.w	r3, r3, #2
 800468c:	2b00      	cmp	r3, #0
 800468e:	d1ee      	bne.n	800466e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004690:	7dfb      	ldrb	r3, [r7, #23]
 8004692:	2b01      	cmp	r3, #1
 8004694:	d105      	bne.n	80046a2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004696:	4b3d      	ldr	r3, [pc, #244]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 8004698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469a:	4a3c      	ldr	r2, [pc, #240]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 800469c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046a0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	699b      	ldr	r3, [r3, #24]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	f000 80ae 	beq.w	8004808 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046ac:	4b37      	ldr	r3, [pc, #220]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	f003 030c 	and.w	r3, r3, #12
 80046b4:	2b08      	cmp	r3, #8
 80046b6:	d06d      	beq.n	8004794 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	699b      	ldr	r3, [r3, #24]
 80046bc:	2b02      	cmp	r3, #2
 80046be:	d14b      	bne.n	8004758 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046c0:	4b32      	ldr	r3, [pc, #200]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a31      	ldr	r2, [pc, #196]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 80046c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80046ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046cc:	f7fd f8c6 	bl	800185c <HAL_GetTick>
 80046d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046d2:	e008      	b.n	80046e6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046d4:	f7fd f8c2 	bl	800185c <HAL_GetTick>
 80046d8:	4602      	mov	r2, r0
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	2b02      	cmp	r3, #2
 80046e0:	d901      	bls.n	80046e6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80046e2:	2303      	movs	r3, #3
 80046e4:	e091      	b.n	800480a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046e6:	4b29      	ldr	r3, [pc, #164]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d1f0      	bne.n	80046d4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	69da      	ldr	r2, [r3, #28]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a1b      	ldr	r3, [r3, #32]
 80046fa:	431a      	orrs	r2, r3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004700:	019b      	lsls	r3, r3, #6
 8004702:	431a      	orrs	r2, r3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004708:	085b      	lsrs	r3, r3, #1
 800470a:	3b01      	subs	r3, #1
 800470c:	041b      	lsls	r3, r3, #16
 800470e:	431a      	orrs	r2, r3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004714:	061b      	lsls	r3, r3, #24
 8004716:	431a      	orrs	r2, r3
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800471c:	071b      	lsls	r3, r3, #28
 800471e:	491b      	ldr	r1, [pc, #108]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 8004720:	4313      	orrs	r3, r2
 8004722:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004724:	4b19      	ldr	r3, [pc, #100]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a18      	ldr	r2, [pc, #96]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 800472a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800472e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004730:	f7fd f894 	bl	800185c <HAL_GetTick>
 8004734:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004736:	e008      	b.n	800474a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004738:	f7fd f890 	bl	800185c <HAL_GetTick>
 800473c:	4602      	mov	r2, r0
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	1ad3      	subs	r3, r2, r3
 8004742:	2b02      	cmp	r3, #2
 8004744:	d901      	bls.n	800474a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004746:	2303      	movs	r3, #3
 8004748:	e05f      	b.n	800480a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800474a:	4b10      	ldr	r3, [pc, #64]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d0f0      	beq.n	8004738 <HAL_RCC_OscConfig+0x47c>
 8004756:	e057      	b.n	8004808 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004758:	4b0c      	ldr	r3, [pc, #48]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a0b      	ldr	r2, [pc, #44]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 800475e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004762:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004764:	f7fd f87a 	bl	800185c <HAL_GetTick>
 8004768:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800476a:	e008      	b.n	800477e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800476c:	f7fd f876 	bl	800185c <HAL_GetTick>
 8004770:	4602      	mov	r2, r0
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	1ad3      	subs	r3, r2, r3
 8004776:	2b02      	cmp	r3, #2
 8004778:	d901      	bls.n	800477e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	e045      	b.n	800480a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800477e:	4b03      	ldr	r3, [pc, #12]	@ (800478c <HAL_RCC_OscConfig+0x4d0>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004786:	2b00      	cmp	r3, #0
 8004788:	d1f0      	bne.n	800476c <HAL_RCC_OscConfig+0x4b0>
 800478a:	e03d      	b.n	8004808 <HAL_RCC_OscConfig+0x54c>
 800478c:	40023800 	.word	0x40023800
 8004790:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004794:	4b1f      	ldr	r3, [pc, #124]	@ (8004814 <HAL_RCC_OscConfig+0x558>)
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	699b      	ldr	r3, [r3, #24]
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d030      	beq.n	8004804 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d129      	bne.n	8004804 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d122      	bne.n	8004804 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047be:	68fa      	ldr	r2, [r7, #12]
 80047c0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80047c4:	4013      	ands	r3, r2
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80047ca:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d119      	bne.n	8004804 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047da:	085b      	lsrs	r3, r3, #1
 80047dc:	3b01      	subs	r3, #1
 80047de:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d10f      	bne.n	8004804 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ee:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d107      	bne.n	8004804 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047fe:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004800:	429a      	cmp	r2, r3
 8004802:	d001      	beq.n	8004808 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	e000      	b.n	800480a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004808:	2300      	movs	r3, #0
}
 800480a:	4618      	mov	r0, r3
 800480c:	3718      	adds	r7, #24
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}
 8004812:	bf00      	nop
 8004814:	40023800 	.word	0x40023800

08004818 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b084      	sub	sp, #16
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004822:	2300      	movs	r3, #0
 8004824:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d101      	bne.n	8004830 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	e0d0      	b.n	80049d2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004830:	4b6a      	ldr	r3, [pc, #424]	@ (80049dc <HAL_RCC_ClockConfig+0x1c4>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 030f 	and.w	r3, r3, #15
 8004838:	683a      	ldr	r2, [r7, #0]
 800483a:	429a      	cmp	r2, r3
 800483c:	d910      	bls.n	8004860 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800483e:	4b67      	ldr	r3, [pc, #412]	@ (80049dc <HAL_RCC_ClockConfig+0x1c4>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f023 020f 	bic.w	r2, r3, #15
 8004846:	4965      	ldr	r1, [pc, #404]	@ (80049dc <HAL_RCC_ClockConfig+0x1c4>)
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	4313      	orrs	r3, r2
 800484c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800484e:	4b63      	ldr	r3, [pc, #396]	@ (80049dc <HAL_RCC_ClockConfig+0x1c4>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 030f 	and.w	r3, r3, #15
 8004856:	683a      	ldr	r2, [r7, #0]
 8004858:	429a      	cmp	r2, r3
 800485a:	d001      	beq.n	8004860 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	e0b8      	b.n	80049d2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f003 0302 	and.w	r3, r3, #2
 8004868:	2b00      	cmp	r3, #0
 800486a:	d020      	beq.n	80048ae <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 0304 	and.w	r3, r3, #4
 8004874:	2b00      	cmp	r3, #0
 8004876:	d005      	beq.n	8004884 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004878:	4b59      	ldr	r3, [pc, #356]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c8>)
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	4a58      	ldr	r2, [pc, #352]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c8>)
 800487e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004882:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f003 0308 	and.w	r3, r3, #8
 800488c:	2b00      	cmp	r3, #0
 800488e:	d005      	beq.n	800489c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004890:	4b53      	ldr	r3, [pc, #332]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c8>)
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	4a52      	ldr	r2, [pc, #328]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c8>)
 8004896:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800489a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800489c:	4b50      	ldr	r3, [pc, #320]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c8>)
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	494d      	ldr	r1, [pc, #308]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c8>)
 80048aa:	4313      	orrs	r3, r2
 80048ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 0301 	and.w	r3, r3, #1
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d040      	beq.n	800493c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d107      	bne.n	80048d2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048c2:	4b47      	ldr	r3, [pc, #284]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c8>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d115      	bne.n	80048fa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e07f      	b.n	80049d2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	d107      	bne.n	80048ea <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048da:	4b41      	ldr	r3, [pc, #260]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c8>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d109      	bne.n	80048fa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e073      	b.n	80049d2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048ea:	4b3d      	ldr	r3, [pc, #244]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c8>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 0302 	and.w	r3, r3, #2
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d101      	bne.n	80048fa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	e06b      	b.n	80049d2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048fa:	4b39      	ldr	r3, [pc, #228]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c8>)
 80048fc:	689b      	ldr	r3, [r3, #8]
 80048fe:	f023 0203 	bic.w	r2, r3, #3
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	4936      	ldr	r1, [pc, #216]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c8>)
 8004908:	4313      	orrs	r3, r2
 800490a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800490c:	f7fc ffa6 	bl	800185c <HAL_GetTick>
 8004910:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004912:	e00a      	b.n	800492a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004914:	f7fc ffa2 	bl	800185c <HAL_GetTick>
 8004918:	4602      	mov	r2, r0
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	1ad3      	subs	r3, r2, r3
 800491e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004922:	4293      	cmp	r3, r2
 8004924:	d901      	bls.n	800492a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e053      	b.n	80049d2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800492a:	4b2d      	ldr	r3, [pc, #180]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c8>)
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	f003 020c 	and.w	r2, r3, #12
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	429a      	cmp	r2, r3
 800493a:	d1eb      	bne.n	8004914 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800493c:	4b27      	ldr	r3, [pc, #156]	@ (80049dc <HAL_RCC_ClockConfig+0x1c4>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 030f 	and.w	r3, r3, #15
 8004944:	683a      	ldr	r2, [r7, #0]
 8004946:	429a      	cmp	r2, r3
 8004948:	d210      	bcs.n	800496c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800494a:	4b24      	ldr	r3, [pc, #144]	@ (80049dc <HAL_RCC_ClockConfig+0x1c4>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f023 020f 	bic.w	r2, r3, #15
 8004952:	4922      	ldr	r1, [pc, #136]	@ (80049dc <HAL_RCC_ClockConfig+0x1c4>)
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	4313      	orrs	r3, r2
 8004958:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800495a:	4b20      	ldr	r3, [pc, #128]	@ (80049dc <HAL_RCC_ClockConfig+0x1c4>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 030f 	and.w	r3, r3, #15
 8004962:	683a      	ldr	r2, [r7, #0]
 8004964:	429a      	cmp	r2, r3
 8004966:	d001      	beq.n	800496c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e032      	b.n	80049d2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 0304 	and.w	r3, r3, #4
 8004974:	2b00      	cmp	r3, #0
 8004976:	d008      	beq.n	800498a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004978:	4b19      	ldr	r3, [pc, #100]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c8>)
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	4916      	ldr	r1, [pc, #88]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c8>)
 8004986:	4313      	orrs	r3, r2
 8004988:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 0308 	and.w	r3, r3, #8
 8004992:	2b00      	cmp	r3, #0
 8004994:	d009      	beq.n	80049aa <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004996:	4b12      	ldr	r3, [pc, #72]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c8>)
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	691b      	ldr	r3, [r3, #16]
 80049a2:	00db      	lsls	r3, r3, #3
 80049a4:	490e      	ldr	r1, [pc, #56]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c8>)
 80049a6:	4313      	orrs	r3, r2
 80049a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80049aa:	f000 f821 	bl	80049f0 <HAL_RCC_GetSysClockFreq>
 80049ae:	4602      	mov	r2, r0
 80049b0:	4b0b      	ldr	r3, [pc, #44]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c8>)
 80049b2:	689b      	ldr	r3, [r3, #8]
 80049b4:	091b      	lsrs	r3, r3, #4
 80049b6:	f003 030f 	and.w	r3, r3, #15
 80049ba:	490a      	ldr	r1, [pc, #40]	@ (80049e4 <HAL_RCC_ClockConfig+0x1cc>)
 80049bc:	5ccb      	ldrb	r3, [r1, r3]
 80049be:	fa22 f303 	lsr.w	r3, r2, r3
 80049c2:	4a09      	ldr	r2, [pc, #36]	@ (80049e8 <HAL_RCC_ClockConfig+0x1d0>)
 80049c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80049c6:	4b09      	ldr	r3, [pc, #36]	@ (80049ec <HAL_RCC_ClockConfig+0x1d4>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4618      	mov	r0, r3
 80049cc:	f7fc fc6e 	bl	80012ac <HAL_InitTick>

  return HAL_OK;
 80049d0:	2300      	movs	r3, #0
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3710      	adds	r7, #16
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}
 80049da:	bf00      	nop
 80049dc:	40023c00 	.word	0x40023c00
 80049e0:	40023800 	.word	0x40023800
 80049e4:	0801a474 	.word	0x0801a474
 80049e8:	20000000 	.word	0x20000000
 80049ec:	20000004 	.word	0x20000004

080049f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049f4:	b090      	sub	sp, #64	@ 0x40
 80049f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80049f8:	2300      	movs	r3, #0
 80049fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80049fc:	2300      	movs	r3, #0
 80049fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a00:	2300      	movs	r3, #0
 8004a02:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8004a04:	2300      	movs	r3, #0
 8004a06:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a08:	4b59      	ldr	r3, [pc, #356]	@ (8004b70 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	f003 030c 	and.w	r3, r3, #12
 8004a10:	2b08      	cmp	r3, #8
 8004a12:	d00d      	beq.n	8004a30 <HAL_RCC_GetSysClockFreq+0x40>
 8004a14:	2b08      	cmp	r3, #8
 8004a16:	f200 80a1 	bhi.w	8004b5c <HAL_RCC_GetSysClockFreq+0x16c>
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d002      	beq.n	8004a24 <HAL_RCC_GetSysClockFreq+0x34>
 8004a1e:	2b04      	cmp	r3, #4
 8004a20:	d003      	beq.n	8004a2a <HAL_RCC_GetSysClockFreq+0x3a>
 8004a22:	e09b      	b.n	8004b5c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a24:	4b53      	ldr	r3, [pc, #332]	@ (8004b74 <HAL_RCC_GetSysClockFreq+0x184>)
 8004a26:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004a28:	e09b      	b.n	8004b62 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a2a:	4b53      	ldr	r3, [pc, #332]	@ (8004b78 <HAL_RCC_GetSysClockFreq+0x188>)
 8004a2c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004a2e:	e098      	b.n	8004b62 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a30:	4b4f      	ldr	r3, [pc, #316]	@ (8004b70 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a38:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004a3a:	4b4d      	ldr	r3, [pc, #308]	@ (8004b70 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d028      	beq.n	8004a98 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a46:	4b4a      	ldr	r3, [pc, #296]	@ (8004b70 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	099b      	lsrs	r3, r3, #6
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	623b      	str	r3, [r7, #32]
 8004a50:	627a      	str	r2, [r7, #36]	@ 0x24
 8004a52:	6a3b      	ldr	r3, [r7, #32]
 8004a54:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004a58:	2100      	movs	r1, #0
 8004a5a:	4b47      	ldr	r3, [pc, #284]	@ (8004b78 <HAL_RCC_GetSysClockFreq+0x188>)
 8004a5c:	fb03 f201 	mul.w	r2, r3, r1
 8004a60:	2300      	movs	r3, #0
 8004a62:	fb00 f303 	mul.w	r3, r0, r3
 8004a66:	4413      	add	r3, r2
 8004a68:	4a43      	ldr	r2, [pc, #268]	@ (8004b78 <HAL_RCC_GetSysClockFreq+0x188>)
 8004a6a:	fba0 1202 	umull	r1, r2, r0, r2
 8004a6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004a70:	460a      	mov	r2, r1
 8004a72:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004a74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a76:	4413      	add	r3, r2
 8004a78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	61bb      	str	r3, [r7, #24]
 8004a80:	61fa      	str	r2, [r7, #28]
 8004a82:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a86:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004a8a:	f7fb fc31 	bl	80002f0 <__aeabi_uldivmod>
 8004a8e:	4602      	mov	r2, r0
 8004a90:	460b      	mov	r3, r1
 8004a92:	4613      	mov	r3, r2
 8004a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a96:	e053      	b.n	8004b40 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a98:	4b35      	ldr	r3, [pc, #212]	@ (8004b70 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	099b      	lsrs	r3, r3, #6
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	613b      	str	r3, [r7, #16]
 8004aa2:	617a      	str	r2, [r7, #20]
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004aaa:	f04f 0b00 	mov.w	fp, #0
 8004aae:	4652      	mov	r2, sl
 8004ab0:	465b      	mov	r3, fp
 8004ab2:	f04f 0000 	mov.w	r0, #0
 8004ab6:	f04f 0100 	mov.w	r1, #0
 8004aba:	0159      	lsls	r1, r3, #5
 8004abc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ac0:	0150      	lsls	r0, r2, #5
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	460b      	mov	r3, r1
 8004ac6:	ebb2 080a 	subs.w	r8, r2, sl
 8004aca:	eb63 090b 	sbc.w	r9, r3, fp
 8004ace:	f04f 0200 	mov.w	r2, #0
 8004ad2:	f04f 0300 	mov.w	r3, #0
 8004ad6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004ada:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004ade:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004ae2:	ebb2 0408 	subs.w	r4, r2, r8
 8004ae6:	eb63 0509 	sbc.w	r5, r3, r9
 8004aea:	f04f 0200 	mov.w	r2, #0
 8004aee:	f04f 0300 	mov.w	r3, #0
 8004af2:	00eb      	lsls	r3, r5, #3
 8004af4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004af8:	00e2      	lsls	r2, r4, #3
 8004afa:	4614      	mov	r4, r2
 8004afc:	461d      	mov	r5, r3
 8004afe:	eb14 030a 	adds.w	r3, r4, sl
 8004b02:	603b      	str	r3, [r7, #0]
 8004b04:	eb45 030b 	adc.w	r3, r5, fp
 8004b08:	607b      	str	r3, [r7, #4]
 8004b0a:	f04f 0200 	mov.w	r2, #0
 8004b0e:	f04f 0300 	mov.w	r3, #0
 8004b12:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004b16:	4629      	mov	r1, r5
 8004b18:	028b      	lsls	r3, r1, #10
 8004b1a:	4621      	mov	r1, r4
 8004b1c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004b20:	4621      	mov	r1, r4
 8004b22:	028a      	lsls	r2, r1, #10
 8004b24:	4610      	mov	r0, r2
 8004b26:	4619      	mov	r1, r3
 8004b28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	60bb      	str	r3, [r7, #8]
 8004b2e:	60fa      	str	r2, [r7, #12]
 8004b30:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004b34:	f7fb fbdc 	bl	80002f0 <__aeabi_uldivmod>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	460b      	mov	r3, r1
 8004b3c:	4613      	mov	r3, r2
 8004b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004b40:	4b0b      	ldr	r3, [pc, #44]	@ (8004b70 <HAL_RCC_GetSysClockFreq+0x180>)
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	0c1b      	lsrs	r3, r3, #16
 8004b46:	f003 0303 	and.w	r3, r3, #3
 8004b4a:	3301      	adds	r3, #1
 8004b4c:	005b      	lsls	r3, r3, #1
 8004b4e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004b50:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b54:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b58:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004b5a:	e002      	b.n	8004b62 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004b5c:	4b05      	ldr	r3, [pc, #20]	@ (8004b74 <HAL_RCC_GetSysClockFreq+0x184>)
 8004b5e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004b60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3740      	adds	r7, #64	@ 0x40
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b6e:	bf00      	nop
 8004b70:	40023800 	.word	0x40023800
 8004b74:	00f42400 	.word	0x00f42400
 8004b78:	017d7840 	.word	0x017d7840

08004b7c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b80:	4b03      	ldr	r3, [pc, #12]	@ (8004b90 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b82:	681b      	ldr	r3, [r3, #0]
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr
 8004b8e:	bf00      	nop
 8004b90:	20000000 	.word	0x20000000

08004b94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b98:	f7ff fff0 	bl	8004b7c <HAL_RCC_GetHCLKFreq>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	4b05      	ldr	r3, [pc, #20]	@ (8004bb4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	0a9b      	lsrs	r3, r3, #10
 8004ba4:	f003 0307 	and.w	r3, r3, #7
 8004ba8:	4903      	ldr	r1, [pc, #12]	@ (8004bb8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004baa:	5ccb      	ldrb	r3, [r1, r3]
 8004bac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	40023800 	.word	0x40023800
 8004bb8:	0801a484 	.word	0x0801a484

08004bbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004bc0:	f7ff ffdc 	bl	8004b7c <HAL_RCC_GetHCLKFreq>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	4b05      	ldr	r3, [pc, #20]	@ (8004bdc <HAL_RCC_GetPCLK2Freq+0x20>)
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	0b5b      	lsrs	r3, r3, #13
 8004bcc:	f003 0307 	and.w	r3, r3, #7
 8004bd0:	4903      	ldr	r1, [pc, #12]	@ (8004be0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004bd2:	5ccb      	ldrb	r3, [r1, r3]
 8004bd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	bd80      	pop	{r7, pc}
 8004bdc:	40023800 	.word	0x40023800
 8004be0:	0801a484 	.word	0x0801a484

08004be4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b083      	sub	sp, #12
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	220f      	movs	r2, #15
 8004bf2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004bf4:	4b12      	ldr	r3, [pc, #72]	@ (8004c40 <HAL_RCC_GetClockConfig+0x5c>)
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	f003 0203 	and.w	r2, r3, #3
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004c00:	4b0f      	ldr	r3, [pc, #60]	@ (8004c40 <HAL_RCC_GetClockConfig+0x5c>)
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004c0c:	4b0c      	ldr	r3, [pc, #48]	@ (8004c40 <HAL_RCC_GetClockConfig+0x5c>)
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004c18:	4b09      	ldr	r3, [pc, #36]	@ (8004c40 <HAL_RCC_GetClockConfig+0x5c>)
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	08db      	lsrs	r3, r3, #3
 8004c1e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004c26:	4b07      	ldr	r3, [pc, #28]	@ (8004c44 <HAL_RCC_GetClockConfig+0x60>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f003 020f 	and.w	r2, r3, #15
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	601a      	str	r2, [r3, #0]
}
 8004c32:	bf00      	nop
 8004c34:	370c      	adds	r7, #12
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr
 8004c3e:	bf00      	nop
 8004c40:	40023800 	.word	0x40023800
 8004c44:	40023c00 	.word	0x40023c00

08004c48 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b088      	sub	sp, #32
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004c50:	2300      	movs	r3, #0
 8004c52:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004c54:	2300      	movs	r3, #0
 8004c56:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004c60:	2300      	movs	r3, #0
 8004c62:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f003 0301 	and.w	r3, r3, #1
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d012      	beq.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004c70:	4b69      	ldr	r3, [pc, #420]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	4a68      	ldr	r2, [pc, #416]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c76:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004c7a:	6093      	str	r3, [r2, #8]
 8004c7c:	4b66      	ldr	r3, [pc, #408]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c7e:	689a      	ldr	r2, [r3, #8]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c84:	4964      	ldr	r1, [pc, #400]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c86:	4313      	orrs	r3, r2
 8004c88:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d101      	bne.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004c92:	2301      	movs	r3, #1
 8004c94:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d017      	beq.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004ca2:	4b5d      	ldr	r3, [pc, #372]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ca4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ca8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cb0:	4959      	ldr	r1, [pc, #356]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cbc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004cc0:	d101      	bne.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d101      	bne.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d017      	beq.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004cde:	4b4e      	ldr	r3, [pc, #312]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ce0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ce4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cec:	494a      	ldr	r1, [pc, #296]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004cfc:	d101      	bne.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d101      	bne.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d001      	beq.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f003 0320 	and.w	r3, r3, #32
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	f000 808b 	beq.w	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d2c:	4b3a      	ldr	r3, [pc, #232]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d30:	4a39      	ldr	r2, [pc, #228]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d36:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d38:	4b37      	ldr	r3, [pc, #220]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d40:	60bb      	str	r3, [r7, #8]
 8004d42:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004d44:	4b35      	ldr	r3, [pc, #212]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a34      	ldr	r2, [pc, #208]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004d4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d4e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d50:	f7fc fd84 	bl	800185c <HAL_GetTick>
 8004d54:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004d56:	e008      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d58:	f7fc fd80 	bl	800185c <HAL_GetTick>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	1ad3      	subs	r3, r2, r3
 8004d62:	2b64      	cmp	r3, #100	@ 0x64
 8004d64:	d901      	bls.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004d66:	2303      	movs	r3, #3
 8004d68:	e38f      	b.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004d6a:	4b2c      	ldr	r3, [pc, #176]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d0f0      	beq.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d76:	4b28      	ldr	r3, [pc, #160]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d7e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d035      	beq.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d8e:	693a      	ldr	r2, [r7, #16]
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d02e      	beq.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d94:	4b20      	ldr	r3, [pc, #128]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d9c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004da0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004da2:	4a1d      	ldr	r2, [pc, #116]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004da4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004da8:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004daa:	4b1b      	ldr	r3, [pc, #108]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dae:	4a1a      	ldr	r2, [pc, #104]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004db0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004db4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004db6:	4a18      	ldr	r2, [pc, #96]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004dbc:	4b16      	ldr	r3, [pc, #88]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dc0:	f003 0301 	and.w	r3, r3, #1
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d114      	bne.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dc8:	f7fc fd48 	bl	800185c <HAL_GetTick>
 8004dcc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dce:	e00a      	b.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004dd0:	f7fc fd44 	bl	800185c <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d901      	bls.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004de2:	2303      	movs	r3, #3
 8004de4:	e351      	b.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004de6:	4b0c      	ldr	r3, [pc, #48]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004de8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dea:	f003 0302 	and.w	r3, r3, #2
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d0ee      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dfa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004dfe:	d111      	bne.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004e00:	4b05      	ldr	r3, [pc, #20]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004e0c:	4b04      	ldr	r3, [pc, #16]	@ (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004e0e:	400b      	ands	r3, r1
 8004e10:	4901      	ldr	r1, [pc, #4]	@ (8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e12:	4313      	orrs	r3, r2
 8004e14:	608b      	str	r3, [r1, #8]
 8004e16:	e00b      	b.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004e18:	40023800 	.word	0x40023800
 8004e1c:	40007000 	.word	0x40007000
 8004e20:	0ffffcff 	.word	0x0ffffcff
 8004e24:	4bac      	ldr	r3, [pc, #688]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	4aab      	ldr	r2, [pc, #684]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e2a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004e2e:	6093      	str	r3, [r2, #8]
 8004e30:	4ba9      	ldr	r3, [pc, #676]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e32:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e3c:	49a6      	ldr	r1, [pc, #664]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f003 0310 	and.w	r3, r3, #16
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d010      	beq.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004e4e:	4ba2      	ldr	r3, [pc, #648]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e54:	4aa0      	ldr	r2, [pc, #640]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e56:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e5a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004e5e:	4b9e      	ldr	r3, [pc, #632]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e60:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e68:	499b      	ldr	r1, [pc, #620]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d00a      	beq.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004e7c:	4b96      	ldr	r3, [pc, #600]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e82:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e8a:	4993      	ldr	r1, [pc, #588]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d00a      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004e9e:	4b8e      	ldr	r3, [pc, #568]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ea4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004eac:	498a      	ldr	r1, [pc, #552]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d00a      	beq.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004ec0:	4b85      	ldr	r3, [pc, #532]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ec6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ece:	4982      	ldr	r1, [pc, #520]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d00a      	beq.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004ee2:	4b7d      	ldr	r3, [pc, #500]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ee8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ef0:	4979      	ldr	r1, [pc, #484]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d00a      	beq.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004f04:	4b74      	ldr	r3, [pc, #464]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f0a:	f023 0203 	bic.w	r2, r3, #3
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f12:	4971      	ldr	r1, [pc, #452]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f14:	4313      	orrs	r3, r2
 8004f16:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d00a      	beq.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f26:	4b6c      	ldr	r3, [pc, #432]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f2c:	f023 020c 	bic.w	r2, r3, #12
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f34:	4968      	ldr	r1, [pc, #416]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f36:	4313      	orrs	r3, r2
 8004f38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d00a      	beq.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f48:	4b63      	ldr	r3, [pc, #396]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f4e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f56:	4960      	ldr	r1, [pc, #384]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d00a      	beq.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004f6a:	4b5b      	ldr	r3, [pc, #364]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f70:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f78:	4957      	ldr	r1, [pc, #348]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d00a      	beq.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004f8c:	4b52      	ldr	r3, [pc, #328]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f92:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f9a:	494f      	ldr	r1, [pc, #316]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d00a      	beq.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004fae:	4b4a      	ldr	r3, [pc, #296]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fb4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fbc:	4946      	ldr	r1, [pc, #280]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d00a      	beq.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004fd0:	4b41      	ldr	r3, [pc, #260]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fd6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fde:	493e      	ldr	r1, [pc, #248]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d00a      	beq.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004ff2:	4b39      	ldr	r3, [pc, #228]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ff8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005000:	4935      	ldr	r1, [pc, #212]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005002:	4313      	orrs	r3, r2
 8005004:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005010:	2b00      	cmp	r3, #0
 8005012:	d00a      	beq.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005014:	4b30      	ldr	r3, [pc, #192]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005016:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800501a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005022:	492d      	ldr	r1, [pc, #180]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005024:	4313      	orrs	r3, r2
 8005026:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005032:	2b00      	cmp	r3, #0
 8005034:	d011      	beq.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005036:	4b28      	ldr	r3, [pc, #160]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005038:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800503c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005044:	4924      	ldr	r1, [pc, #144]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005046:	4313      	orrs	r3, r2
 8005048:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005050:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005054:	d101      	bne.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005056:	2301      	movs	r3, #1
 8005058:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f003 0308 	and.w	r3, r3, #8
 8005062:	2b00      	cmp	r3, #0
 8005064:	d001      	beq.n	800506a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005066:	2301      	movs	r3, #1
 8005068:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00a      	beq.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005076:	4b18      	ldr	r3, [pc, #96]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005078:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800507c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005084:	4914      	ldr	r1, [pc, #80]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005086:	4313      	orrs	r3, r2
 8005088:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005094:	2b00      	cmp	r3, #0
 8005096:	d00b      	beq.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005098:	4b0f      	ldr	r3, [pc, #60]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800509a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800509e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80050a8:	490b      	ldr	r1, [pc, #44]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050aa:	4313      	orrs	r3, r2
 80050ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d00f      	beq.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80050bc:	4b06      	ldr	r3, [pc, #24]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050c2:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050cc:	4902      	ldr	r1, [pc, #8]	@ (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050ce:	4313      	orrs	r3, r2
 80050d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80050d4:	e002      	b.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x494>
 80050d6:	bf00      	nop
 80050d8:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d00b      	beq.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80050e8:	4b8a      	ldr	r3, [pc, #552]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80050ee:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050f8:	4986      	ldr	r1, [pc, #536]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80050fa:	4313      	orrs	r3, r2
 80050fc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005108:	2b00      	cmp	r3, #0
 800510a:	d00b      	beq.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800510c:	4b81      	ldr	r3, [pc, #516]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800510e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005112:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800511c:	497d      	ldr	r1, [pc, #500]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800511e:	4313      	orrs	r3, r2
 8005120:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005124:	69fb      	ldr	r3, [r7, #28]
 8005126:	2b01      	cmp	r3, #1
 8005128:	d006      	beq.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005132:	2b00      	cmp	r3, #0
 8005134:	f000 80d6 	beq.w	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005138:	4b76      	ldr	r3, [pc, #472]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a75      	ldr	r2, [pc, #468]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800513e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005142:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005144:	f7fc fb8a 	bl	800185c <HAL_GetTick>
 8005148:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800514a:	e008      	b.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800514c:	f7fc fb86 	bl	800185c <HAL_GetTick>
 8005150:	4602      	mov	r2, r0
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	2b64      	cmp	r3, #100	@ 0x64
 8005158:	d901      	bls.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800515a:	2303      	movs	r3, #3
 800515c:	e195      	b.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800515e:	4b6d      	ldr	r3, [pc, #436]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1f0      	bne.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f003 0301 	and.w	r3, r3, #1
 8005172:	2b00      	cmp	r3, #0
 8005174:	d021      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x572>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800517a:	2b00      	cmp	r3, #0
 800517c:	d11d      	bne.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800517e:	4b65      	ldr	r3, [pc, #404]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005180:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005184:	0c1b      	lsrs	r3, r3, #16
 8005186:	f003 0303 	and.w	r3, r3, #3
 800518a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800518c:	4b61      	ldr	r3, [pc, #388]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800518e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005192:	0e1b      	lsrs	r3, r3, #24
 8005194:	f003 030f 	and.w	r3, r3, #15
 8005198:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	019a      	lsls	r2, r3, #6
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	041b      	lsls	r3, r3, #16
 80051a4:	431a      	orrs	r2, r3
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	061b      	lsls	r3, r3, #24
 80051aa:	431a      	orrs	r2, r3
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	071b      	lsls	r3, r3, #28
 80051b2:	4958      	ldr	r1, [pc, #352]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051b4:	4313      	orrs	r3, r2
 80051b6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d004      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051ce:	d00a      	beq.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d02e      	beq.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80051e4:	d129      	bne.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80051e6:	4b4b      	ldr	r3, [pc, #300]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051ec:	0c1b      	lsrs	r3, r3, #16
 80051ee:	f003 0303 	and.w	r3, r3, #3
 80051f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80051f4:	4b47      	ldr	r3, [pc, #284]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051fa:	0f1b      	lsrs	r3, r3, #28
 80051fc:	f003 0307 	and.w	r3, r3, #7
 8005200:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	019a      	lsls	r2, r3, #6
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	041b      	lsls	r3, r3, #16
 800520c:	431a      	orrs	r2, r3
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	68db      	ldr	r3, [r3, #12]
 8005212:	061b      	lsls	r3, r3, #24
 8005214:	431a      	orrs	r2, r3
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	071b      	lsls	r3, r3, #28
 800521a:	493e      	ldr	r1, [pc, #248]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800521c:	4313      	orrs	r3, r2
 800521e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005222:	4b3c      	ldr	r3, [pc, #240]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005224:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005228:	f023 021f 	bic.w	r2, r3, #31
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005230:	3b01      	subs	r3, #1
 8005232:	4938      	ldr	r1, [pc, #224]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005234:	4313      	orrs	r3, r2
 8005236:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005242:	2b00      	cmp	r3, #0
 8005244:	d01d      	beq.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005246:	4b33      	ldr	r3, [pc, #204]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005248:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800524c:	0e1b      	lsrs	r3, r3, #24
 800524e:	f003 030f 	and.w	r3, r3, #15
 8005252:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005254:	4b2f      	ldr	r3, [pc, #188]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005256:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800525a:	0f1b      	lsrs	r3, r3, #28
 800525c:	f003 0307 	and.w	r3, r3, #7
 8005260:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	019a      	lsls	r2, r3, #6
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	691b      	ldr	r3, [r3, #16]
 800526c:	041b      	lsls	r3, r3, #16
 800526e:	431a      	orrs	r2, r3
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	061b      	lsls	r3, r3, #24
 8005274:	431a      	orrs	r2, r3
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	071b      	lsls	r3, r3, #28
 800527a:	4926      	ldr	r1, [pc, #152]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800527c:	4313      	orrs	r3, r2
 800527e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800528a:	2b00      	cmp	r3, #0
 800528c:	d011      	beq.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	019a      	lsls	r2, r3, #6
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	691b      	ldr	r3, [r3, #16]
 8005298:	041b      	lsls	r3, r3, #16
 800529a:	431a      	orrs	r2, r3
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	68db      	ldr	r3, [r3, #12]
 80052a0:	061b      	lsls	r3, r3, #24
 80052a2:	431a      	orrs	r2, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	071b      	lsls	r3, r3, #28
 80052aa:	491a      	ldr	r1, [pc, #104]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052ac:	4313      	orrs	r3, r2
 80052ae:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80052b2:	4b18      	ldr	r3, [pc, #96]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4a17      	ldr	r2, [pc, #92]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052b8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80052bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052be:	f7fc facd 	bl	800185c <HAL_GetTick>
 80052c2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80052c4:	e008      	b.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80052c6:	f7fc fac9 	bl	800185c <HAL_GetTick>
 80052ca:	4602      	mov	r2, r0
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	1ad3      	subs	r3, r2, r3
 80052d0:	2b64      	cmp	r3, #100	@ 0x64
 80052d2:	d901      	bls.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052d4:	2303      	movs	r3, #3
 80052d6:	e0d8      	b.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80052d8:	4b0e      	ldr	r3, [pc, #56]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d0f0      	beq.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80052e4:	69bb      	ldr	r3, [r7, #24]
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	f040 80ce 	bne.w	8005488 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80052ec:	4b09      	ldr	r3, [pc, #36]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a08      	ldr	r2, [pc, #32]	@ (8005314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052f8:	f7fc fab0 	bl	800185c <HAL_GetTick>
 80052fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80052fe:	e00b      	b.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005300:	f7fc faac 	bl	800185c <HAL_GetTick>
 8005304:	4602      	mov	r2, r0
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	2b64      	cmp	r3, #100	@ 0x64
 800530c:	d904      	bls.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800530e:	2303      	movs	r3, #3
 8005310:	e0bb      	b.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005312:	bf00      	nop
 8005314:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005318:	4b5e      	ldr	r3, [pc, #376]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005320:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005324:	d0ec      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800532e:	2b00      	cmp	r3, #0
 8005330:	d003      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005336:	2b00      	cmp	r3, #0
 8005338:	d009      	beq.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005342:	2b00      	cmp	r3, #0
 8005344:	d02e      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800534a:	2b00      	cmp	r3, #0
 800534c:	d12a      	bne.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800534e:	4b51      	ldr	r3, [pc, #324]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005350:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005354:	0c1b      	lsrs	r3, r3, #16
 8005356:	f003 0303 	and.w	r3, r3, #3
 800535a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800535c:	4b4d      	ldr	r3, [pc, #308]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800535e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005362:	0f1b      	lsrs	r3, r3, #28
 8005364:	f003 0307 	and.w	r3, r3, #7
 8005368:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	695b      	ldr	r3, [r3, #20]
 800536e:	019a      	lsls	r2, r3, #6
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	041b      	lsls	r3, r3, #16
 8005374:	431a      	orrs	r2, r3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	699b      	ldr	r3, [r3, #24]
 800537a:	061b      	lsls	r3, r3, #24
 800537c:	431a      	orrs	r2, r3
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	071b      	lsls	r3, r3, #28
 8005382:	4944      	ldr	r1, [pc, #272]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005384:	4313      	orrs	r3, r2
 8005386:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800538a:	4b42      	ldr	r3, [pc, #264]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800538c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005390:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005398:	3b01      	subs	r3, #1
 800539a:	021b      	lsls	r3, r3, #8
 800539c:	493d      	ldr	r1, [pc, #244]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800539e:	4313      	orrs	r3, r2
 80053a0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d022      	beq.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80053b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053b8:	d11d      	bne.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80053ba:	4b36      	ldr	r3, [pc, #216]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80053bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053c0:	0e1b      	lsrs	r3, r3, #24
 80053c2:	f003 030f 	and.w	r3, r3, #15
 80053c6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80053c8:	4b32      	ldr	r3, [pc, #200]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80053ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053ce:	0f1b      	lsrs	r3, r3, #28
 80053d0:	f003 0307 	and.w	r3, r3, #7
 80053d4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	695b      	ldr	r3, [r3, #20]
 80053da:	019a      	lsls	r2, r3, #6
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6a1b      	ldr	r3, [r3, #32]
 80053e0:	041b      	lsls	r3, r3, #16
 80053e2:	431a      	orrs	r2, r3
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	061b      	lsls	r3, r3, #24
 80053e8:	431a      	orrs	r2, r3
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	071b      	lsls	r3, r3, #28
 80053ee:	4929      	ldr	r1, [pc, #164]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80053f0:	4313      	orrs	r3, r2
 80053f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 0308 	and.w	r3, r3, #8
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d028      	beq.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005402:	4b24      	ldr	r3, [pc, #144]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005404:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005408:	0e1b      	lsrs	r3, r3, #24
 800540a:	f003 030f 	and.w	r3, r3, #15
 800540e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005410:	4b20      	ldr	r3, [pc, #128]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005412:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005416:	0c1b      	lsrs	r3, r3, #16
 8005418:	f003 0303 	and.w	r3, r3, #3
 800541c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	695b      	ldr	r3, [r3, #20]
 8005422:	019a      	lsls	r2, r3, #6
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	041b      	lsls	r3, r3, #16
 8005428:	431a      	orrs	r2, r3
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	061b      	lsls	r3, r3, #24
 800542e:	431a      	orrs	r2, r3
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	69db      	ldr	r3, [r3, #28]
 8005434:	071b      	lsls	r3, r3, #28
 8005436:	4917      	ldr	r1, [pc, #92]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005438:	4313      	orrs	r3, r2
 800543a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800543e:	4b15      	ldr	r3, [pc, #84]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005440:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005444:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800544c:	4911      	ldr	r1, [pc, #68]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800544e:	4313      	orrs	r3, r2
 8005450:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005454:	4b0f      	ldr	r3, [pc, #60]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a0e      	ldr	r2, [pc, #56]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800545a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800545e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005460:	f7fc f9fc 	bl	800185c <HAL_GetTick>
 8005464:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005466:	e008      	b.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005468:	f7fc f9f8 	bl	800185c <HAL_GetTick>
 800546c:	4602      	mov	r2, r0
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	1ad3      	subs	r3, r2, r3
 8005472:	2b64      	cmp	r3, #100	@ 0x64
 8005474:	d901      	bls.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005476:	2303      	movs	r3, #3
 8005478:	e007      	b.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800547a:	4b06      	ldr	r3, [pc, #24]	@ (8005494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005482:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005486:	d1ef      	bne.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005488:	2300      	movs	r3, #0
}
 800548a:	4618      	mov	r0, r3
 800548c:	3720      	adds	r7, #32
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
 8005492:	bf00      	nop
 8005494:	40023800 	.word	0x40023800

08005498 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b084      	sub	sp, #16
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d101      	bne.n	80054aa <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	e071      	b.n	800558e <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	7f5b      	ldrb	r3, [r3, #29]
 80054ae:	b2db      	uxtb	r3, r3
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d105      	bne.n	80054c0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f7fb fe4a 	bl	8001154 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2202      	movs	r2, #2
 80054c4:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	f003 0310 	and.w	r3, r3, #16
 80054d0:	2b10      	cmp	r3, #16
 80054d2:	d053      	beq.n	800557c <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	22ca      	movs	r2, #202	@ 0xca
 80054da:	625a      	str	r2, [r3, #36]	@ 0x24
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2253      	movs	r2, #83	@ 0x53
 80054e2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80054e4:	6878      	ldr	r0, [r7, #4]
 80054e6:	f000 f99d 	bl	8005824 <RTC_EnterInitMode>
 80054ea:	4603      	mov	r3, r0
 80054ec:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80054ee:	7bfb      	ldrb	r3, [r7, #15]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d12a      	bne.n	800554a <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	6899      	ldr	r1, [r3, #8]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	4b26      	ldr	r3, [pc, #152]	@ (8005598 <HAL_RTC_Init+0x100>)
 8005500:	400b      	ands	r3, r1
 8005502:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	6899      	ldr	r1, [r3, #8]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	685a      	ldr	r2, [r3, #4]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	691b      	ldr	r3, [r3, #16]
 8005512:	431a      	orrs	r2, r3
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	695b      	ldr	r3, [r3, #20]
 8005518:	431a      	orrs	r2, r3
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	430a      	orrs	r2, r1
 8005520:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	687a      	ldr	r2, [r7, #4]
 8005528:	68d2      	ldr	r2, [r2, #12]
 800552a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	6919      	ldr	r1, [r3, #16]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	041a      	lsls	r2, r3, #16
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	430a      	orrs	r2, r1
 800553e:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005540:	6878      	ldr	r0, [r7, #4]
 8005542:	f000 f9a6 	bl	8005892 <RTC_ExitInitMode>
 8005546:	4603      	mov	r3, r0
 8005548:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800554a:	7bfb      	ldrb	r3, [r7, #15]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d110      	bne.n	8005572 <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f022 0208 	bic.w	r2, r2, #8
 800555e:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	699a      	ldr	r2, [r3, #24]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	430a      	orrs	r2, r1
 8005570:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	22ff      	movs	r2, #255	@ 0xff
 8005578:	625a      	str	r2, [r3, #36]	@ 0x24
 800557a:	e001      	b.n	8005580 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800557c:	2300      	movs	r3, #0
 800557e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005580:	7bfb      	ldrb	r3, [r7, #15]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d102      	bne.n	800558c <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2201      	movs	r2, #1
 800558a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800558c:	7bfb      	ldrb	r3, [r7, #15]
}
 800558e:	4618      	mov	r0, r3
 8005590:	3710      	adds	r7, #16
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}
 8005596:	bf00      	nop
 8005598:	ff8fffbf 	.word	0xff8fffbf

0800559c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800559c:	b590      	push	{r4, r7, lr}
 800559e:	b087      	sub	sp, #28
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	60f8      	str	r0, [r7, #12]
 80055a4:	60b9      	str	r1, [r7, #8]
 80055a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80055a8:	2300      	movs	r3, #0
 80055aa:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	7f1b      	ldrb	r3, [r3, #28]
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	d101      	bne.n	80055b8 <HAL_RTC_SetTime+0x1c>
 80055b4:	2302      	movs	r3, #2
 80055b6:	e085      	b.n	80056c4 <HAL_RTC_SetTime+0x128>
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2201      	movs	r2, #1
 80055bc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2202      	movs	r2, #2
 80055c2:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d126      	bne.n	8005618 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	689b      	ldr	r3, [r3, #8]
 80055d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d102      	bne.n	80055de <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	2200      	movs	r2, #0
 80055dc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	781b      	ldrb	r3, [r3, #0]
 80055e2:	4618      	mov	r0, r3
 80055e4:	f000 f97a 	bl	80058dc <RTC_ByteToBcd2>
 80055e8:	4603      	mov	r3, r0
 80055ea:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	785b      	ldrb	r3, [r3, #1]
 80055f0:	4618      	mov	r0, r3
 80055f2:	f000 f973 	bl	80058dc <RTC_ByteToBcd2>
 80055f6:	4603      	mov	r3, r0
 80055f8:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80055fa:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	789b      	ldrb	r3, [r3, #2]
 8005600:	4618      	mov	r0, r3
 8005602:	f000 f96b 	bl	80058dc <RTC_ByteToBcd2>
 8005606:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005608:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	78db      	ldrb	r3, [r3, #3]
 8005610:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005612:	4313      	orrs	r3, r2
 8005614:	617b      	str	r3, [r7, #20]
 8005616:	e018      	b.n	800564a <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005622:	2b00      	cmp	r3, #0
 8005624:	d102      	bne.n	800562c <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	2200      	movs	r2, #0
 800562a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	781b      	ldrb	r3, [r3, #0]
 8005630:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	785b      	ldrb	r3, [r3, #1]
 8005636:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005638:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800563a:	68ba      	ldr	r2, [r7, #8]
 800563c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800563e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	78db      	ldrb	r3, [r3, #3]
 8005644:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005646:	4313      	orrs	r3, r2
 8005648:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	22ca      	movs	r2, #202	@ 0xca
 8005650:	625a      	str	r2, [r3, #36]	@ 0x24
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	2253      	movs	r2, #83	@ 0x53
 8005658:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800565a:	68f8      	ldr	r0, [r7, #12]
 800565c:	f000 f8e2 	bl	8005824 <RTC_EnterInitMode>
 8005660:	4603      	mov	r3, r0
 8005662:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005664:	7cfb      	ldrb	r3, [r7, #19]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d11e      	bne.n	80056a8 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	6979      	ldr	r1, [r7, #20]
 8005670:	4b16      	ldr	r3, [pc, #88]	@ (80056cc <HAL_RTC_SetTime+0x130>)
 8005672:	400b      	ands	r3, r1
 8005674:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	689a      	ldr	r2, [r3, #8]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005684:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	6899      	ldr	r1, [r3, #8]
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	68da      	ldr	r2, [r3, #12]
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	691b      	ldr	r3, [r3, #16]
 8005694:	431a      	orrs	r2, r3
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	430a      	orrs	r2, r1
 800569c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800569e:	68f8      	ldr	r0, [r7, #12]
 80056a0:	f000 f8f7 	bl	8005892 <RTC_ExitInitMode>
 80056a4:	4603      	mov	r3, r0
 80056a6:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80056a8:	7cfb      	ldrb	r3, [r7, #19]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d102      	bne.n	80056b4 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2201      	movs	r2, #1
 80056b2:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	22ff      	movs	r2, #255	@ 0xff
 80056ba:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2200      	movs	r2, #0
 80056c0:	771a      	strb	r2, [r3, #28]

  return status;
 80056c2:	7cfb      	ldrb	r3, [r7, #19]
}
 80056c4:	4618      	mov	r0, r3
 80056c6:	371c      	adds	r7, #28
 80056c8:	46bd      	mov	sp, r7
 80056ca:	bd90      	pop	{r4, r7, pc}
 80056cc:	007f7f7f 	.word	0x007f7f7f

080056d0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80056d0:	b590      	push	{r4, r7, lr}
 80056d2:	b087      	sub	sp, #28
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	60f8      	str	r0, [r7, #12]
 80056d8:	60b9      	str	r1, [r7, #8]
 80056da:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80056dc:	2300      	movs	r3, #0
 80056de:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	7f1b      	ldrb	r3, [r3, #28]
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d101      	bne.n	80056ec <HAL_RTC_SetDate+0x1c>
 80056e8:	2302      	movs	r3, #2
 80056ea:	e06f      	b.n	80057cc <HAL_RTC_SetDate+0xfc>
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2201      	movs	r2, #1
 80056f0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2202      	movs	r2, #2
 80056f6:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d10e      	bne.n	800571c <HAL_RTC_SetDate+0x4c>
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	785b      	ldrb	r3, [r3, #1]
 8005702:	f003 0310 	and.w	r3, r3, #16
 8005706:	2b00      	cmp	r3, #0
 8005708:	d008      	beq.n	800571c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	785b      	ldrb	r3, [r3, #1]
 800570e:	f023 0310 	bic.w	r3, r3, #16
 8005712:	b2db      	uxtb	r3, r3
 8005714:	330a      	adds	r3, #10
 8005716:	b2da      	uxtb	r2, r3
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d11c      	bne.n	800575c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	78db      	ldrb	r3, [r3, #3]
 8005726:	4618      	mov	r0, r3
 8005728:	f000 f8d8 	bl	80058dc <RTC_ByteToBcd2>
 800572c:	4603      	mov	r3, r0
 800572e:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	785b      	ldrb	r3, [r3, #1]
 8005734:	4618      	mov	r0, r3
 8005736:	f000 f8d1 	bl	80058dc <RTC_ByteToBcd2>
 800573a:	4603      	mov	r3, r0
 800573c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800573e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	789b      	ldrb	r3, [r3, #2]
 8005744:	4618      	mov	r0, r3
 8005746:	f000 f8c9 	bl	80058dc <RTC_ByteToBcd2>
 800574a:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800574c:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	781b      	ldrb	r3, [r3, #0]
 8005754:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005756:	4313      	orrs	r3, r2
 8005758:	617b      	str	r3, [r7, #20]
 800575a:	e00e      	b.n	800577a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	78db      	ldrb	r3, [r3, #3]
 8005760:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	785b      	ldrb	r3, [r3, #1]
 8005766:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005768:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800576a:	68ba      	ldr	r2, [r7, #8]
 800576c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800576e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	781b      	ldrb	r3, [r3, #0]
 8005774:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005776:	4313      	orrs	r3, r2
 8005778:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	22ca      	movs	r2, #202	@ 0xca
 8005780:	625a      	str	r2, [r3, #36]	@ 0x24
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	2253      	movs	r2, #83	@ 0x53
 8005788:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800578a:	68f8      	ldr	r0, [r7, #12]
 800578c:	f000 f84a 	bl	8005824 <RTC_EnterInitMode>
 8005790:	4603      	mov	r3, r0
 8005792:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005794:	7cfb      	ldrb	r3, [r7, #19]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d10a      	bne.n	80057b0 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	6979      	ldr	r1, [r7, #20]
 80057a0:	4b0c      	ldr	r3, [pc, #48]	@ (80057d4 <HAL_RTC_SetDate+0x104>)
 80057a2:	400b      	ands	r3, r1
 80057a4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80057a6:	68f8      	ldr	r0, [r7, #12]
 80057a8:	f000 f873 	bl	8005892 <RTC_ExitInitMode>
 80057ac:	4603      	mov	r3, r0
 80057ae:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80057b0:	7cfb      	ldrb	r3, [r7, #19]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d102      	bne.n	80057bc <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2201      	movs	r2, #1
 80057ba:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	22ff      	movs	r2, #255	@ 0xff
 80057c2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2200      	movs	r2, #0
 80057c8:	771a      	strb	r2, [r3, #28]

  return status;
 80057ca:	7cfb      	ldrb	r3, [r7, #19]
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	371c      	adds	r7, #28
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd90      	pop	{r4, r7, pc}
 80057d4:	00ffff3f 	.word	0x00ffff3f

080057d8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80057e0:	2300      	movs	r3, #0
 80057e2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a0d      	ldr	r2, [pc, #52]	@ (8005820 <HAL_RTC_WaitForSynchro+0x48>)
 80057ea:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80057ec:	f7fc f836 	bl	800185c <HAL_GetTick>
 80057f0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80057f2:	e009      	b.n	8005808 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80057f4:	f7fc f832 	bl	800185c <HAL_GetTick>
 80057f8:	4602      	mov	r2, r0
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	1ad3      	subs	r3, r2, r3
 80057fe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005802:	d901      	bls.n	8005808 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8005804:	2303      	movs	r3, #3
 8005806:	e007      	b.n	8005818 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	68db      	ldr	r3, [r3, #12]
 800580e:	f003 0320 	and.w	r3, r3, #32
 8005812:	2b00      	cmp	r3, #0
 8005814:	d0ee      	beq.n	80057f4 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8005816:	2300      	movs	r3, #0
}
 8005818:	4618      	mov	r0, r3
 800581a:	3710      	adds	r7, #16
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}
 8005820:	0001ff5f 	.word	0x0001ff5f

08005824 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b084      	sub	sp, #16
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800582c:	2300      	movs	r3, #0
 800582e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005830:	2300      	movs	r3, #0
 8005832:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	68db      	ldr	r3, [r3, #12]
 800583a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800583e:	2b00      	cmp	r3, #0
 8005840:	d122      	bne.n	8005888 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	68da      	ldr	r2, [r3, #12]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005850:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005852:	f7fc f803 	bl	800185c <HAL_GetTick>
 8005856:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005858:	e00c      	b.n	8005874 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800585a:	f7fb ffff 	bl	800185c <HAL_GetTick>
 800585e:	4602      	mov	r2, r0
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	1ad3      	subs	r3, r2, r3
 8005864:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005868:	d904      	bls.n	8005874 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2204      	movs	r2, #4
 800586e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68db      	ldr	r3, [r3, #12]
 800587a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800587e:	2b00      	cmp	r3, #0
 8005880:	d102      	bne.n	8005888 <RTC_EnterInitMode+0x64>
 8005882:	7bfb      	ldrb	r3, [r7, #15]
 8005884:	2b01      	cmp	r3, #1
 8005886:	d1e8      	bne.n	800585a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005888:	7bfb      	ldrb	r3, [r7, #15]
}
 800588a:	4618      	mov	r0, r3
 800588c:	3710      	adds	r7, #16
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}

08005892 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005892:	b580      	push	{r7, lr}
 8005894:	b084      	sub	sp, #16
 8005896:	af00      	add	r7, sp, #0
 8005898:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800589a:	2300      	movs	r3, #0
 800589c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	68da      	ldr	r2, [r3, #12]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80058ac:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	f003 0320 	and.w	r3, r3, #32
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d10a      	bne.n	80058d2 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f7ff ff8b 	bl	80057d8 <HAL_RTC_WaitForSynchro>
 80058c2:	4603      	mov	r3, r0
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d004      	beq.n	80058d2 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2204      	movs	r2, #4
 80058cc:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80058d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3710      	adds	r7, #16
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}

080058dc <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80058dc:	b480      	push	{r7}
 80058de:	b085      	sub	sp, #20
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	4603      	mov	r3, r0
 80058e4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80058e6:	2300      	movs	r3, #0
 80058e8:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80058ea:	e005      	b.n	80058f8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	3301      	adds	r3, #1
 80058f0:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80058f2:	79fb      	ldrb	r3, [r7, #7]
 80058f4:	3b0a      	subs	r3, #10
 80058f6:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80058f8:	79fb      	ldrb	r3, [r7, #7]
 80058fa:	2b09      	cmp	r3, #9
 80058fc:	d8f6      	bhi.n	80058ec <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	b2db      	uxtb	r3, r3
 8005902:	011b      	lsls	r3, r3, #4
 8005904:	b2da      	uxtb	r2, r3
 8005906:	79fb      	ldrb	r3, [r7, #7]
 8005908:	4313      	orrs	r3, r2
 800590a:	b2db      	uxtb	r3, r3
}
 800590c:	4618      	mov	r0, r3
 800590e:	3714      	adds	r7, #20
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b082      	sub	sp, #8
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d101      	bne.n	800592a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005926:	2301      	movs	r3, #1
 8005928:	e049      	b.n	80059be <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005930:	b2db      	uxtb	r3, r3
 8005932:	2b00      	cmp	r3, #0
 8005934:	d106      	bne.n	8005944 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f7fb fc36 	bl	80011b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2202      	movs	r2, #2
 8005948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	3304      	adds	r3, #4
 8005954:	4619      	mov	r1, r3
 8005956:	4610      	mov	r0, r2
 8005958:	f000 fb18 	bl	8005f8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2201      	movs	r2, #1
 8005960:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2201      	movs	r2, #1
 8005968:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2201      	movs	r2, #1
 8005970:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2201      	movs	r2, #1
 8005978:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2201      	movs	r2, #1
 8005980:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2201      	movs	r2, #1
 8005988:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2201      	movs	r2, #1
 8005990:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2201      	movs	r2, #1
 8005998:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2201      	movs	r2, #1
 80059a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2201      	movs	r2, #1
 80059a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2201      	movs	r2, #1
 80059b0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2201      	movs	r2, #1
 80059b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80059bc:	2300      	movs	r3, #0
}
 80059be:	4618      	mov	r0, r3
 80059c0:	3708      	adds	r7, #8
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}
	...

080059c8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b085      	sub	sp, #20
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d001      	beq.n	80059e0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80059dc:	2301      	movs	r3, #1
 80059de:	e04c      	b.n	8005a7a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2202      	movs	r2, #2
 80059e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a26      	ldr	r2, [pc, #152]	@ (8005a88 <HAL_TIM_Base_Start+0xc0>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d022      	beq.n	8005a38 <HAL_TIM_Base_Start+0x70>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059fa:	d01d      	beq.n	8005a38 <HAL_TIM_Base_Start+0x70>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a22      	ldr	r2, [pc, #136]	@ (8005a8c <HAL_TIM_Base_Start+0xc4>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d018      	beq.n	8005a38 <HAL_TIM_Base_Start+0x70>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a21      	ldr	r2, [pc, #132]	@ (8005a90 <HAL_TIM_Base_Start+0xc8>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d013      	beq.n	8005a38 <HAL_TIM_Base_Start+0x70>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a1f      	ldr	r2, [pc, #124]	@ (8005a94 <HAL_TIM_Base_Start+0xcc>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d00e      	beq.n	8005a38 <HAL_TIM_Base_Start+0x70>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a1e      	ldr	r2, [pc, #120]	@ (8005a98 <HAL_TIM_Base_Start+0xd0>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d009      	beq.n	8005a38 <HAL_TIM_Base_Start+0x70>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a1c      	ldr	r2, [pc, #112]	@ (8005a9c <HAL_TIM_Base_Start+0xd4>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d004      	beq.n	8005a38 <HAL_TIM_Base_Start+0x70>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a1b      	ldr	r2, [pc, #108]	@ (8005aa0 <HAL_TIM_Base_Start+0xd8>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d115      	bne.n	8005a64 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	689a      	ldr	r2, [r3, #8]
 8005a3e:	4b19      	ldr	r3, [pc, #100]	@ (8005aa4 <HAL_TIM_Base_Start+0xdc>)
 8005a40:	4013      	ands	r3, r2
 8005a42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2b06      	cmp	r3, #6
 8005a48:	d015      	beq.n	8005a76 <HAL_TIM_Base_Start+0xae>
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a50:	d011      	beq.n	8005a76 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f042 0201 	orr.w	r2, r2, #1
 8005a60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a62:	e008      	b.n	8005a76 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f042 0201 	orr.w	r2, r2, #1
 8005a72:	601a      	str	r2, [r3, #0]
 8005a74:	e000      	b.n	8005a78 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a76:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005a78:	2300      	movs	r3, #0
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	3714      	adds	r7, #20
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a84:	4770      	bx	lr
 8005a86:	bf00      	nop
 8005a88:	40010000 	.word	0x40010000
 8005a8c:	40000400 	.word	0x40000400
 8005a90:	40000800 	.word	0x40000800
 8005a94:	40000c00 	.word	0x40000c00
 8005a98:	40010400 	.word	0x40010400
 8005a9c:	40014000 	.word	0x40014000
 8005aa0:	40001800 	.word	0x40001800
 8005aa4:	00010007 	.word	0x00010007

08005aa8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b085      	sub	sp, #20
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	d001      	beq.n	8005ac0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005abc:	2301      	movs	r3, #1
 8005abe:	e054      	b.n	8005b6a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2202      	movs	r2, #2
 8005ac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	68da      	ldr	r2, [r3, #12]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f042 0201 	orr.w	r2, r2, #1
 8005ad6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a26      	ldr	r2, [pc, #152]	@ (8005b78 <HAL_TIM_Base_Start_IT+0xd0>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d022      	beq.n	8005b28 <HAL_TIM_Base_Start_IT+0x80>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005aea:	d01d      	beq.n	8005b28 <HAL_TIM_Base_Start_IT+0x80>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a22      	ldr	r2, [pc, #136]	@ (8005b7c <HAL_TIM_Base_Start_IT+0xd4>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d018      	beq.n	8005b28 <HAL_TIM_Base_Start_IT+0x80>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a21      	ldr	r2, [pc, #132]	@ (8005b80 <HAL_TIM_Base_Start_IT+0xd8>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d013      	beq.n	8005b28 <HAL_TIM_Base_Start_IT+0x80>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a1f      	ldr	r2, [pc, #124]	@ (8005b84 <HAL_TIM_Base_Start_IT+0xdc>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d00e      	beq.n	8005b28 <HAL_TIM_Base_Start_IT+0x80>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a1e      	ldr	r2, [pc, #120]	@ (8005b88 <HAL_TIM_Base_Start_IT+0xe0>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d009      	beq.n	8005b28 <HAL_TIM_Base_Start_IT+0x80>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a1c      	ldr	r2, [pc, #112]	@ (8005b8c <HAL_TIM_Base_Start_IT+0xe4>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d004      	beq.n	8005b28 <HAL_TIM_Base_Start_IT+0x80>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a1b      	ldr	r2, [pc, #108]	@ (8005b90 <HAL_TIM_Base_Start_IT+0xe8>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d115      	bne.n	8005b54 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	689a      	ldr	r2, [r3, #8]
 8005b2e:	4b19      	ldr	r3, [pc, #100]	@ (8005b94 <HAL_TIM_Base_Start_IT+0xec>)
 8005b30:	4013      	ands	r3, r2
 8005b32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2b06      	cmp	r3, #6
 8005b38:	d015      	beq.n	8005b66 <HAL_TIM_Base_Start_IT+0xbe>
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b40:	d011      	beq.n	8005b66 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f042 0201 	orr.w	r2, r2, #1
 8005b50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b52:	e008      	b.n	8005b66 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f042 0201 	orr.w	r2, r2, #1
 8005b62:	601a      	str	r2, [r3, #0]
 8005b64:	e000      	b.n	8005b68 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b66:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005b68:	2300      	movs	r3, #0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3714      	adds	r7, #20
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b74:	4770      	bx	lr
 8005b76:	bf00      	nop
 8005b78:	40010000 	.word	0x40010000
 8005b7c:	40000400 	.word	0x40000400
 8005b80:	40000800 	.word	0x40000800
 8005b84:	40000c00 	.word	0x40000c00
 8005b88:	40010400 	.word	0x40010400
 8005b8c:	40014000 	.word	0x40014000
 8005b90:	40001800 	.word	0x40001800
 8005b94:	00010007 	.word	0x00010007

08005b98 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b084      	sub	sp, #16
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	68db      	ldr	r3, [r3, #12]
 8005ba6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	691b      	ldr	r3, [r3, #16]
 8005bae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	f003 0302 	and.w	r3, r3, #2
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d020      	beq.n	8005bfc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	f003 0302 	and.w	r3, r3, #2
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d01b      	beq.n	8005bfc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f06f 0202 	mvn.w	r2, #2
 8005bcc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	699b      	ldr	r3, [r3, #24]
 8005bda:	f003 0303 	and.w	r3, r3, #3
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d003      	beq.n	8005bea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f000 f9b4 	bl	8005f50 <HAL_TIM_IC_CaptureCallback>
 8005be8:	e005      	b.n	8005bf6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f000 f9a6 	bl	8005f3c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bf0:	6878      	ldr	r0, [r7, #4]
 8005bf2:	f000 f9b7 	bl	8005f64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	f003 0304 	and.w	r3, r3, #4
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d020      	beq.n	8005c48 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	f003 0304 	and.w	r3, r3, #4
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d01b      	beq.n	8005c48 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f06f 0204 	mvn.w	r2, #4
 8005c18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2202      	movs	r2, #2
 8005c1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	699b      	ldr	r3, [r3, #24]
 8005c26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d003      	beq.n	8005c36 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f000 f98e 	bl	8005f50 <HAL_TIM_IC_CaptureCallback>
 8005c34:	e005      	b.n	8005c42 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f000 f980 	bl	8005f3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f000 f991 	bl	8005f64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2200      	movs	r2, #0
 8005c46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	f003 0308 	and.w	r3, r3, #8
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d020      	beq.n	8005c94 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	f003 0308 	and.w	r3, r3, #8
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d01b      	beq.n	8005c94 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f06f 0208 	mvn.w	r2, #8
 8005c64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2204      	movs	r2, #4
 8005c6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	69db      	ldr	r3, [r3, #28]
 8005c72:	f003 0303 	and.w	r3, r3, #3
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d003      	beq.n	8005c82 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f000 f968 	bl	8005f50 <HAL_TIM_IC_CaptureCallback>
 8005c80:	e005      	b.n	8005c8e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f000 f95a 	bl	8005f3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	f000 f96b 	bl	8005f64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2200      	movs	r2, #0
 8005c92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	f003 0310 	and.w	r3, r3, #16
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d020      	beq.n	8005ce0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	f003 0310 	and.w	r3, r3, #16
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d01b      	beq.n	8005ce0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f06f 0210 	mvn.w	r2, #16
 8005cb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2208      	movs	r2, #8
 8005cb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	69db      	ldr	r3, [r3, #28]
 8005cbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d003      	beq.n	8005cce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f000 f942 	bl	8005f50 <HAL_TIM_IC_CaptureCallback>
 8005ccc:	e005      	b.n	8005cda <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 f934 	bl	8005f3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cd4:	6878      	ldr	r0, [r7, #4]
 8005cd6:	f000 f945 	bl	8005f64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	f003 0301 	and.w	r3, r3, #1
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d00c      	beq.n	8005d04 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f003 0301 	and.w	r3, r3, #1
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d007      	beq.n	8005d04 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f06f 0201 	mvn.w	r2, #1
 8005cfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f7fb f974 	bl	8000fec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d104      	bne.n	8005d18 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d00c      	beq.n	8005d32 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d007      	beq.n	8005d32 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005d2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	f000 fb05 	bl	800633c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d00c      	beq.n	8005d56 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d007      	beq.n	8005d56 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005d4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f000 fafd 	bl	8006350 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d00c      	beq.n	8005d7a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d007      	beq.n	8005d7a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005d72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d74:	6878      	ldr	r0, [r7, #4]
 8005d76:	f000 f8ff 	bl	8005f78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	f003 0320 	and.w	r3, r3, #32
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d00c      	beq.n	8005d9e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f003 0320 	and.w	r3, r3, #32
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d007      	beq.n	8005d9e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f06f 0220 	mvn.w	r2, #32
 8005d96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f000 fac5 	bl	8006328 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d9e:	bf00      	nop
 8005da0:	3710      	adds	r7, #16
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
	...

08005da8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b084      	sub	sp, #16
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005db2:	2300      	movs	r3, #0
 8005db4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d101      	bne.n	8005dc4 <HAL_TIM_ConfigClockSource+0x1c>
 8005dc0:	2302      	movs	r3, #2
 8005dc2:	e0b4      	b.n	8005f2e <HAL_TIM_ConfigClockSource+0x186>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2202      	movs	r2, #2
 8005dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005ddc:	68ba      	ldr	r2, [r7, #8]
 8005dde:	4b56      	ldr	r3, [pc, #344]	@ (8005f38 <HAL_TIM_ConfigClockSource+0x190>)
 8005de0:	4013      	ands	r3, r2
 8005de2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005dea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	68ba      	ldr	r2, [r7, #8]
 8005df2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dfc:	d03e      	beq.n	8005e7c <HAL_TIM_ConfigClockSource+0xd4>
 8005dfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e02:	f200 8087 	bhi.w	8005f14 <HAL_TIM_ConfigClockSource+0x16c>
 8005e06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e0a:	f000 8086 	beq.w	8005f1a <HAL_TIM_ConfigClockSource+0x172>
 8005e0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e12:	d87f      	bhi.n	8005f14 <HAL_TIM_ConfigClockSource+0x16c>
 8005e14:	2b70      	cmp	r3, #112	@ 0x70
 8005e16:	d01a      	beq.n	8005e4e <HAL_TIM_ConfigClockSource+0xa6>
 8005e18:	2b70      	cmp	r3, #112	@ 0x70
 8005e1a:	d87b      	bhi.n	8005f14 <HAL_TIM_ConfigClockSource+0x16c>
 8005e1c:	2b60      	cmp	r3, #96	@ 0x60
 8005e1e:	d050      	beq.n	8005ec2 <HAL_TIM_ConfigClockSource+0x11a>
 8005e20:	2b60      	cmp	r3, #96	@ 0x60
 8005e22:	d877      	bhi.n	8005f14 <HAL_TIM_ConfigClockSource+0x16c>
 8005e24:	2b50      	cmp	r3, #80	@ 0x50
 8005e26:	d03c      	beq.n	8005ea2 <HAL_TIM_ConfigClockSource+0xfa>
 8005e28:	2b50      	cmp	r3, #80	@ 0x50
 8005e2a:	d873      	bhi.n	8005f14 <HAL_TIM_ConfigClockSource+0x16c>
 8005e2c:	2b40      	cmp	r3, #64	@ 0x40
 8005e2e:	d058      	beq.n	8005ee2 <HAL_TIM_ConfigClockSource+0x13a>
 8005e30:	2b40      	cmp	r3, #64	@ 0x40
 8005e32:	d86f      	bhi.n	8005f14 <HAL_TIM_ConfigClockSource+0x16c>
 8005e34:	2b30      	cmp	r3, #48	@ 0x30
 8005e36:	d064      	beq.n	8005f02 <HAL_TIM_ConfigClockSource+0x15a>
 8005e38:	2b30      	cmp	r3, #48	@ 0x30
 8005e3a:	d86b      	bhi.n	8005f14 <HAL_TIM_ConfigClockSource+0x16c>
 8005e3c:	2b20      	cmp	r3, #32
 8005e3e:	d060      	beq.n	8005f02 <HAL_TIM_ConfigClockSource+0x15a>
 8005e40:	2b20      	cmp	r3, #32
 8005e42:	d867      	bhi.n	8005f14 <HAL_TIM_ConfigClockSource+0x16c>
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d05c      	beq.n	8005f02 <HAL_TIM_ConfigClockSource+0x15a>
 8005e48:	2b10      	cmp	r3, #16
 8005e4a:	d05a      	beq.n	8005f02 <HAL_TIM_ConfigClockSource+0x15a>
 8005e4c:	e062      	b.n	8005f14 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e5e:	f000 f9b5 	bl	80061cc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005e70:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	68ba      	ldr	r2, [r7, #8]
 8005e78:	609a      	str	r2, [r3, #8]
      break;
 8005e7a:	e04f      	b.n	8005f1c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e8c:	f000 f99e 	bl	80061cc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	689a      	ldr	r2, [r3, #8]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e9e:	609a      	str	r2, [r3, #8]
      break;
 8005ea0:	e03c      	b.n	8005f1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005eae:	461a      	mov	r2, r3
 8005eb0:	f000 f912 	bl	80060d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	2150      	movs	r1, #80	@ 0x50
 8005eba:	4618      	mov	r0, r3
 8005ebc:	f000 f96b 	bl	8006196 <TIM_ITRx_SetConfig>
      break;
 8005ec0:	e02c      	b.n	8005f1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ece:	461a      	mov	r2, r3
 8005ed0:	f000 f931 	bl	8006136 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	2160      	movs	r1, #96	@ 0x60
 8005eda:	4618      	mov	r0, r3
 8005edc:	f000 f95b 	bl	8006196 <TIM_ITRx_SetConfig>
      break;
 8005ee0:	e01c      	b.n	8005f1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005eee:	461a      	mov	r2, r3
 8005ef0:	f000 f8f2 	bl	80060d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	2140      	movs	r1, #64	@ 0x40
 8005efa:	4618      	mov	r0, r3
 8005efc:	f000 f94b 	bl	8006196 <TIM_ITRx_SetConfig>
      break;
 8005f00:	e00c      	b.n	8005f1c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4619      	mov	r1, r3
 8005f0c:	4610      	mov	r0, r2
 8005f0e:	f000 f942 	bl	8006196 <TIM_ITRx_SetConfig>
      break;
 8005f12:	e003      	b.n	8005f1c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	73fb      	strb	r3, [r7, #15]
      break;
 8005f18:	e000      	b.n	8005f1c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005f1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2200      	movs	r2, #0
 8005f28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	3710      	adds	r7, #16
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}
 8005f36:	bf00      	nop
 8005f38:	fffeff88 	.word	0xfffeff88

08005f3c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f44:	bf00      	nop
 8005f46:	370c      	adds	r7, #12
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr

08005f50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b083      	sub	sp, #12
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f58:	bf00      	nop
 8005f5a:	370c      	adds	r7, #12
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr

08005f64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b083      	sub	sp, #12
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f6c:	bf00      	nop
 8005f6e:	370c      	adds	r7, #12
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr

08005f78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b083      	sub	sp, #12
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f80:	bf00      	nop
 8005f82:	370c      	adds	r7, #12
 8005f84:	46bd      	mov	sp, r7
 8005f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8a:	4770      	bx	lr

08005f8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b085      	sub	sp, #20
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	4a43      	ldr	r2, [pc, #268]	@ (80060ac <TIM_Base_SetConfig+0x120>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d013      	beq.n	8005fcc <TIM_Base_SetConfig+0x40>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005faa:	d00f      	beq.n	8005fcc <TIM_Base_SetConfig+0x40>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	4a40      	ldr	r2, [pc, #256]	@ (80060b0 <TIM_Base_SetConfig+0x124>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d00b      	beq.n	8005fcc <TIM_Base_SetConfig+0x40>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	4a3f      	ldr	r2, [pc, #252]	@ (80060b4 <TIM_Base_SetConfig+0x128>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d007      	beq.n	8005fcc <TIM_Base_SetConfig+0x40>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	4a3e      	ldr	r2, [pc, #248]	@ (80060b8 <TIM_Base_SetConfig+0x12c>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d003      	beq.n	8005fcc <TIM_Base_SetConfig+0x40>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	4a3d      	ldr	r2, [pc, #244]	@ (80060bc <TIM_Base_SetConfig+0x130>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d108      	bne.n	8005fde <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fd2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	68fa      	ldr	r2, [r7, #12]
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	4a32      	ldr	r2, [pc, #200]	@ (80060ac <TIM_Base_SetConfig+0x120>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d02b      	beq.n	800603e <TIM_Base_SetConfig+0xb2>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fec:	d027      	beq.n	800603e <TIM_Base_SetConfig+0xb2>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	4a2f      	ldr	r2, [pc, #188]	@ (80060b0 <TIM_Base_SetConfig+0x124>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d023      	beq.n	800603e <TIM_Base_SetConfig+0xb2>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	4a2e      	ldr	r2, [pc, #184]	@ (80060b4 <TIM_Base_SetConfig+0x128>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d01f      	beq.n	800603e <TIM_Base_SetConfig+0xb2>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	4a2d      	ldr	r2, [pc, #180]	@ (80060b8 <TIM_Base_SetConfig+0x12c>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d01b      	beq.n	800603e <TIM_Base_SetConfig+0xb2>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	4a2c      	ldr	r2, [pc, #176]	@ (80060bc <TIM_Base_SetConfig+0x130>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d017      	beq.n	800603e <TIM_Base_SetConfig+0xb2>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	4a2b      	ldr	r2, [pc, #172]	@ (80060c0 <TIM_Base_SetConfig+0x134>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d013      	beq.n	800603e <TIM_Base_SetConfig+0xb2>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	4a2a      	ldr	r2, [pc, #168]	@ (80060c4 <TIM_Base_SetConfig+0x138>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d00f      	beq.n	800603e <TIM_Base_SetConfig+0xb2>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	4a29      	ldr	r2, [pc, #164]	@ (80060c8 <TIM_Base_SetConfig+0x13c>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d00b      	beq.n	800603e <TIM_Base_SetConfig+0xb2>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	4a28      	ldr	r2, [pc, #160]	@ (80060cc <TIM_Base_SetConfig+0x140>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d007      	beq.n	800603e <TIM_Base_SetConfig+0xb2>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	4a27      	ldr	r2, [pc, #156]	@ (80060d0 <TIM_Base_SetConfig+0x144>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d003      	beq.n	800603e <TIM_Base_SetConfig+0xb2>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4a26      	ldr	r2, [pc, #152]	@ (80060d4 <TIM_Base_SetConfig+0x148>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d108      	bne.n	8006050 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006044:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	68db      	ldr	r3, [r3, #12]
 800604a:	68fa      	ldr	r2, [r7, #12]
 800604c:	4313      	orrs	r3, r2
 800604e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	695b      	ldr	r3, [r3, #20]
 800605a:	4313      	orrs	r3, r2
 800605c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	689a      	ldr	r2, [r3, #8]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	681a      	ldr	r2, [r3, #0]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4a0e      	ldr	r2, [pc, #56]	@ (80060ac <TIM_Base_SetConfig+0x120>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d003      	beq.n	800607e <TIM_Base_SetConfig+0xf2>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a10      	ldr	r2, [pc, #64]	@ (80060bc <TIM_Base_SetConfig+0x130>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d103      	bne.n	8006086 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	691a      	ldr	r2, [r3, #16]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f043 0204 	orr.w	r2, r3, #4
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2201      	movs	r2, #1
 8006096:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	68fa      	ldr	r2, [r7, #12]
 800609c:	601a      	str	r2, [r3, #0]
}
 800609e:	bf00      	nop
 80060a0:	3714      	adds	r7, #20
 80060a2:	46bd      	mov	sp, r7
 80060a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a8:	4770      	bx	lr
 80060aa:	bf00      	nop
 80060ac:	40010000 	.word	0x40010000
 80060b0:	40000400 	.word	0x40000400
 80060b4:	40000800 	.word	0x40000800
 80060b8:	40000c00 	.word	0x40000c00
 80060bc:	40010400 	.word	0x40010400
 80060c0:	40014000 	.word	0x40014000
 80060c4:	40014400 	.word	0x40014400
 80060c8:	40014800 	.word	0x40014800
 80060cc:	40001800 	.word	0x40001800
 80060d0:	40001c00 	.word	0x40001c00
 80060d4:	40002000 	.word	0x40002000

080060d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060d8:	b480      	push	{r7}
 80060da:	b087      	sub	sp, #28
 80060dc:	af00      	add	r7, sp, #0
 80060de:	60f8      	str	r0, [r7, #12]
 80060e0:	60b9      	str	r1, [r7, #8]
 80060e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	6a1b      	ldr	r3, [r3, #32]
 80060e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	6a1b      	ldr	r3, [r3, #32]
 80060ee:	f023 0201 	bic.w	r2, r3, #1
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	699b      	ldr	r3, [r3, #24]
 80060fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060fc:	693b      	ldr	r3, [r7, #16]
 80060fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006102:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	011b      	lsls	r3, r3, #4
 8006108:	693a      	ldr	r2, [r7, #16]
 800610a:	4313      	orrs	r3, r2
 800610c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	f023 030a 	bic.w	r3, r3, #10
 8006114:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006116:	697a      	ldr	r2, [r7, #20]
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	4313      	orrs	r3, r2
 800611c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	693a      	ldr	r2, [r7, #16]
 8006122:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	697a      	ldr	r2, [r7, #20]
 8006128:	621a      	str	r2, [r3, #32]
}
 800612a:	bf00      	nop
 800612c:	371c      	adds	r7, #28
 800612e:	46bd      	mov	sp, r7
 8006130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006134:	4770      	bx	lr

08006136 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006136:	b480      	push	{r7}
 8006138:	b087      	sub	sp, #28
 800613a:	af00      	add	r7, sp, #0
 800613c:	60f8      	str	r0, [r7, #12]
 800613e:	60b9      	str	r1, [r7, #8]
 8006140:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	6a1b      	ldr	r3, [r3, #32]
 8006146:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	6a1b      	ldr	r3, [r3, #32]
 800614c:	f023 0210 	bic.w	r2, r3, #16
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	699b      	ldr	r3, [r3, #24]
 8006158:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006160:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	031b      	lsls	r3, r3, #12
 8006166:	693a      	ldr	r2, [r7, #16]
 8006168:	4313      	orrs	r3, r2
 800616a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006172:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	011b      	lsls	r3, r3, #4
 8006178:	697a      	ldr	r2, [r7, #20]
 800617a:	4313      	orrs	r3, r2
 800617c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	693a      	ldr	r2, [r7, #16]
 8006182:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	697a      	ldr	r2, [r7, #20]
 8006188:	621a      	str	r2, [r3, #32]
}
 800618a:	bf00      	nop
 800618c:	371c      	adds	r7, #28
 800618e:	46bd      	mov	sp, r7
 8006190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006194:	4770      	bx	lr

08006196 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006196:	b480      	push	{r7}
 8006198:	b085      	sub	sp, #20
 800619a:	af00      	add	r7, sp, #0
 800619c:	6078      	str	r0, [r7, #4]
 800619e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80061ae:	683a      	ldr	r2, [r7, #0]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	4313      	orrs	r3, r2
 80061b4:	f043 0307 	orr.w	r3, r3, #7
 80061b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	68fa      	ldr	r2, [r7, #12]
 80061be:	609a      	str	r2, [r3, #8]
}
 80061c0:	bf00      	nop
 80061c2:	3714      	adds	r7, #20
 80061c4:	46bd      	mov	sp, r7
 80061c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ca:	4770      	bx	lr

080061cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80061cc:	b480      	push	{r7}
 80061ce:	b087      	sub	sp, #28
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	60f8      	str	r0, [r7, #12]
 80061d4:	60b9      	str	r1, [r7, #8]
 80061d6:	607a      	str	r2, [r7, #4]
 80061d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80061e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	021a      	lsls	r2, r3, #8
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	431a      	orrs	r2, r3
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	4313      	orrs	r3, r2
 80061f4:	697a      	ldr	r2, [r7, #20]
 80061f6:	4313      	orrs	r3, r2
 80061f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	697a      	ldr	r2, [r7, #20]
 80061fe:	609a      	str	r2, [r3, #8]
}
 8006200:	bf00      	nop
 8006202:	371c      	adds	r7, #28
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800620c:	b480      	push	{r7}
 800620e:	b085      	sub	sp, #20
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
 8006214:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800621c:	2b01      	cmp	r3, #1
 800621e:	d101      	bne.n	8006224 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006220:	2302      	movs	r3, #2
 8006222:	e06d      	b.n	8006300 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2202      	movs	r2, #2
 8006230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	685b      	ldr	r3, [r3, #4]
 800623a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a30      	ldr	r2, [pc, #192]	@ (800630c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d004      	beq.n	8006258 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a2f      	ldr	r2, [pc, #188]	@ (8006310 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d108      	bne.n	800626a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800625e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	68fa      	ldr	r2, [r7, #12]
 8006266:	4313      	orrs	r3, r2
 8006268:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006270:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	68fa      	ldr	r2, [r7, #12]
 8006278:	4313      	orrs	r3, r2
 800627a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	68fa      	ldr	r2, [r7, #12]
 8006282:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a20      	ldr	r2, [pc, #128]	@ (800630c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d022      	beq.n	80062d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006296:	d01d      	beq.n	80062d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a1d      	ldr	r2, [pc, #116]	@ (8006314 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d018      	beq.n	80062d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a1c      	ldr	r2, [pc, #112]	@ (8006318 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d013      	beq.n	80062d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a1a      	ldr	r2, [pc, #104]	@ (800631c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d00e      	beq.n	80062d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a15      	ldr	r2, [pc, #84]	@ (8006310 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d009      	beq.n	80062d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a16      	ldr	r2, [pc, #88]	@ (8006320 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d004      	beq.n	80062d4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4a15      	ldr	r2, [pc, #84]	@ (8006324 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d10c      	bne.n	80062ee <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062da:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	68ba      	ldr	r2, [r7, #8]
 80062e2:	4313      	orrs	r3, r2
 80062e4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	68ba      	ldr	r2, [r7, #8]
 80062ec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2201      	movs	r2, #1
 80062f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80062fe:	2300      	movs	r3, #0
}
 8006300:	4618      	mov	r0, r3
 8006302:	3714      	adds	r7, #20
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr
 800630c:	40010000 	.word	0x40010000
 8006310:	40010400 	.word	0x40010400
 8006314:	40000400 	.word	0x40000400
 8006318:	40000800 	.word	0x40000800
 800631c:	40000c00 	.word	0x40000c00
 8006320:	40014000 	.word	0x40014000
 8006324:	40001800 	.word	0x40001800

08006328 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006328:	b480      	push	{r7}
 800632a:	b083      	sub	sp, #12
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006330:	bf00      	nop
 8006332:	370c      	adds	r7, #12
 8006334:	46bd      	mov	sp, r7
 8006336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633a:	4770      	bx	lr

0800633c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800633c:	b480      	push	{r7}
 800633e:	b083      	sub	sp, #12
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006344:	bf00      	nop
 8006346:	370c      	adds	r7, #12
 8006348:	46bd      	mov	sp, r7
 800634a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634e:	4770      	bx	lr

08006350 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006350:	b480      	push	{r7}
 8006352:	b083      	sub	sp, #12
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006358:	bf00      	nop
 800635a:	370c      	adds	r7, #12
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr

08006364 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b082      	sub	sp, #8
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d101      	bne.n	8006376 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	e040      	b.n	80063f8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800637a:	2b00      	cmp	r3, #0
 800637c:	d106      	bne.n	800638c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2200      	movs	r2, #0
 8006382:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006386:	6878      	ldr	r0, [r7, #4]
 8006388:	f7fa ff30 	bl	80011ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2224      	movs	r2, #36	@ 0x24
 8006390:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	681a      	ldr	r2, [r3, #0]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f022 0201 	bic.w	r2, r2, #1
 80063a0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d002      	beq.n	80063b0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f000 fb16 	bl	80069dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f000 f8af 	bl	8006514 <UART_SetConfig>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d101      	bne.n	80063c0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80063bc:	2301      	movs	r3, #1
 80063be:	e01b      	b.n	80063f8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	685a      	ldr	r2, [r3, #4]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80063ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	689a      	ldr	r2, [r3, #8]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80063de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	681a      	ldr	r2, [r3, #0]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f042 0201 	orr.w	r2, r2, #1
 80063ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80063f0:	6878      	ldr	r0, [r7, #4]
 80063f2:	f000 fb95 	bl	8006b20 <UART_CheckIdleState>
 80063f6:	4603      	mov	r3, r0
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	3708      	adds	r7, #8
 80063fc:	46bd      	mov	sp, r7
 80063fe:	bd80      	pop	{r7, pc}

08006400 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b08a      	sub	sp, #40	@ 0x28
 8006404:	af02      	add	r7, sp, #8
 8006406:	60f8      	str	r0, [r7, #12]
 8006408:	60b9      	str	r1, [r7, #8]
 800640a:	603b      	str	r3, [r7, #0]
 800640c:	4613      	mov	r3, r2
 800640e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006414:	2b20      	cmp	r3, #32
 8006416:	d177      	bne.n	8006508 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d002      	beq.n	8006424 <HAL_UART_Transmit+0x24>
 800641e:	88fb      	ldrh	r3, [r7, #6]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d101      	bne.n	8006428 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006424:	2301      	movs	r3, #1
 8006426:	e070      	b.n	800650a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2200      	movs	r2, #0
 800642c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2221      	movs	r2, #33	@ 0x21
 8006434:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006436:	f7fb fa11 	bl	800185c <HAL_GetTick>
 800643a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	88fa      	ldrh	r2, [r7, #6]
 8006440:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	88fa      	ldrh	r2, [r7, #6]
 8006448:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006454:	d108      	bne.n	8006468 <HAL_UART_Transmit+0x68>
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	691b      	ldr	r3, [r3, #16]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d104      	bne.n	8006468 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800645e:	2300      	movs	r3, #0
 8006460:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	61bb      	str	r3, [r7, #24]
 8006466:	e003      	b.n	8006470 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800646c:	2300      	movs	r3, #0
 800646e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006470:	e02f      	b.n	80064d2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	9300      	str	r3, [sp, #0]
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	2200      	movs	r2, #0
 800647a:	2180      	movs	r1, #128	@ 0x80
 800647c:	68f8      	ldr	r0, [r7, #12]
 800647e:	f000 fbf7 	bl	8006c70 <UART_WaitOnFlagUntilTimeout>
 8006482:	4603      	mov	r3, r0
 8006484:	2b00      	cmp	r3, #0
 8006486:	d004      	beq.n	8006492 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2220      	movs	r2, #32
 800648c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800648e:	2303      	movs	r3, #3
 8006490:	e03b      	b.n	800650a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006492:	69fb      	ldr	r3, [r7, #28]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d10b      	bne.n	80064b0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006498:	69bb      	ldr	r3, [r7, #24]
 800649a:	881b      	ldrh	r3, [r3, #0]
 800649c:	461a      	mov	r2, r3
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064a6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80064a8:	69bb      	ldr	r3, [r7, #24]
 80064aa:	3302      	adds	r3, #2
 80064ac:	61bb      	str	r3, [r7, #24]
 80064ae:	e007      	b.n	80064c0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80064b0:	69fb      	ldr	r3, [r7, #28]
 80064b2:	781a      	ldrb	r2, [r3, #0]
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80064ba:	69fb      	ldr	r3, [r7, #28]
 80064bc:	3301      	adds	r3, #1
 80064be:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80064c6:	b29b      	uxth	r3, r3
 80064c8:	3b01      	subs	r3, #1
 80064ca:	b29a      	uxth	r2, r3
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80064d8:	b29b      	uxth	r3, r3
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d1c9      	bne.n	8006472 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	9300      	str	r3, [sp, #0]
 80064e2:	697b      	ldr	r3, [r7, #20]
 80064e4:	2200      	movs	r2, #0
 80064e6:	2140      	movs	r1, #64	@ 0x40
 80064e8:	68f8      	ldr	r0, [r7, #12]
 80064ea:	f000 fbc1 	bl	8006c70 <UART_WaitOnFlagUntilTimeout>
 80064ee:	4603      	mov	r3, r0
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d004      	beq.n	80064fe <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	2220      	movs	r2, #32
 80064f8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80064fa:	2303      	movs	r3, #3
 80064fc:	e005      	b.n	800650a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2220      	movs	r2, #32
 8006502:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006504:	2300      	movs	r3, #0
 8006506:	e000      	b.n	800650a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006508:	2302      	movs	r3, #2
  }
}
 800650a:	4618      	mov	r0, r3
 800650c:	3720      	adds	r7, #32
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
	...

08006514 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b088      	sub	sp, #32
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800651c:	2300      	movs	r3, #0
 800651e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	689a      	ldr	r2, [r3, #8]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	691b      	ldr	r3, [r3, #16]
 8006528:	431a      	orrs	r2, r3
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	695b      	ldr	r3, [r3, #20]
 800652e:	431a      	orrs	r2, r3
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	69db      	ldr	r3, [r3, #28]
 8006534:	4313      	orrs	r3, r2
 8006536:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	4ba6      	ldr	r3, [pc, #664]	@ (80067d8 <UART_SetConfig+0x2c4>)
 8006540:	4013      	ands	r3, r2
 8006542:	687a      	ldr	r2, [r7, #4]
 8006544:	6812      	ldr	r2, [r2, #0]
 8006546:	6979      	ldr	r1, [r7, #20]
 8006548:	430b      	orrs	r3, r1
 800654a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	68da      	ldr	r2, [r3, #12]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	430a      	orrs	r2, r1
 8006560:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	699b      	ldr	r3, [r3, #24]
 8006566:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6a1b      	ldr	r3, [r3, #32]
 800656c:	697a      	ldr	r2, [r7, #20]
 800656e:	4313      	orrs	r3, r2
 8006570:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	697a      	ldr	r2, [r7, #20]
 8006582:	430a      	orrs	r2, r1
 8006584:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a94      	ldr	r2, [pc, #592]	@ (80067dc <UART_SetConfig+0x2c8>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d120      	bne.n	80065d2 <UART_SetConfig+0xbe>
 8006590:	4b93      	ldr	r3, [pc, #588]	@ (80067e0 <UART_SetConfig+0x2cc>)
 8006592:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006596:	f003 0303 	and.w	r3, r3, #3
 800659a:	2b03      	cmp	r3, #3
 800659c:	d816      	bhi.n	80065cc <UART_SetConfig+0xb8>
 800659e:	a201      	add	r2, pc, #4	@ (adr r2, 80065a4 <UART_SetConfig+0x90>)
 80065a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065a4:	080065b5 	.word	0x080065b5
 80065a8:	080065c1 	.word	0x080065c1
 80065ac:	080065bb 	.word	0x080065bb
 80065b0:	080065c7 	.word	0x080065c7
 80065b4:	2301      	movs	r3, #1
 80065b6:	77fb      	strb	r3, [r7, #31]
 80065b8:	e150      	b.n	800685c <UART_SetConfig+0x348>
 80065ba:	2302      	movs	r3, #2
 80065bc:	77fb      	strb	r3, [r7, #31]
 80065be:	e14d      	b.n	800685c <UART_SetConfig+0x348>
 80065c0:	2304      	movs	r3, #4
 80065c2:	77fb      	strb	r3, [r7, #31]
 80065c4:	e14a      	b.n	800685c <UART_SetConfig+0x348>
 80065c6:	2308      	movs	r3, #8
 80065c8:	77fb      	strb	r3, [r7, #31]
 80065ca:	e147      	b.n	800685c <UART_SetConfig+0x348>
 80065cc:	2310      	movs	r3, #16
 80065ce:	77fb      	strb	r3, [r7, #31]
 80065d0:	e144      	b.n	800685c <UART_SetConfig+0x348>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a83      	ldr	r2, [pc, #524]	@ (80067e4 <UART_SetConfig+0x2d0>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d132      	bne.n	8006642 <UART_SetConfig+0x12e>
 80065dc:	4b80      	ldr	r3, [pc, #512]	@ (80067e0 <UART_SetConfig+0x2cc>)
 80065de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065e2:	f003 030c 	and.w	r3, r3, #12
 80065e6:	2b0c      	cmp	r3, #12
 80065e8:	d828      	bhi.n	800663c <UART_SetConfig+0x128>
 80065ea:	a201      	add	r2, pc, #4	@ (adr r2, 80065f0 <UART_SetConfig+0xdc>)
 80065ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065f0:	08006625 	.word	0x08006625
 80065f4:	0800663d 	.word	0x0800663d
 80065f8:	0800663d 	.word	0x0800663d
 80065fc:	0800663d 	.word	0x0800663d
 8006600:	08006631 	.word	0x08006631
 8006604:	0800663d 	.word	0x0800663d
 8006608:	0800663d 	.word	0x0800663d
 800660c:	0800663d 	.word	0x0800663d
 8006610:	0800662b 	.word	0x0800662b
 8006614:	0800663d 	.word	0x0800663d
 8006618:	0800663d 	.word	0x0800663d
 800661c:	0800663d 	.word	0x0800663d
 8006620:	08006637 	.word	0x08006637
 8006624:	2300      	movs	r3, #0
 8006626:	77fb      	strb	r3, [r7, #31]
 8006628:	e118      	b.n	800685c <UART_SetConfig+0x348>
 800662a:	2302      	movs	r3, #2
 800662c:	77fb      	strb	r3, [r7, #31]
 800662e:	e115      	b.n	800685c <UART_SetConfig+0x348>
 8006630:	2304      	movs	r3, #4
 8006632:	77fb      	strb	r3, [r7, #31]
 8006634:	e112      	b.n	800685c <UART_SetConfig+0x348>
 8006636:	2308      	movs	r3, #8
 8006638:	77fb      	strb	r3, [r7, #31]
 800663a:	e10f      	b.n	800685c <UART_SetConfig+0x348>
 800663c:	2310      	movs	r3, #16
 800663e:	77fb      	strb	r3, [r7, #31]
 8006640:	e10c      	b.n	800685c <UART_SetConfig+0x348>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4a68      	ldr	r2, [pc, #416]	@ (80067e8 <UART_SetConfig+0x2d4>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d120      	bne.n	800668e <UART_SetConfig+0x17a>
 800664c:	4b64      	ldr	r3, [pc, #400]	@ (80067e0 <UART_SetConfig+0x2cc>)
 800664e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006652:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006656:	2b30      	cmp	r3, #48	@ 0x30
 8006658:	d013      	beq.n	8006682 <UART_SetConfig+0x16e>
 800665a:	2b30      	cmp	r3, #48	@ 0x30
 800665c:	d814      	bhi.n	8006688 <UART_SetConfig+0x174>
 800665e:	2b20      	cmp	r3, #32
 8006660:	d009      	beq.n	8006676 <UART_SetConfig+0x162>
 8006662:	2b20      	cmp	r3, #32
 8006664:	d810      	bhi.n	8006688 <UART_SetConfig+0x174>
 8006666:	2b00      	cmp	r3, #0
 8006668:	d002      	beq.n	8006670 <UART_SetConfig+0x15c>
 800666a:	2b10      	cmp	r3, #16
 800666c:	d006      	beq.n	800667c <UART_SetConfig+0x168>
 800666e:	e00b      	b.n	8006688 <UART_SetConfig+0x174>
 8006670:	2300      	movs	r3, #0
 8006672:	77fb      	strb	r3, [r7, #31]
 8006674:	e0f2      	b.n	800685c <UART_SetConfig+0x348>
 8006676:	2302      	movs	r3, #2
 8006678:	77fb      	strb	r3, [r7, #31]
 800667a:	e0ef      	b.n	800685c <UART_SetConfig+0x348>
 800667c:	2304      	movs	r3, #4
 800667e:	77fb      	strb	r3, [r7, #31]
 8006680:	e0ec      	b.n	800685c <UART_SetConfig+0x348>
 8006682:	2308      	movs	r3, #8
 8006684:	77fb      	strb	r3, [r7, #31]
 8006686:	e0e9      	b.n	800685c <UART_SetConfig+0x348>
 8006688:	2310      	movs	r3, #16
 800668a:	77fb      	strb	r3, [r7, #31]
 800668c:	e0e6      	b.n	800685c <UART_SetConfig+0x348>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a56      	ldr	r2, [pc, #344]	@ (80067ec <UART_SetConfig+0x2d8>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d120      	bne.n	80066da <UART_SetConfig+0x1c6>
 8006698:	4b51      	ldr	r3, [pc, #324]	@ (80067e0 <UART_SetConfig+0x2cc>)
 800669a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800669e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80066a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80066a4:	d013      	beq.n	80066ce <UART_SetConfig+0x1ba>
 80066a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80066a8:	d814      	bhi.n	80066d4 <UART_SetConfig+0x1c0>
 80066aa:	2b80      	cmp	r3, #128	@ 0x80
 80066ac:	d009      	beq.n	80066c2 <UART_SetConfig+0x1ae>
 80066ae:	2b80      	cmp	r3, #128	@ 0x80
 80066b0:	d810      	bhi.n	80066d4 <UART_SetConfig+0x1c0>
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d002      	beq.n	80066bc <UART_SetConfig+0x1a8>
 80066b6:	2b40      	cmp	r3, #64	@ 0x40
 80066b8:	d006      	beq.n	80066c8 <UART_SetConfig+0x1b4>
 80066ba:	e00b      	b.n	80066d4 <UART_SetConfig+0x1c0>
 80066bc:	2300      	movs	r3, #0
 80066be:	77fb      	strb	r3, [r7, #31]
 80066c0:	e0cc      	b.n	800685c <UART_SetConfig+0x348>
 80066c2:	2302      	movs	r3, #2
 80066c4:	77fb      	strb	r3, [r7, #31]
 80066c6:	e0c9      	b.n	800685c <UART_SetConfig+0x348>
 80066c8:	2304      	movs	r3, #4
 80066ca:	77fb      	strb	r3, [r7, #31]
 80066cc:	e0c6      	b.n	800685c <UART_SetConfig+0x348>
 80066ce:	2308      	movs	r3, #8
 80066d0:	77fb      	strb	r3, [r7, #31]
 80066d2:	e0c3      	b.n	800685c <UART_SetConfig+0x348>
 80066d4:	2310      	movs	r3, #16
 80066d6:	77fb      	strb	r3, [r7, #31]
 80066d8:	e0c0      	b.n	800685c <UART_SetConfig+0x348>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a44      	ldr	r2, [pc, #272]	@ (80067f0 <UART_SetConfig+0x2dc>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d125      	bne.n	8006730 <UART_SetConfig+0x21c>
 80066e4:	4b3e      	ldr	r3, [pc, #248]	@ (80067e0 <UART_SetConfig+0x2cc>)
 80066e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80066ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80066f2:	d017      	beq.n	8006724 <UART_SetConfig+0x210>
 80066f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80066f8:	d817      	bhi.n	800672a <UART_SetConfig+0x216>
 80066fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066fe:	d00b      	beq.n	8006718 <UART_SetConfig+0x204>
 8006700:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006704:	d811      	bhi.n	800672a <UART_SetConfig+0x216>
 8006706:	2b00      	cmp	r3, #0
 8006708:	d003      	beq.n	8006712 <UART_SetConfig+0x1fe>
 800670a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800670e:	d006      	beq.n	800671e <UART_SetConfig+0x20a>
 8006710:	e00b      	b.n	800672a <UART_SetConfig+0x216>
 8006712:	2300      	movs	r3, #0
 8006714:	77fb      	strb	r3, [r7, #31]
 8006716:	e0a1      	b.n	800685c <UART_SetConfig+0x348>
 8006718:	2302      	movs	r3, #2
 800671a:	77fb      	strb	r3, [r7, #31]
 800671c:	e09e      	b.n	800685c <UART_SetConfig+0x348>
 800671e:	2304      	movs	r3, #4
 8006720:	77fb      	strb	r3, [r7, #31]
 8006722:	e09b      	b.n	800685c <UART_SetConfig+0x348>
 8006724:	2308      	movs	r3, #8
 8006726:	77fb      	strb	r3, [r7, #31]
 8006728:	e098      	b.n	800685c <UART_SetConfig+0x348>
 800672a:	2310      	movs	r3, #16
 800672c:	77fb      	strb	r3, [r7, #31]
 800672e:	e095      	b.n	800685c <UART_SetConfig+0x348>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a2f      	ldr	r2, [pc, #188]	@ (80067f4 <UART_SetConfig+0x2e0>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d125      	bne.n	8006786 <UART_SetConfig+0x272>
 800673a:	4b29      	ldr	r3, [pc, #164]	@ (80067e0 <UART_SetConfig+0x2cc>)
 800673c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006740:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006744:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006748:	d017      	beq.n	800677a <UART_SetConfig+0x266>
 800674a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800674e:	d817      	bhi.n	8006780 <UART_SetConfig+0x26c>
 8006750:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006754:	d00b      	beq.n	800676e <UART_SetConfig+0x25a>
 8006756:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800675a:	d811      	bhi.n	8006780 <UART_SetConfig+0x26c>
 800675c:	2b00      	cmp	r3, #0
 800675e:	d003      	beq.n	8006768 <UART_SetConfig+0x254>
 8006760:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006764:	d006      	beq.n	8006774 <UART_SetConfig+0x260>
 8006766:	e00b      	b.n	8006780 <UART_SetConfig+0x26c>
 8006768:	2301      	movs	r3, #1
 800676a:	77fb      	strb	r3, [r7, #31]
 800676c:	e076      	b.n	800685c <UART_SetConfig+0x348>
 800676e:	2302      	movs	r3, #2
 8006770:	77fb      	strb	r3, [r7, #31]
 8006772:	e073      	b.n	800685c <UART_SetConfig+0x348>
 8006774:	2304      	movs	r3, #4
 8006776:	77fb      	strb	r3, [r7, #31]
 8006778:	e070      	b.n	800685c <UART_SetConfig+0x348>
 800677a:	2308      	movs	r3, #8
 800677c:	77fb      	strb	r3, [r7, #31]
 800677e:	e06d      	b.n	800685c <UART_SetConfig+0x348>
 8006780:	2310      	movs	r3, #16
 8006782:	77fb      	strb	r3, [r7, #31]
 8006784:	e06a      	b.n	800685c <UART_SetConfig+0x348>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a1b      	ldr	r2, [pc, #108]	@ (80067f8 <UART_SetConfig+0x2e4>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d138      	bne.n	8006802 <UART_SetConfig+0x2ee>
 8006790:	4b13      	ldr	r3, [pc, #76]	@ (80067e0 <UART_SetConfig+0x2cc>)
 8006792:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006796:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800679a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800679e:	d017      	beq.n	80067d0 <UART_SetConfig+0x2bc>
 80067a0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80067a4:	d82a      	bhi.n	80067fc <UART_SetConfig+0x2e8>
 80067a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067aa:	d00b      	beq.n	80067c4 <UART_SetConfig+0x2b0>
 80067ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067b0:	d824      	bhi.n	80067fc <UART_SetConfig+0x2e8>
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d003      	beq.n	80067be <UART_SetConfig+0x2aa>
 80067b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067ba:	d006      	beq.n	80067ca <UART_SetConfig+0x2b6>
 80067bc:	e01e      	b.n	80067fc <UART_SetConfig+0x2e8>
 80067be:	2300      	movs	r3, #0
 80067c0:	77fb      	strb	r3, [r7, #31]
 80067c2:	e04b      	b.n	800685c <UART_SetConfig+0x348>
 80067c4:	2302      	movs	r3, #2
 80067c6:	77fb      	strb	r3, [r7, #31]
 80067c8:	e048      	b.n	800685c <UART_SetConfig+0x348>
 80067ca:	2304      	movs	r3, #4
 80067cc:	77fb      	strb	r3, [r7, #31]
 80067ce:	e045      	b.n	800685c <UART_SetConfig+0x348>
 80067d0:	2308      	movs	r3, #8
 80067d2:	77fb      	strb	r3, [r7, #31]
 80067d4:	e042      	b.n	800685c <UART_SetConfig+0x348>
 80067d6:	bf00      	nop
 80067d8:	efff69f3 	.word	0xefff69f3
 80067dc:	40011000 	.word	0x40011000
 80067e0:	40023800 	.word	0x40023800
 80067e4:	40004400 	.word	0x40004400
 80067e8:	40004800 	.word	0x40004800
 80067ec:	40004c00 	.word	0x40004c00
 80067f0:	40005000 	.word	0x40005000
 80067f4:	40011400 	.word	0x40011400
 80067f8:	40007800 	.word	0x40007800
 80067fc:	2310      	movs	r3, #16
 80067fe:	77fb      	strb	r3, [r7, #31]
 8006800:	e02c      	b.n	800685c <UART_SetConfig+0x348>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4a72      	ldr	r2, [pc, #456]	@ (80069d0 <UART_SetConfig+0x4bc>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d125      	bne.n	8006858 <UART_SetConfig+0x344>
 800680c:	4b71      	ldr	r3, [pc, #452]	@ (80069d4 <UART_SetConfig+0x4c0>)
 800680e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006812:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006816:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800681a:	d017      	beq.n	800684c <UART_SetConfig+0x338>
 800681c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006820:	d817      	bhi.n	8006852 <UART_SetConfig+0x33e>
 8006822:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006826:	d00b      	beq.n	8006840 <UART_SetConfig+0x32c>
 8006828:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800682c:	d811      	bhi.n	8006852 <UART_SetConfig+0x33e>
 800682e:	2b00      	cmp	r3, #0
 8006830:	d003      	beq.n	800683a <UART_SetConfig+0x326>
 8006832:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006836:	d006      	beq.n	8006846 <UART_SetConfig+0x332>
 8006838:	e00b      	b.n	8006852 <UART_SetConfig+0x33e>
 800683a:	2300      	movs	r3, #0
 800683c:	77fb      	strb	r3, [r7, #31]
 800683e:	e00d      	b.n	800685c <UART_SetConfig+0x348>
 8006840:	2302      	movs	r3, #2
 8006842:	77fb      	strb	r3, [r7, #31]
 8006844:	e00a      	b.n	800685c <UART_SetConfig+0x348>
 8006846:	2304      	movs	r3, #4
 8006848:	77fb      	strb	r3, [r7, #31]
 800684a:	e007      	b.n	800685c <UART_SetConfig+0x348>
 800684c:	2308      	movs	r3, #8
 800684e:	77fb      	strb	r3, [r7, #31]
 8006850:	e004      	b.n	800685c <UART_SetConfig+0x348>
 8006852:	2310      	movs	r3, #16
 8006854:	77fb      	strb	r3, [r7, #31]
 8006856:	e001      	b.n	800685c <UART_SetConfig+0x348>
 8006858:	2310      	movs	r3, #16
 800685a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	69db      	ldr	r3, [r3, #28]
 8006860:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006864:	d15b      	bne.n	800691e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006866:	7ffb      	ldrb	r3, [r7, #31]
 8006868:	2b08      	cmp	r3, #8
 800686a:	d828      	bhi.n	80068be <UART_SetConfig+0x3aa>
 800686c:	a201      	add	r2, pc, #4	@ (adr r2, 8006874 <UART_SetConfig+0x360>)
 800686e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006872:	bf00      	nop
 8006874:	08006899 	.word	0x08006899
 8006878:	080068a1 	.word	0x080068a1
 800687c:	080068a9 	.word	0x080068a9
 8006880:	080068bf 	.word	0x080068bf
 8006884:	080068af 	.word	0x080068af
 8006888:	080068bf 	.word	0x080068bf
 800688c:	080068bf 	.word	0x080068bf
 8006890:	080068bf 	.word	0x080068bf
 8006894:	080068b7 	.word	0x080068b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006898:	f7fe f97c 	bl	8004b94 <HAL_RCC_GetPCLK1Freq>
 800689c:	61b8      	str	r0, [r7, #24]
        break;
 800689e:	e013      	b.n	80068c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80068a0:	f7fe f98c 	bl	8004bbc <HAL_RCC_GetPCLK2Freq>
 80068a4:	61b8      	str	r0, [r7, #24]
        break;
 80068a6:	e00f      	b.n	80068c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068a8:	4b4b      	ldr	r3, [pc, #300]	@ (80069d8 <UART_SetConfig+0x4c4>)
 80068aa:	61bb      	str	r3, [r7, #24]
        break;
 80068ac:	e00c      	b.n	80068c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068ae:	f7fe f89f 	bl	80049f0 <HAL_RCC_GetSysClockFreq>
 80068b2:	61b8      	str	r0, [r7, #24]
        break;
 80068b4:	e008      	b.n	80068c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80068ba:	61bb      	str	r3, [r7, #24]
        break;
 80068bc:	e004      	b.n	80068c8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80068be:	2300      	movs	r3, #0
 80068c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	77bb      	strb	r3, [r7, #30]
        break;
 80068c6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80068c8:	69bb      	ldr	r3, [r7, #24]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d074      	beq.n	80069b8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80068ce:	69bb      	ldr	r3, [r7, #24]
 80068d0:	005a      	lsls	r2, r3, #1
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	085b      	lsrs	r3, r3, #1
 80068d8:	441a      	add	r2, r3
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	fbb2 f3f3 	udiv	r3, r2, r3
 80068e2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068e4:	693b      	ldr	r3, [r7, #16]
 80068e6:	2b0f      	cmp	r3, #15
 80068e8:	d916      	bls.n	8006918 <UART_SetConfig+0x404>
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068f0:	d212      	bcs.n	8006918 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	f023 030f 	bic.w	r3, r3, #15
 80068fa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	085b      	lsrs	r3, r3, #1
 8006900:	b29b      	uxth	r3, r3
 8006902:	f003 0307 	and.w	r3, r3, #7
 8006906:	b29a      	uxth	r2, r3
 8006908:	89fb      	ldrh	r3, [r7, #14]
 800690a:	4313      	orrs	r3, r2
 800690c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	89fa      	ldrh	r2, [r7, #14]
 8006914:	60da      	str	r2, [r3, #12]
 8006916:	e04f      	b.n	80069b8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006918:	2301      	movs	r3, #1
 800691a:	77bb      	strb	r3, [r7, #30]
 800691c:	e04c      	b.n	80069b8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800691e:	7ffb      	ldrb	r3, [r7, #31]
 8006920:	2b08      	cmp	r3, #8
 8006922:	d828      	bhi.n	8006976 <UART_SetConfig+0x462>
 8006924:	a201      	add	r2, pc, #4	@ (adr r2, 800692c <UART_SetConfig+0x418>)
 8006926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800692a:	bf00      	nop
 800692c:	08006951 	.word	0x08006951
 8006930:	08006959 	.word	0x08006959
 8006934:	08006961 	.word	0x08006961
 8006938:	08006977 	.word	0x08006977
 800693c:	08006967 	.word	0x08006967
 8006940:	08006977 	.word	0x08006977
 8006944:	08006977 	.word	0x08006977
 8006948:	08006977 	.word	0x08006977
 800694c:	0800696f 	.word	0x0800696f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006950:	f7fe f920 	bl	8004b94 <HAL_RCC_GetPCLK1Freq>
 8006954:	61b8      	str	r0, [r7, #24]
        break;
 8006956:	e013      	b.n	8006980 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006958:	f7fe f930 	bl	8004bbc <HAL_RCC_GetPCLK2Freq>
 800695c:	61b8      	str	r0, [r7, #24]
        break;
 800695e:	e00f      	b.n	8006980 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006960:	4b1d      	ldr	r3, [pc, #116]	@ (80069d8 <UART_SetConfig+0x4c4>)
 8006962:	61bb      	str	r3, [r7, #24]
        break;
 8006964:	e00c      	b.n	8006980 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006966:	f7fe f843 	bl	80049f0 <HAL_RCC_GetSysClockFreq>
 800696a:	61b8      	str	r0, [r7, #24]
        break;
 800696c:	e008      	b.n	8006980 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800696e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006972:	61bb      	str	r3, [r7, #24]
        break;
 8006974:	e004      	b.n	8006980 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006976:	2300      	movs	r3, #0
 8006978:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800697a:	2301      	movs	r3, #1
 800697c:	77bb      	strb	r3, [r7, #30]
        break;
 800697e:	bf00      	nop
    }

    if (pclk != 0U)
 8006980:	69bb      	ldr	r3, [r7, #24]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d018      	beq.n	80069b8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	085a      	lsrs	r2, r3, #1
 800698c:	69bb      	ldr	r3, [r7, #24]
 800698e:	441a      	add	r2, r3
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	fbb2 f3f3 	udiv	r3, r2, r3
 8006998:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800699a:	693b      	ldr	r3, [r7, #16]
 800699c:	2b0f      	cmp	r3, #15
 800699e:	d909      	bls.n	80069b4 <UART_SetConfig+0x4a0>
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069a6:	d205      	bcs.n	80069b4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	b29a      	uxth	r2, r3
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	60da      	str	r2, [r3, #12]
 80069b2:	e001      	b.n	80069b8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80069b4:	2301      	movs	r3, #1
 80069b6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2200      	movs	r2, #0
 80069c2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80069c4:	7fbb      	ldrb	r3, [r7, #30]
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	3720      	adds	r7, #32
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}
 80069ce:	bf00      	nop
 80069d0:	40007c00 	.word	0x40007c00
 80069d4:	40023800 	.word	0x40023800
 80069d8:	00f42400 	.word	0x00f42400

080069dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80069dc:	b480      	push	{r7}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069e8:	f003 0308 	and.w	r3, r3, #8
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d00a      	beq.n	8006a06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	430a      	orrs	r2, r1
 8006a04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a0a:	f003 0301 	and.w	r3, r3, #1
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d00a      	beq.n	8006a28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	430a      	orrs	r2, r1
 8006a26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a2c:	f003 0302 	and.w	r3, r3, #2
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d00a      	beq.n	8006a4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	685b      	ldr	r3, [r3, #4]
 8006a3a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	430a      	orrs	r2, r1
 8006a48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a4e:	f003 0304 	and.w	r3, r3, #4
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d00a      	beq.n	8006a6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	430a      	orrs	r2, r1
 8006a6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a70:	f003 0310 	and.w	r3, r3, #16
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d00a      	beq.n	8006a8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	689b      	ldr	r3, [r3, #8]
 8006a7e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	430a      	orrs	r2, r1
 8006a8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a92:	f003 0320 	and.w	r3, r3, #32
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d00a      	beq.n	8006ab0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	430a      	orrs	r2, r1
 8006aae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ab4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d01a      	beq.n	8006af2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	430a      	orrs	r2, r1
 8006ad0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ad6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ada:	d10a      	bne.n	8006af2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	430a      	orrs	r2, r1
 8006af0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006af6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d00a      	beq.n	8006b14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	430a      	orrs	r2, r1
 8006b12:	605a      	str	r2, [r3, #4]
  }
}
 8006b14:	bf00      	nop
 8006b16:	370c      	adds	r7, #12
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr

08006b20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b098      	sub	sp, #96	@ 0x60
 8006b24:	af02      	add	r7, sp, #8
 8006b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b30:	f7fa fe94 	bl	800185c <HAL_GetTick>
 8006b34:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f003 0308 	and.w	r3, r3, #8
 8006b40:	2b08      	cmp	r3, #8
 8006b42:	d12e      	bne.n	8006ba2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b44:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006b48:	9300      	str	r3, [sp, #0]
 8006b4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f000 f88c 	bl	8006c70 <UART_WaitOnFlagUntilTimeout>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d021      	beq.n	8006ba2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b66:	e853 3f00 	ldrex	r3, [r3]
 8006b6a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b72:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	461a      	mov	r2, r3
 8006b7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b7e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b84:	e841 2300 	strex	r3, r2, [r1]
 8006b88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d1e6      	bne.n	8006b5e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2220      	movs	r2, #32
 8006b94:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b9e:	2303      	movs	r3, #3
 8006ba0:	e062      	b.n	8006c68 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f003 0304 	and.w	r3, r3, #4
 8006bac:	2b04      	cmp	r3, #4
 8006bae:	d149      	bne.n	8006c44 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006bb0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006bb4:	9300      	str	r3, [sp, #0]
 8006bb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006bb8:	2200      	movs	r2, #0
 8006bba:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f000 f856 	bl	8006c70 <UART_WaitOnFlagUntilTimeout>
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d03c      	beq.n	8006c44 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd2:	e853 3f00 	ldrex	r3, [r3]
 8006bd6:	623b      	str	r3, [r7, #32]
   return(result);
 8006bd8:	6a3b      	ldr	r3, [r7, #32]
 8006bda:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006bde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	461a      	mov	r2, r3
 8006be6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006be8:	633b      	str	r3, [r7, #48]	@ 0x30
 8006bea:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006bee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bf0:	e841 2300 	strex	r3, r2, [r1]
 8006bf4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d1e6      	bne.n	8006bca <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	3308      	adds	r3, #8
 8006c02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c04:	693b      	ldr	r3, [r7, #16]
 8006c06:	e853 3f00 	ldrex	r3, [r3]
 8006c0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f023 0301 	bic.w	r3, r3, #1
 8006c12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	3308      	adds	r3, #8
 8006c1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c1c:	61fa      	str	r2, [r7, #28]
 8006c1e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c20:	69b9      	ldr	r1, [r7, #24]
 8006c22:	69fa      	ldr	r2, [r7, #28]
 8006c24:	e841 2300 	strex	r3, r2, [r1]
 8006c28:	617b      	str	r3, [r7, #20]
   return(result);
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d1e5      	bne.n	8006bfc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2220      	movs	r2, #32
 8006c34:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c40:	2303      	movs	r3, #3
 8006c42:	e011      	b.n	8006c68 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2220      	movs	r2, #32
 8006c48:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2220      	movs	r2, #32
 8006c4e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2200      	movs	r2, #0
 8006c56:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006c66:	2300      	movs	r3, #0
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	3758      	adds	r7, #88	@ 0x58
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	bd80      	pop	{r7, pc}

08006c70 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b084      	sub	sp, #16
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	60f8      	str	r0, [r7, #12]
 8006c78:	60b9      	str	r1, [r7, #8]
 8006c7a:	603b      	str	r3, [r7, #0]
 8006c7c:	4613      	mov	r3, r2
 8006c7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c80:	e04f      	b.n	8006d22 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c82:	69bb      	ldr	r3, [r7, #24]
 8006c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c88:	d04b      	beq.n	8006d22 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c8a:	f7fa fde7 	bl	800185c <HAL_GetTick>
 8006c8e:	4602      	mov	r2, r0
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	1ad3      	subs	r3, r2, r3
 8006c94:	69ba      	ldr	r2, [r7, #24]
 8006c96:	429a      	cmp	r2, r3
 8006c98:	d302      	bcc.n	8006ca0 <UART_WaitOnFlagUntilTimeout+0x30>
 8006c9a:	69bb      	ldr	r3, [r7, #24]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d101      	bne.n	8006ca4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006ca0:	2303      	movs	r3, #3
 8006ca2:	e04e      	b.n	8006d42 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f003 0304 	and.w	r3, r3, #4
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d037      	beq.n	8006d22 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	2b80      	cmp	r3, #128	@ 0x80
 8006cb6:	d034      	beq.n	8006d22 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	2b40      	cmp	r3, #64	@ 0x40
 8006cbc:	d031      	beq.n	8006d22 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	69db      	ldr	r3, [r3, #28]
 8006cc4:	f003 0308 	and.w	r3, r3, #8
 8006cc8:	2b08      	cmp	r3, #8
 8006cca:	d110      	bne.n	8006cee <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	2208      	movs	r2, #8
 8006cd2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006cd4:	68f8      	ldr	r0, [r7, #12]
 8006cd6:	f000 f838 	bl	8006d4a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	2208      	movs	r2, #8
 8006cde:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	e029      	b.n	8006d42 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	69db      	ldr	r3, [r3, #28]
 8006cf4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006cf8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006cfc:	d111      	bne.n	8006d22 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006d06:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d08:	68f8      	ldr	r0, [r7, #12]
 8006d0a:	f000 f81e 	bl	8006d4a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	2220      	movs	r2, #32
 8006d12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006d1e:	2303      	movs	r3, #3
 8006d20:	e00f      	b.n	8006d42 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	69da      	ldr	r2, [r3, #28]
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	4013      	ands	r3, r2
 8006d2c:	68ba      	ldr	r2, [r7, #8]
 8006d2e:	429a      	cmp	r2, r3
 8006d30:	bf0c      	ite	eq
 8006d32:	2301      	moveq	r3, #1
 8006d34:	2300      	movne	r3, #0
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	461a      	mov	r2, r3
 8006d3a:	79fb      	ldrb	r3, [r7, #7]
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d0a0      	beq.n	8006c82 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d40:	2300      	movs	r3, #0
}
 8006d42:	4618      	mov	r0, r3
 8006d44:	3710      	adds	r7, #16
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}

08006d4a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d4a:	b480      	push	{r7}
 8006d4c:	b095      	sub	sp, #84	@ 0x54
 8006d4e:	af00      	add	r7, sp, #0
 8006d50:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d5a:	e853 3f00 	ldrex	r3, [r3]
 8006d5e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d62:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	461a      	mov	r2, r3
 8006d6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d70:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d72:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d74:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006d76:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006d78:	e841 2300 	strex	r3, r2, [r1]
 8006d7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006d7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d1e6      	bne.n	8006d52 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	3308      	adds	r3, #8
 8006d8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d8c:	6a3b      	ldr	r3, [r7, #32]
 8006d8e:	e853 3f00 	ldrex	r3, [r3]
 8006d92:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d94:	69fb      	ldr	r3, [r7, #28]
 8006d96:	f023 0301 	bic.w	r3, r3, #1
 8006d9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	3308      	adds	r3, #8
 8006da2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006da4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006da6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006daa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006dac:	e841 2300 	strex	r3, r2, [r1]
 8006db0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d1e5      	bne.n	8006d84 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d118      	bne.n	8006df2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	e853 3f00 	ldrex	r3, [r3]
 8006dcc:	60bb      	str	r3, [r7, #8]
   return(result);
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	f023 0310 	bic.w	r3, r3, #16
 8006dd4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	461a      	mov	r2, r3
 8006ddc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006dde:	61bb      	str	r3, [r7, #24]
 8006de0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006de2:	6979      	ldr	r1, [r7, #20]
 8006de4:	69ba      	ldr	r2, [r7, #24]
 8006de6:	e841 2300 	strex	r3, r2, [r1]
 8006dea:	613b      	str	r3, [r7, #16]
   return(result);
 8006dec:	693b      	ldr	r3, [r7, #16]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d1e6      	bne.n	8006dc0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2220      	movs	r2, #32
 8006df6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2200      	movs	r2, #0
 8006e04:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006e06:	bf00      	nop
 8006e08:	3754      	adds	r7, #84	@ 0x54
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e10:	4770      	bx	lr
	...

08006e14 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8006e14:	b5b0      	push	{r4, r5, r7, lr}
 8006e16:	b08c      	sub	sp, #48	@ 0x30
 8006e18:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8006e1a:	4b8f      	ldr	r3, [pc, #572]	@ (8007058 <MX_LWIP_Init+0x244>)
 8006e1c:	22c0      	movs	r2, #192	@ 0xc0
 8006e1e:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8006e20:	4b8d      	ldr	r3, [pc, #564]	@ (8007058 <MX_LWIP_Init+0x244>)
 8006e22:	22a8      	movs	r2, #168	@ 0xa8
 8006e24:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 8006e26:	4b8c      	ldr	r3, [pc, #560]	@ (8007058 <MX_LWIP_Init+0x244>)
 8006e28:	2201      	movs	r2, #1
 8006e2a:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 181;
 8006e2c:	4b8a      	ldr	r3, [pc, #552]	@ (8007058 <MX_LWIP_Init+0x244>)
 8006e2e:	22b5      	movs	r2, #181	@ 0xb5
 8006e30:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 8006e32:	4b8a      	ldr	r3, [pc, #552]	@ (800705c <MX_LWIP_Init+0x248>)
 8006e34:	22ff      	movs	r2, #255	@ 0xff
 8006e36:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8006e38:	4b88      	ldr	r3, [pc, #544]	@ (800705c <MX_LWIP_Init+0x248>)
 8006e3a:	22ff      	movs	r2, #255	@ 0xff
 8006e3c:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8006e3e:	4b87      	ldr	r3, [pc, #540]	@ (800705c <MX_LWIP_Init+0x248>)
 8006e40:	22ff      	movs	r2, #255	@ 0xff
 8006e42:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8006e44:	4b85      	ldr	r3, [pc, #532]	@ (800705c <MX_LWIP_Init+0x248>)
 8006e46:	2200      	movs	r2, #0
 8006e48:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8006e4a:	4b85      	ldr	r3, [pc, #532]	@ (8007060 <MX_LWIP_Init+0x24c>)
 8006e4c:	22c0      	movs	r2, #192	@ 0xc0
 8006e4e:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8006e50:	4b83      	ldr	r3, [pc, #524]	@ (8007060 <MX_LWIP_Init+0x24c>)
 8006e52:	22a8      	movs	r2, #168	@ 0xa8
 8006e54:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 8006e56:	4b82      	ldr	r3, [pc, #520]	@ (8007060 <MX_LWIP_Init+0x24c>)
 8006e58:	2201      	movs	r2, #1
 8006e5a:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8006e5c:	4b80      	ldr	r3, [pc, #512]	@ (8007060 <MX_LWIP_Init+0x24c>)
 8006e5e:	2201      	movs	r2, #1
 8006e60:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8006e62:	2100      	movs	r1, #0
 8006e64:	2000      	movs	r0, #0
 8006e66:	f004 fa13 	bl	800b290 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8006e6a:	4b7b      	ldr	r3, [pc, #492]	@ (8007058 <MX_LWIP_Init+0x244>)
 8006e6c:	781b      	ldrb	r3, [r3, #0]
 8006e6e:	061a      	lsls	r2, r3, #24
 8006e70:	4b79      	ldr	r3, [pc, #484]	@ (8007058 <MX_LWIP_Init+0x244>)
 8006e72:	785b      	ldrb	r3, [r3, #1]
 8006e74:	041b      	lsls	r3, r3, #16
 8006e76:	431a      	orrs	r2, r3
 8006e78:	4b77      	ldr	r3, [pc, #476]	@ (8007058 <MX_LWIP_Init+0x244>)
 8006e7a:	789b      	ldrb	r3, [r3, #2]
 8006e7c:	021b      	lsls	r3, r3, #8
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	4a75      	ldr	r2, [pc, #468]	@ (8007058 <MX_LWIP_Init+0x244>)
 8006e82:	78d2      	ldrb	r2, [r2, #3]
 8006e84:	4313      	orrs	r3, r2
 8006e86:	061a      	lsls	r2, r3, #24
 8006e88:	4b73      	ldr	r3, [pc, #460]	@ (8007058 <MX_LWIP_Init+0x244>)
 8006e8a:	781b      	ldrb	r3, [r3, #0]
 8006e8c:	0619      	lsls	r1, r3, #24
 8006e8e:	4b72      	ldr	r3, [pc, #456]	@ (8007058 <MX_LWIP_Init+0x244>)
 8006e90:	785b      	ldrb	r3, [r3, #1]
 8006e92:	041b      	lsls	r3, r3, #16
 8006e94:	4319      	orrs	r1, r3
 8006e96:	4b70      	ldr	r3, [pc, #448]	@ (8007058 <MX_LWIP_Init+0x244>)
 8006e98:	789b      	ldrb	r3, [r3, #2]
 8006e9a:	021b      	lsls	r3, r3, #8
 8006e9c:	430b      	orrs	r3, r1
 8006e9e:	496e      	ldr	r1, [pc, #440]	@ (8007058 <MX_LWIP_Init+0x244>)
 8006ea0:	78c9      	ldrb	r1, [r1, #3]
 8006ea2:	430b      	orrs	r3, r1
 8006ea4:	021b      	lsls	r3, r3, #8
 8006ea6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006eaa:	431a      	orrs	r2, r3
 8006eac:	4b6a      	ldr	r3, [pc, #424]	@ (8007058 <MX_LWIP_Init+0x244>)
 8006eae:	781b      	ldrb	r3, [r3, #0]
 8006eb0:	0619      	lsls	r1, r3, #24
 8006eb2:	4b69      	ldr	r3, [pc, #420]	@ (8007058 <MX_LWIP_Init+0x244>)
 8006eb4:	785b      	ldrb	r3, [r3, #1]
 8006eb6:	041b      	lsls	r3, r3, #16
 8006eb8:	4319      	orrs	r1, r3
 8006eba:	4b67      	ldr	r3, [pc, #412]	@ (8007058 <MX_LWIP_Init+0x244>)
 8006ebc:	789b      	ldrb	r3, [r3, #2]
 8006ebe:	021b      	lsls	r3, r3, #8
 8006ec0:	430b      	orrs	r3, r1
 8006ec2:	4965      	ldr	r1, [pc, #404]	@ (8007058 <MX_LWIP_Init+0x244>)
 8006ec4:	78c9      	ldrb	r1, [r1, #3]
 8006ec6:	430b      	orrs	r3, r1
 8006ec8:	0a1b      	lsrs	r3, r3, #8
 8006eca:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006ece:	431a      	orrs	r2, r3
 8006ed0:	4b61      	ldr	r3, [pc, #388]	@ (8007058 <MX_LWIP_Init+0x244>)
 8006ed2:	781b      	ldrb	r3, [r3, #0]
 8006ed4:	0619      	lsls	r1, r3, #24
 8006ed6:	4b60      	ldr	r3, [pc, #384]	@ (8007058 <MX_LWIP_Init+0x244>)
 8006ed8:	785b      	ldrb	r3, [r3, #1]
 8006eda:	041b      	lsls	r3, r3, #16
 8006edc:	4319      	orrs	r1, r3
 8006ede:	4b5e      	ldr	r3, [pc, #376]	@ (8007058 <MX_LWIP_Init+0x244>)
 8006ee0:	789b      	ldrb	r3, [r3, #2]
 8006ee2:	021b      	lsls	r3, r3, #8
 8006ee4:	430b      	orrs	r3, r1
 8006ee6:	495c      	ldr	r1, [pc, #368]	@ (8007058 <MX_LWIP_Init+0x244>)
 8006ee8:	78c9      	ldrb	r1, [r1, #3]
 8006eea:	430b      	orrs	r3, r1
 8006eec:	0e1b      	lsrs	r3, r3, #24
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	4a5c      	ldr	r2, [pc, #368]	@ (8007064 <MX_LWIP_Init+0x250>)
 8006ef2:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8006ef4:	4b59      	ldr	r3, [pc, #356]	@ (800705c <MX_LWIP_Init+0x248>)
 8006ef6:	781b      	ldrb	r3, [r3, #0]
 8006ef8:	061a      	lsls	r2, r3, #24
 8006efa:	4b58      	ldr	r3, [pc, #352]	@ (800705c <MX_LWIP_Init+0x248>)
 8006efc:	785b      	ldrb	r3, [r3, #1]
 8006efe:	041b      	lsls	r3, r3, #16
 8006f00:	431a      	orrs	r2, r3
 8006f02:	4b56      	ldr	r3, [pc, #344]	@ (800705c <MX_LWIP_Init+0x248>)
 8006f04:	789b      	ldrb	r3, [r3, #2]
 8006f06:	021b      	lsls	r3, r3, #8
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	4a54      	ldr	r2, [pc, #336]	@ (800705c <MX_LWIP_Init+0x248>)
 8006f0c:	78d2      	ldrb	r2, [r2, #3]
 8006f0e:	4313      	orrs	r3, r2
 8006f10:	061a      	lsls	r2, r3, #24
 8006f12:	4b52      	ldr	r3, [pc, #328]	@ (800705c <MX_LWIP_Init+0x248>)
 8006f14:	781b      	ldrb	r3, [r3, #0]
 8006f16:	0619      	lsls	r1, r3, #24
 8006f18:	4b50      	ldr	r3, [pc, #320]	@ (800705c <MX_LWIP_Init+0x248>)
 8006f1a:	785b      	ldrb	r3, [r3, #1]
 8006f1c:	041b      	lsls	r3, r3, #16
 8006f1e:	4319      	orrs	r1, r3
 8006f20:	4b4e      	ldr	r3, [pc, #312]	@ (800705c <MX_LWIP_Init+0x248>)
 8006f22:	789b      	ldrb	r3, [r3, #2]
 8006f24:	021b      	lsls	r3, r3, #8
 8006f26:	430b      	orrs	r3, r1
 8006f28:	494c      	ldr	r1, [pc, #304]	@ (800705c <MX_LWIP_Init+0x248>)
 8006f2a:	78c9      	ldrb	r1, [r1, #3]
 8006f2c:	430b      	orrs	r3, r1
 8006f2e:	021b      	lsls	r3, r3, #8
 8006f30:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006f34:	431a      	orrs	r2, r3
 8006f36:	4b49      	ldr	r3, [pc, #292]	@ (800705c <MX_LWIP_Init+0x248>)
 8006f38:	781b      	ldrb	r3, [r3, #0]
 8006f3a:	0619      	lsls	r1, r3, #24
 8006f3c:	4b47      	ldr	r3, [pc, #284]	@ (800705c <MX_LWIP_Init+0x248>)
 8006f3e:	785b      	ldrb	r3, [r3, #1]
 8006f40:	041b      	lsls	r3, r3, #16
 8006f42:	4319      	orrs	r1, r3
 8006f44:	4b45      	ldr	r3, [pc, #276]	@ (800705c <MX_LWIP_Init+0x248>)
 8006f46:	789b      	ldrb	r3, [r3, #2]
 8006f48:	021b      	lsls	r3, r3, #8
 8006f4a:	430b      	orrs	r3, r1
 8006f4c:	4943      	ldr	r1, [pc, #268]	@ (800705c <MX_LWIP_Init+0x248>)
 8006f4e:	78c9      	ldrb	r1, [r1, #3]
 8006f50:	430b      	orrs	r3, r1
 8006f52:	0a1b      	lsrs	r3, r3, #8
 8006f54:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006f58:	431a      	orrs	r2, r3
 8006f5a:	4b40      	ldr	r3, [pc, #256]	@ (800705c <MX_LWIP_Init+0x248>)
 8006f5c:	781b      	ldrb	r3, [r3, #0]
 8006f5e:	0619      	lsls	r1, r3, #24
 8006f60:	4b3e      	ldr	r3, [pc, #248]	@ (800705c <MX_LWIP_Init+0x248>)
 8006f62:	785b      	ldrb	r3, [r3, #1]
 8006f64:	041b      	lsls	r3, r3, #16
 8006f66:	4319      	orrs	r1, r3
 8006f68:	4b3c      	ldr	r3, [pc, #240]	@ (800705c <MX_LWIP_Init+0x248>)
 8006f6a:	789b      	ldrb	r3, [r3, #2]
 8006f6c:	021b      	lsls	r3, r3, #8
 8006f6e:	430b      	orrs	r3, r1
 8006f70:	493a      	ldr	r1, [pc, #232]	@ (800705c <MX_LWIP_Init+0x248>)
 8006f72:	78c9      	ldrb	r1, [r1, #3]
 8006f74:	430b      	orrs	r3, r1
 8006f76:	0e1b      	lsrs	r3, r3, #24
 8006f78:	4313      	orrs	r3, r2
 8006f7a:	4a3b      	ldr	r2, [pc, #236]	@ (8007068 <MX_LWIP_Init+0x254>)
 8006f7c:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8006f7e:	4b38      	ldr	r3, [pc, #224]	@ (8007060 <MX_LWIP_Init+0x24c>)
 8006f80:	781b      	ldrb	r3, [r3, #0]
 8006f82:	061a      	lsls	r2, r3, #24
 8006f84:	4b36      	ldr	r3, [pc, #216]	@ (8007060 <MX_LWIP_Init+0x24c>)
 8006f86:	785b      	ldrb	r3, [r3, #1]
 8006f88:	041b      	lsls	r3, r3, #16
 8006f8a:	431a      	orrs	r2, r3
 8006f8c:	4b34      	ldr	r3, [pc, #208]	@ (8007060 <MX_LWIP_Init+0x24c>)
 8006f8e:	789b      	ldrb	r3, [r3, #2]
 8006f90:	021b      	lsls	r3, r3, #8
 8006f92:	4313      	orrs	r3, r2
 8006f94:	4a32      	ldr	r2, [pc, #200]	@ (8007060 <MX_LWIP_Init+0x24c>)
 8006f96:	78d2      	ldrb	r2, [r2, #3]
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	061a      	lsls	r2, r3, #24
 8006f9c:	4b30      	ldr	r3, [pc, #192]	@ (8007060 <MX_LWIP_Init+0x24c>)
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	0619      	lsls	r1, r3, #24
 8006fa2:	4b2f      	ldr	r3, [pc, #188]	@ (8007060 <MX_LWIP_Init+0x24c>)
 8006fa4:	785b      	ldrb	r3, [r3, #1]
 8006fa6:	041b      	lsls	r3, r3, #16
 8006fa8:	4319      	orrs	r1, r3
 8006faa:	4b2d      	ldr	r3, [pc, #180]	@ (8007060 <MX_LWIP_Init+0x24c>)
 8006fac:	789b      	ldrb	r3, [r3, #2]
 8006fae:	021b      	lsls	r3, r3, #8
 8006fb0:	430b      	orrs	r3, r1
 8006fb2:	492b      	ldr	r1, [pc, #172]	@ (8007060 <MX_LWIP_Init+0x24c>)
 8006fb4:	78c9      	ldrb	r1, [r1, #3]
 8006fb6:	430b      	orrs	r3, r1
 8006fb8:	021b      	lsls	r3, r3, #8
 8006fba:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006fbe:	431a      	orrs	r2, r3
 8006fc0:	4b27      	ldr	r3, [pc, #156]	@ (8007060 <MX_LWIP_Init+0x24c>)
 8006fc2:	781b      	ldrb	r3, [r3, #0]
 8006fc4:	0619      	lsls	r1, r3, #24
 8006fc6:	4b26      	ldr	r3, [pc, #152]	@ (8007060 <MX_LWIP_Init+0x24c>)
 8006fc8:	785b      	ldrb	r3, [r3, #1]
 8006fca:	041b      	lsls	r3, r3, #16
 8006fcc:	4319      	orrs	r1, r3
 8006fce:	4b24      	ldr	r3, [pc, #144]	@ (8007060 <MX_LWIP_Init+0x24c>)
 8006fd0:	789b      	ldrb	r3, [r3, #2]
 8006fd2:	021b      	lsls	r3, r3, #8
 8006fd4:	430b      	orrs	r3, r1
 8006fd6:	4922      	ldr	r1, [pc, #136]	@ (8007060 <MX_LWIP_Init+0x24c>)
 8006fd8:	78c9      	ldrb	r1, [r1, #3]
 8006fda:	430b      	orrs	r3, r1
 8006fdc:	0a1b      	lsrs	r3, r3, #8
 8006fde:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006fe2:	431a      	orrs	r2, r3
 8006fe4:	4b1e      	ldr	r3, [pc, #120]	@ (8007060 <MX_LWIP_Init+0x24c>)
 8006fe6:	781b      	ldrb	r3, [r3, #0]
 8006fe8:	0619      	lsls	r1, r3, #24
 8006fea:	4b1d      	ldr	r3, [pc, #116]	@ (8007060 <MX_LWIP_Init+0x24c>)
 8006fec:	785b      	ldrb	r3, [r3, #1]
 8006fee:	041b      	lsls	r3, r3, #16
 8006ff0:	4319      	orrs	r1, r3
 8006ff2:	4b1b      	ldr	r3, [pc, #108]	@ (8007060 <MX_LWIP_Init+0x24c>)
 8006ff4:	789b      	ldrb	r3, [r3, #2]
 8006ff6:	021b      	lsls	r3, r3, #8
 8006ff8:	430b      	orrs	r3, r1
 8006ffa:	4919      	ldr	r1, [pc, #100]	@ (8007060 <MX_LWIP_Init+0x24c>)
 8006ffc:	78c9      	ldrb	r1, [r1, #3]
 8006ffe:	430b      	orrs	r3, r1
 8007000:	0e1b      	lsrs	r3, r3, #24
 8007002:	4313      	orrs	r3, r2
 8007004:	4a19      	ldr	r2, [pc, #100]	@ (800706c <MX_LWIP_Init+0x258>)
 8007006:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8007008:	4b19      	ldr	r3, [pc, #100]	@ (8007070 <MX_LWIP_Init+0x25c>)
 800700a:	9302      	str	r3, [sp, #8]
 800700c:	4b19      	ldr	r3, [pc, #100]	@ (8007074 <MX_LWIP_Init+0x260>)
 800700e:	9301      	str	r3, [sp, #4]
 8007010:	2300      	movs	r3, #0
 8007012:	9300      	str	r3, [sp, #0]
 8007014:	4b15      	ldr	r3, [pc, #84]	@ (800706c <MX_LWIP_Init+0x258>)
 8007016:	4a14      	ldr	r2, [pc, #80]	@ (8007068 <MX_LWIP_Init+0x254>)
 8007018:	4912      	ldr	r1, [pc, #72]	@ (8007064 <MX_LWIP_Init+0x250>)
 800701a:	4817      	ldr	r0, [pc, #92]	@ (8007078 <MX_LWIP_Init+0x264>)
 800701c:	f005 f9c8 	bl	800c3b0 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8007020:	4815      	ldr	r0, [pc, #84]	@ (8007078 <MX_LWIP_Init+0x264>)
 8007022:	f005 fb77 	bl	800c714 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 8007026:	4814      	ldr	r0, [pc, #80]	@ (8007078 <MX_LWIP_Init+0x264>)
 8007028:	f005 fb84 	bl	800c734 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800702c:	4913      	ldr	r1, [pc, #76]	@ (800707c <MX_LWIP_Init+0x268>)
 800702e:	4812      	ldr	r0, [pc, #72]	@ (8007078 <MX_LWIP_Init+0x264>)
 8007030:	f005 fc82 	bl	800c938 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthLink, ethernet_link_thread, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE *2);
 8007034:	4b12      	ldr	r3, [pc, #72]	@ (8007080 <MX_LWIP_Init+0x26c>)
 8007036:	1d3c      	adds	r4, r7, #4
 8007038:	461d      	mov	r5, r3
 800703a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800703c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800703e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007042:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthLink), &gnetif);
 8007046:	1d3b      	adds	r3, r7, #4
 8007048:	490b      	ldr	r1, [pc, #44]	@ (8007078 <MX_LWIP_Init+0x264>)
 800704a:	4618      	mov	r0, r3
 800704c:	f000 fdcb 	bl	8007be6 <osThreadCreate>
/* USER CODE END H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8007050:	bf00      	nop
 8007052:	3720      	adds	r7, #32
 8007054:	46bd      	mov	sp, r7
 8007056:	bdb0      	pop	{r4, r5, r7, pc}
 8007058:	200008e0 	.word	0x200008e0
 800705c:	200008e4 	.word	0x200008e4
 8007060:	200008e8 	.word	0x200008e8
 8007064:	200008d4 	.word	0x200008d4
 8007068:	200008d8 	.word	0x200008d8
 800706c:	200008dc 	.word	0x200008dc
 8007070:	0800b1cd 	.word	0x0800b1cd
 8007074:	0800761d 	.word	0x0800761d
 8007078:	200008a0 	.word	0x200008a0
 800707c:	08007085 	.word	0x08007085
 8007080:	08017808 	.word	0x08017808

08007084 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 8007084:	b480      	push	{r7}
 8007086:	b083      	sub	sp, #12
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800708c:	bf00      	nop
 800708e:	370c      	adds	r7, #12
 8007090:	46bd      	mov	sp, r7
 8007092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007096:	4770      	bx	lr

08007098 <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8007098:	b480      	push	{r7}
 800709a:	b087      	sub	sp, #28
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
 80070a0:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 80070aa:	2320      	movs	r3, #32
 80070ac:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80070ae:	f3bf 8f4f 	dsb	sy
}
 80070b2:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 80070b4:	e00b      	b.n	80070ce <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 80070b6:	4a0d      	ldr	r2, [pc, #52]	@ (80070ec <SCB_InvalidateDCache_by_Addr+0x54>)
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	693a      	ldr	r2, [r7, #16]
 80070c2:	4413      	add	r3, r2
 80070c4:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 80070c6:	697a      	ldr	r2, [r7, #20]
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	1ad3      	subs	r3, r2, r3
 80070cc:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	dcf0      	bgt.n	80070b6 <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 80070d4:	f3bf 8f4f 	dsb	sy
}
 80070d8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80070da:	f3bf 8f6f 	isb	sy
}
 80070de:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 80070e0:	bf00      	nop
 80070e2:	371c      	adds	r7, #28
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr
 80070ec:	e000ed00 	.word	0xe000ed00

080070f0 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b082      	sub	sp, #8
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 80070f8:	4b04      	ldr	r3, [pc, #16]	@ (800710c <HAL_ETH_RxCpltCallback+0x1c>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4618      	mov	r0, r3
 80070fe:	f000 fefb 	bl	8007ef8 <osSemaphoreRelease>
}
 8007102:	bf00      	nop
 8007104:	3708      	adds	r7, #8
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}
 800710a:	bf00      	nop
 800710c:	20005278 	.word	0x20005278

08007110 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b082      	sub	sp, #8
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 8007118:	4b04      	ldr	r3, [pc, #16]	@ (800712c <HAL_ETH_TxCpltCallback+0x1c>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4618      	mov	r0, r3
 800711e:	f000 feeb 	bl	8007ef8 <osSemaphoreRelease>
}
 8007122:	bf00      	nop
 8007124:	3708      	adds	r7, #8
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}
 800712a:	bf00      	nop
 800712c:	2000527c 	.word	0x2000527c

08007130 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b082      	sub	sp, #8
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f7fc fa9a 	bl	8003672 <HAL_ETH_GetDMAError>
 800713e:	4603      	mov	r3, r0
 8007140:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007144:	2b80      	cmp	r3, #128	@ 0x80
 8007146:	d104      	bne.n	8007152 <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 8007148:	4b04      	ldr	r3, [pc, #16]	@ (800715c <HAL_ETH_ErrorCallback+0x2c>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4618      	mov	r0, r3
 800714e:	f000 fed3 	bl	8007ef8 <osSemaphoreRelease>
  }
}
 8007152:	bf00      	nop
 8007154:	3708      	adds	r7, #8
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}
 800715a:	bf00      	nop
 800715c:	20005278 	.word	0x20005278

08007160 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8007160:	b5b0      	push	{r4, r5, r7, lr}
 8007162:	b0b4      	sub	sp, #208	@ 0xd0
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 8007168:	2300      	movs	r3, #0
 800716a:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
  uint32_t duplex, speed = 0;
 800716e:	2300      	movs	r3, #0
 8007170:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  int32_t PHYLinkState = 0;
 8007174:	2300      	movs	r3, #0
 8007176:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  ETH_MACConfigTypeDef MACConf = {0};
 800717a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800717e:	2264      	movs	r2, #100	@ 0x64
 8007180:	2100      	movs	r1, #0
 8007182:	4618      	mov	r0, r3
 8007184:	f00f f9b9 	bl	80164fa <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8007188:	4b9f      	ldr	r3, [pc, #636]	@ (8007408 <low_level_init+0x2a8>)
 800718a:	4aa0      	ldr	r2, [pc, #640]	@ (800740c <low_level_init+0x2ac>)
 800718c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800718e:	2300      	movs	r3, #0
 8007190:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  MACAddr[1] = 0x80;
 8007194:	2380      	movs	r3, #128	@ 0x80
 8007196:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  MACAddr[2] = 0xE1;
 800719a:	23e1      	movs	r3, #225	@ 0xe1
 800719c:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
  MACAddr[3] = 0x00;
 80071a0:	2300      	movs	r3, #0
 80071a2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  MACAddr[4] = 0x00;
 80071a6:	2300      	movs	r3, #0
 80071a8:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  MACAddr[5] = 0x81;
 80071ac:	2381      	movs	r3, #129	@ 0x81
 80071ae:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
  heth.Init.MACAddr = &MACAddr[0];
 80071b2:	4a95      	ldr	r2, [pc, #596]	@ (8007408 <low_level_init+0x2a8>)
 80071b4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80071b8:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80071ba:	4b93      	ldr	r3, [pc, #588]	@ (8007408 <low_level_init+0x2a8>)
 80071bc:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80071c0:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80071c2:	4b91      	ldr	r3, [pc, #580]	@ (8007408 <low_level_init+0x2a8>)
 80071c4:	4a92      	ldr	r2, [pc, #584]	@ (8007410 <low_level_init+0x2b0>)
 80071c6:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80071c8:	4b8f      	ldr	r3, [pc, #572]	@ (8007408 <low_level_init+0x2a8>)
 80071ca:	4a92      	ldr	r2, [pc, #584]	@ (8007414 <low_level_init+0x2b4>)
 80071cc:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 80071ce:	4b8e      	ldr	r3, [pc, #568]	@ (8007408 <low_level_init+0x2a8>)
 80071d0:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80071d4:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 80071d6:	488c      	ldr	r0, [pc, #560]	@ (8007408 <low_level_init+0x2a8>)
 80071d8:	f7fb fc02 	bl	80029e0 <HAL_ETH_Init>
 80071dc:	4603      	mov	r3, r0
 80071de:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80071e2:	2238      	movs	r2, #56	@ 0x38
 80071e4:	2100      	movs	r1, #0
 80071e6:	488c      	ldr	r0, [pc, #560]	@ (8007418 <low_level_init+0x2b8>)
 80071e8:	f00f f987 	bl	80164fa <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80071ec:	4b8a      	ldr	r3, [pc, #552]	@ (8007418 <low_level_init+0x2b8>)
 80071ee:	2221      	movs	r2, #33	@ 0x21
 80071f0:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80071f2:	4b89      	ldr	r3, [pc, #548]	@ (8007418 <low_level_init+0x2b8>)
 80071f4:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80071f8:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80071fa:	4b87      	ldr	r3, [pc, #540]	@ (8007418 <low_level_init+0x2b8>)
 80071fc:	2200      	movs	r2, #0
 80071fe:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8007200:	4886      	ldr	r0, [pc, #536]	@ (800741c <low_level_init+0x2bc>)
 8007202:	f004 ff8f 	bl	800c124 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2206      	movs	r2, #6
 800720a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800720e:	4b7e      	ldr	r3, [pc, #504]	@ (8007408 <low_level_init+0x2a8>)
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	781a      	ldrb	r2, [r3, #0]
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800721a:	4b7b      	ldr	r3, [pc, #492]	@ (8007408 <low_level_init+0x2a8>)
 800721c:	685b      	ldr	r3, [r3, #4]
 800721e:	785a      	ldrb	r2, [r3, #1]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8007226:	4b78      	ldr	r3, [pc, #480]	@ (8007408 <low_level_init+0x2a8>)
 8007228:	685b      	ldr	r3, [r3, #4]
 800722a:	789a      	ldrb	r2, [r3, #2]
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8007232:	4b75      	ldr	r3, [pc, #468]	@ (8007408 <low_level_init+0x2a8>)
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	78da      	ldrb	r2, [r3, #3]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800723e:	4b72      	ldr	r3, [pc, #456]	@ (8007408 <low_level_init+0x2a8>)
 8007240:	685b      	ldr	r3, [r3, #4]
 8007242:	791a      	ldrb	r2, [r3, #4]
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800724a:	4b6f      	ldr	r3, [pc, #444]	@ (8007408 <low_level_init+0x2a8>)
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	795a      	ldrb	r2, [r3, #5]
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800725c:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007264:	f043 030a 	orr.w	r3, r3, #10
 8007268:	b2da      	uxtb	r2, r3
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(RxSem);
 8007270:	2300      	movs	r3, #0
 8007272:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007274:	2300      	movs	r3, #0
 8007276:	653b      	str	r3, [r7, #80]	@ 0x50
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(RxSem), 1);
 8007278:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800727c:	2101      	movs	r1, #1
 800727e:	4618      	mov	r0, r3
 8007280:	f000 fdba 	bl	8007df8 <osSemaphoreCreate>
 8007284:	4603      	mov	r3, r0
 8007286:	4a66      	ldr	r2, [pc, #408]	@ (8007420 <low_level_init+0x2c0>)
 8007288:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  osSemaphoreDef(TxSem);
 800728a:	2300      	movs	r3, #0
 800728c:	647b      	str	r3, [r7, #68]	@ 0x44
 800728e:	2300      	movs	r3, #0
 8007290:	64bb      	str	r3, [r7, #72]	@ 0x48
  TxPktSemaphore = osSemaphoreCreate(osSemaphore(TxSem), 1);
 8007292:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8007296:	2101      	movs	r1, #1
 8007298:	4618      	mov	r0, r3
 800729a:	f000 fdad 	bl	8007df8 <osSemaphoreCreate>
 800729e:	4603      	mov	r3, r0
 80072a0:	4a60      	ldr	r2, [pc, #384]	@ (8007424 <low_level_init+0x2c4>)
 80072a2:	6013      	str	r3, [r2, #0]

  /* Decrease the semaphore's initial count from 1 to 0 */
  osSemaphoreWait(RxPktSemaphore, 0);
 80072a4:	4b5e      	ldr	r3, [pc, #376]	@ (8007420 <low_level_init+0x2c0>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	2100      	movs	r1, #0
 80072aa:	4618      	mov	r0, r3
 80072ac:	f000 fdd6 	bl	8007e5c <osSemaphoreWait>
  osSemaphoreWait(TxPktSemaphore, 0);
 80072b0:	4b5c      	ldr	r3, [pc, #368]	@ (8007424 <low_level_init+0x2c4>)
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	2100      	movs	r1, #0
 80072b6:	4618      	mov	r0, r3
 80072b8:	f000 fdd0 	bl	8007e5c <osSemaphoreWait>

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 80072bc:	4b5a      	ldr	r3, [pc, #360]	@ (8007428 <low_level_init+0x2c8>)
 80072be:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80072c2:	461d      	mov	r5, r3
 80072c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80072c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80072c8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80072cc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 80072d0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80072d4:	6879      	ldr	r1, [r7, #4]
 80072d6:	4618      	mov	r0, r3
 80072d8:	f000 fc85 	bl	8007be6 <osThreadCreate>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 80072dc:	4953      	ldr	r1, [pc, #332]	@ (800742c <low_level_init+0x2cc>)
 80072de:	4854      	ldr	r0, [pc, #336]	@ (8007430 <low_level_init+0x2d0>)
 80072e0:	f7fa f995 	bl	800160e <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 80072e4:	4852      	ldr	r0, [pc, #328]	@ (8007430 <low_level_init+0x2d0>)
 80072e6:	f7fa f9c4 	bl	8001672 <LAN8742_Init>
 80072ea:	4603      	mov	r3, r0
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d006      	beq.n	80072fe <low_level_init+0x19e>
  {
    netif_set_link_down(netif);
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f005 faf1 	bl	800c8d8 <netif_set_link_down>
    netif_set_down(netif);
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f005 fa88 	bl	800c80c <netif_set_down>
 80072fc:	e081      	b.n	8007402 <low_level_init+0x2a2>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 80072fe:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8007302:	2b00      	cmp	r3, #0
 8007304:	d165      	bne.n	80073d2 <low_level_init+0x272>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8007306:	484a      	ldr	r0, [pc, #296]	@ (8007430 <low_level_init+0x2d0>)
 8007308:	f7fa fa00 	bl	800170c <LAN8742_GetLinkState>
 800730c:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 8007310:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007314:	2b01      	cmp	r3, #1
 8007316:	dc06      	bgt.n	8007326 <low_level_init+0x1c6>
    {
      netif_set_link_down(netif);
 8007318:	6878      	ldr	r0, [r7, #4]
 800731a:	f005 fadd 	bl	800c8d8 <netif_set_link_down>
      netif_set_down(netif);
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	f005 fa74 	bl	800c80c <netif_set_down>
 8007324:	e057      	b.n	80073d6 <low_level_init+0x276>
    }
    else
    {
      switch (PHYLinkState)
 8007326:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800732a:	3b02      	subs	r3, #2
 800732c:	2b03      	cmp	r3, #3
 800732e:	d82b      	bhi.n	8007388 <low_level_init+0x228>
 8007330:	a201      	add	r2, pc, #4	@ (adr r2, 8007338 <low_level_init+0x1d8>)
 8007332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007336:	bf00      	nop
 8007338:	08007349 	.word	0x08007349
 800733c:	0800735b 	.word	0x0800735b
 8007340:	0800736b 	.word	0x0800736b
 8007344:	0800737b 	.word	0x0800737b
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8007348:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800734c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8007350:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007354:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007358:	e01f      	b.n	800739a <low_level_init+0x23a>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800735a:	2300      	movs	r3, #0
 800735c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8007360:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007364:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007368:	e017      	b.n	800739a <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800736a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800736e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 8007372:	2300      	movs	r3, #0
 8007374:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007378:	e00f      	b.n	800739a <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800737a:	2300      	movs	r3, #0
 800737c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 8007380:	2300      	movs	r3, #0
 8007382:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007386:	e008      	b.n	800739a <low_level_init+0x23a>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 8007388:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800738c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 8007390:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007394:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 8007398:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800739a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800739e:	4619      	mov	r1, r3
 80073a0:	4819      	ldr	r0, [pc, #100]	@ (8007408 <low_level_init+0x2a8>)
 80073a2:	f7fc f805 	bl	80033b0 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 80073a6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80073aa:	677b      	str	r3, [r7, #116]	@ 0x74
    MACConf.Speed = speed;
 80073ac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80073b0:	673b      	str	r3, [r7, #112]	@ 0x70
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 80073b2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80073b6:	4619      	mov	r1, r3
 80073b8:	4813      	ldr	r0, [pc, #76]	@ (8007408 <low_level_init+0x2a8>)
 80073ba:	f7fc f8f0 	bl	800359e <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 80073be:	4812      	ldr	r0, [pc, #72]	@ (8007408 <low_level_init+0x2a8>)
 80073c0:	f7fb fba8 	bl	8002b14 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	f005 f9b5 	bl	800c734 <netif_set_up>
    netif_set_link_up(netif);
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f005 fa50 	bl	800c870 <netif_set_link_up>
 80073d0:	e001      	b.n	80073d6 <low_level_init+0x276>
    }

  }
  else
  {
    Error_Handler();
 80073d2:	f7f9 fe1d 	bl	8001010 <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

  if(HAL_GetREVID() == 0x1000)
 80073d6:	f7fa fa71 	bl	80018bc <HAL_GetREVID>
 80073da:	4603      	mov	r3, r0
 80073dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073e0:	d10f      	bne.n	8007402 <low_level_init+0x2a2>
  {
    /*
      This thread will keep resetting the RMII interface until good frames are received
    */
    osThreadDef(RMII_Watchdog, RMII_Thread, osPriorityRealtime, 0, configMINIMAL_STACK_SIZE);
 80073e2:	4b14      	ldr	r3, [pc, #80]	@ (8007434 <low_level_init+0x2d4>)
 80073e4:	f107 040c 	add.w	r4, r7, #12
 80073e8:	461d      	mov	r5, r3
 80073ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80073ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80073ee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80073f2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osThreadCreate (osThread(RMII_Watchdog), NULL);
 80073f6:	f107 030c 	add.w	r3, r7, #12
 80073fa:	2100      	movs	r1, #0
 80073fc:	4618      	mov	r0, r3
 80073fe:	f000 fbf2 	bl	8007be6 <osThreadCreate>
  }
}
 8007402:	37d0      	adds	r7, #208	@ 0xd0
 8007404:	46bd      	mov	sp, r7
 8007406:	bdb0      	pop	{r4, r5, r7, pc}
 8007408:	20005280 	.word	0x20005280
 800740c:	40028000 	.word	0x40028000
 8007410:	2000012c 	.word	0x2000012c
 8007414:	2000008c 	.word	0x2000008c
 8007418:	20005330 	.word	0x20005330
 800741c:	0801a494 	.word	0x0801a494
 8007420:	20005278 	.word	0x20005278
 8007424:	2000527c 	.word	0x2000527c
 8007428:	0801782c 	.word	0x0801782c
 800742c:	2000000c 	.word	0x2000000c
 8007430:	20005368 	.word	0x20005368
 8007434:	08017858 	.word	0x08017858

08007438 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b092      	sub	sp, #72	@ 0x48
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
 8007440:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 8007442:	2300      	movs	r3, #0
 8007444:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 8007446:	2300      	movs	r3, #0
 8007448:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800744a:	2300      	movs	r3, #0
 800744c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 8007450:	f107 030c 	add.w	r3, r7, #12
 8007454:	2230      	movs	r2, #48	@ 0x30
 8007456:	2100      	movs	r1, #0
 8007458:	4618      	mov	r0, r3
 800745a:	f00f f84e 	bl	80164fa <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800745e:	f107 030c 	add.w	r3, r7, #12
 8007462:	2230      	movs	r2, #48	@ 0x30
 8007464:	2100      	movs	r1, #0
 8007466:	4618      	mov	r0, r3
 8007468:	f00f f847 	bl	80164fa <memset>

  for(q = p; q != NULL; q = q->next)
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007470:	e045      	b.n	80074fe <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 8007472:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007474:	2b03      	cmp	r3, #3
 8007476:	d902      	bls.n	800747e <low_level_output+0x46>
      return ERR_IF;
 8007478:	f06f 030b 	mvn.w	r3, #11
 800747c:	e07f      	b.n	800757e <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 800747e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007480:	6859      	ldr	r1, [r3, #4]
 8007482:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007484:	4613      	mov	r3, r2
 8007486:	005b      	lsls	r3, r3, #1
 8007488:	4413      	add	r3, r2
 800748a:	009b      	lsls	r3, r3, #2
 800748c:	3348      	adds	r3, #72	@ 0x48
 800748e:	443b      	add	r3, r7
 8007490:	3b3c      	subs	r3, #60	@ 0x3c
 8007492:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 8007494:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007496:	895b      	ldrh	r3, [r3, #10]
 8007498:	4619      	mov	r1, r3
 800749a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800749c:	4613      	mov	r3, r2
 800749e:	005b      	lsls	r3, r3, #1
 80074a0:	4413      	add	r3, r2
 80074a2:	009b      	lsls	r3, r3, #2
 80074a4:	3348      	adds	r3, #72	@ 0x48
 80074a6:	443b      	add	r3, r7
 80074a8:	3b38      	subs	r3, #56	@ 0x38
 80074aa:	6019      	str	r1, [r3, #0]

    if(i>0)
 80074ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d011      	beq.n	80074d6 <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 80074b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074b4:	1e5a      	subs	r2, r3, #1
 80074b6:	f107 000c 	add.w	r0, r7, #12
 80074ba:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80074bc:	460b      	mov	r3, r1
 80074be:	005b      	lsls	r3, r3, #1
 80074c0:	440b      	add	r3, r1
 80074c2:	009b      	lsls	r3, r3, #2
 80074c4:	18c1      	adds	r1, r0, r3
 80074c6:	4613      	mov	r3, r2
 80074c8:	005b      	lsls	r3, r3, #1
 80074ca:	4413      	add	r3, r2
 80074cc:	009b      	lsls	r3, r3, #2
 80074ce:	3348      	adds	r3, #72	@ 0x48
 80074d0:	443b      	add	r3, r7
 80074d2:	3b34      	subs	r3, #52	@ 0x34
 80074d4:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 80074d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d109      	bne.n	80074f2 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 80074de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80074e0:	4613      	mov	r3, r2
 80074e2:	005b      	lsls	r3, r3, #1
 80074e4:	4413      	add	r3, r2
 80074e6:	009b      	lsls	r3, r3, #2
 80074e8:	3348      	adds	r3, #72	@ 0x48
 80074ea:	443b      	add	r3, r7
 80074ec:	3b34      	subs	r3, #52	@ 0x34
 80074ee:	2200      	movs	r2, #0
 80074f0:	601a      	str	r2, [r3, #0]
    }

    i++;
 80074f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074f4:	3301      	adds	r3, #1
 80074f6:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 80074f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80074fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007500:	2b00      	cmp	r3, #0
 8007502:	d1b6      	bne.n	8007472 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	891b      	ldrh	r3, [r3, #8]
 8007508:	461a      	mov	r2, r3
 800750a:	4b1f      	ldr	r3, [pc, #124]	@ (8007588 <low_level_output+0x150>)
 800750c:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800750e:	4a1e      	ldr	r2, [pc, #120]	@ (8007588 <low_level_output+0x150>)
 8007510:	f107 030c 	add.w	r3, r7, #12
 8007514:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 8007516:	4a1c      	ldr	r2, [pc, #112]	@ (8007588 <low_level_output+0x150>)
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 800751c:	6838      	ldr	r0, [r7, #0]
 800751e:	f005 fe5f 	bl	800d1e0 <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 8007522:	4919      	ldr	r1, [pc, #100]	@ (8007588 <low_level_output+0x150>)
 8007524:	4819      	ldr	r0, [pc, #100]	@ (800758c <low_level_output+0x154>)
 8007526:	f7fb fbe5 	bl	8002cf4 <HAL_ETH_Transmit_IT>
 800752a:	4603      	mov	r3, r0
 800752c:	2b00      	cmp	r3, #0
 800752e:	d103      	bne.n	8007538 <low_level_output+0x100>
    {
      errval = ERR_OK;
 8007530:	2300      	movs	r3, #0
 8007532:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8007536:	e01b      	b.n	8007570 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 8007538:	4814      	ldr	r0, [pc, #80]	@ (800758c <low_level_output+0x154>)
 800753a:	f7fc f88d 	bl	8003658 <HAL_ETH_GetError>
 800753e:	4603      	mov	r3, r0
 8007540:	f003 0302 	and.w	r3, r3, #2
 8007544:	2b00      	cmp	r3, #0
 8007546:	d00d      	beq.n	8007564 <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreWait(  TxPktSemaphore, ETHIF_TX_TIMEOUT);
 8007548:	4b11      	ldr	r3, [pc, #68]	@ (8007590 <low_level_output+0x158>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8007550:	4618      	mov	r0, r3
 8007552:	f000 fc83 	bl	8007e5c <osSemaphoreWait>
        HAL_ETH_ReleaseTxPacket(&heth);
 8007556:	480d      	ldr	r0, [pc, #52]	@ (800758c <low_level_output+0x154>)
 8007558:	f7fb fd6c 	bl	8003034 <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 800755c:	23fe      	movs	r3, #254	@ 0xfe
 800755e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8007562:	e005      	b.n	8007570 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 8007564:	6838      	ldr	r0, [r7, #0]
 8007566:	f005 fd95 	bl	800d094 <pbuf_free>
        errval =  ERR_IF;
 800756a:	23f4      	movs	r3, #244	@ 0xf4
 800756c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 8007570:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007574:	f113 0f02 	cmn.w	r3, #2
 8007578:	d0d3      	beq.n	8007522 <low_level_output+0xea>

  return errval;
 800757a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800757e:	4618      	mov	r0, r3
 8007580:	3748      	adds	r7, #72	@ 0x48
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
 8007586:	bf00      	nop
 8007588:	20005330 	.word	0x20005330
 800758c:	20005280 	.word	0x20005280
 8007590:	2000527c 	.word	0x2000527c

08007594 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b084      	sub	sp, #16
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800759c:	2300      	movs	r3, #0
 800759e:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 80075a0:	4b07      	ldr	r3, [pc, #28]	@ (80075c0 <low_level_input+0x2c>)
 80075a2:	781b      	ldrb	r3, [r3, #0]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d105      	bne.n	80075b4 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 80075a8:	f107 030c 	add.w	r3, r7, #12
 80075ac:	4619      	mov	r1, r3
 80075ae:	4805      	ldr	r0, [pc, #20]	@ (80075c4 <low_level_input+0x30>)
 80075b0:	f7fb fbfc 	bl	8002dac <HAL_ETH_ReadData>
  }

  return p;
 80075b4:	68fb      	ldr	r3, [r7, #12]
}
 80075b6:	4618      	mov	r0, r3
 80075b8:	3710      	adds	r7, #16
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bd80      	pop	{r7, pc}
 80075be:	bf00      	nop
 80075c0:	20005274 	.word	0x20005274
 80075c4:	20005280 	.word	0x20005280

080075c8 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
static void ethernetif_input(void const * argument)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b084      	sub	sp, #16
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80075d0:	2300      	movs	r3, #0
 80075d2:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80075d8:	4b0f      	ldr	r3, [pc, #60]	@ (8007618 <ethernetif_input+0x50>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f04f 31ff 	mov.w	r1, #4294967295
 80075e0:	4618      	mov	r0, r3
 80075e2:	f000 fc3b 	bl	8007e5c <osSemaphoreWait>
 80075e6:	4603      	mov	r3, r0
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d1f5      	bne.n	80075d8 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 80075ec:	68b8      	ldr	r0, [r7, #8]
 80075ee:	f7ff ffd1 	bl	8007594 <low_level_input>
 80075f2:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d00a      	beq.n	8007610 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	691b      	ldr	r3, [r3, #16]
 80075fe:	68b9      	ldr	r1, [r7, #8]
 8007600:	68f8      	ldr	r0, [r7, #12]
 8007602:	4798      	blx	r3
 8007604:	4603      	mov	r3, r0
 8007606:	2b00      	cmp	r3, #0
 8007608:	d002      	beq.n	8007610 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800760a:	68f8      	ldr	r0, [r7, #12]
 800760c:	f005 fd42 	bl	800d094 <pbuf_free>
          }
        }
      } while(p!=NULL);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d1ea      	bne.n	80075ec <ethernetif_input+0x24>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8007616:	e7df      	b.n	80075d8 <ethernetif_input+0x10>
 8007618:	20005278 	.word	0x20005278

0800761c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b082      	sub	sp, #8
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d106      	bne.n	8007638 <ethernetif_init+0x1c>
 800762a:	4b0e      	ldr	r3, [pc, #56]	@ (8007664 <ethernetif_init+0x48>)
 800762c:	f240 2217 	movw	r2, #535	@ 0x217
 8007630:	490d      	ldr	r1, [pc, #52]	@ (8007668 <ethernetif_init+0x4c>)
 8007632:	480e      	ldr	r0, [pc, #56]	@ (800766c <ethernetif_init+0x50>)
 8007634:	f00e feac 	bl	8016390 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2273      	movs	r2, #115	@ 0x73
 800763c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2274      	movs	r2, #116	@ 0x74
 8007644:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	4a09      	ldr	r2, [pc, #36]	@ (8007670 <ethernetif_init+0x54>)
 800764c:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	4a08      	ldr	r2, [pc, #32]	@ (8007674 <ethernetif_init+0x58>)
 8007652:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8007654:	6878      	ldr	r0, [r7, #4]
 8007656:	f7ff fd83 	bl	8007160 <low_level_init>

  return ERR_OK;
 800765a:	2300      	movs	r3, #0
}
 800765c:	4618      	mov	r0, r3
 800765e:	3708      	adds	r7, #8
 8007660:	46bd      	mov	sp, r7
 8007662:	bd80      	pop	{r7, pc}
 8007664:	08017874 	.word	0x08017874
 8007668:	08017890 	.word	0x08017890
 800766c:	080178a0 	.word	0x080178a0
 8007670:	0801401d 	.word	0x0801401d
 8007674:	08007439 	.word	0x08007439

08007678 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b084      	sub	sp, #16
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 8007684:	68f9      	ldr	r1, [r7, #12]
 8007686:	4809      	ldr	r0, [pc, #36]	@ (80076ac <pbuf_free_custom+0x34>)
 8007688:	f004 fe3c 	bl	800c304 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800768c:	4b08      	ldr	r3, [pc, #32]	@ (80076b0 <pbuf_free_custom+0x38>)
 800768e:	781b      	ldrb	r3, [r3, #0]
 8007690:	2b01      	cmp	r3, #1
 8007692:	d107      	bne.n	80076a4 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 8007694:	4b06      	ldr	r3, [pc, #24]	@ (80076b0 <pbuf_free_custom+0x38>)
 8007696:	2200      	movs	r2, #0
 8007698:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800769a:	4b06      	ldr	r3, [pc, #24]	@ (80076b4 <pbuf_free_custom+0x3c>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	4618      	mov	r0, r3
 80076a0:	f000 fc2a 	bl	8007ef8 <osSemaphoreRelease>
  }
}
 80076a4:	bf00      	nop
 80076a6:	3710      	adds	r7, #16
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}
 80076ac:	0801a494 	.word	0x0801a494
 80076b0:	20005274 	.word	0x20005274
 80076b4:	20005278 	.word	0x20005278

080076b8 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80076bc:	f7fa f8ce 	bl	800185c <HAL_GetTick>
 80076c0:	4603      	mov	r3, r0
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	bd80      	pop	{r7, pc}
	...

080076c8 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b08e      	sub	sp, #56	@ 0x38
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80076d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80076d4:	2200      	movs	r2, #0
 80076d6:	601a      	str	r2, [r3, #0]
 80076d8:	605a      	str	r2, [r3, #4]
 80076da:	609a      	str	r2, [r3, #8]
 80076dc:	60da      	str	r2, [r3, #12]
 80076de:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	4a52      	ldr	r2, [pc, #328]	@ (8007830 <HAL_ETH_MspInit+0x168>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	f040 809e 	bne.w	8007828 <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 80076ec:	4b51      	ldr	r3, [pc, #324]	@ (8007834 <HAL_ETH_MspInit+0x16c>)
 80076ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076f0:	4a50      	ldr	r2, [pc, #320]	@ (8007834 <HAL_ETH_MspInit+0x16c>)
 80076f2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80076f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80076f8:	4b4e      	ldr	r3, [pc, #312]	@ (8007834 <HAL_ETH_MspInit+0x16c>)
 80076fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007700:	623b      	str	r3, [r7, #32]
 8007702:	6a3b      	ldr	r3, [r7, #32]
 8007704:	4b4b      	ldr	r3, [pc, #300]	@ (8007834 <HAL_ETH_MspInit+0x16c>)
 8007706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007708:	4a4a      	ldr	r2, [pc, #296]	@ (8007834 <HAL_ETH_MspInit+0x16c>)
 800770a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800770e:	6313      	str	r3, [r2, #48]	@ 0x30
 8007710:	4b48      	ldr	r3, [pc, #288]	@ (8007834 <HAL_ETH_MspInit+0x16c>)
 8007712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007714:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007718:	61fb      	str	r3, [r7, #28]
 800771a:	69fb      	ldr	r3, [r7, #28]
 800771c:	4b45      	ldr	r3, [pc, #276]	@ (8007834 <HAL_ETH_MspInit+0x16c>)
 800771e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007720:	4a44      	ldr	r2, [pc, #272]	@ (8007834 <HAL_ETH_MspInit+0x16c>)
 8007722:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007726:	6313      	str	r3, [r2, #48]	@ 0x30
 8007728:	4b42      	ldr	r3, [pc, #264]	@ (8007834 <HAL_ETH_MspInit+0x16c>)
 800772a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800772c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007730:	61bb      	str	r3, [r7, #24]
 8007732:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007734:	4b3f      	ldr	r3, [pc, #252]	@ (8007834 <HAL_ETH_MspInit+0x16c>)
 8007736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007738:	4a3e      	ldr	r2, [pc, #248]	@ (8007834 <HAL_ETH_MspInit+0x16c>)
 800773a:	f043 0304 	orr.w	r3, r3, #4
 800773e:	6313      	str	r3, [r2, #48]	@ 0x30
 8007740:	4b3c      	ldr	r3, [pc, #240]	@ (8007834 <HAL_ETH_MspInit+0x16c>)
 8007742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007744:	f003 0304 	and.w	r3, r3, #4
 8007748:	617b      	str	r3, [r7, #20]
 800774a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800774c:	4b39      	ldr	r3, [pc, #228]	@ (8007834 <HAL_ETH_MspInit+0x16c>)
 800774e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007750:	4a38      	ldr	r2, [pc, #224]	@ (8007834 <HAL_ETH_MspInit+0x16c>)
 8007752:	f043 0301 	orr.w	r3, r3, #1
 8007756:	6313      	str	r3, [r2, #48]	@ 0x30
 8007758:	4b36      	ldr	r3, [pc, #216]	@ (8007834 <HAL_ETH_MspInit+0x16c>)
 800775a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800775c:	f003 0301 	and.w	r3, r3, #1
 8007760:	613b      	str	r3, [r7, #16]
 8007762:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007764:	4b33      	ldr	r3, [pc, #204]	@ (8007834 <HAL_ETH_MspInit+0x16c>)
 8007766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007768:	4a32      	ldr	r2, [pc, #200]	@ (8007834 <HAL_ETH_MspInit+0x16c>)
 800776a:	f043 0302 	orr.w	r3, r3, #2
 800776e:	6313      	str	r3, [r2, #48]	@ 0x30
 8007770:	4b30      	ldr	r3, [pc, #192]	@ (8007834 <HAL_ETH_MspInit+0x16c>)
 8007772:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007774:	f003 0302 	and.w	r3, r3, #2
 8007778:	60fb      	str	r3, [r7, #12]
 800777a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800777c:	4b2d      	ldr	r3, [pc, #180]	@ (8007834 <HAL_ETH_MspInit+0x16c>)
 800777e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007780:	4a2c      	ldr	r2, [pc, #176]	@ (8007834 <HAL_ETH_MspInit+0x16c>)
 8007782:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007786:	6313      	str	r3, [r2, #48]	@ 0x30
 8007788:	4b2a      	ldr	r3, [pc, #168]	@ (8007834 <HAL_ETH_MspInit+0x16c>)
 800778a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800778c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007790:	60bb      	str	r3, [r7, #8]
 8007792:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8007794:	2332      	movs	r3, #50	@ 0x32
 8007796:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007798:	2302      	movs	r3, #2
 800779a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800779c:	2300      	movs	r3, #0
 800779e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80077a0:	2303      	movs	r3, #3
 80077a2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80077a4:	230b      	movs	r3, #11
 80077a6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80077a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80077ac:	4619      	mov	r1, r3
 80077ae:	4822      	ldr	r0, [pc, #136]	@ (8007838 <HAL_ETH_MspInit+0x170>)
 80077b0:	f7fc fb8c 	bl	8003ecc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80077b4:	2386      	movs	r3, #134	@ 0x86
 80077b6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077b8:	2302      	movs	r3, #2
 80077ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077bc:	2300      	movs	r3, #0
 80077be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80077c0:	2303      	movs	r3, #3
 80077c2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80077c4:	230b      	movs	r3, #11
 80077c6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80077c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80077cc:	4619      	mov	r1, r3
 80077ce:	481b      	ldr	r0, [pc, #108]	@ (800783c <HAL_ETH_MspInit+0x174>)
 80077d0:	f7fc fb7c 	bl	8003ecc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80077d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80077d8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077da:	2302      	movs	r3, #2
 80077dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077de:	2300      	movs	r3, #0
 80077e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80077e2:	2303      	movs	r3, #3
 80077e4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80077e6:	230b      	movs	r3, #11
 80077e8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80077ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80077ee:	4619      	mov	r1, r3
 80077f0:	4813      	ldr	r0, [pc, #76]	@ (8007840 <HAL_ETH_MspInit+0x178>)
 80077f2:	f7fc fb6b 	bl	8003ecc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80077f6:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80077fa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077fc:	2302      	movs	r3, #2
 80077fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007800:	2300      	movs	r3, #0
 8007802:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007804:	2303      	movs	r3, #3
 8007806:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007808:	230b      	movs	r3, #11
 800780a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800780c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007810:	4619      	mov	r1, r3
 8007812:	480c      	ldr	r0, [pc, #48]	@ (8007844 <HAL_ETH_MspInit+0x17c>)
 8007814:	f7fc fb5a 	bl	8003ecc <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8007818:	2200      	movs	r2, #0
 800781a:	2105      	movs	r1, #5
 800781c:	203d      	movs	r0, #61	@ 0x3d
 800781e:	f7fa fd3d 	bl	800229c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8007822:	203d      	movs	r0, #61	@ 0x3d
 8007824:	f7fa fd56 	bl	80022d4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8007828:	bf00      	nop
 800782a:	3738      	adds	r7, #56	@ 0x38
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}
 8007830:	40028000 	.word	0x40028000
 8007834:	40023800 	.word	0x40023800
 8007838:	40020800 	.word	0x40020800
 800783c:	40020000 	.word	0x40020000
 8007840:	40020400 	.word	0x40020400
 8007844:	40021800 	.word	0x40021800

08007848 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 8007848:	b580      	push	{r7, lr}
 800784a:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800784c:	4802      	ldr	r0, [pc, #8]	@ (8007858 <ETH_PHY_IO_Init+0x10>)
 800784e:	f7fb fec1 	bl	80035d4 <HAL_ETH_SetMDIOClockRange>

  return 0;
 8007852:	2300      	movs	r3, #0
}
 8007854:	4618      	mov	r0, r3
 8007856:	bd80      	pop	{r7, pc}
 8007858:	20005280 	.word	0x20005280

0800785c <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800785c:	b480      	push	{r7}
 800785e:	af00      	add	r7, sp, #0
  return 0;
 8007860:	2300      	movs	r3, #0
}
 8007862:	4618      	mov	r0, r3
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr

0800786c <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b084      	sub	sp, #16
 8007870:	af00      	add	r7, sp, #0
 8007872:	60f8      	str	r0, [r7, #12]
 8007874:	60b9      	str	r1, [r7, #8]
 8007876:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	68ba      	ldr	r2, [r7, #8]
 800787c:	68f9      	ldr	r1, [r7, #12]
 800787e:	4807      	ldr	r0, [pc, #28]	@ (800789c <ETH_PHY_IO_ReadReg+0x30>)
 8007880:	f7fb fd02 	bl	8003288 <HAL_ETH_ReadPHYRegister>
 8007884:	4603      	mov	r3, r0
 8007886:	2b00      	cmp	r3, #0
 8007888:	d002      	beq.n	8007890 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800788a:	f04f 33ff 	mov.w	r3, #4294967295
 800788e:	e000      	b.n	8007892 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 8007890:	2300      	movs	r3, #0
}
 8007892:	4618      	mov	r0, r3
 8007894:	3710      	adds	r7, #16
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}
 800789a:	bf00      	nop
 800789c:	20005280 	.word	0x20005280

080078a0 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b084      	sub	sp, #16
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	60f8      	str	r0, [r7, #12]
 80078a8:	60b9      	str	r1, [r7, #8]
 80078aa:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	68ba      	ldr	r2, [r7, #8]
 80078b0:	68f9      	ldr	r1, [r7, #12]
 80078b2:	4807      	ldr	r0, [pc, #28]	@ (80078d0 <ETH_PHY_IO_WriteReg+0x30>)
 80078b4:	f7fb fd33 	bl	800331e <HAL_ETH_WritePHYRegister>
 80078b8:	4603      	mov	r3, r0
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d002      	beq.n	80078c4 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 80078be:	f04f 33ff 	mov.w	r3, #4294967295
 80078c2:	e000      	b.n	80078c6 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 80078c4:	2300      	movs	r3, #0
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3710      	adds	r7, #16
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}
 80078ce:	bf00      	nop
 80078d0:	20005280 	.word	0x20005280

080078d4 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80078d8:	f7f9 ffc0 	bl	800185c <HAL_GetTick>
 80078dc:	4603      	mov	r3, r0
}
 80078de:	4618      	mov	r0, r3
 80078e0:	bd80      	pop	{r7, pc}
	...

080078e4 <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b0a0      	sub	sp, #128	@ 0x80
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 80078ec:	f107 0308 	add.w	r3, r7, #8
 80078f0:	2264      	movs	r2, #100	@ 0x64
 80078f2:	2100      	movs	r1, #0
 80078f4:	4618      	mov	r0, r3
 80078f6:	f00e fe00 	bl	80164fa <memset>
  int32_t PHYLinkState = 0;
 80078fa:	2300      	movs	r3, #0
 80078fc:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 80078fe:	2300      	movs	r3, #0
 8007900:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007902:	2300      	movs	r3, #0
 8007904:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007906:	2300      	movs	r3, #0
 8007908:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800790e:	483a      	ldr	r0, [pc, #232]	@ (80079f8 <ethernet_link_thread+0x114>)
 8007910:	f7f9 fefc 	bl	800170c <LAN8742_GetLinkState>
 8007914:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 8007916:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007918:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800791c:	089b      	lsrs	r3, r3, #2
 800791e:	f003 0301 	and.w	r3, r3, #1
 8007922:	b2db      	uxtb	r3, r3
 8007924:	2b00      	cmp	r3, #0
 8007926:	d00c      	beq.n	8007942 <ethernet_link_thread+0x5e>
 8007928:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800792a:	2b01      	cmp	r3, #1
 800792c:	dc09      	bgt.n	8007942 <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 800792e:	4833      	ldr	r0, [pc, #204]	@ (80079fc <ethernet_link_thread+0x118>)
 8007930:	f7fb f960 	bl	8002bf4 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 8007934:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007936:	f004 ff69 	bl	800c80c <netif_set_down>
    netif_set_link_down(netif);
 800793a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800793c:	f004 ffcc 	bl	800c8d8 <netif_set_link_down>
 8007940:	e055      	b.n	80079ee <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 8007942:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007944:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007948:	f003 0304 	and.w	r3, r3, #4
 800794c:	2b00      	cmp	r3, #0
 800794e:	d14e      	bne.n	80079ee <ethernet_link_thread+0x10a>
 8007950:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007952:	2b01      	cmp	r3, #1
 8007954:	dd4b      	ble.n	80079ee <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 8007956:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007958:	3b02      	subs	r3, #2
 800795a:	2b03      	cmp	r3, #3
 800795c:	d82a      	bhi.n	80079b4 <ethernet_link_thread+0xd0>
 800795e:	a201      	add	r2, pc, #4	@ (adr r2, 8007964 <ethernet_link_thread+0x80>)
 8007960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007964:	08007975 	.word	0x08007975
 8007968:	08007987 	.word	0x08007987
 800796c:	08007997 	.word	0x08007997
 8007970:	080079a7 	.word	0x080079a7
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8007974:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007978:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800797a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800797e:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8007980:	2301      	movs	r3, #1
 8007982:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8007984:	e017      	b.n	80079b6 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 8007986:	2300      	movs	r3, #0
 8007988:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800798a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800798e:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8007990:	2301      	movs	r3, #1
 8007992:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8007994:	e00f      	b.n	80079b6 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8007996:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800799a:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800799c:	2300      	movs	r3, #0
 800799e:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 80079a0:	2301      	movs	r3, #1
 80079a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 80079a4:	e007      	b.n	80079b6 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 80079a6:	2300      	movs	r3, #0
 80079a8:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 80079aa:	2300      	movs	r3, #0
 80079ac:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 80079ae:	2301      	movs	r3, #1
 80079b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 80079b2:	e000      	b.n	80079b6 <ethernet_link_thread+0xd2>
    default:
      break;
 80079b4:	bf00      	nop
    }

    if(linkchanged)
 80079b6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d018      	beq.n	80079ee <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 80079bc:	f107 0308 	add.w	r3, r7, #8
 80079c0:	4619      	mov	r1, r3
 80079c2:	480e      	ldr	r0, [pc, #56]	@ (80079fc <ethernet_link_thread+0x118>)
 80079c4:	f7fb fcf4 	bl	80033b0 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 80079c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80079ca:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 80079cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80079ce:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 80079d0:	f107 0308 	add.w	r3, r7, #8
 80079d4:	4619      	mov	r1, r3
 80079d6:	4809      	ldr	r0, [pc, #36]	@ (80079fc <ethernet_link_thread+0x118>)
 80079d8:	f7fb fde1 	bl	800359e <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 80079dc:	4807      	ldr	r0, [pc, #28]	@ (80079fc <ethernet_link_thread+0x118>)
 80079de:	f7fb f899 	bl	8002b14 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 80079e2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80079e4:	f004 fea6 	bl	800c734 <netif_set_up>
      netif_set_link_up(netif);
 80079e8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80079ea:	f004 ff41 	bl	800c870 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 80079ee:	2064      	movs	r0, #100	@ 0x64
 80079f0:	f000 f951 	bl	8007c96 <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 80079f4:	e78b      	b.n	800790e <ethernet_link_thread+0x2a>
 80079f6:	bf00      	nop
 80079f8:	20005368 	.word	0x20005368
 80079fc:	20005280 	.word	0x20005280

08007a00 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b086      	sub	sp, #24
 8007a04:	af02      	add	r7, sp, #8
 8007a06:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 8007a08:	4812      	ldr	r0, [pc, #72]	@ (8007a54 <HAL_ETH_RxAllocateCallback+0x54>)
 8007a0a:	f004 fc07 	bl	800c21c <memp_malloc_pool>
 8007a0e:	60f8      	str	r0, [r7, #12]
  if (p)
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d014      	beq.n	8007a40 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	f103 0220 	add.w	r2, r3, #32
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	4a0d      	ldr	r2, [pc, #52]	@ (8007a58 <HAL_ETH_RxAllocateCallback+0x58>)
 8007a24:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8007a2e:	9201      	str	r2, [sp, #4]
 8007a30:	9300      	str	r3, [sp, #0]
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	2241      	movs	r2, #65	@ 0x41
 8007a36:	2100      	movs	r1, #0
 8007a38:	2000      	movs	r0, #0
 8007a3a:	f005 f971 	bl	800cd20 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 8007a3e:	e005      	b.n	8007a4c <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 8007a40:	4b06      	ldr	r3, [pc, #24]	@ (8007a5c <HAL_ETH_RxAllocateCallback+0x5c>)
 8007a42:	2201      	movs	r2, #1
 8007a44:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	601a      	str	r2, [r3, #0]
}
 8007a4c:	bf00      	nop
 8007a4e:	3710      	adds	r7, #16
 8007a50:	46bd      	mov	sp, r7
 8007a52:	bd80      	pop	{r7, pc}
 8007a54:	0801a494 	.word	0x0801a494
 8007a58:	08007679 	.word	0x08007679
 8007a5c:	20005274 	.word	0x20005274

08007a60 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b088      	sub	sp, #32
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	60f8      	str	r0, [r7, #12]
 8007a68:	60b9      	str	r1, [r7, #8]
 8007a6a:	607a      	str	r2, [r7, #4]
 8007a6c:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 8007a72:	68bb      	ldr	r3, [r7, #8]
 8007a74:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8007a76:	2300      	movs	r3, #0
 8007a78:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	3b20      	subs	r3, #32
 8007a7e:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 8007a80:	69fb      	ldr	r3, [r7, #28]
 8007a82:	2200      	movs	r2, #0
 8007a84:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 8007a86:	69fb      	ldr	r3, [r7, #28]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 8007a8c:	69fb      	ldr	r3, [r7, #28]
 8007a8e:	887a      	ldrh	r2, [r7, #2]
 8007a90:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 8007a92:	69bb      	ldr	r3, [r7, #24]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d103      	bne.n	8007aa2 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 8007a9a:	69bb      	ldr	r3, [r7, #24]
 8007a9c:	69fa      	ldr	r2, [r7, #28]
 8007a9e:	601a      	str	r2, [r3, #0]
 8007aa0:	e003      	b.n	8007aaa <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 8007aa2:	697b      	ldr	r3, [r7, #20]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	69fa      	ldr	r2, [r7, #28]
 8007aa8:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	69fa      	ldr	r2, [r7, #28]
 8007aae:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 8007ab0:	69bb      	ldr	r3, [r7, #24]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	61fb      	str	r3, [r7, #28]
 8007ab6:	e009      	b.n	8007acc <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 8007ab8:	69fb      	ldr	r3, [r7, #28]
 8007aba:	891a      	ldrh	r2, [r3, #8]
 8007abc:	887b      	ldrh	r3, [r7, #2]
 8007abe:	4413      	add	r3, r2
 8007ac0:	b29a      	uxth	r2, r3
 8007ac2:	69fb      	ldr	r3, [r7, #28]
 8007ac4:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 8007ac6:	69fb      	ldr	r3, [r7, #28]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	61fb      	str	r3, [r7, #28]
 8007acc:	69fb      	ldr	r3, [r7, #28]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d1f2      	bne.n	8007ab8 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 8007ad2:	887b      	ldrh	r3, [r7, #2]
 8007ad4:	4619      	mov	r1, r3
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f7ff fade 	bl	8007098 <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 8007adc:	bf00      	nop
 8007ade:	3720      	adds	r7, #32
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}

08007ae4 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b082      	sub	sp, #8
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f005 fad1 	bl	800d094 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 8007af2:	bf00      	nop
 8007af4:	3708      	adds	r7, #8
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}
	...

08007afc <RMII_Thread>:
/* USER CODE BEGIN 8 */

/* USER CODE END 8 */

void RMII_Thread( void const * argument )
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b082      	sub	sp, #8
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  (void) argument;

  for(;;)
  {
    /* some unicast good packets are received */
    if(heth.Instance->MMCRGUFCR > 0U)
 8007b04:	4b15      	ldr	r3, [pc, #84]	@ (8007b5c <RMII_Thread+0x60>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d003      	beq.n	8007b18 <RMII_Thread+0x1c>
    {
      /* RMII Init is OK: Delete the Thread */
      osThreadTerminate(NULL);
 8007b10:	2000      	movs	r0, #0
 8007b12:	f000 f8b4 	bl	8007c7e <osThreadTerminate>
 8007b16:	e7f5      	b.n	8007b04 <RMII_Thread+0x8>
    }
    else if(heth.Instance->MMCRFCECR > 10U)
 8007b18:	4b10      	ldr	r3, [pc, #64]	@ (8007b5c <RMII_Thread+0x60>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 8007b20:	2b0a      	cmp	r3, #10
 8007b22:	d916      	bls.n	8007b52 <RMII_Thread+0x56>
    {
      /* ETH received too many packets with CRC errors, resetting RMII */
      SYSCFG->PMC &= ~SYSCFG_PMC_MII_RMII_SEL;
 8007b24:	4b0e      	ldr	r3, [pc, #56]	@ (8007b60 <RMII_Thread+0x64>)
 8007b26:	685b      	ldr	r3, [r3, #4]
 8007b28:	4a0d      	ldr	r2, [pc, #52]	@ (8007b60 <RMII_Thread+0x64>)
 8007b2a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007b2e:	6053      	str	r3, [r2, #4]
      SYSCFG->PMC |= SYSCFG_PMC_MII_RMII_SEL;
 8007b30:	4b0b      	ldr	r3, [pc, #44]	@ (8007b60 <RMII_Thread+0x64>)
 8007b32:	685b      	ldr	r3, [r3, #4]
 8007b34:	4a0a      	ldr	r2, [pc, #40]	@ (8007b60 <RMII_Thread+0x64>)
 8007b36:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007b3a:	6053      	str	r3, [r2, #4]

      heth.Instance->MMCCR |= ETH_MMCCR_CR;
 8007b3c:	4b07      	ldr	r3, [pc, #28]	@ (8007b5c <RMII_Thread+0x60>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8007b44:	4b05      	ldr	r3, [pc, #20]	@ (8007b5c <RMII_Thread+0x60>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f042 0201 	orr.w	r2, r2, #1
 8007b4c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8007b50:	e7d8      	b.n	8007b04 <RMII_Thread+0x8>
    }
    else
    {
      /* Delay 200 ms */
      osDelay(200);
 8007b52:	20c8      	movs	r0, #200	@ 0xc8
 8007b54:	f000 f89f 	bl	8007c96 <osDelay>
    if(heth.Instance->MMCRGUFCR > 0U)
 8007b58:	e7d4      	b.n	8007b04 <RMII_Thread+0x8>
 8007b5a:	bf00      	nop
 8007b5c:	20005280 	.word	0x20005280
 8007b60:	40013800 	.word	0x40013800

08007b64 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007b64:	b480      	push	{r7}
 8007b66:	b085      	sub	sp, #20
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007b72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007b76:	2b84      	cmp	r3, #132	@ 0x84
 8007b78:	d005      	beq.n	8007b86 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007b7a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	4413      	add	r3, r2
 8007b82:	3303      	adds	r3, #3
 8007b84:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007b86:	68fb      	ldr	r3, [r7, #12]
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	3714      	adds	r7, #20
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b92:	4770      	bx	lr

08007b94 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8007b94:	b480      	push	{r7}
 8007b96:	b083      	sub	sp, #12
 8007b98:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b9a:	f3ef 8305 	mrs	r3, IPSR
 8007b9e:	607b      	str	r3, [r7, #4]
  return(result);
 8007ba0:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	bf14      	ite	ne
 8007ba6:	2301      	movne	r3, #1
 8007ba8:	2300      	moveq	r3, #0
 8007baa:	b2db      	uxtb	r3, r3
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	370c      	adds	r7, #12
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb6:	4770      	bx	lr

08007bb8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007bbc:	f001 ff4a 	bl	8009a54 <vTaskStartScheduler>
  
  return osOK;
 8007bc0:	2300      	movs	r3, #0
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	bd80      	pop	{r7, pc}

08007bc6 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8007bc6:	b580      	push	{r7, lr}
 8007bc8:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8007bca:	f7ff ffe3 	bl	8007b94 <inHandlerMode>
 8007bce:	4603      	mov	r3, r0
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d003      	beq.n	8007bdc <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8007bd4:	f002 f86a 	bl	8009cac <xTaskGetTickCountFromISR>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	e002      	b.n	8007be2 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8007bdc:	f002 f856 	bl	8009c8c <xTaskGetTickCount>
 8007be0:	4603      	mov	r3, r0
  }
}
 8007be2:	4618      	mov	r0, r3
 8007be4:	bd80      	pop	{r7, pc}

08007be6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007be6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007be8:	b089      	sub	sp, #36	@ 0x24
 8007bea:	af04      	add	r7, sp, #16
 8007bec:	6078      	str	r0, [r7, #4]
 8007bee:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	695b      	ldr	r3, [r3, #20]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d020      	beq.n	8007c3a <osThreadCreate+0x54>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	699b      	ldr	r3, [r3, #24]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d01c      	beq.n	8007c3a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	685c      	ldr	r4, [r3, #4]
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	691e      	ldr	r6, [r3, #16]
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007c12:	4618      	mov	r0, r3
 8007c14:	f7ff ffa6 	bl	8007b64 <makeFreeRtosPriority>
 8007c18:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	695b      	ldr	r3, [r3, #20]
 8007c1e:	687a      	ldr	r2, [r7, #4]
 8007c20:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007c22:	9202      	str	r2, [sp, #8]
 8007c24:	9301      	str	r3, [sp, #4]
 8007c26:	9100      	str	r1, [sp, #0]
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	4632      	mov	r2, r6
 8007c2c:	4629      	mov	r1, r5
 8007c2e:	4620      	mov	r0, r4
 8007c30:	f001 faee 	bl	8009210 <xTaskCreateStatic>
 8007c34:	4603      	mov	r3, r0
 8007c36:	60fb      	str	r3, [r7, #12]
 8007c38:	e01c      	b.n	8007c74 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	685c      	ldr	r4, [r3, #4]
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007c46:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007c4e:	4618      	mov	r0, r3
 8007c50:	f7ff ff88 	bl	8007b64 <makeFreeRtosPriority>
 8007c54:	4602      	mov	r2, r0
 8007c56:	f107 030c 	add.w	r3, r7, #12
 8007c5a:	9301      	str	r3, [sp, #4]
 8007c5c:	9200      	str	r2, [sp, #0]
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	4632      	mov	r2, r6
 8007c62:	4629      	mov	r1, r5
 8007c64:	4620      	mov	r0, r4
 8007c66:	f001 fb39 	bl	80092dc <xTaskCreate>
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	2b01      	cmp	r3, #1
 8007c6e:	d001      	beq.n	8007c74 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007c70:	2300      	movs	r3, #0
 8007c72:	e000      	b.n	8007c76 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007c74:	68fb      	ldr	r3, [r7, #12]
}
 8007c76:	4618      	mov	r0, r3
 8007c78:	3714      	adds	r7, #20
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007c7e <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 8007c7e:	b580      	push	{r7, lr}
 8007c80:	b082      	sub	sp, #8
 8007c82:	af00      	add	r7, sp, #0
 8007c84:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f001 fc7a 	bl	8009580 <vTaskDelete>
  return osOK;
 8007c8c:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3708      	adds	r7, #8
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}

08007c96 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007c96:	b580      	push	{r7, lr}
 8007c98:	b084      	sub	sp, #16
 8007c9a:	af00      	add	r7, sp, #0
 8007c9c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d001      	beq.n	8007cac <osDelay+0x16>
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	e000      	b.n	8007cae <osDelay+0x18>
 8007cac:	2301      	movs	r3, #1
 8007cae:	4618      	mov	r0, r3
 8007cb0:	f001 fcf8 	bl	80096a4 <vTaskDelay>
  
  return osOK;
 8007cb4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	3710      	adds	r7, #16
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	bd80      	pop	{r7, pc}

08007cbe <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8007cbe:	b580      	push	{r7, lr}
 8007cc0:	b082      	sub	sp, #8
 8007cc2:	af00      	add	r7, sp, #0
 8007cc4:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d007      	beq.n	8007cde <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	4619      	mov	r1, r3
 8007cd4:	2001      	movs	r0, #1
 8007cd6:	f000 fc8a 	bl	80085ee <xQueueCreateMutexStatic>
 8007cda:	4603      	mov	r3, r0
 8007cdc:	e003      	b.n	8007ce6 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8007cde:	2001      	movs	r0, #1
 8007ce0:	f000 fc6d 	bl	80085be <xQueueCreateMutex>
 8007ce4:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3708      	adds	r7, #8
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd80      	pop	{r7, pc}
	...

08007cf0 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b084      	sub	sp, #16
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d101      	bne.n	8007d08 <osMutexWait+0x18>
    return osErrorParameter;
 8007d04:	2380      	movs	r3, #128	@ 0x80
 8007d06:	e03a      	b.n	8007d7e <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d12:	d103      	bne.n	8007d1c <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8007d14:	f04f 33ff 	mov.w	r3, #4294967295
 8007d18:	60fb      	str	r3, [r7, #12]
 8007d1a:	e009      	b.n	8007d30 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d006      	beq.n	8007d30 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d101      	bne.n	8007d30 <osMutexWait+0x40>
      ticks = 1;
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8007d30:	f7ff ff30 	bl	8007b94 <inHandlerMode>
 8007d34:	4603      	mov	r3, r0
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d017      	beq.n	8007d6a <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8007d3a:	f107 0308 	add.w	r3, r7, #8
 8007d3e:	461a      	mov	r2, r3
 8007d40:	2100      	movs	r1, #0
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f001 f8b4 	bl	8008eb0 <xQueueReceiveFromISR>
 8007d48:	4603      	mov	r3, r0
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	d001      	beq.n	8007d52 <osMutexWait+0x62>
      return osErrorOS;
 8007d4e:	23ff      	movs	r3, #255	@ 0xff
 8007d50:	e015      	b.n	8007d7e <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d011      	beq.n	8007d7c <osMutexWait+0x8c>
 8007d58:	4b0b      	ldr	r3, [pc, #44]	@ (8007d88 <osMutexWait+0x98>)
 8007d5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d5e:	601a      	str	r2, [r3, #0]
 8007d60:	f3bf 8f4f 	dsb	sy
 8007d64:	f3bf 8f6f 	isb	sy
 8007d68:	e008      	b.n	8007d7c <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8007d6a:	68f9      	ldr	r1, [r7, #12]
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f000 ff87 	bl	8008c80 <xQueueSemaphoreTake>
 8007d72:	4603      	mov	r3, r0
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d001      	beq.n	8007d7c <osMutexWait+0x8c>
    return osErrorOS;
 8007d78:	23ff      	movs	r3, #255	@ 0xff
 8007d7a:	e000      	b.n	8007d7e <osMutexWait+0x8e>
  }
  
  return osOK;
 8007d7c:	2300      	movs	r3, #0
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3710      	adds	r7, #16
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bd80      	pop	{r7, pc}
 8007d86:	bf00      	nop
 8007d88:	e000ed04 	.word	0xe000ed04

08007d8c <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b084      	sub	sp, #16
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8007d94:	2300      	movs	r3, #0
 8007d96:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8007d98:	2300      	movs	r3, #0
 8007d9a:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8007d9c:	f7ff fefa 	bl	8007b94 <inHandlerMode>
 8007da0:	4603      	mov	r3, r0
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d016      	beq.n	8007dd4 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8007da6:	f107 0308 	add.w	r3, r7, #8
 8007daa:	4619      	mov	r1, r3
 8007dac:	6878      	ldr	r0, [r7, #4]
 8007dae:	f000 fde6 	bl	800897e <xQueueGiveFromISR>
 8007db2:	4603      	mov	r3, r0
 8007db4:	2b01      	cmp	r3, #1
 8007db6:	d001      	beq.n	8007dbc <osMutexRelease+0x30>
      return osErrorOS;
 8007db8:	23ff      	movs	r3, #255	@ 0xff
 8007dba:	e017      	b.n	8007dec <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d013      	beq.n	8007dea <osMutexRelease+0x5e>
 8007dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8007df4 <osMutexRelease+0x68>)
 8007dc4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007dc8:	601a      	str	r2, [r3, #0]
 8007dca:	f3bf 8f4f 	dsb	sy
 8007dce:	f3bf 8f6f 	isb	sy
 8007dd2:	e00a      	b.n	8007dea <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	2100      	movs	r1, #0
 8007dda:	6878      	ldr	r0, [r7, #4]
 8007ddc:	f000 fc22 	bl	8008624 <xQueueGenericSend>
 8007de0:	4603      	mov	r3, r0
 8007de2:	2b01      	cmp	r3, #1
 8007de4:	d001      	beq.n	8007dea <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8007de6:	23ff      	movs	r3, #255	@ 0xff
 8007de8:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8007dea:	68fb      	ldr	r3, [r7, #12]
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	3710      	adds	r7, #16
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}
 8007df4:	e000ed04 	.word	0xe000ed04

08007df8 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b086      	sub	sp, #24
 8007dfc:	af02      	add	r7, sp, #8
 8007dfe:	6078      	str	r0, [r7, #4]
 8007e00:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d00f      	beq.n	8007e2a <osSemaphoreCreate+0x32>
    if (count == 1) {
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	2b01      	cmp	r3, #1
 8007e0e:	d10a      	bne.n	8007e26 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	685b      	ldr	r3, [r3, #4]
 8007e14:	2203      	movs	r2, #3
 8007e16:	9200      	str	r2, [sp, #0]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	2100      	movs	r1, #0
 8007e1c:	2001      	movs	r0, #1
 8007e1e:	f000 facb 	bl	80083b8 <xQueueGenericCreateStatic>
 8007e22:	4603      	mov	r3, r0
 8007e24:	e016      	b.n	8007e54 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8007e26:	2300      	movs	r3, #0
 8007e28:	e014      	b.n	8007e54 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	2b01      	cmp	r3, #1
 8007e2e:	d110      	bne.n	8007e52 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8007e30:	2203      	movs	r2, #3
 8007e32:	2100      	movs	r1, #0
 8007e34:	2001      	movs	r0, #1
 8007e36:	f000 fb46 	bl	80084c6 <xQueueGenericCreate>
 8007e3a:	60f8      	str	r0, [r7, #12]
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d005      	beq.n	8007e4e <osSemaphoreCreate+0x56>
 8007e42:	2300      	movs	r3, #0
 8007e44:	2200      	movs	r2, #0
 8007e46:	2100      	movs	r1, #0
 8007e48:	68f8      	ldr	r0, [r7, #12]
 8007e4a:	f000 fbeb 	bl	8008624 <xQueueGenericSend>
      return sema;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	e000      	b.n	8007e54 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8007e52:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3710      	adds	r7, #16
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bd80      	pop	{r7, pc}

08007e5c <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b084      	sub	sp, #16
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
 8007e64:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8007e66:	2300      	movs	r3, #0
 8007e68:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d101      	bne.n	8007e74 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8007e70:	2380      	movs	r3, #128	@ 0x80
 8007e72:	e03a      	b.n	8007eea <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8007e74:	2300      	movs	r3, #0
 8007e76:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e7e:	d103      	bne.n	8007e88 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8007e80:	f04f 33ff 	mov.w	r3, #4294967295
 8007e84:	60fb      	str	r3, [r7, #12]
 8007e86:	e009      	b.n	8007e9c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d006      	beq.n	8007e9c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d101      	bne.n	8007e9c <osSemaphoreWait+0x40>
      ticks = 1;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8007e9c:	f7ff fe7a 	bl	8007b94 <inHandlerMode>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d017      	beq.n	8007ed6 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8007ea6:	f107 0308 	add.w	r3, r7, #8
 8007eaa:	461a      	mov	r2, r3
 8007eac:	2100      	movs	r1, #0
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f000 fffe 	bl	8008eb0 <xQueueReceiveFromISR>
 8007eb4:	4603      	mov	r3, r0
 8007eb6:	2b01      	cmp	r3, #1
 8007eb8:	d001      	beq.n	8007ebe <osSemaphoreWait+0x62>
      return osErrorOS;
 8007eba:	23ff      	movs	r3, #255	@ 0xff
 8007ebc:	e015      	b.n	8007eea <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d011      	beq.n	8007ee8 <osSemaphoreWait+0x8c>
 8007ec4:	4b0b      	ldr	r3, [pc, #44]	@ (8007ef4 <osSemaphoreWait+0x98>)
 8007ec6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007eca:	601a      	str	r2, [r3, #0]
 8007ecc:	f3bf 8f4f 	dsb	sy
 8007ed0:	f3bf 8f6f 	isb	sy
 8007ed4:	e008      	b.n	8007ee8 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8007ed6:	68f9      	ldr	r1, [r7, #12]
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f000 fed1 	bl	8008c80 <xQueueSemaphoreTake>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d001      	beq.n	8007ee8 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8007ee4:	23ff      	movs	r3, #255	@ 0xff
 8007ee6:	e000      	b.n	8007eea <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8007ee8:	2300      	movs	r3, #0
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	3710      	adds	r7, #16
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	bd80      	pop	{r7, pc}
 8007ef2:	bf00      	nop
 8007ef4:	e000ed04 	.word	0xe000ed04

08007ef8 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b084      	sub	sp, #16
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8007f00:	2300      	movs	r3, #0
 8007f02:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8007f04:	2300      	movs	r3, #0
 8007f06:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8007f08:	f7ff fe44 	bl	8007b94 <inHandlerMode>
 8007f0c:	4603      	mov	r3, r0
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d016      	beq.n	8007f40 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8007f12:	f107 0308 	add.w	r3, r7, #8
 8007f16:	4619      	mov	r1, r3
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f000 fd30 	bl	800897e <xQueueGiveFromISR>
 8007f1e:	4603      	mov	r3, r0
 8007f20:	2b01      	cmp	r3, #1
 8007f22:	d001      	beq.n	8007f28 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8007f24:	23ff      	movs	r3, #255	@ 0xff
 8007f26:	e017      	b.n	8007f58 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d013      	beq.n	8007f56 <osSemaphoreRelease+0x5e>
 8007f2e:	4b0c      	ldr	r3, [pc, #48]	@ (8007f60 <osSemaphoreRelease+0x68>)
 8007f30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f34:	601a      	str	r2, [r3, #0]
 8007f36:	f3bf 8f4f 	dsb	sy
 8007f3a:	f3bf 8f6f 	isb	sy
 8007f3e:	e00a      	b.n	8007f56 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8007f40:	2300      	movs	r3, #0
 8007f42:	2200      	movs	r2, #0
 8007f44:	2100      	movs	r1, #0
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f000 fb6c 	bl	8008624 <xQueueGenericSend>
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	2b01      	cmp	r3, #1
 8007f50:	d001      	beq.n	8007f56 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8007f52:	23ff      	movs	r3, #255	@ 0xff
 8007f54:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8007f56:	68fb      	ldr	r3, [r7, #12]
}
 8007f58:	4618      	mov	r0, r3
 8007f5a:	3710      	adds	r7, #16
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	bd80      	pop	{r7, pc}
 8007f60:	e000ed04 	.word	0xe000ed04

08007f64 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8007f64:	b590      	push	{r4, r7, lr}
 8007f66:	b085      	sub	sp, #20
 8007f68:	af02      	add	r7, sp, #8
 8007f6a:	6078      	str	r0, [r7, #4]
 8007f6c:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	689b      	ldr	r3, [r3, #8]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d011      	beq.n	8007f9a <osMessageCreate+0x36>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	68db      	ldr	r3, [r3, #12]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d00d      	beq.n	8007f9a <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6818      	ldr	r0, [r3, #0]
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	6859      	ldr	r1, [r3, #4]
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	689a      	ldr	r2, [r3, #8]
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	68db      	ldr	r3, [r3, #12]
 8007f8e:	2400      	movs	r4, #0
 8007f90:	9400      	str	r4, [sp, #0]
 8007f92:	f000 fa11 	bl	80083b8 <xQueueGenericCreateStatic>
 8007f96:	4603      	mov	r3, r0
 8007f98:	e008      	b.n	8007fac <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6818      	ldr	r0, [r3, #0]
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	685b      	ldr	r3, [r3, #4]
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	4619      	mov	r1, r3
 8007fa6:	f000 fa8e 	bl	80084c6 <xQueueGenericCreate>
 8007faa:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	370c      	adds	r7, #12
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd90      	pop	{r4, r7, pc}

08007fb4 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b086      	sub	sp, #24
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	60f8      	str	r0, [r7, #12]
 8007fbc:	60b9      	str	r1, [r7, #8]
 8007fbe:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8007fc8:	697b      	ldr	r3, [r7, #20]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d101      	bne.n	8007fd2 <osMessagePut+0x1e>
    ticks = 1;
 8007fce:	2301      	movs	r3, #1
 8007fd0:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8007fd2:	f7ff fddf 	bl	8007b94 <inHandlerMode>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d018      	beq.n	800800e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8007fdc:	f107 0210 	add.w	r2, r7, #16
 8007fe0:	f107 0108 	add.w	r1, r7, #8
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	68f8      	ldr	r0, [r7, #12]
 8007fe8:	f000 fc26 	bl	8008838 <xQueueGenericSendFromISR>
 8007fec:	4603      	mov	r3, r0
 8007fee:	2b01      	cmp	r3, #1
 8007ff0:	d001      	beq.n	8007ff6 <osMessagePut+0x42>
      return osErrorOS;
 8007ff2:	23ff      	movs	r3, #255	@ 0xff
 8007ff4:	e018      	b.n	8008028 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007ff6:	693b      	ldr	r3, [r7, #16]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d014      	beq.n	8008026 <osMessagePut+0x72>
 8007ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8008030 <osMessagePut+0x7c>)
 8007ffe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008002:	601a      	str	r2, [r3, #0]
 8008004:	f3bf 8f4f 	dsb	sy
 8008008:	f3bf 8f6f 	isb	sy
 800800c:	e00b      	b.n	8008026 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800800e:	f107 0108 	add.w	r1, r7, #8
 8008012:	2300      	movs	r3, #0
 8008014:	697a      	ldr	r2, [r7, #20]
 8008016:	68f8      	ldr	r0, [r7, #12]
 8008018:	f000 fb04 	bl	8008624 <xQueueGenericSend>
 800801c:	4603      	mov	r3, r0
 800801e:	2b01      	cmp	r3, #1
 8008020:	d001      	beq.n	8008026 <osMessagePut+0x72>
      return osErrorOS;
 8008022:	23ff      	movs	r3, #255	@ 0xff
 8008024:	e000      	b.n	8008028 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8008026:	2300      	movs	r3, #0
}
 8008028:	4618      	mov	r0, r3
 800802a:	3718      	adds	r7, #24
 800802c:	46bd      	mov	sp, r7
 800802e:	bd80      	pop	{r7, pc}
 8008030:	e000ed04 	.word	0xe000ed04

08008034 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8008034:	b590      	push	{r4, r7, lr}
 8008036:	b08b      	sub	sp, #44	@ 0x2c
 8008038:	af00      	add	r7, sp, #0
 800803a:	60f8      	str	r0, [r7, #12]
 800803c:	60b9      	str	r1, [r7, #8]
 800803e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8008044:	2300      	movs	r3, #0
 8008046:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8008048:	68bb      	ldr	r3, [r7, #8]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d10a      	bne.n	8008064 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800804e:	2380      	movs	r3, #128	@ 0x80
 8008050:	617b      	str	r3, [r7, #20]
    return event;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	461c      	mov	r4, r3
 8008056:	f107 0314 	add.w	r3, r7, #20
 800805a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800805e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008062:	e054      	b.n	800810e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8008064:	2300      	movs	r3, #0
 8008066:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8008068:	2300      	movs	r3, #0
 800806a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008072:	d103      	bne.n	800807c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8008074:	f04f 33ff 	mov.w	r3, #4294967295
 8008078:	627b      	str	r3, [r7, #36]	@ 0x24
 800807a:	e009      	b.n	8008090 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d006      	beq.n	8008090 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8008086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008088:	2b00      	cmp	r3, #0
 800808a:	d101      	bne.n	8008090 <osMessageGet+0x5c>
      ticks = 1;
 800808c:	2301      	movs	r3, #1
 800808e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8008090:	f7ff fd80 	bl	8007b94 <inHandlerMode>
 8008094:	4603      	mov	r3, r0
 8008096:	2b00      	cmp	r3, #0
 8008098:	d01c      	beq.n	80080d4 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800809a:	f107 0220 	add.w	r2, r7, #32
 800809e:	f107 0314 	add.w	r3, r7, #20
 80080a2:	3304      	adds	r3, #4
 80080a4:	4619      	mov	r1, r3
 80080a6:	68b8      	ldr	r0, [r7, #8]
 80080a8:	f000 ff02 	bl	8008eb0 <xQueueReceiveFromISR>
 80080ac:	4603      	mov	r3, r0
 80080ae:	2b01      	cmp	r3, #1
 80080b0:	d102      	bne.n	80080b8 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 80080b2:	2310      	movs	r3, #16
 80080b4:	617b      	str	r3, [r7, #20]
 80080b6:	e001      	b.n	80080bc <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 80080b8:	2300      	movs	r3, #0
 80080ba:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 80080bc:	6a3b      	ldr	r3, [r7, #32]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d01d      	beq.n	80080fe <osMessageGet+0xca>
 80080c2:	4b15      	ldr	r3, [pc, #84]	@ (8008118 <osMessageGet+0xe4>)
 80080c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080c8:	601a      	str	r2, [r3, #0]
 80080ca:	f3bf 8f4f 	dsb	sy
 80080ce:	f3bf 8f6f 	isb	sy
 80080d2:	e014      	b.n	80080fe <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 80080d4:	f107 0314 	add.w	r3, r7, #20
 80080d8:	3304      	adds	r3, #4
 80080da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080dc:	4619      	mov	r1, r3
 80080de:	68b8      	ldr	r0, [r7, #8]
 80080e0:	f000 fce6 	bl	8008ab0 <xQueueReceive>
 80080e4:	4603      	mov	r3, r0
 80080e6:	2b01      	cmp	r3, #1
 80080e8:	d102      	bne.n	80080f0 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 80080ea:	2310      	movs	r3, #16
 80080ec:	617b      	str	r3, [r7, #20]
 80080ee:	e006      	b.n	80080fe <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80080f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d101      	bne.n	80080fa <osMessageGet+0xc6>
 80080f6:	2300      	movs	r3, #0
 80080f8:	e000      	b.n	80080fc <osMessageGet+0xc8>
 80080fa:	2340      	movs	r3, #64	@ 0x40
 80080fc:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	461c      	mov	r4, r3
 8008102:	f107 0314 	add.w	r3, r7, #20
 8008106:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800810a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800810e:	68f8      	ldr	r0, [r7, #12]
 8008110:	372c      	adds	r7, #44	@ 0x2c
 8008112:	46bd      	mov	sp, r7
 8008114:	bd90      	pop	{r4, r7, pc}
 8008116:	bf00      	nop
 8008118:	e000ed04 	.word	0xe000ed04

0800811c <osThreadSuspend>:
* @brief  Suspend execution of a thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadSuspend (osThreadId thread_id)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b082      	sub	sp, #8
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)
    vTaskSuspend(thread_id);
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f001 faf5 	bl	8009714 <vTaskSuspend>
  
  return osOK;
 800812a:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 800812c:	4618      	mov	r0, r3
 800812e:	3708      	adds	r7, #8
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}

08008134 <osThreadResume>:
* @brief  Resume execution of a suspended thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadResume (osThreadId thread_id)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b082      	sub	sp, #8
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)  
  if(inHandlerMode())
 800813c:	f7ff fd2a 	bl	8007b94 <inHandlerMode>
 8008140:	4603      	mov	r3, r0
 8008142:	2b00      	cmp	r3, #0
 8008144:	d00e      	beq.n	8008164 <osThreadResume+0x30>
  {
    if (xTaskResumeFromISR(thread_id) == pdTRUE)
 8008146:	6878      	ldr	r0, [r7, #4]
 8008148:	f001 fc0e 	bl	8009968 <xTaskResumeFromISR>
 800814c:	4603      	mov	r3, r0
 800814e:	2b01      	cmp	r3, #1
 8008150:	d10b      	bne.n	800816a <osThreadResume+0x36>
    {
      portYIELD_FROM_ISR(pdTRUE);
 8008152:	4b08      	ldr	r3, [pc, #32]	@ (8008174 <osThreadResume+0x40>)
 8008154:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008158:	601a      	str	r2, [r3, #0]
 800815a:	f3bf 8f4f 	dsb	sy
 800815e:	f3bf 8f6f 	isb	sy
 8008162:	e002      	b.n	800816a <osThreadResume+0x36>
    }
  }
  else
  {
    vTaskResume(thread_id);
 8008164:	6878      	ldr	r0, [r7, #4]
 8008166:	f001 fb9f 	bl	80098a8 <vTaskResume>
  }
  return osOK;
 800816a:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 800816c:	4618      	mov	r0, r3
 800816e:	3708      	adds	r7, #8
 8008170:	46bd      	mov	sp, r7
 8008172:	bd80      	pop	{r7, pc}
 8008174:	e000ed04 	.word	0xe000ed04

08008178 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008178:	b480      	push	{r7}
 800817a:	b083      	sub	sp, #12
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f103 0208 	add.w	r2, r3, #8
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	f04f 32ff 	mov.w	r2, #4294967295
 8008190:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	f103 0208 	add.w	r2, r3, #8
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	f103 0208 	add.w	r2, r3, #8
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2200      	movs	r2, #0
 80081aa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80081ac:	bf00      	nop
 80081ae:	370c      	adds	r7, #12
 80081b0:	46bd      	mov	sp, r7
 80081b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b6:	4770      	bx	lr

080081b8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80081b8:	b480      	push	{r7}
 80081ba:	b083      	sub	sp, #12
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2200      	movs	r2, #0
 80081c4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80081c6:	bf00      	nop
 80081c8:	370c      	adds	r7, #12
 80081ca:	46bd      	mov	sp, r7
 80081cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d0:	4770      	bx	lr

080081d2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80081d2:	b480      	push	{r7}
 80081d4:	b085      	sub	sp, #20
 80081d6:	af00      	add	r7, sp, #0
 80081d8:	6078      	str	r0, [r7, #4]
 80081da:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	68fa      	ldr	r2, [r7, #12]
 80081e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	689a      	ldr	r2, [r3, #8]
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	689b      	ldr	r3, [r3, #8]
 80081f4:	683a      	ldr	r2, [r7, #0]
 80081f6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	683a      	ldr	r2, [r7, #0]
 80081fc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	687a      	ldr	r2, [r7, #4]
 8008202:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	1c5a      	adds	r2, r3, #1
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	601a      	str	r2, [r3, #0]
}
 800820e:	bf00      	nop
 8008210:	3714      	adds	r7, #20
 8008212:	46bd      	mov	sp, r7
 8008214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008218:	4770      	bx	lr

0800821a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800821a:	b480      	push	{r7}
 800821c:	b085      	sub	sp, #20
 800821e:	af00      	add	r7, sp, #0
 8008220:	6078      	str	r0, [r7, #4]
 8008222:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008230:	d103      	bne.n	800823a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	691b      	ldr	r3, [r3, #16]
 8008236:	60fb      	str	r3, [r7, #12]
 8008238:	e00c      	b.n	8008254 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	3308      	adds	r3, #8
 800823e:	60fb      	str	r3, [r7, #12]
 8008240:	e002      	b.n	8008248 <vListInsert+0x2e>
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	685b      	ldr	r3, [r3, #4]
 8008246:	60fb      	str	r3, [r7, #12]
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	68ba      	ldr	r2, [r7, #8]
 8008250:	429a      	cmp	r2, r3
 8008252:	d2f6      	bcs.n	8008242 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	685a      	ldr	r2, [r3, #4]
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	685b      	ldr	r3, [r3, #4]
 8008260:	683a      	ldr	r2, [r7, #0]
 8008262:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	68fa      	ldr	r2, [r7, #12]
 8008268:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	683a      	ldr	r2, [r7, #0]
 800826e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	687a      	ldr	r2, [r7, #4]
 8008274:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	1c5a      	adds	r2, r3, #1
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	601a      	str	r2, [r3, #0]
}
 8008280:	bf00      	nop
 8008282:	3714      	adds	r7, #20
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr

0800828c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800828c:	b480      	push	{r7}
 800828e:	b085      	sub	sp, #20
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	691b      	ldr	r3, [r3, #16]
 8008298:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	685b      	ldr	r3, [r3, #4]
 800829e:	687a      	ldr	r2, [r7, #4]
 80082a0:	6892      	ldr	r2, [r2, #8]
 80082a2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	689b      	ldr	r3, [r3, #8]
 80082a8:	687a      	ldr	r2, [r7, #4]
 80082aa:	6852      	ldr	r2, [r2, #4]
 80082ac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	685b      	ldr	r3, [r3, #4]
 80082b2:	687a      	ldr	r2, [r7, #4]
 80082b4:	429a      	cmp	r2, r3
 80082b6:	d103      	bne.n	80082c0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	689a      	ldr	r2, [r3, #8]
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2200      	movs	r2, #0
 80082c4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	1e5a      	subs	r2, r3, #1
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
}
 80082d4:	4618      	mov	r0, r3
 80082d6:	3714      	adds	r7, #20
 80082d8:	46bd      	mov	sp, r7
 80082da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082de:	4770      	bx	lr

080082e0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b084      	sub	sp, #16
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
 80082e8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d10d      	bne.n	8008310 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80082f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082f8:	b672      	cpsid	i
 80082fa:	f383 8811 	msr	BASEPRI, r3
 80082fe:	f3bf 8f6f 	isb	sy
 8008302:	f3bf 8f4f 	dsb	sy
 8008306:	b662      	cpsie	i
 8008308:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800830a:	bf00      	nop
 800830c:	bf00      	nop
 800830e:	e7fd      	b.n	800830c <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8008310:	f002 fb4c 	bl	800a9ac <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681a      	ldr	r2, [r3, #0]
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800831c:	68f9      	ldr	r1, [r7, #12]
 800831e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008320:	fb01 f303 	mul.w	r3, r1, r3
 8008324:	441a      	add	r2, r3
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	2200      	movs	r2, #0
 800832e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681a      	ldr	r2, [r3, #0]
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681a      	ldr	r2, [r3, #0]
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008340:	3b01      	subs	r3, #1
 8008342:	68f9      	ldr	r1, [r7, #12]
 8008344:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008346:	fb01 f303 	mul.w	r3, r1, r3
 800834a:	441a      	add	r2, r3
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	22ff      	movs	r2, #255	@ 0xff
 8008354:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	22ff      	movs	r2, #255	@ 0xff
 800835c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d114      	bne.n	8008390 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	691b      	ldr	r3, [r3, #16]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d01a      	beq.n	80083a4 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	3310      	adds	r3, #16
 8008372:	4618      	mov	r0, r3
 8008374:	f001 fdf6 	bl	8009f64 <xTaskRemoveFromEventList>
 8008378:	4603      	mov	r3, r0
 800837a:	2b00      	cmp	r3, #0
 800837c:	d012      	beq.n	80083a4 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800837e:	4b0d      	ldr	r3, [pc, #52]	@ (80083b4 <xQueueGenericReset+0xd4>)
 8008380:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008384:	601a      	str	r2, [r3, #0]
 8008386:	f3bf 8f4f 	dsb	sy
 800838a:	f3bf 8f6f 	isb	sy
 800838e:	e009      	b.n	80083a4 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	3310      	adds	r3, #16
 8008394:	4618      	mov	r0, r3
 8008396:	f7ff feef 	bl	8008178 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	3324      	adds	r3, #36	@ 0x24
 800839e:	4618      	mov	r0, r3
 80083a0:	f7ff feea 	bl	8008178 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80083a4:	f002 fb38 	bl	800aa18 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80083a8:	2301      	movs	r3, #1
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	3710      	adds	r7, #16
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}
 80083b2:	bf00      	nop
 80083b4:	e000ed04 	.word	0xe000ed04

080083b8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b08e      	sub	sp, #56	@ 0x38
 80083bc:	af02      	add	r7, sp, #8
 80083be:	60f8      	str	r0, [r7, #12]
 80083c0:	60b9      	str	r1, [r7, #8]
 80083c2:	607a      	str	r2, [r7, #4]
 80083c4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d10d      	bne.n	80083e8 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 80083cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083d0:	b672      	cpsid	i
 80083d2:	f383 8811 	msr	BASEPRI, r3
 80083d6:	f3bf 8f6f 	isb	sy
 80083da:	f3bf 8f4f 	dsb	sy
 80083de:	b662      	cpsie	i
 80083e0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80083e2:	bf00      	nop
 80083e4:	bf00      	nop
 80083e6:	e7fd      	b.n	80083e4 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d10d      	bne.n	800840a <xQueueGenericCreateStatic+0x52>
	__asm volatile
 80083ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083f2:	b672      	cpsid	i
 80083f4:	f383 8811 	msr	BASEPRI, r3
 80083f8:	f3bf 8f6f 	isb	sy
 80083fc:	f3bf 8f4f 	dsb	sy
 8008400:	b662      	cpsie	i
 8008402:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008404:	bf00      	nop
 8008406:	bf00      	nop
 8008408:	e7fd      	b.n	8008406 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d002      	beq.n	8008416 <xQueueGenericCreateStatic+0x5e>
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d001      	beq.n	800841a <xQueueGenericCreateStatic+0x62>
 8008416:	2301      	movs	r3, #1
 8008418:	e000      	b.n	800841c <xQueueGenericCreateStatic+0x64>
 800841a:	2300      	movs	r3, #0
 800841c:	2b00      	cmp	r3, #0
 800841e:	d10d      	bne.n	800843c <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8008420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008424:	b672      	cpsid	i
 8008426:	f383 8811 	msr	BASEPRI, r3
 800842a:	f3bf 8f6f 	isb	sy
 800842e:	f3bf 8f4f 	dsb	sy
 8008432:	b662      	cpsie	i
 8008434:	623b      	str	r3, [r7, #32]
}
 8008436:	bf00      	nop
 8008438:	bf00      	nop
 800843a:	e7fd      	b.n	8008438 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d102      	bne.n	8008448 <xQueueGenericCreateStatic+0x90>
 8008442:	68bb      	ldr	r3, [r7, #8]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d101      	bne.n	800844c <xQueueGenericCreateStatic+0x94>
 8008448:	2301      	movs	r3, #1
 800844a:	e000      	b.n	800844e <xQueueGenericCreateStatic+0x96>
 800844c:	2300      	movs	r3, #0
 800844e:	2b00      	cmp	r3, #0
 8008450:	d10d      	bne.n	800846e <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8008452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008456:	b672      	cpsid	i
 8008458:	f383 8811 	msr	BASEPRI, r3
 800845c:	f3bf 8f6f 	isb	sy
 8008460:	f3bf 8f4f 	dsb	sy
 8008464:	b662      	cpsie	i
 8008466:	61fb      	str	r3, [r7, #28]
}
 8008468:	bf00      	nop
 800846a:	bf00      	nop
 800846c:	e7fd      	b.n	800846a <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800846e:	2348      	movs	r3, #72	@ 0x48
 8008470:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	2b48      	cmp	r3, #72	@ 0x48
 8008476:	d00d      	beq.n	8008494 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8008478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800847c:	b672      	cpsid	i
 800847e:	f383 8811 	msr	BASEPRI, r3
 8008482:	f3bf 8f6f 	isb	sy
 8008486:	f3bf 8f4f 	dsb	sy
 800848a:	b662      	cpsie	i
 800848c:	61bb      	str	r3, [r7, #24]
}
 800848e:	bf00      	nop
 8008490:	bf00      	nop
 8008492:	e7fd      	b.n	8008490 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008494:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800849a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800849c:	2b00      	cmp	r3, #0
 800849e:	d00d      	beq.n	80084bc <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80084a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084a2:	2201      	movs	r2, #1
 80084a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80084a8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80084ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084ae:	9300      	str	r3, [sp, #0]
 80084b0:	4613      	mov	r3, r2
 80084b2:	687a      	ldr	r2, [r7, #4]
 80084b4:	68b9      	ldr	r1, [r7, #8]
 80084b6:	68f8      	ldr	r0, [r7, #12]
 80084b8:	f000 f848 	bl	800854c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80084bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80084be:	4618      	mov	r0, r3
 80084c0:	3730      	adds	r7, #48	@ 0x30
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bd80      	pop	{r7, pc}

080084c6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80084c6:	b580      	push	{r7, lr}
 80084c8:	b08a      	sub	sp, #40	@ 0x28
 80084ca:	af02      	add	r7, sp, #8
 80084cc:	60f8      	str	r0, [r7, #12]
 80084ce:	60b9      	str	r1, [r7, #8]
 80084d0:	4613      	mov	r3, r2
 80084d2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d10d      	bne.n	80084f6 <xQueueGenericCreate+0x30>
	__asm volatile
 80084da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084de:	b672      	cpsid	i
 80084e0:	f383 8811 	msr	BASEPRI, r3
 80084e4:	f3bf 8f6f 	isb	sy
 80084e8:	f3bf 8f4f 	dsb	sy
 80084ec:	b662      	cpsie	i
 80084ee:	613b      	str	r3, [r7, #16]
}
 80084f0:	bf00      	nop
 80084f2:	bf00      	nop
 80084f4:	e7fd      	b.n	80084f2 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80084f6:	68bb      	ldr	r3, [r7, #8]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d102      	bne.n	8008502 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80084fc:	2300      	movs	r3, #0
 80084fe:	61fb      	str	r3, [r7, #28]
 8008500:	e004      	b.n	800850c <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	68ba      	ldr	r2, [r7, #8]
 8008506:	fb02 f303 	mul.w	r3, r2, r3
 800850a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800850c:	69fb      	ldr	r3, [r7, #28]
 800850e:	3348      	adds	r3, #72	@ 0x48
 8008510:	4618      	mov	r0, r3
 8008512:	f002 fb79 	bl	800ac08 <pvPortMalloc>
 8008516:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008518:	69bb      	ldr	r3, [r7, #24]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d011      	beq.n	8008542 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800851e:	69bb      	ldr	r3, [r7, #24]
 8008520:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	3348      	adds	r3, #72	@ 0x48
 8008526:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008528:	69bb      	ldr	r3, [r7, #24]
 800852a:	2200      	movs	r2, #0
 800852c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008530:	79fa      	ldrb	r2, [r7, #7]
 8008532:	69bb      	ldr	r3, [r7, #24]
 8008534:	9300      	str	r3, [sp, #0]
 8008536:	4613      	mov	r3, r2
 8008538:	697a      	ldr	r2, [r7, #20]
 800853a:	68b9      	ldr	r1, [r7, #8]
 800853c:	68f8      	ldr	r0, [r7, #12]
 800853e:	f000 f805 	bl	800854c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008542:	69bb      	ldr	r3, [r7, #24]
	}
 8008544:	4618      	mov	r0, r3
 8008546:	3720      	adds	r7, #32
 8008548:	46bd      	mov	sp, r7
 800854a:	bd80      	pop	{r7, pc}

0800854c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b084      	sub	sp, #16
 8008550:	af00      	add	r7, sp, #0
 8008552:	60f8      	str	r0, [r7, #12]
 8008554:	60b9      	str	r1, [r7, #8]
 8008556:	607a      	str	r2, [r7, #4]
 8008558:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d103      	bne.n	8008568 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008560:	69bb      	ldr	r3, [r7, #24]
 8008562:	69ba      	ldr	r2, [r7, #24]
 8008564:	601a      	str	r2, [r3, #0]
 8008566:	e002      	b.n	800856e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008568:	69bb      	ldr	r3, [r7, #24]
 800856a:	687a      	ldr	r2, [r7, #4]
 800856c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800856e:	69bb      	ldr	r3, [r7, #24]
 8008570:	68fa      	ldr	r2, [r7, #12]
 8008572:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008574:	69bb      	ldr	r3, [r7, #24]
 8008576:	68ba      	ldr	r2, [r7, #8]
 8008578:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800857a:	2101      	movs	r1, #1
 800857c:	69b8      	ldr	r0, [r7, #24]
 800857e:	f7ff feaf 	bl	80082e0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008582:	bf00      	nop
 8008584:	3710      	adds	r7, #16
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}

0800858a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800858a:	b580      	push	{r7, lr}
 800858c:	b082      	sub	sp, #8
 800858e:	af00      	add	r7, sp, #0
 8008590:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d00e      	beq.n	80085b6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2200      	movs	r2, #0
 800859c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2200      	movs	r2, #0
 80085a2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2200      	movs	r2, #0
 80085a8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80085aa:	2300      	movs	r3, #0
 80085ac:	2200      	movs	r2, #0
 80085ae:	2100      	movs	r1, #0
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f000 f837 	bl	8008624 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80085b6:	bf00      	nop
 80085b8:	3708      	adds	r7, #8
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}

080085be <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80085be:	b580      	push	{r7, lr}
 80085c0:	b086      	sub	sp, #24
 80085c2:	af00      	add	r7, sp, #0
 80085c4:	4603      	mov	r3, r0
 80085c6:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80085c8:	2301      	movs	r3, #1
 80085ca:	617b      	str	r3, [r7, #20]
 80085cc:	2300      	movs	r3, #0
 80085ce:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80085d0:	79fb      	ldrb	r3, [r7, #7]
 80085d2:	461a      	mov	r2, r3
 80085d4:	6939      	ldr	r1, [r7, #16]
 80085d6:	6978      	ldr	r0, [r7, #20]
 80085d8:	f7ff ff75 	bl	80084c6 <xQueueGenericCreate>
 80085dc:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80085de:	68f8      	ldr	r0, [r7, #12]
 80085e0:	f7ff ffd3 	bl	800858a <prvInitialiseMutex>

		return xNewQueue;
 80085e4:	68fb      	ldr	r3, [r7, #12]
	}
 80085e6:	4618      	mov	r0, r3
 80085e8:	3718      	adds	r7, #24
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}

080085ee <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80085ee:	b580      	push	{r7, lr}
 80085f0:	b088      	sub	sp, #32
 80085f2:	af02      	add	r7, sp, #8
 80085f4:	4603      	mov	r3, r0
 80085f6:	6039      	str	r1, [r7, #0]
 80085f8:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80085fa:	2301      	movs	r3, #1
 80085fc:	617b      	str	r3, [r7, #20]
 80085fe:	2300      	movs	r3, #0
 8008600:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8008602:	79fb      	ldrb	r3, [r7, #7]
 8008604:	9300      	str	r3, [sp, #0]
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	2200      	movs	r2, #0
 800860a:	6939      	ldr	r1, [r7, #16]
 800860c:	6978      	ldr	r0, [r7, #20]
 800860e:	f7ff fed3 	bl	80083b8 <xQueueGenericCreateStatic>
 8008612:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008614:	68f8      	ldr	r0, [r7, #12]
 8008616:	f7ff ffb8 	bl	800858a <prvInitialiseMutex>

		return xNewQueue;
 800861a:	68fb      	ldr	r3, [r7, #12]
	}
 800861c:	4618      	mov	r0, r3
 800861e:	3718      	adds	r7, #24
 8008620:	46bd      	mov	sp, r7
 8008622:	bd80      	pop	{r7, pc}

08008624 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b08e      	sub	sp, #56	@ 0x38
 8008628:	af00      	add	r7, sp, #0
 800862a:	60f8      	str	r0, [r7, #12]
 800862c:	60b9      	str	r1, [r7, #8]
 800862e:	607a      	str	r2, [r7, #4]
 8008630:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008632:	2300      	movs	r3, #0
 8008634:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800863a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800863c:	2b00      	cmp	r3, #0
 800863e:	d10d      	bne.n	800865c <xQueueGenericSend+0x38>
	__asm volatile
 8008640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008644:	b672      	cpsid	i
 8008646:	f383 8811 	msr	BASEPRI, r3
 800864a:	f3bf 8f6f 	isb	sy
 800864e:	f3bf 8f4f 	dsb	sy
 8008652:	b662      	cpsie	i
 8008654:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008656:	bf00      	nop
 8008658:	bf00      	nop
 800865a:	e7fd      	b.n	8008658 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d103      	bne.n	800866a <xQueueGenericSend+0x46>
 8008662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008666:	2b00      	cmp	r3, #0
 8008668:	d101      	bne.n	800866e <xQueueGenericSend+0x4a>
 800866a:	2301      	movs	r3, #1
 800866c:	e000      	b.n	8008670 <xQueueGenericSend+0x4c>
 800866e:	2300      	movs	r3, #0
 8008670:	2b00      	cmp	r3, #0
 8008672:	d10d      	bne.n	8008690 <xQueueGenericSend+0x6c>
	__asm volatile
 8008674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008678:	b672      	cpsid	i
 800867a:	f383 8811 	msr	BASEPRI, r3
 800867e:	f3bf 8f6f 	isb	sy
 8008682:	f3bf 8f4f 	dsb	sy
 8008686:	b662      	cpsie	i
 8008688:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800868a:	bf00      	nop
 800868c:	bf00      	nop
 800868e:	e7fd      	b.n	800868c <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	2b02      	cmp	r3, #2
 8008694:	d103      	bne.n	800869e <xQueueGenericSend+0x7a>
 8008696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008698:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800869a:	2b01      	cmp	r3, #1
 800869c:	d101      	bne.n	80086a2 <xQueueGenericSend+0x7e>
 800869e:	2301      	movs	r3, #1
 80086a0:	e000      	b.n	80086a4 <xQueueGenericSend+0x80>
 80086a2:	2300      	movs	r3, #0
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d10d      	bne.n	80086c4 <xQueueGenericSend+0xa0>
	__asm volatile
 80086a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ac:	b672      	cpsid	i
 80086ae:	f383 8811 	msr	BASEPRI, r3
 80086b2:	f3bf 8f6f 	isb	sy
 80086b6:	f3bf 8f4f 	dsb	sy
 80086ba:	b662      	cpsie	i
 80086bc:	623b      	str	r3, [r7, #32]
}
 80086be:	bf00      	nop
 80086c0:	bf00      	nop
 80086c2:	e7fd      	b.n	80086c0 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80086c4:	f001 fe1c 	bl	800a300 <xTaskGetSchedulerState>
 80086c8:	4603      	mov	r3, r0
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d102      	bne.n	80086d4 <xQueueGenericSend+0xb0>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d101      	bne.n	80086d8 <xQueueGenericSend+0xb4>
 80086d4:	2301      	movs	r3, #1
 80086d6:	e000      	b.n	80086da <xQueueGenericSend+0xb6>
 80086d8:	2300      	movs	r3, #0
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d10d      	bne.n	80086fa <xQueueGenericSend+0xd6>
	__asm volatile
 80086de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086e2:	b672      	cpsid	i
 80086e4:	f383 8811 	msr	BASEPRI, r3
 80086e8:	f3bf 8f6f 	isb	sy
 80086ec:	f3bf 8f4f 	dsb	sy
 80086f0:	b662      	cpsie	i
 80086f2:	61fb      	str	r3, [r7, #28]
}
 80086f4:	bf00      	nop
 80086f6:	bf00      	nop
 80086f8:	e7fd      	b.n	80086f6 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80086fa:	f002 f957 	bl	800a9ac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80086fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008700:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008704:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008706:	429a      	cmp	r2, r3
 8008708:	d302      	bcc.n	8008710 <xQueueGenericSend+0xec>
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	2b02      	cmp	r3, #2
 800870e:	d129      	bne.n	8008764 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008710:	683a      	ldr	r2, [r7, #0]
 8008712:	68b9      	ldr	r1, [r7, #8]
 8008714:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008716:	f000 fc6b 	bl	8008ff0 <prvCopyDataToQueue>
 800871a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800871c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800871e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008720:	2b00      	cmp	r3, #0
 8008722:	d010      	beq.n	8008746 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008726:	3324      	adds	r3, #36	@ 0x24
 8008728:	4618      	mov	r0, r3
 800872a:	f001 fc1b 	bl	8009f64 <xTaskRemoveFromEventList>
 800872e:	4603      	mov	r3, r0
 8008730:	2b00      	cmp	r3, #0
 8008732:	d013      	beq.n	800875c <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008734:	4b3f      	ldr	r3, [pc, #252]	@ (8008834 <xQueueGenericSend+0x210>)
 8008736:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800873a:	601a      	str	r2, [r3, #0]
 800873c:	f3bf 8f4f 	dsb	sy
 8008740:	f3bf 8f6f 	isb	sy
 8008744:	e00a      	b.n	800875c <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008748:	2b00      	cmp	r3, #0
 800874a:	d007      	beq.n	800875c <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800874c:	4b39      	ldr	r3, [pc, #228]	@ (8008834 <xQueueGenericSend+0x210>)
 800874e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008752:	601a      	str	r2, [r3, #0]
 8008754:	f3bf 8f4f 	dsb	sy
 8008758:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800875c:	f002 f95c 	bl	800aa18 <vPortExitCritical>
				return pdPASS;
 8008760:	2301      	movs	r3, #1
 8008762:	e063      	b.n	800882c <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d103      	bne.n	8008772 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800876a:	f002 f955 	bl	800aa18 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800876e:	2300      	movs	r3, #0
 8008770:	e05c      	b.n	800882c <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008774:	2b00      	cmp	r3, #0
 8008776:	d106      	bne.n	8008786 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008778:	f107 0314 	add.w	r3, r7, #20
 800877c:	4618      	mov	r0, r3
 800877e:	f001 fc57 	bl	800a030 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008782:	2301      	movs	r3, #1
 8008784:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008786:	f002 f947 	bl	800aa18 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800878a:	f001 f9d1 	bl	8009b30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800878e:	f002 f90d 	bl	800a9ac <vPortEnterCritical>
 8008792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008794:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008798:	b25b      	sxtb	r3, r3
 800879a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800879e:	d103      	bne.n	80087a8 <xQueueGenericSend+0x184>
 80087a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a2:	2200      	movs	r2, #0
 80087a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80087a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80087ae:	b25b      	sxtb	r3, r3
 80087b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087b4:	d103      	bne.n	80087be <xQueueGenericSend+0x19a>
 80087b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087b8:	2200      	movs	r2, #0
 80087ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80087be:	f002 f92b 	bl	800aa18 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80087c2:	1d3a      	adds	r2, r7, #4
 80087c4:	f107 0314 	add.w	r3, r7, #20
 80087c8:	4611      	mov	r1, r2
 80087ca:	4618      	mov	r0, r3
 80087cc:	f001 fc46 	bl	800a05c <xTaskCheckForTimeOut>
 80087d0:	4603      	mov	r3, r0
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d124      	bne.n	8008820 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80087d6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80087d8:	f000 fd02 	bl	80091e0 <prvIsQueueFull>
 80087dc:	4603      	mov	r3, r0
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d018      	beq.n	8008814 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80087e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e4:	3310      	adds	r3, #16
 80087e6:	687a      	ldr	r2, [r7, #4]
 80087e8:	4611      	mov	r1, r2
 80087ea:	4618      	mov	r0, r3
 80087ec:	f001 fb92 	bl	8009f14 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80087f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80087f2:	f000 fc8d 	bl	8009110 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80087f6:	f001 f9a9 	bl	8009b4c <xTaskResumeAll>
 80087fa:	4603      	mov	r3, r0
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	f47f af7c 	bne.w	80086fa <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8008802:	4b0c      	ldr	r3, [pc, #48]	@ (8008834 <xQueueGenericSend+0x210>)
 8008804:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008808:	601a      	str	r2, [r3, #0]
 800880a:	f3bf 8f4f 	dsb	sy
 800880e:	f3bf 8f6f 	isb	sy
 8008812:	e772      	b.n	80086fa <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008814:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008816:	f000 fc7b 	bl	8009110 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800881a:	f001 f997 	bl	8009b4c <xTaskResumeAll>
 800881e:	e76c      	b.n	80086fa <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008820:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008822:	f000 fc75 	bl	8009110 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008826:	f001 f991 	bl	8009b4c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800882a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800882c:	4618      	mov	r0, r3
 800882e:	3738      	adds	r7, #56	@ 0x38
 8008830:	46bd      	mov	sp, r7
 8008832:	bd80      	pop	{r7, pc}
 8008834:	e000ed04 	.word	0xe000ed04

08008838 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b08e      	sub	sp, #56	@ 0x38
 800883c:	af00      	add	r7, sp, #0
 800883e:	60f8      	str	r0, [r7, #12]
 8008840:	60b9      	str	r1, [r7, #8]
 8008842:	607a      	str	r2, [r7, #4]
 8008844:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800884a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800884c:	2b00      	cmp	r3, #0
 800884e:	d10d      	bne.n	800886c <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8008850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008854:	b672      	cpsid	i
 8008856:	f383 8811 	msr	BASEPRI, r3
 800885a:	f3bf 8f6f 	isb	sy
 800885e:	f3bf 8f4f 	dsb	sy
 8008862:	b662      	cpsie	i
 8008864:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008866:	bf00      	nop
 8008868:	bf00      	nop
 800886a:	e7fd      	b.n	8008868 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d103      	bne.n	800887a <xQueueGenericSendFromISR+0x42>
 8008872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008876:	2b00      	cmp	r3, #0
 8008878:	d101      	bne.n	800887e <xQueueGenericSendFromISR+0x46>
 800887a:	2301      	movs	r3, #1
 800887c:	e000      	b.n	8008880 <xQueueGenericSendFromISR+0x48>
 800887e:	2300      	movs	r3, #0
 8008880:	2b00      	cmp	r3, #0
 8008882:	d10d      	bne.n	80088a0 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8008884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008888:	b672      	cpsid	i
 800888a:	f383 8811 	msr	BASEPRI, r3
 800888e:	f3bf 8f6f 	isb	sy
 8008892:	f3bf 8f4f 	dsb	sy
 8008896:	b662      	cpsie	i
 8008898:	623b      	str	r3, [r7, #32]
}
 800889a:	bf00      	nop
 800889c:	bf00      	nop
 800889e:	e7fd      	b.n	800889c <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	2b02      	cmp	r3, #2
 80088a4:	d103      	bne.n	80088ae <xQueueGenericSendFromISR+0x76>
 80088a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088aa:	2b01      	cmp	r3, #1
 80088ac:	d101      	bne.n	80088b2 <xQueueGenericSendFromISR+0x7a>
 80088ae:	2301      	movs	r3, #1
 80088b0:	e000      	b.n	80088b4 <xQueueGenericSendFromISR+0x7c>
 80088b2:	2300      	movs	r3, #0
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d10d      	bne.n	80088d4 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 80088b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088bc:	b672      	cpsid	i
 80088be:	f383 8811 	msr	BASEPRI, r3
 80088c2:	f3bf 8f6f 	isb	sy
 80088c6:	f3bf 8f4f 	dsb	sy
 80088ca:	b662      	cpsie	i
 80088cc:	61fb      	str	r3, [r7, #28]
}
 80088ce:	bf00      	nop
 80088d0:	bf00      	nop
 80088d2:	e7fd      	b.n	80088d0 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80088d4:	f002 f952 	bl	800ab7c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80088d8:	f3ef 8211 	mrs	r2, BASEPRI
 80088dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088e0:	b672      	cpsid	i
 80088e2:	f383 8811 	msr	BASEPRI, r3
 80088e6:	f3bf 8f6f 	isb	sy
 80088ea:	f3bf 8f4f 	dsb	sy
 80088ee:	b662      	cpsie	i
 80088f0:	61ba      	str	r2, [r7, #24]
 80088f2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80088f4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80088f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80088f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80088fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008900:	429a      	cmp	r2, r3
 8008902:	d302      	bcc.n	800890a <xQueueGenericSendFromISR+0xd2>
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	2b02      	cmp	r3, #2
 8008908:	d12c      	bne.n	8008964 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800890a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800890c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008910:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008914:	683a      	ldr	r2, [r7, #0]
 8008916:	68b9      	ldr	r1, [r7, #8]
 8008918:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800891a:	f000 fb69 	bl	8008ff0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800891e:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8008922:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008926:	d112      	bne.n	800894e <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800892a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800892c:	2b00      	cmp	r3, #0
 800892e:	d016      	beq.n	800895e <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008932:	3324      	adds	r3, #36	@ 0x24
 8008934:	4618      	mov	r0, r3
 8008936:	f001 fb15 	bl	8009f64 <xTaskRemoveFromEventList>
 800893a:	4603      	mov	r3, r0
 800893c:	2b00      	cmp	r3, #0
 800893e:	d00e      	beq.n	800895e <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d00b      	beq.n	800895e <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2201      	movs	r2, #1
 800894a:	601a      	str	r2, [r3, #0]
 800894c:	e007      	b.n	800895e <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800894e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008952:	3301      	adds	r3, #1
 8008954:	b2db      	uxtb	r3, r3
 8008956:	b25a      	sxtb	r2, r3
 8008958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800895a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800895e:	2301      	movs	r3, #1
 8008960:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8008962:	e001      	b.n	8008968 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008964:	2300      	movs	r3, #0
 8008966:	637b      	str	r3, [r7, #52]	@ 0x34
 8008968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800896a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800896c:	693b      	ldr	r3, [r7, #16]
 800896e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008972:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008974:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008976:	4618      	mov	r0, r3
 8008978:	3738      	adds	r7, #56	@ 0x38
 800897a:	46bd      	mov	sp, r7
 800897c:	bd80      	pop	{r7, pc}

0800897e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800897e:	b580      	push	{r7, lr}
 8008980:	b08e      	sub	sp, #56	@ 0x38
 8008982:	af00      	add	r7, sp, #0
 8008984:	6078      	str	r0, [r7, #4]
 8008986:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800898c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800898e:	2b00      	cmp	r3, #0
 8008990:	d10d      	bne.n	80089ae <xQueueGiveFromISR+0x30>
	__asm volatile
 8008992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008996:	b672      	cpsid	i
 8008998:	f383 8811 	msr	BASEPRI, r3
 800899c:	f3bf 8f6f 	isb	sy
 80089a0:	f3bf 8f4f 	dsb	sy
 80089a4:	b662      	cpsie	i
 80089a6:	623b      	str	r3, [r7, #32]
}
 80089a8:	bf00      	nop
 80089aa:	bf00      	nop
 80089ac:	e7fd      	b.n	80089aa <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80089ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d00d      	beq.n	80089d2 <xQueueGiveFromISR+0x54>
	__asm volatile
 80089b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ba:	b672      	cpsid	i
 80089bc:	f383 8811 	msr	BASEPRI, r3
 80089c0:	f3bf 8f6f 	isb	sy
 80089c4:	f3bf 8f4f 	dsb	sy
 80089c8:	b662      	cpsie	i
 80089ca:	61fb      	str	r3, [r7, #28]
}
 80089cc:	bf00      	nop
 80089ce:	bf00      	nop
 80089d0:	e7fd      	b.n	80089ce <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80089d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d103      	bne.n	80089e2 <xQueueGiveFromISR+0x64>
 80089da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089dc:	689b      	ldr	r3, [r3, #8]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d101      	bne.n	80089e6 <xQueueGiveFromISR+0x68>
 80089e2:	2301      	movs	r3, #1
 80089e4:	e000      	b.n	80089e8 <xQueueGiveFromISR+0x6a>
 80089e6:	2300      	movs	r3, #0
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d10d      	bne.n	8008a08 <xQueueGiveFromISR+0x8a>
	__asm volatile
 80089ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089f0:	b672      	cpsid	i
 80089f2:	f383 8811 	msr	BASEPRI, r3
 80089f6:	f3bf 8f6f 	isb	sy
 80089fa:	f3bf 8f4f 	dsb	sy
 80089fe:	b662      	cpsie	i
 8008a00:	61bb      	str	r3, [r7, #24]
}
 8008a02:	bf00      	nop
 8008a04:	bf00      	nop
 8008a06:	e7fd      	b.n	8008a04 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008a08:	f002 f8b8 	bl	800ab7c <vPortValidateInterruptPriority>
	__asm volatile
 8008a0c:	f3ef 8211 	mrs	r2, BASEPRI
 8008a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a14:	b672      	cpsid	i
 8008a16:	f383 8811 	msr	BASEPRI, r3
 8008a1a:	f3bf 8f6f 	isb	sy
 8008a1e:	f3bf 8f4f 	dsb	sy
 8008a22:	b662      	cpsie	i
 8008a24:	617a      	str	r2, [r7, #20]
 8008a26:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008a28:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a30:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a38:	429a      	cmp	r2, r3
 8008a3a:	d22b      	bcs.n	8008a94 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a3e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008a42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a48:	1c5a      	adds	r2, r3, #1
 8008a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a4c:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008a4e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008a52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a56:	d112      	bne.n	8008a7e <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d016      	beq.n	8008a8e <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a62:	3324      	adds	r3, #36	@ 0x24
 8008a64:	4618      	mov	r0, r3
 8008a66:	f001 fa7d 	bl	8009f64 <xTaskRemoveFromEventList>
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d00e      	beq.n	8008a8e <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d00b      	beq.n	8008a8e <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	2201      	movs	r2, #1
 8008a7a:	601a      	str	r2, [r3, #0]
 8008a7c:	e007      	b.n	8008a8e <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008a7e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008a82:	3301      	adds	r3, #1
 8008a84:	b2db      	uxtb	r3, r3
 8008a86:	b25a      	sxtb	r2, r3
 8008a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a8a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008a8e:	2301      	movs	r3, #1
 8008a90:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a92:	e001      	b.n	8008a98 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008a94:	2300      	movs	r3, #0
 8008a96:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a9a:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	f383 8811 	msr	BASEPRI, r3
}
 8008aa2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	3738      	adds	r7, #56	@ 0x38
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bd80      	pop	{r7, pc}
	...

08008ab0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b08c      	sub	sp, #48	@ 0x30
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	60f8      	str	r0, [r7, #12]
 8008ab8:	60b9      	str	r1, [r7, #8]
 8008aba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008abc:	2300      	movs	r3, #0
 8008abe:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d10d      	bne.n	8008ae6 <xQueueReceive+0x36>
	__asm volatile
 8008aca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ace:	b672      	cpsid	i
 8008ad0:	f383 8811 	msr	BASEPRI, r3
 8008ad4:	f3bf 8f6f 	isb	sy
 8008ad8:	f3bf 8f4f 	dsb	sy
 8008adc:	b662      	cpsie	i
 8008ade:	623b      	str	r3, [r7, #32]
}
 8008ae0:	bf00      	nop
 8008ae2:	bf00      	nop
 8008ae4:	e7fd      	b.n	8008ae2 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d103      	bne.n	8008af4 <xQueueReceive+0x44>
 8008aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d101      	bne.n	8008af8 <xQueueReceive+0x48>
 8008af4:	2301      	movs	r3, #1
 8008af6:	e000      	b.n	8008afa <xQueueReceive+0x4a>
 8008af8:	2300      	movs	r3, #0
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d10d      	bne.n	8008b1a <xQueueReceive+0x6a>
	__asm volatile
 8008afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b02:	b672      	cpsid	i
 8008b04:	f383 8811 	msr	BASEPRI, r3
 8008b08:	f3bf 8f6f 	isb	sy
 8008b0c:	f3bf 8f4f 	dsb	sy
 8008b10:	b662      	cpsie	i
 8008b12:	61fb      	str	r3, [r7, #28]
}
 8008b14:	bf00      	nop
 8008b16:	bf00      	nop
 8008b18:	e7fd      	b.n	8008b16 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008b1a:	f001 fbf1 	bl	800a300 <xTaskGetSchedulerState>
 8008b1e:	4603      	mov	r3, r0
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d102      	bne.n	8008b2a <xQueueReceive+0x7a>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d101      	bne.n	8008b2e <xQueueReceive+0x7e>
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	e000      	b.n	8008b30 <xQueueReceive+0x80>
 8008b2e:	2300      	movs	r3, #0
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d10d      	bne.n	8008b50 <xQueueReceive+0xa0>
	__asm volatile
 8008b34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b38:	b672      	cpsid	i
 8008b3a:	f383 8811 	msr	BASEPRI, r3
 8008b3e:	f3bf 8f6f 	isb	sy
 8008b42:	f3bf 8f4f 	dsb	sy
 8008b46:	b662      	cpsie	i
 8008b48:	61bb      	str	r3, [r7, #24]
}
 8008b4a:	bf00      	nop
 8008b4c:	bf00      	nop
 8008b4e:	e7fd      	b.n	8008b4c <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008b50:	f001 ff2c 	bl	800a9ac <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b58:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d01f      	beq.n	8008ba0 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008b60:	68b9      	ldr	r1, [r7, #8]
 8008b62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008b64:	f000 faae 	bl	80090c4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b6a:	1e5a      	subs	r2, r3, #1
 8008b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b6e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b72:	691b      	ldr	r3, [r3, #16]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d00f      	beq.n	8008b98 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b7a:	3310      	adds	r3, #16
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	f001 f9f1 	bl	8009f64 <xTaskRemoveFromEventList>
 8008b82:	4603      	mov	r3, r0
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d007      	beq.n	8008b98 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008b88:	4b3c      	ldr	r3, [pc, #240]	@ (8008c7c <xQueueReceive+0x1cc>)
 8008b8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b8e:	601a      	str	r2, [r3, #0]
 8008b90:	f3bf 8f4f 	dsb	sy
 8008b94:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008b98:	f001 ff3e 	bl	800aa18 <vPortExitCritical>
				return pdPASS;
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	e069      	b.n	8008c74 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d103      	bne.n	8008bae <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008ba6:	f001 ff37 	bl	800aa18 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008baa:	2300      	movs	r3, #0
 8008bac:	e062      	b.n	8008c74 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d106      	bne.n	8008bc2 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008bb4:	f107 0310 	add.w	r3, r7, #16
 8008bb8:	4618      	mov	r0, r3
 8008bba:	f001 fa39 	bl	800a030 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008bc2:	f001 ff29 	bl	800aa18 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008bc6:	f000 ffb3 	bl	8009b30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008bca:	f001 feef 	bl	800a9ac <vPortEnterCritical>
 8008bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bd0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008bd4:	b25b      	sxtb	r3, r3
 8008bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bda:	d103      	bne.n	8008be4 <xQueueReceive+0x134>
 8008bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bde:	2200      	movs	r2, #0
 8008be0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008be6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008bea:	b25b      	sxtb	r3, r3
 8008bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bf0:	d103      	bne.n	8008bfa <xQueueReceive+0x14a>
 8008bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008bfa:	f001 ff0d 	bl	800aa18 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008bfe:	1d3a      	adds	r2, r7, #4
 8008c00:	f107 0310 	add.w	r3, r7, #16
 8008c04:	4611      	mov	r1, r2
 8008c06:	4618      	mov	r0, r3
 8008c08:	f001 fa28 	bl	800a05c <xTaskCheckForTimeOut>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d123      	bne.n	8008c5a <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008c12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c14:	f000 face 	bl	80091b4 <prvIsQueueEmpty>
 8008c18:	4603      	mov	r3, r0
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d017      	beq.n	8008c4e <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c20:	3324      	adds	r3, #36	@ 0x24
 8008c22:	687a      	ldr	r2, [r7, #4]
 8008c24:	4611      	mov	r1, r2
 8008c26:	4618      	mov	r0, r3
 8008c28:	f001 f974 	bl	8009f14 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008c2c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c2e:	f000 fa6f 	bl	8009110 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008c32:	f000 ff8b 	bl	8009b4c <xTaskResumeAll>
 8008c36:	4603      	mov	r3, r0
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d189      	bne.n	8008b50 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8008c3c:	4b0f      	ldr	r3, [pc, #60]	@ (8008c7c <xQueueReceive+0x1cc>)
 8008c3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c42:	601a      	str	r2, [r3, #0]
 8008c44:	f3bf 8f4f 	dsb	sy
 8008c48:	f3bf 8f6f 	isb	sy
 8008c4c:	e780      	b.n	8008b50 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008c4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c50:	f000 fa5e 	bl	8009110 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008c54:	f000 ff7a 	bl	8009b4c <xTaskResumeAll>
 8008c58:	e77a      	b.n	8008b50 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008c5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c5c:	f000 fa58 	bl	8009110 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008c60:	f000 ff74 	bl	8009b4c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008c64:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c66:	f000 faa5 	bl	80091b4 <prvIsQueueEmpty>
 8008c6a:	4603      	mov	r3, r0
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	f43f af6f 	beq.w	8008b50 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008c72:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008c74:	4618      	mov	r0, r3
 8008c76:	3730      	adds	r7, #48	@ 0x30
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bd80      	pop	{r7, pc}
 8008c7c:	e000ed04 	.word	0xe000ed04

08008c80 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b08e      	sub	sp, #56	@ 0x38
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
 8008c88:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008c92:	2300      	movs	r3, #0
 8008c94:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d10d      	bne.n	8008cb8 <xQueueSemaphoreTake+0x38>
	__asm volatile
 8008c9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ca0:	b672      	cpsid	i
 8008ca2:	f383 8811 	msr	BASEPRI, r3
 8008ca6:	f3bf 8f6f 	isb	sy
 8008caa:	f3bf 8f4f 	dsb	sy
 8008cae:	b662      	cpsie	i
 8008cb0:	623b      	str	r3, [r7, #32]
}
 8008cb2:	bf00      	nop
 8008cb4:	bf00      	nop
 8008cb6:	e7fd      	b.n	8008cb4 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008cb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d00d      	beq.n	8008cdc <xQueueSemaphoreTake+0x5c>
	__asm volatile
 8008cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cc4:	b672      	cpsid	i
 8008cc6:	f383 8811 	msr	BASEPRI, r3
 8008cca:	f3bf 8f6f 	isb	sy
 8008cce:	f3bf 8f4f 	dsb	sy
 8008cd2:	b662      	cpsie	i
 8008cd4:	61fb      	str	r3, [r7, #28]
}
 8008cd6:	bf00      	nop
 8008cd8:	bf00      	nop
 8008cda:	e7fd      	b.n	8008cd8 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008cdc:	f001 fb10 	bl	800a300 <xTaskGetSchedulerState>
 8008ce0:	4603      	mov	r3, r0
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d102      	bne.n	8008cec <xQueueSemaphoreTake+0x6c>
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d101      	bne.n	8008cf0 <xQueueSemaphoreTake+0x70>
 8008cec:	2301      	movs	r3, #1
 8008cee:	e000      	b.n	8008cf2 <xQueueSemaphoreTake+0x72>
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d10d      	bne.n	8008d12 <xQueueSemaphoreTake+0x92>
	__asm volatile
 8008cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cfa:	b672      	cpsid	i
 8008cfc:	f383 8811 	msr	BASEPRI, r3
 8008d00:	f3bf 8f6f 	isb	sy
 8008d04:	f3bf 8f4f 	dsb	sy
 8008d08:	b662      	cpsie	i
 8008d0a:	61bb      	str	r3, [r7, #24]
}
 8008d0c:	bf00      	nop
 8008d0e:	bf00      	nop
 8008d10:	e7fd      	b.n	8008d0e <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008d12:	f001 fe4b 	bl	800a9ac <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008d16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d1a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d024      	beq.n	8008d6c <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d24:	1e5a      	subs	r2, r3, #1
 8008d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d28:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008d2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d104      	bne.n	8008d3c <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008d32:	f001 fcaf 	bl	800a694 <pvTaskIncrementMutexHeldCount>
 8008d36:	4602      	mov	r2, r0
 8008d38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d3a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d3e:	691b      	ldr	r3, [r3, #16]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d00f      	beq.n	8008d64 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d46:	3310      	adds	r3, #16
 8008d48:	4618      	mov	r0, r3
 8008d4a:	f001 f90b 	bl	8009f64 <xTaskRemoveFromEventList>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d007      	beq.n	8008d64 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008d54:	4b55      	ldr	r3, [pc, #340]	@ (8008eac <xQueueSemaphoreTake+0x22c>)
 8008d56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d5a:	601a      	str	r2, [r3, #0]
 8008d5c:	f3bf 8f4f 	dsb	sy
 8008d60:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008d64:	f001 fe58 	bl	800aa18 <vPortExitCritical>
				return pdPASS;
 8008d68:	2301      	movs	r3, #1
 8008d6a:	e09a      	b.n	8008ea2 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d114      	bne.n	8008d9c <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d00d      	beq.n	8008d94 <xQueueSemaphoreTake+0x114>
	__asm volatile
 8008d78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d7c:	b672      	cpsid	i
 8008d7e:	f383 8811 	msr	BASEPRI, r3
 8008d82:	f3bf 8f6f 	isb	sy
 8008d86:	f3bf 8f4f 	dsb	sy
 8008d8a:	b662      	cpsie	i
 8008d8c:	617b      	str	r3, [r7, #20]
}
 8008d8e:	bf00      	nop
 8008d90:	bf00      	nop
 8008d92:	e7fd      	b.n	8008d90 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008d94:	f001 fe40 	bl	800aa18 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008d98:	2300      	movs	r3, #0
 8008d9a:	e082      	b.n	8008ea2 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008d9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d106      	bne.n	8008db0 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008da2:	f107 030c 	add.w	r3, r7, #12
 8008da6:	4618      	mov	r0, r3
 8008da8:	f001 f942 	bl	800a030 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008dac:	2301      	movs	r3, #1
 8008dae:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008db0:	f001 fe32 	bl	800aa18 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008db4:	f000 febc 	bl	8009b30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008db8:	f001 fdf8 	bl	800a9ac <vPortEnterCritical>
 8008dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dbe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008dc2:	b25b      	sxtb	r3, r3
 8008dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dc8:	d103      	bne.n	8008dd2 <xQueueSemaphoreTake+0x152>
 8008dca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dcc:	2200      	movs	r2, #0
 8008dce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dd4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008dd8:	b25b      	sxtb	r3, r3
 8008dda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dde:	d103      	bne.n	8008de8 <xQueueSemaphoreTake+0x168>
 8008de0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008de2:	2200      	movs	r2, #0
 8008de4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008de8:	f001 fe16 	bl	800aa18 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008dec:	463a      	mov	r2, r7
 8008dee:	f107 030c 	add.w	r3, r7, #12
 8008df2:	4611      	mov	r1, r2
 8008df4:	4618      	mov	r0, r3
 8008df6:	f001 f931 	bl	800a05c <xTaskCheckForTimeOut>
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d132      	bne.n	8008e66 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008e00:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008e02:	f000 f9d7 	bl	80091b4 <prvIsQueueEmpty>
 8008e06:	4603      	mov	r3, r0
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d026      	beq.n	8008e5a <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d109      	bne.n	8008e28 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 8008e14:	f001 fdca 	bl	800a9ac <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008e18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e1a:	689b      	ldr	r3, [r3, #8]
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	f001 fa8d 	bl	800a33c <xTaskPriorityInherit>
 8008e22:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008e24:	f001 fdf8 	bl	800aa18 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e2a:	3324      	adds	r3, #36	@ 0x24
 8008e2c:	683a      	ldr	r2, [r7, #0]
 8008e2e:	4611      	mov	r1, r2
 8008e30:	4618      	mov	r0, r3
 8008e32:	f001 f86f 	bl	8009f14 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008e36:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008e38:	f000 f96a 	bl	8009110 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008e3c:	f000 fe86 	bl	8009b4c <xTaskResumeAll>
 8008e40:	4603      	mov	r3, r0
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	f47f af65 	bne.w	8008d12 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8008e48:	4b18      	ldr	r3, [pc, #96]	@ (8008eac <xQueueSemaphoreTake+0x22c>)
 8008e4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e4e:	601a      	str	r2, [r3, #0]
 8008e50:	f3bf 8f4f 	dsb	sy
 8008e54:	f3bf 8f6f 	isb	sy
 8008e58:	e75b      	b.n	8008d12 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008e5a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008e5c:	f000 f958 	bl	8009110 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008e60:	f000 fe74 	bl	8009b4c <xTaskResumeAll>
 8008e64:	e755      	b.n	8008d12 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008e66:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008e68:	f000 f952 	bl	8009110 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008e6c:	f000 fe6e 	bl	8009b4c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008e70:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008e72:	f000 f99f 	bl	80091b4 <prvIsQueueEmpty>
 8008e76:	4603      	mov	r3, r0
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	f43f af4a 	beq.w	8008d12 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d00d      	beq.n	8008ea0 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8008e84:	f001 fd92 	bl	800a9ac <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008e88:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008e8a:	f000 f899 	bl	8008fc0 <prvGetDisinheritPriorityAfterTimeout>
 8008e8e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008e90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e92:	689b      	ldr	r3, [r3, #8]
 8008e94:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008e96:	4618      	mov	r0, r3
 8008e98:	f001 fb5c 	bl	800a554 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008e9c:	f001 fdbc 	bl	800aa18 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008ea0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	3738      	adds	r7, #56	@ 0x38
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bd80      	pop	{r7, pc}
 8008eaa:	bf00      	nop
 8008eac:	e000ed04 	.word	0xe000ed04

08008eb0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b08e      	sub	sp, #56	@ 0x38
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	60f8      	str	r0, [r7, #12]
 8008eb8:	60b9      	str	r1, [r7, #8]
 8008eba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d10d      	bne.n	8008ee2 <xQueueReceiveFromISR+0x32>
	__asm volatile
 8008ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eca:	b672      	cpsid	i
 8008ecc:	f383 8811 	msr	BASEPRI, r3
 8008ed0:	f3bf 8f6f 	isb	sy
 8008ed4:	f3bf 8f4f 	dsb	sy
 8008ed8:	b662      	cpsie	i
 8008eda:	623b      	str	r3, [r7, #32]
}
 8008edc:	bf00      	nop
 8008ede:	bf00      	nop
 8008ee0:	e7fd      	b.n	8008ede <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008ee2:	68bb      	ldr	r3, [r7, #8]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d103      	bne.n	8008ef0 <xQueueReceiveFromISR+0x40>
 8008ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d101      	bne.n	8008ef4 <xQueueReceiveFromISR+0x44>
 8008ef0:	2301      	movs	r3, #1
 8008ef2:	e000      	b.n	8008ef6 <xQueueReceiveFromISR+0x46>
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d10d      	bne.n	8008f16 <xQueueReceiveFromISR+0x66>
	__asm volatile
 8008efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008efe:	b672      	cpsid	i
 8008f00:	f383 8811 	msr	BASEPRI, r3
 8008f04:	f3bf 8f6f 	isb	sy
 8008f08:	f3bf 8f4f 	dsb	sy
 8008f0c:	b662      	cpsie	i
 8008f0e:	61fb      	str	r3, [r7, #28]
}
 8008f10:	bf00      	nop
 8008f12:	bf00      	nop
 8008f14:	e7fd      	b.n	8008f12 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008f16:	f001 fe31 	bl	800ab7c <vPortValidateInterruptPriority>
	__asm volatile
 8008f1a:	f3ef 8211 	mrs	r2, BASEPRI
 8008f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f22:	b672      	cpsid	i
 8008f24:	f383 8811 	msr	BASEPRI, r3
 8008f28:	f3bf 8f6f 	isb	sy
 8008f2c:	f3bf 8f4f 	dsb	sy
 8008f30:	b662      	cpsie	i
 8008f32:	61ba      	str	r2, [r7, #24]
 8008f34:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008f36:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f3e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d02f      	beq.n	8008fa6 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008f4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008f50:	68b9      	ldr	r1, [r7, #8]
 8008f52:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008f54:	f000 f8b6 	bl	80090c4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f5a:	1e5a      	subs	r2, r3, #1
 8008f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f5e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008f60:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f68:	d112      	bne.n	8008f90 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f6c:	691b      	ldr	r3, [r3, #16]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d016      	beq.n	8008fa0 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f74:	3310      	adds	r3, #16
 8008f76:	4618      	mov	r0, r3
 8008f78:	f000 fff4 	bl	8009f64 <xTaskRemoveFromEventList>
 8008f7c:	4603      	mov	r3, r0
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d00e      	beq.n	8008fa0 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d00b      	beq.n	8008fa0 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2201      	movs	r2, #1
 8008f8c:	601a      	str	r2, [r3, #0]
 8008f8e:	e007      	b.n	8008fa0 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008f90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008f94:	3301      	adds	r3, #1
 8008f96:	b2db      	uxtb	r3, r3
 8008f98:	b25a      	sxtb	r2, r3
 8008f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fa4:	e001      	b.n	8008faa <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008faa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fac:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008fae:	693b      	ldr	r3, [r7, #16]
 8008fb0:	f383 8811 	msr	BASEPRI, r3
}
 8008fb4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008fb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008fb8:	4618      	mov	r0, r3
 8008fba:	3738      	adds	r7, #56	@ 0x38
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	bd80      	pop	{r7, pc}

08008fc0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008fc0:	b480      	push	{r7}
 8008fc2:	b085      	sub	sp, #20
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d006      	beq.n	8008fde <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f1c3 0307 	rsb	r3, r3, #7
 8008fda:	60fb      	str	r3, [r7, #12]
 8008fdc:	e001      	b.n	8008fe2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008fde:	2300      	movs	r3, #0
 8008fe0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008fe2:	68fb      	ldr	r3, [r7, #12]
	}
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	3714      	adds	r7, #20
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fee:	4770      	bx	lr

08008ff0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b086      	sub	sp, #24
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	60f8      	str	r0, [r7, #12]
 8008ff8:	60b9      	str	r1, [r7, #8]
 8008ffa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009004:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800900a:	2b00      	cmp	r3, #0
 800900c:	d10d      	bne.n	800902a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d14d      	bne.n	80090b2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	689b      	ldr	r3, [r3, #8]
 800901a:	4618      	mov	r0, r3
 800901c:	f001 fa0e 	bl	800a43c <xTaskPriorityDisinherit>
 8009020:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	2200      	movs	r2, #0
 8009026:	609a      	str	r2, [r3, #8]
 8009028:	e043      	b.n	80090b2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d119      	bne.n	8009064 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	6858      	ldr	r0, [r3, #4]
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009038:	461a      	mov	r2, r3
 800903a:	68b9      	ldr	r1, [r7, #8]
 800903c:	f00d fb31 	bl	80166a2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	685a      	ldr	r2, [r3, #4]
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009048:	441a      	add	r2, r3
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	685a      	ldr	r2, [r3, #4]
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	689b      	ldr	r3, [r3, #8]
 8009056:	429a      	cmp	r2, r3
 8009058:	d32b      	bcc.n	80090b2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	681a      	ldr	r2, [r3, #0]
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	605a      	str	r2, [r3, #4]
 8009062:	e026      	b.n	80090b2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	68d8      	ldr	r0, [r3, #12]
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800906c:	461a      	mov	r2, r3
 800906e:	68b9      	ldr	r1, [r7, #8]
 8009070:	f00d fb17 	bl	80166a2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	68da      	ldr	r2, [r3, #12]
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800907c:	425b      	negs	r3, r3
 800907e:	441a      	add	r2, r3
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	68da      	ldr	r2, [r3, #12]
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	429a      	cmp	r2, r3
 800908e:	d207      	bcs.n	80090a0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	689a      	ldr	r2, [r3, #8]
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009098:	425b      	negs	r3, r3
 800909a:	441a      	add	r2, r3
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2b02      	cmp	r3, #2
 80090a4:	d105      	bne.n	80090b2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80090a6:	693b      	ldr	r3, [r7, #16]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d002      	beq.n	80090b2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80090ac:	693b      	ldr	r3, [r7, #16]
 80090ae:	3b01      	subs	r3, #1
 80090b0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80090b2:	693b      	ldr	r3, [r7, #16]
 80090b4:	1c5a      	adds	r2, r3, #1
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80090ba:	697b      	ldr	r3, [r7, #20]
}
 80090bc:	4618      	mov	r0, r3
 80090be:	3718      	adds	r7, #24
 80090c0:	46bd      	mov	sp, r7
 80090c2:	bd80      	pop	{r7, pc}

080090c4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b082      	sub	sp, #8
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
 80090cc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d018      	beq.n	8009108 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	68da      	ldr	r2, [r3, #12]
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090de:	441a      	add	r2, r3
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	68da      	ldr	r2, [r3, #12]
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	689b      	ldr	r3, [r3, #8]
 80090ec:	429a      	cmp	r2, r3
 80090ee:	d303      	bcc.n	80090f8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681a      	ldr	r2, [r3, #0]
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	68d9      	ldr	r1, [r3, #12]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009100:	461a      	mov	r2, r3
 8009102:	6838      	ldr	r0, [r7, #0]
 8009104:	f00d facd 	bl	80166a2 <memcpy>
	}
}
 8009108:	bf00      	nop
 800910a:	3708      	adds	r7, #8
 800910c:	46bd      	mov	sp, r7
 800910e:	bd80      	pop	{r7, pc}

08009110 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b084      	sub	sp, #16
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009118:	f001 fc48 	bl	800a9ac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009122:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009124:	e011      	b.n	800914a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800912a:	2b00      	cmp	r3, #0
 800912c:	d012      	beq.n	8009154 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	3324      	adds	r3, #36	@ 0x24
 8009132:	4618      	mov	r0, r3
 8009134:	f000 ff16 	bl	8009f64 <xTaskRemoveFromEventList>
 8009138:	4603      	mov	r3, r0
 800913a:	2b00      	cmp	r3, #0
 800913c:	d001      	beq.n	8009142 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800913e:	f000 fff5 	bl	800a12c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009142:	7bfb      	ldrb	r3, [r7, #15]
 8009144:	3b01      	subs	r3, #1
 8009146:	b2db      	uxtb	r3, r3
 8009148:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800914a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800914e:	2b00      	cmp	r3, #0
 8009150:	dce9      	bgt.n	8009126 <prvUnlockQueue+0x16>
 8009152:	e000      	b.n	8009156 <prvUnlockQueue+0x46>
					break;
 8009154:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	22ff      	movs	r2, #255	@ 0xff
 800915a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800915e:	f001 fc5b 	bl	800aa18 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009162:	f001 fc23 	bl	800a9ac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800916c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800916e:	e011      	b.n	8009194 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	691b      	ldr	r3, [r3, #16]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d012      	beq.n	800919e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	3310      	adds	r3, #16
 800917c:	4618      	mov	r0, r3
 800917e:	f000 fef1 	bl	8009f64 <xTaskRemoveFromEventList>
 8009182:	4603      	mov	r3, r0
 8009184:	2b00      	cmp	r3, #0
 8009186:	d001      	beq.n	800918c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009188:	f000 ffd0 	bl	800a12c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800918c:	7bbb      	ldrb	r3, [r7, #14]
 800918e:	3b01      	subs	r3, #1
 8009190:	b2db      	uxtb	r3, r3
 8009192:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009194:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009198:	2b00      	cmp	r3, #0
 800919a:	dce9      	bgt.n	8009170 <prvUnlockQueue+0x60>
 800919c:	e000      	b.n	80091a0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800919e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	22ff      	movs	r2, #255	@ 0xff
 80091a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80091a8:	f001 fc36 	bl	800aa18 <vPortExitCritical>
}
 80091ac:	bf00      	nop
 80091ae:	3710      	adds	r7, #16
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bd80      	pop	{r7, pc}

080091b4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b084      	sub	sp, #16
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80091bc:	f001 fbf6 	bl	800a9ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d102      	bne.n	80091ce <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80091c8:	2301      	movs	r3, #1
 80091ca:	60fb      	str	r3, [r7, #12]
 80091cc:	e001      	b.n	80091d2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80091ce:	2300      	movs	r3, #0
 80091d0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80091d2:	f001 fc21 	bl	800aa18 <vPortExitCritical>

	return xReturn;
 80091d6:	68fb      	ldr	r3, [r7, #12]
}
 80091d8:	4618      	mov	r0, r3
 80091da:	3710      	adds	r7, #16
 80091dc:	46bd      	mov	sp, r7
 80091de:	bd80      	pop	{r7, pc}

080091e0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b084      	sub	sp, #16
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80091e8:	f001 fbe0 	bl	800a9ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091f4:	429a      	cmp	r2, r3
 80091f6:	d102      	bne.n	80091fe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80091f8:	2301      	movs	r3, #1
 80091fa:	60fb      	str	r3, [r7, #12]
 80091fc:	e001      	b.n	8009202 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80091fe:	2300      	movs	r3, #0
 8009200:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009202:	f001 fc09 	bl	800aa18 <vPortExitCritical>

	return xReturn;
 8009206:	68fb      	ldr	r3, [r7, #12]
}
 8009208:	4618      	mov	r0, r3
 800920a:	3710      	adds	r7, #16
 800920c:	46bd      	mov	sp, r7
 800920e:	bd80      	pop	{r7, pc}

08009210 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009210:	b580      	push	{r7, lr}
 8009212:	b08e      	sub	sp, #56	@ 0x38
 8009214:	af04      	add	r7, sp, #16
 8009216:	60f8      	str	r0, [r7, #12]
 8009218:	60b9      	str	r1, [r7, #8]
 800921a:	607a      	str	r2, [r7, #4]
 800921c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800921e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009220:	2b00      	cmp	r3, #0
 8009222:	d10d      	bne.n	8009240 <xTaskCreateStatic+0x30>
	__asm volatile
 8009224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009228:	b672      	cpsid	i
 800922a:	f383 8811 	msr	BASEPRI, r3
 800922e:	f3bf 8f6f 	isb	sy
 8009232:	f3bf 8f4f 	dsb	sy
 8009236:	b662      	cpsie	i
 8009238:	623b      	str	r3, [r7, #32]
}
 800923a:	bf00      	nop
 800923c:	bf00      	nop
 800923e:	e7fd      	b.n	800923c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8009240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009242:	2b00      	cmp	r3, #0
 8009244:	d10d      	bne.n	8009262 <xTaskCreateStatic+0x52>
	__asm volatile
 8009246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800924a:	b672      	cpsid	i
 800924c:	f383 8811 	msr	BASEPRI, r3
 8009250:	f3bf 8f6f 	isb	sy
 8009254:	f3bf 8f4f 	dsb	sy
 8009258:	b662      	cpsie	i
 800925a:	61fb      	str	r3, [r7, #28]
}
 800925c:	bf00      	nop
 800925e:	bf00      	nop
 8009260:	e7fd      	b.n	800925e <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009262:	23a0      	movs	r3, #160	@ 0xa0
 8009264:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009266:	693b      	ldr	r3, [r7, #16]
 8009268:	2ba0      	cmp	r3, #160	@ 0xa0
 800926a:	d00d      	beq.n	8009288 <xTaskCreateStatic+0x78>
	__asm volatile
 800926c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009270:	b672      	cpsid	i
 8009272:	f383 8811 	msr	BASEPRI, r3
 8009276:	f3bf 8f6f 	isb	sy
 800927a:	f3bf 8f4f 	dsb	sy
 800927e:	b662      	cpsie	i
 8009280:	61bb      	str	r3, [r7, #24]
}
 8009282:	bf00      	nop
 8009284:	bf00      	nop
 8009286:	e7fd      	b.n	8009284 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009288:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800928a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800928c:	2b00      	cmp	r3, #0
 800928e:	d01e      	beq.n	80092ce <xTaskCreateStatic+0xbe>
 8009290:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009292:	2b00      	cmp	r3, #0
 8009294:	d01b      	beq.n	80092ce <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009298:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800929a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800929c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800929e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80092a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092a2:	2202      	movs	r2, #2
 80092a4:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80092a8:	2300      	movs	r3, #0
 80092aa:	9303      	str	r3, [sp, #12]
 80092ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092ae:	9302      	str	r3, [sp, #8]
 80092b0:	f107 0314 	add.w	r3, r7, #20
 80092b4:	9301      	str	r3, [sp, #4]
 80092b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092b8:	9300      	str	r3, [sp, #0]
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	687a      	ldr	r2, [r7, #4]
 80092be:	68b9      	ldr	r1, [r7, #8]
 80092c0:	68f8      	ldr	r0, [r7, #12]
 80092c2:	f000 f851 	bl	8009368 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80092c6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80092c8:	f000 f8f0 	bl	80094ac <prvAddNewTaskToReadyList>
 80092cc:	e001      	b.n	80092d2 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 80092ce:	2300      	movs	r3, #0
 80092d0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80092d2:	697b      	ldr	r3, [r7, #20]
	}
 80092d4:	4618      	mov	r0, r3
 80092d6:	3728      	adds	r7, #40	@ 0x28
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}

080092dc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b08c      	sub	sp, #48	@ 0x30
 80092e0:	af04      	add	r7, sp, #16
 80092e2:	60f8      	str	r0, [r7, #12]
 80092e4:	60b9      	str	r1, [r7, #8]
 80092e6:	603b      	str	r3, [r7, #0]
 80092e8:	4613      	mov	r3, r2
 80092ea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80092ec:	88fb      	ldrh	r3, [r7, #6]
 80092ee:	009b      	lsls	r3, r3, #2
 80092f0:	4618      	mov	r0, r3
 80092f2:	f001 fc89 	bl	800ac08 <pvPortMalloc>
 80092f6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80092f8:	697b      	ldr	r3, [r7, #20]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d00e      	beq.n	800931c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80092fe:	20a0      	movs	r0, #160	@ 0xa0
 8009300:	f001 fc82 	bl	800ac08 <pvPortMalloc>
 8009304:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009306:	69fb      	ldr	r3, [r7, #28]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d003      	beq.n	8009314 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800930c:	69fb      	ldr	r3, [r7, #28]
 800930e:	697a      	ldr	r2, [r7, #20]
 8009310:	631a      	str	r2, [r3, #48]	@ 0x30
 8009312:	e005      	b.n	8009320 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009314:	6978      	ldr	r0, [r7, #20]
 8009316:	f001 fd45 	bl	800ada4 <vPortFree>
 800931a:	e001      	b.n	8009320 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800931c:	2300      	movs	r3, #0
 800931e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009320:	69fb      	ldr	r3, [r7, #28]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d017      	beq.n	8009356 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009326:	69fb      	ldr	r3, [r7, #28]
 8009328:	2200      	movs	r2, #0
 800932a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800932e:	88fa      	ldrh	r2, [r7, #6]
 8009330:	2300      	movs	r3, #0
 8009332:	9303      	str	r3, [sp, #12]
 8009334:	69fb      	ldr	r3, [r7, #28]
 8009336:	9302      	str	r3, [sp, #8]
 8009338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800933a:	9301      	str	r3, [sp, #4]
 800933c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800933e:	9300      	str	r3, [sp, #0]
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	68b9      	ldr	r1, [r7, #8]
 8009344:	68f8      	ldr	r0, [r7, #12]
 8009346:	f000 f80f 	bl	8009368 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800934a:	69f8      	ldr	r0, [r7, #28]
 800934c:	f000 f8ae 	bl	80094ac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009350:	2301      	movs	r3, #1
 8009352:	61bb      	str	r3, [r7, #24]
 8009354:	e002      	b.n	800935c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009356:	f04f 33ff 	mov.w	r3, #4294967295
 800935a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800935c:	69bb      	ldr	r3, [r7, #24]
	}
 800935e:	4618      	mov	r0, r3
 8009360:	3720      	adds	r7, #32
 8009362:	46bd      	mov	sp, r7
 8009364:	bd80      	pop	{r7, pc}
	...

08009368 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b088      	sub	sp, #32
 800936c:	af00      	add	r7, sp, #0
 800936e:	60f8      	str	r0, [r7, #12]
 8009370:	60b9      	str	r1, [r7, #8]
 8009372:	607a      	str	r2, [r7, #4]
 8009374:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009378:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800937a:	6879      	ldr	r1, [r7, #4]
 800937c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8009380:	440b      	add	r3, r1
 8009382:	009b      	lsls	r3, r3, #2
 8009384:	4413      	add	r3, r2
 8009386:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009388:	69bb      	ldr	r3, [r7, #24]
 800938a:	f023 0307 	bic.w	r3, r3, #7
 800938e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009390:	69bb      	ldr	r3, [r7, #24]
 8009392:	f003 0307 	and.w	r3, r3, #7
 8009396:	2b00      	cmp	r3, #0
 8009398:	d00d      	beq.n	80093b6 <prvInitialiseNewTask+0x4e>
	__asm volatile
 800939a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800939e:	b672      	cpsid	i
 80093a0:	f383 8811 	msr	BASEPRI, r3
 80093a4:	f3bf 8f6f 	isb	sy
 80093a8:	f3bf 8f4f 	dsb	sy
 80093ac:	b662      	cpsie	i
 80093ae:	617b      	str	r3, [r7, #20]
}
 80093b0:	bf00      	nop
 80093b2:	bf00      	nop
 80093b4:	e7fd      	b.n	80093b2 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d01f      	beq.n	80093fc <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80093bc:	2300      	movs	r3, #0
 80093be:	61fb      	str	r3, [r7, #28]
 80093c0:	e012      	b.n	80093e8 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80093c2:	68ba      	ldr	r2, [r7, #8]
 80093c4:	69fb      	ldr	r3, [r7, #28]
 80093c6:	4413      	add	r3, r2
 80093c8:	7819      	ldrb	r1, [r3, #0]
 80093ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80093cc:	69fb      	ldr	r3, [r7, #28]
 80093ce:	4413      	add	r3, r2
 80093d0:	3334      	adds	r3, #52	@ 0x34
 80093d2:	460a      	mov	r2, r1
 80093d4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80093d6:	68ba      	ldr	r2, [r7, #8]
 80093d8:	69fb      	ldr	r3, [r7, #28]
 80093da:	4413      	add	r3, r2
 80093dc:	781b      	ldrb	r3, [r3, #0]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d006      	beq.n	80093f0 <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80093e2:	69fb      	ldr	r3, [r7, #28]
 80093e4:	3301      	adds	r3, #1
 80093e6:	61fb      	str	r3, [r7, #28]
 80093e8:	69fb      	ldr	r3, [r7, #28]
 80093ea:	2b0f      	cmp	r3, #15
 80093ec:	d9e9      	bls.n	80093c2 <prvInitialiseNewTask+0x5a>
 80093ee:	e000      	b.n	80093f2 <prvInitialiseNewTask+0x8a>
			{
				break;
 80093f0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80093f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093f4:	2200      	movs	r2, #0
 80093f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80093fa:	e003      	b.n	8009404 <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80093fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093fe:	2200      	movs	r2, #0
 8009400:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009406:	2b06      	cmp	r3, #6
 8009408:	d901      	bls.n	800940e <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800940a:	2306      	movs	r3, #6
 800940c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800940e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009410:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009412:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009416:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009418:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800941a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800941c:	2200      	movs	r2, #0
 800941e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009422:	3304      	adds	r3, #4
 8009424:	4618      	mov	r0, r3
 8009426:	f7fe fec7 	bl	80081b8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800942a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800942c:	3318      	adds	r3, #24
 800942e:	4618      	mov	r0, r3
 8009430:	f7fe fec2 	bl	80081b8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009436:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009438:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800943a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800943c:	f1c3 0207 	rsb	r2, r3, #7
 8009440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009442:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009446:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009448:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800944a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800944c:	2200      	movs	r2, #0
 800944e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009454:	2200      	movs	r2, #0
 8009456:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800945a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800945c:	334c      	adds	r3, #76	@ 0x4c
 800945e:	224c      	movs	r2, #76	@ 0x4c
 8009460:	2100      	movs	r1, #0
 8009462:	4618      	mov	r0, r3
 8009464:	f00d f849 	bl	80164fa <memset>
 8009468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800946a:	4a0d      	ldr	r2, [pc, #52]	@ (80094a0 <prvInitialiseNewTask+0x138>)
 800946c:	651a      	str	r2, [r3, #80]	@ 0x50
 800946e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009470:	4a0c      	ldr	r2, [pc, #48]	@ (80094a4 <prvInitialiseNewTask+0x13c>)
 8009472:	655a      	str	r2, [r3, #84]	@ 0x54
 8009474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009476:	4a0c      	ldr	r2, [pc, #48]	@ (80094a8 <prvInitialiseNewTask+0x140>)
 8009478:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800947a:	683a      	ldr	r2, [r7, #0]
 800947c:	68f9      	ldr	r1, [r7, #12]
 800947e:	69b8      	ldr	r0, [r7, #24]
 8009480:	f001 f982 	bl	800a788 <pxPortInitialiseStack>
 8009484:	4602      	mov	r2, r0
 8009486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009488:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800948a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800948c:	2b00      	cmp	r3, #0
 800948e:	d002      	beq.n	8009496 <prvInitialiseNewTask+0x12e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009492:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009494:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009496:	bf00      	nop
 8009498:	3720      	adds	r7, #32
 800949a:	46bd      	mov	sp, r7
 800949c:	bd80      	pop	{r7, pc}
 800949e:	bf00      	nop
 80094a0:	20066928 	.word	0x20066928
 80094a4:	20066990 	.word	0x20066990
 80094a8:	200669f8 	.word	0x200669f8

080094ac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b082      	sub	sp, #8
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80094b4:	f001 fa7a 	bl	800a9ac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80094b8:	4b2a      	ldr	r3, [pc, #168]	@ (8009564 <prvAddNewTaskToReadyList+0xb8>)
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	3301      	adds	r3, #1
 80094be:	4a29      	ldr	r2, [pc, #164]	@ (8009564 <prvAddNewTaskToReadyList+0xb8>)
 80094c0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80094c2:	4b29      	ldr	r3, [pc, #164]	@ (8009568 <prvAddNewTaskToReadyList+0xbc>)
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d109      	bne.n	80094de <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80094ca:	4a27      	ldr	r2, [pc, #156]	@ (8009568 <prvAddNewTaskToReadyList+0xbc>)
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80094d0:	4b24      	ldr	r3, [pc, #144]	@ (8009564 <prvAddNewTaskToReadyList+0xb8>)
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	2b01      	cmp	r3, #1
 80094d6:	d110      	bne.n	80094fa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80094d8:	f000 fe4c 	bl	800a174 <prvInitialiseTaskLists>
 80094dc:	e00d      	b.n	80094fa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80094de:	4b23      	ldr	r3, [pc, #140]	@ (800956c <prvAddNewTaskToReadyList+0xc0>)
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d109      	bne.n	80094fa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80094e6:	4b20      	ldr	r3, [pc, #128]	@ (8009568 <prvAddNewTaskToReadyList+0xbc>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094f0:	429a      	cmp	r2, r3
 80094f2:	d802      	bhi.n	80094fa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80094f4:	4a1c      	ldr	r2, [pc, #112]	@ (8009568 <prvAddNewTaskToReadyList+0xbc>)
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80094fa:	4b1d      	ldr	r3, [pc, #116]	@ (8009570 <prvAddNewTaskToReadyList+0xc4>)
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	3301      	adds	r3, #1
 8009500:	4a1b      	ldr	r2, [pc, #108]	@ (8009570 <prvAddNewTaskToReadyList+0xc4>)
 8009502:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009508:	2201      	movs	r2, #1
 800950a:	409a      	lsls	r2, r3
 800950c:	4b19      	ldr	r3, [pc, #100]	@ (8009574 <prvAddNewTaskToReadyList+0xc8>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	4313      	orrs	r3, r2
 8009512:	4a18      	ldr	r2, [pc, #96]	@ (8009574 <prvAddNewTaskToReadyList+0xc8>)
 8009514:	6013      	str	r3, [r2, #0]
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800951a:	4613      	mov	r3, r2
 800951c:	009b      	lsls	r3, r3, #2
 800951e:	4413      	add	r3, r2
 8009520:	009b      	lsls	r3, r3, #2
 8009522:	4a15      	ldr	r2, [pc, #84]	@ (8009578 <prvAddNewTaskToReadyList+0xcc>)
 8009524:	441a      	add	r2, r3
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	3304      	adds	r3, #4
 800952a:	4619      	mov	r1, r3
 800952c:	4610      	mov	r0, r2
 800952e:	f7fe fe50 	bl	80081d2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009532:	f001 fa71 	bl	800aa18 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009536:	4b0d      	ldr	r3, [pc, #52]	@ (800956c <prvAddNewTaskToReadyList+0xc0>)
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d00e      	beq.n	800955c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800953e:	4b0a      	ldr	r3, [pc, #40]	@ (8009568 <prvAddNewTaskToReadyList+0xbc>)
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009548:	429a      	cmp	r2, r3
 800954a:	d207      	bcs.n	800955c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800954c:	4b0b      	ldr	r3, [pc, #44]	@ (800957c <prvAddNewTaskToReadyList+0xd0>)
 800954e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009552:	601a      	str	r2, [r3, #0]
 8009554:	f3bf 8f4f 	dsb	sy
 8009558:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800955c:	bf00      	nop
 800955e:	3708      	adds	r7, #8
 8009560:	46bd      	mov	sp, r7
 8009562:	bd80      	pop	{r7, pc}
 8009564:	20005488 	.word	0x20005488
 8009568:	20005388 	.word	0x20005388
 800956c:	20005494 	.word	0x20005494
 8009570:	200054a4 	.word	0x200054a4
 8009574:	20005490 	.word	0x20005490
 8009578:	2000538c 	.word	0x2000538c
 800957c:	e000ed04 	.word	0xe000ed04

08009580 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8009580:	b580      	push	{r7, lr}
 8009582:	b084      	sub	sp, #16
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8009588:	f001 fa10 	bl	800a9ac <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d102      	bne.n	8009598 <vTaskDelete+0x18>
 8009592:	4b3a      	ldr	r3, [pc, #232]	@ (800967c <vTaskDelete+0xfc>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	e000      	b.n	800959a <vTaskDelete+0x1a>
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	3304      	adds	r3, #4
 80095a0:	4618      	mov	r0, r3
 80095a2:	f7fe fe73 	bl	800828c <uxListRemove>
 80095a6:	4603      	mov	r3, r0
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d115      	bne.n	80095d8 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095b0:	4933      	ldr	r1, [pc, #204]	@ (8009680 <vTaskDelete+0x100>)
 80095b2:	4613      	mov	r3, r2
 80095b4:	009b      	lsls	r3, r3, #2
 80095b6:	4413      	add	r3, r2
 80095b8:	009b      	lsls	r3, r3, #2
 80095ba:	440b      	add	r3, r1
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d10a      	bne.n	80095d8 <vTaskDelete+0x58>
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095c6:	2201      	movs	r2, #1
 80095c8:	fa02 f303 	lsl.w	r3, r2, r3
 80095cc:	43da      	mvns	r2, r3
 80095ce:	4b2d      	ldr	r3, [pc, #180]	@ (8009684 <vTaskDelete+0x104>)
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	4013      	ands	r3, r2
 80095d4:	4a2b      	ldr	r2, [pc, #172]	@ (8009684 <vTaskDelete+0x104>)
 80095d6:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d004      	beq.n	80095ea <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	3318      	adds	r3, #24
 80095e4:	4618      	mov	r0, r3
 80095e6:	f7fe fe51 	bl	800828c <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80095ea:	4b27      	ldr	r3, [pc, #156]	@ (8009688 <vTaskDelete+0x108>)
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	3301      	adds	r3, #1
 80095f0:	4a25      	ldr	r2, [pc, #148]	@ (8009688 <vTaskDelete+0x108>)
 80095f2:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80095f4:	4b21      	ldr	r3, [pc, #132]	@ (800967c <vTaskDelete+0xfc>)
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	68fa      	ldr	r2, [r7, #12]
 80095fa:	429a      	cmp	r2, r3
 80095fc:	d10b      	bne.n	8009616 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	3304      	adds	r3, #4
 8009602:	4619      	mov	r1, r3
 8009604:	4821      	ldr	r0, [pc, #132]	@ (800968c <vTaskDelete+0x10c>)
 8009606:	f7fe fde4 	bl	80081d2 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800960a:	4b21      	ldr	r3, [pc, #132]	@ (8009690 <vTaskDelete+0x110>)
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	3301      	adds	r3, #1
 8009610:	4a1f      	ldr	r2, [pc, #124]	@ (8009690 <vTaskDelete+0x110>)
 8009612:	6013      	str	r3, [r2, #0]
 8009614:	e009      	b.n	800962a <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8009616:	4b1f      	ldr	r3, [pc, #124]	@ (8009694 <vTaskDelete+0x114>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	3b01      	subs	r3, #1
 800961c:	4a1d      	ldr	r2, [pc, #116]	@ (8009694 <vTaskDelete+0x114>)
 800961e:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8009620:	68f8      	ldr	r0, [r7, #12]
 8009622:	f000 fe15 	bl	800a250 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8009626:	f000 fe4b 	bl	800a2c0 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800962a:	f001 f9f5 	bl	800aa18 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800962e:	4b1a      	ldr	r3, [pc, #104]	@ (8009698 <vTaskDelete+0x118>)
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d01e      	beq.n	8009674 <vTaskDelete+0xf4>
		{
			if( pxTCB == pxCurrentTCB )
 8009636:	4b11      	ldr	r3, [pc, #68]	@ (800967c <vTaskDelete+0xfc>)
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	68fa      	ldr	r2, [r7, #12]
 800963c:	429a      	cmp	r2, r3
 800963e:	d119      	bne.n	8009674 <vTaskDelete+0xf4>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8009640:	4b16      	ldr	r3, [pc, #88]	@ (800969c <vTaskDelete+0x11c>)
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d00d      	beq.n	8009664 <vTaskDelete+0xe4>
	__asm volatile
 8009648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800964c:	b672      	cpsid	i
 800964e:	f383 8811 	msr	BASEPRI, r3
 8009652:	f3bf 8f6f 	isb	sy
 8009656:	f3bf 8f4f 	dsb	sy
 800965a:	b662      	cpsie	i
 800965c:	60bb      	str	r3, [r7, #8]
}
 800965e:	bf00      	nop
 8009660:	bf00      	nop
 8009662:	e7fd      	b.n	8009660 <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 8009664:	4b0e      	ldr	r3, [pc, #56]	@ (80096a0 <vTaskDelete+0x120>)
 8009666:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800966a:	601a      	str	r2, [r3, #0]
 800966c:	f3bf 8f4f 	dsb	sy
 8009670:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009674:	bf00      	nop
 8009676:	3710      	adds	r7, #16
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}
 800967c:	20005388 	.word	0x20005388
 8009680:	2000538c 	.word	0x2000538c
 8009684:	20005490 	.word	0x20005490
 8009688:	200054a4 	.word	0x200054a4
 800968c:	2000545c 	.word	0x2000545c
 8009690:	20005470 	.word	0x20005470
 8009694:	20005488 	.word	0x20005488
 8009698:	20005494 	.word	0x20005494
 800969c:	200054b0 	.word	0x200054b0
 80096a0:	e000ed04 	.word	0xe000ed04

080096a4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b084      	sub	sp, #16
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80096ac:	2300      	movs	r3, #0
 80096ae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d01a      	beq.n	80096ec <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80096b6:	4b15      	ldr	r3, [pc, #84]	@ (800970c <vTaskDelay+0x68>)
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d00d      	beq.n	80096da <vTaskDelay+0x36>
	__asm volatile
 80096be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096c2:	b672      	cpsid	i
 80096c4:	f383 8811 	msr	BASEPRI, r3
 80096c8:	f3bf 8f6f 	isb	sy
 80096cc:	f3bf 8f4f 	dsb	sy
 80096d0:	b662      	cpsie	i
 80096d2:	60bb      	str	r3, [r7, #8]
}
 80096d4:	bf00      	nop
 80096d6:	bf00      	nop
 80096d8:	e7fd      	b.n	80096d6 <vTaskDelay+0x32>
			vTaskSuspendAll();
 80096da:	f000 fa29 	bl	8009b30 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80096de:	2100      	movs	r1, #0
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f000 ffeb 	bl	800a6bc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80096e6:	f000 fa31 	bl	8009b4c <xTaskResumeAll>
 80096ea:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d107      	bne.n	8009702 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 80096f2:	4b07      	ldr	r3, [pc, #28]	@ (8009710 <vTaskDelay+0x6c>)
 80096f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096f8:	601a      	str	r2, [r3, #0]
 80096fa:	f3bf 8f4f 	dsb	sy
 80096fe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009702:	bf00      	nop
 8009704:	3710      	adds	r7, #16
 8009706:	46bd      	mov	sp, r7
 8009708:	bd80      	pop	{r7, pc}
 800970a:	bf00      	nop
 800970c:	200054b0 	.word	0x200054b0
 8009710:	e000ed04 	.word	0xe000ed04

08009714 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8009714:	b580      	push	{r7, lr}
 8009716:	b084      	sub	sp, #16
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800971c:	f001 f946 	bl	800a9ac <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d102      	bne.n	800972c <vTaskSuspend+0x18>
 8009726:	4b3e      	ldr	r3, [pc, #248]	@ (8009820 <vTaskSuspend+0x10c>)
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	e000      	b.n	800972e <vTaskSuspend+0x1a>
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	3304      	adds	r3, #4
 8009734:	4618      	mov	r0, r3
 8009736:	f7fe fda9 	bl	800828c <uxListRemove>
 800973a:	4603      	mov	r3, r0
 800973c:	2b00      	cmp	r3, #0
 800973e:	d115      	bne.n	800976c <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009744:	4937      	ldr	r1, [pc, #220]	@ (8009824 <vTaskSuspend+0x110>)
 8009746:	4613      	mov	r3, r2
 8009748:	009b      	lsls	r3, r3, #2
 800974a:	4413      	add	r3, r2
 800974c:	009b      	lsls	r3, r3, #2
 800974e:	440b      	add	r3, r1
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d10a      	bne.n	800976c <vTaskSuspend+0x58>
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800975a:	2201      	movs	r2, #1
 800975c:	fa02 f303 	lsl.w	r3, r2, r3
 8009760:	43da      	mvns	r2, r3
 8009762:	4b31      	ldr	r3, [pc, #196]	@ (8009828 <vTaskSuspend+0x114>)
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	4013      	ands	r3, r2
 8009768:	4a2f      	ldr	r2, [pc, #188]	@ (8009828 <vTaskSuspend+0x114>)
 800976a:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009770:	2b00      	cmp	r3, #0
 8009772:	d004      	beq.n	800977e <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	3318      	adds	r3, #24
 8009778:	4618      	mov	r0, r3
 800977a:	f7fe fd87 	bl	800828c <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	3304      	adds	r3, #4
 8009782:	4619      	mov	r1, r3
 8009784:	4829      	ldr	r0, [pc, #164]	@ (800982c <vTaskSuspend+0x118>)
 8009786:	f7fe fd24 	bl	80081d2 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8009790:	b2db      	uxtb	r3, r3
 8009792:	2b01      	cmp	r3, #1
 8009794:	d103      	bne.n	800979e <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	2200      	movs	r2, #0
 800979a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800979e:	f001 f93b 	bl	800aa18 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 80097a2:	4b23      	ldr	r3, [pc, #140]	@ (8009830 <vTaskSuspend+0x11c>)
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d005      	beq.n	80097b6 <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80097aa:	f001 f8ff 	bl	800a9ac <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80097ae:	f000 fd87 	bl	800a2c0 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80097b2:	f001 f931 	bl	800aa18 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 80097b6:	4b1a      	ldr	r3, [pc, #104]	@ (8009820 <vTaskSuspend+0x10c>)
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	68fa      	ldr	r2, [r7, #12]
 80097bc:	429a      	cmp	r2, r3
 80097be:	d12a      	bne.n	8009816 <vTaskSuspend+0x102>
		{
			if( xSchedulerRunning != pdFALSE )
 80097c0:	4b1b      	ldr	r3, [pc, #108]	@ (8009830 <vTaskSuspend+0x11c>)
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d01a      	beq.n	80097fe <vTaskSuspend+0xea>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 80097c8:	4b1a      	ldr	r3, [pc, #104]	@ (8009834 <vTaskSuspend+0x120>)
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d00d      	beq.n	80097ec <vTaskSuspend+0xd8>
	__asm volatile
 80097d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097d4:	b672      	cpsid	i
 80097d6:	f383 8811 	msr	BASEPRI, r3
 80097da:	f3bf 8f6f 	isb	sy
 80097de:	f3bf 8f4f 	dsb	sy
 80097e2:	b662      	cpsie	i
 80097e4:	60bb      	str	r3, [r7, #8]
}
 80097e6:	bf00      	nop
 80097e8:	bf00      	nop
 80097ea:	e7fd      	b.n	80097e8 <vTaskSuspend+0xd4>
				portYIELD_WITHIN_API();
 80097ec:	4b12      	ldr	r3, [pc, #72]	@ (8009838 <vTaskSuspend+0x124>)
 80097ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097f2:	601a      	str	r2, [r3, #0]
 80097f4:	f3bf 8f4f 	dsb	sy
 80097f8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80097fc:	e00b      	b.n	8009816 <vTaskSuspend+0x102>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 80097fe:	4b0b      	ldr	r3, [pc, #44]	@ (800982c <vTaskSuspend+0x118>)
 8009800:	681a      	ldr	r2, [r3, #0]
 8009802:	4b0e      	ldr	r3, [pc, #56]	@ (800983c <vTaskSuspend+0x128>)
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	429a      	cmp	r2, r3
 8009808:	d103      	bne.n	8009812 <vTaskSuspend+0xfe>
					pxCurrentTCB = NULL;
 800980a:	4b05      	ldr	r3, [pc, #20]	@ (8009820 <vTaskSuspend+0x10c>)
 800980c:	2200      	movs	r2, #0
 800980e:	601a      	str	r2, [r3, #0]
	}
 8009810:	e001      	b.n	8009816 <vTaskSuspend+0x102>
					vTaskSwitchContext();
 8009812:	f000 fb19 	bl	8009e48 <vTaskSwitchContext>
	}
 8009816:	bf00      	nop
 8009818:	3710      	adds	r7, #16
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}
 800981e:	bf00      	nop
 8009820:	20005388 	.word	0x20005388
 8009824:	2000538c 	.word	0x2000538c
 8009828:	20005490 	.word	0x20005490
 800982c:	20005474 	.word	0x20005474
 8009830:	20005494 	.word	0x20005494
 8009834:	200054b0 	.word	0x200054b0
 8009838:	e000ed04 	.word	0xe000ed04
 800983c:	20005488 	.word	0x20005488

08009840 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8009840:	b480      	push	{r7}
 8009842:	b087      	sub	sp, #28
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8009848:	2300      	movs	r3, #0
 800984a:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d10d      	bne.n	8009872 <prvTaskIsTaskSuspended+0x32>
	__asm volatile
 8009856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800985a:	b672      	cpsid	i
 800985c:	f383 8811 	msr	BASEPRI, r3
 8009860:	f3bf 8f6f 	isb	sy
 8009864:	f3bf 8f4f 	dsb	sy
 8009868:	b662      	cpsie	i
 800986a:	60fb      	str	r3, [r7, #12]
}
 800986c:	bf00      	nop
 800986e:	bf00      	nop
 8009870:	e7fd      	b.n	800986e <prvTaskIsTaskSuspended+0x2e>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009872:	693b      	ldr	r3, [r7, #16]
 8009874:	695b      	ldr	r3, [r3, #20]
 8009876:	4a0a      	ldr	r2, [pc, #40]	@ (80098a0 <prvTaskIsTaskSuspended+0x60>)
 8009878:	4293      	cmp	r3, r2
 800987a:	d10a      	bne.n	8009892 <prvTaskIsTaskSuspended+0x52>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800987c:	693b      	ldr	r3, [r7, #16]
 800987e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009880:	4a08      	ldr	r2, [pc, #32]	@ (80098a4 <prvTaskIsTaskSuspended+0x64>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d005      	beq.n	8009892 <prvTaskIsTaskSuspended+0x52>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8009886:	693b      	ldr	r3, [r7, #16]
 8009888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800988a:	2b00      	cmp	r3, #0
 800988c:	d101      	bne.n	8009892 <prvTaskIsTaskSuspended+0x52>
				{
					xReturn = pdTRUE;
 800988e:	2301      	movs	r3, #1
 8009890:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009892:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8009894:	4618      	mov	r0, r3
 8009896:	371c      	adds	r7, #28
 8009898:	46bd      	mov	sp, r7
 800989a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989e:	4770      	bx	lr
 80098a0:	20005474 	.word	0x20005474
 80098a4:	20005448 	.word	0x20005448

080098a8 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b084      	sub	sp, #16
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d10d      	bne.n	80098d6 <vTaskResume+0x2e>
	__asm volatile
 80098ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098be:	b672      	cpsid	i
 80098c0:	f383 8811 	msr	BASEPRI, r3
 80098c4:	f3bf 8f6f 	isb	sy
 80098c8:	f3bf 8f4f 	dsb	sy
 80098cc:	b662      	cpsie	i
 80098ce:	60bb      	str	r3, [r7, #8]
}
 80098d0:	bf00      	nop
 80098d2:	bf00      	nop
 80098d4:	e7fd      	b.n	80098d2 <vTaskResume+0x2a>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 80098d6:	4b20      	ldr	r3, [pc, #128]	@ (8009958 <vTaskResume+0xb0>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	68fa      	ldr	r2, [r7, #12]
 80098dc:	429a      	cmp	r2, r3
 80098de:	d037      	beq.n	8009950 <vTaskResume+0xa8>
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d034      	beq.n	8009950 <vTaskResume+0xa8>
		{
			taskENTER_CRITICAL();
 80098e6:	f001 f861 	bl	800a9ac <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80098ea:	68f8      	ldr	r0, [r7, #12]
 80098ec:	f7ff ffa8 	bl	8009840 <prvTaskIsTaskSuspended>
 80098f0:	4603      	mov	r3, r0
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d02a      	beq.n	800994c <vTaskResume+0xa4>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	3304      	adds	r3, #4
 80098fa:	4618      	mov	r0, r3
 80098fc:	f7fe fcc6 	bl	800828c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009904:	2201      	movs	r2, #1
 8009906:	409a      	lsls	r2, r3
 8009908:	4b14      	ldr	r3, [pc, #80]	@ (800995c <vTaskResume+0xb4>)
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	4313      	orrs	r3, r2
 800990e:	4a13      	ldr	r2, [pc, #76]	@ (800995c <vTaskResume+0xb4>)
 8009910:	6013      	str	r3, [r2, #0]
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009916:	4613      	mov	r3, r2
 8009918:	009b      	lsls	r3, r3, #2
 800991a:	4413      	add	r3, r2
 800991c:	009b      	lsls	r3, r3, #2
 800991e:	4a10      	ldr	r2, [pc, #64]	@ (8009960 <vTaskResume+0xb8>)
 8009920:	441a      	add	r2, r3
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	3304      	adds	r3, #4
 8009926:	4619      	mov	r1, r3
 8009928:	4610      	mov	r0, r2
 800992a:	f7fe fc52 	bl	80081d2 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009932:	4b09      	ldr	r3, [pc, #36]	@ (8009958 <vTaskResume+0xb0>)
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009938:	429a      	cmp	r2, r3
 800993a:	d307      	bcc.n	800994c <vTaskResume+0xa4>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800993c:	4b09      	ldr	r3, [pc, #36]	@ (8009964 <vTaskResume+0xbc>)
 800993e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009942:	601a      	str	r2, [r3, #0]
 8009944:	f3bf 8f4f 	dsb	sy
 8009948:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800994c:	f001 f864 	bl	800aa18 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009950:	bf00      	nop
 8009952:	3710      	adds	r7, #16
 8009954:	46bd      	mov	sp, r7
 8009956:	bd80      	pop	{r7, pc}
 8009958:	20005388 	.word	0x20005388
 800995c:	20005490 	.word	0x20005490
 8009960:	2000538c 	.word	0x2000538c
 8009964:	e000ed04 	.word	0xe000ed04

08009968 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 8009968:	b580      	push	{r7, lr}
 800996a:	b08a      	sub	sp, #40	@ 0x28
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 8009970:	2300      	movs	r3, #0
 8009972:	627b      	str	r3, [r7, #36]	@ 0x24
	TCB_t * const pxTCB = xTaskToResume;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2b00      	cmp	r3, #0
 800997c:	d10d      	bne.n	800999a <xTaskResumeFromISR+0x32>
	__asm volatile
 800997e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009982:	b672      	cpsid	i
 8009984:	f383 8811 	msr	BASEPRI, r3
 8009988:	f3bf 8f6f 	isb	sy
 800998c:	f3bf 8f4f 	dsb	sy
 8009990:	b662      	cpsie	i
 8009992:	61bb      	str	r3, [r7, #24]
}
 8009994:	bf00      	nop
 8009996:	bf00      	nop
 8009998:	e7fd      	b.n	8009996 <xTaskResumeFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800999a:	f001 f8ef 	bl	800ab7c <vPortValidateInterruptPriority>
	__asm volatile
 800999e:	f3ef 8211 	mrs	r2, BASEPRI
 80099a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099a6:	b672      	cpsid	i
 80099a8:	f383 8811 	msr	BASEPRI, r3
 80099ac:	f3bf 8f6f 	isb	sy
 80099b0:	f3bf 8f4f 	dsb	sy
 80099b4:	b662      	cpsie	i
 80099b6:	617a      	str	r2, [r7, #20]
 80099b8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80099ba:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80099bc:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80099be:	6a38      	ldr	r0, [r7, #32]
 80099c0:	f7ff ff3e 	bl	8009840 <prvTaskIsTaskSuspended>
 80099c4:	4603      	mov	r3, r0
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d02f      	beq.n	8009a2a <xTaskResumeFromISR+0xc2>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80099ca:	4b1d      	ldr	r3, [pc, #116]	@ (8009a40 <xTaskResumeFromISR+0xd8>)
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d125      	bne.n	8009a1e <xTaskResumeFromISR+0xb6>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80099d2:	6a3b      	ldr	r3, [r7, #32]
 80099d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099d6:	4b1b      	ldr	r3, [pc, #108]	@ (8009a44 <xTaskResumeFromISR+0xdc>)
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099dc:	429a      	cmp	r2, r3
 80099de:	d301      	bcc.n	80099e4 <xTaskResumeFromISR+0x7c>
					{
						xYieldRequired = pdTRUE;
 80099e0:	2301      	movs	r3, #1
 80099e2:	627b      	str	r3, [r7, #36]	@ 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80099e4:	6a3b      	ldr	r3, [r7, #32]
 80099e6:	3304      	adds	r3, #4
 80099e8:	4618      	mov	r0, r3
 80099ea:	f7fe fc4f 	bl	800828c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80099ee:	6a3b      	ldr	r3, [r7, #32]
 80099f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099f2:	2201      	movs	r2, #1
 80099f4:	409a      	lsls	r2, r3
 80099f6:	4b14      	ldr	r3, [pc, #80]	@ (8009a48 <xTaskResumeFromISR+0xe0>)
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	4313      	orrs	r3, r2
 80099fc:	4a12      	ldr	r2, [pc, #72]	@ (8009a48 <xTaskResumeFromISR+0xe0>)
 80099fe:	6013      	str	r3, [r2, #0]
 8009a00:	6a3b      	ldr	r3, [r7, #32]
 8009a02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a04:	4613      	mov	r3, r2
 8009a06:	009b      	lsls	r3, r3, #2
 8009a08:	4413      	add	r3, r2
 8009a0a:	009b      	lsls	r3, r3, #2
 8009a0c:	4a0f      	ldr	r2, [pc, #60]	@ (8009a4c <xTaskResumeFromISR+0xe4>)
 8009a0e:	441a      	add	r2, r3
 8009a10:	6a3b      	ldr	r3, [r7, #32]
 8009a12:	3304      	adds	r3, #4
 8009a14:	4619      	mov	r1, r3
 8009a16:	4610      	mov	r0, r2
 8009a18:	f7fe fbdb 	bl	80081d2 <vListInsertEnd>
 8009a1c:	e005      	b.n	8009a2a <xTaskResumeFromISR+0xc2>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8009a1e:	6a3b      	ldr	r3, [r7, #32]
 8009a20:	3318      	adds	r3, #24
 8009a22:	4619      	mov	r1, r3
 8009a24:	480a      	ldr	r0, [pc, #40]	@ (8009a50 <xTaskResumeFromISR+0xe8>)
 8009a26:	f7fe fbd4 	bl	80081d2 <vListInsertEnd>
 8009a2a:	69fb      	ldr	r3, [r7, #28]
 8009a2c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	f383 8811 	msr	BASEPRI, r3
}
 8009a34:	bf00      	nop
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 8009a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8009a38:	4618      	mov	r0, r3
 8009a3a:	3728      	adds	r7, #40	@ 0x28
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bd80      	pop	{r7, pc}
 8009a40:	200054b0 	.word	0x200054b0
 8009a44:	20005388 	.word	0x20005388
 8009a48:	20005490 	.word	0x20005490
 8009a4c:	2000538c 	.word	0x2000538c
 8009a50:	20005448 	.word	0x20005448

08009a54 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b08a      	sub	sp, #40	@ 0x28
 8009a58:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009a62:	463a      	mov	r2, r7
 8009a64:	1d39      	adds	r1, r7, #4
 8009a66:	f107 0308 	add.w	r3, r7, #8
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	f7f6 fdd6 	bl	800061c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009a70:	6839      	ldr	r1, [r7, #0]
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	68ba      	ldr	r2, [r7, #8]
 8009a76:	9202      	str	r2, [sp, #8]
 8009a78:	9301      	str	r3, [sp, #4]
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	9300      	str	r3, [sp, #0]
 8009a7e:	2300      	movs	r3, #0
 8009a80:	460a      	mov	r2, r1
 8009a82:	4923      	ldr	r1, [pc, #140]	@ (8009b10 <vTaskStartScheduler+0xbc>)
 8009a84:	4823      	ldr	r0, [pc, #140]	@ (8009b14 <vTaskStartScheduler+0xc0>)
 8009a86:	f7ff fbc3 	bl	8009210 <xTaskCreateStatic>
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	4a22      	ldr	r2, [pc, #136]	@ (8009b18 <vTaskStartScheduler+0xc4>)
 8009a8e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009a90:	4b21      	ldr	r3, [pc, #132]	@ (8009b18 <vTaskStartScheduler+0xc4>)
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d002      	beq.n	8009a9e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009a98:	2301      	movs	r3, #1
 8009a9a:	617b      	str	r3, [r7, #20]
 8009a9c:	e001      	b.n	8009aa2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009aa2:	697b      	ldr	r3, [r7, #20]
 8009aa4:	2b01      	cmp	r3, #1
 8009aa6:	d11d      	bne.n	8009ae4 <vTaskStartScheduler+0x90>
	__asm volatile
 8009aa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aac:	b672      	cpsid	i
 8009aae:	f383 8811 	msr	BASEPRI, r3
 8009ab2:	f3bf 8f6f 	isb	sy
 8009ab6:	f3bf 8f4f 	dsb	sy
 8009aba:	b662      	cpsie	i
 8009abc:	613b      	str	r3, [r7, #16]
}
 8009abe:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009ac0:	4b16      	ldr	r3, [pc, #88]	@ (8009b1c <vTaskStartScheduler+0xc8>)
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	334c      	adds	r3, #76	@ 0x4c
 8009ac6:	4a16      	ldr	r2, [pc, #88]	@ (8009b20 <vTaskStartScheduler+0xcc>)
 8009ac8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009aca:	4b16      	ldr	r3, [pc, #88]	@ (8009b24 <vTaskStartScheduler+0xd0>)
 8009acc:	f04f 32ff 	mov.w	r2, #4294967295
 8009ad0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009ad2:	4b15      	ldr	r3, [pc, #84]	@ (8009b28 <vTaskStartScheduler+0xd4>)
 8009ad4:	2201      	movs	r2, #1
 8009ad6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009ad8:	4b14      	ldr	r3, [pc, #80]	@ (8009b2c <vTaskStartScheduler+0xd8>)
 8009ada:	2200      	movs	r2, #0
 8009adc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009ade:	f000 fee7 	bl	800a8b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009ae2:	e011      	b.n	8009b08 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009ae4:	697b      	ldr	r3, [r7, #20]
 8009ae6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009aea:	d10d      	bne.n	8009b08 <vTaskStartScheduler+0xb4>
	__asm volatile
 8009aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009af0:	b672      	cpsid	i
 8009af2:	f383 8811 	msr	BASEPRI, r3
 8009af6:	f3bf 8f6f 	isb	sy
 8009afa:	f3bf 8f4f 	dsb	sy
 8009afe:	b662      	cpsie	i
 8009b00:	60fb      	str	r3, [r7, #12]
}
 8009b02:	bf00      	nop
 8009b04:	bf00      	nop
 8009b06:	e7fd      	b.n	8009b04 <vTaskStartScheduler+0xb0>
}
 8009b08:	bf00      	nop
 8009b0a:	3718      	adds	r7, #24
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}
 8009b10:	080178c8 	.word	0x080178c8
 8009b14:	0800a145 	.word	0x0800a145
 8009b18:	200054ac 	.word	0x200054ac
 8009b1c:	20005388 	.word	0x20005388
 8009b20:	2000003c 	.word	0x2000003c
 8009b24:	200054a8 	.word	0x200054a8
 8009b28:	20005494 	.word	0x20005494
 8009b2c:	2000548c 	.word	0x2000548c

08009b30 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009b30:	b480      	push	{r7}
 8009b32:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009b34:	4b04      	ldr	r3, [pc, #16]	@ (8009b48 <vTaskSuspendAll+0x18>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	3301      	adds	r3, #1
 8009b3a:	4a03      	ldr	r2, [pc, #12]	@ (8009b48 <vTaskSuspendAll+0x18>)
 8009b3c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8009b3e:	bf00      	nop
 8009b40:	46bd      	mov	sp, r7
 8009b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b46:	4770      	bx	lr
 8009b48:	200054b0 	.word	0x200054b0

08009b4c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009b4c:	b580      	push	{r7, lr}
 8009b4e:	b084      	sub	sp, #16
 8009b50:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009b52:	2300      	movs	r3, #0
 8009b54:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009b56:	2300      	movs	r3, #0
 8009b58:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009b5a:	4b43      	ldr	r3, [pc, #268]	@ (8009c68 <xTaskResumeAll+0x11c>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d10d      	bne.n	8009b7e <xTaskResumeAll+0x32>
	__asm volatile
 8009b62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b66:	b672      	cpsid	i
 8009b68:	f383 8811 	msr	BASEPRI, r3
 8009b6c:	f3bf 8f6f 	isb	sy
 8009b70:	f3bf 8f4f 	dsb	sy
 8009b74:	b662      	cpsie	i
 8009b76:	603b      	str	r3, [r7, #0]
}
 8009b78:	bf00      	nop
 8009b7a:	bf00      	nop
 8009b7c:	e7fd      	b.n	8009b7a <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009b7e:	f000 ff15 	bl	800a9ac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009b82:	4b39      	ldr	r3, [pc, #228]	@ (8009c68 <xTaskResumeAll+0x11c>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	3b01      	subs	r3, #1
 8009b88:	4a37      	ldr	r2, [pc, #220]	@ (8009c68 <xTaskResumeAll+0x11c>)
 8009b8a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b8c:	4b36      	ldr	r3, [pc, #216]	@ (8009c68 <xTaskResumeAll+0x11c>)
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d161      	bne.n	8009c58 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009b94:	4b35      	ldr	r3, [pc, #212]	@ (8009c6c <xTaskResumeAll+0x120>)
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d05d      	beq.n	8009c58 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009b9c:	e02e      	b.n	8009bfc <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b9e:	4b34      	ldr	r3, [pc, #208]	@ (8009c70 <xTaskResumeAll+0x124>)
 8009ba0:	68db      	ldr	r3, [r3, #12]
 8009ba2:	68db      	ldr	r3, [r3, #12]
 8009ba4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	3318      	adds	r3, #24
 8009baa:	4618      	mov	r0, r3
 8009bac:	f7fe fb6e 	bl	800828c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	3304      	adds	r3, #4
 8009bb4:	4618      	mov	r0, r3
 8009bb6:	f7fe fb69 	bl	800828c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bbe:	2201      	movs	r2, #1
 8009bc0:	409a      	lsls	r2, r3
 8009bc2:	4b2c      	ldr	r3, [pc, #176]	@ (8009c74 <xTaskResumeAll+0x128>)
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	4313      	orrs	r3, r2
 8009bc8:	4a2a      	ldr	r2, [pc, #168]	@ (8009c74 <xTaskResumeAll+0x128>)
 8009bca:	6013      	str	r3, [r2, #0]
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bd0:	4613      	mov	r3, r2
 8009bd2:	009b      	lsls	r3, r3, #2
 8009bd4:	4413      	add	r3, r2
 8009bd6:	009b      	lsls	r3, r3, #2
 8009bd8:	4a27      	ldr	r2, [pc, #156]	@ (8009c78 <xTaskResumeAll+0x12c>)
 8009bda:	441a      	add	r2, r3
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	3304      	adds	r3, #4
 8009be0:	4619      	mov	r1, r3
 8009be2:	4610      	mov	r0, r2
 8009be4:	f7fe faf5 	bl	80081d2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bec:	4b23      	ldr	r3, [pc, #140]	@ (8009c7c <xTaskResumeAll+0x130>)
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bf2:	429a      	cmp	r2, r3
 8009bf4:	d302      	bcc.n	8009bfc <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8009bf6:	4b22      	ldr	r3, [pc, #136]	@ (8009c80 <xTaskResumeAll+0x134>)
 8009bf8:	2201      	movs	r2, #1
 8009bfa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009bfc:	4b1c      	ldr	r3, [pc, #112]	@ (8009c70 <xTaskResumeAll+0x124>)
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d1cc      	bne.n	8009b9e <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d001      	beq.n	8009c0e <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009c0a:	f000 fb59 	bl	800a2c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009c0e:	4b1d      	ldr	r3, [pc, #116]	@ (8009c84 <xTaskResumeAll+0x138>)
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d010      	beq.n	8009c3c <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009c1a:	f000 f859 	bl	8009cd0 <xTaskIncrementTick>
 8009c1e:	4603      	mov	r3, r0
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d002      	beq.n	8009c2a <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8009c24:	4b16      	ldr	r3, [pc, #88]	@ (8009c80 <xTaskResumeAll+0x134>)
 8009c26:	2201      	movs	r2, #1
 8009c28:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	3b01      	subs	r3, #1
 8009c2e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d1f1      	bne.n	8009c1a <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8009c36:	4b13      	ldr	r3, [pc, #76]	@ (8009c84 <xTaskResumeAll+0x138>)
 8009c38:	2200      	movs	r2, #0
 8009c3a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009c3c:	4b10      	ldr	r3, [pc, #64]	@ (8009c80 <xTaskResumeAll+0x134>)
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d009      	beq.n	8009c58 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009c44:	2301      	movs	r3, #1
 8009c46:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009c48:	4b0f      	ldr	r3, [pc, #60]	@ (8009c88 <xTaskResumeAll+0x13c>)
 8009c4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c4e:	601a      	str	r2, [r3, #0]
 8009c50:	f3bf 8f4f 	dsb	sy
 8009c54:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009c58:	f000 fede 	bl	800aa18 <vPortExitCritical>

	return xAlreadyYielded;
 8009c5c:	68bb      	ldr	r3, [r7, #8]
}
 8009c5e:	4618      	mov	r0, r3
 8009c60:	3710      	adds	r7, #16
 8009c62:	46bd      	mov	sp, r7
 8009c64:	bd80      	pop	{r7, pc}
 8009c66:	bf00      	nop
 8009c68:	200054b0 	.word	0x200054b0
 8009c6c:	20005488 	.word	0x20005488
 8009c70:	20005448 	.word	0x20005448
 8009c74:	20005490 	.word	0x20005490
 8009c78:	2000538c 	.word	0x2000538c
 8009c7c:	20005388 	.word	0x20005388
 8009c80:	2000549c 	.word	0x2000549c
 8009c84:	20005498 	.word	0x20005498
 8009c88:	e000ed04 	.word	0xe000ed04

08009c8c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009c8c:	b480      	push	{r7}
 8009c8e:	b083      	sub	sp, #12
 8009c90:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009c92:	4b05      	ldr	r3, [pc, #20]	@ (8009ca8 <xTaskGetTickCount+0x1c>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009c98:	687b      	ldr	r3, [r7, #4]
}
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	370c      	adds	r7, #12
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca4:	4770      	bx	lr
 8009ca6:	bf00      	nop
 8009ca8:	2000548c 	.word	0x2000548c

08009cac <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b082      	sub	sp, #8
 8009cb0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009cb2:	f000 ff63 	bl	800ab7c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8009cba:	4b04      	ldr	r3, [pc, #16]	@ (8009ccc <xTaskGetTickCountFromISR+0x20>)
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009cc0:	683b      	ldr	r3, [r7, #0]
}
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	3708      	adds	r7, #8
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	bd80      	pop	{r7, pc}
 8009cca:	bf00      	nop
 8009ccc:	2000548c 	.word	0x2000548c

08009cd0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b086      	sub	sp, #24
 8009cd4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009cda:	4b50      	ldr	r3, [pc, #320]	@ (8009e1c <xTaskIncrementTick+0x14c>)
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	f040 808b 	bne.w	8009dfa <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009ce4:	4b4e      	ldr	r3, [pc, #312]	@ (8009e20 <xTaskIncrementTick+0x150>)
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	3301      	adds	r3, #1
 8009cea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009cec:	4a4c      	ldr	r2, [pc, #304]	@ (8009e20 <xTaskIncrementTick+0x150>)
 8009cee:	693b      	ldr	r3, [r7, #16]
 8009cf0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009cf2:	693b      	ldr	r3, [r7, #16]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d123      	bne.n	8009d40 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8009cf8:	4b4a      	ldr	r3, [pc, #296]	@ (8009e24 <xTaskIncrementTick+0x154>)
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d00d      	beq.n	8009d1e <xTaskIncrementTick+0x4e>
	__asm volatile
 8009d02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d06:	b672      	cpsid	i
 8009d08:	f383 8811 	msr	BASEPRI, r3
 8009d0c:	f3bf 8f6f 	isb	sy
 8009d10:	f3bf 8f4f 	dsb	sy
 8009d14:	b662      	cpsie	i
 8009d16:	603b      	str	r3, [r7, #0]
}
 8009d18:	bf00      	nop
 8009d1a:	bf00      	nop
 8009d1c:	e7fd      	b.n	8009d1a <xTaskIncrementTick+0x4a>
 8009d1e:	4b41      	ldr	r3, [pc, #260]	@ (8009e24 <xTaskIncrementTick+0x154>)
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	60fb      	str	r3, [r7, #12]
 8009d24:	4b40      	ldr	r3, [pc, #256]	@ (8009e28 <xTaskIncrementTick+0x158>)
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	4a3e      	ldr	r2, [pc, #248]	@ (8009e24 <xTaskIncrementTick+0x154>)
 8009d2a:	6013      	str	r3, [r2, #0]
 8009d2c:	4a3e      	ldr	r2, [pc, #248]	@ (8009e28 <xTaskIncrementTick+0x158>)
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	6013      	str	r3, [r2, #0]
 8009d32:	4b3e      	ldr	r3, [pc, #248]	@ (8009e2c <xTaskIncrementTick+0x15c>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	3301      	adds	r3, #1
 8009d38:	4a3c      	ldr	r2, [pc, #240]	@ (8009e2c <xTaskIncrementTick+0x15c>)
 8009d3a:	6013      	str	r3, [r2, #0]
 8009d3c:	f000 fac0 	bl	800a2c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009d40:	4b3b      	ldr	r3, [pc, #236]	@ (8009e30 <xTaskIncrementTick+0x160>)
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	693a      	ldr	r2, [r7, #16]
 8009d46:	429a      	cmp	r2, r3
 8009d48:	d348      	bcc.n	8009ddc <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009d4a:	4b36      	ldr	r3, [pc, #216]	@ (8009e24 <xTaskIncrementTick+0x154>)
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d104      	bne.n	8009d5e <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d54:	4b36      	ldr	r3, [pc, #216]	@ (8009e30 <xTaskIncrementTick+0x160>)
 8009d56:	f04f 32ff 	mov.w	r2, #4294967295
 8009d5a:	601a      	str	r2, [r3, #0]
					break;
 8009d5c:	e03e      	b.n	8009ddc <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d5e:	4b31      	ldr	r3, [pc, #196]	@ (8009e24 <xTaskIncrementTick+0x154>)
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	68db      	ldr	r3, [r3, #12]
 8009d64:	68db      	ldr	r3, [r3, #12]
 8009d66:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009d68:	68bb      	ldr	r3, [r7, #8]
 8009d6a:	685b      	ldr	r3, [r3, #4]
 8009d6c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009d6e:	693a      	ldr	r2, [r7, #16]
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	429a      	cmp	r2, r3
 8009d74:	d203      	bcs.n	8009d7e <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009d76:	4a2e      	ldr	r2, [pc, #184]	@ (8009e30 <xTaskIncrementTick+0x160>)
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009d7c:	e02e      	b.n	8009ddc <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009d7e:	68bb      	ldr	r3, [r7, #8]
 8009d80:	3304      	adds	r3, #4
 8009d82:	4618      	mov	r0, r3
 8009d84:	f7fe fa82 	bl	800828c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009d88:	68bb      	ldr	r3, [r7, #8]
 8009d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d004      	beq.n	8009d9a <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	3318      	adds	r3, #24
 8009d94:	4618      	mov	r0, r3
 8009d96:	f7fe fa79 	bl	800828c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009d9a:	68bb      	ldr	r3, [r7, #8]
 8009d9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d9e:	2201      	movs	r2, #1
 8009da0:	409a      	lsls	r2, r3
 8009da2:	4b24      	ldr	r3, [pc, #144]	@ (8009e34 <xTaskIncrementTick+0x164>)
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	4313      	orrs	r3, r2
 8009da8:	4a22      	ldr	r2, [pc, #136]	@ (8009e34 <xTaskIncrementTick+0x164>)
 8009daa:	6013      	str	r3, [r2, #0]
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009db0:	4613      	mov	r3, r2
 8009db2:	009b      	lsls	r3, r3, #2
 8009db4:	4413      	add	r3, r2
 8009db6:	009b      	lsls	r3, r3, #2
 8009db8:	4a1f      	ldr	r2, [pc, #124]	@ (8009e38 <xTaskIncrementTick+0x168>)
 8009dba:	441a      	add	r2, r3
 8009dbc:	68bb      	ldr	r3, [r7, #8]
 8009dbe:	3304      	adds	r3, #4
 8009dc0:	4619      	mov	r1, r3
 8009dc2:	4610      	mov	r0, r2
 8009dc4:	f7fe fa05 	bl	80081d2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dcc:	4b1b      	ldr	r3, [pc, #108]	@ (8009e3c <xTaskIncrementTick+0x16c>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dd2:	429a      	cmp	r2, r3
 8009dd4:	d3b9      	bcc.n	8009d4a <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8009dd6:	2301      	movs	r3, #1
 8009dd8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009dda:	e7b6      	b.n	8009d4a <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009ddc:	4b17      	ldr	r3, [pc, #92]	@ (8009e3c <xTaskIncrementTick+0x16c>)
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009de2:	4915      	ldr	r1, [pc, #84]	@ (8009e38 <xTaskIncrementTick+0x168>)
 8009de4:	4613      	mov	r3, r2
 8009de6:	009b      	lsls	r3, r3, #2
 8009de8:	4413      	add	r3, r2
 8009dea:	009b      	lsls	r3, r3, #2
 8009dec:	440b      	add	r3, r1
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	2b01      	cmp	r3, #1
 8009df2:	d907      	bls.n	8009e04 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8009df4:	2301      	movs	r3, #1
 8009df6:	617b      	str	r3, [r7, #20]
 8009df8:	e004      	b.n	8009e04 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009dfa:	4b11      	ldr	r3, [pc, #68]	@ (8009e40 <xTaskIncrementTick+0x170>)
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	3301      	adds	r3, #1
 8009e00:	4a0f      	ldr	r2, [pc, #60]	@ (8009e40 <xTaskIncrementTick+0x170>)
 8009e02:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009e04:	4b0f      	ldr	r3, [pc, #60]	@ (8009e44 <xTaskIncrementTick+0x174>)
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d001      	beq.n	8009e10 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8009e0c:	2301      	movs	r3, #1
 8009e0e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009e10:	697b      	ldr	r3, [r7, #20]
}
 8009e12:	4618      	mov	r0, r3
 8009e14:	3718      	adds	r7, #24
 8009e16:	46bd      	mov	sp, r7
 8009e18:	bd80      	pop	{r7, pc}
 8009e1a:	bf00      	nop
 8009e1c:	200054b0 	.word	0x200054b0
 8009e20:	2000548c 	.word	0x2000548c
 8009e24:	20005440 	.word	0x20005440
 8009e28:	20005444 	.word	0x20005444
 8009e2c:	200054a0 	.word	0x200054a0
 8009e30:	200054a8 	.word	0x200054a8
 8009e34:	20005490 	.word	0x20005490
 8009e38:	2000538c 	.word	0x2000538c
 8009e3c:	20005388 	.word	0x20005388
 8009e40:	20005498 	.word	0x20005498
 8009e44:	2000549c 	.word	0x2000549c

08009e48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b087      	sub	sp, #28
 8009e4c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009e4e:	4b2b      	ldr	r3, [pc, #172]	@ (8009efc <vTaskSwitchContext+0xb4>)
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d003      	beq.n	8009e5e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009e56:	4b2a      	ldr	r3, [pc, #168]	@ (8009f00 <vTaskSwitchContext+0xb8>)
 8009e58:	2201      	movs	r2, #1
 8009e5a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009e5c:	e047      	b.n	8009eee <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009e5e:	4b28      	ldr	r3, [pc, #160]	@ (8009f00 <vTaskSwitchContext+0xb8>)
 8009e60:	2200      	movs	r2, #0
 8009e62:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e64:	4b27      	ldr	r3, [pc, #156]	@ (8009f04 <vTaskSwitchContext+0xbc>)
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	fab3 f383 	clz	r3, r3
 8009e70:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009e72:	7afb      	ldrb	r3, [r7, #11]
 8009e74:	f1c3 031f 	rsb	r3, r3, #31
 8009e78:	617b      	str	r3, [r7, #20]
 8009e7a:	4923      	ldr	r1, [pc, #140]	@ (8009f08 <vTaskSwitchContext+0xc0>)
 8009e7c:	697a      	ldr	r2, [r7, #20]
 8009e7e:	4613      	mov	r3, r2
 8009e80:	009b      	lsls	r3, r3, #2
 8009e82:	4413      	add	r3, r2
 8009e84:	009b      	lsls	r3, r3, #2
 8009e86:	440b      	add	r3, r1
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d10d      	bne.n	8009eaa <vTaskSwitchContext+0x62>
	__asm volatile
 8009e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e92:	b672      	cpsid	i
 8009e94:	f383 8811 	msr	BASEPRI, r3
 8009e98:	f3bf 8f6f 	isb	sy
 8009e9c:	f3bf 8f4f 	dsb	sy
 8009ea0:	b662      	cpsie	i
 8009ea2:	607b      	str	r3, [r7, #4]
}
 8009ea4:	bf00      	nop
 8009ea6:	bf00      	nop
 8009ea8:	e7fd      	b.n	8009ea6 <vTaskSwitchContext+0x5e>
 8009eaa:	697a      	ldr	r2, [r7, #20]
 8009eac:	4613      	mov	r3, r2
 8009eae:	009b      	lsls	r3, r3, #2
 8009eb0:	4413      	add	r3, r2
 8009eb2:	009b      	lsls	r3, r3, #2
 8009eb4:	4a14      	ldr	r2, [pc, #80]	@ (8009f08 <vTaskSwitchContext+0xc0>)
 8009eb6:	4413      	add	r3, r2
 8009eb8:	613b      	str	r3, [r7, #16]
 8009eba:	693b      	ldr	r3, [r7, #16]
 8009ebc:	685b      	ldr	r3, [r3, #4]
 8009ebe:	685a      	ldr	r2, [r3, #4]
 8009ec0:	693b      	ldr	r3, [r7, #16]
 8009ec2:	605a      	str	r2, [r3, #4]
 8009ec4:	693b      	ldr	r3, [r7, #16]
 8009ec6:	685a      	ldr	r2, [r3, #4]
 8009ec8:	693b      	ldr	r3, [r7, #16]
 8009eca:	3308      	adds	r3, #8
 8009ecc:	429a      	cmp	r2, r3
 8009ece:	d104      	bne.n	8009eda <vTaskSwitchContext+0x92>
 8009ed0:	693b      	ldr	r3, [r7, #16]
 8009ed2:	685b      	ldr	r3, [r3, #4]
 8009ed4:	685a      	ldr	r2, [r3, #4]
 8009ed6:	693b      	ldr	r3, [r7, #16]
 8009ed8:	605a      	str	r2, [r3, #4]
 8009eda:	693b      	ldr	r3, [r7, #16]
 8009edc:	685b      	ldr	r3, [r3, #4]
 8009ede:	68db      	ldr	r3, [r3, #12]
 8009ee0:	4a0a      	ldr	r2, [pc, #40]	@ (8009f0c <vTaskSwitchContext+0xc4>)
 8009ee2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009ee4:	4b09      	ldr	r3, [pc, #36]	@ (8009f0c <vTaskSwitchContext+0xc4>)
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	334c      	adds	r3, #76	@ 0x4c
 8009eea:	4a09      	ldr	r2, [pc, #36]	@ (8009f10 <vTaskSwitchContext+0xc8>)
 8009eec:	6013      	str	r3, [r2, #0]
}
 8009eee:	bf00      	nop
 8009ef0:	371c      	adds	r7, #28
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef8:	4770      	bx	lr
 8009efa:	bf00      	nop
 8009efc:	200054b0 	.word	0x200054b0
 8009f00:	2000549c 	.word	0x2000549c
 8009f04:	20005490 	.word	0x20005490
 8009f08:	2000538c 	.word	0x2000538c
 8009f0c:	20005388 	.word	0x20005388
 8009f10:	2000003c 	.word	0x2000003c

08009f14 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b084      	sub	sp, #16
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
 8009f1c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d10d      	bne.n	8009f40 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8009f24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f28:	b672      	cpsid	i
 8009f2a:	f383 8811 	msr	BASEPRI, r3
 8009f2e:	f3bf 8f6f 	isb	sy
 8009f32:	f3bf 8f4f 	dsb	sy
 8009f36:	b662      	cpsie	i
 8009f38:	60fb      	str	r3, [r7, #12]
}
 8009f3a:	bf00      	nop
 8009f3c:	bf00      	nop
 8009f3e:	e7fd      	b.n	8009f3c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009f40:	4b07      	ldr	r3, [pc, #28]	@ (8009f60 <vTaskPlaceOnEventList+0x4c>)
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	3318      	adds	r3, #24
 8009f46:	4619      	mov	r1, r3
 8009f48:	6878      	ldr	r0, [r7, #4]
 8009f4a:	f7fe f966 	bl	800821a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009f4e:	2101      	movs	r1, #1
 8009f50:	6838      	ldr	r0, [r7, #0]
 8009f52:	f000 fbb3 	bl	800a6bc <prvAddCurrentTaskToDelayedList>
}
 8009f56:	bf00      	nop
 8009f58:	3710      	adds	r7, #16
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	bd80      	pop	{r7, pc}
 8009f5e:	bf00      	nop
 8009f60:	20005388 	.word	0x20005388

08009f64 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b086      	sub	sp, #24
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	68db      	ldr	r3, [r3, #12]
 8009f70:	68db      	ldr	r3, [r3, #12]
 8009f72:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009f74:	693b      	ldr	r3, [r7, #16]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d10d      	bne.n	8009f96 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8009f7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f7e:	b672      	cpsid	i
 8009f80:	f383 8811 	msr	BASEPRI, r3
 8009f84:	f3bf 8f6f 	isb	sy
 8009f88:	f3bf 8f4f 	dsb	sy
 8009f8c:	b662      	cpsie	i
 8009f8e:	60fb      	str	r3, [r7, #12]
}
 8009f90:	bf00      	nop
 8009f92:	bf00      	nop
 8009f94:	e7fd      	b.n	8009f92 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009f96:	693b      	ldr	r3, [r7, #16]
 8009f98:	3318      	adds	r3, #24
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	f7fe f976 	bl	800828c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009fa0:	4b1d      	ldr	r3, [pc, #116]	@ (800a018 <xTaskRemoveFromEventList+0xb4>)
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d11c      	bne.n	8009fe2 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009fa8:	693b      	ldr	r3, [r7, #16]
 8009faa:	3304      	adds	r3, #4
 8009fac:	4618      	mov	r0, r3
 8009fae:	f7fe f96d 	bl	800828c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009fb2:	693b      	ldr	r3, [r7, #16]
 8009fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fb6:	2201      	movs	r2, #1
 8009fb8:	409a      	lsls	r2, r3
 8009fba:	4b18      	ldr	r3, [pc, #96]	@ (800a01c <xTaskRemoveFromEventList+0xb8>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	4313      	orrs	r3, r2
 8009fc0:	4a16      	ldr	r2, [pc, #88]	@ (800a01c <xTaskRemoveFromEventList+0xb8>)
 8009fc2:	6013      	str	r3, [r2, #0]
 8009fc4:	693b      	ldr	r3, [r7, #16]
 8009fc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fc8:	4613      	mov	r3, r2
 8009fca:	009b      	lsls	r3, r3, #2
 8009fcc:	4413      	add	r3, r2
 8009fce:	009b      	lsls	r3, r3, #2
 8009fd0:	4a13      	ldr	r2, [pc, #76]	@ (800a020 <xTaskRemoveFromEventList+0xbc>)
 8009fd2:	441a      	add	r2, r3
 8009fd4:	693b      	ldr	r3, [r7, #16]
 8009fd6:	3304      	adds	r3, #4
 8009fd8:	4619      	mov	r1, r3
 8009fda:	4610      	mov	r0, r2
 8009fdc:	f7fe f8f9 	bl	80081d2 <vListInsertEnd>
 8009fe0:	e005      	b.n	8009fee <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009fe2:	693b      	ldr	r3, [r7, #16]
 8009fe4:	3318      	adds	r3, #24
 8009fe6:	4619      	mov	r1, r3
 8009fe8:	480e      	ldr	r0, [pc, #56]	@ (800a024 <xTaskRemoveFromEventList+0xc0>)
 8009fea:	f7fe f8f2 	bl	80081d2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009fee:	693b      	ldr	r3, [r7, #16]
 8009ff0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ff2:	4b0d      	ldr	r3, [pc, #52]	@ (800a028 <xTaskRemoveFromEventList+0xc4>)
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ff8:	429a      	cmp	r2, r3
 8009ffa:	d905      	bls.n	800a008 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009ffc:	2301      	movs	r3, #1
 8009ffe:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a000:	4b0a      	ldr	r3, [pc, #40]	@ (800a02c <xTaskRemoveFromEventList+0xc8>)
 800a002:	2201      	movs	r2, #1
 800a004:	601a      	str	r2, [r3, #0]
 800a006:	e001      	b.n	800a00c <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800a008:	2300      	movs	r3, #0
 800a00a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a00c:	697b      	ldr	r3, [r7, #20]
}
 800a00e:	4618      	mov	r0, r3
 800a010:	3718      	adds	r7, #24
 800a012:	46bd      	mov	sp, r7
 800a014:	bd80      	pop	{r7, pc}
 800a016:	bf00      	nop
 800a018:	200054b0 	.word	0x200054b0
 800a01c:	20005490 	.word	0x20005490
 800a020:	2000538c 	.word	0x2000538c
 800a024:	20005448 	.word	0x20005448
 800a028:	20005388 	.word	0x20005388
 800a02c:	2000549c 	.word	0x2000549c

0800a030 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a030:	b480      	push	{r7}
 800a032:	b083      	sub	sp, #12
 800a034:	af00      	add	r7, sp, #0
 800a036:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a038:	4b06      	ldr	r3, [pc, #24]	@ (800a054 <vTaskInternalSetTimeOutState+0x24>)
 800a03a:	681a      	ldr	r2, [r3, #0]
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a040:	4b05      	ldr	r3, [pc, #20]	@ (800a058 <vTaskInternalSetTimeOutState+0x28>)
 800a042:	681a      	ldr	r2, [r3, #0]
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	605a      	str	r2, [r3, #4]
}
 800a048:	bf00      	nop
 800a04a:	370c      	adds	r7, #12
 800a04c:	46bd      	mov	sp, r7
 800a04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a052:	4770      	bx	lr
 800a054:	200054a0 	.word	0x200054a0
 800a058:	2000548c 	.word	0x2000548c

0800a05c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b088      	sub	sp, #32
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
 800a064:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d10d      	bne.n	800a088 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 800a06c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a070:	b672      	cpsid	i
 800a072:	f383 8811 	msr	BASEPRI, r3
 800a076:	f3bf 8f6f 	isb	sy
 800a07a:	f3bf 8f4f 	dsb	sy
 800a07e:	b662      	cpsie	i
 800a080:	613b      	str	r3, [r7, #16]
}
 800a082:	bf00      	nop
 800a084:	bf00      	nop
 800a086:	e7fd      	b.n	800a084 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d10d      	bne.n	800a0aa <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 800a08e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a092:	b672      	cpsid	i
 800a094:	f383 8811 	msr	BASEPRI, r3
 800a098:	f3bf 8f6f 	isb	sy
 800a09c:	f3bf 8f4f 	dsb	sy
 800a0a0:	b662      	cpsie	i
 800a0a2:	60fb      	str	r3, [r7, #12]
}
 800a0a4:	bf00      	nop
 800a0a6:	bf00      	nop
 800a0a8:	e7fd      	b.n	800a0a6 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800a0aa:	f000 fc7f 	bl	800a9ac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a0ae:	4b1d      	ldr	r3, [pc, #116]	@ (800a124 <xTaskCheckForTimeOut+0xc8>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	685b      	ldr	r3, [r3, #4]
 800a0b8:	69ba      	ldr	r2, [r7, #24]
 800a0ba:	1ad3      	subs	r3, r2, r3
 800a0bc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a0be:	683b      	ldr	r3, [r7, #0]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0c6:	d102      	bne.n	800a0ce <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	61fb      	str	r3, [r7, #28]
 800a0cc:	e023      	b.n	800a116 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681a      	ldr	r2, [r3, #0]
 800a0d2:	4b15      	ldr	r3, [pc, #84]	@ (800a128 <xTaskCheckForTimeOut+0xcc>)
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	429a      	cmp	r2, r3
 800a0d8:	d007      	beq.n	800a0ea <xTaskCheckForTimeOut+0x8e>
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	685b      	ldr	r3, [r3, #4]
 800a0de:	69ba      	ldr	r2, [r7, #24]
 800a0e0:	429a      	cmp	r2, r3
 800a0e2:	d302      	bcc.n	800a0ea <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a0e4:	2301      	movs	r3, #1
 800a0e6:	61fb      	str	r3, [r7, #28]
 800a0e8:	e015      	b.n	800a116 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	697a      	ldr	r2, [r7, #20]
 800a0f0:	429a      	cmp	r2, r3
 800a0f2:	d20b      	bcs.n	800a10c <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a0f4:	683b      	ldr	r3, [r7, #0]
 800a0f6:	681a      	ldr	r2, [r3, #0]
 800a0f8:	697b      	ldr	r3, [r7, #20]
 800a0fa:	1ad2      	subs	r2, r2, r3
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a100:	6878      	ldr	r0, [r7, #4]
 800a102:	f7ff ff95 	bl	800a030 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a106:	2300      	movs	r3, #0
 800a108:	61fb      	str	r3, [r7, #28]
 800a10a:	e004      	b.n	800a116 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	2200      	movs	r2, #0
 800a110:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a112:	2301      	movs	r3, #1
 800a114:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a116:	f000 fc7f 	bl	800aa18 <vPortExitCritical>

	return xReturn;
 800a11a:	69fb      	ldr	r3, [r7, #28]
}
 800a11c:	4618      	mov	r0, r3
 800a11e:	3720      	adds	r7, #32
 800a120:	46bd      	mov	sp, r7
 800a122:	bd80      	pop	{r7, pc}
 800a124:	2000548c 	.word	0x2000548c
 800a128:	200054a0 	.word	0x200054a0

0800a12c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a12c:	b480      	push	{r7}
 800a12e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a130:	4b03      	ldr	r3, [pc, #12]	@ (800a140 <vTaskMissedYield+0x14>)
 800a132:	2201      	movs	r2, #1
 800a134:	601a      	str	r2, [r3, #0]
}
 800a136:	bf00      	nop
 800a138:	46bd      	mov	sp, r7
 800a13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13e:	4770      	bx	lr
 800a140:	2000549c 	.word	0x2000549c

0800a144 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b082      	sub	sp, #8
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a14c:	f000 f852 	bl	800a1f4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a150:	4b06      	ldr	r3, [pc, #24]	@ (800a16c <prvIdleTask+0x28>)
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	2b01      	cmp	r3, #1
 800a156:	d9f9      	bls.n	800a14c <prvIdleTask+0x8>
			{
				taskYIELD();
 800a158:	4b05      	ldr	r3, [pc, #20]	@ (800a170 <prvIdleTask+0x2c>)
 800a15a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a15e:	601a      	str	r2, [r3, #0]
 800a160:	f3bf 8f4f 	dsb	sy
 800a164:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a168:	e7f0      	b.n	800a14c <prvIdleTask+0x8>
 800a16a:	bf00      	nop
 800a16c:	2000538c 	.word	0x2000538c
 800a170:	e000ed04 	.word	0xe000ed04

0800a174 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a174:	b580      	push	{r7, lr}
 800a176:	b082      	sub	sp, #8
 800a178:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a17a:	2300      	movs	r3, #0
 800a17c:	607b      	str	r3, [r7, #4]
 800a17e:	e00c      	b.n	800a19a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a180:	687a      	ldr	r2, [r7, #4]
 800a182:	4613      	mov	r3, r2
 800a184:	009b      	lsls	r3, r3, #2
 800a186:	4413      	add	r3, r2
 800a188:	009b      	lsls	r3, r3, #2
 800a18a:	4a12      	ldr	r2, [pc, #72]	@ (800a1d4 <prvInitialiseTaskLists+0x60>)
 800a18c:	4413      	add	r3, r2
 800a18e:	4618      	mov	r0, r3
 800a190:	f7fd fff2 	bl	8008178 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	3301      	adds	r3, #1
 800a198:	607b      	str	r3, [r7, #4]
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	2b06      	cmp	r3, #6
 800a19e:	d9ef      	bls.n	800a180 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a1a0:	480d      	ldr	r0, [pc, #52]	@ (800a1d8 <prvInitialiseTaskLists+0x64>)
 800a1a2:	f7fd ffe9 	bl	8008178 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a1a6:	480d      	ldr	r0, [pc, #52]	@ (800a1dc <prvInitialiseTaskLists+0x68>)
 800a1a8:	f7fd ffe6 	bl	8008178 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a1ac:	480c      	ldr	r0, [pc, #48]	@ (800a1e0 <prvInitialiseTaskLists+0x6c>)
 800a1ae:	f7fd ffe3 	bl	8008178 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a1b2:	480c      	ldr	r0, [pc, #48]	@ (800a1e4 <prvInitialiseTaskLists+0x70>)
 800a1b4:	f7fd ffe0 	bl	8008178 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a1b8:	480b      	ldr	r0, [pc, #44]	@ (800a1e8 <prvInitialiseTaskLists+0x74>)
 800a1ba:	f7fd ffdd 	bl	8008178 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a1be:	4b0b      	ldr	r3, [pc, #44]	@ (800a1ec <prvInitialiseTaskLists+0x78>)
 800a1c0:	4a05      	ldr	r2, [pc, #20]	@ (800a1d8 <prvInitialiseTaskLists+0x64>)
 800a1c2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a1c4:	4b0a      	ldr	r3, [pc, #40]	@ (800a1f0 <prvInitialiseTaskLists+0x7c>)
 800a1c6:	4a05      	ldr	r2, [pc, #20]	@ (800a1dc <prvInitialiseTaskLists+0x68>)
 800a1c8:	601a      	str	r2, [r3, #0]
}
 800a1ca:	bf00      	nop
 800a1cc:	3708      	adds	r7, #8
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	bd80      	pop	{r7, pc}
 800a1d2:	bf00      	nop
 800a1d4:	2000538c 	.word	0x2000538c
 800a1d8:	20005418 	.word	0x20005418
 800a1dc:	2000542c 	.word	0x2000542c
 800a1e0:	20005448 	.word	0x20005448
 800a1e4:	2000545c 	.word	0x2000545c
 800a1e8:	20005474 	.word	0x20005474
 800a1ec:	20005440 	.word	0x20005440
 800a1f0:	20005444 	.word	0x20005444

0800a1f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b082      	sub	sp, #8
 800a1f8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a1fa:	e019      	b.n	800a230 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a1fc:	f000 fbd6 	bl	800a9ac <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a200:	4b10      	ldr	r3, [pc, #64]	@ (800a244 <prvCheckTasksWaitingTermination+0x50>)
 800a202:	68db      	ldr	r3, [r3, #12]
 800a204:	68db      	ldr	r3, [r3, #12]
 800a206:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	3304      	adds	r3, #4
 800a20c:	4618      	mov	r0, r3
 800a20e:	f7fe f83d 	bl	800828c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a212:	4b0d      	ldr	r3, [pc, #52]	@ (800a248 <prvCheckTasksWaitingTermination+0x54>)
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	3b01      	subs	r3, #1
 800a218:	4a0b      	ldr	r2, [pc, #44]	@ (800a248 <prvCheckTasksWaitingTermination+0x54>)
 800a21a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a21c:	4b0b      	ldr	r3, [pc, #44]	@ (800a24c <prvCheckTasksWaitingTermination+0x58>)
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	3b01      	subs	r3, #1
 800a222:	4a0a      	ldr	r2, [pc, #40]	@ (800a24c <prvCheckTasksWaitingTermination+0x58>)
 800a224:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a226:	f000 fbf7 	bl	800aa18 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a22a:	6878      	ldr	r0, [r7, #4]
 800a22c:	f000 f810 	bl	800a250 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a230:	4b06      	ldr	r3, [pc, #24]	@ (800a24c <prvCheckTasksWaitingTermination+0x58>)
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d1e1      	bne.n	800a1fc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a238:	bf00      	nop
 800a23a:	bf00      	nop
 800a23c:	3708      	adds	r7, #8
 800a23e:	46bd      	mov	sp, r7
 800a240:	bd80      	pop	{r7, pc}
 800a242:	bf00      	nop
 800a244:	2000545c 	.word	0x2000545c
 800a248:	20005488 	.word	0x20005488
 800a24c:	20005470 	.word	0x20005470

0800a250 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a250:	b580      	push	{r7, lr}
 800a252:	b084      	sub	sp, #16
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	334c      	adds	r3, #76	@ 0x4c
 800a25c:	4618      	mov	r0, r3
 800a25e:	f00c f965 	bl	801652c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d108      	bne.n	800a27e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a270:	4618      	mov	r0, r3
 800a272:	f000 fd97 	bl	800ada4 <vPortFree>
				vPortFree( pxTCB );
 800a276:	6878      	ldr	r0, [r7, #4]
 800a278:	f000 fd94 	bl	800ada4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a27c:	e01b      	b.n	800a2b6 <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a284:	2b01      	cmp	r3, #1
 800a286:	d103      	bne.n	800a290 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a288:	6878      	ldr	r0, [r7, #4]
 800a28a:	f000 fd8b 	bl	800ada4 <vPortFree>
	}
 800a28e:	e012      	b.n	800a2b6 <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a296:	2b02      	cmp	r3, #2
 800a298:	d00d      	beq.n	800a2b6 <prvDeleteTCB+0x66>
	__asm volatile
 800a29a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a29e:	b672      	cpsid	i
 800a2a0:	f383 8811 	msr	BASEPRI, r3
 800a2a4:	f3bf 8f6f 	isb	sy
 800a2a8:	f3bf 8f4f 	dsb	sy
 800a2ac:	b662      	cpsie	i
 800a2ae:	60fb      	str	r3, [r7, #12]
}
 800a2b0:	bf00      	nop
 800a2b2:	bf00      	nop
 800a2b4:	e7fd      	b.n	800a2b2 <prvDeleteTCB+0x62>
	}
 800a2b6:	bf00      	nop
 800a2b8:	3710      	adds	r7, #16
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bd80      	pop	{r7, pc}
	...

0800a2c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a2c0:	b480      	push	{r7}
 800a2c2:	b083      	sub	sp, #12
 800a2c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a2c6:	4b0c      	ldr	r3, [pc, #48]	@ (800a2f8 <prvResetNextTaskUnblockTime+0x38>)
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d104      	bne.n	800a2da <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a2d0:	4b0a      	ldr	r3, [pc, #40]	@ (800a2fc <prvResetNextTaskUnblockTime+0x3c>)
 800a2d2:	f04f 32ff 	mov.w	r2, #4294967295
 800a2d6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a2d8:	e008      	b.n	800a2ec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2da:	4b07      	ldr	r3, [pc, #28]	@ (800a2f8 <prvResetNextTaskUnblockTime+0x38>)
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	68db      	ldr	r3, [r3, #12]
 800a2e0:	68db      	ldr	r3, [r3, #12]
 800a2e2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	685b      	ldr	r3, [r3, #4]
 800a2e8:	4a04      	ldr	r2, [pc, #16]	@ (800a2fc <prvResetNextTaskUnblockTime+0x3c>)
 800a2ea:	6013      	str	r3, [r2, #0]
}
 800a2ec:	bf00      	nop
 800a2ee:	370c      	adds	r7, #12
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f6:	4770      	bx	lr
 800a2f8:	20005440 	.word	0x20005440
 800a2fc:	200054a8 	.word	0x200054a8

0800a300 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a300:	b480      	push	{r7}
 800a302:	b083      	sub	sp, #12
 800a304:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a306:	4b0b      	ldr	r3, [pc, #44]	@ (800a334 <xTaskGetSchedulerState+0x34>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d102      	bne.n	800a314 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a30e:	2301      	movs	r3, #1
 800a310:	607b      	str	r3, [r7, #4]
 800a312:	e008      	b.n	800a326 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a314:	4b08      	ldr	r3, [pc, #32]	@ (800a338 <xTaskGetSchedulerState+0x38>)
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d102      	bne.n	800a322 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a31c:	2302      	movs	r3, #2
 800a31e:	607b      	str	r3, [r7, #4]
 800a320:	e001      	b.n	800a326 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a322:	2300      	movs	r3, #0
 800a324:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a326:	687b      	ldr	r3, [r7, #4]
	}
 800a328:	4618      	mov	r0, r3
 800a32a:	370c      	adds	r7, #12
 800a32c:	46bd      	mov	sp, r7
 800a32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a332:	4770      	bx	lr
 800a334:	20005494 	.word	0x20005494
 800a338:	200054b0 	.word	0x200054b0

0800a33c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b084      	sub	sp, #16
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a348:	2300      	movs	r3, #0
 800a34a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d069      	beq.n	800a426 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a352:	68bb      	ldr	r3, [r7, #8]
 800a354:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a356:	4b36      	ldr	r3, [pc, #216]	@ (800a430 <xTaskPriorityInherit+0xf4>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a35c:	429a      	cmp	r2, r3
 800a35e:	d259      	bcs.n	800a414 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a360:	68bb      	ldr	r3, [r7, #8]
 800a362:	699b      	ldr	r3, [r3, #24]
 800a364:	2b00      	cmp	r3, #0
 800a366:	db06      	blt.n	800a376 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a368:	4b31      	ldr	r3, [pc, #196]	@ (800a430 <xTaskPriorityInherit+0xf4>)
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a36e:	f1c3 0207 	rsb	r2, r3, #7
 800a372:	68bb      	ldr	r3, [r7, #8]
 800a374:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a376:	68bb      	ldr	r3, [r7, #8]
 800a378:	6959      	ldr	r1, [r3, #20]
 800a37a:	68bb      	ldr	r3, [r7, #8]
 800a37c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a37e:	4613      	mov	r3, r2
 800a380:	009b      	lsls	r3, r3, #2
 800a382:	4413      	add	r3, r2
 800a384:	009b      	lsls	r3, r3, #2
 800a386:	4a2b      	ldr	r2, [pc, #172]	@ (800a434 <xTaskPriorityInherit+0xf8>)
 800a388:	4413      	add	r3, r2
 800a38a:	4299      	cmp	r1, r3
 800a38c:	d13a      	bne.n	800a404 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a38e:	68bb      	ldr	r3, [r7, #8]
 800a390:	3304      	adds	r3, #4
 800a392:	4618      	mov	r0, r3
 800a394:	f7fd ff7a 	bl	800828c <uxListRemove>
 800a398:	4603      	mov	r3, r0
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d115      	bne.n	800a3ca <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800a39e:	68bb      	ldr	r3, [r7, #8]
 800a3a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3a2:	4924      	ldr	r1, [pc, #144]	@ (800a434 <xTaskPriorityInherit+0xf8>)
 800a3a4:	4613      	mov	r3, r2
 800a3a6:	009b      	lsls	r3, r3, #2
 800a3a8:	4413      	add	r3, r2
 800a3aa:	009b      	lsls	r3, r3, #2
 800a3ac:	440b      	add	r3, r1
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d10a      	bne.n	800a3ca <xTaskPriorityInherit+0x8e>
 800a3b4:	68bb      	ldr	r3, [r7, #8]
 800a3b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3b8:	2201      	movs	r2, #1
 800a3ba:	fa02 f303 	lsl.w	r3, r2, r3
 800a3be:	43da      	mvns	r2, r3
 800a3c0:	4b1d      	ldr	r3, [pc, #116]	@ (800a438 <xTaskPriorityInherit+0xfc>)
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	4013      	ands	r3, r2
 800a3c6:	4a1c      	ldr	r2, [pc, #112]	@ (800a438 <xTaskPriorityInherit+0xfc>)
 800a3c8:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a3ca:	4b19      	ldr	r3, [pc, #100]	@ (800a430 <xTaskPriorityInherit+0xf4>)
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3d0:	68bb      	ldr	r3, [r7, #8]
 800a3d2:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a3d4:	68bb      	ldr	r3, [r7, #8]
 800a3d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3d8:	2201      	movs	r2, #1
 800a3da:	409a      	lsls	r2, r3
 800a3dc:	4b16      	ldr	r3, [pc, #88]	@ (800a438 <xTaskPriorityInherit+0xfc>)
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	4313      	orrs	r3, r2
 800a3e2:	4a15      	ldr	r2, [pc, #84]	@ (800a438 <xTaskPriorityInherit+0xfc>)
 800a3e4:	6013      	str	r3, [r2, #0]
 800a3e6:	68bb      	ldr	r3, [r7, #8]
 800a3e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3ea:	4613      	mov	r3, r2
 800a3ec:	009b      	lsls	r3, r3, #2
 800a3ee:	4413      	add	r3, r2
 800a3f0:	009b      	lsls	r3, r3, #2
 800a3f2:	4a10      	ldr	r2, [pc, #64]	@ (800a434 <xTaskPriorityInherit+0xf8>)
 800a3f4:	441a      	add	r2, r3
 800a3f6:	68bb      	ldr	r3, [r7, #8]
 800a3f8:	3304      	adds	r3, #4
 800a3fa:	4619      	mov	r1, r3
 800a3fc:	4610      	mov	r0, r2
 800a3fe:	f7fd fee8 	bl	80081d2 <vListInsertEnd>
 800a402:	e004      	b.n	800a40e <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a404:	4b0a      	ldr	r3, [pc, #40]	@ (800a430 <xTaskPriorityInherit+0xf4>)
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a40a:	68bb      	ldr	r3, [r7, #8]
 800a40c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a40e:	2301      	movs	r3, #1
 800a410:	60fb      	str	r3, [r7, #12]
 800a412:	e008      	b.n	800a426 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a414:	68bb      	ldr	r3, [r7, #8]
 800a416:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a418:	4b05      	ldr	r3, [pc, #20]	@ (800a430 <xTaskPriorityInherit+0xf4>)
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a41e:	429a      	cmp	r2, r3
 800a420:	d201      	bcs.n	800a426 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a422:	2301      	movs	r3, #1
 800a424:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a426:	68fb      	ldr	r3, [r7, #12]
	}
 800a428:	4618      	mov	r0, r3
 800a42a:	3710      	adds	r7, #16
 800a42c:	46bd      	mov	sp, r7
 800a42e:	bd80      	pop	{r7, pc}
 800a430:	20005388 	.word	0x20005388
 800a434:	2000538c 	.word	0x2000538c
 800a438:	20005490 	.word	0x20005490

0800a43c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b086      	sub	sp, #24
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a448:	2300      	movs	r3, #0
 800a44a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d074      	beq.n	800a53c <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a452:	4b3d      	ldr	r3, [pc, #244]	@ (800a548 <xTaskPriorityDisinherit+0x10c>)
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	693a      	ldr	r2, [r7, #16]
 800a458:	429a      	cmp	r2, r3
 800a45a:	d00d      	beq.n	800a478 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800a45c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a460:	b672      	cpsid	i
 800a462:	f383 8811 	msr	BASEPRI, r3
 800a466:	f3bf 8f6f 	isb	sy
 800a46a:	f3bf 8f4f 	dsb	sy
 800a46e:	b662      	cpsie	i
 800a470:	60fb      	str	r3, [r7, #12]
}
 800a472:	bf00      	nop
 800a474:	bf00      	nop
 800a476:	e7fd      	b.n	800a474 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800a478:	693b      	ldr	r3, [r7, #16]
 800a47a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d10d      	bne.n	800a49c <xTaskPriorityDisinherit+0x60>
	__asm volatile
 800a480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a484:	b672      	cpsid	i
 800a486:	f383 8811 	msr	BASEPRI, r3
 800a48a:	f3bf 8f6f 	isb	sy
 800a48e:	f3bf 8f4f 	dsb	sy
 800a492:	b662      	cpsie	i
 800a494:	60bb      	str	r3, [r7, #8]
}
 800a496:	bf00      	nop
 800a498:	bf00      	nop
 800a49a:	e7fd      	b.n	800a498 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 800a49c:	693b      	ldr	r3, [r7, #16]
 800a49e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a4a0:	1e5a      	subs	r2, r3, #1
 800a4a2:	693b      	ldr	r3, [r7, #16]
 800a4a4:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a4a6:	693b      	ldr	r3, [r7, #16]
 800a4a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4aa:	693b      	ldr	r3, [r7, #16]
 800a4ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a4ae:	429a      	cmp	r2, r3
 800a4b0:	d044      	beq.n	800a53c <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a4b2:	693b      	ldr	r3, [r7, #16]
 800a4b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d140      	bne.n	800a53c <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a4ba:	693b      	ldr	r3, [r7, #16]
 800a4bc:	3304      	adds	r3, #4
 800a4be:	4618      	mov	r0, r3
 800a4c0:	f7fd fee4 	bl	800828c <uxListRemove>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d115      	bne.n	800a4f6 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a4ca:	693b      	ldr	r3, [r7, #16]
 800a4cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4ce:	491f      	ldr	r1, [pc, #124]	@ (800a54c <xTaskPriorityDisinherit+0x110>)
 800a4d0:	4613      	mov	r3, r2
 800a4d2:	009b      	lsls	r3, r3, #2
 800a4d4:	4413      	add	r3, r2
 800a4d6:	009b      	lsls	r3, r3, #2
 800a4d8:	440b      	add	r3, r1
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d10a      	bne.n	800a4f6 <xTaskPriorityDisinherit+0xba>
 800a4e0:	693b      	ldr	r3, [r7, #16]
 800a4e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4e4:	2201      	movs	r2, #1
 800a4e6:	fa02 f303 	lsl.w	r3, r2, r3
 800a4ea:	43da      	mvns	r2, r3
 800a4ec:	4b18      	ldr	r3, [pc, #96]	@ (800a550 <xTaskPriorityDisinherit+0x114>)
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	4013      	ands	r3, r2
 800a4f2:	4a17      	ldr	r2, [pc, #92]	@ (800a550 <xTaskPriorityDisinherit+0x114>)
 800a4f4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a4f6:	693b      	ldr	r3, [r7, #16]
 800a4f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a4fa:	693b      	ldr	r3, [r7, #16]
 800a4fc:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a4fe:	693b      	ldr	r3, [r7, #16]
 800a500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a502:	f1c3 0207 	rsb	r2, r3, #7
 800a506:	693b      	ldr	r3, [r7, #16]
 800a508:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a50a:	693b      	ldr	r3, [r7, #16]
 800a50c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a50e:	2201      	movs	r2, #1
 800a510:	409a      	lsls	r2, r3
 800a512:	4b0f      	ldr	r3, [pc, #60]	@ (800a550 <xTaskPriorityDisinherit+0x114>)
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	4313      	orrs	r3, r2
 800a518:	4a0d      	ldr	r2, [pc, #52]	@ (800a550 <xTaskPriorityDisinherit+0x114>)
 800a51a:	6013      	str	r3, [r2, #0]
 800a51c:	693b      	ldr	r3, [r7, #16]
 800a51e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a520:	4613      	mov	r3, r2
 800a522:	009b      	lsls	r3, r3, #2
 800a524:	4413      	add	r3, r2
 800a526:	009b      	lsls	r3, r3, #2
 800a528:	4a08      	ldr	r2, [pc, #32]	@ (800a54c <xTaskPriorityDisinherit+0x110>)
 800a52a:	441a      	add	r2, r3
 800a52c:	693b      	ldr	r3, [r7, #16]
 800a52e:	3304      	adds	r3, #4
 800a530:	4619      	mov	r1, r3
 800a532:	4610      	mov	r0, r2
 800a534:	f7fd fe4d 	bl	80081d2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a538:	2301      	movs	r3, #1
 800a53a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a53c:	697b      	ldr	r3, [r7, #20]
	}
 800a53e:	4618      	mov	r0, r3
 800a540:	3718      	adds	r7, #24
 800a542:	46bd      	mov	sp, r7
 800a544:	bd80      	pop	{r7, pc}
 800a546:	bf00      	nop
 800a548:	20005388 	.word	0x20005388
 800a54c:	2000538c 	.word	0x2000538c
 800a550:	20005490 	.word	0x20005490

0800a554 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a554:	b580      	push	{r7, lr}
 800a556:	b088      	sub	sp, #32
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
 800a55c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a562:	2301      	movs	r3, #1
 800a564:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	f000 8089 	beq.w	800a680 <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a56e:	69bb      	ldr	r3, [r7, #24]
 800a570:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a572:	2b00      	cmp	r3, #0
 800a574:	d10d      	bne.n	800a592 <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 800a576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a57a:	b672      	cpsid	i
 800a57c:	f383 8811 	msr	BASEPRI, r3
 800a580:	f3bf 8f6f 	isb	sy
 800a584:	f3bf 8f4f 	dsb	sy
 800a588:	b662      	cpsie	i
 800a58a:	60fb      	str	r3, [r7, #12]
}
 800a58c:	bf00      	nop
 800a58e:	bf00      	nop
 800a590:	e7fd      	b.n	800a58e <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a592:	69bb      	ldr	r3, [r7, #24]
 800a594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a596:	683a      	ldr	r2, [r7, #0]
 800a598:	429a      	cmp	r2, r3
 800a59a:	d902      	bls.n	800a5a2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a59c:	683b      	ldr	r3, [r7, #0]
 800a59e:	61fb      	str	r3, [r7, #28]
 800a5a0:	e002      	b.n	800a5a8 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a5a2:	69bb      	ldr	r3, [r7, #24]
 800a5a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5a6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a5a8:	69bb      	ldr	r3, [r7, #24]
 800a5aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5ac:	69fa      	ldr	r2, [r7, #28]
 800a5ae:	429a      	cmp	r2, r3
 800a5b0:	d066      	beq.n	800a680 <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a5b2:	69bb      	ldr	r3, [r7, #24]
 800a5b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a5b6:	697a      	ldr	r2, [r7, #20]
 800a5b8:	429a      	cmp	r2, r3
 800a5ba:	d161      	bne.n	800a680 <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a5bc:	4b32      	ldr	r3, [pc, #200]	@ (800a688 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	69ba      	ldr	r2, [r7, #24]
 800a5c2:	429a      	cmp	r2, r3
 800a5c4:	d10d      	bne.n	800a5e2 <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 800a5c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5ca:	b672      	cpsid	i
 800a5cc:	f383 8811 	msr	BASEPRI, r3
 800a5d0:	f3bf 8f6f 	isb	sy
 800a5d4:	f3bf 8f4f 	dsb	sy
 800a5d8:	b662      	cpsie	i
 800a5da:	60bb      	str	r3, [r7, #8]
}
 800a5dc:	bf00      	nop
 800a5de:	bf00      	nop
 800a5e0:	e7fd      	b.n	800a5de <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a5e2:	69bb      	ldr	r3, [r7, #24]
 800a5e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5e6:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a5e8:	69bb      	ldr	r3, [r7, #24]
 800a5ea:	69fa      	ldr	r2, [r7, #28]
 800a5ec:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a5ee:	69bb      	ldr	r3, [r7, #24]
 800a5f0:	699b      	ldr	r3, [r3, #24]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	db04      	blt.n	800a600 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a5f6:	69fb      	ldr	r3, [r7, #28]
 800a5f8:	f1c3 0207 	rsb	r2, r3, #7
 800a5fc:	69bb      	ldr	r3, [r7, #24]
 800a5fe:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a600:	69bb      	ldr	r3, [r7, #24]
 800a602:	6959      	ldr	r1, [r3, #20]
 800a604:	693a      	ldr	r2, [r7, #16]
 800a606:	4613      	mov	r3, r2
 800a608:	009b      	lsls	r3, r3, #2
 800a60a:	4413      	add	r3, r2
 800a60c:	009b      	lsls	r3, r3, #2
 800a60e:	4a1f      	ldr	r2, [pc, #124]	@ (800a68c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800a610:	4413      	add	r3, r2
 800a612:	4299      	cmp	r1, r3
 800a614:	d134      	bne.n	800a680 <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a616:	69bb      	ldr	r3, [r7, #24]
 800a618:	3304      	adds	r3, #4
 800a61a:	4618      	mov	r0, r3
 800a61c:	f7fd fe36 	bl	800828c <uxListRemove>
 800a620:	4603      	mov	r3, r0
 800a622:	2b00      	cmp	r3, #0
 800a624:	d115      	bne.n	800a652 <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a626:	69bb      	ldr	r3, [r7, #24]
 800a628:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a62a:	4918      	ldr	r1, [pc, #96]	@ (800a68c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800a62c:	4613      	mov	r3, r2
 800a62e:	009b      	lsls	r3, r3, #2
 800a630:	4413      	add	r3, r2
 800a632:	009b      	lsls	r3, r3, #2
 800a634:	440b      	add	r3, r1
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d10a      	bne.n	800a652 <vTaskPriorityDisinheritAfterTimeout+0xfe>
 800a63c:	69bb      	ldr	r3, [r7, #24]
 800a63e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a640:	2201      	movs	r2, #1
 800a642:	fa02 f303 	lsl.w	r3, r2, r3
 800a646:	43da      	mvns	r2, r3
 800a648:	4b11      	ldr	r3, [pc, #68]	@ (800a690 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	4013      	ands	r3, r2
 800a64e:	4a10      	ldr	r2, [pc, #64]	@ (800a690 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800a650:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a652:	69bb      	ldr	r3, [r7, #24]
 800a654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a656:	2201      	movs	r2, #1
 800a658:	409a      	lsls	r2, r3
 800a65a:	4b0d      	ldr	r3, [pc, #52]	@ (800a690 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	4313      	orrs	r3, r2
 800a660:	4a0b      	ldr	r2, [pc, #44]	@ (800a690 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800a662:	6013      	str	r3, [r2, #0]
 800a664:	69bb      	ldr	r3, [r7, #24]
 800a666:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a668:	4613      	mov	r3, r2
 800a66a:	009b      	lsls	r3, r3, #2
 800a66c:	4413      	add	r3, r2
 800a66e:	009b      	lsls	r3, r3, #2
 800a670:	4a06      	ldr	r2, [pc, #24]	@ (800a68c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800a672:	441a      	add	r2, r3
 800a674:	69bb      	ldr	r3, [r7, #24]
 800a676:	3304      	adds	r3, #4
 800a678:	4619      	mov	r1, r3
 800a67a:	4610      	mov	r0, r2
 800a67c:	f7fd fda9 	bl	80081d2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a680:	bf00      	nop
 800a682:	3720      	adds	r7, #32
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}
 800a688:	20005388 	.word	0x20005388
 800a68c:	2000538c 	.word	0x2000538c
 800a690:	20005490 	.word	0x20005490

0800a694 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a694:	b480      	push	{r7}
 800a696:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a698:	4b07      	ldr	r3, [pc, #28]	@ (800a6b8 <pvTaskIncrementMutexHeldCount+0x24>)
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d004      	beq.n	800a6aa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a6a0:	4b05      	ldr	r3, [pc, #20]	@ (800a6b8 <pvTaskIncrementMutexHeldCount+0x24>)
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a6a6:	3201      	adds	r2, #1
 800a6a8:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800a6aa:	4b03      	ldr	r3, [pc, #12]	@ (800a6b8 <pvTaskIncrementMutexHeldCount+0x24>)
 800a6ac:	681b      	ldr	r3, [r3, #0]
	}
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b6:	4770      	bx	lr
 800a6b8:	20005388 	.word	0x20005388

0800a6bc <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	b084      	sub	sp, #16
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
 800a6c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a6c6:	4b29      	ldr	r3, [pc, #164]	@ (800a76c <prvAddCurrentTaskToDelayedList+0xb0>)
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a6cc:	4b28      	ldr	r3, [pc, #160]	@ (800a770 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	3304      	adds	r3, #4
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	f7fd fdda 	bl	800828c <uxListRemove>
 800a6d8:	4603      	mov	r3, r0
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d10b      	bne.n	800a6f6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a6de:	4b24      	ldr	r3, [pc, #144]	@ (800a770 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6e4:	2201      	movs	r2, #1
 800a6e6:	fa02 f303 	lsl.w	r3, r2, r3
 800a6ea:	43da      	mvns	r2, r3
 800a6ec:	4b21      	ldr	r3, [pc, #132]	@ (800a774 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	4013      	ands	r3, r2
 800a6f2:	4a20      	ldr	r2, [pc, #128]	@ (800a774 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a6f4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6fc:	d10a      	bne.n	800a714 <prvAddCurrentTaskToDelayedList+0x58>
 800a6fe:	683b      	ldr	r3, [r7, #0]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d007      	beq.n	800a714 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a704:	4b1a      	ldr	r3, [pc, #104]	@ (800a770 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	3304      	adds	r3, #4
 800a70a:	4619      	mov	r1, r3
 800a70c:	481a      	ldr	r0, [pc, #104]	@ (800a778 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a70e:	f7fd fd60 	bl	80081d2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a712:	e026      	b.n	800a762 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a714:	68fa      	ldr	r2, [r7, #12]
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	4413      	add	r3, r2
 800a71a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a71c:	4b14      	ldr	r3, [pc, #80]	@ (800a770 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	68ba      	ldr	r2, [r7, #8]
 800a722:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a724:	68ba      	ldr	r2, [r7, #8]
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	429a      	cmp	r2, r3
 800a72a:	d209      	bcs.n	800a740 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a72c:	4b13      	ldr	r3, [pc, #76]	@ (800a77c <prvAddCurrentTaskToDelayedList+0xc0>)
 800a72e:	681a      	ldr	r2, [r3, #0]
 800a730:	4b0f      	ldr	r3, [pc, #60]	@ (800a770 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	3304      	adds	r3, #4
 800a736:	4619      	mov	r1, r3
 800a738:	4610      	mov	r0, r2
 800a73a:	f7fd fd6e 	bl	800821a <vListInsert>
}
 800a73e:	e010      	b.n	800a762 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a740:	4b0f      	ldr	r3, [pc, #60]	@ (800a780 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a742:	681a      	ldr	r2, [r3, #0]
 800a744:	4b0a      	ldr	r3, [pc, #40]	@ (800a770 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	3304      	adds	r3, #4
 800a74a:	4619      	mov	r1, r3
 800a74c:	4610      	mov	r0, r2
 800a74e:	f7fd fd64 	bl	800821a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a752:	4b0c      	ldr	r3, [pc, #48]	@ (800a784 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	68ba      	ldr	r2, [r7, #8]
 800a758:	429a      	cmp	r2, r3
 800a75a:	d202      	bcs.n	800a762 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a75c:	4a09      	ldr	r2, [pc, #36]	@ (800a784 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a75e:	68bb      	ldr	r3, [r7, #8]
 800a760:	6013      	str	r3, [r2, #0]
}
 800a762:	bf00      	nop
 800a764:	3710      	adds	r7, #16
 800a766:	46bd      	mov	sp, r7
 800a768:	bd80      	pop	{r7, pc}
 800a76a:	bf00      	nop
 800a76c:	2000548c 	.word	0x2000548c
 800a770:	20005388 	.word	0x20005388
 800a774:	20005490 	.word	0x20005490
 800a778:	20005474 	.word	0x20005474
 800a77c:	20005444 	.word	0x20005444
 800a780:	20005440 	.word	0x20005440
 800a784:	200054a8 	.word	0x200054a8

0800a788 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a788:	b480      	push	{r7}
 800a78a:	b085      	sub	sp, #20
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	60f8      	str	r0, [r7, #12]
 800a790:	60b9      	str	r1, [r7, #8]
 800a792:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	3b04      	subs	r3, #4
 800a798:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a7a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	3b04      	subs	r3, #4
 800a7a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a7a8:	68bb      	ldr	r3, [r7, #8]
 800a7aa:	f023 0201 	bic.w	r2, r3, #1
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	3b04      	subs	r3, #4
 800a7b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a7b8:	4a0c      	ldr	r2, [pc, #48]	@ (800a7ec <pxPortInitialiseStack+0x64>)
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	3b14      	subs	r3, #20
 800a7c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a7c4:	687a      	ldr	r2, [r7, #4]
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	3b04      	subs	r3, #4
 800a7ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	f06f 0202 	mvn.w	r2, #2
 800a7d6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	3b20      	subs	r3, #32
 800a7dc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a7de:	68fb      	ldr	r3, [r7, #12]
}
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	3714      	adds	r7, #20
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ea:	4770      	bx	lr
 800a7ec:	0800a7f1 	.word	0x0800a7f1

0800a7f0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a7f0:	b480      	push	{r7}
 800a7f2:	b085      	sub	sp, #20
 800a7f4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a7fa:	4b15      	ldr	r3, [pc, #84]	@ (800a850 <prvTaskExitError+0x60>)
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a802:	d00d      	beq.n	800a820 <prvTaskExitError+0x30>
	__asm volatile
 800a804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a808:	b672      	cpsid	i
 800a80a:	f383 8811 	msr	BASEPRI, r3
 800a80e:	f3bf 8f6f 	isb	sy
 800a812:	f3bf 8f4f 	dsb	sy
 800a816:	b662      	cpsie	i
 800a818:	60fb      	str	r3, [r7, #12]
}
 800a81a:	bf00      	nop
 800a81c:	bf00      	nop
 800a81e:	e7fd      	b.n	800a81c <prvTaskExitError+0x2c>
	__asm volatile
 800a820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a824:	b672      	cpsid	i
 800a826:	f383 8811 	msr	BASEPRI, r3
 800a82a:	f3bf 8f6f 	isb	sy
 800a82e:	f3bf 8f4f 	dsb	sy
 800a832:	b662      	cpsie	i
 800a834:	60bb      	str	r3, [r7, #8]
}
 800a836:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a838:	bf00      	nop
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d0fc      	beq.n	800a83a <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a840:	bf00      	nop
 800a842:	bf00      	nop
 800a844:	3714      	adds	r7, #20
 800a846:	46bd      	mov	sp, r7
 800a848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84c:	4770      	bx	lr
 800a84e:	bf00      	nop
 800a850:	20000020 	.word	0x20000020
	...

0800a860 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a860:	4b07      	ldr	r3, [pc, #28]	@ (800a880 <pxCurrentTCBConst2>)
 800a862:	6819      	ldr	r1, [r3, #0]
 800a864:	6808      	ldr	r0, [r1, #0]
 800a866:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a86a:	f380 8809 	msr	PSP, r0
 800a86e:	f3bf 8f6f 	isb	sy
 800a872:	f04f 0000 	mov.w	r0, #0
 800a876:	f380 8811 	msr	BASEPRI, r0
 800a87a:	4770      	bx	lr
 800a87c:	f3af 8000 	nop.w

0800a880 <pxCurrentTCBConst2>:
 800a880:	20005388 	.word	0x20005388
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a884:	bf00      	nop
 800a886:	bf00      	nop

0800a888 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a888:	4808      	ldr	r0, [pc, #32]	@ (800a8ac <prvPortStartFirstTask+0x24>)
 800a88a:	6800      	ldr	r0, [r0, #0]
 800a88c:	6800      	ldr	r0, [r0, #0]
 800a88e:	f380 8808 	msr	MSP, r0
 800a892:	f04f 0000 	mov.w	r0, #0
 800a896:	f380 8814 	msr	CONTROL, r0
 800a89a:	b662      	cpsie	i
 800a89c:	b661      	cpsie	f
 800a89e:	f3bf 8f4f 	dsb	sy
 800a8a2:	f3bf 8f6f 	isb	sy
 800a8a6:	df00      	svc	0
 800a8a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a8aa:	bf00      	nop
 800a8ac:	e000ed08 	.word	0xe000ed08

0800a8b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b084      	sub	sp, #16
 800a8b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a8b6:	4b37      	ldr	r3, [pc, #220]	@ (800a994 <xPortStartScheduler+0xe4>)
 800a8b8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	781b      	ldrb	r3, [r3, #0]
 800a8be:	b2db      	uxtb	r3, r3
 800a8c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	22ff      	movs	r2, #255	@ 0xff
 800a8c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	781b      	ldrb	r3, [r3, #0]
 800a8cc:	b2db      	uxtb	r3, r3
 800a8ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a8d0:	78fb      	ldrb	r3, [r7, #3]
 800a8d2:	b2db      	uxtb	r3, r3
 800a8d4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a8d8:	b2da      	uxtb	r2, r3
 800a8da:	4b2f      	ldr	r3, [pc, #188]	@ (800a998 <xPortStartScheduler+0xe8>)
 800a8dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a8de:	4b2f      	ldr	r3, [pc, #188]	@ (800a99c <xPortStartScheduler+0xec>)
 800a8e0:	2207      	movs	r2, #7
 800a8e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a8e4:	e009      	b.n	800a8fa <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800a8e6:	4b2d      	ldr	r3, [pc, #180]	@ (800a99c <xPortStartScheduler+0xec>)
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	3b01      	subs	r3, #1
 800a8ec:	4a2b      	ldr	r2, [pc, #172]	@ (800a99c <xPortStartScheduler+0xec>)
 800a8ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a8f0:	78fb      	ldrb	r3, [r7, #3]
 800a8f2:	b2db      	uxtb	r3, r3
 800a8f4:	005b      	lsls	r3, r3, #1
 800a8f6:	b2db      	uxtb	r3, r3
 800a8f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a8fa:	78fb      	ldrb	r3, [r7, #3]
 800a8fc:	b2db      	uxtb	r3, r3
 800a8fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a902:	2b80      	cmp	r3, #128	@ 0x80
 800a904:	d0ef      	beq.n	800a8e6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a906:	4b25      	ldr	r3, [pc, #148]	@ (800a99c <xPortStartScheduler+0xec>)
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	f1c3 0307 	rsb	r3, r3, #7
 800a90e:	2b04      	cmp	r3, #4
 800a910:	d00d      	beq.n	800a92e <xPortStartScheduler+0x7e>
	__asm volatile
 800a912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a916:	b672      	cpsid	i
 800a918:	f383 8811 	msr	BASEPRI, r3
 800a91c:	f3bf 8f6f 	isb	sy
 800a920:	f3bf 8f4f 	dsb	sy
 800a924:	b662      	cpsie	i
 800a926:	60bb      	str	r3, [r7, #8]
}
 800a928:	bf00      	nop
 800a92a:	bf00      	nop
 800a92c:	e7fd      	b.n	800a92a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a92e:	4b1b      	ldr	r3, [pc, #108]	@ (800a99c <xPortStartScheduler+0xec>)
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	021b      	lsls	r3, r3, #8
 800a934:	4a19      	ldr	r2, [pc, #100]	@ (800a99c <xPortStartScheduler+0xec>)
 800a936:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a938:	4b18      	ldr	r3, [pc, #96]	@ (800a99c <xPortStartScheduler+0xec>)
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a940:	4a16      	ldr	r2, [pc, #88]	@ (800a99c <xPortStartScheduler+0xec>)
 800a942:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	b2da      	uxtb	r2, r3
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a94c:	4b14      	ldr	r3, [pc, #80]	@ (800a9a0 <xPortStartScheduler+0xf0>)
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	4a13      	ldr	r2, [pc, #76]	@ (800a9a0 <xPortStartScheduler+0xf0>)
 800a952:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a956:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a958:	4b11      	ldr	r3, [pc, #68]	@ (800a9a0 <xPortStartScheduler+0xf0>)
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	4a10      	ldr	r2, [pc, #64]	@ (800a9a0 <xPortStartScheduler+0xf0>)
 800a95e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a962:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a964:	f000 f8dc 	bl	800ab20 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a968:	4b0e      	ldr	r3, [pc, #56]	@ (800a9a4 <xPortStartScheduler+0xf4>)
 800a96a:	2200      	movs	r2, #0
 800a96c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a96e:	f000 f8fb 	bl	800ab68 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a972:	4b0d      	ldr	r3, [pc, #52]	@ (800a9a8 <xPortStartScheduler+0xf8>)
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	4a0c      	ldr	r2, [pc, #48]	@ (800a9a8 <xPortStartScheduler+0xf8>)
 800a978:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a97c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a97e:	f7ff ff83 	bl	800a888 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a982:	f7ff fa61 	bl	8009e48 <vTaskSwitchContext>
	prvTaskExitError();
 800a986:	f7ff ff33 	bl	800a7f0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a98a:	2300      	movs	r3, #0
}
 800a98c:	4618      	mov	r0, r3
 800a98e:	3710      	adds	r7, #16
 800a990:	46bd      	mov	sp, r7
 800a992:	bd80      	pop	{r7, pc}
 800a994:	e000e400 	.word	0xe000e400
 800a998:	200054b4 	.word	0x200054b4
 800a99c:	200054b8 	.word	0x200054b8
 800a9a0:	e000ed20 	.word	0xe000ed20
 800a9a4:	20000020 	.word	0x20000020
 800a9a8:	e000ef34 	.word	0xe000ef34

0800a9ac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a9ac:	b480      	push	{r7}
 800a9ae:	b083      	sub	sp, #12
 800a9b0:	af00      	add	r7, sp, #0
	__asm volatile
 800a9b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9b6:	b672      	cpsid	i
 800a9b8:	f383 8811 	msr	BASEPRI, r3
 800a9bc:	f3bf 8f6f 	isb	sy
 800a9c0:	f3bf 8f4f 	dsb	sy
 800a9c4:	b662      	cpsie	i
 800a9c6:	607b      	str	r3, [r7, #4]
}
 800a9c8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a9ca:	4b11      	ldr	r3, [pc, #68]	@ (800aa10 <vPortEnterCritical+0x64>)
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	3301      	adds	r3, #1
 800a9d0:	4a0f      	ldr	r2, [pc, #60]	@ (800aa10 <vPortEnterCritical+0x64>)
 800a9d2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a9d4:	4b0e      	ldr	r3, [pc, #56]	@ (800aa10 <vPortEnterCritical+0x64>)
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	2b01      	cmp	r3, #1
 800a9da:	d112      	bne.n	800aa02 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a9dc:	4b0d      	ldr	r3, [pc, #52]	@ (800aa14 <vPortEnterCritical+0x68>)
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	b2db      	uxtb	r3, r3
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d00d      	beq.n	800aa02 <vPortEnterCritical+0x56>
	__asm volatile
 800a9e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9ea:	b672      	cpsid	i
 800a9ec:	f383 8811 	msr	BASEPRI, r3
 800a9f0:	f3bf 8f6f 	isb	sy
 800a9f4:	f3bf 8f4f 	dsb	sy
 800a9f8:	b662      	cpsie	i
 800a9fa:	603b      	str	r3, [r7, #0]
}
 800a9fc:	bf00      	nop
 800a9fe:	bf00      	nop
 800aa00:	e7fd      	b.n	800a9fe <vPortEnterCritical+0x52>
	}
}
 800aa02:	bf00      	nop
 800aa04:	370c      	adds	r7, #12
 800aa06:	46bd      	mov	sp, r7
 800aa08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0c:	4770      	bx	lr
 800aa0e:	bf00      	nop
 800aa10:	20000020 	.word	0x20000020
 800aa14:	e000ed04 	.word	0xe000ed04

0800aa18 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800aa18:	b480      	push	{r7}
 800aa1a:	b083      	sub	sp, #12
 800aa1c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800aa1e:	4b13      	ldr	r3, [pc, #76]	@ (800aa6c <vPortExitCritical+0x54>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d10d      	bne.n	800aa42 <vPortExitCritical+0x2a>
	__asm volatile
 800aa26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa2a:	b672      	cpsid	i
 800aa2c:	f383 8811 	msr	BASEPRI, r3
 800aa30:	f3bf 8f6f 	isb	sy
 800aa34:	f3bf 8f4f 	dsb	sy
 800aa38:	b662      	cpsie	i
 800aa3a:	607b      	str	r3, [r7, #4]
}
 800aa3c:	bf00      	nop
 800aa3e:	bf00      	nop
 800aa40:	e7fd      	b.n	800aa3e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800aa42:	4b0a      	ldr	r3, [pc, #40]	@ (800aa6c <vPortExitCritical+0x54>)
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	3b01      	subs	r3, #1
 800aa48:	4a08      	ldr	r2, [pc, #32]	@ (800aa6c <vPortExitCritical+0x54>)
 800aa4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800aa4c:	4b07      	ldr	r3, [pc, #28]	@ (800aa6c <vPortExitCritical+0x54>)
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d105      	bne.n	800aa60 <vPortExitCritical+0x48>
 800aa54:	2300      	movs	r3, #0
 800aa56:	603b      	str	r3, [r7, #0]
	__asm volatile
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	f383 8811 	msr	BASEPRI, r3
}
 800aa5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800aa60:	bf00      	nop
 800aa62:	370c      	adds	r7, #12
 800aa64:	46bd      	mov	sp, r7
 800aa66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6a:	4770      	bx	lr
 800aa6c:	20000020 	.word	0x20000020

0800aa70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800aa70:	f3ef 8009 	mrs	r0, PSP
 800aa74:	f3bf 8f6f 	isb	sy
 800aa78:	4b15      	ldr	r3, [pc, #84]	@ (800aad0 <pxCurrentTCBConst>)
 800aa7a:	681a      	ldr	r2, [r3, #0]
 800aa7c:	f01e 0f10 	tst.w	lr, #16
 800aa80:	bf08      	it	eq
 800aa82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800aa86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa8a:	6010      	str	r0, [r2, #0]
 800aa8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800aa90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800aa94:	b672      	cpsid	i
 800aa96:	f380 8811 	msr	BASEPRI, r0
 800aa9a:	f3bf 8f4f 	dsb	sy
 800aa9e:	f3bf 8f6f 	isb	sy
 800aaa2:	b662      	cpsie	i
 800aaa4:	f7ff f9d0 	bl	8009e48 <vTaskSwitchContext>
 800aaa8:	f04f 0000 	mov.w	r0, #0
 800aaac:	f380 8811 	msr	BASEPRI, r0
 800aab0:	bc09      	pop	{r0, r3}
 800aab2:	6819      	ldr	r1, [r3, #0]
 800aab4:	6808      	ldr	r0, [r1, #0]
 800aab6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaba:	f01e 0f10 	tst.w	lr, #16
 800aabe:	bf08      	it	eq
 800aac0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800aac4:	f380 8809 	msr	PSP, r0
 800aac8:	f3bf 8f6f 	isb	sy
 800aacc:	4770      	bx	lr
 800aace:	bf00      	nop

0800aad0 <pxCurrentTCBConst>:
 800aad0:	20005388 	.word	0x20005388
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800aad4:	bf00      	nop
 800aad6:	bf00      	nop

0800aad8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b082      	sub	sp, #8
 800aadc:	af00      	add	r7, sp, #0
	__asm volatile
 800aade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aae2:	b672      	cpsid	i
 800aae4:	f383 8811 	msr	BASEPRI, r3
 800aae8:	f3bf 8f6f 	isb	sy
 800aaec:	f3bf 8f4f 	dsb	sy
 800aaf0:	b662      	cpsie	i
 800aaf2:	607b      	str	r3, [r7, #4]
}
 800aaf4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800aaf6:	f7ff f8eb 	bl	8009cd0 <xTaskIncrementTick>
 800aafa:	4603      	mov	r3, r0
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d003      	beq.n	800ab08 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ab00:	4b06      	ldr	r3, [pc, #24]	@ (800ab1c <SysTick_Handler+0x44>)
 800ab02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab06:	601a      	str	r2, [r3, #0]
 800ab08:	2300      	movs	r3, #0
 800ab0a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ab0c:	683b      	ldr	r3, [r7, #0]
 800ab0e:	f383 8811 	msr	BASEPRI, r3
}
 800ab12:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ab14:	bf00      	nop
 800ab16:	3708      	adds	r7, #8
 800ab18:	46bd      	mov	sp, r7
 800ab1a:	bd80      	pop	{r7, pc}
 800ab1c:	e000ed04 	.word	0xe000ed04

0800ab20 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ab20:	b480      	push	{r7}
 800ab22:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ab24:	4b0b      	ldr	r3, [pc, #44]	@ (800ab54 <vPortSetupTimerInterrupt+0x34>)
 800ab26:	2200      	movs	r2, #0
 800ab28:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ab2a:	4b0b      	ldr	r3, [pc, #44]	@ (800ab58 <vPortSetupTimerInterrupt+0x38>)
 800ab2c:	2200      	movs	r2, #0
 800ab2e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ab30:	4b0a      	ldr	r3, [pc, #40]	@ (800ab5c <vPortSetupTimerInterrupt+0x3c>)
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	4a0a      	ldr	r2, [pc, #40]	@ (800ab60 <vPortSetupTimerInterrupt+0x40>)
 800ab36:	fba2 2303 	umull	r2, r3, r2, r3
 800ab3a:	099b      	lsrs	r3, r3, #6
 800ab3c:	4a09      	ldr	r2, [pc, #36]	@ (800ab64 <vPortSetupTimerInterrupt+0x44>)
 800ab3e:	3b01      	subs	r3, #1
 800ab40:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ab42:	4b04      	ldr	r3, [pc, #16]	@ (800ab54 <vPortSetupTimerInterrupt+0x34>)
 800ab44:	2207      	movs	r2, #7
 800ab46:	601a      	str	r2, [r3, #0]
}
 800ab48:	bf00      	nop
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab50:	4770      	bx	lr
 800ab52:	bf00      	nop
 800ab54:	e000e010 	.word	0xe000e010
 800ab58:	e000e018 	.word	0xe000e018
 800ab5c:	20000000 	.word	0x20000000
 800ab60:	10624dd3 	.word	0x10624dd3
 800ab64:	e000e014 	.word	0xe000e014

0800ab68 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ab68:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800ab78 <vPortEnableVFP+0x10>
 800ab6c:	6801      	ldr	r1, [r0, #0]
 800ab6e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800ab72:	6001      	str	r1, [r0, #0]
 800ab74:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ab76:	bf00      	nop
 800ab78:	e000ed88 	.word	0xe000ed88

0800ab7c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ab7c:	b480      	push	{r7}
 800ab7e:	b085      	sub	sp, #20
 800ab80:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ab82:	f3ef 8305 	mrs	r3, IPSR
 800ab86:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	2b0f      	cmp	r3, #15
 800ab8c:	d917      	bls.n	800abbe <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ab8e:	4a1a      	ldr	r2, [pc, #104]	@ (800abf8 <vPortValidateInterruptPriority+0x7c>)
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	4413      	add	r3, r2
 800ab94:	781b      	ldrb	r3, [r3, #0]
 800ab96:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ab98:	4b18      	ldr	r3, [pc, #96]	@ (800abfc <vPortValidateInterruptPriority+0x80>)
 800ab9a:	781b      	ldrb	r3, [r3, #0]
 800ab9c:	7afa      	ldrb	r2, [r7, #11]
 800ab9e:	429a      	cmp	r2, r3
 800aba0:	d20d      	bcs.n	800abbe <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800aba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aba6:	b672      	cpsid	i
 800aba8:	f383 8811 	msr	BASEPRI, r3
 800abac:	f3bf 8f6f 	isb	sy
 800abb0:	f3bf 8f4f 	dsb	sy
 800abb4:	b662      	cpsie	i
 800abb6:	607b      	str	r3, [r7, #4]
}
 800abb8:	bf00      	nop
 800abba:	bf00      	nop
 800abbc:	e7fd      	b.n	800abba <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800abbe:	4b10      	ldr	r3, [pc, #64]	@ (800ac00 <vPortValidateInterruptPriority+0x84>)
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800abc6:	4b0f      	ldr	r3, [pc, #60]	@ (800ac04 <vPortValidateInterruptPriority+0x88>)
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	429a      	cmp	r2, r3
 800abcc:	d90d      	bls.n	800abea <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800abce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abd2:	b672      	cpsid	i
 800abd4:	f383 8811 	msr	BASEPRI, r3
 800abd8:	f3bf 8f6f 	isb	sy
 800abdc:	f3bf 8f4f 	dsb	sy
 800abe0:	b662      	cpsie	i
 800abe2:	603b      	str	r3, [r7, #0]
}
 800abe4:	bf00      	nop
 800abe6:	bf00      	nop
 800abe8:	e7fd      	b.n	800abe6 <vPortValidateInterruptPriority+0x6a>
	}
 800abea:	bf00      	nop
 800abec:	3714      	adds	r7, #20
 800abee:	46bd      	mov	sp, r7
 800abf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf4:	4770      	bx	lr
 800abf6:	bf00      	nop
 800abf8:	e000e3f0 	.word	0xe000e3f0
 800abfc:	200054b4 	.word	0x200054b4
 800ac00:	e000ed0c 	.word	0xe000ed0c
 800ac04:	200054b8 	.word	0x200054b8

0800ac08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ac08:	b580      	push	{r7, lr}
 800ac0a:	b08a      	sub	sp, #40	@ 0x28
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ac10:	2300      	movs	r3, #0
 800ac12:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ac14:	f7fe ff8c 	bl	8009b30 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ac18:	4b5d      	ldr	r3, [pc, #372]	@ (800ad90 <pvPortMalloc+0x188>)
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d101      	bne.n	800ac24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ac20:	f000 f920 	bl	800ae64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ac24:	4b5b      	ldr	r3, [pc, #364]	@ (800ad94 <pvPortMalloc+0x18c>)
 800ac26:	681a      	ldr	r2, [r3, #0]
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	4013      	ands	r3, r2
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	f040 8094 	bne.w	800ad5a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d020      	beq.n	800ac7a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800ac38:	2208      	movs	r2, #8
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	4413      	add	r3, r2
 800ac3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	f003 0307 	and.w	r3, r3, #7
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d017      	beq.n	800ac7a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	f023 0307 	bic.w	r3, r3, #7
 800ac50:	3308      	adds	r3, #8
 800ac52:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	f003 0307 	and.w	r3, r3, #7
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d00d      	beq.n	800ac7a <pvPortMalloc+0x72>
	__asm volatile
 800ac5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac62:	b672      	cpsid	i
 800ac64:	f383 8811 	msr	BASEPRI, r3
 800ac68:	f3bf 8f6f 	isb	sy
 800ac6c:	f3bf 8f4f 	dsb	sy
 800ac70:	b662      	cpsie	i
 800ac72:	617b      	str	r3, [r7, #20]
}
 800ac74:	bf00      	nop
 800ac76:	bf00      	nop
 800ac78:	e7fd      	b.n	800ac76 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d06c      	beq.n	800ad5a <pvPortMalloc+0x152>
 800ac80:	4b45      	ldr	r3, [pc, #276]	@ (800ad98 <pvPortMalloc+0x190>)
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	687a      	ldr	r2, [r7, #4]
 800ac86:	429a      	cmp	r2, r3
 800ac88:	d867      	bhi.n	800ad5a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ac8a:	4b44      	ldr	r3, [pc, #272]	@ (800ad9c <pvPortMalloc+0x194>)
 800ac8c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ac8e:	4b43      	ldr	r3, [pc, #268]	@ (800ad9c <pvPortMalloc+0x194>)
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ac94:	e004      	b.n	800aca0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800ac96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac98:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ac9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aca2:	685b      	ldr	r3, [r3, #4]
 800aca4:	687a      	ldr	r2, [r7, #4]
 800aca6:	429a      	cmp	r2, r3
 800aca8:	d903      	bls.n	800acb2 <pvPortMalloc+0xaa>
 800acaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d1f1      	bne.n	800ac96 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800acb2:	4b37      	ldr	r3, [pc, #220]	@ (800ad90 <pvPortMalloc+0x188>)
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800acb8:	429a      	cmp	r2, r3
 800acba:	d04e      	beq.n	800ad5a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800acbc:	6a3b      	ldr	r3, [r7, #32]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	2208      	movs	r2, #8
 800acc2:	4413      	add	r3, r2
 800acc4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800acc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acc8:	681a      	ldr	r2, [r3, #0]
 800acca:	6a3b      	ldr	r3, [r7, #32]
 800accc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800acce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acd0:	685a      	ldr	r2, [r3, #4]
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	1ad2      	subs	r2, r2, r3
 800acd6:	2308      	movs	r3, #8
 800acd8:	005b      	lsls	r3, r3, #1
 800acda:	429a      	cmp	r2, r3
 800acdc:	d922      	bls.n	800ad24 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800acde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	4413      	add	r3, r2
 800ace4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ace6:	69bb      	ldr	r3, [r7, #24]
 800ace8:	f003 0307 	and.w	r3, r3, #7
 800acec:	2b00      	cmp	r3, #0
 800acee:	d00d      	beq.n	800ad0c <pvPortMalloc+0x104>
	__asm volatile
 800acf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acf4:	b672      	cpsid	i
 800acf6:	f383 8811 	msr	BASEPRI, r3
 800acfa:	f3bf 8f6f 	isb	sy
 800acfe:	f3bf 8f4f 	dsb	sy
 800ad02:	b662      	cpsie	i
 800ad04:	613b      	str	r3, [r7, #16]
}
 800ad06:	bf00      	nop
 800ad08:	bf00      	nop
 800ad0a:	e7fd      	b.n	800ad08 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ad0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad0e:	685a      	ldr	r2, [r3, #4]
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	1ad2      	subs	r2, r2, r3
 800ad14:	69bb      	ldr	r3, [r7, #24]
 800ad16:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ad18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad1a:	687a      	ldr	r2, [r7, #4]
 800ad1c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ad1e:	69b8      	ldr	r0, [r7, #24]
 800ad20:	f000 f904 	bl	800af2c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ad24:	4b1c      	ldr	r3, [pc, #112]	@ (800ad98 <pvPortMalloc+0x190>)
 800ad26:	681a      	ldr	r2, [r3, #0]
 800ad28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad2a:	685b      	ldr	r3, [r3, #4]
 800ad2c:	1ad3      	subs	r3, r2, r3
 800ad2e:	4a1a      	ldr	r2, [pc, #104]	@ (800ad98 <pvPortMalloc+0x190>)
 800ad30:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ad32:	4b19      	ldr	r3, [pc, #100]	@ (800ad98 <pvPortMalloc+0x190>)
 800ad34:	681a      	ldr	r2, [r3, #0]
 800ad36:	4b1a      	ldr	r3, [pc, #104]	@ (800ada0 <pvPortMalloc+0x198>)
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	429a      	cmp	r2, r3
 800ad3c:	d203      	bcs.n	800ad46 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ad3e:	4b16      	ldr	r3, [pc, #88]	@ (800ad98 <pvPortMalloc+0x190>)
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	4a17      	ldr	r2, [pc, #92]	@ (800ada0 <pvPortMalloc+0x198>)
 800ad44:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ad46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad48:	685a      	ldr	r2, [r3, #4]
 800ad4a:	4b12      	ldr	r3, [pc, #72]	@ (800ad94 <pvPortMalloc+0x18c>)
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	431a      	orrs	r2, r3
 800ad50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad52:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ad54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad56:	2200      	movs	r2, #0
 800ad58:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ad5a:	f7fe fef7 	bl	8009b4c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ad5e:	69fb      	ldr	r3, [r7, #28]
 800ad60:	f003 0307 	and.w	r3, r3, #7
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d00d      	beq.n	800ad84 <pvPortMalloc+0x17c>
	__asm volatile
 800ad68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad6c:	b672      	cpsid	i
 800ad6e:	f383 8811 	msr	BASEPRI, r3
 800ad72:	f3bf 8f6f 	isb	sy
 800ad76:	f3bf 8f4f 	dsb	sy
 800ad7a:	b662      	cpsie	i
 800ad7c:	60fb      	str	r3, [r7, #12]
}
 800ad7e:	bf00      	nop
 800ad80:	bf00      	nop
 800ad82:	e7fd      	b.n	800ad80 <pvPortMalloc+0x178>
	return pvReturn;
 800ad84:	69fb      	ldr	r3, [r7, #28]
}
 800ad86:	4618      	mov	r0, r3
 800ad88:	3728      	adds	r7, #40	@ 0x28
 800ad8a:	46bd      	mov	sp, r7
 800ad8c:	bd80      	pop	{r7, pc}
 800ad8e:	bf00      	nop
 800ad90:	200630c4 	.word	0x200630c4
 800ad94:	200630d0 	.word	0x200630d0
 800ad98:	200630c8 	.word	0x200630c8
 800ad9c:	200630bc 	.word	0x200630bc
 800ada0:	200630cc 	.word	0x200630cc

0800ada4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ada4:	b580      	push	{r7, lr}
 800ada6:	b086      	sub	sp, #24
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d04e      	beq.n	800ae54 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800adb6:	2308      	movs	r3, #8
 800adb8:	425b      	negs	r3, r3
 800adba:	697a      	ldr	r2, [r7, #20]
 800adbc:	4413      	add	r3, r2
 800adbe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800adc0:	697b      	ldr	r3, [r7, #20]
 800adc2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800adc4:	693b      	ldr	r3, [r7, #16]
 800adc6:	685a      	ldr	r2, [r3, #4]
 800adc8:	4b24      	ldr	r3, [pc, #144]	@ (800ae5c <vPortFree+0xb8>)
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	4013      	ands	r3, r2
 800adce:	2b00      	cmp	r3, #0
 800add0:	d10d      	bne.n	800adee <vPortFree+0x4a>
	__asm volatile
 800add2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800add6:	b672      	cpsid	i
 800add8:	f383 8811 	msr	BASEPRI, r3
 800addc:	f3bf 8f6f 	isb	sy
 800ade0:	f3bf 8f4f 	dsb	sy
 800ade4:	b662      	cpsie	i
 800ade6:	60fb      	str	r3, [r7, #12]
}
 800ade8:	bf00      	nop
 800adea:	bf00      	nop
 800adec:	e7fd      	b.n	800adea <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800adee:	693b      	ldr	r3, [r7, #16]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d00d      	beq.n	800ae12 <vPortFree+0x6e>
	__asm volatile
 800adf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adfa:	b672      	cpsid	i
 800adfc:	f383 8811 	msr	BASEPRI, r3
 800ae00:	f3bf 8f6f 	isb	sy
 800ae04:	f3bf 8f4f 	dsb	sy
 800ae08:	b662      	cpsie	i
 800ae0a:	60bb      	str	r3, [r7, #8]
}
 800ae0c:	bf00      	nop
 800ae0e:	bf00      	nop
 800ae10:	e7fd      	b.n	800ae0e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ae12:	693b      	ldr	r3, [r7, #16]
 800ae14:	685a      	ldr	r2, [r3, #4]
 800ae16:	4b11      	ldr	r3, [pc, #68]	@ (800ae5c <vPortFree+0xb8>)
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	4013      	ands	r3, r2
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d019      	beq.n	800ae54 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ae20:	693b      	ldr	r3, [r7, #16]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d115      	bne.n	800ae54 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ae28:	693b      	ldr	r3, [r7, #16]
 800ae2a:	685a      	ldr	r2, [r3, #4]
 800ae2c:	4b0b      	ldr	r3, [pc, #44]	@ (800ae5c <vPortFree+0xb8>)
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	43db      	mvns	r3, r3
 800ae32:	401a      	ands	r2, r3
 800ae34:	693b      	ldr	r3, [r7, #16]
 800ae36:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ae38:	f7fe fe7a 	bl	8009b30 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ae3c:	693b      	ldr	r3, [r7, #16]
 800ae3e:	685a      	ldr	r2, [r3, #4]
 800ae40:	4b07      	ldr	r3, [pc, #28]	@ (800ae60 <vPortFree+0xbc>)
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	4413      	add	r3, r2
 800ae46:	4a06      	ldr	r2, [pc, #24]	@ (800ae60 <vPortFree+0xbc>)
 800ae48:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ae4a:	6938      	ldr	r0, [r7, #16]
 800ae4c:	f000 f86e 	bl	800af2c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800ae50:	f7fe fe7c 	bl	8009b4c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ae54:	bf00      	nop
 800ae56:	3718      	adds	r7, #24
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	bd80      	pop	{r7, pc}
 800ae5c:	200630d0 	.word	0x200630d0
 800ae60:	200630c8 	.word	0x200630c8

0800ae64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ae64:	b480      	push	{r7}
 800ae66:	b085      	sub	sp, #20
 800ae68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ae6a:	4b29      	ldr	r3, [pc, #164]	@ (800af10 <prvHeapInit+0xac>)
 800ae6c:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ae6e:	4b29      	ldr	r3, [pc, #164]	@ (800af14 <prvHeapInit+0xb0>)
 800ae70:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	f003 0307 	and.w	r3, r3, #7
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d00c      	beq.n	800ae96 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	3307      	adds	r3, #7
 800ae80:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	f023 0307 	bic.w	r3, r3, #7
 800ae88:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ae8a:	68ba      	ldr	r2, [r7, #8]
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	1ad3      	subs	r3, r2, r3
 800ae90:	4a20      	ldr	r2, [pc, #128]	@ (800af14 <prvHeapInit+0xb0>)
 800ae92:	4413      	add	r3, r2
 800ae94:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ae9a:	4a1f      	ldr	r2, [pc, #124]	@ (800af18 <prvHeapInit+0xb4>)
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aea0:	4b1d      	ldr	r3, [pc, #116]	@ (800af18 <prvHeapInit+0xb4>)
 800aea2:	2200      	movs	r2, #0
 800aea4:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	68ba      	ldr	r2, [r7, #8]
 800aeaa:	4413      	add	r3, r2
 800aeac:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aeae:	2208      	movs	r2, #8
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	1a9b      	subs	r3, r3, r2
 800aeb4:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	f023 0307 	bic.w	r3, r3, #7
 800aebc:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	4a16      	ldr	r2, [pc, #88]	@ (800af1c <prvHeapInit+0xb8>)
 800aec2:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aec4:	4b15      	ldr	r3, [pc, #84]	@ (800af1c <prvHeapInit+0xb8>)
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	2200      	movs	r2, #0
 800aeca:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aecc:	4b13      	ldr	r3, [pc, #76]	@ (800af1c <prvHeapInit+0xb8>)
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	2200      	movs	r2, #0
 800aed2:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aed8:	683b      	ldr	r3, [r7, #0]
 800aeda:	68fa      	ldr	r2, [r7, #12]
 800aedc:	1ad2      	subs	r2, r2, r3
 800aede:	683b      	ldr	r3, [r7, #0]
 800aee0:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800aee2:	4b0e      	ldr	r3, [pc, #56]	@ (800af1c <prvHeapInit+0xb8>)
 800aee4:	681a      	ldr	r2, [r3, #0]
 800aee6:	683b      	ldr	r3, [r7, #0]
 800aee8:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aeea:	683b      	ldr	r3, [r7, #0]
 800aeec:	685b      	ldr	r3, [r3, #4]
 800aeee:	4a0c      	ldr	r2, [pc, #48]	@ (800af20 <prvHeapInit+0xbc>)
 800aef0:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aef2:	683b      	ldr	r3, [r7, #0]
 800aef4:	685b      	ldr	r3, [r3, #4]
 800aef6:	4a0b      	ldr	r2, [pc, #44]	@ (800af24 <prvHeapInit+0xc0>)
 800aef8:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800aefa:	4b0b      	ldr	r3, [pc, #44]	@ (800af28 <prvHeapInit+0xc4>)
 800aefc:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800af00:	601a      	str	r2, [r3, #0]
}
 800af02:	bf00      	nop
 800af04:	3714      	adds	r7, #20
 800af06:	46bd      	mov	sp, r7
 800af08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0c:	4770      	bx	lr
 800af0e:	bf00      	nop
 800af10:	0005dc00 	.word	0x0005dc00
 800af14:	200054bc 	.word	0x200054bc
 800af18:	200630bc 	.word	0x200630bc
 800af1c:	200630c4 	.word	0x200630c4
 800af20:	200630cc 	.word	0x200630cc
 800af24:	200630c8 	.word	0x200630c8
 800af28:	200630d0 	.word	0x200630d0

0800af2c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800af2c:	b480      	push	{r7}
 800af2e:	b085      	sub	sp, #20
 800af30:	af00      	add	r7, sp, #0
 800af32:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800af34:	4b28      	ldr	r3, [pc, #160]	@ (800afd8 <prvInsertBlockIntoFreeList+0xac>)
 800af36:	60fb      	str	r3, [r7, #12]
 800af38:	e002      	b.n	800af40 <prvInsertBlockIntoFreeList+0x14>
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	60fb      	str	r3, [r7, #12]
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	687a      	ldr	r2, [r7, #4]
 800af46:	429a      	cmp	r2, r3
 800af48:	d8f7      	bhi.n	800af3a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	685b      	ldr	r3, [r3, #4]
 800af52:	68ba      	ldr	r2, [r7, #8]
 800af54:	4413      	add	r3, r2
 800af56:	687a      	ldr	r2, [r7, #4]
 800af58:	429a      	cmp	r2, r3
 800af5a:	d108      	bne.n	800af6e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	685a      	ldr	r2, [r3, #4]
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	685b      	ldr	r3, [r3, #4]
 800af64:	441a      	add	r2, r3
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	685b      	ldr	r3, [r3, #4]
 800af76:	68ba      	ldr	r2, [r7, #8]
 800af78:	441a      	add	r2, r3
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	429a      	cmp	r2, r3
 800af80:	d118      	bne.n	800afb4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	681a      	ldr	r2, [r3, #0]
 800af86:	4b15      	ldr	r3, [pc, #84]	@ (800afdc <prvInsertBlockIntoFreeList+0xb0>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	429a      	cmp	r2, r3
 800af8c:	d00d      	beq.n	800afaa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	685a      	ldr	r2, [r3, #4]
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	685b      	ldr	r3, [r3, #4]
 800af98:	441a      	add	r2, r3
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	681a      	ldr	r2, [r3, #0]
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	601a      	str	r2, [r3, #0]
 800afa8:	e008      	b.n	800afbc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800afaa:	4b0c      	ldr	r3, [pc, #48]	@ (800afdc <prvInsertBlockIntoFreeList+0xb0>)
 800afac:	681a      	ldr	r2, [r3, #0]
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	601a      	str	r2, [r3, #0]
 800afb2:	e003      	b.n	800afbc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	681a      	ldr	r2, [r3, #0]
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800afbc:	68fa      	ldr	r2, [r7, #12]
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	429a      	cmp	r2, r3
 800afc2:	d002      	beq.n	800afca <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	687a      	ldr	r2, [r7, #4]
 800afc8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800afca:	bf00      	nop
 800afcc:	3714      	adds	r7, #20
 800afce:	46bd      	mov	sp, r7
 800afd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd4:	4770      	bx	lr
 800afd6:	bf00      	nop
 800afd8:	200630bc 	.word	0x200630bc
 800afdc:	200630c4 	.word	0x200630c4

0800afe0 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	b084      	sub	sp, #16
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
 800afe8:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800afea:	f007 fef1 	bl	8012dd0 <sys_timeouts_sleeptime>
 800afee:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aff6:	d10b      	bne.n	800b010 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800aff8:	4813      	ldr	r0, [pc, #76]	@ (800b048 <tcpip_timeouts_mbox_fetch+0x68>)
 800affa:	f00b f878 	bl	80160ee <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800affe:	2200      	movs	r2, #0
 800b000:	6839      	ldr	r1, [r7, #0]
 800b002:	6878      	ldr	r0, [r7, #4]
 800b004:	f00a ffea 	bl	8015fdc <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800b008:	480f      	ldr	r0, [pc, #60]	@ (800b048 <tcpip_timeouts_mbox_fetch+0x68>)
 800b00a:	f00b f861 	bl	80160d0 <sys_mutex_lock>
    return;
 800b00e:	e018      	b.n	800b042 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d102      	bne.n	800b01c <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800b016:	f007 fea1 	bl	8012d5c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800b01a:	e7e6      	b.n	800afea <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800b01c:	480a      	ldr	r0, [pc, #40]	@ (800b048 <tcpip_timeouts_mbox_fetch+0x68>)
 800b01e:	f00b f866 	bl	80160ee <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800b022:	68fa      	ldr	r2, [r7, #12]
 800b024:	6839      	ldr	r1, [r7, #0]
 800b026:	6878      	ldr	r0, [r7, #4]
 800b028:	f00a ffd8 	bl	8015fdc <sys_arch_mbox_fetch>
 800b02c:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800b02e:	4806      	ldr	r0, [pc, #24]	@ (800b048 <tcpip_timeouts_mbox_fetch+0x68>)
 800b030:	f00b f84e 	bl	80160d0 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800b034:	68bb      	ldr	r3, [r7, #8]
 800b036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b03a:	d102      	bne.n	800b042 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800b03c:	f007 fe8e 	bl	8012d5c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800b040:	e7d3      	b.n	800afea <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800b042:	3710      	adds	r7, #16
 800b044:	46bd      	mov	sp, r7
 800b046:	bd80      	pop	{r7, pc}
 800b048:	200630e0 	.word	0x200630e0

0800b04c <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800b04c:	b580      	push	{r7, lr}
 800b04e:	b084      	sub	sp, #16
 800b050:	af00      	add	r7, sp, #0
 800b052:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800b054:	4810      	ldr	r0, [pc, #64]	@ (800b098 <tcpip_thread+0x4c>)
 800b056:	f00b f83b 	bl	80160d0 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800b05a:	4b10      	ldr	r3, [pc, #64]	@ (800b09c <tcpip_thread+0x50>)
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d005      	beq.n	800b06e <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800b062:	4b0e      	ldr	r3, [pc, #56]	@ (800b09c <tcpip_thread+0x50>)
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	4a0e      	ldr	r2, [pc, #56]	@ (800b0a0 <tcpip_thread+0x54>)
 800b068:	6812      	ldr	r2, [r2, #0]
 800b06a:	4610      	mov	r0, r2
 800b06c:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800b06e:	f107 030c 	add.w	r3, r7, #12
 800b072:	4619      	mov	r1, r3
 800b074:	480b      	ldr	r0, [pc, #44]	@ (800b0a4 <tcpip_thread+0x58>)
 800b076:	f7ff ffb3 	bl	800afe0 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d106      	bne.n	800b08e <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800b080:	4b09      	ldr	r3, [pc, #36]	@ (800b0a8 <tcpip_thread+0x5c>)
 800b082:	2291      	movs	r2, #145	@ 0x91
 800b084:	4909      	ldr	r1, [pc, #36]	@ (800b0ac <tcpip_thread+0x60>)
 800b086:	480a      	ldr	r0, [pc, #40]	@ (800b0b0 <tcpip_thread+0x64>)
 800b088:	f00b f982 	bl	8016390 <iprintf>
      continue;
 800b08c:	e003      	b.n	800b096 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	4618      	mov	r0, r3
 800b092:	f000 f80f 	bl	800b0b4 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800b096:	e7ea      	b.n	800b06e <tcpip_thread+0x22>
 800b098:	200630e0 	.word	0x200630e0
 800b09c:	200630d4 	.word	0x200630d4
 800b0a0:	200630d8 	.word	0x200630d8
 800b0a4:	200630dc 	.word	0x200630dc
 800b0a8:	080178d0 	.word	0x080178d0
 800b0ac:	08017900 	.word	0x08017900
 800b0b0:	08017920 	.word	0x08017920

0800b0b4 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800b0b4:	b580      	push	{r7, lr}
 800b0b6:	b082      	sub	sp, #8
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	781b      	ldrb	r3, [r3, #0]
 800b0c0:	2b02      	cmp	r3, #2
 800b0c2:	d026      	beq.n	800b112 <tcpip_thread_handle_msg+0x5e>
 800b0c4:	2b02      	cmp	r3, #2
 800b0c6:	dc2b      	bgt.n	800b120 <tcpip_thread_handle_msg+0x6c>
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d002      	beq.n	800b0d2 <tcpip_thread_handle_msg+0x1e>
 800b0cc:	2b01      	cmp	r3, #1
 800b0ce:	d015      	beq.n	800b0fc <tcpip_thread_handle_msg+0x48>
 800b0d0:	e026      	b.n	800b120 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	68db      	ldr	r3, [r3, #12]
 800b0d6:	687a      	ldr	r2, [r7, #4]
 800b0d8:	6850      	ldr	r0, [r2, #4]
 800b0da:	687a      	ldr	r2, [r7, #4]
 800b0dc:	6892      	ldr	r2, [r2, #8]
 800b0de:	4611      	mov	r1, r2
 800b0e0:	4798      	blx	r3
 800b0e2:	4603      	mov	r3, r0
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d004      	beq.n	800b0f2 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	685b      	ldr	r3, [r3, #4]
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	f001 ffd1 	bl	800d094 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800b0f2:	6879      	ldr	r1, [r7, #4]
 800b0f4:	2009      	movs	r0, #9
 800b0f6:	f001 f929 	bl	800c34c <memp_free>
      break;
 800b0fa:	e018      	b.n	800b12e <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	685b      	ldr	r3, [r3, #4]
 800b100:	687a      	ldr	r2, [r7, #4]
 800b102:	6892      	ldr	r2, [r2, #8]
 800b104:	4610      	mov	r0, r2
 800b106:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800b108:	6879      	ldr	r1, [r7, #4]
 800b10a:	2008      	movs	r0, #8
 800b10c:	f001 f91e 	bl	800c34c <memp_free>
      break;
 800b110:	e00d      	b.n	800b12e <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	685b      	ldr	r3, [r3, #4]
 800b116:	687a      	ldr	r2, [r7, #4]
 800b118:	6892      	ldr	r2, [r2, #8]
 800b11a:	4610      	mov	r0, r2
 800b11c:	4798      	blx	r3
      break;
 800b11e:	e006      	b.n	800b12e <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800b120:	4b05      	ldr	r3, [pc, #20]	@ (800b138 <tcpip_thread_handle_msg+0x84>)
 800b122:	22cf      	movs	r2, #207	@ 0xcf
 800b124:	4905      	ldr	r1, [pc, #20]	@ (800b13c <tcpip_thread_handle_msg+0x88>)
 800b126:	4806      	ldr	r0, [pc, #24]	@ (800b140 <tcpip_thread_handle_msg+0x8c>)
 800b128:	f00b f932 	bl	8016390 <iprintf>
      break;
 800b12c:	bf00      	nop
  }
}
 800b12e:	bf00      	nop
 800b130:	3708      	adds	r7, #8
 800b132:	46bd      	mov	sp, r7
 800b134:	bd80      	pop	{r7, pc}
 800b136:	bf00      	nop
 800b138:	080178d0 	.word	0x080178d0
 800b13c:	08017900 	.word	0x08017900
 800b140:	08017920 	.word	0x08017920

0800b144 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800b144:	b580      	push	{r7, lr}
 800b146:	b086      	sub	sp, #24
 800b148:	af00      	add	r7, sp, #0
 800b14a:	60f8      	str	r0, [r7, #12]
 800b14c:	60b9      	str	r1, [r7, #8]
 800b14e:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800b150:	481a      	ldr	r0, [pc, #104]	@ (800b1bc <tcpip_inpkt+0x78>)
 800b152:	f00a ff82 	bl	801605a <sys_mbox_valid>
 800b156:	4603      	mov	r3, r0
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d105      	bne.n	800b168 <tcpip_inpkt+0x24>
 800b15c:	4b18      	ldr	r3, [pc, #96]	@ (800b1c0 <tcpip_inpkt+0x7c>)
 800b15e:	22fc      	movs	r2, #252	@ 0xfc
 800b160:	4918      	ldr	r1, [pc, #96]	@ (800b1c4 <tcpip_inpkt+0x80>)
 800b162:	4819      	ldr	r0, [pc, #100]	@ (800b1c8 <tcpip_inpkt+0x84>)
 800b164:	f00b f914 	bl	8016390 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800b168:	2009      	movs	r0, #9
 800b16a:	f001 f879 	bl	800c260 <memp_malloc>
 800b16e:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800b170:	697b      	ldr	r3, [r7, #20]
 800b172:	2b00      	cmp	r3, #0
 800b174:	d102      	bne.n	800b17c <tcpip_inpkt+0x38>
    return ERR_MEM;
 800b176:	f04f 33ff 	mov.w	r3, #4294967295
 800b17a:	e01a      	b.n	800b1b2 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800b17c:	697b      	ldr	r3, [r7, #20]
 800b17e:	2200      	movs	r2, #0
 800b180:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800b182:	697b      	ldr	r3, [r7, #20]
 800b184:	68fa      	ldr	r2, [r7, #12]
 800b186:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800b188:	697b      	ldr	r3, [r7, #20]
 800b18a:	68ba      	ldr	r2, [r7, #8]
 800b18c:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800b18e:	697b      	ldr	r3, [r7, #20]
 800b190:	687a      	ldr	r2, [r7, #4]
 800b192:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800b194:	6979      	ldr	r1, [r7, #20]
 800b196:	4809      	ldr	r0, [pc, #36]	@ (800b1bc <tcpip_inpkt+0x78>)
 800b198:	f00a ff06 	bl	8015fa8 <sys_mbox_trypost>
 800b19c:	4603      	mov	r3, r0
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d006      	beq.n	800b1b0 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800b1a2:	6979      	ldr	r1, [r7, #20]
 800b1a4:	2009      	movs	r0, #9
 800b1a6:	f001 f8d1 	bl	800c34c <memp_free>
    return ERR_MEM;
 800b1aa:	f04f 33ff 	mov.w	r3, #4294967295
 800b1ae:	e000      	b.n	800b1b2 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800b1b0:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	3718      	adds	r7, #24
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	bd80      	pop	{r7, pc}
 800b1ba:	bf00      	nop
 800b1bc:	200630dc 	.word	0x200630dc
 800b1c0:	080178d0 	.word	0x080178d0
 800b1c4:	08017948 	.word	0x08017948
 800b1c8:	08017920 	.word	0x08017920

0800b1cc <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800b1cc:	b580      	push	{r7, lr}
 800b1ce:	b082      	sub	sp, #8
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	6078      	str	r0, [r7, #4]
 800b1d4:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800b1d6:	683b      	ldr	r3, [r7, #0]
 800b1d8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b1dc:	f003 0318 	and.w	r3, r3, #24
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d006      	beq.n	800b1f2 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800b1e4:	4a08      	ldr	r2, [pc, #32]	@ (800b208 <tcpip_input+0x3c>)
 800b1e6:	6839      	ldr	r1, [r7, #0]
 800b1e8:	6878      	ldr	r0, [r7, #4]
 800b1ea:	f7ff ffab 	bl	800b144 <tcpip_inpkt>
 800b1ee:	4603      	mov	r3, r0
 800b1f0:	e005      	b.n	800b1fe <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800b1f2:	4a06      	ldr	r2, [pc, #24]	@ (800b20c <tcpip_input+0x40>)
 800b1f4:	6839      	ldr	r1, [r7, #0]
 800b1f6:	6878      	ldr	r0, [r7, #4]
 800b1f8:	f7ff ffa4 	bl	800b144 <tcpip_inpkt>
 800b1fc:	4603      	mov	r3, r0
}
 800b1fe:	4618      	mov	r0, r3
 800b200:	3708      	adds	r7, #8
 800b202:	46bd      	mov	sp, r7
 800b204:	bd80      	pop	{r7, pc}
 800b206:	bf00      	nop
 800b208:	08015db9 	.word	0x08015db9
 800b20c:	08014a6d 	.word	0x08014a6d

0800b210 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800b210:	b580      	push	{r7, lr}
 800b212:	b084      	sub	sp, #16
 800b214:	af00      	add	r7, sp, #0
 800b216:	6078      	str	r0, [r7, #4]
 800b218:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800b21a:	4819      	ldr	r0, [pc, #100]	@ (800b280 <tcpip_try_callback+0x70>)
 800b21c:	f00a ff1d 	bl	801605a <sys_mbox_valid>
 800b220:	4603      	mov	r3, r0
 800b222:	2b00      	cmp	r3, #0
 800b224:	d106      	bne.n	800b234 <tcpip_try_callback+0x24>
 800b226:	4b17      	ldr	r3, [pc, #92]	@ (800b284 <tcpip_try_callback+0x74>)
 800b228:	f240 125d 	movw	r2, #349	@ 0x15d
 800b22c:	4916      	ldr	r1, [pc, #88]	@ (800b288 <tcpip_try_callback+0x78>)
 800b22e:	4817      	ldr	r0, [pc, #92]	@ (800b28c <tcpip_try_callback+0x7c>)
 800b230:	f00b f8ae 	bl	8016390 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800b234:	2008      	movs	r0, #8
 800b236:	f001 f813 	bl	800c260 <memp_malloc>
 800b23a:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d102      	bne.n	800b248 <tcpip_try_callback+0x38>
    return ERR_MEM;
 800b242:	f04f 33ff 	mov.w	r3, #4294967295
 800b246:	e017      	b.n	800b278 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	2201      	movs	r2, #1
 800b24c:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	687a      	ldr	r2, [r7, #4]
 800b252:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	683a      	ldr	r2, [r7, #0]
 800b258:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800b25a:	68f9      	ldr	r1, [r7, #12]
 800b25c:	4808      	ldr	r0, [pc, #32]	@ (800b280 <tcpip_try_callback+0x70>)
 800b25e:	f00a fea3 	bl	8015fa8 <sys_mbox_trypost>
 800b262:	4603      	mov	r3, r0
 800b264:	2b00      	cmp	r3, #0
 800b266:	d006      	beq.n	800b276 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800b268:	68f9      	ldr	r1, [r7, #12]
 800b26a:	2008      	movs	r0, #8
 800b26c:	f001 f86e 	bl	800c34c <memp_free>
    return ERR_MEM;
 800b270:	f04f 33ff 	mov.w	r3, #4294967295
 800b274:	e000      	b.n	800b278 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800b276:	2300      	movs	r3, #0
}
 800b278:	4618      	mov	r0, r3
 800b27a:	3710      	adds	r7, #16
 800b27c:	46bd      	mov	sp, r7
 800b27e:	bd80      	pop	{r7, pc}
 800b280:	200630dc 	.word	0x200630dc
 800b284:	080178d0 	.word	0x080178d0
 800b288:	08017948 	.word	0x08017948
 800b28c:	08017920 	.word	0x08017920

0800b290 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800b290:	b580      	push	{r7, lr}
 800b292:	b084      	sub	sp, #16
 800b294:	af02      	add	r7, sp, #8
 800b296:	6078      	str	r0, [r7, #4]
 800b298:	6039      	str	r1, [r7, #0]
  lwip_init();
 800b29a:	f000 fb3a 	bl	800b912 <lwip_init>

  tcpip_init_done = initfunc;
 800b29e:	4a17      	ldr	r2, [pc, #92]	@ (800b2fc <tcpip_init+0x6c>)
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800b2a4:	4a16      	ldr	r2, [pc, #88]	@ (800b300 <tcpip_init+0x70>)
 800b2a6:	683b      	ldr	r3, [r7, #0]
 800b2a8:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800b2aa:	2106      	movs	r1, #6
 800b2ac:	4815      	ldr	r0, [pc, #84]	@ (800b304 <tcpip_init+0x74>)
 800b2ae:	f00a fe59 	bl	8015f64 <sys_mbox_new>
 800b2b2:	4603      	mov	r3, r0
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d006      	beq.n	800b2c6 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800b2b8:	4b13      	ldr	r3, [pc, #76]	@ (800b308 <tcpip_init+0x78>)
 800b2ba:	f240 2261 	movw	r2, #609	@ 0x261
 800b2be:	4913      	ldr	r1, [pc, #76]	@ (800b30c <tcpip_init+0x7c>)
 800b2c0:	4813      	ldr	r0, [pc, #76]	@ (800b310 <tcpip_init+0x80>)
 800b2c2:	f00b f865 	bl	8016390 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800b2c6:	4813      	ldr	r0, [pc, #76]	@ (800b314 <tcpip_init+0x84>)
 800b2c8:	f00a fee6 	bl	8016098 <sys_mutex_new>
 800b2cc:	4603      	mov	r3, r0
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d006      	beq.n	800b2e0 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800b2d2:	4b0d      	ldr	r3, [pc, #52]	@ (800b308 <tcpip_init+0x78>)
 800b2d4:	f240 2265 	movw	r2, #613	@ 0x265
 800b2d8:	490f      	ldr	r1, [pc, #60]	@ (800b318 <tcpip_init+0x88>)
 800b2da:	480d      	ldr	r0, [pc, #52]	@ (800b310 <tcpip_init+0x80>)
 800b2dc:	f00b f858 	bl	8016390 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	9300      	str	r3, [sp, #0]
 800b2e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b2e8:	2200      	movs	r2, #0
 800b2ea:	490c      	ldr	r1, [pc, #48]	@ (800b31c <tcpip_init+0x8c>)
 800b2ec:	480c      	ldr	r0, [pc, #48]	@ (800b320 <tcpip_init+0x90>)
 800b2ee:	f00a ff0b 	bl	8016108 <sys_thread_new>
}
 800b2f2:	bf00      	nop
 800b2f4:	3708      	adds	r7, #8
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	bd80      	pop	{r7, pc}
 800b2fa:	bf00      	nop
 800b2fc:	200630d4 	.word	0x200630d4
 800b300:	200630d8 	.word	0x200630d8
 800b304:	200630dc 	.word	0x200630dc
 800b308:	080178d0 	.word	0x080178d0
 800b30c:	08017958 	.word	0x08017958
 800b310:	08017920 	.word	0x08017920
 800b314:	200630e0 	.word	0x200630e0
 800b318:	0801797c 	.word	0x0801797c
 800b31c:	0800b04d 	.word	0x0800b04d
 800b320:	080179a0 	.word	0x080179a0

0800b324 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800b324:	b480      	push	{r7}
 800b326:	b083      	sub	sp, #12
 800b328:	af00      	add	r7, sp, #0
 800b32a:	4603      	mov	r3, r0
 800b32c:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800b32e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b332:	021b      	lsls	r3, r3, #8
 800b334:	b21a      	sxth	r2, r3
 800b336:	88fb      	ldrh	r3, [r7, #6]
 800b338:	0a1b      	lsrs	r3, r3, #8
 800b33a:	b29b      	uxth	r3, r3
 800b33c:	b21b      	sxth	r3, r3
 800b33e:	4313      	orrs	r3, r2
 800b340:	b21b      	sxth	r3, r3
 800b342:	b29b      	uxth	r3, r3
}
 800b344:	4618      	mov	r0, r3
 800b346:	370c      	adds	r7, #12
 800b348:	46bd      	mov	sp, r7
 800b34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34e:	4770      	bx	lr

0800b350 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800b350:	b480      	push	{r7}
 800b352:	b083      	sub	sp, #12
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	061a      	lsls	r2, r3, #24
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	021b      	lsls	r3, r3, #8
 800b360:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b364:	431a      	orrs	r2, r3
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	0a1b      	lsrs	r3, r3, #8
 800b36a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800b36e:	431a      	orrs	r2, r3
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	0e1b      	lsrs	r3, r3, #24
 800b374:	4313      	orrs	r3, r2
}
 800b376:	4618      	mov	r0, r3
 800b378:	370c      	adds	r7, #12
 800b37a:	46bd      	mov	sp, r7
 800b37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b380:	4770      	bx	lr

0800b382 <dns_init>:
 * Initialize the resolver: set up the UDP pcb and configure the default server
 * (if DNS_SERVER_ADDRESS is set).
 */
void
dns_init(void)
{
 800b382:	b480      	push	{r7}
 800b384:	af00      	add	r7, sp, #0
#endif

#if DNS_LOCAL_HOSTLIST
  dns_init_local();
#endif
}
 800b386:	bf00      	nop
 800b388:	46bd      	mov	sp, r7
 800b38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b38e:	4770      	bx	lr

0800b390 <dns_tmr>:
 * The DNS resolver client timer - handle retries and timeouts and should
 * be called every DNS_TMR_INTERVAL milliseconds (every second by default).
 */
void
dns_tmr(void)
{
 800b390:	b580      	push	{r7, lr}
 800b392:	af00      	add	r7, sp, #0
  LWIP_DEBUGF(DNS_DEBUG, ("dns_tmr: dns_check_entries\n"));
  dns_check_entries();
 800b394:	f000 faa8 	bl	800b8e8 <dns_check_entries>
}
 800b398:	bf00      	nop
 800b39a:	bd80      	pop	{r7, pc}

0800b39c <dns_send>:
 * @param idx the DNS table entry index for which to send a request
 * @return ERR_OK if packet is sent; an err_t indicating the problem otherwise
 */
static err_t
dns_send(u8_t idx)
{
 800b39c:	b580      	push	{r7, lr}
 800b39e:	b090      	sub	sp, #64	@ 0x40
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	4603      	mov	r3, r0
 800b3a4:	71fb      	strb	r3, [r7, #7]
  struct pbuf *p;
  u16_t query_idx, copy_len;
  const char *hostname, *hostname_part;
  u8_t n;
  u8_t pcb_idx;
  struct dns_table_entry *entry = &dns_table[idx];
 800b3a6:	79fa      	ldrb	r2, [r7, #7]
 800b3a8:	4613      	mov	r3, r2
 800b3aa:	011b      	lsls	r3, r3, #4
 800b3ac:	4413      	add	r3, r2
 800b3ae:	011b      	lsls	r3, r3, #4
 800b3b0:	4a6c      	ldr	r2, [pc, #432]	@ (800b564 <dns_send+0x1c8>)
 800b3b2:	4413      	add	r3, r2
 800b3b4:	633b      	str	r3, [r7, #48]	@ 0x30

  LWIP_DEBUGF(DNS_DEBUG, ("dns_send: dns_servers[%"U16_F"] \"%s\": request\n",
                          (u16_t)(entry->server_idx), entry->name));
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 800b3b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3b8:	7adb      	ldrb	r3, [r3, #11]
 800b3ba:	2b01      	cmp	r3, #1
 800b3bc:	d906      	bls.n	800b3cc <dns_send+0x30>
 800b3be:	4b6a      	ldr	r3, [pc, #424]	@ (800b568 <dns_send+0x1cc>)
 800b3c0:	f240 22fa 	movw	r2, #762	@ 0x2fa
 800b3c4:	4969      	ldr	r1, [pc, #420]	@ (800b56c <dns_send+0x1d0>)
 800b3c6:	486a      	ldr	r0, [pc, #424]	@ (800b570 <dns_send+0x1d4>)
 800b3c8:	f00a ffe2 	bl	8016390 <iprintf>
  if (ip_addr_isany_val(dns_servers[entry->server_idx])
 800b3cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3ce:	7adb      	ldrb	r3, [r3, #11]
 800b3d0:	461a      	mov	r2, r3
 800b3d2:	4b68      	ldr	r3, [pc, #416]	@ (800b574 <dns_send+0x1d8>)
 800b3d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d109      	bne.n	800b3f0 <dns_send+0x54>
      && !entry->is_mdns
#endif
     ) {
    /* DNS server not valid anymore, e.g. PPP netif has been shut down */
    /* call specified callback function if provided */
    dns_call_found(idx, NULL);
 800b3dc:	79fb      	ldrb	r3, [r7, #7]
 800b3de:	2100      	movs	r1, #0
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	f000 f8cb 	bl	800b57c <dns_call_found>
    /* flush this entry */
    entry->state = DNS_STATE_UNUSED;
 800b3e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3e8:	2200      	movs	r2, #0
 800b3ea:	729a      	strb	r2, [r3, #10]
    return ERR_OK;
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	e0b4      	b.n	800b55a <dns_send+0x1be>
  }

  /* if here, we have either a new query or a retry on a previous query to process */
  p = pbuf_alloc(PBUF_TRANSPORT, (u16_t)(SIZEOF_DNS_HDR + strlen(entry->name) + 2 +
 800b3f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3f2:	3310      	adds	r3, #16
 800b3f4:	4618      	mov	r0, r3
 800b3f6:	f7f4 ff23 	bl	8000240 <strlen>
 800b3fa:	4603      	mov	r3, r0
 800b3fc:	b29b      	uxth	r3, r3
 800b3fe:	3312      	adds	r3, #18
 800b400:	b29b      	uxth	r3, r3
 800b402:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800b406:	4619      	mov	r1, r3
 800b408:	2036      	movs	r0, #54	@ 0x36
 800b40a:	f001 fb5f 	bl	800cacc <pbuf_alloc>
 800b40e:	62f8      	str	r0, [r7, #44]	@ 0x2c
                                         SIZEOF_DNS_QUERY), PBUF_RAM);
  if (p != NULL) {
 800b410:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b412:	2b00      	cmp	r3, #0
 800b414:	f000 8095 	beq.w	800b542 <dns_send+0x1a6>
    const ip_addr_t *dst;
    u16_t dst_port;
    /* fill dns header */
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 800b418:	f107 0310 	add.w	r3, r7, #16
 800b41c:	220c      	movs	r2, #12
 800b41e:	2100      	movs	r1, #0
 800b420:	4618      	mov	r0, r3
 800b422:	f00b f86a 	bl	80164fa <memset>
    hdr.id = lwip_htons(entry->txid);
 800b426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b428:	891b      	ldrh	r3, [r3, #8]
 800b42a:	4618      	mov	r0, r3
 800b42c:	f7ff ff7a 	bl	800b324 <lwip_htons>
 800b430:	4603      	mov	r3, r0
 800b432:	823b      	strh	r3, [r7, #16]
    hdr.flags1 = DNS_FLAG1_RD;
 800b434:	2301      	movs	r3, #1
 800b436:	74bb      	strb	r3, [r7, #18]
    hdr.numquestions = PP_HTONS(1);
 800b438:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b43c:	82bb      	strh	r3, [r7, #20]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 800b43e:	f107 0310 	add.w	r3, r7, #16
 800b442:	220c      	movs	r2, #12
 800b444:	4619      	mov	r1, r3
 800b446:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b448:	f002 f8d8 	bl	800d5fc <pbuf_take>
    hostname = entry->name;
 800b44c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b44e:	3310      	adds	r3, #16
 800b450:	63bb      	str	r3, [r7, #56]	@ 0x38
    --hostname;
 800b452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b454:	3b01      	subs	r3, #1
 800b456:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* convert hostname into suitable query format. */
    query_idx = SIZEOF_DNS_HDR;
 800b458:	230c      	movs	r3, #12
 800b45a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    do {
      ++hostname;
 800b45c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b45e:	3301      	adds	r3, #1
 800b460:	63bb      	str	r3, [r7, #56]	@ 0x38
      hostname_part = hostname;
 800b462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b464:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 800b466:	2300      	movs	r3, #0
 800b468:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800b46c:	e007      	b.n	800b47e <dns_send+0xe2>
        ++n;
 800b46e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b472:	3301      	adds	r3, #1
 800b474:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 800b478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b47a:	3301      	adds	r3, #1
 800b47c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b47e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b480:	781b      	ldrb	r3, [r3, #0]
 800b482:	2b2e      	cmp	r3, #46	@ 0x2e
 800b484:	d003      	beq.n	800b48e <dns_send+0xf2>
 800b486:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b488:	781b      	ldrb	r3, [r3, #0]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d1ef      	bne.n	800b46e <dns_send+0xd2>
      }
      copy_len = (u16_t)(hostname - hostname_part);
 800b48e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b492:	1ad3      	subs	r3, r2, r3
 800b494:	84fb      	strh	r3, [r7, #38]	@ 0x26
      if (query_idx + n + 1 > 0xFFFF) {
 800b496:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 800b498:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b49c:	4413      	add	r3, r2
 800b49e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800b4a2:	4293      	cmp	r3, r2
 800b4a4:	dc53      	bgt.n	800b54e <dns_send+0x1b2>
        /* u16_t overflow */
        goto overflow_return;
      }
      pbuf_put_at(p, query_idx, n);
 800b4a6:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800b4aa:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b4ac:	4619      	mov	r1, r3
 800b4ae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b4b0:	f002 f9d2 	bl	800d858 <pbuf_put_at>
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 800b4b4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b4b6:	3301      	adds	r3, #1
 800b4b8:	b29b      	uxth	r3, r3
 800b4ba:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800b4bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b4be:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b4c0:	f002 f92e 	bl	800d720 <pbuf_take_at>
      query_idx = (u16_t)(query_idx + n + 1);
 800b4c4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b4c8:	b29a      	uxth	r2, r3
 800b4ca:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b4cc:	4413      	add	r3, r2
 800b4ce:	b29b      	uxth	r3, r3
 800b4d0:	3301      	adds	r3, #1
 800b4d2:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    } while (*hostname != 0);
 800b4d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4d6:	781b      	ldrb	r3, [r3, #0]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d1bf      	bne.n	800b45c <dns_send+0xc0>
    pbuf_put_at(p, query_idx, 0);
 800b4dc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b4de:	2200      	movs	r2, #0
 800b4e0:	4619      	mov	r1, r3
 800b4e2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b4e4:	f002 f9b8 	bl	800d858 <pbuf_put_at>
    query_idx++;
 800b4e8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b4ea:	3301      	adds	r3, #1
 800b4ec:	87bb      	strh	r3, [r7, #60]	@ 0x3c

    /* fill dns query */
    if (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype)) {
      qry.type = PP_HTONS(DNS_RRTYPE_AAAA);
    } else {
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 800b4ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b4f2:	81bb      	strh	r3, [r7, #12]
    }
    qry.cls = PP_HTONS(DNS_RRCLASS_IN);
 800b4f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b4f8:	81fb      	strh	r3, [r7, #14]
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 800b4fa:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b4fc:	f107 010c 	add.w	r1, r7, #12
 800b500:	2204      	movs	r2, #4
 800b502:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b504:	f002 f90c 	bl	800d720 <pbuf_take_at>

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
    pcb_idx = entry->pcb_idx;
 800b508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b50a:	7bdb      	ldrb	r3, [r3, #15]
 800b50c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
      }
#endif
    } else
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
    {
      dst_port = DNS_SERVER_PORT;
 800b510:	2335      	movs	r3, #53	@ 0x35
 800b512:	847b      	strh	r3, [r7, #34]	@ 0x22
      dst = &dns_servers[entry->server_idx];
 800b514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b516:	7adb      	ldrb	r3, [r3, #11]
 800b518:	009b      	lsls	r3, r3, #2
 800b51a:	4a16      	ldr	r2, [pc, #88]	@ (800b574 <dns_send+0x1d8>)
 800b51c:	4413      	add	r3, r2
 800b51e:	61fb      	str	r3, [r7, #28]
    }
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 800b520:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b524:	4a14      	ldr	r2, [pc, #80]	@ (800b578 <dns_send+0x1dc>)
 800b526:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800b52a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b52c:	69fa      	ldr	r2, [r7, #28]
 800b52e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b530:	f007 fe4e 	bl	80131d0 <udp_sendto>
 800b534:	4603      	mov	r3, r0
 800b536:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    /* free pbuf */
    pbuf_free(p);
 800b53a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b53c:	f001 fdaa 	bl	800d094 <pbuf_free>
 800b540:	e002      	b.n	800b548 <dns_send+0x1ac>
  } else {
    err = ERR_MEM;
 800b542:	23ff      	movs	r3, #255	@ 0xff
 800b544:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  return err;
 800b548:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b54c:	e005      	b.n	800b55a <dns_send+0x1be>
        goto overflow_return;
 800b54e:	bf00      	nop
overflow_return:
  pbuf_free(p);
 800b550:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b552:	f001 fd9f 	bl	800d094 <pbuf_free>
  return ERR_VAL;
 800b556:	f06f 0305 	mvn.w	r3, #5
}
 800b55a:	4618      	mov	r0, r3
 800b55c:	3740      	adds	r7, #64	@ 0x40
 800b55e:	46bd      	mov	sp, r7
 800b560:	bd80      	pop	{r7, pc}
 800b562:	bf00      	nop
 800b564:	200630f4 	.word	0x200630f4
 800b568:	080179b0 	.word	0x080179b0
 800b56c:	080179e0 	.word	0x080179e0
 800b570:	080179f8 	.word	0x080179f8
 800b574:	20063564 	.word	0x20063564
 800b578:	200630e4 	.word	0x200630e4

0800b57c <dns_call_found>:
 * @param idx dns table index of the entry that is resolved or removed
 * @param addr IP address for the hostname (or NULL on error or memory shortage)
 */
static void
dns_call_found(u8_t idx, ip_addr_t *addr)
{
 800b57c:	b590      	push	{r4, r7, lr}
 800b57e:	b085      	sub	sp, #20
 800b580:	af00      	add	r7, sp, #0
 800b582:	4603      	mov	r3, r0
 800b584:	6039      	str	r1, [r7, #0]
 800b586:	71fb      	strb	r3, [r7, #7]
    }
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800b588:	2300      	movs	r3, #0
 800b58a:	73fb      	strb	r3, [r7, #15]
 800b58c:	e03d      	b.n	800b60a <dns_call_found+0x8e>
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 800b58e:	7bfa      	ldrb	r2, [r7, #15]
 800b590:	4957      	ldr	r1, [pc, #348]	@ (800b6f0 <dns_call_found+0x174>)
 800b592:	4613      	mov	r3, r2
 800b594:	005b      	lsls	r3, r3, #1
 800b596:	4413      	add	r3, r2
 800b598:	009b      	lsls	r3, r3, #2
 800b59a:	440b      	add	r3, r1
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d030      	beq.n	800b604 <dns_call_found+0x88>
 800b5a2:	7bfa      	ldrb	r2, [r7, #15]
 800b5a4:	4952      	ldr	r1, [pc, #328]	@ (800b6f0 <dns_call_found+0x174>)
 800b5a6:	4613      	mov	r3, r2
 800b5a8:	005b      	lsls	r3, r3, #1
 800b5aa:	4413      	add	r3, r2
 800b5ac:	009b      	lsls	r3, r3, #2
 800b5ae:	440b      	add	r3, r1
 800b5b0:	3308      	adds	r3, #8
 800b5b2:	781b      	ldrb	r3, [r3, #0]
 800b5b4:	79fa      	ldrb	r2, [r7, #7]
 800b5b6:	429a      	cmp	r2, r3
 800b5b8:	d124      	bne.n	800b604 <dns_call_found+0x88>
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 800b5ba:	7bfa      	ldrb	r2, [r7, #15]
 800b5bc:	494c      	ldr	r1, [pc, #304]	@ (800b6f0 <dns_call_found+0x174>)
 800b5be:	4613      	mov	r3, r2
 800b5c0:	005b      	lsls	r3, r3, #1
 800b5c2:	4413      	add	r3, r2
 800b5c4:	009b      	lsls	r3, r3, #2
 800b5c6:	440b      	add	r3, r1
 800b5c8:	681c      	ldr	r4, [r3, #0]
 800b5ca:	79fa      	ldrb	r2, [r7, #7]
 800b5cc:	4613      	mov	r3, r2
 800b5ce:	011b      	lsls	r3, r3, #4
 800b5d0:	4413      	add	r3, r2
 800b5d2:	011b      	lsls	r3, r3, #4
 800b5d4:	3310      	adds	r3, #16
 800b5d6:	4a47      	ldr	r2, [pc, #284]	@ (800b6f4 <dns_call_found+0x178>)
 800b5d8:	1898      	adds	r0, r3, r2
 800b5da:	7bfa      	ldrb	r2, [r7, #15]
 800b5dc:	4944      	ldr	r1, [pc, #272]	@ (800b6f0 <dns_call_found+0x174>)
 800b5de:	4613      	mov	r3, r2
 800b5e0:	005b      	lsls	r3, r3, #1
 800b5e2:	4413      	add	r3, r2
 800b5e4:	009b      	lsls	r3, r3, #2
 800b5e6:	440b      	add	r3, r1
 800b5e8:	3304      	adds	r3, #4
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	461a      	mov	r2, r3
 800b5ee:	6839      	ldr	r1, [r7, #0]
 800b5f0:	47a0      	blx	r4
      /* flush this entry */
      dns_requests[i].found = NULL;
 800b5f2:	7bfa      	ldrb	r2, [r7, #15]
 800b5f4:	493e      	ldr	r1, [pc, #248]	@ (800b6f0 <dns_call_found+0x174>)
 800b5f6:	4613      	mov	r3, r2
 800b5f8:	005b      	lsls	r3, r3, #1
 800b5fa:	4413      	add	r3, r2
 800b5fc:	009b      	lsls	r3, r3, #2
 800b5fe:	440b      	add	r3, r1
 800b600:	2200      	movs	r2, #0
 800b602:	601a      	str	r2, [r3, #0]
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800b604:	7bfb      	ldrb	r3, [r7, #15]
 800b606:	3301      	adds	r3, #1
 800b608:	73fb      	strb	r3, [r7, #15]
 800b60a:	7bfb      	ldrb	r3, [r7, #15]
 800b60c:	2b03      	cmp	r3, #3
 800b60e:	d9be      	bls.n	800b58e <dns_call_found+0x12>
  }
  dns_requests[idx].found = NULL;
#endif
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  /* close the pcb used unless other request are using it */
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800b610:	2300      	movs	r3, #0
 800b612:	73fb      	strb	r3, [r7, #15]
 800b614:	e031      	b.n	800b67a <dns_call_found+0xfe>
    if (i == idx) {
 800b616:	7bfa      	ldrb	r2, [r7, #15]
 800b618:	79fb      	ldrb	r3, [r7, #7]
 800b61a:	429a      	cmp	r2, r3
 800b61c:	d029      	beq.n	800b672 <dns_call_found+0xf6>
      continue; /* only check other requests */
    }
    if (dns_table[i].state == DNS_STATE_ASKING) {
 800b61e:	7bfa      	ldrb	r2, [r7, #15]
 800b620:	4934      	ldr	r1, [pc, #208]	@ (800b6f4 <dns_call_found+0x178>)
 800b622:	4613      	mov	r3, r2
 800b624:	011b      	lsls	r3, r3, #4
 800b626:	4413      	add	r3, r2
 800b628:	011b      	lsls	r3, r3, #4
 800b62a:	440b      	add	r3, r1
 800b62c:	330a      	adds	r3, #10
 800b62e:	781b      	ldrb	r3, [r3, #0]
 800b630:	2b02      	cmp	r3, #2
 800b632:	d11f      	bne.n	800b674 <dns_call_found+0xf8>
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 800b634:	7bfa      	ldrb	r2, [r7, #15]
 800b636:	492f      	ldr	r1, [pc, #188]	@ (800b6f4 <dns_call_found+0x178>)
 800b638:	4613      	mov	r3, r2
 800b63a:	011b      	lsls	r3, r3, #4
 800b63c:	4413      	add	r3, r2
 800b63e:	011b      	lsls	r3, r3, #4
 800b640:	440b      	add	r3, r1
 800b642:	330f      	adds	r3, #15
 800b644:	7819      	ldrb	r1, [r3, #0]
 800b646:	79fa      	ldrb	r2, [r7, #7]
 800b648:	482a      	ldr	r0, [pc, #168]	@ (800b6f4 <dns_call_found+0x178>)
 800b64a:	4613      	mov	r3, r2
 800b64c:	011b      	lsls	r3, r3, #4
 800b64e:	4413      	add	r3, r2
 800b650:	011b      	lsls	r3, r3, #4
 800b652:	4403      	add	r3, r0
 800b654:	330f      	adds	r3, #15
 800b656:	781b      	ldrb	r3, [r3, #0]
 800b658:	4299      	cmp	r1, r3
 800b65a:	d10b      	bne.n	800b674 <dns_call_found+0xf8>
        /* another request is still using the same pcb */
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 800b65c:	79fa      	ldrb	r2, [r7, #7]
 800b65e:	4925      	ldr	r1, [pc, #148]	@ (800b6f4 <dns_call_found+0x178>)
 800b660:	4613      	mov	r3, r2
 800b662:	011b      	lsls	r3, r3, #4
 800b664:	4413      	add	r3, r2
 800b666:	011b      	lsls	r3, r3, #4
 800b668:	440b      	add	r3, r1
 800b66a:	330f      	adds	r3, #15
 800b66c:	2204      	movs	r2, #4
 800b66e:	701a      	strb	r2, [r3, #0]
        break;
 800b670:	e006      	b.n	800b680 <dns_call_found+0x104>
      continue; /* only check other requests */
 800b672:	bf00      	nop
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 800b674:	7bfb      	ldrb	r3, [r7, #15]
 800b676:	3301      	adds	r3, #1
 800b678:	73fb      	strb	r3, [r7, #15]
 800b67a:	7bfb      	ldrb	r3, [r7, #15]
 800b67c:	2b03      	cmp	r3, #3
 800b67e:	d9ca      	bls.n	800b616 <dns_call_found+0x9a>
      }
    }
  }
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 800b680:	79fa      	ldrb	r2, [r7, #7]
 800b682:	491c      	ldr	r1, [pc, #112]	@ (800b6f4 <dns_call_found+0x178>)
 800b684:	4613      	mov	r3, r2
 800b686:	011b      	lsls	r3, r3, #4
 800b688:	4413      	add	r3, r2
 800b68a:	011b      	lsls	r3, r3, #4
 800b68c:	440b      	add	r3, r1
 800b68e:	330f      	adds	r3, #15
 800b690:	781b      	ldrb	r3, [r3, #0]
 800b692:	2b03      	cmp	r3, #3
 800b694:	d827      	bhi.n	800b6e6 <dns_call_found+0x16a>
    /* if we come here, the pcb is not used any more and can be removed */
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 800b696:	79fa      	ldrb	r2, [r7, #7]
 800b698:	4916      	ldr	r1, [pc, #88]	@ (800b6f4 <dns_call_found+0x178>)
 800b69a:	4613      	mov	r3, r2
 800b69c:	011b      	lsls	r3, r3, #4
 800b69e:	4413      	add	r3, r2
 800b6a0:	011b      	lsls	r3, r3, #4
 800b6a2:	440b      	add	r3, r1
 800b6a4:	330f      	adds	r3, #15
 800b6a6:	781b      	ldrb	r3, [r3, #0]
 800b6a8:	461a      	mov	r2, r3
 800b6aa:	4b13      	ldr	r3, [pc, #76]	@ (800b6f8 <dns_call_found+0x17c>)
 800b6ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	f007 ffdd 	bl	8013670 <udp_remove>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 800b6b6:	79fa      	ldrb	r2, [r7, #7]
 800b6b8:	490e      	ldr	r1, [pc, #56]	@ (800b6f4 <dns_call_found+0x178>)
 800b6ba:	4613      	mov	r3, r2
 800b6bc:	011b      	lsls	r3, r3, #4
 800b6be:	4413      	add	r3, r2
 800b6c0:	011b      	lsls	r3, r3, #4
 800b6c2:	440b      	add	r3, r1
 800b6c4:	330f      	adds	r3, #15
 800b6c6:	781b      	ldrb	r3, [r3, #0]
 800b6c8:	4619      	mov	r1, r3
 800b6ca:	4b0b      	ldr	r3, [pc, #44]	@ (800b6f8 <dns_call_found+0x17c>)
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 800b6d2:	79fa      	ldrb	r2, [r7, #7]
 800b6d4:	4907      	ldr	r1, [pc, #28]	@ (800b6f4 <dns_call_found+0x178>)
 800b6d6:	4613      	mov	r3, r2
 800b6d8:	011b      	lsls	r3, r3, #4
 800b6da:	4413      	add	r3, r2
 800b6dc:	011b      	lsls	r3, r3, #4
 800b6de:	440b      	add	r3, r1
 800b6e0:	330f      	adds	r3, #15
 800b6e2:	2204      	movs	r2, #4
 800b6e4:	701a      	strb	r2, [r3, #0]
  }
#endif
}
 800b6e6:	bf00      	nop
 800b6e8:	3714      	adds	r7, #20
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	bd90      	pop	{r4, r7, pc}
 800b6ee:	bf00      	nop
 800b6f0:	20063534 	.word	0x20063534
 800b6f4:	200630f4 	.word	0x200630f4
 800b6f8:	200630e4 	.word	0x200630e4

0800b6fc <dns_create_txid>:

/* Create a query transmission ID that is unique for all outstanding queries */
static u16_t
dns_create_txid(void)
{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	b082      	sub	sp, #8
 800b700:	af00      	add	r7, sp, #0
  u16_t txid;
  u8_t i;

again:
  txid = (u16_t)DNS_RAND_TXID();
 800b702:	f00a fd45 	bl	8016190 <rand>
 800b706:	4603      	mov	r3, r0
 800b708:	80bb      	strh	r3, [r7, #4]

  /* check whether the ID is unique */
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 800b70a:	2300      	movs	r3, #0
 800b70c:	71fb      	strb	r3, [r7, #7]
 800b70e:	e01a      	b.n	800b746 <dns_create_txid+0x4a>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 800b710:	79fa      	ldrb	r2, [r7, #7]
 800b712:	4911      	ldr	r1, [pc, #68]	@ (800b758 <dns_create_txid+0x5c>)
 800b714:	4613      	mov	r3, r2
 800b716:	011b      	lsls	r3, r3, #4
 800b718:	4413      	add	r3, r2
 800b71a:	011b      	lsls	r3, r3, #4
 800b71c:	440b      	add	r3, r1
 800b71e:	330a      	adds	r3, #10
 800b720:	781b      	ldrb	r3, [r3, #0]
 800b722:	2b02      	cmp	r3, #2
 800b724:	d10c      	bne.n	800b740 <dns_create_txid+0x44>
        (dns_table[i].txid == txid)) {
 800b726:	79fa      	ldrb	r2, [r7, #7]
 800b728:	490b      	ldr	r1, [pc, #44]	@ (800b758 <dns_create_txid+0x5c>)
 800b72a:	4613      	mov	r3, r2
 800b72c:	011b      	lsls	r3, r3, #4
 800b72e:	4413      	add	r3, r2
 800b730:	011b      	lsls	r3, r3, #4
 800b732:	440b      	add	r3, r1
 800b734:	3308      	adds	r3, #8
 800b736:	881b      	ldrh	r3, [r3, #0]
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 800b738:	88ba      	ldrh	r2, [r7, #4]
 800b73a:	429a      	cmp	r2, r3
 800b73c:	d100      	bne.n	800b740 <dns_create_txid+0x44>
      /* ID already used by another pending query */
      goto again;
 800b73e:	e7e0      	b.n	800b702 <dns_create_txid+0x6>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 800b740:	79fb      	ldrb	r3, [r7, #7]
 800b742:	3301      	adds	r3, #1
 800b744:	71fb      	strb	r3, [r7, #7]
 800b746:	79fb      	ldrb	r3, [r7, #7]
 800b748:	2b03      	cmp	r3, #3
 800b74a:	d9e1      	bls.n	800b710 <dns_create_txid+0x14>
    }
  }

  return txid;
 800b74c:	88bb      	ldrh	r3, [r7, #4]
}
 800b74e:	4618      	mov	r0, r3
 800b750:	3708      	adds	r7, #8
 800b752:	46bd      	mov	sp, r7
 800b754:	bd80      	pop	{r7, pc}
 800b756:	bf00      	nop
 800b758:	200630f4 	.word	0x200630f4

0800b75c <dns_backupserver_available>:
/**
 * Check whether there are other backup DNS servers available to try
 */
static u8_t
dns_backupserver_available(struct dns_table_entry *pentry)
{
 800b75c:	b480      	push	{r7}
 800b75e:	b085      	sub	sp, #20
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]
  u8_t ret = 0;
 800b764:	2300      	movs	r3, #0
 800b766:	73fb      	strb	r3, [r7, #15]

  if (pentry) {
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d00d      	beq.n	800b78a <dns_backupserver_available+0x2e>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	7adb      	ldrb	r3, [r3, #11]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d109      	bne.n	800b78a <dns_backupserver_available+0x2e>
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	7adb      	ldrb	r3, [r3, #11]
 800b77a:	3301      	adds	r3, #1
 800b77c:	4a06      	ldr	r2, [pc, #24]	@ (800b798 <dns_backupserver_available+0x3c>)
 800b77e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d001      	beq.n	800b78a <dns_backupserver_available+0x2e>
      ret = 1;
 800b786:	2301      	movs	r3, #1
 800b788:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800b78a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b78c:	4618      	mov	r0, r3
 800b78e:	3714      	adds	r7, #20
 800b790:	46bd      	mov	sp, r7
 800b792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b796:	4770      	bx	lr
 800b798:	20063564 	.word	0x20063564

0800b79c <dns_check_entry>:
 *
 * @param i index of the dns_table entry to check
 */
static void
dns_check_entry(u8_t i)
{
 800b79c:	b580      	push	{r7, lr}
 800b79e:	b084      	sub	sp, #16
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	4603      	mov	r3, r0
 800b7a4:	71fb      	strb	r3, [r7, #7]
  err_t err;
  struct dns_table_entry *entry = &dns_table[i];
 800b7a6:	79fa      	ldrb	r2, [r7, #7]
 800b7a8:	4613      	mov	r3, r2
 800b7aa:	011b      	lsls	r3, r3, #4
 800b7ac:	4413      	add	r3, r2
 800b7ae:	011b      	lsls	r3, r3, #4
 800b7b0:	4a48      	ldr	r2, [pc, #288]	@ (800b8d4 <dns_check_entry+0x138>)
 800b7b2:	4413      	add	r3, r2
 800b7b4:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 800b7b6:	79fb      	ldrb	r3, [r7, #7]
 800b7b8:	2b03      	cmp	r3, #3
 800b7ba:	d906      	bls.n	800b7ca <dns_check_entry+0x2e>
 800b7bc:	4b46      	ldr	r3, [pc, #280]	@ (800b8d8 <dns_check_entry+0x13c>)
 800b7be:	f240 421c 	movw	r2, #1052	@ 0x41c
 800b7c2:	4946      	ldr	r1, [pc, #280]	@ (800b8dc <dns_check_entry+0x140>)
 800b7c4:	4846      	ldr	r0, [pc, #280]	@ (800b8e0 <dns_check_entry+0x144>)
 800b7c6:	f00a fde3 	bl	8016390 <iprintf>

  switch (entry->state) {
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	7a9b      	ldrb	r3, [r3, #10]
 800b7ce:	2b03      	cmp	r3, #3
 800b7d0:	d86f      	bhi.n	800b8b2 <dns_check_entry+0x116>
 800b7d2:	a201      	add	r2, pc, #4	@ (adr r2, 800b7d8 <dns_check_entry+0x3c>)
 800b7d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7d8:	0800b8c3 	.word	0x0800b8c3
 800b7dc:	0800b7e9 	.word	0x0800b7e9
 800b7e0:	0800b81b 	.word	0x0800b81b
 800b7e4:	0800b891 	.word	0x0800b891
    case DNS_STATE_NEW:
      /* initialize new entry */
      entry->txid = dns_create_txid();
 800b7e8:	f7ff ff88 	bl	800b6fc <dns_create_txid>
 800b7ec:	4603      	mov	r3, r0
 800b7ee:	461a      	mov	r2, r3
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	811a      	strh	r2, [r3, #8]
      entry->state = DNS_STATE_ASKING;
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	2202      	movs	r2, #2
 800b7f8:	729a      	strb	r2, [r3, #10]
      entry->server_idx = 0;
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	72da      	strb	r2, [r3, #11]
      entry->tmr = 1;
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	2201      	movs	r2, #1
 800b804:	731a      	strb	r2, [r3, #12]
      entry->retries = 0;
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	2200      	movs	r2, #0
 800b80a:	735a      	strb	r2, [r3, #13]

      /* send DNS packet for this entry */
      err = dns_send(i);
 800b80c:	79fb      	ldrb	r3, [r7, #7]
 800b80e:	4618      	mov	r0, r3
 800b810:	f7ff fdc4 	bl	800b39c <dns_send>
 800b814:	4603      	mov	r3, r0
 800b816:	72fb      	strb	r3, [r7, #11]
      if (err != ERR_OK) {
        LWIP_DEBUGF(DNS_DEBUG | LWIP_DBG_LEVEL_WARNING,
                    ("dns_send returned error: %s\n", lwip_strerr(err)));
      }
      break;
 800b818:	e058      	b.n	800b8cc <dns_check_entry+0x130>
    case DNS_STATE_ASKING:
      if (--entry->tmr == 0) {
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	7b1b      	ldrb	r3, [r3, #12]
 800b81e:	3b01      	subs	r3, #1
 800b820:	b2da      	uxtb	r2, r3
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	731a      	strb	r2, [r3, #12]
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	7b1b      	ldrb	r3, [r3, #12]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d14b      	bne.n	800b8c6 <dns_check_entry+0x12a>
        if (++entry->retries == DNS_MAX_RETRIES) {
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	7b5b      	ldrb	r3, [r3, #13]
 800b832:	3301      	adds	r3, #1
 800b834:	b2da      	uxtb	r2, r3
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	735a      	strb	r2, [r3, #13]
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	7b5b      	ldrb	r3, [r3, #13]
 800b83e:	2b04      	cmp	r3, #4
 800b840:	d11b      	bne.n	800b87a <dns_check_entry+0xde>
          if (dns_backupserver_available(entry)
 800b842:	68f8      	ldr	r0, [r7, #12]
 800b844:	f7ff ff8a 	bl	800b75c <dns_backupserver_available>
 800b848:	4603      	mov	r3, r0
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d00c      	beq.n	800b868 <dns_check_entry+0xcc>
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
              && !entry->is_mdns
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
             ) {
            /* change of server */
            entry->server_idx++;
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	7adb      	ldrb	r3, [r3, #11]
 800b852:	3301      	adds	r3, #1
 800b854:	b2da      	uxtb	r2, r3
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	72da      	strb	r2, [r3, #11]
            entry->tmr = 1;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	2201      	movs	r2, #1
 800b85e:	731a      	strb	r2, [r3, #12]
            entry->retries = 0;
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	2200      	movs	r2, #0
 800b864:	735a      	strb	r2, [r3, #13]
 800b866:	e00c      	b.n	800b882 <dns_check_entry+0xe6>
          } else {
            LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": timeout\n", entry->name));
            /* call specified callback function if provided */
            dns_call_found(i, NULL);
 800b868:	79fb      	ldrb	r3, [r7, #7]
 800b86a:	2100      	movs	r1, #0
 800b86c:	4618      	mov	r0, r3
 800b86e:	f7ff fe85 	bl	800b57c <dns_call_found>
            /* flush this entry */
            entry->state = DNS_STATE_UNUSED;
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	2200      	movs	r2, #0
 800b876:	729a      	strb	r2, [r3, #10]
            break;
 800b878:	e028      	b.n	800b8cc <dns_check_entry+0x130>
          }
        } else {
          /* wait longer for the next retry */
          entry->tmr = entry->retries;
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	7b5a      	ldrb	r2, [r3, #13]
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	731a      	strb	r2, [r3, #12]
        }

        /* send DNS packet for this entry */
        err = dns_send(i);
 800b882:	79fb      	ldrb	r3, [r7, #7]
 800b884:	4618      	mov	r0, r3
 800b886:	f7ff fd89 	bl	800b39c <dns_send>
 800b88a:	4603      	mov	r3, r0
 800b88c:	72fb      	strb	r3, [r7, #11]
        if (err != ERR_OK) {
          LWIP_DEBUGF(DNS_DEBUG | LWIP_DBG_LEVEL_WARNING,
                      ("dns_send returned error: %s\n", lwip_strerr(err)));
        }
      }
      break;
 800b88e:	e01a      	b.n	800b8c6 <dns_check_entry+0x12a>
    case DNS_STATE_DONE:
      /* if the time to live is nul */
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d008      	beq.n	800b8aa <dns_check_entry+0x10e>
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	1e5a      	subs	r2, r3, #1
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	601a      	str	r2, [r3, #0]
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d10f      	bne.n	800b8ca <dns_check_entry+0x12e>
        LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": flush\n", entry->name));
        /* flush this entry, there cannot be any related pending entries in this state */
        entry->state = DNS_STATE_UNUSED;
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	729a      	strb	r2, [r3, #10]
      }
      break;
 800b8b0:	e00b      	b.n	800b8ca <dns_check_entry+0x12e>
    case DNS_STATE_UNUSED:
      /* nothing to do */
      break;
    default:
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 800b8b2:	4b09      	ldr	r3, [pc, #36]	@ (800b8d8 <dns_check_entry+0x13c>)
 800b8b4:	f240 425b 	movw	r2, #1115	@ 0x45b
 800b8b8:	490a      	ldr	r1, [pc, #40]	@ (800b8e4 <dns_check_entry+0x148>)
 800b8ba:	4809      	ldr	r0, [pc, #36]	@ (800b8e0 <dns_check_entry+0x144>)
 800b8bc:	f00a fd68 	bl	8016390 <iprintf>
      break;
 800b8c0:	e004      	b.n	800b8cc <dns_check_entry+0x130>
      break;
 800b8c2:	bf00      	nop
 800b8c4:	e002      	b.n	800b8cc <dns_check_entry+0x130>
      break;
 800b8c6:	bf00      	nop
 800b8c8:	e000      	b.n	800b8cc <dns_check_entry+0x130>
      break;
 800b8ca:	bf00      	nop
  }
}
 800b8cc:	bf00      	nop
 800b8ce:	3710      	adds	r7, #16
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	bd80      	pop	{r7, pc}
 800b8d4:	200630f4 	.word	0x200630f4
 800b8d8:	080179b0 	.word	0x080179b0
 800b8dc:	08017a20 	.word	0x08017a20
 800b8e0:	080179f8 	.word	0x080179f8
 800b8e4:	08017a3c 	.word	0x08017a3c

0800b8e8 <dns_check_entries>:
/**
 * Call dns_check_entry for each entry in dns_table - check all entries.
 */
static void
dns_check_entries(void)
{
 800b8e8:	b580      	push	{r7, lr}
 800b8ea:	b082      	sub	sp, #8
 800b8ec:	af00      	add	r7, sp, #0
  u8_t i;

  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	71fb      	strb	r3, [r7, #7]
 800b8f2:	e006      	b.n	800b902 <dns_check_entries+0x1a>
    dns_check_entry(i);
 800b8f4:	79fb      	ldrb	r3, [r7, #7]
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	f7ff ff50 	bl	800b79c <dns_check_entry>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 800b8fc:	79fb      	ldrb	r3, [r7, #7]
 800b8fe:	3301      	adds	r3, #1
 800b900:	71fb      	strb	r3, [r7, #7]
 800b902:	79fb      	ldrb	r3, [r7, #7]
 800b904:	2b03      	cmp	r3, #3
 800b906:	d9f5      	bls.n	800b8f4 <dns_check_entries+0xc>
  }
}
 800b908:	bf00      	nop
 800b90a:	bf00      	nop
 800b90c:	3708      	adds	r7, #8
 800b90e:	46bd      	mov	sp, r7
 800b910:	bd80      	pop	{r7, pc}

0800b912 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800b912:	b580      	push	{r7, lr}
 800b914:	b082      	sub	sp, #8
 800b916:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800b918:	2300      	movs	r3, #0
 800b91a:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800b91c:	f00a fbae 	bl	801607c <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800b920:	f000 f8d6 	bl	800bad0 <mem_init>
  memp_init();
 800b924:	f000 fc2e 	bl	800c184 <memp_init>
  pbuf_init();
  netif_init();
 800b928:	f000 fd3a 	bl	800c3a0 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800b92c:	f007 fa88 	bl	8012e40 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800b930:	f001 ffb4 	bl	800d89c <tcp_init>
#endif /* LWIP_TCP */
#if LWIP_IGMP
  igmp_init();
#endif /* LWIP_IGMP */
#if LWIP_DNS
  dns_init();
 800b934:	f7ff fd25 	bl	800b382 <dns_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800b938:	f007 f9c8 	bl	8012ccc <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800b93c:	bf00      	nop
 800b93e:	3708      	adds	r7, #8
 800b940:	46bd      	mov	sp, r7
 800b942:	bd80      	pop	{r7, pc}

0800b944 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800b944:	b480      	push	{r7}
 800b946:	b083      	sub	sp, #12
 800b948:	af00      	add	r7, sp, #0
 800b94a:	4603      	mov	r3, r0
 800b94c:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800b94e:	4b05      	ldr	r3, [pc, #20]	@ (800b964 <ptr_to_mem+0x20>)
 800b950:	681a      	ldr	r2, [r3, #0]
 800b952:	88fb      	ldrh	r3, [r7, #6]
 800b954:	4413      	add	r3, r2
}
 800b956:	4618      	mov	r0, r3
 800b958:	370c      	adds	r7, #12
 800b95a:	46bd      	mov	sp, r7
 800b95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b960:	4770      	bx	lr
 800b962:	bf00      	nop
 800b964:	20063584 	.word	0x20063584

0800b968 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800b968:	b480      	push	{r7}
 800b96a:	b083      	sub	sp, #12
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800b970:	4b05      	ldr	r3, [pc, #20]	@ (800b988 <mem_to_ptr+0x20>)
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	687a      	ldr	r2, [r7, #4]
 800b976:	1ad3      	subs	r3, r2, r3
 800b978:	b29b      	uxth	r3, r3
}
 800b97a:	4618      	mov	r0, r3
 800b97c:	370c      	adds	r7, #12
 800b97e:	46bd      	mov	sp, r7
 800b980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b984:	4770      	bx	lr
 800b986:	bf00      	nop
 800b988:	20063584 	.word	0x20063584

0800b98c <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800b98c:	b590      	push	{r4, r7, lr}
 800b98e:	b085      	sub	sp, #20
 800b990:	af00      	add	r7, sp, #0
 800b992:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800b994:	4b45      	ldr	r3, [pc, #276]	@ (800baac <plug_holes+0x120>)
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	687a      	ldr	r2, [r7, #4]
 800b99a:	429a      	cmp	r2, r3
 800b99c:	d206      	bcs.n	800b9ac <plug_holes+0x20>
 800b99e:	4b44      	ldr	r3, [pc, #272]	@ (800bab0 <plug_holes+0x124>)
 800b9a0:	f240 12df 	movw	r2, #479	@ 0x1df
 800b9a4:	4943      	ldr	r1, [pc, #268]	@ (800bab4 <plug_holes+0x128>)
 800b9a6:	4844      	ldr	r0, [pc, #272]	@ (800bab8 <plug_holes+0x12c>)
 800b9a8:	f00a fcf2 	bl	8016390 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800b9ac:	4b43      	ldr	r3, [pc, #268]	@ (800babc <plug_holes+0x130>)
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	687a      	ldr	r2, [r7, #4]
 800b9b2:	429a      	cmp	r2, r3
 800b9b4:	d306      	bcc.n	800b9c4 <plug_holes+0x38>
 800b9b6:	4b3e      	ldr	r3, [pc, #248]	@ (800bab0 <plug_holes+0x124>)
 800b9b8:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800b9bc:	4940      	ldr	r1, [pc, #256]	@ (800bac0 <plug_holes+0x134>)
 800b9be:	483e      	ldr	r0, [pc, #248]	@ (800bab8 <plug_holes+0x12c>)
 800b9c0:	f00a fce6 	bl	8016390 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	791b      	ldrb	r3, [r3, #4]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d006      	beq.n	800b9da <plug_holes+0x4e>
 800b9cc:	4b38      	ldr	r3, [pc, #224]	@ (800bab0 <plug_holes+0x124>)
 800b9ce:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800b9d2:	493c      	ldr	r1, [pc, #240]	@ (800bac4 <plug_holes+0x138>)
 800b9d4:	4838      	ldr	r0, [pc, #224]	@ (800bab8 <plug_holes+0x12c>)
 800b9d6:	f00a fcdb 	bl	8016390 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	881b      	ldrh	r3, [r3, #0]
 800b9de:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800b9e2:	d906      	bls.n	800b9f2 <plug_holes+0x66>
 800b9e4:	4b32      	ldr	r3, [pc, #200]	@ (800bab0 <plug_holes+0x124>)
 800b9e6:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800b9ea:	4937      	ldr	r1, [pc, #220]	@ (800bac8 <plug_holes+0x13c>)
 800b9ec:	4832      	ldr	r0, [pc, #200]	@ (800bab8 <plug_holes+0x12c>)
 800b9ee:	f00a fccf 	bl	8016390 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	881b      	ldrh	r3, [r3, #0]
 800b9f6:	4618      	mov	r0, r3
 800b9f8:	f7ff ffa4 	bl	800b944 <ptr_to_mem>
 800b9fc:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800b9fe:	687a      	ldr	r2, [r7, #4]
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	429a      	cmp	r2, r3
 800ba04:	d024      	beq.n	800ba50 <plug_holes+0xc4>
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	791b      	ldrb	r3, [r3, #4]
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d120      	bne.n	800ba50 <plug_holes+0xc4>
 800ba0e:	4b2b      	ldr	r3, [pc, #172]	@ (800babc <plug_holes+0x130>)
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	68fa      	ldr	r2, [r7, #12]
 800ba14:	429a      	cmp	r2, r3
 800ba16:	d01b      	beq.n	800ba50 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800ba18:	4b2c      	ldr	r3, [pc, #176]	@ (800bacc <plug_holes+0x140>)
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	68fa      	ldr	r2, [r7, #12]
 800ba1e:	429a      	cmp	r2, r3
 800ba20:	d102      	bne.n	800ba28 <plug_holes+0x9c>
      lfree = mem;
 800ba22:	4a2a      	ldr	r2, [pc, #168]	@ (800bacc <plug_holes+0x140>)
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	881a      	ldrh	r2, [r3, #0]
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	881b      	ldrh	r3, [r3, #0]
 800ba34:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800ba38:	d00a      	beq.n	800ba50 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	881b      	ldrh	r3, [r3, #0]
 800ba3e:	4618      	mov	r0, r3
 800ba40:	f7ff ff80 	bl	800b944 <ptr_to_mem>
 800ba44:	4604      	mov	r4, r0
 800ba46:	6878      	ldr	r0, [r7, #4]
 800ba48:	f7ff ff8e 	bl	800b968 <mem_to_ptr>
 800ba4c:	4603      	mov	r3, r0
 800ba4e:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	885b      	ldrh	r3, [r3, #2]
 800ba54:	4618      	mov	r0, r3
 800ba56:	f7ff ff75 	bl	800b944 <ptr_to_mem>
 800ba5a:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800ba5c:	68ba      	ldr	r2, [r7, #8]
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	429a      	cmp	r2, r3
 800ba62:	d01f      	beq.n	800baa4 <plug_holes+0x118>
 800ba64:	68bb      	ldr	r3, [r7, #8]
 800ba66:	791b      	ldrb	r3, [r3, #4]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d11b      	bne.n	800baa4 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800ba6c:	4b17      	ldr	r3, [pc, #92]	@ (800bacc <plug_holes+0x140>)
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	687a      	ldr	r2, [r7, #4]
 800ba72:	429a      	cmp	r2, r3
 800ba74:	d102      	bne.n	800ba7c <plug_holes+0xf0>
      lfree = pmem;
 800ba76:	4a15      	ldr	r2, [pc, #84]	@ (800bacc <plug_holes+0x140>)
 800ba78:	68bb      	ldr	r3, [r7, #8]
 800ba7a:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	881a      	ldrh	r2, [r3, #0]
 800ba80:	68bb      	ldr	r3, [r7, #8]
 800ba82:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	881b      	ldrh	r3, [r3, #0]
 800ba88:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800ba8c:	d00a      	beq.n	800baa4 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	881b      	ldrh	r3, [r3, #0]
 800ba92:	4618      	mov	r0, r3
 800ba94:	f7ff ff56 	bl	800b944 <ptr_to_mem>
 800ba98:	4604      	mov	r4, r0
 800ba9a:	68b8      	ldr	r0, [r7, #8]
 800ba9c:	f7ff ff64 	bl	800b968 <mem_to_ptr>
 800baa0:	4603      	mov	r3, r0
 800baa2:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800baa4:	bf00      	nop
 800baa6:	3714      	adds	r7, #20
 800baa8:	46bd      	mov	sp, r7
 800baaa:	bd90      	pop	{r4, r7, pc}
 800baac:	20063584 	.word	0x20063584
 800bab0:	08017a5c 	.word	0x08017a5c
 800bab4:	08017a8c 	.word	0x08017a8c
 800bab8:	08017aa4 	.word	0x08017aa4
 800babc:	20063588 	.word	0x20063588
 800bac0:	08017acc 	.word	0x08017acc
 800bac4:	08017ae8 	.word	0x08017ae8
 800bac8:	08017b04 	.word	0x08017b04
 800bacc:	20063590 	.word	0x20063590

0800bad0 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b082      	sub	sp, #8
 800bad4:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800bad6:	4b1d      	ldr	r3, [pc, #116]	@ (800bb4c <mem_init+0x7c>)
 800bad8:	4a1d      	ldr	r2, [pc, #116]	@ (800bb50 <mem_init+0x80>)
 800bada:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800badc:	4b1b      	ldr	r3, [pc, #108]	@ (800bb4c <mem_init+0x7c>)
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 800bae8:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	2200      	movs	r2, #0
 800baee:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	2200      	movs	r2, #0
 800baf4:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800baf6:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 800bafa:	f7ff ff23 	bl	800b944 <ptr_to_mem>
 800bafe:	4603      	mov	r3, r0
 800bb00:	4a14      	ldr	r2, [pc, #80]	@ (800bb54 <mem_init+0x84>)
 800bb02:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800bb04:	4b13      	ldr	r3, [pc, #76]	@ (800bb54 <mem_init+0x84>)
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	2201      	movs	r2, #1
 800bb0a:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800bb0c:	4b11      	ldr	r3, [pc, #68]	@ (800bb54 <mem_init+0x84>)
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 800bb14:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800bb16:	4b0f      	ldr	r3, [pc, #60]	@ (800bb54 <mem_init+0x84>)
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 800bb1e:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800bb20:	4b0a      	ldr	r3, [pc, #40]	@ (800bb4c <mem_init+0x7c>)
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	4a0c      	ldr	r2, [pc, #48]	@ (800bb58 <mem_init+0x88>)
 800bb26:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800bb28:	480c      	ldr	r0, [pc, #48]	@ (800bb5c <mem_init+0x8c>)
 800bb2a:	f00a fab5 	bl	8016098 <sys_mutex_new>
 800bb2e:	4603      	mov	r3, r0
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d006      	beq.n	800bb42 <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800bb34:	4b0a      	ldr	r3, [pc, #40]	@ (800bb60 <mem_init+0x90>)
 800bb36:	f240 221f 	movw	r2, #543	@ 0x21f
 800bb3a:	490a      	ldr	r1, [pc, #40]	@ (800bb64 <mem_init+0x94>)
 800bb3c:	480a      	ldr	r0, [pc, #40]	@ (800bb68 <mem_init+0x98>)
 800bb3e:	f00a fc27 	bl	8016390 <iprintf>
  }
}
 800bb42:	bf00      	nop
 800bb44:	3708      	adds	r7, #8
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bd80      	pop	{r7, pc}
 800bb4a:	bf00      	nop
 800bb4c:	20063584 	.word	0x20063584
 800bb50:	20048000 	.word	0x20048000
 800bb54:	20063588 	.word	0x20063588
 800bb58:	20063590 	.word	0x20063590
 800bb5c:	2006358c 	.word	0x2006358c
 800bb60:	08017a5c 	.word	0x08017a5c
 800bb64:	08017b30 	.word	0x08017b30
 800bb68:	08017aa4 	.word	0x08017aa4

0800bb6c <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800bb6c:	b580      	push	{r7, lr}
 800bb6e:	b086      	sub	sp, #24
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800bb74:	6878      	ldr	r0, [r7, #4]
 800bb76:	f7ff fef7 	bl	800b968 <mem_to_ptr>
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	881b      	ldrh	r3, [r3, #0]
 800bb82:	4618      	mov	r0, r3
 800bb84:	f7ff fede 	bl	800b944 <ptr_to_mem>
 800bb88:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	885b      	ldrh	r3, [r3, #2]
 800bb8e:	4618      	mov	r0, r3
 800bb90:	f7ff fed8 	bl	800b944 <ptr_to_mem>
 800bb94:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	881b      	ldrh	r3, [r3, #0]
 800bb9a:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800bb9e:	d818      	bhi.n	800bbd2 <mem_link_valid+0x66>
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	885b      	ldrh	r3, [r3, #2]
 800bba4:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800bba8:	d813      	bhi.n	800bbd2 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800bbae:	8afa      	ldrh	r2, [r7, #22]
 800bbb0:	429a      	cmp	r2, r3
 800bbb2:	d004      	beq.n	800bbbe <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	881b      	ldrh	r3, [r3, #0]
 800bbb8:	8afa      	ldrh	r2, [r7, #22]
 800bbba:	429a      	cmp	r2, r3
 800bbbc:	d109      	bne.n	800bbd2 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800bbbe:	4b08      	ldr	r3, [pc, #32]	@ (800bbe0 <mem_link_valid+0x74>)
 800bbc0:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800bbc2:	693a      	ldr	r2, [r7, #16]
 800bbc4:	429a      	cmp	r2, r3
 800bbc6:	d006      	beq.n	800bbd6 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800bbc8:	693b      	ldr	r3, [r7, #16]
 800bbca:	885b      	ldrh	r3, [r3, #2]
 800bbcc:	8afa      	ldrh	r2, [r7, #22]
 800bbce:	429a      	cmp	r2, r3
 800bbd0:	d001      	beq.n	800bbd6 <mem_link_valid+0x6a>
    return 0;
 800bbd2:	2300      	movs	r3, #0
 800bbd4:	e000      	b.n	800bbd8 <mem_link_valid+0x6c>
  }
  return 1;
 800bbd6:	2301      	movs	r3, #1
}
 800bbd8:	4618      	mov	r0, r3
 800bbda:	3718      	adds	r7, #24
 800bbdc:	46bd      	mov	sp, r7
 800bbde:	bd80      	pop	{r7, pc}
 800bbe0:	20063588 	.word	0x20063588

0800bbe4 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b088      	sub	sp, #32
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d070      	beq.n	800bcd4 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	f003 0303 	and.w	r3, r3, #3
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d00d      	beq.n	800bc18 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800bbfc:	4b37      	ldr	r3, [pc, #220]	@ (800bcdc <mem_free+0xf8>)
 800bbfe:	f240 2273 	movw	r2, #627	@ 0x273
 800bc02:	4937      	ldr	r1, [pc, #220]	@ (800bce0 <mem_free+0xfc>)
 800bc04:	4837      	ldr	r0, [pc, #220]	@ (800bce4 <mem_free+0x100>)
 800bc06:	f00a fbc3 	bl	8016390 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800bc0a:	f00a faa3 	bl	8016154 <sys_arch_protect>
 800bc0e:	60f8      	str	r0, [r7, #12]
 800bc10:	68f8      	ldr	r0, [r7, #12]
 800bc12:	f00a faad 	bl	8016170 <sys_arch_unprotect>
    return;
 800bc16:	e05e      	b.n	800bcd6 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	3b08      	subs	r3, #8
 800bc1c:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800bc1e:	4b32      	ldr	r3, [pc, #200]	@ (800bce8 <mem_free+0x104>)
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	69fa      	ldr	r2, [r7, #28]
 800bc24:	429a      	cmp	r2, r3
 800bc26:	d306      	bcc.n	800bc36 <mem_free+0x52>
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	f103 020c 	add.w	r2, r3, #12
 800bc2e:	4b2f      	ldr	r3, [pc, #188]	@ (800bcec <mem_free+0x108>)
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	429a      	cmp	r2, r3
 800bc34:	d90d      	bls.n	800bc52 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800bc36:	4b29      	ldr	r3, [pc, #164]	@ (800bcdc <mem_free+0xf8>)
 800bc38:	f240 227f 	movw	r2, #639	@ 0x27f
 800bc3c:	492c      	ldr	r1, [pc, #176]	@ (800bcf0 <mem_free+0x10c>)
 800bc3e:	4829      	ldr	r0, [pc, #164]	@ (800bce4 <mem_free+0x100>)
 800bc40:	f00a fba6 	bl	8016390 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800bc44:	f00a fa86 	bl	8016154 <sys_arch_protect>
 800bc48:	6138      	str	r0, [r7, #16]
 800bc4a:	6938      	ldr	r0, [r7, #16]
 800bc4c:	f00a fa90 	bl	8016170 <sys_arch_unprotect>
    return;
 800bc50:	e041      	b.n	800bcd6 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800bc52:	4828      	ldr	r0, [pc, #160]	@ (800bcf4 <mem_free+0x110>)
 800bc54:	f00a fa3c 	bl	80160d0 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800bc58:	69fb      	ldr	r3, [r7, #28]
 800bc5a:	791b      	ldrb	r3, [r3, #4]
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d110      	bne.n	800bc82 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800bc60:	4b1e      	ldr	r3, [pc, #120]	@ (800bcdc <mem_free+0xf8>)
 800bc62:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800bc66:	4924      	ldr	r1, [pc, #144]	@ (800bcf8 <mem_free+0x114>)
 800bc68:	481e      	ldr	r0, [pc, #120]	@ (800bce4 <mem_free+0x100>)
 800bc6a:	f00a fb91 	bl	8016390 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800bc6e:	4821      	ldr	r0, [pc, #132]	@ (800bcf4 <mem_free+0x110>)
 800bc70:	f00a fa3d 	bl	80160ee <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800bc74:	f00a fa6e 	bl	8016154 <sys_arch_protect>
 800bc78:	6178      	str	r0, [r7, #20]
 800bc7a:	6978      	ldr	r0, [r7, #20]
 800bc7c:	f00a fa78 	bl	8016170 <sys_arch_unprotect>
    return;
 800bc80:	e029      	b.n	800bcd6 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800bc82:	69f8      	ldr	r0, [r7, #28]
 800bc84:	f7ff ff72 	bl	800bb6c <mem_link_valid>
 800bc88:	4603      	mov	r3, r0
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d110      	bne.n	800bcb0 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800bc8e:	4b13      	ldr	r3, [pc, #76]	@ (800bcdc <mem_free+0xf8>)
 800bc90:	f240 2295 	movw	r2, #661	@ 0x295
 800bc94:	4919      	ldr	r1, [pc, #100]	@ (800bcfc <mem_free+0x118>)
 800bc96:	4813      	ldr	r0, [pc, #76]	@ (800bce4 <mem_free+0x100>)
 800bc98:	f00a fb7a 	bl	8016390 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800bc9c:	4815      	ldr	r0, [pc, #84]	@ (800bcf4 <mem_free+0x110>)
 800bc9e:	f00a fa26 	bl	80160ee <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800bca2:	f00a fa57 	bl	8016154 <sys_arch_protect>
 800bca6:	61b8      	str	r0, [r7, #24]
 800bca8:	69b8      	ldr	r0, [r7, #24]
 800bcaa:	f00a fa61 	bl	8016170 <sys_arch_unprotect>
    return;
 800bcae:	e012      	b.n	800bcd6 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800bcb0:	69fb      	ldr	r3, [r7, #28]
 800bcb2:	2200      	movs	r2, #0
 800bcb4:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800bcb6:	4b12      	ldr	r3, [pc, #72]	@ (800bd00 <mem_free+0x11c>)
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	69fa      	ldr	r2, [r7, #28]
 800bcbc:	429a      	cmp	r2, r3
 800bcbe:	d202      	bcs.n	800bcc6 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800bcc0:	4a0f      	ldr	r2, [pc, #60]	@ (800bd00 <mem_free+0x11c>)
 800bcc2:	69fb      	ldr	r3, [r7, #28]
 800bcc4:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800bcc6:	69f8      	ldr	r0, [r7, #28]
 800bcc8:	f7ff fe60 	bl	800b98c <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800bccc:	4809      	ldr	r0, [pc, #36]	@ (800bcf4 <mem_free+0x110>)
 800bcce:	f00a fa0e 	bl	80160ee <sys_mutex_unlock>
 800bcd2:	e000      	b.n	800bcd6 <mem_free+0xf2>
    return;
 800bcd4:	bf00      	nop
}
 800bcd6:	3720      	adds	r7, #32
 800bcd8:	46bd      	mov	sp, r7
 800bcda:	bd80      	pop	{r7, pc}
 800bcdc:	08017a5c 	.word	0x08017a5c
 800bce0:	08017b4c 	.word	0x08017b4c
 800bce4:	08017aa4 	.word	0x08017aa4
 800bce8:	20063584 	.word	0x20063584
 800bcec:	20063588 	.word	0x20063588
 800bcf0:	08017b70 	.word	0x08017b70
 800bcf4:	2006358c 	.word	0x2006358c
 800bcf8:	08017b8c 	.word	0x08017b8c
 800bcfc:	08017bb4 	.word	0x08017bb4
 800bd00:	20063590 	.word	0x20063590

0800bd04 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800bd04:	b580      	push	{r7, lr}
 800bd06:	b088      	sub	sp, #32
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	6078      	str	r0, [r7, #4]
 800bd0c:	460b      	mov	r3, r1
 800bd0e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800bd10:	887b      	ldrh	r3, [r7, #2]
 800bd12:	3303      	adds	r3, #3
 800bd14:	b29b      	uxth	r3, r3
 800bd16:	f023 0303 	bic.w	r3, r3, #3
 800bd1a:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800bd1c:	8bfb      	ldrh	r3, [r7, #30]
 800bd1e:	2b0b      	cmp	r3, #11
 800bd20:	d801      	bhi.n	800bd26 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800bd22:	230c      	movs	r3, #12
 800bd24:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800bd26:	8bfb      	ldrh	r3, [r7, #30]
 800bd28:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800bd2c:	d803      	bhi.n	800bd36 <mem_trim+0x32>
 800bd2e:	8bfa      	ldrh	r2, [r7, #30]
 800bd30:	887b      	ldrh	r3, [r7, #2]
 800bd32:	429a      	cmp	r2, r3
 800bd34:	d201      	bcs.n	800bd3a <mem_trim+0x36>
    return NULL;
 800bd36:	2300      	movs	r3, #0
 800bd38:	e0d8      	b.n	800beec <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800bd3a:	4b6e      	ldr	r3, [pc, #440]	@ (800bef4 <mem_trim+0x1f0>)
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	687a      	ldr	r2, [r7, #4]
 800bd40:	429a      	cmp	r2, r3
 800bd42:	d304      	bcc.n	800bd4e <mem_trim+0x4a>
 800bd44:	4b6c      	ldr	r3, [pc, #432]	@ (800bef8 <mem_trim+0x1f4>)
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	687a      	ldr	r2, [r7, #4]
 800bd4a:	429a      	cmp	r2, r3
 800bd4c:	d306      	bcc.n	800bd5c <mem_trim+0x58>
 800bd4e:	4b6b      	ldr	r3, [pc, #428]	@ (800befc <mem_trim+0x1f8>)
 800bd50:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800bd54:	496a      	ldr	r1, [pc, #424]	@ (800bf00 <mem_trim+0x1fc>)
 800bd56:	486b      	ldr	r0, [pc, #428]	@ (800bf04 <mem_trim+0x200>)
 800bd58:	f00a fb1a 	bl	8016390 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800bd5c:	4b65      	ldr	r3, [pc, #404]	@ (800bef4 <mem_trim+0x1f0>)
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	687a      	ldr	r2, [r7, #4]
 800bd62:	429a      	cmp	r2, r3
 800bd64:	d304      	bcc.n	800bd70 <mem_trim+0x6c>
 800bd66:	4b64      	ldr	r3, [pc, #400]	@ (800bef8 <mem_trim+0x1f4>)
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	687a      	ldr	r2, [r7, #4]
 800bd6c:	429a      	cmp	r2, r3
 800bd6e:	d307      	bcc.n	800bd80 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800bd70:	f00a f9f0 	bl	8016154 <sys_arch_protect>
 800bd74:	60b8      	str	r0, [r7, #8]
 800bd76:	68b8      	ldr	r0, [r7, #8]
 800bd78:	f00a f9fa 	bl	8016170 <sys_arch_unprotect>
    return rmem;
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	e0b5      	b.n	800beec <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	3b08      	subs	r3, #8
 800bd84:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800bd86:	69b8      	ldr	r0, [r7, #24]
 800bd88:	f7ff fdee 	bl	800b968 <mem_to_ptr>
 800bd8c:	4603      	mov	r3, r0
 800bd8e:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800bd90:	69bb      	ldr	r3, [r7, #24]
 800bd92:	881a      	ldrh	r2, [r3, #0]
 800bd94:	8afb      	ldrh	r3, [r7, #22]
 800bd96:	1ad3      	subs	r3, r2, r3
 800bd98:	b29b      	uxth	r3, r3
 800bd9a:	3b08      	subs	r3, #8
 800bd9c:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800bd9e:	8bfa      	ldrh	r2, [r7, #30]
 800bda0:	8abb      	ldrh	r3, [r7, #20]
 800bda2:	429a      	cmp	r2, r3
 800bda4:	d906      	bls.n	800bdb4 <mem_trim+0xb0>
 800bda6:	4b55      	ldr	r3, [pc, #340]	@ (800befc <mem_trim+0x1f8>)
 800bda8:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800bdac:	4956      	ldr	r1, [pc, #344]	@ (800bf08 <mem_trim+0x204>)
 800bdae:	4855      	ldr	r0, [pc, #340]	@ (800bf04 <mem_trim+0x200>)
 800bdb0:	f00a faee 	bl	8016390 <iprintf>
  if (newsize > size) {
 800bdb4:	8bfa      	ldrh	r2, [r7, #30]
 800bdb6:	8abb      	ldrh	r3, [r7, #20]
 800bdb8:	429a      	cmp	r2, r3
 800bdba:	d901      	bls.n	800bdc0 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	e095      	b.n	800beec <mem_trim+0x1e8>
  }
  if (newsize == size) {
 800bdc0:	8bfa      	ldrh	r2, [r7, #30]
 800bdc2:	8abb      	ldrh	r3, [r7, #20]
 800bdc4:	429a      	cmp	r2, r3
 800bdc6:	d101      	bne.n	800bdcc <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	e08f      	b.n	800beec <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800bdcc:	484f      	ldr	r0, [pc, #316]	@ (800bf0c <mem_trim+0x208>)
 800bdce:	f00a f97f 	bl	80160d0 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800bdd2:	69bb      	ldr	r3, [r7, #24]
 800bdd4:	881b      	ldrh	r3, [r3, #0]
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	f7ff fdb4 	bl	800b944 <ptr_to_mem>
 800bddc:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800bdde:	693b      	ldr	r3, [r7, #16]
 800bde0:	791b      	ldrb	r3, [r3, #4]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d13f      	bne.n	800be66 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800bde6:	69bb      	ldr	r3, [r7, #24]
 800bde8:	881b      	ldrh	r3, [r3, #0]
 800bdea:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800bdee:	d106      	bne.n	800bdfe <mem_trim+0xfa>
 800bdf0:	4b42      	ldr	r3, [pc, #264]	@ (800befc <mem_trim+0x1f8>)
 800bdf2:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800bdf6:	4946      	ldr	r1, [pc, #280]	@ (800bf10 <mem_trim+0x20c>)
 800bdf8:	4842      	ldr	r0, [pc, #264]	@ (800bf04 <mem_trim+0x200>)
 800bdfa:	f00a fac9 	bl	8016390 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800bdfe:	693b      	ldr	r3, [r7, #16]
 800be00:	881b      	ldrh	r3, [r3, #0]
 800be02:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800be04:	8afa      	ldrh	r2, [r7, #22]
 800be06:	8bfb      	ldrh	r3, [r7, #30]
 800be08:	4413      	add	r3, r2
 800be0a:	b29b      	uxth	r3, r3
 800be0c:	3308      	adds	r3, #8
 800be0e:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800be10:	4b40      	ldr	r3, [pc, #256]	@ (800bf14 <mem_trim+0x210>)
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	693a      	ldr	r2, [r7, #16]
 800be16:	429a      	cmp	r2, r3
 800be18:	d106      	bne.n	800be28 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 800be1a:	89fb      	ldrh	r3, [r7, #14]
 800be1c:	4618      	mov	r0, r3
 800be1e:	f7ff fd91 	bl	800b944 <ptr_to_mem>
 800be22:	4603      	mov	r3, r0
 800be24:	4a3b      	ldr	r2, [pc, #236]	@ (800bf14 <mem_trim+0x210>)
 800be26:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800be28:	89fb      	ldrh	r3, [r7, #14]
 800be2a:	4618      	mov	r0, r3
 800be2c:	f7ff fd8a 	bl	800b944 <ptr_to_mem>
 800be30:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800be32:	693b      	ldr	r3, [r7, #16]
 800be34:	2200      	movs	r2, #0
 800be36:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800be38:	693b      	ldr	r3, [r7, #16]
 800be3a:	89ba      	ldrh	r2, [r7, #12]
 800be3c:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800be3e:	693b      	ldr	r3, [r7, #16]
 800be40:	8afa      	ldrh	r2, [r7, #22]
 800be42:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800be44:	69bb      	ldr	r3, [r7, #24]
 800be46:	89fa      	ldrh	r2, [r7, #14]
 800be48:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800be4a:	693b      	ldr	r3, [r7, #16]
 800be4c:	881b      	ldrh	r3, [r3, #0]
 800be4e:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800be52:	d047      	beq.n	800bee4 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800be54:	693b      	ldr	r3, [r7, #16]
 800be56:	881b      	ldrh	r3, [r3, #0]
 800be58:	4618      	mov	r0, r3
 800be5a:	f7ff fd73 	bl	800b944 <ptr_to_mem>
 800be5e:	4602      	mov	r2, r0
 800be60:	89fb      	ldrh	r3, [r7, #14]
 800be62:	8053      	strh	r3, [r2, #2]
 800be64:	e03e      	b.n	800bee4 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800be66:	8bfb      	ldrh	r3, [r7, #30]
 800be68:	f103 0214 	add.w	r2, r3, #20
 800be6c:	8abb      	ldrh	r3, [r7, #20]
 800be6e:	429a      	cmp	r2, r3
 800be70:	d838      	bhi.n	800bee4 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800be72:	8afa      	ldrh	r2, [r7, #22]
 800be74:	8bfb      	ldrh	r3, [r7, #30]
 800be76:	4413      	add	r3, r2
 800be78:	b29b      	uxth	r3, r3
 800be7a:	3308      	adds	r3, #8
 800be7c:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800be7e:	69bb      	ldr	r3, [r7, #24]
 800be80:	881b      	ldrh	r3, [r3, #0]
 800be82:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800be86:	d106      	bne.n	800be96 <mem_trim+0x192>
 800be88:	4b1c      	ldr	r3, [pc, #112]	@ (800befc <mem_trim+0x1f8>)
 800be8a:	f240 3216 	movw	r2, #790	@ 0x316
 800be8e:	4920      	ldr	r1, [pc, #128]	@ (800bf10 <mem_trim+0x20c>)
 800be90:	481c      	ldr	r0, [pc, #112]	@ (800bf04 <mem_trim+0x200>)
 800be92:	f00a fa7d 	bl	8016390 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800be96:	89fb      	ldrh	r3, [r7, #14]
 800be98:	4618      	mov	r0, r3
 800be9a:	f7ff fd53 	bl	800b944 <ptr_to_mem>
 800be9e:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800bea0:	4b1c      	ldr	r3, [pc, #112]	@ (800bf14 <mem_trim+0x210>)
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	693a      	ldr	r2, [r7, #16]
 800bea6:	429a      	cmp	r2, r3
 800bea8:	d202      	bcs.n	800beb0 <mem_trim+0x1ac>
      lfree = mem2;
 800beaa:	4a1a      	ldr	r2, [pc, #104]	@ (800bf14 <mem_trim+0x210>)
 800beac:	693b      	ldr	r3, [r7, #16]
 800beae:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800beb0:	693b      	ldr	r3, [r7, #16]
 800beb2:	2200      	movs	r2, #0
 800beb4:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800beb6:	69bb      	ldr	r3, [r7, #24]
 800beb8:	881a      	ldrh	r2, [r3, #0]
 800beba:	693b      	ldr	r3, [r7, #16]
 800bebc:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800bebe:	693b      	ldr	r3, [r7, #16]
 800bec0:	8afa      	ldrh	r2, [r7, #22]
 800bec2:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800bec4:	69bb      	ldr	r3, [r7, #24]
 800bec6:	89fa      	ldrh	r2, [r7, #14]
 800bec8:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800beca:	693b      	ldr	r3, [r7, #16]
 800becc:	881b      	ldrh	r3, [r3, #0]
 800bece:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800bed2:	d007      	beq.n	800bee4 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800bed4:	693b      	ldr	r3, [r7, #16]
 800bed6:	881b      	ldrh	r3, [r3, #0]
 800bed8:	4618      	mov	r0, r3
 800beda:	f7ff fd33 	bl	800b944 <ptr_to_mem>
 800bede:	4602      	mov	r2, r0
 800bee0:	89fb      	ldrh	r3, [r7, #14]
 800bee2:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800bee4:	4809      	ldr	r0, [pc, #36]	@ (800bf0c <mem_trim+0x208>)
 800bee6:	f00a f902 	bl	80160ee <sys_mutex_unlock>
  return rmem;
 800beea:	687b      	ldr	r3, [r7, #4]
}
 800beec:	4618      	mov	r0, r3
 800beee:	3720      	adds	r7, #32
 800bef0:	46bd      	mov	sp, r7
 800bef2:	bd80      	pop	{r7, pc}
 800bef4:	20063584 	.word	0x20063584
 800bef8:	20063588 	.word	0x20063588
 800befc:	08017a5c 	.word	0x08017a5c
 800bf00:	08017be8 	.word	0x08017be8
 800bf04:	08017aa4 	.word	0x08017aa4
 800bf08:	08017c00 	.word	0x08017c00
 800bf0c:	2006358c 	.word	0x2006358c
 800bf10:	08017c20 	.word	0x08017c20
 800bf14:	20063590 	.word	0x20063590

0800bf18 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800bf18:	b580      	push	{r7, lr}
 800bf1a:	b088      	sub	sp, #32
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	4603      	mov	r3, r0
 800bf20:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800bf22:	88fb      	ldrh	r3, [r7, #6]
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d101      	bne.n	800bf2c <mem_malloc+0x14>
    return NULL;
 800bf28:	2300      	movs	r3, #0
 800bf2a:	e0e2      	b.n	800c0f2 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800bf2c:	88fb      	ldrh	r3, [r7, #6]
 800bf2e:	3303      	adds	r3, #3
 800bf30:	b29b      	uxth	r3, r3
 800bf32:	f023 0303 	bic.w	r3, r3, #3
 800bf36:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800bf38:	8bbb      	ldrh	r3, [r7, #28]
 800bf3a:	2b0b      	cmp	r3, #11
 800bf3c:	d801      	bhi.n	800bf42 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800bf3e:	230c      	movs	r3, #12
 800bf40:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800bf42:	8bbb      	ldrh	r3, [r7, #28]
 800bf44:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800bf48:	d803      	bhi.n	800bf52 <mem_malloc+0x3a>
 800bf4a:	8bba      	ldrh	r2, [r7, #28]
 800bf4c:	88fb      	ldrh	r3, [r7, #6]
 800bf4e:	429a      	cmp	r2, r3
 800bf50:	d201      	bcs.n	800bf56 <mem_malloc+0x3e>
    return NULL;
 800bf52:	2300      	movs	r3, #0
 800bf54:	e0cd      	b.n	800c0f2 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800bf56:	4869      	ldr	r0, [pc, #420]	@ (800c0fc <mem_malloc+0x1e4>)
 800bf58:	f00a f8ba 	bl	80160d0 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800bf5c:	4b68      	ldr	r3, [pc, #416]	@ (800c100 <mem_malloc+0x1e8>)
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	4618      	mov	r0, r3
 800bf62:	f7ff fd01 	bl	800b968 <mem_to_ptr>
 800bf66:	4603      	mov	r3, r0
 800bf68:	83fb      	strh	r3, [r7, #30]
 800bf6a:	e0b7      	b.n	800c0dc <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800bf6c:	8bfb      	ldrh	r3, [r7, #30]
 800bf6e:	4618      	mov	r0, r3
 800bf70:	f7ff fce8 	bl	800b944 <ptr_to_mem>
 800bf74:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800bf76:	697b      	ldr	r3, [r7, #20]
 800bf78:	791b      	ldrb	r3, [r3, #4]
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	f040 80a7 	bne.w	800c0ce <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800bf80:	697b      	ldr	r3, [r7, #20]
 800bf82:	881b      	ldrh	r3, [r3, #0]
 800bf84:	461a      	mov	r2, r3
 800bf86:	8bfb      	ldrh	r3, [r7, #30]
 800bf88:	1ad3      	subs	r3, r2, r3
 800bf8a:	f1a3 0208 	sub.w	r2, r3, #8
 800bf8e:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800bf90:	429a      	cmp	r2, r3
 800bf92:	f0c0 809c 	bcc.w	800c0ce <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800bf96:	697b      	ldr	r3, [r7, #20]
 800bf98:	881b      	ldrh	r3, [r3, #0]
 800bf9a:	461a      	mov	r2, r3
 800bf9c:	8bfb      	ldrh	r3, [r7, #30]
 800bf9e:	1ad3      	subs	r3, r2, r3
 800bfa0:	f1a3 0208 	sub.w	r2, r3, #8
 800bfa4:	8bbb      	ldrh	r3, [r7, #28]
 800bfa6:	3314      	adds	r3, #20
 800bfa8:	429a      	cmp	r2, r3
 800bfaa:	d333      	bcc.n	800c014 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800bfac:	8bfa      	ldrh	r2, [r7, #30]
 800bfae:	8bbb      	ldrh	r3, [r7, #28]
 800bfb0:	4413      	add	r3, r2
 800bfb2:	b29b      	uxth	r3, r3
 800bfb4:	3308      	adds	r3, #8
 800bfb6:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800bfb8:	8a7b      	ldrh	r3, [r7, #18]
 800bfba:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800bfbe:	d106      	bne.n	800bfce <mem_malloc+0xb6>
 800bfc0:	4b50      	ldr	r3, [pc, #320]	@ (800c104 <mem_malloc+0x1ec>)
 800bfc2:	f240 3287 	movw	r2, #903	@ 0x387
 800bfc6:	4950      	ldr	r1, [pc, #320]	@ (800c108 <mem_malloc+0x1f0>)
 800bfc8:	4850      	ldr	r0, [pc, #320]	@ (800c10c <mem_malloc+0x1f4>)
 800bfca:	f00a f9e1 	bl	8016390 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800bfce:	8a7b      	ldrh	r3, [r7, #18]
 800bfd0:	4618      	mov	r0, r3
 800bfd2:	f7ff fcb7 	bl	800b944 <ptr_to_mem>
 800bfd6:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	2200      	movs	r2, #0
 800bfdc:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800bfde:	697b      	ldr	r3, [r7, #20]
 800bfe0:	881a      	ldrh	r2, [r3, #0]
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	8bfa      	ldrh	r2, [r7, #30]
 800bfea:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800bfec:	697b      	ldr	r3, [r7, #20]
 800bfee:	8a7a      	ldrh	r2, [r7, #18]
 800bff0:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800bff2:	697b      	ldr	r3, [r7, #20]
 800bff4:	2201      	movs	r2, #1
 800bff6:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	881b      	ldrh	r3, [r3, #0]
 800bffc:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800c000:	d00b      	beq.n	800c01a <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	881b      	ldrh	r3, [r3, #0]
 800c006:	4618      	mov	r0, r3
 800c008:	f7ff fc9c 	bl	800b944 <ptr_to_mem>
 800c00c:	4602      	mov	r2, r0
 800c00e:	8a7b      	ldrh	r3, [r7, #18]
 800c010:	8053      	strh	r3, [r2, #2]
 800c012:	e002      	b.n	800c01a <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800c014:	697b      	ldr	r3, [r7, #20]
 800c016:	2201      	movs	r2, #1
 800c018:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800c01a:	4b39      	ldr	r3, [pc, #228]	@ (800c100 <mem_malloc+0x1e8>)
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	697a      	ldr	r2, [r7, #20]
 800c020:	429a      	cmp	r2, r3
 800c022:	d127      	bne.n	800c074 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 800c024:	4b36      	ldr	r3, [pc, #216]	@ (800c100 <mem_malloc+0x1e8>)
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800c02a:	e005      	b.n	800c038 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800c02c:	69bb      	ldr	r3, [r7, #24]
 800c02e:	881b      	ldrh	r3, [r3, #0]
 800c030:	4618      	mov	r0, r3
 800c032:	f7ff fc87 	bl	800b944 <ptr_to_mem>
 800c036:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800c038:	69bb      	ldr	r3, [r7, #24]
 800c03a:	791b      	ldrb	r3, [r3, #4]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d004      	beq.n	800c04a <mem_malloc+0x132>
 800c040:	4b33      	ldr	r3, [pc, #204]	@ (800c110 <mem_malloc+0x1f8>)
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	69ba      	ldr	r2, [r7, #24]
 800c046:	429a      	cmp	r2, r3
 800c048:	d1f0      	bne.n	800c02c <mem_malloc+0x114>
          }
          lfree = cur;
 800c04a:	4a2d      	ldr	r2, [pc, #180]	@ (800c100 <mem_malloc+0x1e8>)
 800c04c:	69bb      	ldr	r3, [r7, #24]
 800c04e:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800c050:	4b2b      	ldr	r3, [pc, #172]	@ (800c100 <mem_malloc+0x1e8>)
 800c052:	681a      	ldr	r2, [r3, #0]
 800c054:	4b2e      	ldr	r3, [pc, #184]	@ (800c110 <mem_malloc+0x1f8>)
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	429a      	cmp	r2, r3
 800c05a:	d00b      	beq.n	800c074 <mem_malloc+0x15c>
 800c05c:	4b28      	ldr	r3, [pc, #160]	@ (800c100 <mem_malloc+0x1e8>)
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	791b      	ldrb	r3, [r3, #4]
 800c062:	2b00      	cmp	r3, #0
 800c064:	d006      	beq.n	800c074 <mem_malloc+0x15c>
 800c066:	4b27      	ldr	r3, [pc, #156]	@ (800c104 <mem_malloc+0x1ec>)
 800c068:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800c06c:	4929      	ldr	r1, [pc, #164]	@ (800c114 <mem_malloc+0x1fc>)
 800c06e:	4827      	ldr	r0, [pc, #156]	@ (800c10c <mem_malloc+0x1f4>)
 800c070:	f00a f98e 	bl	8016390 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800c074:	4821      	ldr	r0, [pc, #132]	@ (800c0fc <mem_malloc+0x1e4>)
 800c076:	f00a f83a 	bl	80160ee <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800c07a:	8bba      	ldrh	r2, [r7, #28]
 800c07c:	697b      	ldr	r3, [r7, #20]
 800c07e:	4413      	add	r3, r2
 800c080:	3308      	adds	r3, #8
 800c082:	4a23      	ldr	r2, [pc, #140]	@ (800c110 <mem_malloc+0x1f8>)
 800c084:	6812      	ldr	r2, [r2, #0]
 800c086:	4293      	cmp	r3, r2
 800c088:	d906      	bls.n	800c098 <mem_malloc+0x180>
 800c08a:	4b1e      	ldr	r3, [pc, #120]	@ (800c104 <mem_malloc+0x1ec>)
 800c08c:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800c090:	4921      	ldr	r1, [pc, #132]	@ (800c118 <mem_malloc+0x200>)
 800c092:	481e      	ldr	r0, [pc, #120]	@ (800c10c <mem_malloc+0x1f4>)
 800c094:	f00a f97c 	bl	8016390 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800c098:	697b      	ldr	r3, [r7, #20]
 800c09a:	f003 0303 	and.w	r3, r3, #3
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d006      	beq.n	800c0b0 <mem_malloc+0x198>
 800c0a2:	4b18      	ldr	r3, [pc, #96]	@ (800c104 <mem_malloc+0x1ec>)
 800c0a4:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800c0a8:	491c      	ldr	r1, [pc, #112]	@ (800c11c <mem_malloc+0x204>)
 800c0aa:	4818      	ldr	r0, [pc, #96]	@ (800c10c <mem_malloc+0x1f4>)
 800c0ac:	f00a f970 	bl	8016390 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800c0b0:	697b      	ldr	r3, [r7, #20]
 800c0b2:	f003 0303 	and.w	r3, r3, #3
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d006      	beq.n	800c0c8 <mem_malloc+0x1b0>
 800c0ba:	4b12      	ldr	r3, [pc, #72]	@ (800c104 <mem_malloc+0x1ec>)
 800c0bc:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800c0c0:	4917      	ldr	r1, [pc, #92]	@ (800c120 <mem_malloc+0x208>)
 800c0c2:	4812      	ldr	r0, [pc, #72]	@ (800c10c <mem_malloc+0x1f4>)
 800c0c4:	f00a f964 	bl	8016390 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800c0c8:	697b      	ldr	r3, [r7, #20]
 800c0ca:	3308      	adds	r3, #8
 800c0cc:	e011      	b.n	800c0f2 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 800c0ce:	8bfb      	ldrh	r3, [r7, #30]
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	f7ff fc37 	bl	800b944 <ptr_to_mem>
 800c0d6:	4603      	mov	r3, r0
 800c0d8:	881b      	ldrh	r3, [r3, #0]
 800c0da:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800c0dc:	8bfa      	ldrh	r2, [r7, #30]
 800c0de:	8bbb      	ldrh	r3, [r7, #28]
 800c0e0:	f5c3 537a 	rsb	r3, r3, #16000	@ 0x3e80
 800c0e4:	429a      	cmp	r2, r3
 800c0e6:	f4ff af41 	bcc.w	800bf6c <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800c0ea:	4804      	ldr	r0, [pc, #16]	@ (800c0fc <mem_malloc+0x1e4>)
 800c0ec:	f009 ffff 	bl	80160ee <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800c0f0:	2300      	movs	r3, #0
}
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	3720      	adds	r7, #32
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	bd80      	pop	{r7, pc}
 800c0fa:	bf00      	nop
 800c0fc:	2006358c 	.word	0x2006358c
 800c100:	20063590 	.word	0x20063590
 800c104:	08017a5c 	.word	0x08017a5c
 800c108:	08017c20 	.word	0x08017c20
 800c10c:	08017aa4 	.word	0x08017aa4
 800c110:	20063588 	.word	0x20063588
 800c114:	08017c34 	.word	0x08017c34
 800c118:	08017c50 	.word	0x08017c50
 800c11c:	08017c80 	.word	0x08017c80
 800c120:	08017cb0 	.word	0x08017cb0

0800c124 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800c124:	b480      	push	{r7}
 800c126:	b085      	sub	sp, #20
 800c128:	af00      	add	r7, sp, #0
 800c12a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	689b      	ldr	r3, [r3, #8]
 800c130:	2200      	movs	r2, #0
 800c132:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	685b      	ldr	r3, [r3, #4]
 800c138:	3303      	adds	r3, #3
 800c13a:	f023 0303 	bic.w	r3, r3, #3
 800c13e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800c140:	2300      	movs	r3, #0
 800c142:	60fb      	str	r3, [r7, #12]
 800c144:	e011      	b.n	800c16a <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	689b      	ldr	r3, [r3, #8]
 800c14a:	681a      	ldr	r2, [r3, #0]
 800c14c:	68bb      	ldr	r3, [r7, #8]
 800c14e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	689b      	ldr	r3, [r3, #8]
 800c154:	68ba      	ldr	r2, [r7, #8]
 800c156:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	881b      	ldrh	r3, [r3, #0]
 800c15c:	461a      	mov	r2, r3
 800c15e:	68bb      	ldr	r3, [r7, #8]
 800c160:	4413      	add	r3, r2
 800c162:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	3301      	adds	r3, #1
 800c168:	60fb      	str	r3, [r7, #12]
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	885b      	ldrh	r3, [r3, #2]
 800c16e:	461a      	mov	r2, r3
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	4293      	cmp	r3, r2
 800c174:	dbe7      	blt.n	800c146 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800c176:	bf00      	nop
 800c178:	bf00      	nop
 800c17a:	3714      	adds	r7, #20
 800c17c:	46bd      	mov	sp, r7
 800c17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c182:	4770      	bx	lr

0800c184 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800c184:	b580      	push	{r7, lr}
 800c186:	b082      	sub	sp, #8
 800c188:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800c18a:	2300      	movs	r3, #0
 800c18c:	80fb      	strh	r3, [r7, #6]
 800c18e:	e009      	b.n	800c1a4 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800c190:	88fb      	ldrh	r3, [r7, #6]
 800c192:	4a08      	ldr	r2, [pc, #32]	@ (800c1b4 <memp_init+0x30>)
 800c194:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c198:	4618      	mov	r0, r3
 800c19a:	f7ff ffc3 	bl	800c124 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800c19e:	88fb      	ldrh	r3, [r7, #6]
 800c1a0:	3301      	adds	r3, #1
 800c1a2:	80fb      	strh	r3, [r7, #6]
 800c1a4:	88fb      	ldrh	r3, [r7, #6]
 800c1a6:	2b0d      	cmp	r3, #13
 800c1a8:	d9f2      	bls.n	800c190 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800c1aa:	bf00      	nop
 800c1ac:	bf00      	nop
 800c1ae:	3708      	adds	r7, #8
 800c1b0:	46bd      	mov	sp, r7
 800c1b2:	bd80      	pop	{r7, pc}
 800c1b4:	0801a548 	.word	0x0801a548

0800c1b8 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b084      	sub	sp, #16
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800c1c0:	f009 ffc8 	bl	8016154 <sys_arch_protect>
 800c1c4:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	689b      	ldr	r3, [r3, #8]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800c1ce:	68bb      	ldr	r3, [r7, #8]
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d015      	beq.n	800c200 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	689b      	ldr	r3, [r3, #8]
 800c1d8:	68ba      	ldr	r2, [r7, #8]
 800c1da:	6812      	ldr	r2, [r2, #0]
 800c1dc:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800c1de:	68bb      	ldr	r3, [r7, #8]
 800c1e0:	f003 0303 	and.w	r3, r3, #3
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d006      	beq.n	800c1f6 <do_memp_malloc_pool+0x3e>
 800c1e8:	4b09      	ldr	r3, [pc, #36]	@ (800c210 <do_memp_malloc_pool+0x58>)
 800c1ea:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800c1ee:	4909      	ldr	r1, [pc, #36]	@ (800c214 <do_memp_malloc_pool+0x5c>)
 800c1f0:	4809      	ldr	r0, [pc, #36]	@ (800c218 <do_memp_malloc_pool+0x60>)
 800c1f2:	f00a f8cd 	bl	8016390 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800c1f6:	68f8      	ldr	r0, [r7, #12]
 800c1f8:	f009 ffba 	bl	8016170 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800c1fc:	68bb      	ldr	r3, [r7, #8]
 800c1fe:	e003      	b.n	800c208 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800c200:	68f8      	ldr	r0, [r7, #12]
 800c202:	f009 ffb5 	bl	8016170 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800c206:	2300      	movs	r3, #0
}
 800c208:	4618      	mov	r0, r3
 800c20a:	3710      	adds	r7, #16
 800c20c:	46bd      	mov	sp, r7
 800c20e:	bd80      	pop	{r7, pc}
 800c210:	08017cd4 	.word	0x08017cd4
 800c214:	08017d04 	.word	0x08017d04
 800c218:	08017d28 	.word	0x08017d28

0800c21c <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800c21c:	b580      	push	{r7, lr}
 800c21e:	b082      	sub	sp, #8
 800c220:	af00      	add	r7, sp, #0
 800c222:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	2b00      	cmp	r3, #0
 800c228:	d106      	bne.n	800c238 <memp_malloc_pool+0x1c>
 800c22a:	4b0a      	ldr	r3, [pc, #40]	@ (800c254 <memp_malloc_pool+0x38>)
 800c22c:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800c230:	4909      	ldr	r1, [pc, #36]	@ (800c258 <memp_malloc_pool+0x3c>)
 800c232:	480a      	ldr	r0, [pc, #40]	@ (800c25c <memp_malloc_pool+0x40>)
 800c234:	f00a f8ac 	bl	8016390 <iprintf>
  if (desc == NULL) {
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d101      	bne.n	800c242 <memp_malloc_pool+0x26>
    return NULL;
 800c23e:	2300      	movs	r3, #0
 800c240:	e003      	b.n	800c24a <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800c242:	6878      	ldr	r0, [r7, #4]
 800c244:	f7ff ffb8 	bl	800c1b8 <do_memp_malloc_pool>
 800c248:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800c24a:	4618      	mov	r0, r3
 800c24c:	3708      	adds	r7, #8
 800c24e:	46bd      	mov	sp, r7
 800c250:	bd80      	pop	{r7, pc}
 800c252:	bf00      	nop
 800c254:	08017cd4 	.word	0x08017cd4
 800c258:	08017d50 	.word	0x08017d50
 800c25c:	08017d28 	.word	0x08017d28

0800c260 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800c260:	b580      	push	{r7, lr}
 800c262:	b084      	sub	sp, #16
 800c264:	af00      	add	r7, sp, #0
 800c266:	4603      	mov	r3, r0
 800c268:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800c26a:	79fb      	ldrb	r3, [r7, #7]
 800c26c:	2b0d      	cmp	r3, #13
 800c26e:	d908      	bls.n	800c282 <memp_malloc+0x22>
 800c270:	4b0a      	ldr	r3, [pc, #40]	@ (800c29c <memp_malloc+0x3c>)
 800c272:	f240 1257 	movw	r2, #343	@ 0x157
 800c276:	490a      	ldr	r1, [pc, #40]	@ (800c2a0 <memp_malloc+0x40>)
 800c278:	480a      	ldr	r0, [pc, #40]	@ (800c2a4 <memp_malloc+0x44>)
 800c27a:	f00a f889 	bl	8016390 <iprintf>
 800c27e:	2300      	movs	r3, #0
 800c280:	e008      	b.n	800c294 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800c282:	79fb      	ldrb	r3, [r7, #7]
 800c284:	4a08      	ldr	r2, [pc, #32]	@ (800c2a8 <memp_malloc+0x48>)
 800c286:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c28a:	4618      	mov	r0, r3
 800c28c:	f7ff ff94 	bl	800c1b8 <do_memp_malloc_pool>
 800c290:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800c292:	68fb      	ldr	r3, [r7, #12]
}
 800c294:	4618      	mov	r0, r3
 800c296:	3710      	adds	r7, #16
 800c298:	46bd      	mov	sp, r7
 800c29a:	bd80      	pop	{r7, pc}
 800c29c:	08017cd4 	.word	0x08017cd4
 800c2a0:	08017d64 	.word	0x08017d64
 800c2a4:	08017d28 	.word	0x08017d28
 800c2a8:	0801a548 	.word	0x0801a548

0800c2ac <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	b084      	sub	sp, #16
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	6078      	str	r0, [r7, #4]
 800c2b4:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800c2b6:	683b      	ldr	r3, [r7, #0]
 800c2b8:	f003 0303 	and.w	r3, r3, #3
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d006      	beq.n	800c2ce <do_memp_free_pool+0x22>
 800c2c0:	4b0d      	ldr	r3, [pc, #52]	@ (800c2f8 <do_memp_free_pool+0x4c>)
 800c2c2:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800c2c6:	490d      	ldr	r1, [pc, #52]	@ (800c2fc <do_memp_free_pool+0x50>)
 800c2c8:	480d      	ldr	r0, [pc, #52]	@ (800c300 <do_memp_free_pool+0x54>)
 800c2ca:	f00a f861 	bl	8016390 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800c2ce:	683b      	ldr	r3, [r7, #0]
 800c2d0:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800c2d2:	f009 ff3f 	bl	8016154 <sys_arch_protect>
 800c2d6:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	689b      	ldr	r3, [r3, #8]
 800c2dc:	681a      	ldr	r2, [r3, #0]
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	689b      	ldr	r3, [r3, #8]
 800c2e6:	68fa      	ldr	r2, [r7, #12]
 800c2e8:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800c2ea:	68b8      	ldr	r0, [r7, #8]
 800c2ec:	f009 ff40 	bl	8016170 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800c2f0:	bf00      	nop
 800c2f2:	3710      	adds	r7, #16
 800c2f4:	46bd      	mov	sp, r7
 800c2f6:	bd80      	pop	{r7, pc}
 800c2f8:	08017cd4 	.word	0x08017cd4
 800c2fc:	08017d84 	.word	0x08017d84
 800c300:	08017d28 	.word	0x08017d28

0800c304 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800c304:	b580      	push	{r7, lr}
 800c306:	b082      	sub	sp, #8
 800c308:	af00      	add	r7, sp, #0
 800c30a:	6078      	str	r0, [r7, #4]
 800c30c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	2b00      	cmp	r3, #0
 800c312:	d106      	bne.n	800c322 <memp_free_pool+0x1e>
 800c314:	4b0a      	ldr	r3, [pc, #40]	@ (800c340 <memp_free_pool+0x3c>)
 800c316:	f240 1295 	movw	r2, #405	@ 0x195
 800c31a:	490a      	ldr	r1, [pc, #40]	@ (800c344 <memp_free_pool+0x40>)
 800c31c:	480a      	ldr	r0, [pc, #40]	@ (800c348 <memp_free_pool+0x44>)
 800c31e:	f00a f837 	bl	8016390 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	2b00      	cmp	r3, #0
 800c326:	d007      	beq.n	800c338 <memp_free_pool+0x34>
 800c328:	683b      	ldr	r3, [r7, #0]
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d004      	beq.n	800c338 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800c32e:	6839      	ldr	r1, [r7, #0]
 800c330:	6878      	ldr	r0, [r7, #4]
 800c332:	f7ff ffbb 	bl	800c2ac <do_memp_free_pool>
 800c336:	e000      	b.n	800c33a <memp_free_pool+0x36>
    return;
 800c338:	bf00      	nop
}
 800c33a:	3708      	adds	r7, #8
 800c33c:	46bd      	mov	sp, r7
 800c33e:	bd80      	pop	{r7, pc}
 800c340:	08017cd4 	.word	0x08017cd4
 800c344:	08017d50 	.word	0x08017d50
 800c348:	08017d28 	.word	0x08017d28

0800c34c <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800c34c:	b580      	push	{r7, lr}
 800c34e:	b082      	sub	sp, #8
 800c350:	af00      	add	r7, sp, #0
 800c352:	4603      	mov	r3, r0
 800c354:	6039      	str	r1, [r7, #0]
 800c356:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800c358:	79fb      	ldrb	r3, [r7, #7]
 800c35a:	2b0d      	cmp	r3, #13
 800c35c:	d907      	bls.n	800c36e <memp_free+0x22>
 800c35e:	4b0c      	ldr	r3, [pc, #48]	@ (800c390 <memp_free+0x44>)
 800c360:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 800c364:	490b      	ldr	r1, [pc, #44]	@ (800c394 <memp_free+0x48>)
 800c366:	480c      	ldr	r0, [pc, #48]	@ (800c398 <memp_free+0x4c>)
 800c368:	f00a f812 	bl	8016390 <iprintf>
 800c36c:	e00c      	b.n	800c388 <memp_free+0x3c>

  if (mem == NULL) {
 800c36e:	683b      	ldr	r3, [r7, #0]
 800c370:	2b00      	cmp	r3, #0
 800c372:	d008      	beq.n	800c386 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800c374:	79fb      	ldrb	r3, [r7, #7]
 800c376:	4a09      	ldr	r2, [pc, #36]	@ (800c39c <memp_free+0x50>)
 800c378:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c37c:	6839      	ldr	r1, [r7, #0]
 800c37e:	4618      	mov	r0, r3
 800c380:	f7ff ff94 	bl	800c2ac <do_memp_free_pool>
 800c384:	e000      	b.n	800c388 <memp_free+0x3c>
    return;
 800c386:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800c388:	3708      	adds	r7, #8
 800c38a:	46bd      	mov	sp, r7
 800c38c:	bd80      	pop	{r7, pc}
 800c38e:	bf00      	nop
 800c390:	08017cd4 	.word	0x08017cd4
 800c394:	08017da4 	.word	0x08017da4
 800c398:	08017d28 	.word	0x08017d28
 800c39c:	0801a548 	.word	0x0801a548

0800c3a0 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800c3a0:	b480      	push	{r7}
 800c3a2:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800c3a4:	bf00      	nop
 800c3a6:	46bd      	mov	sp, r7
 800c3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ac:	4770      	bx	lr
	...

0800c3b0 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800c3b0:	b580      	push	{r7, lr}
 800c3b2:	b086      	sub	sp, #24
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	60f8      	str	r0, [r7, #12]
 800c3b8:	60b9      	str	r1, [r7, #8]
 800c3ba:	607a      	str	r2, [r7, #4]
 800c3bc:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d108      	bne.n	800c3d6 <netif_add+0x26>
 800c3c4:	4b57      	ldr	r3, [pc, #348]	@ (800c524 <netif_add+0x174>)
 800c3c6:	f240 1227 	movw	r2, #295	@ 0x127
 800c3ca:	4957      	ldr	r1, [pc, #348]	@ (800c528 <netif_add+0x178>)
 800c3cc:	4857      	ldr	r0, [pc, #348]	@ (800c52c <netif_add+0x17c>)
 800c3ce:	f009 ffdf 	bl	8016390 <iprintf>
 800c3d2:	2300      	movs	r3, #0
 800c3d4:	e0a2      	b.n	800c51c <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800c3d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d108      	bne.n	800c3ee <netif_add+0x3e>
 800c3dc:	4b51      	ldr	r3, [pc, #324]	@ (800c524 <netif_add+0x174>)
 800c3de:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800c3e2:	4953      	ldr	r1, [pc, #332]	@ (800c530 <netif_add+0x180>)
 800c3e4:	4851      	ldr	r0, [pc, #324]	@ (800c52c <netif_add+0x17c>)
 800c3e6:	f009 ffd3 	bl	8016390 <iprintf>
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	e096      	b.n	800c51c <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800c3ee:	68bb      	ldr	r3, [r7, #8]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d101      	bne.n	800c3f8 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800c3f4:	4b4f      	ldr	r3, [pc, #316]	@ (800c534 <netif_add+0x184>)
 800c3f6:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d101      	bne.n	800c402 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800c3fe:	4b4d      	ldr	r3, [pc, #308]	@ (800c534 <netif_add+0x184>)
 800c400:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800c402:	683b      	ldr	r3, [r7, #0]
 800c404:	2b00      	cmp	r3, #0
 800c406:	d101      	bne.n	800c40c <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800c408:	4b4a      	ldr	r3, [pc, #296]	@ (800c534 <netif_add+0x184>)
 800c40a:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	2200      	movs	r2, #0
 800c410:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	2200      	movs	r2, #0
 800c416:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	2200      	movs	r2, #0
 800c41c:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	4a45      	ldr	r2, [pc, #276]	@ (800c538 <netif_add+0x188>)
 800c422:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	2200      	movs	r2, #0
 800c428:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	2200      	movs	r2, #0
 800c42e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	2200      	movs	r2, #0
 800c436:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	6a3a      	ldr	r2, [r7, #32]
 800c43c:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800c43e:	4b3f      	ldr	r3, [pc, #252]	@ (800c53c <netif_add+0x18c>)
 800c440:	781a      	ldrb	r2, [r3, #0]
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c44c:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800c44e:	683b      	ldr	r3, [r7, #0]
 800c450:	687a      	ldr	r2, [r7, #4]
 800c452:	68b9      	ldr	r1, [r7, #8]
 800c454:	68f8      	ldr	r0, [r7, #12]
 800c456:	f000 f913 	bl	800c680 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800c45a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c45c:	68f8      	ldr	r0, [r7, #12]
 800c45e:	4798      	blx	r3
 800c460:	4603      	mov	r3, r0
 800c462:	2b00      	cmp	r3, #0
 800c464:	d001      	beq.n	800c46a <netif_add+0xba>
    return NULL;
 800c466:	2300      	movs	r3, #0
 800c468:	e058      	b.n	800c51c <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c470:	2bff      	cmp	r3, #255	@ 0xff
 800c472:	d103      	bne.n	800c47c <netif_add+0xcc>
        netif->num = 0;
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	2200      	movs	r2, #0
 800c478:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 800c47c:	2300      	movs	r3, #0
 800c47e:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800c480:	4b2f      	ldr	r3, [pc, #188]	@ (800c540 <netif_add+0x190>)
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	617b      	str	r3, [r7, #20]
 800c486:	e02b      	b.n	800c4e0 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800c488:	697a      	ldr	r2, [r7, #20]
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	429a      	cmp	r2, r3
 800c48e:	d106      	bne.n	800c49e <netif_add+0xee>
 800c490:	4b24      	ldr	r3, [pc, #144]	@ (800c524 <netif_add+0x174>)
 800c492:	f240 128b 	movw	r2, #395	@ 0x18b
 800c496:	492b      	ldr	r1, [pc, #172]	@ (800c544 <netif_add+0x194>)
 800c498:	4824      	ldr	r0, [pc, #144]	@ (800c52c <netif_add+0x17c>)
 800c49a:	f009 ff79 	bl	8016390 <iprintf>
        num_netifs++;
 800c49e:	693b      	ldr	r3, [r7, #16]
 800c4a0:	3301      	adds	r3, #1
 800c4a2:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800c4a4:	693b      	ldr	r3, [r7, #16]
 800c4a6:	2bff      	cmp	r3, #255	@ 0xff
 800c4a8:	dd06      	ble.n	800c4b8 <netif_add+0x108>
 800c4aa:	4b1e      	ldr	r3, [pc, #120]	@ (800c524 <netif_add+0x174>)
 800c4ac:	f240 128d 	movw	r2, #397	@ 0x18d
 800c4b0:	4925      	ldr	r1, [pc, #148]	@ (800c548 <netif_add+0x198>)
 800c4b2:	481e      	ldr	r0, [pc, #120]	@ (800c52c <netif_add+0x17c>)
 800c4b4:	f009 ff6c 	bl	8016390 <iprintf>
        if (netif2->num == netif->num) {
 800c4b8:	697b      	ldr	r3, [r7, #20]
 800c4ba:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c4c4:	429a      	cmp	r2, r3
 800c4c6:	d108      	bne.n	800c4da <netif_add+0x12a>
          netif->num++;
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c4ce:	3301      	adds	r3, #1
 800c4d0:	b2da      	uxtb	r2, r3
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 800c4d8:	e005      	b.n	800c4e6 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800c4da:	697b      	ldr	r3, [r7, #20]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	617b      	str	r3, [r7, #20]
 800c4e0:	697b      	ldr	r3, [r7, #20]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d1d0      	bne.n	800c488 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800c4e6:	697b      	ldr	r3, [r7, #20]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d1be      	bne.n	800c46a <netif_add+0xba>
  }
  if (netif->num == 254) {
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c4f2:	2bfe      	cmp	r3, #254	@ 0xfe
 800c4f4:	d103      	bne.n	800c4fe <netif_add+0x14e>
    netif_num = 0;
 800c4f6:	4b11      	ldr	r3, [pc, #68]	@ (800c53c <netif_add+0x18c>)
 800c4f8:	2200      	movs	r2, #0
 800c4fa:	701a      	strb	r2, [r3, #0]
 800c4fc:	e006      	b.n	800c50c <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c504:	3301      	adds	r3, #1
 800c506:	b2da      	uxtb	r2, r3
 800c508:	4b0c      	ldr	r3, [pc, #48]	@ (800c53c <netif_add+0x18c>)
 800c50a:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800c50c:	4b0c      	ldr	r3, [pc, #48]	@ (800c540 <netif_add+0x190>)
 800c50e:	681a      	ldr	r2, [r3, #0]
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800c514:	4a0a      	ldr	r2, [pc, #40]	@ (800c540 <netif_add+0x190>)
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800c51a:	68fb      	ldr	r3, [r7, #12]
}
 800c51c:	4618      	mov	r0, r3
 800c51e:	3718      	adds	r7, #24
 800c520:	46bd      	mov	sp, r7
 800c522:	bd80      	pop	{r7, pc}
 800c524:	08017dc0 	.word	0x08017dc0
 800c528:	08017e54 	.word	0x08017e54
 800c52c:	08017e10 	.word	0x08017e10
 800c530:	08017e70 	.word	0x08017e70
 800c534:	0801a5c8 	.word	0x0801a5c8
 800c538:	0800c95b 	.word	0x0800c95b
 800c53c:	200667c4 	.word	0x200667c4
 800c540:	200667bc 	.word	0x200667bc
 800c544:	08017e94 	.word	0x08017e94
 800c548:	08017ea8 	.word	0x08017ea8

0800c54c <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800c54c:	b580      	push	{r7, lr}
 800c54e:	b082      	sub	sp, #8
 800c550:	af00      	add	r7, sp, #0
 800c552:	6078      	str	r0, [r7, #4]
 800c554:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800c556:	6839      	ldr	r1, [r7, #0]
 800c558:	6878      	ldr	r0, [r7, #4]
 800c55a:	f002 fce9 	bl	800ef30 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800c55e:	6839      	ldr	r1, [r7, #0]
 800c560:	6878      	ldr	r0, [r7, #4]
 800c562:	f007 f8df 	bl	8013724 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800c566:	bf00      	nop
 800c568:	3708      	adds	r7, #8
 800c56a:	46bd      	mov	sp, r7
 800c56c:	bd80      	pop	{r7, pc}
	...

0800c570 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800c570:	b580      	push	{r7, lr}
 800c572:	b086      	sub	sp, #24
 800c574:	af00      	add	r7, sp, #0
 800c576:	60f8      	str	r0, [r7, #12]
 800c578:	60b9      	str	r1, [r7, #8]
 800c57a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800c57c:	68bb      	ldr	r3, [r7, #8]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d106      	bne.n	800c590 <netif_do_set_ipaddr+0x20>
 800c582:	4b1d      	ldr	r3, [pc, #116]	@ (800c5f8 <netif_do_set_ipaddr+0x88>)
 800c584:	f240 12cb 	movw	r2, #459	@ 0x1cb
 800c588:	491c      	ldr	r1, [pc, #112]	@ (800c5fc <netif_do_set_ipaddr+0x8c>)
 800c58a:	481d      	ldr	r0, [pc, #116]	@ (800c600 <netif_do_set_ipaddr+0x90>)
 800c58c:	f009 ff00 	bl	8016390 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d106      	bne.n	800c5a4 <netif_do_set_ipaddr+0x34>
 800c596:	4b18      	ldr	r3, [pc, #96]	@ (800c5f8 <netif_do_set_ipaddr+0x88>)
 800c598:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 800c59c:	4917      	ldr	r1, [pc, #92]	@ (800c5fc <netif_do_set_ipaddr+0x8c>)
 800c59e:	4818      	ldr	r0, [pc, #96]	@ (800c600 <netif_do_set_ipaddr+0x90>)
 800c5a0:	f009 fef6 	bl	8016390 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800c5a4:	68bb      	ldr	r3, [r7, #8]
 800c5a6:	681a      	ldr	r2, [r3, #0]
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	3304      	adds	r3, #4
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	429a      	cmp	r2, r3
 800c5b0:	d01c      	beq.n	800c5ec <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800c5b2:	68bb      	ldr	r3, [r7, #8]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	3304      	adds	r3, #4
 800c5bc:	681a      	ldr	r2, [r3, #0]
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800c5c2:	f107 0314 	add.w	r3, r7, #20
 800c5c6:	4619      	mov	r1, r3
 800c5c8:	6878      	ldr	r0, [r7, #4]
 800c5ca:	f7ff ffbf 	bl	800c54c <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800c5ce:	68bb      	ldr	r3, [r7, #8]
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d002      	beq.n	800c5da <netif_do_set_ipaddr+0x6a>
 800c5d4:	68bb      	ldr	r3, [r7, #8]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	e000      	b.n	800c5dc <netif_do_set_ipaddr+0x6c>
 800c5da:	2300      	movs	r3, #0
 800c5dc:	68fa      	ldr	r2, [r7, #12]
 800c5de:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800c5e0:	2101      	movs	r1, #1
 800c5e2:	68f8      	ldr	r0, [r7, #12]
 800c5e4:	f000 f8d2 	bl	800c78c <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800c5e8:	2301      	movs	r3, #1
 800c5ea:	e000      	b.n	800c5ee <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800c5ec:	2300      	movs	r3, #0
}
 800c5ee:	4618      	mov	r0, r3
 800c5f0:	3718      	adds	r7, #24
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	bd80      	pop	{r7, pc}
 800c5f6:	bf00      	nop
 800c5f8:	08017dc0 	.word	0x08017dc0
 800c5fc:	08017ed8 	.word	0x08017ed8
 800c600:	08017e10 	.word	0x08017e10

0800c604 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800c604:	b480      	push	{r7}
 800c606:	b085      	sub	sp, #20
 800c608:	af00      	add	r7, sp, #0
 800c60a:	60f8      	str	r0, [r7, #12]
 800c60c:	60b9      	str	r1, [r7, #8]
 800c60e:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800c610:	68bb      	ldr	r3, [r7, #8]
 800c612:	681a      	ldr	r2, [r3, #0]
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	3308      	adds	r3, #8
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	429a      	cmp	r2, r3
 800c61c:	d00a      	beq.n	800c634 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800c61e:	68bb      	ldr	r3, [r7, #8]
 800c620:	2b00      	cmp	r3, #0
 800c622:	d002      	beq.n	800c62a <netif_do_set_netmask+0x26>
 800c624:	68bb      	ldr	r3, [r7, #8]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	e000      	b.n	800c62c <netif_do_set_netmask+0x28>
 800c62a:	2300      	movs	r3, #0
 800c62c:	68fa      	ldr	r2, [r7, #12]
 800c62e:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800c630:	2301      	movs	r3, #1
 800c632:	e000      	b.n	800c636 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800c634:	2300      	movs	r3, #0
}
 800c636:	4618      	mov	r0, r3
 800c638:	3714      	adds	r7, #20
 800c63a:	46bd      	mov	sp, r7
 800c63c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c640:	4770      	bx	lr

0800c642 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800c642:	b480      	push	{r7}
 800c644:	b085      	sub	sp, #20
 800c646:	af00      	add	r7, sp, #0
 800c648:	60f8      	str	r0, [r7, #12]
 800c64a:	60b9      	str	r1, [r7, #8]
 800c64c:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800c64e:	68bb      	ldr	r3, [r7, #8]
 800c650:	681a      	ldr	r2, [r3, #0]
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	330c      	adds	r3, #12
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	429a      	cmp	r2, r3
 800c65a:	d00a      	beq.n	800c672 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800c65c:	68bb      	ldr	r3, [r7, #8]
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d002      	beq.n	800c668 <netif_do_set_gw+0x26>
 800c662:	68bb      	ldr	r3, [r7, #8]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	e000      	b.n	800c66a <netif_do_set_gw+0x28>
 800c668:	2300      	movs	r3, #0
 800c66a:	68fa      	ldr	r2, [r7, #12]
 800c66c:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800c66e:	2301      	movs	r3, #1
 800c670:	e000      	b.n	800c674 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800c672:	2300      	movs	r3, #0
}
 800c674:	4618      	mov	r0, r3
 800c676:	3714      	adds	r7, #20
 800c678:	46bd      	mov	sp, r7
 800c67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c67e:	4770      	bx	lr

0800c680 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800c680:	b580      	push	{r7, lr}
 800c682:	b088      	sub	sp, #32
 800c684:	af00      	add	r7, sp, #0
 800c686:	60f8      	str	r0, [r7, #12]
 800c688:	60b9      	str	r1, [r7, #8]
 800c68a:	607a      	str	r2, [r7, #4]
 800c68c:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800c68e:	2300      	movs	r3, #0
 800c690:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800c692:	2300      	movs	r3, #0
 800c694:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800c696:	68bb      	ldr	r3, [r7, #8]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d101      	bne.n	800c6a0 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800c69c:	4b1c      	ldr	r3, [pc, #112]	@ (800c710 <netif_set_addr+0x90>)
 800c69e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d101      	bne.n	800c6aa <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800c6a6:	4b1a      	ldr	r3, [pc, #104]	@ (800c710 <netif_set_addr+0x90>)
 800c6a8:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800c6aa:	683b      	ldr	r3, [r7, #0]
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d101      	bne.n	800c6b4 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800c6b0:	4b17      	ldr	r3, [pc, #92]	@ (800c710 <netif_set_addr+0x90>)
 800c6b2:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800c6b4:	68bb      	ldr	r3, [r7, #8]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d003      	beq.n	800c6c2 <netif_set_addr+0x42>
 800c6ba:	68bb      	ldr	r3, [r7, #8]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d101      	bne.n	800c6c6 <netif_set_addr+0x46>
 800c6c2:	2301      	movs	r3, #1
 800c6c4:	e000      	b.n	800c6c8 <netif_set_addr+0x48>
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	617b      	str	r3, [r7, #20]
  if (remove) {
 800c6ca:	697b      	ldr	r3, [r7, #20]
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d006      	beq.n	800c6de <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800c6d0:	f107 0310 	add.w	r3, r7, #16
 800c6d4:	461a      	mov	r2, r3
 800c6d6:	68b9      	ldr	r1, [r7, #8]
 800c6d8:	68f8      	ldr	r0, [r7, #12]
 800c6da:	f7ff ff49 	bl	800c570 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800c6de:	69fa      	ldr	r2, [r7, #28]
 800c6e0:	6879      	ldr	r1, [r7, #4]
 800c6e2:	68f8      	ldr	r0, [r7, #12]
 800c6e4:	f7ff ff8e 	bl	800c604 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800c6e8:	69ba      	ldr	r2, [r7, #24]
 800c6ea:	6839      	ldr	r1, [r7, #0]
 800c6ec:	68f8      	ldr	r0, [r7, #12]
 800c6ee:	f7ff ffa8 	bl	800c642 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800c6f2:	697b      	ldr	r3, [r7, #20]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d106      	bne.n	800c706 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800c6f8:	f107 0310 	add.w	r3, r7, #16
 800c6fc:	461a      	mov	r2, r3
 800c6fe:	68b9      	ldr	r1, [r7, #8]
 800c700:	68f8      	ldr	r0, [r7, #12]
 800c702:	f7ff ff35 	bl	800c570 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800c706:	bf00      	nop
 800c708:	3720      	adds	r7, #32
 800c70a:	46bd      	mov	sp, r7
 800c70c:	bd80      	pop	{r7, pc}
 800c70e:	bf00      	nop
 800c710:	0801a5c8 	.word	0x0801a5c8

0800c714 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800c714:	b480      	push	{r7}
 800c716:	b083      	sub	sp, #12
 800c718:	af00      	add	r7, sp, #0
 800c71a:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800c71c:	4a04      	ldr	r2, [pc, #16]	@ (800c730 <netif_set_default+0x1c>)
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800c722:	bf00      	nop
 800c724:	370c      	adds	r7, #12
 800c726:	46bd      	mov	sp, r7
 800c728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c72c:	4770      	bx	lr
 800c72e:	bf00      	nop
 800c730:	200667c0 	.word	0x200667c0

0800c734 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800c734:	b580      	push	{r7, lr}
 800c736:	b082      	sub	sp, #8
 800c738:	af00      	add	r7, sp, #0
 800c73a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d107      	bne.n	800c752 <netif_set_up+0x1e>
 800c742:	4b0f      	ldr	r3, [pc, #60]	@ (800c780 <netif_set_up+0x4c>)
 800c744:	f44f 7254 	mov.w	r2, #848	@ 0x350
 800c748:	490e      	ldr	r1, [pc, #56]	@ (800c784 <netif_set_up+0x50>)
 800c74a:	480f      	ldr	r0, [pc, #60]	@ (800c788 <netif_set_up+0x54>)
 800c74c:	f009 fe20 	bl	8016390 <iprintf>
 800c750:	e013      	b.n	800c77a <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c758:	f003 0301 	and.w	r3, r3, #1
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d10c      	bne.n	800c77a <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c766:	f043 0301 	orr.w	r3, r3, #1
 800c76a:	b2da      	uxtb	r2, r3
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800c772:	2103      	movs	r1, #3
 800c774:	6878      	ldr	r0, [r7, #4]
 800c776:	f000 f809 	bl	800c78c <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800c77a:	3708      	adds	r7, #8
 800c77c:	46bd      	mov	sp, r7
 800c77e:	bd80      	pop	{r7, pc}
 800c780:	08017dc0 	.word	0x08017dc0
 800c784:	08017f48 	.word	0x08017f48
 800c788:	08017e10 	.word	0x08017e10

0800c78c <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800c78c:	b580      	push	{r7, lr}
 800c78e:	b082      	sub	sp, #8
 800c790:	af00      	add	r7, sp, #0
 800c792:	6078      	str	r0, [r7, #4]
 800c794:	460b      	mov	r3, r1
 800c796:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d106      	bne.n	800c7ac <netif_issue_reports+0x20>
 800c79e:	4b18      	ldr	r3, [pc, #96]	@ (800c800 <netif_issue_reports+0x74>)
 800c7a0:	f240 326d 	movw	r2, #877	@ 0x36d
 800c7a4:	4917      	ldr	r1, [pc, #92]	@ (800c804 <netif_issue_reports+0x78>)
 800c7a6:	4818      	ldr	r0, [pc, #96]	@ (800c808 <netif_issue_reports+0x7c>)
 800c7a8:	f009 fdf2 	bl	8016390 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c7b2:	f003 0304 	and.w	r3, r3, #4
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d01e      	beq.n	800c7f8 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c7c0:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d017      	beq.n	800c7f8 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800c7c8:	78fb      	ldrb	r3, [r7, #3]
 800c7ca:	f003 0301 	and.w	r3, r3, #1
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d013      	beq.n	800c7fa <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	3304      	adds	r3, #4
 800c7d6:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d00e      	beq.n	800c7fa <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c7e2:	f003 0308 	and.w	r3, r3, #8
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d007      	beq.n	800c7fa <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	3304      	adds	r3, #4
 800c7ee:	4619      	mov	r1, r3
 800c7f0:	6878      	ldr	r0, [r7, #4]
 800c7f2:	f007 ff01 	bl	80145f8 <etharp_request>
 800c7f6:	e000      	b.n	800c7fa <netif_issue_reports+0x6e>
    return;
 800c7f8:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800c7fa:	3708      	adds	r7, #8
 800c7fc:	46bd      	mov	sp, r7
 800c7fe:	bd80      	pop	{r7, pc}
 800c800:	08017dc0 	.word	0x08017dc0
 800c804:	08017f64 	.word	0x08017f64
 800c808:	08017e10 	.word	0x08017e10

0800c80c <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800c80c:	b580      	push	{r7, lr}
 800c80e:	b082      	sub	sp, #8
 800c810:	af00      	add	r7, sp, #0
 800c812:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d107      	bne.n	800c82a <netif_set_down+0x1e>
 800c81a:	4b12      	ldr	r3, [pc, #72]	@ (800c864 <netif_set_down+0x58>)
 800c81c:	f240 329b 	movw	r2, #923	@ 0x39b
 800c820:	4911      	ldr	r1, [pc, #68]	@ (800c868 <netif_set_down+0x5c>)
 800c822:	4812      	ldr	r0, [pc, #72]	@ (800c86c <netif_set_down+0x60>)
 800c824:	f009 fdb4 	bl	8016390 <iprintf>
 800c828:	e019      	b.n	800c85e <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c830:	f003 0301 	and.w	r3, r3, #1
 800c834:	2b00      	cmp	r3, #0
 800c836:	d012      	beq.n	800c85e <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c83e:	f023 0301 	bic.w	r3, r3, #1
 800c842:	b2da      	uxtb	r2, r3
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c850:	f003 0308 	and.w	r3, r3, #8
 800c854:	2b00      	cmp	r3, #0
 800c856:	d002      	beq.n	800c85e <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800c858:	6878      	ldr	r0, [r7, #4]
 800c85a:	f007 fa8b 	bl	8013d74 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800c85e:	3708      	adds	r7, #8
 800c860:	46bd      	mov	sp, r7
 800c862:	bd80      	pop	{r7, pc}
 800c864:	08017dc0 	.word	0x08017dc0
 800c868:	08017f88 	.word	0x08017f88
 800c86c:	08017e10 	.word	0x08017e10

0800c870 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800c870:	b580      	push	{r7, lr}
 800c872:	b082      	sub	sp, #8
 800c874:	af00      	add	r7, sp, #0
 800c876:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d107      	bne.n	800c88e <netif_set_link_up+0x1e>
 800c87e:	4b13      	ldr	r3, [pc, #76]	@ (800c8cc <netif_set_link_up+0x5c>)
 800c880:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 800c884:	4912      	ldr	r1, [pc, #72]	@ (800c8d0 <netif_set_link_up+0x60>)
 800c886:	4813      	ldr	r0, [pc, #76]	@ (800c8d4 <netif_set_link_up+0x64>)
 800c888:	f009 fd82 	bl	8016390 <iprintf>
 800c88c:	e01b      	b.n	800c8c6 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c894:	f003 0304 	and.w	r3, r3, #4
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d114      	bne.n	800c8c6 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c8a2:	f043 0304 	orr.w	r3, r3, #4
 800c8a6:	b2da      	uxtb	r2, r3
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800c8ae:	2103      	movs	r1, #3
 800c8b0:	6878      	ldr	r0, [r7, #4]
 800c8b2:	f7ff ff6b 	bl	800c78c <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	69db      	ldr	r3, [r3, #28]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d003      	beq.n	800c8c6 <netif_set_link_up+0x56>
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	69db      	ldr	r3, [r3, #28]
 800c8c2:	6878      	ldr	r0, [r7, #4]
 800c8c4:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800c8c6:	3708      	adds	r7, #8
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	bd80      	pop	{r7, pc}
 800c8cc:	08017dc0 	.word	0x08017dc0
 800c8d0:	08017fa8 	.word	0x08017fa8
 800c8d4:	08017e10 	.word	0x08017e10

0800c8d8 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800c8d8:	b580      	push	{r7, lr}
 800c8da:	b082      	sub	sp, #8
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d107      	bne.n	800c8f6 <netif_set_link_down+0x1e>
 800c8e6:	4b11      	ldr	r3, [pc, #68]	@ (800c92c <netif_set_link_down+0x54>)
 800c8e8:	f240 4206 	movw	r2, #1030	@ 0x406
 800c8ec:	4910      	ldr	r1, [pc, #64]	@ (800c930 <netif_set_link_down+0x58>)
 800c8ee:	4811      	ldr	r0, [pc, #68]	@ (800c934 <netif_set_link_down+0x5c>)
 800c8f0:	f009 fd4e 	bl	8016390 <iprintf>
 800c8f4:	e017      	b.n	800c926 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c8fc:	f003 0304 	and.w	r3, r3, #4
 800c900:	2b00      	cmp	r3, #0
 800c902:	d010      	beq.n	800c926 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c90a:	f023 0304 	bic.w	r3, r3, #4
 800c90e:	b2da      	uxtb	r2, r3
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	69db      	ldr	r3, [r3, #28]
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d003      	beq.n	800c926 <netif_set_link_down+0x4e>
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	69db      	ldr	r3, [r3, #28]
 800c922:	6878      	ldr	r0, [r7, #4]
 800c924:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800c926:	3708      	adds	r7, #8
 800c928:	46bd      	mov	sp, r7
 800c92a:	bd80      	pop	{r7, pc}
 800c92c:	08017dc0 	.word	0x08017dc0
 800c930:	08017fcc 	.word	0x08017fcc
 800c934:	08017e10 	.word	0x08017e10

0800c938 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800c938:	b480      	push	{r7}
 800c93a:	b083      	sub	sp, #12
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	6078      	str	r0, [r7, #4]
 800c940:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	2b00      	cmp	r3, #0
 800c946:	d002      	beq.n	800c94e <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	683a      	ldr	r2, [r7, #0]
 800c94c:	61da      	str	r2, [r3, #28]
  }
}
 800c94e:	bf00      	nop
 800c950:	370c      	adds	r7, #12
 800c952:	46bd      	mov	sp, r7
 800c954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c958:	4770      	bx	lr

0800c95a <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800c95a:	b480      	push	{r7}
 800c95c:	b085      	sub	sp, #20
 800c95e:	af00      	add	r7, sp, #0
 800c960:	60f8      	str	r0, [r7, #12]
 800c962:	60b9      	str	r1, [r7, #8]
 800c964:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800c966:	f06f 030b 	mvn.w	r3, #11
}
 800c96a:	4618      	mov	r0, r3
 800c96c:	3714      	adds	r7, #20
 800c96e:	46bd      	mov	sp, r7
 800c970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c974:	4770      	bx	lr
	...

0800c978 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800c978:	b480      	push	{r7}
 800c97a:	b085      	sub	sp, #20
 800c97c:	af00      	add	r7, sp, #0
 800c97e:	4603      	mov	r3, r0
 800c980:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800c982:	79fb      	ldrb	r3, [r7, #7]
 800c984:	2b00      	cmp	r3, #0
 800c986:	d013      	beq.n	800c9b0 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800c988:	4b0d      	ldr	r3, [pc, #52]	@ (800c9c0 <netif_get_by_index+0x48>)
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	60fb      	str	r3, [r7, #12]
 800c98e:	e00c      	b.n	800c9aa <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c996:	3301      	adds	r3, #1
 800c998:	b2db      	uxtb	r3, r3
 800c99a:	79fa      	ldrb	r2, [r7, #7]
 800c99c:	429a      	cmp	r2, r3
 800c99e:	d101      	bne.n	800c9a4 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	e006      	b.n	800c9b2 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	60fb      	str	r3, [r7, #12]
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d1ef      	bne.n	800c990 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800c9b0:	2300      	movs	r3, #0
}
 800c9b2:	4618      	mov	r0, r3
 800c9b4:	3714      	adds	r7, #20
 800c9b6:	46bd      	mov	sp, r7
 800c9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9bc:	4770      	bx	lr
 800c9be:	bf00      	nop
 800c9c0:	200667bc 	.word	0x200667bc

0800c9c4 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800c9c4:	b580      	push	{r7, lr}
 800c9c6:	b082      	sub	sp, #8
 800c9c8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800c9ca:	f009 fbc3 	bl	8016154 <sys_arch_protect>
 800c9ce:	6038      	str	r0, [r7, #0]
 800c9d0:	4b0d      	ldr	r3, [pc, #52]	@ (800ca08 <pbuf_free_ooseq+0x44>)
 800c9d2:	2200      	movs	r2, #0
 800c9d4:	701a      	strb	r2, [r3, #0]
 800c9d6:	6838      	ldr	r0, [r7, #0]
 800c9d8:	f009 fbca 	bl	8016170 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800c9dc:	4b0b      	ldr	r3, [pc, #44]	@ (800ca0c <pbuf_free_ooseq+0x48>)
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	607b      	str	r3, [r7, #4]
 800c9e2:	e00a      	b.n	800c9fa <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d003      	beq.n	800c9f4 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800c9ec:	6878      	ldr	r0, [r7, #4]
 800c9ee:	f002 fadd 	bl	800efac <tcp_free_ooseq>
      return;
 800c9f2:	e005      	b.n	800ca00 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	68db      	ldr	r3, [r3, #12]
 800c9f8:	607b      	str	r3, [r7, #4]
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d1f1      	bne.n	800c9e4 <pbuf_free_ooseq+0x20>
    }
  }
}
 800ca00:	3708      	adds	r7, #8
 800ca02:	46bd      	mov	sp, r7
 800ca04:	bd80      	pop	{r7, pc}
 800ca06:	bf00      	nop
 800ca08:	200667c5 	.word	0x200667c5
 800ca0c:	200667d4 	.word	0x200667d4

0800ca10 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800ca10:	b580      	push	{r7, lr}
 800ca12:	b082      	sub	sp, #8
 800ca14:	af00      	add	r7, sp, #0
 800ca16:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 800ca18:	f7ff ffd4 	bl	800c9c4 <pbuf_free_ooseq>
}
 800ca1c:	bf00      	nop
 800ca1e:	3708      	adds	r7, #8
 800ca20:	46bd      	mov	sp, r7
 800ca22:	bd80      	pop	{r7, pc}

0800ca24 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b082      	sub	sp, #8
 800ca28:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 800ca2a:	f009 fb93 	bl	8016154 <sys_arch_protect>
 800ca2e:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 800ca30:	4b0f      	ldr	r3, [pc, #60]	@ (800ca70 <pbuf_pool_is_empty+0x4c>)
 800ca32:	781b      	ldrb	r3, [r3, #0]
 800ca34:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 800ca36:	4b0e      	ldr	r3, [pc, #56]	@ (800ca70 <pbuf_pool_is_empty+0x4c>)
 800ca38:	2201      	movs	r2, #1
 800ca3a:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800ca3c:	6878      	ldr	r0, [r7, #4]
 800ca3e:	f009 fb97 	bl	8016170 <sys_arch_unprotect>

  if (!queued) {
 800ca42:	78fb      	ldrb	r3, [r7, #3]
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d10f      	bne.n	800ca68 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800ca48:	2100      	movs	r1, #0
 800ca4a:	480a      	ldr	r0, [pc, #40]	@ (800ca74 <pbuf_pool_is_empty+0x50>)
 800ca4c:	f7fe fbe0 	bl	800b210 <tcpip_try_callback>
 800ca50:	4603      	mov	r3, r0
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d008      	beq.n	800ca68 <pbuf_pool_is_empty+0x44>
 800ca56:	f009 fb7d 	bl	8016154 <sys_arch_protect>
 800ca5a:	6078      	str	r0, [r7, #4]
 800ca5c:	4b04      	ldr	r3, [pc, #16]	@ (800ca70 <pbuf_pool_is_empty+0x4c>)
 800ca5e:	2200      	movs	r2, #0
 800ca60:	701a      	strb	r2, [r3, #0]
 800ca62:	6878      	ldr	r0, [r7, #4]
 800ca64:	f009 fb84 	bl	8016170 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800ca68:	bf00      	nop
 800ca6a:	3708      	adds	r7, #8
 800ca6c:	46bd      	mov	sp, r7
 800ca6e:	bd80      	pop	{r7, pc}
 800ca70:	200667c5 	.word	0x200667c5
 800ca74:	0800ca11 	.word	0x0800ca11

0800ca78 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800ca78:	b480      	push	{r7}
 800ca7a:	b085      	sub	sp, #20
 800ca7c:	af00      	add	r7, sp, #0
 800ca7e:	60f8      	str	r0, [r7, #12]
 800ca80:	60b9      	str	r1, [r7, #8]
 800ca82:	4611      	mov	r1, r2
 800ca84:	461a      	mov	r2, r3
 800ca86:	460b      	mov	r3, r1
 800ca88:	80fb      	strh	r3, [r7, #6]
 800ca8a:	4613      	mov	r3, r2
 800ca8c:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	2200      	movs	r2, #0
 800ca92:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	68ba      	ldr	r2, [r7, #8]
 800ca98:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	88fa      	ldrh	r2, [r7, #6]
 800ca9e:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	88ba      	ldrh	r2, [r7, #4]
 800caa4:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800caa6:	8b3b      	ldrh	r3, [r7, #24]
 800caa8:	b2da      	uxtb	r2, r3
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	7f3a      	ldrb	r2, [r7, #28]
 800cab2:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	2201      	movs	r2, #1
 800cab8:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	2200      	movs	r2, #0
 800cabe:	73da      	strb	r2, [r3, #15]
}
 800cac0:	bf00      	nop
 800cac2:	3714      	adds	r7, #20
 800cac4:	46bd      	mov	sp, r7
 800cac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caca:	4770      	bx	lr

0800cacc <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800cacc:	b580      	push	{r7, lr}
 800cace:	b08c      	sub	sp, #48	@ 0x30
 800cad0:	af02      	add	r7, sp, #8
 800cad2:	4603      	mov	r3, r0
 800cad4:	71fb      	strb	r3, [r7, #7]
 800cad6:	460b      	mov	r3, r1
 800cad8:	80bb      	strh	r3, [r7, #4]
 800cada:	4613      	mov	r3, r2
 800cadc:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800cade:	79fb      	ldrb	r3, [r7, #7]
 800cae0:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800cae2:	887b      	ldrh	r3, [r7, #2]
 800cae4:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800cae8:	d07f      	beq.n	800cbea <pbuf_alloc+0x11e>
 800caea:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800caee:	f300 80c8 	bgt.w	800cc82 <pbuf_alloc+0x1b6>
 800caf2:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800caf6:	d010      	beq.n	800cb1a <pbuf_alloc+0x4e>
 800caf8:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800cafc:	f300 80c1 	bgt.w	800cc82 <pbuf_alloc+0x1b6>
 800cb00:	2b01      	cmp	r3, #1
 800cb02:	d002      	beq.n	800cb0a <pbuf_alloc+0x3e>
 800cb04:	2b41      	cmp	r3, #65	@ 0x41
 800cb06:	f040 80bc 	bne.w	800cc82 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800cb0a:	887a      	ldrh	r2, [r7, #2]
 800cb0c:	88bb      	ldrh	r3, [r7, #4]
 800cb0e:	4619      	mov	r1, r3
 800cb10:	2000      	movs	r0, #0
 800cb12:	f000 f8d1 	bl	800ccb8 <pbuf_alloc_reference>
 800cb16:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 800cb18:	e0bd      	b.n	800cc96 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800cb1a:	2300      	movs	r3, #0
 800cb1c:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 800cb1e:	2300      	movs	r3, #0
 800cb20:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800cb22:	88bb      	ldrh	r3, [r7, #4]
 800cb24:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800cb26:	200d      	movs	r0, #13
 800cb28:	f7ff fb9a 	bl	800c260 <memp_malloc>
 800cb2c:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800cb2e:	693b      	ldr	r3, [r7, #16]
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d109      	bne.n	800cb48 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800cb34:	f7ff ff76 	bl	800ca24 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800cb38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d002      	beq.n	800cb44 <pbuf_alloc+0x78>
            pbuf_free(p);
 800cb3e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cb40:	f000 faa8 	bl	800d094 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800cb44:	2300      	movs	r3, #0
 800cb46:	e0a7      	b.n	800cc98 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800cb48:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cb4a:	3303      	adds	r3, #3
 800cb4c:	b29b      	uxth	r3, r3
 800cb4e:	f023 0303 	bic.w	r3, r3, #3
 800cb52:	b29b      	uxth	r3, r3
 800cb54:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 800cb58:	b29b      	uxth	r3, r3
 800cb5a:	8b7a      	ldrh	r2, [r7, #26]
 800cb5c:	4293      	cmp	r3, r2
 800cb5e:	bf28      	it	cs
 800cb60:	4613      	movcs	r3, r2
 800cb62:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800cb64:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cb66:	3310      	adds	r3, #16
 800cb68:	693a      	ldr	r2, [r7, #16]
 800cb6a:	4413      	add	r3, r2
 800cb6c:	3303      	adds	r3, #3
 800cb6e:	f023 0303 	bic.w	r3, r3, #3
 800cb72:	4618      	mov	r0, r3
 800cb74:	89f9      	ldrh	r1, [r7, #14]
 800cb76:	8b7a      	ldrh	r2, [r7, #26]
 800cb78:	2300      	movs	r3, #0
 800cb7a:	9301      	str	r3, [sp, #4]
 800cb7c:	887b      	ldrh	r3, [r7, #2]
 800cb7e:	9300      	str	r3, [sp, #0]
 800cb80:	460b      	mov	r3, r1
 800cb82:	4601      	mov	r1, r0
 800cb84:	6938      	ldr	r0, [r7, #16]
 800cb86:	f7ff ff77 	bl	800ca78 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800cb8a:	693b      	ldr	r3, [r7, #16]
 800cb8c:	685b      	ldr	r3, [r3, #4]
 800cb8e:	f003 0303 	and.w	r3, r3, #3
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d006      	beq.n	800cba4 <pbuf_alloc+0xd8>
 800cb96:	4b42      	ldr	r3, [pc, #264]	@ (800cca0 <pbuf_alloc+0x1d4>)
 800cb98:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cb9c:	4941      	ldr	r1, [pc, #260]	@ (800cca4 <pbuf_alloc+0x1d8>)
 800cb9e:	4842      	ldr	r0, [pc, #264]	@ (800cca8 <pbuf_alloc+0x1dc>)
 800cba0:	f009 fbf6 	bl	8016390 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800cba4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cba6:	3303      	adds	r3, #3
 800cba8:	f023 0303 	bic.w	r3, r3, #3
 800cbac:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 800cbb0:	d106      	bne.n	800cbc0 <pbuf_alloc+0xf4>
 800cbb2:	4b3b      	ldr	r3, [pc, #236]	@ (800cca0 <pbuf_alloc+0x1d4>)
 800cbb4:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800cbb8:	493c      	ldr	r1, [pc, #240]	@ (800ccac <pbuf_alloc+0x1e0>)
 800cbba:	483b      	ldr	r0, [pc, #236]	@ (800cca8 <pbuf_alloc+0x1dc>)
 800cbbc:	f009 fbe8 	bl	8016390 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800cbc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d102      	bne.n	800cbcc <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800cbc6:	693b      	ldr	r3, [r7, #16]
 800cbc8:	627b      	str	r3, [r7, #36]	@ 0x24
 800cbca:	e002      	b.n	800cbd2 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800cbcc:	69fb      	ldr	r3, [r7, #28]
 800cbce:	693a      	ldr	r2, [r7, #16]
 800cbd0:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800cbd2:	693b      	ldr	r3, [r7, #16]
 800cbd4:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800cbd6:	8b7a      	ldrh	r2, [r7, #26]
 800cbd8:	89fb      	ldrh	r3, [r7, #14]
 800cbda:	1ad3      	subs	r3, r2, r3
 800cbdc:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800cbde:	2300      	movs	r3, #0
 800cbe0:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 800cbe2:	8b7b      	ldrh	r3, [r7, #26]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d19e      	bne.n	800cb26 <pbuf_alloc+0x5a>
      break;
 800cbe8:	e055      	b.n	800cc96 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800cbea:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cbec:	3303      	adds	r3, #3
 800cbee:	b29b      	uxth	r3, r3
 800cbf0:	f023 0303 	bic.w	r3, r3, #3
 800cbf4:	b29a      	uxth	r2, r3
 800cbf6:	88bb      	ldrh	r3, [r7, #4]
 800cbf8:	3303      	adds	r3, #3
 800cbfa:	b29b      	uxth	r3, r3
 800cbfc:	f023 0303 	bic.w	r3, r3, #3
 800cc00:	b29b      	uxth	r3, r3
 800cc02:	4413      	add	r3, r2
 800cc04:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800cc06:	8b3b      	ldrh	r3, [r7, #24]
 800cc08:	3310      	adds	r3, #16
 800cc0a:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800cc0c:	8b3a      	ldrh	r2, [r7, #24]
 800cc0e:	88bb      	ldrh	r3, [r7, #4]
 800cc10:	3303      	adds	r3, #3
 800cc12:	f023 0303 	bic.w	r3, r3, #3
 800cc16:	429a      	cmp	r2, r3
 800cc18:	d306      	bcc.n	800cc28 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800cc1a:	8afa      	ldrh	r2, [r7, #22]
 800cc1c:	88bb      	ldrh	r3, [r7, #4]
 800cc1e:	3303      	adds	r3, #3
 800cc20:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800cc24:	429a      	cmp	r2, r3
 800cc26:	d201      	bcs.n	800cc2c <pbuf_alloc+0x160>
        return NULL;
 800cc28:	2300      	movs	r3, #0
 800cc2a:	e035      	b.n	800cc98 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800cc2c:	8afb      	ldrh	r3, [r7, #22]
 800cc2e:	4618      	mov	r0, r3
 800cc30:	f7ff f972 	bl	800bf18 <mem_malloc>
 800cc34:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 800cc36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d101      	bne.n	800cc40 <pbuf_alloc+0x174>
        return NULL;
 800cc3c:	2300      	movs	r3, #0
 800cc3e:	e02b      	b.n	800cc98 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800cc40:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cc42:	3310      	adds	r3, #16
 800cc44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cc46:	4413      	add	r3, r2
 800cc48:	3303      	adds	r3, #3
 800cc4a:	f023 0303 	bic.w	r3, r3, #3
 800cc4e:	4618      	mov	r0, r3
 800cc50:	88b9      	ldrh	r1, [r7, #4]
 800cc52:	88ba      	ldrh	r2, [r7, #4]
 800cc54:	2300      	movs	r3, #0
 800cc56:	9301      	str	r3, [sp, #4]
 800cc58:	887b      	ldrh	r3, [r7, #2]
 800cc5a:	9300      	str	r3, [sp, #0]
 800cc5c:	460b      	mov	r3, r1
 800cc5e:	4601      	mov	r1, r0
 800cc60:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cc62:	f7ff ff09 	bl	800ca78 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800cc66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc68:	685b      	ldr	r3, [r3, #4]
 800cc6a:	f003 0303 	and.w	r3, r3, #3
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d010      	beq.n	800cc94 <pbuf_alloc+0x1c8>
 800cc72:	4b0b      	ldr	r3, [pc, #44]	@ (800cca0 <pbuf_alloc+0x1d4>)
 800cc74:	f44f 7291 	mov.w	r2, #290	@ 0x122
 800cc78:	490d      	ldr	r1, [pc, #52]	@ (800ccb0 <pbuf_alloc+0x1e4>)
 800cc7a:	480b      	ldr	r0, [pc, #44]	@ (800cca8 <pbuf_alloc+0x1dc>)
 800cc7c:	f009 fb88 	bl	8016390 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800cc80:	e008      	b.n	800cc94 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800cc82:	4b07      	ldr	r3, [pc, #28]	@ (800cca0 <pbuf_alloc+0x1d4>)
 800cc84:	f240 1227 	movw	r2, #295	@ 0x127
 800cc88:	490a      	ldr	r1, [pc, #40]	@ (800ccb4 <pbuf_alloc+0x1e8>)
 800cc8a:	4807      	ldr	r0, [pc, #28]	@ (800cca8 <pbuf_alloc+0x1dc>)
 800cc8c:	f009 fb80 	bl	8016390 <iprintf>
      return NULL;
 800cc90:	2300      	movs	r3, #0
 800cc92:	e001      	b.n	800cc98 <pbuf_alloc+0x1cc>
      break;
 800cc94:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800cc96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cc98:	4618      	mov	r0, r3
 800cc9a:	3728      	adds	r7, #40	@ 0x28
 800cc9c:	46bd      	mov	sp, r7
 800cc9e:	bd80      	pop	{r7, pc}
 800cca0:	08017ff0 	.word	0x08017ff0
 800cca4:	08018020 	.word	0x08018020
 800cca8:	08018050 	.word	0x08018050
 800ccac:	08018078 	.word	0x08018078
 800ccb0:	080180ac 	.word	0x080180ac
 800ccb4:	080180d8 	.word	0x080180d8

0800ccb8 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800ccb8:	b580      	push	{r7, lr}
 800ccba:	b086      	sub	sp, #24
 800ccbc:	af02      	add	r7, sp, #8
 800ccbe:	6078      	str	r0, [r7, #4]
 800ccc0:	460b      	mov	r3, r1
 800ccc2:	807b      	strh	r3, [r7, #2]
 800ccc4:	4613      	mov	r3, r2
 800ccc6:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800ccc8:	883b      	ldrh	r3, [r7, #0]
 800ccca:	2b41      	cmp	r3, #65	@ 0x41
 800cccc:	d009      	beq.n	800cce2 <pbuf_alloc_reference+0x2a>
 800ccce:	883b      	ldrh	r3, [r7, #0]
 800ccd0:	2b01      	cmp	r3, #1
 800ccd2:	d006      	beq.n	800cce2 <pbuf_alloc_reference+0x2a>
 800ccd4:	4b0f      	ldr	r3, [pc, #60]	@ (800cd14 <pbuf_alloc_reference+0x5c>)
 800ccd6:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800ccda:	490f      	ldr	r1, [pc, #60]	@ (800cd18 <pbuf_alloc_reference+0x60>)
 800ccdc:	480f      	ldr	r0, [pc, #60]	@ (800cd1c <pbuf_alloc_reference+0x64>)
 800ccde:	f009 fb57 	bl	8016390 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800cce2:	200c      	movs	r0, #12
 800cce4:	f7ff fabc 	bl	800c260 <memp_malloc>
 800cce8:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d101      	bne.n	800ccf4 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800ccf0:	2300      	movs	r3, #0
 800ccf2:	e00b      	b.n	800cd0c <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800ccf4:	8879      	ldrh	r1, [r7, #2]
 800ccf6:	887a      	ldrh	r2, [r7, #2]
 800ccf8:	2300      	movs	r3, #0
 800ccfa:	9301      	str	r3, [sp, #4]
 800ccfc:	883b      	ldrh	r3, [r7, #0]
 800ccfe:	9300      	str	r3, [sp, #0]
 800cd00:	460b      	mov	r3, r1
 800cd02:	6879      	ldr	r1, [r7, #4]
 800cd04:	68f8      	ldr	r0, [r7, #12]
 800cd06:	f7ff feb7 	bl	800ca78 <pbuf_init_alloced_pbuf>
  return p;
 800cd0a:	68fb      	ldr	r3, [r7, #12]
}
 800cd0c:	4618      	mov	r0, r3
 800cd0e:	3710      	adds	r7, #16
 800cd10:	46bd      	mov	sp, r7
 800cd12:	bd80      	pop	{r7, pc}
 800cd14:	08017ff0 	.word	0x08017ff0
 800cd18:	080180f4 	.word	0x080180f4
 800cd1c:	08018050 	.word	0x08018050

0800cd20 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800cd20:	b580      	push	{r7, lr}
 800cd22:	b088      	sub	sp, #32
 800cd24:	af02      	add	r7, sp, #8
 800cd26:	607b      	str	r3, [r7, #4]
 800cd28:	4603      	mov	r3, r0
 800cd2a:	73fb      	strb	r3, [r7, #15]
 800cd2c:	460b      	mov	r3, r1
 800cd2e:	81bb      	strh	r3, [r7, #12]
 800cd30:	4613      	mov	r3, r2
 800cd32:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800cd34:	7bfb      	ldrb	r3, [r7, #15]
 800cd36:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800cd38:	8a7b      	ldrh	r3, [r7, #18]
 800cd3a:	3303      	adds	r3, #3
 800cd3c:	f023 0203 	bic.w	r2, r3, #3
 800cd40:	89bb      	ldrh	r3, [r7, #12]
 800cd42:	441a      	add	r2, r3
 800cd44:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cd46:	429a      	cmp	r2, r3
 800cd48:	d901      	bls.n	800cd4e <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800cd4a:	2300      	movs	r3, #0
 800cd4c:	e018      	b.n	800cd80 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800cd4e:	6a3b      	ldr	r3, [r7, #32]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d007      	beq.n	800cd64 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800cd54:	8a7b      	ldrh	r3, [r7, #18]
 800cd56:	3303      	adds	r3, #3
 800cd58:	f023 0303 	bic.w	r3, r3, #3
 800cd5c:	6a3a      	ldr	r2, [r7, #32]
 800cd5e:	4413      	add	r3, r2
 800cd60:	617b      	str	r3, [r7, #20]
 800cd62:	e001      	b.n	800cd68 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800cd64:	2300      	movs	r3, #0
 800cd66:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800cd68:	6878      	ldr	r0, [r7, #4]
 800cd6a:	89b9      	ldrh	r1, [r7, #12]
 800cd6c:	89ba      	ldrh	r2, [r7, #12]
 800cd6e:	2302      	movs	r3, #2
 800cd70:	9301      	str	r3, [sp, #4]
 800cd72:	897b      	ldrh	r3, [r7, #10]
 800cd74:	9300      	str	r3, [sp, #0]
 800cd76:	460b      	mov	r3, r1
 800cd78:	6979      	ldr	r1, [r7, #20]
 800cd7a:	f7ff fe7d 	bl	800ca78 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800cd7e:	687b      	ldr	r3, [r7, #4]
}
 800cd80:	4618      	mov	r0, r3
 800cd82:	3718      	adds	r7, #24
 800cd84:	46bd      	mov	sp, r7
 800cd86:	bd80      	pop	{r7, pc}

0800cd88 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b084      	sub	sp, #16
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
 800cd90:	460b      	mov	r3, r1
 800cd92:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d106      	bne.n	800cda8 <pbuf_realloc+0x20>
 800cd9a:	4b3a      	ldr	r3, [pc, #232]	@ (800ce84 <pbuf_realloc+0xfc>)
 800cd9c:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 800cda0:	4939      	ldr	r1, [pc, #228]	@ (800ce88 <pbuf_realloc+0x100>)
 800cda2:	483a      	ldr	r0, [pc, #232]	@ (800ce8c <pbuf_realloc+0x104>)
 800cda4:	f009 faf4 	bl	8016390 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	891b      	ldrh	r3, [r3, #8]
 800cdac:	887a      	ldrh	r2, [r7, #2]
 800cdae:	429a      	cmp	r2, r3
 800cdb0:	d263      	bcs.n	800ce7a <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	891a      	ldrh	r2, [r3, #8]
 800cdb6:	887b      	ldrh	r3, [r7, #2]
 800cdb8:	1ad3      	subs	r3, r2, r3
 800cdba:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800cdbc:	887b      	ldrh	r3, [r7, #2]
 800cdbe:	817b      	strh	r3, [r7, #10]
  q = p;
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800cdc4:	e018      	b.n	800cdf8 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	895b      	ldrh	r3, [r3, #10]
 800cdca:	897a      	ldrh	r2, [r7, #10]
 800cdcc:	1ad3      	subs	r3, r2, r3
 800cdce:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	891a      	ldrh	r2, [r3, #8]
 800cdd4:	893b      	ldrh	r3, [r7, #8]
 800cdd6:	1ad3      	subs	r3, r2, r3
 800cdd8:	b29a      	uxth	r2, r3
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d106      	bne.n	800cdf8 <pbuf_realloc+0x70>
 800cdea:	4b26      	ldr	r3, [pc, #152]	@ (800ce84 <pbuf_realloc+0xfc>)
 800cdec:	f240 12af 	movw	r2, #431	@ 0x1af
 800cdf0:	4927      	ldr	r1, [pc, #156]	@ (800ce90 <pbuf_realloc+0x108>)
 800cdf2:	4826      	ldr	r0, [pc, #152]	@ (800ce8c <pbuf_realloc+0x104>)
 800cdf4:	f009 facc 	bl	8016390 <iprintf>
  while (rem_len > q->len) {
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	895b      	ldrh	r3, [r3, #10]
 800cdfc:	897a      	ldrh	r2, [r7, #10]
 800cdfe:	429a      	cmp	r2, r3
 800ce00:	d8e1      	bhi.n	800cdc6 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	7b1b      	ldrb	r3, [r3, #12]
 800ce06:	f003 030f 	and.w	r3, r3, #15
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	d121      	bne.n	800ce52 <pbuf_realloc+0xca>
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	895b      	ldrh	r3, [r3, #10]
 800ce12:	897a      	ldrh	r2, [r7, #10]
 800ce14:	429a      	cmp	r2, r3
 800ce16:	d01c      	beq.n	800ce52 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	7b5b      	ldrb	r3, [r3, #13]
 800ce1c:	f003 0302 	and.w	r3, r3, #2
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d116      	bne.n	800ce52 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	685a      	ldr	r2, [r3, #4]
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	1ad3      	subs	r3, r2, r3
 800ce2c:	b29a      	uxth	r2, r3
 800ce2e:	897b      	ldrh	r3, [r7, #10]
 800ce30:	4413      	add	r3, r2
 800ce32:	b29b      	uxth	r3, r3
 800ce34:	4619      	mov	r1, r3
 800ce36:	68f8      	ldr	r0, [r7, #12]
 800ce38:	f7fe ff64 	bl	800bd04 <mem_trim>
 800ce3c:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d106      	bne.n	800ce52 <pbuf_realloc+0xca>
 800ce44:	4b0f      	ldr	r3, [pc, #60]	@ (800ce84 <pbuf_realloc+0xfc>)
 800ce46:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800ce4a:	4912      	ldr	r1, [pc, #72]	@ (800ce94 <pbuf_realloc+0x10c>)
 800ce4c:	480f      	ldr	r0, [pc, #60]	@ (800ce8c <pbuf_realloc+0x104>)
 800ce4e:	f009 fa9f 	bl	8016390 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	897a      	ldrh	r2, [r7, #10]
 800ce56:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	895a      	ldrh	r2, [r3, #10]
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d004      	beq.n	800ce72 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	4618      	mov	r0, r3
 800ce6e:	f000 f911 	bl	800d094 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	2200      	movs	r2, #0
 800ce76:	601a      	str	r2, [r3, #0]
 800ce78:	e000      	b.n	800ce7c <pbuf_realloc+0xf4>
    return;
 800ce7a:	bf00      	nop

}
 800ce7c:	3710      	adds	r7, #16
 800ce7e:	46bd      	mov	sp, r7
 800ce80:	bd80      	pop	{r7, pc}
 800ce82:	bf00      	nop
 800ce84:	08017ff0 	.word	0x08017ff0
 800ce88:	08018108 	.word	0x08018108
 800ce8c:	08018050 	.word	0x08018050
 800ce90:	08018120 	.word	0x08018120
 800ce94:	08018138 	.word	0x08018138

0800ce98 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800ce98:	b580      	push	{r7, lr}
 800ce9a:	b086      	sub	sp, #24
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	60f8      	str	r0, [r7, #12]
 800cea0:	60b9      	str	r1, [r7, #8]
 800cea2:	4613      	mov	r3, r2
 800cea4:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d106      	bne.n	800ceba <pbuf_add_header_impl+0x22>
 800ceac:	4b2b      	ldr	r3, [pc, #172]	@ (800cf5c <pbuf_add_header_impl+0xc4>)
 800ceae:	f240 12df 	movw	r2, #479	@ 0x1df
 800ceb2:	492b      	ldr	r1, [pc, #172]	@ (800cf60 <pbuf_add_header_impl+0xc8>)
 800ceb4:	482b      	ldr	r0, [pc, #172]	@ (800cf64 <pbuf_add_header_impl+0xcc>)
 800ceb6:	f009 fa6b 	bl	8016390 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d003      	beq.n	800cec8 <pbuf_add_header_impl+0x30>
 800cec0:	68bb      	ldr	r3, [r7, #8]
 800cec2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cec6:	d301      	bcc.n	800cecc <pbuf_add_header_impl+0x34>
    return 1;
 800cec8:	2301      	movs	r3, #1
 800ceca:	e043      	b.n	800cf54 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800cecc:	68bb      	ldr	r3, [r7, #8]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d101      	bne.n	800ced6 <pbuf_add_header_impl+0x3e>
    return 0;
 800ced2:	2300      	movs	r3, #0
 800ced4:	e03e      	b.n	800cf54 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800ced6:	68bb      	ldr	r3, [r7, #8]
 800ced8:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	891a      	ldrh	r2, [r3, #8]
 800cede:	8a7b      	ldrh	r3, [r7, #18]
 800cee0:	4413      	add	r3, r2
 800cee2:	b29b      	uxth	r3, r3
 800cee4:	8a7a      	ldrh	r2, [r7, #18]
 800cee6:	429a      	cmp	r2, r3
 800cee8:	d901      	bls.n	800ceee <pbuf_add_header_impl+0x56>
    return 1;
 800ceea:	2301      	movs	r3, #1
 800ceec:	e032      	b.n	800cf54 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	7b1b      	ldrb	r3, [r3, #12]
 800cef2:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800cef4:	8a3b      	ldrh	r3, [r7, #16]
 800cef6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d00c      	beq.n	800cf18 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	685a      	ldr	r2, [r3, #4]
 800cf02:	68bb      	ldr	r3, [r7, #8]
 800cf04:	425b      	negs	r3, r3
 800cf06:	4413      	add	r3, r2
 800cf08:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	3310      	adds	r3, #16
 800cf0e:	697a      	ldr	r2, [r7, #20]
 800cf10:	429a      	cmp	r2, r3
 800cf12:	d20d      	bcs.n	800cf30 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800cf14:	2301      	movs	r3, #1
 800cf16:	e01d      	b.n	800cf54 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800cf18:	79fb      	ldrb	r3, [r7, #7]
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d006      	beq.n	800cf2c <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	685a      	ldr	r2, [r3, #4]
 800cf22:	68bb      	ldr	r3, [r7, #8]
 800cf24:	425b      	negs	r3, r3
 800cf26:	4413      	add	r3, r2
 800cf28:	617b      	str	r3, [r7, #20]
 800cf2a:	e001      	b.n	800cf30 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800cf2c:	2301      	movs	r3, #1
 800cf2e:	e011      	b.n	800cf54 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	697a      	ldr	r2, [r7, #20]
 800cf34:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	895a      	ldrh	r2, [r3, #10]
 800cf3a:	8a7b      	ldrh	r3, [r7, #18]
 800cf3c:	4413      	add	r3, r2
 800cf3e:	b29a      	uxth	r2, r3
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	891a      	ldrh	r2, [r3, #8]
 800cf48:	8a7b      	ldrh	r3, [r7, #18]
 800cf4a:	4413      	add	r3, r2
 800cf4c:	b29a      	uxth	r2, r3
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	811a      	strh	r2, [r3, #8]


  return 0;
 800cf52:	2300      	movs	r3, #0
}
 800cf54:	4618      	mov	r0, r3
 800cf56:	3718      	adds	r7, #24
 800cf58:	46bd      	mov	sp, r7
 800cf5a:	bd80      	pop	{r7, pc}
 800cf5c:	08017ff0 	.word	0x08017ff0
 800cf60:	08018154 	.word	0x08018154
 800cf64:	08018050 	.word	0x08018050

0800cf68 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800cf68:	b580      	push	{r7, lr}
 800cf6a:	b082      	sub	sp, #8
 800cf6c:	af00      	add	r7, sp, #0
 800cf6e:	6078      	str	r0, [r7, #4]
 800cf70:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800cf72:	2200      	movs	r2, #0
 800cf74:	6839      	ldr	r1, [r7, #0]
 800cf76:	6878      	ldr	r0, [r7, #4]
 800cf78:	f7ff ff8e 	bl	800ce98 <pbuf_add_header_impl>
 800cf7c:	4603      	mov	r3, r0
}
 800cf7e:	4618      	mov	r0, r3
 800cf80:	3708      	adds	r7, #8
 800cf82:	46bd      	mov	sp, r7
 800cf84:	bd80      	pop	{r7, pc}
	...

0800cf88 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800cf88:	b580      	push	{r7, lr}
 800cf8a:	b084      	sub	sp, #16
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	6078      	str	r0, [r7, #4]
 800cf90:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d106      	bne.n	800cfa6 <pbuf_remove_header+0x1e>
 800cf98:	4b20      	ldr	r3, [pc, #128]	@ (800d01c <pbuf_remove_header+0x94>)
 800cf9a:	f240 224b 	movw	r2, #587	@ 0x24b
 800cf9e:	4920      	ldr	r1, [pc, #128]	@ (800d020 <pbuf_remove_header+0x98>)
 800cfa0:	4820      	ldr	r0, [pc, #128]	@ (800d024 <pbuf_remove_header+0x9c>)
 800cfa2:	f009 f9f5 	bl	8016390 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d003      	beq.n	800cfb4 <pbuf_remove_header+0x2c>
 800cfac:	683b      	ldr	r3, [r7, #0]
 800cfae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cfb2:	d301      	bcc.n	800cfb8 <pbuf_remove_header+0x30>
    return 1;
 800cfb4:	2301      	movs	r3, #1
 800cfb6:	e02c      	b.n	800d012 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800cfb8:	683b      	ldr	r3, [r7, #0]
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d101      	bne.n	800cfc2 <pbuf_remove_header+0x3a>
    return 0;
 800cfbe:	2300      	movs	r3, #0
 800cfc0:	e027      	b.n	800d012 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800cfc2:	683b      	ldr	r3, [r7, #0]
 800cfc4:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	895b      	ldrh	r3, [r3, #10]
 800cfca:	89fa      	ldrh	r2, [r7, #14]
 800cfcc:	429a      	cmp	r2, r3
 800cfce:	d908      	bls.n	800cfe2 <pbuf_remove_header+0x5a>
 800cfd0:	4b12      	ldr	r3, [pc, #72]	@ (800d01c <pbuf_remove_header+0x94>)
 800cfd2:	f240 2255 	movw	r2, #597	@ 0x255
 800cfd6:	4914      	ldr	r1, [pc, #80]	@ (800d028 <pbuf_remove_header+0xa0>)
 800cfd8:	4812      	ldr	r0, [pc, #72]	@ (800d024 <pbuf_remove_header+0x9c>)
 800cfda:	f009 f9d9 	bl	8016390 <iprintf>
 800cfde:	2301      	movs	r3, #1
 800cfe0:	e017      	b.n	800d012 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	685b      	ldr	r3, [r3, #4]
 800cfe6:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	685a      	ldr	r2, [r3, #4]
 800cfec:	683b      	ldr	r3, [r7, #0]
 800cfee:	441a      	add	r2, r3
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	895a      	ldrh	r2, [r3, #10]
 800cff8:	89fb      	ldrh	r3, [r7, #14]
 800cffa:	1ad3      	subs	r3, r2, r3
 800cffc:	b29a      	uxth	r2, r3
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	891a      	ldrh	r2, [r3, #8]
 800d006:	89fb      	ldrh	r3, [r7, #14]
 800d008:	1ad3      	subs	r3, r2, r3
 800d00a:	b29a      	uxth	r2, r3
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800d010:	2300      	movs	r3, #0
}
 800d012:	4618      	mov	r0, r3
 800d014:	3710      	adds	r7, #16
 800d016:	46bd      	mov	sp, r7
 800d018:	bd80      	pop	{r7, pc}
 800d01a:	bf00      	nop
 800d01c:	08017ff0 	.word	0x08017ff0
 800d020:	08018154 	.word	0x08018154
 800d024:	08018050 	.word	0x08018050
 800d028:	08018160 	.word	0x08018160

0800d02c <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800d02c:	b580      	push	{r7, lr}
 800d02e:	b082      	sub	sp, #8
 800d030:	af00      	add	r7, sp, #0
 800d032:	6078      	str	r0, [r7, #4]
 800d034:	460b      	mov	r3, r1
 800d036:	807b      	strh	r3, [r7, #2]
 800d038:	4613      	mov	r3, r2
 800d03a:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800d03c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d040:	2b00      	cmp	r3, #0
 800d042:	da08      	bge.n	800d056 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800d044:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d048:	425b      	negs	r3, r3
 800d04a:	4619      	mov	r1, r3
 800d04c:	6878      	ldr	r0, [r7, #4]
 800d04e:	f7ff ff9b 	bl	800cf88 <pbuf_remove_header>
 800d052:	4603      	mov	r3, r0
 800d054:	e007      	b.n	800d066 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800d056:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d05a:	787a      	ldrb	r2, [r7, #1]
 800d05c:	4619      	mov	r1, r3
 800d05e:	6878      	ldr	r0, [r7, #4]
 800d060:	f7ff ff1a 	bl	800ce98 <pbuf_add_header_impl>
 800d064:	4603      	mov	r3, r0
  }
}
 800d066:	4618      	mov	r0, r3
 800d068:	3708      	adds	r7, #8
 800d06a:	46bd      	mov	sp, r7
 800d06c:	bd80      	pop	{r7, pc}

0800d06e <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800d06e:	b580      	push	{r7, lr}
 800d070:	b082      	sub	sp, #8
 800d072:	af00      	add	r7, sp, #0
 800d074:	6078      	str	r0, [r7, #4]
 800d076:	460b      	mov	r3, r1
 800d078:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800d07a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d07e:	2201      	movs	r2, #1
 800d080:	4619      	mov	r1, r3
 800d082:	6878      	ldr	r0, [r7, #4]
 800d084:	f7ff ffd2 	bl	800d02c <pbuf_header_impl>
 800d088:	4603      	mov	r3, r0
}
 800d08a:	4618      	mov	r0, r3
 800d08c:	3708      	adds	r7, #8
 800d08e:	46bd      	mov	sp, r7
 800d090:	bd80      	pop	{r7, pc}
	...

0800d094 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800d094:	b580      	push	{r7, lr}
 800d096:	b088      	sub	sp, #32
 800d098:	af00      	add	r7, sp, #0
 800d09a:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d10b      	bne.n	800d0ba <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d106      	bne.n	800d0b6 <pbuf_free+0x22>
 800d0a8:	4b3b      	ldr	r3, [pc, #236]	@ (800d198 <pbuf_free+0x104>)
 800d0aa:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 800d0ae:	493b      	ldr	r1, [pc, #236]	@ (800d19c <pbuf_free+0x108>)
 800d0b0:	483b      	ldr	r0, [pc, #236]	@ (800d1a0 <pbuf_free+0x10c>)
 800d0b2:	f009 f96d 	bl	8016390 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800d0b6:	2300      	movs	r3, #0
 800d0b8:	e069      	b.n	800d18e <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800d0ba:	2300      	movs	r3, #0
 800d0bc:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800d0be:	e062      	b.n	800d186 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 800d0c0:	f009 f848 	bl	8016154 <sys_arch_protect>
 800d0c4:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	7b9b      	ldrb	r3, [r3, #14]
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d106      	bne.n	800d0dc <pbuf_free+0x48>
 800d0ce:	4b32      	ldr	r3, [pc, #200]	@ (800d198 <pbuf_free+0x104>)
 800d0d0:	f240 22f1 	movw	r2, #753	@ 0x2f1
 800d0d4:	4933      	ldr	r1, [pc, #204]	@ (800d1a4 <pbuf_free+0x110>)
 800d0d6:	4832      	ldr	r0, [pc, #200]	@ (800d1a0 <pbuf_free+0x10c>)
 800d0d8:	f009 f95a 	bl	8016390 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	7b9b      	ldrb	r3, [r3, #14]
 800d0e0:	3b01      	subs	r3, #1
 800d0e2:	b2da      	uxtb	r2, r3
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	739a      	strb	r2, [r3, #14]
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	7b9b      	ldrb	r3, [r3, #14]
 800d0ec:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 800d0ee:	69b8      	ldr	r0, [r7, #24]
 800d0f0:	f009 f83e 	bl	8016170 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800d0f4:	7dfb      	ldrb	r3, [r7, #23]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d143      	bne.n	800d182 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	7b1b      	ldrb	r3, [r3, #12]
 800d104:	f003 030f 	and.w	r3, r3, #15
 800d108:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	7b5b      	ldrb	r3, [r3, #13]
 800d10e:	f003 0302 	and.w	r3, r3, #2
 800d112:	2b00      	cmp	r3, #0
 800d114:	d011      	beq.n	800d13a <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800d11a:	68bb      	ldr	r3, [r7, #8]
 800d11c:	691b      	ldr	r3, [r3, #16]
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d106      	bne.n	800d130 <pbuf_free+0x9c>
 800d122:	4b1d      	ldr	r3, [pc, #116]	@ (800d198 <pbuf_free+0x104>)
 800d124:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800d128:	491f      	ldr	r1, [pc, #124]	@ (800d1a8 <pbuf_free+0x114>)
 800d12a:	481d      	ldr	r0, [pc, #116]	@ (800d1a0 <pbuf_free+0x10c>)
 800d12c:	f009 f930 	bl	8016390 <iprintf>
        pc->custom_free_function(p);
 800d130:	68bb      	ldr	r3, [r7, #8]
 800d132:	691b      	ldr	r3, [r3, #16]
 800d134:	6878      	ldr	r0, [r7, #4]
 800d136:	4798      	blx	r3
 800d138:	e01d      	b.n	800d176 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800d13a:	7bfb      	ldrb	r3, [r7, #15]
 800d13c:	2b02      	cmp	r3, #2
 800d13e:	d104      	bne.n	800d14a <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 800d140:	6879      	ldr	r1, [r7, #4]
 800d142:	200d      	movs	r0, #13
 800d144:	f7ff f902 	bl	800c34c <memp_free>
 800d148:	e015      	b.n	800d176 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800d14a:	7bfb      	ldrb	r3, [r7, #15]
 800d14c:	2b01      	cmp	r3, #1
 800d14e:	d104      	bne.n	800d15a <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 800d150:	6879      	ldr	r1, [r7, #4]
 800d152:	200c      	movs	r0, #12
 800d154:	f7ff f8fa 	bl	800c34c <memp_free>
 800d158:	e00d      	b.n	800d176 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800d15a:	7bfb      	ldrb	r3, [r7, #15]
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d103      	bne.n	800d168 <pbuf_free+0xd4>
          mem_free(p);
 800d160:	6878      	ldr	r0, [r7, #4]
 800d162:	f7fe fd3f 	bl	800bbe4 <mem_free>
 800d166:	e006      	b.n	800d176 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800d168:	4b0b      	ldr	r3, [pc, #44]	@ (800d198 <pbuf_free+0x104>)
 800d16a:	f240 320f 	movw	r2, #783	@ 0x30f
 800d16e:	490f      	ldr	r1, [pc, #60]	@ (800d1ac <pbuf_free+0x118>)
 800d170:	480b      	ldr	r0, [pc, #44]	@ (800d1a0 <pbuf_free+0x10c>)
 800d172:	f009 f90d 	bl	8016390 <iprintf>
        }
      }
      count++;
 800d176:	7ffb      	ldrb	r3, [r7, #31]
 800d178:	3301      	adds	r3, #1
 800d17a:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 800d17c:	693b      	ldr	r3, [r7, #16]
 800d17e:	607b      	str	r3, [r7, #4]
 800d180:	e001      	b.n	800d186 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800d182:	2300      	movs	r3, #0
 800d184:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d199      	bne.n	800d0c0 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800d18c:	7ffb      	ldrb	r3, [r7, #31]
}
 800d18e:	4618      	mov	r0, r3
 800d190:	3720      	adds	r7, #32
 800d192:	46bd      	mov	sp, r7
 800d194:	bd80      	pop	{r7, pc}
 800d196:	bf00      	nop
 800d198:	08017ff0 	.word	0x08017ff0
 800d19c:	08018154 	.word	0x08018154
 800d1a0:	08018050 	.word	0x08018050
 800d1a4:	08018180 	.word	0x08018180
 800d1a8:	08018198 	.word	0x08018198
 800d1ac:	080181bc 	.word	0x080181bc

0800d1b0 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800d1b0:	b480      	push	{r7}
 800d1b2:	b085      	sub	sp, #20
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800d1bc:	e005      	b.n	800d1ca <pbuf_clen+0x1a>
    ++len;
 800d1be:	89fb      	ldrh	r3, [r7, #14]
 800d1c0:	3301      	adds	r3, #1
 800d1c2:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d1f6      	bne.n	800d1be <pbuf_clen+0xe>
  }
  return len;
 800d1d0:	89fb      	ldrh	r3, [r7, #14]
}
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	3714      	adds	r7, #20
 800d1d6:	46bd      	mov	sp, r7
 800d1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1dc:	4770      	bx	lr
	...

0800d1e0 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800d1e0:	b580      	push	{r7, lr}
 800d1e2:	b084      	sub	sp, #16
 800d1e4:	af00      	add	r7, sp, #0
 800d1e6:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d016      	beq.n	800d21c <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800d1ee:	f008 ffb1 	bl	8016154 <sys_arch_protect>
 800d1f2:	60f8      	str	r0, [r7, #12]
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	7b9b      	ldrb	r3, [r3, #14]
 800d1f8:	3301      	adds	r3, #1
 800d1fa:	b2da      	uxtb	r2, r3
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	739a      	strb	r2, [r3, #14]
 800d200:	68f8      	ldr	r0, [r7, #12]
 800d202:	f008 ffb5 	bl	8016170 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	7b9b      	ldrb	r3, [r3, #14]
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d106      	bne.n	800d21c <pbuf_ref+0x3c>
 800d20e:	4b05      	ldr	r3, [pc, #20]	@ (800d224 <pbuf_ref+0x44>)
 800d210:	f240 3242 	movw	r2, #834	@ 0x342
 800d214:	4904      	ldr	r1, [pc, #16]	@ (800d228 <pbuf_ref+0x48>)
 800d216:	4805      	ldr	r0, [pc, #20]	@ (800d22c <pbuf_ref+0x4c>)
 800d218:	f009 f8ba 	bl	8016390 <iprintf>
  }
}
 800d21c:	bf00      	nop
 800d21e:	3710      	adds	r7, #16
 800d220:	46bd      	mov	sp, r7
 800d222:	bd80      	pop	{r7, pc}
 800d224:	08017ff0 	.word	0x08017ff0
 800d228:	080181d0 	.word	0x080181d0
 800d22c:	08018050 	.word	0x08018050

0800d230 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800d230:	b580      	push	{r7, lr}
 800d232:	b084      	sub	sp, #16
 800d234:	af00      	add	r7, sp, #0
 800d236:	6078      	str	r0, [r7, #4]
 800d238:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d002      	beq.n	800d246 <pbuf_cat+0x16>
 800d240:	683b      	ldr	r3, [r7, #0]
 800d242:	2b00      	cmp	r3, #0
 800d244:	d107      	bne.n	800d256 <pbuf_cat+0x26>
 800d246:	4b20      	ldr	r3, [pc, #128]	@ (800d2c8 <pbuf_cat+0x98>)
 800d248:	f240 3259 	movw	r2, #857	@ 0x359
 800d24c:	491f      	ldr	r1, [pc, #124]	@ (800d2cc <pbuf_cat+0x9c>)
 800d24e:	4820      	ldr	r0, [pc, #128]	@ (800d2d0 <pbuf_cat+0xa0>)
 800d250:	f009 f89e 	bl	8016390 <iprintf>
 800d254:	e034      	b.n	800d2c0 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	60fb      	str	r3, [r7, #12]
 800d25a:	e00a      	b.n	800d272 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	891a      	ldrh	r2, [r3, #8]
 800d260:	683b      	ldr	r3, [r7, #0]
 800d262:	891b      	ldrh	r3, [r3, #8]
 800d264:	4413      	add	r3, r2
 800d266:	b29a      	uxth	r2, r3
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	60fb      	str	r3, [r7, #12]
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	2b00      	cmp	r3, #0
 800d278:	d1f0      	bne.n	800d25c <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	891a      	ldrh	r2, [r3, #8]
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	895b      	ldrh	r3, [r3, #10]
 800d282:	429a      	cmp	r2, r3
 800d284:	d006      	beq.n	800d294 <pbuf_cat+0x64>
 800d286:	4b10      	ldr	r3, [pc, #64]	@ (800d2c8 <pbuf_cat+0x98>)
 800d288:	f240 3262 	movw	r2, #866	@ 0x362
 800d28c:	4911      	ldr	r1, [pc, #68]	@ (800d2d4 <pbuf_cat+0xa4>)
 800d28e:	4810      	ldr	r0, [pc, #64]	@ (800d2d0 <pbuf_cat+0xa0>)
 800d290:	f009 f87e 	bl	8016390 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d006      	beq.n	800d2aa <pbuf_cat+0x7a>
 800d29c:	4b0a      	ldr	r3, [pc, #40]	@ (800d2c8 <pbuf_cat+0x98>)
 800d29e:	f240 3263 	movw	r2, #867	@ 0x363
 800d2a2:	490d      	ldr	r1, [pc, #52]	@ (800d2d8 <pbuf_cat+0xa8>)
 800d2a4:	480a      	ldr	r0, [pc, #40]	@ (800d2d0 <pbuf_cat+0xa0>)
 800d2a6:	f009 f873 	bl	8016390 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	891a      	ldrh	r2, [r3, #8]
 800d2ae:	683b      	ldr	r3, [r7, #0]
 800d2b0:	891b      	ldrh	r3, [r3, #8]
 800d2b2:	4413      	add	r3, r2
 800d2b4:	b29a      	uxth	r2, r3
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	683a      	ldr	r2, [r7, #0]
 800d2be:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800d2c0:	3710      	adds	r7, #16
 800d2c2:	46bd      	mov	sp, r7
 800d2c4:	bd80      	pop	{r7, pc}
 800d2c6:	bf00      	nop
 800d2c8:	08017ff0 	.word	0x08017ff0
 800d2cc:	080181e4 	.word	0x080181e4
 800d2d0:	08018050 	.word	0x08018050
 800d2d4:	0801821c 	.word	0x0801821c
 800d2d8:	0801824c 	.word	0x0801824c

0800d2dc <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800d2dc:	b580      	push	{r7, lr}
 800d2de:	b082      	sub	sp, #8
 800d2e0:	af00      	add	r7, sp, #0
 800d2e2:	6078      	str	r0, [r7, #4]
 800d2e4:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800d2e6:	6839      	ldr	r1, [r7, #0]
 800d2e8:	6878      	ldr	r0, [r7, #4]
 800d2ea:	f7ff ffa1 	bl	800d230 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800d2ee:	6838      	ldr	r0, [r7, #0]
 800d2f0:	f7ff ff76 	bl	800d1e0 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800d2f4:	bf00      	nop
 800d2f6:	3708      	adds	r7, #8
 800d2f8:	46bd      	mov	sp, r7
 800d2fa:	bd80      	pop	{r7, pc}

0800d2fc <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800d2fc:	b580      	push	{r7, lr}
 800d2fe:	b086      	sub	sp, #24
 800d300:	af00      	add	r7, sp, #0
 800d302:	6078      	str	r0, [r7, #4]
 800d304:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800d306:	2300      	movs	r3, #0
 800d308:	617b      	str	r3, [r7, #20]
 800d30a:	2300      	movs	r3, #0
 800d30c:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	2b00      	cmp	r3, #0
 800d312:	d008      	beq.n	800d326 <pbuf_copy+0x2a>
 800d314:	683b      	ldr	r3, [r7, #0]
 800d316:	2b00      	cmp	r3, #0
 800d318:	d005      	beq.n	800d326 <pbuf_copy+0x2a>
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	891a      	ldrh	r2, [r3, #8]
 800d31e:	683b      	ldr	r3, [r7, #0]
 800d320:	891b      	ldrh	r3, [r3, #8]
 800d322:	429a      	cmp	r2, r3
 800d324:	d209      	bcs.n	800d33a <pbuf_copy+0x3e>
 800d326:	4b57      	ldr	r3, [pc, #348]	@ (800d484 <pbuf_copy+0x188>)
 800d328:	f240 32c9 	movw	r2, #969	@ 0x3c9
 800d32c:	4956      	ldr	r1, [pc, #344]	@ (800d488 <pbuf_copy+0x18c>)
 800d32e:	4857      	ldr	r0, [pc, #348]	@ (800d48c <pbuf_copy+0x190>)
 800d330:	f009 f82e 	bl	8016390 <iprintf>
 800d334:	f06f 030f 	mvn.w	r3, #15
 800d338:	e09f      	b.n	800d47a <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	895b      	ldrh	r3, [r3, #10]
 800d33e:	461a      	mov	r2, r3
 800d340:	697b      	ldr	r3, [r7, #20]
 800d342:	1ad2      	subs	r2, r2, r3
 800d344:	683b      	ldr	r3, [r7, #0]
 800d346:	895b      	ldrh	r3, [r3, #10]
 800d348:	4619      	mov	r1, r3
 800d34a:	693b      	ldr	r3, [r7, #16]
 800d34c:	1acb      	subs	r3, r1, r3
 800d34e:	429a      	cmp	r2, r3
 800d350:	d306      	bcc.n	800d360 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800d352:	683b      	ldr	r3, [r7, #0]
 800d354:	895b      	ldrh	r3, [r3, #10]
 800d356:	461a      	mov	r2, r3
 800d358:	693b      	ldr	r3, [r7, #16]
 800d35a:	1ad3      	subs	r3, r2, r3
 800d35c:	60fb      	str	r3, [r7, #12]
 800d35e:	e005      	b.n	800d36c <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	895b      	ldrh	r3, [r3, #10]
 800d364:	461a      	mov	r2, r3
 800d366:	697b      	ldr	r3, [r7, #20]
 800d368:	1ad3      	subs	r3, r2, r3
 800d36a:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	685a      	ldr	r2, [r3, #4]
 800d370:	697b      	ldr	r3, [r7, #20]
 800d372:	18d0      	adds	r0, r2, r3
 800d374:	683b      	ldr	r3, [r7, #0]
 800d376:	685a      	ldr	r2, [r3, #4]
 800d378:	693b      	ldr	r3, [r7, #16]
 800d37a:	4413      	add	r3, r2
 800d37c:	68fa      	ldr	r2, [r7, #12]
 800d37e:	4619      	mov	r1, r3
 800d380:	f009 f98f 	bl	80166a2 <memcpy>
    offset_to += len;
 800d384:	697a      	ldr	r2, [r7, #20]
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	4413      	add	r3, r2
 800d38a:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800d38c:	693a      	ldr	r2, [r7, #16]
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	4413      	add	r3, r2
 800d392:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	895b      	ldrh	r3, [r3, #10]
 800d398:	461a      	mov	r2, r3
 800d39a:	697b      	ldr	r3, [r7, #20]
 800d39c:	4293      	cmp	r3, r2
 800d39e:	d906      	bls.n	800d3ae <pbuf_copy+0xb2>
 800d3a0:	4b38      	ldr	r3, [pc, #224]	@ (800d484 <pbuf_copy+0x188>)
 800d3a2:	f240 32d9 	movw	r2, #985	@ 0x3d9
 800d3a6:	493a      	ldr	r1, [pc, #232]	@ (800d490 <pbuf_copy+0x194>)
 800d3a8:	4838      	ldr	r0, [pc, #224]	@ (800d48c <pbuf_copy+0x190>)
 800d3aa:	f008 fff1 	bl	8016390 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800d3ae:	683b      	ldr	r3, [r7, #0]
 800d3b0:	895b      	ldrh	r3, [r3, #10]
 800d3b2:	461a      	mov	r2, r3
 800d3b4:	693b      	ldr	r3, [r7, #16]
 800d3b6:	4293      	cmp	r3, r2
 800d3b8:	d906      	bls.n	800d3c8 <pbuf_copy+0xcc>
 800d3ba:	4b32      	ldr	r3, [pc, #200]	@ (800d484 <pbuf_copy+0x188>)
 800d3bc:	f240 32da 	movw	r2, #986	@ 0x3da
 800d3c0:	4934      	ldr	r1, [pc, #208]	@ (800d494 <pbuf_copy+0x198>)
 800d3c2:	4832      	ldr	r0, [pc, #200]	@ (800d48c <pbuf_copy+0x190>)
 800d3c4:	f008 ffe4 	bl	8016390 <iprintf>
    if (offset_from >= p_from->len) {
 800d3c8:	683b      	ldr	r3, [r7, #0]
 800d3ca:	895b      	ldrh	r3, [r3, #10]
 800d3cc:	461a      	mov	r2, r3
 800d3ce:	693b      	ldr	r3, [r7, #16]
 800d3d0:	4293      	cmp	r3, r2
 800d3d2:	d304      	bcc.n	800d3de <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800d3d8:	683b      	ldr	r3, [r7, #0]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	895b      	ldrh	r3, [r3, #10]
 800d3e2:	461a      	mov	r2, r3
 800d3e4:	697b      	ldr	r3, [r7, #20]
 800d3e6:	4293      	cmp	r3, r2
 800d3e8:	d114      	bne.n	800d414 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800d3ea:	2300      	movs	r3, #0
 800d3ec:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d10c      	bne.n	800d414 <pbuf_copy+0x118>
 800d3fa:	683b      	ldr	r3, [r7, #0]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d009      	beq.n	800d414 <pbuf_copy+0x118>
 800d400:	4b20      	ldr	r3, [pc, #128]	@ (800d484 <pbuf_copy+0x188>)
 800d402:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 800d406:	4924      	ldr	r1, [pc, #144]	@ (800d498 <pbuf_copy+0x19c>)
 800d408:	4820      	ldr	r0, [pc, #128]	@ (800d48c <pbuf_copy+0x190>)
 800d40a:	f008 ffc1 	bl	8016390 <iprintf>
 800d40e:	f06f 030f 	mvn.w	r3, #15
 800d412:	e032      	b.n	800d47a <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	2b00      	cmp	r3, #0
 800d418:	d013      	beq.n	800d442 <pbuf_copy+0x146>
 800d41a:	683b      	ldr	r3, [r7, #0]
 800d41c:	895a      	ldrh	r2, [r3, #10]
 800d41e:	683b      	ldr	r3, [r7, #0]
 800d420:	891b      	ldrh	r3, [r3, #8]
 800d422:	429a      	cmp	r2, r3
 800d424:	d10d      	bne.n	800d442 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800d426:	683b      	ldr	r3, [r7, #0]
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d009      	beq.n	800d442 <pbuf_copy+0x146>
 800d42e:	4b15      	ldr	r3, [pc, #84]	@ (800d484 <pbuf_copy+0x188>)
 800d430:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800d434:	4919      	ldr	r1, [pc, #100]	@ (800d49c <pbuf_copy+0x1a0>)
 800d436:	4815      	ldr	r0, [pc, #84]	@ (800d48c <pbuf_copy+0x190>)
 800d438:	f008 ffaa 	bl	8016390 <iprintf>
 800d43c:	f06f 0305 	mvn.w	r3, #5
 800d440:	e01b      	b.n	800d47a <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	2b00      	cmp	r3, #0
 800d446:	d013      	beq.n	800d470 <pbuf_copy+0x174>
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	895a      	ldrh	r2, [r3, #10]
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	891b      	ldrh	r3, [r3, #8]
 800d450:	429a      	cmp	r2, r3
 800d452:	d10d      	bne.n	800d470 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d009      	beq.n	800d470 <pbuf_copy+0x174>
 800d45c:	4b09      	ldr	r3, [pc, #36]	@ (800d484 <pbuf_copy+0x188>)
 800d45e:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800d462:	490e      	ldr	r1, [pc, #56]	@ (800d49c <pbuf_copy+0x1a0>)
 800d464:	4809      	ldr	r0, [pc, #36]	@ (800d48c <pbuf_copy+0x190>)
 800d466:	f008 ff93 	bl	8016390 <iprintf>
 800d46a:	f06f 0305 	mvn.w	r3, #5
 800d46e:	e004      	b.n	800d47a <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800d470:	683b      	ldr	r3, [r7, #0]
 800d472:	2b00      	cmp	r3, #0
 800d474:	f47f af61 	bne.w	800d33a <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800d478:	2300      	movs	r3, #0
}
 800d47a:	4618      	mov	r0, r3
 800d47c:	3718      	adds	r7, #24
 800d47e:	46bd      	mov	sp, r7
 800d480:	bd80      	pop	{r7, pc}
 800d482:	bf00      	nop
 800d484:	08017ff0 	.word	0x08017ff0
 800d488:	08018298 	.word	0x08018298
 800d48c:	08018050 	.word	0x08018050
 800d490:	080182c8 	.word	0x080182c8
 800d494:	080182e0 	.word	0x080182e0
 800d498:	080182fc 	.word	0x080182fc
 800d49c:	0801830c 	.word	0x0801830c

0800d4a0 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800d4a0:	b580      	push	{r7, lr}
 800d4a2:	b088      	sub	sp, #32
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	60f8      	str	r0, [r7, #12]
 800d4a8:	60b9      	str	r1, [r7, #8]
 800d4aa:	4611      	mov	r1, r2
 800d4ac:	461a      	mov	r2, r3
 800d4ae:	460b      	mov	r3, r1
 800d4b0:	80fb      	strh	r3, [r7, #6]
 800d4b2:	4613      	mov	r3, r2
 800d4b4:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800d4b6:	2300      	movs	r3, #0
 800d4b8:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800d4ba:	2300      	movs	r3, #0
 800d4bc:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d108      	bne.n	800d4d6 <pbuf_copy_partial+0x36>
 800d4c4:	4b2b      	ldr	r3, [pc, #172]	@ (800d574 <pbuf_copy_partial+0xd4>)
 800d4c6:	f240 420a 	movw	r2, #1034	@ 0x40a
 800d4ca:	492b      	ldr	r1, [pc, #172]	@ (800d578 <pbuf_copy_partial+0xd8>)
 800d4cc:	482b      	ldr	r0, [pc, #172]	@ (800d57c <pbuf_copy_partial+0xdc>)
 800d4ce:	f008 ff5f 	bl	8016390 <iprintf>
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	e04a      	b.n	800d56c <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800d4d6:	68bb      	ldr	r3, [r7, #8]
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d108      	bne.n	800d4ee <pbuf_copy_partial+0x4e>
 800d4dc:	4b25      	ldr	r3, [pc, #148]	@ (800d574 <pbuf_copy_partial+0xd4>)
 800d4de:	f240 420b 	movw	r2, #1035	@ 0x40b
 800d4e2:	4927      	ldr	r1, [pc, #156]	@ (800d580 <pbuf_copy_partial+0xe0>)
 800d4e4:	4825      	ldr	r0, [pc, #148]	@ (800d57c <pbuf_copy_partial+0xdc>)
 800d4e6:	f008 ff53 	bl	8016390 <iprintf>
 800d4ea:	2300      	movs	r3, #0
 800d4ec:	e03e      	b.n	800d56c <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	61fb      	str	r3, [r7, #28]
 800d4f2:	e034      	b.n	800d55e <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800d4f4:	88bb      	ldrh	r3, [r7, #4]
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d00a      	beq.n	800d510 <pbuf_copy_partial+0x70>
 800d4fa:	69fb      	ldr	r3, [r7, #28]
 800d4fc:	895b      	ldrh	r3, [r3, #10]
 800d4fe:	88ba      	ldrh	r2, [r7, #4]
 800d500:	429a      	cmp	r2, r3
 800d502:	d305      	bcc.n	800d510 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800d504:	69fb      	ldr	r3, [r7, #28]
 800d506:	895b      	ldrh	r3, [r3, #10]
 800d508:	88ba      	ldrh	r2, [r7, #4]
 800d50a:	1ad3      	subs	r3, r2, r3
 800d50c:	80bb      	strh	r3, [r7, #4]
 800d50e:	e023      	b.n	800d558 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800d510:	69fb      	ldr	r3, [r7, #28]
 800d512:	895a      	ldrh	r2, [r3, #10]
 800d514:	88bb      	ldrh	r3, [r7, #4]
 800d516:	1ad3      	subs	r3, r2, r3
 800d518:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800d51a:	8b3a      	ldrh	r2, [r7, #24]
 800d51c:	88fb      	ldrh	r3, [r7, #6]
 800d51e:	429a      	cmp	r2, r3
 800d520:	d901      	bls.n	800d526 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800d522:	88fb      	ldrh	r3, [r7, #6]
 800d524:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800d526:	8b7b      	ldrh	r3, [r7, #26]
 800d528:	68ba      	ldr	r2, [r7, #8]
 800d52a:	18d0      	adds	r0, r2, r3
 800d52c:	69fb      	ldr	r3, [r7, #28]
 800d52e:	685a      	ldr	r2, [r3, #4]
 800d530:	88bb      	ldrh	r3, [r7, #4]
 800d532:	4413      	add	r3, r2
 800d534:	8b3a      	ldrh	r2, [r7, #24]
 800d536:	4619      	mov	r1, r3
 800d538:	f009 f8b3 	bl	80166a2 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800d53c:	8afa      	ldrh	r2, [r7, #22]
 800d53e:	8b3b      	ldrh	r3, [r7, #24]
 800d540:	4413      	add	r3, r2
 800d542:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800d544:	8b7a      	ldrh	r2, [r7, #26]
 800d546:	8b3b      	ldrh	r3, [r7, #24]
 800d548:	4413      	add	r3, r2
 800d54a:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800d54c:	88fa      	ldrh	r2, [r7, #6]
 800d54e:	8b3b      	ldrh	r3, [r7, #24]
 800d550:	1ad3      	subs	r3, r2, r3
 800d552:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800d554:	2300      	movs	r3, #0
 800d556:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800d558:	69fb      	ldr	r3, [r7, #28]
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	61fb      	str	r3, [r7, #28]
 800d55e:	88fb      	ldrh	r3, [r7, #6]
 800d560:	2b00      	cmp	r3, #0
 800d562:	d002      	beq.n	800d56a <pbuf_copy_partial+0xca>
 800d564:	69fb      	ldr	r3, [r7, #28]
 800d566:	2b00      	cmp	r3, #0
 800d568:	d1c4      	bne.n	800d4f4 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800d56a:	8afb      	ldrh	r3, [r7, #22]
}
 800d56c:	4618      	mov	r0, r3
 800d56e:	3720      	adds	r7, #32
 800d570:	46bd      	mov	sp, r7
 800d572:	bd80      	pop	{r7, pc}
 800d574:	08017ff0 	.word	0x08017ff0
 800d578:	08018338 	.word	0x08018338
 800d57c:	08018050 	.word	0x08018050
 800d580:	08018358 	.word	0x08018358

0800d584 <pbuf_skip_const>:
#endif /* LWIP_TCP && TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

/* Actual implementation of pbuf_skip() but returning const pointer... */
static const struct pbuf *
pbuf_skip_const(const struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 800d584:	b480      	push	{r7}
 800d586:	b087      	sub	sp, #28
 800d588:	af00      	add	r7, sp, #0
 800d58a:	60f8      	str	r0, [r7, #12]
 800d58c:	460b      	mov	r3, r1
 800d58e:	607a      	str	r2, [r7, #4]
 800d590:	817b      	strh	r3, [r7, #10]
  u16_t offset_left = in_offset;
 800d592:	897b      	ldrh	r3, [r7, #10]
 800d594:	82fb      	strh	r3, [r7, #22]
  const struct pbuf *q = in;
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	613b      	str	r3, [r7, #16]

  /* get the correct pbuf */
  while ((q != NULL) && (q->len <= offset_left)) {
 800d59a:	e007      	b.n	800d5ac <pbuf_skip_const+0x28>
    offset_left = (u16_t)(offset_left - q->len);
 800d59c:	693b      	ldr	r3, [r7, #16]
 800d59e:	895b      	ldrh	r3, [r3, #10]
 800d5a0:	8afa      	ldrh	r2, [r7, #22]
 800d5a2:	1ad3      	subs	r3, r2, r3
 800d5a4:	82fb      	strh	r3, [r7, #22]
    q = q->next;
 800d5a6:	693b      	ldr	r3, [r7, #16]
 800d5a8:	681b      	ldr	r3, [r3, #0]
 800d5aa:	613b      	str	r3, [r7, #16]
  while ((q != NULL) && (q->len <= offset_left)) {
 800d5ac:	693b      	ldr	r3, [r7, #16]
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d004      	beq.n	800d5bc <pbuf_skip_const+0x38>
 800d5b2:	693b      	ldr	r3, [r7, #16]
 800d5b4:	895b      	ldrh	r3, [r3, #10]
 800d5b6:	8afa      	ldrh	r2, [r7, #22]
 800d5b8:	429a      	cmp	r2, r3
 800d5ba:	d2ef      	bcs.n	800d59c <pbuf_skip_const+0x18>
  }
  if (out_offset != NULL) {
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d002      	beq.n	800d5c8 <pbuf_skip_const+0x44>
    *out_offset = offset_left;
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	8afa      	ldrh	r2, [r7, #22]
 800d5c6:	801a      	strh	r2, [r3, #0]
  }
  return q;
 800d5c8:	693b      	ldr	r3, [r7, #16]
}
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	371c      	adds	r7, #28
 800d5ce:	46bd      	mov	sp, r7
 800d5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d4:	4770      	bx	lr

0800d5d6 <pbuf_skip>:
 * @param out_offset resulting offset in the returned pbuf
 * @return the pbuf in the queue where the offset is
 */
struct pbuf *
pbuf_skip(struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 800d5d6:	b580      	push	{r7, lr}
 800d5d8:	b086      	sub	sp, #24
 800d5da:	af00      	add	r7, sp, #0
 800d5dc:	60f8      	str	r0, [r7, #12]
 800d5de:	460b      	mov	r3, r1
 800d5e0:	607a      	str	r2, [r7, #4]
 800d5e2:	817b      	strh	r3, [r7, #10]
  const struct pbuf *out = pbuf_skip_const(in, in_offset, out_offset);
 800d5e4:	897b      	ldrh	r3, [r7, #10]
 800d5e6:	687a      	ldr	r2, [r7, #4]
 800d5e8:	4619      	mov	r1, r3
 800d5ea:	68f8      	ldr	r0, [r7, #12]
 800d5ec:	f7ff ffca 	bl	800d584 <pbuf_skip_const>
 800d5f0:	6178      	str	r0, [r7, #20]
  return LWIP_CONST_CAST(struct pbuf *, out);
 800d5f2:	697b      	ldr	r3, [r7, #20]
}
 800d5f4:	4618      	mov	r0, r3
 800d5f6:	3718      	adds	r7, #24
 800d5f8:	46bd      	mov	sp, r7
 800d5fa:	bd80      	pop	{r7, pc}

0800d5fc <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b088      	sub	sp, #32
 800d600:	af00      	add	r7, sp, #0
 800d602:	60f8      	str	r0, [r7, #12]
 800d604:	60b9      	str	r1, [r7, #8]
 800d606:	4613      	mov	r3, r2
 800d608:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 800d60a:	88fb      	ldrh	r3, [r7, #6]
 800d60c:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 800d60e:	2300      	movs	r3, #0
 800d610:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	2b00      	cmp	r3, #0
 800d616:	d109      	bne.n	800d62c <pbuf_take+0x30>
 800d618:	4b3a      	ldr	r3, [pc, #232]	@ (800d704 <pbuf_take+0x108>)
 800d61a:	f240 42b3 	movw	r2, #1203	@ 0x4b3
 800d61e:	493a      	ldr	r1, [pc, #232]	@ (800d708 <pbuf_take+0x10c>)
 800d620:	483a      	ldr	r0, [pc, #232]	@ (800d70c <pbuf_take+0x110>)
 800d622:	f008 feb5 	bl	8016390 <iprintf>
 800d626:	f06f 030f 	mvn.w	r3, #15
 800d62a:	e067      	b.n	800d6fc <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800d62c:	68bb      	ldr	r3, [r7, #8]
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d109      	bne.n	800d646 <pbuf_take+0x4a>
 800d632:	4b34      	ldr	r3, [pc, #208]	@ (800d704 <pbuf_take+0x108>)
 800d634:	f240 42b4 	movw	r2, #1204	@ 0x4b4
 800d638:	4935      	ldr	r1, [pc, #212]	@ (800d710 <pbuf_take+0x114>)
 800d63a:	4834      	ldr	r0, [pc, #208]	@ (800d70c <pbuf_take+0x110>)
 800d63c:	f008 fea8 	bl	8016390 <iprintf>
 800d640:	f06f 030f 	mvn.w	r3, #15
 800d644:	e05a      	b.n	800d6fc <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	891b      	ldrh	r3, [r3, #8]
 800d64a:	88fa      	ldrh	r2, [r7, #6]
 800d64c:	429a      	cmp	r2, r3
 800d64e:	d909      	bls.n	800d664 <pbuf_take+0x68>
 800d650:	4b2c      	ldr	r3, [pc, #176]	@ (800d704 <pbuf_take+0x108>)
 800d652:	f240 42b5 	movw	r2, #1205	@ 0x4b5
 800d656:	492f      	ldr	r1, [pc, #188]	@ (800d714 <pbuf_take+0x118>)
 800d658:	482c      	ldr	r0, [pc, #176]	@ (800d70c <pbuf_take+0x110>)
 800d65a:	f008 fe99 	bl	8016390 <iprintf>
 800d65e:	f04f 33ff 	mov.w	r3, #4294967295
 800d662:	e04b      	b.n	800d6fc <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	2b00      	cmp	r3, #0
 800d668:	d007      	beq.n	800d67a <pbuf_take+0x7e>
 800d66a:	68bb      	ldr	r3, [r7, #8]
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d004      	beq.n	800d67a <pbuf_take+0x7e>
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	891b      	ldrh	r3, [r3, #8]
 800d674:	88fa      	ldrh	r2, [r7, #6]
 800d676:	429a      	cmp	r2, r3
 800d678:	d902      	bls.n	800d680 <pbuf_take+0x84>
    return ERR_ARG;
 800d67a:	f06f 030f 	mvn.w	r3, #15
 800d67e:	e03d      	b.n	800d6fc <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	61fb      	str	r3, [r7, #28]
 800d684:	e028      	b.n	800d6d8 <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 800d686:	69fb      	ldr	r3, [r7, #28]
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d106      	bne.n	800d69a <pbuf_take+0x9e>
 800d68c:	4b1d      	ldr	r3, [pc, #116]	@ (800d704 <pbuf_take+0x108>)
 800d68e:	f240 42bd 	movw	r2, #1213	@ 0x4bd
 800d692:	4921      	ldr	r1, [pc, #132]	@ (800d718 <pbuf_take+0x11c>)
 800d694:	481d      	ldr	r0, [pc, #116]	@ (800d70c <pbuf_take+0x110>)
 800d696:	f008 fe7b 	bl	8016390 <iprintf>
    buf_copy_len = total_copy_len;
 800d69a:	697b      	ldr	r3, [r7, #20]
 800d69c:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 800d69e:	69fb      	ldr	r3, [r7, #28]
 800d6a0:	895b      	ldrh	r3, [r3, #10]
 800d6a2:	461a      	mov	r2, r3
 800d6a4:	69bb      	ldr	r3, [r7, #24]
 800d6a6:	4293      	cmp	r3, r2
 800d6a8:	d902      	bls.n	800d6b0 <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 800d6aa:	69fb      	ldr	r3, [r7, #28]
 800d6ac:	895b      	ldrh	r3, [r3, #10]
 800d6ae:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 800d6b0:	69fb      	ldr	r3, [r7, #28]
 800d6b2:	6858      	ldr	r0, [r3, #4]
 800d6b4:	68ba      	ldr	r2, [r7, #8]
 800d6b6:	693b      	ldr	r3, [r7, #16]
 800d6b8:	4413      	add	r3, r2
 800d6ba:	69ba      	ldr	r2, [r7, #24]
 800d6bc:	4619      	mov	r1, r3
 800d6be:	f008 fff0 	bl	80166a2 <memcpy>
    total_copy_len -= buf_copy_len;
 800d6c2:	697a      	ldr	r2, [r7, #20]
 800d6c4:	69bb      	ldr	r3, [r7, #24]
 800d6c6:	1ad3      	subs	r3, r2, r3
 800d6c8:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 800d6ca:	693a      	ldr	r2, [r7, #16]
 800d6cc:	69bb      	ldr	r3, [r7, #24]
 800d6ce:	4413      	add	r3, r2
 800d6d0:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 800d6d2:	69fb      	ldr	r3, [r7, #28]
 800d6d4:	681b      	ldr	r3, [r3, #0]
 800d6d6:	61fb      	str	r3, [r7, #28]
 800d6d8:	697b      	ldr	r3, [r7, #20]
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d1d3      	bne.n	800d686 <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 800d6de:	697b      	ldr	r3, [r7, #20]
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d103      	bne.n	800d6ec <pbuf_take+0xf0>
 800d6e4:	88fb      	ldrh	r3, [r7, #6]
 800d6e6:	693a      	ldr	r2, [r7, #16]
 800d6e8:	429a      	cmp	r2, r3
 800d6ea:	d006      	beq.n	800d6fa <pbuf_take+0xfe>
 800d6ec:	4b05      	ldr	r3, [pc, #20]	@ (800d704 <pbuf_take+0x108>)
 800d6ee:	f44f 6299 	mov.w	r2, #1224	@ 0x4c8
 800d6f2:	490a      	ldr	r1, [pc, #40]	@ (800d71c <pbuf_take+0x120>)
 800d6f4:	4805      	ldr	r0, [pc, #20]	@ (800d70c <pbuf_take+0x110>)
 800d6f6:	f008 fe4b 	bl	8016390 <iprintf>
  return ERR_OK;
 800d6fa:	2300      	movs	r3, #0
}
 800d6fc:	4618      	mov	r0, r3
 800d6fe:	3720      	adds	r7, #32
 800d700:	46bd      	mov	sp, r7
 800d702:	bd80      	pop	{r7, pc}
 800d704:	08017ff0 	.word	0x08017ff0
 800d708:	080183c8 	.word	0x080183c8
 800d70c:	08018050 	.word	0x08018050
 800d710:	080183e0 	.word	0x080183e0
 800d714:	080183fc 	.word	0x080183fc
 800d718:	0801841c 	.word	0x0801841c
 800d71c:	08018434 	.word	0x08018434

0800d720 <pbuf_take_at>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take_at(struct pbuf *buf, const void *dataptr, u16_t len, u16_t offset)
{
 800d720:	b580      	push	{r7, lr}
 800d722:	b088      	sub	sp, #32
 800d724:	af00      	add	r7, sp, #0
 800d726:	60f8      	str	r0, [r7, #12]
 800d728:	60b9      	str	r1, [r7, #8]
 800d72a:	4611      	mov	r1, r2
 800d72c:	461a      	mov	r2, r3
 800d72e:	460b      	mov	r3, r1
 800d730:	80fb      	strh	r3, [r7, #6]
 800d732:	4613      	mov	r3, r2
 800d734:	80bb      	strh	r3, [r7, #4]
  u16_t target_offset;
  struct pbuf *q = pbuf_skip(buf, offset, &target_offset);
 800d736:	f107 0210 	add.w	r2, r7, #16
 800d73a:	88bb      	ldrh	r3, [r7, #4]
 800d73c:	4619      	mov	r1, r3
 800d73e:	68f8      	ldr	r0, [r7, #12]
 800d740:	f7ff ff49 	bl	800d5d6 <pbuf_skip>
 800d744:	61f8      	str	r0, [r7, #28]

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->tot_len >= target_offset + len)) {
 800d746:	69fb      	ldr	r3, [r7, #28]
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d047      	beq.n	800d7dc <pbuf_take_at+0xbc>
 800d74c:	69fb      	ldr	r3, [r7, #28]
 800d74e:	891b      	ldrh	r3, [r3, #8]
 800d750:	461a      	mov	r2, r3
 800d752:	8a3b      	ldrh	r3, [r7, #16]
 800d754:	4619      	mov	r1, r3
 800d756:	88fb      	ldrh	r3, [r7, #6]
 800d758:	440b      	add	r3, r1
 800d75a:	429a      	cmp	r2, r3
 800d75c:	db3e      	blt.n	800d7dc <pbuf_take_at+0xbc>
    u16_t remaining_len = len;
 800d75e:	88fb      	ldrh	r3, [r7, #6]
 800d760:	837b      	strh	r3, [r7, #26]
    const u8_t *src_ptr = (const u8_t *)dataptr;
 800d762:	68bb      	ldr	r3, [r7, #8]
 800d764:	617b      	str	r3, [r7, #20]
    /* copy the part that goes into the first pbuf */
    u16_t first_copy_len;
    LWIP_ASSERT("check pbuf_skip result", target_offset < q->len);
 800d766:	69fb      	ldr	r3, [r7, #28]
 800d768:	895a      	ldrh	r2, [r3, #10]
 800d76a:	8a3b      	ldrh	r3, [r7, #16]
 800d76c:	429a      	cmp	r2, r3
 800d76e:	d806      	bhi.n	800d77e <pbuf_take_at+0x5e>
 800d770:	4b1d      	ldr	r3, [pc, #116]	@ (800d7e8 <pbuf_take_at+0xc8>)
 800d772:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 800d776:	491d      	ldr	r1, [pc, #116]	@ (800d7ec <pbuf_take_at+0xcc>)
 800d778:	481d      	ldr	r0, [pc, #116]	@ (800d7f0 <pbuf_take_at+0xd0>)
 800d77a:	f008 fe09 	bl	8016390 <iprintf>
    first_copy_len = (u16_t)LWIP_MIN(q->len - target_offset, len);
 800d77e:	69fb      	ldr	r3, [r7, #28]
 800d780:	895b      	ldrh	r3, [r3, #10]
 800d782:	461a      	mov	r2, r3
 800d784:	8a3b      	ldrh	r3, [r7, #16]
 800d786:	1ad2      	subs	r2, r2, r3
 800d788:	88fb      	ldrh	r3, [r7, #6]
 800d78a:	429a      	cmp	r2, r3
 800d78c:	da05      	bge.n	800d79a <pbuf_take_at+0x7a>
 800d78e:	69fb      	ldr	r3, [r7, #28]
 800d790:	895a      	ldrh	r2, [r3, #10]
 800d792:	8a3b      	ldrh	r3, [r7, #16]
 800d794:	1ad3      	subs	r3, r2, r3
 800d796:	b29b      	uxth	r3, r3
 800d798:	e000      	b.n	800d79c <pbuf_take_at+0x7c>
 800d79a:	88fb      	ldrh	r3, [r7, #6]
 800d79c:	827b      	strh	r3, [r7, #18]
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 800d79e:	69fb      	ldr	r3, [r7, #28]
 800d7a0:	685b      	ldr	r3, [r3, #4]
 800d7a2:	8a3a      	ldrh	r2, [r7, #16]
 800d7a4:	4413      	add	r3, r2
 800d7a6:	8a7a      	ldrh	r2, [r7, #18]
 800d7a8:	68b9      	ldr	r1, [r7, #8]
 800d7aa:	4618      	mov	r0, r3
 800d7ac:	f008 ff79 	bl	80166a2 <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
 800d7b0:	8b7a      	ldrh	r2, [r7, #26]
 800d7b2:	8a7b      	ldrh	r3, [r7, #18]
 800d7b4:	1ad3      	subs	r3, r2, r3
 800d7b6:	837b      	strh	r3, [r7, #26]
    src_ptr += first_copy_len;
 800d7b8:	8a7b      	ldrh	r3, [r7, #18]
 800d7ba:	697a      	ldr	r2, [r7, #20]
 800d7bc:	4413      	add	r3, r2
 800d7be:	617b      	str	r3, [r7, #20]
    if (remaining_len > 0) {
 800d7c0:	8b7b      	ldrh	r3, [r7, #26]
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d008      	beq.n	800d7d8 <pbuf_take_at+0xb8>
      return pbuf_take(q->next, src_ptr, remaining_len);
 800d7c6:	69fb      	ldr	r3, [r7, #28]
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	8b7a      	ldrh	r2, [r7, #26]
 800d7cc:	6979      	ldr	r1, [r7, #20]
 800d7ce:	4618      	mov	r0, r3
 800d7d0:	f7ff ff14 	bl	800d5fc <pbuf_take>
 800d7d4:	4603      	mov	r3, r0
 800d7d6:	e003      	b.n	800d7e0 <pbuf_take_at+0xc0>
    }
    return ERR_OK;
 800d7d8:	2300      	movs	r3, #0
 800d7da:	e001      	b.n	800d7e0 <pbuf_take_at+0xc0>
  }
  return ERR_MEM;
 800d7dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d7e0:	4618      	mov	r0, r3
 800d7e2:	3720      	adds	r7, #32
 800d7e4:	46bd      	mov	sp, r7
 800d7e6:	bd80      	pop	{r7, pc}
 800d7e8:	08017ff0 	.word	0x08017ff0
 800d7ec:	0801844c 	.word	0x0801844c
 800d7f0:	08018050 	.word	0x08018050

0800d7f4 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800d7f4:	b580      	push	{r7, lr}
 800d7f6:	b084      	sub	sp, #16
 800d7f8:	af00      	add	r7, sp, #0
 800d7fa:	4603      	mov	r3, r0
 800d7fc:	603a      	str	r2, [r7, #0]
 800d7fe:	71fb      	strb	r3, [r7, #7]
 800d800:	460b      	mov	r3, r1
 800d802:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800d804:	683b      	ldr	r3, [r7, #0]
 800d806:	8919      	ldrh	r1, [r3, #8]
 800d808:	88ba      	ldrh	r2, [r7, #4]
 800d80a:	79fb      	ldrb	r3, [r7, #7]
 800d80c:	4618      	mov	r0, r3
 800d80e:	f7ff f95d 	bl	800cacc <pbuf_alloc>
 800d812:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	2b00      	cmp	r3, #0
 800d818:	d101      	bne.n	800d81e <pbuf_clone+0x2a>
    return NULL;
 800d81a:	2300      	movs	r3, #0
 800d81c:	e011      	b.n	800d842 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800d81e:	6839      	ldr	r1, [r7, #0]
 800d820:	68f8      	ldr	r0, [r7, #12]
 800d822:	f7ff fd6b 	bl	800d2fc <pbuf_copy>
 800d826:	4603      	mov	r3, r0
 800d828:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800d82a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d006      	beq.n	800d840 <pbuf_clone+0x4c>
 800d832:	4b06      	ldr	r3, [pc, #24]	@ (800d84c <pbuf_clone+0x58>)
 800d834:	f240 5224 	movw	r2, #1316	@ 0x524
 800d838:	4905      	ldr	r1, [pc, #20]	@ (800d850 <pbuf_clone+0x5c>)
 800d83a:	4806      	ldr	r0, [pc, #24]	@ (800d854 <pbuf_clone+0x60>)
 800d83c:	f008 fda8 	bl	8016390 <iprintf>
  return q;
 800d840:	68fb      	ldr	r3, [r7, #12]
}
 800d842:	4618      	mov	r0, r3
 800d844:	3710      	adds	r7, #16
 800d846:	46bd      	mov	sp, r7
 800d848:	bd80      	pop	{r7, pc}
 800d84a:	bf00      	nop
 800d84c:	08017ff0 	.word	0x08017ff0
 800d850:	08018464 	.word	0x08018464
 800d854:	08018050 	.word	0x08018050

0800d858 <pbuf_put_at>:
 * @param offset offset into p of the byte to write
 * @param data byte to write at an offset into p
 */
void
pbuf_put_at(struct pbuf *p, u16_t offset, u8_t data)
{
 800d858:	b580      	push	{r7, lr}
 800d85a:	b084      	sub	sp, #16
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	6078      	str	r0, [r7, #4]
 800d860:	460b      	mov	r3, r1
 800d862:	807b      	strh	r3, [r7, #2]
 800d864:	4613      	mov	r3, r2
 800d866:	707b      	strb	r3, [r7, #1]
  u16_t q_idx;
  struct pbuf *q = pbuf_skip(p, offset, &q_idx);
 800d868:	f107 020a 	add.w	r2, r7, #10
 800d86c:	887b      	ldrh	r3, [r7, #2]
 800d86e:	4619      	mov	r1, r3
 800d870:	6878      	ldr	r0, [r7, #4]
 800d872:	f7ff feb0 	bl	800d5d6 <pbuf_skip>
 800d876:	60f8      	str	r0, [r7, #12]

  /* write requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d00a      	beq.n	800d894 <pbuf_put_at+0x3c>
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	895a      	ldrh	r2, [r3, #10]
 800d882:	897b      	ldrh	r3, [r7, #10]
 800d884:	429a      	cmp	r2, r3
 800d886:	d905      	bls.n	800d894 <pbuf_put_at+0x3c>
    ((u8_t *)q->payload)[q_idx] = data;
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	685b      	ldr	r3, [r3, #4]
 800d88c:	897a      	ldrh	r2, [r7, #10]
 800d88e:	4413      	add	r3, r2
 800d890:	787a      	ldrb	r2, [r7, #1]
 800d892:	701a      	strb	r2, [r3, #0]
  }
}
 800d894:	bf00      	nop
 800d896:	3710      	adds	r7, #16
 800d898:	46bd      	mov	sp, r7
 800d89a:	bd80      	pop	{r7, pc}

0800d89c <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800d89c:	b580      	push	{r7, lr}
 800d89e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800d8a0:	f008 fc76 	bl	8016190 <rand>
 800d8a4:	4603      	mov	r3, r0
 800d8a6:	b29b      	uxth	r3, r3
 800d8a8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800d8ac:	b29b      	uxth	r3, r3
 800d8ae:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800d8b2:	b29a      	uxth	r2, r3
 800d8b4:	4b01      	ldr	r3, [pc, #4]	@ (800d8bc <tcp_init+0x20>)
 800d8b6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800d8b8:	bf00      	nop
 800d8ba:	bd80      	pop	{r7, pc}
 800d8bc:	20000024 	.word	0x20000024

0800d8c0 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800d8c0:	b580      	push	{r7, lr}
 800d8c2:	b082      	sub	sp, #8
 800d8c4:	af00      	add	r7, sp, #0
 800d8c6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	7d1b      	ldrb	r3, [r3, #20]
 800d8cc:	2b01      	cmp	r3, #1
 800d8ce:	d105      	bne.n	800d8dc <tcp_free+0x1c>
 800d8d0:	4b06      	ldr	r3, [pc, #24]	@ (800d8ec <tcp_free+0x2c>)
 800d8d2:	22d4      	movs	r2, #212	@ 0xd4
 800d8d4:	4906      	ldr	r1, [pc, #24]	@ (800d8f0 <tcp_free+0x30>)
 800d8d6:	4807      	ldr	r0, [pc, #28]	@ (800d8f4 <tcp_free+0x34>)
 800d8d8:	f008 fd5a 	bl	8016390 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800d8dc:	6879      	ldr	r1, [r7, #4]
 800d8de:	2001      	movs	r0, #1
 800d8e0:	f7fe fd34 	bl	800c34c <memp_free>
}
 800d8e4:	bf00      	nop
 800d8e6:	3708      	adds	r7, #8
 800d8e8:	46bd      	mov	sp, r7
 800d8ea:	bd80      	pop	{r7, pc}
 800d8ec:	080184f0 	.word	0x080184f0
 800d8f0:	08018520 	.word	0x08018520
 800d8f4:	08018534 	.word	0x08018534

0800d8f8 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800d8f8:	b580      	push	{r7, lr}
 800d8fa:	b082      	sub	sp, #8
 800d8fc:	af00      	add	r7, sp, #0
 800d8fe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	7d1b      	ldrb	r3, [r3, #20]
 800d904:	2b01      	cmp	r3, #1
 800d906:	d105      	bne.n	800d914 <tcp_free_listen+0x1c>
 800d908:	4b06      	ldr	r3, [pc, #24]	@ (800d924 <tcp_free_listen+0x2c>)
 800d90a:	22df      	movs	r2, #223	@ 0xdf
 800d90c:	4906      	ldr	r1, [pc, #24]	@ (800d928 <tcp_free_listen+0x30>)
 800d90e:	4807      	ldr	r0, [pc, #28]	@ (800d92c <tcp_free_listen+0x34>)
 800d910:	f008 fd3e 	bl	8016390 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800d914:	6879      	ldr	r1, [r7, #4]
 800d916:	2002      	movs	r0, #2
 800d918:	f7fe fd18 	bl	800c34c <memp_free>
}
 800d91c:	bf00      	nop
 800d91e:	3708      	adds	r7, #8
 800d920:	46bd      	mov	sp, r7
 800d922:	bd80      	pop	{r7, pc}
 800d924:	080184f0 	.word	0x080184f0
 800d928:	0801855c 	.word	0x0801855c
 800d92c:	08018534 	.word	0x08018534

0800d930 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800d930:	b580      	push	{r7, lr}
 800d932:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800d934:	f000 fea4 	bl	800e680 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800d938:	4b07      	ldr	r3, [pc, #28]	@ (800d958 <tcp_tmr+0x28>)
 800d93a:	781b      	ldrb	r3, [r3, #0]
 800d93c:	3301      	adds	r3, #1
 800d93e:	b2da      	uxtb	r2, r3
 800d940:	4b05      	ldr	r3, [pc, #20]	@ (800d958 <tcp_tmr+0x28>)
 800d942:	701a      	strb	r2, [r3, #0]
 800d944:	4b04      	ldr	r3, [pc, #16]	@ (800d958 <tcp_tmr+0x28>)
 800d946:	781b      	ldrb	r3, [r3, #0]
 800d948:	f003 0301 	and.w	r3, r3, #1
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d001      	beq.n	800d954 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800d950:	f000 fb54 	bl	800dffc <tcp_slowtmr>
  }
}
 800d954:	bf00      	nop
 800d956:	bd80      	pop	{r7, pc}
 800d958:	200667dd 	.word	0x200667dd

0800d95c <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800d95c:	b580      	push	{r7, lr}
 800d95e:	b084      	sub	sp, #16
 800d960:	af00      	add	r7, sp, #0
 800d962:	6078      	str	r0, [r7, #4]
 800d964:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800d966:	683b      	ldr	r3, [r7, #0]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d105      	bne.n	800d978 <tcp_remove_listener+0x1c>
 800d96c:	4b0d      	ldr	r3, [pc, #52]	@ (800d9a4 <tcp_remove_listener+0x48>)
 800d96e:	22ff      	movs	r2, #255	@ 0xff
 800d970:	490d      	ldr	r1, [pc, #52]	@ (800d9a8 <tcp_remove_listener+0x4c>)
 800d972:	480e      	ldr	r0, [pc, #56]	@ (800d9ac <tcp_remove_listener+0x50>)
 800d974:	f008 fd0c 	bl	8016390 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	60fb      	str	r3, [r7, #12]
 800d97c:	e00a      	b.n	800d994 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d982:	683a      	ldr	r2, [r7, #0]
 800d984:	429a      	cmp	r2, r3
 800d986:	d102      	bne.n	800d98e <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	2200      	movs	r2, #0
 800d98c:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	68db      	ldr	r3, [r3, #12]
 800d992:	60fb      	str	r3, [r7, #12]
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	2b00      	cmp	r3, #0
 800d998:	d1f1      	bne.n	800d97e <tcp_remove_listener+0x22>
    }
  }
}
 800d99a:	bf00      	nop
 800d99c:	bf00      	nop
 800d99e:	3710      	adds	r7, #16
 800d9a0:	46bd      	mov	sp, r7
 800d9a2:	bd80      	pop	{r7, pc}
 800d9a4:	080184f0 	.word	0x080184f0
 800d9a8:	08018578 	.word	0x08018578
 800d9ac:	08018534 	.word	0x08018534

0800d9b0 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800d9b0:	b580      	push	{r7, lr}
 800d9b2:	b084      	sub	sp, #16
 800d9b4:	af00      	add	r7, sp, #0
 800d9b6:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d106      	bne.n	800d9cc <tcp_listen_closed+0x1c>
 800d9be:	4b14      	ldr	r3, [pc, #80]	@ (800da10 <tcp_listen_closed+0x60>)
 800d9c0:	f240 1211 	movw	r2, #273	@ 0x111
 800d9c4:	4913      	ldr	r1, [pc, #76]	@ (800da14 <tcp_listen_closed+0x64>)
 800d9c6:	4814      	ldr	r0, [pc, #80]	@ (800da18 <tcp_listen_closed+0x68>)
 800d9c8:	f008 fce2 	bl	8016390 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	7d1b      	ldrb	r3, [r3, #20]
 800d9d0:	2b01      	cmp	r3, #1
 800d9d2:	d006      	beq.n	800d9e2 <tcp_listen_closed+0x32>
 800d9d4:	4b0e      	ldr	r3, [pc, #56]	@ (800da10 <tcp_listen_closed+0x60>)
 800d9d6:	f44f 7289 	mov.w	r2, #274	@ 0x112
 800d9da:	4910      	ldr	r1, [pc, #64]	@ (800da1c <tcp_listen_closed+0x6c>)
 800d9dc:	480e      	ldr	r0, [pc, #56]	@ (800da18 <tcp_listen_closed+0x68>)
 800d9de:	f008 fcd7 	bl	8016390 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800d9e2:	2301      	movs	r3, #1
 800d9e4:	60fb      	str	r3, [r7, #12]
 800d9e6:	e00b      	b.n	800da00 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800d9e8:	4a0d      	ldr	r2, [pc, #52]	@ (800da20 <tcp_listen_closed+0x70>)
 800d9ea:	68fb      	ldr	r3, [r7, #12]
 800d9ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	6879      	ldr	r1, [r7, #4]
 800d9f4:	4618      	mov	r0, r3
 800d9f6:	f7ff ffb1 	bl	800d95c <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	3301      	adds	r3, #1
 800d9fe:	60fb      	str	r3, [r7, #12]
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	2b03      	cmp	r3, #3
 800da04:	d9f0      	bls.n	800d9e8 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800da06:	bf00      	nop
 800da08:	bf00      	nop
 800da0a:	3710      	adds	r7, #16
 800da0c:	46bd      	mov	sp, r7
 800da0e:	bd80      	pop	{r7, pc}
 800da10:	080184f0 	.word	0x080184f0
 800da14:	080185a0 	.word	0x080185a0
 800da18:	08018534 	.word	0x08018534
 800da1c:	080185ac 	.word	0x080185ac
 800da20:	0801a598 	.word	0x0801a598

0800da24 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800da24:	b5b0      	push	{r4, r5, r7, lr}
 800da26:	b088      	sub	sp, #32
 800da28:	af04      	add	r7, sp, #16
 800da2a:	6078      	str	r0, [r7, #4]
 800da2c:	460b      	mov	r3, r1
 800da2e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	2b00      	cmp	r3, #0
 800da34:	d106      	bne.n	800da44 <tcp_close_shutdown+0x20>
 800da36:	4b63      	ldr	r3, [pc, #396]	@ (800dbc4 <tcp_close_shutdown+0x1a0>)
 800da38:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800da3c:	4962      	ldr	r1, [pc, #392]	@ (800dbc8 <tcp_close_shutdown+0x1a4>)
 800da3e:	4863      	ldr	r0, [pc, #396]	@ (800dbcc <tcp_close_shutdown+0x1a8>)
 800da40:	f008 fca6 	bl	8016390 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800da44:	78fb      	ldrb	r3, [r7, #3]
 800da46:	2b00      	cmp	r3, #0
 800da48:	d066      	beq.n	800db18 <tcp_close_shutdown+0xf4>
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	7d1b      	ldrb	r3, [r3, #20]
 800da4e:	2b04      	cmp	r3, #4
 800da50:	d003      	beq.n	800da5a <tcp_close_shutdown+0x36>
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	7d1b      	ldrb	r3, [r3, #20]
 800da56:	2b07      	cmp	r3, #7
 800da58:	d15e      	bne.n	800db18 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d104      	bne.n	800da6c <tcp_close_shutdown+0x48>
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800da66:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800da6a:	d055      	beq.n	800db18 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	8b5b      	ldrh	r3, [r3, #26]
 800da70:	f003 0310 	and.w	r3, r3, #16
 800da74:	2b00      	cmp	r3, #0
 800da76:	d106      	bne.n	800da86 <tcp_close_shutdown+0x62>
 800da78:	4b52      	ldr	r3, [pc, #328]	@ (800dbc4 <tcp_close_shutdown+0x1a0>)
 800da7a:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 800da7e:	4954      	ldr	r1, [pc, #336]	@ (800dbd0 <tcp_close_shutdown+0x1ac>)
 800da80:	4852      	ldr	r0, [pc, #328]	@ (800dbcc <tcp_close_shutdown+0x1a8>)
 800da82:	f008 fc85 	bl	8016390 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800da8e:	687d      	ldr	r5, [r7, #4]
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	3304      	adds	r3, #4
 800da94:	687a      	ldr	r2, [r7, #4]
 800da96:	8ad2      	ldrh	r2, [r2, #22]
 800da98:	6879      	ldr	r1, [r7, #4]
 800da9a:	8b09      	ldrh	r1, [r1, #24]
 800da9c:	9102      	str	r1, [sp, #8]
 800da9e:	9201      	str	r2, [sp, #4]
 800daa0:	9300      	str	r3, [sp, #0]
 800daa2:	462b      	mov	r3, r5
 800daa4:	4622      	mov	r2, r4
 800daa6:	4601      	mov	r1, r0
 800daa8:	6878      	ldr	r0, [r7, #4]
 800daaa:	f004 fe8d 	bl	80127c8 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800daae:	6878      	ldr	r0, [r7, #4]
 800dab0:	f001 f8c8 	bl	800ec44 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800dab4:	4b47      	ldr	r3, [pc, #284]	@ (800dbd4 <tcp_close_shutdown+0x1b0>)
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	687a      	ldr	r2, [r7, #4]
 800daba:	429a      	cmp	r2, r3
 800dabc:	d105      	bne.n	800daca <tcp_close_shutdown+0xa6>
 800dabe:	4b45      	ldr	r3, [pc, #276]	@ (800dbd4 <tcp_close_shutdown+0x1b0>)
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	68db      	ldr	r3, [r3, #12]
 800dac4:	4a43      	ldr	r2, [pc, #268]	@ (800dbd4 <tcp_close_shutdown+0x1b0>)
 800dac6:	6013      	str	r3, [r2, #0]
 800dac8:	e013      	b.n	800daf2 <tcp_close_shutdown+0xce>
 800daca:	4b42      	ldr	r3, [pc, #264]	@ (800dbd4 <tcp_close_shutdown+0x1b0>)
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	60fb      	str	r3, [r7, #12]
 800dad0:	e00c      	b.n	800daec <tcp_close_shutdown+0xc8>
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	68db      	ldr	r3, [r3, #12]
 800dad6:	687a      	ldr	r2, [r7, #4]
 800dad8:	429a      	cmp	r2, r3
 800dada:	d104      	bne.n	800dae6 <tcp_close_shutdown+0xc2>
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	68da      	ldr	r2, [r3, #12]
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	60da      	str	r2, [r3, #12]
 800dae4:	e005      	b.n	800daf2 <tcp_close_shutdown+0xce>
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	68db      	ldr	r3, [r3, #12]
 800daea:	60fb      	str	r3, [r7, #12]
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d1ef      	bne.n	800dad2 <tcp_close_shutdown+0xae>
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	2200      	movs	r2, #0
 800daf6:	60da      	str	r2, [r3, #12]
 800daf8:	4b37      	ldr	r3, [pc, #220]	@ (800dbd8 <tcp_close_shutdown+0x1b4>)
 800dafa:	2201      	movs	r2, #1
 800dafc:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800dafe:	4b37      	ldr	r3, [pc, #220]	@ (800dbdc <tcp_close_shutdown+0x1b8>)
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	687a      	ldr	r2, [r7, #4]
 800db04:	429a      	cmp	r2, r3
 800db06:	d102      	bne.n	800db0e <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800db08:	f003 fd5c 	bl	80115c4 <tcp_trigger_input_pcb_close>
 800db0c:	e002      	b.n	800db14 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800db0e:	6878      	ldr	r0, [r7, #4]
 800db10:	f7ff fed6 	bl	800d8c0 <tcp_free>
      }
      return ERR_OK;
 800db14:	2300      	movs	r3, #0
 800db16:	e050      	b.n	800dbba <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	7d1b      	ldrb	r3, [r3, #20]
 800db1c:	2b02      	cmp	r3, #2
 800db1e:	d03b      	beq.n	800db98 <tcp_close_shutdown+0x174>
 800db20:	2b02      	cmp	r3, #2
 800db22:	dc44      	bgt.n	800dbae <tcp_close_shutdown+0x18a>
 800db24:	2b00      	cmp	r3, #0
 800db26:	d002      	beq.n	800db2e <tcp_close_shutdown+0x10a>
 800db28:	2b01      	cmp	r3, #1
 800db2a:	d02a      	beq.n	800db82 <tcp_close_shutdown+0x15e>
 800db2c:	e03f      	b.n	800dbae <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	8adb      	ldrh	r3, [r3, #22]
 800db32:	2b00      	cmp	r3, #0
 800db34:	d021      	beq.n	800db7a <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800db36:	4b2a      	ldr	r3, [pc, #168]	@ (800dbe0 <tcp_close_shutdown+0x1bc>)
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	687a      	ldr	r2, [r7, #4]
 800db3c:	429a      	cmp	r2, r3
 800db3e:	d105      	bne.n	800db4c <tcp_close_shutdown+0x128>
 800db40:	4b27      	ldr	r3, [pc, #156]	@ (800dbe0 <tcp_close_shutdown+0x1bc>)
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	68db      	ldr	r3, [r3, #12]
 800db46:	4a26      	ldr	r2, [pc, #152]	@ (800dbe0 <tcp_close_shutdown+0x1bc>)
 800db48:	6013      	str	r3, [r2, #0]
 800db4a:	e013      	b.n	800db74 <tcp_close_shutdown+0x150>
 800db4c:	4b24      	ldr	r3, [pc, #144]	@ (800dbe0 <tcp_close_shutdown+0x1bc>)
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	60bb      	str	r3, [r7, #8]
 800db52:	e00c      	b.n	800db6e <tcp_close_shutdown+0x14a>
 800db54:	68bb      	ldr	r3, [r7, #8]
 800db56:	68db      	ldr	r3, [r3, #12]
 800db58:	687a      	ldr	r2, [r7, #4]
 800db5a:	429a      	cmp	r2, r3
 800db5c:	d104      	bne.n	800db68 <tcp_close_shutdown+0x144>
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	68da      	ldr	r2, [r3, #12]
 800db62:	68bb      	ldr	r3, [r7, #8]
 800db64:	60da      	str	r2, [r3, #12]
 800db66:	e005      	b.n	800db74 <tcp_close_shutdown+0x150>
 800db68:	68bb      	ldr	r3, [r7, #8]
 800db6a:	68db      	ldr	r3, [r3, #12]
 800db6c:	60bb      	str	r3, [r7, #8]
 800db6e:	68bb      	ldr	r3, [r7, #8]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d1ef      	bne.n	800db54 <tcp_close_shutdown+0x130>
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	2200      	movs	r2, #0
 800db78:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800db7a:	6878      	ldr	r0, [r7, #4]
 800db7c:	f7ff fea0 	bl	800d8c0 <tcp_free>
      break;
 800db80:	e01a      	b.n	800dbb8 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800db82:	6878      	ldr	r0, [r7, #4]
 800db84:	f7ff ff14 	bl	800d9b0 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800db88:	6879      	ldr	r1, [r7, #4]
 800db8a:	4816      	ldr	r0, [pc, #88]	@ (800dbe4 <tcp_close_shutdown+0x1c0>)
 800db8c:	f001 f8aa 	bl	800ece4 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800db90:	6878      	ldr	r0, [r7, #4]
 800db92:	f7ff feb1 	bl	800d8f8 <tcp_free_listen>
      break;
 800db96:	e00f      	b.n	800dbb8 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800db98:	6879      	ldr	r1, [r7, #4]
 800db9a:	480e      	ldr	r0, [pc, #56]	@ (800dbd4 <tcp_close_shutdown+0x1b0>)
 800db9c:	f001 f8a2 	bl	800ece4 <tcp_pcb_remove>
 800dba0:	4b0d      	ldr	r3, [pc, #52]	@ (800dbd8 <tcp_close_shutdown+0x1b4>)
 800dba2:	2201      	movs	r2, #1
 800dba4:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800dba6:	6878      	ldr	r0, [r7, #4]
 800dba8:	f7ff fe8a 	bl	800d8c0 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800dbac:	e004      	b.n	800dbb8 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800dbae:	6878      	ldr	r0, [r7, #4]
 800dbb0:	f000 f81a 	bl	800dbe8 <tcp_close_shutdown_fin>
 800dbb4:	4603      	mov	r3, r0
 800dbb6:	e000      	b.n	800dbba <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800dbb8:	2300      	movs	r3, #0
}
 800dbba:	4618      	mov	r0, r3
 800dbbc:	3710      	adds	r7, #16
 800dbbe:	46bd      	mov	sp, r7
 800dbc0:	bdb0      	pop	{r4, r5, r7, pc}
 800dbc2:	bf00      	nop
 800dbc4:	080184f0 	.word	0x080184f0
 800dbc8:	080185c4 	.word	0x080185c4
 800dbcc:	08018534 	.word	0x08018534
 800dbd0:	080185e4 	.word	0x080185e4
 800dbd4:	200667d4 	.word	0x200667d4
 800dbd8:	200667dc 	.word	0x200667dc
 800dbdc:	20066814 	.word	0x20066814
 800dbe0:	200667cc 	.word	0x200667cc
 800dbe4:	200667d0 	.word	0x200667d0

0800dbe8 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800dbe8:	b580      	push	{r7, lr}
 800dbea:	b084      	sub	sp, #16
 800dbec:	af00      	add	r7, sp, #0
 800dbee:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d106      	bne.n	800dc04 <tcp_close_shutdown_fin+0x1c>
 800dbf6:	4b2e      	ldr	r3, [pc, #184]	@ (800dcb0 <tcp_close_shutdown_fin+0xc8>)
 800dbf8:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 800dbfc:	492d      	ldr	r1, [pc, #180]	@ (800dcb4 <tcp_close_shutdown_fin+0xcc>)
 800dbfe:	482e      	ldr	r0, [pc, #184]	@ (800dcb8 <tcp_close_shutdown_fin+0xd0>)
 800dc00:	f008 fbc6 	bl	8016390 <iprintf>

  switch (pcb->state) {
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	7d1b      	ldrb	r3, [r3, #20]
 800dc08:	2b07      	cmp	r3, #7
 800dc0a:	d020      	beq.n	800dc4e <tcp_close_shutdown_fin+0x66>
 800dc0c:	2b07      	cmp	r3, #7
 800dc0e:	dc2b      	bgt.n	800dc68 <tcp_close_shutdown_fin+0x80>
 800dc10:	2b03      	cmp	r3, #3
 800dc12:	d002      	beq.n	800dc1a <tcp_close_shutdown_fin+0x32>
 800dc14:	2b04      	cmp	r3, #4
 800dc16:	d00d      	beq.n	800dc34 <tcp_close_shutdown_fin+0x4c>
 800dc18:	e026      	b.n	800dc68 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800dc1a:	6878      	ldr	r0, [r7, #4]
 800dc1c:	f003 fee2 	bl	80119e4 <tcp_send_fin>
 800dc20:	4603      	mov	r3, r0
 800dc22:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800dc24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d11f      	bne.n	800dc6c <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	2205      	movs	r2, #5
 800dc30:	751a      	strb	r2, [r3, #20]
      }
      break;
 800dc32:	e01b      	b.n	800dc6c <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800dc34:	6878      	ldr	r0, [r7, #4]
 800dc36:	f003 fed5 	bl	80119e4 <tcp_send_fin>
 800dc3a:	4603      	mov	r3, r0
 800dc3c:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800dc3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d114      	bne.n	800dc70 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	2205      	movs	r2, #5
 800dc4a:	751a      	strb	r2, [r3, #20]
      }
      break;
 800dc4c:	e010      	b.n	800dc70 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800dc4e:	6878      	ldr	r0, [r7, #4]
 800dc50:	f003 fec8 	bl	80119e4 <tcp_send_fin>
 800dc54:	4603      	mov	r3, r0
 800dc56:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800dc58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d109      	bne.n	800dc74 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	2209      	movs	r2, #9
 800dc64:	751a      	strb	r2, [r3, #20]
      }
      break;
 800dc66:	e005      	b.n	800dc74 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800dc68:	2300      	movs	r3, #0
 800dc6a:	e01c      	b.n	800dca6 <tcp_close_shutdown_fin+0xbe>
      break;
 800dc6c:	bf00      	nop
 800dc6e:	e002      	b.n	800dc76 <tcp_close_shutdown_fin+0x8e>
      break;
 800dc70:	bf00      	nop
 800dc72:	e000      	b.n	800dc76 <tcp_close_shutdown_fin+0x8e>
      break;
 800dc74:	bf00      	nop
  }

  if (err == ERR_OK) {
 800dc76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d103      	bne.n	800dc86 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800dc7e:	6878      	ldr	r0, [r7, #4]
 800dc80:	f003 ffee 	bl	8011c60 <tcp_output>
 800dc84:	e00d      	b.n	800dca2 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800dc86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dc8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc8e:	d108      	bne.n	800dca2 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	8b5b      	ldrh	r3, [r3, #26]
 800dc94:	f043 0308 	orr.w	r3, r3, #8
 800dc98:	b29a      	uxth	r2, r3
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800dc9e:	2300      	movs	r3, #0
 800dca0:	e001      	b.n	800dca6 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800dca2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800dca6:	4618      	mov	r0, r3
 800dca8:	3710      	adds	r7, #16
 800dcaa:	46bd      	mov	sp, r7
 800dcac:	bd80      	pop	{r7, pc}
 800dcae:	bf00      	nop
 800dcb0:	080184f0 	.word	0x080184f0
 800dcb4:	080185a0 	.word	0x080185a0
 800dcb8:	08018534 	.word	0x08018534

0800dcbc <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800dcbc:	b580      	push	{r7, lr}
 800dcbe:	b082      	sub	sp, #8
 800dcc0:	af00      	add	r7, sp, #0
 800dcc2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d109      	bne.n	800dcde <tcp_close+0x22>
 800dcca:	4b0f      	ldr	r3, [pc, #60]	@ (800dd08 <tcp_close+0x4c>)
 800dccc:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 800dcd0:	490e      	ldr	r1, [pc, #56]	@ (800dd0c <tcp_close+0x50>)
 800dcd2:	480f      	ldr	r0, [pc, #60]	@ (800dd10 <tcp_close+0x54>)
 800dcd4:	f008 fb5c 	bl	8016390 <iprintf>
 800dcd8:	f06f 030f 	mvn.w	r3, #15
 800dcdc:	e00f      	b.n	800dcfe <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	7d1b      	ldrb	r3, [r3, #20]
 800dce2:	2b01      	cmp	r3, #1
 800dce4:	d006      	beq.n	800dcf4 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	8b5b      	ldrh	r3, [r3, #26]
 800dcea:	f043 0310 	orr.w	r3, r3, #16
 800dcee:	b29a      	uxth	r2, r3
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800dcf4:	2101      	movs	r1, #1
 800dcf6:	6878      	ldr	r0, [r7, #4]
 800dcf8:	f7ff fe94 	bl	800da24 <tcp_close_shutdown>
 800dcfc:	4603      	mov	r3, r0
}
 800dcfe:	4618      	mov	r0, r3
 800dd00:	3708      	adds	r7, #8
 800dd02:	46bd      	mov	sp, r7
 800dd04:	bd80      	pop	{r7, pc}
 800dd06:	bf00      	nop
 800dd08:	080184f0 	.word	0x080184f0
 800dd0c:	08018600 	.word	0x08018600
 800dd10:	08018534 	.word	0x08018534

0800dd14 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800dd14:	b580      	push	{r7, lr}
 800dd16:	b08e      	sub	sp, #56	@ 0x38
 800dd18:	af04      	add	r7, sp, #16
 800dd1a:	6078      	str	r0, [r7, #4]
 800dd1c:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d107      	bne.n	800dd34 <tcp_abandon+0x20>
 800dd24:	4b52      	ldr	r3, [pc, #328]	@ (800de70 <tcp_abandon+0x15c>)
 800dd26:	f240 223d 	movw	r2, #573	@ 0x23d
 800dd2a:	4952      	ldr	r1, [pc, #328]	@ (800de74 <tcp_abandon+0x160>)
 800dd2c:	4852      	ldr	r0, [pc, #328]	@ (800de78 <tcp_abandon+0x164>)
 800dd2e:	f008 fb2f 	bl	8016390 <iprintf>
 800dd32:	e099      	b.n	800de68 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	7d1b      	ldrb	r3, [r3, #20]
 800dd38:	2b01      	cmp	r3, #1
 800dd3a:	d106      	bne.n	800dd4a <tcp_abandon+0x36>
 800dd3c:	4b4c      	ldr	r3, [pc, #304]	@ (800de70 <tcp_abandon+0x15c>)
 800dd3e:	f44f 7210 	mov.w	r2, #576	@ 0x240
 800dd42:	494e      	ldr	r1, [pc, #312]	@ (800de7c <tcp_abandon+0x168>)
 800dd44:	484c      	ldr	r0, [pc, #304]	@ (800de78 <tcp_abandon+0x164>)
 800dd46:	f008 fb23 	bl	8016390 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	7d1b      	ldrb	r3, [r3, #20]
 800dd4e:	2b0a      	cmp	r3, #10
 800dd50:	d107      	bne.n	800dd62 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800dd52:	6879      	ldr	r1, [r7, #4]
 800dd54:	484a      	ldr	r0, [pc, #296]	@ (800de80 <tcp_abandon+0x16c>)
 800dd56:	f000 ffc5 	bl	800ece4 <tcp_pcb_remove>
    tcp_free(pcb);
 800dd5a:	6878      	ldr	r0, [r7, #4]
 800dd5c:	f7ff fdb0 	bl	800d8c0 <tcp_free>
 800dd60:	e082      	b.n	800de68 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800dd62:	2300      	movs	r3, #0
 800dd64:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 800dd66:	2300      	movs	r3, #0
 800dd68:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dd6e:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd74:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dd7c:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	691b      	ldr	r3, [r3, #16]
 800dd82:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	7d1b      	ldrb	r3, [r3, #20]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d126      	bne.n	800ddda <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	8adb      	ldrh	r3, [r3, #22]
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d02e      	beq.n	800ddf2 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800dd94:	4b3b      	ldr	r3, [pc, #236]	@ (800de84 <tcp_abandon+0x170>)
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	687a      	ldr	r2, [r7, #4]
 800dd9a:	429a      	cmp	r2, r3
 800dd9c:	d105      	bne.n	800ddaa <tcp_abandon+0x96>
 800dd9e:	4b39      	ldr	r3, [pc, #228]	@ (800de84 <tcp_abandon+0x170>)
 800dda0:	681b      	ldr	r3, [r3, #0]
 800dda2:	68db      	ldr	r3, [r3, #12]
 800dda4:	4a37      	ldr	r2, [pc, #220]	@ (800de84 <tcp_abandon+0x170>)
 800dda6:	6013      	str	r3, [r2, #0]
 800dda8:	e013      	b.n	800ddd2 <tcp_abandon+0xbe>
 800ddaa:	4b36      	ldr	r3, [pc, #216]	@ (800de84 <tcp_abandon+0x170>)
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	61fb      	str	r3, [r7, #28]
 800ddb0:	e00c      	b.n	800ddcc <tcp_abandon+0xb8>
 800ddb2:	69fb      	ldr	r3, [r7, #28]
 800ddb4:	68db      	ldr	r3, [r3, #12]
 800ddb6:	687a      	ldr	r2, [r7, #4]
 800ddb8:	429a      	cmp	r2, r3
 800ddba:	d104      	bne.n	800ddc6 <tcp_abandon+0xb2>
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	68da      	ldr	r2, [r3, #12]
 800ddc0:	69fb      	ldr	r3, [r7, #28]
 800ddc2:	60da      	str	r2, [r3, #12]
 800ddc4:	e005      	b.n	800ddd2 <tcp_abandon+0xbe>
 800ddc6:	69fb      	ldr	r3, [r7, #28]
 800ddc8:	68db      	ldr	r3, [r3, #12]
 800ddca:	61fb      	str	r3, [r7, #28]
 800ddcc:	69fb      	ldr	r3, [r7, #28]
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d1ef      	bne.n	800ddb2 <tcp_abandon+0x9e>
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	2200      	movs	r2, #0
 800ddd6:	60da      	str	r2, [r3, #12]
 800ddd8:	e00b      	b.n	800ddf2 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800ddda:	683b      	ldr	r3, [r7, #0]
 800dddc:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	8adb      	ldrh	r3, [r3, #22]
 800dde2:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800dde4:	6879      	ldr	r1, [r7, #4]
 800dde6:	4828      	ldr	r0, [pc, #160]	@ (800de88 <tcp_abandon+0x174>)
 800dde8:	f000 ff7c 	bl	800ece4 <tcp_pcb_remove>
 800ddec:	4b27      	ldr	r3, [pc, #156]	@ (800de8c <tcp_abandon+0x178>)
 800ddee:	2201      	movs	r2, #1
 800ddf0:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d004      	beq.n	800de04 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ddfe:	4618      	mov	r0, r3
 800de00:	f000 fd1e 	bl	800e840 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d004      	beq.n	800de16 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800de10:	4618      	mov	r0, r3
 800de12:	f000 fd15 	bl	800e840 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d004      	beq.n	800de28 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800de22:	4618      	mov	r0, r3
 800de24:	f000 fd0c 	bl	800e840 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800de28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d00e      	beq.n	800de4c <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800de2e:	6879      	ldr	r1, [r7, #4]
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	3304      	adds	r3, #4
 800de34:	687a      	ldr	r2, [r7, #4]
 800de36:	8b12      	ldrh	r2, [r2, #24]
 800de38:	9202      	str	r2, [sp, #8]
 800de3a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800de3c:	9201      	str	r2, [sp, #4]
 800de3e:	9300      	str	r3, [sp, #0]
 800de40:	460b      	mov	r3, r1
 800de42:	697a      	ldr	r2, [r7, #20]
 800de44:	69b9      	ldr	r1, [r7, #24]
 800de46:	6878      	ldr	r0, [r7, #4]
 800de48:	f004 fcbe 	bl	80127c8 <tcp_rst>
    }
    last_state = pcb->state;
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	7d1b      	ldrb	r3, [r3, #20]
 800de50:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800de52:	6878      	ldr	r0, [r7, #4]
 800de54:	f7ff fd34 	bl	800d8c0 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800de58:	693b      	ldr	r3, [r7, #16]
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d004      	beq.n	800de68 <tcp_abandon+0x154>
 800de5e:	693b      	ldr	r3, [r7, #16]
 800de60:	f06f 010c 	mvn.w	r1, #12
 800de64:	68f8      	ldr	r0, [r7, #12]
 800de66:	4798      	blx	r3
  }
}
 800de68:	3728      	adds	r7, #40	@ 0x28
 800de6a:	46bd      	mov	sp, r7
 800de6c:	bd80      	pop	{r7, pc}
 800de6e:	bf00      	nop
 800de70:	080184f0 	.word	0x080184f0
 800de74:	08018634 	.word	0x08018634
 800de78:	08018534 	.word	0x08018534
 800de7c:	08018650 	.word	0x08018650
 800de80:	200667d8 	.word	0x200667d8
 800de84:	200667cc 	.word	0x200667cc
 800de88:	200667d4 	.word	0x200667d4
 800de8c:	200667dc 	.word	0x200667dc

0800de90 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800de90:	b580      	push	{r7, lr}
 800de92:	b082      	sub	sp, #8
 800de94:	af00      	add	r7, sp, #0
 800de96:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800de98:	2101      	movs	r1, #1
 800de9a:	6878      	ldr	r0, [r7, #4]
 800de9c:	f7ff ff3a 	bl	800dd14 <tcp_abandon>
}
 800dea0:	bf00      	nop
 800dea2:	3708      	adds	r7, #8
 800dea4:	46bd      	mov	sp, r7
 800dea6:	bd80      	pop	{r7, pc}

0800dea8 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800dea8:	b580      	push	{r7, lr}
 800deaa:	b084      	sub	sp, #16
 800deac:	af00      	add	r7, sp, #0
 800deae:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d106      	bne.n	800dec4 <tcp_update_rcv_ann_wnd+0x1c>
 800deb6:	4b25      	ldr	r3, [pc, #148]	@ (800df4c <tcp_update_rcv_ann_wnd+0xa4>)
 800deb8:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800debc:	4924      	ldr	r1, [pc, #144]	@ (800df50 <tcp_update_rcv_ann_wnd+0xa8>)
 800debe:	4825      	ldr	r0, [pc, #148]	@ (800df54 <tcp_update_rcv_ann_wnd+0xac>)
 800dec0:	f008 fa66 	bl	8016390 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dec8:	687a      	ldr	r2, [r7, #4]
 800deca:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800decc:	4413      	add	r3, r2
 800dece:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ded4:	687a      	ldr	r2, [r7, #4]
 800ded6:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 800ded8:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 800dedc:	bf28      	it	cs
 800dede:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 800dee2:	b292      	uxth	r2, r2
 800dee4:	4413      	add	r3, r2
 800dee6:	68fa      	ldr	r2, [r7, #12]
 800dee8:	1ad3      	subs	r3, r2, r3
 800deea:	2b00      	cmp	r3, #0
 800deec:	db08      	blt.n	800df00 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800defa:	68fa      	ldr	r2, [r7, #12]
 800defc:	1ad3      	subs	r3, r2, r3
 800defe:	e020      	b.n	800df42 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df08:	1ad3      	subs	r3, r2, r3
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	dd03      	ble.n	800df16 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	2200      	movs	r2, #0
 800df12:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800df14:	e014      	b.n	800df40 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df1e:	1ad3      	subs	r3, r2, r3
 800df20:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800df22:	68bb      	ldr	r3, [r7, #8]
 800df24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800df28:	d306      	bcc.n	800df38 <tcp_update_rcv_ann_wnd+0x90>
 800df2a:	4b08      	ldr	r3, [pc, #32]	@ (800df4c <tcp_update_rcv_ann_wnd+0xa4>)
 800df2c:	f240 32b6 	movw	r2, #950	@ 0x3b6
 800df30:	4909      	ldr	r1, [pc, #36]	@ (800df58 <tcp_update_rcv_ann_wnd+0xb0>)
 800df32:	4808      	ldr	r0, [pc, #32]	@ (800df54 <tcp_update_rcv_ann_wnd+0xac>)
 800df34:	f008 fa2c 	bl	8016390 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800df38:	68bb      	ldr	r3, [r7, #8]
 800df3a:	b29a      	uxth	r2, r3
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 800df40:	2300      	movs	r3, #0
  }
}
 800df42:	4618      	mov	r0, r3
 800df44:	3710      	adds	r7, #16
 800df46:	46bd      	mov	sp, r7
 800df48:	bd80      	pop	{r7, pc}
 800df4a:	bf00      	nop
 800df4c:	080184f0 	.word	0x080184f0
 800df50:	0801874c 	.word	0x0801874c
 800df54:	08018534 	.word	0x08018534
 800df58:	08018770 	.word	0x08018770

0800df5c <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800df5c:	b580      	push	{r7, lr}
 800df5e:	b084      	sub	sp, #16
 800df60:	af00      	add	r7, sp, #0
 800df62:	6078      	str	r0, [r7, #4]
 800df64:	460b      	mov	r3, r1
 800df66:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d107      	bne.n	800df7e <tcp_recved+0x22>
 800df6e:	4b1f      	ldr	r3, [pc, #124]	@ (800dfec <tcp_recved+0x90>)
 800df70:	f240 32cf 	movw	r2, #975	@ 0x3cf
 800df74:	491e      	ldr	r1, [pc, #120]	@ (800dff0 <tcp_recved+0x94>)
 800df76:	481f      	ldr	r0, [pc, #124]	@ (800dff4 <tcp_recved+0x98>)
 800df78:	f008 fa0a 	bl	8016390 <iprintf>
 800df7c:	e032      	b.n	800dfe4 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	7d1b      	ldrb	r3, [r3, #20]
 800df82:	2b01      	cmp	r3, #1
 800df84:	d106      	bne.n	800df94 <tcp_recved+0x38>
 800df86:	4b19      	ldr	r3, [pc, #100]	@ (800dfec <tcp_recved+0x90>)
 800df88:	f240 32d2 	movw	r2, #978	@ 0x3d2
 800df8c:	491a      	ldr	r1, [pc, #104]	@ (800dff8 <tcp_recved+0x9c>)
 800df8e:	4819      	ldr	r0, [pc, #100]	@ (800dff4 <tcp_recved+0x98>)
 800df90:	f008 f9fe 	bl	8016390 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800df98:	887b      	ldrh	r3, [r7, #2]
 800df9a:	4413      	add	r3, r2
 800df9c:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800df9e:	89fb      	ldrh	r3, [r7, #14]
 800dfa0:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800dfa4:	d804      	bhi.n	800dfb0 <tcp_recved+0x54>
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dfaa:	89fa      	ldrh	r2, [r7, #14]
 800dfac:	429a      	cmp	r2, r3
 800dfae:	d204      	bcs.n	800dfba <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800dfb6:	851a      	strh	r2, [r3, #40]	@ 0x28
 800dfb8:	e002      	b.n	800dfc0 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	89fa      	ldrh	r2, [r7, #14]
 800dfbe:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800dfc0:	6878      	ldr	r0, [r7, #4]
 800dfc2:	f7ff ff71 	bl	800dea8 <tcp_update_rcv_ann_wnd>
 800dfc6:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800dfc8:	68bb      	ldr	r3, [r7, #8]
 800dfca:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 800dfce:	d309      	bcc.n	800dfe4 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	8b5b      	ldrh	r3, [r3, #26]
 800dfd4:	f043 0302 	orr.w	r3, r3, #2
 800dfd8:	b29a      	uxth	r2, r3
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800dfde:	6878      	ldr	r0, [r7, #4]
 800dfe0:	f003 fe3e 	bl	8011c60 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800dfe4:	3710      	adds	r7, #16
 800dfe6:	46bd      	mov	sp, r7
 800dfe8:	bd80      	pop	{r7, pc}
 800dfea:	bf00      	nop
 800dfec:	080184f0 	.word	0x080184f0
 800dff0:	0801878c 	.word	0x0801878c
 800dff4:	08018534 	.word	0x08018534
 800dff8:	080187a4 	.word	0x080187a4

0800dffc <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800dffc:	b5b0      	push	{r4, r5, r7, lr}
 800dffe:	b090      	sub	sp, #64	@ 0x40
 800e000:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800e002:	2300      	movs	r3, #0
 800e004:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 800e008:	4b95      	ldr	r3, [pc, #596]	@ (800e260 <tcp_slowtmr+0x264>)
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	3301      	adds	r3, #1
 800e00e:	4a94      	ldr	r2, [pc, #592]	@ (800e260 <tcp_slowtmr+0x264>)
 800e010:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800e012:	4b94      	ldr	r3, [pc, #592]	@ (800e264 <tcp_slowtmr+0x268>)
 800e014:	781b      	ldrb	r3, [r3, #0]
 800e016:	3301      	adds	r3, #1
 800e018:	b2da      	uxtb	r2, r3
 800e01a:	4b92      	ldr	r3, [pc, #584]	@ (800e264 <tcp_slowtmr+0x268>)
 800e01c:	701a      	strb	r2, [r3, #0]
 800e01e:	e000      	b.n	800e022 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 800e020:	bf00      	nop
  prev = NULL;
 800e022:	2300      	movs	r3, #0
 800e024:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 800e026:	4b90      	ldr	r3, [pc, #576]	@ (800e268 <tcp_slowtmr+0x26c>)
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800e02c:	e29d      	b.n	800e56a <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800e02e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e030:	7d1b      	ldrb	r3, [r3, #20]
 800e032:	2b00      	cmp	r3, #0
 800e034:	d106      	bne.n	800e044 <tcp_slowtmr+0x48>
 800e036:	4b8d      	ldr	r3, [pc, #564]	@ (800e26c <tcp_slowtmr+0x270>)
 800e038:	f240 42be 	movw	r2, #1214	@ 0x4be
 800e03c:	498c      	ldr	r1, [pc, #560]	@ (800e270 <tcp_slowtmr+0x274>)
 800e03e:	488d      	ldr	r0, [pc, #564]	@ (800e274 <tcp_slowtmr+0x278>)
 800e040:	f008 f9a6 	bl	8016390 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800e044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e046:	7d1b      	ldrb	r3, [r3, #20]
 800e048:	2b01      	cmp	r3, #1
 800e04a:	d106      	bne.n	800e05a <tcp_slowtmr+0x5e>
 800e04c:	4b87      	ldr	r3, [pc, #540]	@ (800e26c <tcp_slowtmr+0x270>)
 800e04e:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 800e052:	4989      	ldr	r1, [pc, #548]	@ (800e278 <tcp_slowtmr+0x27c>)
 800e054:	4887      	ldr	r0, [pc, #540]	@ (800e274 <tcp_slowtmr+0x278>)
 800e056:	f008 f99b 	bl	8016390 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800e05a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e05c:	7d1b      	ldrb	r3, [r3, #20]
 800e05e:	2b0a      	cmp	r3, #10
 800e060:	d106      	bne.n	800e070 <tcp_slowtmr+0x74>
 800e062:	4b82      	ldr	r3, [pc, #520]	@ (800e26c <tcp_slowtmr+0x270>)
 800e064:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 800e068:	4984      	ldr	r1, [pc, #528]	@ (800e27c <tcp_slowtmr+0x280>)
 800e06a:	4882      	ldr	r0, [pc, #520]	@ (800e274 <tcp_slowtmr+0x278>)
 800e06c:	f008 f990 	bl	8016390 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800e070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e072:	7f9a      	ldrb	r2, [r3, #30]
 800e074:	4b7b      	ldr	r3, [pc, #492]	@ (800e264 <tcp_slowtmr+0x268>)
 800e076:	781b      	ldrb	r3, [r3, #0]
 800e078:	429a      	cmp	r2, r3
 800e07a:	d105      	bne.n	800e088 <tcp_slowtmr+0x8c>
      prev = pcb;
 800e07c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e07e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800e080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e082:	68db      	ldr	r3, [r3, #12]
 800e084:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 800e086:	e270      	b.n	800e56a <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 800e088:	4b76      	ldr	r3, [pc, #472]	@ (800e264 <tcp_slowtmr+0x268>)
 800e08a:	781a      	ldrb	r2, [r3, #0]
 800e08c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e08e:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 800e090:	2300      	movs	r3, #0
 800e092:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 800e096:	2300      	movs	r3, #0
 800e098:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800e09c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e09e:	7d1b      	ldrb	r3, [r3, #20]
 800e0a0:	2b02      	cmp	r3, #2
 800e0a2:	d10a      	bne.n	800e0ba <tcp_slowtmr+0xbe>
 800e0a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e0aa:	2b05      	cmp	r3, #5
 800e0ac:	d905      	bls.n	800e0ba <tcp_slowtmr+0xbe>
      ++pcb_remove;
 800e0ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e0b2:	3301      	adds	r3, #1
 800e0b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e0b8:	e11e      	b.n	800e2f8 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800e0ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e0c0:	2b0b      	cmp	r3, #11
 800e0c2:	d905      	bls.n	800e0d0 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 800e0c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e0c8:	3301      	adds	r3, #1
 800e0ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e0ce:	e113      	b.n	800e2f8 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 800e0d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0d2:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d075      	beq.n	800e1c6 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800e0da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d006      	beq.n	800e0f0 <tcp_slowtmr+0xf4>
 800e0e2:	4b62      	ldr	r3, [pc, #392]	@ (800e26c <tcp_slowtmr+0x270>)
 800e0e4:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 800e0e8:	4965      	ldr	r1, [pc, #404]	@ (800e280 <tcp_slowtmr+0x284>)
 800e0ea:	4862      	ldr	r0, [pc, #392]	@ (800e274 <tcp_slowtmr+0x278>)
 800e0ec:	f008 f950 	bl	8016390 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800e0f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d106      	bne.n	800e106 <tcp_slowtmr+0x10a>
 800e0f8:	4b5c      	ldr	r3, [pc, #368]	@ (800e26c <tcp_slowtmr+0x270>)
 800e0fa:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 800e0fe:	4961      	ldr	r1, [pc, #388]	@ (800e284 <tcp_slowtmr+0x288>)
 800e100:	485c      	ldr	r0, [pc, #368]	@ (800e274 <tcp_slowtmr+0x278>)
 800e102:	f008 f945 	bl	8016390 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800e106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e108:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 800e10c:	2b0b      	cmp	r3, #11
 800e10e:	d905      	bls.n	800e11c <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 800e110:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e114:	3301      	adds	r3, #1
 800e116:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e11a:	e0ed      	b.n	800e2f8 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800e11c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e11e:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800e122:	3b01      	subs	r3, #1
 800e124:	4a58      	ldr	r2, [pc, #352]	@ (800e288 <tcp_slowtmr+0x28c>)
 800e126:	5cd3      	ldrb	r3, [r2, r3]
 800e128:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800e12a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e12c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800e130:	7c7a      	ldrb	r2, [r7, #17]
 800e132:	429a      	cmp	r2, r3
 800e134:	d907      	bls.n	800e146 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 800e136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e138:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800e13c:	3301      	adds	r3, #1
 800e13e:	b2da      	uxtb	r2, r3
 800e140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e142:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 800e146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e148:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800e14c:	7c7a      	ldrb	r2, [r7, #17]
 800e14e:	429a      	cmp	r2, r3
 800e150:	f200 80d2 	bhi.w	800e2f8 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 800e154:	2301      	movs	r3, #1
 800e156:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 800e158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e15a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d108      	bne.n	800e174 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800e162:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e164:	f004 fc24 	bl	80129b0 <tcp_zero_window_probe>
 800e168:	4603      	mov	r3, r0
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d014      	beq.n	800e198 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 800e16e:	2300      	movs	r3, #0
 800e170:	623b      	str	r3, [r7, #32]
 800e172:	e011      	b.n	800e198 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800e174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e176:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e17a:	4619      	mov	r1, r3
 800e17c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e17e:	f003 fae9 	bl	8011754 <tcp_split_unsent_seg>
 800e182:	4603      	mov	r3, r0
 800e184:	2b00      	cmp	r3, #0
 800e186:	d107      	bne.n	800e198 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 800e188:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e18a:	f003 fd69 	bl	8011c60 <tcp_output>
 800e18e:	4603      	mov	r3, r0
 800e190:	2b00      	cmp	r3, #0
 800e192:	d101      	bne.n	800e198 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 800e194:	2300      	movs	r3, #0
 800e196:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 800e198:	6a3b      	ldr	r3, [r7, #32]
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	f000 80ac 	beq.w	800e2f8 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 800e1a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1a2:	2200      	movs	r2, #0
 800e1a4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800e1a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1aa:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800e1ae:	2b06      	cmp	r3, #6
 800e1b0:	f200 80a2 	bhi.w	800e2f8 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 800e1b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1b6:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800e1ba:	3301      	adds	r3, #1
 800e1bc:	b2da      	uxtb	r2, r3
 800e1be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1c0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 800e1c4:	e098      	b.n	800e2f8 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800e1c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1c8:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	db0f      	blt.n	800e1f0 <tcp_slowtmr+0x1f4>
 800e1d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1d2:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800e1d6:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800e1da:	4293      	cmp	r3, r2
 800e1dc:	d008      	beq.n	800e1f0 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 800e1de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1e0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800e1e4:	b29b      	uxth	r3, r3
 800e1e6:	3301      	adds	r3, #1
 800e1e8:	b29b      	uxth	r3, r3
 800e1ea:	b21a      	sxth	r2, r3
 800e1ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1ee:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 800e1f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1f2:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 800e1f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1f8:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800e1fc:	429a      	cmp	r2, r3
 800e1fe:	db7b      	blt.n	800e2f8 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800e200:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e202:	f004 f821 	bl	8012248 <tcp_rexmit_rto_prepare>
 800e206:	4603      	mov	r3, r0
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d007      	beq.n	800e21c <tcp_slowtmr+0x220>
 800e20c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e20e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e210:	2b00      	cmp	r3, #0
 800e212:	d171      	bne.n	800e2f8 <tcp_slowtmr+0x2fc>
 800e214:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e216:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d06d      	beq.n	800e2f8 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 800e21c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e21e:	7d1b      	ldrb	r3, [r3, #20]
 800e220:	2b02      	cmp	r3, #2
 800e222:	d03a      	beq.n	800e29a <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800e224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e226:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e22a:	2b0c      	cmp	r3, #12
 800e22c:	bf28      	it	cs
 800e22e:	230c      	movcs	r3, #12
 800e230:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800e232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e234:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800e238:	10db      	asrs	r3, r3, #3
 800e23a:	b21b      	sxth	r3, r3
 800e23c:	461a      	mov	r2, r3
 800e23e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e240:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800e244:	4413      	add	r3, r2
 800e246:	7efa      	ldrb	r2, [r7, #27]
 800e248:	4910      	ldr	r1, [pc, #64]	@ (800e28c <tcp_slowtmr+0x290>)
 800e24a:	5c8a      	ldrb	r2, [r1, r2]
 800e24c:	4093      	lsls	r3, r2
 800e24e:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800e250:	697b      	ldr	r3, [r7, #20]
 800e252:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 800e256:	4293      	cmp	r3, r2
 800e258:	dc1a      	bgt.n	800e290 <tcp_slowtmr+0x294>
 800e25a:	697b      	ldr	r3, [r7, #20]
 800e25c:	b21a      	sxth	r2, r3
 800e25e:	e019      	b.n	800e294 <tcp_slowtmr+0x298>
 800e260:	200667c8 	.word	0x200667c8
 800e264:	200667de 	.word	0x200667de
 800e268:	200667d4 	.word	0x200667d4
 800e26c:	080184f0 	.word	0x080184f0
 800e270:	08018834 	.word	0x08018834
 800e274:	08018534 	.word	0x08018534
 800e278:	08018860 	.word	0x08018860
 800e27c:	0801888c 	.word	0x0801888c
 800e280:	080188bc 	.word	0x080188bc
 800e284:	080188f0 	.word	0x080188f0
 800e288:	0801a590 	.word	0x0801a590
 800e28c:	0801a580 	.word	0x0801a580
 800e290:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800e294:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e296:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 800e29a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e29c:	2200      	movs	r2, #0
 800e29e:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800e2a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2a2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800e2a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2a8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800e2ac:	4293      	cmp	r3, r2
 800e2ae:	bf28      	it	cs
 800e2b0:	4613      	movcs	r3, r2
 800e2b2:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800e2b4:	8a7b      	ldrh	r3, [r7, #18]
 800e2b6:	085b      	lsrs	r3, r3, #1
 800e2b8:	b29a      	uxth	r2, r3
 800e2ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2bc:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800e2c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2c2:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800e2c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2c8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800e2ca:	005b      	lsls	r3, r3, #1
 800e2cc:	b29b      	uxth	r3, r3
 800e2ce:	429a      	cmp	r2, r3
 800e2d0:	d206      	bcs.n	800e2e0 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800e2d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2d4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800e2d6:	005b      	lsls	r3, r3, #1
 800e2d8:	b29a      	uxth	r2, r3
 800e2da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2dc:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 800e2e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2e2:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 800e2e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2e6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 800e2ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2ec:	2200      	movs	r2, #0
 800e2ee:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 800e2f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e2f4:	f004 f818 	bl	8012328 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 800e2f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2fa:	7d1b      	ldrb	r3, [r3, #20]
 800e2fc:	2b06      	cmp	r3, #6
 800e2fe:	d111      	bne.n	800e324 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 800e300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e302:	8b5b      	ldrh	r3, [r3, #26]
 800e304:	f003 0310 	and.w	r3, r3, #16
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d00b      	beq.n	800e324 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e30c:	4b9c      	ldr	r3, [pc, #624]	@ (800e580 <tcp_slowtmr+0x584>)
 800e30e:	681a      	ldr	r2, [r3, #0]
 800e310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e312:	6a1b      	ldr	r3, [r3, #32]
 800e314:	1ad3      	subs	r3, r2, r3
 800e316:	2b28      	cmp	r3, #40	@ 0x28
 800e318:	d904      	bls.n	800e324 <tcp_slowtmr+0x328>
          ++pcb_remove;
 800e31a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e31e:	3301      	adds	r3, #1
 800e320:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800e324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e326:	7a5b      	ldrb	r3, [r3, #9]
 800e328:	f003 0308 	and.w	r3, r3, #8
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d04a      	beq.n	800e3c6 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 800e330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e332:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800e334:	2b04      	cmp	r3, #4
 800e336:	d003      	beq.n	800e340 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 800e338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e33a:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800e33c:	2b07      	cmp	r3, #7
 800e33e:	d142      	bne.n	800e3c6 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e340:	4b8f      	ldr	r3, [pc, #572]	@ (800e580 <tcp_slowtmr+0x584>)
 800e342:	681a      	ldr	r2, [r3, #0]
 800e344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e346:	6a1b      	ldr	r3, [r3, #32]
 800e348:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800e34a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e34c:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800e350:	4b8c      	ldr	r3, [pc, #560]	@ (800e584 <tcp_slowtmr+0x588>)
 800e352:	440b      	add	r3, r1
 800e354:	498c      	ldr	r1, [pc, #560]	@ (800e588 <tcp_slowtmr+0x58c>)
 800e356:	fba1 1303 	umull	r1, r3, r1, r3
 800e35a:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e35c:	429a      	cmp	r2, r3
 800e35e:	d90a      	bls.n	800e376 <tcp_slowtmr+0x37a>
        ++pcb_remove;
 800e360:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e364:	3301      	adds	r3, #1
 800e366:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 800e36a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e36e:	3301      	adds	r3, #1
 800e370:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800e374:	e027      	b.n	800e3c6 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e376:	4b82      	ldr	r3, [pc, #520]	@ (800e580 <tcp_slowtmr+0x584>)
 800e378:	681a      	ldr	r2, [r3, #0]
 800e37a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e37c:	6a1b      	ldr	r3, [r3, #32]
 800e37e:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800e380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e382:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800e386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e388:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800e38c:	4618      	mov	r0, r3
 800e38e:	4b7f      	ldr	r3, [pc, #508]	@ (800e58c <tcp_slowtmr+0x590>)
 800e390:	fb00 f303 	mul.w	r3, r0, r3
 800e394:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800e396:	497c      	ldr	r1, [pc, #496]	@ (800e588 <tcp_slowtmr+0x58c>)
 800e398:	fba1 1303 	umull	r1, r3, r1, r3
 800e39c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e39e:	429a      	cmp	r2, r3
 800e3a0:	d911      	bls.n	800e3c6 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 800e3a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e3a4:	f004 fac4 	bl	8012930 <tcp_keepalive>
 800e3a8:	4603      	mov	r3, r0
 800e3aa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 800e3ae:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d107      	bne.n	800e3c6 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 800e3b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3b8:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800e3bc:	3301      	adds	r3, #1
 800e3be:	b2da      	uxtb	r2, r3
 800e3c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3c2:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 800e3c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d011      	beq.n	800e3f2 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800e3ce:	4b6c      	ldr	r3, [pc, #432]	@ (800e580 <tcp_slowtmr+0x584>)
 800e3d0:	681a      	ldr	r2, [r3, #0]
 800e3d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3d4:	6a1b      	ldr	r3, [r3, #32]
 800e3d6:	1ad2      	subs	r2, r2, r3
 800e3d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3da:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800e3de:	4619      	mov	r1, r3
 800e3e0:	460b      	mov	r3, r1
 800e3e2:	005b      	lsls	r3, r3, #1
 800e3e4:	440b      	add	r3, r1
 800e3e6:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800e3e8:	429a      	cmp	r2, r3
 800e3ea:	d302      	bcc.n	800e3f2 <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 800e3ec:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e3ee:	f000 fddd 	bl	800efac <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 800e3f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3f4:	7d1b      	ldrb	r3, [r3, #20]
 800e3f6:	2b03      	cmp	r3, #3
 800e3f8:	d10b      	bne.n	800e412 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e3fa:	4b61      	ldr	r3, [pc, #388]	@ (800e580 <tcp_slowtmr+0x584>)
 800e3fc:	681a      	ldr	r2, [r3, #0]
 800e3fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e400:	6a1b      	ldr	r3, [r3, #32]
 800e402:	1ad3      	subs	r3, r2, r3
 800e404:	2b28      	cmp	r3, #40	@ 0x28
 800e406:	d904      	bls.n	800e412 <tcp_slowtmr+0x416>
        ++pcb_remove;
 800e408:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e40c:	3301      	adds	r3, #1
 800e40e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 800e412:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e414:	7d1b      	ldrb	r3, [r3, #20]
 800e416:	2b09      	cmp	r3, #9
 800e418:	d10b      	bne.n	800e432 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800e41a:	4b59      	ldr	r3, [pc, #356]	@ (800e580 <tcp_slowtmr+0x584>)
 800e41c:	681a      	ldr	r2, [r3, #0]
 800e41e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e420:	6a1b      	ldr	r3, [r3, #32]
 800e422:	1ad3      	subs	r3, r2, r3
 800e424:	2bf0      	cmp	r3, #240	@ 0xf0
 800e426:	d904      	bls.n	800e432 <tcp_slowtmr+0x436>
        ++pcb_remove;
 800e428:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e42c:	3301      	adds	r3, #1
 800e42e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 800e432:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e436:	2b00      	cmp	r3, #0
 800e438:	d060      	beq.n	800e4fc <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 800e43a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e43c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e440:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 800e442:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e444:	f000 fbfe 	bl	800ec44 <tcp_pcb_purge>
      if (prev != NULL) {
 800e448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d010      	beq.n	800e470 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800e44e:	4b50      	ldr	r3, [pc, #320]	@ (800e590 <tcp_slowtmr+0x594>)
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e454:	429a      	cmp	r2, r3
 800e456:	d106      	bne.n	800e466 <tcp_slowtmr+0x46a>
 800e458:	4b4e      	ldr	r3, [pc, #312]	@ (800e594 <tcp_slowtmr+0x598>)
 800e45a:	f240 526d 	movw	r2, #1389	@ 0x56d
 800e45e:	494e      	ldr	r1, [pc, #312]	@ (800e598 <tcp_slowtmr+0x59c>)
 800e460:	484e      	ldr	r0, [pc, #312]	@ (800e59c <tcp_slowtmr+0x5a0>)
 800e462:	f007 ff95 	bl	8016390 <iprintf>
        prev->next = pcb->next;
 800e466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e468:	68da      	ldr	r2, [r3, #12]
 800e46a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e46c:	60da      	str	r2, [r3, #12]
 800e46e:	e00f      	b.n	800e490 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800e470:	4b47      	ldr	r3, [pc, #284]	@ (800e590 <tcp_slowtmr+0x594>)
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e476:	429a      	cmp	r2, r3
 800e478:	d006      	beq.n	800e488 <tcp_slowtmr+0x48c>
 800e47a:	4b46      	ldr	r3, [pc, #280]	@ (800e594 <tcp_slowtmr+0x598>)
 800e47c:	f240 5271 	movw	r2, #1393	@ 0x571
 800e480:	4947      	ldr	r1, [pc, #284]	@ (800e5a0 <tcp_slowtmr+0x5a4>)
 800e482:	4846      	ldr	r0, [pc, #280]	@ (800e59c <tcp_slowtmr+0x5a0>)
 800e484:	f007 ff84 	bl	8016390 <iprintf>
        tcp_active_pcbs = pcb->next;
 800e488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e48a:	68db      	ldr	r3, [r3, #12]
 800e48c:	4a40      	ldr	r2, [pc, #256]	@ (800e590 <tcp_slowtmr+0x594>)
 800e48e:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 800e490:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e494:	2b00      	cmp	r3, #0
 800e496:	d013      	beq.n	800e4c0 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800e498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e49a:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800e49c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e49e:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800e4a0:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 800e4a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4a4:	3304      	adds	r3, #4
 800e4a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e4a8:	8ad2      	ldrh	r2, [r2, #22]
 800e4aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e4ac:	8b09      	ldrh	r1, [r1, #24]
 800e4ae:	9102      	str	r1, [sp, #8]
 800e4b0:	9201      	str	r2, [sp, #4]
 800e4b2:	9300      	str	r3, [sp, #0]
 800e4b4:	462b      	mov	r3, r5
 800e4b6:	4622      	mov	r2, r4
 800e4b8:	4601      	mov	r1, r0
 800e4ba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e4bc:	f004 f984 	bl	80127c8 <tcp_rst>
      err_arg = pcb->callback_arg;
 800e4c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4c2:	691b      	ldr	r3, [r3, #16]
 800e4c4:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800e4c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4c8:	7d1b      	ldrb	r3, [r3, #20]
 800e4ca:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800e4cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4ce:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800e4d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4d2:	68db      	ldr	r3, [r3, #12]
 800e4d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800e4d6:	6838      	ldr	r0, [r7, #0]
 800e4d8:	f7ff f9f2 	bl	800d8c0 <tcp_free>
      tcp_active_pcbs_changed = 0;
 800e4dc:	4b31      	ldr	r3, [pc, #196]	@ (800e5a4 <tcp_slowtmr+0x5a8>)
 800e4de:	2200      	movs	r2, #0
 800e4e0:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d004      	beq.n	800e4f2 <tcp_slowtmr+0x4f6>
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	f06f 010c 	mvn.w	r1, #12
 800e4ee:	68b8      	ldr	r0, [r7, #8]
 800e4f0:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800e4f2:	4b2c      	ldr	r3, [pc, #176]	@ (800e5a4 <tcp_slowtmr+0x5a8>)
 800e4f4:	781b      	ldrb	r3, [r3, #0]
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d037      	beq.n	800e56a <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 800e4fa:	e592      	b.n	800e022 <tcp_slowtmr+0x26>
      prev = pcb;
 800e4fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4fe:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800e500:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e502:	68db      	ldr	r3, [r3, #12]
 800e504:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 800e506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e508:	7f1b      	ldrb	r3, [r3, #28]
 800e50a:	3301      	adds	r3, #1
 800e50c:	b2da      	uxtb	r2, r3
 800e50e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e510:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800e512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e514:	7f1a      	ldrb	r2, [r3, #28]
 800e516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e518:	7f5b      	ldrb	r3, [r3, #29]
 800e51a:	429a      	cmp	r2, r3
 800e51c:	d325      	bcc.n	800e56a <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 800e51e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e520:	2200      	movs	r2, #0
 800e522:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 800e524:	4b1f      	ldr	r3, [pc, #124]	@ (800e5a4 <tcp_slowtmr+0x5a8>)
 800e526:	2200      	movs	r2, #0
 800e528:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800e52a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e52c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e530:	2b00      	cmp	r3, #0
 800e532:	d00b      	beq.n	800e54c <tcp_slowtmr+0x550>
 800e534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e536:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e53a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e53c:	6912      	ldr	r2, [r2, #16]
 800e53e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e540:	4610      	mov	r0, r2
 800e542:	4798      	blx	r3
 800e544:	4603      	mov	r3, r0
 800e546:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800e54a:	e002      	b.n	800e552 <tcp_slowtmr+0x556>
 800e54c:	2300      	movs	r3, #0
 800e54e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 800e552:	4b14      	ldr	r3, [pc, #80]	@ (800e5a4 <tcp_slowtmr+0x5a8>)
 800e554:	781b      	ldrb	r3, [r3, #0]
 800e556:	2b00      	cmp	r3, #0
 800e558:	f47f ad62 	bne.w	800e020 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800e55c:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800e560:	2b00      	cmp	r3, #0
 800e562:	d102      	bne.n	800e56a <tcp_slowtmr+0x56e>
          tcp_output(prev);
 800e564:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e566:	f003 fb7b 	bl	8011c60 <tcp_output>
  while (pcb != NULL) {
 800e56a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	f47f ad5e 	bne.w	800e02e <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800e572:	2300      	movs	r3, #0
 800e574:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 800e576:	4b0c      	ldr	r3, [pc, #48]	@ (800e5a8 <tcp_slowtmr+0x5ac>)
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800e57c:	e069      	b.n	800e652 <tcp_slowtmr+0x656>
 800e57e:	bf00      	nop
 800e580:	200667c8 	.word	0x200667c8
 800e584:	000a4cb8 	.word	0x000a4cb8
 800e588:	10624dd3 	.word	0x10624dd3
 800e58c:	000124f8 	.word	0x000124f8
 800e590:	200667d4 	.word	0x200667d4
 800e594:	080184f0 	.word	0x080184f0
 800e598:	08018928 	.word	0x08018928
 800e59c:	08018534 	.word	0x08018534
 800e5a0:	08018954 	.word	0x08018954
 800e5a4:	200667dc 	.word	0x200667dc
 800e5a8:	200667d8 	.word	0x200667d8
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800e5ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5ae:	7d1b      	ldrb	r3, [r3, #20]
 800e5b0:	2b0a      	cmp	r3, #10
 800e5b2:	d006      	beq.n	800e5c2 <tcp_slowtmr+0x5c6>
 800e5b4:	4b2b      	ldr	r3, [pc, #172]	@ (800e664 <tcp_slowtmr+0x668>)
 800e5b6:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 800e5ba:	492b      	ldr	r1, [pc, #172]	@ (800e668 <tcp_slowtmr+0x66c>)
 800e5bc:	482b      	ldr	r0, [pc, #172]	@ (800e66c <tcp_slowtmr+0x670>)
 800e5be:	f007 fee7 	bl	8016390 <iprintf>
    pcb_remove = 0;
 800e5c2:	2300      	movs	r3, #0
 800e5c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800e5c8:	4b29      	ldr	r3, [pc, #164]	@ (800e670 <tcp_slowtmr+0x674>)
 800e5ca:	681a      	ldr	r2, [r3, #0]
 800e5cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5ce:	6a1b      	ldr	r3, [r3, #32]
 800e5d0:	1ad3      	subs	r3, r2, r3
 800e5d2:	2bf0      	cmp	r3, #240	@ 0xf0
 800e5d4:	d904      	bls.n	800e5e0 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 800e5d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e5da:	3301      	adds	r3, #1
 800e5dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800e5e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d02f      	beq.n	800e648 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800e5e8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e5ea:	f000 fb2b 	bl	800ec44 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800e5ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d010      	beq.n	800e616 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800e5f4:	4b1f      	ldr	r3, [pc, #124]	@ (800e674 <tcp_slowtmr+0x678>)
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e5fa:	429a      	cmp	r2, r3
 800e5fc:	d106      	bne.n	800e60c <tcp_slowtmr+0x610>
 800e5fe:	4b19      	ldr	r3, [pc, #100]	@ (800e664 <tcp_slowtmr+0x668>)
 800e600:	f240 52af 	movw	r2, #1455	@ 0x5af
 800e604:	491c      	ldr	r1, [pc, #112]	@ (800e678 <tcp_slowtmr+0x67c>)
 800e606:	4819      	ldr	r0, [pc, #100]	@ (800e66c <tcp_slowtmr+0x670>)
 800e608:	f007 fec2 	bl	8016390 <iprintf>
        prev->next = pcb->next;
 800e60c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e60e:	68da      	ldr	r2, [r3, #12]
 800e610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e612:	60da      	str	r2, [r3, #12]
 800e614:	e00f      	b.n	800e636 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800e616:	4b17      	ldr	r3, [pc, #92]	@ (800e674 <tcp_slowtmr+0x678>)
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e61c:	429a      	cmp	r2, r3
 800e61e:	d006      	beq.n	800e62e <tcp_slowtmr+0x632>
 800e620:	4b10      	ldr	r3, [pc, #64]	@ (800e664 <tcp_slowtmr+0x668>)
 800e622:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 800e626:	4915      	ldr	r1, [pc, #84]	@ (800e67c <tcp_slowtmr+0x680>)
 800e628:	4810      	ldr	r0, [pc, #64]	@ (800e66c <tcp_slowtmr+0x670>)
 800e62a:	f007 feb1 	bl	8016390 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800e62e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e630:	68db      	ldr	r3, [r3, #12]
 800e632:	4a10      	ldr	r2, [pc, #64]	@ (800e674 <tcp_slowtmr+0x678>)
 800e634:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800e636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e638:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800e63a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e63c:	68db      	ldr	r3, [r3, #12]
 800e63e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800e640:	69f8      	ldr	r0, [r7, #28]
 800e642:	f7ff f93d 	bl	800d8c0 <tcp_free>
 800e646:	e004      	b.n	800e652 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 800e648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e64a:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800e64c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e64e:	68db      	ldr	r3, [r3, #12]
 800e650:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800e652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e654:	2b00      	cmp	r3, #0
 800e656:	d1a9      	bne.n	800e5ac <tcp_slowtmr+0x5b0>
    }
  }
}
 800e658:	bf00      	nop
 800e65a:	bf00      	nop
 800e65c:	3730      	adds	r7, #48	@ 0x30
 800e65e:	46bd      	mov	sp, r7
 800e660:	bdb0      	pop	{r4, r5, r7, pc}
 800e662:	bf00      	nop
 800e664:	080184f0 	.word	0x080184f0
 800e668:	08018980 	.word	0x08018980
 800e66c:	08018534 	.word	0x08018534
 800e670:	200667c8 	.word	0x200667c8
 800e674:	200667d8 	.word	0x200667d8
 800e678:	080189b0 	.word	0x080189b0
 800e67c:	080189d8 	.word	0x080189d8

0800e680 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800e680:	b580      	push	{r7, lr}
 800e682:	b082      	sub	sp, #8
 800e684:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800e686:	4b2d      	ldr	r3, [pc, #180]	@ (800e73c <tcp_fasttmr+0xbc>)
 800e688:	781b      	ldrb	r3, [r3, #0]
 800e68a:	3301      	adds	r3, #1
 800e68c:	b2da      	uxtb	r2, r3
 800e68e:	4b2b      	ldr	r3, [pc, #172]	@ (800e73c <tcp_fasttmr+0xbc>)
 800e690:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800e692:	4b2b      	ldr	r3, [pc, #172]	@ (800e740 <tcp_fasttmr+0xc0>)
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800e698:	e048      	b.n	800e72c <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	7f9a      	ldrb	r2, [r3, #30]
 800e69e:	4b27      	ldr	r3, [pc, #156]	@ (800e73c <tcp_fasttmr+0xbc>)
 800e6a0:	781b      	ldrb	r3, [r3, #0]
 800e6a2:	429a      	cmp	r2, r3
 800e6a4:	d03f      	beq.n	800e726 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800e6a6:	4b25      	ldr	r3, [pc, #148]	@ (800e73c <tcp_fasttmr+0xbc>)
 800e6a8:	781a      	ldrb	r2, [r3, #0]
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	8b5b      	ldrh	r3, [r3, #26]
 800e6b2:	f003 0301 	and.w	r3, r3, #1
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d010      	beq.n	800e6dc <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	8b5b      	ldrh	r3, [r3, #26]
 800e6be:	f043 0302 	orr.w	r3, r3, #2
 800e6c2:	b29a      	uxth	r2, r3
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800e6c8:	6878      	ldr	r0, [r7, #4]
 800e6ca:	f003 fac9 	bl	8011c60 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	8b5b      	ldrh	r3, [r3, #26]
 800e6d2:	f023 0303 	bic.w	r3, r3, #3
 800e6d6:	b29a      	uxth	r2, r3
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	8b5b      	ldrh	r3, [r3, #26]
 800e6e0:	f003 0308 	and.w	r3, r3, #8
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d009      	beq.n	800e6fc <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	8b5b      	ldrh	r3, [r3, #26]
 800e6ec:	f023 0308 	bic.w	r3, r3, #8
 800e6f0:	b29a      	uxth	r2, r3
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800e6f6:	6878      	ldr	r0, [r7, #4]
 800e6f8:	f7ff fa76 	bl	800dbe8 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	68db      	ldr	r3, [r3, #12]
 800e700:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e706:	2b00      	cmp	r3, #0
 800e708:	d00a      	beq.n	800e720 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800e70a:	4b0e      	ldr	r3, [pc, #56]	@ (800e744 <tcp_fasttmr+0xc4>)
 800e70c:	2200      	movs	r2, #0
 800e70e:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800e710:	6878      	ldr	r0, [r7, #4]
 800e712:	f000 f819 	bl	800e748 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800e716:	4b0b      	ldr	r3, [pc, #44]	@ (800e744 <tcp_fasttmr+0xc4>)
 800e718:	781b      	ldrb	r3, [r3, #0]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d000      	beq.n	800e720 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800e71e:	e7b8      	b.n	800e692 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800e720:	683b      	ldr	r3, [r7, #0]
 800e722:	607b      	str	r3, [r7, #4]
 800e724:	e002      	b.n	800e72c <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	68db      	ldr	r3, [r3, #12]
 800e72a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d1b3      	bne.n	800e69a <tcp_fasttmr+0x1a>
    }
  }
}
 800e732:	bf00      	nop
 800e734:	bf00      	nop
 800e736:	3708      	adds	r7, #8
 800e738:	46bd      	mov	sp, r7
 800e73a:	bd80      	pop	{r7, pc}
 800e73c:	200667de 	.word	0x200667de
 800e740:	200667d4 	.word	0x200667d4
 800e744:	200667dc 	.word	0x200667dc

0800e748 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800e748:	b590      	push	{r4, r7, lr}
 800e74a:	b085      	sub	sp, #20
 800e74c:	af00      	add	r7, sp, #0
 800e74e:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	2b00      	cmp	r3, #0
 800e754:	d109      	bne.n	800e76a <tcp_process_refused_data+0x22>
 800e756:	4b37      	ldr	r3, [pc, #220]	@ (800e834 <tcp_process_refused_data+0xec>)
 800e758:	f240 6209 	movw	r2, #1545	@ 0x609
 800e75c:	4936      	ldr	r1, [pc, #216]	@ (800e838 <tcp_process_refused_data+0xf0>)
 800e75e:	4837      	ldr	r0, [pc, #220]	@ (800e83c <tcp_process_refused_data+0xf4>)
 800e760:	f007 fe16 	bl	8016390 <iprintf>
 800e764:	f06f 030f 	mvn.w	r3, #15
 800e768:	e060      	b.n	800e82c <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e76e:	7b5b      	ldrb	r3, [r3, #13]
 800e770:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e776:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	2200      	movs	r2, #0
 800e77c:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e784:	2b00      	cmp	r3, #0
 800e786:	d00b      	beq.n	800e7a0 <tcp_process_refused_data+0x58>
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	6918      	ldr	r0, [r3, #16]
 800e792:	2300      	movs	r3, #0
 800e794:	68ba      	ldr	r2, [r7, #8]
 800e796:	6879      	ldr	r1, [r7, #4]
 800e798:	47a0      	blx	r4
 800e79a:	4603      	mov	r3, r0
 800e79c:	73fb      	strb	r3, [r7, #15]
 800e79e:	e007      	b.n	800e7b0 <tcp_process_refused_data+0x68>
 800e7a0:	2300      	movs	r3, #0
 800e7a2:	68ba      	ldr	r2, [r7, #8]
 800e7a4:	6879      	ldr	r1, [r7, #4]
 800e7a6:	2000      	movs	r0, #0
 800e7a8:	f000 f8a4 	bl	800e8f4 <tcp_recv_null>
 800e7ac:	4603      	mov	r3, r0
 800e7ae:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800e7b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e7b4:	2b00      	cmp	r3, #0
 800e7b6:	d12a      	bne.n	800e80e <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800e7b8:	7bbb      	ldrb	r3, [r7, #14]
 800e7ba:	f003 0320 	and.w	r3, r3, #32
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d033      	beq.n	800e82a <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e7c6:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800e7ca:	d005      	beq.n	800e7d8 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e7d0:	3301      	adds	r3, #1
 800e7d2:	b29a      	uxth	r2, r3
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d00b      	beq.n	800e7fa <tcp_process_refused_data+0xb2>
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	6918      	ldr	r0, [r3, #16]
 800e7ec:	2300      	movs	r3, #0
 800e7ee:	2200      	movs	r2, #0
 800e7f0:	6879      	ldr	r1, [r7, #4]
 800e7f2:	47a0      	blx	r4
 800e7f4:	4603      	mov	r3, r0
 800e7f6:	73fb      	strb	r3, [r7, #15]
 800e7f8:	e001      	b.n	800e7fe <tcp_process_refused_data+0xb6>
 800e7fa:	2300      	movs	r3, #0
 800e7fc:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800e7fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e802:	f113 0f0d 	cmn.w	r3, #13
 800e806:	d110      	bne.n	800e82a <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800e808:	f06f 030c 	mvn.w	r3, #12
 800e80c:	e00e      	b.n	800e82c <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800e80e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e812:	f113 0f0d 	cmn.w	r3, #13
 800e816:	d102      	bne.n	800e81e <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800e818:	f06f 030c 	mvn.w	r3, #12
 800e81c:	e006      	b.n	800e82c <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	68ba      	ldr	r2, [r7, #8]
 800e822:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 800e824:	f06f 0304 	mvn.w	r3, #4
 800e828:	e000      	b.n	800e82c <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800e82a:	2300      	movs	r3, #0
}
 800e82c:	4618      	mov	r0, r3
 800e82e:	3714      	adds	r7, #20
 800e830:	46bd      	mov	sp, r7
 800e832:	bd90      	pop	{r4, r7, pc}
 800e834:	080184f0 	.word	0x080184f0
 800e838:	08018a00 	.word	0x08018a00
 800e83c:	08018534 	.word	0x08018534

0800e840 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800e840:	b580      	push	{r7, lr}
 800e842:	b084      	sub	sp, #16
 800e844:	af00      	add	r7, sp, #0
 800e846:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800e848:	e007      	b.n	800e85a <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	681b      	ldr	r3, [r3, #0]
 800e84e:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800e850:	6878      	ldr	r0, [r7, #4]
 800e852:	f000 f80a 	bl	800e86a <tcp_seg_free>
    seg = next;
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d1f4      	bne.n	800e84a <tcp_segs_free+0xa>
  }
}
 800e860:	bf00      	nop
 800e862:	bf00      	nop
 800e864:	3710      	adds	r7, #16
 800e866:	46bd      	mov	sp, r7
 800e868:	bd80      	pop	{r7, pc}

0800e86a <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800e86a:	b580      	push	{r7, lr}
 800e86c:	b082      	sub	sp, #8
 800e86e:	af00      	add	r7, sp, #0
 800e870:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	2b00      	cmp	r3, #0
 800e876:	d00c      	beq.n	800e892 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	685b      	ldr	r3, [r3, #4]
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d004      	beq.n	800e88a <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	685b      	ldr	r3, [r3, #4]
 800e884:	4618      	mov	r0, r3
 800e886:	f7fe fc05 	bl	800d094 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800e88a:	6879      	ldr	r1, [r7, #4]
 800e88c:	2003      	movs	r0, #3
 800e88e:	f7fd fd5d 	bl	800c34c <memp_free>
  }
}
 800e892:	bf00      	nop
 800e894:	3708      	adds	r7, #8
 800e896:	46bd      	mov	sp, r7
 800e898:	bd80      	pop	{r7, pc}
	...

0800e89c <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800e89c:	b580      	push	{r7, lr}
 800e89e:	b084      	sub	sp, #16
 800e8a0:	af00      	add	r7, sp, #0
 800e8a2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	d106      	bne.n	800e8b8 <tcp_seg_copy+0x1c>
 800e8aa:	4b0f      	ldr	r3, [pc, #60]	@ (800e8e8 <tcp_seg_copy+0x4c>)
 800e8ac:	f240 6282 	movw	r2, #1666	@ 0x682
 800e8b0:	490e      	ldr	r1, [pc, #56]	@ (800e8ec <tcp_seg_copy+0x50>)
 800e8b2:	480f      	ldr	r0, [pc, #60]	@ (800e8f0 <tcp_seg_copy+0x54>)
 800e8b4:	f007 fd6c 	bl	8016390 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800e8b8:	2003      	movs	r0, #3
 800e8ba:	f7fd fcd1 	bl	800c260 <memp_malloc>
 800e8be:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800e8c0:	68fb      	ldr	r3, [r7, #12]
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	d101      	bne.n	800e8ca <tcp_seg_copy+0x2e>
    return NULL;
 800e8c6:	2300      	movs	r3, #0
 800e8c8:	e00a      	b.n	800e8e0 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800e8ca:	2210      	movs	r2, #16
 800e8cc:	6879      	ldr	r1, [r7, #4]
 800e8ce:	68f8      	ldr	r0, [r7, #12]
 800e8d0:	f007 fee7 	bl	80166a2 <memcpy>
  pbuf_ref(cseg->p);
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	685b      	ldr	r3, [r3, #4]
 800e8d8:	4618      	mov	r0, r3
 800e8da:	f7fe fc81 	bl	800d1e0 <pbuf_ref>
  return cseg;
 800e8de:	68fb      	ldr	r3, [r7, #12]
}
 800e8e0:	4618      	mov	r0, r3
 800e8e2:	3710      	adds	r7, #16
 800e8e4:	46bd      	mov	sp, r7
 800e8e6:	bd80      	pop	{r7, pc}
 800e8e8:	080184f0 	.word	0x080184f0
 800e8ec:	08018a44 	.word	0x08018a44
 800e8f0:	08018534 	.word	0x08018534

0800e8f4 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800e8f4:	b580      	push	{r7, lr}
 800e8f6:	b084      	sub	sp, #16
 800e8f8:	af00      	add	r7, sp, #0
 800e8fa:	60f8      	str	r0, [r7, #12]
 800e8fc:	60b9      	str	r1, [r7, #8]
 800e8fe:	607a      	str	r2, [r7, #4]
 800e900:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800e902:	68bb      	ldr	r3, [r7, #8]
 800e904:	2b00      	cmp	r3, #0
 800e906:	d109      	bne.n	800e91c <tcp_recv_null+0x28>
 800e908:	4b12      	ldr	r3, [pc, #72]	@ (800e954 <tcp_recv_null+0x60>)
 800e90a:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800e90e:	4912      	ldr	r1, [pc, #72]	@ (800e958 <tcp_recv_null+0x64>)
 800e910:	4812      	ldr	r0, [pc, #72]	@ (800e95c <tcp_recv_null+0x68>)
 800e912:	f007 fd3d 	bl	8016390 <iprintf>
 800e916:	f06f 030f 	mvn.w	r3, #15
 800e91a:	e016      	b.n	800e94a <tcp_recv_null+0x56>

  if (p != NULL) {
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d009      	beq.n	800e936 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	891b      	ldrh	r3, [r3, #8]
 800e926:	4619      	mov	r1, r3
 800e928:	68b8      	ldr	r0, [r7, #8]
 800e92a:	f7ff fb17 	bl	800df5c <tcp_recved>
    pbuf_free(p);
 800e92e:	6878      	ldr	r0, [r7, #4]
 800e930:	f7fe fbb0 	bl	800d094 <pbuf_free>
 800e934:	e008      	b.n	800e948 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800e936:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d104      	bne.n	800e948 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800e93e:	68b8      	ldr	r0, [r7, #8]
 800e940:	f7ff f9bc 	bl	800dcbc <tcp_close>
 800e944:	4603      	mov	r3, r0
 800e946:	e000      	b.n	800e94a <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800e948:	2300      	movs	r3, #0
}
 800e94a:	4618      	mov	r0, r3
 800e94c:	3710      	adds	r7, #16
 800e94e:	46bd      	mov	sp, r7
 800e950:	bd80      	pop	{r7, pc}
 800e952:	bf00      	nop
 800e954:	080184f0 	.word	0x080184f0
 800e958:	08018a60 	.word	0x08018a60
 800e95c:	08018534 	.word	0x08018534

0800e960 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800e960:	b580      	push	{r7, lr}
 800e962:	b086      	sub	sp, #24
 800e964:	af00      	add	r7, sp, #0
 800e966:	4603      	mov	r3, r0
 800e968:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800e96a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e96e:	2b00      	cmp	r3, #0
 800e970:	db01      	blt.n	800e976 <tcp_kill_prio+0x16>
 800e972:	79fb      	ldrb	r3, [r7, #7]
 800e974:	e000      	b.n	800e978 <tcp_kill_prio+0x18>
 800e976:	237f      	movs	r3, #127	@ 0x7f
 800e978:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800e97a:	7afb      	ldrb	r3, [r7, #11]
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d034      	beq.n	800e9ea <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800e980:	7afb      	ldrb	r3, [r7, #11]
 800e982:	3b01      	subs	r3, #1
 800e984:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800e986:	2300      	movs	r3, #0
 800e988:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800e98a:	2300      	movs	r3, #0
 800e98c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e98e:	4b19      	ldr	r3, [pc, #100]	@ (800e9f4 <tcp_kill_prio+0x94>)
 800e990:	681b      	ldr	r3, [r3, #0]
 800e992:	617b      	str	r3, [r7, #20]
 800e994:	e01f      	b.n	800e9d6 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800e996:	697b      	ldr	r3, [r7, #20]
 800e998:	7d5b      	ldrb	r3, [r3, #21]
 800e99a:	7afa      	ldrb	r2, [r7, #11]
 800e99c:	429a      	cmp	r2, r3
 800e99e:	d80c      	bhi.n	800e9ba <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800e9a0:	697b      	ldr	r3, [r7, #20]
 800e9a2:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800e9a4:	7afa      	ldrb	r2, [r7, #11]
 800e9a6:	429a      	cmp	r2, r3
 800e9a8:	d112      	bne.n	800e9d0 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800e9aa:	4b13      	ldr	r3, [pc, #76]	@ (800e9f8 <tcp_kill_prio+0x98>)
 800e9ac:	681a      	ldr	r2, [r3, #0]
 800e9ae:	697b      	ldr	r3, [r7, #20]
 800e9b0:	6a1b      	ldr	r3, [r3, #32]
 800e9b2:	1ad3      	subs	r3, r2, r3
 800e9b4:	68fa      	ldr	r2, [r7, #12]
 800e9b6:	429a      	cmp	r2, r3
 800e9b8:	d80a      	bhi.n	800e9d0 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800e9ba:	4b0f      	ldr	r3, [pc, #60]	@ (800e9f8 <tcp_kill_prio+0x98>)
 800e9bc:	681a      	ldr	r2, [r3, #0]
 800e9be:	697b      	ldr	r3, [r7, #20]
 800e9c0:	6a1b      	ldr	r3, [r3, #32]
 800e9c2:	1ad3      	subs	r3, r2, r3
 800e9c4:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800e9c6:	697b      	ldr	r3, [r7, #20]
 800e9c8:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800e9ca:	697b      	ldr	r3, [r7, #20]
 800e9cc:	7d5b      	ldrb	r3, [r3, #21]
 800e9ce:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e9d0:	697b      	ldr	r3, [r7, #20]
 800e9d2:	68db      	ldr	r3, [r3, #12]
 800e9d4:	617b      	str	r3, [r7, #20]
 800e9d6:	697b      	ldr	r3, [r7, #20]
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	d1dc      	bne.n	800e996 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800e9dc:	693b      	ldr	r3, [r7, #16]
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d004      	beq.n	800e9ec <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800e9e2:	6938      	ldr	r0, [r7, #16]
 800e9e4:	f7ff fa54 	bl	800de90 <tcp_abort>
 800e9e8:	e000      	b.n	800e9ec <tcp_kill_prio+0x8c>
    return;
 800e9ea:	bf00      	nop
  }
}
 800e9ec:	3718      	adds	r7, #24
 800e9ee:	46bd      	mov	sp, r7
 800e9f0:	bd80      	pop	{r7, pc}
 800e9f2:	bf00      	nop
 800e9f4:	200667d4 	.word	0x200667d4
 800e9f8:	200667c8 	.word	0x200667c8

0800e9fc <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800e9fc:	b580      	push	{r7, lr}
 800e9fe:	b086      	sub	sp, #24
 800ea00:	af00      	add	r7, sp, #0
 800ea02:	4603      	mov	r3, r0
 800ea04:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800ea06:	79fb      	ldrb	r3, [r7, #7]
 800ea08:	2b08      	cmp	r3, #8
 800ea0a:	d009      	beq.n	800ea20 <tcp_kill_state+0x24>
 800ea0c:	79fb      	ldrb	r3, [r7, #7]
 800ea0e:	2b09      	cmp	r3, #9
 800ea10:	d006      	beq.n	800ea20 <tcp_kill_state+0x24>
 800ea12:	4b1a      	ldr	r3, [pc, #104]	@ (800ea7c <tcp_kill_state+0x80>)
 800ea14:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 800ea18:	4919      	ldr	r1, [pc, #100]	@ (800ea80 <tcp_kill_state+0x84>)
 800ea1a:	481a      	ldr	r0, [pc, #104]	@ (800ea84 <tcp_kill_state+0x88>)
 800ea1c:	f007 fcb8 	bl	8016390 <iprintf>

  inactivity = 0;
 800ea20:	2300      	movs	r3, #0
 800ea22:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800ea24:	2300      	movs	r3, #0
 800ea26:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ea28:	4b17      	ldr	r3, [pc, #92]	@ (800ea88 <tcp_kill_state+0x8c>)
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	617b      	str	r3, [r7, #20]
 800ea2e:	e017      	b.n	800ea60 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800ea30:	697b      	ldr	r3, [r7, #20]
 800ea32:	7d1b      	ldrb	r3, [r3, #20]
 800ea34:	79fa      	ldrb	r2, [r7, #7]
 800ea36:	429a      	cmp	r2, r3
 800ea38:	d10f      	bne.n	800ea5a <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800ea3a:	4b14      	ldr	r3, [pc, #80]	@ (800ea8c <tcp_kill_state+0x90>)
 800ea3c:	681a      	ldr	r2, [r3, #0]
 800ea3e:	697b      	ldr	r3, [r7, #20]
 800ea40:	6a1b      	ldr	r3, [r3, #32]
 800ea42:	1ad3      	subs	r3, r2, r3
 800ea44:	68fa      	ldr	r2, [r7, #12]
 800ea46:	429a      	cmp	r2, r3
 800ea48:	d807      	bhi.n	800ea5a <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800ea4a:	4b10      	ldr	r3, [pc, #64]	@ (800ea8c <tcp_kill_state+0x90>)
 800ea4c:	681a      	ldr	r2, [r3, #0]
 800ea4e:	697b      	ldr	r3, [r7, #20]
 800ea50:	6a1b      	ldr	r3, [r3, #32]
 800ea52:	1ad3      	subs	r3, r2, r3
 800ea54:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800ea56:	697b      	ldr	r3, [r7, #20]
 800ea58:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ea5a:	697b      	ldr	r3, [r7, #20]
 800ea5c:	68db      	ldr	r3, [r3, #12]
 800ea5e:	617b      	str	r3, [r7, #20]
 800ea60:	697b      	ldr	r3, [r7, #20]
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	d1e4      	bne.n	800ea30 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800ea66:	693b      	ldr	r3, [r7, #16]
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d003      	beq.n	800ea74 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800ea6c:	2100      	movs	r1, #0
 800ea6e:	6938      	ldr	r0, [r7, #16]
 800ea70:	f7ff f950 	bl	800dd14 <tcp_abandon>
  }
}
 800ea74:	bf00      	nop
 800ea76:	3718      	adds	r7, #24
 800ea78:	46bd      	mov	sp, r7
 800ea7a:	bd80      	pop	{r7, pc}
 800ea7c:	080184f0 	.word	0x080184f0
 800ea80:	08018a7c 	.word	0x08018a7c
 800ea84:	08018534 	.word	0x08018534
 800ea88:	200667d4 	.word	0x200667d4
 800ea8c:	200667c8 	.word	0x200667c8

0800ea90 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800ea90:	b580      	push	{r7, lr}
 800ea92:	b084      	sub	sp, #16
 800ea94:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800ea96:	2300      	movs	r3, #0
 800ea98:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800ea9a:	2300      	movs	r3, #0
 800ea9c:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800ea9e:	4b12      	ldr	r3, [pc, #72]	@ (800eae8 <tcp_kill_timewait+0x58>)
 800eaa0:	681b      	ldr	r3, [r3, #0]
 800eaa2:	60fb      	str	r3, [r7, #12]
 800eaa4:	e012      	b.n	800eacc <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800eaa6:	4b11      	ldr	r3, [pc, #68]	@ (800eaec <tcp_kill_timewait+0x5c>)
 800eaa8:	681a      	ldr	r2, [r3, #0]
 800eaaa:	68fb      	ldr	r3, [r7, #12]
 800eaac:	6a1b      	ldr	r3, [r3, #32]
 800eaae:	1ad3      	subs	r3, r2, r3
 800eab0:	687a      	ldr	r2, [r7, #4]
 800eab2:	429a      	cmp	r2, r3
 800eab4:	d807      	bhi.n	800eac6 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800eab6:	4b0d      	ldr	r3, [pc, #52]	@ (800eaec <tcp_kill_timewait+0x5c>)
 800eab8:	681a      	ldr	r2, [r3, #0]
 800eaba:	68fb      	ldr	r3, [r7, #12]
 800eabc:	6a1b      	ldr	r3, [r3, #32]
 800eabe:	1ad3      	subs	r3, r2, r3
 800eac0:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800eac2:	68fb      	ldr	r3, [r7, #12]
 800eac4:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	68db      	ldr	r3, [r3, #12]
 800eaca:	60fb      	str	r3, [r7, #12]
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d1e9      	bne.n	800eaa6 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800ead2:	68bb      	ldr	r3, [r7, #8]
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d002      	beq.n	800eade <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800ead8:	68b8      	ldr	r0, [r7, #8]
 800eada:	f7ff f9d9 	bl	800de90 <tcp_abort>
  }
}
 800eade:	bf00      	nop
 800eae0:	3710      	adds	r7, #16
 800eae2:	46bd      	mov	sp, r7
 800eae4:	bd80      	pop	{r7, pc}
 800eae6:	bf00      	nop
 800eae8:	200667d8 	.word	0x200667d8
 800eaec:	200667c8 	.word	0x200667c8

0800eaf0 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800eaf0:	b580      	push	{r7, lr}
 800eaf2:	b082      	sub	sp, #8
 800eaf4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800eaf6:	4b10      	ldr	r3, [pc, #64]	@ (800eb38 <tcp_handle_closepend+0x48>)
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800eafc:	e014      	b.n	800eb28 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	68db      	ldr	r3, [r3, #12]
 800eb02:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	8b5b      	ldrh	r3, [r3, #26]
 800eb08:	f003 0308 	and.w	r3, r3, #8
 800eb0c:	2b00      	cmp	r3, #0
 800eb0e:	d009      	beq.n	800eb24 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	8b5b      	ldrh	r3, [r3, #26]
 800eb14:	f023 0308 	bic.w	r3, r3, #8
 800eb18:	b29a      	uxth	r2, r3
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800eb1e:	6878      	ldr	r0, [r7, #4]
 800eb20:	f7ff f862 	bl	800dbe8 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800eb24:	683b      	ldr	r3, [r7, #0]
 800eb26:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	d1e7      	bne.n	800eafe <tcp_handle_closepend+0xe>
  }
}
 800eb2e:	bf00      	nop
 800eb30:	bf00      	nop
 800eb32:	3708      	adds	r7, #8
 800eb34:	46bd      	mov	sp, r7
 800eb36:	bd80      	pop	{r7, pc}
 800eb38:	200667d4 	.word	0x200667d4

0800eb3c <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800eb3c:	b580      	push	{r7, lr}
 800eb3e:	b084      	sub	sp, #16
 800eb40:	af00      	add	r7, sp, #0
 800eb42:	4603      	mov	r3, r0
 800eb44:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800eb46:	2001      	movs	r0, #1
 800eb48:	f7fd fb8a 	bl	800c260 <memp_malloc>
 800eb4c:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d126      	bne.n	800eba2 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800eb54:	f7ff ffcc 	bl	800eaf0 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800eb58:	f7ff ff9a 	bl	800ea90 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800eb5c:	2001      	movs	r0, #1
 800eb5e:	f7fd fb7f 	bl	800c260 <memp_malloc>
 800eb62:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800eb64:	68fb      	ldr	r3, [r7, #12]
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d11b      	bne.n	800eba2 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800eb6a:	2009      	movs	r0, #9
 800eb6c:	f7ff ff46 	bl	800e9fc <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800eb70:	2001      	movs	r0, #1
 800eb72:	f7fd fb75 	bl	800c260 <memp_malloc>
 800eb76:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d111      	bne.n	800eba2 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800eb7e:	2008      	movs	r0, #8
 800eb80:	f7ff ff3c 	bl	800e9fc <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800eb84:	2001      	movs	r0, #1
 800eb86:	f7fd fb6b 	bl	800c260 <memp_malloc>
 800eb8a:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d107      	bne.n	800eba2 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800eb92:	79fb      	ldrb	r3, [r7, #7]
 800eb94:	4618      	mov	r0, r3
 800eb96:	f7ff fee3 	bl	800e960 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800eb9a:	2001      	movs	r0, #1
 800eb9c:	f7fd fb60 	bl	800c260 <memp_malloc>
 800eba0:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	2b00      	cmp	r3, #0
 800eba6:	d03f      	beq.n	800ec28 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800eba8:	229c      	movs	r2, #156	@ 0x9c
 800ebaa:	2100      	movs	r1, #0
 800ebac:	68f8      	ldr	r0, [r7, #12]
 800ebae:	f007 fca4 	bl	80164fa <memset>
    pcb->prio = prio;
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	79fa      	ldrb	r2, [r7, #7]
 800ebb6:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800ebbe:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800ebc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	22ff      	movs	r2, #255	@ 0xff
 800ebd6:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800ebde:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	2206      	movs	r2, #6
 800ebe4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800ebe8:	68fb      	ldr	r3, [r7, #12]
 800ebea:	2206      	movs	r2, #6
 800ebec:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ebf4:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	2201      	movs	r2, #1
 800ebfa:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 800ebfe:	4b0d      	ldr	r3, [pc, #52]	@ (800ec34 <tcp_alloc+0xf8>)
 800ec00:	681a      	ldr	r2, [r3, #0]
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800ec06:	4b0c      	ldr	r3, [pc, #48]	@ (800ec38 <tcp_alloc+0xfc>)
 800ec08:	781a      	ldrb	r2, [r3, #0]
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800ec0e:	68fb      	ldr	r3, [r7, #12]
 800ec10:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800ec14:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	4a08      	ldr	r2, [pc, #32]	@ (800ec3c <tcp_alloc+0x100>)
 800ec1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800ec20:	68fb      	ldr	r3, [r7, #12]
 800ec22:	4a07      	ldr	r2, [pc, #28]	@ (800ec40 <tcp_alloc+0x104>)
 800ec24:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800ec28:	68fb      	ldr	r3, [r7, #12]
}
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	3710      	adds	r7, #16
 800ec2e:	46bd      	mov	sp, r7
 800ec30:	bd80      	pop	{r7, pc}
 800ec32:	bf00      	nop
 800ec34:	200667c8 	.word	0x200667c8
 800ec38:	200667de 	.word	0x200667de
 800ec3c:	0800e8f5 	.word	0x0800e8f5
 800ec40:	006ddd00 	.word	0x006ddd00

0800ec44 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800ec44:	b580      	push	{r7, lr}
 800ec46:	b082      	sub	sp, #8
 800ec48:	af00      	add	r7, sp, #0
 800ec4a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d107      	bne.n	800ec62 <tcp_pcb_purge+0x1e>
 800ec52:	4b21      	ldr	r3, [pc, #132]	@ (800ecd8 <tcp_pcb_purge+0x94>)
 800ec54:	f640 0251 	movw	r2, #2129	@ 0x851
 800ec58:	4920      	ldr	r1, [pc, #128]	@ (800ecdc <tcp_pcb_purge+0x98>)
 800ec5a:	4821      	ldr	r0, [pc, #132]	@ (800ece0 <tcp_pcb_purge+0x9c>)
 800ec5c:	f007 fb98 	bl	8016390 <iprintf>
 800ec60:	e037      	b.n	800ecd2 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	7d1b      	ldrb	r3, [r3, #20]
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d033      	beq.n	800ecd2 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800ec6e:	2b0a      	cmp	r3, #10
 800ec70:	d02f      	beq.n	800ecd2 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800ec76:	2b01      	cmp	r3, #1
 800ec78:	d02b      	beq.n	800ecd2 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	d007      	beq.n	800ec92 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ec86:	4618      	mov	r0, r3
 800ec88:	f7fe fa04 	bl	800d094 <pbuf_free>
      pcb->refused_data = NULL;
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	2200      	movs	r2, #0
 800ec90:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d002      	beq.n	800eca0 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800ec9a:	6878      	ldr	r0, [r7, #4]
 800ec9c:	f000 f986 	bl	800efac <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800eca6:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ecac:	4618      	mov	r0, r3
 800ecae:	f7ff fdc7 	bl	800e840 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ecb6:	4618      	mov	r0, r3
 800ecb8:	f7ff fdc2 	bl	800e840 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	2200      	movs	r2, #0
 800ecc0:	66da      	str	r2, [r3, #108]	@ 0x6c
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	2200      	movs	r2, #0
 800ecce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800ecd2:	3708      	adds	r7, #8
 800ecd4:	46bd      	mov	sp, r7
 800ecd6:	bd80      	pop	{r7, pc}
 800ecd8:	080184f0 	.word	0x080184f0
 800ecdc:	08018b3c 	.word	0x08018b3c
 800ece0:	08018534 	.word	0x08018534

0800ece4 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800ece4:	b580      	push	{r7, lr}
 800ece6:	b084      	sub	sp, #16
 800ece8:	af00      	add	r7, sp, #0
 800ecea:	6078      	str	r0, [r7, #4]
 800ecec:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800ecee:	683b      	ldr	r3, [r7, #0]
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d106      	bne.n	800ed02 <tcp_pcb_remove+0x1e>
 800ecf4:	4b3e      	ldr	r3, [pc, #248]	@ (800edf0 <tcp_pcb_remove+0x10c>)
 800ecf6:	f640 0283 	movw	r2, #2179	@ 0x883
 800ecfa:	493e      	ldr	r1, [pc, #248]	@ (800edf4 <tcp_pcb_remove+0x110>)
 800ecfc:	483e      	ldr	r0, [pc, #248]	@ (800edf8 <tcp_pcb_remove+0x114>)
 800ecfe:	f007 fb47 	bl	8016390 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d106      	bne.n	800ed16 <tcp_pcb_remove+0x32>
 800ed08:	4b39      	ldr	r3, [pc, #228]	@ (800edf0 <tcp_pcb_remove+0x10c>)
 800ed0a:	f640 0284 	movw	r2, #2180	@ 0x884
 800ed0e:	493b      	ldr	r1, [pc, #236]	@ (800edfc <tcp_pcb_remove+0x118>)
 800ed10:	4839      	ldr	r0, [pc, #228]	@ (800edf8 <tcp_pcb_remove+0x114>)
 800ed12:	f007 fb3d 	bl	8016390 <iprintf>

  TCP_RMV(pcblist, pcb);
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	683a      	ldr	r2, [r7, #0]
 800ed1c:	429a      	cmp	r2, r3
 800ed1e:	d105      	bne.n	800ed2c <tcp_pcb_remove+0x48>
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	681b      	ldr	r3, [r3, #0]
 800ed24:	68da      	ldr	r2, [r3, #12]
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	601a      	str	r2, [r3, #0]
 800ed2a:	e013      	b.n	800ed54 <tcp_pcb_remove+0x70>
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	60fb      	str	r3, [r7, #12]
 800ed32:	e00c      	b.n	800ed4e <tcp_pcb_remove+0x6a>
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	68db      	ldr	r3, [r3, #12]
 800ed38:	683a      	ldr	r2, [r7, #0]
 800ed3a:	429a      	cmp	r2, r3
 800ed3c:	d104      	bne.n	800ed48 <tcp_pcb_remove+0x64>
 800ed3e:	683b      	ldr	r3, [r7, #0]
 800ed40:	68da      	ldr	r2, [r3, #12]
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	60da      	str	r2, [r3, #12]
 800ed46:	e005      	b.n	800ed54 <tcp_pcb_remove+0x70>
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	68db      	ldr	r3, [r3, #12]
 800ed4c:	60fb      	str	r3, [r7, #12]
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d1ef      	bne.n	800ed34 <tcp_pcb_remove+0x50>
 800ed54:	683b      	ldr	r3, [r7, #0]
 800ed56:	2200      	movs	r2, #0
 800ed58:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800ed5a:	6838      	ldr	r0, [r7, #0]
 800ed5c:	f7ff ff72 	bl	800ec44 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800ed60:	683b      	ldr	r3, [r7, #0]
 800ed62:	7d1b      	ldrb	r3, [r3, #20]
 800ed64:	2b0a      	cmp	r3, #10
 800ed66:	d013      	beq.n	800ed90 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800ed68:	683b      	ldr	r3, [r7, #0]
 800ed6a:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800ed6c:	2b01      	cmp	r3, #1
 800ed6e:	d00f      	beq.n	800ed90 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800ed70:	683b      	ldr	r3, [r7, #0]
 800ed72:	8b5b      	ldrh	r3, [r3, #26]
 800ed74:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d009      	beq.n	800ed90 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800ed7c:	683b      	ldr	r3, [r7, #0]
 800ed7e:	8b5b      	ldrh	r3, [r3, #26]
 800ed80:	f043 0302 	orr.w	r3, r3, #2
 800ed84:	b29a      	uxth	r2, r3
 800ed86:	683b      	ldr	r3, [r7, #0]
 800ed88:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800ed8a:	6838      	ldr	r0, [r7, #0]
 800ed8c:	f002 ff68 	bl	8011c60 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800ed90:	683b      	ldr	r3, [r7, #0]
 800ed92:	7d1b      	ldrb	r3, [r3, #20]
 800ed94:	2b01      	cmp	r3, #1
 800ed96:	d020      	beq.n	800edda <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800ed98:	683b      	ldr	r3, [r7, #0]
 800ed9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d006      	beq.n	800edae <tcp_pcb_remove+0xca>
 800eda0:	4b13      	ldr	r3, [pc, #76]	@ (800edf0 <tcp_pcb_remove+0x10c>)
 800eda2:	f640 0293 	movw	r2, #2195	@ 0x893
 800eda6:	4916      	ldr	r1, [pc, #88]	@ (800ee00 <tcp_pcb_remove+0x11c>)
 800eda8:	4813      	ldr	r0, [pc, #76]	@ (800edf8 <tcp_pcb_remove+0x114>)
 800edaa:	f007 faf1 	bl	8016390 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800edae:	683b      	ldr	r3, [r7, #0]
 800edb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d006      	beq.n	800edc4 <tcp_pcb_remove+0xe0>
 800edb6:	4b0e      	ldr	r3, [pc, #56]	@ (800edf0 <tcp_pcb_remove+0x10c>)
 800edb8:	f640 0294 	movw	r2, #2196	@ 0x894
 800edbc:	4911      	ldr	r1, [pc, #68]	@ (800ee04 <tcp_pcb_remove+0x120>)
 800edbe:	480e      	ldr	r0, [pc, #56]	@ (800edf8 <tcp_pcb_remove+0x114>)
 800edc0:	f007 fae6 	bl	8016390 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800edc4:	683b      	ldr	r3, [r7, #0]
 800edc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d006      	beq.n	800edda <tcp_pcb_remove+0xf6>
 800edcc:	4b08      	ldr	r3, [pc, #32]	@ (800edf0 <tcp_pcb_remove+0x10c>)
 800edce:	f640 0296 	movw	r2, #2198	@ 0x896
 800edd2:	490d      	ldr	r1, [pc, #52]	@ (800ee08 <tcp_pcb_remove+0x124>)
 800edd4:	4808      	ldr	r0, [pc, #32]	@ (800edf8 <tcp_pcb_remove+0x114>)
 800edd6:	f007 fadb 	bl	8016390 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800edda:	683b      	ldr	r3, [r7, #0]
 800eddc:	2200      	movs	r2, #0
 800edde:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800ede0:	683b      	ldr	r3, [r7, #0]
 800ede2:	2200      	movs	r2, #0
 800ede4:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800ede6:	bf00      	nop
 800ede8:	3710      	adds	r7, #16
 800edea:	46bd      	mov	sp, r7
 800edec:	bd80      	pop	{r7, pc}
 800edee:	bf00      	nop
 800edf0:	080184f0 	.word	0x080184f0
 800edf4:	08018b58 	.word	0x08018b58
 800edf8:	08018534 	.word	0x08018534
 800edfc:	08018b74 	.word	0x08018b74
 800ee00:	08018b94 	.word	0x08018b94
 800ee04:	08018bac 	.word	0x08018bac
 800ee08:	08018bc8 	.word	0x08018bc8

0800ee0c <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800ee0c:	b580      	push	{r7, lr}
 800ee0e:	b082      	sub	sp, #8
 800ee10:	af00      	add	r7, sp, #0
 800ee12:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d106      	bne.n	800ee28 <tcp_next_iss+0x1c>
 800ee1a:	4b0a      	ldr	r3, [pc, #40]	@ (800ee44 <tcp_next_iss+0x38>)
 800ee1c:	f640 02af 	movw	r2, #2223	@ 0x8af
 800ee20:	4909      	ldr	r1, [pc, #36]	@ (800ee48 <tcp_next_iss+0x3c>)
 800ee22:	480a      	ldr	r0, [pc, #40]	@ (800ee4c <tcp_next_iss+0x40>)
 800ee24:	f007 fab4 	bl	8016390 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800ee28:	4b09      	ldr	r3, [pc, #36]	@ (800ee50 <tcp_next_iss+0x44>)
 800ee2a:	681a      	ldr	r2, [r3, #0]
 800ee2c:	4b09      	ldr	r3, [pc, #36]	@ (800ee54 <tcp_next_iss+0x48>)
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	4413      	add	r3, r2
 800ee32:	4a07      	ldr	r2, [pc, #28]	@ (800ee50 <tcp_next_iss+0x44>)
 800ee34:	6013      	str	r3, [r2, #0]
  return iss;
 800ee36:	4b06      	ldr	r3, [pc, #24]	@ (800ee50 <tcp_next_iss+0x44>)
 800ee38:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800ee3a:	4618      	mov	r0, r3
 800ee3c:	3708      	adds	r7, #8
 800ee3e:	46bd      	mov	sp, r7
 800ee40:	bd80      	pop	{r7, pc}
 800ee42:	bf00      	nop
 800ee44:	080184f0 	.word	0x080184f0
 800ee48:	08018be0 	.word	0x08018be0
 800ee4c:	08018534 	.word	0x08018534
 800ee50:	20000028 	.word	0x20000028
 800ee54:	200667c8 	.word	0x200667c8

0800ee58 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800ee58:	b580      	push	{r7, lr}
 800ee5a:	b086      	sub	sp, #24
 800ee5c:	af00      	add	r7, sp, #0
 800ee5e:	4603      	mov	r3, r0
 800ee60:	60b9      	str	r1, [r7, #8]
 800ee62:	607a      	str	r2, [r7, #4]
 800ee64:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d106      	bne.n	800ee7a <tcp_eff_send_mss_netif+0x22>
 800ee6c:	4b14      	ldr	r3, [pc, #80]	@ (800eec0 <tcp_eff_send_mss_netif+0x68>)
 800ee6e:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 800ee72:	4914      	ldr	r1, [pc, #80]	@ (800eec4 <tcp_eff_send_mss_netif+0x6c>)
 800ee74:	4814      	ldr	r0, [pc, #80]	@ (800eec8 <tcp_eff_send_mss_netif+0x70>)
 800ee76:	f007 fa8b 	bl	8016390 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800ee7a:	68bb      	ldr	r3, [r7, #8]
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d101      	bne.n	800ee84 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800ee80:	89fb      	ldrh	r3, [r7, #14]
 800ee82:	e019      	b.n	800eeb8 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800ee84:	68bb      	ldr	r3, [r7, #8]
 800ee86:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800ee88:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800ee8a:	8afb      	ldrh	r3, [r7, #22]
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d012      	beq.n	800eeb6 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800ee90:	2328      	movs	r3, #40	@ 0x28
 800ee92:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800ee94:	8afa      	ldrh	r2, [r7, #22]
 800ee96:	8abb      	ldrh	r3, [r7, #20]
 800ee98:	429a      	cmp	r2, r3
 800ee9a:	d904      	bls.n	800eea6 <tcp_eff_send_mss_netif+0x4e>
 800ee9c:	8afa      	ldrh	r2, [r7, #22]
 800ee9e:	8abb      	ldrh	r3, [r7, #20]
 800eea0:	1ad3      	subs	r3, r2, r3
 800eea2:	b29b      	uxth	r3, r3
 800eea4:	e000      	b.n	800eea8 <tcp_eff_send_mss_netif+0x50>
 800eea6:	2300      	movs	r3, #0
 800eea8:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800eeaa:	8a7a      	ldrh	r2, [r7, #18]
 800eeac:	89fb      	ldrh	r3, [r7, #14]
 800eeae:	4293      	cmp	r3, r2
 800eeb0:	bf28      	it	cs
 800eeb2:	4613      	movcs	r3, r2
 800eeb4:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800eeb6:	89fb      	ldrh	r3, [r7, #14]
}
 800eeb8:	4618      	mov	r0, r3
 800eeba:	3718      	adds	r7, #24
 800eebc:	46bd      	mov	sp, r7
 800eebe:	bd80      	pop	{r7, pc}
 800eec0:	080184f0 	.word	0x080184f0
 800eec4:	08018bfc 	.word	0x08018bfc
 800eec8:	08018534 	.word	0x08018534

0800eecc <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800eecc:	b580      	push	{r7, lr}
 800eece:	b084      	sub	sp, #16
 800eed0:	af00      	add	r7, sp, #0
 800eed2:	6078      	str	r0, [r7, #4]
 800eed4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800eed6:	683b      	ldr	r3, [r7, #0]
 800eed8:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	2b00      	cmp	r3, #0
 800eede:	d119      	bne.n	800ef14 <tcp_netif_ip_addr_changed_pcblist+0x48>
 800eee0:	4b10      	ldr	r3, [pc, #64]	@ (800ef24 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800eee2:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 800eee6:	4910      	ldr	r1, [pc, #64]	@ (800ef28 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800eee8:	4810      	ldr	r0, [pc, #64]	@ (800ef2c <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800eeea:	f007 fa51 	bl	8016390 <iprintf>

  while (pcb != NULL) {
 800eeee:	e011      	b.n	800ef14 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800eef0:	68fb      	ldr	r3, [r7, #12]
 800eef2:	681a      	ldr	r2, [r3, #0]
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	429a      	cmp	r2, r3
 800eefa:	d108      	bne.n	800ef0e <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	68db      	ldr	r3, [r3, #12]
 800ef00:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800ef02:	68f8      	ldr	r0, [r7, #12]
 800ef04:	f7fe ffc4 	bl	800de90 <tcp_abort>
      pcb = next;
 800ef08:	68bb      	ldr	r3, [r7, #8]
 800ef0a:	60fb      	str	r3, [r7, #12]
 800ef0c:	e002      	b.n	800ef14 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800ef0e:	68fb      	ldr	r3, [r7, #12]
 800ef10:	68db      	ldr	r3, [r3, #12]
 800ef12:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800ef14:	68fb      	ldr	r3, [r7, #12]
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	d1ea      	bne.n	800eef0 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800ef1a:	bf00      	nop
 800ef1c:	bf00      	nop
 800ef1e:	3710      	adds	r7, #16
 800ef20:	46bd      	mov	sp, r7
 800ef22:	bd80      	pop	{r7, pc}
 800ef24:	080184f0 	.word	0x080184f0
 800ef28:	08018c24 	.word	0x08018c24
 800ef2c:	08018534 	.word	0x08018534

0800ef30 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800ef30:	b580      	push	{r7, lr}
 800ef32:	b084      	sub	sp, #16
 800ef34:	af00      	add	r7, sp, #0
 800ef36:	6078      	str	r0, [r7, #4]
 800ef38:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d02a      	beq.n	800ef96 <tcp_netif_ip_addr_changed+0x66>
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d026      	beq.n	800ef96 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800ef48:	4b15      	ldr	r3, [pc, #84]	@ (800efa0 <tcp_netif_ip_addr_changed+0x70>)
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	4619      	mov	r1, r3
 800ef4e:	6878      	ldr	r0, [r7, #4]
 800ef50:	f7ff ffbc 	bl	800eecc <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800ef54:	4b13      	ldr	r3, [pc, #76]	@ (800efa4 <tcp_netif_ip_addr_changed+0x74>)
 800ef56:	681b      	ldr	r3, [r3, #0]
 800ef58:	4619      	mov	r1, r3
 800ef5a:	6878      	ldr	r0, [r7, #4]
 800ef5c:	f7ff ffb6 	bl	800eecc <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800ef60:	683b      	ldr	r3, [r7, #0]
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d017      	beq.n	800ef96 <tcp_netif_ip_addr_changed+0x66>
 800ef66:	683b      	ldr	r3, [r7, #0]
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d013      	beq.n	800ef96 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800ef6e:	4b0e      	ldr	r3, [pc, #56]	@ (800efa8 <tcp_netif_ip_addr_changed+0x78>)
 800ef70:	681b      	ldr	r3, [r3, #0]
 800ef72:	60fb      	str	r3, [r7, #12]
 800ef74:	e00c      	b.n	800ef90 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800ef76:	68fb      	ldr	r3, [r7, #12]
 800ef78:	681a      	ldr	r2, [r3, #0]
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	429a      	cmp	r2, r3
 800ef80:	d103      	bne.n	800ef8a <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800ef82:	683b      	ldr	r3, [r7, #0]
 800ef84:	681a      	ldr	r2, [r3, #0]
 800ef86:	68fb      	ldr	r3, [r7, #12]
 800ef88:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800ef8a:	68fb      	ldr	r3, [r7, #12]
 800ef8c:	68db      	ldr	r3, [r3, #12]
 800ef8e:	60fb      	str	r3, [r7, #12]
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d1ef      	bne.n	800ef76 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800ef96:	bf00      	nop
 800ef98:	3710      	adds	r7, #16
 800ef9a:	46bd      	mov	sp, r7
 800ef9c:	bd80      	pop	{r7, pc}
 800ef9e:	bf00      	nop
 800efa0:	200667d4 	.word	0x200667d4
 800efa4:	200667cc 	.word	0x200667cc
 800efa8:	200667d0 	.word	0x200667d0

0800efac <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800efac:	b580      	push	{r7, lr}
 800efae:	b082      	sub	sp, #8
 800efb0:	af00      	add	r7, sp, #0
 800efb2:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d007      	beq.n	800efcc <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800efc0:	4618      	mov	r0, r3
 800efc2:	f7ff fc3d 	bl	800e840 <tcp_segs_free>
    pcb->ooseq = NULL;
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	2200      	movs	r2, #0
 800efca:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800efcc:	bf00      	nop
 800efce:	3708      	adds	r7, #8
 800efd0:	46bd      	mov	sp, r7
 800efd2:	bd80      	pop	{r7, pc}

0800efd4 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800efd4:	b590      	push	{r4, r7, lr}
 800efd6:	b08d      	sub	sp, #52	@ 0x34
 800efd8:	af04      	add	r7, sp, #16
 800efda:	6078      	str	r0, [r7, #4]
 800efdc:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d105      	bne.n	800eff0 <tcp_input+0x1c>
 800efe4:	4b9b      	ldr	r3, [pc, #620]	@ (800f254 <tcp_input+0x280>)
 800efe6:	2283      	movs	r2, #131	@ 0x83
 800efe8:	499b      	ldr	r1, [pc, #620]	@ (800f258 <tcp_input+0x284>)
 800efea:	489c      	ldr	r0, [pc, #624]	@ (800f25c <tcp_input+0x288>)
 800efec:	f007 f9d0 	bl	8016390 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	685b      	ldr	r3, [r3, #4]
 800eff4:	4a9a      	ldr	r2, [pc, #616]	@ (800f260 <tcp_input+0x28c>)
 800eff6:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	895b      	ldrh	r3, [r3, #10]
 800effc:	2b13      	cmp	r3, #19
 800effe:	f240 83d1 	bls.w	800f7a4 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800f002:	4b98      	ldr	r3, [pc, #608]	@ (800f264 <tcp_input+0x290>)
 800f004:	695b      	ldr	r3, [r3, #20]
 800f006:	4a97      	ldr	r2, [pc, #604]	@ (800f264 <tcp_input+0x290>)
 800f008:	6812      	ldr	r2, [r2, #0]
 800f00a:	4611      	mov	r1, r2
 800f00c:	4618      	mov	r0, r3
 800f00e:	f005 ff29 	bl	8014e64 <ip4_addr_isbroadcast_u32>
 800f012:	4603      	mov	r3, r0
 800f014:	2b00      	cmp	r3, #0
 800f016:	f040 83c7 	bne.w	800f7a8 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800f01a:	4b92      	ldr	r3, [pc, #584]	@ (800f264 <tcp_input+0x290>)
 800f01c:	695b      	ldr	r3, [r3, #20]
 800f01e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800f022:	2be0      	cmp	r3, #224	@ 0xe0
 800f024:	f000 83c0 	beq.w	800f7a8 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800f028:	4b8d      	ldr	r3, [pc, #564]	@ (800f260 <tcp_input+0x28c>)
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	899b      	ldrh	r3, [r3, #12]
 800f02e:	b29b      	uxth	r3, r3
 800f030:	4618      	mov	r0, r3
 800f032:	f7fc f977 	bl	800b324 <lwip_htons>
 800f036:	4603      	mov	r3, r0
 800f038:	0b1b      	lsrs	r3, r3, #12
 800f03a:	b29b      	uxth	r3, r3
 800f03c:	b2db      	uxtb	r3, r3
 800f03e:	009b      	lsls	r3, r3, #2
 800f040:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800f042:	7cbb      	ldrb	r3, [r7, #18]
 800f044:	2b13      	cmp	r3, #19
 800f046:	f240 83b1 	bls.w	800f7ac <tcp_input+0x7d8>
 800f04a:	7cbb      	ldrb	r3, [r7, #18]
 800f04c:	b29a      	uxth	r2, r3
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	891b      	ldrh	r3, [r3, #8]
 800f052:	429a      	cmp	r2, r3
 800f054:	f200 83aa 	bhi.w	800f7ac <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800f058:	7cbb      	ldrb	r3, [r7, #18]
 800f05a:	b29b      	uxth	r3, r3
 800f05c:	3b14      	subs	r3, #20
 800f05e:	b29a      	uxth	r2, r3
 800f060:	4b81      	ldr	r3, [pc, #516]	@ (800f268 <tcp_input+0x294>)
 800f062:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800f064:	4b81      	ldr	r3, [pc, #516]	@ (800f26c <tcp_input+0x298>)
 800f066:	2200      	movs	r2, #0
 800f068:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	895a      	ldrh	r2, [r3, #10]
 800f06e:	7cbb      	ldrb	r3, [r7, #18]
 800f070:	b29b      	uxth	r3, r3
 800f072:	429a      	cmp	r2, r3
 800f074:	d309      	bcc.n	800f08a <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800f076:	4b7c      	ldr	r3, [pc, #496]	@ (800f268 <tcp_input+0x294>)
 800f078:	881a      	ldrh	r2, [r3, #0]
 800f07a:	4b7d      	ldr	r3, [pc, #500]	@ (800f270 <tcp_input+0x29c>)
 800f07c:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800f07e:	7cbb      	ldrb	r3, [r7, #18]
 800f080:	4619      	mov	r1, r3
 800f082:	6878      	ldr	r0, [r7, #4]
 800f084:	f7fd ff80 	bl	800cf88 <pbuf_remove_header>
 800f088:	e04e      	b.n	800f128 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d105      	bne.n	800f09e <tcp_input+0xca>
 800f092:	4b70      	ldr	r3, [pc, #448]	@ (800f254 <tcp_input+0x280>)
 800f094:	22c2      	movs	r2, #194	@ 0xc2
 800f096:	4977      	ldr	r1, [pc, #476]	@ (800f274 <tcp_input+0x2a0>)
 800f098:	4870      	ldr	r0, [pc, #448]	@ (800f25c <tcp_input+0x288>)
 800f09a:	f007 f979 	bl	8016390 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800f09e:	2114      	movs	r1, #20
 800f0a0:	6878      	ldr	r0, [r7, #4]
 800f0a2:	f7fd ff71 	bl	800cf88 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	895a      	ldrh	r2, [r3, #10]
 800f0aa:	4b71      	ldr	r3, [pc, #452]	@ (800f270 <tcp_input+0x29c>)
 800f0ac:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800f0ae:	4b6e      	ldr	r3, [pc, #440]	@ (800f268 <tcp_input+0x294>)
 800f0b0:	881a      	ldrh	r2, [r3, #0]
 800f0b2:	4b6f      	ldr	r3, [pc, #444]	@ (800f270 <tcp_input+0x29c>)
 800f0b4:	881b      	ldrh	r3, [r3, #0]
 800f0b6:	1ad3      	subs	r3, r2, r3
 800f0b8:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800f0ba:	4b6d      	ldr	r3, [pc, #436]	@ (800f270 <tcp_input+0x29c>)
 800f0bc:	881b      	ldrh	r3, [r3, #0]
 800f0be:	4619      	mov	r1, r3
 800f0c0:	6878      	ldr	r0, [r7, #4]
 800f0c2:	f7fd ff61 	bl	800cf88 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	895b      	ldrh	r3, [r3, #10]
 800f0cc:	8a3a      	ldrh	r2, [r7, #16]
 800f0ce:	429a      	cmp	r2, r3
 800f0d0:	f200 836e 	bhi.w	800f7b0 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	681b      	ldr	r3, [r3, #0]
 800f0d8:	685b      	ldr	r3, [r3, #4]
 800f0da:	4a64      	ldr	r2, [pc, #400]	@ (800f26c <tcp_input+0x298>)
 800f0dc:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	8a3a      	ldrh	r2, [r7, #16]
 800f0e4:	4611      	mov	r1, r2
 800f0e6:	4618      	mov	r0, r3
 800f0e8:	f7fd ff4e 	bl	800cf88 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	891a      	ldrh	r2, [r3, #8]
 800f0f0:	8a3b      	ldrh	r3, [r7, #16]
 800f0f2:	1ad3      	subs	r3, r2, r3
 800f0f4:	b29a      	uxth	r2, r3
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	895b      	ldrh	r3, [r3, #10]
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d005      	beq.n	800f10e <tcp_input+0x13a>
 800f102:	4b54      	ldr	r3, [pc, #336]	@ (800f254 <tcp_input+0x280>)
 800f104:	22df      	movs	r2, #223	@ 0xdf
 800f106:	495c      	ldr	r1, [pc, #368]	@ (800f278 <tcp_input+0x2a4>)
 800f108:	4854      	ldr	r0, [pc, #336]	@ (800f25c <tcp_input+0x288>)
 800f10a:	f007 f941 	bl	8016390 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	891a      	ldrh	r2, [r3, #8]
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	891b      	ldrh	r3, [r3, #8]
 800f118:	429a      	cmp	r2, r3
 800f11a:	d005      	beq.n	800f128 <tcp_input+0x154>
 800f11c:	4b4d      	ldr	r3, [pc, #308]	@ (800f254 <tcp_input+0x280>)
 800f11e:	22e0      	movs	r2, #224	@ 0xe0
 800f120:	4956      	ldr	r1, [pc, #344]	@ (800f27c <tcp_input+0x2a8>)
 800f122:	484e      	ldr	r0, [pc, #312]	@ (800f25c <tcp_input+0x288>)
 800f124:	f007 f934 	bl	8016390 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800f128:	4b4d      	ldr	r3, [pc, #308]	@ (800f260 <tcp_input+0x28c>)
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	881b      	ldrh	r3, [r3, #0]
 800f12e:	b29b      	uxth	r3, r3
 800f130:	4a4b      	ldr	r2, [pc, #300]	@ (800f260 <tcp_input+0x28c>)
 800f132:	6814      	ldr	r4, [r2, #0]
 800f134:	4618      	mov	r0, r3
 800f136:	f7fc f8f5 	bl	800b324 <lwip_htons>
 800f13a:	4603      	mov	r3, r0
 800f13c:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800f13e:	4b48      	ldr	r3, [pc, #288]	@ (800f260 <tcp_input+0x28c>)
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	885b      	ldrh	r3, [r3, #2]
 800f144:	b29b      	uxth	r3, r3
 800f146:	4a46      	ldr	r2, [pc, #280]	@ (800f260 <tcp_input+0x28c>)
 800f148:	6814      	ldr	r4, [r2, #0]
 800f14a:	4618      	mov	r0, r3
 800f14c:	f7fc f8ea 	bl	800b324 <lwip_htons>
 800f150:	4603      	mov	r3, r0
 800f152:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800f154:	4b42      	ldr	r3, [pc, #264]	@ (800f260 <tcp_input+0x28c>)
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	685b      	ldr	r3, [r3, #4]
 800f15a:	4a41      	ldr	r2, [pc, #260]	@ (800f260 <tcp_input+0x28c>)
 800f15c:	6814      	ldr	r4, [r2, #0]
 800f15e:	4618      	mov	r0, r3
 800f160:	f7fc f8f6 	bl	800b350 <lwip_htonl>
 800f164:	4603      	mov	r3, r0
 800f166:	6063      	str	r3, [r4, #4]
 800f168:	6863      	ldr	r3, [r4, #4]
 800f16a:	4a45      	ldr	r2, [pc, #276]	@ (800f280 <tcp_input+0x2ac>)
 800f16c:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800f16e:	4b3c      	ldr	r3, [pc, #240]	@ (800f260 <tcp_input+0x28c>)
 800f170:	681b      	ldr	r3, [r3, #0]
 800f172:	689b      	ldr	r3, [r3, #8]
 800f174:	4a3a      	ldr	r2, [pc, #232]	@ (800f260 <tcp_input+0x28c>)
 800f176:	6814      	ldr	r4, [r2, #0]
 800f178:	4618      	mov	r0, r3
 800f17a:	f7fc f8e9 	bl	800b350 <lwip_htonl>
 800f17e:	4603      	mov	r3, r0
 800f180:	60a3      	str	r3, [r4, #8]
 800f182:	68a3      	ldr	r3, [r4, #8]
 800f184:	4a3f      	ldr	r2, [pc, #252]	@ (800f284 <tcp_input+0x2b0>)
 800f186:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800f188:	4b35      	ldr	r3, [pc, #212]	@ (800f260 <tcp_input+0x28c>)
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	89db      	ldrh	r3, [r3, #14]
 800f18e:	b29b      	uxth	r3, r3
 800f190:	4a33      	ldr	r2, [pc, #204]	@ (800f260 <tcp_input+0x28c>)
 800f192:	6814      	ldr	r4, [r2, #0]
 800f194:	4618      	mov	r0, r3
 800f196:	f7fc f8c5 	bl	800b324 <lwip_htons>
 800f19a:	4603      	mov	r3, r0
 800f19c:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800f19e:	4b30      	ldr	r3, [pc, #192]	@ (800f260 <tcp_input+0x28c>)
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	899b      	ldrh	r3, [r3, #12]
 800f1a4:	b29b      	uxth	r3, r3
 800f1a6:	4618      	mov	r0, r3
 800f1a8:	f7fc f8bc 	bl	800b324 <lwip_htons>
 800f1ac:	4603      	mov	r3, r0
 800f1ae:	b2db      	uxtb	r3, r3
 800f1b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f1b4:	b2da      	uxtb	r2, r3
 800f1b6:	4b34      	ldr	r3, [pc, #208]	@ (800f288 <tcp_input+0x2b4>)
 800f1b8:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	891a      	ldrh	r2, [r3, #8]
 800f1be:	4b33      	ldr	r3, [pc, #204]	@ (800f28c <tcp_input+0x2b8>)
 800f1c0:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800f1c2:	4b31      	ldr	r3, [pc, #196]	@ (800f288 <tcp_input+0x2b4>)
 800f1c4:	781b      	ldrb	r3, [r3, #0]
 800f1c6:	f003 0303 	and.w	r3, r3, #3
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d00c      	beq.n	800f1e8 <tcp_input+0x214>
    tcplen++;
 800f1ce:	4b2f      	ldr	r3, [pc, #188]	@ (800f28c <tcp_input+0x2b8>)
 800f1d0:	881b      	ldrh	r3, [r3, #0]
 800f1d2:	3301      	adds	r3, #1
 800f1d4:	b29a      	uxth	r2, r3
 800f1d6:	4b2d      	ldr	r3, [pc, #180]	@ (800f28c <tcp_input+0x2b8>)
 800f1d8:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	891a      	ldrh	r2, [r3, #8]
 800f1de:	4b2b      	ldr	r3, [pc, #172]	@ (800f28c <tcp_input+0x2b8>)
 800f1e0:	881b      	ldrh	r3, [r3, #0]
 800f1e2:	429a      	cmp	r2, r3
 800f1e4:	f200 82e6 	bhi.w	800f7b4 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800f1e8:	2300      	movs	r3, #0
 800f1ea:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f1ec:	4b28      	ldr	r3, [pc, #160]	@ (800f290 <tcp_input+0x2bc>)
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	61fb      	str	r3, [r7, #28]
 800f1f2:	e09d      	b.n	800f330 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800f1f4:	69fb      	ldr	r3, [r7, #28]
 800f1f6:	7d1b      	ldrb	r3, [r3, #20]
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d105      	bne.n	800f208 <tcp_input+0x234>
 800f1fc:	4b15      	ldr	r3, [pc, #84]	@ (800f254 <tcp_input+0x280>)
 800f1fe:	22fb      	movs	r2, #251	@ 0xfb
 800f200:	4924      	ldr	r1, [pc, #144]	@ (800f294 <tcp_input+0x2c0>)
 800f202:	4816      	ldr	r0, [pc, #88]	@ (800f25c <tcp_input+0x288>)
 800f204:	f007 f8c4 	bl	8016390 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800f208:	69fb      	ldr	r3, [r7, #28]
 800f20a:	7d1b      	ldrb	r3, [r3, #20]
 800f20c:	2b0a      	cmp	r3, #10
 800f20e:	d105      	bne.n	800f21c <tcp_input+0x248>
 800f210:	4b10      	ldr	r3, [pc, #64]	@ (800f254 <tcp_input+0x280>)
 800f212:	22fc      	movs	r2, #252	@ 0xfc
 800f214:	4920      	ldr	r1, [pc, #128]	@ (800f298 <tcp_input+0x2c4>)
 800f216:	4811      	ldr	r0, [pc, #68]	@ (800f25c <tcp_input+0x288>)
 800f218:	f007 f8ba 	bl	8016390 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800f21c:	69fb      	ldr	r3, [r7, #28]
 800f21e:	7d1b      	ldrb	r3, [r3, #20]
 800f220:	2b01      	cmp	r3, #1
 800f222:	d105      	bne.n	800f230 <tcp_input+0x25c>
 800f224:	4b0b      	ldr	r3, [pc, #44]	@ (800f254 <tcp_input+0x280>)
 800f226:	22fd      	movs	r2, #253	@ 0xfd
 800f228:	491c      	ldr	r1, [pc, #112]	@ (800f29c <tcp_input+0x2c8>)
 800f22a:	480c      	ldr	r0, [pc, #48]	@ (800f25c <tcp_input+0x288>)
 800f22c:	f007 f8b0 	bl	8016390 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f230:	69fb      	ldr	r3, [r7, #28]
 800f232:	7a1b      	ldrb	r3, [r3, #8]
 800f234:	2b00      	cmp	r3, #0
 800f236:	d033      	beq.n	800f2a0 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f238:	69fb      	ldr	r3, [r7, #28]
 800f23a:	7a1a      	ldrb	r2, [r3, #8]
 800f23c:	4b09      	ldr	r3, [pc, #36]	@ (800f264 <tcp_input+0x290>)
 800f23e:	685b      	ldr	r3, [r3, #4]
 800f240:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f244:	3301      	adds	r3, #1
 800f246:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f248:	429a      	cmp	r2, r3
 800f24a:	d029      	beq.n	800f2a0 <tcp_input+0x2cc>
      prev = pcb;
 800f24c:	69fb      	ldr	r3, [r7, #28]
 800f24e:	61bb      	str	r3, [r7, #24]
      continue;
 800f250:	e06b      	b.n	800f32a <tcp_input+0x356>
 800f252:	bf00      	nop
 800f254:	08018c58 	.word	0x08018c58
 800f258:	08018c8c 	.word	0x08018c8c
 800f25c:	08018ca4 	.word	0x08018ca4
 800f260:	200667f0 	.word	0x200667f0
 800f264:	2006356c 	.word	0x2006356c
 800f268:	200667f4 	.word	0x200667f4
 800f26c:	200667f8 	.word	0x200667f8
 800f270:	200667f6 	.word	0x200667f6
 800f274:	08018ccc 	.word	0x08018ccc
 800f278:	08018cdc 	.word	0x08018cdc
 800f27c:	08018ce8 	.word	0x08018ce8
 800f280:	20066800 	.word	0x20066800
 800f284:	20066804 	.word	0x20066804
 800f288:	2006680c 	.word	0x2006680c
 800f28c:	2006680a 	.word	0x2006680a
 800f290:	200667d4 	.word	0x200667d4
 800f294:	08018d08 	.word	0x08018d08
 800f298:	08018d30 	.word	0x08018d30
 800f29c:	08018d5c 	.word	0x08018d5c
    }

    if (pcb->remote_port == tcphdr->src &&
 800f2a0:	69fb      	ldr	r3, [r7, #28]
 800f2a2:	8b1a      	ldrh	r2, [r3, #24]
 800f2a4:	4b72      	ldr	r3, [pc, #456]	@ (800f470 <tcp_input+0x49c>)
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	881b      	ldrh	r3, [r3, #0]
 800f2aa:	b29b      	uxth	r3, r3
 800f2ac:	429a      	cmp	r2, r3
 800f2ae:	d13a      	bne.n	800f326 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800f2b0:	69fb      	ldr	r3, [r7, #28]
 800f2b2:	8ada      	ldrh	r2, [r3, #22]
 800f2b4:	4b6e      	ldr	r3, [pc, #440]	@ (800f470 <tcp_input+0x49c>)
 800f2b6:	681b      	ldr	r3, [r3, #0]
 800f2b8:	885b      	ldrh	r3, [r3, #2]
 800f2ba:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800f2bc:	429a      	cmp	r2, r3
 800f2be:	d132      	bne.n	800f326 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f2c0:	69fb      	ldr	r3, [r7, #28]
 800f2c2:	685a      	ldr	r2, [r3, #4]
 800f2c4:	4b6b      	ldr	r3, [pc, #428]	@ (800f474 <tcp_input+0x4a0>)
 800f2c6:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800f2c8:	429a      	cmp	r2, r3
 800f2ca:	d12c      	bne.n	800f326 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800f2cc:	69fb      	ldr	r3, [r7, #28]
 800f2ce:	681a      	ldr	r2, [r3, #0]
 800f2d0:	4b68      	ldr	r3, [pc, #416]	@ (800f474 <tcp_input+0x4a0>)
 800f2d2:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f2d4:	429a      	cmp	r2, r3
 800f2d6:	d126      	bne.n	800f326 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800f2d8:	69fb      	ldr	r3, [r7, #28]
 800f2da:	68db      	ldr	r3, [r3, #12]
 800f2dc:	69fa      	ldr	r2, [r7, #28]
 800f2de:	429a      	cmp	r2, r3
 800f2e0:	d106      	bne.n	800f2f0 <tcp_input+0x31c>
 800f2e2:	4b65      	ldr	r3, [pc, #404]	@ (800f478 <tcp_input+0x4a4>)
 800f2e4:	f240 120d 	movw	r2, #269	@ 0x10d
 800f2e8:	4964      	ldr	r1, [pc, #400]	@ (800f47c <tcp_input+0x4a8>)
 800f2ea:	4865      	ldr	r0, [pc, #404]	@ (800f480 <tcp_input+0x4ac>)
 800f2ec:	f007 f850 	bl	8016390 <iprintf>
      if (prev != NULL) {
 800f2f0:	69bb      	ldr	r3, [r7, #24]
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d00a      	beq.n	800f30c <tcp_input+0x338>
        prev->next = pcb->next;
 800f2f6:	69fb      	ldr	r3, [r7, #28]
 800f2f8:	68da      	ldr	r2, [r3, #12]
 800f2fa:	69bb      	ldr	r3, [r7, #24]
 800f2fc:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800f2fe:	4b61      	ldr	r3, [pc, #388]	@ (800f484 <tcp_input+0x4b0>)
 800f300:	681a      	ldr	r2, [r3, #0]
 800f302:	69fb      	ldr	r3, [r7, #28]
 800f304:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800f306:	4a5f      	ldr	r2, [pc, #380]	@ (800f484 <tcp_input+0x4b0>)
 800f308:	69fb      	ldr	r3, [r7, #28]
 800f30a:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800f30c:	69fb      	ldr	r3, [r7, #28]
 800f30e:	68db      	ldr	r3, [r3, #12]
 800f310:	69fa      	ldr	r2, [r7, #28]
 800f312:	429a      	cmp	r2, r3
 800f314:	d111      	bne.n	800f33a <tcp_input+0x366>
 800f316:	4b58      	ldr	r3, [pc, #352]	@ (800f478 <tcp_input+0x4a4>)
 800f318:	f240 1215 	movw	r2, #277	@ 0x115
 800f31c:	495a      	ldr	r1, [pc, #360]	@ (800f488 <tcp_input+0x4b4>)
 800f31e:	4858      	ldr	r0, [pc, #352]	@ (800f480 <tcp_input+0x4ac>)
 800f320:	f007 f836 	bl	8016390 <iprintf>
      break;
 800f324:	e009      	b.n	800f33a <tcp_input+0x366>
    }
    prev = pcb;
 800f326:	69fb      	ldr	r3, [r7, #28]
 800f328:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f32a:	69fb      	ldr	r3, [r7, #28]
 800f32c:	68db      	ldr	r3, [r3, #12]
 800f32e:	61fb      	str	r3, [r7, #28]
 800f330:	69fb      	ldr	r3, [r7, #28]
 800f332:	2b00      	cmp	r3, #0
 800f334:	f47f af5e 	bne.w	800f1f4 <tcp_input+0x220>
 800f338:	e000      	b.n	800f33c <tcp_input+0x368>
      break;
 800f33a:	bf00      	nop
  }

  if (pcb == NULL) {
 800f33c:	69fb      	ldr	r3, [r7, #28]
 800f33e:	2b00      	cmp	r3, #0
 800f340:	f040 80aa 	bne.w	800f498 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f344:	4b51      	ldr	r3, [pc, #324]	@ (800f48c <tcp_input+0x4b8>)
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	61fb      	str	r3, [r7, #28]
 800f34a:	e03f      	b.n	800f3cc <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800f34c:	69fb      	ldr	r3, [r7, #28]
 800f34e:	7d1b      	ldrb	r3, [r3, #20]
 800f350:	2b0a      	cmp	r3, #10
 800f352:	d006      	beq.n	800f362 <tcp_input+0x38e>
 800f354:	4b48      	ldr	r3, [pc, #288]	@ (800f478 <tcp_input+0x4a4>)
 800f356:	f240 121f 	movw	r2, #287	@ 0x11f
 800f35a:	494d      	ldr	r1, [pc, #308]	@ (800f490 <tcp_input+0x4bc>)
 800f35c:	4848      	ldr	r0, [pc, #288]	@ (800f480 <tcp_input+0x4ac>)
 800f35e:	f007 f817 	bl	8016390 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f362:	69fb      	ldr	r3, [r7, #28]
 800f364:	7a1b      	ldrb	r3, [r3, #8]
 800f366:	2b00      	cmp	r3, #0
 800f368:	d009      	beq.n	800f37e <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f36a:	69fb      	ldr	r3, [r7, #28]
 800f36c:	7a1a      	ldrb	r2, [r3, #8]
 800f36e:	4b41      	ldr	r3, [pc, #260]	@ (800f474 <tcp_input+0x4a0>)
 800f370:	685b      	ldr	r3, [r3, #4]
 800f372:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f376:	3301      	adds	r3, #1
 800f378:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f37a:	429a      	cmp	r2, r3
 800f37c:	d122      	bne.n	800f3c4 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800f37e:	69fb      	ldr	r3, [r7, #28]
 800f380:	8b1a      	ldrh	r2, [r3, #24]
 800f382:	4b3b      	ldr	r3, [pc, #236]	@ (800f470 <tcp_input+0x49c>)
 800f384:	681b      	ldr	r3, [r3, #0]
 800f386:	881b      	ldrh	r3, [r3, #0]
 800f388:	b29b      	uxth	r3, r3
 800f38a:	429a      	cmp	r2, r3
 800f38c:	d11b      	bne.n	800f3c6 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800f38e:	69fb      	ldr	r3, [r7, #28]
 800f390:	8ada      	ldrh	r2, [r3, #22]
 800f392:	4b37      	ldr	r3, [pc, #220]	@ (800f470 <tcp_input+0x49c>)
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	885b      	ldrh	r3, [r3, #2]
 800f398:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800f39a:	429a      	cmp	r2, r3
 800f39c:	d113      	bne.n	800f3c6 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f39e:	69fb      	ldr	r3, [r7, #28]
 800f3a0:	685a      	ldr	r2, [r3, #4]
 800f3a2:	4b34      	ldr	r3, [pc, #208]	@ (800f474 <tcp_input+0x4a0>)
 800f3a4:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800f3a6:	429a      	cmp	r2, r3
 800f3a8:	d10d      	bne.n	800f3c6 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800f3aa:	69fb      	ldr	r3, [r7, #28]
 800f3ac:	681a      	ldr	r2, [r3, #0]
 800f3ae:	4b31      	ldr	r3, [pc, #196]	@ (800f474 <tcp_input+0x4a0>)
 800f3b0:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f3b2:	429a      	cmp	r2, r3
 800f3b4:	d107      	bne.n	800f3c6 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800f3b6:	69f8      	ldr	r0, [r7, #28]
 800f3b8:	f000 fb56 	bl	800fa68 <tcp_timewait_input>
        }
        pbuf_free(p);
 800f3bc:	6878      	ldr	r0, [r7, #4]
 800f3be:	f7fd fe69 	bl	800d094 <pbuf_free>
        return;
 800f3c2:	e1fd      	b.n	800f7c0 <tcp_input+0x7ec>
        continue;
 800f3c4:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f3c6:	69fb      	ldr	r3, [r7, #28]
 800f3c8:	68db      	ldr	r3, [r3, #12]
 800f3ca:	61fb      	str	r3, [r7, #28]
 800f3cc:	69fb      	ldr	r3, [r7, #28]
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	d1bc      	bne.n	800f34c <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800f3d2:	2300      	movs	r3, #0
 800f3d4:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f3d6:	4b2f      	ldr	r3, [pc, #188]	@ (800f494 <tcp_input+0x4c0>)
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	617b      	str	r3, [r7, #20]
 800f3dc:	e02a      	b.n	800f434 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800f3de:	697b      	ldr	r3, [r7, #20]
 800f3e0:	7a1b      	ldrb	r3, [r3, #8]
 800f3e2:	2b00      	cmp	r3, #0
 800f3e4:	d00c      	beq.n	800f400 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f3e6:	697b      	ldr	r3, [r7, #20]
 800f3e8:	7a1a      	ldrb	r2, [r3, #8]
 800f3ea:	4b22      	ldr	r3, [pc, #136]	@ (800f474 <tcp_input+0x4a0>)
 800f3ec:	685b      	ldr	r3, [r3, #4]
 800f3ee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f3f2:	3301      	adds	r3, #1
 800f3f4:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800f3f6:	429a      	cmp	r2, r3
 800f3f8:	d002      	beq.n	800f400 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800f3fa:	697b      	ldr	r3, [r7, #20]
 800f3fc:	61bb      	str	r3, [r7, #24]
        continue;
 800f3fe:	e016      	b.n	800f42e <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800f400:	697b      	ldr	r3, [r7, #20]
 800f402:	8ada      	ldrh	r2, [r3, #22]
 800f404:	4b1a      	ldr	r3, [pc, #104]	@ (800f470 <tcp_input+0x49c>)
 800f406:	681b      	ldr	r3, [r3, #0]
 800f408:	885b      	ldrh	r3, [r3, #2]
 800f40a:	b29b      	uxth	r3, r3
 800f40c:	429a      	cmp	r2, r3
 800f40e:	d10c      	bne.n	800f42a <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800f410:	697b      	ldr	r3, [r7, #20]
 800f412:	681a      	ldr	r2, [r3, #0]
 800f414:	4b17      	ldr	r3, [pc, #92]	@ (800f474 <tcp_input+0x4a0>)
 800f416:	695b      	ldr	r3, [r3, #20]
 800f418:	429a      	cmp	r2, r3
 800f41a:	d00f      	beq.n	800f43c <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800f41c:	697b      	ldr	r3, [r7, #20]
 800f41e:	2b00      	cmp	r3, #0
 800f420:	d00d      	beq.n	800f43e <tcp_input+0x46a>
 800f422:	697b      	ldr	r3, [r7, #20]
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	2b00      	cmp	r3, #0
 800f428:	d009      	beq.n	800f43e <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800f42a:	697b      	ldr	r3, [r7, #20]
 800f42c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f42e:	697b      	ldr	r3, [r7, #20]
 800f430:	68db      	ldr	r3, [r3, #12]
 800f432:	617b      	str	r3, [r7, #20]
 800f434:	697b      	ldr	r3, [r7, #20]
 800f436:	2b00      	cmp	r3, #0
 800f438:	d1d1      	bne.n	800f3de <tcp_input+0x40a>
 800f43a:	e000      	b.n	800f43e <tcp_input+0x46a>
            break;
 800f43c:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800f43e:	697b      	ldr	r3, [r7, #20]
 800f440:	2b00      	cmp	r3, #0
 800f442:	d029      	beq.n	800f498 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800f444:	69bb      	ldr	r3, [r7, #24]
 800f446:	2b00      	cmp	r3, #0
 800f448:	d00a      	beq.n	800f460 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800f44a:	697b      	ldr	r3, [r7, #20]
 800f44c:	68da      	ldr	r2, [r3, #12]
 800f44e:	69bb      	ldr	r3, [r7, #24]
 800f450:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800f452:	4b10      	ldr	r3, [pc, #64]	@ (800f494 <tcp_input+0x4c0>)
 800f454:	681a      	ldr	r2, [r3, #0]
 800f456:	697b      	ldr	r3, [r7, #20]
 800f458:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800f45a:	4a0e      	ldr	r2, [pc, #56]	@ (800f494 <tcp_input+0x4c0>)
 800f45c:	697b      	ldr	r3, [r7, #20]
 800f45e:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800f460:	6978      	ldr	r0, [r7, #20]
 800f462:	f000 fa03 	bl	800f86c <tcp_listen_input>
      }
      pbuf_free(p);
 800f466:	6878      	ldr	r0, [r7, #4]
 800f468:	f7fd fe14 	bl	800d094 <pbuf_free>
      return;
 800f46c:	e1a8      	b.n	800f7c0 <tcp_input+0x7ec>
 800f46e:	bf00      	nop
 800f470:	200667f0 	.word	0x200667f0
 800f474:	2006356c 	.word	0x2006356c
 800f478:	08018c58 	.word	0x08018c58
 800f47c:	08018d84 	.word	0x08018d84
 800f480:	08018ca4 	.word	0x08018ca4
 800f484:	200667d4 	.word	0x200667d4
 800f488:	08018db0 	.word	0x08018db0
 800f48c:	200667d8 	.word	0x200667d8
 800f490:	08018ddc 	.word	0x08018ddc
 800f494:	200667d0 	.word	0x200667d0
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800f498:	69fb      	ldr	r3, [r7, #28]
 800f49a:	2b00      	cmp	r3, #0
 800f49c:	f000 8158 	beq.w	800f750 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800f4a0:	4b95      	ldr	r3, [pc, #596]	@ (800f6f8 <tcp_input+0x724>)
 800f4a2:	2200      	movs	r2, #0
 800f4a4:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	891a      	ldrh	r2, [r3, #8]
 800f4aa:	4b93      	ldr	r3, [pc, #588]	@ (800f6f8 <tcp_input+0x724>)
 800f4ac:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800f4ae:	4a92      	ldr	r2, [pc, #584]	@ (800f6f8 <tcp_input+0x724>)
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800f4b4:	4b91      	ldr	r3, [pc, #580]	@ (800f6fc <tcp_input+0x728>)
 800f4b6:	681b      	ldr	r3, [r3, #0]
 800f4b8:	4a8f      	ldr	r2, [pc, #572]	@ (800f6f8 <tcp_input+0x724>)
 800f4ba:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800f4bc:	4b90      	ldr	r3, [pc, #576]	@ (800f700 <tcp_input+0x72c>)
 800f4be:	2200      	movs	r2, #0
 800f4c0:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800f4c2:	4b90      	ldr	r3, [pc, #576]	@ (800f704 <tcp_input+0x730>)
 800f4c4:	2200      	movs	r2, #0
 800f4c6:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800f4c8:	4b8f      	ldr	r3, [pc, #572]	@ (800f708 <tcp_input+0x734>)
 800f4ca:	2200      	movs	r2, #0
 800f4cc:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800f4ce:	4b8f      	ldr	r3, [pc, #572]	@ (800f70c <tcp_input+0x738>)
 800f4d0:	781b      	ldrb	r3, [r3, #0]
 800f4d2:	f003 0308 	and.w	r3, r3, #8
 800f4d6:	2b00      	cmp	r3, #0
 800f4d8:	d006      	beq.n	800f4e8 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	7b5b      	ldrb	r3, [r3, #13]
 800f4de:	f043 0301 	orr.w	r3, r3, #1
 800f4e2:	b2da      	uxtb	r2, r3
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800f4e8:	69fb      	ldr	r3, [r7, #28]
 800f4ea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	d017      	beq.n	800f520 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800f4f0:	69f8      	ldr	r0, [r7, #28]
 800f4f2:	f7ff f929 	bl	800e748 <tcp_process_refused_data>
 800f4f6:	4603      	mov	r3, r0
 800f4f8:	f113 0f0d 	cmn.w	r3, #13
 800f4fc:	d007      	beq.n	800f50e <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800f4fe:	69fb      	ldr	r3, [r7, #28]
 800f500:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800f502:	2b00      	cmp	r3, #0
 800f504:	d00c      	beq.n	800f520 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800f506:	4b82      	ldr	r3, [pc, #520]	@ (800f710 <tcp_input+0x73c>)
 800f508:	881b      	ldrh	r3, [r3, #0]
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d008      	beq.n	800f520 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800f50e:	69fb      	ldr	r3, [r7, #28]
 800f510:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f512:	2b00      	cmp	r3, #0
 800f514:	f040 80e3 	bne.w	800f6de <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800f518:	69f8      	ldr	r0, [r7, #28]
 800f51a:	f003 f9a7 	bl	801286c <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800f51e:	e0de      	b.n	800f6de <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 800f520:	4a7c      	ldr	r2, [pc, #496]	@ (800f714 <tcp_input+0x740>)
 800f522:	69fb      	ldr	r3, [r7, #28]
 800f524:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800f526:	69f8      	ldr	r0, [r7, #28]
 800f528:	f000 fb18 	bl	800fb5c <tcp_process>
 800f52c:	4603      	mov	r3, r0
 800f52e:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800f530:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f534:	f113 0f0d 	cmn.w	r3, #13
 800f538:	f000 80d3 	beq.w	800f6e2 <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 800f53c:	4b71      	ldr	r3, [pc, #452]	@ (800f704 <tcp_input+0x730>)
 800f53e:	781b      	ldrb	r3, [r3, #0]
 800f540:	f003 0308 	and.w	r3, r3, #8
 800f544:	2b00      	cmp	r3, #0
 800f546:	d015      	beq.n	800f574 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800f548:	69fb      	ldr	r3, [r7, #28]
 800f54a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d008      	beq.n	800f564 <tcp_input+0x590>
 800f552:	69fb      	ldr	r3, [r7, #28]
 800f554:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f558:	69fa      	ldr	r2, [r7, #28]
 800f55a:	6912      	ldr	r2, [r2, #16]
 800f55c:	f06f 010d 	mvn.w	r1, #13
 800f560:	4610      	mov	r0, r2
 800f562:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800f564:	69f9      	ldr	r1, [r7, #28]
 800f566:	486c      	ldr	r0, [pc, #432]	@ (800f718 <tcp_input+0x744>)
 800f568:	f7ff fbbc 	bl	800ece4 <tcp_pcb_remove>
        tcp_free(pcb);
 800f56c:	69f8      	ldr	r0, [r7, #28]
 800f56e:	f7fe f9a7 	bl	800d8c0 <tcp_free>
 800f572:	e0da      	b.n	800f72a <tcp_input+0x756>
      } else {
        err = ERR_OK;
 800f574:	2300      	movs	r3, #0
 800f576:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800f578:	4b63      	ldr	r3, [pc, #396]	@ (800f708 <tcp_input+0x734>)
 800f57a:	881b      	ldrh	r3, [r3, #0]
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d01d      	beq.n	800f5bc <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800f580:	4b61      	ldr	r3, [pc, #388]	@ (800f708 <tcp_input+0x734>)
 800f582:	881b      	ldrh	r3, [r3, #0]
 800f584:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800f586:	69fb      	ldr	r3, [r7, #28]
 800f588:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d00a      	beq.n	800f5a6 <tcp_input+0x5d2>
 800f590:	69fb      	ldr	r3, [r7, #28]
 800f592:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f596:	69fa      	ldr	r2, [r7, #28]
 800f598:	6910      	ldr	r0, [r2, #16]
 800f59a:	89fa      	ldrh	r2, [r7, #14]
 800f59c:	69f9      	ldr	r1, [r7, #28]
 800f59e:	4798      	blx	r3
 800f5a0:	4603      	mov	r3, r0
 800f5a2:	74fb      	strb	r3, [r7, #19]
 800f5a4:	e001      	b.n	800f5aa <tcp_input+0x5d6>
 800f5a6:	2300      	movs	r3, #0
 800f5a8:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800f5aa:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f5ae:	f113 0f0d 	cmn.w	r3, #13
 800f5b2:	f000 8098 	beq.w	800f6e6 <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 800f5b6:	4b54      	ldr	r3, [pc, #336]	@ (800f708 <tcp_input+0x734>)
 800f5b8:	2200      	movs	r2, #0
 800f5ba:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800f5bc:	69f8      	ldr	r0, [r7, #28]
 800f5be:	f000 f915 	bl	800f7ec <tcp_input_delayed_close>
 800f5c2:	4603      	mov	r3, r0
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	f040 8090 	bne.w	800f6ea <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800f5ca:	4b4d      	ldr	r3, [pc, #308]	@ (800f700 <tcp_input+0x72c>)
 800f5cc:	681b      	ldr	r3, [r3, #0]
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d041      	beq.n	800f656 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800f5d2:	69fb      	ldr	r3, [r7, #28]
 800f5d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d006      	beq.n	800f5e8 <tcp_input+0x614>
 800f5da:	4b50      	ldr	r3, [pc, #320]	@ (800f71c <tcp_input+0x748>)
 800f5dc:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800f5e0:	494f      	ldr	r1, [pc, #316]	@ (800f720 <tcp_input+0x74c>)
 800f5e2:	4850      	ldr	r0, [pc, #320]	@ (800f724 <tcp_input+0x750>)
 800f5e4:	f006 fed4 	bl	8016390 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800f5e8:	69fb      	ldr	r3, [r7, #28]
 800f5ea:	8b5b      	ldrh	r3, [r3, #26]
 800f5ec:	f003 0310 	and.w	r3, r3, #16
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d008      	beq.n	800f606 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800f5f4:	4b42      	ldr	r3, [pc, #264]	@ (800f700 <tcp_input+0x72c>)
 800f5f6:	681b      	ldr	r3, [r3, #0]
 800f5f8:	4618      	mov	r0, r3
 800f5fa:	f7fd fd4b 	bl	800d094 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800f5fe:	69f8      	ldr	r0, [r7, #28]
 800f600:	f7fe fc46 	bl	800de90 <tcp_abort>
            goto aborted;
 800f604:	e091      	b.n	800f72a <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800f606:	69fb      	ldr	r3, [r7, #28]
 800f608:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f60c:	2b00      	cmp	r3, #0
 800f60e:	d00c      	beq.n	800f62a <tcp_input+0x656>
 800f610:	69fb      	ldr	r3, [r7, #28]
 800f612:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800f616:	69fb      	ldr	r3, [r7, #28]
 800f618:	6918      	ldr	r0, [r3, #16]
 800f61a:	4b39      	ldr	r3, [pc, #228]	@ (800f700 <tcp_input+0x72c>)
 800f61c:	681a      	ldr	r2, [r3, #0]
 800f61e:	2300      	movs	r3, #0
 800f620:	69f9      	ldr	r1, [r7, #28]
 800f622:	47a0      	blx	r4
 800f624:	4603      	mov	r3, r0
 800f626:	74fb      	strb	r3, [r7, #19]
 800f628:	e008      	b.n	800f63c <tcp_input+0x668>
 800f62a:	4b35      	ldr	r3, [pc, #212]	@ (800f700 <tcp_input+0x72c>)
 800f62c:	681a      	ldr	r2, [r3, #0]
 800f62e:	2300      	movs	r3, #0
 800f630:	69f9      	ldr	r1, [r7, #28]
 800f632:	2000      	movs	r0, #0
 800f634:	f7ff f95e 	bl	800e8f4 <tcp_recv_null>
 800f638:	4603      	mov	r3, r0
 800f63a:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800f63c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f640:	f113 0f0d 	cmn.w	r3, #13
 800f644:	d053      	beq.n	800f6ee <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800f646:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	d003      	beq.n	800f656 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800f64e:	4b2c      	ldr	r3, [pc, #176]	@ (800f700 <tcp_input+0x72c>)
 800f650:	681a      	ldr	r2, [r3, #0]
 800f652:	69fb      	ldr	r3, [r7, #28]
 800f654:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800f656:	4b2b      	ldr	r3, [pc, #172]	@ (800f704 <tcp_input+0x730>)
 800f658:	781b      	ldrb	r3, [r3, #0]
 800f65a:	f003 0320 	and.w	r3, r3, #32
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d030      	beq.n	800f6c4 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 800f662:	69fb      	ldr	r3, [r7, #28]
 800f664:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f666:	2b00      	cmp	r3, #0
 800f668:	d009      	beq.n	800f67e <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800f66a:	69fb      	ldr	r3, [r7, #28]
 800f66c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f66e:	7b5a      	ldrb	r2, [r3, #13]
 800f670:	69fb      	ldr	r3, [r7, #28]
 800f672:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f674:	f042 0220 	orr.w	r2, r2, #32
 800f678:	b2d2      	uxtb	r2, r2
 800f67a:	735a      	strb	r2, [r3, #13]
 800f67c:	e022      	b.n	800f6c4 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800f67e:	69fb      	ldr	r3, [r7, #28]
 800f680:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f682:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800f686:	d005      	beq.n	800f694 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 800f688:	69fb      	ldr	r3, [r7, #28]
 800f68a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f68c:	3301      	adds	r3, #1
 800f68e:	b29a      	uxth	r2, r3
 800f690:	69fb      	ldr	r3, [r7, #28]
 800f692:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800f694:	69fb      	ldr	r3, [r7, #28]
 800f696:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d00b      	beq.n	800f6b6 <tcp_input+0x6e2>
 800f69e:	69fb      	ldr	r3, [r7, #28]
 800f6a0:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800f6a4:	69fb      	ldr	r3, [r7, #28]
 800f6a6:	6918      	ldr	r0, [r3, #16]
 800f6a8:	2300      	movs	r3, #0
 800f6aa:	2200      	movs	r2, #0
 800f6ac:	69f9      	ldr	r1, [r7, #28]
 800f6ae:	47a0      	blx	r4
 800f6b0:	4603      	mov	r3, r0
 800f6b2:	74fb      	strb	r3, [r7, #19]
 800f6b4:	e001      	b.n	800f6ba <tcp_input+0x6e6>
 800f6b6:	2300      	movs	r3, #0
 800f6b8:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800f6ba:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f6be:	f113 0f0d 	cmn.w	r3, #13
 800f6c2:	d016      	beq.n	800f6f2 <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800f6c4:	4b13      	ldr	r3, [pc, #76]	@ (800f714 <tcp_input+0x740>)
 800f6c6:	2200      	movs	r2, #0
 800f6c8:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800f6ca:	69f8      	ldr	r0, [r7, #28]
 800f6cc:	f000 f88e 	bl	800f7ec <tcp_input_delayed_close>
 800f6d0:	4603      	mov	r3, r0
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	d128      	bne.n	800f728 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800f6d6:	69f8      	ldr	r0, [r7, #28]
 800f6d8:	f002 fac2 	bl	8011c60 <tcp_output>
 800f6dc:	e025      	b.n	800f72a <tcp_input+0x756>
        goto aborted;
 800f6de:	bf00      	nop
 800f6e0:	e023      	b.n	800f72a <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800f6e2:	bf00      	nop
 800f6e4:	e021      	b.n	800f72a <tcp_input+0x756>
              goto aborted;
 800f6e6:	bf00      	nop
 800f6e8:	e01f      	b.n	800f72a <tcp_input+0x756>
          goto aborted;
 800f6ea:	bf00      	nop
 800f6ec:	e01d      	b.n	800f72a <tcp_input+0x756>
            goto aborted;
 800f6ee:	bf00      	nop
 800f6f0:	e01b      	b.n	800f72a <tcp_input+0x756>
              goto aborted;
 800f6f2:	bf00      	nop
 800f6f4:	e019      	b.n	800f72a <tcp_input+0x756>
 800f6f6:	bf00      	nop
 800f6f8:	200667e0 	.word	0x200667e0
 800f6fc:	200667f0 	.word	0x200667f0
 800f700:	20066810 	.word	0x20066810
 800f704:	2006680d 	.word	0x2006680d
 800f708:	20066808 	.word	0x20066808
 800f70c:	2006680c 	.word	0x2006680c
 800f710:	2006680a 	.word	0x2006680a
 800f714:	20066814 	.word	0x20066814
 800f718:	200667d4 	.word	0x200667d4
 800f71c:	08018c58 	.word	0x08018c58
 800f720:	08018e0c 	.word	0x08018e0c
 800f724:	08018ca4 	.word	0x08018ca4
          goto aborted;
 800f728:	bf00      	nop
    tcp_input_pcb = NULL;
 800f72a:	4b27      	ldr	r3, [pc, #156]	@ (800f7c8 <tcp_input+0x7f4>)
 800f72c:	2200      	movs	r2, #0
 800f72e:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800f730:	4b26      	ldr	r3, [pc, #152]	@ (800f7cc <tcp_input+0x7f8>)
 800f732:	2200      	movs	r2, #0
 800f734:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800f736:	4b26      	ldr	r3, [pc, #152]	@ (800f7d0 <tcp_input+0x7fc>)
 800f738:	685b      	ldr	r3, [r3, #4]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d03f      	beq.n	800f7be <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 800f73e:	4b24      	ldr	r3, [pc, #144]	@ (800f7d0 <tcp_input+0x7fc>)
 800f740:	685b      	ldr	r3, [r3, #4]
 800f742:	4618      	mov	r0, r3
 800f744:	f7fd fca6 	bl	800d094 <pbuf_free>
      inseg.p = NULL;
 800f748:	4b21      	ldr	r3, [pc, #132]	@ (800f7d0 <tcp_input+0x7fc>)
 800f74a:	2200      	movs	r2, #0
 800f74c:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800f74e:	e036      	b.n	800f7be <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800f750:	4b20      	ldr	r3, [pc, #128]	@ (800f7d4 <tcp_input+0x800>)
 800f752:	681b      	ldr	r3, [r3, #0]
 800f754:	899b      	ldrh	r3, [r3, #12]
 800f756:	b29b      	uxth	r3, r3
 800f758:	4618      	mov	r0, r3
 800f75a:	f7fb fde3 	bl	800b324 <lwip_htons>
 800f75e:	4603      	mov	r3, r0
 800f760:	b2db      	uxtb	r3, r3
 800f762:	f003 0304 	and.w	r3, r3, #4
 800f766:	2b00      	cmp	r3, #0
 800f768:	d118      	bne.n	800f79c <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f76a:	4b1b      	ldr	r3, [pc, #108]	@ (800f7d8 <tcp_input+0x804>)
 800f76c:	6819      	ldr	r1, [r3, #0]
 800f76e:	4b1b      	ldr	r3, [pc, #108]	@ (800f7dc <tcp_input+0x808>)
 800f770:	881b      	ldrh	r3, [r3, #0]
 800f772:	461a      	mov	r2, r3
 800f774:	4b1a      	ldr	r3, [pc, #104]	@ (800f7e0 <tcp_input+0x80c>)
 800f776:	681b      	ldr	r3, [r3, #0]
 800f778:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f77a:	4b16      	ldr	r3, [pc, #88]	@ (800f7d4 <tcp_input+0x800>)
 800f77c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f77e:	885b      	ldrh	r3, [r3, #2]
 800f780:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f782:	4a14      	ldr	r2, [pc, #80]	@ (800f7d4 <tcp_input+0x800>)
 800f784:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f786:	8812      	ldrh	r2, [r2, #0]
 800f788:	b292      	uxth	r2, r2
 800f78a:	9202      	str	r2, [sp, #8]
 800f78c:	9301      	str	r3, [sp, #4]
 800f78e:	4b15      	ldr	r3, [pc, #84]	@ (800f7e4 <tcp_input+0x810>)
 800f790:	9300      	str	r3, [sp, #0]
 800f792:	4b15      	ldr	r3, [pc, #84]	@ (800f7e8 <tcp_input+0x814>)
 800f794:	4602      	mov	r2, r0
 800f796:	2000      	movs	r0, #0
 800f798:	f003 f816 	bl	80127c8 <tcp_rst>
    pbuf_free(p);
 800f79c:	6878      	ldr	r0, [r7, #4]
 800f79e:	f7fd fc79 	bl	800d094 <pbuf_free>
  return;
 800f7a2:	e00c      	b.n	800f7be <tcp_input+0x7ea>
    goto dropped;
 800f7a4:	bf00      	nop
 800f7a6:	e006      	b.n	800f7b6 <tcp_input+0x7e2>
    goto dropped;
 800f7a8:	bf00      	nop
 800f7aa:	e004      	b.n	800f7b6 <tcp_input+0x7e2>
    goto dropped;
 800f7ac:	bf00      	nop
 800f7ae:	e002      	b.n	800f7b6 <tcp_input+0x7e2>
      goto dropped;
 800f7b0:	bf00      	nop
 800f7b2:	e000      	b.n	800f7b6 <tcp_input+0x7e2>
      goto dropped;
 800f7b4:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800f7b6:	6878      	ldr	r0, [r7, #4]
 800f7b8:	f7fd fc6c 	bl	800d094 <pbuf_free>
 800f7bc:	e000      	b.n	800f7c0 <tcp_input+0x7ec>
  return;
 800f7be:	bf00      	nop
}
 800f7c0:	3724      	adds	r7, #36	@ 0x24
 800f7c2:	46bd      	mov	sp, r7
 800f7c4:	bd90      	pop	{r4, r7, pc}
 800f7c6:	bf00      	nop
 800f7c8:	20066814 	.word	0x20066814
 800f7cc:	20066810 	.word	0x20066810
 800f7d0:	200667e0 	.word	0x200667e0
 800f7d4:	200667f0 	.word	0x200667f0
 800f7d8:	20066804 	.word	0x20066804
 800f7dc:	2006680a 	.word	0x2006680a
 800f7e0:	20066800 	.word	0x20066800
 800f7e4:	2006357c 	.word	0x2006357c
 800f7e8:	20063580 	.word	0x20063580

0800f7ec <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800f7ec:	b580      	push	{r7, lr}
 800f7ee:	b082      	sub	sp, #8
 800f7f0:	af00      	add	r7, sp, #0
 800f7f2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d106      	bne.n	800f808 <tcp_input_delayed_close+0x1c>
 800f7fa:	4b17      	ldr	r3, [pc, #92]	@ (800f858 <tcp_input_delayed_close+0x6c>)
 800f7fc:	f240 225a 	movw	r2, #602	@ 0x25a
 800f800:	4916      	ldr	r1, [pc, #88]	@ (800f85c <tcp_input_delayed_close+0x70>)
 800f802:	4817      	ldr	r0, [pc, #92]	@ (800f860 <tcp_input_delayed_close+0x74>)
 800f804:	f006 fdc4 	bl	8016390 <iprintf>

  if (recv_flags & TF_CLOSED) {
 800f808:	4b16      	ldr	r3, [pc, #88]	@ (800f864 <tcp_input_delayed_close+0x78>)
 800f80a:	781b      	ldrb	r3, [r3, #0]
 800f80c:	f003 0310 	and.w	r3, r3, #16
 800f810:	2b00      	cmp	r3, #0
 800f812:	d01c      	beq.n	800f84e <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	8b5b      	ldrh	r3, [r3, #26]
 800f818:	f003 0310 	and.w	r3, r3, #16
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d10d      	bne.n	800f83c <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f826:	2b00      	cmp	r3, #0
 800f828:	d008      	beq.n	800f83c <tcp_input_delayed_close+0x50>
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f830:	687a      	ldr	r2, [r7, #4]
 800f832:	6912      	ldr	r2, [r2, #16]
 800f834:	f06f 010e 	mvn.w	r1, #14
 800f838:	4610      	mov	r0, r2
 800f83a:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800f83c:	6879      	ldr	r1, [r7, #4]
 800f83e:	480a      	ldr	r0, [pc, #40]	@ (800f868 <tcp_input_delayed_close+0x7c>)
 800f840:	f7ff fa50 	bl	800ece4 <tcp_pcb_remove>
    tcp_free(pcb);
 800f844:	6878      	ldr	r0, [r7, #4]
 800f846:	f7fe f83b 	bl	800d8c0 <tcp_free>
    return 1;
 800f84a:	2301      	movs	r3, #1
 800f84c:	e000      	b.n	800f850 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800f84e:	2300      	movs	r3, #0
}
 800f850:	4618      	mov	r0, r3
 800f852:	3708      	adds	r7, #8
 800f854:	46bd      	mov	sp, r7
 800f856:	bd80      	pop	{r7, pc}
 800f858:	08018c58 	.word	0x08018c58
 800f85c:	08018e28 	.word	0x08018e28
 800f860:	08018ca4 	.word	0x08018ca4
 800f864:	2006680d 	.word	0x2006680d
 800f868:	200667d4 	.word	0x200667d4

0800f86c <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800f86c:	b590      	push	{r4, r7, lr}
 800f86e:	b08b      	sub	sp, #44	@ 0x2c
 800f870:	af04      	add	r7, sp, #16
 800f872:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800f874:	4b6f      	ldr	r3, [pc, #444]	@ (800fa34 <tcp_listen_input+0x1c8>)
 800f876:	781b      	ldrb	r3, [r3, #0]
 800f878:	f003 0304 	and.w	r3, r3, #4
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	f040 80d2 	bne.w	800fa26 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	2b00      	cmp	r3, #0
 800f886:	d106      	bne.n	800f896 <tcp_listen_input+0x2a>
 800f888:	4b6b      	ldr	r3, [pc, #428]	@ (800fa38 <tcp_listen_input+0x1cc>)
 800f88a:	f240 2281 	movw	r2, #641	@ 0x281
 800f88e:	496b      	ldr	r1, [pc, #428]	@ (800fa3c <tcp_listen_input+0x1d0>)
 800f890:	486b      	ldr	r0, [pc, #428]	@ (800fa40 <tcp_listen_input+0x1d4>)
 800f892:	f006 fd7d 	bl	8016390 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800f896:	4b67      	ldr	r3, [pc, #412]	@ (800fa34 <tcp_listen_input+0x1c8>)
 800f898:	781b      	ldrb	r3, [r3, #0]
 800f89a:	f003 0310 	and.w	r3, r3, #16
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d019      	beq.n	800f8d6 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f8a2:	4b68      	ldr	r3, [pc, #416]	@ (800fa44 <tcp_listen_input+0x1d8>)
 800f8a4:	6819      	ldr	r1, [r3, #0]
 800f8a6:	4b68      	ldr	r3, [pc, #416]	@ (800fa48 <tcp_listen_input+0x1dc>)
 800f8a8:	881b      	ldrh	r3, [r3, #0]
 800f8aa:	461a      	mov	r2, r3
 800f8ac:	4b67      	ldr	r3, [pc, #412]	@ (800fa4c <tcp_listen_input+0x1e0>)
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f8b2:	4b67      	ldr	r3, [pc, #412]	@ (800fa50 <tcp_listen_input+0x1e4>)
 800f8b4:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f8b6:	885b      	ldrh	r3, [r3, #2]
 800f8b8:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f8ba:	4a65      	ldr	r2, [pc, #404]	@ (800fa50 <tcp_listen_input+0x1e4>)
 800f8bc:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f8be:	8812      	ldrh	r2, [r2, #0]
 800f8c0:	b292      	uxth	r2, r2
 800f8c2:	9202      	str	r2, [sp, #8]
 800f8c4:	9301      	str	r3, [sp, #4]
 800f8c6:	4b63      	ldr	r3, [pc, #396]	@ (800fa54 <tcp_listen_input+0x1e8>)
 800f8c8:	9300      	str	r3, [sp, #0]
 800f8ca:	4b63      	ldr	r3, [pc, #396]	@ (800fa58 <tcp_listen_input+0x1ec>)
 800f8cc:	4602      	mov	r2, r0
 800f8ce:	6878      	ldr	r0, [r7, #4]
 800f8d0:	f002 ff7a 	bl	80127c8 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800f8d4:	e0a9      	b.n	800fa2a <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800f8d6:	4b57      	ldr	r3, [pc, #348]	@ (800fa34 <tcp_listen_input+0x1c8>)
 800f8d8:	781b      	ldrb	r3, [r3, #0]
 800f8da:	f003 0302 	and.w	r3, r3, #2
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	f000 80a3 	beq.w	800fa2a <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	7d5b      	ldrb	r3, [r3, #21]
 800f8e8:	4618      	mov	r0, r3
 800f8ea:	f7ff f927 	bl	800eb3c <tcp_alloc>
 800f8ee:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800f8f0:	697b      	ldr	r3, [r7, #20]
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d111      	bne.n	800f91a <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	699b      	ldr	r3, [r3, #24]
 800f8fa:	2b00      	cmp	r3, #0
 800f8fc:	d00a      	beq.n	800f914 <tcp_listen_input+0xa8>
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	699b      	ldr	r3, [r3, #24]
 800f902:	687a      	ldr	r2, [r7, #4]
 800f904:	6910      	ldr	r0, [r2, #16]
 800f906:	f04f 32ff 	mov.w	r2, #4294967295
 800f90a:	2100      	movs	r1, #0
 800f90c:	4798      	blx	r3
 800f90e:	4603      	mov	r3, r0
 800f910:	73bb      	strb	r3, [r7, #14]
      return;
 800f912:	e08b      	b.n	800fa2c <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800f914:	23f0      	movs	r3, #240	@ 0xf0
 800f916:	73bb      	strb	r3, [r7, #14]
      return;
 800f918:	e088      	b.n	800fa2c <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800f91a:	4b50      	ldr	r3, [pc, #320]	@ (800fa5c <tcp_listen_input+0x1f0>)
 800f91c:	695a      	ldr	r2, [r3, #20]
 800f91e:	697b      	ldr	r3, [r7, #20]
 800f920:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800f922:	4b4e      	ldr	r3, [pc, #312]	@ (800fa5c <tcp_listen_input+0x1f0>)
 800f924:	691a      	ldr	r2, [r3, #16]
 800f926:	697b      	ldr	r3, [r7, #20]
 800f928:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	8ada      	ldrh	r2, [r3, #22]
 800f92e:	697b      	ldr	r3, [r7, #20]
 800f930:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800f932:	4b47      	ldr	r3, [pc, #284]	@ (800fa50 <tcp_listen_input+0x1e4>)
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	881b      	ldrh	r3, [r3, #0]
 800f938:	b29a      	uxth	r2, r3
 800f93a:	697b      	ldr	r3, [r7, #20]
 800f93c:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800f93e:	697b      	ldr	r3, [r7, #20]
 800f940:	2203      	movs	r2, #3
 800f942:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800f944:	4b41      	ldr	r3, [pc, #260]	@ (800fa4c <tcp_listen_input+0x1e0>)
 800f946:	681b      	ldr	r3, [r3, #0]
 800f948:	1c5a      	adds	r2, r3, #1
 800f94a:	697b      	ldr	r3, [r7, #20]
 800f94c:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800f94e:	697b      	ldr	r3, [r7, #20]
 800f950:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f952:	697b      	ldr	r3, [r7, #20]
 800f954:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 800f956:	6978      	ldr	r0, [r7, #20]
 800f958:	f7ff fa58 	bl	800ee0c <tcp_next_iss>
 800f95c:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800f95e:	697b      	ldr	r3, [r7, #20]
 800f960:	693a      	ldr	r2, [r7, #16]
 800f962:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 800f964:	697b      	ldr	r3, [r7, #20]
 800f966:	693a      	ldr	r2, [r7, #16]
 800f968:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 800f96a:	697b      	ldr	r3, [r7, #20]
 800f96c:	693a      	ldr	r2, [r7, #16]
 800f96e:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 800f970:	697b      	ldr	r3, [r7, #20]
 800f972:	693a      	ldr	r2, [r7, #16]
 800f974:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800f976:	4b35      	ldr	r3, [pc, #212]	@ (800fa4c <tcp_listen_input+0x1e0>)
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	1e5a      	subs	r2, r3, #1
 800f97c:	697b      	ldr	r3, [r7, #20]
 800f97e:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	691a      	ldr	r2, [r3, #16]
 800f984:	697b      	ldr	r3, [r7, #20]
 800f986:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800f988:	697b      	ldr	r3, [r7, #20]
 800f98a:	687a      	ldr	r2, [r7, #4]
 800f98c:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	7a5b      	ldrb	r3, [r3, #9]
 800f992:	f003 030c 	and.w	r3, r3, #12
 800f996:	b2da      	uxtb	r2, r3
 800f998:	697b      	ldr	r3, [r7, #20]
 800f99a:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	7a1a      	ldrb	r2, [r3, #8]
 800f9a0:	697b      	ldr	r3, [r7, #20]
 800f9a2:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800f9a4:	4b2e      	ldr	r3, [pc, #184]	@ (800fa60 <tcp_listen_input+0x1f4>)
 800f9a6:	681a      	ldr	r2, [r3, #0]
 800f9a8:	697b      	ldr	r3, [r7, #20]
 800f9aa:	60da      	str	r2, [r3, #12]
 800f9ac:	4a2c      	ldr	r2, [pc, #176]	@ (800fa60 <tcp_listen_input+0x1f4>)
 800f9ae:	697b      	ldr	r3, [r7, #20]
 800f9b0:	6013      	str	r3, [r2, #0]
 800f9b2:	f003 f8cb 	bl	8012b4c <tcp_timer_needed>
 800f9b6:	4b2b      	ldr	r3, [pc, #172]	@ (800fa64 <tcp_listen_input+0x1f8>)
 800f9b8:	2201      	movs	r2, #1
 800f9ba:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800f9bc:	6978      	ldr	r0, [r7, #20]
 800f9be:	f001 fd8b 	bl	80114d8 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800f9c2:	4b23      	ldr	r3, [pc, #140]	@ (800fa50 <tcp_listen_input+0x1e4>)
 800f9c4:	681b      	ldr	r3, [r3, #0]
 800f9c6:	89db      	ldrh	r3, [r3, #14]
 800f9c8:	b29a      	uxth	r2, r3
 800f9ca:	697b      	ldr	r3, [r7, #20]
 800f9cc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800f9d0:	697b      	ldr	r3, [r7, #20]
 800f9d2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800f9d6:	697b      	ldr	r3, [r7, #20]
 800f9d8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800f9dc:	697b      	ldr	r3, [r7, #20]
 800f9de:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800f9e0:	697b      	ldr	r3, [r7, #20]
 800f9e2:	3304      	adds	r3, #4
 800f9e4:	4618      	mov	r0, r3
 800f9e6:	f004 ffa7 	bl	8014938 <ip4_route>
 800f9ea:	4601      	mov	r1, r0
 800f9ec:	697b      	ldr	r3, [r7, #20]
 800f9ee:	3304      	adds	r3, #4
 800f9f0:	461a      	mov	r2, r3
 800f9f2:	4620      	mov	r0, r4
 800f9f4:	f7ff fa30 	bl	800ee58 <tcp_eff_send_mss_netif>
 800f9f8:	4603      	mov	r3, r0
 800f9fa:	461a      	mov	r2, r3
 800f9fc:	697b      	ldr	r3, [r7, #20]
 800f9fe:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800fa00:	2112      	movs	r1, #18
 800fa02:	6978      	ldr	r0, [r7, #20]
 800fa04:	f002 f83e 	bl	8011a84 <tcp_enqueue_flags>
 800fa08:	4603      	mov	r3, r0
 800fa0a:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800fa0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d004      	beq.n	800fa1e <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800fa14:	2100      	movs	r1, #0
 800fa16:	6978      	ldr	r0, [r7, #20]
 800fa18:	f7fe f97c 	bl	800dd14 <tcp_abandon>
      return;
 800fa1c:	e006      	b.n	800fa2c <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 800fa1e:	6978      	ldr	r0, [r7, #20]
 800fa20:	f002 f91e 	bl	8011c60 <tcp_output>
  return;
 800fa24:	e001      	b.n	800fa2a <tcp_listen_input+0x1be>
    return;
 800fa26:	bf00      	nop
 800fa28:	e000      	b.n	800fa2c <tcp_listen_input+0x1c0>
  return;
 800fa2a:	bf00      	nop
}
 800fa2c:	371c      	adds	r7, #28
 800fa2e:	46bd      	mov	sp, r7
 800fa30:	bd90      	pop	{r4, r7, pc}
 800fa32:	bf00      	nop
 800fa34:	2006680c 	.word	0x2006680c
 800fa38:	08018c58 	.word	0x08018c58
 800fa3c:	08018e50 	.word	0x08018e50
 800fa40:	08018ca4 	.word	0x08018ca4
 800fa44:	20066804 	.word	0x20066804
 800fa48:	2006680a 	.word	0x2006680a
 800fa4c:	20066800 	.word	0x20066800
 800fa50:	200667f0 	.word	0x200667f0
 800fa54:	2006357c 	.word	0x2006357c
 800fa58:	20063580 	.word	0x20063580
 800fa5c:	2006356c 	.word	0x2006356c
 800fa60:	200667d4 	.word	0x200667d4
 800fa64:	200667dc 	.word	0x200667dc

0800fa68 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800fa68:	b580      	push	{r7, lr}
 800fa6a:	b086      	sub	sp, #24
 800fa6c:	af04      	add	r7, sp, #16
 800fa6e:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800fa70:	4b2f      	ldr	r3, [pc, #188]	@ (800fb30 <tcp_timewait_input+0xc8>)
 800fa72:	781b      	ldrb	r3, [r3, #0]
 800fa74:	f003 0304 	and.w	r3, r3, #4
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	d153      	bne.n	800fb24 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d106      	bne.n	800fa90 <tcp_timewait_input+0x28>
 800fa82:	4b2c      	ldr	r3, [pc, #176]	@ (800fb34 <tcp_timewait_input+0xcc>)
 800fa84:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800fa88:	492b      	ldr	r1, [pc, #172]	@ (800fb38 <tcp_timewait_input+0xd0>)
 800fa8a:	482c      	ldr	r0, [pc, #176]	@ (800fb3c <tcp_timewait_input+0xd4>)
 800fa8c:	f006 fc80 	bl	8016390 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800fa90:	4b27      	ldr	r3, [pc, #156]	@ (800fb30 <tcp_timewait_input+0xc8>)
 800fa92:	781b      	ldrb	r3, [r3, #0]
 800fa94:	f003 0302 	and.w	r3, r3, #2
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d02a      	beq.n	800faf2 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800fa9c:	4b28      	ldr	r3, [pc, #160]	@ (800fb40 <tcp_timewait_input+0xd8>)
 800fa9e:	681a      	ldr	r2, [r3, #0]
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800faa4:	1ad3      	subs	r3, r2, r3
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	db2d      	blt.n	800fb06 <tcp_timewait_input+0x9e>
 800faaa:	4b25      	ldr	r3, [pc, #148]	@ (800fb40 <tcp_timewait_input+0xd8>)
 800faac:	681a      	ldr	r2, [r3, #0]
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fab2:	6879      	ldr	r1, [r7, #4]
 800fab4:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800fab6:	440b      	add	r3, r1
 800fab8:	1ad3      	subs	r3, r2, r3
 800faba:	2b00      	cmp	r3, #0
 800fabc:	dc23      	bgt.n	800fb06 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fabe:	4b21      	ldr	r3, [pc, #132]	@ (800fb44 <tcp_timewait_input+0xdc>)
 800fac0:	6819      	ldr	r1, [r3, #0]
 800fac2:	4b21      	ldr	r3, [pc, #132]	@ (800fb48 <tcp_timewait_input+0xe0>)
 800fac4:	881b      	ldrh	r3, [r3, #0]
 800fac6:	461a      	mov	r2, r3
 800fac8:	4b1d      	ldr	r3, [pc, #116]	@ (800fb40 <tcp_timewait_input+0xd8>)
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800face:	4b1f      	ldr	r3, [pc, #124]	@ (800fb4c <tcp_timewait_input+0xe4>)
 800fad0:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fad2:	885b      	ldrh	r3, [r3, #2]
 800fad4:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fad6:	4a1d      	ldr	r2, [pc, #116]	@ (800fb4c <tcp_timewait_input+0xe4>)
 800fad8:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fada:	8812      	ldrh	r2, [r2, #0]
 800fadc:	b292      	uxth	r2, r2
 800fade:	9202      	str	r2, [sp, #8]
 800fae0:	9301      	str	r3, [sp, #4]
 800fae2:	4b1b      	ldr	r3, [pc, #108]	@ (800fb50 <tcp_timewait_input+0xe8>)
 800fae4:	9300      	str	r3, [sp, #0]
 800fae6:	4b1b      	ldr	r3, [pc, #108]	@ (800fb54 <tcp_timewait_input+0xec>)
 800fae8:	4602      	mov	r2, r0
 800faea:	6878      	ldr	r0, [r7, #4]
 800faec:	f002 fe6c 	bl	80127c8 <tcp_rst>
      return;
 800faf0:	e01b      	b.n	800fb2a <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 800faf2:	4b0f      	ldr	r3, [pc, #60]	@ (800fb30 <tcp_timewait_input+0xc8>)
 800faf4:	781b      	ldrb	r3, [r3, #0]
 800faf6:	f003 0301 	and.w	r3, r3, #1
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	d003      	beq.n	800fb06 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800fafe:	4b16      	ldr	r3, [pc, #88]	@ (800fb58 <tcp_timewait_input+0xf0>)
 800fb00:	681a      	ldr	r2, [r3, #0]
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800fb06:	4b10      	ldr	r3, [pc, #64]	@ (800fb48 <tcp_timewait_input+0xe0>)
 800fb08:	881b      	ldrh	r3, [r3, #0]
 800fb0a:	2b00      	cmp	r3, #0
 800fb0c:	d00c      	beq.n	800fb28 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	8b5b      	ldrh	r3, [r3, #26]
 800fb12:	f043 0302 	orr.w	r3, r3, #2
 800fb16:	b29a      	uxth	r2, r3
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800fb1c:	6878      	ldr	r0, [r7, #4]
 800fb1e:	f002 f89f 	bl	8011c60 <tcp_output>
  }
  return;
 800fb22:	e001      	b.n	800fb28 <tcp_timewait_input+0xc0>
    return;
 800fb24:	bf00      	nop
 800fb26:	e000      	b.n	800fb2a <tcp_timewait_input+0xc2>
  return;
 800fb28:	bf00      	nop
}
 800fb2a:	3708      	adds	r7, #8
 800fb2c:	46bd      	mov	sp, r7
 800fb2e:	bd80      	pop	{r7, pc}
 800fb30:	2006680c 	.word	0x2006680c
 800fb34:	08018c58 	.word	0x08018c58
 800fb38:	08018e70 	.word	0x08018e70
 800fb3c:	08018ca4 	.word	0x08018ca4
 800fb40:	20066800 	.word	0x20066800
 800fb44:	20066804 	.word	0x20066804
 800fb48:	2006680a 	.word	0x2006680a
 800fb4c:	200667f0 	.word	0x200667f0
 800fb50:	2006357c 	.word	0x2006357c
 800fb54:	20063580 	.word	0x20063580
 800fb58:	200667c8 	.word	0x200667c8

0800fb5c <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800fb5c:	b590      	push	{r4, r7, lr}
 800fb5e:	b08d      	sub	sp, #52	@ 0x34
 800fb60:	af04      	add	r7, sp, #16
 800fb62:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800fb64:	2300      	movs	r3, #0
 800fb66:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800fb68:	2300      	movs	r3, #0
 800fb6a:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d106      	bne.n	800fb80 <tcp_process+0x24>
 800fb72:	4b9d      	ldr	r3, [pc, #628]	@ (800fde8 <tcp_process+0x28c>)
 800fb74:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800fb78:	499c      	ldr	r1, [pc, #624]	@ (800fdec <tcp_process+0x290>)
 800fb7a:	489d      	ldr	r0, [pc, #628]	@ (800fdf0 <tcp_process+0x294>)
 800fb7c:	f006 fc08 	bl	8016390 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800fb80:	4b9c      	ldr	r3, [pc, #624]	@ (800fdf4 <tcp_process+0x298>)
 800fb82:	781b      	ldrb	r3, [r3, #0]
 800fb84:	f003 0304 	and.w	r3, r3, #4
 800fb88:	2b00      	cmp	r3, #0
 800fb8a:	d04e      	beq.n	800fc2a <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	7d1b      	ldrb	r3, [r3, #20]
 800fb90:	2b02      	cmp	r3, #2
 800fb92:	d108      	bne.n	800fba6 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fb98:	4b97      	ldr	r3, [pc, #604]	@ (800fdf8 <tcp_process+0x29c>)
 800fb9a:	681b      	ldr	r3, [r3, #0]
 800fb9c:	429a      	cmp	r2, r3
 800fb9e:	d123      	bne.n	800fbe8 <tcp_process+0x8c>
        acceptable = 1;
 800fba0:	2301      	movs	r3, #1
 800fba2:	76fb      	strb	r3, [r7, #27]
 800fba4:	e020      	b.n	800fbe8 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fbaa:	4b94      	ldr	r3, [pc, #592]	@ (800fdfc <tcp_process+0x2a0>)
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	429a      	cmp	r2, r3
 800fbb0:	d102      	bne.n	800fbb8 <tcp_process+0x5c>
        acceptable = 1;
 800fbb2:	2301      	movs	r3, #1
 800fbb4:	76fb      	strb	r3, [r7, #27]
 800fbb6:	e017      	b.n	800fbe8 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800fbb8:	4b90      	ldr	r3, [pc, #576]	@ (800fdfc <tcp_process+0x2a0>)
 800fbba:	681a      	ldr	r2, [r3, #0]
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fbc0:	1ad3      	subs	r3, r2, r3
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	db10      	blt.n	800fbe8 <tcp_process+0x8c>
 800fbc6:	4b8d      	ldr	r3, [pc, #564]	@ (800fdfc <tcp_process+0x2a0>)
 800fbc8:	681a      	ldr	r2, [r3, #0]
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fbce:	6879      	ldr	r1, [r7, #4]
 800fbd0:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800fbd2:	440b      	add	r3, r1
 800fbd4:	1ad3      	subs	r3, r2, r3
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	dc06      	bgt.n	800fbe8 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	8b5b      	ldrh	r3, [r3, #26]
 800fbde:	f043 0302 	orr.w	r3, r3, #2
 800fbe2:	b29a      	uxth	r2, r3
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800fbe8:	7efb      	ldrb	r3, [r7, #27]
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	d01b      	beq.n	800fc26 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	7d1b      	ldrb	r3, [r3, #20]
 800fbf2:	2b00      	cmp	r3, #0
 800fbf4:	d106      	bne.n	800fc04 <tcp_process+0xa8>
 800fbf6:	4b7c      	ldr	r3, [pc, #496]	@ (800fde8 <tcp_process+0x28c>)
 800fbf8:	f44f 724e 	mov.w	r2, #824	@ 0x338
 800fbfc:	4980      	ldr	r1, [pc, #512]	@ (800fe00 <tcp_process+0x2a4>)
 800fbfe:	487c      	ldr	r0, [pc, #496]	@ (800fdf0 <tcp_process+0x294>)
 800fc00:	f006 fbc6 	bl	8016390 <iprintf>
      recv_flags |= TF_RESET;
 800fc04:	4b7f      	ldr	r3, [pc, #508]	@ (800fe04 <tcp_process+0x2a8>)
 800fc06:	781b      	ldrb	r3, [r3, #0]
 800fc08:	f043 0308 	orr.w	r3, r3, #8
 800fc0c:	b2da      	uxtb	r2, r3
 800fc0e:	4b7d      	ldr	r3, [pc, #500]	@ (800fe04 <tcp_process+0x2a8>)
 800fc10:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	8b5b      	ldrh	r3, [r3, #26]
 800fc16:	f023 0301 	bic.w	r3, r3, #1
 800fc1a:	b29a      	uxth	r2, r3
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 800fc20:	f06f 030d 	mvn.w	r3, #13
 800fc24:	e37a      	b.n	801031c <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 800fc26:	2300      	movs	r3, #0
 800fc28:	e378      	b.n	801031c <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800fc2a:	4b72      	ldr	r3, [pc, #456]	@ (800fdf4 <tcp_process+0x298>)
 800fc2c:	781b      	ldrb	r3, [r3, #0]
 800fc2e:	f003 0302 	and.w	r3, r3, #2
 800fc32:	2b00      	cmp	r3, #0
 800fc34:	d010      	beq.n	800fc58 <tcp_process+0xfc>
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	7d1b      	ldrb	r3, [r3, #20]
 800fc3a:	2b02      	cmp	r3, #2
 800fc3c:	d00c      	beq.n	800fc58 <tcp_process+0xfc>
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	7d1b      	ldrb	r3, [r3, #20]
 800fc42:	2b03      	cmp	r3, #3
 800fc44:	d008      	beq.n	800fc58 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	8b5b      	ldrh	r3, [r3, #26]
 800fc4a:	f043 0302 	orr.w	r3, r3, #2
 800fc4e:	b29a      	uxth	r2, r3
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 800fc54:	2300      	movs	r3, #0
 800fc56:	e361      	b.n	801031c <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	8b5b      	ldrh	r3, [r3, #26]
 800fc5c:	f003 0310 	and.w	r3, r3, #16
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	d103      	bne.n	800fc6c <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800fc64:	4b68      	ldr	r3, [pc, #416]	@ (800fe08 <tcp_process+0x2ac>)
 800fc66:	681a      	ldr	r2, [r3, #0]
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	2200      	movs	r2, #0
 800fc70:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	2200      	movs	r2, #0
 800fc78:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 800fc7c:	6878      	ldr	r0, [r7, #4]
 800fc7e:	f001 fc2b 	bl	80114d8 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	7d1b      	ldrb	r3, [r3, #20]
 800fc86:	3b02      	subs	r3, #2
 800fc88:	2b07      	cmp	r3, #7
 800fc8a:	f200 8337 	bhi.w	80102fc <tcp_process+0x7a0>
 800fc8e:	a201      	add	r2, pc, #4	@ (adr r2, 800fc94 <tcp_process+0x138>)
 800fc90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc94:	0800fcb5 	.word	0x0800fcb5
 800fc98:	0800fee5 	.word	0x0800fee5
 800fc9c:	0801005d 	.word	0x0801005d
 800fca0:	08010087 	.word	0x08010087
 800fca4:	080101ab 	.word	0x080101ab
 800fca8:	0801005d 	.word	0x0801005d
 800fcac:	08010237 	.word	0x08010237
 800fcb0:	080102c7 	.word	0x080102c7
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800fcb4:	4b4f      	ldr	r3, [pc, #316]	@ (800fdf4 <tcp_process+0x298>)
 800fcb6:	781b      	ldrb	r3, [r3, #0]
 800fcb8:	f003 0310 	and.w	r3, r3, #16
 800fcbc:	2b00      	cmp	r3, #0
 800fcbe:	f000 80e4 	beq.w	800fe8a <tcp_process+0x32e>
 800fcc2:	4b4c      	ldr	r3, [pc, #304]	@ (800fdf4 <tcp_process+0x298>)
 800fcc4:	781b      	ldrb	r3, [r3, #0]
 800fcc6:	f003 0302 	and.w	r3, r3, #2
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	f000 80dd 	beq.w	800fe8a <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fcd4:	1c5a      	adds	r2, r3, #1
 800fcd6:	4b48      	ldr	r3, [pc, #288]	@ (800fdf8 <tcp_process+0x29c>)
 800fcd8:	681b      	ldr	r3, [r3, #0]
 800fcda:	429a      	cmp	r2, r3
 800fcdc:	f040 80d5 	bne.w	800fe8a <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 800fce0:	4b46      	ldr	r3, [pc, #280]	@ (800fdfc <tcp_process+0x2a0>)
 800fce2:	681b      	ldr	r3, [r3, #0]
 800fce4:	1c5a      	adds	r2, r3, #1
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 800fcf2:	4b41      	ldr	r3, [pc, #260]	@ (800fdf8 <tcp_process+0x29c>)
 800fcf4:	681a      	ldr	r2, [r3, #0]
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800fcfa:	4b44      	ldr	r3, [pc, #272]	@ (800fe0c <tcp_process+0x2b0>)
 800fcfc:	681b      	ldr	r3, [r3, #0]
 800fcfe:	89db      	ldrh	r3, [r3, #14]
 800fd00:	b29a      	uxth	r2, r3
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800fd14:	4b39      	ldr	r3, [pc, #228]	@ (800fdfc <tcp_process+0x2a0>)
 800fd16:	681b      	ldr	r3, [r3, #0]
 800fd18:	1e5a      	subs	r2, r3, #1
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	2204      	movs	r2, #4
 800fd22:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	3304      	adds	r3, #4
 800fd2c:	4618      	mov	r0, r3
 800fd2e:	f004 fe03 	bl	8014938 <ip4_route>
 800fd32:	4601      	mov	r1, r0
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	3304      	adds	r3, #4
 800fd38:	461a      	mov	r2, r3
 800fd3a:	4620      	mov	r0, r4
 800fd3c:	f7ff f88c 	bl	800ee58 <tcp_eff_send_mss_netif>
 800fd40:	4603      	mov	r3, r0
 800fd42:	461a      	mov	r2, r3
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fd4c:	009a      	lsls	r2, r3, #2
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fd52:	005b      	lsls	r3, r3, #1
 800fd54:	f241 111c 	movw	r1, #4380	@ 0x111c
 800fd58:	428b      	cmp	r3, r1
 800fd5a:	bf38      	it	cc
 800fd5c:	460b      	movcc	r3, r1
 800fd5e:	429a      	cmp	r2, r3
 800fd60:	d204      	bcs.n	800fd6c <tcp_process+0x210>
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fd66:	009b      	lsls	r3, r3, #2
 800fd68:	b29b      	uxth	r3, r3
 800fd6a:	e00d      	b.n	800fd88 <tcp_process+0x22c>
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fd70:	005b      	lsls	r3, r3, #1
 800fd72:	f241 121c 	movw	r2, #4380	@ 0x111c
 800fd76:	4293      	cmp	r3, r2
 800fd78:	d904      	bls.n	800fd84 <tcp_process+0x228>
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fd7e:	005b      	lsls	r3, r3, #1
 800fd80:	b29b      	uxth	r3, r3
 800fd82:	e001      	b.n	800fd88 <tcp_process+0x22c>
 800fd84:	f241 131c 	movw	r3, #4380	@ 0x111c
 800fd88:	687a      	ldr	r2, [r7, #4]
 800fd8a:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d106      	bne.n	800fda6 <tcp_process+0x24a>
 800fd98:	4b13      	ldr	r3, [pc, #76]	@ (800fde8 <tcp_process+0x28c>)
 800fd9a:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 800fd9e:	491c      	ldr	r1, [pc, #112]	@ (800fe10 <tcp_process+0x2b4>)
 800fda0:	4813      	ldr	r0, [pc, #76]	@ (800fdf0 <tcp_process+0x294>)
 800fda2:	f006 faf5 	bl	8016390 <iprintf>
        --pcb->snd_queuelen;
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800fdac:	3b01      	subs	r3, #1
 800fdae:	b29a      	uxth	r2, r3
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fdba:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 800fdbc:	69fb      	ldr	r3, [r7, #28]
 800fdbe:	2b00      	cmp	r3, #0
 800fdc0:	d12a      	bne.n	800fe18 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fdc6:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800fdc8:	69fb      	ldr	r3, [r7, #28]
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d106      	bne.n	800fddc <tcp_process+0x280>
 800fdce:	4b06      	ldr	r3, [pc, #24]	@ (800fde8 <tcp_process+0x28c>)
 800fdd0:	f44f 725d 	mov.w	r2, #884	@ 0x374
 800fdd4:	490f      	ldr	r1, [pc, #60]	@ (800fe14 <tcp_process+0x2b8>)
 800fdd6:	4806      	ldr	r0, [pc, #24]	@ (800fdf0 <tcp_process+0x294>)
 800fdd8:	f006 fada 	bl	8016390 <iprintf>
          pcb->unsent = rseg->next;
 800fddc:	69fb      	ldr	r3, [r7, #28]
 800fdde:	681a      	ldr	r2, [r3, #0]
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	66da      	str	r2, [r3, #108]	@ 0x6c
 800fde4:	e01c      	b.n	800fe20 <tcp_process+0x2c4>
 800fde6:	bf00      	nop
 800fde8:	08018c58 	.word	0x08018c58
 800fdec:	08018e90 	.word	0x08018e90
 800fdf0:	08018ca4 	.word	0x08018ca4
 800fdf4:	2006680c 	.word	0x2006680c
 800fdf8:	20066804 	.word	0x20066804
 800fdfc:	20066800 	.word	0x20066800
 800fe00:	08018eac 	.word	0x08018eac
 800fe04:	2006680d 	.word	0x2006680d
 800fe08:	200667c8 	.word	0x200667c8
 800fe0c:	200667f0 	.word	0x200667f0
 800fe10:	08018ecc 	.word	0x08018ecc
 800fe14:	08018ee4 	.word	0x08018ee4
        } else {
          pcb->unacked = rseg->next;
 800fe18:	69fb      	ldr	r3, [r7, #28]
 800fe1a:	681a      	ldr	r2, [r3, #0]
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 800fe20:	69f8      	ldr	r0, [r7, #28]
 800fe22:	f7fe fd22 	bl	800e86a <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	d104      	bne.n	800fe38 <tcp_process+0x2dc>
          pcb->rtime = -1;
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fe34:	861a      	strh	r2, [r3, #48]	@ 0x30
 800fe36:	e006      	b.n	800fe46 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	2200      	movs	r2, #0
 800fe3c:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	2200      	movs	r2, #0
 800fe42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d00a      	beq.n	800fe66 <tcp_process+0x30a>
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fe56:	687a      	ldr	r2, [r7, #4]
 800fe58:	6910      	ldr	r0, [r2, #16]
 800fe5a:	2200      	movs	r2, #0
 800fe5c:	6879      	ldr	r1, [r7, #4]
 800fe5e:	4798      	blx	r3
 800fe60:	4603      	mov	r3, r0
 800fe62:	76bb      	strb	r3, [r7, #26]
 800fe64:	e001      	b.n	800fe6a <tcp_process+0x30e>
 800fe66:	2300      	movs	r3, #0
 800fe68:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 800fe6a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800fe6e:	f113 0f0d 	cmn.w	r3, #13
 800fe72:	d102      	bne.n	800fe7a <tcp_process+0x31e>
          return ERR_ABRT;
 800fe74:	f06f 030c 	mvn.w	r3, #12
 800fe78:	e250      	b.n	801031c <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	8b5b      	ldrh	r3, [r3, #26]
 800fe7e:	f043 0302 	orr.w	r3, r3, #2
 800fe82:	b29a      	uxth	r2, r3
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 800fe88:	e23a      	b.n	8010300 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 800fe8a:	4b98      	ldr	r3, [pc, #608]	@ (80100ec <tcp_process+0x590>)
 800fe8c:	781b      	ldrb	r3, [r3, #0]
 800fe8e:	f003 0310 	and.w	r3, r3, #16
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	f000 8234 	beq.w	8010300 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fe98:	4b95      	ldr	r3, [pc, #596]	@ (80100f0 <tcp_process+0x594>)
 800fe9a:	6819      	ldr	r1, [r3, #0]
 800fe9c:	4b95      	ldr	r3, [pc, #596]	@ (80100f4 <tcp_process+0x598>)
 800fe9e:	881b      	ldrh	r3, [r3, #0]
 800fea0:	461a      	mov	r2, r3
 800fea2:	4b95      	ldr	r3, [pc, #596]	@ (80100f8 <tcp_process+0x59c>)
 800fea4:	681b      	ldr	r3, [r3, #0]
 800fea6:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fea8:	4b94      	ldr	r3, [pc, #592]	@ (80100fc <tcp_process+0x5a0>)
 800feaa:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800feac:	885b      	ldrh	r3, [r3, #2]
 800feae:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800feb0:	4a92      	ldr	r2, [pc, #584]	@ (80100fc <tcp_process+0x5a0>)
 800feb2:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800feb4:	8812      	ldrh	r2, [r2, #0]
 800feb6:	b292      	uxth	r2, r2
 800feb8:	9202      	str	r2, [sp, #8]
 800feba:	9301      	str	r3, [sp, #4]
 800febc:	4b90      	ldr	r3, [pc, #576]	@ (8010100 <tcp_process+0x5a4>)
 800febe:	9300      	str	r3, [sp, #0]
 800fec0:	4b90      	ldr	r3, [pc, #576]	@ (8010104 <tcp_process+0x5a8>)
 800fec2:	4602      	mov	r2, r0
 800fec4:	6878      	ldr	r0, [r7, #4]
 800fec6:	f002 fc7f 	bl	80127c8 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800fed0:	2b05      	cmp	r3, #5
 800fed2:	f200 8215 	bhi.w	8010300 <tcp_process+0x7a4>
          pcb->rtime = 0;
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	2200      	movs	r2, #0
 800feda:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 800fedc:	6878      	ldr	r0, [r7, #4]
 800fede:	f002 fa4b 	bl	8012378 <tcp_rexmit_rto>
      break;
 800fee2:	e20d      	b.n	8010300 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 800fee4:	4b81      	ldr	r3, [pc, #516]	@ (80100ec <tcp_process+0x590>)
 800fee6:	781b      	ldrb	r3, [r3, #0]
 800fee8:	f003 0310 	and.w	r3, r3, #16
 800feec:	2b00      	cmp	r3, #0
 800feee:	f000 80a1 	beq.w	8010034 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800fef2:	4b7f      	ldr	r3, [pc, #508]	@ (80100f0 <tcp_process+0x594>)
 800fef4:	681a      	ldr	r2, [r3, #0]
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fefa:	1ad3      	subs	r3, r2, r3
 800fefc:	3b01      	subs	r3, #1
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	db7e      	blt.n	8010000 <tcp_process+0x4a4>
 800ff02:	4b7b      	ldr	r3, [pc, #492]	@ (80100f0 <tcp_process+0x594>)
 800ff04:	681a      	ldr	r2, [r3, #0]
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ff0a:	1ad3      	subs	r3, r2, r3
 800ff0c:	2b00      	cmp	r3, #0
 800ff0e:	dc77      	bgt.n	8010000 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	2204      	movs	r2, #4
 800ff14:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ff1a:	2b00      	cmp	r3, #0
 800ff1c:	d102      	bne.n	800ff24 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 800ff1e:	23fa      	movs	r3, #250	@ 0xfa
 800ff20:	76bb      	strb	r3, [r7, #26]
 800ff22:	e01d      	b.n	800ff60 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ff28:	699b      	ldr	r3, [r3, #24]
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	d106      	bne.n	800ff3c <tcp_process+0x3e0>
 800ff2e:	4b76      	ldr	r3, [pc, #472]	@ (8010108 <tcp_process+0x5ac>)
 800ff30:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 800ff34:	4975      	ldr	r1, [pc, #468]	@ (801010c <tcp_process+0x5b0>)
 800ff36:	4876      	ldr	r0, [pc, #472]	@ (8010110 <tcp_process+0x5b4>)
 800ff38:	f006 fa2a 	bl	8016390 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ff40:	699b      	ldr	r3, [r3, #24]
 800ff42:	2b00      	cmp	r3, #0
 800ff44:	d00a      	beq.n	800ff5c <tcp_process+0x400>
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ff4a:	699b      	ldr	r3, [r3, #24]
 800ff4c:	687a      	ldr	r2, [r7, #4]
 800ff4e:	6910      	ldr	r0, [r2, #16]
 800ff50:	2200      	movs	r2, #0
 800ff52:	6879      	ldr	r1, [r7, #4]
 800ff54:	4798      	blx	r3
 800ff56:	4603      	mov	r3, r0
 800ff58:	76bb      	strb	r3, [r7, #26]
 800ff5a:	e001      	b.n	800ff60 <tcp_process+0x404>
 800ff5c:	23f0      	movs	r3, #240	@ 0xf0
 800ff5e:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 800ff60:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	d00a      	beq.n	800ff7e <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 800ff68:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800ff6c:	f113 0f0d 	cmn.w	r3, #13
 800ff70:	d002      	beq.n	800ff78 <tcp_process+0x41c>
              tcp_abort(pcb);
 800ff72:	6878      	ldr	r0, [r7, #4]
 800ff74:	f7fd ff8c 	bl	800de90 <tcp_abort>
            }
            return ERR_ABRT;
 800ff78:	f06f 030c 	mvn.w	r3, #12
 800ff7c:	e1ce      	b.n	801031c <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 800ff7e:	6878      	ldr	r0, [r7, #4]
 800ff80:	f000 fae0 	bl	8010544 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 800ff84:	4b63      	ldr	r3, [pc, #396]	@ (8010114 <tcp_process+0x5b8>)
 800ff86:	881b      	ldrh	r3, [r3, #0]
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	d005      	beq.n	800ff98 <tcp_process+0x43c>
            recv_acked--;
 800ff8c:	4b61      	ldr	r3, [pc, #388]	@ (8010114 <tcp_process+0x5b8>)
 800ff8e:	881b      	ldrh	r3, [r3, #0]
 800ff90:	3b01      	subs	r3, #1
 800ff92:	b29a      	uxth	r2, r3
 800ff94:	4b5f      	ldr	r3, [pc, #380]	@ (8010114 <tcp_process+0x5b8>)
 800ff96:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ff9c:	009a      	lsls	r2, r3, #2
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ffa2:	005b      	lsls	r3, r3, #1
 800ffa4:	f241 111c 	movw	r1, #4380	@ 0x111c
 800ffa8:	428b      	cmp	r3, r1
 800ffaa:	bf38      	it	cc
 800ffac:	460b      	movcc	r3, r1
 800ffae:	429a      	cmp	r2, r3
 800ffb0:	d204      	bcs.n	800ffbc <tcp_process+0x460>
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ffb6:	009b      	lsls	r3, r3, #2
 800ffb8:	b29b      	uxth	r3, r3
 800ffba:	e00d      	b.n	800ffd8 <tcp_process+0x47c>
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ffc0:	005b      	lsls	r3, r3, #1
 800ffc2:	f241 121c 	movw	r2, #4380	@ 0x111c
 800ffc6:	4293      	cmp	r3, r2
 800ffc8:	d904      	bls.n	800ffd4 <tcp_process+0x478>
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ffce:	005b      	lsls	r3, r3, #1
 800ffd0:	b29b      	uxth	r3, r3
 800ffd2:	e001      	b.n	800ffd8 <tcp_process+0x47c>
 800ffd4:	f241 131c 	movw	r3, #4380	@ 0x111c
 800ffd8:	687a      	ldr	r2, [r7, #4]
 800ffda:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 800ffde:	4b4e      	ldr	r3, [pc, #312]	@ (8010118 <tcp_process+0x5bc>)
 800ffe0:	781b      	ldrb	r3, [r3, #0]
 800ffe2:	f003 0320 	and.w	r3, r3, #32
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d037      	beq.n	801005a <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	8b5b      	ldrh	r3, [r3, #26]
 800ffee:	f043 0302 	orr.w	r3, r3, #2
 800fff2:	b29a      	uxth	r2, r3
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	2207      	movs	r2, #7
 800fffc:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 800fffe:	e02c      	b.n	801005a <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010000:	4b3b      	ldr	r3, [pc, #236]	@ (80100f0 <tcp_process+0x594>)
 8010002:	6819      	ldr	r1, [r3, #0]
 8010004:	4b3b      	ldr	r3, [pc, #236]	@ (80100f4 <tcp_process+0x598>)
 8010006:	881b      	ldrh	r3, [r3, #0]
 8010008:	461a      	mov	r2, r3
 801000a:	4b3b      	ldr	r3, [pc, #236]	@ (80100f8 <tcp_process+0x59c>)
 801000c:	681b      	ldr	r3, [r3, #0]
 801000e:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010010:	4b3a      	ldr	r3, [pc, #232]	@ (80100fc <tcp_process+0x5a0>)
 8010012:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010014:	885b      	ldrh	r3, [r3, #2]
 8010016:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010018:	4a38      	ldr	r2, [pc, #224]	@ (80100fc <tcp_process+0x5a0>)
 801001a:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801001c:	8812      	ldrh	r2, [r2, #0]
 801001e:	b292      	uxth	r2, r2
 8010020:	9202      	str	r2, [sp, #8]
 8010022:	9301      	str	r3, [sp, #4]
 8010024:	4b36      	ldr	r3, [pc, #216]	@ (8010100 <tcp_process+0x5a4>)
 8010026:	9300      	str	r3, [sp, #0]
 8010028:	4b36      	ldr	r3, [pc, #216]	@ (8010104 <tcp_process+0x5a8>)
 801002a:	4602      	mov	r2, r0
 801002c:	6878      	ldr	r0, [r7, #4]
 801002e:	f002 fbcb 	bl	80127c8 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8010032:	e167      	b.n	8010304 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8010034:	4b2d      	ldr	r3, [pc, #180]	@ (80100ec <tcp_process+0x590>)
 8010036:	781b      	ldrb	r3, [r3, #0]
 8010038:	f003 0302 	and.w	r3, r3, #2
 801003c:	2b00      	cmp	r3, #0
 801003e:	f000 8161 	beq.w	8010304 <tcp_process+0x7a8>
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010046:	1e5a      	subs	r2, r3, #1
 8010048:	4b2b      	ldr	r3, [pc, #172]	@ (80100f8 <tcp_process+0x59c>)
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	429a      	cmp	r2, r3
 801004e:	f040 8159 	bne.w	8010304 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8010052:	6878      	ldr	r0, [r7, #4]
 8010054:	f002 f9b2 	bl	80123bc <tcp_rexmit>
      break;
 8010058:	e154      	b.n	8010304 <tcp_process+0x7a8>
 801005a:	e153      	b.n	8010304 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 801005c:	6878      	ldr	r0, [r7, #4]
 801005e:	f000 fa71 	bl	8010544 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8010062:	4b2d      	ldr	r3, [pc, #180]	@ (8010118 <tcp_process+0x5bc>)
 8010064:	781b      	ldrb	r3, [r3, #0]
 8010066:	f003 0320 	and.w	r3, r3, #32
 801006a:	2b00      	cmp	r3, #0
 801006c:	f000 814c 	beq.w	8010308 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	8b5b      	ldrh	r3, [r3, #26]
 8010074:	f043 0302 	orr.w	r3, r3, #2
 8010078:	b29a      	uxth	r2, r3
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	2207      	movs	r2, #7
 8010082:	751a      	strb	r2, [r3, #20]
      }
      break;
 8010084:	e140      	b.n	8010308 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8010086:	6878      	ldr	r0, [r7, #4]
 8010088:	f000 fa5c 	bl	8010544 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 801008c:	4b22      	ldr	r3, [pc, #136]	@ (8010118 <tcp_process+0x5bc>)
 801008e:	781b      	ldrb	r3, [r3, #0]
 8010090:	f003 0320 	and.w	r3, r3, #32
 8010094:	2b00      	cmp	r3, #0
 8010096:	d071      	beq.n	801017c <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8010098:	4b14      	ldr	r3, [pc, #80]	@ (80100ec <tcp_process+0x590>)
 801009a:	781b      	ldrb	r3, [r3, #0]
 801009c:	f003 0310 	and.w	r3, r3, #16
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	d060      	beq.n	8010166 <tcp_process+0x60a>
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80100a8:	4b11      	ldr	r3, [pc, #68]	@ (80100f0 <tcp_process+0x594>)
 80100aa:	681b      	ldr	r3, [r3, #0]
 80100ac:	429a      	cmp	r2, r3
 80100ae:	d15a      	bne.n	8010166 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	d156      	bne.n	8010166 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	8b5b      	ldrh	r3, [r3, #26]
 80100bc:	f043 0302 	orr.w	r3, r3, #2
 80100c0:	b29a      	uxth	r2, r3
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 80100c6:	6878      	ldr	r0, [r7, #4]
 80100c8:	f7fe fdbc 	bl	800ec44 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 80100cc:	4b13      	ldr	r3, [pc, #76]	@ (801011c <tcp_process+0x5c0>)
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	687a      	ldr	r2, [r7, #4]
 80100d2:	429a      	cmp	r2, r3
 80100d4:	d105      	bne.n	80100e2 <tcp_process+0x586>
 80100d6:	4b11      	ldr	r3, [pc, #68]	@ (801011c <tcp_process+0x5c0>)
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	68db      	ldr	r3, [r3, #12]
 80100dc:	4a0f      	ldr	r2, [pc, #60]	@ (801011c <tcp_process+0x5c0>)
 80100de:	6013      	str	r3, [r2, #0]
 80100e0:	e02e      	b.n	8010140 <tcp_process+0x5e4>
 80100e2:	4b0e      	ldr	r3, [pc, #56]	@ (801011c <tcp_process+0x5c0>)
 80100e4:	681b      	ldr	r3, [r3, #0]
 80100e6:	617b      	str	r3, [r7, #20]
 80100e8:	e027      	b.n	801013a <tcp_process+0x5de>
 80100ea:	bf00      	nop
 80100ec:	2006680c 	.word	0x2006680c
 80100f0:	20066804 	.word	0x20066804
 80100f4:	2006680a 	.word	0x2006680a
 80100f8:	20066800 	.word	0x20066800
 80100fc:	200667f0 	.word	0x200667f0
 8010100:	2006357c 	.word	0x2006357c
 8010104:	20063580 	.word	0x20063580
 8010108:	08018c58 	.word	0x08018c58
 801010c:	08018ef8 	.word	0x08018ef8
 8010110:	08018ca4 	.word	0x08018ca4
 8010114:	20066808 	.word	0x20066808
 8010118:	2006680d 	.word	0x2006680d
 801011c:	200667d4 	.word	0x200667d4
 8010120:	697b      	ldr	r3, [r7, #20]
 8010122:	68db      	ldr	r3, [r3, #12]
 8010124:	687a      	ldr	r2, [r7, #4]
 8010126:	429a      	cmp	r2, r3
 8010128:	d104      	bne.n	8010134 <tcp_process+0x5d8>
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	68da      	ldr	r2, [r3, #12]
 801012e:	697b      	ldr	r3, [r7, #20]
 8010130:	60da      	str	r2, [r3, #12]
 8010132:	e005      	b.n	8010140 <tcp_process+0x5e4>
 8010134:	697b      	ldr	r3, [r7, #20]
 8010136:	68db      	ldr	r3, [r3, #12]
 8010138:	617b      	str	r3, [r7, #20]
 801013a:	697b      	ldr	r3, [r7, #20]
 801013c:	2b00      	cmp	r3, #0
 801013e:	d1ef      	bne.n	8010120 <tcp_process+0x5c4>
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	2200      	movs	r2, #0
 8010144:	60da      	str	r2, [r3, #12]
 8010146:	4b77      	ldr	r3, [pc, #476]	@ (8010324 <tcp_process+0x7c8>)
 8010148:	2201      	movs	r2, #1
 801014a:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	220a      	movs	r2, #10
 8010150:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8010152:	4b75      	ldr	r3, [pc, #468]	@ (8010328 <tcp_process+0x7cc>)
 8010154:	681a      	ldr	r2, [r3, #0]
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	60da      	str	r2, [r3, #12]
 801015a:	4a73      	ldr	r2, [pc, #460]	@ (8010328 <tcp_process+0x7cc>)
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	6013      	str	r3, [r2, #0]
 8010160:	f002 fcf4 	bl	8012b4c <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8010164:	e0d2      	b.n	801030c <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	8b5b      	ldrh	r3, [r3, #26]
 801016a:	f043 0302 	orr.w	r3, r3, #2
 801016e:	b29a      	uxth	r2, r3
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	2208      	movs	r2, #8
 8010178:	751a      	strb	r2, [r3, #20]
      break;
 801017a:	e0c7      	b.n	801030c <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801017c:	4b6b      	ldr	r3, [pc, #428]	@ (801032c <tcp_process+0x7d0>)
 801017e:	781b      	ldrb	r3, [r3, #0]
 8010180:	f003 0310 	and.w	r3, r3, #16
 8010184:	2b00      	cmp	r3, #0
 8010186:	f000 80c1 	beq.w	801030c <tcp_process+0x7b0>
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801018e:	4b68      	ldr	r3, [pc, #416]	@ (8010330 <tcp_process+0x7d4>)
 8010190:	681b      	ldr	r3, [r3, #0]
 8010192:	429a      	cmp	r2, r3
 8010194:	f040 80ba 	bne.w	801030c <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801019c:	2b00      	cmp	r3, #0
 801019e:	f040 80b5 	bne.w	801030c <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	2206      	movs	r2, #6
 80101a6:	751a      	strb	r2, [r3, #20]
      break;
 80101a8:	e0b0      	b.n	801030c <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 80101aa:	6878      	ldr	r0, [r7, #4]
 80101ac:	f000 f9ca 	bl	8010544 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80101b0:	4b60      	ldr	r3, [pc, #384]	@ (8010334 <tcp_process+0x7d8>)
 80101b2:	781b      	ldrb	r3, [r3, #0]
 80101b4:	f003 0320 	and.w	r3, r3, #32
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	f000 80a9 	beq.w	8010310 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	8b5b      	ldrh	r3, [r3, #26]
 80101c2:	f043 0302 	orr.w	r3, r3, #2
 80101c6:	b29a      	uxth	r2, r3
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 80101cc:	6878      	ldr	r0, [r7, #4]
 80101ce:	f7fe fd39 	bl	800ec44 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80101d2:	4b59      	ldr	r3, [pc, #356]	@ (8010338 <tcp_process+0x7dc>)
 80101d4:	681b      	ldr	r3, [r3, #0]
 80101d6:	687a      	ldr	r2, [r7, #4]
 80101d8:	429a      	cmp	r2, r3
 80101da:	d105      	bne.n	80101e8 <tcp_process+0x68c>
 80101dc:	4b56      	ldr	r3, [pc, #344]	@ (8010338 <tcp_process+0x7dc>)
 80101de:	681b      	ldr	r3, [r3, #0]
 80101e0:	68db      	ldr	r3, [r3, #12]
 80101e2:	4a55      	ldr	r2, [pc, #340]	@ (8010338 <tcp_process+0x7dc>)
 80101e4:	6013      	str	r3, [r2, #0]
 80101e6:	e013      	b.n	8010210 <tcp_process+0x6b4>
 80101e8:	4b53      	ldr	r3, [pc, #332]	@ (8010338 <tcp_process+0x7dc>)
 80101ea:	681b      	ldr	r3, [r3, #0]
 80101ec:	613b      	str	r3, [r7, #16]
 80101ee:	e00c      	b.n	801020a <tcp_process+0x6ae>
 80101f0:	693b      	ldr	r3, [r7, #16]
 80101f2:	68db      	ldr	r3, [r3, #12]
 80101f4:	687a      	ldr	r2, [r7, #4]
 80101f6:	429a      	cmp	r2, r3
 80101f8:	d104      	bne.n	8010204 <tcp_process+0x6a8>
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	68da      	ldr	r2, [r3, #12]
 80101fe:	693b      	ldr	r3, [r7, #16]
 8010200:	60da      	str	r2, [r3, #12]
 8010202:	e005      	b.n	8010210 <tcp_process+0x6b4>
 8010204:	693b      	ldr	r3, [r7, #16]
 8010206:	68db      	ldr	r3, [r3, #12]
 8010208:	613b      	str	r3, [r7, #16]
 801020a:	693b      	ldr	r3, [r7, #16]
 801020c:	2b00      	cmp	r3, #0
 801020e:	d1ef      	bne.n	80101f0 <tcp_process+0x694>
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	2200      	movs	r2, #0
 8010214:	60da      	str	r2, [r3, #12]
 8010216:	4b43      	ldr	r3, [pc, #268]	@ (8010324 <tcp_process+0x7c8>)
 8010218:	2201      	movs	r2, #1
 801021a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	220a      	movs	r2, #10
 8010220:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8010222:	4b41      	ldr	r3, [pc, #260]	@ (8010328 <tcp_process+0x7cc>)
 8010224:	681a      	ldr	r2, [r3, #0]
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	60da      	str	r2, [r3, #12]
 801022a:	4a3f      	ldr	r2, [pc, #252]	@ (8010328 <tcp_process+0x7cc>)
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	6013      	str	r3, [r2, #0]
 8010230:	f002 fc8c 	bl	8012b4c <tcp_timer_needed>
      }
      break;
 8010234:	e06c      	b.n	8010310 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8010236:	6878      	ldr	r0, [r7, #4]
 8010238:	f000 f984 	bl	8010544 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801023c:	4b3b      	ldr	r3, [pc, #236]	@ (801032c <tcp_process+0x7d0>)
 801023e:	781b      	ldrb	r3, [r3, #0]
 8010240:	f003 0310 	and.w	r3, r3, #16
 8010244:	2b00      	cmp	r3, #0
 8010246:	d065      	beq.n	8010314 <tcp_process+0x7b8>
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801024c:	4b38      	ldr	r3, [pc, #224]	@ (8010330 <tcp_process+0x7d4>)
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	429a      	cmp	r2, r3
 8010252:	d15f      	bne.n	8010314 <tcp_process+0x7b8>
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010258:	2b00      	cmp	r3, #0
 801025a:	d15b      	bne.n	8010314 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 801025c:	6878      	ldr	r0, [r7, #4]
 801025e:	f7fe fcf1 	bl	800ec44 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8010262:	4b35      	ldr	r3, [pc, #212]	@ (8010338 <tcp_process+0x7dc>)
 8010264:	681b      	ldr	r3, [r3, #0]
 8010266:	687a      	ldr	r2, [r7, #4]
 8010268:	429a      	cmp	r2, r3
 801026a:	d105      	bne.n	8010278 <tcp_process+0x71c>
 801026c:	4b32      	ldr	r3, [pc, #200]	@ (8010338 <tcp_process+0x7dc>)
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	68db      	ldr	r3, [r3, #12]
 8010272:	4a31      	ldr	r2, [pc, #196]	@ (8010338 <tcp_process+0x7dc>)
 8010274:	6013      	str	r3, [r2, #0]
 8010276:	e013      	b.n	80102a0 <tcp_process+0x744>
 8010278:	4b2f      	ldr	r3, [pc, #188]	@ (8010338 <tcp_process+0x7dc>)
 801027a:	681b      	ldr	r3, [r3, #0]
 801027c:	60fb      	str	r3, [r7, #12]
 801027e:	e00c      	b.n	801029a <tcp_process+0x73e>
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	68db      	ldr	r3, [r3, #12]
 8010284:	687a      	ldr	r2, [r7, #4]
 8010286:	429a      	cmp	r2, r3
 8010288:	d104      	bne.n	8010294 <tcp_process+0x738>
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	68da      	ldr	r2, [r3, #12]
 801028e:	68fb      	ldr	r3, [r7, #12]
 8010290:	60da      	str	r2, [r3, #12]
 8010292:	e005      	b.n	80102a0 <tcp_process+0x744>
 8010294:	68fb      	ldr	r3, [r7, #12]
 8010296:	68db      	ldr	r3, [r3, #12]
 8010298:	60fb      	str	r3, [r7, #12]
 801029a:	68fb      	ldr	r3, [r7, #12]
 801029c:	2b00      	cmp	r3, #0
 801029e:	d1ef      	bne.n	8010280 <tcp_process+0x724>
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	2200      	movs	r2, #0
 80102a4:	60da      	str	r2, [r3, #12]
 80102a6:	4b1f      	ldr	r3, [pc, #124]	@ (8010324 <tcp_process+0x7c8>)
 80102a8:	2201      	movs	r2, #1
 80102aa:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	220a      	movs	r2, #10
 80102b0:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80102b2:	4b1d      	ldr	r3, [pc, #116]	@ (8010328 <tcp_process+0x7cc>)
 80102b4:	681a      	ldr	r2, [r3, #0]
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	60da      	str	r2, [r3, #12]
 80102ba:	4a1b      	ldr	r2, [pc, #108]	@ (8010328 <tcp_process+0x7cc>)
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	6013      	str	r3, [r2, #0]
 80102c0:	f002 fc44 	bl	8012b4c <tcp_timer_needed>
      }
      break;
 80102c4:	e026      	b.n	8010314 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 80102c6:	6878      	ldr	r0, [r7, #4]
 80102c8:	f000 f93c 	bl	8010544 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80102cc:	4b17      	ldr	r3, [pc, #92]	@ (801032c <tcp_process+0x7d0>)
 80102ce:	781b      	ldrb	r3, [r3, #0]
 80102d0:	f003 0310 	and.w	r3, r3, #16
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d01f      	beq.n	8010318 <tcp_process+0x7bc>
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80102dc:	4b14      	ldr	r3, [pc, #80]	@ (8010330 <tcp_process+0x7d4>)
 80102de:	681b      	ldr	r3, [r3, #0]
 80102e0:	429a      	cmp	r2, r3
 80102e2:	d119      	bne.n	8010318 <tcp_process+0x7bc>
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	d115      	bne.n	8010318 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 80102ec:	4b11      	ldr	r3, [pc, #68]	@ (8010334 <tcp_process+0x7d8>)
 80102ee:	781b      	ldrb	r3, [r3, #0]
 80102f0:	f043 0310 	orr.w	r3, r3, #16
 80102f4:	b2da      	uxtb	r2, r3
 80102f6:	4b0f      	ldr	r3, [pc, #60]	@ (8010334 <tcp_process+0x7d8>)
 80102f8:	701a      	strb	r2, [r3, #0]
      }
      break;
 80102fa:	e00d      	b.n	8010318 <tcp_process+0x7bc>
    default:
      break;
 80102fc:	bf00      	nop
 80102fe:	e00c      	b.n	801031a <tcp_process+0x7be>
      break;
 8010300:	bf00      	nop
 8010302:	e00a      	b.n	801031a <tcp_process+0x7be>
      break;
 8010304:	bf00      	nop
 8010306:	e008      	b.n	801031a <tcp_process+0x7be>
      break;
 8010308:	bf00      	nop
 801030a:	e006      	b.n	801031a <tcp_process+0x7be>
      break;
 801030c:	bf00      	nop
 801030e:	e004      	b.n	801031a <tcp_process+0x7be>
      break;
 8010310:	bf00      	nop
 8010312:	e002      	b.n	801031a <tcp_process+0x7be>
      break;
 8010314:	bf00      	nop
 8010316:	e000      	b.n	801031a <tcp_process+0x7be>
      break;
 8010318:	bf00      	nop
  }
  return ERR_OK;
 801031a:	2300      	movs	r3, #0
}
 801031c:	4618      	mov	r0, r3
 801031e:	3724      	adds	r7, #36	@ 0x24
 8010320:	46bd      	mov	sp, r7
 8010322:	bd90      	pop	{r4, r7, pc}
 8010324:	200667dc 	.word	0x200667dc
 8010328:	200667d8 	.word	0x200667d8
 801032c:	2006680c 	.word	0x2006680c
 8010330:	20066804 	.word	0x20066804
 8010334:	2006680d 	.word	0x2006680d
 8010338:	200667d4 	.word	0x200667d4

0801033c <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 801033c:	b590      	push	{r4, r7, lr}
 801033e:	b085      	sub	sp, #20
 8010340:	af00      	add	r7, sp, #0
 8010342:	6078      	str	r0, [r7, #4]
 8010344:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	2b00      	cmp	r3, #0
 801034a:	d106      	bne.n	801035a <tcp_oos_insert_segment+0x1e>
 801034c:	4b3b      	ldr	r3, [pc, #236]	@ (801043c <tcp_oos_insert_segment+0x100>)
 801034e:	f240 421f 	movw	r2, #1055	@ 0x41f
 8010352:	493b      	ldr	r1, [pc, #236]	@ (8010440 <tcp_oos_insert_segment+0x104>)
 8010354:	483b      	ldr	r0, [pc, #236]	@ (8010444 <tcp_oos_insert_segment+0x108>)
 8010356:	f006 f81b 	bl	8016390 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	68db      	ldr	r3, [r3, #12]
 801035e:	899b      	ldrh	r3, [r3, #12]
 8010360:	b29b      	uxth	r3, r3
 8010362:	4618      	mov	r0, r3
 8010364:	f7fa ffde 	bl	800b324 <lwip_htons>
 8010368:	4603      	mov	r3, r0
 801036a:	b2db      	uxtb	r3, r3
 801036c:	f003 0301 	and.w	r3, r3, #1
 8010370:	2b00      	cmp	r3, #0
 8010372:	d028      	beq.n	80103c6 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8010374:	6838      	ldr	r0, [r7, #0]
 8010376:	f7fe fa63 	bl	800e840 <tcp_segs_free>
    next = NULL;
 801037a:	2300      	movs	r3, #0
 801037c:	603b      	str	r3, [r7, #0]
 801037e:	e056      	b.n	801042e <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8010380:	683b      	ldr	r3, [r7, #0]
 8010382:	68db      	ldr	r3, [r3, #12]
 8010384:	899b      	ldrh	r3, [r3, #12]
 8010386:	b29b      	uxth	r3, r3
 8010388:	4618      	mov	r0, r3
 801038a:	f7fa ffcb 	bl	800b324 <lwip_htons>
 801038e:	4603      	mov	r3, r0
 8010390:	b2db      	uxtb	r3, r3
 8010392:	f003 0301 	and.w	r3, r3, #1
 8010396:	2b00      	cmp	r3, #0
 8010398:	d00d      	beq.n	80103b6 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	68db      	ldr	r3, [r3, #12]
 801039e:	899b      	ldrh	r3, [r3, #12]
 80103a0:	b29c      	uxth	r4, r3
 80103a2:	2001      	movs	r0, #1
 80103a4:	f7fa ffbe 	bl	800b324 <lwip_htons>
 80103a8:	4603      	mov	r3, r0
 80103aa:	461a      	mov	r2, r3
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	68db      	ldr	r3, [r3, #12]
 80103b0:	4322      	orrs	r2, r4
 80103b2:	b292      	uxth	r2, r2
 80103b4:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 80103b6:	683b      	ldr	r3, [r7, #0]
 80103b8:	60fb      	str	r3, [r7, #12]
      next = next->next;
 80103ba:	683b      	ldr	r3, [r7, #0]
 80103bc:	681b      	ldr	r3, [r3, #0]
 80103be:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 80103c0:	68f8      	ldr	r0, [r7, #12]
 80103c2:	f7fe fa52 	bl	800e86a <tcp_seg_free>
    while (next &&
 80103c6:	683b      	ldr	r3, [r7, #0]
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	d00e      	beq.n	80103ea <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	891b      	ldrh	r3, [r3, #8]
 80103d0:	461a      	mov	r2, r3
 80103d2:	4b1d      	ldr	r3, [pc, #116]	@ (8010448 <tcp_oos_insert_segment+0x10c>)
 80103d4:	681b      	ldr	r3, [r3, #0]
 80103d6:	441a      	add	r2, r3
 80103d8:	683b      	ldr	r3, [r7, #0]
 80103da:	68db      	ldr	r3, [r3, #12]
 80103dc:	685b      	ldr	r3, [r3, #4]
 80103de:	6839      	ldr	r1, [r7, #0]
 80103e0:	8909      	ldrh	r1, [r1, #8]
 80103e2:	440b      	add	r3, r1
 80103e4:	1ad3      	subs	r3, r2, r3
    while (next &&
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	daca      	bge.n	8010380 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 80103ea:	683b      	ldr	r3, [r7, #0]
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d01e      	beq.n	801042e <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	891b      	ldrh	r3, [r3, #8]
 80103f4:	461a      	mov	r2, r3
 80103f6:	4b14      	ldr	r3, [pc, #80]	@ (8010448 <tcp_oos_insert_segment+0x10c>)
 80103f8:	681b      	ldr	r3, [r3, #0]
 80103fa:	441a      	add	r2, r3
 80103fc:	683b      	ldr	r3, [r7, #0]
 80103fe:	68db      	ldr	r3, [r3, #12]
 8010400:	685b      	ldr	r3, [r3, #4]
 8010402:	1ad3      	subs	r3, r2, r3
    if (next &&
 8010404:	2b00      	cmp	r3, #0
 8010406:	dd12      	ble.n	801042e <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8010408:	683b      	ldr	r3, [r7, #0]
 801040a:	68db      	ldr	r3, [r3, #12]
 801040c:	685b      	ldr	r3, [r3, #4]
 801040e:	b29a      	uxth	r2, r3
 8010410:	4b0d      	ldr	r3, [pc, #52]	@ (8010448 <tcp_oos_insert_segment+0x10c>)
 8010412:	681b      	ldr	r3, [r3, #0]
 8010414:	b29b      	uxth	r3, r3
 8010416:	1ad3      	subs	r3, r2, r3
 8010418:	b29a      	uxth	r2, r3
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	685a      	ldr	r2, [r3, #4]
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	891b      	ldrh	r3, [r3, #8]
 8010426:	4619      	mov	r1, r3
 8010428:	4610      	mov	r0, r2
 801042a:	f7fc fcad 	bl	800cd88 <pbuf_realloc>
    }
  }
  cseg->next = next;
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	683a      	ldr	r2, [r7, #0]
 8010432:	601a      	str	r2, [r3, #0]
}
 8010434:	bf00      	nop
 8010436:	3714      	adds	r7, #20
 8010438:	46bd      	mov	sp, r7
 801043a:	bd90      	pop	{r4, r7, pc}
 801043c:	08018c58 	.word	0x08018c58
 8010440:	08018f18 	.word	0x08018f18
 8010444:	08018ca4 	.word	0x08018ca4
 8010448:	20066800 	.word	0x20066800

0801044c <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 801044c:	b5b0      	push	{r4, r5, r7, lr}
 801044e:	b086      	sub	sp, #24
 8010450:	af00      	add	r7, sp, #0
 8010452:	60f8      	str	r0, [r7, #12]
 8010454:	60b9      	str	r1, [r7, #8]
 8010456:	607a      	str	r2, [r7, #4]
 8010458:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801045a:	e03e      	b.n	80104da <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 801045c:	68bb      	ldr	r3, [r7, #8]
 801045e:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8010460:	68bb      	ldr	r3, [r7, #8]
 8010462:	681b      	ldr	r3, [r3, #0]
 8010464:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8010466:	697b      	ldr	r3, [r7, #20]
 8010468:	685b      	ldr	r3, [r3, #4]
 801046a:	4618      	mov	r0, r3
 801046c:	f7fc fea0 	bl	800d1b0 <pbuf_clen>
 8010470:	4603      	mov	r3, r0
 8010472:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8010474:	68fb      	ldr	r3, [r7, #12]
 8010476:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801047a:	8a7a      	ldrh	r2, [r7, #18]
 801047c:	429a      	cmp	r2, r3
 801047e:	d906      	bls.n	801048e <tcp_free_acked_segments+0x42>
 8010480:	4b2a      	ldr	r3, [pc, #168]	@ (801052c <tcp_free_acked_segments+0xe0>)
 8010482:	f240 4257 	movw	r2, #1111	@ 0x457
 8010486:	492a      	ldr	r1, [pc, #168]	@ (8010530 <tcp_free_acked_segments+0xe4>)
 8010488:	482a      	ldr	r0, [pc, #168]	@ (8010534 <tcp_free_acked_segments+0xe8>)
 801048a:	f005 ff81 	bl	8016390 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801048e:	68fb      	ldr	r3, [r7, #12]
 8010490:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 8010494:	8a7b      	ldrh	r3, [r7, #18]
 8010496:	1ad3      	subs	r3, r2, r3
 8010498:	b29a      	uxth	r2, r3
 801049a:	68fb      	ldr	r3, [r7, #12]
 801049c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80104a0:	697b      	ldr	r3, [r7, #20]
 80104a2:	891a      	ldrh	r2, [r3, #8]
 80104a4:	4b24      	ldr	r3, [pc, #144]	@ (8010538 <tcp_free_acked_segments+0xec>)
 80104a6:	881b      	ldrh	r3, [r3, #0]
 80104a8:	4413      	add	r3, r2
 80104aa:	b29a      	uxth	r2, r3
 80104ac:	4b22      	ldr	r3, [pc, #136]	@ (8010538 <tcp_free_acked_segments+0xec>)
 80104ae:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 80104b0:	6978      	ldr	r0, [r7, #20]
 80104b2:	f7fe f9da 	bl	800e86a <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 80104b6:	68fb      	ldr	r3, [r7, #12]
 80104b8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d00c      	beq.n	80104da <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 80104c0:	68bb      	ldr	r3, [r7, #8]
 80104c2:	2b00      	cmp	r3, #0
 80104c4:	d109      	bne.n	80104da <tcp_free_acked_segments+0x8e>
 80104c6:	683b      	ldr	r3, [r7, #0]
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	d106      	bne.n	80104da <tcp_free_acked_segments+0x8e>
 80104cc:	4b17      	ldr	r3, [pc, #92]	@ (801052c <tcp_free_acked_segments+0xe0>)
 80104ce:	f240 4261 	movw	r2, #1121	@ 0x461
 80104d2:	491a      	ldr	r1, [pc, #104]	@ (801053c <tcp_free_acked_segments+0xf0>)
 80104d4:	4817      	ldr	r0, [pc, #92]	@ (8010534 <tcp_free_acked_segments+0xe8>)
 80104d6:	f005 ff5b 	bl	8016390 <iprintf>
  while (seg_list != NULL &&
 80104da:	68bb      	ldr	r3, [r7, #8]
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d020      	beq.n	8010522 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 80104e0:	68bb      	ldr	r3, [r7, #8]
 80104e2:	68db      	ldr	r3, [r3, #12]
 80104e4:	685b      	ldr	r3, [r3, #4]
 80104e6:	4618      	mov	r0, r3
 80104e8:	f7fa ff32 	bl	800b350 <lwip_htonl>
 80104ec:	4604      	mov	r4, r0
 80104ee:	68bb      	ldr	r3, [r7, #8]
 80104f0:	891b      	ldrh	r3, [r3, #8]
 80104f2:	461d      	mov	r5, r3
 80104f4:	68bb      	ldr	r3, [r7, #8]
 80104f6:	68db      	ldr	r3, [r3, #12]
 80104f8:	899b      	ldrh	r3, [r3, #12]
 80104fa:	b29b      	uxth	r3, r3
 80104fc:	4618      	mov	r0, r3
 80104fe:	f7fa ff11 	bl	800b324 <lwip_htons>
 8010502:	4603      	mov	r3, r0
 8010504:	b2db      	uxtb	r3, r3
 8010506:	f003 0303 	and.w	r3, r3, #3
 801050a:	2b00      	cmp	r3, #0
 801050c:	d001      	beq.n	8010512 <tcp_free_acked_segments+0xc6>
 801050e:	2301      	movs	r3, #1
 8010510:	e000      	b.n	8010514 <tcp_free_acked_segments+0xc8>
 8010512:	2300      	movs	r3, #0
 8010514:	442b      	add	r3, r5
 8010516:	18e2      	adds	r2, r4, r3
 8010518:	4b09      	ldr	r3, [pc, #36]	@ (8010540 <tcp_free_acked_segments+0xf4>)
 801051a:	681b      	ldr	r3, [r3, #0]
 801051c:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 801051e:	2b00      	cmp	r3, #0
 8010520:	dd9c      	ble.n	801045c <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8010522:	68bb      	ldr	r3, [r7, #8]
}
 8010524:	4618      	mov	r0, r3
 8010526:	3718      	adds	r7, #24
 8010528:	46bd      	mov	sp, r7
 801052a:	bdb0      	pop	{r4, r5, r7, pc}
 801052c:	08018c58 	.word	0x08018c58
 8010530:	08018f40 	.word	0x08018f40
 8010534:	08018ca4 	.word	0x08018ca4
 8010538:	20066808 	.word	0x20066808
 801053c:	08018f68 	.word	0x08018f68
 8010540:	20066804 	.word	0x20066804

08010544 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8010544:	b5b0      	push	{r4, r5, r7, lr}
 8010546:	b094      	sub	sp, #80	@ 0x50
 8010548:	af00      	add	r7, sp, #0
 801054a:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 801054c:	2300      	movs	r3, #0
 801054e:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	2b00      	cmp	r3, #0
 8010554:	d106      	bne.n	8010564 <tcp_receive+0x20>
 8010556:	4b91      	ldr	r3, [pc, #580]	@ (801079c <tcp_receive+0x258>)
 8010558:	f240 427b 	movw	r2, #1147	@ 0x47b
 801055c:	4990      	ldr	r1, [pc, #576]	@ (80107a0 <tcp_receive+0x25c>)
 801055e:	4891      	ldr	r0, [pc, #580]	@ (80107a4 <tcp_receive+0x260>)
 8010560:	f005 ff16 	bl	8016390 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	7d1b      	ldrb	r3, [r3, #20]
 8010568:	2b03      	cmp	r3, #3
 801056a:	d806      	bhi.n	801057a <tcp_receive+0x36>
 801056c:	4b8b      	ldr	r3, [pc, #556]	@ (801079c <tcp_receive+0x258>)
 801056e:	f240 427c 	movw	r2, #1148	@ 0x47c
 8010572:	498d      	ldr	r1, [pc, #564]	@ (80107a8 <tcp_receive+0x264>)
 8010574:	488b      	ldr	r0, [pc, #556]	@ (80107a4 <tcp_receive+0x260>)
 8010576:	f005 ff0b 	bl	8016390 <iprintf>

  if (flags & TCP_ACK) {
 801057a:	4b8c      	ldr	r3, [pc, #560]	@ (80107ac <tcp_receive+0x268>)
 801057c:	781b      	ldrb	r3, [r3, #0]
 801057e:	f003 0310 	and.w	r3, r3, #16
 8010582:	2b00      	cmp	r3, #0
 8010584:	f000 8264 	beq.w	8010a50 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801058e:	461a      	mov	r2, r3
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010594:	4413      	add	r3, r2
 8010596:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801059c:	4b84      	ldr	r3, [pc, #528]	@ (80107b0 <tcp_receive+0x26c>)
 801059e:	681b      	ldr	r3, [r3, #0]
 80105a0:	1ad3      	subs	r3, r2, r3
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	db1b      	blt.n	80105de <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80105aa:	4b81      	ldr	r3, [pc, #516]	@ (80107b0 <tcp_receive+0x26c>)
 80105ac:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80105ae:	429a      	cmp	r2, r3
 80105b0:	d106      	bne.n	80105c0 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80105b6:	4b7f      	ldr	r3, [pc, #508]	@ (80107b4 <tcp_receive+0x270>)
 80105b8:	681b      	ldr	r3, [r3, #0]
 80105ba:	1ad3      	subs	r3, r2, r3
 80105bc:	2b00      	cmp	r3, #0
 80105be:	db0e      	blt.n	80105de <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80105c4:	4b7b      	ldr	r3, [pc, #492]	@ (80107b4 <tcp_receive+0x270>)
 80105c6:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80105c8:	429a      	cmp	r2, r3
 80105ca:	d125      	bne.n	8010618 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80105cc:	4b7a      	ldr	r3, [pc, #488]	@ (80107b8 <tcp_receive+0x274>)
 80105ce:	681b      	ldr	r3, [r3, #0]
 80105d0:	89db      	ldrh	r3, [r3, #14]
 80105d2:	b29a      	uxth	r2, r3
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80105da:	429a      	cmp	r2, r3
 80105dc:	d91c      	bls.n	8010618 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 80105de:	4b76      	ldr	r3, [pc, #472]	@ (80107b8 <tcp_receive+0x274>)
 80105e0:	681b      	ldr	r3, [r3, #0]
 80105e2:	89db      	ldrh	r3, [r3, #14]
 80105e4:	b29a      	uxth	r2, r3
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80105f8:	429a      	cmp	r2, r3
 80105fa:	d205      	bcs.n	8010608 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 8010608:	4b69      	ldr	r3, [pc, #420]	@ (80107b0 <tcp_receive+0x26c>)
 801060a:	681a      	ldr	r2, [r3, #0]
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 8010610:	4b68      	ldr	r3, [pc, #416]	@ (80107b4 <tcp_receive+0x270>)
 8010612:	681a      	ldr	r2, [r3, #0]
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8010618:	4b66      	ldr	r3, [pc, #408]	@ (80107b4 <tcp_receive+0x270>)
 801061a:	681a      	ldr	r2, [r3, #0]
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010620:	1ad3      	subs	r3, r2, r3
 8010622:	2b00      	cmp	r3, #0
 8010624:	dc58      	bgt.n	80106d8 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8010626:	4b65      	ldr	r3, [pc, #404]	@ (80107bc <tcp_receive+0x278>)
 8010628:	881b      	ldrh	r3, [r3, #0]
 801062a:	2b00      	cmp	r3, #0
 801062c:	d14b      	bne.n	80106c6 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010632:	687a      	ldr	r2, [r7, #4]
 8010634:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 8010638:	4413      	add	r3, r2
 801063a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801063c:	429a      	cmp	r2, r3
 801063e:	d142      	bne.n	80106c6 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8010640:	687b      	ldr	r3, [r7, #4]
 8010642:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8010646:	2b00      	cmp	r3, #0
 8010648:	db3d      	blt.n	80106c6 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801064e:	4b59      	ldr	r3, [pc, #356]	@ (80107b4 <tcp_receive+0x270>)
 8010650:	681b      	ldr	r3, [r3, #0]
 8010652:	429a      	cmp	r2, r3
 8010654:	d137      	bne.n	80106c6 <tcp_receive+0x182>
              found_dupack = 1;
 8010656:	2301      	movs	r3, #1
 8010658:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8010660:	2bff      	cmp	r3, #255	@ 0xff
 8010662:	d007      	beq.n	8010674 <tcp_receive+0x130>
                ++pcb->dupacks;
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801066a:	3301      	adds	r3, #1
 801066c:	b2da      	uxtb	r2, r3
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801067a:	2b03      	cmp	r3, #3
 801067c:	d91b      	bls.n	80106b6 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010688:	4413      	add	r3, r2
 801068a:	b29a      	uxth	r2, r3
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8010692:	429a      	cmp	r2, r3
 8010694:	d30a      	bcc.n	80106ac <tcp_receive+0x168>
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80106a0:	4413      	add	r3, r2
 80106a2:	b29a      	uxth	r2, r3
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80106aa:	e004      	b.n	80106b6 <tcp_receive+0x172>
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80106b2:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 80106b6:	687b      	ldr	r3, [r7, #4]
 80106b8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80106bc:	2b02      	cmp	r3, #2
 80106be:	d902      	bls.n	80106c6 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 80106c0:	6878      	ldr	r0, [r7, #4]
 80106c2:	f001 fee7 	bl	8012494 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 80106c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	f040 8161 	bne.w	8010990 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	2200      	movs	r2, #0
 80106d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80106d6:	e15b      	b.n	8010990 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80106d8:	4b36      	ldr	r3, [pc, #216]	@ (80107b4 <tcp_receive+0x270>)
 80106da:	681a      	ldr	r2, [r3, #0]
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80106e0:	1ad3      	subs	r3, r2, r3
 80106e2:	3b01      	subs	r3, #1
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	f2c0 814e 	blt.w	8010986 <tcp_receive+0x442>
 80106ea:	4b32      	ldr	r3, [pc, #200]	@ (80107b4 <tcp_receive+0x270>)
 80106ec:	681a      	ldr	r2, [r3, #0]
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80106f2:	1ad3      	subs	r3, r2, r3
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	f300 8146 	bgt.w	8010986 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	8b5b      	ldrh	r3, [r3, #26]
 80106fe:	f003 0304 	and.w	r3, r3, #4
 8010702:	2b00      	cmp	r3, #0
 8010704:	d010      	beq.n	8010728 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	8b5b      	ldrh	r3, [r3, #26]
 801070a:	f023 0304 	bic.w	r3, r3, #4
 801070e:	b29a      	uxth	r2, r3
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	2200      	movs	r2, #0
 8010724:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	2200      	movs	r2, #0
 801072c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8010736:	10db      	asrs	r3, r3, #3
 8010738:	b21b      	sxth	r3, r3
 801073a:	b29a      	uxth	r2, r3
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8010742:	b29b      	uxth	r3, r3
 8010744:	4413      	add	r3, r2
 8010746:	b29b      	uxth	r3, r3
 8010748:	b21a      	sxth	r2, r3
 801074a:	687b      	ldr	r3, [r7, #4]
 801074c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8010750:	4b18      	ldr	r3, [pc, #96]	@ (80107b4 <tcp_receive+0x270>)
 8010752:	681b      	ldr	r3, [r3, #0]
 8010754:	b29a      	uxth	r2, r3
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801075a:	b29b      	uxth	r3, r3
 801075c:	1ad3      	subs	r3, r2, r3
 801075e:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	2200      	movs	r2, #0
 8010764:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 8010768:	4b12      	ldr	r3, [pc, #72]	@ (80107b4 <tcp_receive+0x270>)
 801076a:	681a      	ldr	r2, [r3, #0]
 801076c:	687b      	ldr	r3, [r7, #4]
 801076e:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	7d1b      	ldrb	r3, [r3, #20]
 8010774:	2b03      	cmp	r3, #3
 8010776:	f240 8097 	bls.w	80108a8 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8010786:	429a      	cmp	r2, r3
 8010788:	d245      	bcs.n	8010816 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	8b5b      	ldrh	r3, [r3, #26]
 801078e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010792:	2b00      	cmp	r3, #0
 8010794:	d014      	beq.n	80107c0 <tcp_receive+0x27c>
 8010796:	2301      	movs	r3, #1
 8010798:	e013      	b.n	80107c2 <tcp_receive+0x27e>
 801079a:	bf00      	nop
 801079c:	08018c58 	.word	0x08018c58
 80107a0:	08018f88 	.word	0x08018f88
 80107a4:	08018ca4 	.word	0x08018ca4
 80107a8:	08018fa4 	.word	0x08018fa4
 80107ac:	2006680c 	.word	0x2006680c
 80107b0:	20066800 	.word	0x20066800
 80107b4:	20066804 	.word	0x20066804
 80107b8:	200667f0 	.word	0x200667f0
 80107bc:	2006680a 	.word	0x2006680a
 80107c0:	2302      	movs	r3, #2
 80107c2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 80107c6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80107ca:	b29a      	uxth	r2, r3
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80107d0:	fb12 f303 	smulbb	r3, r2, r3
 80107d4:	b29b      	uxth	r3, r3
 80107d6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80107d8:	4293      	cmp	r3, r2
 80107da:	bf28      	it	cs
 80107dc:	4613      	movcs	r3, r2
 80107de:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80107e6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80107e8:	4413      	add	r3, r2
 80107ea:	b29a      	uxth	r2, r3
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80107f2:	429a      	cmp	r2, r3
 80107f4:	d309      	bcc.n	801080a <tcp_receive+0x2c6>
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80107fc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80107fe:	4413      	add	r3, r2
 8010800:	b29a      	uxth	r2, r3
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8010808:	e04e      	b.n	80108a8 <tcp_receive+0x364>
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010810:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8010814:	e048      	b.n	80108a8 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 801081c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801081e:	4413      	add	r3, r2
 8010820:	b29a      	uxth	r2, r3
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010828:	429a      	cmp	r2, r3
 801082a:	d309      	bcc.n	8010840 <tcp_receive+0x2fc>
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8010832:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010834:	4413      	add	r3, r2
 8010836:	b29a      	uxth	r2, r3
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801083e:	e004      	b.n	801084a <tcp_receive+0x306>
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010846:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8010856:	429a      	cmp	r2, r3
 8010858:	d326      	bcc.n	80108a8 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8010866:	1ad3      	subs	r3, r2, r3
 8010868:	b29a      	uxth	r2, r3
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801087a:	4413      	add	r3, r2
 801087c:	b29a      	uxth	r2, r3
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8010884:	429a      	cmp	r2, r3
 8010886:	d30a      	bcc.n	801089e <tcp_receive+0x35a>
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010892:	4413      	add	r3, r2
 8010894:	b29a      	uxth	r2, r3
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 801089c:	e004      	b.n	80108a8 <tcp_receive+0x364>
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80108a4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80108b0:	4a98      	ldr	r2, [pc, #608]	@ (8010b14 <tcp_receive+0x5d0>)
 80108b2:	6878      	ldr	r0, [r7, #4]
 80108b4:	f7ff fdca 	bl	801044c <tcp_free_acked_segments>
 80108b8:	4602      	mov	r2, r0
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80108c6:	4a94      	ldr	r2, [pc, #592]	@ (8010b18 <tcp_receive+0x5d4>)
 80108c8:	6878      	ldr	r0, [r7, #4]
 80108ca:	f7ff fdbf 	bl	801044c <tcp_free_acked_segments>
 80108ce:	4602      	mov	r2, r0
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d104      	bne.n	80108e6 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80108e2:	861a      	strh	r2, [r3, #48]	@ 0x30
 80108e4:	e002      	b.n	80108ec <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	2200      	movs	r2, #0
 80108ea:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	2200      	movs	r2, #0
 80108f0:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80108f6:	2b00      	cmp	r3, #0
 80108f8:	d103      	bne.n	8010902 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	2200      	movs	r2, #0
 80108fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8010908:	4b84      	ldr	r3, [pc, #528]	@ (8010b1c <tcp_receive+0x5d8>)
 801090a:	881b      	ldrh	r3, [r3, #0]
 801090c:	4413      	add	r3, r2
 801090e:	b29a      	uxth	r2, r3
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	8b5b      	ldrh	r3, [r3, #26]
 801091a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801091e:	2b00      	cmp	r3, #0
 8010920:	d035      	beq.n	801098e <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010926:	2b00      	cmp	r3, #0
 8010928:	d118      	bne.n	801095c <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801092e:	2b00      	cmp	r3, #0
 8010930:	d00c      	beq.n	801094c <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801093a:	68db      	ldr	r3, [r3, #12]
 801093c:	685b      	ldr	r3, [r3, #4]
 801093e:	4618      	mov	r0, r3
 8010940:	f7fa fd06 	bl	800b350 <lwip_htonl>
 8010944:	4603      	mov	r3, r0
 8010946:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8010948:	2b00      	cmp	r3, #0
 801094a:	dc20      	bgt.n	801098e <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	8b5b      	ldrh	r3, [r3, #26]
 8010950:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8010954:	b29a      	uxth	r2, r3
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801095a:	e018      	b.n	801098e <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010964:	68db      	ldr	r3, [r3, #12]
 8010966:	685b      	ldr	r3, [r3, #4]
 8010968:	4618      	mov	r0, r3
 801096a:	f7fa fcf1 	bl	800b350 <lwip_htonl>
 801096e:	4603      	mov	r3, r0
 8010970:	1ae3      	subs	r3, r4, r3
 8010972:	2b00      	cmp	r3, #0
 8010974:	dc0b      	bgt.n	801098e <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	8b5b      	ldrh	r3, [r3, #26]
 801097a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801097e:	b29a      	uxth	r2, r3
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010984:	e003      	b.n	801098e <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8010986:	6878      	ldr	r0, [r7, #4]
 8010988:	f001 ff70 	bl	801286c <tcp_send_empty_ack>
 801098c:	e000      	b.n	8010990 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801098e:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010994:	2b00      	cmp	r3, #0
 8010996:	d05b      	beq.n	8010a50 <tcp_receive+0x50c>
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801099c:	4b60      	ldr	r3, [pc, #384]	@ (8010b20 <tcp_receive+0x5dc>)
 801099e:	681b      	ldr	r3, [r3, #0]
 80109a0:	1ad3      	subs	r3, r2, r3
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	da54      	bge.n	8010a50 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 80109a6:	4b5f      	ldr	r3, [pc, #380]	@ (8010b24 <tcp_receive+0x5e0>)
 80109a8:	681b      	ldr	r3, [r3, #0]
 80109aa:	b29a      	uxth	r2, r3
 80109ac:	687b      	ldr	r3, [r7, #4]
 80109ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80109b0:	b29b      	uxth	r3, r3
 80109b2:	1ad3      	subs	r3, r2, r3
 80109b4:	b29b      	uxth	r3, r3
 80109b6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 80109ba:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80109c4:	10db      	asrs	r3, r3, #3
 80109c6:	b21b      	sxth	r3, r3
 80109c8:	b29b      	uxth	r3, r3
 80109ca:	1ad3      	subs	r3, r2, r3
 80109cc:	b29b      	uxth	r3, r3
 80109ce:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 80109d2:	687b      	ldr	r3, [r7, #4]
 80109d4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80109d8:	b29a      	uxth	r2, r3
 80109da:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80109de:	4413      	add	r3, r2
 80109e0:	b29b      	uxth	r3, r3
 80109e2:	b21a      	sxth	r2, r3
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 80109e8:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	da05      	bge.n	80109fc <tcp_receive+0x4b8>
        m = (s16_t) - m;
 80109f0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80109f4:	425b      	negs	r3, r3
 80109f6:	b29b      	uxth	r3, r3
 80109f8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 80109fc:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8010a06:	109b      	asrs	r3, r3, #2
 8010a08:	b21b      	sxth	r3, r3
 8010a0a:	b29b      	uxth	r3, r3
 8010a0c:	1ad3      	subs	r3, r2, r3
 8010a0e:	b29b      	uxth	r3, r3
 8010a10:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8010a1a:	b29a      	uxth	r2, r3
 8010a1c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8010a20:	4413      	add	r3, r2
 8010a22:	b29b      	uxth	r3, r3
 8010a24:	b21a      	sxth	r2, r3
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8010a30:	10db      	asrs	r3, r3, #3
 8010a32:	b21b      	sxth	r3, r3
 8010a34:	b29a      	uxth	r2, r3
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8010a3c:	b29b      	uxth	r3, r3
 8010a3e:	4413      	add	r3, r2
 8010a40:	b29b      	uxth	r3, r3
 8010a42:	b21a      	sxth	r2, r3
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	2200      	movs	r2, #0
 8010a4e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8010a50:	4b35      	ldr	r3, [pc, #212]	@ (8010b28 <tcp_receive+0x5e4>)
 8010a52:	881b      	ldrh	r3, [r3, #0]
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	f000 84df 	beq.w	8011418 <tcp_receive+0xed4>
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	7d1b      	ldrb	r3, [r3, #20]
 8010a5e:	2b06      	cmp	r3, #6
 8010a60:	f200 84da 	bhi.w	8011418 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010a68:	4b30      	ldr	r3, [pc, #192]	@ (8010b2c <tcp_receive+0x5e8>)
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	1ad3      	subs	r3, r2, r3
 8010a6e:	3b01      	subs	r3, #1
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	f2c0 808f 	blt.w	8010b94 <tcp_receive+0x650>
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010a7a:	4b2b      	ldr	r3, [pc, #172]	@ (8010b28 <tcp_receive+0x5e4>)
 8010a7c:	881b      	ldrh	r3, [r3, #0]
 8010a7e:	4619      	mov	r1, r3
 8010a80:	4b2a      	ldr	r3, [pc, #168]	@ (8010b2c <tcp_receive+0x5e8>)
 8010a82:	681b      	ldr	r3, [r3, #0]
 8010a84:	440b      	add	r3, r1
 8010a86:	1ad3      	subs	r3, r2, r3
 8010a88:	3301      	adds	r3, #1
 8010a8a:	2b00      	cmp	r3, #0
 8010a8c:	f300 8082 	bgt.w	8010b94 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8010a90:	4b27      	ldr	r3, [pc, #156]	@ (8010b30 <tcp_receive+0x5ec>)
 8010a92:	685b      	ldr	r3, [r3, #4]
 8010a94:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010a9a:	4b24      	ldr	r3, [pc, #144]	@ (8010b2c <tcp_receive+0x5e8>)
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	1ad3      	subs	r3, r2, r3
 8010aa0:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8010aa2:	4b23      	ldr	r3, [pc, #140]	@ (8010b30 <tcp_receive+0x5ec>)
 8010aa4:	685b      	ldr	r3, [r3, #4]
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	d106      	bne.n	8010ab8 <tcp_receive+0x574>
 8010aaa:	4b22      	ldr	r3, [pc, #136]	@ (8010b34 <tcp_receive+0x5f0>)
 8010aac:	f240 5294 	movw	r2, #1428	@ 0x594
 8010ab0:	4921      	ldr	r1, [pc, #132]	@ (8010b38 <tcp_receive+0x5f4>)
 8010ab2:	4822      	ldr	r0, [pc, #136]	@ (8010b3c <tcp_receive+0x5f8>)
 8010ab4:	f005 fc6c 	bl	8016390 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8010ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010aba:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8010abe:	4293      	cmp	r3, r2
 8010ac0:	d906      	bls.n	8010ad0 <tcp_receive+0x58c>
 8010ac2:	4b1c      	ldr	r3, [pc, #112]	@ (8010b34 <tcp_receive+0x5f0>)
 8010ac4:	f240 5295 	movw	r2, #1429	@ 0x595
 8010ac8:	491d      	ldr	r1, [pc, #116]	@ (8010b40 <tcp_receive+0x5fc>)
 8010aca:	481c      	ldr	r0, [pc, #112]	@ (8010b3c <tcp_receive+0x5f8>)
 8010acc:	f005 fc60 	bl	8016390 <iprintf>
      off = (u16_t)off32;
 8010ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ad2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8010ad6:	4b16      	ldr	r3, [pc, #88]	@ (8010b30 <tcp_receive+0x5ec>)
 8010ad8:	685b      	ldr	r3, [r3, #4]
 8010ada:	891b      	ldrh	r3, [r3, #8]
 8010adc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8010ae0:	429a      	cmp	r2, r3
 8010ae2:	d906      	bls.n	8010af2 <tcp_receive+0x5ae>
 8010ae4:	4b13      	ldr	r3, [pc, #76]	@ (8010b34 <tcp_receive+0x5f0>)
 8010ae6:	f240 5297 	movw	r2, #1431	@ 0x597
 8010aea:	4916      	ldr	r1, [pc, #88]	@ (8010b44 <tcp_receive+0x600>)
 8010aec:	4813      	ldr	r0, [pc, #76]	@ (8010b3c <tcp_receive+0x5f8>)
 8010aee:	f005 fc4f 	bl	8016390 <iprintf>
      inseg.len -= off;
 8010af2:	4b0f      	ldr	r3, [pc, #60]	@ (8010b30 <tcp_receive+0x5ec>)
 8010af4:	891a      	ldrh	r2, [r3, #8]
 8010af6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8010afa:	1ad3      	subs	r3, r2, r3
 8010afc:	b29a      	uxth	r2, r3
 8010afe:	4b0c      	ldr	r3, [pc, #48]	@ (8010b30 <tcp_receive+0x5ec>)
 8010b00:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8010b02:	4b0b      	ldr	r3, [pc, #44]	@ (8010b30 <tcp_receive+0x5ec>)
 8010b04:	685b      	ldr	r3, [r3, #4]
 8010b06:	891a      	ldrh	r2, [r3, #8]
 8010b08:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8010b0c:	1ad3      	subs	r3, r2, r3
 8010b0e:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8010b10:	e02a      	b.n	8010b68 <tcp_receive+0x624>
 8010b12:	bf00      	nop
 8010b14:	08018fc0 	.word	0x08018fc0
 8010b18:	08018fc8 	.word	0x08018fc8
 8010b1c:	20066808 	.word	0x20066808
 8010b20:	20066804 	.word	0x20066804
 8010b24:	200667c8 	.word	0x200667c8
 8010b28:	2006680a 	.word	0x2006680a
 8010b2c:	20066800 	.word	0x20066800
 8010b30:	200667e0 	.word	0x200667e0
 8010b34:	08018c58 	.word	0x08018c58
 8010b38:	08018fd0 	.word	0x08018fd0
 8010b3c:	08018ca4 	.word	0x08018ca4
 8010b40:	08018fe0 	.word	0x08018fe0
 8010b44:	08018ff0 	.word	0x08018ff0
        off -= p->len;
 8010b48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010b4a:	895b      	ldrh	r3, [r3, #10]
 8010b4c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8010b50:	1ad3      	subs	r3, r2, r3
 8010b52:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8010b56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010b58:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8010b5a:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8010b5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010b5e:	2200      	movs	r2, #0
 8010b60:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8010b62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010b64:	681b      	ldr	r3, [r3, #0]
 8010b66:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 8010b68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010b6a:	895b      	ldrh	r3, [r3, #10]
 8010b6c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8010b70:	429a      	cmp	r2, r3
 8010b72:	d8e9      	bhi.n	8010b48 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8010b74:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8010b78:	4619      	mov	r1, r3
 8010b7a:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8010b7c:	f7fc fa04 	bl	800cf88 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b84:	4a90      	ldr	r2, [pc, #576]	@ (8010dc8 <tcp_receive+0x884>)
 8010b86:	6013      	str	r3, [r2, #0]
 8010b88:	4b90      	ldr	r3, [pc, #576]	@ (8010dcc <tcp_receive+0x888>)
 8010b8a:	68db      	ldr	r3, [r3, #12]
 8010b8c:	4a8e      	ldr	r2, [pc, #568]	@ (8010dc8 <tcp_receive+0x884>)
 8010b8e:	6812      	ldr	r2, [r2, #0]
 8010b90:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8010b92:	e00d      	b.n	8010bb0 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8010b94:	4b8c      	ldr	r3, [pc, #560]	@ (8010dc8 <tcp_receive+0x884>)
 8010b96:	681a      	ldr	r2, [r3, #0]
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b9c:	1ad3      	subs	r3, r2, r3
 8010b9e:	2b00      	cmp	r3, #0
 8010ba0:	da06      	bge.n	8010bb0 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	8b5b      	ldrh	r3, [r3, #26]
 8010ba6:	f043 0302 	orr.w	r3, r3, #2
 8010baa:	b29a      	uxth	r2, r3
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8010bb0:	4b85      	ldr	r3, [pc, #532]	@ (8010dc8 <tcp_receive+0x884>)
 8010bb2:	681a      	ldr	r2, [r3, #0]
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010bb8:	1ad3      	subs	r3, r2, r3
 8010bba:	2b00      	cmp	r3, #0
 8010bbc:	f2c0 8427 	blt.w	801140e <tcp_receive+0xeca>
 8010bc0:	4b81      	ldr	r3, [pc, #516]	@ (8010dc8 <tcp_receive+0x884>)
 8010bc2:	681a      	ldr	r2, [r3, #0]
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010bc8:	6879      	ldr	r1, [r7, #4]
 8010bca:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010bcc:	440b      	add	r3, r1
 8010bce:	1ad3      	subs	r3, r2, r3
 8010bd0:	3301      	adds	r3, #1
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	f300 841b 	bgt.w	801140e <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010bdc:	4b7a      	ldr	r3, [pc, #488]	@ (8010dc8 <tcp_receive+0x884>)
 8010bde:	681b      	ldr	r3, [r3, #0]
 8010be0:	429a      	cmp	r2, r3
 8010be2:	f040 8298 	bne.w	8011116 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8010be6:	4b79      	ldr	r3, [pc, #484]	@ (8010dcc <tcp_receive+0x888>)
 8010be8:	891c      	ldrh	r4, [r3, #8]
 8010bea:	4b78      	ldr	r3, [pc, #480]	@ (8010dcc <tcp_receive+0x888>)
 8010bec:	68db      	ldr	r3, [r3, #12]
 8010bee:	899b      	ldrh	r3, [r3, #12]
 8010bf0:	b29b      	uxth	r3, r3
 8010bf2:	4618      	mov	r0, r3
 8010bf4:	f7fa fb96 	bl	800b324 <lwip_htons>
 8010bf8:	4603      	mov	r3, r0
 8010bfa:	b2db      	uxtb	r3, r3
 8010bfc:	f003 0303 	and.w	r3, r3, #3
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	d001      	beq.n	8010c08 <tcp_receive+0x6c4>
 8010c04:	2301      	movs	r3, #1
 8010c06:	e000      	b.n	8010c0a <tcp_receive+0x6c6>
 8010c08:	2300      	movs	r3, #0
 8010c0a:	4423      	add	r3, r4
 8010c0c:	b29a      	uxth	r2, r3
 8010c0e:	4b70      	ldr	r3, [pc, #448]	@ (8010dd0 <tcp_receive+0x88c>)
 8010c10:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010c16:	4b6e      	ldr	r3, [pc, #440]	@ (8010dd0 <tcp_receive+0x88c>)
 8010c18:	881b      	ldrh	r3, [r3, #0]
 8010c1a:	429a      	cmp	r2, r3
 8010c1c:	d274      	bcs.n	8010d08 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010c1e:	4b6b      	ldr	r3, [pc, #428]	@ (8010dcc <tcp_receive+0x888>)
 8010c20:	68db      	ldr	r3, [r3, #12]
 8010c22:	899b      	ldrh	r3, [r3, #12]
 8010c24:	b29b      	uxth	r3, r3
 8010c26:	4618      	mov	r0, r3
 8010c28:	f7fa fb7c 	bl	800b324 <lwip_htons>
 8010c2c:	4603      	mov	r3, r0
 8010c2e:	b2db      	uxtb	r3, r3
 8010c30:	f003 0301 	and.w	r3, r3, #1
 8010c34:	2b00      	cmp	r3, #0
 8010c36:	d01e      	beq.n	8010c76 <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8010c38:	4b64      	ldr	r3, [pc, #400]	@ (8010dcc <tcp_receive+0x888>)
 8010c3a:	68db      	ldr	r3, [r3, #12]
 8010c3c:	899b      	ldrh	r3, [r3, #12]
 8010c3e:	b29b      	uxth	r3, r3
 8010c40:	b21b      	sxth	r3, r3
 8010c42:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8010c46:	b21c      	sxth	r4, r3
 8010c48:	4b60      	ldr	r3, [pc, #384]	@ (8010dcc <tcp_receive+0x888>)
 8010c4a:	68db      	ldr	r3, [r3, #12]
 8010c4c:	899b      	ldrh	r3, [r3, #12]
 8010c4e:	b29b      	uxth	r3, r3
 8010c50:	4618      	mov	r0, r3
 8010c52:	f7fa fb67 	bl	800b324 <lwip_htons>
 8010c56:	4603      	mov	r3, r0
 8010c58:	b2db      	uxtb	r3, r3
 8010c5a:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8010c5e:	b29b      	uxth	r3, r3
 8010c60:	4618      	mov	r0, r3
 8010c62:	f7fa fb5f 	bl	800b324 <lwip_htons>
 8010c66:	4603      	mov	r3, r0
 8010c68:	b21b      	sxth	r3, r3
 8010c6a:	4323      	orrs	r3, r4
 8010c6c:	b21a      	sxth	r2, r3
 8010c6e:	4b57      	ldr	r3, [pc, #348]	@ (8010dcc <tcp_receive+0x888>)
 8010c70:	68db      	ldr	r3, [r3, #12]
 8010c72:	b292      	uxth	r2, r2
 8010c74:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8010c76:	687b      	ldr	r3, [r7, #4]
 8010c78:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010c7a:	4b54      	ldr	r3, [pc, #336]	@ (8010dcc <tcp_receive+0x888>)
 8010c7c:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8010c7e:	4b53      	ldr	r3, [pc, #332]	@ (8010dcc <tcp_receive+0x888>)
 8010c80:	68db      	ldr	r3, [r3, #12]
 8010c82:	899b      	ldrh	r3, [r3, #12]
 8010c84:	b29b      	uxth	r3, r3
 8010c86:	4618      	mov	r0, r3
 8010c88:	f7fa fb4c 	bl	800b324 <lwip_htons>
 8010c8c:	4603      	mov	r3, r0
 8010c8e:	b2db      	uxtb	r3, r3
 8010c90:	f003 0302 	and.w	r3, r3, #2
 8010c94:	2b00      	cmp	r3, #0
 8010c96:	d005      	beq.n	8010ca4 <tcp_receive+0x760>
            inseg.len -= 1;
 8010c98:	4b4c      	ldr	r3, [pc, #304]	@ (8010dcc <tcp_receive+0x888>)
 8010c9a:	891b      	ldrh	r3, [r3, #8]
 8010c9c:	3b01      	subs	r3, #1
 8010c9e:	b29a      	uxth	r2, r3
 8010ca0:	4b4a      	ldr	r3, [pc, #296]	@ (8010dcc <tcp_receive+0x888>)
 8010ca2:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8010ca4:	4b49      	ldr	r3, [pc, #292]	@ (8010dcc <tcp_receive+0x888>)
 8010ca6:	685b      	ldr	r3, [r3, #4]
 8010ca8:	4a48      	ldr	r2, [pc, #288]	@ (8010dcc <tcp_receive+0x888>)
 8010caa:	8912      	ldrh	r2, [r2, #8]
 8010cac:	4611      	mov	r1, r2
 8010cae:	4618      	mov	r0, r3
 8010cb0:	f7fc f86a 	bl	800cd88 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8010cb4:	4b45      	ldr	r3, [pc, #276]	@ (8010dcc <tcp_receive+0x888>)
 8010cb6:	891c      	ldrh	r4, [r3, #8]
 8010cb8:	4b44      	ldr	r3, [pc, #272]	@ (8010dcc <tcp_receive+0x888>)
 8010cba:	68db      	ldr	r3, [r3, #12]
 8010cbc:	899b      	ldrh	r3, [r3, #12]
 8010cbe:	b29b      	uxth	r3, r3
 8010cc0:	4618      	mov	r0, r3
 8010cc2:	f7fa fb2f 	bl	800b324 <lwip_htons>
 8010cc6:	4603      	mov	r3, r0
 8010cc8:	b2db      	uxtb	r3, r3
 8010cca:	f003 0303 	and.w	r3, r3, #3
 8010cce:	2b00      	cmp	r3, #0
 8010cd0:	d001      	beq.n	8010cd6 <tcp_receive+0x792>
 8010cd2:	2301      	movs	r3, #1
 8010cd4:	e000      	b.n	8010cd8 <tcp_receive+0x794>
 8010cd6:	2300      	movs	r3, #0
 8010cd8:	4423      	add	r3, r4
 8010cda:	b29a      	uxth	r2, r3
 8010cdc:	4b3c      	ldr	r3, [pc, #240]	@ (8010dd0 <tcp_receive+0x88c>)
 8010cde:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8010ce0:	4b3b      	ldr	r3, [pc, #236]	@ (8010dd0 <tcp_receive+0x88c>)
 8010ce2:	881b      	ldrh	r3, [r3, #0]
 8010ce4:	461a      	mov	r2, r3
 8010ce6:	4b38      	ldr	r3, [pc, #224]	@ (8010dc8 <tcp_receive+0x884>)
 8010ce8:	681b      	ldr	r3, [r3, #0]
 8010cea:	441a      	add	r2, r3
 8010cec:	687b      	ldr	r3, [r7, #4]
 8010cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010cf0:	6879      	ldr	r1, [r7, #4]
 8010cf2:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010cf4:	440b      	add	r3, r1
 8010cf6:	429a      	cmp	r2, r3
 8010cf8:	d006      	beq.n	8010d08 <tcp_receive+0x7c4>
 8010cfa:	4b36      	ldr	r3, [pc, #216]	@ (8010dd4 <tcp_receive+0x890>)
 8010cfc:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8010d00:	4935      	ldr	r1, [pc, #212]	@ (8010dd8 <tcp_receive+0x894>)
 8010d02:	4836      	ldr	r0, [pc, #216]	@ (8010ddc <tcp_receive+0x898>)
 8010d04:	f005 fb44 	bl	8016390 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	f000 80e6 	beq.w	8010ede <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010d12:	4b2e      	ldr	r3, [pc, #184]	@ (8010dcc <tcp_receive+0x888>)
 8010d14:	68db      	ldr	r3, [r3, #12]
 8010d16:	899b      	ldrh	r3, [r3, #12]
 8010d18:	b29b      	uxth	r3, r3
 8010d1a:	4618      	mov	r0, r3
 8010d1c:	f7fa fb02 	bl	800b324 <lwip_htons>
 8010d20:	4603      	mov	r3, r0
 8010d22:	b2db      	uxtb	r3, r3
 8010d24:	f003 0301 	and.w	r3, r3, #1
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	d010      	beq.n	8010d4e <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8010d2c:	e00a      	b.n	8010d44 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010d32:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010d38:	681a      	ldr	r2, [r3, #0]
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8010d3e:	68f8      	ldr	r0, [r7, #12]
 8010d40:	f7fd fd93 	bl	800e86a <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	d1f0      	bne.n	8010d2e <tcp_receive+0x7ea>
 8010d4c:	e0c7      	b.n	8010ede <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010d52:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8010d54:	e051      	b.n	8010dfa <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8010d56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010d58:	68db      	ldr	r3, [r3, #12]
 8010d5a:	899b      	ldrh	r3, [r3, #12]
 8010d5c:	b29b      	uxth	r3, r3
 8010d5e:	4618      	mov	r0, r3
 8010d60:	f7fa fae0 	bl	800b324 <lwip_htons>
 8010d64:	4603      	mov	r3, r0
 8010d66:	b2db      	uxtb	r3, r3
 8010d68:	f003 0301 	and.w	r3, r3, #1
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d03c      	beq.n	8010dea <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8010d70:	4b16      	ldr	r3, [pc, #88]	@ (8010dcc <tcp_receive+0x888>)
 8010d72:	68db      	ldr	r3, [r3, #12]
 8010d74:	899b      	ldrh	r3, [r3, #12]
 8010d76:	b29b      	uxth	r3, r3
 8010d78:	4618      	mov	r0, r3
 8010d7a:	f7fa fad3 	bl	800b324 <lwip_htons>
 8010d7e:	4603      	mov	r3, r0
 8010d80:	b2db      	uxtb	r3, r3
 8010d82:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	d12f      	bne.n	8010dea <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8010d8a:	4b10      	ldr	r3, [pc, #64]	@ (8010dcc <tcp_receive+0x888>)
 8010d8c:	68db      	ldr	r3, [r3, #12]
 8010d8e:	899b      	ldrh	r3, [r3, #12]
 8010d90:	b29c      	uxth	r4, r3
 8010d92:	2001      	movs	r0, #1
 8010d94:	f7fa fac6 	bl	800b324 <lwip_htons>
 8010d98:	4603      	mov	r3, r0
 8010d9a:	461a      	mov	r2, r3
 8010d9c:	4b0b      	ldr	r3, [pc, #44]	@ (8010dcc <tcp_receive+0x888>)
 8010d9e:	68db      	ldr	r3, [r3, #12]
 8010da0:	4322      	orrs	r2, r4
 8010da2:	b292      	uxth	r2, r2
 8010da4:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8010da6:	4b09      	ldr	r3, [pc, #36]	@ (8010dcc <tcp_receive+0x888>)
 8010da8:	891c      	ldrh	r4, [r3, #8]
 8010daa:	4b08      	ldr	r3, [pc, #32]	@ (8010dcc <tcp_receive+0x888>)
 8010dac:	68db      	ldr	r3, [r3, #12]
 8010dae:	899b      	ldrh	r3, [r3, #12]
 8010db0:	b29b      	uxth	r3, r3
 8010db2:	4618      	mov	r0, r3
 8010db4:	f7fa fab6 	bl	800b324 <lwip_htons>
 8010db8:	4603      	mov	r3, r0
 8010dba:	b2db      	uxtb	r3, r3
 8010dbc:	f003 0303 	and.w	r3, r3, #3
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	d00d      	beq.n	8010de0 <tcp_receive+0x89c>
 8010dc4:	2301      	movs	r3, #1
 8010dc6:	e00c      	b.n	8010de2 <tcp_receive+0x89e>
 8010dc8:	20066800 	.word	0x20066800
 8010dcc:	200667e0 	.word	0x200667e0
 8010dd0:	2006680a 	.word	0x2006680a
 8010dd4:	08018c58 	.word	0x08018c58
 8010dd8:	08019000 	.word	0x08019000
 8010ddc:	08018ca4 	.word	0x08018ca4
 8010de0:	2300      	movs	r3, #0
 8010de2:	4423      	add	r3, r4
 8010de4:	b29a      	uxth	r2, r3
 8010de6:	4b98      	ldr	r3, [pc, #608]	@ (8011048 <tcp_receive+0xb04>)
 8010de8:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8010dea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010dec:	613b      	str	r3, [r7, #16]
              next = next->next;
 8010dee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010df0:	681b      	ldr	r3, [r3, #0]
 8010df2:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 8010df4:	6938      	ldr	r0, [r7, #16]
 8010df6:	f7fd fd38 	bl	800e86a <tcp_seg_free>
            while (next &&
 8010dfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010dfc:	2b00      	cmp	r3, #0
 8010dfe:	d00e      	beq.n	8010e1e <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8010e00:	4b91      	ldr	r3, [pc, #580]	@ (8011048 <tcp_receive+0xb04>)
 8010e02:	881b      	ldrh	r3, [r3, #0]
 8010e04:	461a      	mov	r2, r3
 8010e06:	4b91      	ldr	r3, [pc, #580]	@ (801104c <tcp_receive+0xb08>)
 8010e08:	681b      	ldr	r3, [r3, #0]
 8010e0a:	441a      	add	r2, r3
 8010e0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e0e:	68db      	ldr	r3, [r3, #12]
 8010e10:	685b      	ldr	r3, [r3, #4]
 8010e12:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010e14:	8909      	ldrh	r1, [r1, #8]
 8010e16:	440b      	add	r3, r1
 8010e18:	1ad3      	subs	r3, r2, r3
            while (next &&
 8010e1a:	2b00      	cmp	r3, #0
 8010e1c:	da9b      	bge.n	8010d56 <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8010e1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	d059      	beq.n	8010ed8 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8010e24:	4b88      	ldr	r3, [pc, #544]	@ (8011048 <tcp_receive+0xb04>)
 8010e26:	881b      	ldrh	r3, [r3, #0]
 8010e28:	461a      	mov	r2, r3
 8010e2a:	4b88      	ldr	r3, [pc, #544]	@ (801104c <tcp_receive+0xb08>)
 8010e2c:	681b      	ldr	r3, [r3, #0]
 8010e2e:	441a      	add	r2, r3
 8010e30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e32:	68db      	ldr	r3, [r3, #12]
 8010e34:	685b      	ldr	r3, [r3, #4]
 8010e36:	1ad3      	subs	r3, r2, r3
            if (next &&
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	dd4d      	ble.n	8010ed8 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8010e3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e3e:	68db      	ldr	r3, [r3, #12]
 8010e40:	685b      	ldr	r3, [r3, #4]
 8010e42:	b29a      	uxth	r2, r3
 8010e44:	4b81      	ldr	r3, [pc, #516]	@ (801104c <tcp_receive+0xb08>)
 8010e46:	681b      	ldr	r3, [r3, #0]
 8010e48:	b29b      	uxth	r3, r3
 8010e4a:	1ad3      	subs	r3, r2, r3
 8010e4c:	b29a      	uxth	r2, r3
 8010e4e:	4b80      	ldr	r3, [pc, #512]	@ (8011050 <tcp_receive+0xb0c>)
 8010e50:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8010e52:	4b7f      	ldr	r3, [pc, #508]	@ (8011050 <tcp_receive+0xb0c>)
 8010e54:	68db      	ldr	r3, [r3, #12]
 8010e56:	899b      	ldrh	r3, [r3, #12]
 8010e58:	b29b      	uxth	r3, r3
 8010e5a:	4618      	mov	r0, r3
 8010e5c:	f7fa fa62 	bl	800b324 <lwip_htons>
 8010e60:	4603      	mov	r3, r0
 8010e62:	b2db      	uxtb	r3, r3
 8010e64:	f003 0302 	and.w	r3, r3, #2
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d005      	beq.n	8010e78 <tcp_receive+0x934>
                inseg.len -= 1;
 8010e6c:	4b78      	ldr	r3, [pc, #480]	@ (8011050 <tcp_receive+0xb0c>)
 8010e6e:	891b      	ldrh	r3, [r3, #8]
 8010e70:	3b01      	subs	r3, #1
 8010e72:	b29a      	uxth	r2, r3
 8010e74:	4b76      	ldr	r3, [pc, #472]	@ (8011050 <tcp_receive+0xb0c>)
 8010e76:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8010e78:	4b75      	ldr	r3, [pc, #468]	@ (8011050 <tcp_receive+0xb0c>)
 8010e7a:	685b      	ldr	r3, [r3, #4]
 8010e7c:	4a74      	ldr	r2, [pc, #464]	@ (8011050 <tcp_receive+0xb0c>)
 8010e7e:	8912      	ldrh	r2, [r2, #8]
 8010e80:	4611      	mov	r1, r2
 8010e82:	4618      	mov	r0, r3
 8010e84:	f7fb ff80 	bl	800cd88 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8010e88:	4b71      	ldr	r3, [pc, #452]	@ (8011050 <tcp_receive+0xb0c>)
 8010e8a:	891c      	ldrh	r4, [r3, #8]
 8010e8c:	4b70      	ldr	r3, [pc, #448]	@ (8011050 <tcp_receive+0xb0c>)
 8010e8e:	68db      	ldr	r3, [r3, #12]
 8010e90:	899b      	ldrh	r3, [r3, #12]
 8010e92:	b29b      	uxth	r3, r3
 8010e94:	4618      	mov	r0, r3
 8010e96:	f7fa fa45 	bl	800b324 <lwip_htons>
 8010e9a:	4603      	mov	r3, r0
 8010e9c:	b2db      	uxtb	r3, r3
 8010e9e:	f003 0303 	and.w	r3, r3, #3
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	d001      	beq.n	8010eaa <tcp_receive+0x966>
 8010ea6:	2301      	movs	r3, #1
 8010ea8:	e000      	b.n	8010eac <tcp_receive+0x968>
 8010eaa:	2300      	movs	r3, #0
 8010eac:	4423      	add	r3, r4
 8010eae:	b29a      	uxth	r2, r3
 8010eb0:	4b65      	ldr	r3, [pc, #404]	@ (8011048 <tcp_receive+0xb04>)
 8010eb2:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8010eb4:	4b64      	ldr	r3, [pc, #400]	@ (8011048 <tcp_receive+0xb04>)
 8010eb6:	881b      	ldrh	r3, [r3, #0]
 8010eb8:	461a      	mov	r2, r3
 8010eba:	4b64      	ldr	r3, [pc, #400]	@ (801104c <tcp_receive+0xb08>)
 8010ebc:	681b      	ldr	r3, [r3, #0]
 8010ebe:	441a      	add	r2, r3
 8010ec0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ec2:	68db      	ldr	r3, [r3, #12]
 8010ec4:	685b      	ldr	r3, [r3, #4]
 8010ec6:	429a      	cmp	r2, r3
 8010ec8:	d006      	beq.n	8010ed8 <tcp_receive+0x994>
 8010eca:	4b62      	ldr	r3, [pc, #392]	@ (8011054 <tcp_receive+0xb10>)
 8010ecc:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8010ed0:	4961      	ldr	r1, [pc, #388]	@ (8011058 <tcp_receive+0xb14>)
 8010ed2:	4862      	ldr	r0, [pc, #392]	@ (801105c <tcp_receive+0xb18>)
 8010ed4:	f005 fa5c 	bl	8016390 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010edc:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8010ede:	4b5a      	ldr	r3, [pc, #360]	@ (8011048 <tcp_receive+0xb04>)
 8010ee0:	881b      	ldrh	r3, [r3, #0]
 8010ee2:	461a      	mov	r2, r3
 8010ee4:	4b59      	ldr	r3, [pc, #356]	@ (801104c <tcp_receive+0xb08>)
 8010ee6:	681b      	ldr	r3, [r3, #0]
 8010ee8:	441a      	add	r2, r3
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010ef2:	4b55      	ldr	r3, [pc, #340]	@ (8011048 <tcp_receive+0xb04>)
 8010ef4:	881b      	ldrh	r3, [r3, #0]
 8010ef6:	429a      	cmp	r2, r3
 8010ef8:	d206      	bcs.n	8010f08 <tcp_receive+0x9c4>
 8010efa:	4b56      	ldr	r3, [pc, #344]	@ (8011054 <tcp_receive+0xb10>)
 8010efc:	f240 6207 	movw	r2, #1543	@ 0x607
 8010f00:	4957      	ldr	r1, [pc, #348]	@ (8011060 <tcp_receive+0xb1c>)
 8010f02:	4856      	ldr	r0, [pc, #344]	@ (801105c <tcp_receive+0xb18>)
 8010f04:	f005 fa44 	bl	8016390 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8010f08:	687b      	ldr	r3, [r7, #4]
 8010f0a:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010f0c:	4b4e      	ldr	r3, [pc, #312]	@ (8011048 <tcp_receive+0xb04>)
 8010f0e:	881b      	ldrh	r3, [r3, #0]
 8010f10:	1ad3      	subs	r3, r2, r3
 8010f12:	b29a      	uxth	r2, r3
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8010f18:	6878      	ldr	r0, [r7, #4]
 8010f1a:	f7fc ffc5 	bl	800dea8 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8010f1e:	4b4c      	ldr	r3, [pc, #304]	@ (8011050 <tcp_receive+0xb0c>)
 8010f20:	685b      	ldr	r3, [r3, #4]
 8010f22:	891b      	ldrh	r3, [r3, #8]
 8010f24:	2b00      	cmp	r3, #0
 8010f26:	d006      	beq.n	8010f36 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8010f28:	4b49      	ldr	r3, [pc, #292]	@ (8011050 <tcp_receive+0xb0c>)
 8010f2a:	685b      	ldr	r3, [r3, #4]
 8010f2c:	4a4d      	ldr	r2, [pc, #308]	@ (8011064 <tcp_receive+0xb20>)
 8010f2e:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8010f30:	4b47      	ldr	r3, [pc, #284]	@ (8011050 <tcp_receive+0xb0c>)
 8010f32:	2200      	movs	r2, #0
 8010f34:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010f36:	4b46      	ldr	r3, [pc, #280]	@ (8011050 <tcp_receive+0xb0c>)
 8010f38:	68db      	ldr	r3, [r3, #12]
 8010f3a:	899b      	ldrh	r3, [r3, #12]
 8010f3c:	b29b      	uxth	r3, r3
 8010f3e:	4618      	mov	r0, r3
 8010f40:	f7fa f9f0 	bl	800b324 <lwip_htons>
 8010f44:	4603      	mov	r3, r0
 8010f46:	b2db      	uxtb	r3, r3
 8010f48:	f003 0301 	and.w	r3, r3, #1
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	f000 80b8 	beq.w	80110c2 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8010f52:	4b45      	ldr	r3, [pc, #276]	@ (8011068 <tcp_receive+0xb24>)
 8010f54:	781b      	ldrb	r3, [r3, #0]
 8010f56:	f043 0320 	orr.w	r3, r3, #32
 8010f5a:	b2da      	uxtb	r2, r3
 8010f5c:	4b42      	ldr	r3, [pc, #264]	@ (8011068 <tcp_receive+0xb24>)
 8010f5e:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8010f60:	e0af      	b.n	80110c2 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8010f62:	687b      	ldr	r3, [r7, #4]
 8010f64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010f66:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010f6c:	68db      	ldr	r3, [r3, #12]
 8010f6e:	685b      	ldr	r3, [r3, #4]
 8010f70:	4a36      	ldr	r2, [pc, #216]	@ (801104c <tcp_receive+0xb08>)
 8010f72:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8010f74:	68bb      	ldr	r3, [r7, #8]
 8010f76:	891b      	ldrh	r3, [r3, #8]
 8010f78:	461c      	mov	r4, r3
 8010f7a:	68bb      	ldr	r3, [r7, #8]
 8010f7c:	68db      	ldr	r3, [r3, #12]
 8010f7e:	899b      	ldrh	r3, [r3, #12]
 8010f80:	b29b      	uxth	r3, r3
 8010f82:	4618      	mov	r0, r3
 8010f84:	f7fa f9ce 	bl	800b324 <lwip_htons>
 8010f88:	4603      	mov	r3, r0
 8010f8a:	b2db      	uxtb	r3, r3
 8010f8c:	f003 0303 	and.w	r3, r3, #3
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d001      	beq.n	8010f98 <tcp_receive+0xa54>
 8010f94:	2301      	movs	r3, #1
 8010f96:	e000      	b.n	8010f9a <tcp_receive+0xa56>
 8010f98:	2300      	movs	r3, #0
 8010f9a:	191a      	adds	r2, r3, r4
 8010f9c:	687b      	ldr	r3, [r7, #4]
 8010f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010fa0:	441a      	add	r2, r3
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010faa:	461c      	mov	r4, r3
 8010fac:	68bb      	ldr	r3, [r7, #8]
 8010fae:	891b      	ldrh	r3, [r3, #8]
 8010fb0:	461d      	mov	r5, r3
 8010fb2:	68bb      	ldr	r3, [r7, #8]
 8010fb4:	68db      	ldr	r3, [r3, #12]
 8010fb6:	899b      	ldrh	r3, [r3, #12]
 8010fb8:	b29b      	uxth	r3, r3
 8010fba:	4618      	mov	r0, r3
 8010fbc:	f7fa f9b2 	bl	800b324 <lwip_htons>
 8010fc0:	4603      	mov	r3, r0
 8010fc2:	b2db      	uxtb	r3, r3
 8010fc4:	f003 0303 	and.w	r3, r3, #3
 8010fc8:	2b00      	cmp	r3, #0
 8010fca:	d001      	beq.n	8010fd0 <tcp_receive+0xa8c>
 8010fcc:	2301      	movs	r3, #1
 8010fce:	e000      	b.n	8010fd2 <tcp_receive+0xa8e>
 8010fd0:	2300      	movs	r3, #0
 8010fd2:	442b      	add	r3, r5
 8010fd4:	429c      	cmp	r4, r3
 8010fd6:	d206      	bcs.n	8010fe6 <tcp_receive+0xaa2>
 8010fd8:	4b1e      	ldr	r3, [pc, #120]	@ (8011054 <tcp_receive+0xb10>)
 8010fda:	f240 622b 	movw	r2, #1579	@ 0x62b
 8010fde:	4923      	ldr	r1, [pc, #140]	@ (801106c <tcp_receive+0xb28>)
 8010fe0:	481e      	ldr	r0, [pc, #120]	@ (801105c <tcp_receive+0xb18>)
 8010fe2:	f005 f9d5 	bl	8016390 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8010fe6:	68bb      	ldr	r3, [r7, #8]
 8010fe8:	891b      	ldrh	r3, [r3, #8]
 8010fea:	461c      	mov	r4, r3
 8010fec:	68bb      	ldr	r3, [r7, #8]
 8010fee:	68db      	ldr	r3, [r3, #12]
 8010ff0:	899b      	ldrh	r3, [r3, #12]
 8010ff2:	b29b      	uxth	r3, r3
 8010ff4:	4618      	mov	r0, r3
 8010ff6:	f7fa f995 	bl	800b324 <lwip_htons>
 8010ffa:	4603      	mov	r3, r0
 8010ffc:	b2db      	uxtb	r3, r3
 8010ffe:	f003 0303 	and.w	r3, r3, #3
 8011002:	2b00      	cmp	r3, #0
 8011004:	d001      	beq.n	801100a <tcp_receive+0xac6>
 8011006:	2301      	movs	r3, #1
 8011008:	e000      	b.n	801100c <tcp_receive+0xac8>
 801100a:	2300      	movs	r3, #0
 801100c:	1919      	adds	r1, r3, r4
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8011012:	b28b      	uxth	r3, r1
 8011014:	1ad3      	subs	r3, r2, r3
 8011016:	b29a      	uxth	r2, r3
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 801101c:	6878      	ldr	r0, [r7, #4]
 801101e:	f7fc ff43 	bl	800dea8 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8011022:	68bb      	ldr	r3, [r7, #8]
 8011024:	685b      	ldr	r3, [r3, #4]
 8011026:	891b      	ldrh	r3, [r3, #8]
 8011028:	2b00      	cmp	r3, #0
 801102a:	d028      	beq.n	801107e <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 801102c:	4b0d      	ldr	r3, [pc, #52]	@ (8011064 <tcp_receive+0xb20>)
 801102e:	681b      	ldr	r3, [r3, #0]
 8011030:	2b00      	cmp	r3, #0
 8011032:	d01d      	beq.n	8011070 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8011034:	4b0b      	ldr	r3, [pc, #44]	@ (8011064 <tcp_receive+0xb20>)
 8011036:	681a      	ldr	r2, [r3, #0]
 8011038:	68bb      	ldr	r3, [r7, #8]
 801103a:	685b      	ldr	r3, [r3, #4]
 801103c:	4619      	mov	r1, r3
 801103e:	4610      	mov	r0, r2
 8011040:	f7fc f8f6 	bl	800d230 <pbuf_cat>
 8011044:	e018      	b.n	8011078 <tcp_receive+0xb34>
 8011046:	bf00      	nop
 8011048:	2006680a 	.word	0x2006680a
 801104c:	20066800 	.word	0x20066800
 8011050:	200667e0 	.word	0x200667e0
 8011054:	08018c58 	.word	0x08018c58
 8011058:	08019038 	.word	0x08019038
 801105c:	08018ca4 	.word	0x08018ca4
 8011060:	08019074 	.word	0x08019074
 8011064:	20066810 	.word	0x20066810
 8011068:	2006680d 	.word	0x2006680d
 801106c:	08019094 	.word	0x08019094
            } else {
              recv_data = cseg->p;
 8011070:	68bb      	ldr	r3, [r7, #8]
 8011072:	685b      	ldr	r3, [r3, #4]
 8011074:	4a70      	ldr	r2, [pc, #448]	@ (8011238 <tcp_receive+0xcf4>)
 8011076:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8011078:	68bb      	ldr	r3, [r7, #8]
 801107a:	2200      	movs	r2, #0
 801107c:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801107e:	68bb      	ldr	r3, [r7, #8]
 8011080:	68db      	ldr	r3, [r3, #12]
 8011082:	899b      	ldrh	r3, [r3, #12]
 8011084:	b29b      	uxth	r3, r3
 8011086:	4618      	mov	r0, r3
 8011088:	f7fa f94c 	bl	800b324 <lwip_htons>
 801108c:	4603      	mov	r3, r0
 801108e:	b2db      	uxtb	r3, r3
 8011090:	f003 0301 	and.w	r3, r3, #1
 8011094:	2b00      	cmp	r3, #0
 8011096:	d00d      	beq.n	80110b4 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8011098:	4b68      	ldr	r3, [pc, #416]	@ (801123c <tcp_receive+0xcf8>)
 801109a:	781b      	ldrb	r3, [r3, #0]
 801109c:	f043 0320 	orr.w	r3, r3, #32
 80110a0:	b2da      	uxtb	r2, r3
 80110a2:	4b66      	ldr	r3, [pc, #408]	@ (801123c <tcp_receive+0xcf8>)
 80110a4:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80110a6:	687b      	ldr	r3, [r7, #4]
 80110a8:	7d1b      	ldrb	r3, [r3, #20]
 80110aa:	2b04      	cmp	r3, #4
 80110ac:	d102      	bne.n	80110b4 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 80110ae:	687b      	ldr	r3, [r7, #4]
 80110b0:	2207      	movs	r2, #7
 80110b2:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 80110b4:	68bb      	ldr	r3, [r7, #8]
 80110b6:	681a      	ldr	r2, [r3, #0]
 80110b8:	687b      	ldr	r3, [r7, #4]
 80110ba:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 80110bc:	68b8      	ldr	r0, [r7, #8]
 80110be:	f7fd fbd4 	bl	800e86a <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 80110c2:	687b      	ldr	r3, [r7, #4]
 80110c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80110c6:	2b00      	cmp	r3, #0
 80110c8:	d008      	beq.n	80110dc <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80110ce:	68db      	ldr	r3, [r3, #12]
 80110d0:	685a      	ldr	r2, [r3, #4]
 80110d2:	687b      	ldr	r3, [r7, #4]
 80110d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 80110d6:	429a      	cmp	r2, r3
 80110d8:	f43f af43 	beq.w	8010f62 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	8b5b      	ldrh	r3, [r3, #26]
 80110e0:	f003 0301 	and.w	r3, r3, #1
 80110e4:	2b00      	cmp	r3, #0
 80110e6:	d00e      	beq.n	8011106 <tcp_receive+0xbc2>
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	8b5b      	ldrh	r3, [r3, #26]
 80110ec:	f023 0301 	bic.w	r3, r3, #1
 80110f0:	b29a      	uxth	r2, r3
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	835a      	strh	r2, [r3, #26]
 80110f6:	687b      	ldr	r3, [r7, #4]
 80110f8:	8b5b      	ldrh	r3, [r3, #26]
 80110fa:	f043 0302 	orr.w	r3, r3, #2
 80110fe:	b29a      	uxth	r2, r3
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8011104:	e187      	b.n	8011416 <tcp_receive+0xed2>
        tcp_ack(pcb);
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	8b5b      	ldrh	r3, [r3, #26]
 801110a:	f043 0301 	orr.w	r3, r3, #1
 801110e:	b29a      	uxth	r2, r3
 8011110:	687b      	ldr	r3, [r7, #4]
 8011112:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8011114:	e17f      	b.n	8011416 <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801111a:	2b00      	cmp	r3, #0
 801111c:	d106      	bne.n	801112c <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801111e:	4848      	ldr	r0, [pc, #288]	@ (8011240 <tcp_receive+0xcfc>)
 8011120:	f7fd fbbc 	bl	800e89c <tcp_seg_copy>
 8011124:	4602      	mov	r2, r0
 8011126:	687b      	ldr	r3, [r7, #4]
 8011128:	675a      	str	r2, [r3, #116]	@ 0x74
 801112a:	e16c      	b.n	8011406 <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 801112c:	2300      	movs	r3, #0
 801112e:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8011130:	687b      	ldr	r3, [r7, #4]
 8011132:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011134:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011136:	e156      	b.n	80113e6 <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 8011138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801113a:	68db      	ldr	r3, [r3, #12]
 801113c:	685a      	ldr	r2, [r3, #4]
 801113e:	4b41      	ldr	r3, [pc, #260]	@ (8011244 <tcp_receive+0xd00>)
 8011140:	681b      	ldr	r3, [r3, #0]
 8011142:	429a      	cmp	r2, r3
 8011144:	d11d      	bne.n	8011182 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8011146:	4b3e      	ldr	r3, [pc, #248]	@ (8011240 <tcp_receive+0xcfc>)
 8011148:	891a      	ldrh	r2, [r3, #8]
 801114a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801114c:	891b      	ldrh	r3, [r3, #8]
 801114e:	429a      	cmp	r2, r3
 8011150:	f240 814e 	bls.w	80113f0 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8011154:	483a      	ldr	r0, [pc, #232]	@ (8011240 <tcp_receive+0xcfc>)
 8011156:	f7fd fba1 	bl	800e89c <tcp_seg_copy>
 801115a:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 801115c:	697b      	ldr	r3, [r7, #20]
 801115e:	2b00      	cmp	r3, #0
 8011160:	f000 8148 	beq.w	80113f4 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 8011164:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011166:	2b00      	cmp	r3, #0
 8011168:	d003      	beq.n	8011172 <tcp_receive+0xc2e>
                    prev->next = cseg;
 801116a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801116c:	697a      	ldr	r2, [r7, #20]
 801116e:	601a      	str	r2, [r3, #0]
 8011170:	e002      	b.n	8011178 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	697a      	ldr	r2, [r7, #20]
 8011176:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8011178:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801117a:	6978      	ldr	r0, [r7, #20]
 801117c:	f7ff f8de 	bl	801033c <tcp_oos_insert_segment>
                }
                break;
 8011180:	e138      	b.n	80113f4 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8011182:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011184:	2b00      	cmp	r3, #0
 8011186:	d117      	bne.n	80111b8 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8011188:	4b2e      	ldr	r3, [pc, #184]	@ (8011244 <tcp_receive+0xd00>)
 801118a:	681a      	ldr	r2, [r3, #0]
 801118c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801118e:	68db      	ldr	r3, [r3, #12]
 8011190:	685b      	ldr	r3, [r3, #4]
 8011192:	1ad3      	subs	r3, r2, r3
 8011194:	2b00      	cmp	r3, #0
 8011196:	da57      	bge.n	8011248 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8011198:	4829      	ldr	r0, [pc, #164]	@ (8011240 <tcp_receive+0xcfc>)
 801119a:	f7fd fb7f 	bl	800e89c <tcp_seg_copy>
 801119e:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 80111a0:	69bb      	ldr	r3, [r7, #24]
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	f000 8128 	beq.w	80113f8 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	69ba      	ldr	r2, [r7, #24]
 80111ac:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 80111ae:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80111b0:	69b8      	ldr	r0, [r7, #24]
 80111b2:	f7ff f8c3 	bl	801033c <tcp_oos_insert_segment>
                  }
                  break;
 80111b6:	e11f      	b.n	80113f8 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 80111b8:	4b22      	ldr	r3, [pc, #136]	@ (8011244 <tcp_receive+0xd00>)
 80111ba:	681a      	ldr	r2, [r3, #0]
 80111bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111be:	68db      	ldr	r3, [r3, #12]
 80111c0:	685b      	ldr	r3, [r3, #4]
 80111c2:	1ad3      	subs	r3, r2, r3
 80111c4:	3b01      	subs	r3, #1
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	db3e      	blt.n	8011248 <tcp_receive+0xd04>
 80111ca:	4b1e      	ldr	r3, [pc, #120]	@ (8011244 <tcp_receive+0xd00>)
 80111cc:	681a      	ldr	r2, [r3, #0]
 80111ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111d0:	68db      	ldr	r3, [r3, #12]
 80111d2:	685b      	ldr	r3, [r3, #4]
 80111d4:	1ad3      	subs	r3, r2, r3
 80111d6:	3301      	adds	r3, #1
 80111d8:	2b00      	cmp	r3, #0
 80111da:	dc35      	bgt.n	8011248 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80111dc:	4818      	ldr	r0, [pc, #96]	@ (8011240 <tcp_receive+0xcfc>)
 80111de:	f7fd fb5d 	bl	800e89c <tcp_seg_copy>
 80111e2:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 80111e4:	69fb      	ldr	r3, [r7, #28]
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	f000 8108 	beq.w	80113fc <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 80111ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111ee:	68db      	ldr	r3, [r3, #12]
 80111f0:	685b      	ldr	r3, [r3, #4]
 80111f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80111f4:	8912      	ldrh	r2, [r2, #8]
 80111f6:	441a      	add	r2, r3
 80111f8:	4b12      	ldr	r3, [pc, #72]	@ (8011244 <tcp_receive+0xd00>)
 80111fa:	681b      	ldr	r3, [r3, #0]
 80111fc:	1ad3      	subs	r3, r2, r3
 80111fe:	2b00      	cmp	r3, #0
 8011200:	dd12      	ble.n	8011228 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8011202:	4b10      	ldr	r3, [pc, #64]	@ (8011244 <tcp_receive+0xd00>)
 8011204:	681b      	ldr	r3, [r3, #0]
 8011206:	b29a      	uxth	r2, r3
 8011208:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801120a:	68db      	ldr	r3, [r3, #12]
 801120c:	685b      	ldr	r3, [r3, #4]
 801120e:	b29b      	uxth	r3, r3
 8011210:	1ad3      	subs	r3, r2, r3
 8011212:	b29a      	uxth	r2, r3
 8011214:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011216:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8011218:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801121a:	685a      	ldr	r2, [r3, #4]
 801121c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801121e:	891b      	ldrh	r3, [r3, #8]
 8011220:	4619      	mov	r1, r3
 8011222:	4610      	mov	r0, r2
 8011224:	f7fb fdb0 	bl	800cd88 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8011228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801122a:	69fa      	ldr	r2, [r7, #28]
 801122c:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801122e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011230:	69f8      	ldr	r0, [r7, #28]
 8011232:	f7ff f883 	bl	801033c <tcp_oos_insert_segment>
                  }
                  break;
 8011236:	e0e1      	b.n	80113fc <tcp_receive+0xeb8>
 8011238:	20066810 	.word	0x20066810
 801123c:	2006680d 	.word	0x2006680d
 8011240:	200667e0 	.word	0x200667e0
 8011244:	20066800 	.word	0x20066800
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8011248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801124a:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 801124c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801124e:	681b      	ldr	r3, [r3, #0]
 8011250:	2b00      	cmp	r3, #0
 8011252:	f040 80c5 	bne.w	80113e0 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8011256:	4b7f      	ldr	r3, [pc, #508]	@ (8011454 <tcp_receive+0xf10>)
 8011258:	681a      	ldr	r2, [r3, #0]
 801125a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801125c:	68db      	ldr	r3, [r3, #12]
 801125e:	685b      	ldr	r3, [r3, #4]
 8011260:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8011262:	2b00      	cmp	r3, #0
 8011264:	f340 80bc 	ble.w	80113e0 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8011268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801126a:	68db      	ldr	r3, [r3, #12]
 801126c:	899b      	ldrh	r3, [r3, #12]
 801126e:	b29b      	uxth	r3, r3
 8011270:	4618      	mov	r0, r3
 8011272:	f7fa f857 	bl	800b324 <lwip_htons>
 8011276:	4603      	mov	r3, r0
 8011278:	b2db      	uxtb	r3, r3
 801127a:	f003 0301 	and.w	r3, r3, #1
 801127e:	2b00      	cmp	r3, #0
 8011280:	f040 80be 	bne.w	8011400 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8011284:	4874      	ldr	r0, [pc, #464]	@ (8011458 <tcp_receive+0xf14>)
 8011286:	f7fd fb09 	bl	800e89c <tcp_seg_copy>
 801128a:	4602      	mov	r2, r0
 801128c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801128e:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8011290:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011292:	681b      	ldr	r3, [r3, #0]
 8011294:	2b00      	cmp	r3, #0
 8011296:	f000 80b5 	beq.w	8011404 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801129a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801129c:	68db      	ldr	r3, [r3, #12]
 801129e:	685b      	ldr	r3, [r3, #4]
 80112a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80112a2:	8912      	ldrh	r2, [r2, #8]
 80112a4:	441a      	add	r2, r3
 80112a6:	4b6b      	ldr	r3, [pc, #428]	@ (8011454 <tcp_receive+0xf10>)
 80112a8:	681b      	ldr	r3, [r3, #0]
 80112aa:	1ad3      	subs	r3, r2, r3
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	dd12      	ble.n	80112d6 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 80112b0:	4b68      	ldr	r3, [pc, #416]	@ (8011454 <tcp_receive+0xf10>)
 80112b2:	681b      	ldr	r3, [r3, #0]
 80112b4:	b29a      	uxth	r2, r3
 80112b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112b8:	68db      	ldr	r3, [r3, #12]
 80112ba:	685b      	ldr	r3, [r3, #4]
 80112bc:	b29b      	uxth	r3, r3
 80112be:	1ad3      	subs	r3, r2, r3
 80112c0:	b29a      	uxth	r2, r3
 80112c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112c4:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 80112c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112c8:	685a      	ldr	r2, [r3, #4]
 80112ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112cc:	891b      	ldrh	r3, [r3, #8]
 80112ce:	4619      	mov	r1, r3
 80112d0:	4610      	mov	r0, r2
 80112d2:	f7fb fd59 	bl	800cd88 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 80112d6:	4b61      	ldr	r3, [pc, #388]	@ (801145c <tcp_receive+0xf18>)
 80112d8:	881b      	ldrh	r3, [r3, #0]
 80112da:	461a      	mov	r2, r3
 80112dc:	4b5d      	ldr	r3, [pc, #372]	@ (8011454 <tcp_receive+0xf10>)
 80112de:	681b      	ldr	r3, [r3, #0]
 80112e0:	441a      	add	r2, r3
 80112e2:	687b      	ldr	r3, [r7, #4]
 80112e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112e6:	6879      	ldr	r1, [r7, #4]
 80112e8:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80112ea:	440b      	add	r3, r1
 80112ec:	1ad3      	subs	r3, r2, r3
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	f340 8088 	ble.w	8011404 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 80112f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112f6:	681b      	ldr	r3, [r3, #0]
 80112f8:	68db      	ldr	r3, [r3, #12]
 80112fa:	899b      	ldrh	r3, [r3, #12]
 80112fc:	b29b      	uxth	r3, r3
 80112fe:	4618      	mov	r0, r3
 8011300:	f7fa f810 	bl	800b324 <lwip_htons>
 8011304:	4603      	mov	r3, r0
 8011306:	b2db      	uxtb	r3, r3
 8011308:	f003 0301 	and.w	r3, r3, #1
 801130c:	2b00      	cmp	r3, #0
 801130e:	d021      	beq.n	8011354 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8011310:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011312:	681b      	ldr	r3, [r3, #0]
 8011314:	68db      	ldr	r3, [r3, #12]
 8011316:	899b      	ldrh	r3, [r3, #12]
 8011318:	b29b      	uxth	r3, r3
 801131a:	b21b      	sxth	r3, r3
 801131c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8011320:	b21c      	sxth	r4, r3
 8011322:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011324:	681b      	ldr	r3, [r3, #0]
 8011326:	68db      	ldr	r3, [r3, #12]
 8011328:	899b      	ldrh	r3, [r3, #12]
 801132a:	b29b      	uxth	r3, r3
 801132c:	4618      	mov	r0, r3
 801132e:	f7f9 fff9 	bl	800b324 <lwip_htons>
 8011332:	4603      	mov	r3, r0
 8011334:	b2db      	uxtb	r3, r3
 8011336:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 801133a:	b29b      	uxth	r3, r3
 801133c:	4618      	mov	r0, r3
 801133e:	f7f9 fff1 	bl	800b324 <lwip_htons>
 8011342:	4603      	mov	r3, r0
 8011344:	b21b      	sxth	r3, r3
 8011346:	4323      	orrs	r3, r4
 8011348:	b21a      	sxth	r2, r3
 801134a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801134c:	681b      	ldr	r3, [r3, #0]
 801134e:	68db      	ldr	r3, [r3, #12]
 8011350:	b292      	uxth	r2, r2
 8011352:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011358:	b29a      	uxth	r2, r3
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801135e:	4413      	add	r3, r2
 8011360:	b299      	uxth	r1, r3
 8011362:	4b3c      	ldr	r3, [pc, #240]	@ (8011454 <tcp_receive+0xf10>)
 8011364:	681b      	ldr	r3, [r3, #0]
 8011366:	b29a      	uxth	r2, r3
 8011368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801136a:	681b      	ldr	r3, [r3, #0]
 801136c:	1a8a      	subs	r2, r1, r2
 801136e:	b292      	uxth	r2, r2
 8011370:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8011372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011374:	681b      	ldr	r3, [r3, #0]
 8011376:	685a      	ldr	r2, [r3, #4]
 8011378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801137a:	681b      	ldr	r3, [r3, #0]
 801137c:	891b      	ldrh	r3, [r3, #8]
 801137e:	4619      	mov	r1, r3
 8011380:	4610      	mov	r0, r2
 8011382:	f7fb fd01 	bl	800cd88 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8011386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011388:	681b      	ldr	r3, [r3, #0]
 801138a:	891c      	ldrh	r4, [r3, #8]
 801138c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	68db      	ldr	r3, [r3, #12]
 8011392:	899b      	ldrh	r3, [r3, #12]
 8011394:	b29b      	uxth	r3, r3
 8011396:	4618      	mov	r0, r3
 8011398:	f7f9 ffc4 	bl	800b324 <lwip_htons>
 801139c:	4603      	mov	r3, r0
 801139e:	b2db      	uxtb	r3, r3
 80113a0:	f003 0303 	and.w	r3, r3, #3
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	d001      	beq.n	80113ac <tcp_receive+0xe68>
 80113a8:	2301      	movs	r3, #1
 80113aa:	e000      	b.n	80113ae <tcp_receive+0xe6a>
 80113ac:	2300      	movs	r3, #0
 80113ae:	4423      	add	r3, r4
 80113b0:	b29a      	uxth	r2, r3
 80113b2:	4b2a      	ldr	r3, [pc, #168]	@ (801145c <tcp_receive+0xf18>)
 80113b4:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80113b6:	4b29      	ldr	r3, [pc, #164]	@ (801145c <tcp_receive+0xf18>)
 80113b8:	881b      	ldrh	r3, [r3, #0]
 80113ba:	461a      	mov	r2, r3
 80113bc:	4b25      	ldr	r3, [pc, #148]	@ (8011454 <tcp_receive+0xf10>)
 80113be:	681b      	ldr	r3, [r3, #0]
 80113c0:	441a      	add	r2, r3
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80113c6:	6879      	ldr	r1, [r7, #4]
 80113c8:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80113ca:	440b      	add	r3, r1
 80113cc:	429a      	cmp	r2, r3
 80113ce:	d019      	beq.n	8011404 <tcp_receive+0xec0>
 80113d0:	4b23      	ldr	r3, [pc, #140]	@ (8011460 <tcp_receive+0xf1c>)
 80113d2:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 80113d6:	4923      	ldr	r1, [pc, #140]	@ (8011464 <tcp_receive+0xf20>)
 80113d8:	4823      	ldr	r0, [pc, #140]	@ (8011468 <tcp_receive+0xf24>)
 80113da:	f004 ffd9 	bl	8016390 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80113de:	e011      	b.n	8011404 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80113e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113e2:	681b      	ldr	r3, [r3, #0]
 80113e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80113e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113e8:	2b00      	cmp	r3, #0
 80113ea:	f47f aea5 	bne.w	8011138 <tcp_receive+0xbf4>
 80113ee:	e00a      	b.n	8011406 <tcp_receive+0xec2>
                break;
 80113f0:	bf00      	nop
 80113f2:	e008      	b.n	8011406 <tcp_receive+0xec2>
                break;
 80113f4:	bf00      	nop
 80113f6:	e006      	b.n	8011406 <tcp_receive+0xec2>
                  break;
 80113f8:	bf00      	nop
 80113fa:	e004      	b.n	8011406 <tcp_receive+0xec2>
                  break;
 80113fc:	bf00      	nop
 80113fe:	e002      	b.n	8011406 <tcp_receive+0xec2>
                  break;
 8011400:	bf00      	nop
 8011402:	e000      	b.n	8011406 <tcp_receive+0xec2>
                break;
 8011404:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8011406:	6878      	ldr	r0, [r7, #4]
 8011408:	f001 fa30 	bl	801286c <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 801140c:	e003      	b.n	8011416 <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 801140e:	6878      	ldr	r0, [r7, #4]
 8011410:	f001 fa2c 	bl	801286c <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8011414:	e01a      	b.n	801144c <tcp_receive+0xf08>
 8011416:	e019      	b.n	801144c <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8011418:	4b0e      	ldr	r3, [pc, #56]	@ (8011454 <tcp_receive+0xf10>)
 801141a:	681a      	ldr	r2, [r3, #0]
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011420:	1ad3      	subs	r3, r2, r3
 8011422:	2b00      	cmp	r3, #0
 8011424:	db0a      	blt.n	801143c <tcp_receive+0xef8>
 8011426:	4b0b      	ldr	r3, [pc, #44]	@ (8011454 <tcp_receive+0xf10>)
 8011428:	681a      	ldr	r2, [r3, #0]
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801142e:	6879      	ldr	r1, [r7, #4]
 8011430:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8011432:	440b      	add	r3, r1
 8011434:	1ad3      	subs	r3, r2, r3
 8011436:	3301      	adds	r3, #1
 8011438:	2b00      	cmp	r3, #0
 801143a:	dd07      	ble.n	801144c <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 801143c:	687b      	ldr	r3, [r7, #4]
 801143e:	8b5b      	ldrh	r3, [r3, #26]
 8011440:	f043 0302 	orr.w	r3, r3, #2
 8011444:	b29a      	uxth	r2, r3
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801144a:	e7ff      	b.n	801144c <tcp_receive+0xf08>
 801144c:	bf00      	nop
 801144e:	3750      	adds	r7, #80	@ 0x50
 8011450:	46bd      	mov	sp, r7
 8011452:	bdb0      	pop	{r4, r5, r7, pc}
 8011454:	20066800 	.word	0x20066800
 8011458:	200667e0 	.word	0x200667e0
 801145c:	2006680a 	.word	0x2006680a
 8011460:	08018c58 	.word	0x08018c58
 8011464:	08019000 	.word	0x08019000
 8011468:	08018ca4 	.word	0x08018ca4

0801146c <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 801146c:	b480      	push	{r7}
 801146e:	b083      	sub	sp, #12
 8011470:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8011472:	4b15      	ldr	r3, [pc, #84]	@ (80114c8 <tcp_get_next_optbyte+0x5c>)
 8011474:	881b      	ldrh	r3, [r3, #0]
 8011476:	1c5a      	adds	r2, r3, #1
 8011478:	b291      	uxth	r1, r2
 801147a:	4a13      	ldr	r2, [pc, #76]	@ (80114c8 <tcp_get_next_optbyte+0x5c>)
 801147c:	8011      	strh	r1, [r2, #0]
 801147e:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8011480:	4b12      	ldr	r3, [pc, #72]	@ (80114cc <tcp_get_next_optbyte+0x60>)
 8011482:	681b      	ldr	r3, [r3, #0]
 8011484:	2b00      	cmp	r3, #0
 8011486:	d004      	beq.n	8011492 <tcp_get_next_optbyte+0x26>
 8011488:	4b11      	ldr	r3, [pc, #68]	@ (80114d0 <tcp_get_next_optbyte+0x64>)
 801148a:	881b      	ldrh	r3, [r3, #0]
 801148c:	88fa      	ldrh	r2, [r7, #6]
 801148e:	429a      	cmp	r2, r3
 8011490:	d208      	bcs.n	80114a4 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8011492:	4b10      	ldr	r3, [pc, #64]	@ (80114d4 <tcp_get_next_optbyte+0x68>)
 8011494:	681b      	ldr	r3, [r3, #0]
 8011496:	3314      	adds	r3, #20
 8011498:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801149a:	88fb      	ldrh	r3, [r7, #6]
 801149c:	683a      	ldr	r2, [r7, #0]
 801149e:	4413      	add	r3, r2
 80114a0:	781b      	ldrb	r3, [r3, #0]
 80114a2:	e00b      	b.n	80114bc <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80114a4:	88fb      	ldrh	r3, [r7, #6]
 80114a6:	b2da      	uxtb	r2, r3
 80114a8:	4b09      	ldr	r3, [pc, #36]	@ (80114d0 <tcp_get_next_optbyte+0x64>)
 80114aa:	881b      	ldrh	r3, [r3, #0]
 80114ac:	b2db      	uxtb	r3, r3
 80114ae:	1ad3      	subs	r3, r2, r3
 80114b0:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 80114b2:	4b06      	ldr	r3, [pc, #24]	@ (80114cc <tcp_get_next_optbyte+0x60>)
 80114b4:	681a      	ldr	r2, [r3, #0]
 80114b6:	797b      	ldrb	r3, [r7, #5]
 80114b8:	4413      	add	r3, r2
 80114ba:	781b      	ldrb	r3, [r3, #0]
  }
}
 80114bc:	4618      	mov	r0, r3
 80114be:	370c      	adds	r7, #12
 80114c0:	46bd      	mov	sp, r7
 80114c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114c6:	4770      	bx	lr
 80114c8:	200667fc 	.word	0x200667fc
 80114cc:	200667f8 	.word	0x200667f8
 80114d0:	200667f6 	.word	0x200667f6
 80114d4:	200667f0 	.word	0x200667f0

080114d8 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80114d8:	b580      	push	{r7, lr}
 80114da:	b084      	sub	sp, #16
 80114dc:	af00      	add	r7, sp, #0
 80114de:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	2b00      	cmp	r3, #0
 80114e4:	d106      	bne.n	80114f4 <tcp_parseopt+0x1c>
 80114e6:	4b32      	ldr	r3, [pc, #200]	@ (80115b0 <tcp_parseopt+0xd8>)
 80114e8:	f240 727d 	movw	r2, #1917	@ 0x77d
 80114ec:	4931      	ldr	r1, [pc, #196]	@ (80115b4 <tcp_parseopt+0xdc>)
 80114ee:	4832      	ldr	r0, [pc, #200]	@ (80115b8 <tcp_parseopt+0xe0>)
 80114f0:	f004 ff4e 	bl	8016390 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80114f4:	4b31      	ldr	r3, [pc, #196]	@ (80115bc <tcp_parseopt+0xe4>)
 80114f6:	881b      	ldrh	r3, [r3, #0]
 80114f8:	2b00      	cmp	r3, #0
 80114fa:	d056      	beq.n	80115aa <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80114fc:	4b30      	ldr	r3, [pc, #192]	@ (80115c0 <tcp_parseopt+0xe8>)
 80114fe:	2200      	movs	r2, #0
 8011500:	801a      	strh	r2, [r3, #0]
 8011502:	e046      	b.n	8011592 <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 8011504:	f7ff ffb2 	bl	801146c <tcp_get_next_optbyte>
 8011508:	4603      	mov	r3, r0
 801150a:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 801150c:	7bfb      	ldrb	r3, [r7, #15]
 801150e:	2b02      	cmp	r3, #2
 8011510:	d006      	beq.n	8011520 <tcp_parseopt+0x48>
 8011512:	2b02      	cmp	r3, #2
 8011514:	dc2a      	bgt.n	801156c <tcp_parseopt+0x94>
 8011516:	2b00      	cmp	r3, #0
 8011518:	d042      	beq.n	80115a0 <tcp_parseopt+0xc8>
 801151a:	2b01      	cmp	r3, #1
 801151c:	d038      	beq.n	8011590 <tcp_parseopt+0xb8>
 801151e:	e025      	b.n	801156c <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8011520:	f7ff ffa4 	bl	801146c <tcp_get_next_optbyte>
 8011524:	4603      	mov	r3, r0
 8011526:	2b04      	cmp	r3, #4
 8011528:	d13c      	bne.n	80115a4 <tcp_parseopt+0xcc>
 801152a:	4b25      	ldr	r3, [pc, #148]	@ (80115c0 <tcp_parseopt+0xe8>)
 801152c:	881b      	ldrh	r3, [r3, #0]
 801152e:	3301      	adds	r3, #1
 8011530:	4a22      	ldr	r2, [pc, #136]	@ (80115bc <tcp_parseopt+0xe4>)
 8011532:	8812      	ldrh	r2, [r2, #0]
 8011534:	4293      	cmp	r3, r2
 8011536:	da35      	bge.n	80115a4 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8011538:	f7ff ff98 	bl	801146c <tcp_get_next_optbyte>
 801153c:	4603      	mov	r3, r0
 801153e:	021b      	lsls	r3, r3, #8
 8011540:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8011542:	f7ff ff93 	bl	801146c <tcp_get_next_optbyte>
 8011546:	4603      	mov	r3, r0
 8011548:	461a      	mov	r2, r3
 801154a:	89bb      	ldrh	r3, [r7, #12]
 801154c:	4313      	orrs	r3, r2
 801154e:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8011550:	89bb      	ldrh	r3, [r7, #12]
 8011552:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8011556:	d804      	bhi.n	8011562 <tcp_parseopt+0x8a>
 8011558:	89bb      	ldrh	r3, [r7, #12]
 801155a:	2b00      	cmp	r3, #0
 801155c:	d001      	beq.n	8011562 <tcp_parseopt+0x8a>
 801155e:	89ba      	ldrh	r2, [r7, #12]
 8011560:	e001      	b.n	8011566 <tcp_parseopt+0x8e>
 8011562:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 801156a:	e012      	b.n	8011592 <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 801156c:	f7ff ff7e 	bl	801146c <tcp_get_next_optbyte>
 8011570:	4603      	mov	r3, r0
 8011572:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8011574:	7afb      	ldrb	r3, [r7, #11]
 8011576:	2b01      	cmp	r3, #1
 8011578:	d916      	bls.n	80115a8 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801157a:	7afb      	ldrb	r3, [r7, #11]
 801157c:	b29a      	uxth	r2, r3
 801157e:	4b10      	ldr	r3, [pc, #64]	@ (80115c0 <tcp_parseopt+0xe8>)
 8011580:	881b      	ldrh	r3, [r3, #0]
 8011582:	4413      	add	r3, r2
 8011584:	b29b      	uxth	r3, r3
 8011586:	3b02      	subs	r3, #2
 8011588:	b29a      	uxth	r2, r3
 801158a:	4b0d      	ldr	r3, [pc, #52]	@ (80115c0 <tcp_parseopt+0xe8>)
 801158c:	801a      	strh	r2, [r3, #0]
 801158e:	e000      	b.n	8011592 <tcp_parseopt+0xba>
          break;
 8011590:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8011592:	4b0b      	ldr	r3, [pc, #44]	@ (80115c0 <tcp_parseopt+0xe8>)
 8011594:	881a      	ldrh	r2, [r3, #0]
 8011596:	4b09      	ldr	r3, [pc, #36]	@ (80115bc <tcp_parseopt+0xe4>)
 8011598:	881b      	ldrh	r3, [r3, #0]
 801159a:	429a      	cmp	r2, r3
 801159c:	d3b2      	bcc.n	8011504 <tcp_parseopt+0x2c>
 801159e:	e004      	b.n	80115aa <tcp_parseopt+0xd2>
          return;
 80115a0:	bf00      	nop
 80115a2:	e002      	b.n	80115aa <tcp_parseopt+0xd2>
            return;
 80115a4:	bf00      	nop
 80115a6:	e000      	b.n	80115aa <tcp_parseopt+0xd2>
            return;
 80115a8:	bf00      	nop
      }
    }
  }
}
 80115aa:	3710      	adds	r7, #16
 80115ac:	46bd      	mov	sp, r7
 80115ae:	bd80      	pop	{r7, pc}
 80115b0:	08018c58 	.word	0x08018c58
 80115b4:	080190bc 	.word	0x080190bc
 80115b8:	08018ca4 	.word	0x08018ca4
 80115bc:	200667f4 	.word	0x200667f4
 80115c0:	200667fc 	.word	0x200667fc

080115c4 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 80115c4:	b480      	push	{r7}
 80115c6:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 80115c8:	4b05      	ldr	r3, [pc, #20]	@ (80115e0 <tcp_trigger_input_pcb_close+0x1c>)
 80115ca:	781b      	ldrb	r3, [r3, #0]
 80115cc:	f043 0310 	orr.w	r3, r3, #16
 80115d0:	b2da      	uxtb	r2, r3
 80115d2:	4b03      	ldr	r3, [pc, #12]	@ (80115e0 <tcp_trigger_input_pcb_close+0x1c>)
 80115d4:	701a      	strb	r2, [r3, #0]
}
 80115d6:	bf00      	nop
 80115d8:	46bd      	mov	sp, r7
 80115da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115de:	4770      	bx	lr
 80115e0:	2006680d 	.word	0x2006680d

080115e4 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 80115e4:	b580      	push	{r7, lr}
 80115e6:	b084      	sub	sp, #16
 80115e8:	af00      	add	r7, sp, #0
 80115ea:	60f8      	str	r0, [r7, #12]
 80115ec:	60b9      	str	r1, [r7, #8]
 80115ee:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 80115f0:	68fb      	ldr	r3, [r7, #12]
 80115f2:	2b00      	cmp	r3, #0
 80115f4:	d00a      	beq.n	801160c <tcp_route+0x28>
 80115f6:	68fb      	ldr	r3, [r7, #12]
 80115f8:	7a1b      	ldrb	r3, [r3, #8]
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	d006      	beq.n	801160c <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 80115fe:	68fb      	ldr	r3, [r7, #12]
 8011600:	7a1b      	ldrb	r3, [r3, #8]
 8011602:	4618      	mov	r0, r3
 8011604:	f7fb f9b8 	bl	800c978 <netif_get_by_index>
 8011608:	4603      	mov	r3, r0
 801160a:	e003      	b.n	8011614 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 801160c:	6878      	ldr	r0, [r7, #4]
 801160e:	f003 f993 	bl	8014938 <ip4_route>
 8011612:	4603      	mov	r3, r0
  }
}
 8011614:	4618      	mov	r0, r3
 8011616:	3710      	adds	r7, #16
 8011618:	46bd      	mov	sp, r7
 801161a:	bd80      	pop	{r7, pc}

0801161c <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 801161c:	b590      	push	{r4, r7, lr}
 801161e:	b087      	sub	sp, #28
 8011620:	af00      	add	r7, sp, #0
 8011622:	60f8      	str	r0, [r7, #12]
 8011624:	60b9      	str	r1, [r7, #8]
 8011626:	603b      	str	r3, [r7, #0]
 8011628:	4613      	mov	r3, r2
 801162a:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801162c:	68fb      	ldr	r3, [r7, #12]
 801162e:	2b00      	cmp	r3, #0
 8011630:	d105      	bne.n	801163e <tcp_create_segment+0x22>
 8011632:	4b43      	ldr	r3, [pc, #268]	@ (8011740 <tcp_create_segment+0x124>)
 8011634:	22a3      	movs	r2, #163	@ 0xa3
 8011636:	4943      	ldr	r1, [pc, #268]	@ (8011744 <tcp_create_segment+0x128>)
 8011638:	4843      	ldr	r0, [pc, #268]	@ (8011748 <tcp_create_segment+0x12c>)
 801163a:	f004 fea9 	bl	8016390 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801163e:	68bb      	ldr	r3, [r7, #8]
 8011640:	2b00      	cmp	r3, #0
 8011642:	d105      	bne.n	8011650 <tcp_create_segment+0x34>
 8011644:	4b3e      	ldr	r3, [pc, #248]	@ (8011740 <tcp_create_segment+0x124>)
 8011646:	22a4      	movs	r2, #164	@ 0xa4
 8011648:	4940      	ldr	r1, [pc, #256]	@ (801174c <tcp_create_segment+0x130>)
 801164a:	483f      	ldr	r0, [pc, #252]	@ (8011748 <tcp_create_segment+0x12c>)
 801164c:	f004 fea0 	bl	8016390 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8011650:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011654:	009b      	lsls	r3, r3, #2
 8011656:	b2db      	uxtb	r3, r3
 8011658:	f003 0304 	and.w	r3, r3, #4
 801165c:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801165e:	2003      	movs	r0, #3
 8011660:	f7fa fdfe 	bl	800c260 <memp_malloc>
 8011664:	6138      	str	r0, [r7, #16]
 8011666:	693b      	ldr	r3, [r7, #16]
 8011668:	2b00      	cmp	r3, #0
 801166a:	d104      	bne.n	8011676 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 801166c:	68b8      	ldr	r0, [r7, #8]
 801166e:	f7fb fd11 	bl	800d094 <pbuf_free>
    return NULL;
 8011672:	2300      	movs	r3, #0
 8011674:	e060      	b.n	8011738 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 8011676:	693b      	ldr	r3, [r7, #16]
 8011678:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801167c:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801167e:	693b      	ldr	r3, [r7, #16]
 8011680:	2200      	movs	r2, #0
 8011682:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8011684:	693b      	ldr	r3, [r7, #16]
 8011686:	68ba      	ldr	r2, [r7, #8]
 8011688:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801168a:	68bb      	ldr	r3, [r7, #8]
 801168c:	891a      	ldrh	r2, [r3, #8]
 801168e:	7dfb      	ldrb	r3, [r7, #23]
 8011690:	b29b      	uxth	r3, r3
 8011692:	429a      	cmp	r2, r3
 8011694:	d205      	bcs.n	80116a2 <tcp_create_segment+0x86>
 8011696:	4b2a      	ldr	r3, [pc, #168]	@ (8011740 <tcp_create_segment+0x124>)
 8011698:	22b0      	movs	r2, #176	@ 0xb0
 801169a:	492d      	ldr	r1, [pc, #180]	@ (8011750 <tcp_create_segment+0x134>)
 801169c:	482a      	ldr	r0, [pc, #168]	@ (8011748 <tcp_create_segment+0x12c>)
 801169e:	f004 fe77 	bl	8016390 <iprintf>
  seg->len = p->tot_len - optlen;
 80116a2:	68bb      	ldr	r3, [r7, #8]
 80116a4:	891a      	ldrh	r2, [r3, #8]
 80116a6:	7dfb      	ldrb	r3, [r7, #23]
 80116a8:	b29b      	uxth	r3, r3
 80116aa:	1ad3      	subs	r3, r2, r3
 80116ac:	b29a      	uxth	r2, r3
 80116ae:	693b      	ldr	r3, [r7, #16]
 80116b0:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 80116b2:	2114      	movs	r1, #20
 80116b4:	68b8      	ldr	r0, [r7, #8]
 80116b6:	f7fb fc57 	bl	800cf68 <pbuf_add_header>
 80116ba:	4603      	mov	r3, r0
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d004      	beq.n	80116ca <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 80116c0:	6938      	ldr	r0, [r7, #16]
 80116c2:	f7fd f8d2 	bl	800e86a <tcp_seg_free>
    return NULL;
 80116c6:	2300      	movs	r3, #0
 80116c8:	e036      	b.n	8011738 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 80116ca:	693b      	ldr	r3, [r7, #16]
 80116cc:	685b      	ldr	r3, [r3, #4]
 80116ce:	685a      	ldr	r2, [r3, #4]
 80116d0:	693b      	ldr	r3, [r7, #16]
 80116d2:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 80116d4:	68fb      	ldr	r3, [r7, #12]
 80116d6:	8ada      	ldrh	r2, [r3, #22]
 80116d8:	693b      	ldr	r3, [r7, #16]
 80116da:	68dc      	ldr	r4, [r3, #12]
 80116dc:	4610      	mov	r0, r2
 80116de:	f7f9 fe21 	bl	800b324 <lwip_htons>
 80116e2:	4603      	mov	r3, r0
 80116e4:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 80116e6:	68fb      	ldr	r3, [r7, #12]
 80116e8:	8b1a      	ldrh	r2, [r3, #24]
 80116ea:	693b      	ldr	r3, [r7, #16]
 80116ec:	68dc      	ldr	r4, [r3, #12]
 80116ee:	4610      	mov	r0, r2
 80116f0:	f7f9 fe18 	bl	800b324 <lwip_htons>
 80116f4:	4603      	mov	r3, r0
 80116f6:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 80116f8:	693b      	ldr	r3, [r7, #16]
 80116fa:	68dc      	ldr	r4, [r3, #12]
 80116fc:	6838      	ldr	r0, [r7, #0]
 80116fe:	f7f9 fe27 	bl	800b350 <lwip_htonl>
 8011702:	4603      	mov	r3, r0
 8011704:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8011706:	7dfb      	ldrb	r3, [r7, #23]
 8011708:	089b      	lsrs	r3, r3, #2
 801170a:	b2db      	uxtb	r3, r3
 801170c:	3305      	adds	r3, #5
 801170e:	b29b      	uxth	r3, r3
 8011710:	031b      	lsls	r3, r3, #12
 8011712:	b29a      	uxth	r2, r3
 8011714:	79fb      	ldrb	r3, [r7, #7]
 8011716:	b29b      	uxth	r3, r3
 8011718:	4313      	orrs	r3, r2
 801171a:	b29a      	uxth	r2, r3
 801171c:	693b      	ldr	r3, [r7, #16]
 801171e:	68dc      	ldr	r4, [r3, #12]
 8011720:	4610      	mov	r0, r2
 8011722:	f7f9 fdff 	bl	800b324 <lwip_htons>
 8011726:	4603      	mov	r3, r0
 8011728:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 801172a:	693b      	ldr	r3, [r7, #16]
 801172c:	68db      	ldr	r3, [r3, #12]
 801172e:	2200      	movs	r2, #0
 8011730:	749a      	strb	r2, [r3, #18]
 8011732:	2200      	movs	r2, #0
 8011734:	74da      	strb	r2, [r3, #19]
  return seg;
 8011736:	693b      	ldr	r3, [r7, #16]
}
 8011738:	4618      	mov	r0, r3
 801173a:	371c      	adds	r7, #28
 801173c:	46bd      	mov	sp, r7
 801173e:	bd90      	pop	{r4, r7, pc}
 8011740:	080190d8 	.word	0x080190d8
 8011744:	0801910c 	.word	0x0801910c
 8011748:	0801912c 	.word	0x0801912c
 801174c:	08019154 	.word	0x08019154
 8011750:	08019178 	.word	0x08019178

08011754 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8011754:	b590      	push	{r4, r7, lr}
 8011756:	b08b      	sub	sp, #44	@ 0x2c
 8011758:	af02      	add	r7, sp, #8
 801175a:	6078      	str	r0, [r7, #4]
 801175c:	460b      	mov	r3, r1
 801175e:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8011760:	2300      	movs	r3, #0
 8011762:	61fb      	str	r3, [r7, #28]
 8011764:	2300      	movs	r3, #0
 8011766:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8011768:	2300      	movs	r3, #0
 801176a:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	2b00      	cmp	r3, #0
 8011770:	d106      	bne.n	8011780 <tcp_split_unsent_seg+0x2c>
 8011772:	4b95      	ldr	r3, [pc, #596]	@ (80119c8 <tcp_split_unsent_seg+0x274>)
 8011774:	f240 324b 	movw	r2, #843	@ 0x34b
 8011778:	4994      	ldr	r1, [pc, #592]	@ (80119cc <tcp_split_unsent_seg+0x278>)
 801177a:	4895      	ldr	r0, [pc, #596]	@ (80119d0 <tcp_split_unsent_seg+0x27c>)
 801177c:	f004 fe08 	bl	8016390 <iprintf>

  useg = pcb->unsent;
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011784:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8011786:	697b      	ldr	r3, [r7, #20]
 8011788:	2b00      	cmp	r3, #0
 801178a:	d102      	bne.n	8011792 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 801178c:	f04f 33ff 	mov.w	r3, #4294967295
 8011790:	e116      	b.n	80119c0 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8011792:	887b      	ldrh	r3, [r7, #2]
 8011794:	2b00      	cmp	r3, #0
 8011796:	d109      	bne.n	80117ac <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8011798:	4b8b      	ldr	r3, [pc, #556]	@ (80119c8 <tcp_split_unsent_seg+0x274>)
 801179a:	f240 3253 	movw	r2, #851	@ 0x353
 801179e:	498d      	ldr	r1, [pc, #564]	@ (80119d4 <tcp_split_unsent_seg+0x280>)
 80117a0:	488b      	ldr	r0, [pc, #556]	@ (80119d0 <tcp_split_unsent_seg+0x27c>)
 80117a2:	f004 fdf5 	bl	8016390 <iprintf>
    return ERR_VAL;
 80117a6:	f06f 0305 	mvn.w	r3, #5
 80117aa:	e109      	b.n	80119c0 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 80117ac:	697b      	ldr	r3, [r7, #20]
 80117ae:	891b      	ldrh	r3, [r3, #8]
 80117b0:	887a      	ldrh	r2, [r7, #2]
 80117b2:	429a      	cmp	r2, r3
 80117b4:	d301      	bcc.n	80117ba <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 80117b6:	2300      	movs	r3, #0
 80117b8:	e102      	b.n	80119c0 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 80117ba:	687b      	ldr	r3, [r7, #4]
 80117bc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80117be:	887a      	ldrh	r2, [r7, #2]
 80117c0:	429a      	cmp	r2, r3
 80117c2:	d906      	bls.n	80117d2 <tcp_split_unsent_seg+0x7e>
 80117c4:	4b80      	ldr	r3, [pc, #512]	@ (80119c8 <tcp_split_unsent_seg+0x274>)
 80117c6:	f240 325b 	movw	r2, #859	@ 0x35b
 80117ca:	4983      	ldr	r1, [pc, #524]	@ (80119d8 <tcp_split_unsent_seg+0x284>)
 80117cc:	4880      	ldr	r0, [pc, #512]	@ (80119d0 <tcp_split_unsent_seg+0x27c>)
 80117ce:	f004 fddf 	bl	8016390 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 80117d2:	697b      	ldr	r3, [r7, #20]
 80117d4:	891b      	ldrh	r3, [r3, #8]
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	d106      	bne.n	80117e8 <tcp_split_unsent_seg+0x94>
 80117da:	4b7b      	ldr	r3, [pc, #492]	@ (80119c8 <tcp_split_unsent_seg+0x274>)
 80117dc:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 80117e0:	497e      	ldr	r1, [pc, #504]	@ (80119dc <tcp_split_unsent_seg+0x288>)
 80117e2:	487b      	ldr	r0, [pc, #492]	@ (80119d0 <tcp_split_unsent_seg+0x27c>)
 80117e4:	f004 fdd4 	bl	8016390 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 80117e8:	697b      	ldr	r3, [r7, #20]
 80117ea:	7a9b      	ldrb	r3, [r3, #10]
 80117ec:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 80117ee:	7bfb      	ldrb	r3, [r7, #15]
 80117f0:	009b      	lsls	r3, r3, #2
 80117f2:	b2db      	uxtb	r3, r3
 80117f4:	f003 0304 	and.w	r3, r3, #4
 80117f8:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 80117fa:	697b      	ldr	r3, [r7, #20]
 80117fc:	891a      	ldrh	r2, [r3, #8]
 80117fe:	887b      	ldrh	r3, [r7, #2]
 8011800:	1ad3      	subs	r3, r2, r3
 8011802:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8011804:	7bbb      	ldrb	r3, [r7, #14]
 8011806:	b29a      	uxth	r2, r3
 8011808:	89bb      	ldrh	r3, [r7, #12]
 801180a:	4413      	add	r3, r2
 801180c:	b29b      	uxth	r3, r3
 801180e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8011812:	4619      	mov	r1, r3
 8011814:	2036      	movs	r0, #54	@ 0x36
 8011816:	f7fb f959 	bl	800cacc <pbuf_alloc>
 801181a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801181c:	693b      	ldr	r3, [r7, #16]
 801181e:	2b00      	cmp	r3, #0
 8011820:	f000 80b7 	beq.w	8011992 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8011824:	697b      	ldr	r3, [r7, #20]
 8011826:	685b      	ldr	r3, [r3, #4]
 8011828:	891a      	ldrh	r2, [r3, #8]
 801182a:	697b      	ldr	r3, [r7, #20]
 801182c:	891b      	ldrh	r3, [r3, #8]
 801182e:	1ad3      	subs	r3, r2, r3
 8011830:	b29a      	uxth	r2, r3
 8011832:	887b      	ldrh	r3, [r7, #2]
 8011834:	4413      	add	r3, r2
 8011836:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8011838:	697b      	ldr	r3, [r7, #20]
 801183a:	6858      	ldr	r0, [r3, #4]
 801183c:	693b      	ldr	r3, [r7, #16]
 801183e:	685a      	ldr	r2, [r3, #4]
 8011840:	7bbb      	ldrb	r3, [r7, #14]
 8011842:	18d1      	adds	r1, r2, r3
 8011844:	897b      	ldrh	r3, [r7, #10]
 8011846:	89ba      	ldrh	r2, [r7, #12]
 8011848:	f7fb fe2a 	bl	800d4a0 <pbuf_copy_partial>
 801184c:	4603      	mov	r3, r0
 801184e:	461a      	mov	r2, r3
 8011850:	89bb      	ldrh	r3, [r7, #12]
 8011852:	4293      	cmp	r3, r2
 8011854:	f040 809f 	bne.w	8011996 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8011858:	697b      	ldr	r3, [r7, #20]
 801185a:	68db      	ldr	r3, [r3, #12]
 801185c:	899b      	ldrh	r3, [r3, #12]
 801185e:	b29b      	uxth	r3, r3
 8011860:	4618      	mov	r0, r3
 8011862:	f7f9 fd5f 	bl	800b324 <lwip_htons>
 8011866:	4603      	mov	r3, r0
 8011868:	b2db      	uxtb	r3, r3
 801186a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801186e:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8011870:	2300      	movs	r3, #0
 8011872:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8011874:	7efb      	ldrb	r3, [r7, #27]
 8011876:	f003 0308 	and.w	r3, r3, #8
 801187a:	2b00      	cmp	r3, #0
 801187c:	d007      	beq.n	801188e <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 801187e:	7efb      	ldrb	r3, [r7, #27]
 8011880:	f023 0308 	bic.w	r3, r3, #8
 8011884:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8011886:	7ebb      	ldrb	r3, [r7, #26]
 8011888:	f043 0308 	orr.w	r3, r3, #8
 801188c:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 801188e:	7efb      	ldrb	r3, [r7, #27]
 8011890:	f003 0301 	and.w	r3, r3, #1
 8011894:	2b00      	cmp	r3, #0
 8011896:	d007      	beq.n	80118a8 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8011898:	7efb      	ldrb	r3, [r7, #27]
 801189a:	f023 0301 	bic.w	r3, r3, #1
 801189e:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 80118a0:	7ebb      	ldrb	r3, [r7, #26]
 80118a2:	f043 0301 	orr.w	r3, r3, #1
 80118a6:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 80118a8:	697b      	ldr	r3, [r7, #20]
 80118aa:	68db      	ldr	r3, [r3, #12]
 80118ac:	685b      	ldr	r3, [r3, #4]
 80118ae:	4618      	mov	r0, r3
 80118b0:	f7f9 fd4e 	bl	800b350 <lwip_htonl>
 80118b4:	4602      	mov	r2, r0
 80118b6:	887b      	ldrh	r3, [r7, #2]
 80118b8:	18d1      	adds	r1, r2, r3
 80118ba:	7eba      	ldrb	r2, [r7, #26]
 80118bc:	7bfb      	ldrb	r3, [r7, #15]
 80118be:	9300      	str	r3, [sp, #0]
 80118c0:	460b      	mov	r3, r1
 80118c2:	6939      	ldr	r1, [r7, #16]
 80118c4:	6878      	ldr	r0, [r7, #4]
 80118c6:	f7ff fea9 	bl	801161c <tcp_create_segment>
 80118ca:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 80118cc:	69fb      	ldr	r3, [r7, #28]
 80118ce:	2b00      	cmp	r3, #0
 80118d0:	d063      	beq.n	801199a <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 80118d2:	697b      	ldr	r3, [r7, #20]
 80118d4:	685b      	ldr	r3, [r3, #4]
 80118d6:	4618      	mov	r0, r3
 80118d8:	f7fb fc6a 	bl	800d1b0 <pbuf_clen>
 80118dc:	4603      	mov	r3, r0
 80118de:	461a      	mov	r2, r3
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80118e6:	1a9b      	subs	r3, r3, r2
 80118e8:	b29a      	uxth	r2, r3
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 80118f0:	697b      	ldr	r3, [r7, #20]
 80118f2:	6858      	ldr	r0, [r3, #4]
 80118f4:	697b      	ldr	r3, [r7, #20]
 80118f6:	685b      	ldr	r3, [r3, #4]
 80118f8:	891a      	ldrh	r2, [r3, #8]
 80118fa:	89bb      	ldrh	r3, [r7, #12]
 80118fc:	1ad3      	subs	r3, r2, r3
 80118fe:	b29b      	uxth	r3, r3
 8011900:	4619      	mov	r1, r3
 8011902:	f7fb fa41 	bl	800cd88 <pbuf_realloc>
  useg->len -= remainder;
 8011906:	697b      	ldr	r3, [r7, #20]
 8011908:	891a      	ldrh	r2, [r3, #8]
 801190a:	89bb      	ldrh	r3, [r7, #12]
 801190c:	1ad3      	subs	r3, r2, r3
 801190e:	b29a      	uxth	r2, r3
 8011910:	697b      	ldr	r3, [r7, #20]
 8011912:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8011914:	697b      	ldr	r3, [r7, #20]
 8011916:	68db      	ldr	r3, [r3, #12]
 8011918:	899b      	ldrh	r3, [r3, #12]
 801191a:	b29c      	uxth	r4, r3
 801191c:	7efb      	ldrb	r3, [r7, #27]
 801191e:	b29b      	uxth	r3, r3
 8011920:	4618      	mov	r0, r3
 8011922:	f7f9 fcff 	bl	800b324 <lwip_htons>
 8011926:	4603      	mov	r3, r0
 8011928:	461a      	mov	r2, r3
 801192a:	697b      	ldr	r3, [r7, #20]
 801192c:	68db      	ldr	r3, [r3, #12]
 801192e:	4322      	orrs	r2, r4
 8011930:	b292      	uxth	r2, r2
 8011932:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8011934:	697b      	ldr	r3, [r7, #20]
 8011936:	685b      	ldr	r3, [r3, #4]
 8011938:	4618      	mov	r0, r3
 801193a:	f7fb fc39 	bl	800d1b0 <pbuf_clen>
 801193e:	4603      	mov	r3, r0
 8011940:	461a      	mov	r2, r3
 8011942:	687b      	ldr	r3, [r7, #4]
 8011944:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011948:	4413      	add	r3, r2
 801194a:	b29a      	uxth	r2, r3
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8011952:	69fb      	ldr	r3, [r7, #28]
 8011954:	685b      	ldr	r3, [r3, #4]
 8011956:	4618      	mov	r0, r3
 8011958:	f7fb fc2a 	bl	800d1b0 <pbuf_clen>
 801195c:	4603      	mov	r3, r0
 801195e:	461a      	mov	r2, r3
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011966:	4413      	add	r3, r2
 8011968:	b29a      	uxth	r2, r3
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8011970:	697b      	ldr	r3, [r7, #20]
 8011972:	681a      	ldr	r2, [r3, #0]
 8011974:	69fb      	ldr	r3, [r7, #28]
 8011976:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8011978:	697b      	ldr	r3, [r7, #20]
 801197a:	69fa      	ldr	r2, [r7, #28]
 801197c:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801197e:	69fb      	ldr	r3, [r7, #28]
 8011980:	681b      	ldr	r3, [r3, #0]
 8011982:	2b00      	cmp	r3, #0
 8011984:	d103      	bne.n	801198e <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8011986:	687b      	ldr	r3, [r7, #4]
 8011988:	2200      	movs	r2, #0
 801198a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 801198e:	2300      	movs	r3, #0
 8011990:	e016      	b.n	80119c0 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8011992:	bf00      	nop
 8011994:	e002      	b.n	801199c <tcp_split_unsent_seg+0x248>
    goto memerr;
 8011996:	bf00      	nop
 8011998:	e000      	b.n	801199c <tcp_split_unsent_seg+0x248>
    goto memerr;
 801199a:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 801199c:	69fb      	ldr	r3, [r7, #28]
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d006      	beq.n	80119b0 <tcp_split_unsent_seg+0x25c>
 80119a2:	4b09      	ldr	r3, [pc, #36]	@ (80119c8 <tcp_split_unsent_seg+0x274>)
 80119a4:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 80119a8:	490d      	ldr	r1, [pc, #52]	@ (80119e0 <tcp_split_unsent_seg+0x28c>)
 80119aa:	4809      	ldr	r0, [pc, #36]	@ (80119d0 <tcp_split_unsent_seg+0x27c>)
 80119ac:	f004 fcf0 	bl	8016390 <iprintf>
  if (p != NULL) {
 80119b0:	693b      	ldr	r3, [r7, #16]
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	d002      	beq.n	80119bc <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 80119b6:	6938      	ldr	r0, [r7, #16]
 80119b8:	f7fb fb6c 	bl	800d094 <pbuf_free>
  }

  return ERR_MEM;
 80119bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80119c0:	4618      	mov	r0, r3
 80119c2:	3724      	adds	r7, #36	@ 0x24
 80119c4:	46bd      	mov	sp, r7
 80119c6:	bd90      	pop	{r4, r7, pc}
 80119c8:	080190d8 	.word	0x080190d8
 80119cc:	0801946c 	.word	0x0801946c
 80119d0:	0801912c 	.word	0x0801912c
 80119d4:	08019490 	.word	0x08019490
 80119d8:	080194b4 	.word	0x080194b4
 80119dc:	080194c4 	.word	0x080194c4
 80119e0:	080194d4 	.word	0x080194d4

080119e4 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 80119e4:	b590      	push	{r4, r7, lr}
 80119e6:	b085      	sub	sp, #20
 80119e8:	af00      	add	r7, sp, #0
 80119ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	d106      	bne.n	8011a00 <tcp_send_fin+0x1c>
 80119f2:	4b21      	ldr	r3, [pc, #132]	@ (8011a78 <tcp_send_fin+0x94>)
 80119f4:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 80119f8:	4920      	ldr	r1, [pc, #128]	@ (8011a7c <tcp_send_fin+0x98>)
 80119fa:	4821      	ldr	r0, [pc, #132]	@ (8011a80 <tcp_send_fin+0x9c>)
 80119fc:	f004 fcc8 	bl	8016390 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	d02e      	beq.n	8011a66 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011a0c:	60fb      	str	r3, [r7, #12]
 8011a0e:	e002      	b.n	8011a16 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8011a10:	68fb      	ldr	r3, [r7, #12]
 8011a12:	681b      	ldr	r3, [r3, #0]
 8011a14:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011a16:	68fb      	ldr	r3, [r7, #12]
 8011a18:	681b      	ldr	r3, [r3, #0]
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d1f8      	bne.n	8011a10 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8011a1e:	68fb      	ldr	r3, [r7, #12]
 8011a20:	68db      	ldr	r3, [r3, #12]
 8011a22:	899b      	ldrh	r3, [r3, #12]
 8011a24:	b29b      	uxth	r3, r3
 8011a26:	4618      	mov	r0, r3
 8011a28:	f7f9 fc7c 	bl	800b324 <lwip_htons>
 8011a2c:	4603      	mov	r3, r0
 8011a2e:	b2db      	uxtb	r3, r3
 8011a30:	f003 0307 	and.w	r3, r3, #7
 8011a34:	2b00      	cmp	r3, #0
 8011a36:	d116      	bne.n	8011a66 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8011a38:	68fb      	ldr	r3, [r7, #12]
 8011a3a:	68db      	ldr	r3, [r3, #12]
 8011a3c:	899b      	ldrh	r3, [r3, #12]
 8011a3e:	b29c      	uxth	r4, r3
 8011a40:	2001      	movs	r0, #1
 8011a42:	f7f9 fc6f 	bl	800b324 <lwip_htons>
 8011a46:	4603      	mov	r3, r0
 8011a48:	461a      	mov	r2, r3
 8011a4a:	68fb      	ldr	r3, [r7, #12]
 8011a4c:	68db      	ldr	r3, [r3, #12]
 8011a4e:	4322      	orrs	r2, r4
 8011a50:	b292      	uxth	r2, r2
 8011a52:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	8b5b      	ldrh	r3, [r3, #26]
 8011a58:	f043 0320 	orr.w	r3, r3, #32
 8011a5c:	b29a      	uxth	r2, r3
 8011a5e:	687b      	ldr	r3, [r7, #4]
 8011a60:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8011a62:	2300      	movs	r3, #0
 8011a64:	e004      	b.n	8011a70 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8011a66:	2101      	movs	r1, #1
 8011a68:	6878      	ldr	r0, [r7, #4]
 8011a6a:	f000 f80b 	bl	8011a84 <tcp_enqueue_flags>
 8011a6e:	4603      	mov	r3, r0
}
 8011a70:	4618      	mov	r0, r3
 8011a72:	3714      	adds	r7, #20
 8011a74:	46bd      	mov	sp, r7
 8011a76:	bd90      	pop	{r4, r7, pc}
 8011a78:	080190d8 	.word	0x080190d8
 8011a7c:	080194e0 	.word	0x080194e0
 8011a80:	0801912c 	.word	0x0801912c

08011a84 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8011a84:	b580      	push	{r7, lr}
 8011a86:	b08a      	sub	sp, #40	@ 0x28
 8011a88:	af02      	add	r7, sp, #8
 8011a8a:	6078      	str	r0, [r7, #4]
 8011a8c:	460b      	mov	r3, r1
 8011a8e:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8011a90:	2300      	movs	r3, #0
 8011a92:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8011a94:	2300      	movs	r3, #0
 8011a96:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8011a98:	78fb      	ldrb	r3, [r7, #3]
 8011a9a:	f003 0303 	and.w	r3, r3, #3
 8011a9e:	2b00      	cmp	r3, #0
 8011aa0:	d106      	bne.n	8011ab0 <tcp_enqueue_flags+0x2c>
 8011aa2:	4b67      	ldr	r3, [pc, #412]	@ (8011c40 <tcp_enqueue_flags+0x1bc>)
 8011aa4:	f240 4211 	movw	r2, #1041	@ 0x411
 8011aa8:	4966      	ldr	r1, [pc, #408]	@ (8011c44 <tcp_enqueue_flags+0x1c0>)
 8011aaa:	4867      	ldr	r0, [pc, #412]	@ (8011c48 <tcp_enqueue_flags+0x1c4>)
 8011aac:	f004 fc70 	bl	8016390 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	2b00      	cmp	r3, #0
 8011ab4:	d106      	bne.n	8011ac4 <tcp_enqueue_flags+0x40>
 8011ab6:	4b62      	ldr	r3, [pc, #392]	@ (8011c40 <tcp_enqueue_flags+0x1bc>)
 8011ab8:	f240 4213 	movw	r2, #1043	@ 0x413
 8011abc:	4963      	ldr	r1, [pc, #396]	@ (8011c4c <tcp_enqueue_flags+0x1c8>)
 8011abe:	4862      	ldr	r0, [pc, #392]	@ (8011c48 <tcp_enqueue_flags+0x1c4>)
 8011ac0:	f004 fc66 	bl	8016390 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8011ac4:	78fb      	ldrb	r3, [r7, #3]
 8011ac6:	f003 0302 	and.w	r3, r3, #2
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d001      	beq.n	8011ad2 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8011ace:	2301      	movs	r3, #1
 8011ad0:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8011ad2:	7ffb      	ldrb	r3, [r7, #31]
 8011ad4:	009b      	lsls	r3, r3, #2
 8011ad6:	b2db      	uxtb	r3, r3
 8011ad8:	f003 0304 	and.w	r3, r3, #4
 8011adc:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8011ade:	7dfb      	ldrb	r3, [r7, #23]
 8011ae0:	b29b      	uxth	r3, r3
 8011ae2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8011ae6:	4619      	mov	r1, r3
 8011ae8:	2036      	movs	r0, #54	@ 0x36
 8011aea:	f7fa ffef 	bl	800cacc <pbuf_alloc>
 8011aee:	6138      	str	r0, [r7, #16]
 8011af0:	693b      	ldr	r3, [r7, #16]
 8011af2:	2b00      	cmp	r3, #0
 8011af4:	d109      	bne.n	8011b0a <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	8b5b      	ldrh	r3, [r3, #26]
 8011afa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011afe:	b29a      	uxth	r2, r3
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8011b04:	f04f 33ff 	mov.w	r3, #4294967295
 8011b08:	e095      	b.n	8011c36 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8011b0a:	693b      	ldr	r3, [r7, #16]
 8011b0c:	895a      	ldrh	r2, [r3, #10]
 8011b0e:	7dfb      	ldrb	r3, [r7, #23]
 8011b10:	b29b      	uxth	r3, r3
 8011b12:	429a      	cmp	r2, r3
 8011b14:	d206      	bcs.n	8011b24 <tcp_enqueue_flags+0xa0>
 8011b16:	4b4a      	ldr	r3, [pc, #296]	@ (8011c40 <tcp_enqueue_flags+0x1bc>)
 8011b18:	f240 4239 	movw	r2, #1081	@ 0x439
 8011b1c:	494c      	ldr	r1, [pc, #304]	@ (8011c50 <tcp_enqueue_flags+0x1cc>)
 8011b1e:	484a      	ldr	r0, [pc, #296]	@ (8011c48 <tcp_enqueue_flags+0x1c4>)
 8011b20:	f004 fc36 	bl	8016390 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8011b28:	78fa      	ldrb	r2, [r7, #3]
 8011b2a:	7ffb      	ldrb	r3, [r7, #31]
 8011b2c:	9300      	str	r3, [sp, #0]
 8011b2e:	460b      	mov	r3, r1
 8011b30:	6939      	ldr	r1, [r7, #16]
 8011b32:	6878      	ldr	r0, [r7, #4]
 8011b34:	f7ff fd72 	bl	801161c <tcp_create_segment>
 8011b38:	60f8      	str	r0, [r7, #12]
 8011b3a:	68fb      	ldr	r3, [r7, #12]
 8011b3c:	2b00      	cmp	r3, #0
 8011b3e:	d109      	bne.n	8011b54 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	8b5b      	ldrh	r3, [r3, #26]
 8011b44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011b48:	b29a      	uxth	r2, r3
 8011b4a:	687b      	ldr	r3, [r7, #4]
 8011b4c:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8011b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8011b52:	e070      	b.n	8011c36 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8011b54:	68fb      	ldr	r3, [r7, #12]
 8011b56:	68db      	ldr	r3, [r3, #12]
 8011b58:	f003 0303 	and.w	r3, r3, #3
 8011b5c:	2b00      	cmp	r3, #0
 8011b5e:	d006      	beq.n	8011b6e <tcp_enqueue_flags+0xea>
 8011b60:	4b37      	ldr	r3, [pc, #220]	@ (8011c40 <tcp_enqueue_flags+0x1bc>)
 8011b62:	f240 4242 	movw	r2, #1090	@ 0x442
 8011b66:	493b      	ldr	r1, [pc, #236]	@ (8011c54 <tcp_enqueue_flags+0x1d0>)
 8011b68:	4837      	ldr	r0, [pc, #220]	@ (8011c48 <tcp_enqueue_flags+0x1c4>)
 8011b6a:	f004 fc11 	bl	8016390 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8011b6e:	68fb      	ldr	r3, [r7, #12]
 8011b70:	891b      	ldrh	r3, [r3, #8]
 8011b72:	2b00      	cmp	r3, #0
 8011b74:	d006      	beq.n	8011b84 <tcp_enqueue_flags+0x100>
 8011b76:	4b32      	ldr	r3, [pc, #200]	@ (8011c40 <tcp_enqueue_flags+0x1bc>)
 8011b78:	f240 4243 	movw	r2, #1091	@ 0x443
 8011b7c:	4936      	ldr	r1, [pc, #216]	@ (8011c58 <tcp_enqueue_flags+0x1d4>)
 8011b7e:	4832      	ldr	r0, [pc, #200]	@ (8011c48 <tcp_enqueue_flags+0x1c4>)
 8011b80:	f004 fc06 	bl	8016390 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8011b84:	687b      	ldr	r3, [r7, #4]
 8011b86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011b88:	2b00      	cmp	r3, #0
 8011b8a:	d103      	bne.n	8011b94 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	68fa      	ldr	r2, [r7, #12]
 8011b90:	66da      	str	r2, [r3, #108]	@ 0x6c
 8011b92:	e00d      	b.n	8011bb0 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011b98:	61bb      	str	r3, [r7, #24]
 8011b9a:	e002      	b.n	8011ba2 <tcp_enqueue_flags+0x11e>
 8011b9c:	69bb      	ldr	r3, [r7, #24]
 8011b9e:	681b      	ldr	r3, [r3, #0]
 8011ba0:	61bb      	str	r3, [r7, #24]
 8011ba2:	69bb      	ldr	r3, [r7, #24]
 8011ba4:	681b      	ldr	r3, [r3, #0]
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	d1f8      	bne.n	8011b9c <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8011baa:	69bb      	ldr	r3, [r7, #24]
 8011bac:	68fa      	ldr	r2, [r7, #12]
 8011bae:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	2200      	movs	r2, #0
 8011bb4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8011bb8:	78fb      	ldrb	r3, [r7, #3]
 8011bba:	f003 0302 	and.w	r3, r3, #2
 8011bbe:	2b00      	cmp	r3, #0
 8011bc0:	d104      	bne.n	8011bcc <tcp_enqueue_flags+0x148>
 8011bc2:	78fb      	ldrb	r3, [r7, #3]
 8011bc4:	f003 0301 	and.w	r3, r3, #1
 8011bc8:	2b00      	cmp	r3, #0
 8011bca:	d004      	beq.n	8011bd6 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8011bcc:	687b      	ldr	r3, [r7, #4]
 8011bce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011bd0:	1c5a      	adds	r2, r3, #1
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8011bd6:	78fb      	ldrb	r3, [r7, #3]
 8011bd8:	f003 0301 	and.w	r3, r3, #1
 8011bdc:	2b00      	cmp	r3, #0
 8011bde:	d006      	beq.n	8011bee <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	8b5b      	ldrh	r3, [r3, #26]
 8011be4:	f043 0320 	orr.w	r3, r3, #32
 8011be8:	b29a      	uxth	r2, r3
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8011bee:	68fb      	ldr	r3, [r7, #12]
 8011bf0:	685b      	ldr	r3, [r3, #4]
 8011bf2:	4618      	mov	r0, r3
 8011bf4:	f7fb fadc 	bl	800d1b0 <pbuf_clen>
 8011bf8:	4603      	mov	r3, r0
 8011bfa:	461a      	mov	r2, r3
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011c02:	4413      	add	r3, r2
 8011c04:	b29a      	uxth	r2, r3
 8011c06:	687b      	ldr	r3, [r7, #4]
 8011c08:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011c12:	2b00      	cmp	r3, #0
 8011c14:	d00e      	beq.n	8011c34 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8011c16:	687b      	ldr	r3, [r7, #4]
 8011c18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011c1a:	2b00      	cmp	r3, #0
 8011c1c:	d10a      	bne.n	8011c34 <tcp_enqueue_flags+0x1b0>
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d106      	bne.n	8011c34 <tcp_enqueue_flags+0x1b0>
 8011c26:	4b06      	ldr	r3, [pc, #24]	@ (8011c40 <tcp_enqueue_flags+0x1bc>)
 8011c28:	f240 4265 	movw	r2, #1125	@ 0x465
 8011c2c:	490b      	ldr	r1, [pc, #44]	@ (8011c5c <tcp_enqueue_flags+0x1d8>)
 8011c2e:	4806      	ldr	r0, [pc, #24]	@ (8011c48 <tcp_enqueue_flags+0x1c4>)
 8011c30:	f004 fbae 	bl	8016390 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8011c34:	2300      	movs	r3, #0
}
 8011c36:	4618      	mov	r0, r3
 8011c38:	3720      	adds	r7, #32
 8011c3a:	46bd      	mov	sp, r7
 8011c3c:	bd80      	pop	{r7, pc}
 8011c3e:	bf00      	nop
 8011c40:	080190d8 	.word	0x080190d8
 8011c44:	080194fc 	.word	0x080194fc
 8011c48:	0801912c 	.word	0x0801912c
 8011c4c:	08019554 	.word	0x08019554
 8011c50:	08019574 	.word	0x08019574
 8011c54:	080195b0 	.word	0x080195b0
 8011c58:	080195c8 	.word	0x080195c8
 8011c5c:	080195f4 	.word	0x080195f4

08011c60 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8011c60:	b5b0      	push	{r4, r5, r7, lr}
 8011c62:	b08a      	sub	sp, #40	@ 0x28
 8011c64:	af00      	add	r7, sp, #0
 8011c66:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8011c68:	687b      	ldr	r3, [r7, #4]
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	d106      	bne.n	8011c7c <tcp_output+0x1c>
 8011c6e:	4b8a      	ldr	r3, [pc, #552]	@ (8011e98 <tcp_output+0x238>)
 8011c70:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8011c74:	4989      	ldr	r1, [pc, #548]	@ (8011e9c <tcp_output+0x23c>)
 8011c76:	488a      	ldr	r0, [pc, #552]	@ (8011ea0 <tcp_output+0x240>)
 8011c78:	f004 fb8a 	bl	8016390 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	7d1b      	ldrb	r3, [r3, #20]
 8011c80:	2b01      	cmp	r3, #1
 8011c82:	d106      	bne.n	8011c92 <tcp_output+0x32>
 8011c84:	4b84      	ldr	r3, [pc, #528]	@ (8011e98 <tcp_output+0x238>)
 8011c86:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 8011c8a:	4986      	ldr	r1, [pc, #536]	@ (8011ea4 <tcp_output+0x244>)
 8011c8c:	4884      	ldr	r0, [pc, #528]	@ (8011ea0 <tcp_output+0x240>)
 8011c8e:	f004 fb7f 	bl	8016390 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8011c92:	4b85      	ldr	r3, [pc, #532]	@ (8011ea8 <tcp_output+0x248>)
 8011c94:	681b      	ldr	r3, [r3, #0]
 8011c96:	687a      	ldr	r2, [r7, #4]
 8011c98:	429a      	cmp	r2, r3
 8011c9a:	d101      	bne.n	8011ca0 <tcp_output+0x40>
    return ERR_OK;
 8011c9c:	2300      	movs	r3, #0
 8011c9e:	e1ce      	b.n	801203e <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011cac:	4293      	cmp	r3, r2
 8011cae:	bf28      	it	cs
 8011cb0:	4613      	movcs	r3, r2
 8011cb2:	b29b      	uxth	r3, r3
 8011cb4:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011cba:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 8011cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011cbe:	2b00      	cmp	r3, #0
 8011cc0:	d10b      	bne.n	8011cda <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	8b5b      	ldrh	r3, [r3, #26]
 8011cc6:	f003 0302 	and.w	r3, r3, #2
 8011cca:	2b00      	cmp	r3, #0
 8011ccc:	f000 81aa 	beq.w	8012024 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8011cd0:	6878      	ldr	r0, [r7, #4]
 8011cd2:	f000 fdcb 	bl	801286c <tcp_send_empty_ack>
 8011cd6:	4603      	mov	r3, r0
 8011cd8:	e1b1      	b.n	801203e <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8011cda:	6879      	ldr	r1, [r7, #4]
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	3304      	adds	r3, #4
 8011ce0:	461a      	mov	r2, r3
 8011ce2:	6878      	ldr	r0, [r7, #4]
 8011ce4:	f7ff fc7e 	bl	80115e4 <tcp_route>
 8011ce8:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8011cea:	697b      	ldr	r3, [r7, #20]
 8011cec:	2b00      	cmp	r3, #0
 8011cee:	d102      	bne.n	8011cf6 <tcp_output+0x96>
    return ERR_RTE;
 8011cf0:	f06f 0303 	mvn.w	r3, #3
 8011cf4:	e1a3      	b.n	801203e <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	2b00      	cmp	r3, #0
 8011cfa:	d003      	beq.n	8011d04 <tcp_output+0xa4>
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	681b      	ldr	r3, [r3, #0]
 8011d00:	2b00      	cmp	r3, #0
 8011d02:	d111      	bne.n	8011d28 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8011d04:	697b      	ldr	r3, [r7, #20]
 8011d06:	2b00      	cmp	r3, #0
 8011d08:	d002      	beq.n	8011d10 <tcp_output+0xb0>
 8011d0a:	697b      	ldr	r3, [r7, #20]
 8011d0c:	3304      	adds	r3, #4
 8011d0e:	e000      	b.n	8011d12 <tcp_output+0xb2>
 8011d10:	2300      	movs	r3, #0
 8011d12:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8011d14:	693b      	ldr	r3, [r7, #16]
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	d102      	bne.n	8011d20 <tcp_output+0xc0>
      return ERR_RTE;
 8011d1a:	f06f 0303 	mvn.w	r3, #3
 8011d1e:	e18e      	b.n	801203e <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8011d20:	693b      	ldr	r3, [r7, #16]
 8011d22:	681a      	ldr	r2, [r3, #0]
 8011d24:	687b      	ldr	r3, [r7, #4]
 8011d26:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8011d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d2a:	68db      	ldr	r3, [r3, #12]
 8011d2c:	685b      	ldr	r3, [r3, #4]
 8011d2e:	4618      	mov	r0, r3
 8011d30:	f7f9 fb0e 	bl	800b350 <lwip_htonl>
 8011d34:	4602      	mov	r2, r0
 8011d36:	687b      	ldr	r3, [r7, #4]
 8011d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011d3a:	1ad3      	subs	r3, r2, r3
 8011d3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011d3e:	8912      	ldrh	r2, [r2, #8]
 8011d40:	4413      	add	r3, r2
 8011d42:	69ba      	ldr	r2, [r7, #24]
 8011d44:	429a      	cmp	r2, r3
 8011d46:	d227      	bcs.n	8011d98 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011d4e:	461a      	mov	r2, r3
 8011d50:	69bb      	ldr	r3, [r7, #24]
 8011d52:	4293      	cmp	r3, r2
 8011d54:	d114      	bne.n	8011d80 <tcp_output+0x120>
 8011d56:	687b      	ldr	r3, [r7, #4]
 8011d58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011d5a:	2b00      	cmp	r3, #0
 8011d5c:	d110      	bne.n	8011d80 <tcp_output+0x120>
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8011d64:	2b00      	cmp	r3, #0
 8011d66:	d10b      	bne.n	8011d80 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	2200      	movs	r2, #0
 8011d6c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8011d70:	687b      	ldr	r3, [r7, #4]
 8011d72:	2201      	movs	r2, #1
 8011d74:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	2200      	movs	r2, #0
 8011d7c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	8b5b      	ldrh	r3, [r3, #26]
 8011d84:	f003 0302 	and.w	r3, r3, #2
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	f000 814d 	beq.w	8012028 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8011d8e:	6878      	ldr	r0, [r7, #4]
 8011d90:	f000 fd6c 	bl	801286c <tcp_send_empty_ack>
 8011d94:	4603      	mov	r3, r0
 8011d96:	e152      	b.n	801203e <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	2200      	movs	r2, #0
 8011d9c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8011da0:	687b      	ldr	r3, [r7, #4]
 8011da2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011da4:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8011da6:	6a3b      	ldr	r3, [r7, #32]
 8011da8:	2b00      	cmp	r3, #0
 8011daa:	f000 811c 	beq.w	8011fe6 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8011dae:	e002      	b.n	8011db6 <tcp_output+0x156>
 8011db0:	6a3b      	ldr	r3, [r7, #32]
 8011db2:	681b      	ldr	r3, [r3, #0]
 8011db4:	623b      	str	r3, [r7, #32]
 8011db6:	6a3b      	ldr	r3, [r7, #32]
 8011db8:	681b      	ldr	r3, [r3, #0]
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	d1f8      	bne.n	8011db0 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8011dbe:	e112      	b.n	8011fe6 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8011dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011dc2:	68db      	ldr	r3, [r3, #12]
 8011dc4:	899b      	ldrh	r3, [r3, #12]
 8011dc6:	b29b      	uxth	r3, r3
 8011dc8:	4618      	mov	r0, r3
 8011dca:	f7f9 faab 	bl	800b324 <lwip_htons>
 8011dce:	4603      	mov	r3, r0
 8011dd0:	b2db      	uxtb	r3, r3
 8011dd2:	f003 0304 	and.w	r3, r3, #4
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d006      	beq.n	8011de8 <tcp_output+0x188>
 8011dda:	4b2f      	ldr	r3, [pc, #188]	@ (8011e98 <tcp_output+0x238>)
 8011ddc:	f240 5236 	movw	r2, #1334	@ 0x536
 8011de0:	4932      	ldr	r1, [pc, #200]	@ (8011eac <tcp_output+0x24c>)
 8011de2:	482f      	ldr	r0, [pc, #188]	@ (8011ea0 <tcp_output+0x240>)
 8011de4:	f004 fad4 	bl	8016390 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011dec:	2b00      	cmp	r3, #0
 8011dee:	d01f      	beq.n	8011e30 <tcp_output+0x1d0>
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	8b5b      	ldrh	r3, [r3, #26]
 8011df4:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8011df8:	2b00      	cmp	r3, #0
 8011dfa:	d119      	bne.n	8011e30 <tcp_output+0x1d0>
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011e00:	2b00      	cmp	r3, #0
 8011e02:	d00b      	beq.n	8011e1c <tcp_output+0x1bc>
 8011e04:	687b      	ldr	r3, [r7, #4]
 8011e06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011e08:	681b      	ldr	r3, [r3, #0]
 8011e0a:	2b00      	cmp	r3, #0
 8011e0c:	d110      	bne.n	8011e30 <tcp_output+0x1d0>
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011e12:	891a      	ldrh	r2, [r3, #8]
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011e18:	429a      	cmp	r2, r3
 8011e1a:	d209      	bcs.n	8011e30 <tcp_output+0x1d0>
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	d004      	beq.n	8011e30 <tcp_output+0x1d0>
 8011e26:	687b      	ldr	r3, [r7, #4]
 8011e28:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011e2c:	2b08      	cmp	r3, #8
 8011e2e:	d901      	bls.n	8011e34 <tcp_output+0x1d4>
 8011e30:	2301      	movs	r3, #1
 8011e32:	e000      	b.n	8011e36 <tcp_output+0x1d6>
 8011e34:	2300      	movs	r3, #0
 8011e36:	2b00      	cmp	r3, #0
 8011e38:	d106      	bne.n	8011e48 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8011e3a:	687b      	ldr	r3, [r7, #4]
 8011e3c:	8b5b      	ldrh	r3, [r3, #26]
 8011e3e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8011e42:	2b00      	cmp	r3, #0
 8011e44:	f000 80e4 	beq.w	8012010 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	7d1b      	ldrb	r3, [r3, #20]
 8011e4c:	2b02      	cmp	r3, #2
 8011e4e:	d00d      	beq.n	8011e6c <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8011e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e52:	68db      	ldr	r3, [r3, #12]
 8011e54:	899b      	ldrh	r3, [r3, #12]
 8011e56:	b29c      	uxth	r4, r3
 8011e58:	2010      	movs	r0, #16
 8011e5a:	f7f9 fa63 	bl	800b324 <lwip_htons>
 8011e5e:	4603      	mov	r3, r0
 8011e60:	461a      	mov	r2, r3
 8011e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e64:	68db      	ldr	r3, [r3, #12]
 8011e66:	4322      	orrs	r2, r4
 8011e68:	b292      	uxth	r2, r2
 8011e6a:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8011e6c:	697a      	ldr	r2, [r7, #20]
 8011e6e:	6879      	ldr	r1, [r7, #4]
 8011e70:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011e72:	f000 f909 	bl	8012088 <tcp_output_segment>
 8011e76:	4603      	mov	r3, r0
 8011e78:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8011e7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011e7e:	2b00      	cmp	r3, #0
 8011e80:	d016      	beq.n	8011eb0 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	8b5b      	ldrh	r3, [r3, #26]
 8011e86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011e8a:	b29a      	uxth	r2, r3
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	835a      	strh	r2, [r3, #26]
      return err;
 8011e90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011e94:	e0d3      	b.n	801203e <tcp_output+0x3de>
 8011e96:	bf00      	nop
 8011e98:	080190d8 	.word	0x080190d8
 8011e9c:	0801961c 	.word	0x0801961c
 8011ea0:	0801912c 	.word	0x0801912c
 8011ea4:	08019634 	.word	0x08019634
 8011ea8:	20066814 	.word	0x20066814
 8011eac:	0801965c 	.word	0x0801965c
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8011eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011eb2:	681a      	ldr	r2, [r3, #0]
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	7d1b      	ldrb	r3, [r3, #20]
 8011ebc:	2b02      	cmp	r3, #2
 8011ebe:	d006      	beq.n	8011ece <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	8b5b      	ldrh	r3, [r3, #26]
 8011ec4:	f023 0303 	bic.w	r3, r3, #3
 8011ec8:	b29a      	uxth	r2, r3
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8011ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ed0:	68db      	ldr	r3, [r3, #12]
 8011ed2:	685b      	ldr	r3, [r3, #4]
 8011ed4:	4618      	mov	r0, r3
 8011ed6:	f7f9 fa3b 	bl	800b350 <lwip_htonl>
 8011eda:	4604      	mov	r4, r0
 8011edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ede:	891b      	ldrh	r3, [r3, #8]
 8011ee0:	461d      	mov	r5, r3
 8011ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ee4:	68db      	ldr	r3, [r3, #12]
 8011ee6:	899b      	ldrh	r3, [r3, #12]
 8011ee8:	b29b      	uxth	r3, r3
 8011eea:	4618      	mov	r0, r3
 8011eec:	f7f9 fa1a 	bl	800b324 <lwip_htons>
 8011ef0:	4603      	mov	r3, r0
 8011ef2:	b2db      	uxtb	r3, r3
 8011ef4:	f003 0303 	and.w	r3, r3, #3
 8011ef8:	2b00      	cmp	r3, #0
 8011efa:	d001      	beq.n	8011f00 <tcp_output+0x2a0>
 8011efc:	2301      	movs	r3, #1
 8011efe:	e000      	b.n	8011f02 <tcp_output+0x2a2>
 8011f00:	2300      	movs	r3, #0
 8011f02:	442b      	add	r3, r5
 8011f04:	4423      	add	r3, r4
 8011f06:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8011f0c:	68bb      	ldr	r3, [r7, #8]
 8011f0e:	1ad3      	subs	r3, r2, r3
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	da02      	bge.n	8011f1a <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	68ba      	ldr	r2, [r7, #8]
 8011f18:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8011f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f1c:	891b      	ldrh	r3, [r3, #8]
 8011f1e:	461c      	mov	r4, r3
 8011f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f22:	68db      	ldr	r3, [r3, #12]
 8011f24:	899b      	ldrh	r3, [r3, #12]
 8011f26:	b29b      	uxth	r3, r3
 8011f28:	4618      	mov	r0, r3
 8011f2a:	f7f9 f9fb 	bl	800b324 <lwip_htons>
 8011f2e:	4603      	mov	r3, r0
 8011f30:	b2db      	uxtb	r3, r3
 8011f32:	f003 0303 	and.w	r3, r3, #3
 8011f36:	2b00      	cmp	r3, #0
 8011f38:	d001      	beq.n	8011f3e <tcp_output+0x2de>
 8011f3a:	2301      	movs	r3, #1
 8011f3c:	e000      	b.n	8011f40 <tcp_output+0x2e0>
 8011f3e:	2300      	movs	r3, #0
 8011f40:	4423      	add	r3, r4
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	d049      	beq.n	8011fda <tcp_output+0x37a>
      seg->next = NULL;
 8011f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f48:	2200      	movs	r2, #0
 8011f4a:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011f50:	2b00      	cmp	r3, #0
 8011f52:	d105      	bne.n	8011f60 <tcp_output+0x300>
        pcb->unacked = seg;
 8011f54:	687b      	ldr	r3, [r7, #4]
 8011f56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011f58:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 8011f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f5c:	623b      	str	r3, [r7, #32]
 8011f5e:	e03f      	b.n	8011fe0 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8011f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f62:	68db      	ldr	r3, [r3, #12]
 8011f64:	685b      	ldr	r3, [r3, #4]
 8011f66:	4618      	mov	r0, r3
 8011f68:	f7f9 f9f2 	bl	800b350 <lwip_htonl>
 8011f6c:	4604      	mov	r4, r0
 8011f6e:	6a3b      	ldr	r3, [r7, #32]
 8011f70:	68db      	ldr	r3, [r3, #12]
 8011f72:	685b      	ldr	r3, [r3, #4]
 8011f74:	4618      	mov	r0, r3
 8011f76:	f7f9 f9eb 	bl	800b350 <lwip_htonl>
 8011f7a:	4603      	mov	r3, r0
 8011f7c:	1ae3      	subs	r3, r4, r3
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	da24      	bge.n	8011fcc <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	3370      	adds	r3, #112	@ 0x70
 8011f86:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8011f88:	e002      	b.n	8011f90 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8011f8a:	69fb      	ldr	r3, [r7, #28]
 8011f8c:	681b      	ldr	r3, [r3, #0]
 8011f8e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8011f90:	69fb      	ldr	r3, [r7, #28]
 8011f92:	681b      	ldr	r3, [r3, #0]
 8011f94:	2b00      	cmp	r3, #0
 8011f96:	d011      	beq.n	8011fbc <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8011f98:	69fb      	ldr	r3, [r7, #28]
 8011f9a:	681b      	ldr	r3, [r3, #0]
 8011f9c:	68db      	ldr	r3, [r3, #12]
 8011f9e:	685b      	ldr	r3, [r3, #4]
 8011fa0:	4618      	mov	r0, r3
 8011fa2:	f7f9 f9d5 	bl	800b350 <lwip_htonl>
 8011fa6:	4604      	mov	r4, r0
 8011fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011faa:	68db      	ldr	r3, [r3, #12]
 8011fac:	685b      	ldr	r3, [r3, #4]
 8011fae:	4618      	mov	r0, r3
 8011fb0:	f7f9 f9ce 	bl	800b350 <lwip_htonl>
 8011fb4:	4603      	mov	r3, r0
 8011fb6:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8011fb8:	2b00      	cmp	r3, #0
 8011fba:	dbe6      	blt.n	8011f8a <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8011fbc:	69fb      	ldr	r3, [r7, #28]
 8011fbe:	681a      	ldr	r2, [r3, #0]
 8011fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fc2:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8011fc4:	69fb      	ldr	r3, [r7, #28]
 8011fc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011fc8:	601a      	str	r2, [r3, #0]
 8011fca:	e009      	b.n	8011fe0 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8011fcc:	6a3b      	ldr	r3, [r7, #32]
 8011fce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011fd0:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8011fd2:	6a3b      	ldr	r3, [r7, #32]
 8011fd4:	681b      	ldr	r3, [r3, #0]
 8011fd6:	623b      	str	r3, [r7, #32]
 8011fd8:	e002      	b.n	8011fe0 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8011fda:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011fdc:	f7fc fc45 	bl	800e86a <tcp_seg_free>
    }
    seg = pcb->unsent;
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011fe4:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 8011fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fe8:	2b00      	cmp	r3, #0
 8011fea:	d012      	beq.n	8012012 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8011fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fee:	68db      	ldr	r3, [r3, #12]
 8011ff0:	685b      	ldr	r3, [r3, #4]
 8011ff2:	4618      	mov	r0, r3
 8011ff4:	f7f9 f9ac 	bl	800b350 <lwip_htonl>
 8011ff8:	4602      	mov	r2, r0
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011ffe:	1ad3      	subs	r3, r2, r3
 8012000:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012002:	8912      	ldrh	r2, [r2, #8]
 8012004:	4413      	add	r3, r2
  while (seg != NULL &&
 8012006:	69ba      	ldr	r2, [r7, #24]
 8012008:	429a      	cmp	r2, r3
 801200a:	f4bf aed9 	bcs.w	8011dc0 <tcp_output+0x160>
 801200e:	e000      	b.n	8012012 <tcp_output+0x3b2>
      break;
 8012010:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8012012:	687b      	ldr	r3, [r7, #4]
 8012014:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012016:	2b00      	cmp	r3, #0
 8012018:	d108      	bne.n	801202c <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801201a:	687b      	ldr	r3, [r7, #4]
 801201c:	2200      	movs	r2, #0
 801201e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8012022:	e004      	b.n	801202e <tcp_output+0x3ce>
    goto output_done;
 8012024:	bf00      	nop
 8012026:	e002      	b.n	801202e <tcp_output+0x3ce>
    goto output_done;
 8012028:	bf00      	nop
 801202a:	e000      	b.n	801202e <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 801202c:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801202e:	687b      	ldr	r3, [r7, #4]
 8012030:	8b5b      	ldrh	r3, [r3, #26]
 8012032:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012036:	b29a      	uxth	r2, r3
 8012038:	687b      	ldr	r3, [r7, #4]
 801203a:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 801203c:	2300      	movs	r3, #0
}
 801203e:	4618      	mov	r0, r3
 8012040:	3728      	adds	r7, #40	@ 0x28
 8012042:	46bd      	mov	sp, r7
 8012044:	bdb0      	pop	{r4, r5, r7, pc}
 8012046:	bf00      	nop

08012048 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8012048:	b580      	push	{r7, lr}
 801204a:	b082      	sub	sp, #8
 801204c:	af00      	add	r7, sp, #0
 801204e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8012050:	687b      	ldr	r3, [r7, #4]
 8012052:	2b00      	cmp	r3, #0
 8012054:	d106      	bne.n	8012064 <tcp_output_segment_busy+0x1c>
 8012056:	4b09      	ldr	r3, [pc, #36]	@ (801207c <tcp_output_segment_busy+0x34>)
 8012058:	f240 529a 	movw	r2, #1434	@ 0x59a
 801205c:	4908      	ldr	r1, [pc, #32]	@ (8012080 <tcp_output_segment_busy+0x38>)
 801205e:	4809      	ldr	r0, [pc, #36]	@ (8012084 <tcp_output_segment_busy+0x3c>)
 8012060:	f004 f996 	bl	8016390 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	685b      	ldr	r3, [r3, #4]
 8012068:	7b9b      	ldrb	r3, [r3, #14]
 801206a:	2b01      	cmp	r3, #1
 801206c:	d001      	beq.n	8012072 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801206e:	2301      	movs	r3, #1
 8012070:	e000      	b.n	8012074 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8012072:	2300      	movs	r3, #0
}
 8012074:	4618      	mov	r0, r3
 8012076:	3708      	adds	r7, #8
 8012078:	46bd      	mov	sp, r7
 801207a:	bd80      	pop	{r7, pc}
 801207c:	080190d8 	.word	0x080190d8
 8012080:	08019674 	.word	0x08019674
 8012084:	0801912c 	.word	0x0801912c

08012088 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8012088:	b5b0      	push	{r4, r5, r7, lr}
 801208a:	b08c      	sub	sp, #48	@ 0x30
 801208c:	af04      	add	r7, sp, #16
 801208e:	60f8      	str	r0, [r7, #12]
 8012090:	60b9      	str	r1, [r7, #8]
 8012092:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8012094:	68fb      	ldr	r3, [r7, #12]
 8012096:	2b00      	cmp	r3, #0
 8012098:	d106      	bne.n	80120a8 <tcp_output_segment+0x20>
 801209a:	4b64      	ldr	r3, [pc, #400]	@ (801222c <tcp_output_segment+0x1a4>)
 801209c:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 80120a0:	4963      	ldr	r1, [pc, #396]	@ (8012230 <tcp_output_segment+0x1a8>)
 80120a2:	4864      	ldr	r0, [pc, #400]	@ (8012234 <tcp_output_segment+0x1ac>)
 80120a4:	f004 f974 	bl	8016390 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 80120a8:	68bb      	ldr	r3, [r7, #8]
 80120aa:	2b00      	cmp	r3, #0
 80120ac:	d106      	bne.n	80120bc <tcp_output_segment+0x34>
 80120ae:	4b5f      	ldr	r3, [pc, #380]	@ (801222c <tcp_output_segment+0x1a4>)
 80120b0:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 80120b4:	4960      	ldr	r1, [pc, #384]	@ (8012238 <tcp_output_segment+0x1b0>)
 80120b6:	485f      	ldr	r0, [pc, #380]	@ (8012234 <tcp_output_segment+0x1ac>)
 80120b8:	f004 f96a 	bl	8016390 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	2b00      	cmp	r3, #0
 80120c0:	d106      	bne.n	80120d0 <tcp_output_segment+0x48>
 80120c2:	4b5a      	ldr	r3, [pc, #360]	@ (801222c <tcp_output_segment+0x1a4>)
 80120c4:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 80120c8:	495c      	ldr	r1, [pc, #368]	@ (801223c <tcp_output_segment+0x1b4>)
 80120ca:	485a      	ldr	r0, [pc, #360]	@ (8012234 <tcp_output_segment+0x1ac>)
 80120cc:	f004 f960 	bl	8016390 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 80120d0:	68f8      	ldr	r0, [r7, #12]
 80120d2:	f7ff ffb9 	bl	8012048 <tcp_output_segment_busy>
 80120d6:	4603      	mov	r3, r0
 80120d8:	2b00      	cmp	r3, #0
 80120da:	d001      	beq.n	80120e0 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80120dc:	2300      	movs	r3, #0
 80120de:	e0a1      	b.n	8012224 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80120e0:	68bb      	ldr	r3, [r7, #8]
 80120e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80120e4:	68fb      	ldr	r3, [r7, #12]
 80120e6:	68dc      	ldr	r4, [r3, #12]
 80120e8:	4610      	mov	r0, r2
 80120ea:	f7f9 f931 	bl	800b350 <lwip_htonl>
 80120ee:	4603      	mov	r3, r0
 80120f0:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80120f2:	68bb      	ldr	r3, [r7, #8]
 80120f4:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 80120f6:	68fb      	ldr	r3, [r7, #12]
 80120f8:	68dc      	ldr	r4, [r3, #12]
 80120fa:	4610      	mov	r0, r2
 80120fc:	f7f9 f912 	bl	800b324 <lwip_htons>
 8012100:	4603      	mov	r3, r0
 8012102:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8012104:	68bb      	ldr	r3, [r7, #8]
 8012106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012108:	68ba      	ldr	r2, [r7, #8]
 801210a:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801210c:	441a      	add	r2, r3
 801210e:	68bb      	ldr	r3, [r7, #8]
 8012110:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8012112:	68fb      	ldr	r3, [r7, #12]
 8012114:	68db      	ldr	r3, [r3, #12]
 8012116:	3314      	adds	r3, #20
 8012118:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801211a:	68fb      	ldr	r3, [r7, #12]
 801211c:	7a9b      	ldrb	r3, [r3, #10]
 801211e:	f003 0301 	and.w	r3, r3, #1
 8012122:	2b00      	cmp	r3, #0
 8012124:	d015      	beq.n	8012152 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8012126:	68bb      	ldr	r3, [r7, #8]
 8012128:	3304      	adds	r3, #4
 801212a:	461a      	mov	r2, r3
 801212c:	6879      	ldr	r1, [r7, #4]
 801212e:	f44f 7006 	mov.w	r0, #536	@ 0x218
 8012132:	f7fc fe91 	bl	800ee58 <tcp_eff_send_mss_netif>
 8012136:	4603      	mov	r3, r0
 8012138:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801213a:	8b7b      	ldrh	r3, [r7, #26]
 801213c:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 8012140:	4618      	mov	r0, r3
 8012142:	f7f9 f905 	bl	800b350 <lwip_htonl>
 8012146:	4602      	mov	r2, r0
 8012148:	69fb      	ldr	r3, [r7, #28]
 801214a:	601a      	str	r2, [r3, #0]
    opts += 1;
 801214c:	69fb      	ldr	r3, [r7, #28]
 801214e:	3304      	adds	r3, #4
 8012150:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8012152:	68bb      	ldr	r3, [r7, #8]
 8012154:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8012158:	2b00      	cmp	r3, #0
 801215a:	da02      	bge.n	8012162 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 801215c:	68bb      	ldr	r3, [r7, #8]
 801215e:	2200      	movs	r2, #0
 8012160:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 8012162:	68bb      	ldr	r3, [r7, #8]
 8012164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012166:	2b00      	cmp	r3, #0
 8012168:	d10c      	bne.n	8012184 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801216a:	4b35      	ldr	r3, [pc, #212]	@ (8012240 <tcp_output_segment+0x1b8>)
 801216c:	681a      	ldr	r2, [r3, #0]
 801216e:	68bb      	ldr	r3, [r7, #8]
 8012170:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8012172:	68fb      	ldr	r3, [r7, #12]
 8012174:	68db      	ldr	r3, [r3, #12]
 8012176:	685b      	ldr	r3, [r3, #4]
 8012178:	4618      	mov	r0, r3
 801217a:	f7f9 f8e9 	bl	800b350 <lwip_htonl>
 801217e:	4602      	mov	r2, r0
 8012180:	68bb      	ldr	r3, [r7, #8]
 8012182:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8012184:	68fb      	ldr	r3, [r7, #12]
 8012186:	68da      	ldr	r2, [r3, #12]
 8012188:	68fb      	ldr	r3, [r7, #12]
 801218a:	685b      	ldr	r3, [r3, #4]
 801218c:	685b      	ldr	r3, [r3, #4]
 801218e:	1ad3      	subs	r3, r2, r3
 8012190:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8012192:	68fb      	ldr	r3, [r7, #12]
 8012194:	685b      	ldr	r3, [r3, #4]
 8012196:	8959      	ldrh	r1, [r3, #10]
 8012198:	68fb      	ldr	r3, [r7, #12]
 801219a:	685b      	ldr	r3, [r3, #4]
 801219c:	8b3a      	ldrh	r2, [r7, #24]
 801219e:	1a8a      	subs	r2, r1, r2
 80121a0:	b292      	uxth	r2, r2
 80121a2:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 80121a4:	68fb      	ldr	r3, [r7, #12]
 80121a6:	685b      	ldr	r3, [r3, #4]
 80121a8:	8919      	ldrh	r1, [r3, #8]
 80121aa:	68fb      	ldr	r3, [r7, #12]
 80121ac:	685b      	ldr	r3, [r3, #4]
 80121ae:	8b3a      	ldrh	r2, [r7, #24]
 80121b0:	1a8a      	subs	r2, r1, r2
 80121b2:	b292      	uxth	r2, r2
 80121b4:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 80121b6:	68fb      	ldr	r3, [r7, #12]
 80121b8:	685b      	ldr	r3, [r3, #4]
 80121ba:	68fa      	ldr	r2, [r7, #12]
 80121bc:	68d2      	ldr	r2, [r2, #12]
 80121be:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 80121c0:	68fb      	ldr	r3, [r7, #12]
 80121c2:	68db      	ldr	r3, [r3, #12]
 80121c4:	2200      	movs	r2, #0
 80121c6:	741a      	strb	r2, [r3, #16]
 80121c8:	2200      	movs	r2, #0
 80121ca:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 80121cc:	68fb      	ldr	r3, [r7, #12]
 80121ce:	68da      	ldr	r2, [r3, #12]
 80121d0:	68fb      	ldr	r3, [r7, #12]
 80121d2:	7a9b      	ldrb	r3, [r3, #10]
 80121d4:	f003 0301 	and.w	r3, r3, #1
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d001      	beq.n	80121e0 <tcp_output_segment+0x158>
 80121dc:	2318      	movs	r3, #24
 80121de:	e000      	b.n	80121e2 <tcp_output_segment+0x15a>
 80121e0:	2314      	movs	r3, #20
 80121e2:	4413      	add	r3, r2
 80121e4:	69fa      	ldr	r2, [r7, #28]
 80121e6:	429a      	cmp	r2, r3
 80121e8:	d006      	beq.n	80121f8 <tcp_output_segment+0x170>
 80121ea:	4b10      	ldr	r3, [pc, #64]	@ (801222c <tcp_output_segment+0x1a4>)
 80121ec:	f240 621c 	movw	r2, #1564	@ 0x61c
 80121f0:	4914      	ldr	r1, [pc, #80]	@ (8012244 <tcp_output_segment+0x1bc>)
 80121f2:	4810      	ldr	r0, [pc, #64]	@ (8012234 <tcp_output_segment+0x1ac>)
 80121f4:	f004 f8cc 	bl	8016390 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80121f8:	68fb      	ldr	r3, [r7, #12]
 80121fa:	6858      	ldr	r0, [r3, #4]
 80121fc:	68b9      	ldr	r1, [r7, #8]
 80121fe:	68bb      	ldr	r3, [r7, #8]
 8012200:	1d1c      	adds	r4, r3, #4
 8012202:	68bb      	ldr	r3, [r7, #8]
 8012204:	7add      	ldrb	r5, [r3, #11]
 8012206:	68bb      	ldr	r3, [r7, #8]
 8012208:	7a9b      	ldrb	r3, [r3, #10]
 801220a:	687a      	ldr	r2, [r7, #4]
 801220c:	9202      	str	r2, [sp, #8]
 801220e:	2206      	movs	r2, #6
 8012210:	9201      	str	r2, [sp, #4]
 8012212:	9300      	str	r3, [sp, #0]
 8012214:	462b      	mov	r3, r5
 8012216:	4622      	mov	r2, r4
 8012218:	f002 fd4c 	bl	8014cb4 <ip4_output_if>
 801221c:	4603      	mov	r3, r0
 801221e:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8012220:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012224:	4618      	mov	r0, r3
 8012226:	3720      	adds	r7, #32
 8012228:	46bd      	mov	sp, r7
 801222a:	bdb0      	pop	{r4, r5, r7, pc}
 801222c:	080190d8 	.word	0x080190d8
 8012230:	0801969c 	.word	0x0801969c
 8012234:	0801912c 	.word	0x0801912c
 8012238:	080196bc 	.word	0x080196bc
 801223c:	080196dc 	.word	0x080196dc
 8012240:	200667c8 	.word	0x200667c8
 8012244:	08019700 	.word	0x08019700

08012248 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8012248:	b5b0      	push	{r4, r5, r7, lr}
 801224a:	b084      	sub	sp, #16
 801224c:	af00      	add	r7, sp, #0
 801224e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	2b00      	cmp	r3, #0
 8012254:	d106      	bne.n	8012264 <tcp_rexmit_rto_prepare+0x1c>
 8012256:	4b31      	ldr	r3, [pc, #196]	@ (801231c <tcp_rexmit_rto_prepare+0xd4>)
 8012258:	f240 6263 	movw	r2, #1635	@ 0x663
 801225c:	4930      	ldr	r1, [pc, #192]	@ (8012320 <tcp_rexmit_rto_prepare+0xd8>)
 801225e:	4831      	ldr	r0, [pc, #196]	@ (8012324 <tcp_rexmit_rto_prepare+0xdc>)
 8012260:	f004 f896 	bl	8016390 <iprintf>

  if (pcb->unacked == NULL) {
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012268:	2b00      	cmp	r3, #0
 801226a:	d102      	bne.n	8012272 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 801226c:	f06f 0305 	mvn.w	r3, #5
 8012270:	e050      	b.n	8012314 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012276:	60fb      	str	r3, [r7, #12]
 8012278:	e00b      	b.n	8012292 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801227a:	68f8      	ldr	r0, [r7, #12]
 801227c:	f7ff fee4 	bl	8012048 <tcp_output_segment_busy>
 8012280:	4603      	mov	r3, r0
 8012282:	2b00      	cmp	r3, #0
 8012284:	d002      	beq.n	801228c <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8012286:	f06f 0305 	mvn.w	r3, #5
 801228a:	e043      	b.n	8012314 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801228c:	68fb      	ldr	r3, [r7, #12]
 801228e:	681b      	ldr	r3, [r3, #0]
 8012290:	60fb      	str	r3, [r7, #12]
 8012292:	68fb      	ldr	r3, [r7, #12]
 8012294:	681b      	ldr	r3, [r3, #0]
 8012296:	2b00      	cmp	r3, #0
 8012298:	d1ef      	bne.n	801227a <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801229a:	68f8      	ldr	r0, [r7, #12]
 801229c:	f7ff fed4 	bl	8012048 <tcp_output_segment_busy>
 80122a0:	4603      	mov	r3, r0
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d002      	beq.n	80122ac <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 80122a6:	f06f 0305 	mvn.w	r3, #5
 80122aa:	e033      	b.n	8012314 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 80122ac:	687b      	ldr	r3, [r7, #4]
 80122ae:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80122b0:	68fb      	ldr	r3, [r7, #12]
 80122b2:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 80122b4:	687b      	ldr	r3, [r7, #4]
 80122b6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 80122bc:	687b      	ldr	r3, [r7, #4]
 80122be:	2200      	movs	r2, #0
 80122c0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 80122c2:	687b      	ldr	r3, [r7, #4]
 80122c4:	8b5b      	ldrh	r3, [r3, #26]
 80122c6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80122ca:	b29a      	uxth	r2, r3
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80122d0:	68fb      	ldr	r3, [r7, #12]
 80122d2:	68db      	ldr	r3, [r3, #12]
 80122d4:	685b      	ldr	r3, [r3, #4]
 80122d6:	4618      	mov	r0, r3
 80122d8:	f7f9 f83a 	bl	800b350 <lwip_htonl>
 80122dc:	4604      	mov	r4, r0
 80122de:	68fb      	ldr	r3, [r7, #12]
 80122e0:	891b      	ldrh	r3, [r3, #8]
 80122e2:	461d      	mov	r5, r3
 80122e4:	68fb      	ldr	r3, [r7, #12]
 80122e6:	68db      	ldr	r3, [r3, #12]
 80122e8:	899b      	ldrh	r3, [r3, #12]
 80122ea:	b29b      	uxth	r3, r3
 80122ec:	4618      	mov	r0, r3
 80122ee:	f7f9 f819 	bl	800b324 <lwip_htons>
 80122f2:	4603      	mov	r3, r0
 80122f4:	b2db      	uxtb	r3, r3
 80122f6:	f003 0303 	and.w	r3, r3, #3
 80122fa:	2b00      	cmp	r3, #0
 80122fc:	d001      	beq.n	8012302 <tcp_rexmit_rto_prepare+0xba>
 80122fe:	2301      	movs	r3, #1
 8012300:	e000      	b.n	8012304 <tcp_rexmit_rto_prepare+0xbc>
 8012302:	2300      	movs	r3, #0
 8012304:	442b      	add	r3, r5
 8012306:	18e2      	adds	r2, r4, r3
 8012308:	687b      	ldr	r3, [r7, #4]
 801230a:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	2200      	movs	r2, #0
 8012310:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 8012312:	2300      	movs	r3, #0
}
 8012314:	4618      	mov	r0, r3
 8012316:	3710      	adds	r7, #16
 8012318:	46bd      	mov	sp, r7
 801231a:	bdb0      	pop	{r4, r5, r7, pc}
 801231c:	080190d8 	.word	0x080190d8
 8012320:	08019714 	.word	0x08019714
 8012324:	0801912c 	.word	0x0801912c

08012328 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8012328:	b580      	push	{r7, lr}
 801232a:	b082      	sub	sp, #8
 801232c:	af00      	add	r7, sp, #0
 801232e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8012330:	687b      	ldr	r3, [r7, #4]
 8012332:	2b00      	cmp	r3, #0
 8012334:	d106      	bne.n	8012344 <tcp_rexmit_rto_commit+0x1c>
 8012336:	4b0d      	ldr	r3, [pc, #52]	@ (801236c <tcp_rexmit_rto_commit+0x44>)
 8012338:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 801233c:	490c      	ldr	r1, [pc, #48]	@ (8012370 <tcp_rexmit_rto_commit+0x48>)
 801233e:	480d      	ldr	r0, [pc, #52]	@ (8012374 <tcp_rexmit_rto_commit+0x4c>)
 8012340:	f004 f826 	bl	8016390 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801234a:	2bff      	cmp	r3, #255	@ 0xff
 801234c:	d007      	beq.n	801235e <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012354:	3301      	adds	r3, #1
 8012356:	b2da      	uxtb	r2, r3
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801235e:	6878      	ldr	r0, [r7, #4]
 8012360:	f7ff fc7e 	bl	8011c60 <tcp_output>
}
 8012364:	bf00      	nop
 8012366:	3708      	adds	r7, #8
 8012368:	46bd      	mov	sp, r7
 801236a:	bd80      	pop	{r7, pc}
 801236c:	080190d8 	.word	0x080190d8
 8012370:	08019738 	.word	0x08019738
 8012374:	0801912c 	.word	0x0801912c

08012378 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8012378:	b580      	push	{r7, lr}
 801237a:	b082      	sub	sp, #8
 801237c:	af00      	add	r7, sp, #0
 801237e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	2b00      	cmp	r3, #0
 8012384:	d106      	bne.n	8012394 <tcp_rexmit_rto+0x1c>
 8012386:	4b0a      	ldr	r3, [pc, #40]	@ (80123b0 <tcp_rexmit_rto+0x38>)
 8012388:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 801238c:	4909      	ldr	r1, [pc, #36]	@ (80123b4 <tcp_rexmit_rto+0x3c>)
 801238e:	480a      	ldr	r0, [pc, #40]	@ (80123b8 <tcp_rexmit_rto+0x40>)
 8012390:	f003 fffe 	bl	8016390 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8012394:	6878      	ldr	r0, [r7, #4]
 8012396:	f7ff ff57 	bl	8012248 <tcp_rexmit_rto_prepare>
 801239a:	4603      	mov	r3, r0
 801239c:	2b00      	cmp	r3, #0
 801239e:	d102      	bne.n	80123a6 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 80123a0:	6878      	ldr	r0, [r7, #4]
 80123a2:	f7ff ffc1 	bl	8012328 <tcp_rexmit_rto_commit>
  }
}
 80123a6:	bf00      	nop
 80123a8:	3708      	adds	r7, #8
 80123aa:	46bd      	mov	sp, r7
 80123ac:	bd80      	pop	{r7, pc}
 80123ae:	bf00      	nop
 80123b0:	080190d8 	.word	0x080190d8
 80123b4:	0801975c 	.word	0x0801975c
 80123b8:	0801912c 	.word	0x0801912c

080123bc <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 80123bc:	b590      	push	{r4, r7, lr}
 80123be:	b085      	sub	sp, #20
 80123c0:	af00      	add	r7, sp, #0
 80123c2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 80123c4:	687b      	ldr	r3, [r7, #4]
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	d106      	bne.n	80123d8 <tcp_rexmit+0x1c>
 80123ca:	4b2f      	ldr	r3, [pc, #188]	@ (8012488 <tcp_rexmit+0xcc>)
 80123cc:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 80123d0:	492e      	ldr	r1, [pc, #184]	@ (801248c <tcp_rexmit+0xd0>)
 80123d2:	482f      	ldr	r0, [pc, #188]	@ (8012490 <tcp_rexmit+0xd4>)
 80123d4:	f003 ffdc 	bl	8016390 <iprintf>

  if (pcb->unacked == NULL) {
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80123dc:	2b00      	cmp	r3, #0
 80123de:	d102      	bne.n	80123e6 <tcp_rexmit+0x2a>
    return ERR_VAL;
 80123e0:	f06f 0305 	mvn.w	r3, #5
 80123e4:	e04c      	b.n	8012480 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80123ea:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80123ec:	68b8      	ldr	r0, [r7, #8]
 80123ee:	f7ff fe2b 	bl	8012048 <tcp_output_segment_busy>
 80123f2:	4603      	mov	r3, r0
 80123f4:	2b00      	cmp	r3, #0
 80123f6:	d002      	beq.n	80123fe <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80123f8:	f06f 0305 	mvn.w	r3, #5
 80123fc:	e040      	b.n	8012480 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80123fe:	68bb      	ldr	r3, [r7, #8]
 8012400:	681a      	ldr	r2, [r3, #0]
 8012402:	687b      	ldr	r3, [r7, #4]
 8012404:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	336c      	adds	r3, #108	@ 0x6c
 801240a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801240c:	e002      	b.n	8012414 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801240e:	68fb      	ldr	r3, [r7, #12]
 8012410:	681b      	ldr	r3, [r3, #0]
 8012412:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8012414:	68fb      	ldr	r3, [r7, #12]
 8012416:	681b      	ldr	r3, [r3, #0]
 8012418:	2b00      	cmp	r3, #0
 801241a:	d011      	beq.n	8012440 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801241c:	68fb      	ldr	r3, [r7, #12]
 801241e:	681b      	ldr	r3, [r3, #0]
 8012420:	68db      	ldr	r3, [r3, #12]
 8012422:	685b      	ldr	r3, [r3, #4]
 8012424:	4618      	mov	r0, r3
 8012426:	f7f8 ff93 	bl	800b350 <lwip_htonl>
 801242a:	4604      	mov	r4, r0
 801242c:	68bb      	ldr	r3, [r7, #8]
 801242e:	68db      	ldr	r3, [r3, #12]
 8012430:	685b      	ldr	r3, [r3, #4]
 8012432:	4618      	mov	r0, r3
 8012434:	f7f8 ff8c 	bl	800b350 <lwip_htonl>
 8012438:	4603      	mov	r3, r0
 801243a:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 801243c:	2b00      	cmp	r3, #0
 801243e:	dbe6      	blt.n	801240e <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8012440:	68fb      	ldr	r3, [r7, #12]
 8012442:	681a      	ldr	r2, [r3, #0]
 8012444:	68bb      	ldr	r3, [r7, #8]
 8012446:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8012448:	68fb      	ldr	r3, [r7, #12]
 801244a:	68ba      	ldr	r2, [r7, #8]
 801244c:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801244e:	68bb      	ldr	r3, [r7, #8]
 8012450:	681b      	ldr	r3, [r3, #0]
 8012452:	2b00      	cmp	r3, #0
 8012454:	d103      	bne.n	801245e <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	2200      	movs	r2, #0
 801245a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801245e:	687b      	ldr	r3, [r7, #4]
 8012460:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012464:	2bff      	cmp	r3, #255	@ 0xff
 8012466:	d007      	beq.n	8012478 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801246e:	3301      	adds	r3, #1
 8012470:	b2da      	uxtb	r2, r3
 8012472:	687b      	ldr	r3, [r7, #4]
 8012474:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8012478:	687b      	ldr	r3, [r7, #4]
 801247a:	2200      	movs	r2, #0
 801247c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801247e:	2300      	movs	r3, #0
}
 8012480:	4618      	mov	r0, r3
 8012482:	3714      	adds	r7, #20
 8012484:	46bd      	mov	sp, r7
 8012486:	bd90      	pop	{r4, r7, pc}
 8012488:	080190d8 	.word	0x080190d8
 801248c:	08019778 	.word	0x08019778
 8012490:	0801912c 	.word	0x0801912c

08012494 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8012494:	b580      	push	{r7, lr}
 8012496:	b082      	sub	sp, #8
 8012498:	af00      	add	r7, sp, #0
 801249a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	2b00      	cmp	r3, #0
 80124a0:	d106      	bne.n	80124b0 <tcp_rexmit_fast+0x1c>
 80124a2:	4b2a      	ldr	r3, [pc, #168]	@ (801254c <tcp_rexmit_fast+0xb8>)
 80124a4:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 80124a8:	4929      	ldr	r1, [pc, #164]	@ (8012550 <tcp_rexmit_fast+0xbc>)
 80124aa:	482a      	ldr	r0, [pc, #168]	@ (8012554 <tcp_rexmit_fast+0xc0>)
 80124ac:	f003 ff70 	bl	8016390 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	d045      	beq.n	8012544 <tcp_rexmit_fast+0xb0>
 80124b8:	687b      	ldr	r3, [r7, #4]
 80124ba:	8b5b      	ldrh	r3, [r3, #26]
 80124bc:	f003 0304 	and.w	r3, r3, #4
 80124c0:	2b00      	cmp	r3, #0
 80124c2:	d13f      	bne.n	8012544 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 80124c4:	6878      	ldr	r0, [r7, #4]
 80124c6:	f7ff ff79 	bl	80123bc <tcp_rexmit>
 80124ca:	4603      	mov	r3, r0
 80124cc:	2b00      	cmp	r3, #0
 80124ce:	d139      	bne.n	8012544 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 80124d0:	687b      	ldr	r3, [r7, #4]
 80124d2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80124d6:	687b      	ldr	r3, [r7, #4]
 80124d8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80124dc:	4293      	cmp	r3, r2
 80124de:	bf28      	it	cs
 80124e0:	4613      	movcs	r3, r2
 80124e2:	b29b      	uxth	r3, r3
 80124e4:	2b00      	cmp	r3, #0
 80124e6:	da00      	bge.n	80124ea <tcp_rexmit_fast+0x56>
 80124e8:	3301      	adds	r3, #1
 80124ea:	105b      	asrs	r3, r3, #1
 80124ec:	b29a      	uxth	r2, r3
 80124ee:	687b      	ldr	r3, [r7, #4]
 80124f0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80124f4:	687b      	ldr	r3, [r7, #4]
 80124f6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80124fa:	461a      	mov	r2, r3
 80124fc:	687b      	ldr	r3, [r7, #4]
 80124fe:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8012500:	005b      	lsls	r3, r3, #1
 8012502:	429a      	cmp	r2, r3
 8012504:	d206      	bcs.n	8012514 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8012506:	687b      	ldr	r3, [r7, #4]
 8012508:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801250a:	005b      	lsls	r3, r3, #1
 801250c:	b29a      	uxth	r2, r3
 801250e:	687b      	ldr	r3, [r7, #4]
 8012510:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801251a:	687b      	ldr	r3, [r7, #4]
 801251c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801251e:	4619      	mov	r1, r3
 8012520:	0049      	lsls	r1, r1, #1
 8012522:	440b      	add	r3, r1
 8012524:	b29b      	uxth	r3, r3
 8012526:	4413      	add	r3, r2
 8012528:	b29a      	uxth	r2, r3
 801252a:	687b      	ldr	r3, [r7, #4]
 801252c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8012530:	687b      	ldr	r3, [r7, #4]
 8012532:	8b5b      	ldrh	r3, [r3, #26]
 8012534:	f043 0304 	orr.w	r3, r3, #4
 8012538:	b29a      	uxth	r2, r3
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	2200      	movs	r2, #0
 8012542:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8012544:	bf00      	nop
 8012546:	3708      	adds	r7, #8
 8012548:	46bd      	mov	sp, r7
 801254a:	bd80      	pop	{r7, pc}
 801254c:	080190d8 	.word	0x080190d8
 8012550:	08019790 	.word	0x08019790
 8012554:	0801912c 	.word	0x0801912c

08012558 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8012558:	b580      	push	{r7, lr}
 801255a:	b086      	sub	sp, #24
 801255c:	af00      	add	r7, sp, #0
 801255e:	60f8      	str	r0, [r7, #12]
 8012560:	607b      	str	r3, [r7, #4]
 8012562:	460b      	mov	r3, r1
 8012564:	817b      	strh	r3, [r7, #10]
 8012566:	4613      	mov	r3, r2
 8012568:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801256a:	897a      	ldrh	r2, [r7, #10]
 801256c:	893b      	ldrh	r3, [r7, #8]
 801256e:	4413      	add	r3, r2
 8012570:	b29b      	uxth	r3, r3
 8012572:	3314      	adds	r3, #20
 8012574:	b29b      	uxth	r3, r3
 8012576:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801257a:	4619      	mov	r1, r3
 801257c:	2022      	movs	r0, #34	@ 0x22
 801257e:	f7fa faa5 	bl	800cacc <pbuf_alloc>
 8012582:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8012584:	697b      	ldr	r3, [r7, #20]
 8012586:	2b00      	cmp	r3, #0
 8012588:	d04d      	beq.n	8012626 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801258a:	897b      	ldrh	r3, [r7, #10]
 801258c:	3313      	adds	r3, #19
 801258e:	697a      	ldr	r2, [r7, #20]
 8012590:	8952      	ldrh	r2, [r2, #10]
 8012592:	4293      	cmp	r3, r2
 8012594:	db06      	blt.n	80125a4 <tcp_output_alloc_header_common+0x4c>
 8012596:	4b26      	ldr	r3, [pc, #152]	@ (8012630 <tcp_output_alloc_header_common+0xd8>)
 8012598:	f240 7223 	movw	r2, #1827	@ 0x723
 801259c:	4925      	ldr	r1, [pc, #148]	@ (8012634 <tcp_output_alloc_header_common+0xdc>)
 801259e:	4826      	ldr	r0, [pc, #152]	@ (8012638 <tcp_output_alloc_header_common+0xe0>)
 80125a0:	f003 fef6 	bl	8016390 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 80125a4:	697b      	ldr	r3, [r7, #20]
 80125a6:	685b      	ldr	r3, [r3, #4]
 80125a8:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 80125aa:	8c3b      	ldrh	r3, [r7, #32]
 80125ac:	4618      	mov	r0, r3
 80125ae:	f7f8 feb9 	bl	800b324 <lwip_htons>
 80125b2:	4603      	mov	r3, r0
 80125b4:	461a      	mov	r2, r3
 80125b6:	693b      	ldr	r3, [r7, #16]
 80125b8:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 80125ba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80125bc:	4618      	mov	r0, r3
 80125be:	f7f8 feb1 	bl	800b324 <lwip_htons>
 80125c2:	4603      	mov	r3, r0
 80125c4:	461a      	mov	r2, r3
 80125c6:	693b      	ldr	r3, [r7, #16]
 80125c8:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 80125ca:	693b      	ldr	r3, [r7, #16]
 80125cc:	687a      	ldr	r2, [r7, #4]
 80125ce:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 80125d0:	68f8      	ldr	r0, [r7, #12]
 80125d2:	f7f8 febd 	bl	800b350 <lwip_htonl>
 80125d6:	4602      	mov	r2, r0
 80125d8:	693b      	ldr	r3, [r7, #16]
 80125da:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 80125dc:	897b      	ldrh	r3, [r7, #10]
 80125de:	089b      	lsrs	r3, r3, #2
 80125e0:	b29b      	uxth	r3, r3
 80125e2:	3305      	adds	r3, #5
 80125e4:	b29b      	uxth	r3, r3
 80125e6:	031b      	lsls	r3, r3, #12
 80125e8:	b29a      	uxth	r2, r3
 80125ea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80125ee:	b29b      	uxth	r3, r3
 80125f0:	4313      	orrs	r3, r2
 80125f2:	b29b      	uxth	r3, r3
 80125f4:	4618      	mov	r0, r3
 80125f6:	f7f8 fe95 	bl	800b324 <lwip_htons>
 80125fa:	4603      	mov	r3, r0
 80125fc:	461a      	mov	r2, r3
 80125fe:	693b      	ldr	r3, [r7, #16]
 8012600:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8012602:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8012604:	4618      	mov	r0, r3
 8012606:	f7f8 fe8d 	bl	800b324 <lwip_htons>
 801260a:	4603      	mov	r3, r0
 801260c:	461a      	mov	r2, r3
 801260e:	693b      	ldr	r3, [r7, #16]
 8012610:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8012612:	693b      	ldr	r3, [r7, #16]
 8012614:	2200      	movs	r2, #0
 8012616:	741a      	strb	r2, [r3, #16]
 8012618:	2200      	movs	r2, #0
 801261a:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 801261c:	693b      	ldr	r3, [r7, #16]
 801261e:	2200      	movs	r2, #0
 8012620:	749a      	strb	r2, [r3, #18]
 8012622:	2200      	movs	r2, #0
 8012624:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8012626:	697b      	ldr	r3, [r7, #20]
}
 8012628:	4618      	mov	r0, r3
 801262a:	3718      	adds	r7, #24
 801262c:	46bd      	mov	sp, r7
 801262e:	bd80      	pop	{r7, pc}
 8012630:	080190d8 	.word	0x080190d8
 8012634:	080197b0 	.word	0x080197b0
 8012638:	0801912c 	.word	0x0801912c

0801263c <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801263c:	b5b0      	push	{r4, r5, r7, lr}
 801263e:	b08a      	sub	sp, #40	@ 0x28
 8012640:	af04      	add	r7, sp, #16
 8012642:	60f8      	str	r0, [r7, #12]
 8012644:	607b      	str	r3, [r7, #4]
 8012646:	460b      	mov	r3, r1
 8012648:	817b      	strh	r3, [r7, #10]
 801264a:	4613      	mov	r3, r2
 801264c:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801264e:	68fb      	ldr	r3, [r7, #12]
 8012650:	2b00      	cmp	r3, #0
 8012652:	d106      	bne.n	8012662 <tcp_output_alloc_header+0x26>
 8012654:	4b15      	ldr	r3, [pc, #84]	@ (80126ac <tcp_output_alloc_header+0x70>)
 8012656:	f240 7242 	movw	r2, #1858	@ 0x742
 801265a:	4915      	ldr	r1, [pc, #84]	@ (80126b0 <tcp_output_alloc_header+0x74>)
 801265c:	4815      	ldr	r0, [pc, #84]	@ (80126b4 <tcp_output_alloc_header+0x78>)
 801265e:	f003 fe97 	bl	8016390 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8012662:	68fb      	ldr	r3, [r7, #12]
 8012664:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8012666:	68fb      	ldr	r3, [r7, #12]
 8012668:	8adb      	ldrh	r3, [r3, #22]
 801266a:	68fa      	ldr	r2, [r7, #12]
 801266c:	8b12      	ldrh	r2, [r2, #24]
 801266e:	68f9      	ldr	r1, [r7, #12]
 8012670:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8012672:	893d      	ldrh	r5, [r7, #8]
 8012674:	897c      	ldrh	r4, [r7, #10]
 8012676:	9103      	str	r1, [sp, #12]
 8012678:	2110      	movs	r1, #16
 801267a:	9102      	str	r1, [sp, #8]
 801267c:	9201      	str	r2, [sp, #4]
 801267e:	9300      	str	r3, [sp, #0]
 8012680:	687b      	ldr	r3, [r7, #4]
 8012682:	462a      	mov	r2, r5
 8012684:	4621      	mov	r1, r4
 8012686:	f7ff ff67 	bl	8012558 <tcp_output_alloc_header_common>
 801268a:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801268c:	697b      	ldr	r3, [r7, #20]
 801268e:	2b00      	cmp	r3, #0
 8012690:	d006      	beq.n	80126a0 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8012692:	68fb      	ldr	r3, [r7, #12]
 8012694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012696:	68fa      	ldr	r2, [r7, #12]
 8012698:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801269a:	441a      	add	r2, r3
 801269c:	68fb      	ldr	r3, [r7, #12]
 801269e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 80126a0:	697b      	ldr	r3, [r7, #20]
}
 80126a2:	4618      	mov	r0, r3
 80126a4:	3718      	adds	r7, #24
 80126a6:	46bd      	mov	sp, r7
 80126a8:	bdb0      	pop	{r4, r5, r7, pc}
 80126aa:	bf00      	nop
 80126ac:	080190d8 	.word	0x080190d8
 80126b0:	080197e0 	.word	0x080197e0
 80126b4:	0801912c 	.word	0x0801912c

080126b8 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 80126b8:	b580      	push	{r7, lr}
 80126ba:	b088      	sub	sp, #32
 80126bc:	af00      	add	r7, sp, #0
 80126be:	60f8      	str	r0, [r7, #12]
 80126c0:	60b9      	str	r1, [r7, #8]
 80126c2:	4611      	mov	r1, r2
 80126c4:	461a      	mov	r2, r3
 80126c6:	460b      	mov	r3, r1
 80126c8:	71fb      	strb	r3, [r7, #7]
 80126ca:	4613      	mov	r3, r2
 80126cc:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 80126ce:	2300      	movs	r3, #0
 80126d0:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 80126d2:	68bb      	ldr	r3, [r7, #8]
 80126d4:	2b00      	cmp	r3, #0
 80126d6:	d106      	bne.n	80126e6 <tcp_output_fill_options+0x2e>
 80126d8:	4b12      	ldr	r3, [pc, #72]	@ (8012724 <tcp_output_fill_options+0x6c>)
 80126da:	f240 7256 	movw	r2, #1878	@ 0x756
 80126de:	4912      	ldr	r1, [pc, #72]	@ (8012728 <tcp_output_fill_options+0x70>)
 80126e0:	4812      	ldr	r0, [pc, #72]	@ (801272c <tcp_output_fill_options+0x74>)
 80126e2:	f003 fe55 	bl	8016390 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 80126e6:	68bb      	ldr	r3, [r7, #8]
 80126e8:	685b      	ldr	r3, [r3, #4]
 80126ea:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 80126ec:	69bb      	ldr	r3, [r7, #24]
 80126ee:	3314      	adds	r3, #20
 80126f0:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 80126f2:	8bfb      	ldrh	r3, [r7, #30]
 80126f4:	009b      	lsls	r3, r3, #2
 80126f6:	461a      	mov	r2, r3
 80126f8:	79fb      	ldrb	r3, [r7, #7]
 80126fa:	009b      	lsls	r3, r3, #2
 80126fc:	f003 0304 	and.w	r3, r3, #4
 8012700:	4413      	add	r3, r2
 8012702:	3314      	adds	r3, #20
 8012704:	69ba      	ldr	r2, [r7, #24]
 8012706:	4413      	add	r3, r2
 8012708:	697a      	ldr	r2, [r7, #20]
 801270a:	429a      	cmp	r2, r3
 801270c:	d006      	beq.n	801271c <tcp_output_fill_options+0x64>
 801270e:	4b05      	ldr	r3, [pc, #20]	@ (8012724 <tcp_output_fill_options+0x6c>)
 8012710:	f240 7275 	movw	r2, #1909	@ 0x775
 8012714:	4906      	ldr	r1, [pc, #24]	@ (8012730 <tcp_output_fill_options+0x78>)
 8012716:	4805      	ldr	r0, [pc, #20]	@ (801272c <tcp_output_fill_options+0x74>)
 8012718:	f003 fe3a 	bl	8016390 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801271c:	bf00      	nop
 801271e:	3720      	adds	r7, #32
 8012720:	46bd      	mov	sp, r7
 8012722:	bd80      	pop	{r7, pc}
 8012724:	080190d8 	.word	0x080190d8
 8012728:	08019808 	.word	0x08019808
 801272c:	0801912c 	.word	0x0801912c
 8012730:	08019700 	.word	0x08019700

08012734 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8012734:	b580      	push	{r7, lr}
 8012736:	b08a      	sub	sp, #40	@ 0x28
 8012738:	af04      	add	r7, sp, #16
 801273a:	60f8      	str	r0, [r7, #12]
 801273c:	60b9      	str	r1, [r7, #8]
 801273e:	607a      	str	r2, [r7, #4]
 8012740:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8012742:	68bb      	ldr	r3, [r7, #8]
 8012744:	2b00      	cmp	r3, #0
 8012746:	d106      	bne.n	8012756 <tcp_output_control_segment+0x22>
 8012748:	4b1c      	ldr	r3, [pc, #112]	@ (80127bc <tcp_output_control_segment+0x88>)
 801274a:	f240 7287 	movw	r2, #1927	@ 0x787
 801274e:	491c      	ldr	r1, [pc, #112]	@ (80127c0 <tcp_output_control_segment+0x8c>)
 8012750:	481c      	ldr	r0, [pc, #112]	@ (80127c4 <tcp_output_control_segment+0x90>)
 8012752:	f003 fe1d 	bl	8016390 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8012756:	683a      	ldr	r2, [r7, #0]
 8012758:	6879      	ldr	r1, [r7, #4]
 801275a:	68f8      	ldr	r0, [r7, #12]
 801275c:	f7fe ff42 	bl	80115e4 <tcp_route>
 8012760:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8012762:	693b      	ldr	r3, [r7, #16]
 8012764:	2b00      	cmp	r3, #0
 8012766:	d102      	bne.n	801276e <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8012768:	23fc      	movs	r3, #252	@ 0xfc
 801276a:	75fb      	strb	r3, [r7, #23]
 801276c:	e01c      	b.n	80127a8 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801276e:	68fb      	ldr	r3, [r7, #12]
 8012770:	2b00      	cmp	r3, #0
 8012772:	d006      	beq.n	8012782 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8012774:	68fb      	ldr	r3, [r7, #12]
 8012776:	7adb      	ldrb	r3, [r3, #11]
 8012778:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801277a:	68fb      	ldr	r3, [r7, #12]
 801277c:	7a9b      	ldrb	r3, [r3, #10]
 801277e:	757b      	strb	r3, [r7, #21]
 8012780:	e003      	b.n	801278a <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8012782:	23ff      	movs	r3, #255	@ 0xff
 8012784:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8012786:	2300      	movs	r3, #0
 8012788:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801278a:	7dba      	ldrb	r2, [r7, #22]
 801278c:	693b      	ldr	r3, [r7, #16]
 801278e:	9302      	str	r3, [sp, #8]
 8012790:	2306      	movs	r3, #6
 8012792:	9301      	str	r3, [sp, #4]
 8012794:	7d7b      	ldrb	r3, [r7, #21]
 8012796:	9300      	str	r3, [sp, #0]
 8012798:	4613      	mov	r3, r2
 801279a:	683a      	ldr	r2, [r7, #0]
 801279c:	6879      	ldr	r1, [r7, #4]
 801279e:	68b8      	ldr	r0, [r7, #8]
 80127a0:	f002 fa88 	bl	8014cb4 <ip4_output_if>
 80127a4:	4603      	mov	r3, r0
 80127a6:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 80127a8:	68b8      	ldr	r0, [r7, #8]
 80127aa:	f7fa fc73 	bl	800d094 <pbuf_free>
  return err;
 80127ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80127b2:	4618      	mov	r0, r3
 80127b4:	3718      	adds	r7, #24
 80127b6:	46bd      	mov	sp, r7
 80127b8:	bd80      	pop	{r7, pc}
 80127ba:	bf00      	nop
 80127bc:	080190d8 	.word	0x080190d8
 80127c0:	08019830 	.word	0x08019830
 80127c4:	0801912c 	.word	0x0801912c

080127c8 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 80127c8:	b590      	push	{r4, r7, lr}
 80127ca:	b08b      	sub	sp, #44	@ 0x2c
 80127cc:	af04      	add	r7, sp, #16
 80127ce:	60f8      	str	r0, [r7, #12]
 80127d0:	60b9      	str	r1, [r7, #8]
 80127d2:	607a      	str	r2, [r7, #4]
 80127d4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 80127d6:	683b      	ldr	r3, [r7, #0]
 80127d8:	2b00      	cmp	r3, #0
 80127da:	d106      	bne.n	80127ea <tcp_rst+0x22>
 80127dc:	4b1f      	ldr	r3, [pc, #124]	@ (801285c <tcp_rst+0x94>)
 80127de:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 80127e2:	491f      	ldr	r1, [pc, #124]	@ (8012860 <tcp_rst+0x98>)
 80127e4:	481f      	ldr	r0, [pc, #124]	@ (8012864 <tcp_rst+0x9c>)
 80127e6:	f003 fdd3 	bl	8016390 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 80127ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127ec:	2b00      	cmp	r3, #0
 80127ee:	d106      	bne.n	80127fe <tcp_rst+0x36>
 80127f0:	4b1a      	ldr	r3, [pc, #104]	@ (801285c <tcp_rst+0x94>)
 80127f2:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 80127f6:	491c      	ldr	r1, [pc, #112]	@ (8012868 <tcp_rst+0xa0>)
 80127f8:	481a      	ldr	r0, [pc, #104]	@ (8012864 <tcp_rst+0x9c>)
 80127fa:	f003 fdc9 	bl	8016390 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80127fe:	2300      	movs	r3, #0
 8012800:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8012802:	f246 0308 	movw	r3, #24584	@ 0x6008
 8012806:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8012808:	7dfb      	ldrb	r3, [r7, #23]
 801280a:	b29c      	uxth	r4, r3
 801280c:	68b8      	ldr	r0, [r7, #8]
 801280e:	f7f8 fd9f 	bl	800b350 <lwip_htonl>
 8012812:	4602      	mov	r2, r0
 8012814:	8abb      	ldrh	r3, [r7, #20]
 8012816:	9303      	str	r3, [sp, #12]
 8012818:	2314      	movs	r3, #20
 801281a:	9302      	str	r3, [sp, #8]
 801281c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801281e:	9301      	str	r3, [sp, #4]
 8012820:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8012822:	9300      	str	r3, [sp, #0]
 8012824:	4613      	mov	r3, r2
 8012826:	2200      	movs	r2, #0
 8012828:	4621      	mov	r1, r4
 801282a:	6878      	ldr	r0, [r7, #4]
 801282c:	f7ff fe94 	bl	8012558 <tcp_output_alloc_header_common>
 8012830:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8012832:	693b      	ldr	r3, [r7, #16]
 8012834:	2b00      	cmp	r3, #0
 8012836:	d00c      	beq.n	8012852 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012838:	7dfb      	ldrb	r3, [r7, #23]
 801283a:	2200      	movs	r2, #0
 801283c:	6939      	ldr	r1, [r7, #16]
 801283e:	68f8      	ldr	r0, [r7, #12]
 8012840:	f7ff ff3a 	bl	80126b8 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8012844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012846:	683a      	ldr	r2, [r7, #0]
 8012848:	6939      	ldr	r1, [r7, #16]
 801284a:	68f8      	ldr	r0, [r7, #12]
 801284c:	f7ff ff72 	bl	8012734 <tcp_output_control_segment>
 8012850:	e000      	b.n	8012854 <tcp_rst+0x8c>
    return;
 8012852:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8012854:	371c      	adds	r7, #28
 8012856:	46bd      	mov	sp, r7
 8012858:	bd90      	pop	{r4, r7, pc}
 801285a:	bf00      	nop
 801285c:	080190d8 	.word	0x080190d8
 8012860:	0801985c 	.word	0x0801985c
 8012864:	0801912c 	.word	0x0801912c
 8012868:	08019878 	.word	0x08019878

0801286c <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801286c:	b590      	push	{r4, r7, lr}
 801286e:	b087      	sub	sp, #28
 8012870:	af00      	add	r7, sp, #0
 8012872:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8012874:	2300      	movs	r3, #0
 8012876:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8012878:	2300      	movs	r3, #0
 801287a:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	2b00      	cmp	r3, #0
 8012880:	d106      	bne.n	8012890 <tcp_send_empty_ack+0x24>
 8012882:	4b28      	ldr	r3, [pc, #160]	@ (8012924 <tcp_send_empty_ack+0xb8>)
 8012884:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8012888:	4927      	ldr	r1, [pc, #156]	@ (8012928 <tcp_send_empty_ack+0xbc>)
 801288a:	4828      	ldr	r0, [pc, #160]	@ (801292c <tcp_send_empty_ack+0xc0>)
 801288c:	f003 fd80 	bl	8016390 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8012890:	7dfb      	ldrb	r3, [r7, #23]
 8012892:	009b      	lsls	r3, r3, #2
 8012894:	b2db      	uxtb	r3, r3
 8012896:	f003 0304 	and.w	r3, r3, #4
 801289a:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801289c:	7d7b      	ldrb	r3, [r7, #21]
 801289e:	b29c      	uxth	r4, r3
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80128a4:	4618      	mov	r0, r3
 80128a6:	f7f8 fd53 	bl	800b350 <lwip_htonl>
 80128aa:	4603      	mov	r3, r0
 80128ac:	2200      	movs	r2, #0
 80128ae:	4621      	mov	r1, r4
 80128b0:	6878      	ldr	r0, [r7, #4]
 80128b2:	f7ff fec3 	bl	801263c <tcp_output_alloc_header>
 80128b6:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80128b8:	693b      	ldr	r3, [r7, #16]
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	d109      	bne.n	80128d2 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	8b5b      	ldrh	r3, [r3, #26]
 80128c2:	f043 0303 	orr.w	r3, r3, #3
 80128c6:	b29a      	uxth	r2, r3
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 80128cc:	f06f 0301 	mvn.w	r3, #1
 80128d0:	e023      	b.n	801291a <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 80128d2:	7dbb      	ldrb	r3, [r7, #22]
 80128d4:	7dfa      	ldrb	r2, [r7, #23]
 80128d6:	6939      	ldr	r1, [r7, #16]
 80128d8:	6878      	ldr	r0, [r7, #4]
 80128da:	f7ff feed 	bl	80126b8 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80128de:	687a      	ldr	r2, [r7, #4]
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	3304      	adds	r3, #4
 80128e4:	6939      	ldr	r1, [r7, #16]
 80128e6:	6878      	ldr	r0, [r7, #4]
 80128e8:	f7ff ff24 	bl	8012734 <tcp_output_control_segment>
 80128ec:	4603      	mov	r3, r0
 80128ee:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 80128f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80128f4:	2b00      	cmp	r3, #0
 80128f6:	d007      	beq.n	8012908 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80128f8:	687b      	ldr	r3, [r7, #4]
 80128fa:	8b5b      	ldrh	r3, [r3, #26]
 80128fc:	f043 0303 	orr.w	r3, r3, #3
 8012900:	b29a      	uxth	r2, r3
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	835a      	strh	r2, [r3, #26]
 8012906:	e006      	b.n	8012916 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012908:	687b      	ldr	r3, [r7, #4]
 801290a:	8b5b      	ldrh	r3, [r3, #26]
 801290c:	f023 0303 	bic.w	r3, r3, #3
 8012910:	b29a      	uxth	r2, r3
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8012916:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801291a:	4618      	mov	r0, r3
 801291c:	371c      	adds	r7, #28
 801291e:	46bd      	mov	sp, r7
 8012920:	bd90      	pop	{r4, r7, pc}
 8012922:	bf00      	nop
 8012924:	080190d8 	.word	0x080190d8
 8012928:	08019894 	.word	0x08019894
 801292c:	0801912c 	.word	0x0801912c

08012930 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8012930:	b590      	push	{r4, r7, lr}
 8012932:	b087      	sub	sp, #28
 8012934:	af00      	add	r7, sp, #0
 8012936:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012938:	2300      	movs	r3, #0
 801293a:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	2b00      	cmp	r3, #0
 8012940:	d106      	bne.n	8012950 <tcp_keepalive+0x20>
 8012942:	4b18      	ldr	r3, [pc, #96]	@ (80129a4 <tcp_keepalive+0x74>)
 8012944:	f640 0224 	movw	r2, #2084	@ 0x824
 8012948:	4917      	ldr	r1, [pc, #92]	@ (80129a8 <tcp_keepalive+0x78>)
 801294a:	4818      	ldr	r0, [pc, #96]	@ (80129ac <tcp_keepalive+0x7c>)
 801294c:	f003 fd20 	bl	8016390 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8012950:	7dfb      	ldrb	r3, [r7, #23]
 8012952:	b29c      	uxth	r4, r3
 8012954:	687b      	ldr	r3, [r7, #4]
 8012956:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012958:	3b01      	subs	r3, #1
 801295a:	4618      	mov	r0, r3
 801295c:	f7f8 fcf8 	bl	800b350 <lwip_htonl>
 8012960:	4603      	mov	r3, r0
 8012962:	2200      	movs	r2, #0
 8012964:	4621      	mov	r1, r4
 8012966:	6878      	ldr	r0, [r7, #4]
 8012968:	f7ff fe68 	bl	801263c <tcp_output_alloc_header>
 801296c:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801296e:	693b      	ldr	r3, [r7, #16]
 8012970:	2b00      	cmp	r3, #0
 8012972:	d102      	bne.n	801297a <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8012974:	f04f 33ff 	mov.w	r3, #4294967295
 8012978:	e010      	b.n	801299c <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801297a:	7dfb      	ldrb	r3, [r7, #23]
 801297c:	2200      	movs	r2, #0
 801297e:	6939      	ldr	r1, [r7, #16]
 8012980:	6878      	ldr	r0, [r7, #4]
 8012982:	f7ff fe99 	bl	80126b8 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8012986:	687a      	ldr	r2, [r7, #4]
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	3304      	adds	r3, #4
 801298c:	6939      	ldr	r1, [r7, #16]
 801298e:	6878      	ldr	r0, [r7, #4]
 8012990:	f7ff fed0 	bl	8012734 <tcp_output_control_segment>
 8012994:	4603      	mov	r3, r0
 8012996:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8012998:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801299c:	4618      	mov	r0, r3
 801299e:	371c      	adds	r7, #28
 80129a0:	46bd      	mov	sp, r7
 80129a2:	bd90      	pop	{r4, r7, pc}
 80129a4:	080190d8 	.word	0x080190d8
 80129a8:	080198b4 	.word	0x080198b4
 80129ac:	0801912c 	.word	0x0801912c

080129b0 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 80129b0:	b590      	push	{r4, r7, lr}
 80129b2:	b08b      	sub	sp, #44	@ 0x2c
 80129b4:	af00      	add	r7, sp, #0
 80129b6:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80129b8:	2300      	movs	r3, #0
 80129ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 80129be:	687b      	ldr	r3, [r7, #4]
 80129c0:	2b00      	cmp	r3, #0
 80129c2:	d106      	bne.n	80129d2 <tcp_zero_window_probe+0x22>
 80129c4:	4b4c      	ldr	r3, [pc, #304]	@ (8012af8 <tcp_zero_window_probe+0x148>)
 80129c6:	f640 024f 	movw	r2, #2127	@ 0x84f
 80129ca:	494c      	ldr	r1, [pc, #304]	@ (8012afc <tcp_zero_window_probe+0x14c>)
 80129cc:	484c      	ldr	r0, [pc, #304]	@ (8012b00 <tcp_zero_window_probe+0x150>)
 80129ce:	f003 fcdf 	bl	8016390 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 80129d2:	687b      	ldr	r3, [r7, #4]
 80129d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80129d6:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 80129d8:	6a3b      	ldr	r3, [r7, #32]
 80129da:	2b00      	cmp	r3, #0
 80129dc:	d101      	bne.n	80129e2 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 80129de:	2300      	movs	r3, #0
 80129e0:	e086      	b.n	8012af0 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 80129e2:	687b      	ldr	r3, [r7, #4]
 80129e4:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 80129e8:	2bff      	cmp	r3, #255	@ 0xff
 80129ea:	d007      	beq.n	80129fc <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 80129ec:	687b      	ldr	r3, [r7, #4]
 80129ee:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 80129f2:	3301      	adds	r3, #1
 80129f4:	b2da      	uxtb	r2, r3
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80129fc:	6a3b      	ldr	r3, [r7, #32]
 80129fe:	68db      	ldr	r3, [r3, #12]
 8012a00:	899b      	ldrh	r3, [r3, #12]
 8012a02:	b29b      	uxth	r3, r3
 8012a04:	4618      	mov	r0, r3
 8012a06:	f7f8 fc8d 	bl	800b324 <lwip_htons>
 8012a0a:	4603      	mov	r3, r0
 8012a0c:	b2db      	uxtb	r3, r3
 8012a0e:	f003 0301 	and.w	r3, r3, #1
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	d005      	beq.n	8012a22 <tcp_zero_window_probe+0x72>
 8012a16:	6a3b      	ldr	r3, [r7, #32]
 8012a18:	891b      	ldrh	r3, [r3, #8]
 8012a1a:	2b00      	cmp	r3, #0
 8012a1c:	d101      	bne.n	8012a22 <tcp_zero_window_probe+0x72>
 8012a1e:	2301      	movs	r3, #1
 8012a20:	e000      	b.n	8012a24 <tcp_zero_window_probe+0x74>
 8012a22:	2300      	movs	r3, #0
 8012a24:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8012a26:	7ffb      	ldrb	r3, [r7, #31]
 8012a28:	2b00      	cmp	r3, #0
 8012a2a:	bf0c      	ite	eq
 8012a2c:	2301      	moveq	r3, #1
 8012a2e:	2300      	movne	r3, #0
 8012a30:	b2db      	uxtb	r3, r3
 8012a32:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8012a34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012a38:	b299      	uxth	r1, r3
 8012a3a:	6a3b      	ldr	r3, [r7, #32]
 8012a3c:	68db      	ldr	r3, [r3, #12]
 8012a3e:	685b      	ldr	r3, [r3, #4]
 8012a40:	8bba      	ldrh	r2, [r7, #28]
 8012a42:	6878      	ldr	r0, [r7, #4]
 8012a44:	f7ff fdfa 	bl	801263c <tcp_output_alloc_header>
 8012a48:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8012a4a:	69bb      	ldr	r3, [r7, #24]
 8012a4c:	2b00      	cmp	r3, #0
 8012a4e:	d102      	bne.n	8012a56 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8012a50:	f04f 33ff 	mov.w	r3, #4294967295
 8012a54:	e04c      	b.n	8012af0 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8012a56:	69bb      	ldr	r3, [r7, #24]
 8012a58:	685b      	ldr	r3, [r3, #4]
 8012a5a:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8012a5c:	7ffb      	ldrb	r3, [r7, #31]
 8012a5e:	2b00      	cmp	r3, #0
 8012a60:	d011      	beq.n	8012a86 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8012a62:	697b      	ldr	r3, [r7, #20]
 8012a64:	899b      	ldrh	r3, [r3, #12]
 8012a66:	b29b      	uxth	r3, r3
 8012a68:	b21b      	sxth	r3, r3
 8012a6a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8012a6e:	b21c      	sxth	r4, r3
 8012a70:	2011      	movs	r0, #17
 8012a72:	f7f8 fc57 	bl	800b324 <lwip_htons>
 8012a76:	4603      	mov	r3, r0
 8012a78:	b21b      	sxth	r3, r3
 8012a7a:	4323      	orrs	r3, r4
 8012a7c:	b21b      	sxth	r3, r3
 8012a7e:	b29a      	uxth	r2, r3
 8012a80:	697b      	ldr	r3, [r7, #20]
 8012a82:	819a      	strh	r2, [r3, #12]
 8012a84:	e010      	b.n	8012aa8 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8012a86:	69bb      	ldr	r3, [r7, #24]
 8012a88:	685b      	ldr	r3, [r3, #4]
 8012a8a:	3314      	adds	r3, #20
 8012a8c:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8012a8e:	6a3b      	ldr	r3, [r7, #32]
 8012a90:	6858      	ldr	r0, [r3, #4]
 8012a92:	6a3b      	ldr	r3, [r7, #32]
 8012a94:	685b      	ldr	r3, [r3, #4]
 8012a96:	891a      	ldrh	r2, [r3, #8]
 8012a98:	6a3b      	ldr	r3, [r7, #32]
 8012a9a:	891b      	ldrh	r3, [r3, #8]
 8012a9c:	1ad3      	subs	r3, r2, r3
 8012a9e:	b29b      	uxth	r3, r3
 8012aa0:	2201      	movs	r2, #1
 8012aa2:	6939      	ldr	r1, [r7, #16]
 8012aa4:	f7fa fcfc 	bl	800d4a0 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8012aa8:	6a3b      	ldr	r3, [r7, #32]
 8012aaa:	68db      	ldr	r3, [r3, #12]
 8012aac:	685b      	ldr	r3, [r3, #4]
 8012aae:	4618      	mov	r0, r3
 8012ab0:	f7f8 fc4e 	bl	800b350 <lwip_htonl>
 8012ab4:	4603      	mov	r3, r0
 8012ab6:	3301      	adds	r3, #1
 8012ab8:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8012aba:	687b      	ldr	r3, [r7, #4]
 8012abc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8012abe:	68fb      	ldr	r3, [r7, #12]
 8012ac0:	1ad3      	subs	r3, r2, r3
 8012ac2:	2b00      	cmp	r3, #0
 8012ac4:	da02      	bge.n	8012acc <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	68fa      	ldr	r2, [r7, #12]
 8012aca:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012acc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012ad0:	2200      	movs	r2, #0
 8012ad2:	69b9      	ldr	r1, [r7, #24]
 8012ad4:	6878      	ldr	r0, [r7, #4]
 8012ad6:	f7ff fdef 	bl	80126b8 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8012ada:	687a      	ldr	r2, [r7, #4]
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	3304      	adds	r3, #4
 8012ae0:	69b9      	ldr	r1, [r7, #24]
 8012ae2:	6878      	ldr	r0, [r7, #4]
 8012ae4:	f7ff fe26 	bl	8012734 <tcp_output_control_segment>
 8012ae8:	4603      	mov	r3, r0
 8012aea:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8012aec:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8012af0:	4618      	mov	r0, r3
 8012af2:	372c      	adds	r7, #44	@ 0x2c
 8012af4:	46bd      	mov	sp, r7
 8012af6:	bd90      	pop	{r4, r7, pc}
 8012af8:	080190d8 	.word	0x080190d8
 8012afc:	080198d0 	.word	0x080198d0
 8012b00:	0801912c 	.word	0x0801912c

08012b04 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8012b04:	b580      	push	{r7, lr}
 8012b06:	b082      	sub	sp, #8
 8012b08:	af00      	add	r7, sp, #0
 8012b0a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8012b0c:	f7fa ff10 	bl	800d930 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8012b10:	4b0a      	ldr	r3, [pc, #40]	@ (8012b3c <tcpip_tcp_timer+0x38>)
 8012b12:	681b      	ldr	r3, [r3, #0]
 8012b14:	2b00      	cmp	r3, #0
 8012b16:	d103      	bne.n	8012b20 <tcpip_tcp_timer+0x1c>
 8012b18:	4b09      	ldr	r3, [pc, #36]	@ (8012b40 <tcpip_tcp_timer+0x3c>)
 8012b1a:	681b      	ldr	r3, [r3, #0]
 8012b1c:	2b00      	cmp	r3, #0
 8012b1e:	d005      	beq.n	8012b2c <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8012b20:	2200      	movs	r2, #0
 8012b22:	4908      	ldr	r1, [pc, #32]	@ (8012b44 <tcpip_tcp_timer+0x40>)
 8012b24:	20fa      	movs	r0, #250	@ 0xfa
 8012b26:	f000 f8f3 	bl	8012d10 <sys_timeout>
 8012b2a:	e003      	b.n	8012b34 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8012b2c:	4b06      	ldr	r3, [pc, #24]	@ (8012b48 <tcpip_tcp_timer+0x44>)
 8012b2e:	2200      	movs	r2, #0
 8012b30:	601a      	str	r2, [r3, #0]
  }
}
 8012b32:	bf00      	nop
 8012b34:	bf00      	nop
 8012b36:	3708      	adds	r7, #8
 8012b38:	46bd      	mov	sp, r7
 8012b3a:	bd80      	pop	{r7, pc}
 8012b3c:	200667d4 	.word	0x200667d4
 8012b40:	200667d8 	.word	0x200667d8
 8012b44:	08012b05 	.word	0x08012b05
 8012b48:	20066820 	.word	0x20066820

08012b4c <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8012b4c:	b580      	push	{r7, lr}
 8012b4e:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8012b50:	4b0a      	ldr	r3, [pc, #40]	@ (8012b7c <tcp_timer_needed+0x30>)
 8012b52:	681b      	ldr	r3, [r3, #0]
 8012b54:	2b00      	cmp	r3, #0
 8012b56:	d10f      	bne.n	8012b78 <tcp_timer_needed+0x2c>
 8012b58:	4b09      	ldr	r3, [pc, #36]	@ (8012b80 <tcp_timer_needed+0x34>)
 8012b5a:	681b      	ldr	r3, [r3, #0]
 8012b5c:	2b00      	cmp	r3, #0
 8012b5e:	d103      	bne.n	8012b68 <tcp_timer_needed+0x1c>
 8012b60:	4b08      	ldr	r3, [pc, #32]	@ (8012b84 <tcp_timer_needed+0x38>)
 8012b62:	681b      	ldr	r3, [r3, #0]
 8012b64:	2b00      	cmp	r3, #0
 8012b66:	d007      	beq.n	8012b78 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8012b68:	4b04      	ldr	r3, [pc, #16]	@ (8012b7c <tcp_timer_needed+0x30>)
 8012b6a:	2201      	movs	r2, #1
 8012b6c:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8012b6e:	2200      	movs	r2, #0
 8012b70:	4905      	ldr	r1, [pc, #20]	@ (8012b88 <tcp_timer_needed+0x3c>)
 8012b72:	20fa      	movs	r0, #250	@ 0xfa
 8012b74:	f000 f8cc 	bl	8012d10 <sys_timeout>
  }
}
 8012b78:	bf00      	nop
 8012b7a:	bd80      	pop	{r7, pc}
 8012b7c:	20066820 	.word	0x20066820
 8012b80:	200667d4 	.word	0x200667d4
 8012b84:	200667d8 	.word	0x200667d8
 8012b88:	08012b05 	.word	0x08012b05

08012b8c <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8012b8c:	b580      	push	{r7, lr}
 8012b8e:	b086      	sub	sp, #24
 8012b90:	af00      	add	r7, sp, #0
 8012b92:	60f8      	str	r0, [r7, #12]
 8012b94:	60b9      	str	r1, [r7, #8]
 8012b96:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8012b98:	200a      	movs	r0, #10
 8012b9a:	f7f9 fb61 	bl	800c260 <memp_malloc>
 8012b9e:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8012ba0:	693b      	ldr	r3, [r7, #16]
 8012ba2:	2b00      	cmp	r3, #0
 8012ba4:	d109      	bne.n	8012bba <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8012ba6:	693b      	ldr	r3, [r7, #16]
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	d151      	bne.n	8012c50 <sys_timeout_abs+0xc4>
 8012bac:	4b2a      	ldr	r3, [pc, #168]	@ (8012c58 <sys_timeout_abs+0xcc>)
 8012bae:	22be      	movs	r2, #190	@ 0xbe
 8012bb0:	492a      	ldr	r1, [pc, #168]	@ (8012c5c <sys_timeout_abs+0xd0>)
 8012bb2:	482b      	ldr	r0, [pc, #172]	@ (8012c60 <sys_timeout_abs+0xd4>)
 8012bb4:	f003 fbec 	bl	8016390 <iprintf>
    return;
 8012bb8:	e04a      	b.n	8012c50 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8012bba:	693b      	ldr	r3, [r7, #16]
 8012bbc:	2200      	movs	r2, #0
 8012bbe:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8012bc0:	693b      	ldr	r3, [r7, #16]
 8012bc2:	68ba      	ldr	r2, [r7, #8]
 8012bc4:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8012bc6:	693b      	ldr	r3, [r7, #16]
 8012bc8:	687a      	ldr	r2, [r7, #4]
 8012bca:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8012bcc:	693b      	ldr	r3, [r7, #16]
 8012bce:	68fa      	ldr	r2, [r7, #12]
 8012bd0:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8012bd2:	4b24      	ldr	r3, [pc, #144]	@ (8012c64 <sys_timeout_abs+0xd8>)
 8012bd4:	681b      	ldr	r3, [r3, #0]
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d103      	bne.n	8012be2 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8012bda:	4a22      	ldr	r2, [pc, #136]	@ (8012c64 <sys_timeout_abs+0xd8>)
 8012bdc:	693b      	ldr	r3, [r7, #16]
 8012bde:	6013      	str	r3, [r2, #0]
    return;
 8012be0:	e037      	b.n	8012c52 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8012be2:	693b      	ldr	r3, [r7, #16]
 8012be4:	685a      	ldr	r2, [r3, #4]
 8012be6:	4b1f      	ldr	r3, [pc, #124]	@ (8012c64 <sys_timeout_abs+0xd8>)
 8012be8:	681b      	ldr	r3, [r3, #0]
 8012bea:	685b      	ldr	r3, [r3, #4]
 8012bec:	1ad3      	subs	r3, r2, r3
 8012bee:	0fdb      	lsrs	r3, r3, #31
 8012bf0:	f003 0301 	and.w	r3, r3, #1
 8012bf4:	b2db      	uxtb	r3, r3
 8012bf6:	2b00      	cmp	r3, #0
 8012bf8:	d007      	beq.n	8012c0a <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8012bfa:	4b1a      	ldr	r3, [pc, #104]	@ (8012c64 <sys_timeout_abs+0xd8>)
 8012bfc:	681a      	ldr	r2, [r3, #0]
 8012bfe:	693b      	ldr	r3, [r7, #16]
 8012c00:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8012c02:	4a18      	ldr	r2, [pc, #96]	@ (8012c64 <sys_timeout_abs+0xd8>)
 8012c04:	693b      	ldr	r3, [r7, #16]
 8012c06:	6013      	str	r3, [r2, #0]
 8012c08:	e023      	b.n	8012c52 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8012c0a:	4b16      	ldr	r3, [pc, #88]	@ (8012c64 <sys_timeout_abs+0xd8>)
 8012c0c:	681b      	ldr	r3, [r3, #0]
 8012c0e:	617b      	str	r3, [r7, #20]
 8012c10:	e01a      	b.n	8012c48 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8012c12:	697b      	ldr	r3, [r7, #20]
 8012c14:	681b      	ldr	r3, [r3, #0]
 8012c16:	2b00      	cmp	r3, #0
 8012c18:	d00b      	beq.n	8012c32 <sys_timeout_abs+0xa6>
 8012c1a:	693b      	ldr	r3, [r7, #16]
 8012c1c:	685a      	ldr	r2, [r3, #4]
 8012c1e:	697b      	ldr	r3, [r7, #20]
 8012c20:	681b      	ldr	r3, [r3, #0]
 8012c22:	685b      	ldr	r3, [r3, #4]
 8012c24:	1ad3      	subs	r3, r2, r3
 8012c26:	0fdb      	lsrs	r3, r3, #31
 8012c28:	f003 0301 	and.w	r3, r3, #1
 8012c2c:	b2db      	uxtb	r3, r3
 8012c2e:	2b00      	cmp	r3, #0
 8012c30:	d007      	beq.n	8012c42 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8012c32:	697b      	ldr	r3, [r7, #20]
 8012c34:	681a      	ldr	r2, [r3, #0]
 8012c36:	693b      	ldr	r3, [r7, #16]
 8012c38:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8012c3a:	697b      	ldr	r3, [r7, #20]
 8012c3c:	693a      	ldr	r2, [r7, #16]
 8012c3e:	601a      	str	r2, [r3, #0]
        break;
 8012c40:	e007      	b.n	8012c52 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8012c42:	697b      	ldr	r3, [r7, #20]
 8012c44:	681b      	ldr	r3, [r3, #0]
 8012c46:	617b      	str	r3, [r7, #20]
 8012c48:	697b      	ldr	r3, [r7, #20]
 8012c4a:	2b00      	cmp	r3, #0
 8012c4c:	d1e1      	bne.n	8012c12 <sys_timeout_abs+0x86>
 8012c4e:	e000      	b.n	8012c52 <sys_timeout_abs+0xc6>
    return;
 8012c50:	bf00      	nop
      }
    }
  }
}
 8012c52:	3718      	adds	r7, #24
 8012c54:	46bd      	mov	sp, r7
 8012c56:	bd80      	pop	{r7, pc}
 8012c58:	080198f4 	.word	0x080198f4
 8012c5c:	08019928 	.word	0x08019928
 8012c60:	08019968 	.word	0x08019968
 8012c64:	20066818 	.word	0x20066818

08012c68 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8012c68:	b580      	push	{r7, lr}
 8012c6a:	b086      	sub	sp, #24
 8012c6c:	af00      	add	r7, sp, #0
 8012c6e:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8012c70:	687b      	ldr	r3, [r7, #4]
 8012c72:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8012c74:	697b      	ldr	r3, [r7, #20]
 8012c76:	685b      	ldr	r3, [r3, #4]
 8012c78:	4798      	blx	r3

  now = sys_now();
 8012c7a:	f7f4 fd1d 	bl	80076b8 <sys_now>
 8012c7e:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8012c80:	697b      	ldr	r3, [r7, #20]
 8012c82:	681a      	ldr	r2, [r3, #0]
 8012c84:	4b0f      	ldr	r3, [pc, #60]	@ (8012cc4 <lwip_cyclic_timer+0x5c>)
 8012c86:	681b      	ldr	r3, [r3, #0]
 8012c88:	4413      	add	r3, r2
 8012c8a:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8012c8c:	68fa      	ldr	r2, [r7, #12]
 8012c8e:	693b      	ldr	r3, [r7, #16]
 8012c90:	1ad3      	subs	r3, r2, r3
 8012c92:	0fdb      	lsrs	r3, r3, #31
 8012c94:	f003 0301 	and.w	r3, r3, #1
 8012c98:	b2db      	uxtb	r3, r3
 8012c9a:	2b00      	cmp	r3, #0
 8012c9c:	d009      	beq.n	8012cb2 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8012c9e:	697b      	ldr	r3, [r7, #20]
 8012ca0:	681a      	ldr	r2, [r3, #0]
 8012ca2:	693b      	ldr	r3, [r7, #16]
 8012ca4:	4413      	add	r3, r2
 8012ca6:	687a      	ldr	r2, [r7, #4]
 8012ca8:	4907      	ldr	r1, [pc, #28]	@ (8012cc8 <lwip_cyclic_timer+0x60>)
 8012caa:	4618      	mov	r0, r3
 8012cac:	f7ff ff6e 	bl	8012b8c <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8012cb0:	e004      	b.n	8012cbc <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8012cb2:	687a      	ldr	r2, [r7, #4]
 8012cb4:	4904      	ldr	r1, [pc, #16]	@ (8012cc8 <lwip_cyclic_timer+0x60>)
 8012cb6:	68f8      	ldr	r0, [r7, #12]
 8012cb8:	f7ff ff68 	bl	8012b8c <sys_timeout_abs>
}
 8012cbc:	bf00      	nop
 8012cbe:	3718      	adds	r7, #24
 8012cc0:	46bd      	mov	sp, r7
 8012cc2:	bd80      	pop	{r7, pc}
 8012cc4:	2006681c 	.word	0x2006681c
 8012cc8:	08012c69 	.word	0x08012c69

08012ccc <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8012ccc:	b580      	push	{r7, lr}
 8012cce:	b082      	sub	sp, #8
 8012cd0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8012cd2:	2301      	movs	r3, #1
 8012cd4:	607b      	str	r3, [r7, #4]
 8012cd6:	e00e      	b.n	8012cf6 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8012cd8:	4a0b      	ldr	r2, [pc, #44]	@ (8012d08 <sys_timeouts_init+0x3c>)
 8012cda:	687b      	ldr	r3, [r7, #4]
 8012cdc:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8012ce0:	687b      	ldr	r3, [r7, #4]
 8012ce2:	00db      	lsls	r3, r3, #3
 8012ce4:	4a08      	ldr	r2, [pc, #32]	@ (8012d08 <sys_timeouts_init+0x3c>)
 8012ce6:	4413      	add	r3, r2
 8012ce8:	461a      	mov	r2, r3
 8012cea:	4908      	ldr	r1, [pc, #32]	@ (8012d0c <sys_timeouts_init+0x40>)
 8012cec:	f000 f810 	bl	8012d10 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8012cf0:	687b      	ldr	r3, [r7, #4]
 8012cf2:	3301      	adds	r3, #1
 8012cf4:	607b      	str	r3, [r7, #4]
 8012cf6:	687b      	ldr	r3, [r7, #4]
 8012cf8:	2b03      	cmp	r3, #3
 8012cfa:	d9ed      	bls.n	8012cd8 <sys_timeouts_init+0xc>
  }
}
 8012cfc:	bf00      	nop
 8012cfe:	bf00      	nop
 8012d00:	3708      	adds	r7, #8
 8012d02:	46bd      	mov	sp, r7
 8012d04:	bd80      	pop	{r7, pc}
 8012d06:	bf00      	nop
 8012d08:	0801a5a8 	.word	0x0801a5a8
 8012d0c:	08012c69 	.word	0x08012c69

08012d10 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8012d10:	b580      	push	{r7, lr}
 8012d12:	b086      	sub	sp, #24
 8012d14:	af00      	add	r7, sp, #0
 8012d16:	60f8      	str	r0, [r7, #12]
 8012d18:	60b9      	str	r1, [r7, #8]
 8012d1a:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8012d1c:	68fb      	ldr	r3, [r7, #12]
 8012d1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012d22:	d306      	bcc.n	8012d32 <sys_timeout+0x22>
 8012d24:	4b0a      	ldr	r3, [pc, #40]	@ (8012d50 <sys_timeout+0x40>)
 8012d26:	f240 1229 	movw	r2, #297	@ 0x129
 8012d2a:	490a      	ldr	r1, [pc, #40]	@ (8012d54 <sys_timeout+0x44>)
 8012d2c:	480a      	ldr	r0, [pc, #40]	@ (8012d58 <sys_timeout+0x48>)
 8012d2e:	f003 fb2f 	bl	8016390 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8012d32:	f7f4 fcc1 	bl	80076b8 <sys_now>
 8012d36:	4602      	mov	r2, r0
 8012d38:	68fb      	ldr	r3, [r7, #12]
 8012d3a:	4413      	add	r3, r2
 8012d3c:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8012d3e:	687a      	ldr	r2, [r7, #4]
 8012d40:	68b9      	ldr	r1, [r7, #8]
 8012d42:	6978      	ldr	r0, [r7, #20]
 8012d44:	f7ff ff22 	bl	8012b8c <sys_timeout_abs>
#endif
}
 8012d48:	bf00      	nop
 8012d4a:	3718      	adds	r7, #24
 8012d4c:	46bd      	mov	sp, r7
 8012d4e:	bd80      	pop	{r7, pc}
 8012d50:	080198f4 	.word	0x080198f4
 8012d54:	08019990 	.word	0x08019990
 8012d58:	08019968 	.word	0x08019968

08012d5c <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8012d5c:	b580      	push	{r7, lr}
 8012d5e:	b084      	sub	sp, #16
 8012d60:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8012d62:	f7f4 fca9 	bl	80076b8 <sys_now>
 8012d66:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8012d68:	4b17      	ldr	r3, [pc, #92]	@ (8012dc8 <sys_check_timeouts+0x6c>)
 8012d6a:	681b      	ldr	r3, [r3, #0]
 8012d6c:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8012d6e:	68bb      	ldr	r3, [r7, #8]
 8012d70:	2b00      	cmp	r3, #0
 8012d72:	d022      	beq.n	8012dba <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8012d74:	68bb      	ldr	r3, [r7, #8]
 8012d76:	685b      	ldr	r3, [r3, #4]
 8012d78:	68fa      	ldr	r2, [r7, #12]
 8012d7a:	1ad3      	subs	r3, r2, r3
 8012d7c:	0fdb      	lsrs	r3, r3, #31
 8012d7e:	f003 0301 	and.w	r3, r3, #1
 8012d82:	b2db      	uxtb	r3, r3
 8012d84:	2b00      	cmp	r3, #0
 8012d86:	d11a      	bne.n	8012dbe <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8012d88:	68bb      	ldr	r3, [r7, #8]
 8012d8a:	681b      	ldr	r3, [r3, #0]
 8012d8c:	4a0e      	ldr	r2, [pc, #56]	@ (8012dc8 <sys_check_timeouts+0x6c>)
 8012d8e:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8012d90:	68bb      	ldr	r3, [r7, #8]
 8012d92:	689b      	ldr	r3, [r3, #8]
 8012d94:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8012d96:	68bb      	ldr	r3, [r7, #8]
 8012d98:	68db      	ldr	r3, [r3, #12]
 8012d9a:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8012d9c:	68bb      	ldr	r3, [r7, #8]
 8012d9e:	685b      	ldr	r3, [r3, #4]
 8012da0:	4a0a      	ldr	r2, [pc, #40]	@ (8012dcc <sys_check_timeouts+0x70>)
 8012da2:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8012da4:	68b9      	ldr	r1, [r7, #8]
 8012da6:	200a      	movs	r0, #10
 8012da8:	f7f9 fad0 	bl	800c34c <memp_free>
    if (handler != NULL) {
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	2b00      	cmp	r3, #0
 8012db0:	d0da      	beq.n	8012d68 <sys_check_timeouts+0xc>
      handler(arg);
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	6838      	ldr	r0, [r7, #0]
 8012db6:	4798      	blx	r3
  do {
 8012db8:	e7d6      	b.n	8012d68 <sys_check_timeouts+0xc>
      return;
 8012dba:	bf00      	nop
 8012dbc:	e000      	b.n	8012dc0 <sys_check_timeouts+0x64>
      return;
 8012dbe:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8012dc0:	3710      	adds	r7, #16
 8012dc2:	46bd      	mov	sp, r7
 8012dc4:	bd80      	pop	{r7, pc}
 8012dc6:	bf00      	nop
 8012dc8:	20066818 	.word	0x20066818
 8012dcc:	2006681c 	.word	0x2006681c

08012dd0 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8012dd0:	b580      	push	{r7, lr}
 8012dd2:	b082      	sub	sp, #8
 8012dd4:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8012dd6:	4b16      	ldr	r3, [pc, #88]	@ (8012e30 <sys_timeouts_sleeptime+0x60>)
 8012dd8:	681b      	ldr	r3, [r3, #0]
 8012dda:	2b00      	cmp	r3, #0
 8012ddc:	d102      	bne.n	8012de4 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8012dde:	f04f 33ff 	mov.w	r3, #4294967295
 8012de2:	e020      	b.n	8012e26 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 8012de4:	f7f4 fc68 	bl	80076b8 <sys_now>
 8012de8:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8012dea:	4b11      	ldr	r3, [pc, #68]	@ (8012e30 <sys_timeouts_sleeptime+0x60>)
 8012dec:	681b      	ldr	r3, [r3, #0]
 8012dee:	685a      	ldr	r2, [r3, #4]
 8012df0:	687b      	ldr	r3, [r7, #4]
 8012df2:	1ad3      	subs	r3, r2, r3
 8012df4:	0fdb      	lsrs	r3, r3, #31
 8012df6:	f003 0301 	and.w	r3, r3, #1
 8012dfa:	b2db      	uxtb	r3, r3
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	d001      	beq.n	8012e04 <sys_timeouts_sleeptime+0x34>
    return 0;
 8012e00:	2300      	movs	r3, #0
 8012e02:	e010      	b.n	8012e26 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8012e04:	4b0a      	ldr	r3, [pc, #40]	@ (8012e30 <sys_timeouts_sleeptime+0x60>)
 8012e06:	681b      	ldr	r3, [r3, #0]
 8012e08:	685a      	ldr	r2, [r3, #4]
 8012e0a:	687b      	ldr	r3, [r7, #4]
 8012e0c:	1ad3      	subs	r3, r2, r3
 8012e0e:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 8012e10:	683b      	ldr	r3, [r7, #0]
 8012e12:	2b00      	cmp	r3, #0
 8012e14:	da06      	bge.n	8012e24 <sys_timeouts_sleeptime+0x54>
 8012e16:	4b07      	ldr	r3, [pc, #28]	@ (8012e34 <sys_timeouts_sleeptime+0x64>)
 8012e18:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 8012e1c:	4906      	ldr	r1, [pc, #24]	@ (8012e38 <sys_timeouts_sleeptime+0x68>)
 8012e1e:	4807      	ldr	r0, [pc, #28]	@ (8012e3c <sys_timeouts_sleeptime+0x6c>)
 8012e20:	f003 fab6 	bl	8016390 <iprintf>
    return ret;
 8012e24:	683b      	ldr	r3, [r7, #0]
  }
}
 8012e26:	4618      	mov	r0, r3
 8012e28:	3708      	adds	r7, #8
 8012e2a:	46bd      	mov	sp, r7
 8012e2c:	bd80      	pop	{r7, pc}
 8012e2e:	bf00      	nop
 8012e30:	20066818 	.word	0x20066818
 8012e34:	080198f4 	.word	0x080198f4
 8012e38:	080199c8 	.word	0x080199c8
 8012e3c:	08019968 	.word	0x08019968

08012e40 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8012e40:	b580      	push	{r7, lr}
 8012e42:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8012e44:	f003 f9a4 	bl	8016190 <rand>
 8012e48:	4603      	mov	r3, r0
 8012e4a:	b29b      	uxth	r3, r3
 8012e4c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8012e50:	b29b      	uxth	r3, r3
 8012e52:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8012e56:	b29a      	uxth	r2, r3
 8012e58:	4b01      	ldr	r3, [pc, #4]	@ (8012e60 <udp_init+0x20>)
 8012e5a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8012e5c:	bf00      	nop
 8012e5e:	bd80      	pop	{r7, pc}
 8012e60:	2000002c 	.word	0x2000002c

08012e64 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8012e64:	b480      	push	{r7}
 8012e66:	b083      	sub	sp, #12
 8012e68:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8012e6a:	2300      	movs	r3, #0
 8012e6c:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8012e6e:	4b17      	ldr	r3, [pc, #92]	@ (8012ecc <udp_new_port+0x68>)
 8012e70:	881b      	ldrh	r3, [r3, #0]
 8012e72:	1c5a      	adds	r2, r3, #1
 8012e74:	b291      	uxth	r1, r2
 8012e76:	4a15      	ldr	r2, [pc, #84]	@ (8012ecc <udp_new_port+0x68>)
 8012e78:	8011      	strh	r1, [r2, #0]
 8012e7a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8012e7e:	4293      	cmp	r3, r2
 8012e80:	d103      	bne.n	8012e8a <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8012e82:	4b12      	ldr	r3, [pc, #72]	@ (8012ecc <udp_new_port+0x68>)
 8012e84:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8012e88:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012e8a:	4b11      	ldr	r3, [pc, #68]	@ (8012ed0 <udp_new_port+0x6c>)
 8012e8c:	681b      	ldr	r3, [r3, #0]
 8012e8e:	603b      	str	r3, [r7, #0]
 8012e90:	e011      	b.n	8012eb6 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 8012e92:	683b      	ldr	r3, [r7, #0]
 8012e94:	8a5a      	ldrh	r2, [r3, #18]
 8012e96:	4b0d      	ldr	r3, [pc, #52]	@ (8012ecc <udp_new_port+0x68>)
 8012e98:	881b      	ldrh	r3, [r3, #0]
 8012e9a:	429a      	cmp	r2, r3
 8012e9c:	d108      	bne.n	8012eb0 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8012e9e:	88fb      	ldrh	r3, [r7, #6]
 8012ea0:	3301      	adds	r3, #1
 8012ea2:	80fb      	strh	r3, [r7, #6]
 8012ea4:	88fb      	ldrh	r3, [r7, #6]
 8012ea6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8012eaa:	d3e0      	bcc.n	8012e6e <udp_new_port+0xa>
        return 0;
 8012eac:	2300      	movs	r3, #0
 8012eae:	e007      	b.n	8012ec0 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012eb0:	683b      	ldr	r3, [r7, #0]
 8012eb2:	68db      	ldr	r3, [r3, #12]
 8012eb4:	603b      	str	r3, [r7, #0]
 8012eb6:	683b      	ldr	r3, [r7, #0]
 8012eb8:	2b00      	cmp	r3, #0
 8012eba:	d1ea      	bne.n	8012e92 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8012ebc:	4b03      	ldr	r3, [pc, #12]	@ (8012ecc <udp_new_port+0x68>)
 8012ebe:	881b      	ldrh	r3, [r3, #0]
}
 8012ec0:	4618      	mov	r0, r3
 8012ec2:	370c      	adds	r7, #12
 8012ec4:	46bd      	mov	sp, r7
 8012ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eca:	4770      	bx	lr
 8012ecc:	2000002c 	.word	0x2000002c
 8012ed0:	20066824 	.word	0x20066824

08012ed4 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8012ed4:	b580      	push	{r7, lr}
 8012ed6:	b084      	sub	sp, #16
 8012ed8:	af00      	add	r7, sp, #0
 8012eda:	60f8      	str	r0, [r7, #12]
 8012edc:	60b9      	str	r1, [r7, #8]
 8012ede:	4613      	mov	r3, r2
 8012ee0:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8012ee2:	68fb      	ldr	r3, [r7, #12]
 8012ee4:	2b00      	cmp	r3, #0
 8012ee6:	d105      	bne.n	8012ef4 <udp_input_local_match+0x20>
 8012ee8:	4b2a      	ldr	r3, [pc, #168]	@ (8012f94 <udp_input_local_match+0xc0>)
 8012eea:	2287      	movs	r2, #135	@ 0x87
 8012eec:	492a      	ldr	r1, [pc, #168]	@ (8012f98 <udp_input_local_match+0xc4>)
 8012eee:	482b      	ldr	r0, [pc, #172]	@ (8012f9c <udp_input_local_match+0xc8>)
 8012ef0:	f003 fa4e 	bl	8016390 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8012ef4:	68bb      	ldr	r3, [r7, #8]
 8012ef6:	2b00      	cmp	r3, #0
 8012ef8:	d105      	bne.n	8012f06 <udp_input_local_match+0x32>
 8012efa:	4b26      	ldr	r3, [pc, #152]	@ (8012f94 <udp_input_local_match+0xc0>)
 8012efc:	2288      	movs	r2, #136	@ 0x88
 8012efe:	4928      	ldr	r1, [pc, #160]	@ (8012fa0 <udp_input_local_match+0xcc>)
 8012f00:	4826      	ldr	r0, [pc, #152]	@ (8012f9c <udp_input_local_match+0xc8>)
 8012f02:	f003 fa45 	bl	8016390 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012f06:	68fb      	ldr	r3, [r7, #12]
 8012f08:	7a1b      	ldrb	r3, [r3, #8]
 8012f0a:	2b00      	cmp	r3, #0
 8012f0c:	d00b      	beq.n	8012f26 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012f0e:	68fb      	ldr	r3, [r7, #12]
 8012f10:	7a1a      	ldrb	r2, [r3, #8]
 8012f12:	4b24      	ldr	r3, [pc, #144]	@ (8012fa4 <udp_input_local_match+0xd0>)
 8012f14:	685b      	ldr	r3, [r3, #4]
 8012f16:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012f1a:	3301      	adds	r3, #1
 8012f1c:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012f1e:	429a      	cmp	r2, r3
 8012f20:	d001      	beq.n	8012f26 <udp_input_local_match+0x52>
    return 0;
 8012f22:	2300      	movs	r3, #0
 8012f24:	e031      	b.n	8012f8a <udp_input_local_match+0xb6>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8012f26:	79fb      	ldrb	r3, [r7, #7]
 8012f28:	2b00      	cmp	r3, #0
 8012f2a:	d01e      	beq.n	8012f6a <udp_input_local_match+0x96>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
 8012f2c:	68fb      	ldr	r3, [r7, #12]
 8012f2e:	7a5b      	ldrb	r3, [r3, #9]
 8012f30:	f003 0320 	and.w	r3, r3, #32
 8012f34:	2b00      	cmp	r3, #0
 8012f36:	d027      	beq.n	8012f88 <udp_input_local_match+0xb4>
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8012f38:	68fb      	ldr	r3, [r7, #12]
 8012f3a:	2b00      	cmp	r3, #0
 8012f3c:	d013      	beq.n	8012f66 <udp_input_local_match+0x92>
 8012f3e:	68fb      	ldr	r3, [r7, #12]
 8012f40:	681b      	ldr	r3, [r3, #0]
 8012f42:	2b00      	cmp	r3, #0
 8012f44:	d00f      	beq.n	8012f66 <udp_input_local_match+0x92>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8012f46:	4b17      	ldr	r3, [pc, #92]	@ (8012fa4 <udp_input_local_match+0xd0>)
 8012f48:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8012f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f4e:	d00a      	beq.n	8012f66 <udp_input_local_match+0x92>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8012f50:	68fb      	ldr	r3, [r7, #12]
 8012f52:	681a      	ldr	r2, [r3, #0]
 8012f54:	4b13      	ldr	r3, [pc, #76]	@ (8012fa4 <udp_input_local_match+0xd0>)
 8012f56:	695b      	ldr	r3, [r3, #20]
 8012f58:	405a      	eors	r2, r3
 8012f5a:	68bb      	ldr	r3, [r7, #8]
 8012f5c:	3308      	adds	r3, #8
 8012f5e:	681b      	ldr	r3, [r3, #0]
 8012f60:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8012f62:	2b00      	cmp	r3, #0
 8012f64:	d110      	bne.n	8012f88 <udp_input_local_match+0xb4>
          return 1;
 8012f66:	2301      	movs	r3, #1
 8012f68:	e00f      	b.n	8012f8a <udp_input_local_match+0xb6>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012f6a:	68fb      	ldr	r3, [r7, #12]
 8012f6c:	2b00      	cmp	r3, #0
 8012f6e:	d009      	beq.n	8012f84 <udp_input_local_match+0xb0>
 8012f70:	68fb      	ldr	r3, [r7, #12]
 8012f72:	681b      	ldr	r3, [r3, #0]
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	d005      	beq.n	8012f84 <udp_input_local_match+0xb0>
 8012f78:	68fb      	ldr	r3, [r7, #12]
 8012f7a:	681a      	ldr	r2, [r3, #0]
 8012f7c:	4b09      	ldr	r3, [pc, #36]	@ (8012fa4 <udp_input_local_match+0xd0>)
 8012f7e:	695b      	ldr	r3, [r3, #20]
 8012f80:	429a      	cmp	r2, r3
 8012f82:	d101      	bne.n	8012f88 <udp_input_local_match+0xb4>
        return 1;
 8012f84:	2301      	movs	r3, #1
 8012f86:	e000      	b.n	8012f8a <udp_input_local_match+0xb6>
      }
  }

  return 0;
 8012f88:	2300      	movs	r3, #0
}
 8012f8a:	4618      	mov	r0, r3
 8012f8c:	3710      	adds	r7, #16
 8012f8e:	46bd      	mov	sp, r7
 8012f90:	bd80      	pop	{r7, pc}
 8012f92:	bf00      	nop
 8012f94:	080199dc 	.word	0x080199dc
 8012f98:	08019a0c 	.word	0x08019a0c
 8012f9c:	08019a30 	.word	0x08019a30
 8012fa0:	08019a58 	.word	0x08019a58
 8012fa4:	2006356c 	.word	0x2006356c

08012fa8 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8012fa8:	b590      	push	{r4, r7, lr}
 8012faa:	b08d      	sub	sp, #52	@ 0x34
 8012fac:	af02      	add	r7, sp, #8
 8012fae:	6078      	str	r0, [r7, #4]
 8012fb0:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8012fb2:	2300      	movs	r3, #0
 8012fb4:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	2b00      	cmp	r3, #0
 8012fba:	d105      	bne.n	8012fc8 <udp_input+0x20>
 8012fbc:	4b7c      	ldr	r3, [pc, #496]	@ (80131b0 <udp_input+0x208>)
 8012fbe:	22cf      	movs	r2, #207	@ 0xcf
 8012fc0:	497c      	ldr	r1, [pc, #496]	@ (80131b4 <udp_input+0x20c>)
 8012fc2:	487d      	ldr	r0, [pc, #500]	@ (80131b8 <udp_input+0x210>)
 8012fc4:	f003 f9e4 	bl	8016390 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8012fc8:	683b      	ldr	r3, [r7, #0]
 8012fca:	2b00      	cmp	r3, #0
 8012fcc:	d105      	bne.n	8012fda <udp_input+0x32>
 8012fce:	4b78      	ldr	r3, [pc, #480]	@ (80131b0 <udp_input+0x208>)
 8012fd0:	22d0      	movs	r2, #208	@ 0xd0
 8012fd2:	497a      	ldr	r1, [pc, #488]	@ (80131bc <udp_input+0x214>)
 8012fd4:	4878      	ldr	r0, [pc, #480]	@ (80131b8 <udp_input+0x210>)
 8012fd6:	f003 f9db 	bl	8016390 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	895b      	ldrh	r3, [r3, #10]
 8012fde:	2b07      	cmp	r3, #7
 8012fe0:	d803      	bhi.n	8012fea <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8012fe2:	6878      	ldr	r0, [r7, #4]
 8012fe4:	f7fa f856 	bl	800d094 <pbuf_free>
    goto end;
 8012fe8:	e0de      	b.n	80131a8 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8012fea:	687b      	ldr	r3, [r7, #4]
 8012fec:	685b      	ldr	r3, [r3, #4]
 8012fee:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8012ff0:	4b73      	ldr	r3, [pc, #460]	@ (80131c0 <udp_input+0x218>)
 8012ff2:	695b      	ldr	r3, [r3, #20]
 8012ff4:	4a72      	ldr	r2, [pc, #456]	@ (80131c0 <udp_input+0x218>)
 8012ff6:	6812      	ldr	r2, [r2, #0]
 8012ff8:	4611      	mov	r1, r2
 8012ffa:	4618      	mov	r0, r3
 8012ffc:	f001 ff32 	bl	8014e64 <ip4_addr_isbroadcast_u32>
 8013000:	4603      	mov	r3, r0
 8013002:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8013004:	697b      	ldr	r3, [r7, #20]
 8013006:	881b      	ldrh	r3, [r3, #0]
 8013008:	b29b      	uxth	r3, r3
 801300a:	4618      	mov	r0, r3
 801300c:	f7f8 f98a 	bl	800b324 <lwip_htons>
 8013010:	4603      	mov	r3, r0
 8013012:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8013014:	697b      	ldr	r3, [r7, #20]
 8013016:	885b      	ldrh	r3, [r3, #2]
 8013018:	b29b      	uxth	r3, r3
 801301a:	4618      	mov	r0, r3
 801301c:	f7f8 f982 	bl	800b324 <lwip_htons>
 8013020:	4603      	mov	r3, r0
 8013022:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8013024:	2300      	movs	r3, #0
 8013026:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 8013028:	2300      	movs	r3, #0
 801302a:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801302c:	2300      	movs	r3, #0
 801302e:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8013030:	4b64      	ldr	r3, [pc, #400]	@ (80131c4 <udp_input+0x21c>)
 8013032:	681b      	ldr	r3, [r3, #0]
 8013034:	627b      	str	r3, [r7, #36]	@ 0x24
 8013036:	e054      	b.n	80130e2 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8013038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801303a:	8a5b      	ldrh	r3, [r3, #18]
 801303c:	89fa      	ldrh	r2, [r7, #14]
 801303e:	429a      	cmp	r2, r3
 8013040:	d14a      	bne.n	80130d8 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8013042:	7cfb      	ldrb	r3, [r7, #19]
 8013044:	461a      	mov	r2, r3
 8013046:	6839      	ldr	r1, [r7, #0]
 8013048:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801304a:	f7ff ff43 	bl	8012ed4 <udp_input_local_match>
 801304e:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8013050:	2b00      	cmp	r3, #0
 8013052:	d041      	beq.n	80130d8 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8013054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013056:	7c1b      	ldrb	r3, [r3, #16]
 8013058:	f003 0304 	and.w	r3, r3, #4
 801305c:	2b00      	cmp	r3, #0
 801305e:	d11d      	bne.n	801309c <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8013060:	69fb      	ldr	r3, [r7, #28]
 8013062:	2b00      	cmp	r3, #0
 8013064:	d102      	bne.n	801306c <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8013066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013068:	61fb      	str	r3, [r7, #28]
 801306a:	e017      	b.n	801309c <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801306c:	7cfb      	ldrb	r3, [r7, #19]
 801306e:	2b00      	cmp	r3, #0
 8013070:	d014      	beq.n	801309c <udp_input+0xf4>
 8013072:	4b53      	ldr	r3, [pc, #332]	@ (80131c0 <udp_input+0x218>)
 8013074:	695b      	ldr	r3, [r3, #20]
 8013076:	f1b3 3fff 	cmp.w	r3, #4294967295
 801307a:	d10f      	bne.n	801309c <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801307c:	69fb      	ldr	r3, [r7, #28]
 801307e:	681a      	ldr	r2, [r3, #0]
 8013080:	683b      	ldr	r3, [r7, #0]
 8013082:	3304      	adds	r3, #4
 8013084:	681b      	ldr	r3, [r3, #0]
 8013086:	429a      	cmp	r2, r3
 8013088:	d008      	beq.n	801309c <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801308a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801308c:	681a      	ldr	r2, [r3, #0]
 801308e:	683b      	ldr	r3, [r7, #0]
 8013090:	3304      	adds	r3, #4
 8013092:	681b      	ldr	r3, [r3, #0]
 8013094:	429a      	cmp	r2, r3
 8013096:	d101      	bne.n	801309c <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8013098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801309a:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801309c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801309e:	8a9b      	ldrh	r3, [r3, #20]
 80130a0:	8a3a      	ldrh	r2, [r7, #16]
 80130a2:	429a      	cmp	r2, r3
 80130a4:	d118      	bne.n	80130d8 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 80130a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130a8:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 80130aa:	2b00      	cmp	r3, #0
 80130ac:	d005      	beq.n	80130ba <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 80130ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130b0:	685a      	ldr	r2, [r3, #4]
 80130b2:	4b43      	ldr	r3, [pc, #268]	@ (80131c0 <udp_input+0x218>)
 80130b4:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 80130b6:	429a      	cmp	r2, r3
 80130b8:	d10e      	bne.n	80130d8 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80130ba:	6a3b      	ldr	r3, [r7, #32]
 80130bc:	2b00      	cmp	r3, #0
 80130be:	d014      	beq.n	80130ea <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80130c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130c2:	68da      	ldr	r2, [r3, #12]
 80130c4:	6a3b      	ldr	r3, [r7, #32]
 80130c6:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80130c8:	4b3e      	ldr	r3, [pc, #248]	@ (80131c4 <udp_input+0x21c>)
 80130ca:	681a      	ldr	r2, [r3, #0]
 80130cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130ce:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80130d0:	4a3c      	ldr	r2, [pc, #240]	@ (80131c4 <udp_input+0x21c>)
 80130d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130d4:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80130d6:	e008      	b.n	80130ea <udp_input+0x142>
      }
    }

    prev = pcb;
 80130d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130da:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80130dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130de:	68db      	ldr	r3, [r3, #12]
 80130e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80130e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130e4:	2b00      	cmp	r3, #0
 80130e6:	d1a7      	bne.n	8013038 <udp_input+0x90>
 80130e8:	e000      	b.n	80130ec <udp_input+0x144>
        break;
 80130ea:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80130ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130ee:	2b00      	cmp	r3, #0
 80130f0:	d101      	bne.n	80130f6 <udp_input+0x14e>
    pcb = uncon_pcb;
 80130f2:	69fb      	ldr	r3, [r7, #28]
 80130f4:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80130f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	d002      	beq.n	8013102 <udp_input+0x15a>
    for_us = 1;
 80130fc:	2301      	movs	r3, #1
 80130fe:	76fb      	strb	r3, [r7, #27]
 8013100:	e00a      	b.n	8013118 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8013102:	683b      	ldr	r3, [r7, #0]
 8013104:	3304      	adds	r3, #4
 8013106:	681a      	ldr	r2, [r3, #0]
 8013108:	4b2d      	ldr	r3, [pc, #180]	@ (80131c0 <udp_input+0x218>)
 801310a:	695b      	ldr	r3, [r3, #20]
 801310c:	429a      	cmp	r2, r3
 801310e:	bf0c      	ite	eq
 8013110:	2301      	moveq	r3, #1
 8013112:	2300      	movne	r3, #0
 8013114:	b2db      	uxtb	r3, r3
 8013116:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8013118:	7efb      	ldrb	r3, [r7, #27]
 801311a:	2b00      	cmp	r3, #0
 801311c:	d041      	beq.n	80131a2 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801311e:	2108      	movs	r1, #8
 8013120:	6878      	ldr	r0, [r7, #4]
 8013122:	f7f9 ff31 	bl	800cf88 <pbuf_remove_header>
 8013126:	4603      	mov	r3, r0
 8013128:	2b00      	cmp	r3, #0
 801312a:	d00a      	beq.n	8013142 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801312c:	4b20      	ldr	r3, [pc, #128]	@ (80131b0 <udp_input+0x208>)
 801312e:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 8013132:	4925      	ldr	r1, [pc, #148]	@ (80131c8 <udp_input+0x220>)
 8013134:	4820      	ldr	r0, [pc, #128]	@ (80131b8 <udp_input+0x210>)
 8013136:	f003 f92b 	bl	8016390 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801313a:	6878      	ldr	r0, [r7, #4]
 801313c:	f7f9 ffaa 	bl	800d094 <pbuf_free>
      goto end;
 8013140:	e032      	b.n	80131a8 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8013142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013144:	2b00      	cmp	r3, #0
 8013146:	d012      	beq.n	801316e <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8013148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801314a:	699b      	ldr	r3, [r3, #24]
 801314c:	2b00      	cmp	r3, #0
 801314e:	d00a      	beq.n	8013166 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8013150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013152:	699c      	ldr	r4, [r3, #24]
 8013154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013156:	69d8      	ldr	r0, [r3, #28]
 8013158:	8a3b      	ldrh	r3, [r7, #16]
 801315a:	9300      	str	r3, [sp, #0]
 801315c:	4b1b      	ldr	r3, [pc, #108]	@ (80131cc <udp_input+0x224>)
 801315e:	687a      	ldr	r2, [r7, #4]
 8013160:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8013162:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8013164:	e021      	b.n	80131aa <udp_input+0x202>
        pbuf_free(p);
 8013166:	6878      	ldr	r0, [r7, #4]
 8013168:	f7f9 ff94 	bl	800d094 <pbuf_free>
        goto end;
 801316c:	e01c      	b.n	80131a8 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801316e:	7cfb      	ldrb	r3, [r7, #19]
 8013170:	2b00      	cmp	r3, #0
 8013172:	d112      	bne.n	801319a <udp_input+0x1f2>
 8013174:	4b12      	ldr	r3, [pc, #72]	@ (80131c0 <udp_input+0x218>)
 8013176:	695b      	ldr	r3, [r3, #20]
 8013178:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801317c:	2be0      	cmp	r3, #224	@ 0xe0
 801317e:	d00c      	beq.n	801319a <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8013180:	4b0f      	ldr	r3, [pc, #60]	@ (80131c0 <udp_input+0x218>)
 8013182:	899b      	ldrh	r3, [r3, #12]
 8013184:	3308      	adds	r3, #8
 8013186:	b29b      	uxth	r3, r3
 8013188:	b21b      	sxth	r3, r3
 801318a:	4619      	mov	r1, r3
 801318c:	6878      	ldr	r0, [r7, #4]
 801318e:	f7f9 ff6e 	bl	800d06e <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8013192:	2103      	movs	r1, #3
 8013194:	6878      	ldr	r0, [r7, #4]
 8013196:	f001 fb45 	bl	8014824 <icmp_dest_unreach>
      pbuf_free(p);
 801319a:	6878      	ldr	r0, [r7, #4]
 801319c:	f7f9 ff7a 	bl	800d094 <pbuf_free>
  return;
 80131a0:	e003      	b.n	80131aa <udp_input+0x202>
    pbuf_free(p);
 80131a2:	6878      	ldr	r0, [r7, #4]
 80131a4:	f7f9 ff76 	bl	800d094 <pbuf_free>
  return;
 80131a8:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 80131aa:	372c      	adds	r7, #44	@ 0x2c
 80131ac:	46bd      	mov	sp, r7
 80131ae:	bd90      	pop	{r4, r7, pc}
 80131b0:	080199dc 	.word	0x080199dc
 80131b4:	08019a80 	.word	0x08019a80
 80131b8:	08019a30 	.word	0x08019a30
 80131bc:	08019a98 	.word	0x08019a98
 80131c0:	2006356c 	.word	0x2006356c
 80131c4:	20066824 	.word	0x20066824
 80131c8:	08019ab4 	.word	0x08019ab4
 80131cc:	2006357c 	.word	0x2006357c

080131d0 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 80131d0:	b580      	push	{r7, lr}
 80131d2:	b088      	sub	sp, #32
 80131d4:	af02      	add	r7, sp, #8
 80131d6:	60f8      	str	r0, [r7, #12]
 80131d8:	60b9      	str	r1, [r7, #8]
 80131da:	607a      	str	r2, [r7, #4]
 80131dc:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 80131de:	68fb      	ldr	r3, [r7, #12]
 80131e0:	2b00      	cmp	r3, #0
 80131e2:	d109      	bne.n	80131f8 <udp_sendto+0x28>
 80131e4:	4b23      	ldr	r3, [pc, #140]	@ (8013274 <udp_sendto+0xa4>)
 80131e6:	f44f 7206 	mov.w	r2, #536	@ 0x218
 80131ea:	4923      	ldr	r1, [pc, #140]	@ (8013278 <udp_sendto+0xa8>)
 80131ec:	4823      	ldr	r0, [pc, #140]	@ (801327c <udp_sendto+0xac>)
 80131ee:	f003 f8cf 	bl	8016390 <iprintf>
 80131f2:	f06f 030f 	mvn.w	r3, #15
 80131f6:	e038      	b.n	801326a <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 80131f8:	68bb      	ldr	r3, [r7, #8]
 80131fa:	2b00      	cmp	r3, #0
 80131fc:	d109      	bne.n	8013212 <udp_sendto+0x42>
 80131fe:	4b1d      	ldr	r3, [pc, #116]	@ (8013274 <udp_sendto+0xa4>)
 8013200:	f240 2219 	movw	r2, #537	@ 0x219
 8013204:	491e      	ldr	r1, [pc, #120]	@ (8013280 <udp_sendto+0xb0>)
 8013206:	481d      	ldr	r0, [pc, #116]	@ (801327c <udp_sendto+0xac>)
 8013208:	f003 f8c2 	bl	8016390 <iprintf>
 801320c:	f06f 030f 	mvn.w	r3, #15
 8013210:	e02b      	b.n	801326a <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	2b00      	cmp	r3, #0
 8013216:	d109      	bne.n	801322c <udp_sendto+0x5c>
 8013218:	4b16      	ldr	r3, [pc, #88]	@ (8013274 <udp_sendto+0xa4>)
 801321a:	f240 221a 	movw	r2, #538	@ 0x21a
 801321e:	4919      	ldr	r1, [pc, #100]	@ (8013284 <udp_sendto+0xb4>)
 8013220:	4816      	ldr	r0, [pc, #88]	@ (801327c <udp_sendto+0xac>)
 8013222:	f003 f8b5 	bl	8016390 <iprintf>
 8013226:	f06f 030f 	mvn.w	r3, #15
 801322a:	e01e      	b.n	801326a <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 801322c:	68fb      	ldr	r3, [r7, #12]
 801322e:	7a1b      	ldrb	r3, [r3, #8]
 8013230:	2b00      	cmp	r3, #0
 8013232:	d006      	beq.n	8013242 <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 8013234:	68fb      	ldr	r3, [r7, #12]
 8013236:	7a1b      	ldrb	r3, [r3, #8]
 8013238:	4618      	mov	r0, r3
 801323a:	f7f9 fb9d 	bl	800c978 <netif_get_by_index>
 801323e:	6178      	str	r0, [r7, #20]
 8013240:	e003      	b.n	801324a <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 8013242:	6878      	ldr	r0, [r7, #4]
 8013244:	f001 fb78 	bl	8014938 <ip4_route>
 8013248:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 801324a:	697b      	ldr	r3, [r7, #20]
 801324c:	2b00      	cmp	r3, #0
 801324e:	d102      	bne.n	8013256 <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 8013250:	f06f 0303 	mvn.w	r3, #3
 8013254:	e009      	b.n	801326a <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 8013256:	887a      	ldrh	r2, [r7, #2]
 8013258:	697b      	ldr	r3, [r7, #20]
 801325a:	9300      	str	r3, [sp, #0]
 801325c:	4613      	mov	r3, r2
 801325e:	687a      	ldr	r2, [r7, #4]
 8013260:	68b9      	ldr	r1, [r7, #8]
 8013262:	68f8      	ldr	r0, [r7, #12]
 8013264:	f000 f810 	bl	8013288 <udp_sendto_if>
 8013268:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801326a:	4618      	mov	r0, r3
 801326c:	3718      	adds	r7, #24
 801326e:	46bd      	mov	sp, r7
 8013270:	bd80      	pop	{r7, pc}
 8013272:	bf00      	nop
 8013274:	080199dc 	.word	0x080199dc
 8013278:	08019b00 	.word	0x08019b00
 801327c:	08019a30 	.word	0x08019a30
 8013280:	08019b18 	.word	0x08019b18
 8013284:	08019b34 	.word	0x08019b34

08013288 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8013288:	b580      	push	{r7, lr}
 801328a:	b088      	sub	sp, #32
 801328c:	af02      	add	r7, sp, #8
 801328e:	60f8      	str	r0, [r7, #12]
 8013290:	60b9      	str	r1, [r7, #8]
 8013292:	607a      	str	r2, [r7, #4]
 8013294:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 8013296:	68fb      	ldr	r3, [r7, #12]
 8013298:	2b00      	cmp	r3, #0
 801329a:	d109      	bne.n	80132b0 <udp_sendto_if+0x28>
 801329c:	4b2e      	ldr	r3, [pc, #184]	@ (8013358 <udp_sendto_if+0xd0>)
 801329e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80132a2:	492e      	ldr	r1, [pc, #184]	@ (801335c <udp_sendto_if+0xd4>)
 80132a4:	482e      	ldr	r0, [pc, #184]	@ (8013360 <udp_sendto_if+0xd8>)
 80132a6:	f003 f873 	bl	8016390 <iprintf>
 80132aa:	f06f 030f 	mvn.w	r3, #15
 80132ae:	e04f      	b.n	8013350 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 80132b0:	68bb      	ldr	r3, [r7, #8]
 80132b2:	2b00      	cmp	r3, #0
 80132b4:	d109      	bne.n	80132ca <udp_sendto_if+0x42>
 80132b6:	4b28      	ldr	r3, [pc, #160]	@ (8013358 <udp_sendto_if+0xd0>)
 80132b8:	f240 2281 	movw	r2, #641	@ 0x281
 80132bc:	4929      	ldr	r1, [pc, #164]	@ (8013364 <udp_sendto_if+0xdc>)
 80132be:	4828      	ldr	r0, [pc, #160]	@ (8013360 <udp_sendto_if+0xd8>)
 80132c0:	f003 f866 	bl	8016390 <iprintf>
 80132c4:	f06f 030f 	mvn.w	r3, #15
 80132c8:	e042      	b.n	8013350 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80132ca:	687b      	ldr	r3, [r7, #4]
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	d109      	bne.n	80132e4 <udp_sendto_if+0x5c>
 80132d0:	4b21      	ldr	r3, [pc, #132]	@ (8013358 <udp_sendto_if+0xd0>)
 80132d2:	f240 2282 	movw	r2, #642	@ 0x282
 80132d6:	4924      	ldr	r1, [pc, #144]	@ (8013368 <udp_sendto_if+0xe0>)
 80132d8:	4821      	ldr	r0, [pc, #132]	@ (8013360 <udp_sendto_if+0xd8>)
 80132da:	f003 f859 	bl	8016390 <iprintf>
 80132de:	f06f 030f 	mvn.w	r3, #15
 80132e2:	e035      	b.n	8013350 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 80132e4:	6a3b      	ldr	r3, [r7, #32]
 80132e6:	2b00      	cmp	r3, #0
 80132e8:	d109      	bne.n	80132fe <udp_sendto_if+0x76>
 80132ea:	4b1b      	ldr	r3, [pc, #108]	@ (8013358 <udp_sendto_if+0xd0>)
 80132ec:	f240 2283 	movw	r2, #643	@ 0x283
 80132f0:	491e      	ldr	r1, [pc, #120]	@ (801336c <udp_sendto_if+0xe4>)
 80132f2:	481b      	ldr	r0, [pc, #108]	@ (8013360 <udp_sendto_if+0xd8>)
 80132f4:	f003 f84c 	bl	8016390 <iprintf>
 80132f8:	f06f 030f 	mvn.w	r3, #15
 80132fc:	e028      	b.n	8013350 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80132fe:	68fb      	ldr	r3, [r7, #12]
 8013300:	2b00      	cmp	r3, #0
 8013302:	d009      	beq.n	8013318 <udp_sendto_if+0x90>
 8013304:	68fb      	ldr	r3, [r7, #12]
 8013306:	681b      	ldr	r3, [r3, #0]
 8013308:	2b00      	cmp	r3, #0
 801330a:	d005      	beq.n	8013318 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 801330c:	68fb      	ldr	r3, [r7, #12]
 801330e:	681b      	ldr	r3, [r3, #0]
 8013310:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8013314:	2be0      	cmp	r3, #224	@ 0xe0
 8013316:	d103      	bne.n	8013320 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8013318:	6a3b      	ldr	r3, [r7, #32]
 801331a:	3304      	adds	r3, #4
 801331c:	617b      	str	r3, [r7, #20]
 801331e:	e00b      	b.n	8013338 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8013320:	68fb      	ldr	r3, [r7, #12]
 8013322:	681a      	ldr	r2, [r3, #0]
 8013324:	6a3b      	ldr	r3, [r7, #32]
 8013326:	3304      	adds	r3, #4
 8013328:	681b      	ldr	r3, [r3, #0]
 801332a:	429a      	cmp	r2, r3
 801332c:	d002      	beq.n	8013334 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 801332e:	f06f 0303 	mvn.w	r3, #3
 8013332:	e00d      	b.n	8013350 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8013334:	68fb      	ldr	r3, [r7, #12]
 8013336:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8013338:	887a      	ldrh	r2, [r7, #2]
 801333a:	697b      	ldr	r3, [r7, #20]
 801333c:	9301      	str	r3, [sp, #4]
 801333e:	6a3b      	ldr	r3, [r7, #32]
 8013340:	9300      	str	r3, [sp, #0]
 8013342:	4613      	mov	r3, r2
 8013344:	687a      	ldr	r2, [r7, #4]
 8013346:	68b9      	ldr	r1, [r7, #8]
 8013348:	68f8      	ldr	r0, [r7, #12]
 801334a:	f000 f811 	bl	8013370 <udp_sendto_if_src>
 801334e:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8013350:	4618      	mov	r0, r3
 8013352:	3718      	adds	r7, #24
 8013354:	46bd      	mov	sp, r7
 8013356:	bd80      	pop	{r7, pc}
 8013358:	080199dc 	.word	0x080199dc
 801335c:	08019b50 	.word	0x08019b50
 8013360:	08019a30 	.word	0x08019a30
 8013364:	08019b6c 	.word	0x08019b6c
 8013368:	08019b88 	.word	0x08019b88
 801336c:	08019ba8 	.word	0x08019ba8

08013370 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8013370:	b580      	push	{r7, lr}
 8013372:	b08c      	sub	sp, #48	@ 0x30
 8013374:	af04      	add	r7, sp, #16
 8013376:	60f8      	str	r0, [r7, #12]
 8013378:	60b9      	str	r1, [r7, #8]
 801337a:	607a      	str	r2, [r7, #4]
 801337c:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 801337e:	68fb      	ldr	r3, [r7, #12]
 8013380:	2b00      	cmp	r3, #0
 8013382:	d109      	bne.n	8013398 <udp_sendto_if_src+0x28>
 8013384:	4b6e      	ldr	r3, [pc, #440]	@ (8013540 <udp_sendto_if_src+0x1d0>)
 8013386:	f240 22d1 	movw	r2, #721	@ 0x2d1
 801338a:	496e      	ldr	r1, [pc, #440]	@ (8013544 <udp_sendto_if_src+0x1d4>)
 801338c:	486e      	ldr	r0, [pc, #440]	@ (8013548 <udp_sendto_if_src+0x1d8>)
 801338e:	f002 ffff 	bl	8016390 <iprintf>
 8013392:	f06f 030f 	mvn.w	r3, #15
 8013396:	e0ce      	b.n	8013536 <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8013398:	68bb      	ldr	r3, [r7, #8]
 801339a:	2b00      	cmp	r3, #0
 801339c:	d109      	bne.n	80133b2 <udp_sendto_if_src+0x42>
 801339e:	4b68      	ldr	r3, [pc, #416]	@ (8013540 <udp_sendto_if_src+0x1d0>)
 80133a0:	f240 22d2 	movw	r2, #722	@ 0x2d2
 80133a4:	4969      	ldr	r1, [pc, #420]	@ (801354c <udp_sendto_if_src+0x1dc>)
 80133a6:	4868      	ldr	r0, [pc, #416]	@ (8013548 <udp_sendto_if_src+0x1d8>)
 80133a8:	f002 fff2 	bl	8016390 <iprintf>
 80133ac:	f06f 030f 	mvn.w	r3, #15
 80133b0:	e0c1      	b.n	8013536 <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80133b2:	687b      	ldr	r3, [r7, #4]
 80133b4:	2b00      	cmp	r3, #0
 80133b6:	d109      	bne.n	80133cc <udp_sendto_if_src+0x5c>
 80133b8:	4b61      	ldr	r3, [pc, #388]	@ (8013540 <udp_sendto_if_src+0x1d0>)
 80133ba:	f240 22d3 	movw	r2, #723	@ 0x2d3
 80133be:	4964      	ldr	r1, [pc, #400]	@ (8013550 <udp_sendto_if_src+0x1e0>)
 80133c0:	4861      	ldr	r0, [pc, #388]	@ (8013548 <udp_sendto_if_src+0x1d8>)
 80133c2:	f002 ffe5 	bl	8016390 <iprintf>
 80133c6:	f06f 030f 	mvn.w	r3, #15
 80133ca:	e0b4      	b.n	8013536 <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 80133cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133ce:	2b00      	cmp	r3, #0
 80133d0:	d109      	bne.n	80133e6 <udp_sendto_if_src+0x76>
 80133d2:	4b5b      	ldr	r3, [pc, #364]	@ (8013540 <udp_sendto_if_src+0x1d0>)
 80133d4:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 80133d8:	495e      	ldr	r1, [pc, #376]	@ (8013554 <udp_sendto_if_src+0x1e4>)
 80133da:	485b      	ldr	r0, [pc, #364]	@ (8013548 <udp_sendto_if_src+0x1d8>)
 80133dc:	f002 ffd8 	bl	8016390 <iprintf>
 80133e0:	f06f 030f 	mvn.w	r3, #15
 80133e4:	e0a7      	b.n	8013536 <udp_sendto_if_src+0x1c6>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 80133e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80133e8:	2b00      	cmp	r3, #0
 80133ea:	d109      	bne.n	8013400 <udp_sendto_if_src+0x90>
 80133ec:	4b54      	ldr	r3, [pc, #336]	@ (8013540 <udp_sendto_if_src+0x1d0>)
 80133ee:	f240 22d5 	movw	r2, #725	@ 0x2d5
 80133f2:	4959      	ldr	r1, [pc, #356]	@ (8013558 <udp_sendto_if_src+0x1e8>)
 80133f4:	4854      	ldr	r0, [pc, #336]	@ (8013548 <udp_sendto_if_src+0x1d8>)
 80133f6:	f002 ffcb 	bl	8016390 <iprintf>
 80133fa:	f06f 030f 	mvn.w	r3, #15
 80133fe:	e09a      	b.n	8013536 <udp_sendto_if_src+0x1c6>
    return ERR_VAL;
  }

#if LWIP_IPV4 && IP_SOF_BROADCAST
  /* broadcast filter? */
  if (!ip_get_option(pcb, SOF_BROADCAST) &&
 8013400:	68fb      	ldr	r3, [r7, #12]
 8013402:	7a5b      	ldrb	r3, [r3, #9]
 8013404:	f003 0320 	and.w	r3, r3, #32
 8013408:	2b00      	cmp	r3, #0
 801340a:	d10b      	bne.n	8013424 <udp_sendto_if_src+0xb4>
#if LWIP_IPV6
      IP_IS_V4(dst_ip) &&
#endif /* LWIP_IPV6 */
      ip_addr_isbroadcast(dst_ip, netif)) {
 801340c:	687b      	ldr	r3, [r7, #4]
 801340e:	681b      	ldr	r3, [r3, #0]
 8013410:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013412:	4618      	mov	r0, r3
 8013414:	f001 fd26 	bl	8014e64 <ip4_addr_isbroadcast_u32>
 8013418:	4603      	mov	r3, r0
  if (!ip_get_option(pcb, SOF_BROADCAST) &&
 801341a:	2b00      	cmp	r3, #0
 801341c:	d002      	beq.n	8013424 <udp_sendto_if_src+0xb4>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("udp_sendto_if: SOF_BROADCAST not enabled on pcb %p\n", (void *)pcb));
    return ERR_VAL;
 801341e:	f06f 0305 	mvn.w	r3, #5
 8013422:	e088      	b.n	8013536 <udp_sendto_if_src+0x1c6>
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8013424:	68fb      	ldr	r3, [r7, #12]
 8013426:	8a5b      	ldrh	r3, [r3, #18]
 8013428:	2b00      	cmp	r3, #0
 801342a:	d10f      	bne.n	801344c <udp_sendto_if_src+0xdc>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801342c:	68f9      	ldr	r1, [r7, #12]
 801342e:	68fb      	ldr	r3, [r7, #12]
 8013430:	8a5b      	ldrh	r3, [r3, #18]
 8013432:	461a      	mov	r2, r3
 8013434:	68f8      	ldr	r0, [r7, #12]
 8013436:	f000 f893 	bl	8013560 <udp_bind>
 801343a:	4603      	mov	r3, r0
 801343c:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801343e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8013442:	2b00      	cmp	r3, #0
 8013444:	d002      	beq.n	801344c <udp_sendto_if_src+0xdc>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 8013446:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801344a:	e074      	b.n	8013536 <udp_sendto_if_src+0x1c6>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801344c:	68bb      	ldr	r3, [r7, #8]
 801344e:	891b      	ldrh	r3, [r3, #8]
 8013450:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 8013454:	4293      	cmp	r3, r2
 8013456:	d902      	bls.n	801345e <udp_sendto_if_src+0xee>
    return ERR_MEM;
 8013458:	f04f 33ff 	mov.w	r3, #4294967295
 801345c:	e06b      	b.n	8013536 <udp_sendto_if_src+0x1c6>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801345e:	2108      	movs	r1, #8
 8013460:	68b8      	ldr	r0, [r7, #8]
 8013462:	f7f9 fd81 	bl	800cf68 <pbuf_add_header>
 8013466:	4603      	mov	r3, r0
 8013468:	2b00      	cmp	r3, #0
 801346a:	d015      	beq.n	8013498 <udp_sendto_if_src+0x128>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801346c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8013470:	2108      	movs	r1, #8
 8013472:	2022      	movs	r0, #34	@ 0x22
 8013474:	f7f9 fb2a 	bl	800cacc <pbuf_alloc>
 8013478:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801347a:	69fb      	ldr	r3, [r7, #28]
 801347c:	2b00      	cmp	r3, #0
 801347e:	d102      	bne.n	8013486 <udp_sendto_if_src+0x116>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8013480:	f04f 33ff 	mov.w	r3, #4294967295
 8013484:	e057      	b.n	8013536 <udp_sendto_if_src+0x1c6>
    }
    if (p->tot_len != 0) {
 8013486:	68bb      	ldr	r3, [r7, #8]
 8013488:	891b      	ldrh	r3, [r3, #8]
 801348a:	2b00      	cmp	r3, #0
 801348c:	d006      	beq.n	801349c <udp_sendto_if_src+0x12c>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801348e:	68b9      	ldr	r1, [r7, #8]
 8013490:	69f8      	ldr	r0, [r7, #28]
 8013492:	f7f9 ff23 	bl	800d2dc <pbuf_chain>
 8013496:	e001      	b.n	801349c <udp_sendto_if_src+0x12c>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8013498:	68bb      	ldr	r3, [r7, #8]
 801349a:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801349c:	69fb      	ldr	r3, [r7, #28]
 801349e:	895b      	ldrh	r3, [r3, #10]
 80134a0:	2b07      	cmp	r3, #7
 80134a2:	d806      	bhi.n	80134b2 <udp_sendto_if_src+0x142>
 80134a4:	4b26      	ldr	r3, [pc, #152]	@ (8013540 <udp_sendto_if_src+0x1d0>)
 80134a6:	f240 320d 	movw	r2, #781	@ 0x30d
 80134aa:	492c      	ldr	r1, [pc, #176]	@ (801355c <udp_sendto_if_src+0x1ec>)
 80134ac:	4826      	ldr	r0, [pc, #152]	@ (8013548 <udp_sendto_if_src+0x1d8>)
 80134ae:	f002 ff6f 	bl	8016390 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 80134b2:	69fb      	ldr	r3, [r7, #28]
 80134b4:	685b      	ldr	r3, [r3, #4]
 80134b6:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 80134b8:	68fb      	ldr	r3, [r7, #12]
 80134ba:	8a5b      	ldrh	r3, [r3, #18]
 80134bc:	4618      	mov	r0, r3
 80134be:	f7f7 ff31 	bl	800b324 <lwip_htons>
 80134c2:	4603      	mov	r3, r0
 80134c4:	461a      	mov	r2, r3
 80134c6:	697b      	ldr	r3, [r7, #20]
 80134c8:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 80134ca:	887b      	ldrh	r3, [r7, #2]
 80134cc:	4618      	mov	r0, r3
 80134ce:	f7f7 ff29 	bl	800b324 <lwip_htons>
 80134d2:	4603      	mov	r3, r0
 80134d4:	461a      	mov	r2, r3
 80134d6:	697b      	ldr	r3, [r7, #20]
 80134d8:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 80134da:	697b      	ldr	r3, [r7, #20]
 80134dc:	2200      	movs	r2, #0
 80134de:	719a      	strb	r2, [r3, #6]
 80134e0:	2200      	movs	r2, #0
 80134e2:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 80134e4:	69fb      	ldr	r3, [r7, #28]
 80134e6:	891b      	ldrh	r3, [r3, #8]
 80134e8:	4618      	mov	r0, r3
 80134ea:	f7f7 ff1b 	bl	800b324 <lwip_htons>
 80134ee:	4603      	mov	r3, r0
 80134f0:	461a      	mov	r2, r3
 80134f2:	697b      	ldr	r3, [r7, #20]
 80134f4:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 80134f6:	2311      	movs	r3, #17
 80134f8:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 80134fa:	68fb      	ldr	r3, [r7, #12]
 80134fc:	7adb      	ldrb	r3, [r3, #11]
 80134fe:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8013500:	68fb      	ldr	r3, [r7, #12]
 8013502:	7a9b      	ldrb	r3, [r3, #10]
 8013504:	7cb9      	ldrb	r1, [r7, #18]
 8013506:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013508:	9202      	str	r2, [sp, #8]
 801350a:	7cfa      	ldrb	r2, [r7, #19]
 801350c:	9201      	str	r2, [sp, #4]
 801350e:	9300      	str	r3, [sp, #0]
 8013510:	460b      	mov	r3, r1
 8013512:	687a      	ldr	r2, [r7, #4]
 8013514:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013516:	69f8      	ldr	r0, [r7, #28]
 8013518:	f001 fbf6 	bl	8014d08 <ip4_output_if_src>
 801351c:	4603      	mov	r3, r0
 801351e:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8013520:	69fa      	ldr	r2, [r7, #28]
 8013522:	68bb      	ldr	r3, [r7, #8]
 8013524:	429a      	cmp	r2, r3
 8013526:	d004      	beq.n	8013532 <udp_sendto_if_src+0x1c2>
    /* free the header pbuf */
    pbuf_free(q);
 8013528:	69f8      	ldr	r0, [r7, #28]
 801352a:	f7f9 fdb3 	bl	800d094 <pbuf_free>
    q = NULL;
 801352e:	2300      	movs	r3, #0
 8013530:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 8013532:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8013536:	4618      	mov	r0, r3
 8013538:	3720      	adds	r7, #32
 801353a:	46bd      	mov	sp, r7
 801353c:	bd80      	pop	{r7, pc}
 801353e:	bf00      	nop
 8013540:	080199dc 	.word	0x080199dc
 8013544:	08019bc8 	.word	0x08019bc8
 8013548:	08019a30 	.word	0x08019a30
 801354c:	08019be8 	.word	0x08019be8
 8013550:	08019c08 	.word	0x08019c08
 8013554:	08019c2c 	.word	0x08019c2c
 8013558:	08019c50 	.word	0x08019c50
 801355c:	08019c74 	.word	0x08019c74

08013560 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8013560:	b580      	push	{r7, lr}
 8013562:	b086      	sub	sp, #24
 8013564:	af00      	add	r7, sp, #0
 8013566:	60f8      	str	r0, [r7, #12]
 8013568:	60b9      	str	r1, [r7, #8]
 801356a:	4613      	mov	r3, r2
 801356c:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801356e:	68bb      	ldr	r3, [r7, #8]
 8013570:	2b00      	cmp	r3, #0
 8013572:	d101      	bne.n	8013578 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8013574:	4b39      	ldr	r3, [pc, #228]	@ (801365c <udp_bind+0xfc>)
 8013576:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8013578:	68fb      	ldr	r3, [r7, #12]
 801357a:	2b00      	cmp	r3, #0
 801357c:	d109      	bne.n	8013592 <udp_bind+0x32>
 801357e:	4b38      	ldr	r3, [pc, #224]	@ (8013660 <udp_bind+0x100>)
 8013580:	f240 32b7 	movw	r2, #951	@ 0x3b7
 8013584:	4937      	ldr	r1, [pc, #220]	@ (8013664 <udp_bind+0x104>)
 8013586:	4838      	ldr	r0, [pc, #224]	@ (8013668 <udp_bind+0x108>)
 8013588:	f002 ff02 	bl	8016390 <iprintf>
 801358c:	f06f 030f 	mvn.w	r3, #15
 8013590:	e060      	b.n	8013654 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8013592:	2300      	movs	r3, #0
 8013594:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8013596:	4b35      	ldr	r3, [pc, #212]	@ (801366c <udp_bind+0x10c>)
 8013598:	681b      	ldr	r3, [r3, #0]
 801359a:	617b      	str	r3, [r7, #20]
 801359c:	e009      	b.n	80135b2 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801359e:	68fa      	ldr	r2, [r7, #12]
 80135a0:	697b      	ldr	r3, [r7, #20]
 80135a2:	429a      	cmp	r2, r3
 80135a4:	d102      	bne.n	80135ac <udp_bind+0x4c>
      rebind = 1;
 80135a6:	2301      	movs	r3, #1
 80135a8:	74fb      	strb	r3, [r7, #19]
      break;
 80135aa:	e005      	b.n	80135b8 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80135ac:	697b      	ldr	r3, [r7, #20]
 80135ae:	68db      	ldr	r3, [r3, #12]
 80135b0:	617b      	str	r3, [r7, #20]
 80135b2:	697b      	ldr	r3, [r7, #20]
 80135b4:	2b00      	cmp	r3, #0
 80135b6:	d1f2      	bne.n	801359e <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 80135b8:	88fb      	ldrh	r3, [r7, #6]
 80135ba:	2b00      	cmp	r3, #0
 80135bc:	d109      	bne.n	80135d2 <udp_bind+0x72>
    port = udp_new_port();
 80135be:	f7ff fc51 	bl	8012e64 <udp_new_port>
 80135c2:	4603      	mov	r3, r0
 80135c4:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80135c6:	88fb      	ldrh	r3, [r7, #6]
 80135c8:	2b00      	cmp	r3, #0
 80135ca:	d12c      	bne.n	8013626 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 80135cc:	f06f 0307 	mvn.w	r3, #7
 80135d0:	e040      	b.n	8013654 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80135d2:	4b26      	ldr	r3, [pc, #152]	@ (801366c <udp_bind+0x10c>)
 80135d4:	681b      	ldr	r3, [r3, #0]
 80135d6:	617b      	str	r3, [r7, #20]
 80135d8:	e022      	b.n	8013620 <udp_bind+0xc0>
      if (pcb != ipcb) {
 80135da:	68fa      	ldr	r2, [r7, #12]
 80135dc:	697b      	ldr	r3, [r7, #20]
 80135de:	429a      	cmp	r2, r3
 80135e0:	d01b      	beq.n	801361a <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 80135e2:	697b      	ldr	r3, [r7, #20]
 80135e4:	8a5b      	ldrh	r3, [r3, #18]
 80135e6:	88fa      	ldrh	r2, [r7, #6]
 80135e8:	429a      	cmp	r2, r3
 80135ea:	d116      	bne.n	801361a <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80135ec:	697b      	ldr	r3, [r7, #20]
 80135ee:	681a      	ldr	r2, [r3, #0]
 80135f0:	68bb      	ldr	r3, [r7, #8]
 80135f2:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 80135f4:	429a      	cmp	r2, r3
 80135f6:	d00d      	beq.n	8013614 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80135f8:	68bb      	ldr	r3, [r7, #8]
 80135fa:	2b00      	cmp	r3, #0
 80135fc:	d00a      	beq.n	8013614 <udp_bind+0xb4>
 80135fe:	68bb      	ldr	r3, [r7, #8]
 8013600:	681b      	ldr	r3, [r3, #0]
 8013602:	2b00      	cmp	r3, #0
 8013604:	d006      	beq.n	8013614 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8013606:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8013608:	2b00      	cmp	r3, #0
 801360a:	d003      	beq.n	8013614 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801360c:	697b      	ldr	r3, [r7, #20]
 801360e:	681b      	ldr	r3, [r3, #0]
 8013610:	2b00      	cmp	r3, #0
 8013612:	d102      	bne.n	801361a <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8013614:	f06f 0307 	mvn.w	r3, #7
 8013618:	e01c      	b.n	8013654 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801361a:	697b      	ldr	r3, [r7, #20]
 801361c:	68db      	ldr	r3, [r3, #12]
 801361e:	617b      	str	r3, [r7, #20]
 8013620:	697b      	ldr	r3, [r7, #20]
 8013622:	2b00      	cmp	r3, #0
 8013624:	d1d9      	bne.n	80135da <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8013626:	68bb      	ldr	r3, [r7, #8]
 8013628:	2b00      	cmp	r3, #0
 801362a:	d002      	beq.n	8013632 <udp_bind+0xd2>
 801362c:	68bb      	ldr	r3, [r7, #8]
 801362e:	681b      	ldr	r3, [r3, #0]
 8013630:	e000      	b.n	8013634 <udp_bind+0xd4>
 8013632:	2300      	movs	r3, #0
 8013634:	68fa      	ldr	r2, [r7, #12]
 8013636:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8013638:	68fb      	ldr	r3, [r7, #12]
 801363a:	88fa      	ldrh	r2, [r7, #6]
 801363c:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801363e:	7cfb      	ldrb	r3, [r7, #19]
 8013640:	2b00      	cmp	r3, #0
 8013642:	d106      	bne.n	8013652 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8013644:	4b09      	ldr	r3, [pc, #36]	@ (801366c <udp_bind+0x10c>)
 8013646:	681a      	ldr	r2, [r3, #0]
 8013648:	68fb      	ldr	r3, [r7, #12]
 801364a:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801364c:	4a07      	ldr	r2, [pc, #28]	@ (801366c <udp_bind+0x10c>)
 801364e:	68fb      	ldr	r3, [r7, #12]
 8013650:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8013652:	2300      	movs	r3, #0
}
 8013654:	4618      	mov	r0, r3
 8013656:	3718      	adds	r7, #24
 8013658:	46bd      	mov	sp, r7
 801365a:	bd80      	pop	{r7, pc}
 801365c:	0801a5c8 	.word	0x0801a5c8
 8013660:	080199dc 	.word	0x080199dc
 8013664:	08019ca4 	.word	0x08019ca4
 8013668:	08019a30 	.word	0x08019a30
 801366c:	20066824 	.word	0x20066824

08013670 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8013670:	b580      	push	{r7, lr}
 8013672:	b084      	sub	sp, #16
 8013674:	af00      	add	r7, sp, #0
 8013676:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8013678:	687b      	ldr	r3, [r7, #4]
 801367a:	2b00      	cmp	r3, #0
 801367c:	d107      	bne.n	801368e <udp_remove+0x1e>
 801367e:	4b19      	ldr	r3, [pc, #100]	@ (80136e4 <udp_remove+0x74>)
 8013680:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 8013684:	4918      	ldr	r1, [pc, #96]	@ (80136e8 <udp_remove+0x78>)
 8013686:	4819      	ldr	r0, [pc, #100]	@ (80136ec <udp_remove+0x7c>)
 8013688:	f002 fe82 	bl	8016390 <iprintf>
 801368c:	e026      	b.n	80136dc <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801368e:	4b18      	ldr	r3, [pc, #96]	@ (80136f0 <udp_remove+0x80>)
 8013690:	681b      	ldr	r3, [r3, #0]
 8013692:	687a      	ldr	r2, [r7, #4]
 8013694:	429a      	cmp	r2, r3
 8013696:	d105      	bne.n	80136a4 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8013698:	4b15      	ldr	r3, [pc, #84]	@ (80136f0 <udp_remove+0x80>)
 801369a:	681b      	ldr	r3, [r3, #0]
 801369c:	68db      	ldr	r3, [r3, #12]
 801369e:	4a14      	ldr	r2, [pc, #80]	@ (80136f0 <udp_remove+0x80>)
 80136a0:	6013      	str	r3, [r2, #0]
 80136a2:	e017      	b.n	80136d4 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 80136a4:	4b12      	ldr	r3, [pc, #72]	@ (80136f0 <udp_remove+0x80>)
 80136a6:	681b      	ldr	r3, [r3, #0]
 80136a8:	60fb      	str	r3, [r7, #12]
 80136aa:	e010      	b.n	80136ce <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 80136ac:	68fb      	ldr	r3, [r7, #12]
 80136ae:	68db      	ldr	r3, [r3, #12]
 80136b0:	2b00      	cmp	r3, #0
 80136b2:	d009      	beq.n	80136c8 <udp_remove+0x58>
 80136b4:	68fb      	ldr	r3, [r7, #12]
 80136b6:	68db      	ldr	r3, [r3, #12]
 80136b8:	687a      	ldr	r2, [r7, #4]
 80136ba:	429a      	cmp	r2, r3
 80136bc:	d104      	bne.n	80136c8 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 80136be:	687b      	ldr	r3, [r7, #4]
 80136c0:	68da      	ldr	r2, [r3, #12]
 80136c2:	68fb      	ldr	r3, [r7, #12]
 80136c4:	60da      	str	r2, [r3, #12]
        break;
 80136c6:	e005      	b.n	80136d4 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 80136c8:	68fb      	ldr	r3, [r7, #12]
 80136ca:	68db      	ldr	r3, [r3, #12]
 80136cc:	60fb      	str	r3, [r7, #12]
 80136ce:	68fb      	ldr	r3, [r7, #12]
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	d1eb      	bne.n	80136ac <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 80136d4:	6879      	ldr	r1, [r7, #4]
 80136d6:	2000      	movs	r0, #0
 80136d8:	f7f8 fe38 	bl	800c34c <memp_free>
}
 80136dc:	3710      	adds	r7, #16
 80136de:	46bd      	mov	sp, r7
 80136e0:	bd80      	pop	{r7, pc}
 80136e2:	bf00      	nop
 80136e4:	080199dc 	.word	0x080199dc
 80136e8:	08019d28 	.word	0x08019d28
 80136ec:	08019a30 	.word	0x08019a30
 80136f0:	20066824 	.word	0x20066824

080136f4 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 80136f4:	b580      	push	{r7, lr}
 80136f6:	b082      	sub	sp, #8
 80136f8:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 80136fa:	2000      	movs	r0, #0
 80136fc:	f7f8 fdb0 	bl	800c260 <memp_malloc>
 8013700:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8013702:	687b      	ldr	r3, [r7, #4]
 8013704:	2b00      	cmp	r3, #0
 8013706:	d007      	beq.n	8013718 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8013708:	2220      	movs	r2, #32
 801370a:	2100      	movs	r1, #0
 801370c:	6878      	ldr	r0, [r7, #4]
 801370e:	f002 fef4 	bl	80164fa <memset>
    pcb->ttl = UDP_TTL;
 8013712:	687b      	ldr	r3, [r7, #4]
 8013714:	22ff      	movs	r2, #255	@ 0xff
 8013716:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8013718:	687b      	ldr	r3, [r7, #4]
}
 801371a:	4618      	mov	r0, r3
 801371c:	3708      	adds	r7, #8
 801371e:	46bd      	mov	sp, r7
 8013720:	bd80      	pop	{r7, pc}
	...

08013724 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8013724:	b480      	push	{r7}
 8013726:	b085      	sub	sp, #20
 8013728:	af00      	add	r7, sp, #0
 801372a:	6078      	str	r0, [r7, #4]
 801372c:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801372e:	687b      	ldr	r3, [r7, #4]
 8013730:	2b00      	cmp	r3, #0
 8013732:	d01e      	beq.n	8013772 <udp_netif_ip_addr_changed+0x4e>
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	681b      	ldr	r3, [r3, #0]
 8013738:	2b00      	cmp	r3, #0
 801373a:	d01a      	beq.n	8013772 <udp_netif_ip_addr_changed+0x4e>
 801373c:	683b      	ldr	r3, [r7, #0]
 801373e:	2b00      	cmp	r3, #0
 8013740:	d017      	beq.n	8013772 <udp_netif_ip_addr_changed+0x4e>
 8013742:	683b      	ldr	r3, [r7, #0]
 8013744:	681b      	ldr	r3, [r3, #0]
 8013746:	2b00      	cmp	r3, #0
 8013748:	d013      	beq.n	8013772 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801374a:	4b0d      	ldr	r3, [pc, #52]	@ (8013780 <udp_netif_ip_addr_changed+0x5c>)
 801374c:	681b      	ldr	r3, [r3, #0]
 801374e:	60fb      	str	r3, [r7, #12]
 8013750:	e00c      	b.n	801376c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8013752:	68fb      	ldr	r3, [r7, #12]
 8013754:	681a      	ldr	r2, [r3, #0]
 8013756:	687b      	ldr	r3, [r7, #4]
 8013758:	681b      	ldr	r3, [r3, #0]
 801375a:	429a      	cmp	r2, r3
 801375c:	d103      	bne.n	8013766 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801375e:	683b      	ldr	r3, [r7, #0]
 8013760:	681a      	ldr	r2, [r3, #0]
 8013762:	68fb      	ldr	r3, [r7, #12]
 8013764:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8013766:	68fb      	ldr	r3, [r7, #12]
 8013768:	68db      	ldr	r3, [r3, #12]
 801376a:	60fb      	str	r3, [r7, #12]
 801376c:	68fb      	ldr	r3, [r7, #12]
 801376e:	2b00      	cmp	r3, #0
 8013770:	d1ef      	bne.n	8013752 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8013772:	bf00      	nop
 8013774:	3714      	adds	r7, #20
 8013776:	46bd      	mov	sp, r7
 8013778:	f85d 7b04 	ldr.w	r7, [sp], #4
 801377c:	4770      	bx	lr
 801377e:	bf00      	nop
 8013780:	20066824 	.word	0x20066824

08013784 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8013784:	b580      	push	{r7, lr}
 8013786:	b082      	sub	sp, #8
 8013788:	af00      	add	r7, sp, #0
 801378a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801378c:	4915      	ldr	r1, [pc, #84]	@ (80137e4 <etharp_free_entry+0x60>)
 801378e:	687a      	ldr	r2, [r7, #4]
 8013790:	4613      	mov	r3, r2
 8013792:	005b      	lsls	r3, r3, #1
 8013794:	4413      	add	r3, r2
 8013796:	00db      	lsls	r3, r3, #3
 8013798:	440b      	add	r3, r1
 801379a:	681b      	ldr	r3, [r3, #0]
 801379c:	2b00      	cmp	r3, #0
 801379e:	d013      	beq.n	80137c8 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 80137a0:	4910      	ldr	r1, [pc, #64]	@ (80137e4 <etharp_free_entry+0x60>)
 80137a2:	687a      	ldr	r2, [r7, #4]
 80137a4:	4613      	mov	r3, r2
 80137a6:	005b      	lsls	r3, r3, #1
 80137a8:	4413      	add	r3, r2
 80137aa:	00db      	lsls	r3, r3, #3
 80137ac:	440b      	add	r3, r1
 80137ae:	681b      	ldr	r3, [r3, #0]
 80137b0:	4618      	mov	r0, r3
 80137b2:	f7f9 fc6f 	bl	800d094 <pbuf_free>
    arp_table[i].q = NULL;
 80137b6:	490b      	ldr	r1, [pc, #44]	@ (80137e4 <etharp_free_entry+0x60>)
 80137b8:	687a      	ldr	r2, [r7, #4]
 80137ba:	4613      	mov	r3, r2
 80137bc:	005b      	lsls	r3, r3, #1
 80137be:	4413      	add	r3, r2
 80137c0:	00db      	lsls	r3, r3, #3
 80137c2:	440b      	add	r3, r1
 80137c4:	2200      	movs	r2, #0
 80137c6:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 80137c8:	4906      	ldr	r1, [pc, #24]	@ (80137e4 <etharp_free_entry+0x60>)
 80137ca:	687a      	ldr	r2, [r7, #4]
 80137cc:	4613      	mov	r3, r2
 80137ce:	005b      	lsls	r3, r3, #1
 80137d0:	4413      	add	r3, r2
 80137d2:	00db      	lsls	r3, r3, #3
 80137d4:	440b      	add	r3, r1
 80137d6:	3314      	adds	r3, #20
 80137d8:	2200      	movs	r2, #0
 80137da:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 80137dc:	bf00      	nop
 80137de:	3708      	adds	r7, #8
 80137e0:	46bd      	mov	sp, r7
 80137e2:	bd80      	pop	{r7, pc}
 80137e4:	20066828 	.word	0x20066828

080137e8 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 80137e8:	b580      	push	{r7, lr}
 80137ea:	b082      	sub	sp, #8
 80137ec:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80137ee:	2300      	movs	r3, #0
 80137f0:	607b      	str	r3, [r7, #4]
 80137f2:	e096      	b.n	8013922 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 80137f4:	494f      	ldr	r1, [pc, #316]	@ (8013934 <etharp_tmr+0x14c>)
 80137f6:	687a      	ldr	r2, [r7, #4]
 80137f8:	4613      	mov	r3, r2
 80137fa:	005b      	lsls	r3, r3, #1
 80137fc:	4413      	add	r3, r2
 80137fe:	00db      	lsls	r3, r3, #3
 8013800:	440b      	add	r3, r1
 8013802:	3314      	adds	r3, #20
 8013804:	781b      	ldrb	r3, [r3, #0]
 8013806:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8013808:	78fb      	ldrb	r3, [r7, #3]
 801380a:	2b00      	cmp	r3, #0
 801380c:	f000 8086 	beq.w	801391c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8013810:	4948      	ldr	r1, [pc, #288]	@ (8013934 <etharp_tmr+0x14c>)
 8013812:	687a      	ldr	r2, [r7, #4]
 8013814:	4613      	mov	r3, r2
 8013816:	005b      	lsls	r3, r3, #1
 8013818:	4413      	add	r3, r2
 801381a:	00db      	lsls	r3, r3, #3
 801381c:	440b      	add	r3, r1
 801381e:	3312      	adds	r3, #18
 8013820:	881b      	ldrh	r3, [r3, #0]
 8013822:	3301      	adds	r3, #1
 8013824:	b298      	uxth	r0, r3
 8013826:	4943      	ldr	r1, [pc, #268]	@ (8013934 <etharp_tmr+0x14c>)
 8013828:	687a      	ldr	r2, [r7, #4]
 801382a:	4613      	mov	r3, r2
 801382c:	005b      	lsls	r3, r3, #1
 801382e:	4413      	add	r3, r2
 8013830:	00db      	lsls	r3, r3, #3
 8013832:	440b      	add	r3, r1
 8013834:	3312      	adds	r3, #18
 8013836:	4602      	mov	r2, r0
 8013838:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801383a:	493e      	ldr	r1, [pc, #248]	@ (8013934 <etharp_tmr+0x14c>)
 801383c:	687a      	ldr	r2, [r7, #4]
 801383e:	4613      	mov	r3, r2
 8013840:	005b      	lsls	r3, r3, #1
 8013842:	4413      	add	r3, r2
 8013844:	00db      	lsls	r3, r3, #3
 8013846:	440b      	add	r3, r1
 8013848:	3312      	adds	r3, #18
 801384a:	881b      	ldrh	r3, [r3, #0]
 801384c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8013850:	d215      	bcs.n	801387e <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8013852:	4938      	ldr	r1, [pc, #224]	@ (8013934 <etharp_tmr+0x14c>)
 8013854:	687a      	ldr	r2, [r7, #4]
 8013856:	4613      	mov	r3, r2
 8013858:	005b      	lsls	r3, r3, #1
 801385a:	4413      	add	r3, r2
 801385c:	00db      	lsls	r3, r3, #3
 801385e:	440b      	add	r3, r1
 8013860:	3314      	adds	r3, #20
 8013862:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8013864:	2b01      	cmp	r3, #1
 8013866:	d10e      	bne.n	8013886 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8013868:	4932      	ldr	r1, [pc, #200]	@ (8013934 <etharp_tmr+0x14c>)
 801386a:	687a      	ldr	r2, [r7, #4]
 801386c:	4613      	mov	r3, r2
 801386e:	005b      	lsls	r3, r3, #1
 8013870:	4413      	add	r3, r2
 8013872:	00db      	lsls	r3, r3, #3
 8013874:	440b      	add	r3, r1
 8013876:	3312      	adds	r3, #18
 8013878:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801387a:	2b04      	cmp	r3, #4
 801387c:	d903      	bls.n	8013886 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801387e:	6878      	ldr	r0, [r7, #4]
 8013880:	f7ff ff80 	bl	8013784 <etharp_free_entry>
 8013884:	e04a      	b.n	801391c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8013886:	492b      	ldr	r1, [pc, #172]	@ (8013934 <etharp_tmr+0x14c>)
 8013888:	687a      	ldr	r2, [r7, #4]
 801388a:	4613      	mov	r3, r2
 801388c:	005b      	lsls	r3, r3, #1
 801388e:	4413      	add	r3, r2
 8013890:	00db      	lsls	r3, r3, #3
 8013892:	440b      	add	r3, r1
 8013894:	3314      	adds	r3, #20
 8013896:	781b      	ldrb	r3, [r3, #0]
 8013898:	2b03      	cmp	r3, #3
 801389a:	d10a      	bne.n	80138b2 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801389c:	4925      	ldr	r1, [pc, #148]	@ (8013934 <etharp_tmr+0x14c>)
 801389e:	687a      	ldr	r2, [r7, #4]
 80138a0:	4613      	mov	r3, r2
 80138a2:	005b      	lsls	r3, r3, #1
 80138a4:	4413      	add	r3, r2
 80138a6:	00db      	lsls	r3, r3, #3
 80138a8:	440b      	add	r3, r1
 80138aa:	3314      	adds	r3, #20
 80138ac:	2204      	movs	r2, #4
 80138ae:	701a      	strb	r2, [r3, #0]
 80138b0:	e034      	b.n	801391c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 80138b2:	4920      	ldr	r1, [pc, #128]	@ (8013934 <etharp_tmr+0x14c>)
 80138b4:	687a      	ldr	r2, [r7, #4]
 80138b6:	4613      	mov	r3, r2
 80138b8:	005b      	lsls	r3, r3, #1
 80138ba:	4413      	add	r3, r2
 80138bc:	00db      	lsls	r3, r3, #3
 80138be:	440b      	add	r3, r1
 80138c0:	3314      	adds	r3, #20
 80138c2:	781b      	ldrb	r3, [r3, #0]
 80138c4:	2b04      	cmp	r3, #4
 80138c6:	d10a      	bne.n	80138de <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 80138c8:	491a      	ldr	r1, [pc, #104]	@ (8013934 <etharp_tmr+0x14c>)
 80138ca:	687a      	ldr	r2, [r7, #4]
 80138cc:	4613      	mov	r3, r2
 80138ce:	005b      	lsls	r3, r3, #1
 80138d0:	4413      	add	r3, r2
 80138d2:	00db      	lsls	r3, r3, #3
 80138d4:	440b      	add	r3, r1
 80138d6:	3314      	adds	r3, #20
 80138d8:	2202      	movs	r2, #2
 80138da:	701a      	strb	r2, [r3, #0]
 80138dc:	e01e      	b.n	801391c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80138de:	4915      	ldr	r1, [pc, #84]	@ (8013934 <etharp_tmr+0x14c>)
 80138e0:	687a      	ldr	r2, [r7, #4]
 80138e2:	4613      	mov	r3, r2
 80138e4:	005b      	lsls	r3, r3, #1
 80138e6:	4413      	add	r3, r2
 80138e8:	00db      	lsls	r3, r3, #3
 80138ea:	440b      	add	r3, r1
 80138ec:	3314      	adds	r3, #20
 80138ee:	781b      	ldrb	r3, [r3, #0]
 80138f0:	2b01      	cmp	r3, #1
 80138f2:	d113      	bne.n	801391c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 80138f4:	490f      	ldr	r1, [pc, #60]	@ (8013934 <etharp_tmr+0x14c>)
 80138f6:	687a      	ldr	r2, [r7, #4]
 80138f8:	4613      	mov	r3, r2
 80138fa:	005b      	lsls	r3, r3, #1
 80138fc:	4413      	add	r3, r2
 80138fe:	00db      	lsls	r3, r3, #3
 8013900:	440b      	add	r3, r1
 8013902:	3308      	adds	r3, #8
 8013904:	6818      	ldr	r0, [r3, #0]
 8013906:	687a      	ldr	r2, [r7, #4]
 8013908:	4613      	mov	r3, r2
 801390a:	005b      	lsls	r3, r3, #1
 801390c:	4413      	add	r3, r2
 801390e:	00db      	lsls	r3, r3, #3
 8013910:	4a08      	ldr	r2, [pc, #32]	@ (8013934 <etharp_tmr+0x14c>)
 8013912:	4413      	add	r3, r2
 8013914:	3304      	adds	r3, #4
 8013916:	4619      	mov	r1, r3
 8013918:	f000 fe6e 	bl	80145f8 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	3301      	adds	r3, #1
 8013920:	607b      	str	r3, [r7, #4]
 8013922:	687b      	ldr	r3, [r7, #4]
 8013924:	2b09      	cmp	r3, #9
 8013926:	f77f af65 	ble.w	80137f4 <etharp_tmr+0xc>
      }
    }
  }
}
 801392a:	bf00      	nop
 801392c:	bf00      	nop
 801392e:	3708      	adds	r7, #8
 8013930:	46bd      	mov	sp, r7
 8013932:	bd80      	pop	{r7, pc}
 8013934:	20066828 	.word	0x20066828

08013938 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8013938:	b580      	push	{r7, lr}
 801393a:	b08a      	sub	sp, #40	@ 0x28
 801393c:	af00      	add	r7, sp, #0
 801393e:	60f8      	str	r0, [r7, #12]
 8013940:	460b      	mov	r3, r1
 8013942:	607a      	str	r2, [r7, #4]
 8013944:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8013946:	230a      	movs	r3, #10
 8013948:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801394a:	230a      	movs	r3, #10
 801394c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801394e:	230a      	movs	r3, #10
 8013950:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 8013952:	2300      	movs	r3, #0
 8013954:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8013956:	230a      	movs	r3, #10
 8013958:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801395a:	2300      	movs	r3, #0
 801395c:	83bb      	strh	r3, [r7, #28]
 801395e:	2300      	movs	r3, #0
 8013960:	837b      	strh	r3, [r7, #26]
 8013962:	2300      	movs	r3, #0
 8013964:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013966:	2300      	movs	r3, #0
 8013968:	843b      	strh	r3, [r7, #32]
 801396a:	e0ae      	b.n	8013aca <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801396c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013970:	49a6      	ldr	r1, [pc, #664]	@ (8013c0c <etharp_find_entry+0x2d4>)
 8013972:	4613      	mov	r3, r2
 8013974:	005b      	lsls	r3, r3, #1
 8013976:	4413      	add	r3, r2
 8013978:	00db      	lsls	r3, r3, #3
 801397a:	440b      	add	r3, r1
 801397c:	3314      	adds	r3, #20
 801397e:	781b      	ldrb	r3, [r3, #0]
 8013980:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8013982:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8013986:	2b0a      	cmp	r3, #10
 8013988:	d105      	bne.n	8013996 <etharp_find_entry+0x5e>
 801398a:	7dfb      	ldrb	r3, [r7, #23]
 801398c:	2b00      	cmp	r3, #0
 801398e:	d102      	bne.n	8013996 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8013990:	8c3b      	ldrh	r3, [r7, #32]
 8013992:	847b      	strh	r3, [r7, #34]	@ 0x22
 8013994:	e095      	b.n	8013ac2 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8013996:	7dfb      	ldrb	r3, [r7, #23]
 8013998:	2b00      	cmp	r3, #0
 801399a:	f000 8092 	beq.w	8013ac2 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801399e:	7dfb      	ldrb	r3, [r7, #23]
 80139a0:	2b01      	cmp	r3, #1
 80139a2:	d009      	beq.n	80139b8 <etharp_find_entry+0x80>
 80139a4:	7dfb      	ldrb	r3, [r7, #23]
 80139a6:	2b01      	cmp	r3, #1
 80139a8:	d806      	bhi.n	80139b8 <etharp_find_entry+0x80>
 80139aa:	4b99      	ldr	r3, [pc, #612]	@ (8013c10 <etharp_find_entry+0x2d8>)
 80139ac:	f240 1223 	movw	r2, #291	@ 0x123
 80139b0:	4998      	ldr	r1, [pc, #608]	@ (8013c14 <etharp_find_entry+0x2dc>)
 80139b2:	4899      	ldr	r0, [pc, #612]	@ (8013c18 <etharp_find_entry+0x2e0>)
 80139b4:	f002 fcec 	bl	8016390 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 80139b8:	68fb      	ldr	r3, [r7, #12]
 80139ba:	2b00      	cmp	r3, #0
 80139bc:	d020      	beq.n	8013a00 <etharp_find_entry+0xc8>
 80139be:	68fb      	ldr	r3, [r7, #12]
 80139c0:	6819      	ldr	r1, [r3, #0]
 80139c2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80139c6:	4891      	ldr	r0, [pc, #580]	@ (8013c0c <etharp_find_entry+0x2d4>)
 80139c8:	4613      	mov	r3, r2
 80139ca:	005b      	lsls	r3, r3, #1
 80139cc:	4413      	add	r3, r2
 80139ce:	00db      	lsls	r3, r3, #3
 80139d0:	4403      	add	r3, r0
 80139d2:	3304      	adds	r3, #4
 80139d4:	681b      	ldr	r3, [r3, #0]
 80139d6:	4299      	cmp	r1, r3
 80139d8:	d112      	bne.n	8013a00 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 80139da:	687b      	ldr	r3, [r7, #4]
 80139dc:	2b00      	cmp	r3, #0
 80139de:	d00c      	beq.n	80139fa <etharp_find_entry+0xc2>
 80139e0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80139e4:	4989      	ldr	r1, [pc, #548]	@ (8013c0c <etharp_find_entry+0x2d4>)
 80139e6:	4613      	mov	r3, r2
 80139e8:	005b      	lsls	r3, r3, #1
 80139ea:	4413      	add	r3, r2
 80139ec:	00db      	lsls	r3, r3, #3
 80139ee:	440b      	add	r3, r1
 80139f0:	3308      	adds	r3, #8
 80139f2:	681b      	ldr	r3, [r3, #0]
 80139f4:	687a      	ldr	r2, [r7, #4]
 80139f6:	429a      	cmp	r2, r3
 80139f8:	d102      	bne.n	8013a00 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 80139fa:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80139fe:	e100      	b.n	8013c02 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8013a00:	7dfb      	ldrb	r3, [r7, #23]
 8013a02:	2b01      	cmp	r3, #1
 8013a04:	d140      	bne.n	8013a88 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8013a06:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013a0a:	4980      	ldr	r1, [pc, #512]	@ (8013c0c <etharp_find_entry+0x2d4>)
 8013a0c:	4613      	mov	r3, r2
 8013a0e:	005b      	lsls	r3, r3, #1
 8013a10:	4413      	add	r3, r2
 8013a12:	00db      	lsls	r3, r3, #3
 8013a14:	440b      	add	r3, r1
 8013a16:	681b      	ldr	r3, [r3, #0]
 8013a18:	2b00      	cmp	r3, #0
 8013a1a:	d01a      	beq.n	8013a52 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8013a1c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013a20:	497a      	ldr	r1, [pc, #488]	@ (8013c0c <etharp_find_entry+0x2d4>)
 8013a22:	4613      	mov	r3, r2
 8013a24:	005b      	lsls	r3, r3, #1
 8013a26:	4413      	add	r3, r2
 8013a28:	00db      	lsls	r3, r3, #3
 8013a2a:	440b      	add	r3, r1
 8013a2c:	3312      	adds	r3, #18
 8013a2e:	881b      	ldrh	r3, [r3, #0]
 8013a30:	8bba      	ldrh	r2, [r7, #28]
 8013a32:	429a      	cmp	r2, r3
 8013a34:	d845      	bhi.n	8013ac2 <etharp_find_entry+0x18a>
            old_queue = i;
 8013a36:	8c3b      	ldrh	r3, [r7, #32]
 8013a38:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8013a3a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013a3e:	4973      	ldr	r1, [pc, #460]	@ (8013c0c <etharp_find_entry+0x2d4>)
 8013a40:	4613      	mov	r3, r2
 8013a42:	005b      	lsls	r3, r3, #1
 8013a44:	4413      	add	r3, r2
 8013a46:	00db      	lsls	r3, r3, #3
 8013a48:	440b      	add	r3, r1
 8013a4a:	3312      	adds	r3, #18
 8013a4c:	881b      	ldrh	r3, [r3, #0]
 8013a4e:	83bb      	strh	r3, [r7, #28]
 8013a50:	e037      	b.n	8013ac2 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8013a52:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013a56:	496d      	ldr	r1, [pc, #436]	@ (8013c0c <etharp_find_entry+0x2d4>)
 8013a58:	4613      	mov	r3, r2
 8013a5a:	005b      	lsls	r3, r3, #1
 8013a5c:	4413      	add	r3, r2
 8013a5e:	00db      	lsls	r3, r3, #3
 8013a60:	440b      	add	r3, r1
 8013a62:	3312      	adds	r3, #18
 8013a64:	881b      	ldrh	r3, [r3, #0]
 8013a66:	8b7a      	ldrh	r2, [r7, #26]
 8013a68:	429a      	cmp	r2, r3
 8013a6a:	d82a      	bhi.n	8013ac2 <etharp_find_entry+0x18a>
            old_pending = i;
 8013a6c:	8c3b      	ldrh	r3, [r7, #32]
 8013a6e:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 8013a70:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013a74:	4965      	ldr	r1, [pc, #404]	@ (8013c0c <etharp_find_entry+0x2d4>)
 8013a76:	4613      	mov	r3, r2
 8013a78:	005b      	lsls	r3, r3, #1
 8013a7a:	4413      	add	r3, r2
 8013a7c:	00db      	lsls	r3, r3, #3
 8013a7e:	440b      	add	r3, r1
 8013a80:	3312      	adds	r3, #18
 8013a82:	881b      	ldrh	r3, [r3, #0]
 8013a84:	837b      	strh	r3, [r7, #26]
 8013a86:	e01c      	b.n	8013ac2 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8013a88:	7dfb      	ldrb	r3, [r7, #23]
 8013a8a:	2b01      	cmp	r3, #1
 8013a8c:	d919      	bls.n	8013ac2 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8013a8e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013a92:	495e      	ldr	r1, [pc, #376]	@ (8013c0c <etharp_find_entry+0x2d4>)
 8013a94:	4613      	mov	r3, r2
 8013a96:	005b      	lsls	r3, r3, #1
 8013a98:	4413      	add	r3, r2
 8013a9a:	00db      	lsls	r3, r3, #3
 8013a9c:	440b      	add	r3, r1
 8013a9e:	3312      	adds	r3, #18
 8013aa0:	881b      	ldrh	r3, [r3, #0]
 8013aa2:	8b3a      	ldrh	r2, [r7, #24]
 8013aa4:	429a      	cmp	r2, r3
 8013aa6:	d80c      	bhi.n	8013ac2 <etharp_find_entry+0x18a>
            old_stable = i;
 8013aa8:	8c3b      	ldrh	r3, [r7, #32]
 8013aaa:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 8013aac:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013ab0:	4956      	ldr	r1, [pc, #344]	@ (8013c0c <etharp_find_entry+0x2d4>)
 8013ab2:	4613      	mov	r3, r2
 8013ab4:	005b      	lsls	r3, r3, #1
 8013ab6:	4413      	add	r3, r2
 8013ab8:	00db      	lsls	r3, r3, #3
 8013aba:	440b      	add	r3, r1
 8013abc:	3312      	adds	r3, #18
 8013abe:	881b      	ldrh	r3, [r3, #0]
 8013ac0:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013ac2:	8c3b      	ldrh	r3, [r7, #32]
 8013ac4:	3301      	adds	r3, #1
 8013ac6:	b29b      	uxth	r3, r3
 8013ac8:	843b      	strh	r3, [r7, #32]
 8013aca:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013ace:	2b09      	cmp	r3, #9
 8013ad0:	f77f af4c 	ble.w	801396c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8013ad4:	7afb      	ldrb	r3, [r7, #11]
 8013ad6:	f003 0302 	and.w	r3, r3, #2
 8013ada:	2b00      	cmp	r3, #0
 8013adc:	d108      	bne.n	8013af0 <etharp_find_entry+0x1b8>
 8013ade:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8013ae2:	2b0a      	cmp	r3, #10
 8013ae4:	d107      	bne.n	8013af6 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8013ae6:	7afb      	ldrb	r3, [r7, #11]
 8013ae8:	f003 0301 	and.w	r3, r3, #1
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	d102      	bne.n	8013af6 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8013af0:	f04f 33ff 	mov.w	r3, #4294967295
 8013af4:	e085      	b.n	8013c02 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8013af6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8013afa:	2b09      	cmp	r3, #9
 8013afc:	dc02      	bgt.n	8013b04 <etharp_find_entry+0x1cc>
    i = empty;
 8013afe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013b00:	843b      	strh	r3, [r7, #32]
 8013b02:	e039      	b.n	8013b78 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8013b04:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8013b08:	2b09      	cmp	r3, #9
 8013b0a:	dc14      	bgt.n	8013b36 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8013b0c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013b0e:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8013b10:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013b14:	493d      	ldr	r1, [pc, #244]	@ (8013c0c <etharp_find_entry+0x2d4>)
 8013b16:	4613      	mov	r3, r2
 8013b18:	005b      	lsls	r3, r3, #1
 8013b1a:	4413      	add	r3, r2
 8013b1c:	00db      	lsls	r3, r3, #3
 8013b1e:	440b      	add	r3, r1
 8013b20:	681b      	ldr	r3, [r3, #0]
 8013b22:	2b00      	cmp	r3, #0
 8013b24:	d018      	beq.n	8013b58 <etharp_find_entry+0x220>
 8013b26:	4b3a      	ldr	r3, [pc, #232]	@ (8013c10 <etharp_find_entry+0x2d8>)
 8013b28:	f240 126d 	movw	r2, #365	@ 0x16d
 8013b2c:	493b      	ldr	r1, [pc, #236]	@ (8013c1c <etharp_find_entry+0x2e4>)
 8013b2e:	483a      	ldr	r0, [pc, #232]	@ (8013c18 <etharp_find_entry+0x2e0>)
 8013b30:	f002 fc2e 	bl	8016390 <iprintf>
 8013b34:	e010      	b.n	8013b58 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8013b36:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8013b3a:	2b09      	cmp	r3, #9
 8013b3c:	dc02      	bgt.n	8013b44 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8013b3e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013b40:	843b      	strh	r3, [r7, #32]
 8013b42:	e009      	b.n	8013b58 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8013b44:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8013b48:	2b09      	cmp	r3, #9
 8013b4a:	dc02      	bgt.n	8013b52 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8013b4c:	8bfb      	ldrh	r3, [r7, #30]
 8013b4e:	843b      	strh	r3, [r7, #32]
 8013b50:	e002      	b.n	8013b58 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8013b52:	f04f 33ff 	mov.w	r3, #4294967295
 8013b56:	e054      	b.n	8013c02 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8013b58:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013b5c:	2b09      	cmp	r3, #9
 8013b5e:	dd06      	ble.n	8013b6e <etharp_find_entry+0x236>
 8013b60:	4b2b      	ldr	r3, [pc, #172]	@ (8013c10 <etharp_find_entry+0x2d8>)
 8013b62:	f240 127f 	movw	r2, #383	@ 0x17f
 8013b66:	492e      	ldr	r1, [pc, #184]	@ (8013c20 <etharp_find_entry+0x2e8>)
 8013b68:	482b      	ldr	r0, [pc, #172]	@ (8013c18 <etharp_find_entry+0x2e0>)
 8013b6a:	f002 fc11 	bl	8016390 <iprintf>
    etharp_free_entry(i);
 8013b6e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013b72:	4618      	mov	r0, r3
 8013b74:	f7ff fe06 	bl	8013784 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8013b78:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013b7c:	2b09      	cmp	r3, #9
 8013b7e:	dd06      	ble.n	8013b8e <etharp_find_entry+0x256>
 8013b80:	4b23      	ldr	r3, [pc, #140]	@ (8013c10 <etharp_find_entry+0x2d8>)
 8013b82:	f240 1283 	movw	r2, #387	@ 0x183
 8013b86:	4926      	ldr	r1, [pc, #152]	@ (8013c20 <etharp_find_entry+0x2e8>)
 8013b88:	4823      	ldr	r0, [pc, #140]	@ (8013c18 <etharp_find_entry+0x2e0>)
 8013b8a:	f002 fc01 	bl	8016390 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8013b8e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013b92:	491e      	ldr	r1, [pc, #120]	@ (8013c0c <etharp_find_entry+0x2d4>)
 8013b94:	4613      	mov	r3, r2
 8013b96:	005b      	lsls	r3, r3, #1
 8013b98:	4413      	add	r3, r2
 8013b9a:	00db      	lsls	r3, r3, #3
 8013b9c:	440b      	add	r3, r1
 8013b9e:	3314      	adds	r3, #20
 8013ba0:	781b      	ldrb	r3, [r3, #0]
 8013ba2:	2b00      	cmp	r3, #0
 8013ba4:	d006      	beq.n	8013bb4 <etharp_find_entry+0x27c>
 8013ba6:	4b1a      	ldr	r3, [pc, #104]	@ (8013c10 <etharp_find_entry+0x2d8>)
 8013ba8:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 8013bac:	491d      	ldr	r1, [pc, #116]	@ (8013c24 <etharp_find_entry+0x2ec>)
 8013bae:	481a      	ldr	r0, [pc, #104]	@ (8013c18 <etharp_find_entry+0x2e0>)
 8013bb0:	f002 fbee 	bl	8016390 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8013bb4:	68fb      	ldr	r3, [r7, #12]
 8013bb6:	2b00      	cmp	r3, #0
 8013bb8:	d00b      	beq.n	8013bd2 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8013bba:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013bbe:	68fb      	ldr	r3, [r7, #12]
 8013bc0:	6819      	ldr	r1, [r3, #0]
 8013bc2:	4812      	ldr	r0, [pc, #72]	@ (8013c0c <etharp_find_entry+0x2d4>)
 8013bc4:	4613      	mov	r3, r2
 8013bc6:	005b      	lsls	r3, r3, #1
 8013bc8:	4413      	add	r3, r2
 8013bca:	00db      	lsls	r3, r3, #3
 8013bcc:	4403      	add	r3, r0
 8013bce:	3304      	adds	r3, #4
 8013bd0:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8013bd2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013bd6:	490d      	ldr	r1, [pc, #52]	@ (8013c0c <etharp_find_entry+0x2d4>)
 8013bd8:	4613      	mov	r3, r2
 8013bda:	005b      	lsls	r3, r3, #1
 8013bdc:	4413      	add	r3, r2
 8013bde:	00db      	lsls	r3, r3, #3
 8013be0:	440b      	add	r3, r1
 8013be2:	3312      	adds	r3, #18
 8013be4:	2200      	movs	r2, #0
 8013be6:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8013be8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013bec:	4907      	ldr	r1, [pc, #28]	@ (8013c0c <etharp_find_entry+0x2d4>)
 8013bee:	4613      	mov	r3, r2
 8013bf0:	005b      	lsls	r3, r3, #1
 8013bf2:	4413      	add	r3, r2
 8013bf4:	00db      	lsls	r3, r3, #3
 8013bf6:	440b      	add	r3, r1
 8013bf8:	3308      	adds	r3, #8
 8013bfa:	687a      	ldr	r2, [r7, #4]
 8013bfc:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8013bfe:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8013c02:	4618      	mov	r0, r3
 8013c04:	3728      	adds	r7, #40	@ 0x28
 8013c06:	46bd      	mov	sp, r7
 8013c08:	bd80      	pop	{r7, pc}
 8013c0a:	bf00      	nop
 8013c0c:	20066828 	.word	0x20066828
 8013c10:	08019d40 	.word	0x08019d40
 8013c14:	08019d78 	.word	0x08019d78
 8013c18:	08019db8 	.word	0x08019db8
 8013c1c:	08019de0 	.word	0x08019de0
 8013c20:	08019df8 	.word	0x08019df8
 8013c24:	08019e0c 	.word	0x08019e0c

08013c28 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8013c28:	b580      	push	{r7, lr}
 8013c2a:	b088      	sub	sp, #32
 8013c2c:	af02      	add	r7, sp, #8
 8013c2e:	60f8      	str	r0, [r7, #12]
 8013c30:	60b9      	str	r1, [r7, #8]
 8013c32:	607a      	str	r2, [r7, #4]
 8013c34:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8013c36:	68fb      	ldr	r3, [r7, #12]
 8013c38:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8013c3c:	2b06      	cmp	r3, #6
 8013c3e:	d006      	beq.n	8013c4e <etharp_update_arp_entry+0x26>
 8013c40:	4b48      	ldr	r3, [pc, #288]	@ (8013d64 <etharp_update_arp_entry+0x13c>)
 8013c42:	f240 12a9 	movw	r2, #425	@ 0x1a9
 8013c46:	4948      	ldr	r1, [pc, #288]	@ (8013d68 <etharp_update_arp_entry+0x140>)
 8013c48:	4848      	ldr	r0, [pc, #288]	@ (8013d6c <etharp_update_arp_entry+0x144>)
 8013c4a:	f002 fba1 	bl	8016390 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8013c4e:	68bb      	ldr	r3, [r7, #8]
 8013c50:	2b00      	cmp	r3, #0
 8013c52:	d012      	beq.n	8013c7a <etharp_update_arp_entry+0x52>
 8013c54:	68bb      	ldr	r3, [r7, #8]
 8013c56:	681b      	ldr	r3, [r3, #0]
 8013c58:	2b00      	cmp	r3, #0
 8013c5a:	d00e      	beq.n	8013c7a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8013c5c:	68bb      	ldr	r3, [r7, #8]
 8013c5e:	681b      	ldr	r3, [r3, #0]
 8013c60:	68f9      	ldr	r1, [r7, #12]
 8013c62:	4618      	mov	r0, r3
 8013c64:	f001 f8fe 	bl	8014e64 <ip4_addr_isbroadcast_u32>
 8013c68:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8013c6a:	2b00      	cmp	r3, #0
 8013c6c:	d105      	bne.n	8013c7a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8013c6e:	68bb      	ldr	r3, [r7, #8]
 8013c70:	681b      	ldr	r3, [r3, #0]
 8013c72:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8013c76:	2be0      	cmp	r3, #224	@ 0xe0
 8013c78:	d102      	bne.n	8013c80 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8013c7a:	f06f 030f 	mvn.w	r3, #15
 8013c7e:	e06c      	b.n	8013d5a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8013c80:	78fb      	ldrb	r3, [r7, #3]
 8013c82:	68fa      	ldr	r2, [r7, #12]
 8013c84:	4619      	mov	r1, r3
 8013c86:	68b8      	ldr	r0, [r7, #8]
 8013c88:	f7ff fe56 	bl	8013938 <etharp_find_entry>
 8013c8c:	4603      	mov	r3, r0
 8013c8e:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8013c90:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8013c94:	2b00      	cmp	r3, #0
 8013c96:	da02      	bge.n	8013c9e <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8013c98:	8afb      	ldrh	r3, [r7, #22]
 8013c9a:	b25b      	sxtb	r3, r3
 8013c9c:	e05d      	b.n	8013d5a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8013c9e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013ca2:	4933      	ldr	r1, [pc, #204]	@ (8013d70 <etharp_update_arp_entry+0x148>)
 8013ca4:	4613      	mov	r3, r2
 8013ca6:	005b      	lsls	r3, r3, #1
 8013ca8:	4413      	add	r3, r2
 8013caa:	00db      	lsls	r3, r3, #3
 8013cac:	440b      	add	r3, r1
 8013cae:	3314      	adds	r3, #20
 8013cb0:	2202      	movs	r2, #2
 8013cb2:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8013cb4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013cb8:	492d      	ldr	r1, [pc, #180]	@ (8013d70 <etharp_update_arp_entry+0x148>)
 8013cba:	4613      	mov	r3, r2
 8013cbc:	005b      	lsls	r3, r3, #1
 8013cbe:	4413      	add	r3, r2
 8013cc0:	00db      	lsls	r3, r3, #3
 8013cc2:	440b      	add	r3, r1
 8013cc4:	3308      	adds	r3, #8
 8013cc6:	68fa      	ldr	r2, [r7, #12]
 8013cc8:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8013cca:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013cce:	4613      	mov	r3, r2
 8013cd0:	005b      	lsls	r3, r3, #1
 8013cd2:	4413      	add	r3, r2
 8013cd4:	00db      	lsls	r3, r3, #3
 8013cd6:	3308      	adds	r3, #8
 8013cd8:	4a25      	ldr	r2, [pc, #148]	@ (8013d70 <etharp_update_arp_entry+0x148>)
 8013cda:	4413      	add	r3, r2
 8013cdc:	3304      	adds	r3, #4
 8013cde:	2206      	movs	r2, #6
 8013ce0:	6879      	ldr	r1, [r7, #4]
 8013ce2:	4618      	mov	r0, r3
 8013ce4:	f002 fcdd 	bl	80166a2 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8013ce8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013cec:	4920      	ldr	r1, [pc, #128]	@ (8013d70 <etharp_update_arp_entry+0x148>)
 8013cee:	4613      	mov	r3, r2
 8013cf0:	005b      	lsls	r3, r3, #1
 8013cf2:	4413      	add	r3, r2
 8013cf4:	00db      	lsls	r3, r3, #3
 8013cf6:	440b      	add	r3, r1
 8013cf8:	3312      	adds	r3, #18
 8013cfa:	2200      	movs	r2, #0
 8013cfc:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8013cfe:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013d02:	491b      	ldr	r1, [pc, #108]	@ (8013d70 <etharp_update_arp_entry+0x148>)
 8013d04:	4613      	mov	r3, r2
 8013d06:	005b      	lsls	r3, r3, #1
 8013d08:	4413      	add	r3, r2
 8013d0a:	00db      	lsls	r3, r3, #3
 8013d0c:	440b      	add	r3, r1
 8013d0e:	681b      	ldr	r3, [r3, #0]
 8013d10:	2b00      	cmp	r3, #0
 8013d12:	d021      	beq.n	8013d58 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8013d14:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013d18:	4915      	ldr	r1, [pc, #84]	@ (8013d70 <etharp_update_arp_entry+0x148>)
 8013d1a:	4613      	mov	r3, r2
 8013d1c:	005b      	lsls	r3, r3, #1
 8013d1e:	4413      	add	r3, r2
 8013d20:	00db      	lsls	r3, r3, #3
 8013d22:	440b      	add	r3, r1
 8013d24:	681b      	ldr	r3, [r3, #0]
 8013d26:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8013d28:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013d2c:	4910      	ldr	r1, [pc, #64]	@ (8013d70 <etharp_update_arp_entry+0x148>)
 8013d2e:	4613      	mov	r3, r2
 8013d30:	005b      	lsls	r3, r3, #1
 8013d32:	4413      	add	r3, r2
 8013d34:	00db      	lsls	r3, r3, #3
 8013d36:	440b      	add	r3, r1
 8013d38:	2200      	movs	r2, #0
 8013d3a:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8013d3c:	68fb      	ldr	r3, [r7, #12]
 8013d3e:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8013d42:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8013d46:	9300      	str	r3, [sp, #0]
 8013d48:	687b      	ldr	r3, [r7, #4]
 8013d4a:	6939      	ldr	r1, [r7, #16]
 8013d4c:	68f8      	ldr	r0, [r7, #12]
 8013d4e:	f002 f8c1 	bl	8015ed4 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8013d52:	6938      	ldr	r0, [r7, #16]
 8013d54:	f7f9 f99e 	bl	800d094 <pbuf_free>
  }
  return ERR_OK;
 8013d58:	2300      	movs	r3, #0
}
 8013d5a:	4618      	mov	r0, r3
 8013d5c:	3718      	adds	r7, #24
 8013d5e:	46bd      	mov	sp, r7
 8013d60:	bd80      	pop	{r7, pc}
 8013d62:	bf00      	nop
 8013d64:	08019d40 	.word	0x08019d40
 8013d68:	08019e38 	.word	0x08019e38
 8013d6c:	08019db8 	.word	0x08019db8
 8013d70:	20066828 	.word	0x20066828

08013d74 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8013d74:	b580      	push	{r7, lr}
 8013d76:	b084      	sub	sp, #16
 8013d78:	af00      	add	r7, sp, #0
 8013d7a:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013d7c:	2300      	movs	r3, #0
 8013d7e:	60fb      	str	r3, [r7, #12]
 8013d80:	e01e      	b.n	8013dc0 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8013d82:	4913      	ldr	r1, [pc, #76]	@ (8013dd0 <etharp_cleanup_netif+0x5c>)
 8013d84:	68fa      	ldr	r2, [r7, #12]
 8013d86:	4613      	mov	r3, r2
 8013d88:	005b      	lsls	r3, r3, #1
 8013d8a:	4413      	add	r3, r2
 8013d8c:	00db      	lsls	r3, r3, #3
 8013d8e:	440b      	add	r3, r1
 8013d90:	3314      	adds	r3, #20
 8013d92:	781b      	ldrb	r3, [r3, #0]
 8013d94:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8013d96:	7afb      	ldrb	r3, [r7, #11]
 8013d98:	2b00      	cmp	r3, #0
 8013d9a:	d00e      	beq.n	8013dba <etharp_cleanup_netif+0x46>
 8013d9c:	490c      	ldr	r1, [pc, #48]	@ (8013dd0 <etharp_cleanup_netif+0x5c>)
 8013d9e:	68fa      	ldr	r2, [r7, #12]
 8013da0:	4613      	mov	r3, r2
 8013da2:	005b      	lsls	r3, r3, #1
 8013da4:	4413      	add	r3, r2
 8013da6:	00db      	lsls	r3, r3, #3
 8013da8:	440b      	add	r3, r1
 8013daa:	3308      	adds	r3, #8
 8013dac:	681b      	ldr	r3, [r3, #0]
 8013dae:	687a      	ldr	r2, [r7, #4]
 8013db0:	429a      	cmp	r2, r3
 8013db2:	d102      	bne.n	8013dba <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8013db4:	68f8      	ldr	r0, [r7, #12]
 8013db6:	f7ff fce5 	bl	8013784 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013dba:	68fb      	ldr	r3, [r7, #12]
 8013dbc:	3301      	adds	r3, #1
 8013dbe:	60fb      	str	r3, [r7, #12]
 8013dc0:	68fb      	ldr	r3, [r7, #12]
 8013dc2:	2b09      	cmp	r3, #9
 8013dc4:	dddd      	ble.n	8013d82 <etharp_cleanup_netif+0xe>
    }
  }
}
 8013dc6:	bf00      	nop
 8013dc8:	bf00      	nop
 8013dca:	3710      	adds	r7, #16
 8013dcc:	46bd      	mov	sp, r7
 8013dce:	bd80      	pop	{r7, pc}
 8013dd0:	20066828 	.word	0x20066828

08013dd4 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8013dd4:	b5b0      	push	{r4, r5, r7, lr}
 8013dd6:	b08a      	sub	sp, #40	@ 0x28
 8013dd8:	af04      	add	r7, sp, #16
 8013dda:	6078      	str	r0, [r7, #4]
 8013ddc:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8013dde:	683b      	ldr	r3, [r7, #0]
 8013de0:	2b00      	cmp	r3, #0
 8013de2:	d107      	bne.n	8013df4 <etharp_input+0x20>
 8013de4:	4b3d      	ldr	r3, [pc, #244]	@ (8013edc <etharp_input+0x108>)
 8013de6:	f240 228a 	movw	r2, #650	@ 0x28a
 8013dea:	493d      	ldr	r1, [pc, #244]	@ (8013ee0 <etharp_input+0x10c>)
 8013dec:	483d      	ldr	r0, [pc, #244]	@ (8013ee4 <etharp_input+0x110>)
 8013dee:	f002 facf 	bl	8016390 <iprintf>
 8013df2:	e06f      	b.n	8013ed4 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8013df4:	687b      	ldr	r3, [r7, #4]
 8013df6:	685b      	ldr	r3, [r3, #4]
 8013df8:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8013dfa:	693b      	ldr	r3, [r7, #16]
 8013dfc:	881b      	ldrh	r3, [r3, #0]
 8013dfe:	b29b      	uxth	r3, r3
 8013e00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013e04:	d10c      	bne.n	8013e20 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8013e06:	693b      	ldr	r3, [r7, #16]
 8013e08:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8013e0a:	2b06      	cmp	r3, #6
 8013e0c:	d108      	bne.n	8013e20 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8013e0e:	693b      	ldr	r3, [r7, #16]
 8013e10:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8013e12:	2b04      	cmp	r3, #4
 8013e14:	d104      	bne.n	8013e20 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8013e16:	693b      	ldr	r3, [r7, #16]
 8013e18:	885b      	ldrh	r3, [r3, #2]
 8013e1a:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8013e1c:	2b08      	cmp	r3, #8
 8013e1e:	d003      	beq.n	8013e28 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8013e20:	6878      	ldr	r0, [r7, #4]
 8013e22:	f7f9 f937 	bl	800d094 <pbuf_free>
    return;
 8013e26:	e055      	b.n	8013ed4 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8013e28:	693b      	ldr	r3, [r7, #16]
 8013e2a:	330e      	adds	r3, #14
 8013e2c:	681b      	ldr	r3, [r3, #0]
 8013e2e:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8013e30:	693b      	ldr	r3, [r7, #16]
 8013e32:	3318      	adds	r3, #24
 8013e34:	681b      	ldr	r3, [r3, #0]
 8013e36:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8013e38:	683b      	ldr	r3, [r7, #0]
 8013e3a:	3304      	adds	r3, #4
 8013e3c:	681b      	ldr	r3, [r3, #0]
 8013e3e:	2b00      	cmp	r3, #0
 8013e40:	d102      	bne.n	8013e48 <etharp_input+0x74>
    for_us = 0;
 8013e42:	2300      	movs	r3, #0
 8013e44:	75fb      	strb	r3, [r7, #23]
 8013e46:	e009      	b.n	8013e5c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8013e48:	68ba      	ldr	r2, [r7, #8]
 8013e4a:	683b      	ldr	r3, [r7, #0]
 8013e4c:	3304      	adds	r3, #4
 8013e4e:	681b      	ldr	r3, [r3, #0]
 8013e50:	429a      	cmp	r2, r3
 8013e52:	bf0c      	ite	eq
 8013e54:	2301      	moveq	r3, #1
 8013e56:	2300      	movne	r3, #0
 8013e58:	b2db      	uxtb	r3, r3
 8013e5a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8013e5c:	693b      	ldr	r3, [r7, #16]
 8013e5e:	f103 0208 	add.w	r2, r3, #8
 8013e62:	7dfb      	ldrb	r3, [r7, #23]
 8013e64:	2b00      	cmp	r3, #0
 8013e66:	d001      	beq.n	8013e6c <etharp_input+0x98>
 8013e68:	2301      	movs	r3, #1
 8013e6a:	e000      	b.n	8013e6e <etharp_input+0x9a>
 8013e6c:	2302      	movs	r3, #2
 8013e6e:	f107 010c 	add.w	r1, r7, #12
 8013e72:	6838      	ldr	r0, [r7, #0]
 8013e74:	f7ff fed8 	bl	8013c28 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8013e78:	693b      	ldr	r3, [r7, #16]
 8013e7a:	88db      	ldrh	r3, [r3, #6]
 8013e7c:	b29b      	uxth	r3, r3
 8013e7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013e82:	d003      	beq.n	8013e8c <etharp_input+0xb8>
 8013e84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013e88:	d01e      	beq.n	8013ec8 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8013e8a:	e020      	b.n	8013ece <etharp_input+0xfa>
      if (for_us) {
 8013e8c:	7dfb      	ldrb	r3, [r7, #23]
 8013e8e:	2b00      	cmp	r3, #0
 8013e90:	d01c      	beq.n	8013ecc <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8013e92:	683b      	ldr	r3, [r7, #0]
 8013e94:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8013e98:	693b      	ldr	r3, [r7, #16]
 8013e9a:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8013e9e:	683b      	ldr	r3, [r7, #0]
 8013ea0:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 8013ea4:	683b      	ldr	r3, [r7, #0]
 8013ea6:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8013ea8:	693a      	ldr	r2, [r7, #16]
 8013eaa:	3208      	adds	r2, #8
        etharp_raw(netif,
 8013eac:	2102      	movs	r1, #2
 8013eae:	9103      	str	r1, [sp, #12]
 8013eb0:	f107 010c 	add.w	r1, r7, #12
 8013eb4:	9102      	str	r1, [sp, #8]
 8013eb6:	9201      	str	r2, [sp, #4]
 8013eb8:	9300      	str	r3, [sp, #0]
 8013eba:	462b      	mov	r3, r5
 8013ebc:	4622      	mov	r2, r4
 8013ebe:	4601      	mov	r1, r0
 8013ec0:	6838      	ldr	r0, [r7, #0]
 8013ec2:	f000 faeb 	bl	801449c <etharp_raw>
      break;
 8013ec6:	e001      	b.n	8013ecc <etharp_input+0xf8>
      break;
 8013ec8:	bf00      	nop
 8013eca:	e000      	b.n	8013ece <etharp_input+0xfa>
      break;
 8013ecc:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8013ece:	6878      	ldr	r0, [r7, #4]
 8013ed0:	f7f9 f8e0 	bl	800d094 <pbuf_free>
}
 8013ed4:	3718      	adds	r7, #24
 8013ed6:	46bd      	mov	sp, r7
 8013ed8:	bdb0      	pop	{r4, r5, r7, pc}
 8013eda:	bf00      	nop
 8013edc:	08019d40 	.word	0x08019d40
 8013ee0:	08019e90 	.word	0x08019e90
 8013ee4:	08019db8 	.word	0x08019db8

08013ee8 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8013ee8:	b580      	push	{r7, lr}
 8013eea:	b086      	sub	sp, #24
 8013eec:	af02      	add	r7, sp, #8
 8013eee:	60f8      	str	r0, [r7, #12]
 8013ef0:	60b9      	str	r1, [r7, #8]
 8013ef2:	4613      	mov	r3, r2
 8013ef4:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8013ef6:	79fa      	ldrb	r2, [r7, #7]
 8013ef8:	4944      	ldr	r1, [pc, #272]	@ (801400c <etharp_output_to_arp_index+0x124>)
 8013efa:	4613      	mov	r3, r2
 8013efc:	005b      	lsls	r3, r3, #1
 8013efe:	4413      	add	r3, r2
 8013f00:	00db      	lsls	r3, r3, #3
 8013f02:	440b      	add	r3, r1
 8013f04:	3314      	adds	r3, #20
 8013f06:	781b      	ldrb	r3, [r3, #0]
 8013f08:	2b01      	cmp	r3, #1
 8013f0a:	d806      	bhi.n	8013f1a <etharp_output_to_arp_index+0x32>
 8013f0c:	4b40      	ldr	r3, [pc, #256]	@ (8014010 <etharp_output_to_arp_index+0x128>)
 8013f0e:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8013f12:	4940      	ldr	r1, [pc, #256]	@ (8014014 <etharp_output_to_arp_index+0x12c>)
 8013f14:	4840      	ldr	r0, [pc, #256]	@ (8014018 <etharp_output_to_arp_index+0x130>)
 8013f16:	f002 fa3b 	bl	8016390 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8013f1a:	79fa      	ldrb	r2, [r7, #7]
 8013f1c:	493b      	ldr	r1, [pc, #236]	@ (801400c <etharp_output_to_arp_index+0x124>)
 8013f1e:	4613      	mov	r3, r2
 8013f20:	005b      	lsls	r3, r3, #1
 8013f22:	4413      	add	r3, r2
 8013f24:	00db      	lsls	r3, r3, #3
 8013f26:	440b      	add	r3, r1
 8013f28:	3314      	adds	r3, #20
 8013f2a:	781b      	ldrb	r3, [r3, #0]
 8013f2c:	2b02      	cmp	r3, #2
 8013f2e:	d153      	bne.n	8013fd8 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8013f30:	79fa      	ldrb	r2, [r7, #7]
 8013f32:	4936      	ldr	r1, [pc, #216]	@ (801400c <etharp_output_to_arp_index+0x124>)
 8013f34:	4613      	mov	r3, r2
 8013f36:	005b      	lsls	r3, r3, #1
 8013f38:	4413      	add	r3, r2
 8013f3a:	00db      	lsls	r3, r3, #3
 8013f3c:	440b      	add	r3, r1
 8013f3e:	3312      	adds	r3, #18
 8013f40:	881b      	ldrh	r3, [r3, #0]
 8013f42:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 8013f46:	d919      	bls.n	8013f7c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8013f48:	79fa      	ldrb	r2, [r7, #7]
 8013f4a:	4613      	mov	r3, r2
 8013f4c:	005b      	lsls	r3, r3, #1
 8013f4e:	4413      	add	r3, r2
 8013f50:	00db      	lsls	r3, r3, #3
 8013f52:	4a2e      	ldr	r2, [pc, #184]	@ (801400c <etharp_output_to_arp_index+0x124>)
 8013f54:	4413      	add	r3, r2
 8013f56:	3304      	adds	r3, #4
 8013f58:	4619      	mov	r1, r3
 8013f5a:	68f8      	ldr	r0, [r7, #12]
 8013f5c:	f000 fb4c 	bl	80145f8 <etharp_request>
 8013f60:	4603      	mov	r3, r0
 8013f62:	2b00      	cmp	r3, #0
 8013f64:	d138      	bne.n	8013fd8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8013f66:	79fa      	ldrb	r2, [r7, #7]
 8013f68:	4928      	ldr	r1, [pc, #160]	@ (801400c <etharp_output_to_arp_index+0x124>)
 8013f6a:	4613      	mov	r3, r2
 8013f6c:	005b      	lsls	r3, r3, #1
 8013f6e:	4413      	add	r3, r2
 8013f70:	00db      	lsls	r3, r3, #3
 8013f72:	440b      	add	r3, r1
 8013f74:	3314      	adds	r3, #20
 8013f76:	2203      	movs	r2, #3
 8013f78:	701a      	strb	r2, [r3, #0]
 8013f7a:	e02d      	b.n	8013fd8 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8013f7c:	79fa      	ldrb	r2, [r7, #7]
 8013f7e:	4923      	ldr	r1, [pc, #140]	@ (801400c <etharp_output_to_arp_index+0x124>)
 8013f80:	4613      	mov	r3, r2
 8013f82:	005b      	lsls	r3, r3, #1
 8013f84:	4413      	add	r3, r2
 8013f86:	00db      	lsls	r3, r3, #3
 8013f88:	440b      	add	r3, r1
 8013f8a:	3312      	adds	r3, #18
 8013f8c:	881b      	ldrh	r3, [r3, #0]
 8013f8e:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8013f92:	d321      	bcc.n	8013fd8 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8013f94:	79fa      	ldrb	r2, [r7, #7]
 8013f96:	4613      	mov	r3, r2
 8013f98:	005b      	lsls	r3, r3, #1
 8013f9a:	4413      	add	r3, r2
 8013f9c:	00db      	lsls	r3, r3, #3
 8013f9e:	4a1b      	ldr	r2, [pc, #108]	@ (801400c <etharp_output_to_arp_index+0x124>)
 8013fa0:	4413      	add	r3, r2
 8013fa2:	1d19      	adds	r1, r3, #4
 8013fa4:	79fa      	ldrb	r2, [r7, #7]
 8013fa6:	4613      	mov	r3, r2
 8013fa8:	005b      	lsls	r3, r3, #1
 8013faa:	4413      	add	r3, r2
 8013fac:	00db      	lsls	r3, r3, #3
 8013fae:	3308      	adds	r3, #8
 8013fb0:	4a16      	ldr	r2, [pc, #88]	@ (801400c <etharp_output_to_arp_index+0x124>)
 8013fb2:	4413      	add	r3, r2
 8013fb4:	3304      	adds	r3, #4
 8013fb6:	461a      	mov	r2, r3
 8013fb8:	68f8      	ldr	r0, [r7, #12]
 8013fba:	f000 fafb 	bl	80145b4 <etharp_request_dst>
 8013fbe:	4603      	mov	r3, r0
 8013fc0:	2b00      	cmp	r3, #0
 8013fc2:	d109      	bne.n	8013fd8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8013fc4:	79fa      	ldrb	r2, [r7, #7]
 8013fc6:	4911      	ldr	r1, [pc, #68]	@ (801400c <etharp_output_to_arp_index+0x124>)
 8013fc8:	4613      	mov	r3, r2
 8013fca:	005b      	lsls	r3, r3, #1
 8013fcc:	4413      	add	r3, r2
 8013fce:	00db      	lsls	r3, r3, #3
 8013fd0:	440b      	add	r3, r1
 8013fd2:	3314      	adds	r3, #20
 8013fd4:	2203      	movs	r2, #3
 8013fd6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8013fd8:	68fb      	ldr	r3, [r7, #12]
 8013fda:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 8013fde:	79fa      	ldrb	r2, [r7, #7]
 8013fe0:	4613      	mov	r3, r2
 8013fe2:	005b      	lsls	r3, r3, #1
 8013fe4:	4413      	add	r3, r2
 8013fe6:	00db      	lsls	r3, r3, #3
 8013fe8:	3308      	adds	r3, #8
 8013fea:	4a08      	ldr	r2, [pc, #32]	@ (801400c <etharp_output_to_arp_index+0x124>)
 8013fec:	4413      	add	r3, r2
 8013fee:	3304      	adds	r3, #4
 8013ff0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013ff4:	9200      	str	r2, [sp, #0]
 8013ff6:	460a      	mov	r2, r1
 8013ff8:	68b9      	ldr	r1, [r7, #8]
 8013ffa:	68f8      	ldr	r0, [r7, #12]
 8013ffc:	f001 ff6a 	bl	8015ed4 <ethernet_output>
 8014000:	4603      	mov	r3, r0
}
 8014002:	4618      	mov	r0, r3
 8014004:	3710      	adds	r7, #16
 8014006:	46bd      	mov	sp, r7
 8014008:	bd80      	pop	{r7, pc}
 801400a:	bf00      	nop
 801400c:	20066828 	.word	0x20066828
 8014010:	08019d40 	.word	0x08019d40
 8014014:	08019eb0 	.word	0x08019eb0
 8014018:	08019db8 	.word	0x08019db8

0801401c <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801401c:	b580      	push	{r7, lr}
 801401e:	b08a      	sub	sp, #40	@ 0x28
 8014020:	af02      	add	r7, sp, #8
 8014022:	60f8      	str	r0, [r7, #12]
 8014024:	60b9      	str	r1, [r7, #8]
 8014026:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801402c:	68fb      	ldr	r3, [r7, #12]
 801402e:	2b00      	cmp	r3, #0
 8014030:	d106      	bne.n	8014040 <etharp_output+0x24>
 8014032:	4b73      	ldr	r3, [pc, #460]	@ (8014200 <etharp_output+0x1e4>)
 8014034:	f240 321e 	movw	r2, #798	@ 0x31e
 8014038:	4972      	ldr	r1, [pc, #456]	@ (8014204 <etharp_output+0x1e8>)
 801403a:	4873      	ldr	r0, [pc, #460]	@ (8014208 <etharp_output+0x1ec>)
 801403c:	f002 f9a8 	bl	8016390 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8014040:	68bb      	ldr	r3, [r7, #8]
 8014042:	2b00      	cmp	r3, #0
 8014044:	d106      	bne.n	8014054 <etharp_output+0x38>
 8014046:	4b6e      	ldr	r3, [pc, #440]	@ (8014200 <etharp_output+0x1e4>)
 8014048:	f240 321f 	movw	r2, #799	@ 0x31f
 801404c:	496f      	ldr	r1, [pc, #444]	@ (801420c <etharp_output+0x1f0>)
 801404e:	486e      	ldr	r0, [pc, #440]	@ (8014208 <etharp_output+0x1ec>)
 8014050:	f002 f99e 	bl	8016390 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8014054:	687b      	ldr	r3, [r7, #4]
 8014056:	2b00      	cmp	r3, #0
 8014058:	d106      	bne.n	8014068 <etharp_output+0x4c>
 801405a:	4b69      	ldr	r3, [pc, #420]	@ (8014200 <etharp_output+0x1e4>)
 801405c:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8014060:	496b      	ldr	r1, [pc, #428]	@ (8014210 <etharp_output+0x1f4>)
 8014062:	4869      	ldr	r0, [pc, #420]	@ (8014208 <etharp_output+0x1ec>)
 8014064:	f002 f994 	bl	8016390 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8014068:	687b      	ldr	r3, [r7, #4]
 801406a:	681b      	ldr	r3, [r3, #0]
 801406c:	68f9      	ldr	r1, [r7, #12]
 801406e:	4618      	mov	r0, r3
 8014070:	f000 fef8 	bl	8014e64 <ip4_addr_isbroadcast_u32>
 8014074:	4603      	mov	r3, r0
 8014076:	2b00      	cmp	r3, #0
 8014078:	d002      	beq.n	8014080 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801407a:	4b66      	ldr	r3, [pc, #408]	@ (8014214 <etharp_output+0x1f8>)
 801407c:	61fb      	str	r3, [r7, #28]
 801407e:	e0af      	b.n	80141e0 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8014080:	687b      	ldr	r3, [r7, #4]
 8014082:	681b      	ldr	r3, [r3, #0]
 8014084:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014088:	2be0      	cmp	r3, #224	@ 0xe0
 801408a:	d118      	bne.n	80140be <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801408c:	2301      	movs	r3, #1
 801408e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8014090:	2300      	movs	r3, #0
 8014092:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8014094:	235e      	movs	r3, #94	@ 0x5e
 8014096:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8014098:	687b      	ldr	r3, [r7, #4]
 801409a:	3301      	adds	r3, #1
 801409c:	781b      	ldrb	r3, [r3, #0]
 801409e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80140a2:	b2db      	uxtb	r3, r3
 80140a4:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80140a6:	687b      	ldr	r3, [r7, #4]
 80140a8:	3302      	adds	r3, #2
 80140aa:	781b      	ldrb	r3, [r3, #0]
 80140ac:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	3303      	adds	r3, #3
 80140b2:	781b      	ldrb	r3, [r3, #0]
 80140b4:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80140b6:	f107 0310 	add.w	r3, r7, #16
 80140ba:	61fb      	str	r3, [r7, #28]
 80140bc:	e090      	b.n	80141e0 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80140be:	687b      	ldr	r3, [r7, #4]
 80140c0:	681a      	ldr	r2, [r3, #0]
 80140c2:	68fb      	ldr	r3, [r7, #12]
 80140c4:	3304      	adds	r3, #4
 80140c6:	681b      	ldr	r3, [r3, #0]
 80140c8:	405a      	eors	r2, r3
 80140ca:	68fb      	ldr	r3, [r7, #12]
 80140cc:	3308      	adds	r3, #8
 80140ce:	681b      	ldr	r3, [r3, #0]
 80140d0:	4013      	ands	r3, r2
 80140d2:	2b00      	cmp	r3, #0
 80140d4:	d012      	beq.n	80140fc <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 80140d6:	687b      	ldr	r3, [r7, #4]
 80140d8:	681b      	ldr	r3, [r3, #0]
 80140da:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80140dc:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 80140e0:	4293      	cmp	r3, r2
 80140e2:	d00b      	beq.n	80140fc <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 80140e4:	68fb      	ldr	r3, [r7, #12]
 80140e6:	330c      	adds	r3, #12
 80140e8:	681b      	ldr	r3, [r3, #0]
 80140ea:	2b00      	cmp	r3, #0
 80140ec:	d003      	beq.n	80140f6 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 80140ee:	68fb      	ldr	r3, [r7, #12]
 80140f0:	330c      	adds	r3, #12
 80140f2:	61bb      	str	r3, [r7, #24]
 80140f4:	e002      	b.n	80140fc <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 80140f6:	f06f 0303 	mvn.w	r3, #3
 80140fa:	e07d      	b.n	80141f8 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80140fc:	4b46      	ldr	r3, [pc, #280]	@ (8014218 <etharp_output+0x1fc>)
 80140fe:	781b      	ldrb	r3, [r3, #0]
 8014100:	4619      	mov	r1, r3
 8014102:	4a46      	ldr	r2, [pc, #280]	@ (801421c <etharp_output+0x200>)
 8014104:	460b      	mov	r3, r1
 8014106:	005b      	lsls	r3, r3, #1
 8014108:	440b      	add	r3, r1
 801410a:	00db      	lsls	r3, r3, #3
 801410c:	4413      	add	r3, r2
 801410e:	3314      	adds	r3, #20
 8014110:	781b      	ldrb	r3, [r3, #0]
 8014112:	2b01      	cmp	r3, #1
 8014114:	d925      	bls.n	8014162 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8014116:	4b40      	ldr	r3, [pc, #256]	@ (8014218 <etharp_output+0x1fc>)
 8014118:	781b      	ldrb	r3, [r3, #0]
 801411a:	4619      	mov	r1, r3
 801411c:	4a3f      	ldr	r2, [pc, #252]	@ (801421c <etharp_output+0x200>)
 801411e:	460b      	mov	r3, r1
 8014120:	005b      	lsls	r3, r3, #1
 8014122:	440b      	add	r3, r1
 8014124:	00db      	lsls	r3, r3, #3
 8014126:	4413      	add	r3, r2
 8014128:	3308      	adds	r3, #8
 801412a:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801412c:	68fa      	ldr	r2, [r7, #12]
 801412e:	429a      	cmp	r2, r3
 8014130:	d117      	bne.n	8014162 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8014132:	69bb      	ldr	r3, [r7, #24]
 8014134:	681a      	ldr	r2, [r3, #0]
 8014136:	4b38      	ldr	r3, [pc, #224]	@ (8014218 <etharp_output+0x1fc>)
 8014138:	781b      	ldrb	r3, [r3, #0]
 801413a:	4618      	mov	r0, r3
 801413c:	4937      	ldr	r1, [pc, #220]	@ (801421c <etharp_output+0x200>)
 801413e:	4603      	mov	r3, r0
 8014140:	005b      	lsls	r3, r3, #1
 8014142:	4403      	add	r3, r0
 8014144:	00db      	lsls	r3, r3, #3
 8014146:	440b      	add	r3, r1
 8014148:	3304      	adds	r3, #4
 801414a:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801414c:	429a      	cmp	r2, r3
 801414e:	d108      	bne.n	8014162 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8014150:	4b31      	ldr	r3, [pc, #196]	@ (8014218 <etharp_output+0x1fc>)
 8014152:	781b      	ldrb	r3, [r3, #0]
 8014154:	461a      	mov	r2, r3
 8014156:	68b9      	ldr	r1, [r7, #8]
 8014158:	68f8      	ldr	r0, [r7, #12]
 801415a:	f7ff fec5 	bl	8013ee8 <etharp_output_to_arp_index>
 801415e:	4603      	mov	r3, r0
 8014160:	e04a      	b.n	80141f8 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8014162:	2300      	movs	r3, #0
 8014164:	75fb      	strb	r3, [r7, #23]
 8014166:	e031      	b.n	80141cc <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8014168:	7dfa      	ldrb	r2, [r7, #23]
 801416a:	492c      	ldr	r1, [pc, #176]	@ (801421c <etharp_output+0x200>)
 801416c:	4613      	mov	r3, r2
 801416e:	005b      	lsls	r3, r3, #1
 8014170:	4413      	add	r3, r2
 8014172:	00db      	lsls	r3, r3, #3
 8014174:	440b      	add	r3, r1
 8014176:	3314      	adds	r3, #20
 8014178:	781b      	ldrb	r3, [r3, #0]
 801417a:	2b01      	cmp	r3, #1
 801417c:	d923      	bls.n	80141c6 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801417e:	7dfa      	ldrb	r2, [r7, #23]
 8014180:	4926      	ldr	r1, [pc, #152]	@ (801421c <etharp_output+0x200>)
 8014182:	4613      	mov	r3, r2
 8014184:	005b      	lsls	r3, r3, #1
 8014186:	4413      	add	r3, r2
 8014188:	00db      	lsls	r3, r3, #3
 801418a:	440b      	add	r3, r1
 801418c:	3308      	adds	r3, #8
 801418e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8014190:	68fa      	ldr	r2, [r7, #12]
 8014192:	429a      	cmp	r2, r3
 8014194:	d117      	bne.n	80141c6 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8014196:	69bb      	ldr	r3, [r7, #24]
 8014198:	6819      	ldr	r1, [r3, #0]
 801419a:	7dfa      	ldrb	r2, [r7, #23]
 801419c:	481f      	ldr	r0, [pc, #124]	@ (801421c <etharp_output+0x200>)
 801419e:	4613      	mov	r3, r2
 80141a0:	005b      	lsls	r3, r3, #1
 80141a2:	4413      	add	r3, r2
 80141a4:	00db      	lsls	r3, r3, #3
 80141a6:	4403      	add	r3, r0
 80141a8:	3304      	adds	r3, #4
 80141aa:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 80141ac:	4299      	cmp	r1, r3
 80141ae:	d10a      	bne.n	80141c6 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 80141b0:	4a19      	ldr	r2, [pc, #100]	@ (8014218 <etharp_output+0x1fc>)
 80141b2:	7dfb      	ldrb	r3, [r7, #23]
 80141b4:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80141b6:	7dfb      	ldrb	r3, [r7, #23]
 80141b8:	461a      	mov	r2, r3
 80141ba:	68b9      	ldr	r1, [r7, #8]
 80141bc:	68f8      	ldr	r0, [r7, #12]
 80141be:	f7ff fe93 	bl	8013ee8 <etharp_output_to_arp_index>
 80141c2:	4603      	mov	r3, r0
 80141c4:	e018      	b.n	80141f8 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80141c6:	7dfb      	ldrb	r3, [r7, #23]
 80141c8:	3301      	adds	r3, #1
 80141ca:	75fb      	strb	r3, [r7, #23]
 80141cc:	7dfb      	ldrb	r3, [r7, #23]
 80141ce:	2b09      	cmp	r3, #9
 80141d0:	d9ca      	bls.n	8014168 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 80141d2:	68ba      	ldr	r2, [r7, #8]
 80141d4:	69b9      	ldr	r1, [r7, #24]
 80141d6:	68f8      	ldr	r0, [r7, #12]
 80141d8:	f000 f822 	bl	8014220 <etharp_query>
 80141dc:	4603      	mov	r3, r0
 80141de:	e00b      	b.n	80141f8 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 80141e0:	68fb      	ldr	r3, [r7, #12]
 80141e2:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 80141e6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80141ea:	9300      	str	r3, [sp, #0]
 80141ec:	69fb      	ldr	r3, [r7, #28]
 80141ee:	68b9      	ldr	r1, [r7, #8]
 80141f0:	68f8      	ldr	r0, [r7, #12]
 80141f2:	f001 fe6f 	bl	8015ed4 <ethernet_output>
 80141f6:	4603      	mov	r3, r0
}
 80141f8:	4618      	mov	r0, r3
 80141fa:	3720      	adds	r7, #32
 80141fc:	46bd      	mov	sp, r7
 80141fe:	bd80      	pop	{r7, pc}
 8014200:	08019d40 	.word	0x08019d40
 8014204:	08019e90 	.word	0x08019e90
 8014208:	08019db8 	.word	0x08019db8
 801420c:	08019ee0 	.word	0x08019ee0
 8014210:	08019e80 	.word	0x08019e80
 8014214:	0801a5cc 	.word	0x0801a5cc
 8014218:	20066918 	.word	0x20066918
 801421c:	20066828 	.word	0x20066828

08014220 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8014220:	b580      	push	{r7, lr}
 8014222:	b08c      	sub	sp, #48	@ 0x30
 8014224:	af02      	add	r7, sp, #8
 8014226:	60f8      	str	r0, [r7, #12]
 8014228:	60b9      	str	r1, [r7, #8]
 801422a:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801422c:	68fb      	ldr	r3, [r7, #12]
 801422e:	3326      	adds	r3, #38	@ 0x26
 8014230:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8014232:	23ff      	movs	r3, #255	@ 0xff
 8014234:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 8014238:	2300      	movs	r3, #0
 801423a:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801423c:	68bb      	ldr	r3, [r7, #8]
 801423e:	681b      	ldr	r3, [r3, #0]
 8014240:	68f9      	ldr	r1, [r7, #12]
 8014242:	4618      	mov	r0, r3
 8014244:	f000 fe0e 	bl	8014e64 <ip4_addr_isbroadcast_u32>
 8014248:	4603      	mov	r3, r0
 801424a:	2b00      	cmp	r3, #0
 801424c:	d10c      	bne.n	8014268 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801424e:	68bb      	ldr	r3, [r7, #8]
 8014250:	681b      	ldr	r3, [r3, #0]
 8014252:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8014256:	2be0      	cmp	r3, #224	@ 0xe0
 8014258:	d006      	beq.n	8014268 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801425a:	68bb      	ldr	r3, [r7, #8]
 801425c:	2b00      	cmp	r3, #0
 801425e:	d003      	beq.n	8014268 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8014260:	68bb      	ldr	r3, [r7, #8]
 8014262:	681b      	ldr	r3, [r3, #0]
 8014264:	2b00      	cmp	r3, #0
 8014266:	d102      	bne.n	801426e <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8014268:	f06f 030f 	mvn.w	r3, #15
 801426c:	e101      	b.n	8014472 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801426e:	68fa      	ldr	r2, [r7, #12]
 8014270:	2101      	movs	r1, #1
 8014272:	68b8      	ldr	r0, [r7, #8]
 8014274:	f7ff fb60 	bl	8013938 <etharp_find_entry>
 8014278:	4603      	mov	r3, r0
 801427a:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801427c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8014280:	2b00      	cmp	r3, #0
 8014282:	da02      	bge.n	801428a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8014284:	8a7b      	ldrh	r3, [r7, #18]
 8014286:	b25b      	sxtb	r3, r3
 8014288:	e0f3      	b.n	8014472 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801428a:	8a7b      	ldrh	r3, [r7, #18]
 801428c:	2b7e      	cmp	r3, #126	@ 0x7e
 801428e:	d906      	bls.n	801429e <etharp_query+0x7e>
 8014290:	4b7a      	ldr	r3, [pc, #488]	@ (801447c <etharp_query+0x25c>)
 8014292:	f240 32c1 	movw	r2, #961	@ 0x3c1
 8014296:	497a      	ldr	r1, [pc, #488]	@ (8014480 <etharp_query+0x260>)
 8014298:	487a      	ldr	r0, [pc, #488]	@ (8014484 <etharp_query+0x264>)
 801429a:	f002 f879 	bl	8016390 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801429e:	8a7b      	ldrh	r3, [r7, #18]
 80142a0:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80142a2:	7c7a      	ldrb	r2, [r7, #17]
 80142a4:	4978      	ldr	r1, [pc, #480]	@ (8014488 <etharp_query+0x268>)
 80142a6:	4613      	mov	r3, r2
 80142a8:	005b      	lsls	r3, r3, #1
 80142aa:	4413      	add	r3, r2
 80142ac:	00db      	lsls	r3, r3, #3
 80142ae:	440b      	add	r3, r1
 80142b0:	3314      	adds	r3, #20
 80142b2:	781b      	ldrb	r3, [r3, #0]
 80142b4:	2b00      	cmp	r3, #0
 80142b6:	d115      	bne.n	80142e4 <etharp_query+0xc4>
    is_new_entry = 1;
 80142b8:	2301      	movs	r3, #1
 80142ba:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 80142bc:	7c7a      	ldrb	r2, [r7, #17]
 80142be:	4972      	ldr	r1, [pc, #456]	@ (8014488 <etharp_query+0x268>)
 80142c0:	4613      	mov	r3, r2
 80142c2:	005b      	lsls	r3, r3, #1
 80142c4:	4413      	add	r3, r2
 80142c6:	00db      	lsls	r3, r3, #3
 80142c8:	440b      	add	r3, r1
 80142ca:	3314      	adds	r3, #20
 80142cc:	2201      	movs	r2, #1
 80142ce:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 80142d0:	7c7a      	ldrb	r2, [r7, #17]
 80142d2:	496d      	ldr	r1, [pc, #436]	@ (8014488 <etharp_query+0x268>)
 80142d4:	4613      	mov	r3, r2
 80142d6:	005b      	lsls	r3, r3, #1
 80142d8:	4413      	add	r3, r2
 80142da:	00db      	lsls	r3, r3, #3
 80142dc:	440b      	add	r3, r1
 80142de:	3308      	adds	r3, #8
 80142e0:	68fa      	ldr	r2, [r7, #12]
 80142e2:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 80142e4:	7c7a      	ldrb	r2, [r7, #17]
 80142e6:	4968      	ldr	r1, [pc, #416]	@ (8014488 <etharp_query+0x268>)
 80142e8:	4613      	mov	r3, r2
 80142ea:	005b      	lsls	r3, r3, #1
 80142ec:	4413      	add	r3, r2
 80142ee:	00db      	lsls	r3, r3, #3
 80142f0:	440b      	add	r3, r1
 80142f2:	3314      	adds	r3, #20
 80142f4:	781b      	ldrb	r3, [r3, #0]
 80142f6:	2b01      	cmp	r3, #1
 80142f8:	d011      	beq.n	801431e <etharp_query+0xfe>
 80142fa:	7c7a      	ldrb	r2, [r7, #17]
 80142fc:	4962      	ldr	r1, [pc, #392]	@ (8014488 <etharp_query+0x268>)
 80142fe:	4613      	mov	r3, r2
 8014300:	005b      	lsls	r3, r3, #1
 8014302:	4413      	add	r3, r2
 8014304:	00db      	lsls	r3, r3, #3
 8014306:	440b      	add	r3, r1
 8014308:	3314      	adds	r3, #20
 801430a:	781b      	ldrb	r3, [r3, #0]
 801430c:	2b01      	cmp	r3, #1
 801430e:	d806      	bhi.n	801431e <etharp_query+0xfe>
 8014310:	4b5a      	ldr	r3, [pc, #360]	@ (801447c <etharp_query+0x25c>)
 8014312:	f240 32cd 	movw	r2, #973	@ 0x3cd
 8014316:	495d      	ldr	r1, [pc, #372]	@ (801448c <etharp_query+0x26c>)
 8014318:	485a      	ldr	r0, [pc, #360]	@ (8014484 <etharp_query+0x264>)
 801431a:	f002 f839 	bl	8016390 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801431e:	6a3b      	ldr	r3, [r7, #32]
 8014320:	2b00      	cmp	r3, #0
 8014322:	d102      	bne.n	801432a <etharp_query+0x10a>
 8014324:	687b      	ldr	r3, [r7, #4]
 8014326:	2b00      	cmp	r3, #0
 8014328:	d10c      	bne.n	8014344 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801432a:	68b9      	ldr	r1, [r7, #8]
 801432c:	68f8      	ldr	r0, [r7, #12]
 801432e:	f000 f963 	bl	80145f8 <etharp_request>
 8014332:	4603      	mov	r3, r0
 8014334:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	2b00      	cmp	r3, #0
 801433c:	d102      	bne.n	8014344 <etharp_query+0x124>
      return result;
 801433e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8014342:	e096      	b.n	8014472 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8014344:	687b      	ldr	r3, [r7, #4]
 8014346:	2b00      	cmp	r3, #0
 8014348:	d106      	bne.n	8014358 <etharp_query+0x138>
 801434a:	4b4c      	ldr	r3, [pc, #304]	@ (801447c <etharp_query+0x25c>)
 801434c:	f240 32e1 	movw	r2, #993	@ 0x3e1
 8014350:	494f      	ldr	r1, [pc, #316]	@ (8014490 <etharp_query+0x270>)
 8014352:	484c      	ldr	r0, [pc, #304]	@ (8014484 <etharp_query+0x264>)
 8014354:	f002 f81c 	bl	8016390 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8014358:	7c7a      	ldrb	r2, [r7, #17]
 801435a:	494b      	ldr	r1, [pc, #300]	@ (8014488 <etharp_query+0x268>)
 801435c:	4613      	mov	r3, r2
 801435e:	005b      	lsls	r3, r3, #1
 8014360:	4413      	add	r3, r2
 8014362:	00db      	lsls	r3, r3, #3
 8014364:	440b      	add	r3, r1
 8014366:	3314      	adds	r3, #20
 8014368:	781b      	ldrb	r3, [r3, #0]
 801436a:	2b01      	cmp	r3, #1
 801436c:	d917      	bls.n	801439e <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801436e:	4a49      	ldr	r2, [pc, #292]	@ (8014494 <etharp_query+0x274>)
 8014370:	7c7b      	ldrb	r3, [r7, #17]
 8014372:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8014374:	7c7a      	ldrb	r2, [r7, #17]
 8014376:	4613      	mov	r3, r2
 8014378:	005b      	lsls	r3, r3, #1
 801437a:	4413      	add	r3, r2
 801437c:	00db      	lsls	r3, r3, #3
 801437e:	3308      	adds	r3, #8
 8014380:	4a41      	ldr	r2, [pc, #260]	@ (8014488 <etharp_query+0x268>)
 8014382:	4413      	add	r3, r2
 8014384:	3304      	adds	r3, #4
 8014386:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801438a:	9200      	str	r2, [sp, #0]
 801438c:	697a      	ldr	r2, [r7, #20]
 801438e:	6879      	ldr	r1, [r7, #4]
 8014390:	68f8      	ldr	r0, [r7, #12]
 8014392:	f001 fd9f 	bl	8015ed4 <ethernet_output>
 8014396:	4603      	mov	r3, r0
 8014398:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801439c:	e067      	b.n	801446e <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801439e:	7c7a      	ldrb	r2, [r7, #17]
 80143a0:	4939      	ldr	r1, [pc, #228]	@ (8014488 <etharp_query+0x268>)
 80143a2:	4613      	mov	r3, r2
 80143a4:	005b      	lsls	r3, r3, #1
 80143a6:	4413      	add	r3, r2
 80143a8:	00db      	lsls	r3, r3, #3
 80143aa:	440b      	add	r3, r1
 80143ac:	3314      	adds	r3, #20
 80143ae:	781b      	ldrb	r3, [r3, #0]
 80143b0:	2b01      	cmp	r3, #1
 80143b2:	d15c      	bne.n	801446e <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 80143b4:	2300      	movs	r3, #0
 80143b6:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 80143b8:	687b      	ldr	r3, [r7, #4]
 80143ba:	61fb      	str	r3, [r7, #28]
    while (p) {
 80143bc:	e01c      	b.n	80143f8 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 80143be:	69fb      	ldr	r3, [r7, #28]
 80143c0:	895a      	ldrh	r2, [r3, #10]
 80143c2:	69fb      	ldr	r3, [r7, #28]
 80143c4:	891b      	ldrh	r3, [r3, #8]
 80143c6:	429a      	cmp	r2, r3
 80143c8:	d10a      	bne.n	80143e0 <etharp_query+0x1c0>
 80143ca:	69fb      	ldr	r3, [r7, #28]
 80143cc:	681b      	ldr	r3, [r3, #0]
 80143ce:	2b00      	cmp	r3, #0
 80143d0:	d006      	beq.n	80143e0 <etharp_query+0x1c0>
 80143d2:	4b2a      	ldr	r3, [pc, #168]	@ (801447c <etharp_query+0x25c>)
 80143d4:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 80143d8:	492f      	ldr	r1, [pc, #188]	@ (8014498 <etharp_query+0x278>)
 80143da:	482a      	ldr	r0, [pc, #168]	@ (8014484 <etharp_query+0x264>)
 80143dc:	f001 ffd8 	bl	8016390 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 80143e0:	69fb      	ldr	r3, [r7, #28]
 80143e2:	7b1b      	ldrb	r3, [r3, #12]
 80143e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80143e8:	2b00      	cmp	r3, #0
 80143ea:	d002      	beq.n	80143f2 <etharp_query+0x1d2>
        copy_needed = 1;
 80143ec:	2301      	movs	r3, #1
 80143ee:	61bb      	str	r3, [r7, #24]
        break;
 80143f0:	e005      	b.n	80143fe <etharp_query+0x1de>
      }
      p = p->next;
 80143f2:	69fb      	ldr	r3, [r7, #28]
 80143f4:	681b      	ldr	r3, [r3, #0]
 80143f6:	61fb      	str	r3, [r7, #28]
    while (p) {
 80143f8:	69fb      	ldr	r3, [r7, #28]
 80143fa:	2b00      	cmp	r3, #0
 80143fc:	d1df      	bne.n	80143be <etharp_query+0x19e>
    }
    if (copy_needed) {
 80143fe:	69bb      	ldr	r3, [r7, #24]
 8014400:	2b00      	cmp	r3, #0
 8014402:	d007      	beq.n	8014414 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8014404:	687a      	ldr	r2, [r7, #4]
 8014406:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801440a:	200e      	movs	r0, #14
 801440c:	f7f9 f9f2 	bl	800d7f4 <pbuf_clone>
 8014410:	61f8      	str	r0, [r7, #28]
 8014412:	e004      	b.n	801441e <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8014414:	687b      	ldr	r3, [r7, #4]
 8014416:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8014418:	69f8      	ldr	r0, [r7, #28]
 801441a:	f7f8 fee1 	bl	800d1e0 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801441e:	69fb      	ldr	r3, [r7, #28]
 8014420:	2b00      	cmp	r3, #0
 8014422:	d021      	beq.n	8014468 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8014424:	7c7a      	ldrb	r2, [r7, #17]
 8014426:	4918      	ldr	r1, [pc, #96]	@ (8014488 <etharp_query+0x268>)
 8014428:	4613      	mov	r3, r2
 801442a:	005b      	lsls	r3, r3, #1
 801442c:	4413      	add	r3, r2
 801442e:	00db      	lsls	r3, r3, #3
 8014430:	440b      	add	r3, r1
 8014432:	681b      	ldr	r3, [r3, #0]
 8014434:	2b00      	cmp	r3, #0
 8014436:	d00a      	beq.n	801444e <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8014438:	7c7a      	ldrb	r2, [r7, #17]
 801443a:	4913      	ldr	r1, [pc, #76]	@ (8014488 <etharp_query+0x268>)
 801443c:	4613      	mov	r3, r2
 801443e:	005b      	lsls	r3, r3, #1
 8014440:	4413      	add	r3, r2
 8014442:	00db      	lsls	r3, r3, #3
 8014444:	440b      	add	r3, r1
 8014446:	681b      	ldr	r3, [r3, #0]
 8014448:	4618      	mov	r0, r3
 801444a:	f7f8 fe23 	bl	800d094 <pbuf_free>
      }
      arp_table[i].q = p;
 801444e:	7c7a      	ldrb	r2, [r7, #17]
 8014450:	490d      	ldr	r1, [pc, #52]	@ (8014488 <etharp_query+0x268>)
 8014452:	4613      	mov	r3, r2
 8014454:	005b      	lsls	r3, r3, #1
 8014456:	4413      	add	r3, r2
 8014458:	00db      	lsls	r3, r3, #3
 801445a:	440b      	add	r3, r1
 801445c:	69fa      	ldr	r2, [r7, #28]
 801445e:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8014460:	2300      	movs	r3, #0
 8014462:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014466:	e002      	b.n	801446e <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8014468:	23ff      	movs	r3, #255	@ 0xff
 801446a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801446e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8014472:	4618      	mov	r0, r3
 8014474:	3728      	adds	r7, #40	@ 0x28
 8014476:	46bd      	mov	sp, r7
 8014478:	bd80      	pop	{r7, pc}
 801447a:	bf00      	nop
 801447c:	08019d40 	.word	0x08019d40
 8014480:	08019eec 	.word	0x08019eec
 8014484:	08019db8 	.word	0x08019db8
 8014488:	20066828 	.word	0x20066828
 801448c:	08019efc 	.word	0x08019efc
 8014490:	08019ee0 	.word	0x08019ee0
 8014494:	20066918 	.word	0x20066918
 8014498:	08019f24 	.word	0x08019f24

0801449c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801449c:	b580      	push	{r7, lr}
 801449e:	b08a      	sub	sp, #40	@ 0x28
 80144a0:	af02      	add	r7, sp, #8
 80144a2:	60f8      	str	r0, [r7, #12]
 80144a4:	60b9      	str	r1, [r7, #8]
 80144a6:	607a      	str	r2, [r7, #4]
 80144a8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 80144aa:	2300      	movs	r3, #0
 80144ac:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80144ae:	68fb      	ldr	r3, [r7, #12]
 80144b0:	2b00      	cmp	r3, #0
 80144b2:	d106      	bne.n	80144c2 <etharp_raw+0x26>
 80144b4:	4b3a      	ldr	r3, [pc, #232]	@ (80145a0 <etharp_raw+0x104>)
 80144b6:	f240 4257 	movw	r2, #1111	@ 0x457
 80144ba:	493a      	ldr	r1, [pc, #232]	@ (80145a4 <etharp_raw+0x108>)
 80144bc:	483a      	ldr	r0, [pc, #232]	@ (80145a8 <etharp_raw+0x10c>)
 80144be:	f001 ff67 	bl	8016390 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 80144c2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80144c6:	211c      	movs	r1, #28
 80144c8:	200e      	movs	r0, #14
 80144ca:	f7f8 faff 	bl	800cacc <pbuf_alloc>
 80144ce:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 80144d0:	69bb      	ldr	r3, [r7, #24]
 80144d2:	2b00      	cmp	r3, #0
 80144d4:	d102      	bne.n	80144dc <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 80144d6:	f04f 33ff 	mov.w	r3, #4294967295
 80144da:	e05d      	b.n	8014598 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 80144dc:	69bb      	ldr	r3, [r7, #24]
 80144de:	895b      	ldrh	r3, [r3, #10]
 80144e0:	2b1b      	cmp	r3, #27
 80144e2:	d806      	bhi.n	80144f2 <etharp_raw+0x56>
 80144e4:	4b2e      	ldr	r3, [pc, #184]	@ (80145a0 <etharp_raw+0x104>)
 80144e6:	f240 4262 	movw	r2, #1122	@ 0x462
 80144ea:	4930      	ldr	r1, [pc, #192]	@ (80145ac <etharp_raw+0x110>)
 80144ec:	482e      	ldr	r0, [pc, #184]	@ (80145a8 <etharp_raw+0x10c>)
 80144ee:	f001 ff4f 	bl	8016390 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 80144f2:	69bb      	ldr	r3, [r7, #24]
 80144f4:	685b      	ldr	r3, [r3, #4]
 80144f6:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 80144f8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80144fa:	4618      	mov	r0, r3
 80144fc:	f7f6 ff12 	bl	800b324 <lwip_htons>
 8014500:	4603      	mov	r3, r0
 8014502:	461a      	mov	r2, r3
 8014504:	697b      	ldr	r3, [r7, #20]
 8014506:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8014508:	68fb      	ldr	r3, [r7, #12]
 801450a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801450e:	2b06      	cmp	r3, #6
 8014510:	d006      	beq.n	8014520 <etharp_raw+0x84>
 8014512:	4b23      	ldr	r3, [pc, #140]	@ (80145a0 <etharp_raw+0x104>)
 8014514:	f240 4269 	movw	r2, #1129	@ 0x469
 8014518:	4925      	ldr	r1, [pc, #148]	@ (80145b0 <etharp_raw+0x114>)
 801451a:	4823      	ldr	r0, [pc, #140]	@ (80145a8 <etharp_raw+0x10c>)
 801451c:	f001 ff38 	bl	8016390 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8014520:	697b      	ldr	r3, [r7, #20]
 8014522:	3308      	adds	r3, #8
 8014524:	2206      	movs	r2, #6
 8014526:	6839      	ldr	r1, [r7, #0]
 8014528:	4618      	mov	r0, r3
 801452a:	f002 f8ba 	bl	80166a2 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801452e:	697b      	ldr	r3, [r7, #20]
 8014530:	3312      	adds	r3, #18
 8014532:	2206      	movs	r2, #6
 8014534:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014536:	4618      	mov	r0, r3
 8014538:	f002 f8b3 	bl	80166a2 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801453c:	697b      	ldr	r3, [r7, #20]
 801453e:	330e      	adds	r3, #14
 8014540:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014542:	6812      	ldr	r2, [r2, #0]
 8014544:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8014546:	697b      	ldr	r3, [r7, #20]
 8014548:	3318      	adds	r3, #24
 801454a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801454c:	6812      	ldr	r2, [r2, #0]
 801454e:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8014550:	697b      	ldr	r3, [r7, #20]
 8014552:	2200      	movs	r2, #0
 8014554:	701a      	strb	r2, [r3, #0]
 8014556:	2200      	movs	r2, #0
 8014558:	f042 0201 	orr.w	r2, r2, #1
 801455c:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801455e:	697b      	ldr	r3, [r7, #20]
 8014560:	2200      	movs	r2, #0
 8014562:	f042 0208 	orr.w	r2, r2, #8
 8014566:	709a      	strb	r2, [r3, #2]
 8014568:	2200      	movs	r2, #0
 801456a:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801456c:	697b      	ldr	r3, [r7, #20]
 801456e:	2206      	movs	r2, #6
 8014570:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8014572:	697b      	ldr	r3, [r7, #20]
 8014574:	2204      	movs	r2, #4
 8014576:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8014578:	f640 0306 	movw	r3, #2054	@ 0x806
 801457c:	9300      	str	r3, [sp, #0]
 801457e:	687b      	ldr	r3, [r7, #4]
 8014580:	68ba      	ldr	r2, [r7, #8]
 8014582:	69b9      	ldr	r1, [r7, #24]
 8014584:	68f8      	ldr	r0, [r7, #12]
 8014586:	f001 fca5 	bl	8015ed4 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801458a:	69b8      	ldr	r0, [r7, #24]
 801458c:	f7f8 fd82 	bl	800d094 <pbuf_free>
  p = NULL;
 8014590:	2300      	movs	r3, #0
 8014592:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8014594:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8014598:	4618      	mov	r0, r3
 801459a:	3720      	adds	r7, #32
 801459c:	46bd      	mov	sp, r7
 801459e:	bd80      	pop	{r7, pc}
 80145a0:	08019d40 	.word	0x08019d40
 80145a4:	08019e90 	.word	0x08019e90
 80145a8:	08019db8 	.word	0x08019db8
 80145ac:	08019f40 	.word	0x08019f40
 80145b0:	08019f74 	.word	0x08019f74

080145b4 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 80145b4:	b580      	push	{r7, lr}
 80145b6:	b088      	sub	sp, #32
 80145b8:	af04      	add	r7, sp, #16
 80145ba:	60f8      	str	r0, [r7, #12]
 80145bc:	60b9      	str	r1, [r7, #8]
 80145be:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80145c0:	68fb      	ldr	r3, [r7, #12]
 80145c2:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80145c6:	68fb      	ldr	r3, [r7, #12]
 80145c8:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 80145cc:	68fb      	ldr	r3, [r7, #12]
 80145ce:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80145d0:	2201      	movs	r2, #1
 80145d2:	9203      	str	r2, [sp, #12]
 80145d4:	68ba      	ldr	r2, [r7, #8]
 80145d6:	9202      	str	r2, [sp, #8]
 80145d8:	4a06      	ldr	r2, [pc, #24]	@ (80145f4 <etharp_request_dst+0x40>)
 80145da:	9201      	str	r2, [sp, #4]
 80145dc:	9300      	str	r3, [sp, #0]
 80145de:	4603      	mov	r3, r0
 80145e0:	687a      	ldr	r2, [r7, #4]
 80145e2:	68f8      	ldr	r0, [r7, #12]
 80145e4:	f7ff ff5a 	bl	801449c <etharp_raw>
 80145e8:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 80145ea:	4618      	mov	r0, r3
 80145ec:	3710      	adds	r7, #16
 80145ee:	46bd      	mov	sp, r7
 80145f0:	bd80      	pop	{r7, pc}
 80145f2:	bf00      	nop
 80145f4:	0801a5d4 	.word	0x0801a5d4

080145f8 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 80145f8:	b580      	push	{r7, lr}
 80145fa:	b082      	sub	sp, #8
 80145fc:	af00      	add	r7, sp, #0
 80145fe:	6078      	str	r0, [r7, #4]
 8014600:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8014602:	4a05      	ldr	r2, [pc, #20]	@ (8014618 <etharp_request+0x20>)
 8014604:	6839      	ldr	r1, [r7, #0]
 8014606:	6878      	ldr	r0, [r7, #4]
 8014608:	f7ff ffd4 	bl	80145b4 <etharp_request_dst>
 801460c:	4603      	mov	r3, r0
}
 801460e:	4618      	mov	r0, r3
 8014610:	3708      	adds	r7, #8
 8014612:	46bd      	mov	sp, r7
 8014614:	bd80      	pop	{r7, pc}
 8014616:	bf00      	nop
 8014618:	0801a5cc 	.word	0x0801a5cc

0801461c <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801461c:	b580      	push	{r7, lr}
 801461e:	b08e      	sub	sp, #56	@ 0x38
 8014620:	af04      	add	r7, sp, #16
 8014622:	6078      	str	r0, [r7, #4]
 8014624:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8014626:	4b79      	ldr	r3, [pc, #484]	@ (801480c <icmp_input+0x1f0>)
 8014628:	689b      	ldr	r3, [r3, #8]
 801462a:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801462c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801462e:	781b      	ldrb	r3, [r3, #0]
 8014630:	f003 030f 	and.w	r3, r3, #15
 8014634:	b2db      	uxtb	r3, r3
 8014636:	009b      	lsls	r3, r3, #2
 8014638:	b2db      	uxtb	r3, r3
 801463a:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 801463c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801463e:	2b13      	cmp	r3, #19
 8014640:	f240 80cd 	bls.w	80147de <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8014644:	687b      	ldr	r3, [r7, #4]
 8014646:	895b      	ldrh	r3, [r3, #10]
 8014648:	2b03      	cmp	r3, #3
 801464a:	f240 80ca 	bls.w	80147e2 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801464e:	687b      	ldr	r3, [r7, #4]
 8014650:	685b      	ldr	r3, [r3, #4]
 8014652:	781b      	ldrb	r3, [r3, #0]
 8014654:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8014658:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801465c:	2b00      	cmp	r3, #0
 801465e:	f000 80b7 	beq.w	80147d0 <icmp_input+0x1b4>
 8014662:	2b08      	cmp	r3, #8
 8014664:	f040 80b7 	bne.w	80147d6 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8014668:	4b69      	ldr	r3, [pc, #420]	@ (8014810 <icmp_input+0x1f4>)
 801466a:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801466c:	4b67      	ldr	r3, [pc, #412]	@ (801480c <icmp_input+0x1f0>)
 801466e:	695b      	ldr	r3, [r3, #20]
 8014670:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014674:	2be0      	cmp	r3, #224	@ 0xe0
 8014676:	f000 80bb 	beq.w	80147f0 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801467a:	4b64      	ldr	r3, [pc, #400]	@ (801480c <icmp_input+0x1f0>)
 801467c:	695b      	ldr	r3, [r3, #20]
 801467e:	4a63      	ldr	r2, [pc, #396]	@ (801480c <icmp_input+0x1f0>)
 8014680:	6812      	ldr	r2, [r2, #0]
 8014682:	4611      	mov	r1, r2
 8014684:	4618      	mov	r0, r3
 8014686:	f000 fbed 	bl	8014e64 <ip4_addr_isbroadcast_u32>
 801468a:	4603      	mov	r3, r0
 801468c:	2b00      	cmp	r3, #0
 801468e:	f040 80b1 	bne.w	80147f4 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8014692:	687b      	ldr	r3, [r7, #4]
 8014694:	891b      	ldrh	r3, [r3, #8]
 8014696:	2b07      	cmp	r3, #7
 8014698:	f240 80a5 	bls.w	80147e6 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801469c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801469e:	330e      	adds	r3, #14
 80146a0:	4619      	mov	r1, r3
 80146a2:	6878      	ldr	r0, [r7, #4]
 80146a4:	f7f8 fc60 	bl	800cf68 <pbuf_add_header>
 80146a8:	4603      	mov	r3, r0
 80146aa:	2b00      	cmp	r3, #0
 80146ac:	d04b      	beq.n	8014746 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 80146ae:	687b      	ldr	r3, [r7, #4]
 80146b0:	891a      	ldrh	r2, [r3, #8]
 80146b2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80146b4:	4413      	add	r3, r2
 80146b6:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 80146b8:	687b      	ldr	r3, [r7, #4]
 80146ba:	891b      	ldrh	r3, [r3, #8]
 80146bc:	8b7a      	ldrh	r2, [r7, #26]
 80146be:	429a      	cmp	r2, r3
 80146c0:	f0c0 809a 	bcc.w	80147f8 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 80146c4:	8b7b      	ldrh	r3, [r7, #26]
 80146c6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80146ca:	4619      	mov	r1, r3
 80146cc:	200e      	movs	r0, #14
 80146ce:	f7f8 f9fd 	bl	800cacc <pbuf_alloc>
 80146d2:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 80146d4:	697b      	ldr	r3, [r7, #20]
 80146d6:	2b00      	cmp	r3, #0
 80146d8:	f000 8090 	beq.w	80147fc <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 80146dc:	697b      	ldr	r3, [r7, #20]
 80146de:	895b      	ldrh	r3, [r3, #10]
 80146e0:	461a      	mov	r2, r3
 80146e2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80146e4:	3308      	adds	r3, #8
 80146e6:	429a      	cmp	r2, r3
 80146e8:	d203      	bcs.n	80146f2 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 80146ea:	6978      	ldr	r0, [r7, #20]
 80146ec:	f7f8 fcd2 	bl	800d094 <pbuf_free>
          goto icmperr;
 80146f0:	e085      	b.n	80147fe <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 80146f2:	697b      	ldr	r3, [r7, #20]
 80146f4:	685b      	ldr	r3, [r3, #4]
 80146f6:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80146f8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80146fa:	4618      	mov	r0, r3
 80146fc:	f001 ffd1 	bl	80166a2 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8014700:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014702:	4619      	mov	r1, r3
 8014704:	6978      	ldr	r0, [r7, #20]
 8014706:	f7f8 fc3f 	bl	800cf88 <pbuf_remove_header>
 801470a:	4603      	mov	r3, r0
 801470c:	2b00      	cmp	r3, #0
 801470e:	d009      	beq.n	8014724 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8014710:	4b40      	ldr	r3, [pc, #256]	@ (8014814 <icmp_input+0x1f8>)
 8014712:	22b6      	movs	r2, #182	@ 0xb6
 8014714:	4940      	ldr	r1, [pc, #256]	@ (8014818 <icmp_input+0x1fc>)
 8014716:	4841      	ldr	r0, [pc, #260]	@ (801481c <icmp_input+0x200>)
 8014718:	f001 fe3a 	bl	8016390 <iprintf>
          pbuf_free(r);
 801471c:	6978      	ldr	r0, [r7, #20]
 801471e:	f7f8 fcb9 	bl	800d094 <pbuf_free>
          goto icmperr;
 8014722:	e06c      	b.n	80147fe <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8014724:	6879      	ldr	r1, [r7, #4]
 8014726:	6978      	ldr	r0, [r7, #20]
 8014728:	f7f8 fde8 	bl	800d2fc <pbuf_copy>
 801472c:	4603      	mov	r3, r0
 801472e:	2b00      	cmp	r3, #0
 8014730:	d003      	beq.n	801473a <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8014732:	6978      	ldr	r0, [r7, #20]
 8014734:	f7f8 fcae 	bl	800d094 <pbuf_free>
          goto icmperr;
 8014738:	e061      	b.n	80147fe <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801473a:	6878      	ldr	r0, [r7, #4]
 801473c:	f7f8 fcaa 	bl	800d094 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8014740:	697b      	ldr	r3, [r7, #20]
 8014742:	607b      	str	r3, [r7, #4]
 8014744:	e00f      	b.n	8014766 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8014746:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014748:	330e      	adds	r3, #14
 801474a:	4619      	mov	r1, r3
 801474c:	6878      	ldr	r0, [r7, #4]
 801474e:	f7f8 fc1b 	bl	800cf88 <pbuf_remove_header>
 8014752:	4603      	mov	r3, r0
 8014754:	2b00      	cmp	r3, #0
 8014756:	d006      	beq.n	8014766 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8014758:	4b2e      	ldr	r3, [pc, #184]	@ (8014814 <icmp_input+0x1f8>)
 801475a:	22c7      	movs	r2, #199	@ 0xc7
 801475c:	4930      	ldr	r1, [pc, #192]	@ (8014820 <icmp_input+0x204>)
 801475e:	482f      	ldr	r0, [pc, #188]	@ (801481c <icmp_input+0x200>)
 8014760:	f001 fe16 	bl	8016390 <iprintf>
          goto icmperr;
 8014764:	e04b      	b.n	80147fe <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8014766:	687b      	ldr	r3, [r7, #4]
 8014768:	685b      	ldr	r3, [r3, #4]
 801476a:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801476c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801476e:	4619      	mov	r1, r3
 8014770:	6878      	ldr	r0, [r7, #4]
 8014772:	f7f8 fbf9 	bl	800cf68 <pbuf_add_header>
 8014776:	4603      	mov	r3, r0
 8014778:	2b00      	cmp	r3, #0
 801477a:	d12b      	bne.n	80147d4 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801477c:	687b      	ldr	r3, [r7, #4]
 801477e:	685b      	ldr	r3, [r3, #4]
 8014780:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8014782:	69fb      	ldr	r3, [r7, #28]
 8014784:	681a      	ldr	r2, [r3, #0]
 8014786:	68fb      	ldr	r3, [r7, #12]
 8014788:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801478a:	4b20      	ldr	r3, [pc, #128]	@ (801480c <icmp_input+0x1f0>)
 801478c:	691a      	ldr	r2, [r3, #16]
 801478e:	68fb      	ldr	r3, [r7, #12]
 8014790:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8014792:	693b      	ldr	r3, [r7, #16]
 8014794:	2200      	movs	r2, #0
 8014796:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8014798:	693b      	ldr	r3, [r7, #16]
 801479a:	2200      	movs	r2, #0
 801479c:	709a      	strb	r2, [r3, #2]
 801479e:	2200      	movs	r2, #0
 80147a0:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80147a2:	68fb      	ldr	r3, [r7, #12]
 80147a4:	22ff      	movs	r2, #255	@ 0xff
 80147a6:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 80147a8:	68fb      	ldr	r3, [r7, #12]
 80147aa:	2200      	movs	r2, #0
 80147ac:	729a      	strb	r2, [r3, #10]
 80147ae:	2200      	movs	r2, #0
 80147b0:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80147b2:	683b      	ldr	r3, [r7, #0]
 80147b4:	9302      	str	r3, [sp, #8]
 80147b6:	2301      	movs	r3, #1
 80147b8:	9301      	str	r3, [sp, #4]
 80147ba:	2300      	movs	r3, #0
 80147bc:	9300      	str	r3, [sp, #0]
 80147be:	23ff      	movs	r3, #255	@ 0xff
 80147c0:	2200      	movs	r2, #0
 80147c2:	69f9      	ldr	r1, [r7, #28]
 80147c4:	6878      	ldr	r0, [r7, #4]
 80147c6:	f000 fa75 	bl	8014cb4 <ip4_output_if>
 80147ca:	4603      	mov	r3, r0
 80147cc:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 80147ce:	e001      	b.n	80147d4 <icmp_input+0x1b8>
      break;
 80147d0:	bf00      	nop
 80147d2:	e000      	b.n	80147d6 <icmp_input+0x1ba>
      break;
 80147d4:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 80147d6:	6878      	ldr	r0, [r7, #4]
 80147d8:	f7f8 fc5c 	bl	800d094 <pbuf_free>
  return;
 80147dc:	e013      	b.n	8014806 <icmp_input+0x1ea>
    goto lenerr;
 80147de:	bf00      	nop
 80147e0:	e002      	b.n	80147e8 <icmp_input+0x1cc>
    goto lenerr;
 80147e2:	bf00      	nop
 80147e4:	e000      	b.n	80147e8 <icmp_input+0x1cc>
        goto lenerr;
 80147e6:	bf00      	nop
lenerr:
  pbuf_free(p);
 80147e8:	6878      	ldr	r0, [r7, #4]
 80147ea:	f7f8 fc53 	bl	800d094 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80147ee:	e00a      	b.n	8014806 <icmp_input+0x1ea>
        goto icmperr;
 80147f0:	bf00      	nop
 80147f2:	e004      	b.n	80147fe <icmp_input+0x1e2>
        goto icmperr;
 80147f4:	bf00      	nop
 80147f6:	e002      	b.n	80147fe <icmp_input+0x1e2>
          goto icmperr;
 80147f8:	bf00      	nop
 80147fa:	e000      	b.n	80147fe <icmp_input+0x1e2>
          goto icmperr;
 80147fc:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 80147fe:	6878      	ldr	r0, [r7, #4]
 8014800:	f7f8 fc48 	bl	800d094 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8014804:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8014806:	3728      	adds	r7, #40	@ 0x28
 8014808:	46bd      	mov	sp, r7
 801480a:	bd80      	pop	{r7, pc}
 801480c:	2006356c 	.word	0x2006356c
 8014810:	20063580 	.word	0x20063580
 8014814:	08019fb8 	.word	0x08019fb8
 8014818:	08019ff0 	.word	0x08019ff0
 801481c:	0801a028 	.word	0x0801a028
 8014820:	0801a050 	.word	0x0801a050

08014824 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8014824:	b580      	push	{r7, lr}
 8014826:	b082      	sub	sp, #8
 8014828:	af00      	add	r7, sp, #0
 801482a:	6078      	str	r0, [r7, #4]
 801482c:	460b      	mov	r3, r1
 801482e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8014830:	78fb      	ldrb	r3, [r7, #3]
 8014832:	461a      	mov	r2, r3
 8014834:	2103      	movs	r1, #3
 8014836:	6878      	ldr	r0, [r7, #4]
 8014838:	f000 f814 	bl	8014864 <icmp_send_response>
}
 801483c:	bf00      	nop
 801483e:	3708      	adds	r7, #8
 8014840:	46bd      	mov	sp, r7
 8014842:	bd80      	pop	{r7, pc}

08014844 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8014844:	b580      	push	{r7, lr}
 8014846:	b082      	sub	sp, #8
 8014848:	af00      	add	r7, sp, #0
 801484a:	6078      	str	r0, [r7, #4]
 801484c:	460b      	mov	r3, r1
 801484e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8014850:	78fb      	ldrb	r3, [r7, #3]
 8014852:	461a      	mov	r2, r3
 8014854:	210b      	movs	r1, #11
 8014856:	6878      	ldr	r0, [r7, #4]
 8014858:	f000 f804 	bl	8014864 <icmp_send_response>
}
 801485c:	bf00      	nop
 801485e:	3708      	adds	r7, #8
 8014860:	46bd      	mov	sp, r7
 8014862:	bd80      	pop	{r7, pc}

08014864 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8014864:	b580      	push	{r7, lr}
 8014866:	b08c      	sub	sp, #48	@ 0x30
 8014868:	af04      	add	r7, sp, #16
 801486a:	6078      	str	r0, [r7, #4]
 801486c:	460b      	mov	r3, r1
 801486e:	70fb      	strb	r3, [r7, #3]
 8014870:	4613      	mov	r3, r2
 8014872:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8014874:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8014878:	2124      	movs	r1, #36	@ 0x24
 801487a:	2022      	movs	r0, #34	@ 0x22
 801487c:	f7f8 f926 	bl	800cacc <pbuf_alloc>
 8014880:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8014882:	69fb      	ldr	r3, [r7, #28]
 8014884:	2b00      	cmp	r3, #0
 8014886:	d04c      	beq.n	8014922 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8014888:	69fb      	ldr	r3, [r7, #28]
 801488a:	895b      	ldrh	r3, [r3, #10]
 801488c:	2b23      	cmp	r3, #35	@ 0x23
 801488e:	d806      	bhi.n	801489e <icmp_send_response+0x3a>
 8014890:	4b26      	ldr	r3, [pc, #152]	@ (801492c <icmp_send_response+0xc8>)
 8014892:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8014896:	4926      	ldr	r1, [pc, #152]	@ (8014930 <icmp_send_response+0xcc>)
 8014898:	4826      	ldr	r0, [pc, #152]	@ (8014934 <icmp_send_response+0xd0>)
 801489a:	f001 fd79 	bl	8016390 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801489e:	687b      	ldr	r3, [r7, #4]
 80148a0:	685b      	ldr	r3, [r3, #4]
 80148a2:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 80148a4:	69fb      	ldr	r3, [r7, #28]
 80148a6:	685b      	ldr	r3, [r3, #4]
 80148a8:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 80148aa:	697b      	ldr	r3, [r7, #20]
 80148ac:	78fa      	ldrb	r2, [r7, #3]
 80148ae:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 80148b0:	697b      	ldr	r3, [r7, #20]
 80148b2:	78ba      	ldrb	r2, [r7, #2]
 80148b4:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 80148b6:	697b      	ldr	r3, [r7, #20]
 80148b8:	2200      	movs	r2, #0
 80148ba:	711a      	strb	r2, [r3, #4]
 80148bc:	2200      	movs	r2, #0
 80148be:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 80148c0:	697b      	ldr	r3, [r7, #20]
 80148c2:	2200      	movs	r2, #0
 80148c4:	719a      	strb	r2, [r3, #6]
 80148c6:	2200      	movs	r2, #0
 80148c8:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 80148ca:	69fb      	ldr	r3, [r7, #28]
 80148cc:	685b      	ldr	r3, [r3, #4]
 80148ce:	f103 0008 	add.w	r0, r3, #8
 80148d2:	687b      	ldr	r3, [r7, #4]
 80148d4:	685b      	ldr	r3, [r3, #4]
 80148d6:	221c      	movs	r2, #28
 80148d8:	4619      	mov	r1, r3
 80148da:	f001 fee2 	bl	80166a2 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80148de:	69bb      	ldr	r3, [r7, #24]
 80148e0:	68db      	ldr	r3, [r3, #12]
 80148e2:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 80148e4:	f107 030c 	add.w	r3, r7, #12
 80148e8:	4618      	mov	r0, r3
 80148ea:	f000 f825 	bl	8014938 <ip4_route>
 80148ee:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 80148f0:	693b      	ldr	r3, [r7, #16]
 80148f2:	2b00      	cmp	r3, #0
 80148f4:	d011      	beq.n	801491a <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 80148f6:	697b      	ldr	r3, [r7, #20]
 80148f8:	2200      	movs	r2, #0
 80148fa:	709a      	strb	r2, [r3, #2]
 80148fc:	2200      	movs	r2, #0
 80148fe:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8014900:	f107 020c 	add.w	r2, r7, #12
 8014904:	693b      	ldr	r3, [r7, #16]
 8014906:	9302      	str	r3, [sp, #8]
 8014908:	2301      	movs	r3, #1
 801490a:	9301      	str	r3, [sp, #4]
 801490c:	2300      	movs	r3, #0
 801490e:	9300      	str	r3, [sp, #0]
 8014910:	23ff      	movs	r3, #255	@ 0xff
 8014912:	2100      	movs	r1, #0
 8014914:	69f8      	ldr	r0, [r7, #28]
 8014916:	f000 f9cd 	bl	8014cb4 <ip4_output_if>
  }
  pbuf_free(q);
 801491a:	69f8      	ldr	r0, [r7, #28]
 801491c:	f7f8 fbba 	bl	800d094 <pbuf_free>
 8014920:	e000      	b.n	8014924 <icmp_send_response+0xc0>
    return;
 8014922:	bf00      	nop
}
 8014924:	3720      	adds	r7, #32
 8014926:	46bd      	mov	sp, r7
 8014928:	bd80      	pop	{r7, pc}
 801492a:	bf00      	nop
 801492c:	08019fb8 	.word	0x08019fb8
 8014930:	0801a084 	.word	0x0801a084
 8014934:	0801a028 	.word	0x0801a028

08014938 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8014938:	b480      	push	{r7}
 801493a:	b085      	sub	sp, #20
 801493c:	af00      	add	r7, sp, #0
 801493e:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8014940:	4b33      	ldr	r3, [pc, #204]	@ (8014a10 <ip4_route+0xd8>)
 8014942:	681b      	ldr	r3, [r3, #0]
 8014944:	60fb      	str	r3, [r7, #12]
 8014946:	e036      	b.n	80149b6 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8014948:	68fb      	ldr	r3, [r7, #12]
 801494a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801494e:	f003 0301 	and.w	r3, r3, #1
 8014952:	b2db      	uxtb	r3, r3
 8014954:	2b00      	cmp	r3, #0
 8014956:	d02b      	beq.n	80149b0 <ip4_route+0x78>
 8014958:	68fb      	ldr	r3, [r7, #12]
 801495a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801495e:	089b      	lsrs	r3, r3, #2
 8014960:	f003 0301 	and.w	r3, r3, #1
 8014964:	b2db      	uxtb	r3, r3
 8014966:	2b00      	cmp	r3, #0
 8014968:	d022      	beq.n	80149b0 <ip4_route+0x78>
 801496a:	68fb      	ldr	r3, [r7, #12]
 801496c:	3304      	adds	r3, #4
 801496e:	681b      	ldr	r3, [r3, #0]
 8014970:	2b00      	cmp	r3, #0
 8014972:	d01d      	beq.n	80149b0 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8014974:	687b      	ldr	r3, [r7, #4]
 8014976:	681a      	ldr	r2, [r3, #0]
 8014978:	68fb      	ldr	r3, [r7, #12]
 801497a:	3304      	adds	r3, #4
 801497c:	681b      	ldr	r3, [r3, #0]
 801497e:	405a      	eors	r2, r3
 8014980:	68fb      	ldr	r3, [r7, #12]
 8014982:	3308      	adds	r3, #8
 8014984:	681b      	ldr	r3, [r3, #0]
 8014986:	4013      	ands	r3, r2
 8014988:	2b00      	cmp	r3, #0
 801498a:	d101      	bne.n	8014990 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801498c:	68fb      	ldr	r3, [r7, #12]
 801498e:	e038      	b.n	8014a02 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8014990:	68fb      	ldr	r3, [r7, #12]
 8014992:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014996:	f003 0302 	and.w	r3, r3, #2
 801499a:	2b00      	cmp	r3, #0
 801499c:	d108      	bne.n	80149b0 <ip4_route+0x78>
 801499e:	687b      	ldr	r3, [r7, #4]
 80149a0:	681a      	ldr	r2, [r3, #0]
 80149a2:	68fb      	ldr	r3, [r7, #12]
 80149a4:	330c      	adds	r3, #12
 80149a6:	681b      	ldr	r3, [r3, #0]
 80149a8:	429a      	cmp	r2, r3
 80149aa:	d101      	bne.n	80149b0 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 80149ac:	68fb      	ldr	r3, [r7, #12]
 80149ae:	e028      	b.n	8014a02 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 80149b0:	68fb      	ldr	r3, [r7, #12]
 80149b2:	681b      	ldr	r3, [r3, #0]
 80149b4:	60fb      	str	r3, [r7, #12]
 80149b6:	68fb      	ldr	r3, [r7, #12]
 80149b8:	2b00      	cmp	r3, #0
 80149ba:	d1c5      	bne.n	8014948 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80149bc:	4b15      	ldr	r3, [pc, #84]	@ (8014a14 <ip4_route+0xdc>)
 80149be:	681b      	ldr	r3, [r3, #0]
 80149c0:	2b00      	cmp	r3, #0
 80149c2:	d01a      	beq.n	80149fa <ip4_route+0xc2>
 80149c4:	4b13      	ldr	r3, [pc, #76]	@ (8014a14 <ip4_route+0xdc>)
 80149c6:	681b      	ldr	r3, [r3, #0]
 80149c8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80149cc:	f003 0301 	and.w	r3, r3, #1
 80149d0:	2b00      	cmp	r3, #0
 80149d2:	d012      	beq.n	80149fa <ip4_route+0xc2>
 80149d4:	4b0f      	ldr	r3, [pc, #60]	@ (8014a14 <ip4_route+0xdc>)
 80149d6:	681b      	ldr	r3, [r3, #0]
 80149d8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80149dc:	f003 0304 	and.w	r3, r3, #4
 80149e0:	2b00      	cmp	r3, #0
 80149e2:	d00a      	beq.n	80149fa <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80149e4:	4b0b      	ldr	r3, [pc, #44]	@ (8014a14 <ip4_route+0xdc>)
 80149e6:	681b      	ldr	r3, [r3, #0]
 80149e8:	3304      	adds	r3, #4
 80149ea:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80149ec:	2b00      	cmp	r3, #0
 80149ee:	d004      	beq.n	80149fa <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80149f0:	687b      	ldr	r3, [r7, #4]
 80149f2:	681b      	ldr	r3, [r3, #0]
 80149f4:	b2db      	uxtb	r3, r3
 80149f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80149f8:	d101      	bne.n	80149fe <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80149fa:	2300      	movs	r3, #0
 80149fc:	e001      	b.n	8014a02 <ip4_route+0xca>
  }

  return netif_default;
 80149fe:	4b05      	ldr	r3, [pc, #20]	@ (8014a14 <ip4_route+0xdc>)
 8014a00:	681b      	ldr	r3, [r3, #0]
}
 8014a02:	4618      	mov	r0, r3
 8014a04:	3714      	adds	r7, #20
 8014a06:	46bd      	mov	sp, r7
 8014a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a0c:	4770      	bx	lr
 8014a0e:	bf00      	nop
 8014a10:	200667bc 	.word	0x200667bc
 8014a14:	200667c0 	.word	0x200667c0

08014a18 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8014a18:	b580      	push	{r7, lr}
 8014a1a:	b082      	sub	sp, #8
 8014a1c:	af00      	add	r7, sp, #0
 8014a1e:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8014a20:	687b      	ldr	r3, [r7, #4]
 8014a22:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014a26:	f003 0301 	and.w	r3, r3, #1
 8014a2a:	b2db      	uxtb	r3, r3
 8014a2c:	2b00      	cmp	r3, #0
 8014a2e:	d016      	beq.n	8014a5e <ip4_input_accept+0x46>
 8014a30:	687b      	ldr	r3, [r7, #4]
 8014a32:	3304      	adds	r3, #4
 8014a34:	681b      	ldr	r3, [r3, #0]
 8014a36:	2b00      	cmp	r3, #0
 8014a38:	d011      	beq.n	8014a5e <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8014a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8014a68 <ip4_input_accept+0x50>)
 8014a3c:	695a      	ldr	r2, [r3, #20]
 8014a3e:	687b      	ldr	r3, [r7, #4]
 8014a40:	3304      	adds	r3, #4
 8014a42:	681b      	ldr	r3, [r3, #0]
 8014a44:	429a      	cmp	r2, r3
 8014a46:	d008      	beq.n	8014a5a <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8014a48:	4b07      	ldr	r3, [pc, #28]	@ (8014a68 <ip4_input_accept+0x50>)
 8014a4a:	695b      	ldr	r3, [r3, #20]
 8014a4c:	6879      	ldr	r1, [r7, #4]
 8014a4e:	4618      	mov	r0, r3
 8014a50:	f000 fa08 	bl	8014e64 <ip4_addr_isbroadcast_u32>
 8014a54:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8014a56:	2b00      	cmp	r3, #0
 8014a58:	d001      	beq.n	8014a5e <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8014a5a:	2301      	movs	r3, #1
 8014a5c:	e000      	b.n	8014a60 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8014a5e:	2300      	movs	r3, #0
}
 8014a60:	4618      	mov	r0, r3
 8014a62:	3708      	adds	r7, #8
 8014a64:	46bd      	mov	sp, r7
 8014a66:	bd80      	pop	{r7, pc}
 8014a68:	2006356c 	.word	0x2006356c

08014a6c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8014a6c:	b580      	push	{r7, lr}
 8014a6e:	b086      	sub	sp, #24
 8014a70:	af00      	add	r7, sp, #0
 8014a72:	6078      	str	r0, [r7, #4]
 8014a74:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8014a76:	687b      	ldr	r3, [r7, #4]
 8014a78:	685b      	ldr	r3, [r3, #4]
 8014a7a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8014a7c:	697b      	ldr	r3, [r7, #20]
 8014a7e:	781b      	ldrb	r3, [r3, #0]
 8014a80:	091b      	lsrs	r3, r3, #4
 8014a82:	b2db      	uxtb	r3, r3
 8014a84:	2b04      	cmp	r3, #4
 8014a86:	d004      	beq.n	8014a92 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8014a88:	6878      	ldr	r0, [r7, #4]
 8014a8a:	f7f8 fb03 	bl	800d094 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8014a8e:	2300      	movs	r3, #0
 8014a90:	e107      	b.n	8014ca2 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8014a92:	697b      	ldr	r3, [r7, #20]
 8014a94:	781b      	ldrb	r3, [r3, #0]
 8014a96:	f003 030f 	and.w	r3, r3, #15
 8014a9a:	b2db      	uxtb	r3, r3
 8014a9c:	009b      	lsls	r3, r3, #2
 8014a9e:	b2db      	uxtb	r3, r3
 8014aa0:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8014aa2:	697b      	ldr	r3, [r7, #20]
 8014aa4:	885b      	ldrh	r3, [r3, #2]
 8014aa6:	b29b      	uxth	r3, r3
 8014aa8:	4618      	mov	r0, r3
 8014aaa:	f7f6 fc3b 	bl	800b324 <lwip_htons>
 8014aae:	4603      	mov	r3, r0
 8014ab0:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8014ab2:	687b      	ldr	r3, [r7, #4]
 8014ab4:	891b      	ldrh	r3, [r3, #8]
 8014ab6:	89ba      	ldrh	r2, [r7, #12]
 8014ab8:	429a      	cmp	r2, r3
 8014aba:	d204      	bcs.n	8014ac6 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8014abc:	89bb      	ldrh	r3, [r7, #12]
 8014abe:	4619      	mov	r1, r3
 8014ac0:	6878      	ldr	r0, [r7, #4]
 8014ac2:	f7f8 f961 	bl	800cd88 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8014ac6:	687b      	ldr	r3, [r7, #4]
 8014ac8:	895b      	ldrh	r3, [r3, #10]
 8014aca:	89fa      	ldrh	r2, [r7, #14]
 8014acc:	429a      	cmp	r2, r3
 8014ace:	d807      	bhi.n	8014ae0 <ip4_input+0x74>
 8014ad0:	687b      	ldr	r3, [r7, #4]
 8014ad2:	891b      	ldrh	r3, [r3, #8]
 8014ad4:	89ba      	ldrh	r2, [r7, #12]
 8014ad6:	429a      	cmp	r2, r3
 8014ad8:	d802      	bhi.n	8014ae0 <ip4_input+0x74>
 8014ada:	89fb      	ldrh	r3, [r7, #14]
 8014adc:	2b13      	cmp	r3, #19
 8014ade:	d804      	bhi.n	8014aea <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8014ae0:	6878      	ldr	r0, [r7, #4]
 8014ae2:	f7f8 fad7 	bl	800d094 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8014ae6:	2300      	movs	r3, #0
 8014ae8:	e0db      	b.n	8014ca2 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8014aea:	697b      	ldr	r3, [r7, #20]
 8014aec:	691b      	ldr	r3, [r3, #16]
 8014aee:	4a6f      	ldr	r2, [pc, #444]	@ (8014cac <ip4_input+0x240>)
 8014af0:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8014af2:	697b      	ldr	r3, [r7, #20]
 8014af4:	68db      	ldr	r3, [r3, #12]
 8014af6:	4a6d      	ldr	r2, [pc, #436]	@ (8014cac <ip4_input+0x240>)
 8014af8:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8014afa:	4b6c      	ldr	r3, [pc, #432]	@ (8014cac <ip4_input+0x240>)
 8014afc:	695b      	ldr	r3, [r3, #20]
 8014afe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014b02:	2be0      	cmp	r3, #224	@ 0xe0
 8014b04:	d112      	bne.n	8014b2c <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8014b06:	683b      	ldr	r3, [r7, #0]
 8014b08:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014b0c:	f003 0301 	and.w	r3, r3, #1
 8014b10:	b2db      	uxtb	r3, r3
 8014b12:	2b00      	cmp	r3, #0
 8014b14:	d007      	beq.n	8014b26 <ip4_input+0xba>
 8014b16:	683b      	ldr	r3, [r7, #0]
 8014b18:	3304      	adds	r3, #4
 8014b1a:	681b      	ldr	r3, [r3, #0]
 8014b1c:	2b00      	cmp	r3, #0
 8014b1e:	d002      	beq.n	8014b26 <ip4_input+0xba>
      netif = inp;
 8014b20:	683b      	ldr	r3, [r7, #0]
 8014b22:	613b      	str	r3, [r7, #16]
 8014b24:	e02a      	b.n	8014b7c <ip4_input+0x110>
    } else {
      netif = NULL;
 8014b26:	2300      	movs	r3, #0
 8014b28:	613b      	str	r3, [r7, #16]
 8014b2a:	e027      	b.n	8014b7c <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8014b2c:	6838      	ldr	r0, [r7, #0]
 8014b2e:	f7ff ff73 	bl	8014a18 <ip4_input_accept>
 8014b32:	4603      	mov	r3, r0
 8014b34:	2b00      	cmp	r3, #0
 8014b36:	d002      	beq.n	8014b3e <ip4_input+0xd2>
      netif = inp;
 8014b38:	683b      	ldr	r3, [r7, #0]
 8014b3a:	613b      	str	r3, [r7, #16]
 8014b3c:	e01e      	b.n	8014b7c <ip4_input+0x110>
    } else {
      netif = NULL;
 8014b3e:	2300      	movs	r3, #0
 8014b40:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8014b42:	4b5a      	ldr	r3, [pc, #360]	@ (8014cac <ip4_input+0x240>)
 8014b44:	695b      	ldr	r3, [r3, #20]
 8014b46:	b2db      	uxtb	r3, r3
 8014b48:	2b7f      	cmp	r3, #127	@ 0x7f
 8014b4a:	d017      	beq.n	8014b7c <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8014b4c:	4b58      	ldr	r3, [pc, #352]	@ (8014cb0 <ip4_input+0x244>)
 8014b4e:	681b      	ldr	r3, [r3, #0]
 8014b50:	613b      	str	r3, [r7, #16]
 8014b52:	e00e      	b.n	8014b72 <ip4_input+0x106>
          if (netif == inp) {
 8014b54:	693a      	ldr	r2, [r7, #16]
 8014b56:	683b      	ldr	r3, [r7, #0]
 8014b58:	429a      	cmp	r2, r3
 8014b5a:	d006      	beq.n	8014b6a <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8014b5c:	6938      	ldr	r0, [r7, #16]
 8014b5e:	f7ff ff5b 	bl	8014a18 <ip4_input_accept>
 8014b62:	4603      	mov	r3, r0
 8014b64:	2b00      	cmp	r3, #0
 8014b66:	d108      	bne.n	8014b7a <ip4_input+0x10e>
 8014b68:	e000      	b.n	8014b6c <ip4_input+0x100>
            continue;
 8014b6a:	bf00      	nop
        NETIF_FOREACH(netif) {
 8014b6c:	693b      	ldr	r3, [r7, #16]
 8014b6e:	681b      	ldr	r3, [r3, #0]
 8014b70:	613b      	str	r3, [r7, #16]
 8014b72:	693b      	ldr	r3, [r7, #16]
 8014b74:	2b00      	cmp	r3, #0
 8014b76:	d1ed      	bne.n	8014b54 <ip4_input+0xe8>
 8014b78:	e000      	b.n	8014b7c <ip4_input+0x110>
            break;
 8014b7a:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8014b7c:	4b4b      	ldr	r3, [pc, #300]	@ (8014cac <ip4_input+0x240>)
 8014b7e:	691b      	ldr	r3, [r3, #16]
 8014b80:	6839      	ldr	r1, [r7, #0]
 8014b82:	4618      	mov	r0, r3
 8014b84:	f000 f96e 	bl	8014e64 <ip4_addr_isbroadcast_u32>
 8014b88:	4603      	mov	r3, r0
 8014b8a:	2b00      	cmp	r3, #0
 8014b8c:	d105      	bne.n	8014b9a <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8014b8e:	4b47      	ldr	r3, [pc, #284]	@ (8014cac <ip4_input+0x240>)
 8014b90:	691b      	ldr	r3, [r3, #16]
 8014b92:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8014b96:	2be0      	cmp	r3, #224	@ 0xe0
 8014b98:	d104      	bne.n	8014ba4 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8014b9a:	6878      	ldr	r0, [r7, #4]
 8014b9c:	f7f8 fa7a 	bl	800d094 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8014ba0:	2300      	movs	r3, #0
 8014ba2:	e07e      	b.n	8014ca2 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8014ba4:	693b      	ldr	r3, [r7, #16]
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	d104      	bne.n	8014bb4 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8014baa:	6878      	ldr	r0, [r7, #4]
 8014bac:	f7f8 fa72 	bl	800d094 <pbuf_free>
    return ERR_OK;
 8014bb0:	2300      	movs	r3, #0
 8014bb2:	e076      	b.n	8014ca2 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8014bb4:	697b      	ldr	r3, [r7, #20]
 8014bb6:	88db      	ldrh	r3, [r3, #6]
 8014bb8:	b29b      	uxth	r3, r3
 8014bba:	461a      	mov	r2, r3
 8014bbc:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 8014bc0:	4013      	ands	r3, r2
 8014bc2:	2b00      	cmp	r3, #0
 8014bc4:	d00b      	beq.n	8014bde <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8014bc6:	6878      	ldr	r0, [r7, #4]
 8014bc8:	f000 fdbc 	bl	8015744 <ip4_reass>
 8014bcc:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8014bce:	687b      	ldr	r3, [r7, #4]
 8014bd0:	2b00      	cmp	r3, #0
 8014bd2:	d101      	bne.n	8014bd8 <ip4_input+0x16c>
      return ERR_OK;
 8014bd4:	2300      	movs	r3, #0
 8014bd6:	e064      	b.n	8014ca2 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8014bd8:	687b      	ldr	r3, [r7, #4]
 8014bda:	685b      	ldr	r3, [r3, #4]
 8014bdc:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8014bde:	4a33      	ldr	r2, [pc, #204]	@ (8014cac <ip4_input+0x240>)
 8014be0:	693b      	ldr	r3, [r7, #16]
 8014be2:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8014be4:	4a31      	ldr	r2, [pc, #196]	@ (8014cac <ip4_input+0x240>)
 8014be6:	683b      	ldr	r3, [r7, #0]
 8014be8:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8014bea:	4a30      	ldr	r2, [pc, #192]	@ (8014cac <ip4_input+0x240>)
 8014bec:	697b      	ldr	r3, [r7, #20]
 8014bee:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8014bf0:	697b      	ldr	r3, [r7, #20]
 8014bf2:	781b      	ldrb	r3, [r3, #0]
 8014bf4:	f003 030f 	and.w	r3, r3, #15
 8014bf8:	b2db      	uxtb	r3, r3
 8014bfa:	009b      	lsls	r3, r3, #2
 8014bfc:	b2db      	uxtb	r3, r3
 8014bfe:	461a      	mov	r2, r3
 8014c00:	4b2a      	ldr	r3, [pc, #168]	@ (8014cac <ip4_input+0x240>)
 8014c02:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8014c04:	89fb      	ldrh	r3, [r7, #14]
 8014c06:	4619      	mov	r1, r3
 8014c08:	6878      	ldr	r0, [r7, #4]
 8014c0a:	f7f8 f9bd 	bl	800cf88 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8014c0e:	697b      	ldr	r3, [r7, #20]
 8014c10:	7a5b      	ldrb	r3, [r3, #9]
 8014c12:	2b11      	cmp	r3, #17
 8014c14:	d006      	beq.n	8014c24 <ip4_input+0x1b8>
 8014c16:	2b11      	cmp	r3, #17
 8014c18:	dc13      	bgt.n	8014c42 <ip4_input+0x1d6>
 8014c1a:	2b01      	cmp	r3, #1
 8014c1c:	d00c      	beq.n	8014c38 <ip4_input+0x1cc>
 8014c1e:	2b06      	cmp	r3, #6
 8014c20:	d005      	beq.n	8014c2e <ip4_input+0x1c2>
 8014c22:	e00e      	b.n	8014c42 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8014c24:	6839      	ldr	r1, [r7, #0]
 8014c26:	6878      	ldr	r0, [r7, #4]
 8014c28:	f7fe f9be 	bl	8012fa8 <udp_input>
        break;
 8014c2c:	e026      	b.n	8014c7c <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8014c2e:	6839      	ldr	r1, [r7, #0]
 8014c30:	6878      	ldr	r0, [r7, #4]
 8014c32:	f7fa f9cf 	bl	800efd4 <tcp_input>
        break;
 8014c36:	e021      	b.n	8014c7c <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8014c38:	6839      	ldr	r1, [r7, #0]
 8014c3a:	6878      	ldr	r0, [r7, #4]
 8014c3c:	f7ff fcee 	bl	801461c <icmp_input>
        break;
 8014c40:	e01c      	b.n	8014c7c <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8014c42:	4b1a      	ldr	r3, [pc, #104]	@ (8014cac <ip4_input+0x240>)
 8014c44:	695b      	ldr	r3, [r3, #20]
 8014c46:	6939      	ldr	r1, [r7, #16]
 8014c48:	4618      	mov	r0, r3
 8014c4a:	f000 f90b 	bl	8014e64 <ip4_addr_isbroadcast_u32>
 8014c4e:	4603      	mov	r3, r0
 8014c50:	2b00      	cmp	r3, #0
 8014c52:	d10f      	bne.n	8014c74 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8014c54:	4b15      	ldr	r3, [pc, #84]	@ (8014cac <ip4_input+0x240>)
 8014c56:	695b      	ldr	r3, [r3, #20]
 8014c58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8014c5c:	2be0      	cmp	r3, #224	@ 0xe0
 8014c5e:	d009      	beq.n	8014c74 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8014c60:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8014c64:	4619      	mov	r1, r3
 8014c66:	6878      	ldr	r0, [r7, #4]
 8014c68:	f7f8 fa01 	bl	800d06e <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8014c6c:	2102      	movs	r1, #2
 8014c6e:	6878      	ldr	r0, [r7, #4]
 8014c70:	f7ff fdd8 	bl	8014824 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8014c74:	6878      	ldr	r0, [r7, #4]
 8014c76:	f7f8 fa0d 	bl	800d094 <pbuf_free>
        break;
 8014c7a:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8014c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8014cac <ip4_input+0x240>)
 8014c7e:	2200      	movs	r2, #0
 8014c80:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8014c82:	4b0a      	ldr	r3, [pc, #40]	@ (8014cac <ip4_input+0x240>)
 8014c84:	2200      	movs	r2, #0
 8014c86:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8014c88:	4b08      	ldr	r3, [pc, #32]	@ (8014cac <ip4_input+0x240>)
 8014c8a:	2200      	movs	r2, #0
 8014c8c:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8014c8e:	4b07      	ldr	r3, [pc, #28]	@ (8014cac <ip4_input+0x240>)
 8014c90:	2200      	movs	r2, #0
 8014c92:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8014c94:	4b05      	ldr	r3, [pc, #20]	@ (8014cac <ip4_input+0x240>)
 8014c96:	2200      	movs	r2, #0
 8014c98:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8014c9a:	4b04      	ldr	r3, [pc, #16]	@ (8014cac <ip4_input+0x240>)
 8014c9c:	2200      	movs	r2, #0
 8014c9e:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8014ca0:	2300      	movs	r3, #0
}
 8014ca2:	4618      	mov	r0, r3
 8014ca4:	3718      	adds	r7, #24
 8014ca6:	46bd      	mov	sp, r7
 8014ca8:	bd80      	pop	{r7, pc}
 8014caa:	bf00      	nop
 8014cac:	2006356c 	.word	0x2006356c
 8014cb0:	200667bc 	.word	0x200667bc

08014cb4 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8014cb4:	b580      	push	{r7, lr}
 8014cb6:	b08a      	sub	sp, #40	@ 0x28
 8014cb8:	af04      	add	r7, sp, #16
 8014cba:	60f8      	str	r0, [r7, #12]
 8014cbc:	60b9      	str	r1, [r7, #8]
 8014cbe:	607a      	str	r2, [r7, #4]
 8014cc0:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8014cc2:	68bb      	ldr	r3, [r7, #8]
 8014cc4:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8014cc6:	687b      	ldr	r3, [r7, #4]
 8014cc8:	2b00      	cmp	r3, #0
 8014cca:	d009      	beq.n	8014ce0 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8014ccc:	68bb      	ldr	r3, [r7, #8]
 8014cce:	2b00      	cmp	r3, #0
 8014cd0:	d003      	beq.n	8014cda <ip4_output_if+0x26>
 8014cd2:	68bb      	ldr	r3, [r7, #8]
 8014cd4:	681b      	ldr	r3, [r3, #0]
 8014cd6:	2b00      	cmp	r3, #0
 8014cd8:	d102      	bne.n	8014ce0 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8014cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014cdc:	3304      	adds	r3, #4
 8014cde:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8014ce0:	78fa      	ldrb	r2, [r7, #3]
 8014ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ce4:	9302      	str	r3, [sp, #8]
 8014ce6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014cea:	9301      	str	r3, [sp, #4]
 8014cec:	f897 3020 	ldrb.w	r3, [r7, #32]
 8014cf0:	9300      	str	r3, [sp, #0]
 8014cf2:	4613      	mov	r3, r2
 8014cf4:	687a      	ldr	r2, [r7, #4]
 8014cf6:	6979      	ldr	r1, [r7, #20]
 8014cf8:	68f8      	ldr	r0, [r7, #12]
 8014cfa:	f000 f805 	bl	8014d08 <ip4_output_if_src>
 8014cfe:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8014d00:	4618      	mov	r0, r3
 8014d02:	3718      	adds	r7, #24
 8014d04:	46bd      	mov	sp, r7
 8014d06:	bd80      	pop	{r7, pc}

08014d08 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8014d08:	b580      	push	{r7, lr}
 8014d0a:	b088      	sub	sp, #32
 8014d0c:	af00      	add	r7, sp, #0
 8014d0e:	60f8      	str	r0, [r7, #12]
 8014d10:	60b9      	str	r1, [r7, #8]
 8014d12:	607a      	str	r2, [r7, #4]
 8014d14:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8014d16:	68fb      	ldr	r3, [r7, #12]
 8014d18:	7b9b      	ldrb	r3, [r3, #14]
 8014d1a:	2b01      	cmp	r3, #1
 8014d1c:	d006      	beq.n	8014d2c <ip4_output_if_src+0x24>
 8014d1e:	4b4b      	ldr	r3, [pc, #300]	@ (8014e4c <ip4_output_if_src+0x144>)
 8014d20:	f44f 7255 	mov.w	r2, #852	@ 0x354
 8014d24:	494a      	ldr	r1, [pc, #296]	@ (8014e50 <ip4_output_if_src+0x148>)
 8014d26:	484b      	ldr	r0, [pc, #300]	@ (8014e54 <ip4_output_if_src+0x14c>)
 8014d28:	f001 fb32 	bl	8016390 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8014d2c:	687b      	ldr	r3, [r7, #4]
 8014d2e:	2b00      	cmp	r3, #0
 8014d30:	d060      	beq.n	8014df4 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8014d32:	2314      	movs	r3, #20
 8014d34:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8014d36:	2114      	movs	r1, #20
 8014d38:	68f8      	ldr	r0, [r7, #12]
 8014d3a:	f7f8 f915 	bl	800cf68 <pbuf_add_header>
 8014d3e:	4603      	mov	r3, r0
 8014d40:	2b00      	cmp	r3, #0
 8014d42:	d002      	beq.n	8014d4a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8014d44:	f06f 0301 	mvn.w	r3, #1
 8014d48:	e07c      	b.n	8014e44 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8014d4a:	68fb      	ldr	r3, [r7, #12]
 8014d4c:	685b      	ldr	r3, [r3, #4]
 8014d4e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8014d50:	68fb      	ldr	r3, [r7, #12]
 8014d52:	895b      	ldrh	r3, [r3, #10]
 8014d54:	2b13      	cmp	r3, #19
 8014d56:	d806      	bhi.n	8014d66 <ip4_output_if_src+0x5e>
 8014d58:	4b3c      	ldr	r3, [pc, #240]	@ (8014e4c <ip4_output_if_src+0x144>)
 8014d5a:	f44f 7262 	mov.w	r2, #904	@ 0x388
 8014d5e:	493e      	ldr	r1, [pc, #248]	@ (8014e58 <ip4_output_if_src+0x150>)
 8014d60:	483c      	ldr	r0, [pc, #240]	@ (8014e54 <ip4_output_if_src+0x14c>)
 8014d62:	f001 fb15 	bl	8016390 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8014d66:	69fb      	ldr	r3, [r7, #28]
 8014d68:	78fa      	ldrb	r2, [r7, #3]
 8014d6a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8014d6c:	69fb      	ldr	r3, [r7, #28]
 8014d6e:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8014d72:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8014d74:	687b      	ldr	r3, [r7, #4]
 8014d76:	681a      	ldr	r2, [r3, #0]
 8014d78:	69fb      	ldr	r3, [r7, #28]
 8014d7a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8014d7c:	8b7b      	ldrh	r3, [r7, #26]
 8014d7e:	089b      	lsrs	r3, r3, #2
 8014d80:	b29b      	uxth	r3, r3
 8014d82:	b2db      	uxtb	r3, r3
 8014d84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014d88:	b2da      	uxtb	r2, r3
 8014d8a:	69fb      	ldr	r3, [r7, #28]
 8014d8c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8014d8e:	69fb      	ldr	r3, [r7, #28]
 8014d90:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8014d94:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8014d96:	68fb      	ldr	r3, [r7, #12]
 8014d98:	891b      	ldrh	r3, [r3, #8]
 8014d9a:	4618      	mov	r0, r3
 8014d9c:	f7f6 fac2 	bl	800b324 <lwip_htons>
 8014da0:	4603      	mov	r3, r0
 8014da2:	461a      	mov	r2, r3
 8014da4:	69fb      	ldr	r3, [r7, #28]
 8014da6:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8014da8:	69fb      	ldr	r3, [r7, #28]
 8014daa:	2200      	movs	r2, #0
 8014dac:	719a      	strb	r2, [r3, #6]
 8014dae:	2200      	movs	r2, #0
 8014db0:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8014db2:	4b2a      	ldr	r3, [pc, #168]	@ (8014e5c <ip4_output_if_src+0x154>)
 8014db4:	881b      	ldrh	r3, [r3, #0]
 8014db6:	4618      	mov	r0, r3
 8014db8:	f7f6 fab4 	bl	800b324 <lwip_htons>
 8014dbc:	4603      	mov	r3, r0
 8014dbe:	461a      	mov	r2, r3
 8014dc0:	69fb      	ldr	r3, [r7, #28]
 8014dc2:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8014dc4:	4b25      	ldr	r3, [pc, #148]	@ (8014e5c <ip4_output_if_src+0x154>)
 8014dc6:	881b      	ldrh	r3, [r3, #0]
 8014dc8:	3301      	adds	r3, #1
 8014dca:	b29a      	uxth	r2, r3
 8014dcc:	4b23      	ldr	r3, [pc, #140]	@ (8014e5c <ip4_output_if_src+0x154>)
 8014dce:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8014dd0:	68bb      	ldr	r3, [r7, #8]
 8014dd2:	2b00      	cmp	r3, #0
 8014dd4:	d104      	bne.n	8014de0 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8014dd6:	4b22      	ldr	r3, [pc, #136]	@ (8014e60 <ip4_output_if_src+0x158>)
 8014dd8:	681a      	ldr	r2, [r3, #0]
 8014dda:	69fb      	ldr	r3, [r7, #28]
 8014ddc:	60da      	str	r2, [r3, #12]
 8014dde:	e003      	b.n	8014de8 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8014de0:	68bb      	ldr	r3, [r7, #8]
 8014de2:	681a      	ldr	r2, [r3, #0]
 8014de4:	69fb      	ldr	r3, [r7, #28]
 8014de6:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8014de8:	69fb      	ldr	r3, [r7, #28]
 8014dea:	2200      	movs	r2, #0
 8014dec:	729a      	strb	r2, [r3, #10]
 8014dee:	2200      	movs	r2, #0
 8014df0:	72da      	strb	r2, [r3, #11]
 8014df2:	e00f      	b.n	8014e14 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8014df4:	68fb      	ldr	r3, [r7, #12]
 8014df6:	895b      	ldrh	r3, [r3, #10]
 8014df8:	2b13      	cmp	r3, #19
 8014dfa:	d802      	bhi.n	8014e02 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8014dfc:	f06f 0301 	mvn.w	r3, #1
 8014e00:	e020      	b.n	8014e44 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8014e02:	68fb      	ldr	r3, [r7, #12]
 8014e04:	685b      	ldr	r3, [r3, #4]
 8014e06:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8014e08:	69fb      	ldr	r3, [r7, #28]
 8014e0a:	691b      	ldr	r3, [r3, #16]
 8014e0c:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8014e0e:	f107 0314 	add.w	r3, r7, #20
 8014e12:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8014e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e16:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8014e18:	2b00      	cmp	r3, #0
 8014e1a:	d00c      	beq.n	8014e36 <ip4_output_if_src+0x12e>
 8014e1c:	68fb      	ldr	r3, [r7, #12]
 8014e1e:	891a      	ldrh	r2, [r3, #8]
 8014e20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e22:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8014e24:	429a      	cmp	r2, r3
 8014e26:	d906      	bls.n	8014e36 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8014e28:	687a      	ldr	r2, [r7, #4]
 8014e2a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014e2c:	68f8      	ldr	r0, [r7, #12]
 8014e2e:	f000 fe7d 	bl	8015b2c <ip4_frag>
 8014e32:	4603      	mov	r3, r0
 8014e34:	e006      	b.n	8014e44 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8014e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e38:	695b      	ldr	r3, [r3, #20]
 8014e3a:	687a      	ldr	r2, [r7, #4]
 8014e3c:	68f9      	ldr	r1, [r7, #12]
 8014e3e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014e40:	4798      	blx	r3
 8014e42:	4603      	mov	r3, r0
}
 8014e44:	4618      	mov	r0, r3
 8014e46:	3720      	adds	r7, #32
 8014e48:	46bd      	mov	sp, r7
 8014e4a:	bd80      	pop	{r7, pc}
 8014e4c:	0801a0b0 	.word	0x0801a0b0
 8014e50:	0801a0e4 	.word	0x0801a0e4
 8014e54:	0801a0f0 	.word	0x0801a0f0
 8014e58:	0801a118 	.word	0x0801a118
 8014e5c:	2006691a 	.word	0x2006691a
 8014e60:	0801a5c8 	.word	0x0801a5c8

08014e64 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8014e64:	b480      	push	{r7}
 8014e66:	b085      	sub	sp, #20
 8014e68:	af00      	add	r7, sp, #0
 8014e6a:	6078      	str	r0, [r7, #4]
 8014e6c:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8014e6e:	687b      	ldr	r3, [r7, #4]
 8014e70:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8014e72:	687b      	ldr	r3, [r7, #4]
 8014e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e78:	d002      	beq.n	8014e80 <ip4_addr_isbroadcast_u32+0x1c>
 8014e7a:	687b      	ldr	r3, [r7, #4]
 8014e7c:	2b00      	cmp	r3, #0
 8014e7e:	d101      	bne.n	8014e84 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8014e80:	2301      	movs	r3, #1
 8014e82:	e02a      	b.n	8014eda <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8014e84:	683b      	ldr	r3, [r7, #0]
 8014e86:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014e8a:	f003 0302 	and.w	r3, r3, #2
 8014e8e:	2b00      	cmp	r3, #0
 8014e90:	d101      	bne.n	8014e96 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8014e92:	2300      	movs	r3, #0
 8014e94:	e021      	b.n	8014eda <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8014e96:	683b      	ldr	r3, [r7, #0]
 8014e98:	3304      	adds	r3, #4
 8014e9a:	681b      	ldr	r3, [r3, #0]
 8014e9c:	687a      	ldr	r2, [r7, #4]
 8014e9e:	429a      	cmp	r2, r3
 8014ea0:	d101      	bne.n	8014ea6 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8014ea2:	2300      	movs	r3, #0
 8014ea4:	e019      	b.n	8014eda <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8014ea6:	68fa      	ldr	r2, [r7, #12]
 8014ea8:	683b      	ldr	r3, [r7, #0]
 8014eaa:	3304      	adds	r3, #4
 8014eac:	681b      	ldr	r3, [r3, #0]
 8014eae:	405a      	eors	r2, r3
 8014eb0:	683b      	ldr	r3, [r7, #0]
 8014eb2:	3308      	adds	r3, #8
 8014eb4:	681b      	ldr	r3, [r3, #0]
 8014eb6:	4013      	ands	r3, r2
 8014eb8:	2b00      	cmp	r3, #0
 8014eba:	d10d      	bne.n	8014ed8 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8014ebc:	683b      	ldr	r3, [r7, #0]
 8014ebe:	3308      	adds	r3, #8
 8014ec0:	681b      	ldr	r3, [r3, #0]
 8014ec2:	43da      	mvns	r2, r3
 8014ec4:	687b      	ldr	r3, [r7, #4]
 8014ec6:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8014ec8:	683b      	ldr	r3, [r7, #0]
 8014eca:	3308      	adds	r3, #8
 8014ecc:	681b      	ldr	r3, [r3, #0]
 8014ece:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8014ed0:	429a      	cmp	r2, r3
 8014ed2:	d101      	bne.n	8014ed8 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8014ed4:	2301      	movs	r3, #1
 8014ed6:	e000      	b.n	8014eda <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8014ed8:	2300      	movs	r3, #0
  }
}
 8014eda:	4618      	mov	r0, r3
 8014edc:	3714      	adds	r7, #20
 8014ede:	46bd      	mov	sp, r7
 8014ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ee4:	4770      	bx	lr
	...

08014ee8 <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 8014ee8:	b580      	push	{r7, lr}
 8014eea:	b08a      	sub	sp, #40	@ 0x28
 8014eec:	af00      	add	r7, sp, #0
 8014eee:	6078      	str	r0, [r7, #4]
 8014ef0:	6039      	str	r1, [r7, #0]
  u32_t val;
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;
 8014ef2:	f107 030c 	add.w	r3, r7, #12
 8014ef6:	61fb      	str	r3, [r7, #28]

  c = *cp;
 8014ef8:	687b      	ldr	r3, [r7, #4]
 8014efa:	781b      	ldrb	r3, [r3, #0]
 8014efc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 8014f00:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8014f04:	3301      	adds	r3, #1
 8014f06:	4a89      	ldr	r2, [pc, #548]	@ (801512c <ip4addr_aton+0x244>)
 8014f08:	4413      	add	r3, r2
 8014f0a:	781b      	ldrb	r3, [r3, #0]
 8014f0c:	f003 0304 	and.w	r3, r3, #4
 8014f10:	2b00      	cmp	r3, #0
 8014f12:	d101      	bne.n	8014f18 <ip4addr_aton+0x30>
      return 0;
 8014f14:	2300      	movs	r3, #0
 8014f16:	e105      	b.n	8015124 <ip4addr_aton+0x23c>
    }
    val = 0;
 8014f18:	2300      	movs	r3, #0
 8014f1a:	627b      	str	r3, [r7, #36]	@ 0x24
    base = 10;
 8014f1c:	230a      	movs	r3, #10
 8014f1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (c == '0') {
 8014f22:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8014f26:	2b30      	cmp	r3, #48	@ 0x30
 8014f28:	d11c      	bne.n	8014f64 <ip4addr_aton+0x7c>
      c = *++cp;
 8014f2a:	687b      	ldr	r3, [r7, #4]
 8014f2c:	3301      	adds	r3, #1
 8014f2e:	607b      	str	r3, [r7, #4]
 8014f30:	687b      	ldr	r3, [r7, #4]
 8014f32:	781b      	ldrb	r3, [r3, #0]
 8014f34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (c == 'x' || c == 'X') {
 8014f38:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8014f3c:	2b78      	cmp	r3, #120	@ 0x78
 8014f3e:	d003      	beq.n	8014f48 <ip4addr_aton+0x60>
 8014f40:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8014f44:	2b58      	cmp	r3, #88	@ 0x58
 8014f46:	d10a      	bne.n	8014f5e <ip4addr_aton+0x76>
        base = 16;
 8014f48:	2310      	movs	r3, #16
 8014f4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        c = *++cp;
 8014f4e:	687b      	ldr	r3, [r7, #4]
 8014f50:	3301      	adds	r3, #1
 8014f52:	607b      	str	r3, [r7, #4]
 8014f54:	687b      	ldr	r3, [r7, #4]
 8014f56:	781b      	ldrb	r3, [r3, #0]
 8014f58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8014f5c:	e002      	b.n	8014f64 <ip4addr_aton+0x7c>
      } else {
        base = 8;
 8014f5e:	2308      	movs	r3, #8
 8014f60:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
      }
    }
    for (;;) {
      if (lwip_isdigit(c)) {
 8014f64:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8014f68:	3301      	adds	r3, #1
 8014f6a:	4a70      	ldr	r2, [pc, #448]	@ (801512c <ip4addr_aton+0x244>)
 8014f6c:	4413      	add	r3, r2
 8014f6e:	781b      	ldrb	r3, [r3, #0]
 8014f70:	f003 0304 	and.w	r3, r3, #4
 8014f74:	2b00      	cmp	r3, #0
 8014f76:	d011      	beq.n	8014f9c <ip4addr_aton+0xb4>
        val = (val * base) + (u32_t)(c - '0');
 8014f78:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8014f7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014f7e:	fb03 f202 	mul.w	r2, r3, r2
 8014f82:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8014f86:	4413      	add	r3, r2
 8014f88:	3b30      	subs	r3, #48	@ 0x30
 8014f8a:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 8014f8c:	687b      	ldr	r3, [r7, #4]
 8014f8e:	3301      	adds	r3, #1
 8014f90:	607b      	str	r3, [r7, #4]
 8014f92:	687b      	ldr	r3, [r7, #4]
 8014f94:	781b      	ldrb	r3, [r3, #0]
 8014f96:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8014f9a:	e7e3      	b.n	8014f64 <ip4addr_aton+0x7c>
      } else if (base == 16 && lwip_isxdigit(c)) {
 8014f9c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8014fa0:	2b10      	cmp	r3, #16
 8014fa2:	d127      	bne.n	8014ff4 <ip4addr_aton+0x10c>
 8014fa4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8014fa8:	3301      	adds	r3, #1
 8014faa:	4a60      	ldr	r2, [pc, #384]	@ (801512c <ip4addr_aton+0x244>)
 8014fac:	4413      	add	r3, r2
 8014fae:	781b      	ldrb	r3, [r3, #0]
 8014fb0:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8014fb4:	2b00      	cmp	r3, #0
 8014fb6:	d01d      	beq.n	8014ff4 <ip4addr_aton+0x10c>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 8014fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014fba:	011b      	lsls	r3, r3, #4
 8014fbc:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8014fc0:	f102 010a 	add.w	r1, r2, #10
 8014fc4:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8014fc8:	3201      	adds	r2, #1
 8014fca:	4858      	ldr	r0, [pc, #352]	@ (801512c <ip4addr_aton+0x244>)
 8014fcc:	4402      	add	r2, r0
 8014fce:	7812      	ldrb	r2, [r2, #0]
 8014fd0:	f002 0203 	and.w	r2, r2, #3
 8014fd4:	2a02      	cmp	r2, #2
 8014fd6:	d101      	bne.n	8014fdc <ip4addr_aton+0xf4>
 8014fd8:	2261      	movs	r2, #97	@ 0x61
 8014fda:	e000      	b.n	8014fde <ip4addr_aton+0xf6>
 8014fdc:	2241      	movs	r2, #65	@ 0x41
 8014fde:	1a8a      	subs	r2, r1, r2
 8014fe0:	4313      	orrs	r3, r2
 8014fe2:	627b      	str	r3, [r7, #36]	@ 0x24
        c = *++cp;
 8014fe4:	687b      	ldr	r3, [r7, #4]
 8014fe6:	3301      	adds	r3, #1
 8014fe8:	607b      	str	r3, [r7, #4]
 8014fea:	687b      	ldr	r3, [r7, #4]
 8014fec:	781b      	ldrb	r3, [r3, #0]
 8014fee:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      if (lwip_isdigit(c)) {
 8014ff2:	e7b7      	b.n	8014f64 <ip4addr_aton+0x7c>
      } else {
        break;
      }
    }
    if (c == '.') {
 8014ff4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8014ff8:	2b2e      	cmp	r3, #46	@ 0x2e
 8014ffa:	d114      	bne.n	8015026 <ip4addr_aton+0x13e>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 8014ffc:	f107 030c 	add.w	r3, r7, #12
 8015000:	330c      	adds	r3, #12
 8015002:	69fa      	ldr	r2, [r7, #28]
 8015004:	429a      	cmp	r2, r3
 8015006:	d301      	bcc.n	801500c <ip4addr_aton+0x124>
        return 0;
 8015008:	2300      	movs	r3, #0
 801500a:	e08b      	b.n	8015124 <ip4addr_aton+0x23c>
      }
      *pp++ = val;
 801500c:	69fb      	ldr	r3, [r7, #28]
 801500e:	1d1a      	adds	r2, r3, #4
 8015010:	61fa      	str	r2, [r7, #28]
 8015012:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015014:	601a      	str	r2, [r3, #0]
      c = *++cp;
 8015016:	687b      	ldr	r3, [r7, #4]
 8015018:	3301      	adds	r3, #1
 801501a:	607b      	str	r3, [r7, #4]
 801501c:	687b      	ldr	r3, [r7, #4]
 801501e:	781b      	ldrb	r3, [r3, #0]
 8015020:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (!lwip_isdigit(c)) {
 8015024:	e76c      	b.n	8014f00 <ip4addr_aton+0x18>
    } else {
      break;
 8015026:	bf00      	nop
    }
  }
  /*
   * Check for trailing characters.
   */
  if (c != '\0' && !lwip_isspace(c)) {
 8015028:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801502c:	2b00      	cmp	r3, #0
 801502e:	d00b      	beq.n	8015048 <ip4addr_aton+0x160>
 8015030:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8015034:	3301      	adds	r3, #1
 8015036:	4a3d      	ldr	r2, [pc, #244]	@ (801512c <ip4addr_aton+0x244>)
 8015038:	4413      	add	r3, r2
 801503a:	781b      	ldrb	r3, [r3, #0]
 801503c:	f003 0308 	and.w	r3, r3, #8
 8015040:	2b00      	cmp	r3, #0
 8015042:	d101      	bne.n	8015048 <ip4addr_aton+0x160>
    return 0;
 8015044:	2300      	movs	r3, #0
 8015046:	e06d      	b.n	8015124 <ip4addr_aton+0x23c>
  }
  /*
   * Concoct the address according to
   * the number of parts specified.
   */
  switch (pp - parts + 1) {
 8015048:	f107 030c 	add.w	r3, r7, #12
 801504c:	69fa      	ldr	r2, [r7, #28]
 801504e:	1ad3      	subs	r3, r2, r3
 8015050:	109b      	asrs	r3, r3, #2
 8015052:	3301      	adds	r3, #1
 8015054:	2b04      	cmp	r3, #4
 8015056:	d853      	bhi.n	8015100 <ip4addr_aton+0x218>
 8015058:	a201      	add	r2, pc, #4	@ (adr r2, 8015060 <ip4addr_aton+0x178>)
 801505a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801505e:	bf00      	nop
 8015060:	08015075 	.word	0x08015075
 8015064:	0801510f 	.word	0x0801510f
 8015068:	08015079 	.word	0x08015079
 801506c:	0801509b 	.word	0x0801509b
 8015070:	080150c9 	.word	0x080150c9

    case 0:
      return 0;       /* initial nondigit */
 8015074:	2300      	movs	r3, #0
 8015076:	e055      	b.n	8015124 <ip4addr_aton+0x23c>

    case 1:             /* a -- 32 bits */
      break;

    case 2:             /* a.b -- 8.24 bits */
      if (val > 0xffffffUL) {
 8015078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801507a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801507e:	d301      	bcc.n	8015084 <ip4addr_aton+0x19c>
        return 0;
 8015080:	2300      	movs	r3, #0
 8015082:	e04f      	b.n	8015124 <ip4addr_aton+0x23c>
      }
      if (parts[0] > 0xff) {
 8015084:	68fb      	ldr	r3, [r7, #12]
 8015086:	2bff      	cmp	r3, #255	@ 0xff
 8015088:	d901      	bls.n	801508e <ip4addr_aton+0x1a6>
        return 0;
 801508a:	2300      	movs	r3, #0
 801508c:	e04a      	b.n	8015124 <ip4addr_aton+0x23c>
      }
      val |= parts[0] << 24;
 801508e:	68fb      	ldr	r3, [r7, #12]
 8015090:	061b      	lsls	r3, r3, #24
 8015092:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015094:	4313      	orrs	r3, r2
 8015096:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8015098:	e03a      	b.n	8015110 <ip4addr_aton+0x228>

    case 3:             /* a.b.c -- 8.8.16 bits */
      if (val > 0xffff) {
 801509a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801509c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80150a0:	d301      	bcc.n	80150a6 <ip4addr_aton+0x1be>
        return 0;
 80150a2:	2300      	movs	r3, #0
 80150a4:	e03e      	b.n	8015124 <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 80150a6:	68fb      	ldr	r3, [r7, #12]
 80150a8:	2bff      	cmp	r3, #255	@ 0xff
 80150aa:	d802      	bhi.n	80150b2 <ip4addr_aton+0x1ca>
 80150ac:	693b      	ldr	r3, [r7, #16]
 80150ae:	2bff      	cmp	r3, #255	@ 0xff
 80150b0:	d901      	bls.n	80150b6 <ip4addr_aton+0x1ce>
        return 0;
 80150b2:	2300      	movs	r3, #0
 80150b4:	e036      	b.n	8015124 <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16);
 80150b6:	68fb      	ldr	r3, [r7, #12]
 80150b8:	061a      	lsls	r2, r3, #24
 80150ba:	693b      	ldr	r3, [r7, #16]
 80150bc:	041b      	lsls	r3, r3, #16
 80150be:	4313      	orrs	r3, r2
 80150c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80150c2:	4313      	orrs	r3, r2
 80150c4:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80150c6:	e023      	b.n	8015110 <ip4addr_aton+0x228>

    case 4:             /* a.b.c.d -- 8.8.8.8 bits */
      if (val > 0xff) {
 80150c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80150ca:	2bff      	cmp	r3, #255	@ 0xff
 80150cc:	d901      	bls.n	80150d2 <ip4addr_aton+0x1ea>
        return 0;
 80150ce:	2300      	movs	r3, #0
 80150d0:	e028      	b.n	8015124 <ip4addr_aton+0x23c>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 80150d2:	68fb      	ldr	r3, [r7, #12]
 80150d4:	2bff      	cmp	r3, #255	@ 0xff
 80150d6:	d805      	bhi.n	80150e4 <ip4addr_aton+0x1fc>
 80150d8:	693b      	ldr	r3, [r7, #16]
 80150da:	2bff      	cmp	r3, #255	@ 0xff
 80150dc:	d802      	bhi.n	80150e4 <ip4addr_aton+0x1fc>
 80150de:	697b      	ldr	r3, [r7, #20]
 80150e0:	2bff      	cmp	r3, #255	@ 0xff
 80150e2:	d901      	bls.n	80150e8 <ip4addr_aton+0x200>
        return 0;
 80150e4:	2300      	movs	r3, #0
 80150e6:	e01d      	b.n	8015124 <ip4addr_aton+0x23c>
      }
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 80150e8:	68fb      	ldr	r3, [r7, #12]
 80150ea:	061a      	lsls	r2, r3, #24
 80150ec:	693b      	ldr	r3, [r7, #16]
 80150ee:	041b      	lsls	r3, r3, #16
 80150f0:	431a      	orrs	r2, r3
 80150f2:	697b      	ldr	r3, [r7, #20]
 80150f4:	021b      	lsls	r3, r3, #8
 80150f6:	4313      	orrs	r3, r2
 80150f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80150fa:	4313      	orrs	r3, r2
 80150fc:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80150fe:	e007      	b.n	8015110 <ip4addr_aton+0x228>
    default:
      LWIP_ASSERT("unhandled", 0);
 8015100:	4b0b      	ldr	r3, [pc, #44]	@ (8015130 <ip4addr_aton+0x248>)
 8015102:	22f9      	movs	r2, #249	@ 0xf9
 8015104:	490b      	ldr	r1, [pc, #44]	@ (8015134 <ip4addr_aton+0x24c>)
 8015106:	480c      	ldr	r0, [pc, #48]	@ (8015138 <ip4addr_aton+0x250>)
 8015108:	f001 f942 	bl	8016390 <iprintf>
      break;
 801510c:	e000      	b.n	8015110 <ip4addr_aton+0x228>
      break;
 801510e:	bf00      	nop
  }
  if (addr) {
 8015110:	683b      	ldr	r3, [r7, #0]
 8015112:	2b00      	cmp	r3, #0
 8015114:	d005      	beq.n	8015122 <ip4addr_aton+0x23a>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 8015116:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015118:	f7f6 f91a 	bl	800b350 <lwip_htonl>
 801511c:	4602      	mov	r2, r0
 801511e:	683b      	ldr	r3, [r7, #0]
 8015120:	601a      	str	r2, [r3, #0]
  }
  return 1;
 8015122:	2301      	movs	r3, #1
}
 8015124:	4618      	mov	r0, r3
 8015126:	3728      	adds	r7, #40	@ 0x28
 8015128:	46bd      	mov	sp, r7
 801512a:	bd80      	pop	{r7, pc}
 801512c:	0801a6c2 	.word	0x0801a6c2
 8015130:	0801a148 	.word	0x0801a148
 8015134:	0801a184 	.word	0x0801a184
 8015138:	0801a190 	.word	0x0801a190

0801513c <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801513c:	b580      	push	{r7, lr}
 801513e:	b084      	sub	sp, #16
 8015140:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8015142:	2300      	movs	r3, #0
 8015144:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8015146:	4b12      	ldr	r3, [pc, #72]	@ (8015190 <ip_reass_tmr+0x54>)
 8015148:	681b      	ldr	r3, [r3, #0]
 801514a:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801514c:	e018      	b.n	8015180 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801514e:	68fb      	ldr	r3, [r7, #12]
 8015150:	7fdb      	ldrb	r3, [r3, #31]
 8015152:	2b00      	cmp	r3, #0
 8015154:	d00b      	beq.n	801516e <ip_reass_tmr+0x32>
      r->timer--;
 8015156:	68fb      	ldr	r3, [r7, #12]
 8015158:	7fdb      	ldrb	r3, [r3, #31]
 801515a:	3b01      	subs	r3, #1
 801515c:	b2da      	uxtb	r2, r3
 801515e:	68fb      	ldr	r3, [r7, #12]
 8015160:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8015162:	68fb      	ldr	r3, [r7, #12]
 8015164:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8015166:	68fb      	ldr	r3, [r7, #12]
 8015168:	681b      	ldr	r3, [r3, #0]
 801516a:	60fb      	str	r3, [r7, #12]
 801516c:	e008      	b.n	8015180 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801516e:	68fb      	ldr	r3, [r7, #12]
 8015170:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8015172:	68fb      	ldr	r3, [r7, #12]
 8015174:	681b      	ldr	r3, [r3, #0]
 8015176:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8015178:	68b9      	ldr	r1, [r7, #8]
 801517a:	6878      	ldr	r0, [r7, #4]
 801517c:	f000 f80a 	bl	8015194 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8015180:	68fb      	ldr	r3, [r7, #12]
 8015182:	2b00      	cmp	r3, #0
 8015184:	d1e3      	bne.n	801514e <ip_reass_tmr+0x12>
    }
  }
}
 8015186:	bf00      	nop
 8015188:	bf00      	nop
 801518a:	3710      	adds	r7, #16
 801518c:	46bd      	mov	sp, r7
 801518e:	bd80      	pop	{r7, pc}
 8015190:	2006691c 	.word	0x2006691c

08015194 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8015194:	b580      	push	{r7, lr}
 8015196:	b088      	sub	sp, #32
 8015198:	af00      	add	r7, sp, #0
 801519a:	6078      	str	r0, [r7, #4]
 801519c:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801519e:	2300      	movs	r3, #0
 80151a0:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 80151a2:	683a      	ldr	r2, [r7, #0]
 80151a4:	687b      	ldr	r3, [r7, #4]
 80151a6:	429a      	cmp	r2, r3
 80151a8:	d105      	bne.n	80151b6 <ip_reass_free_complete_datagram+0x22>
 80151aa:	4b45      	ldr	r3, [pc, #276]	@ (80152c0 <ip_reass_free_complete_datagram+0x12c>)
 80151ac:	22ab      	movs	r2, #171	@ 0xab
 80151ae:	4945      	ldr	r1, [pc, #276]	@ (80152c4 <ip_reass_free_complete_datagram+0x130>)
 80151b0:	4845      	ldr	r0, [pc, #276]	@ (80152c8 <ip_reass_free_complete_datagram+0x134>)
 80151b2:	f001 f8ed 	bl	8016390 <iprintf>
  if (prev != NULL) {
 80151b6:	683b      	ldr	r3, [r7, #0]
 80151b8:	2b00      	cmp	r3, #0
 80151ba:	d00a      	beq.n	80151d2 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80151bc:	683b      	ldr	r3, [r7, #0]
 80151be:	681b      	ldr	r3, [r3, #0]
 80151c0:	687a      	ldr	r2, [r7, #4]
 80151c2:	429a      	cmp	r2, r3
 80151c4:	d005      	beq.n	80151d2 <ip_reass_free_complete_datagram+0x3e>
 80151c6:	4b3e      	ldr	r3, [pc, #248]	@ (80152c0 <ip_reass_free_complete_datagram+0x12c>)
 80151c8:	22ad      	movs	r2, #173	@ 0xad
 80151ca:	4940      	ldr	r1, [pc, #256]	@ (80152cc <ip_reass_free_complete_datagram+0x138>)
 80151cc:	483e      	ldr	r0, [pc, #248]	@ (80152c8 <ip_reass_free_complete_datagram+0x134>)
 80151ce:	f001 f8df 	bl	8016390 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 80151d2:	687b      	ldr	r3, [r7, #4]
 80151d4:	685b      	ldr	r3, [r3, #4]
 80151d6:	685b      	ldr	r3, [r3, #4]
 80151d8:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 80151da:	697b      	ldr	r3, [r7, #20]
 80151dc:	889b      	ldrh	r3, [r3, #4]
 80151de:	b29b      	uxth	r3, r3
 80151e0:	2b00      	cmp	r3, #0
 80151e2:	d12a      	bne.n	801523a <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 80151e4:	687b      	ldr	r3, [r7, #4]
 80151e6:	685b      	ldr	r3, [r3, #4]
 80151e8:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 80151ea:	697b      	ldr	r3, [r7, #20]
 80151ec:	681a      	ldr	r2, [r3, #0]
 80151ee:	687b      	ldr	r3, [r7, #4]
 80151f0:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80151f2:	69bb      	ldr	r3, [r7, #24]
 80151f4:	6858      	ldr	r0, [r3, #4]
 80151f6:	687b      	ldr	r3, [r7, #4]
 80151f8:	3308      	adds	r3, #8
 80151fa:	2214      	movs	r2, #20
 80151fc:	4619      	mov	r1, r3
 80151fe:	f001 fa50 	bl	80166a2 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8015202:	2101      	movs	r1, #1
 8015204:	69b8      	ldr	r0, [r7, #24]
 8015206:	f7ff fb1d 	bl	8014844 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801520a:	69b8      	ldr	r0, [r7, #24]
 801520c:	f7f7 ffd0 	bl	800d1b0 <pbuf_clen>
 8015210:	4603      	mov	r3, r0
 8015212:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8015214:	8bfa      	ldrh	r2, [r7, #30]
 8015216:	8a7b      	ldrh	r3, [r7, #18]
 8015218:	4413      	add	r3, r2
 801521a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801521e:	db05      	blt.n	801522c <ip_reass_free_complete_datagram+0x98>
 8015220:	4b27      	ldr	r3, [pc, #156]	@ (80152c0 <ip_reass_free_complete_datagram+0x12c>)
 8015222:	22bc      	movs	r2, #188	@ 0xbc
 8015224:	492a      	ldr	r1, [pc, #168]	@ (80152d0 <ip_reass_free_complete_datagram+0x13c>)
 8015226:	4828      	ldr	r0, [pc, #160]	@ (80152c8 <ip_reass_free_complete_datagram+0x134>)
 8015228:	f001 f8b2 	bl	8016390 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801522c:	8bfa      	ldrh	r2, [r7, #30]
 801522e:	8a7b      	ldrh	r3, [r7, #18]
 8015230:	4413      	add	r3, r2
 8015232:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8015234:	69b8      	ldr	r0, [r7, #24]
 8015236:	f7f7 ff2d 	bl	800d094 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801523a:	687b      	ldr	r3, [r7, #4]
 801523c:	685b      	ldr	r3, [r3, #4]
 801523e:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8015240:	e01f      	b.n	8015282 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8015242:	69bb      	ldr	r3, [r7, #24]
 8015244:	685b      	ldr	r3, [r3, #4]
 8015246:	617b      	str	r3, [r7, #20]
    pcur = p;
 8015248:	69bb      	ldr	r3, [r7, #24]
 801524a:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801524c:	697b      	ldr	r3, [r7, #20]
 801524e:	681b      	ldr	r3, [r3, #0]
 8015250:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8015252:	68f8      	ldr	r0, [r7, #12]
 8015254:	f7f7 ffac 	bl	800d1b0 <pbuf_clen>
 8015258:	4603      	mov	r3, r0
 801525a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801525c:	8bfa      	ldrh	r2, [r7, #30]
 801525e:	8a7b      	ldrh	r3, [r7, #18]
 8015260:	4413      	add	r3, r2
 8015262:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015266:	db05      	blt.n	8015274 <ip_reass_free_complete_datagram+0xe0>
 8015268:	4b15      	ldr	r3, [pc, #84]	@ (80152c0 <ip_reass_free_complete_datagram+0x12c>)
 801526a:	22cc      	movs	r2, #204	@ 0xcc
 801526c:	4918      	ldr	r1, [pc, #96]	@ (80152d0 <ip_reass_free_complete_datagram+0x13c>)
 801526e:	4816      	ldr	r0, [pc, #88]	@ (80152c8 <ip_reass_free_complete_datagram+0x134>)
 8015270:	f001 f88e 	bl	8016390 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8015274:	8bfa      	ldrh	r2, [r7, #30]
 8015276:	8a7b      	ldrh	r3, [r7, #18]
 8015278:	4413      	add	r3, r2
 801527a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801527c:	68f8      	ldr	r0, [r7, #12]
 801527e:	f7f7 ff09 	bl	800d094 <pbuf_free>
  while (p != NULL) {
 8015282:	69bb      	ldr	r3, [r7, #24]
 8015284:	2b00      	cmp	r3, #0
 8015286:	d1dc      	bne.n	8015242 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8015288:	6839      	ldr	r1, [r7, #0]
 801528a:	6878      	ldr	r0, [r7, #4]
 801528c:	f000 f8c2 	bl	8015414 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8015290:	4b10      	ldr	r3, [pc, #64]	@ (80152d4 <ip_reass_free_complete_datagram+0x140>)
 8015292:	881b      	ldrh	r3, [r3, #0]
 8015294:	8bfa      	ldrh	r2, [r7, #30]
 8015296:	429a      	cmp	r2, r3
 8015298:	d905      	bls.n	80152a6 <ip_reass_free_complete_datagram+0x112>
 801529a:	4b09      	ldr	r3, [pc, #36]	@ (80152c0 <ip_reass_free_complete_datagram+0x12c>)
 801529c:	22d2      	movs	r2, #210	@ 0xd2
 801529e:	490e      	ldr	r1, [pc, #56]	@ (80152d8 <ip_reass_free_complete_datagram+0x144>)
 80152a0:	4809      	ldr	r0, [pc, #36]	@ (80152c8 <ip_reass_free_complete_datagram+0x134>)
 80152a2:	f001 f875 	bl	8016390 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80152a6:	4b0b      	ldr	r3, [pc, #44]	@ (80152d4 <ip_reass_free_complete_datagram+0x140>)
 80152a8:	881a      	ldrh	r2, [r3, #0]
 80152aa:	8bfb      	ldrh	r3, [r7, #30]
 80152ac:	1ad3      	subs	r3, r2, r3
 80152ae:	b29a      	uxth	r2, r3
 80152b0:	4b08      	ldr	r3, [pc, #32]	@ (80152d4 <ip_reass_free_complete_datagram+0x140>)
 80152b2:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 80152b4:	8bfb      	ldrh	r3, [r7, #30]
}
 80152b6:	4618      	mov	r0, r3
 80152b8:	3720      	adds	r7, #32
 80152ba:	46bd      	mov	sp, r7
 80152bc:	bd80      	pop	{r7, pc}
 80152be:	bf00      	nop
 80152c0:	0801a1b8 	.word	0x0801a1b8
 80152c4:	0801a1f4 	.word	0x0801a1f4
 80152c8:	0801a200 	.word	0x0801a200
 80152cc:	0801a228 	.word	0x0801a228
 80152d0:	0801a23c 	.word	0x0801a23c
 80152d4:	20066920 	.word	0x20066920
 80152d8:	0801a25c 	.word	0x0801a25c

080152dc <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 80152dc:	b580      	push	{r7, lr}
 80152de:	b08a      	sub	sp, #40	@ 0x28
 80152e0:	af00      	add	r7, sp, #0
 80152e2:	6078      	str	r0, [r7, #4]
 80152e4:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 80152e6:	2300      	movs	r3, #0
 80152e8:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 80152ea:	2300      	movs	r3, #0
 80152ec:	623b      	str	r3, [r7, #32]
    prev = NULL;
 80152ee:	2300      	movs	r3, #0
 80152f0:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 80152f2:	2300      	movs	r3, #0
 80152f4:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 80152f6:	2300      	movs	r3, #0
 80152f8:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 80152fa:	4b28      	ldr	r3, [pc, #160]	@ (801539c <ip_reass_remove_oldest_datagram+0xc0>)
 80152fc:	681b      	ldr	r3, [r3, #0]
 80152fe:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8015300:	e030      	b.n	8015364 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8015302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015304:	695a      	ldr	r2, [r3, #20]
 8015306:	687b      	ldr	r3, [r7, #4]
 8015308:	68db      	ldr	r3, [r3, #12]
 801530a:	429a      	cmp	r2, r3
 801530c:	d10c      	bne.n	8015328 <ip_reass_remove_oldest_datagram+0x4c>
 801530e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015310:	699a      	ldr	r2, [r3, #24]
 8015312:	687b      	ldr	r3, [r7, #4]
 8015314:	691b      	ldr	r3, [r3, #16]
 8015316:	429a      	cmp	r2, r3
 8015318:	d106      	bne.n	8015328 <ip_reass_remove_oldest_datagram+0x4c>
 801531a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801531c:	899a      	ldrh	r2, [r3, #12]
 801531e:	687b      	ldr	r3, [r7, #4]
 8015320:	889b      	ldrh	r3, [r3, #4]
 8015322:	b29b      	uxth	r3, r3
 8015324:	429a      	cmp	r2, r3
 8015326:	d014      	beq.n	8015352 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8015328:	693b      	ldr	r3, [r7, #16]
 801532a:	3301      	adds	r3, #1
 801532c:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801532e:	6a3b      	ldr	r3, [r7, #32]
 8015330:	2b00      	cmp	r3, #0
 8015332:	d104      	bne.n	801533e <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8015334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015336:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8015338:	69fb      	ldr	r3, [r7, #28]
 801533a:	61bb      	str	r3, [r7, #24]
 801533c:	e009      	b.n	8015352 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801533e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015340:	7fda      	ldrb	r2, [r3, #31]
 8015342:	6a3b      	ldr	r3, [r7, #32]
 8015344:	7fdb      	ldrb	r3, [r3, #31]
 8015346:	429a      	cmp	r2, r3
 8015348:	d803      	bhi.n	8015352 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801534a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801534c:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801534e:	69fb      	ldr	r3, [r7, #28]
 8015350:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8015352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015354:	681b      	ldr	r3, [r3, #0]
 8015356:	2b00      	cmp	r3, #0
 8015358:	d001      	beq.n	801535e <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801535a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801535c:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801535e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015360:	681b      	ldr	r3, [r3, #0]
 8015362:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8015364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015366:	2b00      	cmp	r3, #0
 8015368:	d1cb      	bne.n	8015302 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801536a:	6a3b      	ldr	r3, [r7, #32]
 801536c:	2b00      	cmp	r3, #0
 801536e:	d008      	beq.n	8015382 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8015370:	69b9      	ldr	r1, [r7, #24]
 8015372:	6a38      	ldr	r0, [r7, #32]
 8015374:	f7ff ff0e 	bl	8015194 <ip_reass_free_complete_datagram>
 8015378:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801537a:	697a      	ldr	r2, [r7, #20]
 801537c:	68fb      	ldr	r3, [r7, #12]
 801537e:	4413      	add	r3, r2
 8015380:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8015382:	697a      	ldr	r2, [r7, #20]
 8015384:	683b      	ldr	r3, [r7, #0]
 8015386:	429a      	cmp	r2, r3
 8015388:	da02      	bge.n	8015390 <ip_reass_remove_oldest_datagram+0xb4>
 801538a:	693b      	ldr	r3, [r7, #16]
 801538c:	2b01      	cmp	r3, #1
 801538e:	dcac      	bgt.n	80152ea <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8015390:	697b      	ldr	r3, [r7, #20]
}
 8015392:	4618      	mov	r0, r3
 8015394:	3728      	adds	r7, #40	@ 0x28
 8015396:	46bd      	mov	sp, r7
 8015398:	bd80      	pop	{r7, pc}
 801539a:	bf00      	nop
 801539c:	2006691c 	.word	0x2006691c

080153a0 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 80153a0:	b580      	push	{r7, lr}
 80153a2:	b084      	sub	sp, #16
 80153a4:	af00      	add	r7, sp, #0
 80153a6:	6078      	str	r0, [r7, #4]
 80153a8:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80153aa:	2004      	movs	r0, #4
 80153ac:	f7f6 ff58 	bl	800c260 <memp_malloc>
 80153b0:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 80153b2:	68fb      	ldr	r3, [r7, #12]
 80153b4:	2b00      	cmp	r3, #0
 80153b6:	d110      	bne.n	80153da <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 80153b8:	6839      	ldr	r1, [r7, #0]
 80153ba:	6878      	ldr	r0, [r7, #4]
 80153bc:	f7ff ff8e 	bl	80152dc <ip_reass_remove_oldest_datagram>
 80153c0:	4602      	mov	r2, r0
 80153c2:	683b      	ldr	r3, [r7, #0]
 80153c4:	4293      	cmp	r3, r2
 80153c6:	dc03      	bgt.n	80153d0 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80153c8:	2004      	movs	r0, #4
 80153ca:	f7f6 ff49 	bl	800c260 <memp_malloc>
 80153ce:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 80153d0:	68fb      	ldr	r3, [r7, #12]
 80153d2:	2b00      	cmp	r3, #0
 80153d4:	d101      	bne.n	80153da <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 80153d6:	2300      	movs	r3, #0
 80153d8:	e016      	b.n	8015408 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 80153da:	2220      	movs	r2, #32
 80153dc:	2100      	movs	r1, #0
 80153de:	68f8      	ldr	r0, [r7, #12]
 80153e0:	f001 f88b 	bl	80164fa <memset>
  ipr->timer = IP_REASS_MAXAGE;
 80153e4:	68fb      	ldr	r3, [r7, #12]
 80153e6:	220f      	movs	r2, #15
 80153e8:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 80153ea:	4b09      	ldr	r3, [pc, #36]	@ (8015410 <ip_reass_enqueue_new_datagram+0x70>)
 80153ec:	681a      	ldr	r2, [r3, #0]
 80153ee:	68fb      	ldr	r3, [r7, #12]
 80153f0:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 80153f2:	4a07      	ldr	r2, [pc, #28]	@ (8015410 <ip_reass_enqueue_new_datagram+0x70>)
 80153f4:	68fb      	ldr	r3, [r7, #12]
 80153f6:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 80153f8:	68fb      	ldr	r3, [r7, #12]
 80153fa:	3308      	adds	r3, #8
 80153fc:	2214      	movs	r2, #20
 80153fe:	6879      	ldr	r1, [r7, #4]
 8015400:	4618      	mov	r0, r3
 8015402:	f001 f94e 	bl	80166a2 <memcpy>
  return ipr;
 8015406:	68fb      	ldr	r3, [r7, #12]
}
 8015408:	4618      	mov	r0, r3
 801540a:	3710      	adds	r7, #16
 801540c:	46bd      	mov	sp, r7
 801540e:	bd80      	pop	{r7, pc}
 8015410:	2006691c 	.word	0x2006691c

08015414 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8015414:	b580      	push	{r7, lr}
 8015416:	b082      	sub	sp, #8
 8015418:	af00      	add	r7, sp, #0
 801541a:	6078      	str	r0, [r7, #4]
 801541c:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801541e:	4b10      	ldr	r3, [pc, #64]	@ (8015460 <ip_reass_dequeue_datagram+0x4c>)
 8015420:	681b      	ldr	r3, [r3, #0]
 8015422:	687a      	ldr	r2, [r7, #4]
 8015424:	429a      	cmp	r2, r3
 8015426:	d104      	bne.n	8015432 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8015428:	687b      	ldr	r3, [r7, #4]
 801542a:	681b      	ldr	r3, [r3, #0]
 801542c:	4a0c      	ldr	r2, [pc, #48]	@ (8015460 <ip_reass_dequeue_datagram+0x4c>)
 801542e:	6013      	str	r3, [r2, #0]
 8015430:	e00d      	b.n	801544e <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8015432:	683b      	ldr	r3, [r7, #0]
 8015434:	2b00      	cmp	r3, #0
 8015436:	d106      	bne.n	8015446 <ip_reass_dequeue_datagram+0x32>
 8015438:	4b0a      	ldr	r3, [pc, #40]	@ (8015464 <ip_reass_dequeue_datagram+0x50>)
 801543a:	f240 1245 	movw	r2, #325	@ 0x145
 801543e:	490a      	ldr	r1, [pc, #40]	@ (8015468 <ip_reass_dequeue_datagram+0x54>)
 8015440:	480a      	ldr	r0, [pc, #40]	@ (801546c <ip_reass_dequeue_datagram+0x58>)
 8015442:	f000 ffa5 	bl	8016390 <iprintf>
    prev->next = ipr->next;
 8015446:	687b      	ldr	r3, [r7, #4]
 8015448:	681a      	ldr	r2, [r3, #0]
 801544a:	683b      	ldr	r3, [r7, #0]
 801544c:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801544e:	6879      	ldr	r1, [r7, #4]
 8015450:	2004      	movs	r0, #4
 8015452:	f7f6 ff7b 	bl	800c34c <memp_free>
}
 8015456:	bf00      	nop
 8015458:	3708      	adds	r7, #8
 801545a:	46bd      	mov	sp, r7
 801545c:	bd80      	pop	{r7, pc}
 801545e:	bf00      	nop
 8015460:	2006691c 	.word	0x2006691c
 8015464:	0801a1b8 	.word	0x0801a1b8
 8015468:	0801a280 	.word	0x0801a280
 801546c:	0801a200 	.word	0x0801a200

08015470 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8015470:	b580      	push	{r7, lr}
 8015472:	b08c      	sub	sp, #48	@ 0x30
 8015474:	af00      	add	r7, sp, #0
 8015476:	60f8      	str	r0, [r7, #12]
 8015478:	60b9      	str	r1, [r7, #8]
 801547a:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801547c:	2300      	movs	r3, #0
 801547e:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8015480:	2301      	movs	r3, #1
 8015482:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8015484:	68bb      	ldr	r3, [r7, #8]
 8015486:	685b      	ldr	r3, [r3, #4]
 8015488:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801548a:	69fb      	ldr	r3, [r7, #28]
 801548c:	885b      	ldrh	r3, [r3, #2]
 801548e:	b29b      	uxth	r3, r3
 8015490:	4618      	mov	r0, r3
 8015492:	f7f5 ff47 	bl	800b324 <lwip_htons>
 8015496:	4603      	mov	r3, r0
 8015498:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801549a:	69fb      	ldr	r3, [r7, #28]
 801549c:	781b      	ldrb	r3, [r3, #0]
 801549e:	f003 030f 	and.w	r3, r3, #15
 80154a2:	b2db      	uxtb	r3, r3
 80154a4:	009b      	lsls	r3, r3, #2
 80154a6:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 80154a8:	7e7b      	ldrb	r3, [r7, #25]
 80154aa:	b29b      	uxth	r3, r3
 80154ac:	8b7a      	ldrh	r2, [r7, #26]
 80154ae:	429a      	cmp	r2, r3
 80154b0:	d202      	bcs.n	80154b8 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80154b2:	f04f 33ff 	mov.w	r3, #4294967295
 80154b6:	e135      	b.n	8015724 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 80154b8:	7e7b      	ldrb	r3, [r7, #25]
 80154ba:	b29b      	uxth	r3, r3
 80154bc:	8b7a      	ldrh	r2, [r7, #26]
 80154be:	1ad3      	subs	r3, r2, r3
 80154c0:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 80154c2:	69fb      	ldr	r3, [r7, #28]
 80154c4:	88db      	ldrh	r3, [r3, #6]
 80154c6:	b29b      	uxth	r3, r3
 80154c8:	4618      	mov	r0, r3
 80154ca:	f7f5 ff2b 	bl	800b324 <lwip_htons>
 80154ce:	4603      	mov	r3, r0
 80154d0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80154d4:	b29b      	uxth	r3, r3
 80154d6:	00db      	lsls	r3, r3, #3
 80154d8:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 80154da:	68bb      	ldr	r3, [r7, #8]
 80154dc:	685b      	ldr	r3, [r3, #4]
 80154de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 80154e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154e2:	2200      	movs	r2, #0
 80154e4:	701a      	strb	r2, [r3, #0]
 80154e6:	2200      	movs	r2, #0
 80154e8:	705a      	strb	r2, [r3, #1]
 80154ea:	2200      	movs	r2, #0
 80154ec:	709a      	strb	r2, [r3, #2]
 80154ee:	2200      	movs	r2, #0
 80154f0:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 80154f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154f4:	8afa      	ldrh	r2, [r7, #22]
 80154f6:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 80154f8:	8afa      	ldrh	r2, [r7, #22]
 80154fa:	8b7b      	ldrh	r3, [r7, #26]
 80154fc:	4413      	add	r3, r2
 80154fe:	b29a      	uxth	r2, r3
 8015500:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015502:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8015504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015506:	88db      	ldrh	r3, [r3, #6]
 8015508:	b29b      	uxth	r3, r3
 801550a:	8afa      	ldrh	r2, [r7, #22]
 801550c:	429a      	cmp	r2, r3
 801550e:	d902      	bls.n	8015516 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015510:	f04f 33ff 	mov.w	r3, #4294967295
 8015514:	e106      	b.n	8015724 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8015516:	68fb      	ldr	r3, [r7, #12]
 8015518:	685b      	ldr	r3, [r3, #4]
 801551a:	627b      	str	r3, [r7, #36]	@ 0x24
 801551c:	e068      	b.n	80155f0 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801551e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015520:	685b      	ldr	r3, [r3, #4]
 8015522:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8015524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015526:	889b      	ldrh	r3, [r3, #4]
 8015528:	b29a      	uxth	r2, r3
 801552a:	693b      	ldr	r3, [r7, #16]
 801552c:	889b      	ldrh	r3, [r3, #4]
 801552e:	b29b      	uxth	r3, r3
 8015530:	429a      	cmp	r2, r3
 8015532:	d235      	bcs.n	80155a0 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8015534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015536:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015538:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801553a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801553c:	2b00      	cmp	r3, #0
 801553e:	d020      	beq.n	8015582 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8015540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015542:	889b      	ldrh	r3, [r3, #4]
 8015544:	b29a      	uxth	r2, r3
 8015546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015548:	88db      	ldrh	r3, [r3, #6]
 801554a:	b29b      	uxth	r3, r3
 801554c:	429a      	cmp	r2, r3
 801554e:	d307      	bcc.n	8015560 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8015550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015552:	88db      	ldrh	r3, [r3, #6]
 8015554:	b29a      	uxth	r2, r3
 8015556:	693b      	ldr	r3, [r7, #16]
 8015558:	889b      	ldrh	r3, [r3, #4]
 801555a:	b29b      	uxth	r3, r3
 801555c:	429a      	cmp	r2, r3
 801555e:	d902      	bls.n	8015566 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015560:	f04f 33ff 	mov.w	r3, #4294967295
 8015564:	e0de      	b.n	8015724 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8015566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015568:	68ba      	ldr	r2, [r7, #8]
 801556a:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801556c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801556e:	88db      	ldrh	r3, [r3, #6]
 8015570:	b29a      	uxth	r2, r3
 8015572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015574:	889b      	ldrh	r3, [r3, #4]
 8015576:	b29b      	uxth	r3, r3
 8015578:	429a      	cmp	r2, r3
 801557a:	d03d      	beq.n	80155f8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801557c:	2300      	movs	r3, #0
 801557e:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8015580:	e03a      	b.n	80155f8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8015582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015584:	88db      	ldrh	r3, [r3, #6]
 8015586:	b29a      	uxth	r2, r3
 8015588:	693b      	ldr	r3, [r7, #16]
 801558a:	889b      	ldrh	r3, [r3, #4]
 801558c:	b29b      	uxth	r3, r3
 801558e:	429a      	cmp	r2, r3
 8015590:	d902      	bls.n	8015598 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015592:	f04f 33ff 	mov.w	r3, #4294967295
 8015596:	e0c5      	b.n	8015724 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8015598:	68fb      	ldr	r3, [r7, #12]
 801559a:	68ba      	ldr	r2, [r7, #8]
 801559c:	605a      	str	r2, [r3, #4]
      break;
 801559e:	e02b      	b.n	80155f8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 80155a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155a2:	889b      	ldrh	r3, [r3, #4]
 80155a4:	b29a      	uxth	r2, r3
 80155a6:	693b      	ldr	r3, [r7, #16]
 80155a8:	889b      	ldrh	r3, [r3, #4]
 80155aa:	b29b      	uxth	r3, r3
 80155ac:	429a      	cmp	r2, r3
 80155ae:	d102      	bne.n	80155b6 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80155b0:	f04f 33ff 	mov.w	r3, #4294967295
 80155b4:	e0b6      	b.n	8015724 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 80155b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155b8:	889b      	ldrh	r3, [r3, #4]
 80155ba:	b29a      	uxth	r2, r3
 80155bc:	693b      	ldr	r3, [r7, #16]
 80155be:	88db      	ldrh	r3, [r3, #6]
 80155c0:	b29b      	uxth	r3, r3
 80155c2:	429a      	cmp	r2, r3
 80155c4:	d202      	bcs.n	80155cc <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80155c6:	f04f 33ff 	mov.w	r3, #4294967295
 80155ca:	e0ab      	b.n	8015724 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 80155cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155ce:	2b00      	cmp	r3, #0
 80155d0:	d009      	beq.n	80155e6 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 80155d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155d4:	88db      	ldrh	r3, [r3, #6]
 80155d6:	b29a      	uxth	r2, r3
 80155d8:	693b      	ldr	r3, [r7, #16]
 80155da:	889b      	ldrh	r3, [r3, #4]
 80155dc:	b29b      	uxth	r3, r3
 80155de:	429a      	cmp	r2, r3
 80155e0:	d001      	beq.n	80155e6 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80155e2:	2300      	movs	r3, #0
 80155e4:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 80155e6:	693b      	ldr	r3, [r7, #16]
 80155e8:	681b      	ldr	r3, [r3, #0]
 80155ea:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 80155ec:	693b      	ldr	r3, [r7, #16]
 80155ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 80155f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155f2:	2b00      	cmp	r3, #0
 80155f4:	d193      	bne.n	801551e <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 80155f6:	e000      	b.n	80155fa <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 80155f8:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 80155fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155fc:	2b00      	cmp	r3, #0
 80155fe:	d12d      	bne.n	801565c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8015600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015602:	2b00      	cmp	r3, #0
 8015604:	d01c      	beq.n	8015640 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8015606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015608:	88db      	ldrh	r3, [r3, #6]
 801560a:	b29a      	uxth	r2, r3
 801560c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801560e:	889b      	ldrh	r3, [r3, #4]
 8015610:	b29b      	uxth	r3, r3
 8015612:	429a      	cmp	r2, r3
 8015614:	d906      	bls.n	8015624 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8015616:	4b45      	ldr	r3, [pc, #276]	@ (801572c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8015618:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801561c:	4944      	ldr	r1, [pc, #272]	@ (8015730 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801561e:	4845      	ldr	r0, [pc, #276]	@ (8015734 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8015620:	f000 feb6 	bl	8016390 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8015624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015626:	68ba      	ldr	r2, [r7, #8]
 8015628:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801562a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801562c:	88db      	ldrh	r3, [r3, #6]
 801562e:	b29a      	uxth	r2, r3
 8015630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015632:	889b      	ldrh	r3, [r3, #4]
 8015634:	b29b      	uxth	r3, r3
 8015636:	429a      	cmp	r2, r3
 8015638:	d010      	beq.n	801565c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801563a:	2300      	movs	r3, #0
 801563c:	623b      	str	r3, [r7, #32]
 801563e:	e00d      	b.n	801565c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8015640:	68fb      	ldr	r3, [r7, #12]
 8015642:	685b      	ldr	r3, [r3, #4]
 8015644:	2b00      	cmp	r3, #0
 8015646:	d006      	beq.n	8015656 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8015648:	4b38      	ldr	r3, [pc, #224]	@ (801572c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801564a:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801564e:	493a      	ldr	r1, [pc, #232]	@ (8015738 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8015650:	4838      	ldr	r0, [pc, #224]	@ (8015734 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8015652:	f000 fe9d 	bl	8016390 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8015656:	68fb      	ldr	r3, [r7, #12]
 8015658:	68ba      	ldr	r2, [r7, #8]
 801565a:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801565c:	687b      	ldr	r3, [r7, #4]
 801565e:	2b00      	cmp	r3, #0
 8015660:	d105      	bne.n	801566e <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8015662:	68fb      	ldr	r3, [r7, #12]
 8015664:	7f9b      	ldrb	r3, [r3, #30]
 8015666:	f003 0301 	and.w	r3, r3, #1
 801566a:	2b00      	cmp	r3, #0
 801566c:	d059      	beq.n	8015722 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801566e:	6a3b      	ldr	r3, [r7, #32]
 8015670:	2b00      	cmp	r3, #0
 8015672:	d04f      	beq.n	8015714 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8015674:	68fb      	ldr	r3, [r7, #12]
 8015676:	685b      	ldr	r3, [r3, #4]
 8015678:	2b00      	cmp	r3, #0
 801567a:	d006      	beq.n	801568a <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801567c:	68fb      	ldr	r3, [r7, #12]
 801567e:	685b      	ldr	r3, [r3, #4]
 8015680:	685b      	ldr	r3, [r3, #4]
 8015682:	889b      	ldrh	r3, [r3, #4]
 8015684:	b29b      	uxth	r3, r3
 8015686:	2b00      	cmp	r3, #0
 8015688:	d002      	beq.n	8015690 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801568a:	2300      	movs	r3, #0
 801568c:	623b      	str	r3, [r7, #32]
 801568e:	e041      	b.n	8015714 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8015690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015692:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 8015694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015696:	681b      	ldr	r3, [r3, #0]
 8015698:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801569a:	e012      	b.n	80156c2 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801569c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801569e:	685b      	ldr	r3, [r3, #4]
 80156a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 80156a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80156a4:	88db      	ldrh	r3, [r3, #6]
 80156a6:	b29a      	uxth	r2, r3
 80156a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156aa:	889b      	ldrh	r3, [r3, #4]
 80156ac:	b29b      	uxth	r3, r3
 80156ae:	429a      	cmp	r2, r3
 80156b0:	d002      	beq.n	80156b8 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 80156b2:	2300      	movs	r3, #0
 80156b4:	623b      	str	r3, [r7, #32]
            break;
 80156b6:	e007      	b.n	80156c8 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 80156b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156ba:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 80156bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156be:	681b      	ldr	r3, [r3, #0]
 80156c0:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 80156c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80156c4:	2b00      	cmp	r3, #0
 80156c6:	d1e9      	bne.n	801569c <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 80156c8:	6a3b      	ldr	r3, [r7, #32]
 80156ca:	2b00      	cmp	r3, #0
 80156cc:	d022      	beq.n	8015714 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 80156ce:	68fb      	ldr	r3, [r7, #12]
 80156d0:	685b      	ldr	r3, [r3, #4]
 80156d2:	2b00      	cmp	r3, #0
 80156d4:	d106      	bne.n	80156e4 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 80156d6:	4b15      	ldr	r3, [pc, #84]	@ (801572c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80156d8:	f240 12df 	movw	r2, #479	@ 0x1df
 80156dc:	4917      	ldr	r1, [pc, #92]	@ (801573c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80156de:	4815      	ldr	r0, [pc, #84]	@ (8015734 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80156e0:	f000 fe56 	bl	8016390 <iprintf>
          LWIP_ASSERT("sanity check",
 80156e4:	68fb      	ldr	r3, [r7, #12]
 80156e6:	685b      	ldr	r3, [r3, #4]
 80156e8:	685b      	ldr	r3, [r3, #4]
 80156ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80156ec:	429a      	cmp	r2, r3
 80156ee:	d106      	bne.n	80156fe <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 80156f0:	4b0e      	ldr	r3, [pc, #56]	@ (801572c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80156f2:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80156f6:	4911      	ldr	r1, [pc, #68]	@ (801573c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80156f8:	480e      	ldr	r0, [pc, #56]	@ (8015734 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80156fa:	f000 fe49 	bl	8016390 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 80156fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015700:	681b      	ldr	r3, [r3, #0]
 8015702:	2b00      	cmp	r3, #0
 8015704:	d006      	beq.n	8015714 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8015706:	4b09      	ldr	r3, [pc, #36]	@ (801572c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8015708:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801570c:	490c      	ldr	r1, [pc, #48]	@ (8015740 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801570e:	4809      	ldr	r0, [pc, #36]	@ (8015734 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8015710:	f000 fe3e 	bl	8016390 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8015714:	6a3b      	ldr	r3, [r7, #32]
 8015716:	2b00      	cmp	r3, #0
 8015718:	bf14      	ite	ne
 801571a:	2301      	movne	r3, #1
 801571c:	2300      	moveq	r3, #0
 801571e:	b2db      	uxtb	r3, r3
 8015720:	e000      	b.n	8015724 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8015722:	2300      	movs	r3, #0
}
 8015724:	4618      	mov	r0, r3
 8015726:	3730      	adds	r7, #48	@ 0x30
 8015728:	46bd      	mov	sp, r7
 801572a:	bd80      	pop	{r7, pc}
 801572c:	0801a1b8 	.word	0x0801a1b8
 8015730:	0801a29c 	.word	0x0801a29c
 8015734:	0801a200 	.word	0x0801a200
 8015738:	0801a2bc 	.word	0x0801a2bc
 801573c:	0801a2f4 	.word	0x0801a2f4
 8015740:	0801a304 	.word	0x0801a304

08015744 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8015744:	b580      	push	{r7, lr}
 8015746:	b08e      	sub	sp, #56	@ 0x38
 8015748:	af00      	add	r7, sp, #0
 801574a:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801574c:	687b      	ldr	r3, [r7, #4]
 801574e:	685b      	ldr	r3, [r3, #4]
 8015750:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8015752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015754:	781b      	ldrb	r3, [r3, #0]
 8015756:	f003 030f 	and.w	r3, r3, #15
 801575a:	b2db      	uxtb	r3, r3
 801575c:	009b      	lsls	r3, r3, #2
 801575e:	b2db      	uxtb	r3, r3
 8015760:	2b14      	cmp	r3, #20
 8015762:	f040 8171 	bne.w	8015a48 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8015766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015768:	88db      	ldrh	r3, [r3, #6]
 801576a:	b29b      	uxth	r3, r3
 801576c:	4618      	mov	r0, r3
 801576e:	f7f5 fdd9 	bl	800b324 <lwip_htons>
 8015772:	4603      	mov	r3, r0
 8015774:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015778:	b29b      	uxth	r3, r3
 801577a:	00db      	lsls	r3, r3, #3
 801577c:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801577e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015780:	885b      	ldrh	r3, [r3, #2]
 8015782:	b29b      	uxth	r3, r3
 8015784:	4618      	mov	r0, r3
 8015786:	f7f5 fdcd 	bl	800b324 <lwip_htons>
 801578a:	4603      	mov	r3, r0
 801578c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801578e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015790:	781b      	ldrb	r3, [r3, #0]
 8015792:	f003 030f 	and.w	r3, r3, #15
 8015796:	b2db      	uxtb	r3, r3
 8015798:	009b      	lsls	r3, r3, #2
 801579a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801579e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80157a2:	b29b      	uxth	r3, r3
 80157a4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80157a6:	429a      	cmp	r2, r3
 80157a8:	f0c0 8150 	bcc.w	8015a4c <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 80157ac:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80157b0:	b29b      	uxth	r3, r3
 80157b2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80157b4:	1ad3      	subs	r3, r2, r3
 80157b6:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 80157b8:	6878      	ldr	r0, [r7, #4]
 80157ba:	f7f7 fcf9 	bl	800d1b0 <pbuf_clen>
 80157be:	4603      	mov	r3, r0
 80157c0:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80157c2:	4b8c      	ldr	r3, [pc, #560]	@ (80159f4 <ip4_reass+0x2b0>)
 80157c4:	881b      	ldrh	r3, [r3, #0]
 80157c6:	461a      	mov	r2, r3
 80157c8:	8c3b      	ldrh	r3, [r7, #32]
 80157ca:	4413      	add	r3, r2
 80157cc:	2b0a      	cmp	r3, #10
 80157ce:	dd10      	ble.n	80157f2 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80157d0:	8c3b      	ldrh	r3, [r7, #32]
 80157d2:	4619      	mov	r1, r3
 80157d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80157d6:	f7ff fd81 	bl	80152dc <ip_reass_remove_oldest_datagram>
 80157da:	4603      	mov	r3, r0
 80157dc:	2b00      	cmp	r3, #0
 80157de:	f000 8137 	beq.w	8015a50 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 80157e2:	4b84      	ldr	r3, [pc, #528]	@ (80159f4 <ip4_reass+0x2b0>)
 80157e4:	881b      	ldrh	r3, [r3, #0]
 80157e6:	461a      	mov	r2, r3
 80157e8:	8c3b      	ldrh	r3, [r7, #32]
 80157ea:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80157ec:	2b0a      	cmp	r3, #10
 80157ee:	f300 812f 	bgt.w	8015a50 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80157f2:	4b81      	ldr	r3, [pc, #516]	@ (80159f8 <ip4_reass+0x2b4>)
 80157f4:	681b      	ldr	r3, [r3, #0]
 80157f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80157f8:	e015      	b.n	8015826 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 80157fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157fc:	695a      	ldr	r2, [r3, #20]
 80157fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015800:	68db      	ldr	r3, [r3, #12]
 8015802:	429a      	cmp	r2, r3
 8015804:	d10c      	bne.n	8015820 <ip4_reass+0xdc>
 8015806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015808:	699a      	ldr	r2, [r3, #24]
 801580a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801580c:	691b      	ldr	r3, [r3, #16]
 801580e:	429a      	cmp	r2, r3
 8015810:	d106      	bne.n	8015820 <ip4_reass+0xdc>
 8015812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015814:	899a      	ldrh	r2, [r3, #12]
 8015816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015818:	889b      	ldrh	r3, [r3, #4]
 801581a:	b29b      	uxth	r3, r3
 801581c:	429a      	cmp	r2, r3
 801581e:	d006      	beq.n	801582e <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8015820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015822:	681b      	ldr	r3, [r3, #0]
 8015824:	633b      	str	r3, [r7, #48]	@ 0x30
 8015826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015828:	2b00      	cmp	r3, #0
 801582a:	d1e6      	bne.n	80157fa <ip4_reass+0xb6>
 801582c:	e000      	b.n	8015830 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801582e:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8015830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015832:	2b00      	cmp	r3, #0
 8015834:	d109      	bne.n	801584a <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8015836:	8c3b      	ldrh	r3, [r7, #32]
 8015838:	4619      	mov	r1, r3
 801583a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801583c:	f7ff fdb0 	bl	80153a0 <ip_reass_enqueue_new_datagram>
 8015840:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8015842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015844:	2b00      	cmp	r3, #0
 8015846:	d11c      	bne.n	8015882 <ip4_reass+0x13e>
      goto nullreturn;
 8015848:	e105      	b.n	8015a56 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801584a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801584c:	88db      	ldrh	r3, [r3, #6]
 801584e:	b29b      	uxth	r3, r3
 8015850:	4618      	mov	r0, r3
 8015852:	f7f5 fd67 	bl	800b324 <lwip_htons>
 8015856:	4603      	mov	r3, r0
 8015858:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801585c:	2b00      	cmp	r3, #0
 801585e:	d110      	bne.n	8015882 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8015860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015862:	89db      	ldrh	r3, [r3, #14]
 8015864:	4618      	mov	r0, r3
 8015866:	f7f5 fd5d 	bl	800b324 <lwip_htons>
 801586a:	4603      	mov	r3, r0
 801586c:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8015870:	2b00      	cmp	r3, #0
 8015872:	d006      	beq.n	8015882 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8015874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015876:	3308      	adds	r3, #8
 8015878:	2214      	movs	r2, #20
 801587a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801587c:	4618      	mov	r0, r3
 801587e:	f000 ff10 	bl	80166a2 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8015882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015884:	88db      	ldrh	r3, [r3, #6]
 8015886:	b29b      	uxth	r3, r3
 8015888:	f003 0320 	and.w	r3, r3, #32
 801588c:	2b00      	cmp	r3, #0
 801588e:	bf0c      	ite	eq
 8015890:	2301      	moveq	r3, #1
 8015892:	2300      	movne	r3, #0
 8015894:	b2db      	uxtb	r3, r3
 8015896:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8015898:	69fb      	ldr	r3, [r7, #28]
 801589a:	2b00      	cmp	r3, #0
 801589c:	d00e      	beq.n	80158bc <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801589e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80158a0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80158a2:	4413      	add	r3, r2
 80158a4:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80158a6:	8b7a      	ldrh	r2, [r7, #26]
 80158a8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80158aa:	429a      	cmp	r2, r3
 80158ac:	f0c0 80a0 	bcc.w	80159f0 <ip4_reass+0x2ac>
 80158b0:	8b7b      	ldrh	r3, [r7, #26]
 80158b2:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 80158b6:	4293      	cmp	r3, r2
 80158b8:	f200 809a 	bhi.w	80159f0 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 80158bc:	69fa      	ldr	r2, [r7, #28]
 80158be:	6879      	ldr	r1, [r7, #4]
 80158c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80158c2:	f7ff fdd5 	bl	8015470 <ip_reass_chain_frag_into_datagram_and_validate>
 80158c6:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 80158c8:	697b      	ldr	r3, [r7, #20]
 80158ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80158ce:	f000 809b 	beq.w	8015a08 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80158d2:	4b48      	ldr	r3, [pc, #288]	@ (80159f4 <ip4_reass+0x2b0>)
 80158d4:	881a      	ldrh	r2, [r3, #0]
 80158d6:	8c3b      	ldrh	r3, [r7, #32]
 80158d8:	4413      	add	r3, r2
 80158da:	b29a      	uxth	r2, r3
 80158dc:	4b45      	ldr	r3, [pc, #276]	@ (80159f4 <ip4_reass+0x2b0>)
 80158de:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 80158e0:	69fb      	ldr	r3, [r7, #28]
 80158e2:	2b00      	cmp	r3, #0
 80158e4:	d00d      	beq.n	8015902 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 80158e6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80158e8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80158ea:	4413      	add	r3, r2
 80158ec:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 80158ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158f0:	8a7a      	ldrh	r2, [r7, #18]
 80158f2:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80158f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158f6:	7f9b      	ldrb	r3, [r3, #30]
 80158f8:	f043 0301 	orr.w	r3, r3, #1
 80158fc:	b2da      	uxtb	r2, r3
 80158fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015900:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8015902:	697b      	ldr	r3, [r7, #20]
 8015904:	2b01      	cmp	r3, #1
 8015906:	d171      	bne.n	80159ec <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8015908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801590a:	8b9b      	ldrh	r3, [r3, #28]
 801590c:	3314      	adds	r3, #20
 801590e:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8015910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015912:	685b      	ldr	r3, [r3, #4]
 8015914:	685b      	ldr	r3, [r3, #4]
 8015916:	681b      	ldr	r3, [r3, #0]
 8015918:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801591a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801591c:	685b      	ldr	r3, [r3, #4]
 801591e:	685b      	ldr	r3, [r3, #4]
 8015920:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8015922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015924:	3308      	adds	r3, #8
 8015926:	2214      	movs	r2, #20
 8015928:	4619      	mov	r1, r3
 801592a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801592c:	f000 feb9 	bl	80166a2 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8015930:	8a3b      	ldrh	r3, [r7, #16]
 8015932:	4618      	mov	r0, r3
 8015934:	f7f5 fcf6 	bl	800b324 <lwip_htons>
 8015938:	4603      	mov	r3, r0
 801593a:	461a      	mov	r2, r3
 801593c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801593e:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8015940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015942:	2200      	movs	r2, #0
 8015944:	719a      	strb	r2, [r3, #6]
 8015946:	2200      	movs	r2, #0
 8015948:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801594a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801594c:	2200      	movs	r2, #0
 801594e:	729a      	strb	r2, [r3, #10]
 8015950:	2200      	movs	r2, #0
 8015952:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8015954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015956:	685b      	ldr	r3, [r3, #4]
 8015958:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801595a:	e00d      	b.n	8015978 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801595c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801595e:	685b      	ldr	r3, [r3, #4]
 8015960:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 8015962:	2114      	movs	r1, #20
 8015964:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8015966:	f7f7 fb0f 	bl	800cf88 <pbuf_remove_header>
      pbuf_cat(p, r);
 801596a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801596c:	6878      	ldr	r0, [r7, #4]
 801596e:	f7f7 fc5f 	bl	800d230 <pbuf_cat>
      r = iprh->next_pbuf;
 8015972:	68fb      	ldr	r3, [r7, #12]
 8015974:	681b      	ldr	r3, [r3, #0]
 8015976:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 8015978:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801597a:	2b00      	cmp	r3, #0
 801597c:	d1ee      	bne.n	801595c <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801597e:	4b1e      	ldr	r3, [pc, #120]	@ (80159f8 <ip4_reass+0x2b4>)
 8015980:	681b      	ldr	r3, [r3, #0]
 8015982:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015984:	429a      	cmp	r2, r3
 8015986:	d102      	bne.n	801598e <ip4_reass+0x24a>
      ipr_prev = NULL;
 8015988:	2300      	movs	r3, #0
 801598a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801598c:	e010      	b.n	80159b0 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801598e:	4b1a      	ldr	r3, [pc, #104]	@ (80159f8 <ip4_reass+0x2b4>)
 8015990:	681b      	ldr	r3, [r3, #0]
 8015992:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015994:	e007      	b.n	80159a6 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8015996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015998:	681b      	ldr	r3, [r3, #0]
 801599a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801599c:	429a      	cmp	r2, r3
 801599e:	d006      	beq.n	80159ae <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80159a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159a2:	681b      	ldr	r3, [r3, #0]
 80159a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80159a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159a8:	2b00      	cmp	r3, #0
 80159aa:	d1f4      	bne.n	8015996 <ip4_reass+0x252>
 80159ac:	e000      	b.n	80159b0 <ip4_reass+0x26c>
          break;
 80159ae:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 80159b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80159b2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80159b4:	f7ff fd2e 	bl	8015414 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 80159b8:	6878      	ldr	r0, [r7, #4]
 80159ba:	f7f7 fbf9 	bl	800d1b0 <pbuf_clen>
 80159be:	4603      	mov	r3, r0
 80159c0:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 80159c2:	4b0c      	ldr	r3, [pc, #48]	@ (80159f4 <ip4_reass+0x2b0>)
 80159c4:	881b      	ldrh	r3, [r3, #0]
 80159c6:	8c3a      	ldrh	r2, [r7, #32]
 80159c8:	429a      	cmp	r2, r3
 80159ca:	d906      	bls.n	80159da <ip4_reass+0x296>
 80159cc:	4b0b      	ldr	r3, [pc, #44]	@ (80159fc <ip4_reass+0x2b8>)
 80159ce:	f240 229b 	movw	r2, #667	@ 0x29b
 80159d2:	490b      	ldr	r1, [pc, #44]	@ (8015a00 <ip4_reass+0x2bc>)
 80159d4:	480b      	ldr	r0, [pc, #44]	@ (8015a04 <ip4_reass+0x2c0>)
 80159d6:	f000 fcdb 	bl	8016390 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 80159da:	4b06      	ldr	r3, [pc, #24]	@ (80159f4 <ip4_reass+0x2b0>)
 80159dc:	881a      	ldrh	r2, [r3, #0]
 80159de:	8c3b      	ldrh	r3, [r7, #32]
 80159e0:	1ad3      	subs	r3, r2, r3
 80159e2:	b29a      	uxth	r2, r3
 80159e4:	4b03      	ldr	r3, [pc, #12]	@ (80159f4 <ip4_reass+0x2b0>)
 80159e6:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 80159e8:	687b      	ldr	r3, [r7, #4]
 80159ea:	e038      	b.n	8015a5e <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 80159ec:	2300      	movs	r3, #0
 80159ee:	e036      	b.n	8015a5e <ip4_reass+0x31a>
      goto nullreturn_ipr;
 80159f0:	bf00      	nop
 80159f2:	e00a      	b.n	8015a0a <ip4_reass+0x2c6>
 80159f4:	20066920 	.word	0x20066920
 80159f8:	2006691c 	.word	0x2006691c
 80159fc:	0801a1b8 	.word	0x0801a1b8
 8015a00:	0801a328 	.word	0x0801a328
 8015a04:	0801a200 	.word	0x0801a200
    goto nullreturn_ipr;
 8015a08:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8015a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a0c:	2b00      	cmp	r3, #0
 8015a0e:	d106      	bne.n	8015a1e <ip4_reass+0x2da>
 8015a10:	4b15      	ldr	r3, [pc, #84]	@ (8015a68 <ip4_reass+0x324>)
 8015a12:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 8015a16:	4915      	ldr	r1, [pc, #84]	@ (8015a6c <ip4_reass+0x328>)
 8015a18:	4815      	ldr	r0, [pc, #84]	@ (8015a70 <ip4_reass+0x32c>)
 8015a1a:	f000 fcb9 	bl	8016390 <iprintf>
  if (ipr->p == NULL) {
 8015a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015a20:	685b      	ldr	r3, [r3, #4]
 8015a22:	2b00      	cmp	r3, #0
 8015a24:	d116      	bne.n	8015a54 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8015a26:	4b13      	ldr	r3, [pc, #76]	@ (8015a74 <ip4_reass+0x330>)
 8015a28:	681b      	ldr	r3, [r3, #0]
 8015a2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015a2c:	429a      	cmp	r2, r3
 8015a2e:	d006      	beq.n	8015a3e <ip4_reass+0x2fa>
 8015a30:	4b0d      	ldr	r3, [pc, #52]	@ (8015a68 <ip4_reass+0x324>)
 8015a32:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8015a36:	4910      	ldr	r1, [pc, #64]	@ (8015a78 <ip4_reass+0x334>)
 8015a38:	480d      	ldr	r0, [pc, #52]	@ (8015a70 <ip4_reass+0x32c>)
 8015a3a:	f000 fca9 	bl	8016390 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8015a3e:	2100      	movs	r1, #0
 8015a40:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015a42:	f7ff fce7 	bl	8015414 <ip_reass_dequeue_datagram>
 8015a46:	e006      	b.n	8015a56 <ip4_reass+0x312>
    goto nullreturn;
 8015a48:	bf00      	nop
 8015a4a:	e004      	b.n	8015a56 <ip4_reass+0x312>
    goto nullreturn;
 8015a4c:	bf00      	nop
 8015a4e:	e002      	b.n	8015a56 <ip4_reass+0x312>
      goto nullreturn;
 8015a50:	bf00      	nop
 8015a52:	e000      	b.n	8015a56 <ip4_reass+0x312>
  }

nullreturn:
 8015a54:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8015a56:	6878      	ldr	r0, [r7, #4]
 8015a58:	f7f7 fb1c 	bl	800d094 <pbuf_free>
  return NULL;
 8015a5c:	2300      	movs	r3, #0
}
 8015a5e:	4618      	mov	r0, r3
 8015a60:	3738      	adds	r7, #56	@ 0x38
 8015a62:	46bd      	mov	sp, r7
 8015a64:	bd80      	pop	{r7, pc}
 8015a66:	bf00      	nop
 8015a68:	0801a1b8 	.word	0x0801a1b8
 8015a6c:	0801a344 	.word	0x0801a344
 8015a70:	0801a200 	.word	0x0801a200
 8015a74:	2006691c 	.word	0x2006691c
 8015a78:	0801a350 	.word	0x0801a350

08015a7c <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8015a7c:	b580      	push	{r7, lr}
 8015a7e:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8015a80:	2005      	movs	r0, #5
 8015a82:	f7f6 fbed 	bl	800c260 <memp_malloc>
 8015a86:	4603      	mov	r3, r0
}
 8015a88:	4618      	mov	r0, r3
 8015a8a:	bd80      	pop	{r7, pc}

08015a8c <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8015a8c:	b580      	push	{r7, lr}
 8015a8e:	b082      	sub	sp, #8
 8015a90:	af00      	add	r7, sp, #0
 8015a92:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8015a94:	687b      	ldr	r3, [r7, #4]
 8015a96:	2b00      	cmp	r3, #0
 8015a98:	d106      	bne.n	8015aa8 <ip_frag_free_pbuf_custom_ref+0x1c>
 8015a9a:	4b07      	ldr	r3, [pc, #28]	@ (8015ab8 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8015a9c:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 8015aa0:	4906      	ldr	r1, [pc, #24]	@ (8015abc <ip_frag_free_pbuf_custom_ref+0x30>)
 8015aa2:	4807      	ldr	r0, [pc, #28]	@ (8015ac0 <ip_frag_free_pbuf_custom_ref+0x34>)
 8015aa4:	f000 fc74 	bl	8016390 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8015aa8:	6879      	ldr	r1, [r7, #4]
 8015aaa:	2005      	movs	r0, #5
 8015aac:	f7f6 fc4e 	bl	800c34c <memp_free>
}
 8015ab0:	bf00      	nop
 8015ab2:	3708      	adds	r7, #8
 8015ab4:	46bd      	mov	sp, r7
 8015ab6:	bd80      	pop	{r7, pc}
 8015ab8:	0801a1b8 	.word	0x0801a1b8
 8015abc:	0801a370 	.word	0x0801a370
 8015ac0:	0801a200 	.word	0x0801a200

08015ac4 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8015ac4:	b580      	push	{r7, lr}
 8015ac6:	b084      	sub	sp, #16
 8015ac8:	af00      	add	r7, sp, #0
 8015aca:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8015acc:	687b      	ldr	r3, [r7, #4]
 8015ace:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8015ad0:	68fb      	ldr	r3, [r7, #12]
 8015ad2:	2b00      	cmp	r3, #0
 8015ad4:	d106      	bne.n	8015ae4 <ipfrag_free_pbuf_custom+0x20>
 8015ad6:	4b11      	ldr	r3, [pc, #68]	@ (8015b1c <ipfrag_free_pbuf_custom+0x58>)
 8015ad8:	f240 22ce 	movw	r2, #718	@ 0x2ce
 8015adc:	4910      	ldr	r1, [pc, #64]	@ (8015b20 <ipfrag_free_pbuf_custom+0x5c>)
 8015ade:	4811      	ldr	r0, [pc, #68]	@ (8015b24 <ipfrag_free_pbuf_custom+0x60>)
 8015ae0:	f000 fc56 	bl	8016390 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8015ae4:	68fa      	ldr	r2, [r7, #12]
 8015ae6:	687b      	ldr	r3, [r7, #4]
 8015ae8:	429a      	cmp	r2, r3
 8015aea:	d006      	beq.n	8015afa <ipfrag_free_pbuf_custom+0x36>
 8015aec:	4b0b      	ldr	r3, [pc, #44]	@ (8015b1c <ipfrag_free_pbuf_custom+0x58>)
 8015aee:	f240 22cf 	movw	r2, #719	@ 0x2cf
 8015af2:	490d      	ldr	r1, [pc, #52]	@ (8015b28 <ipfrag_free_pbuf_custom+0x64>)
 8015af4:	480b      	ldr	r0, [pc, #44]	@ (8015b24 <ipfrag_free_pbuf_custom+0x60>)
 8015af6:	f000 fc4b 	bl	8016390 <iprintf>
  if (pcr->original != NULL) {
 8015afa:	68fb      	ldr	r3, [r7, #12]
 8015afc:	695b      	ldr	r3, [r3, #20]
 8015afe:	2b00      	cmp	r3, #0
 8015b00:	d004      	beq.n	8015b0c <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8015b02:	68fb      	ldr	r3, [r7, #12]
 8015b04:	695b      	ldr	r3, [r3, #20]
 8015b06:	4618      	mov	r0, r3
 8015b08:	f7f7 fac4 	bl	800d094 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8015b0c:	68f8      	ldr	r0, [r7, #12]
 8015b0e:	f7ff ffbd 	bl	8015a8c <ip_frag_free_pbuf_custom_ref>
}
 8015b12:	bf00      	nop
 8015b14:	3710      	adds	r7, #16
 8015b16:	46bd      	mov	sp, r7
 8015b18:	bd80      	pop	{r7, pc}
 8015b1a:	bf00      	nop
 8015b1c:	0801a1b8 	.word	0x0801a1b8
 8015b20:	0801a37c 	.word	0x0801a37c
 8015b24:	0801a200 	.word	0x0801a200
 8015b28:	0801a388 	.word	0x0801a388

08015b2c <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8015b2c:	b580      	push	{r7, lr}
 8015b2e:	b094      	sub	sp, #80	@ 0x50
 8015b30:	af02      	add	r7, sp, #8
 8015b32:	60f8      	str	r0, [r7, #12]
 8015b34:	60b9      	str	r1, [r7, #8]
 8015b36:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8015b38:	2300      	movs	r3, #0
 8015b3a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8015b3e:	68bb      	ldr	r3, [r7, #8]
 8015b40:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8015b42:	3b14      	subs	r3, #20
 8015b44:	2b00      	cmp	r3, #0
 8015b46:	da00      	bge.n	8015b4a <ip4_frag+0x1e>
 8015b48:	3307      	adds	r3, #7
 8015b4a:	10db      	asrs	r3, r3, #3
 8015b4c:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8015b4e:	2314      	movs	r3, #20
 8015b50:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8015b52:	68fb      	ldr	r3, [r7, #12]
 8015b54:	685b      	ldr	r3, [r3, #4]
 8015b56:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 8015b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015b5a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8015b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b5e:	781b      	ldrb	r3, [r3, #0]
 8015b60:	f003 030f 	and.w	r3, r3, #15
 8015b64:	b2db      	uxtb	r3, r3
 8015b66:	009b      	lsls	r3, r3, #2
 8015b68:	b2db      	uxtb	r3, r3
 8015b6a:	2b14      	cmp	r3, #20
 8015b6c:	d002      	beq.n	8015b74 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8015b6e:	f06f 0305 	mvn.w	r3, #5
 8015b72:	e110      	b.n	8015d96 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8015b74:	68fb      	ldr	r3, [r7, #12]
 8015b76:	895b      	ldrh	r3, [r3, #10]
 8015b78:	2b13      	cmp	r3, #19
 8015b7a:	d809      	bhi.n	8015b90 <ip4_frag+0x64>
 8015b7c:	4b88      	ldr	r3, [pc, #544]	@ (8015da0 <ip4_frag+0x274>)
 8015b7e:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 8015b82:	4988      	ldr	r1, [pc, #544]	@ (8015da4 <ip4_frag+0x278>)
 8015b84:	4888      	ldr	r0, [pc, #544]	@ (8015da8 <ip4_frag+0x27c>)
 8015b86:	f000 fc03 	bl	8016390 <iprintf>
 8015b8a:	f06f 0305 	mvn.w	r3, #5
 8015b8e:	e102      	b.n	8015d96 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8015b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b92:	88db      	ldrh	r3, [r3, #6]
 8015b94:	b29b      	uxth	r3, r3
 8015b96:	4618      	mov	r0, r3
 8015b98:	f7f5 fbc4 	bl	800b324 <lwip_htons>
 8015b9c:	4603      	mov	r3, r0
 8015b9e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 8015ba0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015ba2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015ba6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8015baa:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015bac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8015bb0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8015bb2:	68fb      	ldr	r3, [r7, #12]
 8015bb4:	891b      	ldrh	r3, [r3, #8]
 8015bb6:	3b14      	subs	r3, #20
 8015bb8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 8015bbc:	e0e1      	b.n	8015d82 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8015bbe:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8015bc0:	00db      	lsls	r3, r3, #3
 8015bc2:	b29b      	uxth	r3, r3
 8015bc4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8015bc8:	4293      	cmp	r3, r2
 8015bca:	bf28      	it	cs
 8015bcc:	4613      	movcs	r3, r2
 8015bce:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8015bd0:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8015bd4:	2114      	movs	r1, #20
 8015bd6:	200e      	movs	r0, #14
 8015bd8:	f7f6 ff78 	bl	800cacc <pbuf_alloc>
 8015bdc:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 8015bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015be0:	2b00      	cmp	r3, #0
 8015be2:	f000 80d5 	beq.w	8015d90 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8015be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015be8:	895b      	ldrh	r3, [r3, #10]
 8015bea:	2b13      	cmp	r3, #19
 8015bec:	d806      	bhi.n	8015bfc <ip4_frag+0xd0>
 8015bee:	4b6c      	ldr	r3, [pc, #432]	@ (8015da0 <ip4_frag+0x274>)
 8015bf0:	f44f 7249 	mov.w	r2, #804	@ 0x324
 8015bf4:	496d      	ldr	r1, [pc, #436]	@ (8015dac <ip4_frag+0x280>)
 8015bf6:	486c      	ldr	r0, [pc, #432]	@ (8015da8 <ip4_frag+0x27c>)
 8015bf8:	f000 fbca 	bl	8016390 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8015bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015bfe:	685b      	ldr	r3, [r3, #4]
 8015c00:	2214      	movs	r2, #20
 8015c02:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8015c04:	4618      	mov	r0, r3
 8015c06:	f000 fd4c 	bl	80166a2 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8015c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015c0c:	685b      	ldr	r3, [r3, #4]
 8015c0e:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 8015c10:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8015c12:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 8015c16:	e064      	b.n	8015ce2 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8015c18:	68fb      	ldr	r3, [r7, #12]
 8015c1a:	895a      	ldrh	r2, [r3, #10]
 8015c1c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8015c1e:	1ad3      	subs	r3, r2, r3
 8015c20:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8015c22:	68fb      	ldr	r3, [r7, #12]
 8015c24:	895b      	ldrh	r3, [r3, #10]
 8015c26:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8015c28:	429a      	cmp	r2, r3
 8015c2a:	d906      	bls.n	8015c3a <ip4_frag+0x10e>
 8015c2c:	4b5c      	ldr	r3, [pc, #368]	@ (8015da0 <ip4_frag+0x274>)
 8015c2e:	f240 322d 	movw	r2, #813	@ 0x32d
 8015c32:	495f      	ldr	r1, [pc, #380]	@ (8015db0 <ip4_frag+0x284>)
 8015c34:	485c      	ldr	r0, [pc, #368]	@ (8015da8 <ip4_frag+0x27c>)
 8015c36:	f000 fbab 	bl	8016390 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8015c3a:	8bfa      	ldrh	r2, [r7, #30]
 8015c3c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015c40:	4293      	cmp	r3, r2
 8015c42:	bf28      	it	cs
 8015c44:	4613      	movcs	r3, r2
 8015c46:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8015c4a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8015c4e:	2b00      	cmp	r3, #0
 8015c50:	d105      	bne.n	8015c5e <ip4_frag+0x132>
        poff = 0;
 8015c52:	2300      	movs	r3, #0
 8015c54:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8015c56:	68fb      	ldr	r3, [r7, #12]
 8015c58:	681b      	ldr	r3, [r3, #0]
 8015c5a:	60fb      	str	r3, [r7, #12]
        continue;
 8015c5c:	e041      	b.n	8015ce2 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8015c5e:	f7ff ff0d 	bl	8015a7c <ip_frag_alloc_pbuf_custom_ref>
 8015c62:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8015c64:	69bb      	ldr	r3, [r7, #24]
 8015c66:	2b00      	cmp	r3, #0
 8015c68:	d103      	bne.n	8015c72 <ip4_frag+0x146>
        pbuf_free(rambuf);
 8015c6a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015c6c:	f7f7 fa12 	bl	800d094 <pbuf_free>
        goto memerr;
 8015c70:	e08f      	b.n	8015d92 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8015c72:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8015c74:	68fb      	ldr	r3, [r7, #12]
 8015c76:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8015c78:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8015c7a:	4413      	add	r3, r2
 8015c7c:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8015c80:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8015c84:	9201      	str	r2, [sp, #4]
 8015c86:	9300      	str	r3, [sp, #0]
 8015c88:	4603      	mov	r3, r0
 8015c8a:	2241      	movs	r2, #65	@ 0x41
 8015c8c:	2000      	movs	r0, #0
 8015c8e:	f7f7 f847 	bl	800cd20 <pbuf_alloced_custom>
 8015c92:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8015c94:	697b      	ldr	r3, [r7, #20]
 8015c96:	2b00      	cmp	r3, #0
 8015c98:	d106      	bne.n	8015ca8 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8015c9a:	69b8      	ldr	r0, [r7, #24]
 8015c9c:	f7ff fef6 	bl	8015a8c <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8015ca0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015ca2:	f7f7 f9f7 	bl	800d094 <pbuf_free>
        goto memerr;
 8015ca6:	e074      	b.n	8015d92 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8015ca8:	68f8      	ldr	r0, [r7, #12]
 8015caa:	f7f7 fa99 	bl	800d1e0 <pbuf_ref>
      pcr->original = p;
 8015cae:	69bb      	ldr	r3, [r7, #24]
 8015cb0:	68fa      	ldr	r2, [r7, #12]
 8015cb2:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8015cb4:	69bb      	ldr	r3, [r7, #24]
 8015cb6:	4a3f      	ldr	r2, [pc, #252]	@ (8015db4 <ip4_frag+0x288>)
 8015cb8:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8015cba:	6979      	ldr	r1, [r7, #20]
 8015cbc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015cbe:	f7f7 fab7 	bl	800d230 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8015cc2:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8015cc6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8015cca:	1ad3      	subs	r3, r2, r3
 8015ccc:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 8015cd0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015cd4:	2b00      	cmp	r3, #0
 8015cd6:	d004      	beq.n	8015ce2 <ip4_frag+0x1b6>
        poff = 0;
 8015cd8:	2300      	movs	r3, #0
 8015cda:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8015cdc:	68fb      	ldr	r3, [r7, #12]
 8015cde:	681b      	ldr	r3, [r3, #0]
 8015ce0:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8015ce2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015ce6:	2b00      	cmp	r3, #0
 8015ce8:	d196      	bne.n	8015c18 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8015cea:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8015cec:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8015cf0:	4413      	add	r3, r2
 8015cf2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8015cf4:	68bb      	ldr	r3, [r7, #8]
 8015cf6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8015cf8:	f1a3 0213 	sub.w	r2, r3, #19
 8015cfc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015d00:	429a      	cmp	r2, r3
 8015d02:	bfcc      	ite	gt
 8015d04:	2301      	movgt	r3, #1
 8015d06:	2300      	movle	r3, #0
 8015d08:	b2db      	uxtb	r3, r3
 8015d0a:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8015d0c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8015d10:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015d14:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 8015d16:	6a3b      	ldr	r3, [r7, #32]
 8015d18:	2b00      	cmp	r3, #0
 8015d1a:	d002      	beq.n	8015d22 <ip4_frag+0x1f6>
 8015d1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015d1e:	2b00      	cmp	r3, #0
 8015d20:	d003      	beq.n	8015d2a <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8015d22:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015d24:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8015d28:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8015d2a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015d2c:	4618      	mov	r0, r3
 8015d2e:	f7f5 faf9 	bl	800b324 <lwip_htons>
 8015d32:	4603      	mov	r3, r0
 8015d34:	461a      	mov	r2, r3
 8015d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d38:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8015d3a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8015d3c:	3314      	adds	r3, #20
 8015d3e:	b29b      	uxth	r3, r3
 8015d40:	4618      	mov	r0, r3
 8015d42:	f7f5 faef 	bl	800b324 <lwip_htons>
 8015d46:	4603      	mov	r3, r0
 8015d48:	461a      	mov	r2, r3
 8015d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d4c:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8015d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d50:	2200      	movs	r2, #0
 8015d52:	729a      	strb	r2, [r3, #10]
 8015d54:	2200      	movs	r2, #0
 8015d56:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8015d58:	68bb      	ldr	r3, [r7, #8]
 8015d5a:	695b      	ldr	r3, [r3, #20]
 8015d5c:	687a      	ldr	r2, [r7, #4]
 8015d5e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8015d60:	68b8      	ldr	r0, [r7, #8]
 8015d62:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8015d64:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015d66:	f7f7 f995 	bl	800d094 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8015d6a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8015d6e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8015d70:	1ad3      	subs	r3, r2, r3
 8015d72:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 8015d76:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8015d7a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8015d7c:	4413      	add	r3, r2
 8015d7e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 8015d82:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015d86:	2b00      	cmp	r3, #0
 8015d88:	f47f af19 	bne.w	8015bbe <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8015d8c:	2300      	movs	r3, #0
 8015d8e:	e002      	b.n	8015d96 <ip4_frag+0x26a>
      goto memerr;
 8015d90:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8015d92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015d96:	4618      	mov	r0, r3
 8015d98:	3748      	adds	r7, #72	@ 0x48
 8015d9a:	46bd      	mov	sp, r7
 8015d9c:	bd80      	pop	{r7, pc}
 8015d9e:	bf00      	nop
 8015da0:	0801a1b8 	.word	0x0801a1b8
 8015da4:	0801a394 	.word	0x0801a394
 8015da8:	0801a200 	.word	0x0801a200
 8015dac:	0801a3b0 	.word	0x0801a3b0
 8015db0:	0801a3d0 	.word	0x0801a3d0
 8015db4:	08015ac5 	.word	0x08015ac5

08015db8 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8015db8:	b580      	push	{r7, lr}
 8015dba:	b086      	sub	sp, #24
 8015dbc:	af00      	add	r7, sp, #0
 8015dbe:	6078      	str	r0, [r7, #4]
 8015dc0:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8015dc2:	230e      	movs	r3, #14
 8015dc4:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8015dc6:	687b      	ldr	r3, [r7, #4]
 8015dc8:	895b      	ldrh	r3, [r3, #10]
 8015dca:	2b0e      	cmp	r3, #14
 8015dcc:	d96e      	bls.n	8015eac <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8015dce:	687b      	ldr	r3, [r7, #4]
 8015dd0:	7bdb      	ldrb	r3, [r3, #15]
 8015dd2:	2b00      	cmp	r3, #0
 8015dd4:	d106      	bne.n	8015de4 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8015dd6:	683b      	ldr	r3, [r7, #0]
 8015dd8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015ddc:	3301      	adds	r3, #1
 8015dde:	b2da      	uxtb	r2, r3
 8015de0:	687b      	ldr	r3, [r7, #4]
 8015de2:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8015de4:	687b      	ldr	r3, [r7, #4]
 8015de6:	685b      	ldr	r3, [r3, #4]
 8015de8:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8015dea:	693b      	ldr	r3, [r7, #16]
 8015dec:	7b1a      	ldrb	r2, [r3, #12]
 8015dee:	7b5b      	ldrb	r3, [r3, #13]
 8015df0:	021b      	lsls	r3, r3, #8
 8015df2:	4313      	orrs	r3, r2
 8015df4:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8015df6:	693b      	ldr	r3, [r7, #16]
 8015df8:	781b      	ldrb	r3, [r3, #0]
 8015dfa:	f003 0301 	and.w	r3, r3, #1
 8015dfe:	2b00      	cmp	r3, #0
 8015e00:	d023      	beq.n	8015e4a <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8015e02:	693b      	ldr	r3, [r7, #16]
 8015e04:	781b      	ldrb	r3, [r3, #0]
 8015e06:	2b01      	cmp	r3, #1
 8015e08:	d10f      	bne.n	8015e2a <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8015e0a:	693b      	ldr	r3, [r7, #16]
 8015e0c:	785b      	ldrb	r3, [r3, #1]
 8015e0e:	2b00      	cmp	r3, #0
 8015e10:	d11b      	bne.n	8015e4a <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8015e12:	693b      	ldr	r3, [r7, #16]
 8015e14:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8015e16:	2b5e      	cmp	r3, #94	@ 0x5e
 8015e18:	d117      	bne.n	8015e4a <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8015e1a:	687b      	ldr	r3, [r7, #4]
 8015e1c:	7b5b      	ldrb	r3, [r3, #13]
 8015e1e:	f043 0310 	orr.w	r3, r3, #16
 8015e22:	b2da      	uxtb	r2, r3
 8015e24:	687b      	ldr	r3, [r7, #4]
 8015e26:	735a      	strb	r2, [r3, #13]
 8015e28:	e00f      	b.n	8015e4a <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8015e2a:	693b      	ldr	r3, [r7, #16]
 8015e2c:	2206      	movs	r2, #6
 8015e2e:	4928      	ldr	r1, [pc, #160]	@ (8015ed0 <ethernet_input+0x118>)
 8015e30:	4618      	mov	r0, r3
 8015e32:	f000 fb38 	bl	80164a6 <memcmp>
 8015e36:	4603      	mov	r3, r0
 8015e38:	2b00      	cmp	r3, #0
 8015e3a:	d106      	bne.n	8015e4a <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8015e3c:	687b      	ldr	r3, [r7, #4]
 8015e3e:	7b5b      	ldrb	r3, [r3, #13]
 8015e40:	f043 0308 	orr.w	r3, r3, #8
 8015e44:	b2da      	uxtb	r2, r3
 8015e46:	687b      	ldr	r3, [r7, #4]
 8015e48:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8015e4a:	89fb      	ldrh	r3, [r7, #14]
 8015e4c:	2b08      	cmp	r3, #8
 8015e4e:	d003      	beq.n	8015e58 <ethernet_input+0xa0>
 8015e50:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 8015e54:	d014      	beq.n	8015e80 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8015e56:	e032      	b.n	8015ebe <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8015e58:	683b      	ldr	r3, [r7, #0]
 8015e5a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015e5e:	f003 0308 	and.w	r3, r3, #8
 8015e62:	2b00      	cmp	r3, #0
 8015e64:	d024      	beq.n	8015eb0 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8015e66:	8afb      	ldrh	r3, [r7, #22]
 8015e68:	4619      	mov	r1, r3
 8015e6a:	6878      	ldr	r0, [r7, #4]
 8015e6c:	f7f7 f88c 	bl	800cf88 <pbuf_remove_header>
 8015e70:	4603      	mov	r3, r0
 8015e72:	2b00      	cmp	r3, #0
 8015e74:	d11e      	bne.n	8015eb4 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8015e76:	6839      	ldr	r1, [r7, #0]
 8015e78:	6878      	ldr	r0, [r7, #4]
 8015e7a:	f7fe fdf7 	bl	8014a6c <ip4_input>
      break;
 8015e7e:	e013      	b.n	8015ea8 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8015e80:	683b      	ldr	r3, [r7, #0]
 8015e82:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015e86:	f003 0308 	and.w	r3, r3, #8
 8015e8a:	2b00      	cmp	r3, #0
 8015e8c:	d014      	beq.n	8015eb8 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8015e8e:	8afb      	ldrh	r3, [r7, #22]
 8015e90:	4619      	mov	r1, r3
 8015e92:	6878      	ldr	r0, [r7, #4]
 8015e94:	f7f7 f878 	bl	800cf88 <pbuf_remove_header>
 8015e98:	4603      	mov	r3, r0
 8015e9a:	2b00      	cmp	r3, #0
 8015e9c:	d10e      	bne.n	8015ebc <ethernet_input+0x104>
        etharp_input(p, netif);
 8015e9e:	6839      	ldr	r1, [r7, #0]
 8015ea0:	6878      	ldr	r0, [r7, #4]
 8015ea2:	f7fd ff97 	bl	8013dd4 <etharp_input>
      break;
 8015ea6:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8015ea8:	2300      	movs	r3, #0
 8015eaa:	e00c      	b.n	8015ec6 <ethernet_input+0x10e>
    goto free_and_return;
 8015eac:	bf00      	nop
 8015eae:	e006      	b.n	8015ebe <ethernet_input+0x106>
        goto free_and_return;
 8015eb0:	bf00      	nop
 8015eb2:	e004      	b.n	8015ebe <ethernet_input+0x106>
        goto free_and_return;
 8015eb4:	bf00      	nop
 8015eb6:	e002      	b.n	8015ebe <ethernet_input+0x106>
        goto free_and_return;
 8015eb8:	bf00      	nop
 8015eba:	e000      	b.n	8015ebe <ethernet_input+0x106>
        goto free_and_return;
 8015ebc:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8015ebe:	6878      	ldr	r0, [r7, #4]
 8015ec0:	f7f7 f8e8 	bl	800d094 <pbuf_free>
  return ERR_OK;
 8015ec4:	2300      	movs	r3, #0
}
 8015ec6:	4618      	mov	r0, r3
 8015ec8:	3718      	adds	r7, #24
 8015eca:	46bd      	mov	sp, r7
 8015ecc:	bd80      	pop	{r7, pc}
 8015ece:	bf00      	nop
 8015ed0:	0801a5cc 	.word	0x0801a5cc

08015ed4 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8015ed4:	b580      	push	{r7, lr}
 8015ed6:	b086      	sub	sp, #24
 8015ed8:	af00      	add	r7, sp, #0
 8015eda:	60f8      	str	r0, [r7, #12]
 8015edc:	60b9      	str	r1, [r7, #8]
 8015ede:	607a      	str	r2, [r7, #4]
 8015ee0:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8015ee2:	8c3b      	ldrh	r3, [r7, #32]
 8015ee4:	4618      	mov	r0, r3
 8015ee6:	f7f5 fa1d 	bl	800b324 <lwip_htons>
 8015eea:	4603      	mov	r3, r0
 8015eec:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8015eee:	210e      	movs	r1, #14
 8015ef0:	68b8      	ldr	r0, [r7, #8]
 8015ef2:	f7f7 f839 	bl	800cf68 <pbuf_add_header>
 8015ef6:	4603      	mov	r3, r0
 8015ef8:	2b00      	cmp	r3, #0
 8015efa:	d125      	bne.n	8015f48 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8015efc:	68bb      	ldr	r3, [r7, #8]
 8015efe:	685b      	ldr	r3, [r3, #4]
 8015f00:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8015f02:	693b      	ldr	r3, [r7, #16]
 8015f04:	8afa      	ldrh	r2, [r7, #22]
 8015f06:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8015f08:	693b      	ldr	r3, [r7, #16]
 8015f0a:	2206      	movs	r2, #6
 8015f0c:	6839      	ldr	r1, [r7, #0]
 8015f0e:	4618      	mov	r0, r3
 8015f10:	f000 fbc7 	bl	80166a2 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8015f14:	693b      	ldr	r3, [r7, #16]
 8015f16:	3306      	adds	r3, #6
 8015f18:	2206      	movs	r2, #6
 8015f1a:	6879      	ldr	r1, [r7, #4]
 8015f1c:	4618      	mov	r0, r3
 8015f1e:	f000 fbc0 	bl	80166a2 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8015f22:	68fb      	ldr	r3, [r7, #12]
 8015f24:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8015f28:	2b06      	cmp	r3, #6
 8015f2a:	d006      	beq.n	8015f3a <ethernet_output+0x66>
 8015f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8015f58 <ethernet_output+0x84>)
 8015f2e:	f44f 7299 	mov.w	r2, #306	@ 0x132
 8015f32:	490a      	ldr	r1, [pc, #40]	@ (8015f5c <ethernet_output+0x88>)
 8015f34:	480a      	ldr	r0, [pc, #40]	@ (8015f60 <ethernet_output+0x8c>)
 8015f36:	f000 fa2b 	bl	8016390 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8015f3a:	68fb      	ldr	r3, [r7, #12]
 8015f3c:	699b      	ldr	r3, [r3, #24]
 8015f3e:	68b9      	ldr	r1, [r7, #8]
 8015f40:	68f8      	ldr	r0, [r7, #12]
 8015f42:	4798      	blx	r3
 8015f44:	4603      	mov	r3, r0
 8015f46:	e002      	b.n	8015f4e <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8015f48:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8015f4a:	f06f 0301 	mvn.w	r3, #1
}
 8015f4e:	4618      	mov	r0, r3
 8015f50:	3718      	adds	r7, #24
 8015f52:	46bd      	mov	sp, r7
 8015f54:	bd80      	pop	{r7, pc}
 8015f56:	bf00      	nop
 8015f58:	0801a3e0 	.word	0x0801a3e0
 8015f5c:	0801a418 	.word	0x0801a418
 8015f60:	0801a44c 	.word	0x0801a44c

08015f64 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8015f64:	b580      	push	{r7, lr}
 8015f66:	b086      	sub	sp, #24
 8015f68:	af00      	add	r7, sp, #0
 8015f6a:	6078      	str	r0, [r7, #4]
 8015f6c:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 8015f6e:	683b      	ldr	r3, [r7, #0]
 8015f70:	60bb      	str	r3, [r7, #8]
 8015f72:	2304      	movs	r3, #4
 8015f74:	60fb      	str	r3, [r7, #12]
 8015f76:	2300      	movs	r3, #0
 8015f78:	613b      	str	r3, [r7, #16]
 8015f7a:	2300      	movs	r3, #0
 8015f7c:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 8015f7e:	f107 0308 	add.w	r3, r7, #8
 8015f82:	2100      	movs	r1, #0
 8015f84:	4618      	mov	r0, r3
 8015f86:	f7f1 ffed 	bl	8007f64 <osMessageCreate>
 8015f8a:	4602      	mov	r2, r0
 8015f8c:	687b      	ldr	r3, [r7, #4]
 8015f8e:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8015f90:	687b      	ldr	r3, [r7, #4]
 8015f92:	681b      	ldr	r3, [r3, #0]
 8015f94:	2b00      	cmp	r3, #0
 8015f96:	d102      	bne.n	8015f9e <sys_mbox_new+0x3a>
    return ERR_MEM;
 8015f98:	f04f 33ff 	mov.w	r3, #4294967295
 8015f9c:	e000      	b.n	8015fa0 <sys_mbox_new+0x3c>

  return ERR_OK;
 8015f9e:	2300      	movs	r3, #0
}
 8015fa0:	4618      	mov	r0, r3
 8015fa2:	3718      	adds	r7, #24
 8015fa4:	46bd      	mov	sp, r7
 8015fa6:	bd80      	pop	{r7, pc}

08015fa8 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8015fa8:	b580      	push	{r7, lr}
 8015faa:	b084      	sub	sp, #16
 8015fac:	af00      	add	r7, sp, #0
 8015fae:	6078      	str	r0, [r7, #4]
 8015fb0:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 8015fb2:	687b      	ldr	r3, [r7, #4]
 8015fb4:	681b      	ldr	r3, [r3, #0]
 8015fb6:	6839      	ldr	r1, [r7, #0]
 8015fb8:	2200      	movs	r2, #0
 8015fba:	4618      	mov	r0, r3
 8015fbc:	f7f1 fffa 	bl	8007fb4 <osMessagePut>
 8015fc0:	4603      	mov	r3, r0
 8015fc2:	2b00      	cmp	r3, #0
 8015fc4:	d102      	bne.n	8015fcc <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 8015fc6:	2300      	movs	r3, #0
 8015fc8:	73fb      	strb	r3, [r7, #15]
 8015fca:	e001      	b.n	8015fd0 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8015fcc:	23ff      	movs	r3, #255	@ 0xff
 8015fce:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8015fd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015fd4:	4618      	mov	r0, r3
 8015fd6:	3710      	adds	r7, #16
 8015fd8:	46bd      	mov	sp, r7
 8015fda:	bd80      	pop	{r7, pc}

08015fdc <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8015fdc:	b580      	push	{r7, lr}
 8015fde:	b08c      	sub	sp, #48	@ 0x30
 8015fe0:	af00      	add	r7, sp, #0
 8015fe2:	61f8      	str	r0, [r7, #28]
 8015fe4:	61b9      	str	r1, [r7, #24]
 8015fe6:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 8015fe8:	f7f1 fded 	bl	8007bc6 <osKernelSysTick>
 8015fec:	62f8      	str	r0, [r7, #44]	@ 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 8015fee:	697b      	ldr	r3, [r7, #20]
 8015ff0:	2b00      	cmp	r3, #0
 8015ff2:	d017      	beq.n	8016024 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 8015ff4:	69fb      	ldr	r3, [r7, #28]
 8015ff6:	6819      	ldr	r1, [r3, #0]
 8015ff8:	f107 0320 	add.w	r3, r7, #32
 8015ffc:	697a      	ldr	r2, [r7, #20]
 8015ffe:	4618      	mov	r0, r3
 8016000:	f7f2 f818 	bl	8008034 <osMessageGet>

    if(event.status == osEventMessage)
 8016004:	6a3b      	ldr	r3, [r7, #32]
 8016006:	2b10      	cmp	r3, #16
 8016008:	d109      	bne.n	801601e <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 801600a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801600c:	461a      	mov	r2, r3
 801600e:	69bb      	ldr	r3, [r7, #24]
 8016010:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 8016012:	f7f1 fdd8 	bl	8007bc6 <osKernelSysTick>
 8016016:	4602      	mov	r2, r0
 8016018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801601a:	1ad3      	subs	r3, r2, r3
 801601c:	e019      	b.n	8016052 <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801601e:	f04f 33ff 	mov.w	r3, #4294967295
 8016022:	e016      	b.n	8016052 <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 8016024:	69fb      	ldr	r3, [r7, #28]
 8016026:	6819      	ldr	r1, [r3, #0]
 8016028:	463b      	mov	r3, r7
 801602a:	f04f 32ff 	mov.w	r2, #4294967295
 801602e:	4618      	mov	r0, r3
 8016030:	f7f2 f800 	bl	8008034 <osMessageGet>
 8016034:	f107 0320 	add.w	r3, r7, #32
 8016038:	463a      	mov	r2, r7
 801603a:	ca07      	ldmia	r2, {r0, r1, r2}
 801603c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 8016040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016042:	461a      	mov	r2, r3
 8016044:	69bb      	ldr	r3, [r7, #24]
 8016046:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 8016048:	f7f1 fdbd 	bl	8007bc6 <osKernelSysTick>
 801604c:	4602      	mov	r2, r0
 801604e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016050:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 8016052:	4618      	mov	r0, r3
 8016054:	3730      	adds	r7, #48	@ 0x30
 8016056:	46bd      	mov	sp, r7
 8016058:	bd80      	pop	{r7, pc}

0801605a <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801605a:	b480      	push	{r7}
 801605c:	b083      	sub	sp, #12
 801605e:	af00      	add	r7, sp, #0
 8016060:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 8016062:	687b      	ldr	r3, [r7, #4]
 8016064:	681b      	ldr	r3, [r3, #0]
 8016066:	2b00      	cmp	r3, #0
 8016068:	d101      	bne.n	801606e <sys_mbox_valid+0x14>
    return 0;
 801606a:	2300      	movs	r3, #0
 801606c:	e000      	b.n	8016070 <sys_mbox_valid+0x16>
  else
    return 1;
 801606e:	2301      	movs	r3, #1
}
 8016070:	4618      	mov	r0, r3
 8016072:	370c      	adds	r7, #12
 8016074:	46bd      	mov	sp, r7
 8016076:	f85d 7b04 	ldr.w	r7, [sp], #4
 801607a:	4770      	bx	lr

0801607c <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801607c:	b580      	push	{r7, lr}
 801607e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8016080:	4803      	ldr	r0, [pc, #12]	@ (8016090 <sys_init+0x14>)
 8016082:	f7f1 fe1c 	bl	8007cbe <osMutexCreate>
 8016086:	4603      	mov	r3, r0
 8016088:	4a02      	ldr	r2, [pc, #8]	@ (8016094 <sys_init+0x18>)
 801608a:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 801608c:	bf00      	nop
 801608e:	bd80      	pop	{r7, pc}
 8016090:	0801a5dc 	.word	0x0801a5dc
 8016094:	20066924 	.word	0x20066924

08016098 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8016098:	b580      	push	{r7, lr}
 801609a:	b084      	sub	sp, #16
 801609c:	af00      	add	r7, sp, #0
 801609e:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 80160a0:	2300      	movs	r3, #0
 80160a2:	60bb      	str	r3, [r7, #8]
 80160a4:	2300      	movs	r3, #0
 80160a6:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 80160a8:	f107 0308 	add.w	r3, r7, #8
 80160ac:	4618      	mov	r0, r3
 80160ae:	f7f1 fe06 	bl	8007cbe <osMutexCreate>
 80160b2:	4602      	mov	r2, r0
 80160b4:	687b      	ldr	r3, [r7, #4]
 80160b6:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 80160b8:	687b      	ldr	r3, [r7, #4]
 80160ba:	681b      	ldr	r3, [r3, #0]
 80160bc:	2b00      	cmp	r3, #0
 80160be:	d102      	bne.n	80160c6 <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 80160c0:	f04f 33ff 	mov.w	r3, #4294967295
 80160c4:	e000      	b.n	80160c8 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 80160c6:	2300      	movs	r3, #0
}
 80160c8:	4618      	mov	r0, r3
 80160ca:	3710      	adds	r7, #16
 80160cc:	46bd      	mov	sp, r7
 80160ce:	bd80      	pop	{r7, pc}

080160d0 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 80160d0:	b580      	push	{r7, lr}
 80160d2:	b082      	sub	sp, #8
 80160d4:	af00      	add	r7, sp, #0
 80160d6:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 80160d8:	687b      	ldr	r3, [r7, #4]
 80160da:	681b      	ldr	r3, [r3, #0]
 80160dc:	f04f 31ff 	mov.w	r1, #4294967295
 80160e0:	4618      	mov	r0, r3
 80160e2:	f7f1 fe05 	bl	8007cf0 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 80160e6:	bf00      	nop
 80160e8:	3708      	adds	r7, #8
 80160ea:	46bd      	mov	sp, r7
 80160ec:	bd80      	pop	{r7, pc}

080160ee <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 80160ee:	b580      	push	{r7, lr}
 80160f0:	b082      	sub	sp, #8
 80160f2:	af00      	add	r7, sp, #0
 80160f4:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 80160f6:	687b      	ldr	r3, [r7, #4]
 80160f8:	681b      	ldr	r3, [r3, #0]
 80160fa:	4618      	mov	r0, r3
 80160fc:	f7f1 fe46 	bl	8007d8c <osMutexRelease>
}
 8016100:	bf00      	nop
 8016102:	3708      	adds	r7, #8
 8016104:	46bd      	mov	sp, r7
 8016106:	bd80      	pop	{r7, pc}

08016108 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8016108:	b580      	push	{r7, lr}
 801610a:	b08c      	sub	sp, #48	@ 0x30
 801610c:	af00      	add	r7, sp, #0
 801610e:	60f8      	str	r0, [r7, #12]
 8016110:	60b9      	str	r1, [r7, #8]
 8016112:	607a      	str	r2, [r7, #4]
 8016114:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8016116:	f107 0314 	add.w	r3, r7, #20
 801611a:	2200      	movs	r2, #0
 801611c:	601a      	str	r2, [r3, #0]
 801611e:	605a      	str	r2, [r3, #4]
 8016120:	609a      	str	r2, [r3, #8]
 8016122:	60da      	str	r2, [r3, #12]
 8016124:	611a      	str	r2, [r3, #16]
 8016126:	615a      	str	r2, [r3, #20]
 8016128:	619a      	str	r2, [r3, #24]
 801612a:	68fb      	ldr	r3, [r7, #12]
 801612c:	617b      	str	r3, [r7, #20]
 801612e:	68bb      	ldr	r3, [r7, #8]
 8016130:	61bb      	str	r3, [r7, #24]
 8016132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016134:	b21b      	sxth	r3, r3
 8016136:	83bb      	strh	r3, [r7, #28]
 8016138:	683b      	ldr	r3, [r7, #0]
 801613a:	627b      	str	r3, [r7, #36]	@ 0x24
  return osThreadCreate(&os_thread_def, arg);
 801613c:	f107 0314 	add.w	r3, r7, #20
 8016140:	6879      	ldr	r1, [r7, #4]
 8016142:	4618      	mov	r0, r3
 8016144:	f7f1 fd4f 	bl	8007be6 <osThreadCreate>
 8016148:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801614a:	4618      	mov	r0, r3
 801614c:	3730      	adds	r7, #48	@ 0x30
 801614e:	46bd      	mov	sp, r7
 8016150:	bd80      	pop	{r7, pc}
	...

08016154 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8016154:	b580      	push	{r7, lr}
 8016156:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 8016158:	4b04      	ldr	r3, [pc, #16]	@ (801616c <sys_arch_protect+0x18>)
 801615a:	681b      	ldr	r3, [r3, #0]
 801615c:	f04f 31ff 	mov.w	r1, #4294967295
 8016160:	4618      	mov	r0, r3
 8016162:	f7f1 fdc5 	bl	8007cf0 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 8016166:	2301      	movs	r3, #1
}
 8016168:	4618      	mov	r0, r3
 801616a:	bd80      	pop	{r7, pc}
 801616c:	20066924 	.word	0x20066924

08016170 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8016170:	b580      	push	{r7, lr}
 8016172:	b082      	sub	sp, #8
 8016174:	af00      	add	r7, sp, #0
 8016176:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8016178:	4b04      	ldr	r3, [pc, #16]	@ (801618c <sys_arch_unprotect+0x1c>)
 801617a:	681b      	ldr	r3, [r3, #0]
 801617c:	4618      	mov	r0, r3
 801617e:	f7f1 fe05 	bl	8007d8c <osMutexRelease>
}
 8016182:	bf00      	nop
 8016184:	3708      	adds	r7, #8
 8016186:	46bd      	mov	sp, r7
 8016188:	bd80      	pop	{r7, pc}
 801618a:	bf00      	nop
 801618c:	20066924 	.word	0x20066924

08016190 <rand>:
 8016190:	4b16      	ldr	r3, [pc, #88]	@ (80161ec <rand+0x5c>)
 8016192:	b510      	push	{r4, lr}
 8016194:	681c      	ldr	r4, [r3, #0]
 8016196:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016198:	b9b3      	cbnz	r3, 80161c8 <rand+0x38>
 801619a:	2018      	movs	r0, #24
 801619c:	f000 faf8 	bl	8016790 <malloc>
 80161a0:	4602      	mov	r2, r0
 80161a2:	6320      	str	r0, [r4, #48]	@ 0x30
 80161a4:	b920      	cbnz	r0, 80161b0 <rand+0x20>
 80161a6:	4b12      	ldr	r3, [pc, #72]	@ (80161f0 <rand+0x60>)
 80161a8:	4812      	ldr	r0, [pc, #72]	@ (80161f4 <rand+0x64>)
 80161aa:	2152      	movs	r1, #82	@ 0x52
 80161ac:	f000 fa88 	bl	80166c0 <__assert_func>
 80161b0:	4911      	ldr	r1, [pc, #68]	@ (80161f8 <rand+0x68>)
 80161b2:	4b12      	ldr	r3, [pc, #72]	@ (80161fc <rand+0x6c>)
 80161b4:	e9c0 1300 	strd	r1, r3, [r0]
 80161b8:	4b11      	ldr	r3, [pc, #68]	@ (8016200 <rand+0x70>)
 80161ba:	6083      	str	r3, [r0, #8]
 80161bc:	230b      	movs	r3, #11
 80161be:	8183      	strh	r3, [r0, #12]
 80161c0:	2100      	movs	r1, #0
 80161c2:	2001      	movs	r0, #1
 80161c4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80161c8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80161ca:	480e      	ldr	r0, [pc, #56]	@ (8016204 <rand+0x74>)
 80161cc:	690b      	ldr	r3, [r1, #16]
 80161ce:	694c      	ldr	r4, [r1, #20]
 80161d0:	4a0d      	ldr	r2, [pc, #52]	@ (8016208 <rand+0x78>)
 80161d2:	4358      	muls	r0, r3
 80161d4:	fb02 0004 	mla	r0, r2, r4, r0
 80161d8:	fba3 3202 	umull	r3, r2, r3, r2
 80161dc:	3301      	adds	r3, #1
 80161de:	eb40 0002 	adc.w	r0, r0, r2
 80161e2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80161e6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80161ea:	bd10      	pop	{r4, pc}
 80161ec:	2000003c 	.word	0x2000003c
 80161f0:	0801a5e4 	.word	0x0801a5e4
 80161f4:	0801a5fb 	.word	0x0801a5fb
 80161f8:	abcd330e 	.word	0xabcd330e
 80161fc:	e66d1234 	.word	0xe66d1234
 8016200:	0005deec 	.word	0x0005deec
 8016204:	5851f42d 	.word	0x5851f42d
 8016208:	4c957f2d 	.word	0x4c957f2d

0801620c <std>:
 801620c:	2300      	movs	r3, #0
 801620e:	b510      	push	{r4, lr}
 8016210:	4604      	mov	r4, r0
 8016212:	e9c0 3300 	strd	r3, r3, [r0]
 8016216:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801621a:	6083      	str	r3, [r0, #8]
 801621c:	8181      	strh	r1, [r0, #12]
 801621e:	6643      	str	r3, [r0, #100]	@ 0x64
 8016220:	81c2      	strh	r2, [r0, #14]
 8016222:	6183      	str	r3, [r0, #24]
 8016224:	4619      	mov	r1, r3
 8016226:	2208      	movs	r2, #8
 8016228:	305c      	adds	r0, #92	@ 0x5c
 801622a:	f000 f966 	bl	80164fa <memset>
 801622e:	4b0d      	ldr	r3, [pc, #52]	@ (8016264 <std+0x58>)
 8016230:	6263      	str	r3, [r4, #36]	@ 0x24
 8016232:	4b0d      	ldr	r3, [pc, #52]	@ (8016268 <std+0x5c>)
 8016234:	62a3      	str	r3, [r4, #40]	@ 0x28
 8016236:	4b0d      	ldr	r3, [pc, #52]	@ (801626c <std+0x60>)
 8016238:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801623a:	4b0d      	ldr	r3, [pc, #52]	@ (8016270 <std+0x64>)
 801623c:	6323      	str	r3, [r4, #48]	@ 0x30
 801623e:	4b0d      	ldr	r3, [pc, #52]	@ (8016274 <std+0x68>)
 8016240:	6224      	str	r4, [r4, #32]
 8016242:	429c      	cmp	r4, r3
 8016244:	d006      	beq.n	8016254 <std+0x48>
 8016246:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801624a:	4294      	cmp	r4, r2
 801624c:	d002      	beq.n	8016254 <std+0x48>
 801624e:	33d0      	adds	r3, #208	@ 0xd0
 8016250:	429c      	cmp	r4, r3
 8016252:	d105      	bne.n	8016260 <std+0x54>
 8016254:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8016258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801625c:	f000 ba1e 	b.w	801669c <__retarget_lock_init_recursive>
 8016260:	bd10      	pop	{r4, pc}
 8016262:	bf00      	nop
 8016264:	08016421 	.word	0x08016421
 8016268:	08016443 	.word	0x08016443
 801626c:	0801647b 	.word	0x0801647b
 8016270:	0801649f 	.word	0x0801649f
 8016274:	20066928 	.word	0x20066928

08016278 <stdio_exit_handler>:
 8016278:	4a02      	ldr	r2, [pc, #8]	@ (8016284 <stdio_exit_handler+0xc>)
 801627a:	4903      	ldr	r1, [pc, #12]	@ (8016288 <stdio_exit_handler+0x10>)
 801627c:	4803      	ldr	r0, [pc, #12]	@ (801628c <stdio_exit_handler+0x14>)
 801627e:	f000 b869 	b.w	8016354 <_fwalk_sglue>
 8016282:	bf00      	nop
 8016284:	20000030 	.word	0x20000030
 8016288:	08017251 	.word	0x08017251
 801628c:	20000040 	.word	0x20000040

08016290 <cleanup_stdio>:
 8016290:	6841      	ldr	r1, [r0, #4]
 8016292:	4b0c      	ldr	r3, [pc, #48]	@ (80162c4 <cleanup_stdio+0x34>)
 8016294:	4299      	cmp	r1, r3
 8016296:	b510      	push	{r4, lr}
 8016298:	4604      	mov	r4, r0
 801629a:	d001      	beq.n	80162a0 <cleanup_stdio+0x10>
 801629c:	f000 ffd8 	bl	8017250 <_fflush_r>
 80162a0:	68a1      	ldr	r1, [r4, #8]
 80162a2:	4b09      	ldr	r3, [pc, #36]	@ (80162c8 <cleanup_stdio+0x38>)
 80162a4:	4299      	cmp	r1, r3
 80162a6:	d002      	beq.n	80162ae <cleanup_stdio+0x1e>
 80162a8:	4620      	mov	r0, r4
 80162aa:	f000 ffd1 	bl	8017250 <_fflush_r>
 80162ae:	68e1      	ldr	r1, [r4, #12]
 80162b0:	4b06      	ldr	r3, [pc, #24]	@ (80162cc <cleanup_stdio+0x3c>)
 80162b2:	4299      	cmp	r1, r3
 80162b4:	d004      	beq.n	80162c0 <cleanup_stdio+0x30>
 80162b6:	4620      	mov	r0, r4
 80162b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80162bc:	f000 bfc8 	b.w	8017250 <_fflush_r>
 80162c0:	bd10      	pop	{r4, pc}
 80162c2:	bf00      	nop
 80162c4:	20066928 	.word	0x20066928
 80162c8:	20066990 	.word	0x20066990
 80162cc:	200669f8 	.word	0x200669f8

080162d0 <global_stdio_init.part.0>:
 80162d0:	b510      	push	{r4, lr}
 80162d2:	4b0b      	ldr	r3, [pc, #44]	@ (8016300 <global_stdio_init.part.0+0x30>)
 80162d4:	4c0b      	ldr	r4, [pc, #44]	@ (8016304 <global_stdio_init.part.0+0x34>)
 80162d6:	4a0c      	ldr	r2, [pc, #48]	@ (8016308 <global_stdio_init.part.0+0x38>)
 80162d8:	601a      	str	r2, [r3, #0]
 80162da:	4620      	mov	r0, r4
 80162dc:	2200      	movs	r2, #0
 80162de:	2104      	movs	r1, #4
 80162e0:	f7ff ff94 	bl	801620c <std>
 80162e4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80162e8:	2201      	movs	r2, #1
 80162ea:	2109      	movs	r1, #9
 80162ec:	f7ff ff8e 	bl	801620c <std>
 80162f0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80162f4:	2202      	movs	r2, #2
 80162f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80162fa:	2112      	movs	r1, #18
 80162fc:	f7ff bf86 	b.w	801620c <std>
 8016300:	20066a60 	.word	0x20066a60
 8016304:	20066928 	.word	0x20066928
 8016308:	08016279 	.word	0x08016279

0801630c <__sfp_lock_acquire>:
 801630c:	4801      	ldr	r0, [pc, #4]	@ (8016314 <__sfp_lock_acquire+0x8>)
 801630e:	f000 b9c6 	b.w	801669e <__retarget_lock_acquire_recursive>
 8016312:	bf00      	nop
 8016314:	20066a69 	.word	0x20066a69

08016318 <__sfp_lock_release>:
 8016318:	4801      	ldr	r0, [pc, #4]	@ (8016320 <__sfp_lock_release+0x8>)
 801631a:	f000 b9c1 	b.w	80166a0 <__retarget_lock_release_recursive>
 801631e:	bf00      	nop
 8016320:	20066a69 	.word	0x20066a69

08016324 <__sinit>:
 8016324:	b510      	push	{r4, lr}
 8016326:	4604      	mov	r4, r0
 8016328:	f7ff fff0 	bl	801630c <__sfp_lock_acquire>
 801632c:	6a23      	ldr	r3, [r4, #32]
 801632e:	b11b      	cbz	r3, 8016338 <__sinit+0x14>
 8016330:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016334:	f7ff bff0 	b.w	8016318 <__sfp_lock_release>
 8016338:	4b04      	ldr	r3, [pc, #16]	@ (801634c <__sinit+0x28>)
 801633a:	6223      	str	r3, [r4, #32]
 801633c:	4b04      	ldr	r3, [pc, #16]	@ (8016350 <__sinit+0x2c>)
 801633e:	681b      	ldr	r3, [r3, #0]
 8016340:	2b00      	cmp	r3, #0
 8016342:	d1f5      	bne.n	8016330 <__sinit+0xc>
 8016344:	f7ff ffc4 	bl	80162d0 <global_stdio_init.part.0>
 8016348:	e7f2      	b.n	8016330 <__sinit+0xc>
 801634a:	bf00      	nop
 801634c:	08016291 	.word	0x08016291
 8016350:	20066a60 	.word	0x20066a60

08016354 <_fwalk_sglue>:
 8016354:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016358:	4607      	mov	r7, r0
 801635a:	4688      	mov	r8, r1
 801635c:	4614      	mov	r4, r2
 801635e:	2600      	movs	r6, #0
 8016360:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8016364:	f1b9 0901 	subs.w	r9, r9, #1
 8016368:	d505      	bpl.n	8016376 <_fwalk_sglue+0x22>
 801636a:	6824      	ldr	r4, [r4, #0]
 801636c:	2c00      	cmp	r4, #0
 801636e:	d1f7      	bne.n	8016360 <_fwalk_sglue+0xc>
 8016370:	4630      	mov	r0, r6
 8016372:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016376:	89ab      	ldrh	r3, [r5, #12]
 8016378:	2b01      	cmp	r3, #1
 801637a:	d907      	bls.n	801638c <_fwalk_sglue+0x38>
 801637c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016380:	3301      	adds	r3, #1
 8016382:	d003      	beq.n	801638c <_fwalk_sglue+0x38>
 8016384:	4629      	mov	r1, r5
 8016386:	4638      	mov	r0, r7
 8016388:	47c0      	blx	r8
 801638a:	4306      	orrs	r6, r0
 801638c:	3568      	adds	r5, #104	@ 0x68
 801638e:	e7e9      	b.n	8016364 <_fwalk_sglue+0x10>

08016390 <iprintf>:
 8016390:	b40f      	push	{r0, r1, r2, r3}
 8016392:	b507      	push	{r0, r1, r2, lr}
 8016394:	4906      	ldr	r1, [pc, #24]	@ (80163b0 <iprintf+0x20>)
 8016396:	ab04      	add	r3, sp, #16
 8016398:	6808      	ldr	r0, [r1, #0]
 801639a:	f853 2b04 	ldr.w	r2, [r3], #4
 801639e:	6881      	ldr	r1, [r0, #8]
 80163a0:	9301      	str	r3, [sp, #4]
 80163a2:	f000 fc2d 	bl	8016c00 <_vfiprintf_r>
 80163a6:	b003      	add	sp, #12
 80163a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80163ac:	b004      	add	sp, #16
 80163ae:	4770      	bx	lr
 80163b0:	2000003c 	.word	0x2000003c

080163b4 <sniprintf>:
 80163b4:	b40c      	push	{r2, r3}
 80163b6:	b530      	push	{r4, r5, lr}
 80163b8:	4b18      	ldr	r3, [pc, #96]	@ (801641c <sniprintf+0x68>)
 80163ba:	1e0c      	subs	r4, r1, #0
 80163bc:	681d      	ldr	r5, [r3, #0]
 80163be:	b09d      	sub	sp, #116	@ 0x74
 80163c0:	da08      	bge.n	80163d4 <sniprintf+0x20>
 80163c2:	238b      	movs	r3, #139	@ 0x8b
 80163c4:	602b      	str	r3, [r5, #0]
 80163c6:	f04f 30ff 	mov.w	r0, #4294967295
 80163ca:	b01d      	add	sp, #116	@ 0x74
 80163cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80163d0:	b002      	add	sp, #8
 80163d2:	4770      	bx	lr
 80163d4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80163d8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80163dc:	f04f 0300 	mov.w	r3, #0
 80163e0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80163e2:	bf14      	ite	ne
 80163e4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80163e8:	4623      	moveq	r3, r4
 80163ea:	9304      	str	r3, [sp, #16]
 80163ec:	9307      	str	r3, [sp, #28]
 80163ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80163f2:	9002      	str	r0, [sp, #8]
 80163f4:	9006      	str	r0, [sp, #24]
 80163f6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80163fa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80163fc:	ab21      	add	r3, sp, #132	@ 0x84
 80163fe:	a902      	add	r1, sp, #8
 8016400:	4628      	mov	r0, r5
 8016402:	9301      	str	r3, [sp, #4]
 8016404:	f000 fad6 	bl	80169b4 <_svfiprintf_r>
 8016408:	1c43      	adds	r3, r0, #1
 801640a:	bfbc      	itt	lt
 801640c:	238b      	movlt	r3, #139	@ 0x8b
 801640e:	602b      	strlt	r3, [r5, #0]
 8016410:	2c00      	cmp	r4, #0
 8016412:	d0da      	beq.n	80163ca <sniprintf+0x16>
 8016414:	9b02      	ldr	r3, [sp, #8]
 8016416:	2200      	movs	r2, #0
 8016418:	701a      	strb	r2, [r3, #0]
 801641a:	e7d6      	b.n	80163ca <sniprintf+0x16>
 801641c:	2000003c 	.word	0x2000003c

08016420 <__sread>:
 8016420:	b510      	push	{r4, lr}
 8016422:	460c      	mov	r4, r1
 8016424:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016428:	f000 f8f0 	bl	801660c <_read_r>
 801642c:	2800      	cmp	r0, #0
 801642e:	bfab      	itete	ge
 8016430:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8016432:	89a3      	ldrhlt	r3, [r4, #12]
 8016434:	181b      	addge	r3, r3, r0
 8016436:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801643a:	bfac      	ite	ge
 801643c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801643e:	81a3      	strhlt	r3, [r4, #12]
 8016440:	bd10      	pop	{r4, pc}

08016442 <__swrite>:
 8016442:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016446:	461f      	mov	r7, r3
 8016448:	898b      	ldrh	r3, [r1, #12]
 801644a:	05db      	lsls	r3, r3, #23
 801644c:	4605      	mov	r5, r0
 801644e:	460c      	mov	r4, r1
 8016450:	4616      	mov	r6, r2
 8016452:	d505      	bpl.n	8016460 <__swrite+0x1e>
 8016454:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016458:	2302      	movs	r3, #2
 801645a:	2200      	movs	r2, #0
 801645c:	f000 f8c4 	bl	80165e8 <_lseek_r>
 8016460:	89a3      	ldrh	r3, [r4, #12]
 8016462:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016466:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801646a:	81a3      	strh	r3, [r4, #12]
 801646c:	4632      	mov	r2, r6
 801646e:	463b      	mov	r3, r7
 8016470:	4628      	mov	r0, r5
 8016472:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016476:	f000 b8db 	b.w	8016630 <_write_r>

0801647a <__sseek>:
 801647a:	b510      	push	{r4, lr}
 801647c:	460c      	mov	r4, r1
 801647e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016482:	f000 f8b1 	bl	80165e8 <_lseek_r>
 8016486:	1c43      	adds	r3, r0, #1
 8016488:	89a3      	ldrh	r3, [r4, #12]
 801648a:	bf15      	itete	ne
 801648c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801648e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8016492:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8016496:	81a3      	strheq	r3, [r4, #12]
 8016498:	bf18      	it	ne
 801649a:	81a3      	strhne	r3, [r4, #12]
 801649c:	bd10      	pop	{r4, pc}

0801649e <__sclose>:
 801649e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80164a2:	f000 b833 	b.w	801650c <_close_r>

080164a6 <memcmp>:
 80164a6:	b510      	push	{r4, lr}
 80164a8:	3901      	subs	r1, #1
 80164aa:	4402      	add	r2, r0
 80164ac:	4290      	cmp	r0, r2
 80164ae:	d101      	bne.n	80164b4 <memcmp+0xe>
 80164b0:	2000      	movs	r0, #0
 80164b2:	e005      	b.n	80164c0 <memcmp+0x1a>
 80164b4:	7803      	ldrb	r3, [r0, #0]
 80164b6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80164ba:	42a3      	cmp	r3, r4
 80164bc:	d001      	beq.n	80164c2 <memcmp+0x1c>
 80164be:	1b18      	subs	r0, r3, r4
 80164c0:	bd10      	pop	{r4, pc}
 80164c2:	3001      	adds	r0, #1
 80164c4:	e7f2      	b.n	80164ac <memcmp+0x6>

080164c6 <memmove>:
 80164c6:	4288      	cmp	r0, r1
 80164c8:	b510      	push	{r4, lr}
 80164ca:	eb01 0402 	add.w	r4, r1, r2
 80164ce:	d902      	bls.n	80164d6 <memmove+0x10>
 80164d0:	4284      	cmp	r4, r0
 80164d2:	4623      	mov	r3, r4
 80164d4:	d807      	bhi.n	80164e6 <memmove+0x20>
 80164d6:	1e43      	subs	r3, r0, #1
 80164d8:	42a1      	cmp	r1, r4
 80164da:	d008      	beq.n	80164ee <memmove+0x28>
 80164dc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80164e0:	f803 2f01 	strb.w	r2, [r3, #1]!
 80164e4:	e7f8      	b.n	80164d8 <memmove+0x12>
 80164e6:	4402      	add	r2, r0
 80164e8:	4601      	mov	r1, r0
 80164ea:	428a      	cmp	r2, r1
 80164ec:	d100      	bne.n	80164f0 <memmove+0x2a>
 80164ee:	bd10      	pop	{r4, pc}
 80164f0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80164f4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80164f8:	e7f7      	b.n	80164ea <memmove+0x24>

080164fa <memset>:
 80164fa:	4402      	add	r2, r0
 80164fc:	4603      	mov	r3, r0
 80164fe:	4293      	cmp	r3, r2
 8016500:	d100      	bne.n	8016504 <memset+0xa>
 8016502:	4770      	bx	lr
 8016504:	f803 1b01 	strb.w	r1, [r3], #1
 8016508:	e7f9      	b.n	80164fe <memset+0x4>
	...

0801650c <_close_r>:
 801650c:	b538      	push	{r3, r4, r5, lr}
 801650e:	4d06      	ldr	r5, [pc, #24]	@ (8016528 <_close_r+0x1c>)
 8016510:	2300      	movs	r3, #0
 8016512:	4604      	mov	r4, r0
 8016514:	4608      	mov	r0, r1
 8016516:	602b      	str	r3, [r5, #0]
 8016518:	f7ea ffd2 	bl	80014c0 <_close>
 801651c:	1c43      	adds	r3, r0, #1
 801651e:	d102      	bne.n	8016526 <_close_r+0x1a>
 8016520:	682b      	ldr	r3, [r5, #0]
 8016522:	b103      	cbz	r3, 8016526 <_close_r+0x1a>
 8016524:	6023      	str	r3, [r4, #0]
 8016526:	bd38      	pop	{r3, r4, r5, pc}
 8016528:	20066a64 	.word	0x20066a64

0801652c <_reclaim_reent>:
 801652c:	4b2d      	ldr	r3, [pc, #180]	@ (80165e4 <_reclaim_reent+0xb8>)
 801652e:	681b      	ldr	r3, [r3, #0]
 8016530:	4283      	cmp	r3, r0
 8016532:	b570      	push	{r4, r5, r6, lr}
 8016534:	4604      	mov	r4, r0
 8016536:	d053      	beq.n	80165e0 <_reclaim_reent+0xb4>
 8016538:	69c3      	ldr	r3, [r0, #28]
 801653a:	b31b      	cbz	r3, 8016584 <_reclaim_reent+0x58>
 801653c:	68db      	ldr	r3, [r3, #12]
 801653e:	b163      	cbz	r3, 801655a <_reclaim_reent+0x2e>
 8016540:	2500      	movs	r5, #0
 8016542:	69e3      	ldr	r3, [r4, #28]
 8016544:	68db      	ldr	r3, [r3, #12]
 8016546:	5959      	ldr	r1, [r3, r5]
 8016548:	b9b1      	cbnz	r1, 8016578 <_reclaim_reent+0x4c>
 801654a:	3504      	adds	r5, #4
 801654c:	2d80      	cmp	r5, #128	@ 0x80
 801654e:	d1f8      	bne.n	8016542 <_reclaim_reent+0x16>
 8016550:	69e3      	ldr	r3, [r4, #28]
 8016552:	4620      	mov	r0, r4
 8016554:	68d9      	ldr	r1, [r3, #12]
 8016556:	f000 f8d1 	bl	80166fc <_free_r>
 801655a:	69e3      	ldr	r3, [r4, #28]
 801655c:	6819      	ldr	r1, [r3, #0]
 801655e:	b111      	cbz	r1, 8016566 <_reclaim_reent+0x3a>
 8016560:	4620      	mov	r0, r4
 8016562:	f000 f8cb 	bl	80166fc <_free_r>
 8016566:	69e3      	ldr	r3, [r4, #28]
 8016568:	689d      	ldr	r5, [r3, #8]
 801656a:	b15d      	cbz	r5, 8016584 <_reclaim_reent+0x58>
 801656c:	4629      	mov	r1, r5
 801656e:	4620      	mov	r0, r4
 8016570:	682d      	ldr	r5, [r5, #0]
 8016572:	f000 f8c3 	bl	80166fc <_free_r>
 8016576:	e7f8      	b.n	801656a <_reclaim_reent+0x3e>
 8016578:	680e      	ldr	r6, [r1, #0]
 801657a:	4620      	mov	r0, r4
 801657c:	f000 f8be 	bl	80166fc <_free_r>
 8016580:	4631      	mov	r1, r6
 8016582:	e7e1      	b.n	8016548 <_reclaim_reent+0x1c>
 8016584:	6961      	ldr	r1, [r4, #20]
 8016586:	b111      	cbz	r1, 801658e <_reclaim_reent+0x62>
 8016588:	4620      	mov	r0, r4
 801658a:	f000 f8b7 	bl	80166fc <_free_r>
 801658e:	69e1      	ldr	r1, [r4, #28]
 8016590:	b111      	cbz	r1, 8016598 <_reclaim_reent+0x6c>
 8016592:	4620      	mov	r0, r4
 8016594:	f000 f8b2 	bl	80166fc <_free_r>
 8016598:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801659a:	b111      	cbz	r1, 80165a2 <_reclaim_reent+0x76>
 801659c:	4620      	mov	r0, r4
 801659e:	f000 f8ad 	bl	80166fc <_free_r>
 80165a2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80165a4:	b111      	cbz	r1, 80165ac <_reclaim_reent+0x80>
 80165a6:	4620      	mov	r0, r4
 80165a8:	f000 f8a8 	bl	80166fc <_free_r>
 80165ac:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80165ae:	b111      	cbz	r1, 80165b6 <_reclaim_reent+0x8a>
 80165b0:	4620      	mov	r0, r4
 80165b2:	f000 f8a3 	bl	80166fc <_free_r>
 80165b6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80165b8:	b111      	cbz	r1, 80165c0 <_reclaim_reent+0x94>
 80165ba:	4620      	mov	r0, r4
 80165bc:	f000 f89e 	bl	80166fc <_free_r>
 80165c0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80165c2:	b111      	cbz	r1, 80165ca <_reclaim_reent+0x9e>
 80165c4:	4620      	mov	r0, r4
 80165c6:	f000 f899 	bl	80166fc <_free_r>
 80165ca:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80165cc:	b111      	cbz	r1, 80165d4 <_reclaim_reent+0xa8>
 80165ce:	4620      	mov	r0, r4
 80165d0:	f000 f894 	bl	80166fc <_free_r>
 80165d4:	6a23      	ldr	r3, [r4, #32]
 80165d6:	b11b      	cbz	r3, 80165e0 <_reclaim_reent+0xb4>
 80165d8:	4620      	mov	r0, r4
 80165da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80165de:	4718      	bx	r3
 80165e0:	bd70      	pop	{r4, r5, r6, pc}
 80165e2:	bf00      	nop
 80165e4:	2000003c 	.word	0x2000003c

080165e8 <_lseek_r>:
 80165e8:	b538      	push	{r3, r4, r5, lr}
 80165ea:	4d07      	ldr	r5, [pc, #28]	@ (8016608 <_lseek_r+0x20>)
 80165ec:	4604      	mov	r4, r0
 80165ee:	4608      	mov	r0, r1
 80165f0:	4611      	mov	r1, r2
 80165f2:	2200      	movs	r2, #0
 80165f4:	602a      	str	r2, [r5, #0]
 80165f6:	461a      	mov	r2, r3
 80165f8:	f7ea ff89 	bl	800150e <_lseek>
 80165fc:	1c43      	adds	r3, r0, #1
 80165fe:	d102      	bne.n	8016606 <_lseek_r+0x1e>
 8016600:	682b      	ldr	r3, [r5, #0]
 8016602:	b103      	cbz	r3, 8016606 <_lseek_r+0x1e>
 8016604:	6023      	str	r3, [r4, #0]
 8016606:	bd38      	pop	{r3, r4, r5, pc}
 8016608:	20066a64 	.word	0x20066a64

0801660c <_read_r>:
 801660c:	b538      	push	{r3, r4, r5, lr}
 801660e:	4d07      	ldr	r5, [pc, #28]	@ (801662c <_read_r+0x20>)
 8016610:	4604      	mov	r4, r0
 8016612:	4608      	mov	r0, r1
 8016614:	4611      	mov	r1, r2
 8016616:	2200      	movs	r2, #0
 8016618:	602a      	str	r2, [r5, #0]
 801661a:	461a      	mov	r2, r3
 801661c:	f7ea ff17 	bl	800144e <_read>
 8016620:	1c43      	adds	r3, r0, #1
 8016622:	d102      	bne.n	801662a <_read_r+0x1e>
 8016624:	682b      	ldr	r3, [r5, #0]
 8016626:	b103      	cbz	r3, 801662a <_read_r+0x1e>
 8016628:	6023      	str	r3, [r4, #0]
 801662a:	bd38      	pop	{r3, r4, r5, pc}
 801662c:	20066a64 	.word	0x20066a64

08016630 <_write_r>:
 8016630:	b538      	push	{r3, r4, r5, lr}
 8016632:	4d07      	ldr	r5, [pc, #28]	@ (8016650 <_write_r+0x20>)
 8016634:	4604      	mov	r4, r0
 8016636:	4608      	mov	r0, r1
 8016638:	4611      	mov	r1, r2
 801663a:	2200      	movs	r2, #0
 801663c:	602a      	str	r2, [r5, #0]
 801663e:	461a      	mov	r2, r3
 8016640:	f7ea ff22 	bl	8001488 <_write>
 8016644:	1c43      	adds	r3, r0, #1
 8016646:	d102      	bne.n	801664e <_write_r+0x1e>
 8016648:	682b      	ldr	r3, [r5, #0]
 801664a:	b103      	cbz	r3, 801664e <_write_r+0x1e>
 801664c:	6023      	str	r3, [r4, #0]
 801664e:	bd38      	pop	{r3, r4, r5, pc}
 8016650:	20066a64 	.word	0x20066a64

08016654 <__libc_init_array>:
 8016654:	b570      	push	{r4, r5, r6, lr}
 8016656:	4d0d      	ldr	r5, [pc, #52]	@ (801668c <__libc_init_array+0x38>)
 8016658:	4c0d      	ldr	r4, [pc, #52]	@ (8016690 <__libc_init_array+0x3c>)
 801665a:	1b64      	subs	r4, r4, r5
 801665c:	10a4      	asrs	r4, r4, #2
 801665e:	2600      	movs	r6, #0
 8016660:	42a6      	cmp	r6, r4
 8016662:	d109      	bne.n	8016678 <__libc_init_array+0x24>
 8016664:	4d0b      	ldr	r5, [pc, #44]	@ (8016694 <__libc_init_array+0x40>)
 8016666:	4c0c      	ldr	r4, [pc, #48]	@ (8016698 <__libc_init_array+0x44>)
 8016668:	f000 ffd6 	bl	8017618 <_init>
 801666c:	1b64      	subs	r4, r4, r5
 801666e:	10a4      	asrs	r4, r4, #2
 8016670:	2600      	movs	r6, #0
 8016672:	42a6      	cmp	r6, r4
 8016674:	d105      	bne.n	8016682 <__libc_init_array+0x2e>
 8016676:	bd70      	pop	{r4, r5, r6, pc}
 8016678:	f855 3b04 	ldr.w	r3, [r5], #4
 801667c:	4798      	blx	r3
 801667e:	3601      	adds	r6, #1
 8016680:	e7ee      	b.n	8016660 <__libc_init_array+0xc>
 8016682:	f855 3b04 	ldr.w	r3, [r5], #4
 8016686:	4798      	blx	r3
 8016688:	3601      	adds	r6, #1
 801668a:	e7f2      	b.n	8016672 <__libc_init_array+0x1e>
 801668c:	0801a7cc 	.word	0x0801a7cc
 8016690:	0801a7cc 	.word	0x0801a7cc
 8016694:	0801a7cc 	.word	0x0801a7cc
 8016698:	0801a7d0 	.word	0x0801a7d0

0801669c <__retarget_lock_init_recursive>:
 801669c:	4770      	bx	lr

0801669e <__retarget_lock_acquire_recursive>:
 801669e:	4770      	bx	lr

080166a0 <__retarget_lock_release_recursive>:
 80166a0:	4770      	bx	lr

080166a2 <memcpy>:
 80166a2:	440a      	add	r2, r1
 80166a4:	4291      	cmp	r1, r2
 80166a6:	f100 33ff 	add.w	r3, r0, #4294967295
 80166aa:	d100      	bne.n	80166ae <memcpy+0xc>
 80166ac:	4770      	bx	lr
 80166ae:	b510      	push	{r4, lr}
 80166b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80166b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80166b8:	4291      	cmp	r1, r2
 80166ba:	d1f9      	bne.n	80166b0 <memcpy+0xe>
 80166bc:	bd10      	pop	{r4, pc}
	...

080166c0 <__assert_func>:
 80166c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80166c2:	4614      	mov	r4, r2
 80166c4:	461a      	mov	r2, r3
 80166c6:	4b09      	ldr	r3, [pc, #36]	@ (80166ec <__assert_func+0x2c>)
 80166c8:	681b      	ldr	r3, [r3, #0]
 80166ca:	4605      	mov	r5, r0
 80166cc:	68d8      	ldr	r0, [r3, #12]
 80166ce:	b14c      	cbz	r4, 80166e4 <__assert_func+0x24>
 80166d0:	4b07      	ldr	r3, [pc, #28]	@ (80166f0 <__assert_func+0x30>)
 80166d2:	9100      	str	r1, [sp, #0]
 80166d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80166d8:	4906      	ldr	r1, [pc, #24]	@ (80166f4 <__assert_func+0x34>)
 80166da:	462b      	mov	r3, r5
 80166dc:	f000 fde0 	bl	80172a0 <fiprintf>
 80166e0:	f000 fe94 	bl	801740c <abort>
 80166e4:	4b04      	ldr	r3, [pc, #16]	@ (80166f8 <__assert_func+0x38>)
 80166e6:	461c      	mov	r4, r3
 80166e8:	e7f3      	b.n	80166d2 <__assert_func+0x12>
 80166ea:	bf00      	nop
 80166ec:	2000003c 	.word	0x2000003c
 80166f0:	0801a653 	.word	0x0801a653
 80166f4:	0801a660 	.word	0x0801a660
 80166f8:	0801a68e 	.word	0x0801a68e

080166fc <_free_r>:
 80166fc:	b538      	push	{r3, r4, r5, lr}
 80166fe:	4605      	mov	r5, r0
 8016700:	2900      	cmp	r1, #0
 8016702:	d041      	beq.n	8016788 <_free_r+0x8c>
 8016704:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016708:	1f0c      	subs	r4, r1, #4
 801670a:	2b00      	cmp	r3, #0
 801670c:	bfb8      	it	lt
 801670e:	18e4      	addlt	r4, r4, r3
 8016710:	f000 f8e8 	bl	80168e4 <__malloc_lock>
 8016714:	4a1d      	ldr	r2, [pc, #116]	@ (801678c <_free_r+0x90>)
 8016716:	6813      	ldr	r3, [r2, #0]
 8016718:	b933      	cbnz	r3, 8016728 <_free_r+0x2c>
 801671a:	6063      	str	r3, [r4, #4]
 801671c:	6014      	str	r4, [r2, #0]
 801671e:	4628      	mov	r0, r5
 8016720:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016724:	f000 b8e4 	b.w	80168f0 <__malloc_unlock>
 8016728:	42a3      	cmp	r3, r4
 801672a:	d908      	bls.n	801673e <_free_r+0x42>
 801672c:	6820      	ldr	r0, [r4, #0]
 801672e:	1821      	adds	r1, r4, r0
 8016730:	428b      	cmp	r3, r1
 8016732:	bf01      	itttt	eq
 8016734:	6819      	ldreq	r1, [r3, #0]
 8016736:	685b      	ldreq	r3, [r3, #4]
 8016738:	1809      	addeq	r1, r1, r0
 801673a:	6021      	streq	r1, [r4, #0]
 801673c:	e7ed      	b.n	801671a <_free_r+0x1e>
 801673e:	461a      	mov	r2, r3
 8016740:	685b      	ldr	r3, [r3, #4]
 8016742:	b10b      	cbz	r3, 8016748 <_free_r+0x4c>
 8016744:	42a3      	cmp	r3, r4
 8016746:	d9fa      	bls.n	801673e <_free_r+0x42>
 8016748:	6811      	ldr	r1, [r2, #0]
 801674a:	1850      	adds	r0, r2, r1
 801674c:	42a0      	cmp	r0, r4
 801674e:	d10b      	bne.n	8016768 <_free_r+0x6c>
 8016750:	6820      	ldr	r0, [r4, #0]
 8016752:	4401      	add	r1, r0
 8016754:	1850      	adds	r0, r2, r1
 8016756:	4283      	cmp	r3, r0
 8016758:	6011      	str	r1, [r2, #0]
 801675a:	d1e0      	bne.n	801671e <_free_r+0x22>
 801675c:	6818      	ldr	r0, [r3, #0]
 801675e:	685b      	ldr	r3, [r3, #4]
 8016760:	6053      	str	r3, [r2, #4]
 8016762:	4408      	add	r0, r1
 8016764:	6010      	str	r0, [r2, #0]
 8016766:	e7da      	b.n	801671e <_free_r+0x22>
 8016768:	d902      	bls.n	8016770 <_free_r+0x74>
 801676a:	230c      	movs	r3, #12
 801676c:	602b      	str	r3, [r5, #0]
 801676e:	e7d6      	b.n	801671e <_free_r+0x22>
 8016770:	6820      	ldr	r0, [r4, #0]
 8016772:	1821      	adds	r1, r4, r0
 8016774:	428b      	cmp	r3, r1
 8016776:	bf04      	itt	eq
 8016778:	6819      	ldreq	r1, [r3, #0]
 801677a:	685b      	ldreq	r3, [r3, #4]
 801677c:	6063      	str	r3, [r4, #4]
 801677e:	bf04      	itt	eq
 8016780:	1809      	addeq	r1, r1, r0
 8016782:	6021      	streq	r1, [r4, #0]
 8016784:	6054      	str	r4, [r2, #4]
 8016786:	e7ca      	b.n	801671e <_free_r+0x22>
 8016788:	bd38      	pop	{r3, r4, r5, pc}
 801678a:	bf00      	nop
 801678c:	20066a70 	.word	0x20066a70

08016790 <malloc>:
 8016790:	4b02      	ldr	r3, [pc, #8]	@ (801679c <malloc+0xc>)
 8016792:	4601      	mov	r1, r0
 8016794:	6818      	ldr	r0, [r3, #0]
 8016796:	f000 b825 	b.w	80167e4 <_malloc_r>
 801679a:	bf00      	nop
 801679c:	2000003c 	.word	0x2000003c

080167a0 <sbrk_aligned>:
 80167a0:	b570      	push	{r4, r5, r6, lr}
 80167a2:	4e0f      	ldr	r6, [pc, #60]	@ (80167e0 <sbrk_aligned+0x40>)
 80167a4:	460c      	mov	r4, r1
 80167a6:	6831      	ldr	r1, [r6, #0]
 80167a8:	4605      	mov	r5, r0
 80167aa:	b911      	cbnz	r1, 80167b2 <sbrk_aligned+0x12>
 80167ac:	f000 fe1e 	bl	80173ec <_sbrk_r>
 80167b0:	6030      	str	r0, [r6, #0]
 80167b2:	4621      	mov	r1, r4
 80167b4:	4628      	mov	r0, r5
 80167b6:	f000 fe19 	bl	80173ec <_sbrk_r>
 80167ba:	1c43      	adds	r3, r0, #1
 80167bc:	d103      	bne.n	80167c6 <sbrk_aligned+0x26>
 80167be:	f04f 34ff 	mov.w	r4, #4294967295
 80167c2:	4620      	mov	r0, r4
 80167c4:	bd70      	pop	{r4, r5, r6, pc}
 80167c6:	1cc4      	adds	r4, r0, #3
 80167c8:	f024 0403 	bic.w	r4, r4, #3
 80167cc:	42a0      	cmp	r0, r4
 80167ce:	d0f8      	beq.n	80167c2 <sbrk_aligned+0x22>
 80167d0:	1a21      	subs	r1, r4, r0
 80167d2:	4628      	mov	r0, r5
 80167d4:	f000 fe0a 	bl	80173ec <_sbrk_r>
 80167d8:	3001      	adds	r0, #1
 80167da:	d1f2      	bne.n	80167c2 <sbrk_aligned+0x22>
 80167dc:	e7ef      	b.n	80167be <sbrk_aligned+0x1e>
 80167de:	bf00      	nop
 80167e0:	20066a6c 	.word	0x20066a6c

080167e4 <_malloc_r>:
 80167e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80167e8:	1ccd      	adds	r5, r1, #3
 80167ea:	f025 0503 	bic.w	r5, r5, #3
 80167ee:	3508      	adds	r5, #8
 80167f0:	2d0c      	cmp	r5, #12
 80167f2:	bf38      	it	cc
 80167f4:	250c      	movcc	r5, #12
 80167f6:	2d00      	cmp	r5, #0
 80167f8:	4606      	mov	r6, r0
 80167fa:	db01      	blt.n	8016800 <_malloc_r+0x1c>
 80167fc:	42a9      	cmp	r1, r5
 80167fe:	d904      	bls.n	801680a <_malloc_r+0x26>
 8016800:	230c      	movs	r3, #12
 8016802:	6033      	str	r3, [r6, #0]
 8016804:	2000      	movs	r0, #0
 8016806:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801680a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80168e0 <_malloc_r+0xfc>
 801680e:	f000 f869 	bl	80168e4 <__malloc_lock>
 8016812:	f8d8 3000 	ldr.w	r3, [r8]
 8016816:	461c      	mov	r4, r3
 8016818:	bb44      	cbnz	r4, 801686c <_malloc_r+0x88>
 801681a:	4629      	mov	r1, r5
 801681c:	4630      	mov	r0, r6
 801681e:	f7ff ffbf 	bl	80167a0 <sbrk_aligned>
 8016822:	1c43      	adds	r3, r0, #1
 8016824:	4604      	mov	r4, r0
 8016826:	d158      	bne.n	80168da <_malloc_r+0xf6>
 8016828:	f8d8 4000 	ldr.w	r4, [r8]
 801682c:	4627      	mov	r7, r4
 801682e:	2f00      	cmp	r7, #0
 8016830:	d143      	bne.n	80168ba <_malloc_r+0xd6>
 8016832:	2c00      	cmp	r4, #0
 8016834:	d04b      	beq.n	80168ce <_malloc_r+0xea>
 8016836:	6823      	ldr	r3, [r4, #0]
 8016838:	4639      	mov	r1, r7
 801683a:	4630      	mov	r0, r6
 801683c:	eb04 0903 	add.w	r9, r4, r3
 8016840:	f000 fdd4 	bl	80173ec <_sbrk_r>
 8016844:	4581      	cmp	r9, r0
 8016846:	d142      	bne.n	80168ce <_malloc_r+0xea>
 8016848:	6821      	ldr	r1, [r4, #0]
 801684a:	1a6d      	subs	r5, r5, r1
 801684c:	4629      	mov	r1, r5
 801684e:	4630      	mov	r0, r6
 8016850:	f7ff ffa6 	bl	80167a0 <sbrk_aligned>
 8016854:	3001      	adds	r0, #1
 8016856:	d03a      	beq.n	80168ce <_malloc_r+0xea>
 8016858:	6823      	ldr	r3, [r4, #0]
 801685a:	442b      	add	r3, r5
 801685c:	6023      	str	r3, [r4, #0]
 801685e:	f8d8 3000 	ldr.w	r3, [r8]
 8016862:	685a      	ldr	r2, [r3, #4]
 8016864:	bb62      	cbnz	r2, 80168c0 <_malloc_r+0xdc>
 8016866:	f8c8 7000 	str.w	r7, [r8]
 801686a:	e00f      	b.n	801688c <_malloc_r+0xa8>
 801686c:	6822      	ldr	r2, [r4, #0]
 801686e:	1b52      	subs	r2, r2, r5
 8016870:	d420      	bmi.n	80168b4 <_malloc_r+0xd0>
 8016872:	2a0b      	cmp	r2, #11
 8016874:	d917      	bls.n	80168a6 <_malloc_r+0xc2>
 8016876:	1961      	adds	r1, r4, r5
 8016878:	42a3      	cmp	r3, r4
 801687a:	6025      	str	r5, [r4, #0]
 801687c:	bf18      	it	ne
 801687e:	6059      	strne	r1, [r3, #4]
 8016880:	6863      	ldr	r3, [r4, #4]
 8016882:	bf08      	it	eq
 8016884:	f8c8 1000 	streq.w	r1, [r8]
 8016888:	5162      	str	r2, [r4, r5]
 801688a:	604b      	str	r3, [r1, #4]
 801688c:	4630      	mov	r0, r6
 801688e:	f000 f82f 	bl	80168f0 <__malloc_unlock>
 8016892:	f104 000b 	add.w	r0, r4, #11
 8016896:	1d23      	adds	r3, r4, #4
 8016898:	f020 0007 	bic.w	r0, r0, #7
 801689c:	1ac2      	subs	r2, r0, r3
 801689e:	bf1c      	itt	ne
 80168a0:	1a1b      	subne	r3, r3, r0
 80168a2:	50a3      	strne	r3, [r4, r2]
 80168a4:	e7af      	b.n	8016806 <_malloc_r+0x22>
 80168a6:	6862      	ldr	r2, [r4, #4]
 80168a8:	42a3      	cmp	r3, r4
 80168aa:	bf0c      	ite	eq
 80168ac:	f8c8 2000 	streq.w	r2, [r8]
 80168b0:	605a      	strne	r2, [r3, #4]
 80168b2:	e7eb      	b.n	801688c <_malloc_r+0xa8>
 80168b4:	4623      	mov	r3, r4
 80168b6:	6864      	ldr	r4, [r4, #4]
 80168b8:	e7ae      	b.n	8016818 <_malloc_r+0x34>
 80168ba:	463c      	mov	r4, r7
 80168bc:	687f      	ldr	r7, [r7, #4]
 80168be:	e7b6      	b.n	801682e <_malloc_r+0x4a>
 80168c0:	461a      	mov	r2, r3
 80168c2:	685b      	ldr	r3, [r3, #4]
 80168c4:	42a3      	cmp	r3, r4
 80168c6:	d1fb      	bne.n	80168c0 <_malloc_r+0xdc>
 80168c8:	2300      	movs	r3, #0
 80168ca:	6053      	str	r3, [r2, #4]
 80168cc:	e7de      	b.n	801688c <_malloc_r+0xa8>
 80168ce:	230c      	movs	r3, #12
 80168d0:	6033      	str	r3, [r6, #0]
 80168d2:	4630      	mov	r0, r6
 80168d4:	f000 f80c 	bl	80168f0 <__malloc_unlock>
 80168d8:	e794      	b.n	8016804 <_malloc_r+0x20>
 80168da:	6005      	str	r5, [r0, #0]
 80168dc:	e7d6      	b.n	801688c <_malloc_r+0xa8>
 80168de:	bf00      	nop
 80168e0:	20066a70 	.word	0x20066a70

080168e4 <__malloc_lock>:
 80168e4:	4801      	ldr	r0, [pc, #4]	@ (80168ec <__malloc_lock+0x8>)
 80168e6:	f7ff beda 	b.w	801669e <__retarget_lock_acquire_recursive>
 80168ea:	bf00      	nop
 80168ec:	20066a68 	.word	0x20066a68

080168f0 <__malloc_unlock>:
 80168f0:	4801      	ldr	r0, [pc, #4]	@ (80168f8 <__malloc_unlock+0x8>)
 80168f2:	f7ff bed5 	b.w	80166a0 <__retarget_lock_release_recursive>
 80168f6:	bf00      	nop
 80168f8:	20066a68 	.word	0x20066a68

080168fc <__ssputs_r>:
 80168fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016900:	688e      	ldr	r6, [r1, #8]
 8016902:	461f      	mov	r7, r3
 8016904:	42be      	cmp	r6, r7
 8016906:	680b      	ldr	r3, [r1, #0]
 8016908:	4682      	mov	sl, r0
 801690a:	460c      	mov	r4, r1
 801690c:	4690      	mov	r8, r2
 801690e:	d82d      	bhi.n	801696c <__ssputs_r+0x70>
 8016910:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016914:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8016918:	d026      	beq.n	8016968 <__ssputs_r+0x6c>
 801691a:	6965      	ldr	r5, [r4, #20]
 801691c:	6909      	ldr	r1, [r1, #16]
 801691e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016922:	eba3 0901 	sub.w	r9, r3, r1
 8016926:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801692a:	1c7b      	adds	r3, r7, #1
 801692c:	444b      	add	r3, r9
 801692e:	106d      	asrs	r5, r5, #1
 8016930:	429d      	cmp	r5, r3
 8016932:	bf38      	it	cc
 8016934:	461d      	movcc	r5, r3
 8016936:	0553      	lsls	r3, r2, #21
 8016938:	d527      	bpl.n	801698a <__ssputs_r+0x8e>
 801693a:	4629      	mov	r1, r5
 801693c:	f7ff ff52 	bl	80167e4 <_malloc_r>
 8016940:	4606      	mov	r6, r0
 8016942:	b360      	cbz	r0, 801699e <__ssputs_r+0xa2>
 8016944:	6921      	ldr	r1, [r4, #16]
 8016946:	464a      	mov	r2, r9
 8016948:	f7ff feab 	bl	80166a2 <memcpy>
 801694c:	89a3      	ldrh	r3, [r4, #12]
 801694e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8016952:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016956:	81a3      	strh	r3, [r4, #12]
 8016958:	6126      	str	r6, [r4, #16]
 801695a:	6165      	str	r5, [r4, #20]
 801695c:	444e      	add	r6, r9
 801695e:	eba5 0509 	sub.w	r5, r5, r9
 8016962:	6026      	str	r6, [r4, #0]
 8016964:	60a5      	str	r5, [r4, #8]
 8016966:	463e      	mov	r6, r7
 8016968:	42be      	cmp	r6, r7
 801696a:	d900      	bls.n	801696e <__ssputs_r+0x72>
 801696c:	463e      	mov	r6, r7
 801696e:	6820      	ldr	r0, [r4, #0]
 8016970:	4632      	mov	r2, r6
 8016972:	4641      	mov	r1, r8
 8016974:	f7ff fda7 	bl	80164c6 <memmove>
 8016978:	68a3      	ldr	r3, [r4, #8]
 801697a:	1b9b      	subs	r3, r3, r6
 801697c:	60a3      	str	r3, [r4, #8]
 801697e:	6823      	ldr	r3, [r4, #0]
 8016980:	4433      	add	r3, r6
 8016982:	6023      	str	r3, [r4, #0]
 8016984:	2000      	movs	r0, #0
 8016986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801698a:	462a      	mov	r2, r5
 801698c:	f000 fd45 	bl	801741a <_realloc_r>
 8016990:	4606      	mov	r6, r0
 8016992:	2800      	cmp	r0, #0
 8016994:	d1e0      	bne.n	8016958 <__ssputs_r+0x5c>
 8016996:	6921      	ldr	r1, [r4, #16]
 8016998:	4650      	mov	r0, sl
 801699a:	f7ff feaf 	bl	80166fc <_free_r>
 801699e:	230c      	movs	r3, #12
 80169a0:	f8ca 3000 	str.w	r3, [sl]
 80169a4:	89a3      	ldrh	r3, [r4, #12]
 80169a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80169aa:	81a3      	strh	r3, [r4, #12]
 80169ac:	f04f 30ff 	mov.w	r0, #4294967295
 80169b0:	e7e9      	b.n	8016986 <__ssputs_r+0x8a>
	...

080169b4 <_svfiprintf_r>:
 80169b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80169b8:	4698      	mov	r8, r3
 80169ba:	898b      	ldrh	r3, [r1, #12]
 80169bc:	061b      	lsls	r3, r3, #24
 80169be:	b09d      	sub	sp, #116	@ 0x74
 80169c0:	4607      	mov	r7, r0
 80169c2:	460d      	mov	r5, r1
 80169c4:	4614      	mov	r4, r2
 80169c6:	d510      	bpl.n	80169ea <_svfiprintf_r+0x36>
 80169c8:	690b      	ldr	r3, [r1, #16]
 80169ca:	b973      	cbnz	r3, 80169ea <_svfiprintf_r+0x36>
 80169cc:	2140      	movs	r1, #64	@ 0x40
 80169ce:	f7ff ff09 	bl	80167e4 <_malloc_r>
 80169d2:	6028      	str	r0, [r5, #0]
 80169d4:	6128      	str	r0, [r5, #16]
 80169d6:	b930      	cbnz	r0, 80169e6 <_svfiprintf_r+0x32>
 80169d8:	230c      	movs	r3, #12
 80169da:	603b      	str	r3, [r7, #0]
 80169dc:	f04f 30ff 	mov.w	r0, #4294967295
 80169e0:	b01d      	add	sp, #116	@ 0x74
 80169e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80169e6:	2340      	movs	r3, #64	@ 0x40
 80169e8:	616b      	str	r3, [r5, #20]
 80169ea:	2300      	movs	r3, #0
 80169ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80169ee:	2320      	movs	r3, #32
 80169f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80169f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80169f8:	2330      	movs	r3, #48	@ 0x30
 80169fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8016b98 <_svfiprintf_r+0x1e4>
 80169fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016a02:	f04f 0901 	mov.w	r9, #1
 8016a06:	4623      	mov	r3, r4
 8016a08:	469a      	mov	sl, r3
 8016a0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016a0e:	b10a      	cbz	r2, 8016a14 <_svfiprintf_r+0x60>
 8016a10:	2a25      	cmp	r2, #37	@ 0x25
 8016a12:	d1f9      	bne.n	8016a08 <_svfiprintf_r+0x54>
 8016a14:	ebba 0b04 	subs.w	fp, sl, r4
 8016a18:	d00b      	beq.n	8016a32 <_svfiprintf_r+0x7e>
 8016a1a:	465b      	mov	r3, fp
 8016a1c:	4622      	mov	r2, r4
 8016a1e:	4629      	mov	r1, r5
 8016a20:	4638      	mov	r0, r7
 8016a22:	f7ff ff6b 	bl	80168fc <__ssputs_r>
 8016a26:	3001      	adds	r0, #1
 8016a28:	f000 80a7 	beq.w	8016b7a <_svfiprintf_r+0x1c6>
 8016a2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016a2e:	445a      	add	r2, fp
 8016a30:	9209      	str	r2, [sp, #36]	@ 0x24
 8016a32:	f89a 3000 	ldrb.w	r3, [sl]
 8016a36:	2b00      	cmp	r3, #0
 8016a38:	f000 809f 	beq.w	8016b7a <_svfiprintf_r+0x1c6>
 8016a3c:	2300      	movs	r3, #0
 8016a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8016a42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016a46:	f10a 0a01 	add.w	sl, sl, #1
 8016a4a:	9304      	str	r3, [sp, #16]
 8016a4c:	9307      	str	r3, [sp, #28]
 8016a4e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016a52:	931a      	str	r3, [sp, #104]	@ 0x68
 8016a54:	4654      	mov	r4, sl
 8016a56:	2205      	movs	r2, #5
 8016a58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016a5c:	484e      	ldr	r0, [pc, #312]	@ (8016b98 <_svfiprintf_r+0x1e4>)
 8016a5e:	f7e9 fbf7 	bl	8000250 <memchr>
 8016a62:	9a04      	ldr	r2, [sp, #16]
 8016a64:	b9d8      	cbnz	r0, 8016a9e <_svfiprintf_r+0xea>
 8016a66:	06d0      	lsls	r0, r2, #27
 8016a68:	bf44      	itt	mi
 8016a6a:	2320      	movmi	r3, #32
 8016a6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016a70:	0711      	lsls	r1, r2, #28
 8016a72:	bf44      	itt	mi
 8016a74:	232b      	movmi	r3, #43	@ 0x2b
 8016a76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016a7a:	f89a 3000 	ldrb.w	r3, [sl]
 8016a7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8016a80:	d015      	beq.n	8016aae <_svfiprintf_r+0xfa>
 8016a82:	9a07      	ldr	r2, [sp, #28]
 8016a84:	4654      	mov	r4, sl
 8016a86:	2000      	movs	r0, #0
 8016a88:	f04f 0c0a 	mov.w	ip, #10
 8016a8c:	4621      	mov	r1, r4
 8016a8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016a92:	3b30      	subs	r3, #48	@ 0x30
 8016a94:	2b09      	cmp	r3, #9
 8016a96:	d94b      	bls.n	8016b30 <_svfiprintf_r+0x17c>
 8016a98:	b1b0      	cbz	r0, 8016ac8 <_svfiprintf_r+0x114>
 8016a9a:	9207      	str	r2, [sp, #28]
 8016a9c:	e014      	b.n	8016ac8 <_svfiprintf_r+0x114>
 8016a9e:	eba0 0308 	sub.w	r3, r0, r8
 8016aa2:	fa09 f303 	lsl.w	r3, r9, r3
 8016aa6:	4313      	orrs	r3, r2
 8016aa8:	9304      	str	r3, [sp, #16]
 8016aaa:	46a2      	mov	sl, r4
 8016aac:	e7d2      	b.n	8016a54 <_svfiprintf_r+0xa0>
 8016aae:	9b03      	ldr	r3, [sp, #12]
 8016ab0:	1d19      	adds	r1, r3, #4
 8016ab2:	681b      	ldr	r3, [r3, #0]
 8016ab4:	9103      	str	r1, [sp, #12]
 8016ab6:	2b00      	cmp	r3, #0
 8016ab8:	bfbb      	ittet	lt
 8016aba:	425b      	neglt	r3, r3
 8016abc:	f042 0202 	orrlt.w	r2, r2, #2
 8016ac0:	9307      	strge	r3, [sp, #28]
 8016ac2:	9307      	strlt	r3, [sp, #28]
 8016ac4:	bfb8      	it	lt
 8016ac6:	9204      	strlt	r2, [sp, #16]
 8016ac8:	7823      	ldrb	r3, [r4, #0]
 8016aca:	2b2e      	cmp	r3, #46	@ 0x2e
 8016acc:	d10a      	bne.n	8016ae4 <_svfiprintf_r+0x130>
 8016ace:	7863      	ldrb	r3, [r4, #1]
 8016ad0:	2b2a      	cmp	r3, #42	@ 0x2a
 8016ad2:	d132      	bne.n	8016b3a <_svfiprintf_r+0x186>
 8016ad4:	9b03      	ldr	r3, [sp, #12]
 8016ad6:	1d1a      	adds	r2, r3, #4
 8016ad8:	681b      	ldr	r3, [r3, #0]
 8016ada:	9203      	str	r2, [sp, #12]
 8016adc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016ae0:	3402      	adds	r4, #2
 8016ae2:	9305      	str	r3, [sp, #20]
 8016ae4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8016ba8 <_svfiprintf_r+0x1f4>
 8016ae8:	7821      	ldrb	r1, [r4, #0]
 8016aea:	2203      	movs	r2, #3
 8016aec:	4650      	mov	r0, sl
 8016aee:	f7e9 fbaf 	bl	8000250 <memchr>
 8016af2:	b138      	cbz	r0, 8016b04 <_svfiprintf_r+0x150>
 8016af4:	9b04      	ldr	r3, [sp, #16]
 8016af6:	eba0 000a 	sub.w	r0, r0, sl
 8016afa:	2240      	movs	r2, #64	@ 0x40
 8016afc:	4082      	lsls	r2, r0
 8016afe:	4313      	orrs	r3, r2
 8016b00:	3401      	adds	r4, #1
 8016b02:	9304      	str	r3, [sp, #16]
 8016b04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016b08:	4824      	ldr	r0, [pc, #144]	@ (8016b9c <_svfiprintf_r+0x1e8>)
 8016b0a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016b0e:	2206      	movs	r2, #6
 8016b10:	f7e9 fb9e 	bl	8000250 <memchr>
 8016b14:	2800      	cmp	r0, #0
 8016b16:	d036      	beq.n	8016b86 <_svfiprintf_r+0x1d2>
 8016b18:	4b21      	ldr	r3, [pc, #132]	@ (8016ba0 <_svfiprintf_r+0x1ec>)
 8016b1a:	bb1b      	cbnz	r3, 8016b64 <_svfiprintf_r+0x1b0>
 8016b1c:	9b03      	ldr	r3, [sp, #12]
 8016b1e:	3307      	adds	r3, #7
 8016b20:	f023 0307 	bic.w	r3, r3, #7
 8016b24:	3308      	adds	r3, #8
 8016b26:	9303      	str	r3, [sp, #12]
 8016b28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016b2a:	4433      	add	r3, r6
 8016b2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8016b2e:	e76a      	b.n	8016a06 <_svfiprintf_r+0x52>
 8016b30:	fb0c 3202 	mla	r2, ip, r2, r3
 8016b34:	460c      	mov	r4, r1
 8016b36:	2001      	movs	r0, #1
 8016b38:	e7a8      	b.n	8016a8c <_svfiprintf_r+0xd8>
 8016b3a:	2300      	movs	r3, #0
 8016b3c:	3401      	adds	r4, #1
 8016b3e:	9305      	str	r3, [sp, #20]
 8016b40:	4619      	mov	r1, r3
 8016b42:	f04f 0c0a 	mov.w	ip, #10
 8016b46:	4620      	mov	r0, r4
 8016b48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016b4c:	3a30      	subs	r2, #48	@ 0x30
 8016b4e:	2a09      	cmp	r2, #9
 8016b50:	d903      	bls.n	8016b5a <_svfiprintf_r+0x1a6>
 8016b52:	2b00      	cmp	r3, #0
 8016b54:	d0c6      	beq.n	8016ae4 <_svfiprintf_r+0x130>
 8016b56:	9105      	str	r1, [sp, #20]
 8016b58:	e7c4      	b.n	8016ae4 <_svfiprintf_r+0x130>
 8016b5a:	fb0c 2101 	mla	r1, ip, r1, r2
 8016b5e:	4604      	mov	r4, r0
 8016b60:	2301      	movs	r3, #1
 8016b62:	e7f0      	b.n	8016b46 <_svfiprintf_r+0x192>
 8016b64:	ab03      	add	r3, sp, #12
 8016b66:	9300      	str	r3, [sp, #0]
 8016b68:	462a      	mov	r2, r5
 8016b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8016ba4 <_svfiprintf_r+0x1f0>)
 8016b6c:	a904      	add	r1, sp, #16
 8016b6e:	4638      	mov	r0, r7
 8016b70:	f3af 8000 	nop.w
 8016b74:	1c42      	adds	r2, r0, #1
 8016b76:	4606      	mov	r6, r0
 8016b78:	d1d6      	bne.n	8016b28 <_svfiprintf_r+0x174>
 8016b7a:	89ab      	ldrh	r3, [r5, #12]
 8016b7c:	065b      	lsls	r3, r3, #25
 8016b7e:	f53f af2d 	bmi.w	80169dc <_svfiprintf_r+0x28>
 8016b82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016b84:	e72c      	b.n	80169e0 <_svfiprintf_r+0x2c>
 8016b86:	ab03      	add	r3, sp, #12
 8016b88:	9300      	str	r3, [sp, #0]
 8016b8a:	462a      	mov	r2, r5
 8016b8c:	4b05      	ldr	r3, [pc, #20]	@ (8016ba4 <_svfiprintf_r+0x1f0>)
 8016b8e:	a904      	add	r1, sp, #16
 8016b90:	4638      	mov	r0, r7
 8016b92:	f000 f9bb 	bl	8016f0c <_printf_i>
 8016b96:	e7ed      	b.n	8016b74 <_svfiprintf_r+0x1c0>
 8016b98:	0801a68f 	.word	0x0801a68f
 8016b9c:	0801a699 	.word	0x0801a699
 8016ba0:	00000000 	.word	0x00000000
 8016ba4:	080168fd 	.word	0x080168fd
 8016ba8:	0801a695 	.word	0x0801a695

08016bac <__sfputc_r>:
 8016bac:	6893      	ldr	r3, [r2, #8]
 8016bae:	3b01      	subs	r3, #1
 8016bb0:	2b00      	cmp	r3, #0
 8016bb2:	b410      	push	{r4}
 8016bb4:	6093      	str	r3, [r2, #8]
 8016bb6:	da08      	bge.n	8016bca <__sfputc_r+0x1e>
 8016bb8:	6994      	ldr	r4, [r2, #24]
 8016bba:	42a3      	cmp	r3, r4
 8016bbc:	db01      	blt.n	8016bc2 <__sfputc_r+0x16>
 8016bbe:	290a      	cmp	r1, #10
 8016bc0:	d103      	bne.n	8016bca <__sfputc_r+0x1e>
 8016bc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016bc6:	f000 bb7d 	b.w	80172c4 <__swbuf_r>
 8016bca:	6813      	ldr	r3, [r2, #0]
 8016bcc:	1c58      	adds	r0, r3, #1
 8016bce:	6010      	str	r0, [r2, #0]
 8016bd0:	7019      	strb	r1, [r3, #0]
 8016bd2:	4608      	mov	r0, r1
 8016bd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016bd8:	4770      	bx	lr

08016bda <__sfputs_r>:
 8016bda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016bdc:	4606      	mov	r6, r0
 8016bde:	460f      	mov	r7, r1
 8016be0:	4614      	mov	r4, r2
 8016be2:	18d5      	adds	r5, r2, r3
 8016be4:	42ac      	cmp	r4, r5
 8016be6:	d101      	bne.n	8016bec <__sfputs_r+0x12>
 8016be8:	2000      	movs	r0, #0
 8016bea:	e007      	b.n	8016bfc <__sfputs_r+0x22>
 8016bec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016bf0:	463a      	mov	r2, r7
 8016bf2:	4630      	mov	r0, r6
 8016bf4:	f7ff ffda 	bl	8016bac <__sfputc_r>
 8016bf8:	1c43      	adds	r3, r0, #1
 8016bfa:	d1f3      	bne.n	8016be4 <__sfputs_r+0xa>
 8016bfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08016c00 <_vfiprintf_r>:
 8016c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c04:	460d      	mov	r5, r1
 8016c06:	b09d      	sub	sp, #116	@ 0x74
 8016c08:	4614      	mov	r4, r2
 8016c0a:	4698      	mov	r8, r3
 8016c0c:	4606      	mov	r6, r0
 8016c0e:	b118      	cbz	r0, 8016c18 <_vfiprintf_r+0x18>
 8016c10:	6a03      	ldr	r3, [r0, #32]
 8016c12:	b90b      	cbnz	r3, 8016c18 <_vfiprintf_r+0x18>
 8016c14:	f7ff fb86 	bl	8016324 <__sinit>
 8016c18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016c1a:	07d9      	lsls	r1, r3, #31
 8016c1c:	d405      	bmi.n	8016c2a <_vfiprintf_r+0x2a>
 8016c1e:	89ab      	ldrh	r3, [r5, #12]
 8016c20:	059a      	lsls	r2, r3, #22
 8016c22:	d402      	bmi.n	8016c2a <_vfiprintf_r+0x2a>
 8016c24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016c26:	f7ff fd3a 	bl	801669e <__retarget_lock_acquire_recursive>
 8016c2a:	89ab      	ldrh	r3, [r5, #12]
 8016c2c:	071b      	lsls	r3, r3, #28
 8016c2e:	d501      	bpl.n	8016c34 <_vfiprintf_r+0x34>
 8016c30:	692b      	ldr	r3, [r5, #16]
 8016c32:	b99b      	cbnz	r3, 8016c5c <_vfiprintf_r+0x5c>
 8016c34:	4629      	mov	r1, r5
 8016c36:	4630      	mov	r0, r6
 8016c38:	f000 fb82 	bl	8017340 <__swsetup_r>
 8016c3c:	b170      	cbz	r0, 8016c5c <_vfiprintf_r+0x5c>
 8016c3e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016c40:	07dc      	lsls	r4, r3, #31
 8016c42:	d504      	bpl.n	8016c4e <_vfiprintf_r+0x4e>
 8016c44:	f04f 30ff 	mov.w	r0, #4294967295
 8016c48:	b01d      	add	sp, #116	@ 0x74
 8016c4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c4e:	89ab      	ldrh	r3, [r5, #12]
 8016c50:	0598      	lsls	r0, r3, #22
 8016c52:	d4f7      	bmi.n	8016c44 <_vfiprintf_r+0x44>
 8016c54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016c56:	f7ff fd23 	bl	80166a0 <__retarget_lock_release_recursive>
 8016c5a:	e7f3      	b.n	8016c44 <_vfiprintf_r+0x44>
 8016c5c:	2300      	movs	r3, #0
 8016c5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8016c60:	2320      	movs	r3, #32
 8016c62:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016c66:	f8cd 800c 	str.w	r8, [sp, #12]
 8016c6a:	2330      	movs	r3, #48	@ 0x30
 8016c6c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8016e1c <_vfiprintf_r+0x21c>
 8016c70:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016c74:	f04f 0901 	mov.w	r9, #1
 8016c78:	4623      	mov	r3, r4
 8016c7a:	469a      	mov	sl, r3
 8016c7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016c80:	b10a      	cbz	r2, 8016c86 <_vfiprintf_r+0x86>
 8016c82:	2a25      	cmp	r2, #37	@ 0x25
 8016c84:	d1f9      	bne.n	8016c7a <_vfiprintf_r+0x7a>
 8016c86:	ebba 0b04 	subs.w	fp, sl, r4
 8016c8a:	d00b      	beq.n	8016ca4 <_vfiprintf_r+0xa4>
 8016c8c:	465b      	mov	r3, fp
 8016c8e:	4622      	mov	r2, r4
 8016c90:	4629      	mov	r1, r5
 8016c92:	4630      	mov	r0, r6
 8016c94:	f7ff ffa1 	bl	8016bda <__sfputs_r>
 8016c98:	3001      	adds	r0, #1
 8016c9a:	f000 80a7 	beq.w	8016dec <_vfiprintf_r+0x1ec>
 8016c9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016ca0:	445a      	add	r2, fp
 8016ca2:	9209      	str	r2, [sp, #36]	@ 0x24
 8016ca4:	f89a 3000 	ldrb.w	r3, [sl]
 8016ca8:	2b00      	cmp	r3, #0
 8016caa:	f000 809f 	beq.w	8016dec <_vfiprintf_r+0x1ec>
 8016cae:	2300      	movs	r3, #0
 8016cb0:	f04f 32ff 	mov.w	r2, #4294967295
 8016cb4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016cb8:	f10a 0a01 	add.w	sl, sl, #1
 8016cbc:	9304      	str	r3, [sp, #16]
 8016cbe:	9307      	str	r3, [sp, #28]
 8016cc0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016cc4:	931a      	str	r3, [sp, #104]	@ 0x68
 8016cc6:	4654      	mov	r4, sl
 8016cc8:	2205      	movs	r2, #5
 8016cca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016cce:	4853      	ldr	r0, [pc, #332]	@ (8016e1c <_vfiprintf_r+0x21c>)
 8016cd0:	f7e9 fabe 	bl	8000250 <memchr>
 8016cd4:	9a04      	ldr	r2, [sp, #16]
 8016cd6:	b9d8      	cbnz	r0, 8016d10 <_vfiprintf_r+0x110>
 8016cd8:	06d1      	lsls	r1, r2, #27
 8016cda:	bf44      	itt	mi
 8016cdc:	2320      	movmi	r3, #32
 8016cde:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016ce2:	0713      	lsls	r3, r2, #28
 8016ce4:	bf44      	itt	mi
 8016ce6:	232b      	movmi	r3, #43	@ 0x2b
 8016ce8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8016cec:	f89a 3000 	ldrb.w	r3, [sl]
 8016cf0:	2b2a      	cmp	r3, #42	@ 0x2a
 8016cf2:	d015      	beq.n	8016d20 <_vfiprintf_r+0x120>
 8016cf4:	9a07      	ldr	r2, [sp, #28]
 8016cf6:	4654      	mov	r4, sl
 8016cf8:	2000      	movs	r0, #0
 8016cfa:	f04f 0c0a 	mov.w	ip, #10
 8016cfe:	4621      	mov	r1, r4
 8016d00:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016d04:	3b30      	subs	r3, #48	@ 0x30
 8016d06:	2b09      	cmp	r3, #9
 8016d08:	d94b      	bls.n	8016da2 <_vfiprintf_r+0x1a2>
 8016d0a:	b1b0      	cbz	r0, 8016d3a <_vfiprintf_r+0x13a>
 8016d0c:	9207      	str	r2, [sp, #28]
 8016d0e:	e014      	b.n	8016d3a <_vfiprintf_r+0x13a>
 8016d10:	eba0 0308 	sub.w	r3, r0, r8
 8016d14:	fa09 f303 	lsl.w	r3, r9, r3
 8016d18:	4313      	orrs	r3, r2
 8016d1a:	9304      	str	r3, [sp, #16]
 8016d1c:	46a2      	mov	sl, r4
 8016d1e:	e7d2      	b.n	8016cc6 <_vfiprintf_r+0xc6>
 8016d20:	9b03      	ldr	r3, [sp, #12]
 8016d22:	1d19      	adds	r1, r3, #4
 8016d24:	681b      	ldr	r3, [r3, #0]
 8016d26:	9103      	str	r1, [sp, #12]
 8016d28:	2b00      	cmp	r3, #0
 8016d2a:	bfbb      	ittet	lt
 8016d2c:	425b      	neglt	r3, r3
 8016d2e:	f042 0202 	orrlt.w	r2, r2, #2
 8016d32:	9307      	strge	r3, [sp, #28]
 8016d34:	9307      	strlt	r3, [sp, #28]
 8016d36:	bfb8      	it	lt
 8016d38:	9204      	strlt	r2, [sp, #16]
 8016d3a:	7823      	ldrb	r3, [r4, #0]
 8016d3c:	2b2e      	cmp	r3, #46	@ 0x2e
 8016d3e:	d10a      	bne.n	8016d56 <_vfiprintf_r+0x156>
 8016d40:	7863      	ldrb	r3, [r4, #1]
 8016d42:	2b2a      	cmp	r3, #42	@ 0x2a
 8016d44:	d132      	bne.n	8016dac <_vfiprintf_r+0x1ac>
 8016d46:	9b03      	ldr	r3, [sp, #12]
 8016d48:	1d1a      	adds	r2, r3, #4
 8016d4a:	681b      	ldr	r3, [r3, #0]
 8016d4c:	9203      	str	r2, [sp, #12]
 8016d4e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016d52:	3402      	adds	r4, #2
 8016d54:	9305      	str	r3, [sp, #20]
 8016d56:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8016e2c <_vfiprintf_r+0x22c>
 8016d5a:	7821      	ldrb	r1, [r4, #0]
 8016d5c:	2203      	movs	r2, #3
 8016d5e:	4650      	mov	r0, sl
 8016d60:	f7e9 fa76 	bl	8000250 <memchr>
 8016d64:	b138      	cbz	r0, 8016d76 <_vfiprintf_r+0x176>
 8016d66:	9b04      	ldr	r3, [sp, #16]
 8016d68:	eba0 000a 	sub.w	r0, r0, sl
 8016d6c:	2240      	movs	r2, #64	@ 0x40
 8016d6e:	4082      	lsls	r2, r0
 8016d70:	4313      	orrs	r3, r2
 8016d72:	3401      	adds	r4, #1
 8016d74:	9304      	str	r3, [sp, #16]
 8016d76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016d7a:	4829      	ldr	r0, [pc, #164]	@ (8016e20 <_vfiprintf_r+0x220>)
 8016d7c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016d80:	2206      	movs	r2, #6
 8016d82:	f7e9 fa65 	bl	8000250 <memchr>
 8016d86:	2800      	cmp	r0, #0
 8016d88:	d03f      	beq.n	8016e0a <_vfiprintf_r+0x20a>
 8016d8a:	4b26      	ldr	r3, [pc, #152]	@ (8016e24 <_vfiprintf_r+0x224>)
 8016d8c:	bb1b      	cbnz	r3, 8016dd6 <_vfiprintf_r+0x1d6>
 8016d8e:	9b03      	ldr	r3, [sp, #12]
 8016d90:	3307      	adds	r3, #7
 8016d92:	f023 0307 	bic.w	r3, r3, #7
 8016d96:	3308      	adds	r3, #8
 8016d98:	9303      	str	r3, [sp, #12]
 8016d9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016d9c:	443b      	add	r3, r7
 8016d9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8016da0:	e76a      	b.n	8016c78 <_vfiprintf_r+0x78>
 8016da2:	fb0c 3202 	mla	r2, ip, r2, r3
 8016da6:	460c      	mov	r4, r1
 8016da8:	2001      	movs	r0, #1
 8016daa:	e7a8      	b.n	8016cfe <_vfiprintf_r+0xfe>
 8016dac:	2300      	movs	r3, #0
 8016dae:	3401      	adds	r4, #1
 8016db0:	9305      	str	r3, [sp, #20]
 8016db2:	4619      	mov	r1, r3
 8016db4:	f04f 0c0a 	mov.w	ip, #10
 8016db8:	4620      	mov	r0, r4
 8016dba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016dbe:	3a30      	subs	r2, #48	@ 0x30
 8016dc0:	2a09      	cmp	r2, #9
 8016dc2:	d903      	bls.n	8016dcc <_vfiprintf_r+0x1cc>
 8016dc4:	2b00      	cmp	r3, #0
 8016dc6:	d0c6      	beq.n	8016d56 <_vfiprintf_r+0x156>
 8016dc8:	9105      	str	r1, [sp, #20]
 8016dca:	e7c4      	b.n	8016d56 <_vfiprintf_r+0x156>
 8016dcc:	fb0c 2101 	mla	r1, ip, r1, r2
 8016dd0:	4604      	mov	r4, r0
 8016dd2:	2301      	movs	r3, #1
 8016dd4:	e7f0      	b.n	8016db8 <_vfiprintf_r+0x1b8>
 8016dd6:	ab03      	add	r3, sp, #12
 8016dd8:	9300      	str	r3, [sp, #0]
 8016dda:	462a      	mov	r2, r5
 8016ddc:	4b12      	ldr	r3, [pc, #72]	@ (8016e28 <_vfiprintf_r+0x228>)
 8016dde:	a904      	add	r1, sp, #16
 8016de0:	4630      	mov	r0, r6
 8016de2:	f3af 8000 	nop.w
 8016de6:	4607      	mov	r7, r0
 8016de8:	1c78      	adds	r0, r7, #1
 8016dea:	d1d6      	bne.n	8016d9a <_vfiprintf_r+0x19a>
 8016dec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016dee:	07d9      	lsls	r1, r3, #31
 8016df0:	d405      	bmi.n	8016dfe <_vfiprintf_r+0x1fe>
 8016df2:	89ab      	ldrh	r3, [r5, #12]
 8016df4:	059a      	lsls	r2, r3, #22
 8016df6:	d402      	bmi.n	8016dfe <_vfiprintf_r+0x1fe>
 8016df8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016dfa:	f7ff fc51 	bl	80166a0 <__retarget_lock_release_recursive>
 8016dfe:	89ab      	ldrh	r3, [r5, #12]
 8016e00:	065b      	lsls	r3, r3, #25
 8016e02:	f53f af1f 	bmi.w	8016c44 <_vfiprintf_r+0x44>
 8016e06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016e08:	e71e      	b.n	8016c48 <_vfiprintf_r+0x48>
 8016e0a:	ab03      	add	r3, sp, #12
 8016e0c:	9300      	str	r3, [sp, #0]
 8016e0e:	462a      	mov	r2, r5
 8016e10:	4b05      	ldr	r3, [pc, #20]	@ (8016e28 <_vfiprintf_r+0x228>)
 8016e12:	a904      	add	r1, sp, #16
 8016e14:	4630      	mov	r0, r6
 8016e16:	f000 f879 	bl	8016f0c <_printf_i>
 8016e1a:	e7e4      	b.n	8016de6 <_vfiprintf_r+0x1e6>
 8016e1c:	0801a68f 	.word	0x0801a68f
 8016e20:	0801a699 	.word	0x0801a699
 8016e24:	00000000 	.word	0x00000000
 8016e28:	08016bdb 	.word	0x08016bdb
 8016e2c:	0801a695 	.word	0x0801a695

08016e30 <_printf_common>:
 8016e30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016e34:	4616      	mov	r6, r2
 8016e36:	4698      	mov	r8, r3
 8016e38:	688a      	ldr	r2, [r1, #8]
 8016e3a:	690b      	ldr	r3, [r1, #16]
 8016e3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8016e40:	4293      	cmp	r3, r2
 8016e42:	bfb8      	it	lt
 8016e44:	4613      	movlt	r3, r2
 8016e46:	6033      	str	r3, [r6, #0]
 8016e48:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8016e4c:	4607      	mov	r7, r0
 8016e4e:	460c      	mov	r4, r1
 8016e50:	b10a      	cbz	r2, 8016e56 <_printf_common+0x26>
 8016e52:	3301      	adds	r3, #1
 8016e54:	6033      	str	r3, [r6, #0]
 8016e56:	6823      	ldr	r3, [r4, #0]
 8016e58:	0699      	lsls	r1, r3, #26
 8016e5a:	bf42      	ittt	mi
 8016e5c:	6833      	ldrmi	r3, [r6, #0]
 8016e5e:	3302      	addmi	r3, #2
 8016e60:	6033      	strmi	r3, [r6, #0]
 8016e62:	6825      	ldr	r5, [r4, #0]
 8016e64:	f015 0506 	ands.w	r5, r5, #6
 8016e68:	d106      	bne.n	8016e78 <_printf_common+0x48>
 8016e6a:	f104 0a19 	add.w	sl, r4, #25
 8016e6e:	68e3      	ldr	r3, [r4, #12]
 8016e70:	6832      	ldr	r2, [r6, #0]
 8016e72:	1a9b      	subs	r3, r3, r2
 8016e74:	42ab      	cmp	r3, r5
 8016e76:	dc26      	bgt.n	8016ec6 <_printf_common+0x96>
 8016e78:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8016e7c:	6822      	ldr	r2, [r4, #0]
 8016e7e:	3b00      	subs	r3, #0
 8016e80:	bf18      	it	ne
 8016e82:	2301      	movne	r3, #1
 8016e84:	0692      	lsls	r2, r2, #26
 8016e86:	d42b      	bmi.n	8016ee0 <_printf_common+0xb0>
 8016e88:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8016e8c:	4641      	mov	r1, r8
 8016e8e:	4638      	mov	r0, r7
 8016e90:	47c8      	blx	r9
 8016e92:	3001      	adds	r0, #1
 8016e94:	d01e      	beq.n	8016ed4 <_printf_common+0xa4>
 8016e96:	6823      	ldr	r3, [r4, #0]
 8016e98:	6922      	ldr	r2, [r4, #16]
 8016e9a:	f003 0306 	and.w	r3, r3, #6
 8016e9e:	2b04      	cmp	r3, #4
 8016ea0:	bf02      	ittt	eq
 8016ea2:	68e5      	ldreq	r5, [r4, #12]
 8016ea4:	6833      	ldreq	r3, [r6, #0]
 8016ea6:	1aed      	subeq	r5, r5, r3
 8016ea8:	68a3      	ldr	r3, [r4, #8]
 8016eaa:	bf0c      	ite	eq
 8016eac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8016eb0:	2500      	movne	r5, #0
 8016eb2:	4293      	cmp	r3, r2
 8016eb4:	bfc4      	itt	gt
 8016eb6:	1a9b      	subgt	r3, r3, r2
 8016eb8:	18ed      	addgt	r5, r5, r3
 8016eba:	2600      	movs	r6, #0
 8016ebc:	341a      	adds	r4, #26
 8016ebe:	42b5      	cmp	r5, r6
 8016ec0:	d11a      	bne.n	8016ef8 <_printf_common+0xc8>
 8016ec2:	2000      	movs	r0, #0
 8016ec4:	e008      	b.n	8016ed8 <_printf_common+0xa8>
 8016ec6:	2301      	movs	r3, #1
 8016ec8:	4652      	mov	r2, sl
 8016eca:	4641      	mov	r1, r8
 8016ecc:	4638      	mov	r0, r7
 8016ece:	47c8      	blx	r9
 8016ed0:	3001      	adds	r0, #1
 8016ed2:	d103      	bne.n	8016edc <_printf_common+0xac>
 8016ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8016ed8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016edc:	3501      	adds	r5, #1
 8016ede:	e7c6      	b.n	8016e6e <_printf_common+0x3e>
 8016ee0:	18e1      	adds	r1, r4, r3
 8016ee2:	1c5a      	adds	r2, r3, #1
 8016ee4:	2030      	movs	r0, #48	@ 0x30
 8016ee6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8016eea:	4422      	add	r2, r4
 8016eec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8016ef0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8016ef4:	3302      	adds	r3, #2
 8016ef6:	e7c7      	b.n	8016e88 <_printf_common+0x58>
 8016ef8:	2301      	movs	r3, #1
 8016efa:	4622      	mov	r2, r4
 8016efc:	4641      	mov	r1, r8
 8016efe:	4638      	mov	r0, r7
 8016f00:	47c8      	blx	r9
 8016f02:	3001      	adds	r0, #1
 8016f04:	d0e6      	beq.n	8016ed4 <_printf_common+0xa4>
 8016f06:	3601      	adds	r6, #1
 8016f08:	e7d9      	b.n	8016ebe <_printf_common+0x8e>
	...

08016f0c <_printf_i>:
 8016f0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016f10:	7e0f      	ldrb	r7, [r1, #24]
 8016f12:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8016f14:	2f78      	cmp	r7, #120	@ 0x78
 8016f16:	4691      	mov	r9, r2
 8016f18:	4680      	mov	r8, r0
 8016f1a:	460c      	mov	r4, r1
 8016f1c:	469a      	mov	sl, r3
 8016f1e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8016f22:	d807      	bhi.n	8016f34 <_printf_i+0x28>
 8016f24:	2f62      	cmp	r7, #98	@ 0x62
 8016f26:	d80a      	bhi.n	8016f3e <_printf_i+0x32>
 8016f28:	2f00      	cmp	r7, #0
 8016f2a:	f000 80d1 	beq.w	80170d0 <_printf_i+0x1c4>
 8016f2e:	2f58      	cmp	r7, #88	@ 0x58
 8016f30:	f000 80b8 	beq.w	80170a4 <_printf_i+0x198>
 8016f34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8016f38:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8016f3c:	e03a      	b.n	8016fb4 <_printf_i+0xa8>
 8016f3e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8016f42:	2b15      	cmp	r3, #21
 8016f44:	d8f6      	bhi.n	8016f34 <_printf_i+0x28>
 8016f46:	a101      	add	r1, pc, #4	@ (adr r1, 8016f4c <_printf_i+0x40>)
 8016f48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8016f4c:	08016fa5 	.word	0x08016fa5
 8016f50:	08016fb9 	.word	0x08016fb9
 8016f54:	08016f35 	.word	0x08016f35
 8016f58:	08016f35 	.word	0x08016f35
 8016f5c:	08016f35 	.word	0x08016f35
 8016f60:	08016f35 	.word	0x08016f35
 8016f64:	08016fb9 	.word	0x08016fb9
 8016f68:	08016f35 	.word	0x08016f35
 8016f6c:	08016f35 	.word	0x08016f35
 8016f70:	08016f35 	.word	0x08016f35
 8016f74:	08016f35 	.word	0x08016f35
 8016f78:	080170b7 	.word	0x080170b7
 8016f7c:	08016fe3 	.word	0x08016fe3
 8016f80:	08017071 	.word	0x08017071
 8016f84:	08016f35 	.word	0x08016f35
 8016f88:	08016f35 	.word	0x08016f35
 8016f8c:	080170d9 	.word	0x080170d9
 8016f90:	08016f35 	.word	0x08016f35
 8016f94:	08016fe3 	.word	0x08016fe3
 8016f98:	08016f35 	.word	0x08016f35
 8016f9c:	08016f35 	.word	0x08016f35
 8016fa0:	08017079 	.word	0x08017079
 8016fa4:	6833      	ldr	r3, [r6, #0]
 8016fa6:	1d1a      	adds	r2, r3, #4
 8016fa8:	681b      	ldr	r3, [r3, #0]
 8016faa:	6032      	str	r2, [r6, #0]
 8016fac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8016fb0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8016fb4:	2301      	movs	r3, #1
 8016fb6:	e09c      	b.n	80170f2 <_printf_i+0x1e6>
 8016fb8:	6833      	ldr	r3, [r6, #0]
 8016fba:	6820      	ldr	r0, [r4, #0]
 8016fbc:	1d19      	adds	r1, r3, #4
 8016fbe:	6031      	str	r1, [r6, #0]
 8016fc0:	0606      	lsls	r6, r0, #24
 8016fc2:	d501      	bpl.n	8016fc8 <_printf_i+0xbc>
 8016fc4:	681d      	ldr	r5, [r3, #0]
 8016fc6:	e003      	b.n	8016fd0 <_printf_i+0xc4>
 8016fc8:	0645      	lsls	r5, r0, #25
 8016fca:	d5fb      	bpl.n	8016fc4 <_printf_i+0xb8>
 8016fcc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8016fd0:	2d00      	cmp	r5, #0
 8016fd2:	da03      	bge.n	8016fdc <_printf_i+0xd0>
 8016fd4:	232d      	movs	r3, #45	@ 0x2d
 8016fd6:	426d      	negs	r5, r5
 8016fd8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016fdc:	4858      	ldr	r0, [pc, #352]	@ (8017140 <_printf_i+0x234>)
 8016fde:	230a      	movs	r3, #10
 8016fe0:	e011      	b.n	8017006 <_printf_i+0xfa>
 8016fe2:	6821      	ldr	r1, [r4, #0]
 8016fe4:	6833      	ldr	r3, [r6, #0]
 8016fe6:	0608      	lsls	r0, r1, #24
 8016fe8:	f853 5b04 	ldr.w	r5, [r3], #4
 8016fec:	d402      	bmi.n	8016ff4 <_printf_i+0xe8>
 8016fee:	0649      	lsls	r1, r1, #25
 8016ff0:	bf48      	it	mi
 8016ff2:	b2ad      	uxthmi	r5, r5
 8016ff4:	2f6f      	cmp	r7, #111	@ 0x6f
 8016ff6:	4852      	ldr	r0, [pc, #328]	@ (8017140 <_printf_i+0x234>)
 8016ff8:	6033      	str	r3, [r6, #0]
 8016ffa:	bf14      	ite	ne
 8016ffc:	230a      	movne	r3, #10
 8016ffe:	2308      	moveq	r3, #8
 8017000:	2100      	movs	r1, #0
 8017002:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8017006:	6866      	ldr	r6, [r4, #4]
 8017008:	60a6      	str	r6, [r4, #8]
 801700a:	2e00      	cmp	r6, #0
 801700c:	db05      	blt.n	801701a <_printf_i+0x10e>
 801700e:	6821      	ldr	r1, [r4, #0]
 8017010:	432e      	orrs	r6, r5
 8017012:	f021 0104 	bic.w	r1, r1, #4
 8017016:	6021      	str	r1, [r4, #0]
 8017018:	d04b      	beq.n	80170b2 <_printf_i+0x1a6>
 801701a:	4616      	mov	r6, r2
 801701c:	fbb5 f1f3 	udiv	r1, r5, r3
 8017020:	fb03 5711 	mls	r7, r3, r1, r5
 8017024:	5dc7      	ldrb	r7, [r0, r7]
 8017026:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801702a:	462f      	mov	r7, r5
 801702c:	42bb      	cmp	r3, r7
 801702e:	460d      	mov	r5, r1
 8017030:	d9f4      	bls.n	801701c <_printf_i+0x110>
 8017032:	2b08      	cmp	r3, #8
 8017034:	d10b      	bne.n	801704e <_printf_i+0x142>
 8017036:	6823      	ldr	r3, [r4, #0]
 8017038:	07df      	lsls	r7, r3, #31
 801703a:	d508      	bpl.n	801704e <_printf_i+0x142>
 801703c:	6923      	ldr	r3, [r4, #16]
 801703e:	6861      	ldr	r1, [r4, #4]
 8017040:	4299      	cmp	r1, r3
 8017042:	bfde      	ittt	le
 8017044:	2330      	movle	r3, #48	@ 0x30
 8017046:	f806 3c01 	strble.w	r3, [r6, #-1]
 801704a:	f106 36ff 	addle.w	r6, r6, #4294967295
 801704e:	1b92      	subs	r2, r2, r6
 8017050:	6122      	str	r2, [r4, #16]
 8017052:	f8cd a000 	str.w	sl, [sp]
 8017056:	464b      	mov	r3, r9
 8017058:	aa03      	add	r2, sp, #12
 801705a:	4621      	mov	r1, r4
 801705c:	4640      	mov	r0, r8
 801705e:	f7ff fee7 	bl	8016e30 <_printf_common>
 8017062:	3001      	adds	r0, #1
 8017064:	d14a      	bne.n	80170fc <_printf_i+0x1f0>
 8017066:	f04f 30ff 	mov.w	r0, #4294967295
 801706a:	b004      	add	sp, #16
 801706c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017070:	6823      	ldr	r3, [r4, #0]
 8017072:	f043 0320 	orr.w	r3, r3, #32
 8017076:	6023      	str	r3, [r4, #0]
 8017078:	4832      	ldr	r0, [pc, #200]	@ (8017144 <_printf_i+0x238>)
 801707a:	2778      	movs	r7, #120	@ 0x78
 801707c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8017080:	6823      	ldr	r3, [r4, #0]
 8017082:	6831      	ldr	r1, [r6, #0]
 8017084:	061f      	lsls	r7, r3, #24
 8017086:	f851 5b04 	ldr.w	r5, [r1], #4
 801708a:	d402      	bmi.n	8017092 <_printf_i+0x186>
 801708c:	065f      	lsls	r7, r3, #25
 801708e:	bf48      	it	mi
 8017090:	b2ad      	uxthmi	r5, r5
 8017092:	6031      	str	r1, [r6, #0]
 8017094:	07d9      	lsls	r1, r3, #31
 8017096:	bf44      	itt	mi
 8017098:	f043 0320 	orrmi.w	r3, r3, #32
 801709c:	6023      	strmi	r3, [r4, #0]
 801709e:	b11d      	cbz	r5, 80170a8 <_printf_i+0x19c>
 80170a0:	2310      	movs	r3, #16
 80170a2:	e7ad      	b.n	8017000 <_printf_i+0xf4>
 80170a4:	4826      	ldr	r0, [pc, #152]	@ (8017140 <_printf_i+0x234>)
 80170a6:	e7e9      	b.n	801707c <_printf_i+0x170>
 80170a8:	6823      	ldr	r3, [r4, #0]
 80170aa:	f023 0320 	bic.w	r3, r3, #32
 80170ae:	6023      	str	r3, [r4, #0]
 80170b0:	e7f6      	b.n	80170a0 <_printf_i+0x194>
 80170b2:	4616      	mov	r6, r2
 80170b4:	e7bd      	b.n	8017032 <_printf_i+0x126>
 80170b6:	6833      	ldr	r3, [r6, #0]
 80170b8:	6825      	ldr	r5, [r4, #0]
 80170ba:	6961      	ldr	r1, [r4, #20]
 80170bc:	1d18      	adds	r0, r3, #4
 80170be:	6030      	str	r0, [r6, #0]
 80170c0:	062e      	lsls	r6, r5, #24
 80170c2:	681b      	ldr	r3, [r3, #0]
 80170c4:	d501      	bpl.n	80170ca <_printf_i+0x1be>
 80170c6:	6019      	str	r1, [r3, #0]
 80170c8:	e002      	b.n	80170d0 <_printf_i+0x1c4>
 80170ca:	0668      	lsls	r0, r5, #25
 80170cc:	d5fb      	bpl.n	80170c6 <_printf_i+0x1ba>
 80170ce:	8019      	strh	r1, [r3, #0]
 80170d0:	2300      	movs	r3, #0
 80170d2:	6123      	str	r3, [r4, #16]
 80170d4:	4616      	mov	r6, r2
 80170d6:	e7bc      	b.n	8017052 <_printf_i+0x146>
 80170d8:	6833      	ldr	r3, [r6, #0]
 80170da:	1d1a      	adds	r2, r3, #4
 80170dc:	6032      	str	r2, [r6, #0]
 80170de:	681e      	ldr	r6, [r3, #0]
 80170e0:	6862      	ldr	r2, [r4, #4]
 80170e2:	2100      	movs	r1, #0
 80170e4:	4630      	mov	r0, r6
 80170e6:	f7e9 f8b3 	bl	8000250 <memchr>
 80170ea:	b108      	cbz	r0, 80170f0 <_printf_i+0x1e4>
 80170ec:	1b80      	subs	r0, r0, r6
 80170ee:	6060      	str	r0, [r4, #4]
 80170f0:	6863      	ldr	r3, [r4, #4]
 80170f2:	6123      	str	r3, [r4, #16]
 80170f4:	2300      	movs	r3, #0
 80170f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80170fa:	e7aa      	b.n	8017052 <_printf_i+0x146>
 80170fc:	6923      	ldr	r3, [r4, #16]
 80170fe:	4632      	mov	r2, r6
 8017100:	4649      	mov	r1, r9
 8017102:	4640      	mov	r0, r8
 8017104:	47d0      	blx	sl
 8017106:	3001      	adds	r0, #1
 8017108:	d0ad      	beq.n	8017066 <_printf_i+0x15a>
 801710a:	6823      	ldr	r3, [r4, #0]
 801710c:	079b      	lsls	r3, r3, #30
 801710e:	d413      	bmi.n	8017138 <_printf_i+0x22c>
 8017110:	68e0      	ldr	r0, [r4, #12]
 8017112:	9b03      	ldr	r3, [sp, #12]
 8017114:	4298      	cmp	r0, r3
 8017116:	bfb8      	it	lt
 8017118:	4618      	movlt	r0, r3
 801711a:	e7a6      	b.n	801706a <_printf_i+0x15e>
 801711c:	2301      	movs	r3, #1
 801711e:	4632      	mov	r2, r6
 8017120:	4649      	mov	r1, r9
 8017122:	4640      	mov	r0, r8
 8017124:	47d0      	blx	sl
 8017126:	3001      	adds	r0, #1
 8017128:	d09d      	beq.n	8017066 <_printf_i+0x15a>
 801712a:	3501      	adds	r5, #1
 801712c:	68e3      	ldr	r3, [r4, #12]
 801712e:	9903      	ldr	r1, [sp, #12]
 8017130:	1a5b      	subs	r3, r3, r1
 8017132:	42ab      	cmp	r3, r5
 8017134:	dcf2      	bgt.n	801711c <_printf_i+0x210>
 8017136:	e7eb      	b.n	8017110 <_printf_i+0x204>
 8017138:	2500      	movs	r5, #0
 801713a:	f104 0619 	add.w	r6, r4, #25
 801713e:	e7f5      	b.n	801712c <_printf_i+0x220>
 8017140:	0801a6a0 	.word	0x0801a6a0
 8017144:	0801a6b1 	.word	0x0801a6b1

08017148 <__sflush_r>:
 8017148:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801714c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017150:	0716      	lsls	r6, r2, #28
 8017152:	4605      	mov	r5, r0
 8017154:	460c      	mov	r4, r1
 8017156:	d454      	bmi.n	8017202 <__sflush_r+0xba>
 8017158:	684b      	ldr	r3, [r1, #4]
 801715a:	2b00      	cmp	r3, #0
 801715c:	dc02      	bgt.n	8017164 <__sflush_r+0x1c>
 801715e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017160:	2b00      	cmp	r3, #0
 8017162:	dd48      	ble.n	80171f6 <__sflush_r+0xae>
 8017164:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017166:	2e00      	cmp	r6, #0
 8017168:	d045      	beq.n	80171f6 <__sflush_r+0xae>
 801716a:	2300      	movs	r3, #0
 801716c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8017170:	682f      	ldr	r7, [r5, #0]
 8017172:	6a21      	ldr	r1, [r4, #32]
 8017174:	602b      	str	r3, [r5, #0]
 8017176:	d030      	beq.n	80171da <__sflush_r+0x92>
 8017178:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801717a:	89a3      	ldrh	r3, [r4, #12]
 801717c:	0759      	lsls	r1, r3, #29
 801717e:	d505      	bpl.n	801718c <__sflush_r+0x44>
 8017180:	6863      	ldr	r3, [r4, #4]
 8017182:	1ad2      	subs	r2, r2, r3
 8017184:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8017186:	b10b      	cbz	r3, 801718c <__sflush_r+0x44>
 8017188:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801718a:	1ad2      	subs	r2, r2, r3
 801718c:	2300      	movs	r3, #0
 801718e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017190:	6a21      	ldr	r1, [r4, #32]
 8017192:	4628      	mov	r0, r5
 8017194:	47b0      	blx	r6
 8017196:	1c43      	adds	r3, r0, #1
 8017198:	89a3      	ldrh	r3, [r4, #12]
 801719a:	d106      	bne.n	80171aa <__sflush_r+0x62>
 801719c:	6829      	ldr	r1, [r5, #0]
 801719e:	291d      	cmp	r1, #29
 80171a0:	d82b      	bhi.n	80171fa <__sflush_r+0xb2>
 80171a2:	4a2a      	ldr	r2, [pc, #168]	@ (801724c <__sflush_r+0x104>)
 80171a4:	40ca      	lsrs	r2, r1
 80171a6:	07d6      	lsls	r6, r2, #31
 80171a8:	d527      	bpl.n	80171fa <__sflush_r+0xb2>
 80171aa:	2200      	movs	r2, #0
 80171ac:	6062      	str	r2, [r4, #4]
 80171ae:	04d9      	lsls	r1, r3, #19
 80171b0:	6922      	ldr	r2, [r4, #16]
 80171b2:	6022      	str	r2, [r4, #0]
 80171b4:	d504      	bpl.n	80171c0 <__sflush_r+0x78>
 80171b6:	1c42      	adds	r2, r0, #1
 80171b8:	d101      	bne.n	80171be <__sflush_r+0x76>
 80171ba:	682b      	ldr	r3, [r5, #0]
 80171bc:	b903      	cbnz	r3, 80171c0 <__sflush_r+0x78>
 80171be:	6560      	str	r0, [r4, #84]	@ 0x54
 80171c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80171c2:	602f      	str	r7, [r5, #0]
 80171c4:	b1b9      	cbz	r1, 80171f6 <__sflush_r+0xae>
 80171c6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80171ca:	4299      	cmp	r1, r3
 80171cc:	d002      	beq.n	80171d4 <__sflush_r+0x8c>
 80171ce:	4628      	mov	r0, r5
 80171d0:	f7ff fa94 	bl	80166fc <_free_r>
 80171d4:	2300      	movs	r3, #0
 80171d6:	6363      	str	r3, [r4, #52]	@ 0x34
 80171d8:	e00d      	b.n	80171f6 <__sflush_r+0xae>
 80171da:	2301      	movs	r3, #1
 80171dc:	4628      	mov	r0, r5
 80171de:	47b0      	blx	r6
 80171e0:	4602      	mov	r2, r0
 80171e2:	1c50      	adds	r0, r2, #1
 80171e4:	d1c9      	bne.n	801717a <__sflush_r+0x32>
 80171e6:	682b      	ldr	r3, [r5, #0]
 80171e8:	2b00      	cmp	r3, #0
 80171ea:	d0c6      	beq.n	801717a <__sflush_r+0x32>
 80171ec:	2b1d      	cmp	r3, #29
 80171ee:	d001      	beq.n	80171f4 <__sflush_r+0xac>
 80171f0:	2b16      	cmp	r3, #22
 80171f2:	d11e      	bne.n	8017232 <__sflush_r+0xea>
 80171f4:	602f      	str	r7, [r5, #0]
 80171f6:	2000      	movs	r0, #0
 80171f8:	e022      	b.n	8017240 <__sflush_r+0xf8>
 80171fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80171fe:	b21b      	sxth	r3, r3
 8017200:	e01b      	b.n	801723a <__sflush_r+0xf2>
 8017202:	690f      	ldr	r7, [r1, #16]
 8017204:	2f00      	cmp	r7, #0
 8017206:	d0f6      	beq.n	80171f6 <__sflush_r+0xae>
 8017208:	0793      	lsls	r3, r2, #30
 801720a:	680e      	ldr	r6, [r1, #0]
 801720c:	bf08      	it	eq
 801720e:	694b      	ldreq	r3, [r1, #20]
 8017210:	600f      	str	r7, [r1, #0]
 8017212:	bf18      	it	ne
 8017214:	2300      	movne	r3, #0
 8017216:	eba6 0807 	sub.w	r8, r6, r7
 801721a:	608b      	str	r3, [r1, #8]
 801721c:	f1b8 0f00 	cmp.w	r8, #0
 8017220:	dde9      	ble.n	80171f6 <__sflush_r+0xae>
 8017222:	6a21      	ldr	r1, [r4, #32]
 8017224:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8017226:	4643      	mov	r3, r8
 8017228:	463a      	mov	r2, r7
 801722a:	4628      	mov	r0, r5
 801722c:	47b0      	blx	r6
 801722e:	2800      	cmp	r0, #0
 8017230:	dc08      	bgt.n	8017244 <__sflush_r+0xfc>
 8017232:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017236:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801723a:	81a3      	strh	r3, [r4, #12]
 801723c:	f04f 30ff 	mov.w	r0, #4294967295
 8017240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017244:	4407      	add	r7, r0
 8017246:	eba8 0800 	sub.w	r8, r8, r0
 801724a:	e7e7      	b.n	801721c <__sflush_r+0xd4>
 801724c:	20400001 	.word	0x20400001

08017250 <_fflush_r>:
 8017250:	b538      	push	{r3, r4, r5, lr}
 8017252:	690b      	ldr	r3, [r1, #16]
 8017254:	4605      	mov	r5, r0
 8017256:	460c      	mov	r4, r1
 8017258:	b913      	cbnz	r3, 8017260 <_fflush_r+0x10>
 801725a:	2500      	movs	r5, #0
 801725c:	4628      	mov	r0, r5
 801725e:	bd38      	pop	{r3, r4, r5, pc}
 8017260:	b118      	cbz	r0, 801726a <_fflush_r+0x1a>
 8017262:	6a03      	ldr	r3, [r0, #32]
 8017264:	b90b      	cbnz	r3, 801726a <_fflush_r+0x1a>
 8017266:	f7ff f85d 	bl	8016324 <__sinit>
 801726a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801726e:	2b00      	cmp	r3, #0
 8017270:	d0f3      	beq.n	801725a <_fflush_r+0xa>
 8017272:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8017274:	07d0      	lsls	r0, r2, #31
 8017276:	d404      	bmi.n	8017282 <_fflush_r+0x32>
 8017278:	0599      	lsls	r1, r3, #22
 801727a:	d402      	bmi.n	8017282 <_fflush_r+0x32>
 801727c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801727e:	f7ff fa0e 	bl	801669e <__retarget_lock_acquire_recursive>
 8017282:	4628      	mov	r0, r5
 8017284:	4621      	mov	r1, r4
 8017286:	f7ff ff5f 	bl	8017148 <__sflush_r>
 801728a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801728c:	07da      	lsls	r2, r3, #31
 801728e:	4605      	mov	r5, r0
 8017290:	d4e4      	bmi.n	801725c <_fflush_r+0xc>
 8017292:	89a3      	ldrh	r3, [r4, #12]
 8017294:	059b      	lsls	r3, r3, #22
 8017296:	d4e1      	bmi.n	801725c <_fflush_r+0xc>
 8017298:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801729a:	f7ff fa01 	bl	80166a0 <__retarget_lock_release_recursive>
 801729e:	e7dd      	b.n	801725c <_fflush_r+0xc>

080172a0 <fiprintf>:
 80172a0:	b40e      	push	{r1, r2, r3}
 80172a2:	b503      	push	{r0, r1, lr}
 80172a4:	4601      	mov	r1, r0
 80172a6:	ab03      	add	r3, sp, #12
 80172a8:	4805      	ldr	r0, [pc, #20]	@ (80172c0 <fiprintf+0x20>)
 80172aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80172ae:	6800      	ldr	r0, [r0, #0]
 80172b0:	9301      	str	r3, [sp, #4]
 80172b2:	f7ff fca5 	bl	8016c00 <_vfiprintf_r>
 80172b6:	b002      	add	sp, #8
 80172b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80172bc:	b003      	add	sp, #12
 80172be:	4770      	bx	lr
 80172c0:	2000003c 	.word	0x2000003c

080172c4 <__swbuf_r>:
 80172c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80172c6:	460e      	mov	r6, r1
 80172c8:	4614      	mov	r4, r2
 80172ca:	4605      	mov	r5, r0
 80172cc:	b118      	cbz	r0, 80172d6 <__swbuf_r+0x12>
 80172ce:	6a03      	ldr	r3, [r0, #32]
 80172d0:	b90b      	cbnz	r3, 80172d6 <__swbuf_r+0x12>
 80172d2:	f7ff f827 	bl	8016324 <__sinit>
 80172d6:	69a3      	ldr	r3, [r4, #24]
 80172d8:	60a3      	str	r3, [r4, #8]
 80172da:	89a3      	ldrh	r3, [r4, #12]
 80172dc:	071a      	lsls	r2, r3, #28
 80172de:	d501      	bpl.n	80172e4 <__swbuf_r+0x20>
 80172e0:	6923      	ldr	r3, [r4, #16]
 80172e2:	b943      	cbnz	r3, 80172f6 <__swbuf_r+0x32>
 80172e4:	4621      	mov	r1, r4
 80172e6:	4628      	mov	r0, r5
 80172e8:	f000 f82a 	bl	8017340 <__swsetup_r>
 80172ec:	b118      	cbz	r0, 80172f6 <__swbuf_r+0x32>
 80172ee:	f04f 37ff 	mov.w	r7, #4294967295
 80172f2:	4638      	mov	r0, r7
 80172f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80172f6:	6823      	ldr	r3, [r4, #0]
 80172f8:	6922      	ldr	r2, [r4, #16]
 80172fa:	1a98      	subs	r0, r3, r2
 80172fc:	6963      	ldr	r3, [r4, #20]
 80172fe:	b2f6      	uxtb	r6, r6
 8017300:	4283      	cmp	r3, r0
 8017302:	4637      	mov	r7, r6
 8017304:	dc05      	bgt.n	8017312 <__swbuf_r+0x4e>
 8017306:	4621      	mov	r1, r4
 8017308:	4628      	mov	r0, r5
 801730a:	f7ff ffa1 	bl	8017250 <_fflush_r>
 801730e:	2800      	cmp	r0, #0
 8017310:	d1ed      	bne.n	80172ee <__swbuf_r+0x2a>
 8017312:	68a3      	ldr	r3, [r4, #8]
 8017314:	3b01      	subs	r3, #1
 8017316:	60a3      	str	r3, [r4, #8]
 8017318:	6823      	ldr	r3, [r4, #0]
 801731a:	1c5a      	adds	r2, r3, #1
 801731c:	6022      	str	r2, [r4, #0]
 801731e:	701e      	strb	r6, [r3, #0]
 8017320:	6962      	ldr	r2, [r4, #20]
 8017322:	1c43      	adds	r3, r0, #1
 8017324:	429a      	cmp	r2, r3
 8017326:	d004      	beq.n	8017332 <__swbuf_r+0x6e>
 8017328:	89a3      	ldrh	r3, [r4, #12]
 801732a:	07db      	lsls	r3, r3, #31
 801732c:	d5e1      	bpl.n	80172f2 <__swbuf_r+0x2e>
 801732e:	2e0a      	cmp	r6, #10
 8017330:	d1df      	bne.n	80172f2 <__swbuf_r+0x2e>
 8017332:	4621      	mov	r1, r4
 8017334:	4628      	mov	r0, r5
 8017336:	f7ff ff8b 	bl	8017250 <_fflush_r>
 801733a:	2800      	cmp	r0, #0
 801733c:	d0d9      	beq.n	80172f2 <__swbuf_r+0x2e>
 801733e:	e7d6      	b.n	80172ee <__swbuf_r+0x2a>

08017340 <__swsetup_r>:
 8017340:	b538      	push	{r3, r4, r5, lr}
 8017342:	4b29      	ldr	r3, [pc, #164]	@ (80173e8 <__swsetup_r+0xa8>)
 8017344:	4605      	mov	r5, r0
 8017346:	6818      	ldr	r0, [r3, #0]
 8017348:	460c      	mov	r4, r1
 801734a:	b118      	cbz	r0, 8017354 <__swsetup_r+0x14>
 801734c:	6a03      	ldr	r3, [r0, #32]
 801734e:	b90b      	cbnz	r3, 8017354 <__swsetup_r+0x14>
 8017350:	f7fe ffe8 	bl	8016324 <__sinit>
 8017354:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017358:	0719      	lsls	r1, r3, #28
 801735a:	d422      	bmi.n	80173a2 <__swsetup_r+0x62>
 801735c:	06da      	lsls	r2, r3, #27
 801735e:	d407      	bmi.n	8017370 <__swsetup_r+0x30>
 8017360:	2209      	movs	r2, #9
 8017362:	602a      	str	r2, [r5, #0]
 8017364:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017368:	81a3      	strh	r3, [r4, #12]
 801736a:	f04f 30ff 	mov.w	r0, #4294967295
 801736e:	e033      	b.n	80173d8 <__swsetup_r+0x98>
 8017370:	0758      	lsls	r0, r3, #29
 8017372:	d512      	bpl.n	801739a <__swsetup_r+0x5a>
 8017374:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017376:	b141      	cbz	r1, 801738a <__swsetup_r+0x4a>
 8017378:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801737c:	4299      	cmp	r1, r3
 801737e:	d002      	beq.n	8017386 <__swsetup_r+0x46>
 8017380:	4628      	mov	r0, r5
 8017382:	f7ff f9bb 	bl	80166fc <_free_r>
 8017386:	2300      	movs	r3, #0
 8017388:	6363      	str	r3, [r4, #52]	@ 0x34
 801738a:	89a3      	ldrh	r3, [r4, #12]
 801738c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8017390:	81a3      	strh	r3, [r4, #12]
 8017392:	2300      	movs	r3, #0
 8017394:	6063      	str	r3, [r4, #4]
 8017396:	6923      	ldr	r3, [r4, #16]
 8017398:	6023      	str	r3, [r4, #0]
 801739a:	89a3      	ldrh	r3, [r4, #12]
 801739c:	f043 0308 	orr.w	r3, r3, #8
 80173a0:	81a3      	strh	r3, [r4, #12]
 80173a2:	6923      	ldr	r3, [r4, #16]
 80173a4:	b94b      	cbnz	r3, 80173ba <__swsetup_r+0x7a>
 80173a6:	89a3      	ldrh	r3, [r4, #12]
 80173a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80173ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80173b0:	d003      	beq.n	80173ba <__swsetup_r+0x7a>
 80173b2:	4621      	mov	r1, r4
 80173b4:	4628      	mov	r0, r5
 80173b6:	f000 f884 	bl	80174c2 <__smakebuf_r>
 80173ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80173be:	f013 0201 	ands.w	r2, r3, #1
 80173c2:	d00a      	beq.n	80173da <__swsetup_r+0x9a>
 80173c4:	2200      	movs	r2, #0
 80173c6:	60a2      	str	r2, [r4, #8]
 80173c8:	6962      	ldr	r2, [r4, #20]
 80173ca:	4252      	negs	r2, r2
 80173cc:	61a2      	str	r2, [r4, #24]
 80173ce:	6922      	ldr	r2, [r4, #16]
 80173d0:	b942      	cbnz	r2, 80173e4 <__swsetup_r+0xa4>
 80173d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80173d6:	d1c5      	bne.n	8017364 <__swsetup_r+0x24>
 80173d8:	bd38      	pop	{r3, r4, r5, pc}
 80173da:	0799      	lsls	r1, r3, #30
 80173dc:	bf58      	it	pl
 80173de:	6962      	ldrpl	r2, [r4, #20]
 80173e0:	60a2      	str	r2, [r4, #8]
 80173e2:	e7f4      	b.n	80173ce <__swsetup_r+0x8e>
 80173e4:	2000      	movs	r0, #0
 80173e6:	e7f7      	b.n	80173d8 <__swsetup_r+0x98>
 80173e8:	2000003c 	.word	0x2000003c

080173ec <_sbrk_r>:
 80173ec:	b538      	push	{r3, r4, r5, lr}
 80173ee:	4d06      	ldr	r5, [pc, #24]	@ (8017408 <_sbrk_r+0x1c>)
 80173f0:	2300      	movs	r3, #0
 80173f2:	4604      	mov	r4, r0
 80173f4:	4608      	mov	r0, r1
 80173f6:	602b      	str	r3, [r5, #0]
 80173f8:	f7ea f896 	bl	8001528 <_sbrk>
 80173fc:	1c43      	adds	r3, r0, #1
 80173fe:	d102      	bne.n	8017406 <_sbrk_r+0x1a>
 8017400:	682b      	ldr	r3, [r5, #0]
 8017402:	b103      	cbz	r3, 8017406 <_sbrk_r+0x1a>
 8017404:	6023      	str	r3, [r4, #0]
 8017406:	bd38      	pop	{r3, r4, r5, pc}
 8017408:	20066a64 	.word	0x20066a64

0801740c <abort>:
 801740c:	b508      	push	{r3, lr}
 801740e:	2006      	movs	r0, #6
 8017410:	f000 f8bc 	bl	801758c <raise>
 8017414:	2001      	movs	r0, #1
 8017416:	f7ea f80f 	bl	8001438 <_exit>

0801741a <_realloc_r>:
 801741a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801741e:	4607      	mov	r7, r0
 8017420:	4614      	mov	r4, r2
 8017422:	460d      	mov	r5, r1
 8017424:	b921      	cbnz	r1, 8017430 <_realloc_r+0x16>
 8017426:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801742a:	4611      	mov	r1, r2
 801742c:	f7ff b9da 	b.w	80167e4 <_malloc_r>
 8017430:	b92a      	cbnz	r2, 801743e <_realloc_r+0x24>
 8017432:	f7ff f963 	bl	80166fc <_free_r>
 8017436:	4625      	mov	r5, r4
 8017438:	4628      	mov	r0, r5
 801743a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801743e:	f000 f8e3 	bl	8017608 <_malloc_usable_size_r>
 8017442:	4284      	cmp	r4, r0
 8017444:	4606      	mov	r6, r0
 8017446:	d802      	bhi.n	801744e <_realloc_r+0x34>
 8017448:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801744c:	d8f4      	bhi.n	8017438 <_realloc_r+0x1e>
 801744e:	4621      	mov	r1, r4
 8017450:	4638      	mov	r0, r7
 8017452:	f7ff f9c7 	bl	80167e4 <_malloc_r>
 8017456:	4680      	mov	r8, r0
 8017458:	b908      	cbnz	r0, 801745e <_realloc_r+0x44>
 801745a:	4645      	mov	r5, r8
 801745c:	e7ec      	b.n	8017438 <_realloc_r+0x1e>
 801745e:	42b4      	cmp	r4, r6
 8017460:	4622      	mov	r2, r4
 8017462:	4629      	mov	r1, r5
 8017464:	bf28      	it	cs
 8017466:	4632      	movcs	r2, r6
 8017468:	f7ff f91b 	bl	80166a2 <memcpy>
 801746c:	4629      	mov	r1, r5
 801746e:	4638      	mov	r0, r7
 8017470:	f7ff f944 	bl	80166fc <_free_r>
 8017474:	e7f1      	b.n	801745a <_realloc_r+0x40>

08017476 <__swhatbuf_r>:
 8017476:	b570      	push	{r4, r5, r6, lr}
 8017478:	460c      	mov	r4, r1
 801747a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801747e:	2900      	cmp	r1, #0
 8017480:	b096      	sub	sp, #88	@ 0x58
 8017482:	4615      	mov	r5, r2
 8017484:	461e      	mov	r6, r3
 8017486:	da0d      	bge.n	80174a4 <__swhatbuf_r+0x2e>
 8017488:	89a3      	ldrh	r3, [r4, #12]
 801748a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801748e:	f04f 0100 	mov.w	r1, #0
 8017492:	bf14      	ite	ne
 8017494:	2340      	movne	r3, #64	@ 0x40
 8017496:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801749a:	2000      	movs	r0, #0
 801749c:	6031      	str	r1, [r6, #0]
 801749e:	602b      	str	r3, [r5, #0]
 80174a0:	b016      	add	sp, #88	@ 0x58
 80174a2:	bd70      	pop	{r4, r5, r6, pc}
 80174a4:	466a      	mov	r2, sp
 80174a6:	f000 f879 	bl	801759c <_fstat_r>
 80174aa:	2800      	cmp	r0, #0
 80174ac:	dbec      	blt.n	8017488 <__swhatbuf_r+0x12>
 80174ae:	9901      	ldr	r1, [sp, #4]
 80174b0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80174b4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80174b8:	4259      	negs	r1, r3
 80174ba:	4159      	adcs	r1, r3
 80174bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80174c0:	e7eb      	b.n	801749a <__swhatbuf_r+0x24>

080174c2 <__smakebuf_r>:
 80174c2:	898b      	ldrh	r3, [r1, #12]
 80174c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80174c6:	079d      	lsls	r5, r3, #30
 80174c8:	4606      	mov	r6, r0
 80174ca:	460c      	mov	r4, r1
 80174cc:	d507      	bpl.n	80174de <__smakebuf_r+0x1c>
 80174ce:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80174d2:	6023      	str	r3, [r4, #0]
 80174d4:	6123      	str	r3, [r4, #16]
 80174d6:	2301      	movs	r3, #1
 80174d8:	6163      	str	r3, [r4, #20]
 80174da:	b003      	add	sp, #12
 80174dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80174de:	ab01      	add	r3, sp, #4
 80174e0:	466a      	mov	r2, sp
 80174e2:	f7ff ffc8 	bl	8017476 <__swhatbuf_r>
 80174e6:	9f00      	ldr	r7, [sp, #0]
 80174e8:	4605      	mov	r5, r0
 80174ea:	4639      	mov	r1, r7
 80174ec:	4630      	mov	r0, r6
 80174ee:	f7ff f979 	bl	80167e4 <_malloc_r>
 80174f2:	b948      	cbnz	r0, 8017508 <__smakebuf_r+0x46>
 80174f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80174f8:	059a      	lsls	r2, r3, #22
 80174fa:	d4ee      	bmi.n	80174da <__smakebuf_r+0x18>
 80174fc:	f023 0303 	bic.w	r3, r3, #3
 8017500:	f043 0302 	orr.w	r3, r3, #2
 8017504:	81a3      	strh	r3, [r4, #12]
 8017506:	e7e2      	b.n	80174ce <__smakebuf_r+0xc>
 8017508:	89a3      	ldrh	r3, [r4, #12]
 801750a:	6020      	str	r0, [r4, #0]
 801750c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017510:	81a3      	strh	r3, [r4, #12]
 8017512:	9b01      	ldr	r3, [sp, #4]
 8017514:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8017518:	b15b      	cbz	r3, 8017532 <__smakebuf_r+0x70>
 801751a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801751e:	4630      	mov	r0, r6
 8017520:	f000 f84e 	bl	80175c0 <_isatty_r>
 8017524:	b128      	cbz	r0, 8017532 <__smakebuf_r+0x70>
 8017526:	89a3      	ldrh	r3, [r4, #12]
 8017528:	f023 0303 	bic.w	r3, r3, #3
 801752c:	f043 0301 	orr.w	r3, r3, #1
 8017530:	81a3      	strh	r3, [r4, #12]
 8017532:	89a3      	ldrh	r3, [r4, #12]
 8017534:	431d      	orrs	r5, r3
 8017536:	81a5      	strh	r5, [r4, #12]
 8017538:	e7cf      	b.n	80174da <__smakebuf_r+0x18>

0801753a <_raise_r>:
 801753a:	291f      	cmp	r1, #31
 801753c:	b538      	push	{r3, r4, r5, lr}
 801753e:	4605      	mov	r5, r0
 8017540:	460c      	mov	r4, r1
 8017542:	d904      	bls.n	801754e <_raise_r+0x14>
 8017544:	2316      	movs	r3, #22
 8017546:	6003      	str	r3, [r0, #0]
 8017548:	f04f 30ff 	mov.w	r0, #4294967295
 801754c:	bd38      	pop	{r3, r4, r5, pc}
 801754e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8017550:	b112      	cbz	r2, 8017558 <_raise_r+0x1e>
 8017552:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017556:	b94b      	cbnz	r3, 801756c <_raise_r+0x32>
 8017558:	4628      	mov	r0, r5
 801755a:	f000 f853 	bl	8017604 <_getpid_r>
 801755e:	4622      	mov	r2, r4
 8017560:	4601      	mov	r1, r0
 8017562:	4628      	mov	r0, r5
 8017564:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017568:	f000 b83a 	b.w	80175e0 <_kill_r>
 801756c:	2b01      	cmp	r3, #1
 801756e:	d00a      	beq.n	8017586 <_raise_r+0x4c>
 8017570:	1c59      	adds	r1, r3, #1
 8017572:	d103      	bne.n	801757c <_raise_r+0x42>
 8017574:	2316      	movs	r3, #22
 8017576:	6003      	str	r3, [r0, #0]
 8017578:	2001      	movs	r0, #1
 801757a:	e7e7      	b.n	801754c <_raise_r+0x12>
 801757c:	2100      	movs	r1, #0
 801757e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8017582:	4620      	mov	r0, r4
 8017584:	4798      	blx	r3
 8017586:	2000      	movs	r0, #0
 8017588:	e7e0      	b.n	801754c <_raise_r+0x12>
	...

0801758c <raise>:
 801758c:	4b02      	ldr	r3, [pc, #8]	@ (8017598 <raise+0xc>)
 801758e:	4601      	mov	r1, r0
 8017590:	6818      	ldr	r0, [r3, #0]
 8017592:	f7ff bfd2 	b.w	801753a <_raise_r>
 8017596:	bf00      	nop
 8017598:	2000003c 	.word	0x2000003c

0801759c <_fstat_r>:
 801759c:	b538      	push	{r3, r4, r5, lr}
 801759e:	4d07      	ldr	r5, [pc, #28]	@ (80175bc <_fstat_r+0x20>)
 80175a0:	2300      	movs	r3, #0
 80175a2:	4604      	mov	r4, r0
 80175a4:	4608      	mov	r0, r1
 80175a6:	4611      	mov	r1, r2
 80175a8:	602b      	str	r3, [r5, #0]
 80175aa:	f7e9 ff95 	bl	80014d8 <_fstat>
 80175ae:	1c43      	adds	r3, r0, #1
 80175b0:	d102      	bne.n	80175b8 <_fstat_r+0x1c>
 80175b2:	682b      	ldr	r3, [r5, #0]
 80175b4:	b103      	cbz	r3, 80175b8 <_fstat_r+0x1c>
 80175b6:	6023      	str	r3, [r4, #0]
 80175b8:	bd38      	pop	{r3, r4, r5, pc}
 80175ba:	bf00      	nop
 80175bc:	20066a64 	.word	0x20066a64

080175c0 <_isatty_r>:
 80175c0:	b538      	push	{r3, r4, r5, lr}
 80175c2:	4d06      	ldr	r5, [pc, #24]	@ (80175dc <_isatty_r+0x1c>)
 80175c4:	2300      	movs	r3, #0
 80175c6:	4604      	mov	r4, r0
 80175c8:	4608      	mov	r0, r1
 80175ca:	602b      	str	r3, [r5, #0]
 80175cc:	f7e9 ff94 	bl	80014f8 <_isatty>
 80175d0:	1c43      	adds	r3, r0, #1
 80175d2:	d102      	bne.n	80175da <_isatty_r+0x1a>
 80175d4:	682b      	ldr	r3, [r5, #0]
 80175d6:	b103      	cbz	r3, 80175da <_isatty_r+0x1a>
 80175d8:	6023      	str	r3, [r4, #0]
 80175da:	bd38      	pop	{r3, r4, r5, pc}
 80175dc:	20066a64 	.word	0x20066a64

080175e0 <_kill_r>:
 80175e0:	b538      	push	{r3, r4, r5, lr}
 80175e2:	4d07      	ldr	r5, [pc, #28]	@ (8017600 <_kill_r+0x20>)
 80175e4:	2300      	movs	r3, #0
 80175e6:	4604      	mov	r4, r0
 80175e8:	4608      	mov	r0, r1
 80175ea:	4611      	mov	r1, r2
 80175ec:	602b      	str	r3, [r5, #0]
 80175ee:	f7e9 ff11 	bl	8001414 <_kill>
 80175f2:	1c43      	adds	r3, r0, #1
 80175f4:	d102      	bne.n	80175fc <_kill_r+0x1c>
 80175f6:	682b      	ldr	r3, [r5, #0]
 80175f8:	b103      	cbz	r3, 80175fc <_kill_r+0x1c>
 80175fa:	6023      	str	r3, [r4, #0]
 80175fc:	bd38      	pop	{r3, r4, r5, pc}
 80175fe:	bf00      	nop
 8017600:	20066a64 	.word	0x20066a64

08017604 <_getpid_r>:
 8017604:	f7e9 befe 	b.w	8001404 <_getpid>

08017608 <_malloc_usable_size_r>:
 8017608:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801760c:	1f18      	subs	r0, r3, #4
 801760e:	2b00      	cmp	r3, #0
 8017610:	bfbc      	itt	lt
 8017612:	580b      	ldrlt	r3, [r1, r0]
 8017614:	18c0      	addlt	r0, r0, r3
 8017616:	4770      	bx	lr

08017618 <_init>:
 8017618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801761a:	bf00      	nop
 801761c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801761e:	bc08      	pop	{r3}
 8017620:	469e      	mov	lr, r3
 8017622:	4770      	bx	lr

08017624 <_fini>:
 8017624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017626:	bf00      	nop
 8017628:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801762a:	bc08      	pop	{r3}
 801762c:	469e      	mov	lr, r3
 801762e:	4770      	bx	lr
