// Generated by SKALP compiler
// Design: main

module SimpleCLE (
    input clk,
    input rst,
    input [2:0] rs1_addr,
    input [2:0] rs2_addr,
    input [2:0] rd_addr,
    input [255:0] wr_data,
    input wr_enable,
    output [255:0] rs1_data,
    output [255:0] rs2_data
);

    wire [255:0] registers [0:7];

    assign rs1_data = registers[rs1_addr];
    assign rs2_data = registers[rs2_addr];

    always_ff @(posedge clk) begin
        if ((rd_addr && (rd_addr != 0))) begin
            registers[rd_addr] <= wr_data;
        end
    end

endmodule
