Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 7d720bcda0904d9d8b68b440c2ae2d33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_divu_behav xil_defaultlib.sim_divu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port r [F:/Github/Computer_Organization/src/project_9/divider/divider.srcs/sim_1/new/sim_divu.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divu
Compiling module xil_defaultlib.sim_divu
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_divu_behav
