
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007578                       # Number of seconds simulated
sim_ticks                                  7577857500                       # Number of ticks simulated
final_tick                                 7577857500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 180575                       # Simulator instruction rate (inst/s)
host_op_rate                                   326178                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              121013143                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661996                       # Number of bytes of host memory used
host_seconds                                    62.62                       # Real time elapsed on the host
sim_insts                                    11307648                       # Number of instructions simulated
sim_ops                                      20425294                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   7577857500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           35584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           48192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               83776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        35584                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          35584                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              556                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              753                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1309                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4695786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6359581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               11055368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4695786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4695786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4695786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6359581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              11055368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       556.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       753.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 2770                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1309                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1309                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   83776                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    83776                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                214                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 94                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                158                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                133                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 42                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 62                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 56                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 19                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 14                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                50                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                34                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                96                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               103                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                60                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     7577773000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1309                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1069                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      201                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       35                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          331                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     246.138973                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    137.677725                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    306.551679                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           183     55.29%     55.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           49     14.80%     70.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           29      8.76%     78.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           16      4.83%     83.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           10      3.02%     86.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            5      1.51%     88.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            5      1.51%     89.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      0.30%     90.03% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           33      9.97%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           331                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        35584                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        48192                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 4695786.374974721111                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6359581.187690583989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          556                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          753                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     23062750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     26390750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     41479.77                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     35047.48                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      24909750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 49453500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     6545000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      19029.60                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 37779.60                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         11.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      11.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.09                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.09                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       968                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  73.95                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     5788978.61                       # Average gap between requests
system.mem_ctrl.pageHitRate                     73.95                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1749300                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    918390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  6397440                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          91581360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              28388280                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2606400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        265793280                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        197585760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1542598980                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              2137754010                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             282.105333                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            7508462750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2868500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       38740000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    6411089250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    514509000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       27745000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    582905750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    685440                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    337755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2948820                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          11678160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6986490                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                983040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         37244370                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         21167040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1785428280                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1867459395                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             246.436330                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            7559743750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       2108000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        4940000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    7423175750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     55120250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       10832000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     81681500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   7577857500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2272467                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2272467                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             68695                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1802901                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  145528                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               5804                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1802901                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1063810                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           739091                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        17945                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7577857500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     3741038                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1611926                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1347                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            35                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   7577857500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7577857500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1886337                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           108                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      7577857500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         15155716                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              89391                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13032770                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2272467                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1209338                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      14956822                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  137532                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           627                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   1886279                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   228                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           15115648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.519324                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.796646                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2909897     19.25%     19.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1445928      9.57%     28.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 10759823     71.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             15115648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.149941                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.859924                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1158965                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3327831                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   8583744                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1976342                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  68766                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               21066375                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  68766                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2160774                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1130082                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1408                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   9262058                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2492560                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20887973                       # Number of instructions processed by rename
system.cpu.rename.SQFullEvents                  80502                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents          1352756                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            23873716                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              53471828                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         32290904                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1014927                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              23313998                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   559718                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 25                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3255759                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3775586                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1620744                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            195615                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3647                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   20806904                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               10877                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20697688                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              5885                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          392486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       524409                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          10859                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      15115648                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.369289                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.706203                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2008934     13.29%     13.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5515740     36.49%     49.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7590974     50.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15115648                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    256      0.04%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  25695      3.53%      3.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  50713      6.97%     10.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 58154      8.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     18.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 443355     60.98%     79.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                148923     20.48%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             61951      0.30%      0.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14774706     71.38%     71.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                47572      0.23%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    63      0.00%     71.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               24011      0.12%     72.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  374      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                96085      0.46%     72.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                96112      0.46%     72.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              216227      1.04%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3692402     17.84%     91.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1588455      7.67%     99.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           72074      0.35%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          27470      0.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20697688                       # Type of FU issued
system.cpu.iq.rate                           1.365669                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      727096                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.035129                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           55899054                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          20605127                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     19953628                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1344951                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             605174                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       605023                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               20622961                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  739872                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           361716                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       135508                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          150                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        15864                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  68766                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                       4                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1521                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20817781                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3775586                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1620744                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3643                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1490                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             34                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          32897                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        35927                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                68824                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20613936                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3741034                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             83752                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5352761                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2058908                       # Number of branches executed
system.cpu.iew.exec_stores                    1611727                       # Number of stores executed
system.cpu.iew.exec_rate                     1.360143                       # Inst execution rate
system.cpu.iew.wb_sent                       20562738                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20558651                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13508999                       # num instructions producing a value
system.cpu.iew.wb_consumers                  17335065                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.356495                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.779287                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          305816                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             68733                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     15046878                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.357444                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.760739                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2626023     17.45%     17.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4416416     29.35%     46.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8004439     53.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     15046878                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             11307648                       # Number of instructions committed
system.cpu.commit.committedOps               20425294                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5244958                       # Number of memory references committed
system.cpu.commit.loads                       3640078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2058725                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     604988                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  19919729                       # Number of committed integer instructions.
system.cpu.commit.function_calls               138237                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        60114      0.29%      0.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14640284     71.68%     71.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           46883      0.23%     72.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               63      0.00%     72.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          24011      0.12%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           96084      0.47%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           96112      0.47%     73.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         216225      1.06%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3568018     17.47%     91.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1577457      7.72%     99.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        72060      0.35%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        27423      0.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20425294                       # Class of committed instruction
system.cpu.commit.bw_lim_events               8004439                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     27773549                       # The number of ROB reads
system.cpu.rob.rob_writes                    41530990                       # The number of ROB writes
system.cpu.timesIdled                             381                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           40068                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    11307648                       # Number of Instructions Simulated
system.cpu.committedOps                      20425294                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.340307                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.340307                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.746098                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.746098                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 31813834                       # number of integer regfile reads
system.cpu.int_regfile_writes                16353393                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1014874                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   529516                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  10523472                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6577299                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 9477551                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7577857500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.541144                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4982879                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1252                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3979.935304                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.541144                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995198                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995198                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          414                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          39865772                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         39865772                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7577857500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3377422                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3377422                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1604205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1604205                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      4981627                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4981627                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4981627                       # number of overall hits
system.cpu.dcache.overall_hits::total         4981627                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          564                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           564                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          874                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          874                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         1438                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1438                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1438                       # number of overall misses
system.cpu.dcache.overall_misses::total          1438                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22239500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22239500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     55925000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     55925000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     78164500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     78164500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     78164500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     78164500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3377986                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3377986                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1605079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1605079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      4983065                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4983065                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4983065                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4983065                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000167                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000167                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000545                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000545                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000289                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000289                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000289                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000289                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39431.737589                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39431.737589                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63987.414188                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63987.414188                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54356.397775                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54356.397775                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54356.397775                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54356.397775                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          152                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           76                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          668                       # number of writebacks
system.cpu.dcache.writebacks::total               668                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          186                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          186                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          186                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          186                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          186                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          186                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          378                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          874                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          874                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1252                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1252                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1252                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1252                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14494500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14494500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     55051000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     55051000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     69545500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     69545500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     69545500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     69545500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000545                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000545                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000251                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000251                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000251                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000251                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38345.238095                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38345.238095                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62987.414188                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62987.414188                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55547.523962                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55547.523962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55547.523962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55547.523962                       # average overall mshr miss latency
system.cpu.dcache.replacements                    740                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7577857500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           436.340279                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1886201                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               560                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3368.216071                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   436.340279                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.852227                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.852227                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          417                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15090792                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15090792                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7577857500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1885641                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1885641                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1885641                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1885641                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1885641                       # number of overall hits
system.cpu.icache.overall_hits::total         1885641                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          638                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           638                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          638                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            638                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          638                       # number of overall misses
system.cpu.icache.overall_misses::total           638                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     56020000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56020000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     56020000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56020000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     56020000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56020000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1886279                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1886279                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1886279                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1886279                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1886279                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1886279                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000338                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000338                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000338                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000338                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000338                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000338                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87805.642633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87805.642633                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87805.642633                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87805.642633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87805.642633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87805.642633                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          119                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           77                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           77                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           77                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          561                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          561                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          561                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          561                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          561                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          561                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     50751500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50751500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     50751500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50751500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     50751500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50751500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000297                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000297                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000297                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000297                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000297                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000297                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 90466.131907                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90466.131907                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 90466.131907                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90466.131907                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 90466.131907                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90466.131907                       # average overall mshr miss latency
system.cpu.icache.replacements                     88                       # number of replacements
system.l2bus.snoop_filter.tot_requests           2641                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          829                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   7577857500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 938                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           668                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               160                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                874                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               874                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            939                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1209                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3244                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    4453                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        35840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       122880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   158720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1813                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001655                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.040656                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1810     99.83%     99.83% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      0.17%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1813                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              2656500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1400000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             3130000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   7577857500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1218.133221                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2480                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1309                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.894576                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   491.129988                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   727.003232                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.119905                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.177491                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.297396                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1309                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1245                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.319580                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                21157                       # Number of tag accesses
system.l2cache.tags.data_accesses               21157                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   7577857500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          668                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          668                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data          242                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              242                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          257                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          261                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               4                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             499                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 503                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              4                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            499                       # number of overall hits
system.l2cache.overall_hits::total                503                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          632                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            632                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          557                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          121                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          678                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           557                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           753                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1310                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          557                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          753                       # number of overall misses
system.l2cache.overall_misses::total             1310                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     51320000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     51320000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     49868000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     11354500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     61222500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     49868000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     62674500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    112542500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     49868000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     62674500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    112542500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          668                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          668                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          874                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          874                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          561                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          378                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          939                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          561                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         1252                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1813                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          561                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         1252                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1813                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.723112                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.723112                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.992870                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.320106                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.722045                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.992870                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.601438                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.722559                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.992870                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.601438                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.722559                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 81202.531646                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 81202.531646                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 89529.622980                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 93838.842975                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 90298.672566                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 89529.622980                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 83233.067729                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 85910.305344                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 89529.622980                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 83233.067729                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 85910.305344                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          632                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          632                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          557                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          121                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          678                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          557                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          753                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1310                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          557                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          753                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1310                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     50056000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     50056000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     48756000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     11112500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     59868500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     48756000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     61168500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    109924500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     48756000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     61168500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    109924500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.723112                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.723112                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.992870                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.320106                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.722045                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.992870                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.601438                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.722559                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.992870                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.601438                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.722559                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 79202.531646                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 79202.531646                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 87533.213645                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91838.842975                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 88301.622419                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 87533.213645                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 81233.067729                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 83911.832061                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 87533.213645                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 81233.067729                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 83911.832061                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1309                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   7577857500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 677                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                632                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               632                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            677                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         2618                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        83776                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1309                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1309    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1309                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               654500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             3272500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   7577857500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1218.133739                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1309                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1309                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   491.130208                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   727.003531                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.014988                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.022186                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.037174                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1309                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1245                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.039948                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                22253                       # Number of tag accesses
system.l3cache.tags.data_accesses               22253                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   7577857500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          632                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            632                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          556                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          121                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          677                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           556                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           753                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1309                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          556                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          753                       # number of overall misses
system.l3cache.overall_misses::total             1309                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     44368000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     44368000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     43752000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     10023500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     53775500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     43752000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     54391500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     98143500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     43752000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     54391500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     98143500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          632                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          632                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          556                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          121                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          677                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          556                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          753                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1309                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          556                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          753                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1309                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 70202.531646                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 70202.531646                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 78690.647482                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 82838.842975                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 79432.053176                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 78690.647482                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 72233.067729                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 74975.935829                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 78690.647482                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 72233.067729                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 74975.935829                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          632                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          632                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          556                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          121                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          677                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          556                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          753                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1309                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          556                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          753                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1309                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     43104000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     43104000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     42640000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9781500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     52421500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     42640000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     52885500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     95525500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     42640000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     52885500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     95525500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 68202.531646                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 68202.531646                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 76690.647482                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80838.842975                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 77432.053176                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 76690.647482                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 70233.067729                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 72975.935829                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 76690.647482                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 70233.067729                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 72975.935829                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1309                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   7577857500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                677                       # Transaction distribution
system.membus.trans_dist::ReadExReq               632                       # Transaction distribution
system.membus.trans_dist::ReadExResp              632                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           677                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         2618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         2618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        83776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        83776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   83776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1309                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1309    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1309                       # Request fanout histogram
system.membus.reqLayer0.occupancy              654500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3529500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
