Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 19 10:27:16 2025
| Host         : insa-11278 running 64-bit Linux Mint 21.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2335)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6883)
5. checking no_input_delay (17)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2335)
---------------------------
 There are 2335 register/latch pins with no clock driven by root clock pin: div/ClockOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6883)
---------------------------------------------------
 There are 6883 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.639        0.000                      0                   37        0.197        0.000                      0                   37        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
sysclk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_pin          6.639        0.000                      0                   37        0.197        0.000                      0                   37        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sysclk_pin                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_pin
  To Clock:  sysclk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/digit_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.828ns (24.980%)  route 2.487ns (75.020%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.624     5.145    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sevenseg/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  sevenseg/counter_reg[11]/Q
                         net (fo=2, routed)           1.109     6.710    sevenseg/counter_reg[11]
    SLICE_X63Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.834 r  sevenseg/digit_sel[1]_i_5/O
                         net (fo=1, routed)           0.796     7.631    sevenseg/digit_sel[1]_i_5_n_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I2_O)        0.124     7.755 r  sevenseg/digit_sel[1]_i_2/O
                         net (fo=2, routed)           0.581     8.336    sevenseg/p_0_in
    SLICE_X61Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.460 r  sevenseg/digit_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     8.460    sevenseg/digit_sel[0]_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.504    14.845    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y27         FDRE (Setup_fdre_C_D)        0.029    15.099    sevenseg/digit_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  6.639    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/digit_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.854ns (25.564%)  route 2.487ns (74.436%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.624     5.145    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sevenseg/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  sevenseg/counter_reg[11]/Q
                         net (fo=2, routed)           1.109     6.710    sevenseg/counter_reg[11]
    SLICE_X63Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.834 r  sevenseg/digit_sel[1]_i_5/O
                         net (fo=1, routed)           0.796     7.631    sevenseg/digit_sel[1]_i_5_n_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I2_O)        0.124     7.755 r  sevenseg/digit_sel[1]_i_2/O
                         net (fo=2, routed)           0.581     8.336    sevenseg/p_0_in
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.150     8.486 r  sevenseg/digit_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     8.486    sevenseg/digit_sel[1]_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.504    14.845    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y27         FDRE (Setup_fdre_C_D)        0.075    15.145    sevenseg/digit_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             7.699ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.788ns (77.412%)  route 0.522ns (22.588%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  sevenseg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sevenseg/counter_reg[0]/Q
                         net (fo=2, routed)           0.522     6.119    sevenseg/counter_reg[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.243 r  sevenseg/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.243    sevenseg/counter[0]_i_2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.775 r  sevenseg/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.775    sevenseg/counter_reg[0]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  sevenseg/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    sevenseg/counter_reg[4]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  sevenseg/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.003    sevenseg/counter_reg[8]_i_1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.117 r  sevenseg/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.117    sevenseg/counter_reg[12]_i_1_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.451 r  sevenseg/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.451    sevenseg/counter_reg[16]_i_1_n_6
    SLICE_X62Y30         FDRE                                         r  sevenseg/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.508    14.849    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  sevenseg/counter_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_D)        0.062    15.150    sevenseg/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                  7.699    

Slack (MET) :             7.720ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.767ns (77.204%)  route 0.522ns (22.796%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  sevenseg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sevenseg/counter_reg[0]/Q
                         net (fo=2, routed)           0.522     6.119    sevenseg/counter_reg[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.243 r  sevenseg/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.243    sevenseg/counter[0]_i_2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.775 r  sevenseg/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.775    sevenseg/counter_reg[0]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  sevenseg/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    sevenseg/counter_reg[4]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  sevenseg/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.003    sevenseg/counter_reg[8]_i_1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.117 r  sevenseg/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.117    sevenseg/counter_reg[12]_i_1_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.430 r  sevenseg/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.430    sevenseg/counter_reg[16]_i_1_n_4
    SLICE_X62Y30         FDRE                                         r  sevenseg/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.508    14.849    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  sevenseg/counter_reg[19]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_D)        0.062    15.150    sevenseg/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  7.720    

Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563     5.084    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    div/counter_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  div/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.800    div/counter_reg[0]_i_1__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  div/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.917    div/counter_reg[4]_i_1__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  div/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.034    div/counter_reg[8]_i_1__0_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.357 r  div/counter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.357    div/counter_reg[12]_i_1__0_n_6
    SLICE_X34Y44         FDRE                                         r  div/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.444    14.785    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  div/counter_reg[13]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.109    15.134    div/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             7.794ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 1.693ns (76.443%)  route 0.522ns (23.557%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  sevenseg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sevenseg/counter_reg[0]/Q
                         net (fo=2, routed)           0.522     6.119    sevenseg/counter_reg[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.243 r  sevenseg/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.243    sevenseg/counter[0]_i_2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.775 r  sevenseg/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.775    sevenseg/counter_reg[0]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  sevenseg/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    sevenseg/counter_reg[4]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  sevenseg/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.003    sevenseg/counter_reg[8]_i_1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.117 r  sevenseg/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.117    sevenseg/counter_reg[12]_i_1_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.356 r  sevenseg/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.356    sevenseg/counter_reg[16]_i_1_n_5
    SLICE_X62Y30         FDRE                                         r  sevenseg/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.508    14.849    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  sevenseg/counter_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_D)        0.062    15.150    sevenseg/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  7.794    

Slack (MET) :             7.810ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 1.677ns (76.271%)  route 0.522ns (23.729%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  sevenseg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sevenseg/counter_reg[0]/Q
                         net (fo=2, routed)           0.522     6.119    sevenseg/counter_reg[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.243 r  sevenseg/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.243    sevenseg/counter[0]_i_2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.775 r  sevenseg/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.775    sevenseg/counter_reg[0]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  sevenseg/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    sevenseg/counter_reg[4]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  sevenseg/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.003    sevenseg/counter_reg[8]_i_1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.117 r  sevenseg/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.117    sevenseg/counter_reg[12]_i_1_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.340 r  sevenseg/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.340    sevenseg/counter_reg[16]_i_1_n_7
    SLICE_X62Y30         FDRE                                         r  sevenseg/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.508    14.849    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  sevenseg/counter_reg[16]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_D)        0.062    15.150    sevenseg/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                  7.810    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 1.674ns (76.239%)  route 0.522ns (23.761%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  sevenseg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sevenseg/counter_reg[0]/Q
                         net (fo=2, routed)           0.522     6.119    sevenseg/counter_reg[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.243 r  sevenseg/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.243    sevenseg/counter[0]_i_2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.775 r  sevenseg/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.775    sevenseg/counter_reg[0]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  sevenseg/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    sevenseg/counter_reg[4]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  sevenseg/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.003    sevenseg/counter_reg[8]_i_1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.337 r  sevenseg/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.337    sevenseg/counter_reg[12]_i_1_n_6
    SLICE_X62Y29         FDRE                                         r  sevenseg/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.508    14.849    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  sevenseg/counter_reg[13]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y29         FDRE (Setup_fdre_C_D)        0.062    15.150    sevenseg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  7.813    

Slack (MET) :             7.834ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.653ns (76.009%)  route 0.522ns (23.991%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  sevenseg/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sevenseg/counter_reg[0]/Q
                         net (fo=2, routed)           0.522     6.119    sevenseg/counter_reg[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.243 r  sevenseg/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     6.243    sevenseg/counter[0]_i_2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.775 r  sevenseg/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.775    sevenseg/counter_reg[0]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.889 r  sevenseg/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    sevenseg/counter_reg[4]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  sevenseg/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.003    sevenseg/counter_reg[8]_i_1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.316 r  sevenseg/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.316    sevenseg/counter_reg[12]_i_1_n_4
    SLICE_X62Y29         FDRE                                         r  sevenseg/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.508    14.849    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  sevenseg/counter_reg[15]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y29         FDRE (Setup_fdre_C_D)        0.062    15.150    sevenseg/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  7.834    

Slack (MET) :             7.881ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.628ns (75.070%)  route 0.541ns (24.930%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.563     5.084    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    div/counter_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  div/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.800    div/counter_reg[0]_i_1__0_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  div/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.917    div/counter_reg[4]_i_1__0_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  div/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.034    div/counter_reg[8]_i_1__0_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.253 r  div/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.253    div/counter_reg[12]_i_1__0_n_7
    SLICE_X34Y44         FDRE                                         r  div/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.444    14.785    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  div/counter_reg[12]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.109    15.134    div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  7.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 div/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/ClockOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.562     1.445    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  div/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  div/counter_reg[13]/Q
                         net (fo=2, routed)           0.116     1.725    div/p_0_in
    SLICE_X35Y44         FDRE                                         r  div/ClockOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.831     1.958    div/PCLOCK_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  div/ClockOut_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.070     1.528    div/ClockOut_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.562     1.445    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  div/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  div/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.724    div/counter_reg_n_0_[10]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  div/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.834    div/counter_reg[8]_i_1__0_n_5
    SLICE_X34Y43         FDRE                                         r  div/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.831     1.958    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  div/counter_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.444    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  div/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  div/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.723    div/counter_reg_n_0_[6]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  div/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.833    div/counter_reg[4]_i_1__0_n_5
    SLICE_X34Y42         FDRE                                         r  div/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.830     1.957    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  div/counter_reg[6]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.134     1.578    div/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sevenseg/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.468    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sevenseg/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  sevenseg/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.742    sevenseg/counter_reg[10]
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  sevenseg/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    sevenseg/counter_reg[8]_i_1_n_5
    SLICE_X62Y28         FDRE                                         r  sevenseg/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.854     1.981    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sevenseg/counter_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    sevenseg/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sevenseg/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.468    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  sevenseg/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  sevenseg/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.742    sevenseg/counter_reg[6]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  sevenseg/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    sevenseg/counter_reg[4]_i_1_n_5
    SLICE_X62Y27         FDRE                                         r  sevenseg/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.853     1.980    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  sevenseg/counter_reg[6]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    sevenseg/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sevenseg/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.587     1.470    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  sevenseg/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  sevenseg/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.744    sevenseg/counter_reg[18]
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  sevenseg/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    sevenseg/counter_reg[16]_i_1_n_5
    SLICE_X62Y30         FDRE                                         r  sevenseg/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.856     1.983    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  sevenseg/counter_reg[18]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    sevenseg/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 sevenseg/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.586     1.469    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  sevenseg/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sevenseg/counter_reg[14]/Q
                         net (fo=2, routed)           0.134     1.744    sevenseg/counter_reg[14]
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  sevenseg/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    sevenseg/counter_reg[12]_i_1_n_5
    SLICE_X62Y29         FDRE                                         r  sevenseg/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.855     1.982    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  sevenseg/counter_reg[14]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    sevenseg/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 div/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.562     1.445    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  div/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  div/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.724    div/counter_reg_n_0_[10]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.870 r  div/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.870    div/counter_reg[8]_i_1__0_n_4
    SLICE_X34Y43         FDRE                                         r  div/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.831     1.958    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  div/counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 div/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.444    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  div/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  div/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.723    div/counter_reg_n_0_[6]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.869 r  div/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.869    div/counter_reg[4]_i_1__0_n_4
    SLICE_X34Y42         FDRE                                         r  div/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.830     1.957    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  div/counter_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.134     1.578    div/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.444    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  div/counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.771    div/counter_reg_n_0_[0]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.816 r  div/counter[0]_i_2__0/O
                         net (fo=1, routed)           0.000     1.816    div/counter[0]_i_2__0_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.886 r  div/counter_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.886    div/counter_reg[0]_i_1__0_n_7
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.830     1.957    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.134     1.578    div/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PCLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  PCLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   div/ClockOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y41   div/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   div/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   div/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   div/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   div/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y41   div/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y41   div/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y41   div/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   div/ClockOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   div/ClockOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   div/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   div/ClockOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   div/ClockOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   div/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   div/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6906 Endpoints
Min Delay          6906 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_diex/OUTC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[0]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.035ns  (logic 9.364ns (42.496%)  route 12.671ns (57.504%))
  Logic Levels:           33  (CARRY4=20 FDRE=1 LUT2=1 LUT3=8 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  u_diex/OUTC_reg[1]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[1]/Q
                         net (fo=31, routed)          1.706     2.162    u_diex/EXC[1]
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.118     2.280 r  u_diex/i___7_carry__0_i_11/O
                         net (fo=3, routed)           0.311     2.591    u_diex/i___7_carry__0_i_11_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I1_O)        0.326     2.917 f  u_diex/i___7_carry__0_i_9/O
                         net (fo=3, routed)           0.869     3.787    u_diex/i___7_carry__0_i_9_n_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.124     3.911 r  u_diex/i___7_carry_i_9/O
                         net (fo=16, routed)          0.888     4.798    u_diex/OUTC_reg[6]_1[0]
    SLICE_X57Y22         LUT2 (Prop_lut2_I1_O)        0.154     4.952 r  u_diex/i___7_carry_i_2/O
                         net (fo=1, routed)           0.334     5.287    u_alu/OUTB[5]_i_14[2]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599     5.886 r  u_alu/S0_inferred__1/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     5.886    u_alu/S0_inferred__1/i___7_carry_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.003 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.003    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.257 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=14, routed)          1.305     7.562    u_diex/OUTB_reg[6]_3[1]
    SLICE_X56Y27         LUT3 (Prop_lut3_I0_O)        0.367     7.929 r  u_diex/OUTB[5]_i_9/O
                         net (fo=1, routed)           0.000     7.929    u_diex/OUTB[5]_i_9_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.305 r  u_diex/OUTB_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.305    u_diex/OUTB_reg[5]_i_5_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.462 r  u_diex/OUTB_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          1.199     9.661    u_diex/u_alu/data6[5]
    SLICE_X55Y25         LUT3 (Prop_lut3_I0_O)        0.332     9.993 r  u_diex/OUTB[4]_i_15/O
                         net (fo=1, routed)           0.000     9.993    u_diex/OUTB[4]_i_15_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.543 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.543    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.657 r  u_diex/OUTB_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.657    u_diex/OUTB_reg[4]_i_5_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.814 r  u_diex/OUTB_reg[4]_i_3/CO[1]
                         net (fo=14, routed)          1.232    12.046    u_diex/u_alu/data6[4]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.329    12.375 r  u_diex/i___211_carry_i_35/O
                         net (fo=1, routed)           0.000    12.375    u_diex/i___211_carry_i_35_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.908 r  u_diex/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.908    u_diex/i___211_carry_i_19_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.025 r  u_diex/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    13.034    u_diex/i___211_carry_i_16_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.191 r  u_diex/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.178    14.369    u_diex/u_alu/data6[3]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.332    14.701 r  u_diex/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    14.701    u_diex/i___211_carry_i_26_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.251 r  u_diex/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.009    15.260    u_diex/i___211_carry_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.374 r  u_diex/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.374    u_diex/i___211_carry_i_8_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.531 r  u_diex/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.155    16.686    u_diex/u_alu/data6[2]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    17.015 r  u_diex/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    17.015    u_diex/i___211_carry_i_14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.565 r  u_diex/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.565    u_diex/i___211_carry_i_2_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.679 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.679    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.836 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.878    18.714    u_diex/OUTC_reg[6]_0[0]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.329    19.043 r  u_diex/i___211_carry_i_5/O
                         net (fo=1, routed)           0.000    19.043    u_alu/S0_inferred__1/i___211_carry__0_1[1]
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.576 r  u_alu/S0_inferred__1/i___211_carry/CO[3]
                         net (fo=1, routed)           0.000    19.576    u_alu/S0_inferred__1/i___211_carry_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.693 r  u_alu/S0_inferred__1/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.702    u_alu/S0_inferred__1/i___211_carry__0_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.956 r  u_alu/S0_inferred__1/i___211_carry__1/CO[0]
                         net (fo=1, routed)           0.477    20.433    u_diex/OUTB_reg[6]_3[0]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.367    20.800 r  u_diex/OUTB[0]_i_6/O
                         net (fo=3, routed)           1.111    21.911    u_diex/OUTB[0]_i_6_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124    22.035 r  u_diex/OUTB[0]_rep_i_1/O
                         net (fo=1, routed)           0.000    22.035    u_exmem/OUTB_reg[0]_rep_0
    SLICE_X53Y22         FDRE                                         r  u_exmem/OUTB_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[0]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.030ns  (logic 9.364ns (42.505%)  route 12.666ns (57.495%))
  Logic Levels:           33  (CARRY4=20 FDRE=1 LUT2=1 LUT3=8 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  u_diex/OUTC_reg[1]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[1]/Q
                         net (fo=31, routed)          1.706     2.162    u_diex/EXC[1]
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.118     2.280 r  u_diex/i___7_carry__0_i_11/O
                         net (fo=3, routed)           0.311     2.591    u_diex/i___7_carry__0_i_11_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I1_O)        0.326     2.917 f  u_diex/i___7_carry__0_i_9/O
                         net (fo=3, routed)           0.869     3.787    u_diex/i___7_carry__0_i_9_n_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.124     3.911 r  u_diex/i___7_carry_i_9/O
                         net (fo=16, routed)          0.888     4.798    u_diex/OUTC_reg[6]_1[0]
    SLICE_X57Y22         LUT2 (Prop_lut2_I1_O)        0.154     4.952 r  u_diex/i___7_carry_i_2/O
                         net (fo=1, routed)           0.334     5.287    u_alu/OUTB[5]_i_14[2]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599     5.886 r  u_alu/S0_inferred__1/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     5.886    u_alu/S0_inferred__1/i___7_carry_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.003 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.003    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.257 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=14, routed)          1.305     7.562    u_diex/OUTB_reg[6]_3[1]
    SLICE_X56Y27         LUT3 (Prop_lut3_I0_O)        0.367     7.929 r  u_diex/OUTB[5]_i_9/O
                         net (fo=1, routed)           0.000     7.929    u_diex/OUTB[5]_i_9_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.305 r  u_diex/OUTB_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.305    u_diex/OUTB_reg[5]_i_5_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.462 r  u_diex/OUTB_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          1.199     9.661    u_diex/u_alu/data6[5]
    SLICE_X55Y25         LUT3 (Prop_lut3_I0_O)        0.332     9.993 r  u_diex/OUTB[4]_i_15/O
                         net (fo=1, routed)           0.000     9.993    u_diex/OUTB[4]_i_15_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.543 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.543    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.657 r  u_diex/OUTB_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.657    u_diex/OUTB_reg[4]_i_5_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.814 r  u_diex/OUTB_reg[4]_i_3/CO[1]
                         net (fo=14, routed)          1.232    12.046    u_diex/u_alu/data6[4]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.329    12.375 r  u_diex/i___211_carry_i_35/O
                         net (fo=1, routed)           0.000    12.375    u_diex/i___211_carry_i_35_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.908 r  u_diex/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.908    u_diex/i___211_carry_i_19_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.025 r  u_diex/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    13.034    u_diex/i___211_carry_i_16_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.191 r  u_diex/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.178    14.369    u_diex/u_alu/data6[3]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.332    14.701 r  u_diex/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    14.701    u_diex/i___211_carry_i_26_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.251 r  u_diex/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.009    15.260    u_diex/i___211_carry_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.374 r  u_diex/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.374    u_diex/i___211_carry_i_8_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.531 r  u_diex/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.155    16.686    u_diex/u_alu/data6[2]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    17.015 r  u_diex/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    17.015    u_diex/i___211_carry_i_14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.565 r  u_diex/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.565    u_diex/i___211_carry_i_2_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.679 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.679    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.836 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.878    18.714    u_diex/OUTC_reg[6]_0[0]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.329    19.043 r  u_diex/i___211_carry_i_5/O
                         net (fo=1, routed)           0.000    19.043    u_alu/S0_inferred__1/i___211_carry__0_1[1]
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.576 r  u_alu/S0_inferred__1/i___211_carry/CO[3]
                         net (fo=1, routed)           0.000    19.576    u_alu/S0_inferred__1/i___211_carry_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.693 r  u_alu/S0_inferred__1/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.702    u_alu/S0_inferred__1/i___211_carry__0_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.956 r  u_alu/S0_inferred__1/i___211_carry__1/CO[0]
                         net (fo=1, routed)           0.477    20.433    u_diex/OUTB_reg[6]_3[0]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.367    20.800 r  u_diex/OUTB[0]_i_6/O
                         net (fo=3, routed)           1.106    21.906    u_diex/OUTB[0]_i_6_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124    22.030 r  u_diex/OUTB[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    22.030    u_exmem/OUTB_reg[0]_rep__0_0
    SLICE_X53Y22         FDRE                                         r  u_exmem/OUTB_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.625ns  (logic 9.364ns (43.301%)  route 12.261ns (56.699%))
  Logic Levels:           33  (CARRY4=20 FDRE=1 LUT2=1 LUT3=8 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  u_diex/OUTC_reg[1]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[1]/Q
                         net (fo=31, routed)          1.706     2.162    u_diex/EXC[1]
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.118     2.280 r  u_diex/i___7_carry__0_i_11/O
                         net (fo=3, routed)           0.311     2.591    u_diex/i___7_carry__0_i_11_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I1_O)        0.326     2.917 f  u_diex/i___7_carry__0_i_9/O
                         net (fo=3, routed)           0.869     3.787    u_diex/i___7_carry__0_i_9_n_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.124     3.911 r  u_diex/i___7_carry_i_9/O
                         net (fo=16, routed)          0.888     4.798    u_diex/OUTC_reg[6]_1[0]
    SLICE_X57Y22         LUT2 (Prop_lut2_I1_O)        0.154     4.952 r  u_diex/i___7_carry_i_2/O
                         net (fo=1, routed)           0.334     5.287    u_alu/OUTB[5]_i_14[2]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599     5.886 r  u_alu/S0_inferred__1/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     5.886    u_alu/S0_inferred__1/i___7_carry_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.003 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.003    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.257 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=14, routed)          1.305     7.562    u_diex/OUTB_reg[6]_3[1]
    SLICE_X56Y27         LUT3 (Prop_lut3_I0_O)        0.367     7.929 r  u_diex/OUTB[5]_i_9/O
                         net (fo=1, routed)           0.000     7.929    u_diex/OUTB[5]_i_9_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.305 r  u_diex/OUTB_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.305    u_diex/OUTB_reg[5]_i_5_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.462 r  u_diex/OUTB_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          1.199     9.661    u_diex/u_alu/data6[5]
    SLICE_X55Y25         LUT3 (Prop_lut3_I0_O)        0.332     9.993 r  u_diex/OUTB[4]_i_15/O
                         net (fo=1, routed)           0.000     9.993    u_diex/OUTB[4]_i_15_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.543 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.543    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.657 r  u_diex/OUTB_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.657    u_diex/OUTB_reg[4]_i_5_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.814 r  u_diex/OUTB_reg[4]_i_3/CO[1]
                         net (fo=14, routed)          1.232    12.046    u_diex/u_alu/data6[4]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.329    12.375 r  u_diex/i___211_carry_i_35/O
                         net (fo=1, routed)           0.000    12.375    u_diex/i___211_carry_i_35_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.908 r  u_diex/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.908    u_diex/i___211_carry_i_19_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.025 r  u_diex/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    13.034    u_diex/i___211_carry_i_16_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.191 r  u_diex/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.178    14.369    u_diex/u_alu/data6[3]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.332    14.701 r  u_diex/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    14.701    u_diex/i___211_carry_i_26_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.251 r  u_diex/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.009    15.260    u_diex/i___211_carry_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.374 r  u_diex/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.374    u_diex/i___211_carry_i_8_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.531 r  u_diex/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.155    16.686    u_diex/u_alu/data6[2]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    17.015 r  u_diex/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    17.015    u_diex/i___211_carry_i_14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.565 r  u_diex/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.565    u_diex/i___211_carry_i_2_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.679 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.679    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.836 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.878    18.714    u_diex/OUTC_reg[6]_0[0]
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.329    19.043 r  u_diex/i___211_carry_i_5/O
                         net (fo=1, routed)           0.000    19.043    u_alu/S0_inferred__1/i___211_carry__0_1[1]
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.576 r  u_alu/S0_inferred__1/i___211_carry/CO[3]
                         net (fo=1, routed)           0.000    19.576    u_alu/S0_inferred__1/i___211_carry_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.693 r  u_alu/S0_inferred__1/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.702    u_alu/S0_inferred__1/i___211_carry__0_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.956 r  u_alu/S0_inferred__1/i___211_carry__1/CO[0]
                         net (fo=1, routed)           0.477    20.433    u_diex/OUTB_reg[6]_3[0]
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.367    20.800 r  u_diex/OUTB[0]_i_6/O
                         net (fo=3, routed)           0.701    21.501    u_diex/OUTB[0]_i_6_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124    21.625 r  u_diex/OUTB[0]_i_1/O
                         net (fo=1, routed)           0.000    21.625    u_exmem/OUTB_reg[0]_0
    SLICE_X53Y22         FDRE                                         r  u_exmem/OUTB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[1]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.565ns  (logic 8.217ns (39.956%)  route 12.348ns (60.044%))
  Logic Levels:           30  (CARRY4=17 FDRE=1 LUT2=1 LUT3=7 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  u_diex/OUTC_reg[1]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[1]/Q
                         net (fo=31, routed)          1.706     2.162    u_diex/EXC[1]
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.118     2.280 r  u_diex/i___7_carry__0_i_11/O
                         net (fo=3, routed)           0.311     2.591    u_diex/i___7_carry__0_i_11_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I1_O)        0.326     2.917 f  u_diex/i___7_carry__0_i_9/O
                         net (fo=3, routed)           0.869     3.787    u_diex/i___7_carry__0_i_9_n_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.124     3.911 r  u_diex/i___7_carry_i_9/O
                         net (fo=16, routed)          0.888     4.798    u_diex/OUTC_reg[6]_1[0]
    SLICE_X57Y22         LUT2 (Prop_lut2_I1_O)        0.154     4.952 r  u_diex/i___7_carry_i_2/O
                         net (fo=1, routed)           0.334     5.287    u_alu/OUTB[5]_i_14[2]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599     5.886 r  u_alu/S0_inferred__1/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     5.886    u_alu/S0_inferred__1/i___7_carry_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.003 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.003    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.257 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=14, routed)          1.305     7.562    u_diex/OUTB_reg[6]_3[1]
    SLICE_X56Y27         LUT3 (Prop_lut3_I0_O)        0.367     7.929 r  u_diex/OUTB[5]_i_9/O
                         net (fo=1, routed)           0.000     7.929    u_diex/OUTB[5]_i_9_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.305 r  u_diex/OUTB_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.305    u_diex/OUTB_reg[5]_i_5_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.462 r  u_diex/OUTB_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          1.199     9.661    u_diex/u_alu/data6[5]
    SLICE_X55Y25         LUT3 (Prop_lut3_I0_O)        0.332     9.993 r  u_diex/OUTB[4]_i_15/O
                         net (fo=1, routed)           0.000     9.993    u_diex/OUTB[4]_i_15_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.543 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.543    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.657 r  u_diex/OUTB_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.657    u_diex/OUTB_reg[4]_i_5_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.814 r  u_diex/OUTB_reg[4]_i_3/CO[1]
                         net (fo=14, routed)          1.232    12.046    u_diex/u_alu/data6[4]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.329    12.375 r  u_diex/i___211_carry_i_35/O
                         net (fo=1, routed)           0.000    12.375    u_diex/i___211_carry_i_35_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.908 r  u_diex/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.908    u_diex/i___211_carry_i_19_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.025 r  u_diex/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    13.034    u_diex/i___211_carry_i_16_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.191 r  u_diex/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.178    14.369    u_diex/u_alu/data6[3]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.332    14.701 r  u_diex/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    14.701    u_diex/i___211_carry_i_26_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.251 r  u_diex/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.009    15.260    u_diex/i___211_carry_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.374 r  u_diex/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.374    u_diex/i___211_carry_i_8_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.531 r  u_diex/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.155    16.686    u_diex/u_alu/data6[2]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    17.015 r  u_diex/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    17.015    u_diex/i___211_carry_i_14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.565 r  u_diex/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.565    u_diex/i___211_carry_i_2_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.679 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.679    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.836 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.854    18.690    u_diex/OUTC_reg[6]_0[0]
    SLICE_X53Y20         LUT6 (Prop_lut6_I1_O)        0.329    19.019 r  u_diex/OUTB[1]_i_3__0/O
                         net (fo=1, routed)           0.473    19.493    u_diex/OUTB[1]_i_3__0_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I1_O)        0.124    19.617 r  u_diex/OUTB[1]_i_2__0/O
                         net (fo=3, routed)           0.825    20.441    u_diex/OUTB[1]_i_2__0_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I0_O)        0.124    20.565 r  u_diex/OUTB[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    20.565    u_exmem/OUTB_reg[1]_rep__0_0
    SLICE_X52Y21         FDRE                                         r  u_exmem/OUTB_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.446ns  (logic 8.217ns (40.190%)  route 12.229ns (59.810%))
  Logic Levels:           30  (CARRY4=17 FDRE=1 LUT2=1 LUT3=7 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  u_diex/OUTC_reg[1]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[1]/Q
                         net (fo=31, routed)          1.706     2.162    u_diex/EXC[1]
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.118     2.280 r  u_diex/i___7_carry__0_i_11/O
                         net (fo=3, routed)           0.311     2.591    u_diex/i___7_carry__0_i_11_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I1_O)        0.326     2.917 f  u_diex/i___7_carry__0_i_9/O
                         net (fo=3, routed)           0.869     3.787    u_diex/i___7_carry__0_i_9_n_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.124     3.911 r  u_diex/i___7_carry_i_9/O
                         net (fo=16, routed)          0.888     4.798    u_diex/OUTC_reg[6]_1[0]
    SLICE_X57Y22         LUT2 (Prop_lut2_I1_O)        0.154     4.952 r  u_diex/i___7_carry_i_2/O
                         net (fo=1, routed)           0.334     5.287    u_alu/OUTB[5]_i_14[2]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599     5.886 r  u_alu/S0_inferred__1/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     5.886    u_alu/S0_inferred__1/i___7_carry_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.003 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.003    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.257 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=14, routed)          1.305     7.562    u_diex/OUTB_reg[6]_3[1]
    SLICE_X56Y27         LUT3 (Prop_lut3_I0_O)        0.367     7.929 r  u_diex/OUTB[5]_i_9/O
                         net (fo=1, routed)           0.000     7.929    u_diex/OUTB[5]_i_9_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.305 r  u_diex/OUTB_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.305    u_diex/OUTB_reg[5]_i_5_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.462 r  u_diex/OUTB_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          1.199     9.661    u_diex/u_alu/data6[5]
    SLICE_X55Y25         LUT3 (Prop_lut3_I0_O)        0.332     9.993 r  u_diex/OUTB[4]_i_15/O
                         net (fo=1, routed)           0.000     9.993    u_diex/OUTB[4]_i_15_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.543 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.543    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.657 r  u_diex/OUTB_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.657    u_diex/OUTB_reg[4]_i_5_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.814 r  u_diex/OUTB_reg[4]_i_3/CO[1]
                         net (fo=14, routed)          1.232    12.046    u_diex/u_alu/data6[4]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.329    12.375 r  u_diex/i___211_carry_i_35/O
                         net (fo=1, routed)           0.000    12.375    u_diex/i___211_carry_i_35_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.908 r  u_diex/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.908    u_diex/i___211_carry_i_19_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.025 r  u_diex/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    13.034    u_diex/i___211_carry_i_16_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.191 r  u_diex/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.178    14.369    u_diex/u_alu/data6[3]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.332    14.701 r  u_diex/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    14.701    u_diex/i___211_carry_i_26_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.251 r  u_diex/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.009    15.260    u_diex/i___211_carry_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.374 r  u_diex/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.374    u_diex/i___211_carry_i_8_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.531 r  u_diex/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.155    16.686    u_diex/u_alu/data6[2]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    17.015 r  u_diex/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    17.015    u_diex/i___211_carry_i_14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.565 r  u_diex/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.565    u_diex/i___211_carry_i_2_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.679 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.679    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.836 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.854    18.690    u_diex/OUTC_reg[6]_0[0]
    SLICE_X53Y20         LUT6 (Prop_lut6_I1_O)        0.329    19.019 r  u_diex/OUTB[1]_i_3__0/O
                         net (fo=1, routed)           0.473    19.493    u_diex/OUTB[1]_i_3__0_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I1_O)        0.124    19.617 r  u_diex/OUTB[1]_i_2__0/O
                         net (fo=3, routed)           0.705    20.322    u_diex/OUTB[1]_i_2__0_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I0_O)        0.124    20.446 r  u_diex/OUTB[1]_i_1/O
                         net (fo=1, routed)           0.000    20.446    u_exmem/OUTB_reg[1]_0
    SLICE_X53Y20         FDRE                                         r  u_exmem/OUTB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[1]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.424ns  (logic 8.217ns (40.232%)  route 12.207ns (59.768%))
  Logic Levels:           30  (CARRY4=17 FDRE=1 LUT2=1 LUT3=7 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  u_diex/OUTC_reg[1]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_diex/OUTC_reg[1]/Q
                         net (fo=31, routed)          1.706     2.162    u_diex/EXC[1]
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.118     2.280 r  u_diex/i___7_carry__0_i_11/O
                         net (fo=3, routed)           0.311     2.591    u_diex/i___7_carry__0_i_11_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I1_O)        0.326     2.917 f  u_diex/i___7_carry__0_i_9/O
                         net (fo=3, routed)           0.869     3.787    u_diex/i___7_carry__0_i_9_n_0
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.124     3.911 r  u_diex/i___7_carry_i_9/O
                         net (fo=16, routed)          0.888     4.798    u_diex/OUTC_reg[6]_1[0]
    SLICE_X57Y22         LUT2 (Prop_lut2_I1_O)        0.154     4.952 r  u_diex/i___7_carry_i_2/O
                         net (fo=1, routed)           0.334     5.287    u_alu/OUTB[5]_i_14[2]
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599     5.886 r  u_alu/S0_inferred__1/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     5.886    u_alu/S0_inferred__1/i___7_carry_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.003 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.003    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.257 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=14, routed)          1.305     7.562    u_diex/OUTB_reg[6]_3[1]
    SLICE_X56Y27         LUT3 (Prop_lut3_I0_O)        0.367     7.929 r  u_diex/OUTB[5]_i_9/O
                         net (fo=1, routed)           0.000     7.929    u_diex/OUTB[5]_i_9_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.305 r  u_diex/OUTB_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.305    u_diex/OUTB_reg[5]_i_5_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.462 r  u_diex/OUTB_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          1.199     9.661    u_diex/u_alu/data6[5]
    SLICE_X55Y25         LUT3 (Prop_lut3_I0_O)        0.332     9.993 r  u_diex/OUTB[4]_i_15/O
                         net (fo=1, routed)           0.000     9.993    u_diex/OUTB[4]_i_15_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.543 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.543    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.657 r  u_diex/OUTB_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.657    u_diex/OUTB_reg[4]_i_5_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.814 r  u_diex/OUTB_reg[4]_i_3/CO[1]
                         net (fo=14, routed)          1.232    12.046    u_diex/u_alu/data6[4]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.329    12.375 r  u_diex/i___211_carry_i_35/O
                         net (fo=1, routed)           0.000    12.375    u_diex/i___211_carry_i_35_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.908 r  u_diex/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.908    u_diex/i___211_carry_i_19_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.025 r  u_diex/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    13.034    u_diex/i___211_carry_i_16_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.191 r  u_diex/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.178    14.369    u_diex/u_alu/data6[3]
    SLICE_X51Y24         LUT3 (Prop_lut3_I0_O)        0.332    14.701 r  u_diex/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    14.701    u_diex/i___211_carry_i_26_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.251 r  u_diex/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.009    15.260    u_diex/i___211_carry_i_11_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.374 r  u_diex/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.374    u_diex/i___211_carry_i_8_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.531 r  u_diex/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.155    16.686    u_diex/u_alu/data6[2]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.329    17.015 r  u_diex/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    17.015    u_diex/i___211_carry_i_14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.565 r  u_diex/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.565    u_diex/i___211_carry_i_2_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.679 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.679    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.836 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.854    18.690    u_diex/OUTC_reg[6]_0[0]
    SLICE_X53Y20         LUT6 (Prop_lut6_I1_O)        0.329    19.019 r  u_diex/OUTB[1]_i_3__0/O
                         net (fo=1, routed)           0.473    19.493    u_diex/OUTB[1]_i_3__0_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I1_O)        0.124    19.617 r  u_diex/OUTB[1]_i_2__0/O
                         net (fo=3, routed)           0.684    20.300    u_diex/OUTB[1]_i_2__0_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.124    20.424 r  u_diex/OUTB[1]_rep_i_1/O
                         net (fo=1, routed)           0.000    20.424    u_exmem/OUTB_reg[1]_rep_0
    SLICE_X52Y20         FDRE                                         r  u_exmem/OUTB_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/mem_reg[27][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.611ns  (logic 0.828ns (4.222%)  route 18.783ns (95.778%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[1]/C
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_exmem/OUTB_reg[1]/Q
                         net (fo=88, routed)          2.486     2.942    u_exmem/D[1]
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.124     3.066 r  u_exmem/mem[0][7]_i_5/O
                         net (fo=634, routed)        11.098    14.164    u_exmem/OUTA_reg[7]_0[1]
    SLICE_X41Y12         LUT2 (Prop_lut2_I0_O)        0.124    14.288 f  u_exmem/mem[19][7]_i_2/O
                         net (fo=38, routed)          3.198    17.485    u_exmem/mem[19][7]_i_2_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124    17.609 r  u_exmem/mem[27][7]_i_1/O
                         net (fo=8, routed)           2.001    19.611    u_data_memory/mem_reg[27][0]_0[0]
    SLICE_X57Y7          FDRE                                         r  u_data_memory/mem_reg[27][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/mem_reg[27][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.234ns  (logic 0.828ns (4.305%)  route 18.406ns (95.695%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[1]/C
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_exmem/OUTB_reg[1]/Q
                         net (fo=88, routed)          2.486     2.942    u_exmem/D[1]
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.124     3.066 r  u_exmem/mem[0][7]_i_5/O
                         net (fo=634, routed)        11.098    14.164    u_exmem/OUTA_reg[7]_0[1]
    SLICE_X41Y12         LUT2 (Prop_lut2_I0_O)        0.124    14.288 f  u_exmem/mem[19][7]_i_2/O
                         net (fo=38, routed)          3.198    17.485    u_exmem/mem[19][7]_i_2_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124    17.609 r  u_exmem/mem[27][7]_i_1/O
                         net (fo=8, routed)           1.624    19.234    u_data_memory/mem_reg[27][0]_0[0]
    SLICE_X61Y8          FDRE                                         r  u_data_memory/mem_reg[27][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/mem_reg[27][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.211ns  (logic 0.828ns (4.310%)  route 18.383ns (95.690%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[1]/C
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_exmem/OUTB_reg[1]/Q
                         net (fo=88, routed)          2.486     2.942    u_exmem/D[1]
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.124     3.066 r  u_exmem/mem[0][7]_i_5/O
                         net (fo=634, routed)        11.098    14.164    u_exmem/OUTA_reg[7]_0[1]
    SLICE_X41Y12         LUT2 (Prop_lut2_I0_O)        0.124    14.288 f  u_exmem/mem[19][7]_i_2/O
                         net (fo=38, routed)          3.198    17.485    u_exmem/mem[19][7]_i_2_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.124    17.609 r  u_exmem/mem[27][7]_i_1/O
                         net (fo=8, routed)           1.602    19.211    u_data_memory/mem_reg[27][0]_0[0]
    SLICE_X65Y7          FDRE                                         r  u_data_memory/mem_reg[27][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IRST
                            (input port)
  Destination:            stdout/output1_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.207ns  (logic 1.451ns (7.556%)  route 17.755ns (92.444%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  IRST (IN)
                         net (fo=0)                   0.000     0.000    IRST
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  IRST_IBUF_inst/O
                         net (fo=2236, routed)       17.755    19.207    stdout/IRST_IBUF
    SLICE_X54Y28         FDRE                                         r  stdout/output1_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_diex/OUTA_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTA_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE                         0.000     0.000 r  u_diex/OUTA_reg[4]/C
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_diex/OUTA_reg[4]/Q
                         net (fo=1, routed)           0.065     0.206    u_exmem/EXA[4]
    SLICE_X62Y16         FDRE                                         r  u_exmem/OUTA_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTA_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  u_diex/OUTA_reg[7]/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_diex/OUTA_reg[7]/Q
                         net (fo=1, routed)           0.119     0.247    u_exmem/EXA[7]
    SLICE_X62Y19         FDRE                                         r  u_exmem/OUTA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_memre/OUTA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.494%)  route 0.125ns (49.506%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE                         0.000     0.000 r  u_exmem/OUTA_reg[3]/C
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_exmem/OUTA_reg[3]/Q
                         net (fo=3, routed)           0.125     0.253    u_memre/OUTA_reg[3]_5[3]
    SLICE_X59Y16         FDRE                                         r  u_memre/OUTA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/QB_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTC_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.151ns (59.518%)  route 0.103ns (40.482%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE                         0.000     0.000 r  u_register_file/QB_reg[5]/C
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  u_register_file/QB_reg[5]/Q
                         net (fo=1, routed)           0.103     0.254    u_diex/Q[5]
    SLICE_X59Y23         FDRE                                         r  u_diex/OUTC_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/QB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTC_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.151ns (59.344%)  route 0.103ns (40.656%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE                         0.000     0.000 r  u_register_file/QB_reg[1]/C
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  u_register_file/QB_reg[1]/Q
                         net (fo=1, routed)           0.103     0.254    u_diex/Q[1]
    SLICE_X58Y23         FDRE                                         r  u_diex/OUTC_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_memre/OUTB_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_register_file/mem_reg[13][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.347%)  route 0.114ns (44.653%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE                         0.000     0.000 r  u_memre/OUTB_reg[6]/C
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_memre/OUTB_reg[6]/Q
                         net (fo=18, routed)          0.114     0.255    u_register_file/D[6]
    SLICE_X61Y15         FDRE                                         r  u_register_file/mem_reg[13][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/aleasFreeCnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.939%)  route 0.134ns (51.061%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE                         0.000     0.000 r  u_pc/cnt_reg[7]/C
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_pc/cnt_reg[7]/Q
                         net (fo=2, routed)           0.134     0.262    u_pc/cnt_reg[7]
    SLICE_X63Y19         FDRE                                         r  u_pc/aleasFreeCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/aleasFreeCnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.821%)  route 0.121ns (46.179%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE                         0.000     0.000 r  u_pc/cnt_reg[6]/C
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pc/cnt_reg[6]/Q
                         net (fo=3, routed)           0.121     0.262    u_pc/cnt_reg[6]
    SLICE_X64Y17         FDRE                                         r  u_pc/aleasFreeCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/aleasFreeCnt_reg[6]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.821%)  route 0.121ns (46.179%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE                         0.000     0.000 r  u_pc/cnt_reg[6]/C
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pc/cnt_reg[6]/Q
                         net (fo=3, routed)           0.121     0.262    u_pc/cnt_reg[6]
    SLICE_X64Y17         FDRE                                         r  u_pc/aleasFreeCnt_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/aleasFreeCnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE                         0.000     0.000 r  u_pc/cnt_reg[5]/C
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pc/cnt_reg[5]/Q
                         net (fo=3, routed)           0.123     0.264    u_pc/cnt_reg[5]
    SLICE_X63Y16         FDRE                                         r  u_pc/aleasFreeCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysclk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.853ns  (logic 4.603ns (51.998%)  route 4.250ns (48.002%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.235     6.795    stdout/digit_sel[1]
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.299     7.094 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.868     7.962    stdout/sevenseg/sel0[2]
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.150     8.112 r  stdout/ss_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.147    10.259    ss_seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.735    13.994 r  ss_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.994    ss_seg[0]
    U7                                                                r  ss_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.762ns  (logic 4.353ns (49.680%)  route 4.409ns (50.320%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.235     6.795    stdout/digit_sel[1]
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.299     7.094 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.286     8.380    stdout/sevenseg/sel0[2]
    SLICE_X60Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.504 r  stdout/ss_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.888    10.392    ss_seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.903 r  ss_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.903    ss_seg[6]
    W7                                                                r  ss_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.759ns  (logic 4.628ns (52.832%)  route 4.131ns (47.168%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.235     6.795    stdout/digit_sel[1]
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.299     7.094 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.865     7.959    stdout/sevenseg/sel0[2]
    SLICE_X60Y26         LUT4 (Prop_lut4_I1_O)        0.150     8.109 r  stdout/ss_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.032    10.141    ss_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    13.900 r  ss_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.900    ss_seg[3]
    V8                                                                r  ss_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.709ns  (logic 4.607ns (52.903%)  route 4.101ns (47.097%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.103     6.663    stdout/digit_sel[1]
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.299     6.962 r  stdout/ss_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.095     8.058    stdout/sevenseg/sel0[3]
    SLICE_X60Y26         LUT4 (Prop_lut4_I0_O)        0.153     8.211 r  stdout/ss_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.903    10.114    ss_seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.736    13.850 r  ss_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.850    ss_seg[5]
    W6                                                                r  ss_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.524ns  (logic 4.346ns (50.988%)  route 4.178ns (49.012%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.235     6.795    stdout/digit_sel[1]
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.299     7.094 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.868     7.962    stdout/sevenseg/sel0[2]
    SLICE_X60Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.086 r  stdout/ss_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.075    10.161    ss_seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.666 r  ss_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.666    ss_seg[1]
    V5                                                                r  ss_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.470ns  (logic 4.377ns (51.678%)  route 4.093ns (48.322%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.103     6.663    stdout/digit_sel[1]
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.299     6.962 r  stdout/ss_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.095     8.058    stdout/sevenseg/sel0[3]
    SLICE_X60Y26         LUT4 (Prop_lut4_I0_O)        0.124     8.182 r  stdout/ss_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.894    10.076    ss_seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.611 r  ss_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.611    ss_seg[4]
    U8                                                                r  ss_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.383ns  (logic 4.362ns (52.032%)  route 4.021ns (47.968%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.235     6.795    stdout/digit_sel[1]
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.299     7.094 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.865     7.959    stdout/sevenseg/sel0[2]
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.124     8.083 r  stdout/ss_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.921    10.004    ss_seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.524 r  ss_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.524    ss_seg[2]
    U5                                                                r  ss_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.218ns  (logic 4.457ns (61.747%)  route 2.761ns (38.253%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.419     5.560 f  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.905     6.465    sevenseg/digit_sel[1]
    SLICE_X61Y27         LUT2 (Prop_lut2_I0_O)        0.327     6.792 r  sevenseg/ss_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.856     8.648    ss_an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711    12.359 r  ss_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.359    ss_an[0]
    U2                                                                r  ss_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.808ns  (logic 4.217ns (61.948%)  route 2.590ns (38.052%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.419     5.560 f  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.905     6.465    sevenseg/digit_sel[1]
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.299     6.764 r  sevenseg/ss_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.685     8.450    ss_an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    11.949 r  ss_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.949    ss_an[1]
    U4                                                                r  ss_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.770ns  (logic 4.460ns (65.879%)  route 2.310ns (34.121%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.620     5.141    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.479     6.039    sevenseg/digit_sel[1]
    SLICE_X61Y27         LUT2 (Prop_lut2_I0_O)        0.328     6.367 r  sevenseg/ss_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.831     8.198    ss_an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.713    11.912 r  ss_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.912    ss_an[3]
    W4                                                                r  ss_an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.410ns (74.139%)  route 0.492ns (25.861%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.467    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.159     1.768    sevenseg/digit_sel[0]
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  sevenseg/ss_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.332     2.145    ss_an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.369 r  ss_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.369    ss_an[2]
    V4                                                                r  ss_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.386ns (72.807%)  route 0.518ns (27.193%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.467    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.182     1.791    sevenseg/digit_sel[0]
    SLICE_X61Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.836 r  sevenseg/ss_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.171    ss_an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.371 r  ss_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.371    ss_an[1]
    U4                                                                r  ss_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.468ns (72.588%)  route 0.555ns (27.412%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.467    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.159     1.768    sevenseg/digit_sel[0]
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.051     1.819 r  sevenseg/ss_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.214    ss_an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.276     3.490 r  ss_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.490    ss_an[3]
    W4                                                                r  ss_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.455ns (71.063%)  route 0.593ns (28.937%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.467    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.182     1.791    sevenseg/digit_sel[0]
    SLICE_X61Y27         LUT2 (Prop_lut2_I1_O)        0.043     1.834 r  sevenseg/ss_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.244    ss_an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.271     3.515 r  ss_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.515    ss_an[0]
    U2                                                                r  ss_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.484ns (64.473%)  route 0.818ns (35.527%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.467    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.239     1.834    stdout/digit_sel[1]
    SLICE_X58Y27         LUT6 (Prop_lut6_I3_O)        0.099     1.933 r  stdout/ss_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.123     2.056    stdout/sevenseg/sel0[1]
    SLICE_X60Y26         LUT4 (Prop_lut4_I3_O)        0.045     2.101 r  stdout/ss_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.456     2.557    ss_seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.769 r  ss_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.769    ss_seg[6]
    W7                                                                r  ss_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.467ns (61.533%)  route 0.917ns (38.467%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.467    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.233     1.841    stdout/digit_sel[0]
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.886 f  stdout/ss_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.233     2.120    stdout/sevenseg/sel0[0]
    SLICE_X60Y26         LUT4 (Prop_lut4_I1_O)        0.045     2.165 r  stdout/ss_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.450     2.615    ss_seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.851 r  ss_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.851    ss_seg[4]
    U8                                                                r  ss_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.452ns (59.627%)  route 0.983ns (40.373%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.467    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.233     1.841    stdout/digit_sel[0]
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.886 r  stdout/ss_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.295     2.182    stdout/sevenseg/sel0[0]
    SLICE_X60Y26         LUT4 (Prop_lut4_I3_O)        0.045     2.227 r  stdout/ss_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.454     2.681    ss_seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.902 r  ss_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.902    ss_seg[2]
    U5                                                                r  ss_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.527ns (62.644%)  route 0.911ns (37.356%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.467    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.233     1.841    stdout/digit_sel[0]
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.886 r  stdout/ss_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.233     2.120    stdout/sevenseg/sel0[0]
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.043     2.163 r  stdout/ss_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.444     2.607    ss_seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.298     3.905 r  ss_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.905    ss_seg[5]
    W6                                                                r  ss_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.437ns (57.778%)  route 1.050ns (42.222%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.467    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.233     1.841    stdout/digit_sel[0]
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.886 r  stdout/ss_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.300     2.187    stdout/sevenseg/sel0[0]
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.045     2.232 r  stdout/ss_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.516     2.748    ss_seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.953 r  ss_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.953    ss_seg[1]
    V5                                                                r  ss_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.540ns (59.874%)  route 1.032ns (40.126%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.467    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.233     1.841    stdout/digit_sel[0]
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.886 r  stdout/ss_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.295     2.182    stdout/sevenseg/sel0[0]
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.045     2.227 r  stdout/ss_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.504     2.730    ss_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.309     4.040 r  ss_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.040    ss_seg[3]
    V8                                                                r  ss_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





