=====
SETUP
5.964
8.248
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_29_s1
8.248
=====
SETUP
5.964
8.248
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_30_s1
8.248
=====
SETUP
5.964
8.248
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s1
8.248
=====
SETUP
6.144
8.068
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_0_s1
8.068
=====
SETUP
6.144
8.068
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_1_s1
8.068
=====
SETUP
6.144
8.068
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_2_s1
8.068
=====
SETUP
6.144
8.068
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_3_s1
8.068
=====
SETUP
6.144
8.068
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_7_s1
8.068
=====
SETUP
6.148
8.065
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_8_s1
8.065
=====
SETUP
6.148
8.065
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_9_s1
8.065
=====
SETUP
6.148
8.065
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_10_s1
8.065
=====
SETUP
6.148
8.065
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_11_s1
8.065
=====
SETUP
6.148
8.065
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_12_s1
8.065
=====
SETUP
6.148
8.065
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_13_s1
8.065
=====
SETUP
6.148
8.065
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_14_s1
8.065
=====
SETUP
6.148
8.065
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_17_s1
8.065
=====
SETUP
6.148
8.065
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_18_s1
8.065
=====
SETUP
6.148
8.065
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_19_s1
8.065
=====
SETUP
6.148
8.065
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_20_s1
8.065
=====
SETUP
6.148
8.065
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_21_s1
8.065
=====
SETUP
6.148
8.065
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_22_s1
8.065
=====
SETUP
6.148
8.065
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_25_s1
8.065
=====
SETUP
6.148
8.065
14.212
LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst8_IDDRX71A
2.271
2.906
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s6
4.685
5.255
LVDS_7to1_RX_Top_inst/wd_aln_ctl_inst/n47_s5
5.257
5.710
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s4
5.723
6.278
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_31_s3
6.962
7.511
LVDS_7to1_RX_Top_inst/bit_aln_ctl_inst/pat_cnt_se_28_s1
8.065
=====
SETUP
5.413
8.799
14.212
gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_8_s0
8.799
=====
SETUP
5.413
8.799
14.212
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0
8.799
=====
HOLD
0.074
1.834
1.760
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0
1.511
1.712
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s
1.834
=====
HOLD
0.192
6.067
5.875
MiniLED_driver_inst/u2/sram_top_ins_wren_s1
5.865
6.067
MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0
6.067
=====
HOLD
0.192
1.713
1.521
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_4_s
1.713
=====
HOLD
0.192
1.713
1.521
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s
1.713
=====
HOLD
0.192
1.713
1.521
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s
1.713
=====
HOLD
0.192
1.713
1.521
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.713
=====
HOLD
0.192
1.713
1.521
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.713
=====
HOLD
0.202
1.962
1.760
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.962
=====
HOLD
0.225
1.986
1.760
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_5_s0
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s
1.986
=====
HOLD
0.239
6.353
6.114
MiniLED_driver_inst/u1/wtdina_15_s0
5.865
6.067
MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0
6.353
=====
HOLD
0.239
6.353
6.114
MiniLED_driver_inst/u1/wtdina_15_s0
5.865
6.067
MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0
6.353
=====
HOLD
0.239
6.353
6.114
MiniLED_driver_inst/u1/wtdina_15_s0
5.865
6.067
MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0
6.353
=====
HOLD
0.239
6.353
6.114
MiniLED_driver_inst/u1/wtdina_15_s0
5.865
6.067
MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0
6.353
=====
HOLD
0.335
2.096
1.760
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_6_s0
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s
2.096
=====
HOLD
0.335
2.096
1.760
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
2.096
=====
HOLD
0.340
1.969
1.629
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_3_s
1.969
=====
HOLD
0.349
6.463
6.114
MiniLED_driver_inst/u1/wtdina_15_s0
5.865
6.067
MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0
6.463
=====
HOLD
0.349
6.463
6.114
MiniLED_driver_inst/u1/wtdina_15_s0
5.865
6.067
MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0
6.463
=====
HOLD
0.349
6.463
6.114
MiniLED_driver_inst/u1/wtdina_15_s0
5.865
6.067
MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0
6.463
=====
HOLD
0.349
6.463
6.114
MiniLED_driver_inst/u1/wtdina_15_s0
5.865
6.067
MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0
6.463
=====
HOLD
0.349
1.979
1.629
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.979
=====
HOLD
0.350
1.980
1.629
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.980
=====
HOLD
0.350
1.980
1.629
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.980
=====
HOLD
0.350
1.980
1.629
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.980
=====
HOLD
0.352
1.981
1.629
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1
1.511
1.713
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.981
