$date
	Sat Feb  8 00:23:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and_gate_tb $end
$var wire 1 ! out_tb $end
$var reg 1 " a_tb $end
$var reg 1 # b_tb $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#20
1#
#30
0#
1"
#40
1!
1#
#50
