{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550150871358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550150871369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 14 10:27:51 2019 " "Processing started: Thu Feb 14 10:27:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550150871369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150871369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p3 -c p3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p3 -c p3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150871369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550150873674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550150873674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor/synthesis/processor.v" "" { Text "C:/problema3/processor/synthesis/processor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150893854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150893854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "processor/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/problema3/processor/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150893864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150893864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "processor/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/problema3/processor/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150893873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150893873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_irq_mapper " "Found entity 1: processor_irq_mapper" {  } { { "processor/synthesis/submodules/processor_irq_mapper.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150893885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150893885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0 " "Found entity 1: processor_mm_interconnect_0" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150893907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150893907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: processor_mm_interconnect_0_avalon_st_adapter_001" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150893917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150893917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: processor_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150893926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150893926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_avalon_st_adapter " "Found entity 1: processor_mm_interconnect_0_avalon_st_adapter" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150893936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150893936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150893945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150893945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "processor/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150893958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150893958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "processor/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150893968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150893968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150893978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150893978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_mux_001 " "Found entity 1: processor_mm_interconnect_0_rsp_mux_001" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150893988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150893988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150893999 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150893999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150893999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_mux " "Found entity 1: processor_mm_interconnect_0_rsp_mux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_demux_002 " "Found entity 1: processor_mm_interconnect_0_rsp_demux_002" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_demux " "Found entity 1: processor_mm_interconnect_0_rsp_demux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_mux_002 " "Found entity 1: processor_mm_interconnect_0_cmd_mux_002" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_mux " "Found entity 1: processor_mm_interconnect_0_cmd_mux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_demux_001 " "Found entity 1: processor_mm_interconnect_0_cmd_demux_001" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_demux " "Found entity 1: processor_mm_interconnect_0_cmd_demux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "processor/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "processor/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file processor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "processor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894107 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "processor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894107 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "processor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894107 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "processor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894107 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "processor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "processor/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550150894120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "processor/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "processor/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "processor/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550150894142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "processor/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "processor/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "processor/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "processor/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/problema3/processor/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550150894186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550150894187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_router_004_default_decode " "Found entity 1: processor_mm_interconnect_0_router_004_default_decode" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894192 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_router_004 " "Found entity 2: processor_mm_interconnect_0_router_004" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894192 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550150894199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550150894200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_router_003_default_decode " "Found entity 1: processor_mm_interconnect_0_router_003_default_decode" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894206 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_router_003 " "Found entity 2: processor_mm_interconnect_0_router_003" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550150894213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550150894214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_router_002_default_decode " "Found entity 1: processor_mm_interconnect_0_router_002_default_decode" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894220 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_router_002 " "Found entity 2: processor_mm_interconnect_0_router_002" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550150894229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550150894230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_router_001_default_decode " "Found entity 1: processor_mm_interconnect_0_router_001_default_decode" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894235 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_router_001 " "Found entity 2: processor_mm_interconnect_0_router_001" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894235 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550150894242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1550150894243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_router_default_decode " "Found entity 1: processor_mm_interconnect_0_router_default_decode" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894250 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_router " "Found entity 2: processor_mm_interconnect_0_router" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" "" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "processor/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/problema3/processor/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "processor/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "processor/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "processor/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "processor/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_onchip_memory2_0 " "Found entity 1: processor_onchip_memory2_0" {  } { { "processor/synthesis/submodules/processor_onchip_memory2_0.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_gen2_0 " "Found entity 1: processor_nios2_gen2_0" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: processor_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894420 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: processor_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894420 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: processor_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894420 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: processor_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894420 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: processor_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894420 ""} { "Info" "ISGN_ENTITY_NAME" "6 processor_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: processor_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894420 ""} { "Info" "ISGN_ENTITY_NAME" "7 processor_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: processor_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894420 ""} { "Info" "ISGN_ENTITY_NAME" "8 processor_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: processor_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894420 ""} { "Info" "ISGN_ENTITY_NAME" "9 processor_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: processor_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894420 ""} { "Info" "ISGN_ENTITY_NAME" "10 processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894420 ""} { "Info" "ISGN_ENTITY_NAME" "11 processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894420 ""} { "Info" "ISGN_ENTITY_NAME" "12 processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894420 ""} { "Info" "ISGN_ENTITY_NAME" "13 processor_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: processor_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894420 ""} { "Info" "ISGN_ENTITY_NAME" "14 processor_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: processor_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894420 ""} { "Info" "ISGN_ENTITY_NAME" "15 processor_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: processor_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894420 ""} { "Info" "ISGN_ENTITY_NAME" "16 processor_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: processor_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894420 ""} { "Info" "ISGN_ENTITY_NAME" "17 processor_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: processor_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894420 ""} { "Info" "ISGN_ENTITY_NAME" "18 processor_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: processor_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894420 ""} { "Info" "ISGN_ENTITY_NAME" "19 processor_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: processor_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894420 ""} { "Info" "ISGN_ENTITY_NAME" "20 processor_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: processor_nios2_gen2_0_cpu_nios2_oci" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894420 ""} { "Info" "ISGN_ENTITY_NAME" "21 processor_nios2_gen2_0_cpu " "Found entity 21: processor_nios2_gen2_0_cpu" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: processor_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: processor_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: processor_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_gen2_0_cpu_test_bench " "Found entity 1: processor_nios2_gen2_0_cpu_test_bench" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file processor/synthesis/submodules/processor_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_jtag_sim_scfifo_w " "Found entity 1: processor_jtag_sim_scfifo_w" {  } { { "processor/synthesis/submodules/processor_jtag.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894509 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_jtag_scfifo_w " "Found entity 2: processor_jtag_scfifo_w" {  } { { "processor/synthesis/submodules/processor_jtag.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894509 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_jtag_sim_scfifo_r " "Found entity 3: processor_jtag_sim_scfifo_r" {  } { { "processor/synthesis/submodules/processor_jtag.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894509 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_jtag_scfifo_r " "Found entity 4: processor_jtag_scfifo_r" {  } { { "processor/synthesis/submodules/processor_jtag.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894509 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_jtag " "Found entity 5: processor_jtag" {  } { { "processor/synthesis/submodules/processor_jtag.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_esp.v 5 5 " "Found 5 design units, including 5 entities, in source file processor/synthesis/submodules/processor_esp.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_esp_tx " "Found entity 1: processor_esp_tx" {  } { { "processor/synthesis/submodules/processor_esp.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_esp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894538 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_esp_rx_stimulus_source " "Found entity 2: processor_esp_rx_stimulus_source" {  } { { "processor/synthesis/submodules/processor_esp.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_esp.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894538 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_esp_rx " "Found entity 3: processor_esp_rx" {  } { { "processor/synthesis/submodules/processor_esp.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_esp.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894538 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_esp_regs " "Found entity 4: processor_esp_regs" {  } { { "processor/synthesis/submodules/processor_esp.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_esp.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894538 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_esp " "Found entity 5: processor_esp" {  } { { "processor/synthesis/submodules/processor_esp.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_esp.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_up_character_lcd_communication.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_up_character_lcd_communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_communication " "Found entity 1: altera_up_character_lcd_communication" {  } { { "processor/synthesis/submodules/altera_up_character_lcd_communication.v" "" { Text "C:/problema3/processor/synthesis/submodules/altera_up_character_lcd_communication.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_up_character_lcd_initialization.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_up_character_lcd_initialization.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_initialization " "Found entity 1: altera_up_character_lcd_initialization" {  } { { "processor/synthesis/submodules/altera_up_character_lcd_initialization.v" "" { Text "C:/problema3/processor/synthesis/submodules/altera_up_character_lcd_initialization.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_character_lcd_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_character_lcd_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_character_lcd_0 " "Found entity 1: processor_character_lcd_0" {  } { { "processor/synthesis/submodules/processor_character_lcd_0.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_character_lcd_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/arbitrator.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/arbitrator.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbitrator " "Found entity 1: arbitrator" {  } { { "processor/synthesis/submodules/arbitrator.v" "" { Text "C:/problema3/processor/synthesis/submodules/arbitrator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/baud_rate_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/baud_rate_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_gen " "Found entity 1: baud_rate_gen" {  } { { "processor/synthesis/submodules/baud_rate_gen.v" "" { Text "C:/problema3/processor/synthesis/submodules/baud_rate_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/check_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/check_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_CRC " "Found entity 1: check_CRC" {  } { { "processor/synthesis/submodules/check_CRC.v" "" { Text "C:/problema3/processor/synthesis/submodules/check_CRC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "processor/synthesis/submodules/receiver.v" "" { Text "C:/problema3/processor/synthesis/submodules/receiver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "processor/synthesis/submodules/transmitter.v" "" { Text "C:/problema3/processor/synthesis/submodules/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "processor/synthesis/submodules/uart.v" "" { Text "C:/problema3/processor/synthesis/submodules/uart.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_output.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_OUTPUT " "Found entity 1: processor_OUTPUT" {  } { { "processor/synthesis/submodules/processor_OUTPUT.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_OUTPUT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_input.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_INPUT " "Found entity 1: processor_INPUT" {  } { { "processor/synthesis/submodules/processor_INPUT.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_INPUT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150894686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150894686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550150894936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_INPUT processor_INPUT:input_inst " "Elaborating entity \"processor_INPUT\" for hierarchy \"processor_INPUT:input_inst\"" {  } { { "processor/synthesis/processor.v" "input_inst" { Text "C:/problema3/processor/synthesis/processor.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150895006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_OUTPUT processor_OUTPUT:output_inst " "Elaborating entity \"processor_OUTPUT\" for hierarchy \"processor_OUTPUT:output_inst\"" {  } { { "processor/synthesis/processor.v" "output_inst" { Text "C:/problema3/processor/synthesis/processor.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150895053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbitrator arbitrator:arbitrator_0 " "Elaborating entity \"arbitrator\" for hierarchy \"arbitrator:arbitrator_0\"" {  } { { "processor/synthesis/processor.v" "arbitrator_0" { Text "C:/problema3/processor/synthesis/processor.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150895092 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readd arbitrator.v(19) " "Verilog HDL or VHDL warning at arbitrator.v(19): object \"readd\" assigned a value but never read" {  } { { "processor/synthesis/submodules/arbitrator.v" "" { Text "C:/problema3/processor/synthesis/submodules/arbitrator.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550150895092 "|processor|arbitrator:arbitrator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 arbitrator.v(30) " "Verilog HDL assignment warning at arbitrator.v(30): truncated value with size 4 to match size of target (3)" {  } { { "processor/synthesis/submodules/arbitrator.v" "" { Text "C:/problema3/processor/synthesis/submodules/arbitrator.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550150895093 "|processor|arbitrator:arbitrator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 arbitrator.v(45) " "Verilog HDL assignment warning at arbitrator.v(45): truncated value with size 4 to match size of target (3)" {  } { { "processor/synthesis/submodules/arbitrator.v" "" { Text "C:/problema3/processor/synthesis/submodules/arbitrator.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550150895093 "|processor|arbitrator:arbitrator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 arbitrator.v(52) " "Verilog HDL assignment warning at arbitrator.v(52): truncated value with size 4 to match size of target (3)" {  } { { "processor/synthesis/submodules/arbitrator.v" "" { Text "C:/problema3/processor/synthesis/submodules/arbitrator.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550150895093 "|processor|arbitrator:arbitrator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 arbitrator.v(64) " "Verilog HDL assignment warning at arbitrator.v(64): truncated value with size 4 to match size of target (3)" {  } { { "processor/synthesis/submodules/arbitrator.v" "" { Text "C:/problema3/processor/synthesis/submodules/arbitrator.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550150895093 "|processor|arbitrator:arbitrator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 arbitrator.v(71) " "Verilog HDL assignment warning at arbitrator.v(71): truncated value with size 4 to match size of target (3)" {  } { { "processor/synthesis/submodules/arbitrator.v" "" { Text "C:/problema3/processor/synthesis/submodules/arbitrator.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550150895094 "|processor|arbitrator:arbitrator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 arbitrator.v(81) " "Verilog HDL assignment warning at arbitrator.v(81): truncated value with size 4 to match size of target (3)" {  } { { "processor/synthesis/submodules/arbitrator.v" "" { Text "C:/problema3/processor/synthesis/submodules/arbitrator.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550150895094 "|processor|arbitrator:arbitrator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 arbitrator.v(88) " "Verilog HDL assignment warning at arbitrator.v(88): truncated value with size 4 to match size of target (3)" {  } { { "processor/synthesis/submodules/arbitrator.v" "" { Text "C:/problema3/processor/synthesis/submodules/arbitrator.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550150895094 "|processor|arbitrator:arbitrator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 arbitrator.v(95) " "Verilog HDL assignment warning at arbitrator.v(95): truncated value with size 4 to match size of target (3)" {  } { { "processor/synthesis/submodules/arbitrator.v" "" { Text "C:/problema3/processor/synthesis/submodules/arbitrator.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550150895094 "|processor|arbitrator:arbitrator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 arbitrator.v(101) " "Verilog HDL assignment warning at arbitrator.v(101): truncated value with size 4 to match size of target (3)" {  } { { "processor/synthesis/submodules/arbitrator.v" "" { Text "C:/problema3/processor/synthesis/submodules/arbitrator.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550150895095 "|processor|arbitrator:arbitrator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 arbitrator.v(104) " "Verilog HDL assignment warning at arbitrator.v(104): truncated value with size 4 to match size of target (3)" {  } { { "processor/synthesis/submodules/arbitrator.v" "" { Text "C:/problema3/processor/synthesis/submodules/arbitrator.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550150895095 "|processor|arbitrator:arbitrator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 arbitrator.v(110) " "Verilog HDL assignment warning at arbitrator.v(110): truncated value with size 4 to match size of target (3)" {  } { { "processor/synthesis/submodules/arbitrator.v" "" { Text "C:/problema3/processor/synthesis/submodules/arbitrator.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550150895095 "|processor|arbitrator:arbitrator_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readdata arbitrator.v(4) " "Output port \"readdata\" at arbitrator.v(4) has no driver" {  } { { "processor/synthesis/submodules/arbitrator.v" "" { Text "C:/problema3/processor/synthesis/submodules/arbitrator.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550150895097 "|processor|arbitrator:arbitrator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart arbitrator:arbitrator_0\|uart:uart_instance " "Elaborating entity \"uart\" for hierarchy \"arbitrator:arbitrator_0\|uart:uart_instance\"" {  } { { "processor/synthesis/submodules/arbitrator.v" "uart_instance" { Text "C:/problema3/processor/synthesis/submodules/arbitrator.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150895137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_gen arbitrator:arbitrator_0\|uart:uart_instance\|baud_rate_gen:uart_baud " "Elaborating entity \"baud_rate_gen\" for hierarchy \"arbitrator:arbitrator_0\|uart:uart_instance\|baud_rate_gen:uart_baud\"" {  } { { "processor/synthesis/submodules/uart.v" "uart_baud" { Text "C:/problema3/processor/synthesis/submodules/uart.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150895167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter arbitrator:arbitrator_0\|uart:uart_instance\|transmitter:uart_tx " "Elaborating entity \"transmitter\" for hierarchy \"arbitrator:arbitrator_0\|uart:uart_instance\|transmitter:uart_tx\"" {  } { { "processor/synthesis/submodules/uart.v" "uart_tx" { Text "C:/problema3/processor/synthesis/submodules/uart.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150895203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver arbitrator:arbitrator_0\|uart:uart_instance\|receiver:uart_rx " "Elaborating entity \"receiver\" for hierarchy \"arbitrator:arbitrator_0\|uart:uart_instance\|receiver:uart_rx\"" {  } { { "processor/synthesis/submodules/uart.v" "uart_rx" { Text "C:/problema3/processor/synthesis/submodules/uart.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150895252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_CRC arbitrator:arbitrator_0\|check_CRC:check_CRC_instance " "Elaborating entity \"check_CRC\" for hierarchy \"arbitrator:arbitrator_0\|check_CRC:check_CRC_instance\"" {  } { { "processor/synthesis/submodules/arbitrator.v" "check_CRC_instance" { Text "C:/problema3/processor/synthesis/submodules/arbitrator.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150895310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_character_lcd_0 processor_character_lcd_0:character_lcd_0 " "Elaborating entity \"processor_character_lcd_0\" for hierarchy \"processor_character_lcd_0:character_lcd_0\"" {  } { { "processor/synthesis/processor.v" "character_lcd_0" { Text "C:/problema3/processor/synthesis/processor.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150895351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_character_lcd_communication processor_character_lcd_0:character_lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm " "Elaborating entity \"altera_up_character_lcd_communication\" for hierarchy \"processor_character_lcd_0:character_lcd_0\|altera_up_character_lcd_communication:Char_LCD_Comm\"" {  } { { "processor/synthesis/submodules/processor_character_lcd_0.v" "Char_LCD_Comm" { Text "C:/problema3/processor/synthesis/submodules/processor_character_lcd_0.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150895393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_character_lcd_initialization processor_character_lcd_0:character_lcd_0\|altera_up_character_lcd_initialization:Char_LCD_Init " "Elaborating entity \"altera_up_character_lcd_initialization\" for hierarchy \"processor_character_lcd_0:character_lcd_0\|altera_up_character_lcd_initialization:Char_LCD_Init\"" {  } { { "processor/synthesis/submodules/processor_character_lcd_0.v" "Char_LCD_Init" { Text "C:/problema3/processor/synthesis/submodules/processor_character_lcd_0.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150895438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_esp processor_esp:esp " "Elaborating entity \"processor_esp\" for hierarchy \"processor_esp:esp\"" {  } { { "processor/synthesis/processor.v" "esp" { Text "C:/problema3/processor/synthesis/processor.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150895486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_esp_tx processor_esp:esp\|processor_esp_tx:the_processor_esp_tx " "Elaborating entity \"processor_esp_tx\" for hierarchy \"processor_esp:esp\|processor_esp_tx:the_processor_esp_tx\"" {  } { { "processor/synthesis/submodules/processor_esp.v" "the_processor_esp_tx" { Text "C:/problema3/processor/synthesis/submodules/processor_esp.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150895522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_esp_rx processor_esp:esp\|processor_esp_rx:the_processor_esp_rx " "Elaborating entity \"processor_esp_rx\" for hierarchy \"processor_esp:esp\|processor_esp_rx:the_processor_esp_rx\"" {  } { { "processor/synthesis/submodules/processor_esp.v" "the_processor_esp_rx" { Text "C:/problema3/processor/synthesis/submodules/processor_esp.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150895562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_esp_rx_stimulus_source processor_esp:esp\|processor_esp_rx:the_processor_esp_rx\|processor_esp_rx_stimulus_source:the_processor_esp_rx_stimulus_source " "Elaborating entity \"processor_esp_rx_stimulus_source\" for hierarchy \"processor_esp:esp\|processor_esp_rx:the_processor_esp_rx\|processor_esp_rx_stimulus_source:the_processor_esp_rx_stimulus_source\"" {  } { { "processor/synthesis/submodules/processor_esp.v" "the_processor_esp_rx_stimulus_source" { Text "C:/problema3/processor/synthesis/submodules/processor_esp.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150895603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer processor_esp:esp\|processor_esp_rx:the_processor_esp_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"processor_esp:esp\|processor_esp_rx:the_processor_esp_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "processor/synthesis/submodules/processor_esp.v" "the_altera_std_synchronizer" { Text "C:/problema3/processor/synthesis/submodules/processor_esp.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150895705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_esp:esp\|processor_esp_rx:the_processor_esp_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"processor_esp:esp\|processor_esp_rx:the_processor_esp_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "processor/synthesis/submodules/processor_esp.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_esp.v" 374 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150895729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_esp:esp\|processor_esp_rx:the_processor_esp_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"processor_esp:esp\|processor_esp_rx:the_processor_esp_rx\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150895729 ""}  } { { "processor/synthesis/submodules/processor_esp.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_esp.v" 374 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1550150895729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_esp_regs processor_esp:esp\|processor_esp_regs:the_processor_esp_regs " "Elaborating entity \"processor_esp_regs\" for hierarchy \"processor_esp:esp\|processor_esp_regs:the_processor_esp_regs\"" {  } { { "processor/synthesis/submodules/processor_esp.v" "the_processor_esp_regs" { Text "C:/problema3/processor/synthesis/submodules/processor_esp.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150895753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_jtag processor_jtag:jtag " "Elaborating entity \"processor_jtag\" for hierarchy \"processor_jtag:jtag\"" {  } { { "processor/synthesis/processor.v" "jtag" { Text "C:/problema3/processor/synthesis/processor.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150895795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_jtag_scfifo_w processor_jtag:jtag\|processor_jtag_scfifo_w:the_processor_jtag_scfifo_w " "Elaborating entity \"processor_jtag_scfifo_w\" for hierarchy \"processor_jtag:jtag\|processor_jtag_scfifo_w:the_processor_jtag_scfifo_w\"" {  } { { "processor/synthesis/submodules/processor_jtag.v" "the_processor_jtag_scfifo_w" { Text "C:/problema3/processor/synthesis/submodules/processor_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150895835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo processor_jtag:jtag\|processor_jtag_scfifo_w:the_processor_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"processor_jtag:jtag\|processor_jtag_scfifo_w:the_processor_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "processor/synthesis/submodules/processor_jtag.v" "wfifo" { Text "C:/problema3/processor/synthesis/submodules/processor_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150896254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_jtag:jtag\|processor_jtag_scfifo_w:the_processor_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"processor_jtag:jtag\|processor_jtag_scfifo_w:the_processor_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "processor/synthesis/submodules/processor_jtag.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150896279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_jtag:jtag\|processor_jtag_scfifo_w:the_processor_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"processor_jtag:jtag\|processor_jtag_scfifo_w:the_processor_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150896279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150896279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150896279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150896279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150896279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150896279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150896279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150896279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150896279 ""}  } { { "processor/synthesis/submodules/processor_jtag.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1550150896279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/problema3/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150896394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150896394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 processor_jtag:jtag\|processor_jtag_scfifo_w:the_processor_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"processor_jtag:jtag\|processor_jtag_scfifo_w:the_processor_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150896403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/problema3/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150896474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150896474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 processor_jtag:jtag\|processor_jtag_scfifo_w:the_processor_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"processor_jtag:jtag\|processor_jtag_scfifo_w:the_processor_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/problema3/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150896488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/problema3/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150896560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150896560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf processor_jtag:jtag\|processor_jtag_scfifo_w:the_processor_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"processor_jtag:jtag\|processor_jtag_scfifo_w:the_processor_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/problema3/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150896575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/problema3/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150896732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150896732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 processor_jtag:jtag\|processor_jtag_scfifo_w:the_processor_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"processor_jtag:jtag\|processor_jtag_scfifo_w:the_processor_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/problema3/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150896751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/problema3/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150896897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150896897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 processor_jtag:jtag\|processor_jtag_scfifo_w:the_processor_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"processor_jtag:jtag\|processor_jtag_scfifo_w:the_processor_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/problema3/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150896912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/problema3/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150897037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150897037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob processor_jtag:jtag\|processor_jtag_scfifo_w:the_processor_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"processor_jtag:jtag\|processor_jtag_scfifo_w:the_processor_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/problema3/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150897051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_jtag_scfifo_r processor_jtag:jtag\|processor_jtag_scfifo_r:the_processor_jtag_scfifo_r " "Elaborating entity \"processor_jtag_scfifo_r\" for hierarchy \"processor_jtag:jtag\|processor_jtag_scfifo_r:the_processor_jtag_scfifo_r\"" {  } { { "processor/synthesis/submodules/processor_jtag.v" "the_processor_jtag_scfifo_r" { Text "C:/problema3/processor/synthesis/submodules/processor_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150897131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic processor_jtag:jtag\|alt_jtag_atlantic:processor_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"processor_jtag:jtag\|alt_jtag_atlantic:processor_jtag_alt_jtag_atlantic\"" {  } { { "processor/synthesis/submodules/processor_jtag.v" "processor_jtag_alt_jtag_atlantic" { Text "C:/problema3/processor/synthesis/submodules/processor_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150897835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_jtag:jtag\|alt_jtag_atlantic:processor_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"processor_jtag:jtag\|alt_jtag_atlantic:processor_jtag_alt_jtag_atlantic\"" {  } { { "processor/synthesis/submodules/processor_jtag.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150897932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_jtag:jtag\|alt_jtag_atlantic:processor_jtag_alt_jtag_atlantic " "Instantiated megafunction \"processor_jtag:jtag\|alt_jtag_atlantic:processor_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150897932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150897932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150897932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150897932 ""}  } { { "processor/synthesis/submodules/processor_jtag.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1550150897932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter processor_jtag:jtag\|alt_jtag_atlantic:processor_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"processor_jtag:jtag\|alt_jtag_atlantic:processor_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150899016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl processor_jtag:jtag\|alt_jtag_atlantic:processor_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"processor_jtag:jtag\|alt_jtag_atlantic:processor_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150899331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0 processor_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"processor_nios2_gen2_0\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\"" {  } { { "processor/synthesis/processor.v" "nios2_gen2_0" { Text "C:/problema3/processor/synthesis/processor.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150899471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu " "Elaborating entity \"processor_nios2_gen2_0_cpu\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0.v" "cpu" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150899514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_test_bench processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_test_bench:the_processor_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"processor_nios2_gen2_0_cpu_test_bench\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_test_bench:the_processor_nios2_gen2_0_cpu_test_bench\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_test_bench" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150899706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_register_bank_a_module processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"processor_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "processor_nios2_gen2_0_cpu_register_bank_a" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150899748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150899973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150900003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150900003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150900003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150900003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150900003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150900003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150900003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150900003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150900003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150900003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150900003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150900003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150900003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150900003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150900003 ""}  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1550150900003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/problema3/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150900135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150900135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150900145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_register_bank_b_module processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_b_module:processor_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"processor_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_b_module:processor_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "processor_nios2_gen2_0_cpu_register_bank_b" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150900227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150900334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_debug processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150900435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_break processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_break:the_processor_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_break:the_processor_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150900493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_xbrk processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_xbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_xbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150900630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_dbrk processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_dbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_dbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150900665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_itrace processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_itrace:the_processor_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_itrace:the_processor_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150900790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_dtrace processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_dtrace:the_processor_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_dtrace:the_processor_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150900852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_td_mode processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_dtrace:the_processor_nios2_gen2_0_cpu_nios2_oci_dtrace\|processor_nios2_gen2_0_cpu_nios2_oci_td_mode:processor_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_dtrace:the_processor_nios2_gen2_0_cpu_nios2_oci_dtrace\|processor_nios2_gen2_0_cpu_nios2_oci_td_mode:processor_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "processor_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150900987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_fifo processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150901013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo\|processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo\|processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150901085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo\|processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo\|processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150901136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo\|processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo\|processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150901179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_pib processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_pib:the_processor_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_pib:the_processor_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150901212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_im processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_im:the_processor_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_im:the_processor_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150901244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_avalon_reg processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150901315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_ocimem processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150901358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_ociram_sp_ram_module processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"processor_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "processor_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150901467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150901513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150901545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150901545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150901545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150901545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150901545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150901545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150901545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150901545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150901545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150901545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150901545 ""}  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1550150901545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/problema3/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150901690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150901690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150901699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_debug_slave_wrapper processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"processor_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150901786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_debug_slave_tck processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"processor_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_processor_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150901826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_debug_slave_sysclk processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"processor_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_processor_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150901970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" "processor_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150902197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150902219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902220 ""}  } { { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1550150902220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150902240 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150902280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150902302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150902347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_onchip_memory2_0 processor_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"processor_onchip_memory2_0\" for hierarchy \"processor_onchip_memory2_0:onchip_memory2_0\"" {  } { { "processor/synthesis/processor.v" "onchip_memory2_0" { Text "C:/problema3/processor/synthesis/processor.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150902425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_onchip_memory2_0.v" "the_altsyncram" { Text "C:/problema3/processor/synthesis/submodules/processor_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150902474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_onchip_memory2_0.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150902508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_onchip_memory2_0.hex " "Parameter \"init_file\" = \"processor_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550150902508 ""}  } { { "processor/synthesis/submodules/processor_onchip_memory2_0.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1550150902508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lch1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lch1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lch1 " "Found entity 1: altsyncram_lch1" {  } { { "db/altsyncram_lch1.tdf" "" { Text "C:/problema3/db/altsyncram_lch1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150902638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150902638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lch1 processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lch1:auto_generated " "Elaborating entity \"altsyncram_lch1\" for hierarchy \"processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lch1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150902648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0 processor_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"processor_mm_interconnect_0\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\"" {  } { { "processor/synthesis/processor.v" "mm_interconnect_0" { Text "C:/problema3/processor/synthesis/processor.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150903320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150903772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150903832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150903878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:character_lcd_0_avalon_lcd_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:character_lcd_0_avalon_lcd_slave_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "character_lcd_0_avalon_lcd_slave_translator" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150903928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:arbitrator_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:arbitrator_0_avalon_slave_0_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "arbitrator_0_avalon_slave_0_translator" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150904020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 1026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150904069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150904125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esp_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esp_s1_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "esp_s1_translator" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150904189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:input_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:input_s1_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "input_s1_translator" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 1218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150904234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 1363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150904303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 1444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150904345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150904382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "processor/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150904439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 1569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150904491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "character_lcd_0_avalon_lcd_slave_agent" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 1653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150904563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:character_lcd_0_avalon_lcd_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "processor/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150904607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_agent_rsp_fifo\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "character_lcd_0_avalon_lcd_slave_agent_rsp_fifo" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150904677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router:router " "Elaborating entity \"processor_mm_interconnect_0_router\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router:router\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "router" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150904927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_default_decode processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router:router\|processor_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_router_default_decode\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router:router\|processor_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150904990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_001 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"processor_mm_interconnect_0_router_001\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_001:router_001\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "router_001" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150905021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_001_default_decode processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_001:router_001\|processor_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_router_001_default_decode\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_001:router_001\|processor_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150905076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_002 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"processor_mm_interconnect_0_router_002\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_002:router_002\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "router_002" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150905106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_002_default_decode processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_002:router_002\|processor_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_router_002_default_decode\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_002:router_002\|processor_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150905143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_003 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"processor_mm_interconnect_0_router_003\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_003:router_003\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "router_003" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150905181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_003_default_decode processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_003:router_003\|processor_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_router_003_default_decode\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_003:router_003\|processor_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150905216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_004 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"processor_mm_interconnect_0_router_004\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_004:router_004\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "router_004" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150905247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_004_default_decode processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_004:router_004\|processor_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_router_004_default_decode\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_004:router_004\|processor_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150905286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:character_lcd_0_avalon_lcd_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:character_lcd_0_avalon_lcd_slave_burst_adapter\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "character_lcd_0_avalon_lcd_slave_burst_adapter" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150905417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:character_lcd_0_avalon_lcd_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:character_lcd_0_avalon_lcd_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "processor/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150905451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_demux processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"processor_mm_interconnect_0_cmd_demux\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cmd_demux" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150905489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_demux_001 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"processor_mm_interconnect_0_cmd_demux_001\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150905548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_mux processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"processor_mm_interconnect_0_cmd_mux\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cmd_mux" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150905587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150905636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150905722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_mux_002 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"processor_mm_interconnect_0_cmd_mux_002\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150905785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_rsp_demux processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"processor_mm_interconnect_0_rsp_demux\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "rsp_demux" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150905895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_rsp_demux_002 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"processor_mm_interconnect_0_rsp_demux_002\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150905939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_rsp_mux processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"processor_mm_interconnect_0_rsp_mux\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "rsp_mux" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 3127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150906121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150906201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150906250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_rsp_mux_001 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"processor_mm_interconnect_0_rsp_mux_001\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 3162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150906308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150906380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150906409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "character_lcd_0_avalon_lcd_slave_rsp_width_adapter" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150906451 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "processor/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550150906472 "|processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "processor/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550150906475 "|processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "processor/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550150906475 "|processor|processor_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:character_lcd_0_avalon_lcd_slave_cmd_width_adapter\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "character_lcd_0_avalon_lcd_slave_cmd_width_adapter" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 3294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150906570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_avalon_st_adapter processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"processor_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 3323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150906640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150906669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_avalon_st_adapter_001 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"processor_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 3352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150906699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|processor_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"processor_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|processor_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/problema3/processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150906731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_irq_mapper processor_irq_mapper:irq_mapper " "Elaborating entity \"processor_irq_mapper\" for hierarchy \"processor_irq_mapper:irq_mapper\"" {  } { { "processor/synthesis/processor.v" "irq_mapper" { Text "C:/problema3/processor/synthesis/processor.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150906869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "processor/synthesis/processor.v" "rst_controller" { Text "C:/problema3/processor/synthesis/processor.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150906894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "processor/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/problema3/processor/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150906929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "processor/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/problema3/processor/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150906959 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1550150909164 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.02.14.10:28:38 Progress: Loading sld08000000/alt_sld_fab_wrapper_hw.tcl " "2019.02.14.10:28:38 Progress: Loading sld08000000/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150918307 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150923730 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150924058 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150930090 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150930374 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150930690 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150931036 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150931048 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150931063 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1550150931849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08000000/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld08000000/alt_sld_fab.v" "" { Text "C:/problema3/db/ip/sld08000000/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150932352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150932352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/problema3/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150932552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150932552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/problema3/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150932577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150932577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/problema3/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150932731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150932731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/problema3/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150932907 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/problema3/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150932907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150932907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/problema3/db/ip/sld08000000/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550150933066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150933066 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1550150939984 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "processor/synthesis/submodules/processor_esp.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_esp.v" 44 -1 0 } } { "processor/synthesis/submodules/processor_esp.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_esp.v" 61 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "processor/synthesis/submodules/processor_jtag.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_jtag.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/problema3/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "processor/synthesis/submodules/processor_jtag.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_jtag.v" 398 -1 0 } } { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "processor/synthesis/submodules/processor_esp.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_esp.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "processor/synthesis/submodules/processor_esp.v" "" { Text "C:/problema3/processor/synthesis/submodules/processor_esp.v" 43 -1 0 } } { "processor/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/problema3/processor/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1550150940395 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1550150940396 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_RS GND " "Pin \"lcd_RS\" is stuck at GND" {  } { { "processor/synthesis/processor.v" "" { Text "C:/problema3/processor/synthesis/processor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550150941964 "|processor|lcd_RS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1550150941964 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150942286 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "144 " "144 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1550150944972 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1550150945120 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1550150945120 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150945393 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/problema3/output_files/p3.map.smsg " "Generated suppressed messages file C:/problema3/output_files/p3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150947597 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550150952487 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550150952487 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2465 " "Implemented 2465 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550150953234 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550150953234 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1550150953234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2290 " "Implemented 2290 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550150953234 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1550150953234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550150953234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550150953359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 14 10:29:13 2019 " "Processing ended: Thu Feb 14 10:29:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550150953359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550150953359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550150953359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550150953359 ""}
