<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver iic v3_0: xiic_l.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xiic_l.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_assert.h&quot;</code><br/>
<code>#include &quot;xstatus.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a762f41aecd5a688b7ed3f7389668a74d">XIIC_L_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a1afdcdb48ad26804632e542e3d45b25a">XIIC_TX_ADDR_SENT</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a583c53065c484392c51e5b6807e6fdef">XIIC_TX_ADDR_MSTR_RECV_MASK</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#ab81f7edf097fc4a885fd6134a288a817">XIIC_READ_OPERATION</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a8bb1f3ab452d41daf06eff8d61048fe8">XIIC_WRITE_OPERATION</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#aa0040c82cb3f8c0bbff61cbbad86e1ac">XIIC_MASTER_ROLE</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a85bbbc139ce96e43b2f1f947d0652539">XIIC_SLAVE_ROLE</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#acdf6b790e752c7f789c81ee4721bafe8">XIIC_STOP</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#ae2c7104aa187b965ff0adbe3d4e1bccb">XIIC_REPEATED_START</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#aa3994f976a622642b796df92b8937ac1">XIic_In32</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#aa83ce02be8eb6fbcc764d02ae9e9194f">XIic_Out32</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#ab28be58b11c65ecc54fc2f0c300412c1">XIic_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XIic_In32((BaseAddress) + (RegOffset))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a7a9318f43afc81c1dbd30a27587ba51d">XIic_WriteReg</a>(BaseAddress, RegOffset, RegisterValue)&nbsp;&nbsp;&nbsp;XIic_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a17d0df7020d5264d20bbc36d276e276e">XIic_IntrGlobalDisable</a>(BaseAddress)&nbsp;&nbsp;&nbsp;XIic_WriteReg((BaseAddress), XIIC_DGIER_OFFSET, 0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a7071fcf4cf60d65fd862653fa34faa21">XIic_IntrGlobalEnable</a>(BaseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#aa839067df3b55f3181db24ebd8db3187">XIic_IsIntrGlobalEnabled</a>(BaseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a3bc448908013aceb690c84fdbb7d66a8">XIic_WriteIisr</a>(BaseAddress, Status)&nbsp;&nbsp;&nbsp;XIic_WriteReg((BaseAddress), XIIC_IISR_OFFSET, (Status))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#af69a6487ad62b105aa3bb8d0e25b7fe7">XIic_ReadIisr</a>(BaseAddress)&nbsp;&nbsp;&nbsp;XIic_ReadReg((BaseAddress), XIIC_IISR_OFFSET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a2f926a076e9a6b80bea46664d2e55ee9">XIic_WriteIier</a>(BaseAddress, Enable)&nbsp;&nbsp;&nbsp;XIic_WriteReg((BaseAddress), XIIC_IIER_OFFSET, (Enable))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#aee17ffc86a8270abeb1319e8c67ccce5">XIic_ReadIier</a>(BaseAddress)&nbsp;&nbsp;&nbsp;XIic_ReadReg((BaseAddress), XIIC_IIER_OFFSET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#af8fa6ffa77af5942fa1dbd1b5a666d55">XIic_ClearIisr</a>(BaseAddress, InterruptMask)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a89d095e79795958bcbc15238a7bbfa32">XIic_Send7BitAddress</a>(BaseAddress, SlaveAddress, Operation)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a81d32f9fd29736e9f9c7ef345527386b">XIic_DynSend7BitAddress</a>(BaseAddress, SlaveAddress, Operation)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a682d21ed5020daa5b5a863bbffb35cc5">XIic_DynSendStartStopAddress</a>(BaseAddress, SlaveAddress, Operation)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a22446f72b705b950e4b485ab9cdd2ae6">XIic_DynSendStop</a>(BaseAddress, ByteCount)</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Map</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp092729737d14686054aa21531a3582c6"></a> Register offsets for the <a class="el" href="struct_x_iic.html">XIic</a> device. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#aa27d0e422717f97fac36688f403d320a">XIIC_DGIER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#afe67d115440977750c9a7299eb499798">XIIC_IISR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a6a6353babc7347287755655c810a1758">XIIC_IIER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a2129f15b6d659403e4aa18355aa67884">XIIC_RESETR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a03585e458e3c5adf56986e7c2c3d9d42">XIIC_CR_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#aa039f3dea3b57add15de333f733b5561">XIIC_SR_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x104</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a63ef537f0fba0aa0c68f9be05516c6c9">XIIC_DTR_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x108</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a8b1aea0734d4d8fc3d883ef2d6d63494">XIIC_DRR_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a831a9fbdcfebad501e336231321be40a">XIIC_ADR_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x110</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a3b1a6b1edb70a36a0d44ccf0d39a885f">XIIC_TFO_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x114</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#abe647af8022928553f2fd3bb05bfa80a">XIIC_RFO_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x118</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#af50b1672278bdf573cd74e36768b0cda">XIIC_TBA_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x11C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#ad032470e4ff2a3760aa63f2c3d7e5240">XIIC_RFD_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x120</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#af901951024f3144cd51ce84d897a5f5b">XIIC_GPO_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;0x124</td></tr>
<tr><td colspan="2"><div class="groupHeader">Device Global Interrupt Enable Register masks (CR) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpe2f069b870bcfe40e1bcd26f23d00221"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#aec62fb2c2f3894266187fa408c256891">XIIC_GINTR_ENABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">IIC Device Interrupt Status/Enable (INTR) Register Masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpb60ed021a8c45827ed41c3c0bddebdd1"></a> <b> Interrupt Status Register (IISR) </b></p>
<p>This register holds the interrupt status flags for the Spi device.</p>
<p><b> Interrupt Enable Register (IIER) </b></p>
<p>This register is used to enable interrupt sources for the IIC device. Writing a '1' to a bit in this register enables the corresponding Interrupt. Writing a '0' to a bit in this register disables the corresponding Interrupt.</p>
<p>IISR/IIER registers have the same bit definitions and are only defined once. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#abb6a638c0aa6ee9e3b50dc5d2ca56770">XIIC_INTR_ARB_LOST_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#aa1ea99d449fd02f69d41d0f41f093282">XIIC_INTR_TX_ERROR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#adc15e89e891805d58f729c4d1f56b093">XIIC_INTR_TX_EMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#ac96fa03c6a514cd87cb9deadaef7e574">XIIC_INTR_RX_FULL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a52e6f9aadc4cc828509347c6768d2c25">XIIC_INTR_BNB_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a88cf05913ad5693c477993c2af6cbd7e">XIIC_INTR_AAS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#ab153bb7f21133bf7471c70f4089494a5">XIIC_INTR_NAAS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a4af241dbcd0cb4184fe594d09954f69c">XIIC_INTR_TX_HALF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#ac9441942c102ac8a8485609d98ba5d5c">XIIC_TX_INTERRUPTS</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#ac942198f619f45e2705457967e1683c8">XIIC_TX_RX_INTERRUPTS</a>&nbsp;&nbsp;&nbsp;(XIIC_INTR_RX_FULL_MASK | XIIC_TX_INTERRUPTS)</td></tr>
<tr><td colspan="2"><div class="groupHeader">Reset Register mask</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpaa13eb42f3d0d310d8ac1a73387ac3fb"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#ad29589acad66518bac5f21a670ccc9a5">XIIC_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000A</td></tr>
<tr><td colspan="2"><div class="groupHeader">Control Register masks (CR) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp819407cf25047f6718350f4d4209131d"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#aa4fa9698cb076131f2d4571ef3bae6f3">XIIC_CR_ENABLE_DEVICE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a2342662b2911c5aea24b397e17be7e41">XIIC_CR_TX_FIFO_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#afa18a79f31c286ce3daf88d677096d9d">XIIC_CR_MSMS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#aefca9cb59ce820ea4fbb4c35f5a1fa55">XIIC_CR_DIR_IS_TX_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a79990adaa6f077302644d7b787b19c53">XIIC_CR_NO_ACK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a5d0c5d60de4fd0ca22e12b8be3870656">XIIC_CR_REPEATED_START_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#ac9dda6b07f8f4d2962b8833b05b8603b">XIIC_CR_GENERAL_CALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td colspan="2"><div class="groupHeader">Status Register masks (SR) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp96464c227a63e09c8c7a5ffc90b42f12"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#aac5399a034245e8adaa09f301bc4968c">XIIC_SR_GEN_CALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#ab0fe4841630cc66a6b93e5a5d2512fde">XIIC_SR_ADDR_AS_SLAVE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a41bc9ddb46bd9eca389b60503e7a0589">XIIC_SR_BUS_BUSY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a98dda884f247690398dfd64b358c8769">XIIC_SR_MSTR_RDING_SLAVE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a9ccf53df4527f615d7b6b640a5e7a5e8">XIIC_SR_TX_FIFO_FULL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#adccbbf3c41f7d44b6e1a85d72157ed08">XIIC_SR_RX_FIFO_FULL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#aee53acd662dfc1cca568f88401620780">XIIC_SR_RX_FIFO_EMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a3e6ab2b0daa0a08862d649fb769f87e9">XIIC_SR_TX_FIFO_EMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td colspan="2"><div class="groupHeader">Data Tx Register (DTR) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpdedd82f1d0dfa931d6468483a484de54"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a958c3a8926423eed1b2c16aa56938257">XIIC_TX_DYN_START_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a7efb5db8358e4ce8fa761d0227f52fba">XIIC_TX_DYN_STOP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a9f43797e583841a89bfc81c9d2b8bd1b">IIC_TX_FIFO_DEPTH</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td colspan="2"><div class="groupHeader">Data Rx Register (DRR) mask(s)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7272cc88b34f2c3abae5eb22e718f737"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a23db93d1ef8c4651eba08f22fff2ee36">IIC_RX_FIFO_DEPTH</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a5f5a62605b7b98a12b7205009c3127ab">XIic_Recv</a> (u32 BaseAddress, u8 Address, u8 *BufferPtr, unsigned ByteCount, u8 Option)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a952044c7351320eabd1c5eb88a86df72">XIic_Send</a> (u32 BaseAddress, u8 Address, u8 *BufferPtr, unsigned ByteCount, u8 Option)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a5183097e8363be354a6f7f488940228f">XIic_DynRecv</a> (u32 BaseAddress, u8 Address, u8 *BufferPtr, u8 ByteCount)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#a5d71de29f1ef78850860fbb10b5a0a3e">XIic_DynSend</a> (u32 BaseAddress, u16 Address, u8 *BufferPtr, u8 ByteCount, u8 Option)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xiic__l_8h.html#ad743a1fa0cfc128b550eed53f04a98f5">XIic_DynInit</a> (u32 BaseAddress)</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header file contains identifiers and driver functions (or macros) that can be used to access the device in normal and dynamic controller mode. High-level driver functions are defined in <a class="el" href="xiic_8h.html">xiic.h</a>.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who  Date     Changes
 ----- ---- -------- -----------------------------------------------
 1.00b jhl  05/07/02 First release
 1.01c ecm  12/05/02 new rev
 1.01d jhl  10/08/03 Added general purpose output feature
 1.02a mta  03/09/06 Implemented Repeated Start in the Low Level Driver.
 1.03a mta  04/04/06 Implemented Dynamic IIC core routines.
 1.03a rpm  09/08/06 Added include of xstatus.h for completeness
 1.13a wgr  03/22/07 Converted to new coding style.
 1.16a ktn  07/18/09 Updated the notes in XIIC_RESET macro to clearly indicate
                     that only the Interrupt Registers are reset.
 1.16a ktn  10/16/09 Updated the notes in the XIIC_RESET macro to mention
                     that the complete IIC core is Reset on giving a software
                     reset to the IIC core. Some previous versions of the
                     core only reset the Interrupt Logic/Registers, please
                     refer to the HW specification for futher details.
 2.00a sdm  10/22/09 Converted all register accesses to 32 bit access,
		      the register offsets are defined to be on 32 bit boundry.
		      Removed the macro XIIC_RESET, XIic_Reset API should be
		      used in its place.
		      Some of the macros have been renamed to be consistent -
		      XIIC_GINTR_DISABLE is renamed as XIic_IntrGlobalDisable,
		      XIIC_GINTR_ENABLE is renamed as XIic_IntrGlobalEnable,
		      XIIC_IS_GINTR_ENABLED is renamed as
		      XIic_IsIntrGlobalEnabled,
		      XIIC_WRITE_IISR is renamed as XIic_WriteIisr,
		      XIIC_READ_IISR is renamed as XIic_ReadIisr,
		      XIIC_WRITE_IIER is renamed as XIic_WriteIier
		      The _m prefix in the name of the macros has been removed -
		      XIic_mClearIisr is now XIic_ClearIisr,
		      XIic_mSend7BitAddress is now XIic_Send7BitAddress,
		      XIic_mDynSend7BitAddress is now XIic_DynSend7BitAddress,
		      XIic_mDynSendStartStopAddress is now
		      XIic_DynSendStartStopAddress,
		      XIic_mDynSendStop is now XIic_DynSendStop.</pre><pre> </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="a23db93d1ef8c4651eba08f22fff2ee36"></a><!-- doxytag: member="xiic_l.h::IIC_RX_FIFO_DEPTH" ref="a23db93d1ef8c4651eba08f22fff2ee36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IIC_RX_FIFO_DEPTH&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx fifo capacity </p>

</div>
</div>
<a class="anchor" id="a9f43797e583841a89bfc81c9d2b8bd1b"></a><!-- doxytag: member="xiic_l.h::IIC_TX_FIFO_DEPTH" ref="a9f43797e583841a89bfc81c9d2b8bd1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IIC_TX_FIFO_DEPTH&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx fifo capacity </p>

</div>
</div>
<a class="anchor" id="a831a9fbdcfebad501e336231321be40a"></a><!-- doxytag: member="xiic_l.h::XIIC_ADR_REG_OFFSET" ref="a831a9fbdcfebad501e336231321be40a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_ADR_REG_OFFSET&nbsp;&nbsp;&nbsp;0x110</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Address Register </p>

</div>
</div>
<a class="anchor" id="af8fa6ffa77af5942fa1dbd1b5a666d55"></a><!-- doxytag: member="xiic_l.h::XIic_ClearIisr" ref="af8fa6ffa77af5942fa1dbd1b5a666d55" args="(BaseAddress, InterruptMask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIic_ClearIisr</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">InterruptMask&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xiic__l_8h.html#a3bc448908013aceb690c84fdbb7d66a8">XIic_WriteIisr</a>((BaseAddress),                   \
        <a class="code" href="xiic__l_8h.html#af69a6487ad62b105aa3bb8d0e25b7fe7">XIic_ReadIisr</a>(BaseAddress) &amp; (InterruptMask))
</pre></div><p>This macro clears the specified interrupt in the Interrupt status register. It is non-destructive in that the register is read and only the interrupt specified is cleared. Clearing an interrupt acknowledges it.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>InterruptMask</em>&nbsp;</td><td>is the bit mask of the interrupts to be cleared.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xiic__l_8h.html#af8fa6ffa77af5942fa1dbd1b5a666d55">XIic_ClearIisr(u32 BaseAddress, u32 InterruptMask)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="aefca9cb59ce820ea4fbb4c35f5a1fa55"></a><!-- doxytag: member="xiic_l.h::XIIC_CR_DIR_IS_TX_MASK" ref="aefca9cb59ce820ea4fbb4c35f5a1fa55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_CR_DIR_IS_TX_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Dir of Tx. Txing=1 </p>

</div>
</div>
<a class="anchor" id="aa4fa9698cb076131f2d4571ef3bae6f3"></a><!-- doxytag: member="xiic_l.h::XIIC_CR_ENABLE_DEVICE_MASK" ref="aa4fa9698cb076131f2d4571ef3bae6f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_CR_ENABLE_DEVICE_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Device enable = 1 </p>

</div>
</div>
<a class="anchor" id="ac9dda6b07f8f4d2962b8833b05b8603b"></a><!-- doxytag: member="xiic_l.h::XIIC_CR_GENERAL_CALL_MASK" ref="ac9dda6b07f8f4d2962b8833b05b8603b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_CR_GENERAL_CALL_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Gen Call enabled = 1 </p>

</div>
</div>
<a class="anchor" id="afa18a79f31c286ce3daf88d677096d9d"></a><!-- doxytag: member="xiic_l.h::XIIC_CR_MSMS_MASK" ref="afa18a79f31c286ce3daf88d677096d9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_CR_MSMS_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master starts Txing=1 </p>

</div>
</div>
<a class="anchor" id="a79990adaa6f077302644d7b787b19c53"></a><!-- doxytag: member="xiic_l.h::XIIC_CR_NO_ACK_MASK" ref="a79990adaa6f077302644d7b787b19c53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_CR_NO_ACK_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx Ack. NO ack = 1 </p>

</div>
</div>
<a class="anchor" id="a03585e458e3c5adf56986e7c2c3d9d42"></a><!-- doxytag: member="xiic_l.h::XIIC_CR_REG_OFFSET" ref="a03585e458e3c5adf56986e7c2c3d9d42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_CR_REG_OFFSET&nbsp;&nbsp;&nbsp;0x100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Control Register </p>

</div>
</div>
<a class="anchor" id="a5d0c5d60de4fd0ca22e12b8be3870656"></a><!-- doxytag: member="xiic_l.h::XIIC_CR_REPEATED_START_MASK" ref="a5d0c5d60de4fd0ca22e12b8be3870656" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_CR_REPEATED_START_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Repeated start = 1 </p>

</div>
</div>
<a class="anchor" id="a2342662b2911c5aea24b397e17be7e41"></a><!-- doxytag: member="xiic_l.h::XIIC_CR_TX_FIFO_RESET_MASK" ref="a2342662b2911c5aea24b397e17be7e41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_CR_TX_FIFO_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit FIFO reset=1 </p>

</div>
</div>
<a class="anchor" id="aa27d0e422717f97fac36688f403d320a"></a><!-- doxytag: member="xiic_l.h::XIIC_DGIER_OFFSET" ref="aa27d0e422717f97fac36688f403d320a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_DGIER_OFFSET&nbsp;&nbsp;&nbsp;0x1C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Global Interrupt Enable Register </p>

</div>
</div>
<a class="anchor" id="a8b1aea0734d4d8fc3d883ef2d6d63494"></a><!-- doxytag: member="xiic_l.h::XIIC_DRR_REG_OFFSET" ref="a8b1aea0734d4d8fc3d883ef2d6d63494" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_DRR_REG_OFFSET&nbsp;&nbsp;&nbsp;0x10C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Rx Register </p>

</div>
</div>
<a class="anchor" id="a63ef537f0fba0aa0c68f9be05516c6c9"></a><!-- doxytag: member="xiic_l.h::XIIC_DTR_REG_OFFSET" ref="a63ef537f0fba0aa0c68f9be05516c6c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_DTR_REG_OFFSET&nbsp;&nbsp;&nbsp;0x108</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Tx Register </p>

</div>
</div>
<a class="anchor" id="a81d32f9fd29736e9f9c7ef345527386b"></a><!-- doxytag: member="xiic_l.h::XIic_DynSend7BitAddress" ref="a81d32f9fd29736e9f9c7ef345527386b" args="(BaseAddress, SlaveAddress, Operation)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIic_DynSend7BitAddress</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SlaveAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Operation&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                                                                       \
        u8 LocalAddr = (u8)(SlaveAddress &lt;&lt; 1);                         \
        LocalAddr = (LocalAddr &amp; 0xFE) | (Operation);                   \
        <a class="code" href="xiic__l_8h.html#a7a9318f43afc81c1dbd30a27587ba51d">XIic_WriteReg</a>(BaseAddress, <a class="code" href="xiic__l_8h.html#a63ef537f0fba0aa0c68f9be05516c6c9">XIIC_DTR_REG_OFFSET</a>,         \
                        <a class="code" href="xiic__l_8h.html#a958c3a8926423eed1b2c16aa56938257">XIIC_TX_DYN_START_MASK</a> | LocalAddr);            \
}
</pre></div><p>This macro sends the address for a 7 bit address during both read and write operations. It takes care of the details to format the address correctly. This macro is designed to be called internally to the drivers for Dynamic controller functionality.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC Device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>SlaveAddress</em>&nbsp;</td><td>is the address of the slave to send to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Operation</em>&nbsp;</td><td>indicates XIIC_READ_OPERATION or XIIC_WRITE_OPERATION.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void XIic_DynSend7BitAddress(u32 BaseAddress, u8 SlaveAddress, u8 Operation); </dd></dl>

</div>
</div>
<a class="anchor" id="a682d21ed5020daa5b5a863bbffb35cc5"></a><!-- doxytag: member="xiic_l.h::XIic_DynSendStartStopAddress" ref="a682d21ed5020daa5b5a863bbffb35cc5" args="(BaseAddress, SlaveAddress, Operation)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIic_DynSendStartStopAddress</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SlaveAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Operation&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                                                                        \
        u8 LocalAddr = (u8)(SlaveAddress &lt;&lt; 1);                          \
        LocalAddr = (LocalAddr &amp; 0xFE) | (Operation);                    \
        <a class="code" href="xiic__l_8h.html#a7a9318f43afc81c1dbd30a27587ba51d">XIic_WriteReg</a>(BaseAddress, <a class="code" href="xiic__l_8h.html#a63ef537f0fba0aa0c68f9be05516c6c9">XIIC_DTR_REG_OFFSET</a>,          \
                        <a class="code" href="xiic__l_8h.html#a958c3a8926423eed1b2c16aa56938257">XIIC_TX_DYN_START_MASK</a> | <a class="code" href="xiic__l_8h.html#a7efb5db8358e4ce8fa761d0227f52fba">XIIC_TX_DYN_STOP_MASK</a> | \
                        LocalAddr);                                      \
}
</pre></div><p>This macro sends the address, start and stop for a 7 bit address during both write operations. It takes care of the details to format the address correctly. This macro is designed to be called internally to the drivers.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC Device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>SlaveAddress</em>&nbsp;</td><td>is the address of the slave to send to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Operation</em>&nbsp;</td><td>indicates XIIC_WRITE_OPERATION.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void XIic_DynSendStartStopAddress(u32 BaseAddress, u8 SlaveAddress, u8 Operation); </dd></dl>

</div>
</div>
<a class="anchor" id="a22446f72b705b950e4b485ab9cdd2ae6"></a><!-- doxytag: member="xiic_l.h::XIic_DynSendStop" ref="a22446f72b705b950e4b485ab9cdd2ae6" args="(BaseAddress, ByteCount)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIic_DynSendStop</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ByteCount&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                                                                       \
        <a class="code" href="xiic__l_8h.html#a7a9318f43afc81c1dbd30a27587ba51d">XIic_WriteReg</a>(BaseAddress, <a class="code" href="xiic__l_8h.html#a63ef537f0fba0aa0c68f9be05516c6c9">XIIC_DTR_REG_OFFSET</a>,         \
                        <a class="code" href="xiic__l_8h.html#a7efb5db8358e4ce8fa761d0227f52fba">XIIC_TX_DYN_STOP_MASK</a> | ByteCount);             \
}
</pre></div><p>This macro sends a stop condition on IIC bus for Dynamic logic.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC Device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ByteCount</em>&nbsp;</td><td>is the number of Rx bytes received before the master. doesn't respond with ACK.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xiic__l_8h.html#a22446f72b705b950e4b485ab9cdd2ae6">XIic_DynSendStop(u32 BaseAddress, u32 ByteCount)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="aec62fb2c2f3894266187fa408c256891"></a><!-- doxytag: member="xiic_l.h::XIIC_GINTR_ENABLE_MASK" ref="aec62fb2c2f3894266187fa408c256891" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_GINTR_ENABLE_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Global Interrupt Enable Mask </p>

</div>
</div>
<a class="anchor" id="af901951024f3144cd51ce84d897a5f5b"></a><!-- doxytag: member="xiic_l.h::XIIC_GPO_REG_OFFSET" ref="af901951024f3144cd51ce84d897a5f5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_GPO_REG_OFFSET&nbsp;&nbsp;&nbsp;0x124</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Output Register </p>

</div>
</div>
<a class="anchor" id="a6a6353babc7347287755655c810a1758"></a><!-- doxytag: member="xiic_l.h::XIIC_IIER_OFFSET" ref="a6a6353babc7347287755655c810a1758" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_IIER_OFFSET&nbsp;&nbsp;&nbsp;0x28</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Enable Register </p>

</div>
</div>
<a class="anchor" id="afe67d115440977750c9a7299eb499798"></a><!-- doxytag: member="xiic_l.h::XIIC_IISR_OFFSET" ref="afe67d115440977750c9a7299eb499798" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_IISR_OFFSET&nbsp;&nbsp;&nbsp;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Status Register </p>

</div>
</div>
<a class="anchor" id="aa3994f976a622642b796df92b8937ac1"></a><!-- doxytag: member="xiic_l.h::XIic_In32" ref="aa3994f976a622642b796df92b8937ac1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIic_In32&nbsp;&nbsp;&nbsp;Xil_In32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a88cf05913ad5693c477993c2af6cbd7e"></a><!-- doxytag: member="xiic_l.h::XIIC_INTR_AAS_MASK" ref="a88cf05913ad5693c477993c2af6cbd7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_INTR_AAS_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 = When addr as slave </p>

</div>
</div>
<a class="anchor" id="abb6a638c0aa6ee9e3b50dc5d2ca56770"></a><!-- doxytag: member="xiic_l.h::XIIC_INTR_ARB_LOST_MASK" ref="abb6a638c0aa6ee9e3b50dc5d2ca56770" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_INTR_ARB_LOST_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 = Arbitration lost </p>

</div>
</div>
<a class="anchor" id="a52e6f9aadc4cc828509347c6768d2c25"></a><!-- doxytag: member="xiic_l.h::XIIC_INTR_BNB_MASK" ref="a52e6f9aadc4cc828509347c6768d2c25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_INTR_BNB_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 = Bus not busy </p>

</div>
</div>
<a class="anchor" id="ab153bb7f21133bf7471c70f4089494a5"></a><!-- doxytag: member="xiic_l.h::XIIC_INTR_NAAS_MASK" ref="ab153bb7f21133bf7471c70f4089494a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_INTR_NAAS_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 = Not addr as slave </p>

</div>
</div>
<a class="anchor" id="ac96fa03c6a514cd87cb9deadaef7e574"></a><!-- doxytag: member="xiic_l.h::XIIC_INTR_RX_FULL_MASK" ref="ac96fa03c6a514cd87cb9deadaef7e574" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_INTR_RX_FULL_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 = Rx FIFO/reg=OCY level </p>

</div>
</div>
<a class="anchor" id="adc15e89e891805d58f729c4d1f56b093"></a><!-- doxytag: member="xiic_l.h::XIIC_INTR_TX_EMPTY_MASK" ref="adc15e89e891805d58f729c4d1f56b093" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_INTR_TX_EMPTY_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 = Tx FIFO/reg empty </p>

</div>
</div>
<a class="anchor" id="aa1ea99d449fd02f69d41d0f41f093282"></a><!-- doxytag: member="xiic_l.h::XIIC_INTR_TX_ERROR_MASK" ref="aa1ea99d449fd02f69d41d0f41f093282" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_INTR_TX_ERROR_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 = Tx error/msg complete </p>

</div>
</div>
<a class="anchor" id="a4af241dbcd0cb4184fe594d09954f69c"></a><!-- doxytag: member="xiic_l.h::XIIC_INTR_TX_HALF_MASK" ref="a4af241dbcd0cb4184fe594d09954f69c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_INTR_TX_HALF_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 = Tx FIFO half empty </p>

</div>
</div>
<a class="anchor" id="a17d0df7020d5264d20bbc36d276e276e"></a><!-- doxytag: member="xiic_l.h::XIic_IntrGlobalDisable" ref="a17d0df7020d5264d20bbc36d276e276e" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIic_IntrGlobalDisable</td>
          <td>(</td>
          <td class="paramtype">BaseAddress&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XIic_WriteReg((BaseAddress), XIIC_DGIER_OFFSET, 0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This macro disables all interrupts for the device by writing to the Global interrupt enable register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xiic__l_8h.html#a17d0df7020d5264d20bbc36d276e276e">XIic_IntrGlobalDisable(u32 BaseAddress)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="a7071fcf4cf60d65fd862653fa34faa21"></a><!-- doxytag: member="xiic_l.h::XIic_IntrGlobalEnable" ref="a7071fcf4cf60d65fd862653fa34faa21" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIic_IntrGlobalEnable</td>
          <td>(</td>
          <td class="paramtype">BaseAddress&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xiic__l_8h.html#a7a9318f43afc81c1dbd30a27587ba51d">XIic_WriteReg</a>((BaseAddress), <a class="code" href="xiic__l_8h.html#aa27d0e422717f97fac36688f403d320a">XIIC_DGIER_OFFSET</a>,                 \
                <a class="code" href="xiic__l_8h.html#aec62fb2c2f3894266187fa408c256891">XIIC_GINTR_ENABLE_MASK</a>)
</pre></div><p>This macro writes to the global interrupt enable register to enable interrupts from the device. This function does not enable individual interrupts as the Interrupt Enable Register must be set appropriately.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xiic__l_8h.html#a7071fcf4cf60d65fd862653fa34faa21">XIic_IntrGlobalEnable(u32 BaseAddress)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="aa839067df3b55f3181db24ebd8db3187"></a><!-- doxytag: member="xiic_l.h::XIic_IsIntrGlobalEnabled" ref="aa839067df3b55f3181db24ebd8db3187" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIic_IsIntrGlobalEnabled</td>
          <td>(</td>
          <td class="paramtype">BaseAddress&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xiic__l_8h.html#ab28be58b11c65ecc54fc2f0c300412c1">XIic_ReadReg</a>((BaseAddress), <a class="code" href="xiic__l_8h.html#aa27d0e422717f97fac36688f403d320a">XIIC_DGIER_OFFSET</a>) ==              \
                <a class="code" href="xiic__l_8h.html#aec62fb2c2f3894266187fa408c256891">XIIC_GINTR_ENABLE_MASK</a>)
</pre></div><p>This function determines if interrupts are enabled at the global level by reading the global interrupt register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd><ul>
<li>TRUE if the global interrupt is enabled.</li>
<li>FALSE if global interrupt is disabled.</li>
</ul>
</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: int <a class="el" href="xiic__l_8h.html#aa839067df3b55f3181db24ebd8db3187">XIic_IsIntrGlobalEnabled(u32 BaseAddress)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="a762f41aecd5a688b7ed3f7389668a74d"></a><!-- doxytag: member="xiic_l.h::XIIC_L_H" ref="a762f41aecd5a688b7ed3f7389668a74d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_L_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0040c82cb3f8c0bbff61cbbad86e1ac"></a><!-- doxytag: member="xiic_l.h::XIIC_MASTER_ROLE" ref="aa0040c82cb3f8c0bbff61cbbad86e1ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_MASTER_ROLE&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The following constants are used with the transmit FIFO fill function to specify the role which the IIC device is acting as, a master or a slave. Master on the IIC bus </p>

</div>
</div>
<a class="anchor" id="aa83ce02be8eb6fbcc764d02ae9e9194f"></a><!-- doxytag: member="xiic_l.h::XIic_Out32" ref="aa83ce02be8eb6fbcc764d02ae9e9194f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIic_Out32&nbsp;&nbsp;&nbsp;Xil_Out32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab81f7edf097fc4a885fd6134a288a817"></a><!-- doxytag: member="xiic_l.h::XIIC_READ_OPERATION" ref="ab81f7edf097fc4a885fd6134a288a817" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_READ_OPERATION&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The following constants are used to specify whether to do Read or a Write operation on IIC bus. Read operation on the IIC bus </p>

</div>
</div>
<a class="anchor" id="aee17ffc86a8270abeb1319e8c67ccce5"></a><!-- doxytag: member="xiic_l.h::XIic_ReadIier" ref="aee17ffc86a8270abeb1319e8c67ccce5" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIic_ReadIier</td>
          <td>(</td>
          <td class="paramtype">BaseAddress&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XIic_ReadReg((BaseAddress), XIIC_IIER_OFFSET)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This function gets the Interrupt Enable Register contents.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The contents read from the Interrupt Enable Register. Bit positions of 1 indicate that the corresponding interrupt is enabled. Bit positions of 0 indicate that the corresponding interrupt is disabled.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xiic__l_8h.html#aee17ffc86a8270abeb1319e8c67ccce5">XIic_ReadIier(u32 BaseAddress)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="af69a6487ad62b105aa3bb8d0e25b7fe7"></a><!-- doxytag: member="xiic_l.h::XIic_ReadIisr" ref="af69a6487ad62b105aa3bb8d0e25b7fe7" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIic_ReadIisr</td>
          <td>(</td>
          <td class="paramtype">BaseAddress&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XIic_ReadReg((BaseAddress), XIIC_IISR_OFFSET)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This function gets the contents of the Interrupt Status Register. This register indicates the status of interrupt sources for the device. The status is independent of whether interrupts are enabled such that the status register may also be polled when interrupts are not enabled.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The value read from the Interrupt Status Register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xiic__l_8h.html#af69a6487ad62b105aa3bb8d0e25b7fe7">XIic_ReadIisr(u32 BaseAddress)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="ab28be58b11c65ecc54fc2f0c300412c1"></a><!-- doxytag: member="xiic_l.h::XIic_ReadReg" ref="ab28be58b11c65ecc54fc2f0c300412c1" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIic_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XIic_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read from the specified IIC device register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the offset from the 1st register of the device to select the specific register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The value read from the register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xiic__l_8h.html#ab28be58b11c65ecc54fc2f0c300412c1">XIic_ReadReg(u32 BaseAddress, u32 RegOffset)</a>;</dd></dl>
<p>This macro does not do any checking to ensure that the register exists if the register may be excluded due to parameterization, such as the GPO Register. </p>

</div>
</div>
<a class="anchor" id="ae2c7104aa187b965ff0adbe3d4e1bccb"></a><!-- doxytag: member="xiic_l.h::XIIC_REPEATED_START" ref="ae2c7104aa187b965ff0adbe3d4e1bccb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_REPEATED_START&nbsp;&nbsp;&nbsp;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Donot Send a stop on the IIC bus after the current data transfer </p>

</div>
</div>
<a class="anchor" id="ad29589acad66518bac5f21a670ccc9a5"></a><!-- doxytag: member="xiic_l.h::XIIC_RESET_MASK" ref="ad29589acad66518bac5f21a670ccc9a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_RESET_MASK&nbsp;&nbsp;&nbsp;0x0000000A</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RESET Mask </p>

</div>
</div>
<a class="anchor" id="a2129f15b6d659403e4aa18355aa67884"></a><!-- doxytag: member="xiic_l.h::XIIC_RESETR_OFFSET" ref="a2129f15b6d659403e4aa18355aa67884" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_RESETR_OFFSET&nbsp;&nbsp;&nbsp;0x40</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reset Register </p>

</div>
</div>
<a class="anchor" id="ad032470e4ff2a3760aa63f2c3d7e5240"></a><!-- doxytag: member="xiic_l.h::XIIC_RFD_REG_OFFSET" ref="ad032470e4ff2a3760aa63f2c3d7e5240" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_RFD_REG_OFFSET&nbsp;&nbsp;&nbsp;0x120</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx FIFO Depth reg </p>

</div>
</div>
<a class="anchor" id="abe647af8022928553f2fd3bb05bfa80a"></a><!-- doxytag: member="xiic_l.h::XIIC_RFO_REG_OFFSET" ref="abe647af8022928553f2fd3bb05bfa80a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_RFO_REG_OFFSET&nbsp;&nbsp;&nbsp;0x118</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx FIFO Occupancy </p>

</div>
</div>
<a class="anchor" id="a89d095e79795958bcbc15238a7bbfa32"></a><!-- doxytag: member="xiic_l.h::XIic_Send7BitAddress" ref="a89d095e79795958bcbc15238a7bbfa32" args="(BaseAddress, SlaveAddress, Operation)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIic_Send7BitAddress</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SlaveAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Operation&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                                                                       \
        u8 LocalAddr = (u8)(SlaveAddress &lt;&lt; 1);                         \
        LocalAddr = (LocalAddr &amp; 0xFE) | (Operation);                   \
        <a class="code" href="xiic__l_8h.html#a7a9318f43afc81c1dbd30a27587ba51d">XIic_WriteReg</a>(BaseAddress, <a class="code" href="xiic__l_8h.html#a63ef537f0fba0aa0c68f9be05516c6c9">XIIC_DTR_REG_OFFSET</a>, LocalAddr);     \
}
</pre></div><p>This macro sends the address for a 7 bit address during both read and write operations. It takes care of the details to format the address correctly. This macro is designed to be called internally to the drivers.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC Device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>SlaveAddress</em>&nbsp;</td><td>is the address of the slave to send to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Operation</em>&nbsp;</td><td>indicates XIIC_READ_OPERATION or XIIC_WRITE_OPERATION</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void XIic_Send7BitAddress(u32 BaseAddress, u8 SlaveAddress, u8 Operation); </dd></dl>

</div>
</div>
<a class="anchor" id="a85bbbc139ce96e43b2f1f947d0652539"></a><!-- doxytag: member="xiic_l.h::XIIC_SLAVE_ROLE" ref="a85bbbc139ce96e43b2f1f947d0652539" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_SLAVE_ROLE&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave on the IIC bus </p>

</div>
</div>
<a class="anchor" id="ab0fe4841630cc66a6b93e5a5d2512fde"></a><!-- doxytag: member="xiic_l.h::XIIC_SR_ADDR_AS_SLAVE_MASK" ref="ab0fe4841630cc66a6b93e5a5d2512fde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_SR_ADDR_AS_SLAVE_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 = When addressed as slave </p>

</div>
</div>
<a class="anchor" id="a41bc9ddb46bd9eca389b60503e7a0589"></a><!-- doxytag: member="xiic_l.h::XIIC_SR_BUS_BUSY_MASK" ref="a41bc9ddb46bd9eca389b60503e7a0589" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_SR_BUS_BUSY_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 = Bus is busy </p>

</div>
</div>
<a class="anchor" id="aac5399a034245e8adaa09f301bc4968c"></a><!-- doxytag: member="xiic_l.h::XIIC_SR_GEN_CALL_MASK" ref="aac5399a034245e8adaa09f301bc4968c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_SR_GEN_CALL_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 = A Master issued a GC </p>

</div>
</div>
<a class="anchor" id="a98dda884f247690398dfd64b358c8769"></a><!-- doxytag: member="xiic_l.h::XIIC_SR_MSTR_RDING_SLAVE_MASK" ref="a98dda884f247690398dfd64b358c8769" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_SR_MSTR_RDING_SLAVE_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 = Dir: Master &lt;-- slave </p>

</div>
</div>
<a class="anchor" id="aa039f3dea3b57add15de333f733b5561"></a><!-- doxytag: member="xiic_l.h::XIIC_SR_REG_OFFSET" ref="aa039f3dea3b57add15de333f733b5561" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_SR_REG_OFFSET&nbsp;&nbsp;&nbsp;0x104</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Status Register </p>

</div>
</div>
<a class="anchor" id="aee53acd662dfc1cca568f88401620780"></a><!-- doxytag: member="xiic_l.h::XIIC_SR_RX_FIFO_EMPTY_MASK" ref="aee53acd662dfc1cca568f88401620780" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_SR_RX_FIFO_EMPTY_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 = Rx FIFO empty </p>

</div>
</div>
<a class="anchor" id="adccbbf3c41f7d44b6e1a85d72157ed08"></a><!-- doxytag: member="xiic_l.h::XIIC_SR_RX_FIFO_FULL_MASK" ref="adccbbf3c41f7d44b6e1a85d72157ed08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_SR_RX_FIFO_FULL_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 = Rx FIFO full </p>

</div>
</div>
<a class="anchor" id="a3e6ab2b0daa0a08862d649fb769f87e9"></a><!-- doxytag: member="xiic_l.h::XIIC_SR_TX_FIFO_EMPTY_MASK" ref="a3e6ab2b0daa0a08862d649fb769f87e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_SR_TX_FIFO_EMPTY_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 = Tx FIFO empty </p>

</div>
</div>
<a class="anchor" id="a9ccf53df4527f615d7b6b640a5e7a5e8"></a><!-- doxytag: member="xiic_l.h::XIIC_SR_TX_FIFO_FULL_MASK" ref="a9ccf53df4527f615d7b6b640a5e7a5e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_SR_TX_FIFO_FULL_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 = Tx FIFO full </p>

</div>
</div>
<a class="anchor" id="acdf6b790e752c7f789c81ee4721bafe8"></a><!-- doxytag: member="xiic_l.h::XIIC_STOP" ref="acdf6b790e752c7f789c81ee4721bafe8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_STOP&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>The following constants are used with Transmit Function (XIic_Send) to specify whether to STOP after the current transfer of data or own the bus with a Repeated start. Send a stop on the IIC bus after the current data transfer </p>

</div>
</div>
<a class="anchor" id="af50b1672278bdf573cd74e36768b0cda"></a><!-- doxytag: member="xiic_l.h::XIIC_TBA_REG_OFFSET" ref="af50b1672278bdf573cd74e36768b0cda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_TBA_REG_OFFSET&nbsp;&nbsp;&nbsp;0x11C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>10 Bit Address reg </p>

</div>
</div>
<a class="anchor" id="a3b1a6b1edb70a36a0d44ccf0d39a885f"></a><!-- doxytag: member="xiic_l.h::XIIC_TFO_REG_OFFSET" ref="a3b1a6b1edb70a36a0d44ccf0d39a885f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_TFO_REG_OFFSET&nbsp;&nbsp;&nbsp;0x114</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx FIFO Occupancy </p>

</div>
</div>
<a class="anchor" id="a583c53065c484392c51e5b6807e6fdef"></a><!-- doxytag: member="xiic_l.h::XIIC_TX_ADDR_MSTR_RECV_MASK" ref="a583c53065c484392c51e5b6807e6fdef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_TX_ADDR_MSTR_RECV_MASK&nbsp;&nbsp;&nbsp;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1afdcdb48ad26804632e542e3d45b25a"></a><!-- doxytag: member="xiic_l.h::XIIC_TX_ADDR_SENT" ref="a1afdcdb48ad26804632e542e3d45b25a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_TX_ADDR_SENT&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a958c3a8926423eed1b2c16aa56938257"></a><!-- doxytag: member="xiic_l.h::XIIC_TX_DYN_START_MASK" ref="a958c3a8926423eed1b2c16aa56938257" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_TX_DYN_START_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 = Set dynamic start </p>

</div>
</div>
<a class="anchor" id="a7efb5db8358e4ce8fa761d0227f52fba"></a><!-- doxytag: member="xiic_l.h::XIIC_TX_DYN_STOP_MASK" ref="a7efb5db8358e4ce8fa761d0227f52fba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_TX_DYN_STOP_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 = Set dynamic stop </p>

</div>
</div>
<a class="anchor" id="ac9441942c102ac8a8485609d98ba5d5c"></a><!-- doxytag: member="xiic_l.h::XIIC_TX_INTERRUPTS" ref="ac9441942c102ac8a8485609d98ba5d5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_TX_INTERRUPTS</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xiic__l_8h.html#aa1ea99d449fd02f69d41d0f41f093282">XIIC_INTR_TX_ERROR_MASK</a> | \
                                 <a class="code" href="xiic__l_8h.html#adc15e89e891805d58f729c4d1f56b093">XIIC_INTR_TX_EMPTY_MASK</a> |  \
                                 <a class="code" href="xiic__l_8h.html#a4af241dbcd0cb4184fe594d09954f69c">XIIC_INTR_TX_HALF_MASK</a>)
</pre></div><p>All Tx interrupts commonly used. </p>

</div>
</div>
<a class="anchor" id="ac942198f619f45e2705457967e1683c8"></a><!-- doxytag: member="xiic_l.h::XIIC_TX_RX_INTERRUPTS" ref="ac942198f619f45e2705457967e1683c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_TX_RX_INTERRUPTS&nbsp;&nbsp;&nbsp;(XIIC_INTR_RX_FULL_MASK | XIIC_TX_INTERRUPTS)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>All interrupts commonly used </p>

</div>
</div>
<a class="anchor" id="a8bb1f3ab452d41daf06eff8d61048fe8"></a><!-- doxytag: member="xiic_l.h::XIIC_WRITE_OPERATION" ref="a8bb1f3ab452d41daf06eff8d61048fe8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIIC_WRITE_OPERATION&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write operation on the IIC bus </p>

</div>
</div>
<a class="anchor" id="a2f926a076e9a6b80bea46664d2e55ee9"></a><!-- doxytag: member="xiic_l.h::XIic_WriteIier" ref="a2f926a076e9a6b80bea46664d2e55ee9" args="(BaseAddress, Enable)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIic_WriteIier</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Enable&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XIic_WriteReg((BaseAddress), XIIC_IIER_OFFSET, (Enable))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This function sets the contents of the Interrupt Enable Register.</p>
<p>This function writes only the specified value to the register such that some interrupt sources may be enabled and others disabled. It is the caller's responsibility to get the value of the interrupt enable register prior to setting the value to prevent a destructive behavior.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Enable</em>&nbsp;</td><td>is the value to be written to the Interrupt Enable Register. Bit positions of 1 will be enabled. Bit positions of 0 will be disabled.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xiic__l_8h.html#a2f926a076e9a6b80bea46664d2e55ee9">XIic_WriteIier(u32 BaseAddress, u32 Enable)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="a3bc448908013aceb690c84fdbb7d66a8"></a><!-- doxytag: member="xiic_l.h::XIic_WriteIisr" ref="a3bc448908013aceb690c84fdbb7d66a8" args="(BaseAddress, Status)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIic_WriteIisr</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Status&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XIic_WriteReg((BaseAddress), XIIC_IISR_OFFSET, (Status))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This function sets the Interrupt status register to the specified value.</p>
<p>This register implements a toggle on write functionality. The interrupt is cleared by writing to this register with the bits to be cleared set to a one and all others to zero. Setting a bit which is zero within this register causes an interrupt to be generated.</p>
<p>This function writes only the specified value to the register such that some status bits may be set and others cleared. It is the caller's responsibility to get the value of the register prior to setting the value to prevent an destructive behavior.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the IIC device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Status</em>&nbsp;</td><td>is the value to be written to the Interrupt status register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xiic__l_8h.html#a3bc448908013aceb690c84fdbb7d66a8">XIic_WriteIisr(u32 BaseAddress, u32 Status)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="a7a9318f43afc81c1dbd30a27587ba51d"></a><!-- doxytag: member="xiic_l.h::XIic_WriteReg" ref="a7a9318f43afc81c1dbd30a27587ba51d" args="(BaseAddress, RegOffset, RegisterValue)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XIic_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegisterValue&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XIic_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write to the specified IIC device register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the offset from the 1st register of the device to select the specific register. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegisterValue</em>&nbsp;</td><td>is the value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void XIic_WriteReg(u32 BaseAddress, u32 RegOffset, u32 RegisterValue); This macro does not do any checking to ensure that the register exists if the register may be excluded due to parameterization, such as the GPO Register. </dd></dl>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="ad743a1fa0cfc128b550eed53f04a98f5"></a><!-- doxytag: member="xiic_l.h::XIic_DynInit" ref="ad743a1fa0cfc128b550eed53f04a98f5" args="(u32 BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int XIic_DynInit </td>
          <td>(</td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>BaseAddress</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5183097e8363be354a6f7f488940228f"></a><!-- doxytag: member="xiic_l.h::XIic_DynRecv" ref="a5183097e8363be354a6f7f488940228f" args="(u32 BaseAddress, u8 Address, u8 *BufferPtr, u8 ByteCount)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned XIic_DynRecv </td>
          <td>(</td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&nbsp;</td>
          <td class="paramname"> <em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&nbsp;</td>
          <td class="paramname"> <em>BufferPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&nbsp;</td>
          <td class="paramname"> <em>ByteCount</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive data as a master on the IIC bus. This function receives the data using polled I/O and blocks until the data has been received. It only supports 7 bit addressing. The user is responsible for ensuring the bus is not busy if multiple masters are present on the bus.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the IIC Device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Address</em>&nbsp;</td><td>contains the 7 bit IIC Device address of the device to send the specified data to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>BufferPtr</em>&nbsp;</td><td>points to the data to be sent. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ByteCount</em>&nbsp;</td><td>is the number of bytes to be sent. This value can't be greater than 255 and needs to be greater than 0.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The number of bytes received.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>Upon entry to this function, the IIC interface needs to be already enabled in the CR register. </dd></dl>

</div>
</div>
<a class="anchor" id="a5d71de29f1ef78850860fbb10b5a0a3e"></a><!-- doxytag: member="xiic_l.h::XIic_DynSend" ref="a5d71de29f1ef78850860fbb10b5a0a3e" args="(u32 BaseAddress, u16 Address, u8 *BufferPtr, u8 ByteCount, u8 Option)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned XIic_DynSend </td>
          <td>(</td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u16&nbsp;</td>
          <td class="paramname"> <em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&nbsp;</td>
          <td class="paramname"> <em>BufferPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&nbsp;</td>
          <td class="paramname"> <em>ByteCount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&nbsp;</td>
          <td class="paramname"> <em>Option</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Send data as a master on the IIC bus. This function sends the data using polled I/O and blocks until the data has been sent. It only supports 7 bit addressing. The user is responsible for ensuring the bus is not busy if multiple masters are present on the bus.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the IIC Device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Address</em>&nbsp;</td><td>contains the 7 bit IIC address of the device to send the specified data to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>BufferPtr</em>&nbsp;</td><td>points to the data to be sent. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ByteCount</em>&nbsp;</td><td>is the number of bytes to be sent. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Option,:</em>&nbsp;</td><td>XIIC_STOP = end with STOP condition, XIIC_REPEATED_START = don't end with STOP condition.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The number of bytes sent.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a5f5a62605b7b98a12b7205009c3127ab"></a><!-- doxytag: member="xiic_l.h::XIic_Recv" ref="a5f5a62605b7b98a12b7205009c3127ab" args="(u32 BaseAddress, u8 Address, u8 *BufferPtr, unsigned ByteCount, u8 Option)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned XIic_Recv </td>
          <td>(</td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&nbsp;</td>
          <td class="paramname"> <em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&nbsp;</td>
          <td class="paramname"> <em>BufferPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>ByteCount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&nbsp;</td>
          <td class="paramname"> <em>Option</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive data as a master on the IIC bus. This function receives the data using polled I/O and blocks until the data has been received. It only supports 7 bit addressing mode of operation. The user is responsible for ensuring the bus is not busy if multiple masters are present on the bus.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the IIC device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Address</em>&nbsp;</td><td>contains the 7 bit IIC address of the device to send the specified data to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>BufferPtr</em>&nbsp;</td><td>points to the data to be sent. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ByteCount</em>&nbsp;</td><td>is the number of bytes to be sent. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Option</em>&nbsp;</td><td>indicates whether to hold or free the bus after reception of data, XIIC_STOP = end with STOP condition, XIIC_REPEATED_START = don't end with STOP condition.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The number of bytes received.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a952044c7351320eabd1c5eb88a86df72"></a><!-- doxytag: member="xiic_l.h::XIic_Send" ref="a952044c7351320eabd1c5eb88a86df72" args="(u32 BaseAddress, u8 Address, u8 *BufferPtr, unsigned ByteCount, u8 Option)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned XIic_Send </td>
          <td>(</td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&nbsp;</td>
          <td class="paramname"> <em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&nbsp;</td>
          <td class="paramname"> <em>BufferPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>ByteCount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&nbsp;</td>
          <td class="paramname"> <em>Option</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Send data as a master on the IIC bus. This function sends the data using polled I/O and blocks until the data has been sent. It only supports 7 bit addressing mode of operation. The user is responsible for ensuring the bus is not busy if multiple masters are present on the bus.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the IIC device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Address</em>&nbsp;</td><td>contains the 7 bit IIC address of the device to send the specified data to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>BufferPtr</em>&nbsp;</td><td>points to the data to be sent. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ByteCount</em>&nbsp;</td><td>is the number of bytes to be sent. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Option</em>&nbsp;</td><td>indicates whether to hold or free the bus after transmitting the data.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The number of bytes sent.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>None. </dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
