-- Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2013.3 (win64) Build 329390 Wed Oct 16 18:37:02 MDT 2013
-- Date        : Sun Oct 19 17:47:52 2014
-- Host        : vvs running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               d:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie_funcsim.vhdl
-- Design      : v7_pcie
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a200tfbg676-2
-- --------------------------------------------------------------------------------
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pcieunimacro_BRAM_TDP_MACRO is
  port (
    O1 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    MIMRXWEN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    MIMRXREN : in STD_LOGIC;
    MIMRXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMRXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end v7_pcieunimacro_BRAM_TDP_MACRO;

architecture STRUCTURE of v7_pcieunimacro_BRAM_TDP_MACRO is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_20_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_21_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_22_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_23_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_24_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_25_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_26_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_27_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_28_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_29_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_30_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_31_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_32_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_33_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_34_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_35_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_52_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_53_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_70_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_71_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_74_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_75_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_REGCEAREGCE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RSTREGARSTREG_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute box_type : string;
  attribute box_type of \ramb_bl.ramb36_dp_bl.ram36_bl\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\ramb_bl.ramb36_dp_bl.ram36_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 4) => MIMRXWADDR(10 downto 0),
      ADDRARDADDR(3) => \<const1>\,
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const1>\,
      ADDRBWRADDR(14 downto 4) => MIMRXRADDR(10 downto 0),
      ADDRBWRADDR(3) => \<const1>\,
      ADDRBWRADDR(2) => \<const1>\,
      ADDRBWRADDR(1) => \<const1>\,
      ADDRBWRADDR(0) => \<const1>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28) => \<const0>\,
      DIADI(27) => \<const0>\,
      DIADI(26) => \<const0>\,
      DIADI(25) => \<const0>\,
      DIADI(24) => \<const0>\,
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20) => \<const0>\,
      DIADI(19) => \<const0>\,
      DIADI(18) => \<const0>\,
      DIADI(17) => \<const0>\,
      DIADI(16) => \<const0>\,
      DIADI(15) => \<const0>\,
      DIADI(14) => \<const0>\,
      DIADI(13 downto 0) => I1(13 downto 0),
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27) => \<const0>\,
      DIBDI(26) => \<const0>\,
      DIBDI(25) => \<const0>\,
      DIBDI(24) => \<const0>\,
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20) => \<const0>\,
      DIBDI(19) => \<const0>\,
      DIBDI(18) => \<const0>\,
      DIBDI(17) => \<const0>\,
      DIBDI(16) => \<const0>\,
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12) => \<const0>\,
      DIBDI(11) => \<const0>\,
      DIBDI(10) => \<const0>\,
      DIBDI(9) => \<const0>\,
      DIBDI(8) => \<const0>\,
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4) => \<const0>\,
      DIBDI(3) => \<const0>\,
      DIBDI(2) => \<const0>\,
      DIBDI(1) => \<const0>\,
      DIBDI(0) => \<const0>\,
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => \<const0>\,
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31 downto 16) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \n_20_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(14) => \n_21_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(13) => \n_22_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(12) => \n_23_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(11) => \n_24_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(10) => \n_25_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(9) => \n_26_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(8) => \n_27_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(7) => \n_28_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(6) => \n_29_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(5) => \n_30_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(4) => \n_31_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(3) => \n_32_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(2) => \n_33_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(1) => \n_34_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(0) => \n_35_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOBDO(31 downto 16) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15) => \n_52_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOBDO(14) => \n_53_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOBDO(13 downto 0) => O1(13 downto 0),
      DOPADOP(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \n_70_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOPADOP(0) => \n_71_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOPBDOP(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1) => \n_74_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOPBDOP(0) => \n_75_ramb_bl.ramb36_dp_bl.ram36_bl\,
      ECCPARITY(7 downto 0) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => MIMRXWEN,
      ENBWREN => MIMRXREN,
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_REGCEAREGCE_UNCONNECTED\,
      REGCEB => \<const1>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RSTREGARSTREG_UNCONNECTED\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEA_UNCONNECTED\(3 downto 2),
      WEA(1) => \<const1>\,
      WEA(0) => \<const1>\,
      WEBWE(7 downto 5) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\(7 downto 5),
      WEBWE(4) => \<const0>\,
      WEBWE(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\(3 downto 2),
      WEBWE(1) => \<const0>\,
      WEBWE(0) => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pcieunimacro_BRAM_TDP_MACRO_11 is
  port (
    rdata : out STD_LOGIC_VECTOR ( 14 downto 0 );
    MIMTXWEN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    MIMTXREN : in STD_LOGIC;
    MIMTXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMTXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pcieunimacro_BRAM_TDP_MACRO_11 : entity is "unimacro_BRAM_TDP_MACRO";
end v7_pcieunimacro_BRAM_TDP_MACRO_11;

architecture STRUCTURE of v7_pcieunimacro_BRAM_TDP_MACRO_11 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_20_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_21_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_22_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_23_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_24_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_25_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_26_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_27_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_28_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_29_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_30_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_31_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_32_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_33_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_34_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_35_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_52_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_70_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_71_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_74_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_75_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_REGCEAREGCE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RSTREGARSTREG_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute box_type : string;
  attribute box_type of \ramb_bl.ramb36_dp_bl.ram36_bl\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\ramb_bl.ramb36_dp_bl.ram36_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 4) => MIMTXWADDR(10 downto 0),
      ADDRARDADDR(3) => \<const1>\,
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const1>\,
      ADDRBWRADDR(14 downto 4) => MIMTXRADDR(10 downto 0),
      ADDRBWRADDR(3) => \<const1>\,
      ADDRBWRADDR(2) => \<const1>\,
      ADDRBWRADDR(1) => \<const1>\,
      ADDRBWRADDR(0) => \<const1>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28) => \<const0>\,
      DIADI(27) => \<const0>\,
      DIADI(26) => \<const0>\,
      DIADI(25) => \<const0>\,
      DIADI(24) => \<const0>\,
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20) => \<const0>\,
      DIADI(19) => \<const0>\,
      DIADI(18) => \<const0>\,
      DIADI(17) => \<const0>\,
      DIADI(16) => \<const0>\,
      DIADI(15) => \<const0>\,
      DIADI(14 downto 0) => wdata(14 downto 0),
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27) => \<const0>\,
      DIBDI(26) => \<const0>\,
      DIBDI(25) => \<const0>\,
      DIBDI(24) => \<const0>\,
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20) => \<const0>\,
      DIBDI(19) => \<const0>\,
      DIBDI(18) => \<const0>\,
      DIBDI(17) => \<const0>\,
      DIBDI(16) => \<const0>\,
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12) => \<const0>\,
      DIBDI(11) => \<const0>\,
      DIBDI(10) => \<const0>\,
      DIBDI(9) => \<const0>\,
      DIBDI(8) => \<const0>\,
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4) => \<const0>\,
      DIBDI(3) => \<const0>\,
      DIBDI(2) => \<const0>\,
      DIBDI(1) => \<const0>\,
      DIBDI(0) => \<const0>\,
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1) => \<const0>\,
      DIPADIP(0) => \<const0>\,
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31 downto 16) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \n_20_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(14) => \n_21_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(13) => \n_22_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(12) => \n_23_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(11) => \n_24_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(10) => \n_25_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(9) => \n_26_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(8) => \n_27_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(7) => \n_28_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(6) => \n_29_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(5) => \n_30_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(4) => \n_31_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(3) => \n_32_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(2) => \n_33_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(1) => \n_34_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(0) => \n_35_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOBDO(31 downto 16) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15) => \n_52_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOBDO(14 downto 0) => rdata(14 downto 0),
      DOPADOP(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \n_70_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOPADOP(0) => \n_71_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOPBDOP(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1) => \n_74_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOPBDOP(0) => \n_75_ramb_bl.ramb36_dp_bl.ram36_bl\,
      ECCPARITY(7 downto 0) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => MIMTXWEN,
      ENBWREN => MIMTXREN,
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_REGCEAREGCE_UNCONNECTED\,
      REGCEB => \<const1>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RSTREGARSTREG_UNCONNECTED\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEA_UNCONNECTED\(3 downto 2),
      WEA(1) => \<const1>\,
      WEA(0) => \<const1>\,
      WEBWE(7 downto 5) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\(7 downto 5),
      WEBWE(4) => \<const0>\,
      WEBWE(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\(3 downto 2),
      WEBWE(1) => \<const0>\,
      WEBWE(0) => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pcieunimacro_BRAM_TDP_MACRO_12 is
  port (
    rdata : out STD_LOGIC_VECTOR ( 17 downto 0 );
    MIMTXWEN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    MIMTXREN : in STD_LOGIC;
    MIMTXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMTXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pcieunimacro_BRAM_TDP_MACRO_12 : entity is "unimacro_BRAM_TDP_MACRO";
end v7_pcieunimacro_BRAM_TDP_MACRO_12;

architecture STRUCTURE of v7_pcieunimacro_BRAM_TDP_MACRO_12 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_20_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_21_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_22_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_23_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_24_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_25_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_26_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_27_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_28_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_29_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_30_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_31_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_32_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_33_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_34_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_35_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_70_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_71_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_REGCEAREGCE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RSTREGARSTREG_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute box_type : string;
  attribute box_type of \ramb_bl.ramb36_dp_bl.ram36_bl\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\ramb_bl.ramb36_dp_bl.ram36_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 4) => MIMTXWADDR(10 downto 0),
      ADDRARDADDR(3) => \<const1>\,
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const1>\,
      ADDRBWRADDR(14 downto 4) => MIMTXRADDR(10 downto 0),
      ADDRBWRADDR(3) => \<const1>\,
      ADDRBWRADDR(2) => \<const1>\,
      ADDRBWRADDR(1) => \<const1>\,
      ADDRBWRADDR(0) => \<const1>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28) => \<const0>\,
      DIADI(27) => \<const0>\,
      DIADI(26) => \<const0>\,
      DIADI(25) => \<const0>\,
      DIADI(24) => \<const0>\,
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20) => \<const0>\,
      DIADI(19) => \<const0>\,
      DIADI(18) => \<const0>\,
      DIADI(17) => \<const0>\,
      DIADI(16) => \<const0>\,
      DIADI(15 downto 0) => wdata(15 downto 0),
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27) => \<const0>\,
      DIBDI(26) => \<const0>\,
      DIBDI(25) => \<const0>\,
      DIBDI(24) => \<const0>\,
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20) => \<const0>\,
      DIBDI(19) => \<const0>\,
      DIBDI(18) => \<const0>\,
      DIBDI(17) => \<const0>\,
      DIBDI(16) => \<const0>\,
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12) => \<const0>\,
      DIBDI(11) => \<const0>\,
      DIBDI(10) => \<const0>\,
      DIBDI(9) => \<const0>\,
      DIBDI(8) => \<const0>\,
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4) => \<const0>\,
      DIBDI(3) => \<const0>\,
      DIBDI(2) => \<const0>\,
      DIBDI(1) => \<const0>\,
      DIBDI(0) => \<const0>\,
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1 downto 0) => wdata(17 downto 16),
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31 downto 16) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \n_20_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(14) => \n_21_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(13) => \n_22_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(12) => \n_23_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(11) => \n_24_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(10) => \n_25_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(9) => \n_26_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(8) => \n_27_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(7) => \n_28_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(6) => \n_29_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(5) => \n_30_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(4) => \n_31_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(3) => \n_32_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(2) => \n_33_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(1) => \n_34_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(0) => \n_35_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOBDO(31 downto 16) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 0) => rdata(15 downto 0),
      DOPADOP(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \n_70_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOPADOP(0) => \n_71_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOPBDOP(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1 downto 0) => rdata(17 downto 16),
      ECCPARITY(7 downto 0) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => MIMTXWEN,
      ENBWREN => MIMTXREN,
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_REGCEAREGCE_UNCONNECTED\,
      REGCEB => \<const1>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RSTREGARSTREG_UNCONNECTED\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEA_UNCONNECTED\(3 downto 2),
      WEA(1) => \<const1>\,
      WEA(0) => \<const1>\,
      WEBWE(7 downto 5) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\(7 downto 5),
      WEBWE(4) => \<const0>\,
      WEBWE(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\(3 downto 2),
      WEBWE(1) => \<const0>\,
      WEBWE(0) => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pcieunimacro_BRAM_TDP_MACRO_13 is
  port (
    rdata : out STD_LOGIC_VECTOR ( 17 downto 0 );
    MIMTXWEN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    MIMTXREN : in STD_LOGIC;
    MIMTXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMTXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pcieunimacro_BRAM_TDP_MACRO_13 : entity is "unimacro_BRAM_TDP_MACRO";
end v7_pcieunimacro_BRAM_TDP_MACRO_13;

architecture STRUCTURE of v7_pcieunimacro_BRAM_TDP_MACRO_13 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_20_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_21_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_22_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_23_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_24_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_25_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_26_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_27_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_28_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_29_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_30_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_31_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_32_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_33_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_34_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_35_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_70_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_71_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_REGCEAREGCE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RSTREGARSTREG_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute box_type : string;
  attribute box_type of \ramb_bl.ramb36_dp_bl.ram36_bl\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\ramb_bl.ramb36_dp_bl.ram36_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 4) => MIMTXWADDR(10 downto 0),
      ADDRARDADDR(3) => \<const1>\,
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const1>\,
      ADDRBWRADDR(14 downto 4) => MIMTXRADDR(10 downto 0),
      ADDRBWRADDR(3) => \<const1>\,
      ADDRBWRADDR(2) => \<const1>\,
      ADDRBWRADDR(1) => \<const1>\,
      ADDRBWRADDR(0) => \<const1>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28) => \<const0>\,
      DIADI(27) => \<const0>\,
      DIADI(26) => \<const0>\,
      DIADI(25) => \<const0>\,
      DIADI(24) => \<const0>\,
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20) => \<const0>\,
      DIADI(19) => \<const0>\,
      DIADI(18) => \<const0>\,
      DIADI(17) => \<const0>\,
      DIADI(16) => \<const0>\,
      DIADI(15 downto 0) => wdata(15 downto 0),
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27) => \<const0>\,
      DIBDI(26) => \<const0>\,
      DIBDI(25) => \<const0>\,
      DIBDI(24) => \<const0>\,
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20) => \<const0>\,
      DIBDI(19) => \<const0>\,
      DIBDI(18) => \<const0>\,
      DIBDI(17) => \<const0>\,
      DIBDI(16) => \<const0>\,
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12) => \<const0>\,
      DIBDI(11) => \<const0>\,
      DIBDI(10) => \<const0>\,
      DIBDI(9) => \<const0>\,
      DIBDI(8) => \<const0>\,
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4) => \<const0>\,
      DIBDI(3) => \<const0>\,
      DIBDI(2) => \<const0>\,
      DIBDI(1) => \<const0>\,
      DIBDI(0) => \<const0>\,
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1 downto 0) => wdata(17 downto 16),
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31 downto 16) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \n_20_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(14) => \n_21_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(13) => \n_22_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(12) => \n_23_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(11) => \n_24_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(10) => \n_25_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(9) => \n_26_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(8) => \n_27_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(7) => \n_28_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(6) => \n_29_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(5) => \n_30_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(4) => \n_31_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(3) => \n_32_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(2) => \n_33_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(1) => \n_34_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(0) => \n_35_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOBDO(31 downto 16) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 0) => rdata(15 downto 0),
      DOPADOP(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \n_70_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOPADOP(0) => \n_71_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOPBDOP(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1 downto 0) => rdata(17 downto 16),
      ECCPARITY(7 downto 0) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => MIMTXWEN,
      ENBWREN => MIMTXREN,
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_REGCEAREGCE_UNCONNECTED\,
      REGCEB => \<const1>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RSTREGARSTREG_UNCONNECTED\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEA_UNCONNECTED\(3 downto 2),
      WEA(1) => \<const1>\,
      WEA(0) => \<const1>\,
      WEBWE(7 downto 5) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\(7 downto 5),
      WEBWE(4) => \<const0>\,
      WEBWE(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\(3 downto 2),
      WEBWE(1) => \<const0>\,
      WEBWE(0) => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pcieunimacro_BRAM_TDP_MACRO_14 is
  port (
    rdata : out STD_LOGIC_VECTOR ( 17 downto 0 );
    MIMTXWEN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    MIMTXREN : in STD_LOGIC;
    MIMTXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMTXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pcieunimacro_BRAM_TDP_MACRO_14 : entity is "unimacro_BRAM_TDP_MACRO";
end v7_pcieunimacro_BRAM_TDP_MACRO_14;

architecture STRUCTURE of v7_pcieunimacro_BRAM_TDP_MACRO_14 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_20_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_21_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_22_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_23_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_24_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_25_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_26_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_27_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_28_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_29_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_30_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_31_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_32_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_33_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_34_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_35_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_70_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_71_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_REGCEAREGCE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RSTREGARSTREG_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute box_type : string;
  attribute box_type of \ramb_bl.ramb36_dp_bl.ram36_bl\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\ramb_bl.ramb36_dp_bl.ram36_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 4) => MIMTXWADDR(10 downto 0),
      ADDRARDADDR(3) => \<const1>\,
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const1>\,
      ADDRBWRADDR(14 downto 4) => MIMTXRADDR(10 downto 0),
      ADDRBWRADDR(3) => \<const1>\,
      ADDRBWRADDR(2) => \<const1>\,
      ADDRBWRADDR(1) => \<const1>\,
      ADDRBWRADDR(0) => \<const1>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28) => \<const0>\,
      DIADI(27) => \<const0>\,
      DIADI(26) => \<const0>\,
      DIADI(25) => \<const0>\,
      DIADI(24) => \<const0>\,
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20) => \<const0>\,
      DIADI(19) => \<const0>\,
      DIADI(18) => \<const0>\,
      DIADI(17) => \<const0>\,
      DIADI(16) => \<const0>\,
      DIADI(15 downto 0) => wdata(15 downto 0),
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27) => \<const0>\,
      DIBDI(26) => \<const0>\,
      DIBDI(25) => \<const0>\,
      DIBDI(24) => \<const0>\,
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20) => \<const0>\,
      DIBDI(19) => \<const0>\,
      DIBDI(18) => \<const0>\,
      DIBDI(17) => \<const0>\,
      DIBDI(16) => \<const0>\,
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12) => \<const0>\,
      DIBDI(11) => \<const0>\,
      DIBDI(10) => \<const0>\,
      DIBDI(9) => \<const0>\,
      DIBDI(8) => \<const0>\,
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4) => \<const0>\,
      DIBDI(3) => \<const0>\,
      DIBDI(2) => \<const0>\,
      DIBDI(1) => \<const0>\,
      DIBDI(0) => \<const0>\,
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1 downto 0) => wdata(17 downto 16),
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31 downto 16) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \n_20_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(14) => \n_21_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(13) => \n_22_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(12) => \n_23_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(11) => \n_24_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(10) => \n_25_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(9) => \n_26_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(8) => \n_27_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(7) => \n_28_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(6) => \n_29_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(5) => \n_30_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(4) => \n_31_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(3) => \n_32_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(2) => \n_33_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(1) => \n_34_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(0) => \n_35_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOBDO(31 downto 16) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 0) => rdata(15 downto 0),
      DOPADOP(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \n_70_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOPADOP(0) => \n_71_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOPBDOP(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1 downto 0) => rdata(17 downto 16),
      ECCPARITY(7 downto 0) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => MIMTXWEN,
      ENBWREN => MIMTXREN,
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_REGCEAREGCE_UNCONNECTED\,
      REGCEB => \<const1>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RSTREGARSTREG_UNCONNECTED\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEA_UNCONNECTED\(3 downto 2),
      WEA(1) => \<const1>\,
      WEA(0) => \<const1>\,
      WEBWE(7 downto 5) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\(7 downto 5),
      WEBWE(4) => \<const0>\,
      WEBWE(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\(3 downto 2),
      WEBWE(1) => \<const0>\,
      WEBWE(0) => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pcieunimacro_BRAM_TDP_MACRO_4 is
  port (
    O1 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    MIMRXWEN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    MIMRXREN : in STD_LOGIC;
    MIMRXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMRXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pcieunimacro_BRAM_TDP_MACRO_4 : entity is "unimacro_BRAM_TDP_MACRO";
end v7_pcieunimacro_BRAM_TDP_MACRO_4;

architecture STRUCTURE of v7_pcieunimacro_BRAM_TDP_MACRO_4 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_20_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_21_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_22_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_23_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_24_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_25_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_26_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_27_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_28_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_29_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_30_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_31_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_32_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_33_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_34_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_35_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_70_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_71_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_REGCEAREGCE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RSTREGARSTREG_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute box_type : string;
  attribute box_type of \ramb_bl.ramb36_dp_bl.ram36_bl\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\ramb_bl.ramb36_dp_bl.ram36_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 4) => MIMRXWADDR(10 downto 0),
      ADDRARDADDR(3) => \<const1>\,
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const1>\,
      ADDRBWRADDR(14 downto 4) => MIMRXRADDR(10 downto 0),
      ADDRBWRADDR(3) => \<const1>\,
      ADDRBWRADDR(2) => \<const1>\,
      ADDRBWRADDR(1) => \<const1>\,
      ADDRBWRADDR(0) => \<const1>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28) => \<const0>\,
      DIADI(27) => \<const0>\,
      DIADI(26) => \<const0>\,
      DIADI(25) => \<const0>\,
      DIADI(24) => \<const0>\,
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20) => \<const0>\,
      DIADI(19) => \<const0>\,
      DIADI(18) => \<const0>\,
      DIADI(17) => \<const0>\,
      DIADI(16) => \<const0>\,
      DIADI(15 downto 0) => I1(15 downto 0),
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27) => \<const0>\,
      DIBDI(26) => \<const0>\,
      DIBDI(25) => \<const0>\,
      DIBDI(24) => \<const0>\,
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20) => \<const0>\,
      DIBDI(19) => \<const0>\,
      DIBDI(18) => \<const0>\,
      DIBDI(17) => \<const0>\,
      DIBDI(16) => \<const0>\,
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12) => \<const0>\,
      DIBDI(11) => \<const0>\,
      DIBDI(10) => \<const0>\,
      DIBDI(9) => \<const0>\,
      DIBDI(8) => \<const0>\,
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4) => \<const0>\,
      DIBDI(3) => \<const0>\,
      DIBDI(2) => \<const0>\,
      DIBDI(1) => \<const0>\,
      DIBDI(0) => \<const0>\,
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1 downto 0) => I1(17 downto 16),
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31 downto 16) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \n_20_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(14) => \n_21_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(13) => \n_22_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(12) => \n_23_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(11) => \n_24_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(10) => \n_25_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(9) => \n_26_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(8) => \n_27_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(7) => \n_28_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(6) => \n_29_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(5) => \n_30_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(4) => \n_31_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(3) => \n_32_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(2) => \n_33_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(1) => \n_34_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(0) => \n_35_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOBDO(31 downto 16) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 0) => O1(15 downto 0),
      DOPADOP(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \n_70_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOPADOP(0) => \n_71_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOPBDOP(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1 downto 0) => O1(17 downto 16),
      ECCPARITY(7 downto 0) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => MIMRXWEN,
      ENBWREN => MIMRXREN,
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_REGCEAREGCE_UNCONNECTED\,
      REGCEB => \<const1>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RSTREGARSTREG_UNCONNECTED\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEA_UNCONNECTED\(3 downto 2),
      WEA(1) => \<const1>\,
      WEA(0) => \<const1>\,
      WEBWE(7 downto 5) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\(7 downto 5),
      WEBWE(4) => \<const0>\,
      WEBWE(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\(3 downto 2),
      WEBWE(1) => \<const0>\,
      WEBWE(0) => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pcieunimacro_BRAM_TDP_MACRO_5 is
  port (
    O1 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    MIMRXWEN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    MIMRXREN : in STD_LOGIC;
    MIMRXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMRXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pcieunimacro_BRAM_TDP_MACRO_5 : entity is "unimacro_BRAM_TDP_MACRO";
end v7_pcieunimacro_BRAM_TDP_MACRO_5;

architecture STRUCTURE of v7_pcieunimacro_BRAM_TDP_MACRO_5 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_20_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_21_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_22_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_23_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_24_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_25_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_26_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_27_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_28_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_29_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_30_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_31_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_32_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_33_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_34_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_35_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_70_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_71_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_REGCEAREGCE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RSTREGARSTREG_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute box_type : string;
  attribute box_type of \ramb_bl.ramb36_dp_bl.ram36_bl\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\ramb_bl.ramb36_dp_bl.ram36_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 4) => MIMRXWADDR(10 downto 0),
      ADDRARDADDR(3) => \<const1>\,
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const1>\,
      ADDRBWRADDR(14 downto 4) => MIMRXRADDR(10 downto 0),
      ADDRBWRADDR(3) => \<const1>\,
      ADDRBWRADDR(2) => \<const1>\,
      ADDRBWRADDR(1) => \<const1>\,
      ADDRBWRADDR(0) => \<const1>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28) => \<const0>\,
      DIADI(27) => \<const0>\,
      DIADI(26) => \<const0>\,
      DIADI(25) => \<const0>\,
      DIADI(24) => \<const0>\,
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20) => \<const0>\,
      DIADI(19) => \<const0>\,
      DIADI(18) => \<const0>\,
      DIADI(17) => \<const0>\,
      DIADI(16) => \<const0>\,
      DIADI(15 downto 0) => I1(15 downto 0),
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27) => \<const0>\,
      DIBDI(26) => \<const0>\,
      DIBDI(25) => \<const0>\,
      DIBDI(24) => \<const0>\,
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20) => \<const0>\,
      DIBDI(19) => \<const0>\,
      DIBDI(18) => \<const0>\,
      DIBDI(17) => \<const0>\,
      DIBDI(16) => \<const0>\,
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12) => \<const0>\,
      DIBDI(11) => \<const0>\,
      DIBDI(10) => \<const0>\,
      DIBDI(9) => \<const0>\,
      DIBDI(8) => \<const0>\,
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4) => \<const0>\,
      DIBDI(3) => \<const0>\,
      DIBDI(2) => \<const0>\,
      DIBDI(1) => \<const0>\,
      DIBDI(0) => \<const0>\,
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1 downto 0) => I1(17 downto 16),
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31 downto 16) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \n_20_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(14) => \n_21_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(13) => \n_22_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(12) => \n_23_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(11) => \n_24_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(10) => \n_25_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(9) => \n_26_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(8) => \n_27_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(7) => \n_28_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(6) => \n_29_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(5) => \n_30_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(4) => \n_31_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(3) => \n_32_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(2) => \n_33_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(1) => \n_34_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(0) => \n_35_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOBDO(31 downto 16) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 0) => O1(15 downto 0),
      DOPADOP(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \n_70_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOPADOP(0) => \n_71_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOPBDOP(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1 downto 0) => O1(17 downto 16),
      ECCPARITY(7 downto 0) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => MIMRXWEN,
      ENBWREN => MIMRXREN,
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_REGCEAREGCE_UNCONNECTED\,
      REGCEB => \<const1>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RSTREGARSTREG_UNCONNECTED\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEA_UNCONNECTED\(3 downto 2),
      WEA(1) => \<const1>\,
      WEA(0) => \<const1>\,
      WEBWE(7 downto 5) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\(7 downto 5),
      WEBWE(4) => \<const0>\,
      WEBWE(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\(3 downto 2),
      WEBWE(1) => \<const0>\,
      WEBWE(0) => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pcieunimacro_BRAM_TDP_MACRO_6 is
  port (
    O1 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    MIMRXWEN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    MIMRXREN : in STD_LOGIC;
    MIMRXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMRXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pcieunimacro_BRAM_TDP_MACRO_6 : entity is "unimacro_BRAM_TDP_MACRO";
end v7_pcieunimacro_BRAM_TDP_MACRO_6;

architecture STRUCTURE of v7_pcieunimacro_BRAM_TDP_MACRO_6 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_20_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_21_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_22_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_23_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_24_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_25_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_26_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_27_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_28_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_29_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_30_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_31_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_32_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_33_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_34_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_35_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_70_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \n_71_ramb_bl.ramb36_dp_bl.ram36_bl\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_REGCEAREGCE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RSTREGARSTREG_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute box_type : string;
  attribute box_type of \ramb_bl.ramb36_dp_bl.ram36_bl\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\ramb_bl.ramb36_dp_bl.ram36_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
    port map (
      ADDRARDADDR(15) => \<const1>\,
      ADDRARDADDR(14 downto 4) => MIMRXWADDR(10 downto 0),
      ADDRARDADDR(3) => \<const1>\,
      ADDRARDADDR(2) => \<const1>\,
      ADDRARDADDR(1) => \<const1>\,
      ADDRARDADDR(0) => \<const1>\,
      ADDRBWRADDR(15) => \<const1>\,
      ADDRBWRADDR(14 downto 4) => MIMRXRADDR(10 downto 0),
      ADDRBWRADDR(3) => \<const1>\,
      ADDRBWRADDR(2) => \<const1>\,
      ADDRBWRADDR(1) => \<const1>\,
      ADDRBWRADDR(0) => \<const1>\,
      CASCADEINA => \<const0>\,
      CASCADEINB => \<const0>\,
      CASCADEOUTA => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => CLK,
      CLKBWRCLK => CLK,
      DBITERR => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DBITERR_UNCONNECTED\,
      DIADI(31) => \<const0>\,
      DIADI(30) => \<const0>\,
      DIADI(29) => \<const0>\,
      DIADI(28) => \<const0>\,
      DIADI(27) => \<const0>\,
      DIADI(26) => \<const0>\,
      DIADI(25) => \<const0>\,
      DIADI(24) => \<const0>\,
      DIADI(23) => \<const0>\,
      DIADI(22) => \<const0>\,
      DIADI(21) => \<const0>\,
      DIADI(20) => \<const0>\,
      DIADI(19) => \<const0>\,
      DIADI(18) => \<const0>\,
      DIADI(17) => \<const0>\,
      DIADI(16) => \<const0>\,
      DIADI(15 downto 0) => I1(15 downto 0),
      DIBDI(31) => \<const0>\,
      DIBDI(30) => \<const0>\,
      DIBDI(29) => \<const0>\,
      DIBDI(28) => \<const0>\,
      DIBDI(27) => \<const0>\,
      DIBDI(26) => \<const0>\,
      DIBDI(25) => \<const0>\,
      DIBDI(24) => \<const0>\,
      DIBDI(23) => \<const0>\,
      DIBDI(22) => \<const0>\,
      DIBDI(21) => \<const0>\,
      DIBDI(20) => \<const0>\,
      DIBDI(19) => \<const0>\,
      DIBDI(18) => \<const0>\,
      DIBDI(17) => \<const0>\,
      DIBDI(16) => \<const0>\,
      DIBDI(15) => \<const0>\,
      DIBDI(14) => \<const0>\,
      DIBDI(13) => \<const0>\,
      DIBDI(12) => \<const0>\,
      DIBDI(11) => \<const0>\,
      DIBDI(10) => \<const0>\,
      DIBDI(9) => \<const0>\,
      DIBDI(8) => \<const0>\,
      DIBDI(7) => \<const0>\,
      DIBDI(6) => \<const0>\,
      DIBDI(5) => \<const0>\,
      DIBDI(4) => \<const0>\,
      DIBDI(3) => \<const0>\,
      DIBDI(2) => \<const0>\,
      DIBDI(1) => \<const0>\,
      DIBDI(0) => \<const0>\,
      DIPADIP(3) => \<const0>\,
      DIPADIP(2) => \<const0>\,
      DIPADIP(1 downto 0) => I1(17 downto 16),
      DIPBDIP(3) => \<const0>\,
      DIPBDIP(2) => \<const0>\,
      DIPBDIP(1) => \<const0>\,
      DIPBDIP(0) => \<const0>\,
      DOADO(31 downto 16) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \n_20_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(14) => \n_21_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(13) => \n_22_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(12) => \n_23_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(11) => \n_24_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(10) => \n_25_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(9) => \n_26_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(8) => \n_27_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(7) => \n_28_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(6) => \n_29_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(5) => \n_30_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(4) => \n_31_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(3) => \n_32_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(2) => \n_33_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(1) => \n_34_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOADO(0) => \n_35_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOBDO(31 downto 16) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15 downto 0) => O1(15 downto 0),
      DOPADOP(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \n_70_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOPADOP(0) => \n_71_ramb_bl.ramb36_dp_bl.ram36_bl\,
      DOPBDOP(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1 downto 0) => O1(17 downto 16),
      ECCPARITY(7 downto 0) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => MIMRXWEN,
      ENBWREN => MIMRXREN,
      INJECTDBITERR => \<const0>\,
      INJECTSBITERR => \<const0>\,
      RDADDRECC(8 downto 0) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_REGCEAREGCE_UNCONNECTED\,
      REGCEB => \<const1>\,
      RSTRAMARSTRAM => \<const0>\,
      RSTRAMB => \<const0>\,
      RSTREGARSTREG => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_RSTREGARSTREG_UNCONNECTED\,
      RSTREGB => \<const0>\,
      SBITERR => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEA_UNCONNECTED\(3 downto 2),
      WEA(1) => \<const1>\,
      WEA(0) => \<const1>\,
      WEBWE(7 downto 5) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\(7 downto 5),
      WEBWE(4) => \<const0>\,
      WEBWE(3 downto 2) => \NLW_ramb_bl.ramb36_dp_bl.ram36_bl_WEBWE_UNCONNECTED\(3 downto 2),
      WEBWE(1) => \<const0>\,
      WEBWE(0) => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_axi_basic_rx_null_gen is
  port (
    cur_state : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    new_pkt_len : out STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    next_state : in STD_LOGIC;
    CLK : in STD_LOGIC;
    null_mux_sel : in STD_LOGIC;
    m_axis_rx_tready : in STD_LOGIC;
    packet_overhead : in STD_LOGIC_VECTOR ( 1 downto 0 );
    payload_len : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end v7_pciev7_pcie_axi_basic_rx_null_gen;

architecture STRUCTURE of v7_pciev7_pcie_axi_basic_rx_null_gen is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o5\ : STD_LOGIC;
  signal \^cur_state\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter[11]_i_10\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter[11]_i_11\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter[11]_i_4\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter[11]_i_5\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter[11]_i_6\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter[11]_i_7\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter[11]_i_8\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter[11]_i_9\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter[3]_i_12\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter[3]_i_13\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter[3]_i_4\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter[3]_i_5\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter[3]_i_6\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter[3]_i_7\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter[7]_i_4\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter[7]_i_5\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter[7]_i_6\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter[7]_i_7\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter_reg[3]_i_3\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_reg_pkt_len_counter_reg[7]_i_3\ : STD_LOGIC;
  signal \n_0_reg_tkeep[7]_i_10\ : STD_LOGIC;
  signal \n_0_reg_tkeep[7]_i_11\ : STD_LOGIC;
  signal \n_0_reg_tkeep[7]_i_12\ : STD_LOGIC;
  signal \n_0_reg_tkeep[7]_i_13\ : STD_LOGIC;
  signal \n_0_reg_tkeep[7]_i_6\ : STD_LOGIC;
  signal \n_0_reg_tkeep[7]_i_7\ : STD_LOGIC;
  signal \n_0_reg_tkeep[7]_i_8\ : STD_LOGIC;
  signal \n_0_reg_tkeep[7]_i_9\ : STD_LOGIC;
  signal \n_1_reg_pkt_len_counter_reg[11]_i_3\ : STD_LOGIC;
  signal \n_1_reg_pkt_len_counter_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_reg_pkt_len_counter_reg[3]_i_3\ : STD_LOGIC;
  signal \n_1_reg_pkt_len_counter_reg[7]_i_2\ : STD_LOGIC;
  signal \n_1_reg_pkt_len_counter_reg[7]_i_3\ : STD_LOGIC;
  signal \n_2_reg_pkt_len_counter_reg[10]_i_2\ : STD_LOGIC;
  signal \n_2_reg_pkt_len_counter_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_reg_pkt_len_counter_reg[11]_i_3\ : STD_LOGIC;
  signal \n_2_reg_pkt_len_counter_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_reg_pkt_len_counter_reg[3]_i_3\ : STD_LOGIC;
  signal \n_2_reg_pkt_len_counter_reg[7]_i_2\ : STD_LOGIC;
  signal \n_2_reg_pkt_len_counter_reg[7]_i_3\ : STD_LOGIC;
  signal \n_2_reg_tkeep_reg[7]_i_2\ : STD_LOGIC;
  signal \n_3_reg_pkt_len_counter_reg[10]_i_2\ : STD_LOGIC;
  signal \n_3_reg_pkt_len_counter_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_reg_pkt_len_counter_reg[11]_i_3\ : STD_LOGIC;
  signal \n_3_reg_pkt_len_counter_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_reg_pkt_len_counter_reg[3]_i_3\ : STD_LOGIC;
  signal \n_3_reg_pkt_len_counter_reg[7]_i_2\ : STD_LOGIC;
  signal \n_3_reg_pkt_len_counter_reg[7]_i_3\ : STD_LOGIC;
  signal \n_3_reg_tkeep_reg[7]_i_2\ : STD_LOGIC;
  signal \n_4_reg_pkt_len_counter_reg[3]_i_3\ : STD_LOGIC;
  signal \n_4_reg_pkt_len_counter_reg[7]_i_3\ : STD_LOGIC;
  signal \n_5_reg_pkt_len_counter_reg[10]_i_2\ : STD_LOGIC;
  signal \n_5_reg_pkt_len_counter_reg[3]_i_3\ : STD_LOGIC;
  signal \n_5_reg_pkt_len_counter_reg[7]_i_3\ : STD_LOGIC;
  signal \n_6_reg_pkt_len_counter_reg[10]_i_2\ : STD_LOGIC;
  signal \n_6_reg_pkt_len_counter_reg[3]_i_3\ : STD_LOGIC;
  signal \n_6_reg_pkt_len_counter_reg[7]_i_3\ : STD_LOGIC;
  signal \n_7_reg_pkt_len_counter_reg[10]_i_2\ : STD_LOGIC;
  signal \n_7_reg_pkt_len_counter_reg[3]_i_3\ : STD_LOGIC;
  signal \^new_pkt_len\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pkt_len_counter : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal pkt_len_counter_dec : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal reg_pkt_len_counter : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_reg_pkt_len_counter_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_reg_pkt_len_counter_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_reg_pkt_len_counter_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_reg_pkt_len_counter_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reg_pkt_len_counter_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_reg_tkeep_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_reg_tkeep_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_rx_tuser_xhdl1[21]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \m_axis_rx_tuser_xhdl1[21]_i_4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \m_axis_rx_tuser_xhdl1[21]_i_7\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \m_axis_rx_tuser_xhdl1[21]_i_8\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \reg_pkt_len_counter[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \reg_pkt_len_counter[1]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \reg_pkt_len_counter[2]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \reg_pkt_len_counter[3]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \reg_pkt_len_counter[4]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \reg_pkt_len_counter[5]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \reg_pkt_len_counter[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \reg_pkt_len_counter[7]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \reg_pkt_len_counter[8]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \reg_pkt_len_counter[9]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \reg_tkeep[7]_i_12\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \reg_tkeep[7]_i_13\ : label is "soft_lutpair136";
begin
  CO(0) <= \^co\(0);
  O2(3 downto 0) <= \^o2\(3 downto 0);
  O5 <= \^o5\;
  cur_state <= \^cur_state\;
  new_pkt_len(0) <= \^new_pkt_len\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
cur_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => next_state,
      Q => \^cur_state\,
      R => SR(0)
    );
\m_axis_rx_tuser_xhdl1[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => \n_0_reg_tkeep[7]_i_11\,
      I1 => \n_0_reg_tkeep[7]_i_10\,
      I2 => null_mux_sel,
      I3 => \^o2\(1),
      I4 => \^o2\(0),
      O => O1
    );
\m_axis_rx_tuser_xhdl1[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => \^o2\(0),
      I1 => \^o2\(1),
      I2 => null_mux_sel,
      O => O7
    );
\m_axis_rx_tuser_xhdl1[21]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => pkt_len_counter_dec(4),
      I1 => m_axis_rx_tready,
      I2 => reg_pkt_len_counter(4),
      O => O8
    );
\m_axis_rx_tuser_xhdl1[21]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
    port map (
      I0 => m_axis_rx_tready,
      I1 => \^co\(0),
      I2 => \^cur_state\,
      O => \^o5\
    );
\m_axis_rx_tuser_xhdl1[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCACFFFF0CAC0000"
    )
    port map (
      I0 => pkt_len_counter_dec(8),
      I1 => reg_pkt_len_counter(8),
      I2 => m_axis_rx_tready,
      I3 => \^co\(0),
      I4 => \^cur_state\,
      I5 => \n_7_reg_pkt_len_counter_reg[10]_i_2\,
      O => O4
    );
\reg_pkt_len_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCACFFFF0CAC0000"
    )
    port map (
      I0 => pkt_len_counter_dec(0),
      I1 => reg_pkt_len_counter(0),
      I2 => m_axis_rx_tready,
      I3 => \^co\(0),
      I4 => \^cur_state\,
      I5 => \n_7_reg_pkt_len_counter_reg[3]_i_3\,
      O => \^o2\(0)
    );
\reg_pkt_len_counter[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCACFFFF0CAC0000"
    )
    port map (
      I0 => pkt_len_counter_dec(10),
      I1 => reg_pkt_len_counter(10),
      I2 => m_axis_rx_tready,
      I3 => \^co\(0),
      I4 => \^cur_state\,
      I5 => \n_5_reg_pkt_len_counter_reg[10]_i_2\,
      O => pkt_len_counter(10)
    );
\reg_pkt_len_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A000A0"
    )
    port map (
      I0 => \^cur_state\,
      I1 => \^co\(0),
      I2 => reg_pkt_len_counter(11),
      I3 => m_axis_rx_tready,
      I4 => pkt_len_counter_dec(11),
      O => \^o2\(3)
    );
\reg_pkt_len_counter[11]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => reg_pkt_len_counter(9),
      O => \n_0_reg_pkt_len_counter[11]_i_10\
    );
\reg_pkt_len_counter[11]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => reg_pkt_len_counter(8),
      O => \n_0_reg_pkt_len_counter[11]_i_11\
    );
\reg_pkt_len_counter[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => reg_pkt_len_counter(4),
      I1 => reg_pkt_len_counter(1),
      I2 => reg_pkt_len_counter(3),
      I3 => reg_pkt_len_counter(2),
      O => \n_0_reg_pkt_len_counter[11]_i_4\
    );
\reg_pkt_len_counter[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => reg_pkt_len_counter(11),
      I1 => reg_pkt_len_counter(10),
      O => \n_0_reg_pkt_len_counter[11]_i_5\
    );
\reg_pkt_len_counter[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => reg_pkt_len_counter(9),
      I1 => reg_pkt_len_counter(7),
      I2 => reg_pkt_len_counter(5),
      I3 => reg_pkt_len_counter(8),
      I4 => reg_pkt_len_counter(6),
      O => \n_0_reg_pkt_len_counter[11]_i_6\
    );
\reg_pkt_len_counter[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => reg_pkt_len_counter(4),
      I1 => reg_pkt_len_counter(2),
      I2 => reg_pkt_len_counter(0),
      I3 => reg_pkt_len_counter(3),
      I4 => reg_pkt_len_counter(1),
      O => \n_0_reg_pkt_len_counter[11]_i_7\
    );
\reg_pkt_len_counter[11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => reg_pkt_len_counter(11),
      O => \n_0_reg_pkt_len_counter[11]_i_8\
    );
\reg_pkt_len_counter[11]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => reg_pkt_len_counter(10),
      O => \n_0_reg_pkt_len_counter[11]_i_9\
    );
\reg_pkt_len_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCACFFFF0CAC0000"
    )
    port map (
      I0 => pkt_len_counter_dec(1),
      I1 => reg_pkt_len_counter(1),
      I2 => m_axis_rx_tready,
      I3 => \^co\(0),
      I4 => \^cur_state\,
      I5 => \n_6_reg_pkt_len_counter_reg[3]_i_3\,
      O => \^o2\(1)
    );
\reg_pkt_len_counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCACFFFF0CAC0000"
    )
    port map (
      I0 => pkt_len_counter_dec(2),
      I1 => reg_pkt_len_counter(2),
      I2 => m_axis_rx_tready,
      I3 => \^co\(0),
      I4 => \^cur_state\,
      I5 => \n_5_reg_pkt_len_counter_reg[3]_i_3\,
      O => \^o2\(2)
    );
\reg_pkt_len_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCACFFFF0CAC0000"
    )
    port map (
      I0 => pkt_len_counter_dec(3),
      I1 => reg_pkt_len_counter(3),
      I2 => m_axis_rx_tready,
      I3 => \^co\(0),
      I4 => \^cur_state\,
      I5 => \n_4_reg_pkt_len_counter_reg[3]_i_3\,
      O => pkt_len_counter(3)
    );
\reg_pkt_len_counter[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EEE"
    )
    port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(4),
      O => \n_0_reg_pkt_len_counter[3]_i_12\
    );
\reg_pkt_len_counter[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
    port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(0),
      O => \n_0_reg_pkt_len_counter[3]_i_13\
    );
\reg_pkt_len_counter[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => reg_pkt_len_counter(3),
      O => \n_0_reg_pkt_len_counter[3]_i_4\
    );
\reg_pkt_len_counter[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => reg_pkt_len_counter(2),
      O => \n_0_reg_pkt_len_counter[3]_i_5\
    );
\reg_pkt_len_counter[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => reg_pkt_len_counter(1),
      O => \n_0_reg_pkt_len_counter[3]_i_6\
    );
\reg_pkt_len_counter[3]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => reg_pkt_len_counter(0),
      O => \n_0_reg_pkt_len_counter[3]_i_7\
    );
\reg_pkt_len_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCACFFFF0CAC0000"
    )
    port map (
      I0 => pkt_len_counter_dec(4),
      I1 => reg_pkt_len_counter(4),
      I2 => m_axis_rx_tready,
      I3 => \^co\(0),
      I4 => \^cur_state\,
      I5 => \^new_pkt_len\(0),
      O => pkt_len_counter(4)
    );
\reg_pkt_len_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCACFFFF0CAC0000"
    )
    port map (
      I0 => pkt_len_counter_dec(5),
      I1 => reg_pkt_len_counter(5),
      I2 => m_axis_rx_tready,
      I3 => \^co\(0),
      I4 => \^cur_state\,
      I5 => \n_6_reg_pkt_len_counter_reg[7]_i_3\,
      O => pkt_len_counter(5)
    );
\reg_pkt_len_counter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCACFFFF0CAC0000"
    )
    port map (
      I0 => pkt_len_counter_dec(6),
      I1 => reg_pkt_len_counter(6),
      I2 => m_axis_rx_tready,
      I3 => \^co\(0),
      I4 => \^cur_state\,
      I5 => \n_5_reg_pkt_len_counter_reg[7]_i_3\,
      O => pkt_len_counter(6)
    );
\reg_pkt_len_counter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCACFFFF0CAC0000"
    )
    port map (
      I0 => pkt_len_counter_dec(7),
      I1 => reg_pkt_len_counter(7),
      I2 => m_axis_rx_tready,
      I3 => \^co\(0),
      I4 => \^cur_state\,
      I5 => \n_4_reg_pkt_len_counter_reg[7]_i_3\,
      O => pkt_len_counter(7)
    );
\reg_pkt_len_counter[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => reg_pkt_len_counter(7),
      O => \n_0_reg_pkt_len_counter[7]_i_4\
    );
\reg_pkt_len_counter[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => reg_pkt_len_counter(6),
      O => \n_0_reg_pkt_len_counter[7]_i_5\
    );
\reg_pkt_len_counter[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => reg_pkt_len_counter(5),
      O => \n_0_reg_pkt_len_counter[7]_i_6\
    );
\reg_pkt_len_counter[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => reg_pkt_len_counter(4),
      O => \n_0_reg_pkt_len_counter[7]_i_7\
    );
\reg_pkt_len_counter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCACFFFF0CAC0000"
    )
    port map (
      I0 => pkt_len_counter_dec(8),
      I1 => reg_pkt_len_counter(8),
      I2 => m_axis_rx_tready,
      I3 => \^co\(0),
      I4 => \^cur_state\,
      I5 => \n_7_reg_pkt_len_counter_reg[10]_i_2\,
      O => pkt_len_counter(8)
    );
\reg_pkt_len_counter[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCACFFFF0CAC0000"
    )
    port map (
      I0 => pkt_len_counter_dec(9),
      I1 => reg_pkt_len_counter(9),
      I2 => m_axis_rx_tready,
      I3 => \^co\(0),
      I4 => \^cur_state\,
      I5 => \n_6_reg_pkt_len_counter_reg[10]_i_2\,
      O => pkt_len_counter(9)
    );
\reg_pkt_len_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \^o2\(0),
      Q => reg_pkt_len_counter(0),
      R => SR(0)
    );
\reg_pkt_len_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => pkt_len_counter(10),
      Q => reg_pkt_len_counter(10),
      R => SR(0)
    );
\reg_pkt_len_counter_reg[10]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_reg_pkt_len_counter_reg[7]_i_3\,
      CO(3 downto 2) => \NLW_reg_pkt_len_counter_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_reg_pkt_len_counter_reg[10]_i_2\,
      CO(0) => \n_3_reg_pkt_len_counter_reg[10]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \NLW_reg_pkt_len_counter_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \n_5_reg_pkt_len_counter_reg[10]_i_2\,
      O(1) => \n_6_reg_pkt_len_counter_reg[10]_i_2\,
      O(0) => \n_7_reg_pkt_len_counter_reg[10]_i_2\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1 downto 0) => payload_len(7 downto 6)
    );
\reg_pkt_len_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \^o2\(3),
      Q => reg_pkt_len_counter(11),
      R => SR(0)
    );
\reg_pkt_len_counter_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \NLW_reg_pkt_len_counter_reg[11]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \n_2_reg_pkt_len_counter_reg[11]_i_2\,
      CO(0) => \n_3_reg_pkt_len_counter_reg[11]_i_2\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \n_0_reg_pkt_len_counter[11]_i_4\,
      O(3 downto 0) => \NLW_reg_pkt_len_counter_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \n_0_reg_pkt_len_counter[11]_i_5\,
      S(1) => \n_0_reg_pkt_len_counter[11]_i_6\,
      S(0) => \n_0_reg_pkt_len_counter[11]_i_7\
    );
\reg_pkt_len_counter_reg[11]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_reg_pkt_len_counter_reg[7]_i_2\,
      CO(3) => \NLW_reg_pkt_len_counter_reg[11]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \n_1_reg_pkt_len_counter_reg[11]_i_3\,
      CO(1) => \n_2_reg_pkt_len_counter_reg[11]_i_3\,
      CO(0) => \n_3_reg_pkt_len_counter_reg[11]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2 downto 0) => reg_pkt_len_counter(10 downto 8),
      O(3 downto 0) => pkt_len_counter_dec(11 downto 8),
      S(3) => \n_0_reg_pkt_len_counter[11]_i_8\,
      S(2) => \n_0_reg_pkt_len_counter[11]_i_9\,
      S(1) => \n_0_reg_pkt_len_counter[11]_i_10\,
      S(0) => \n_0_reg_pkt_len_counter[11]_i_11\
    );
\reg_pkt_len_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \^o2\(1),
      Q => reg_pkt_len_counter(1),
      R => SR(0)
    );
\reg_pkt_len_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \^o2\(2),
      Q => reg_pkt_len_counter(2),
      R => SR(0)
    );
\reg_pkt_len_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => pkt_len_counter(3),
      Q => reg_pkt_len_counter(3),
      R => SR(0)
    );
\reg_pkt_len_counter_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_reg_pkt_len_counter_reg[3]_i_2\,
      CO(2) => \n_1_reg_pkt_len_counter_reg[3]_i_2\,
      CO(1) => \n_2_reg_pkt_len_counter_reg[3]_i_2\,
      CO(0) => \n_3_reg_pkt_len_counter_reg[3]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 1) => reg_pkt_len_counter(3 downto 1),
      DI(0) => \<const0>\,
      O(3 downto 0) => pkt_len_counter_dec(3 downto 0),
      S(3) => \n_0_reg_pkt_len_counter[3]_i_4\,
      S(2) => \n_0_reg_pkt_len_counter[3]_i_5\,
      S(1) => \n_0_reg_pkt_len_counter[3]_i_6\,
      S(0) => \n_0_reg_pkt_len_counter[3]_i_7\
    );
\reg_pkt_len_counter_reg[3]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_reg_pkt_len_counter_reg[3]_i_3\,
      CO(2) => \n_1_reg_pkt_len_counter_reg[3]_i_3\,
      CO(1) => \n_2_reg_pkt_len_counter_reg[3]_i_3\,
      CO(0) => \n_3_reg_pkt_len_counter_reg[3]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1 downto 0) => packet_overhead(1 downto 0),
      O(3) => \n_4_reg_pkt_len_counter_reg[3]_i_3\,
      O(2) => \n_5_reg_pkt_len_counter_reg[3]_i_3\,
      O(1) => \n_6_reg_pkt_len_counter_reg[3]_i_3\,
      O(0) => \n_7_reg_pkt_len_counter_reg[3]_i_3\,
      S(3 downto 2) => payload_len(1 downto 0),
      S(1) => \n_0_reg_pkt_len_counter[3]_i_12\,
      S(0) => \n_0_reg_pkt_len_counter[3]_i_13\
    );
\reg_pkt_len_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => pkt_len_counter(4),
      Q => reg_pkt_len_counter(4),
      R => SR(0)
    );
\reg_pkt_len_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => pkt_len_counter(5),
      Q => reg_pkt_len_counter(5),
      R => SR(0)
    );
\reg_pkt_len_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => pkt_len_counter(6),
      Q => reg_pkt_len_counter(6),
      R => SR(0)
    );
\reg_pkt_len_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => pkt_len_counter(7),
      Q => reg_pkt_len_counter(7),
      R => SR(0)
    );
\reg_pkt_len_counter_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_reg_pkt_len_counter_reg[3]_i_2\,
      CO(3) => \n_0_reg_pkt_len_counter_reg[7]_i_2\,
      CO(2) => \n_1_reg_pkt_len_counter_reg[7]_i_2\,
      CO(1) => \n_2_reg_pkt_len_counter_reg[7]_i_2\,
      CO(0) => \n_3_reg_pkt_len_counter_reg[7]_i_2\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => reg_pkt_len_counter(7 downto 4),
      O(3 downto 0) => pkt_len_counter_dec(7 downto 4),
      S(3) => \n_0_reg_pkt_len_counter[7]_i_4\,
      S(2) => \n_0_reg_pkt_len_counter[7]_i_5\,
      S(1) => \n_0_reg_pkt_len_counter[7]_i_6\,
      S(0) => \n_0_reg_pkt_len_counter[7]_i_7\
    );
\reg_pkt_len_counter_reg[7]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_reg_pkt_len_counter_reg[3]_i_3\,
      CO(3) => \n_0_reg_pkt_len_counter_reg[7]_i_3\,
      CO(2) => \n_1_reg_pkt_len_counter_reg[7]_i_3\,
      CO(1) => \n_2_reg_pkt_len_counter_reg[7]_i_3\,
      CO(0) => \n_3_reg_pkt_len_counter_reg[7]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_reg_pkt_len_counter_reg[7]_i_3\,
      O(2) => \n_5_reg_pkt_len_counter_reg[7]_i_3\,
      O(1) => \n_6_reg_pkt_len_counter_reg[7]_i_3\,
      O(0) => \^new_pkt_len\(0),
      S(3 downto 0) => payload_len(5 downto 2)
    );
\reg_pkt_len_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => pkt_len_counter(8),
      Q => reg_pkt_len_counter(8),
      R => SR(0)
    );
\reg_pkt_len_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => pkt_len_counter(9),
      Q => reg_pkt_len_counter(9),
      R => SR(0)
    );
\reg_tkeep[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F101"
    )
    port map (
      I0 => \n_5_reg_pkt_len_counter_reg[7]_i_3\,
      I1 => \n_4_reg_pkt_len_counter_reg[7]_i_3\,
      I2 => \^o5\,
      I3 => \n_0_reg_tkeep[7]_i_12\,
      I4 => \n_0_reg_tkeep[7]_i_13\,
      I5 => pkt_len_counter(3),
      O => \n_0_reg_tkeep[7]_i_10\
    );
\reg_tkeep[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
    port map (
      I0 => pkt_len_counter(9),
      I1 => \n_5_reg_pkt_len_counter_reg[10]_i_2\,
      I2 => \^o5\,
      I3 => reg_pkt_len_counter(10),
      I4 => m_axis_rx_tready,
      I5 => pkt_len_counter_dec(10),
      O => \n_0_reg_tkeep[7]_i_11\
    );
\reg_tkeep[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
    port map (
      I0 => reg_pkt_len_counter(7),
      I1 => pkt_len_counter_dec(7),
      I2 => reg_pkt_len_counter(6),
      I3 => m_axis_rx_tready,
      I4 => pkt_len_counter_dec(6),
      O => \n_0_reg_tkeep[7]_i_12\
    );
\reg_tkeep[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCACFFFF0CAC0000"
    )
    port map (
      I0 => pkt_len_counter_dec(5),
      I1 => reg_pkt_len_counter(5),
      I2 => m_axis_rx_tready,
      I3 => \^co\(0),
      I4 => \^cur_state\,
      I5 => \n_6_reg_pkt_len_counter_reg[7]_i_3\,
      O => \n_0_reg_tkeep[7]_i_13\
    );
\reg_tkeep[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_reg_tkeep[7]_i_10\,
      I1 => \n_0_reg_tkeep[7]_i_11\,
      O => O3
    );
\reg_tkeep[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => pkt_len_counter(4),
      I1 => pkt_len_counter(3),
      I2 => \^o2\(2),
      I3 => \^o2\(1),
      O => \n_0_reg_tkeep[7]_i_6\
    );
\reg_tkeep[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101015151510151"
    )
    port map (
      I0 => \^o2\(3),
      I1 => \n_5_reg_pkt_len_counter_reg[10]_i_2\,
      I2 => \^o5\,
      I3 => reg_pkt_len_counter(10),
      I4 => m_axis_rx_tready,
      I5 => pkt_len_counter_dec(10),
      O => \n_0_reg_tkeep[7]_i_7\
    );
\reg_tkeep[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => pkt_len_counter(9),
      I1 => pkt_len_counter(7),
      I2 => pkt_len_counter(5),
      I3 => pkt_len_counter(6),
      I4 => pkt_len_counter(8),
      O => \n_0_reg_tkeep[7]_i_8\
    );
\reg_tkeep[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => pkt_len_counter(4),
      I1 => \^o2\(2),
      I2 => \^o2\(0),
      I3 => pkt_len_counter(3),
      I4 => \^o2\(1),
      O => \n_0_reg_tkeep[7]_i_9\
    );
\reg_tkeep_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \NLW_reg_tkeep_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => O6(0),
      CO(1) => \n_2_reg_tkeep_reg[7]_i_2\,
      CO(0) => \n_3_reg_tkeep_reg[7]_i_2\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \n_0_reg_tkeep[7]_i_6\,
      O(3 downto 0) => \NLW_reg_tkeep_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \n_0_reg_tkeep[7]_i_7\,
      S(1) => \n_0_reg_tkeep[7]_i_8\,
      S(0) => \n_0_reg_tkeep[7]_i_9\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_axi_basic_rx_pipeline is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    m_axis_rx_tlast : out STD_LOGIC;
    O3 : out STD_LOGIC;
    null_mux_sel : out STD_LOGIC;
    next_state : out STD_LOGIC;
    m_axis_rx_tuser : out STD_LOGIC_VECTOR ( 13 downto 0 );
    payload_len : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    packet_overhead : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_rx_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    trn_rsrc_dsc : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rsrc_rdy_filtered10_out : in STD_LOGIC;
    trn_rrem : in STD_LOGIC_VECTOR ( 0 to 0 );
    trn_reof : in STD_LOGIC;
    trn_rsof : in STD_LOGIC;
    trn_recrc_err : in STD_LOGIC;
    trn_rerrfwd : in STD_LOGIC;
    I2 : in STD_LOGIC;
    O6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    new_pkt_len : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    m_axis_rx_tready : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    cur_state : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end v7_pciev7_pcie_axi_basic_rx_pipeline;

architecture STRUCTURE of v7_pciev7_pcie_axi_basic_rx_pipeline is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal data_hold : STD_LOGIC;
  signal data_prev : STD_LOGIC;
  signal \^m_axis_rx_tuser\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \n_0_m_axis_rx_tdata_xhdl0[0]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[10]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[11]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[12]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[13]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[14]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[15]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[16]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[17]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[18]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[19]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[1]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[20]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[21]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[22]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[23]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[24]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[25]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[26]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[27]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[28]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[29]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[2]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[30]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[31]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[32]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[33]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[34]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[35]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[36]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[37]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[38]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[39]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[3]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[40]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[41]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[42]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[43]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[44]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[45]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[46]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[47]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[48]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[49]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[4]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[50]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[51]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[52]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[53]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[54]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[55]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[56]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[57]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[58]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[59]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[5]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[60]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[61]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[62]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[63]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[6]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[7]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[8]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tdata_xhdl0[9]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[0]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[0]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[14]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[14]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[17]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[18]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[19]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[1]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[1]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[21]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[21]_i_3\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[21]_i_5\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[2]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[2]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[3]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[3]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[4]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[4]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[5]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[5]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[6]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[6]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[7]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[7]_i_2\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[8]_i_1\ : STD_LOGIC;
  signal \n_0_m_axis_rx_tuser_xhdl1[8]_i_2\ : STD_LOGIC;
  signal n_0_m_axis_rx_tvalid_xhdl2_i_1 : STD_LOGIC;
  signal n_0_m_axis_rx_tvalid_xhdl2_i_2 : STD_LOGIC;
  signal n_0_null_mux_sel_i_1 : STD_LOGIC;
  signal n_0_null_mux_sel_i_2 : STD_LOGIC;
  signal n_0_reg_dsc_detect_i_1 : STD_LOGIC;
  signal n_0_reg_dsc_detect_reg : STD_LOGIC;
  signal \n_0_reg_tkeep[4]_i_1\ : STD_LOGIC;
  signal \n_0_reg_tkeep[5]_i_1\ : STD_LOGIC;
  signal \n_0_reg_tkeep[6]_i_1\ : STD_LOGIC;
  signal \n_0_reg_tkeep[7]_i_1\ : STD_LOGIC;
  signal \n_0_reg_tkeep[7]_i_3\ : STD_LOGIC;
  signal \n_0_reg_tkeep[7]_i_5\ : STD_LOGIC;
  signal n_0_reg_tlast_i_1 : STD_LOGIC;
  signal n_0_trn_rdst_rdy_xhdl4_i_1 : STD_LOGIC;
  signal \^null_mux_sel\ : STD_LOGIC;
  signal trn_rbar_hit_prev : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trn_rd_prev : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal trn_recrc_err_prev : STD_LOGIC;
  signal trn_reof_prev : STD_LOGIC;
  signal trn_rerrfwd_prev : STD_LOGIC;
  signal trn_rrem_prev : STD_LOGIC;
  signal trn_rsof_prev : STD_LOGIC;
  signal trn_rsrc_dsc_d : STD_LOGIC;
  signal trn_rsrc_dsc_prev : STD_LOGIC;
  signal trn_rsrc_dsc_prev0 : STD_LOGIC;
  signal trn_rsrc_rdy_prev : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_rx_tuser_xhdl1[14]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \m_axis_rx_tuser_xhdl1[17]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \m_axis_rx_tuser_xhdl1[18]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \m_axis_rx_tuser_xhdl1[21]_i_5\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of null_mux_sel_i_1 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \reg_tkeep[4]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \reg_tkeep[5]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \reg_tkeep[6]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \reg_tkeep[7]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of reg_tlast_i_1 : label is "soft_lutpair143";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  Q(63 downto 0) <= \^q\(63 downto 0);
  m_axis_rx_tuser(13 downto 0) <= \^m_axis_rx_tuser\(13 downto 0);
  null_mux_sel <= \^null_mux_sel\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
cur_state_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F5F3000"
    )
    port map (
      I0 => CO(0),
      I1 => \^m_axis_rx_tuser\(13),
      I2 => m_axis_rx_tready,
      I3 => \^o2\,
      I4 => cur_state,
      O => next_state
    );
data_prev_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\,
      I1 => m_axis_rx_tready,
      O => data_hold
    );
data_prev_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => data_hold,
      Q => data_prev,
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(0),
      I1 => data_prev,
      I2 => I10(0),
      O => \n_0_m_axis_rx_tdata_xhdl0[0]_i_1\
    );
\m_axis_rx_tdata_xhdl0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(10),
      I1 => data_prev,
      I2 => I10(10),
      O => \n_0_m_axis_rx_tdata_xhdl0[10]_i_1\
    );
\m_axis_rx_tdata_xhdl0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(11),
      I1 => data_prev,
      I2 => I10(11),
      O => \n_0_m_axis_rx_tdata_xhdl0[11]_i_1\
    );
\m_axis_rx_tdata_xhdl0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(12),
      I1 => data_prev,
      I2 => I10(12),
      O => \n_0_m_axis_rx_tdata_xhdl0[12]_i_1\
    );
\m_axis_rx_tdata_xhdl0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(13),
      I1 => data_prev,
      I2 => I10(13),
      O => \n_0_m_axis_rx_tdata_xhdl0[13]_i_1\
    );
\m_axis_rx_tdata_xhdl0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(14),
      I1 => data_prev,
      I2 => I10(14),
      O => \n_0_m_axis_rx_tdata_xhdl0[14]_i_1\
    );
\m_axis_rx_tdata_xhdl0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(15),
      I1 => data_prev,
      I2 => I10(15),
      O => \n_0_m_axis_rx_tdata_xhdl0[15]_i_1\
    );
\m_axis_rx_tdata_xhdl0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(16),
      I1 => data_prev,
      I2 => I10(16),
      O => \n_0_m_axis_rx_tdata_xhdl0[16]_i_1\
    );
\m_axis_rx_tdata_xhdl0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(17),
      I1 => data_prev,
      I2 => I10(17),
      O => \n_0_m_axis_rx_tdata_xhdl0[17]_i_1\
    );
\m_axis_rx_tdata_xhdl0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(18),
      I1 => data_prev,
      I2 => I10(18),
      O => \n_0_m_axis_rx_tdata_xhdl0[18]_i_1\
    );
\m_axis_rx_tdata_xhdl0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(19),
      I1 => data_prev,
      I2 => I10(19),
      O => \n_0_m_axis_rx_tdata_xhdl0[19]_i_1\
    );
\m_axis_rx_tdata_xhdl0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(1),
      I1 => data_prev,
      I2 => I10(1),
      O => \n_0_m_axis_rx_tdata_xhdl0[1]_i_1\
    );
\m_axis_rx_tdata_xhdl0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(20),
      I1 => data_prev,
      I2 => I10(20),
      O => \n_0_m_axis_rx_tdata_xhdl0[20]_i_1\
    );
\m_axis_rx_tdata_xhdl0[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(21),
      I1 => data_prev,
      I2 => I10(21),
      O => \n_0_m_axis_rx_tdata_xhdl0[21]_i_1\
    );
\m_axis_rx_tdata_xhdl0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(22),
      I1 => data_prev,
      I2 => I10(22),
      O => \n_0_m_axis_rx_tdata_xhdl0[22]_i_1\
    );
\m_axis_rx_tdata_xhdl0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(23),
      I1 => data_prev,
      I2 => I10(23),
      O => \n_0_m_axis_rx_tdata_xhdl0[23]_i_1\
    );
\m_axis_rx_tdata_xhdl0[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(24),
      I1 => data_prev,
      I2 => I10(24),
      O => \n_0_m_axis_rx_tdata_xhdl0[24]_i_1\
    );
\m_axis_rx_tdata_xhdl0[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(25),
      I1 => data_prev,
      I2 => I10(25),
      O => \n_0_m_axis_rx_tdata_xhdl0[25]_i_1\
    );
\m_axis_rx_tdata_xhdl0[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(26),
      I1 => data_prev,
      I2 => I10(26),
      O => \n_0_m_axis_rx_tdata_xhdl0[26]_i_1\
    );
\m_axis_rx_tdata_xhdl0[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(27),
      I1 => data_prev,
      I2 => I10(27),
      O => \n_0_m_axis_rx_tdata_xhdl0[27]_i_1\
    );
\m_axis_rx_tdata_xhdl0[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(28),
      I1 => data_prev,
      I2 => I10(28),
      O => \n_0_m_axis_rx_tdata_xhdl0[28]_i_1\
    );
\m_axis_rx_tdata_xhdl0[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(29),
      I1 => data_prev,
      I2 => I10(29),
      O => \n_0_m_axis_rx_tdata_xhdl0[29]_i_1\
    );
\m_axis_rx_tdata_xhdl0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(2),
      I1 => data_prev,
      I2 => I10(2),
      O => \n_0_m_axis_rx_tdata_xhdl0[2]_i_1\
    );
\m_axis_rx_tdata_xhdl0[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(30),
      I1 => data_prev,
      I2 => I10(30),
      O => \n_0_m_axis_rx_tdata_xhdl0[30]_i_1\
    );
\m_axis_rx_tdata_xhdl0[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(31),
      I1 => data_prev,
      I2 => I10(31),
      O => \n_0_m_axis_rx_tdata_xhdl0[31]_i_1\
    );
\m_axis_rx_tdata_xhdl0[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(32),
      I1 => data_prev,
      I2 => I10(32),
      O => \n_0_m_axis_rx_tdata_xhdl0[32]_i_1\
    );
\m_axis_rx_tdata_xhdl0[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(33),
      I1 => data_prev,
      I2 => I10(33),
      O => \n_0_m_axis_rx_tdata_xhdl0[33]_i_1\
    );
\m_axis_rx_tdata_xhdl0[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(34),
      I1 => data_prev,
      I2 => I10(34),
      O => \n_0_m_axis_rx_tdata_xhdl0[34]_i_1\
    );
\m_axis_rx_tdata_xhdl0[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(35),
      I1 => data_prev,
      I2 => I10(35),
      O => \n_0_m_axis_rx_tdata_xhdl0[35]_i_1\
    );
\m_axis_rx_tdata_xhdl0[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(36),
      I1 => data_prev,
      I2 => I10(36),
      O => \n_0_m_axis_rx_tdata_xhdl0[36]_i_1\
    );
\m_axis_rx_tdata_xhdl0[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(37),
      I1 => data_prev,
      I2 => I10(37),
      O => \n_0_m_axis_rx_tdata_xhdl0[37]_i_1\
    );
\m_axis_rx_tdata_xhdl0[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(38),
      I1 => data_prev,
      I2 => I10(38),
      O => \n_0_m_axis_rx_tdata_xhdl0[38]_i_1\
    );
\m_axis_rx_tdata_xhdl0[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(39),
      I1 => data_prev,
      I2 => I10(39),
      O => \n_0_m_axis_rx_tdata_xhdl0[39]_i_1\
    );
\m_axis_rx_tdata_xhdl0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(3),
      I1 => data_prev,
      I2 => I10(3),
      O => \n_0_m_axis_rx_tdata_xhdl0[3]_i_1\
    );
\m_axis_rx_tdata_xhdl0[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(40),
      I1 => data_prev,
      I2 => I10(40),
      O => \n_0_m_axis_rx_tdata_xhdl0[40]_i_1\
    );
\m_axis_rx_tdata_xhdl0[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(41),
      I1 => data_prev,
      I2 => I10(41),
      O => \n_0_m_axis_rx_tdata_xhdl0[41]_i_1\
    );
\m_axis_rx_tdata_xhdl0[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(42),
      I1 => data_prev,
      I2 => I10(42),
      O => \n_0_m_axis_rx_tdata_xhdl0[42]_i_1\
    );
\m_axis_rx_tdata_xhdl0[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(43),
      I1 => data_prev,
      I2 => I10(43),
      O => \n_0_m_axis_rx_tdata_xhdl0[43]_i_1\
    );
\m_axis_rx_tdata_xhdl0[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(44),
      I1 => data_prev,
      I2 => I10(44),
      O => \n_0_m_axis_rx_tdata_xhdl0[44]_i_1\
    );
\m_axis_rx_tdata_xhdl0[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(45),
      I1 => data_prev,
      I2 => I10(45),
      O => \n_0_m_axis_rx_tdata_xhdl0[45]_i_1\
    );
\m_axis_rx_tdata_xhdl0[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(46),
      I1 => data_prev,
      I2 => I10(46),
      O => \n_0_m_axis_rx_tdata_xhdl0[46]_i_1\
    );
\m_axis_rx_tdata_xhdl0[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(47),
      I1 => data_prev,
      I2 => I10(47),
      O => \n_0_m_axis_rx_tdata_xhdl0[47]_i_1\
    );
\m_axis_rx_tdata_xhdl0[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(48),
      I1 => data_prev,
      I2 => I10(48),
      O => \n_0_m_axis_rx_tdata_xhdl0[48]_i_1\
    );
\m_axis_rx_tdata_xhdl0[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(49),
      I1 => data_prev,
      I2 => I10(49),
      O => \n_0_m_axis_rx_tdata_xhdl0[49]_i_1\
    );
\m_axis_rx_tdata_xhdl0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(4),
      I1 => data_prev,
      I2 => I10(4),
      O => \n_0_m_axis_rx_tdata_xhdl0[4]_i_1\
    );
\m_axis_rx_tdata_xhdl0[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(50),
      I1 => data_prev,
      I2 => I10(50),
      O => \n_0_m_axis_rx_tdata_xhdl0[50]_i_1\
    );
\m_axis_rx_tdata_xhdl0[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(51),
      I1 => data_prev,
      I2 => I10(51),
      O => \n_0_m_axis_rx_tdata_xhdl0[51]_i_1\
    );
\m_axis_rx_tdata_xhdl0[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(52),
      I1 => data_prev,
      I2 => I10(52),
      O => \n_0_m_axis_rx_tdata_xhdl0[52]_i_1\
    );
\m_axis_rx_tdata_xhdl0[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(53),
      I1 => data_prev,
      I2 => I10(53),
      O => \n_0_m_axis_rx_tdata_xhdl0[53]_i_1\
    );
\m_axis_rx_tdata_xhdl0[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(54),
      I1 => data_prev,
      I2 => I10(54),
      O => \n_0_m_axis_rx_tdata_xhdl0[54]_i_1\
    );
\m_axis_rx_tdata_xhdl0[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(55),
      I1 => data_prev,
      I2 => I10(55),
      O => \n_0_m_axis_rx_tdata_xhdl0[55]_i_1\
    );
\m_axis_rx_tdata_xhdl0[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(56),
      I1 => data_prev,
      I2 => I10(56),
      O => \n_0_m_axis_rx_tdata_xhdl0[56]_i_1\
    );
\m_axis_rx_tdata_xhdl0[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(57),
      I1 => data_prev,
      I2 => I10(57),
      O => \n_0_m_axis_rx_tdata_xhdl0[57]_i_1\
    );
\m_axis_rx_tdata_xhdl0[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(58),
      I1 => data_prev,
      I2 => I10(58),
      O => \n_0_m_axis_rx_tdata_xhdl0[58]_i_1\
    );
\m_axis_rx_tdata_xhdl0[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(59),
      I1 => data_prev,
      I2 => I10(59),
      O => \n_0_m_axis_rx_tdata_xhdl0[59]_i_1\
    );
\m_axis_rx_tdata_xhdl0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(5),
      I1 => data_prev,
      I2 => I10(5),
      O => \n_0_m_axis_rx_tdata_xhdl0[5]_i_1\
    );
\m_axis_rx_tdata_xhdl0[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(60),
      I1 => data_prev,
      I2 => I10(60),
      O => \n_0_m_axis_rx_tdata_xhdl0[60]_i_1\
    );
\m_axis_rx_tdata_xhdl0[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(61),
      I1 => data_prev,
      I2 => I10(61),
      O => \n_0_m_axis_rx_tdata_xhdl0[61]_i_1\
    );
\m_axis_rx_tdata_xhdl0[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(62),
      I1 => data_prev,
      I2 => I10(62),
      O => \n_0_m_axis_rx_tdata_xhdl0[62]_i_1\
    );
\m_axis_rx_tdata_xhdl0[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => m_axis_rx_tready,
      I1 => \^o2\,
      O => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\
    );
\m_axis_rx_tdata_xhdl0[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(63),
      I1 => data_prev,
      I2 => I10(63),
      O => \n_0_m_axis_rx_tdata_xhdl0[63]_i_2\
    );
\m_axis_rx_tdata_xhdl0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(6),
      I1 => data_prev,
      I2 => I10(6),
      O => \n_0_m_axis_rx_tdata_xhdl0[6]_i_1\
    );
\m_axis_rx_tdata_xhdl0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(7),
      I1 => data_prev,
      I2 => I10(7),
      O => \n_0_m_axis_rx_tdata_xhdl0[7]_i_1\
    );
\m_axis_rx_tdata_xhdl0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(8),
      I1 => data_prev,
      I2 => I10(8),
      O => \n_0_m_axis_rx_tdata_xhdl0[8]_i_1\
    );
\m_axis_rx_tdata_xhdl0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_rd_prev(9),
      I1 => data_prev,
      I2 => I10(9),
      O => \n_0_m_axis_rx_tdata_xhdl0[9]_i_1\
    );
\m_axis_rx_tdata_xhdl0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[0]_i_1\,
      Q => \^q\(0),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[10]_i_1\,
      Q => \^q\(10),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[11]_i_1\,
      Q => \^q\(11),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[12]_i_1\,
      Q => \^q\(12),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[13]_i_1\,
      Q => \^q\(13),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[14]_i_1\,
      Q => \^q\(14),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[15]_i_1\,
      Q => \^q\(15),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[16]_i_1\,
      Q => \^q\(16),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[17]_i_1\,
      Q => \^q\(17),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[18]_i_1\,
      Q => \^q\(18),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[19]_i_1\,
      Q => \^q\(19),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[1]_i_1\,
      Q => \^q\(1),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[20]_i_1\,
      Q => \^q\(20),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[21]_i_1\,
      Q => \^q\(21),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[22]_i_1\,
      Q => \^q\(22),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[23]_i_1\,
      Q => \^q\(23),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[24]_i_1\,
      Q => \^q\(24),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[25]_i_1\,
      Q => \^q\(25),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[26]_i_1\,
      Q => \^q\(26),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[27]_i_1\,
      Q => \^q\(27),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[28]_i_1\,
      Q => \^q\(28),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[29]_i_1\,
      Q => \^q\(29),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[2]_i_1\,
      Q => \^q\(2),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[30]_i_1\,
      Q => \^q\(30),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[31]_i_1\,
      Q => \^q\(31),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[32]_i_1\,
      Q => \^q\(32),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[33]_i_1\,
      Q => \^q\(33),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[34]_i_1\,
      Q => \^q\(34),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[35]_i_1\,
      Q => \^q\(35),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[36]_i_1\,
      Q => \^q\(36),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[37]_i_1\,
      Q => \^q\(37),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[38]_i_1\,
      Q => \^q\(38),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[39]_i_1\,
      Q => \^q\(39),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[3]_i_1\,
      Q => \^q\(3),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[40]_i_1\,
      Q => \^q\(40),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[41]_i_1\,
      Q => \^q\(41),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[42]_i_1\,
      Q => \^q\(42),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[43]_i_1\,
      Q => \^q\(43),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[44]_i_1\,
      Q => \^q\(44),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[45]_i_1\,
      Q => \^q\(45),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[46]_i_1\,
      Q => \^q\(46),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[47]_i_1\,
      Q => \^q\(47),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[48]_i_1\,
      Q => \^q\(48),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[49]_i_1\,
      Q => \^q\(49),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[4]_i_1\,
      Q => \^q\(4),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[50]_i_1\,
      Q => \^q\(50),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[51]_i_1\,
      Q => \^q\(51),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[52]_i_1\,
      Q => \^q\(52),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[53]_i_1\,
      Q => \^q\(53),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[54]_i_1\,
      Q => \^q\(54),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[55]_i_1\,
      Q => \^q\(55),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[56]_i_1\,
      Q => \^q\(56),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[57]_i_1\,
      Q => \^q\(57),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[58]_i_1\,
      Q => \^q\(58),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[59]_i_1\,
      Q => \^q\(59),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[5]_i_1\,
      Q => \^q\(5),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[60]_i_1\,
      Q => \^q\(60),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[61]_i_1\,
      Q => \^q\(61),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[62]_i_1\,
      Q => \^q\(62),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[63]_i_2\,
      Q => \^q\(63),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[6]_i_1\,
      Q => \^q\(6),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[7]_i_1\,
      Q => \^q\(7),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[8]_i_1\,
      Q => \^q\(8),
      R => SR(0)
    );
\m_axis_rx_tdata_xhdl0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tdata_xhdl0[9]_i_1\,
      Q => \^q\(9),
      R => SR(0)
    );
\m_axis_rx_tuser_xhdl1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C00000A0C0A0A"
    )
    port map (
      I0 => \n_0_m_axis_rx_tuser_xhdl1[0]_i_2\,
      I1 => \^m_axis_rx_tuser\(0),
      I2 => SR(0),
      I3 => m_axis_rx_tready,
      I4 => \^o2\,
      I5 => \^null_mux_sel\,
      O => \n_0_m_axis_rx_tuser_xhdl1[0]_i_1\
    );
\m_axis_rx_tuser_xhdl1[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => trn_recrc_err,
      I1 => data_prev,
      I2 => trn_recrc_err_prev,
      I3 => \^null_mux_sel\,
      O => \n_0_m_axis_rx_tuser_xhdl1[0]_i_2\
    );
\m_axis_rx_tuser_xhdl1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C00000A0C0A0A"
    )
    port map (
      I0 => \n_0_m_axis_rx_tuser_xhdl1[14]_i_2\,
      I1 => \^m_axis_rx_tuser\(9),
      I2 => SR(0),
      I3 => m_axis_rx_tready,
      I4 => \^o2\,
      I5 => \^null_mux_sel\,
      O => \n_0_m_axis_rx_tuser_xhdl1[14]_i_1\
    );
\m_axis_rx_tuser_xhdl1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000085D0808"
    )
    port map (
      I0 => data_prev,
      I1 => trn_rsof_prev,
      I2 => trn_rsrc_dsc_prev,
      I3 => trn_rsrc_dsc,
      I4 => trn_rsof,
      I5 => \^null_mux_sel\,
      O => \n_0_m_axis_rx_tuser_xhdl1[14]_i_2\
    );
\m_axis_rx_tuser_xhdl1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5545"
    )
    port map (
      I0 => SR(0),
      I1 => m_axis_rx_tready,
      I2 => \^o2\,
      I3 => \^m_axis_rx_tuser\(10),
      O => \n_0_m_axis_rx_tuser_xhdl1[17]_i_1\
    );
\m_axis_rx_tuser_xhdl1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5545"
    )
    port map (
      I0 => SR(0),
      I1 => m_axis_rx_tready,
      I2 => \^o2\,
      I3 => \^m_axis_rx_tuser\(11),
      O => \n_0_m_axis_rx_tuser_xhdl1[18]_i_1\
    );
\m_axis_rx_tuser_xhdl1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
    port map (
      I0 => \^null_mux_sel\,
      I1 => trn_rrem_prev,
      I2 => data_prev,
      I3 => trn_rrem(0),
      I4 => \n_0_reg_tkeep[7]_i_3\,
      I5 => I1,
      O => \n_0_m_axis_rx_tuser_xhdl1[19]_i_1\
    );
\m_axis_rx_tuser_xhdl1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C00000A0C0A0A"
    )
    port map (
      I0 => \n_0_m_axis_rx_tuser_xhdl1[1]_i_2\,
      I1 => \^m_axis_rx_tuser\(1),
      I2 => SR(0),
      I3 => m_axis_rx_tready,
      I4 => \^o2\,
      I5 => \^null_mux_sel\,
      O => \n_0_m_axis_rx_tuser_xhdl1[1]_i_1\
    );
\m_axis_rx_tuser_xhdl1[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => trn_rerrfwd,
      I1 => data_prev,
      I2 => trn_rerrfwd_prev,
      I3 => \^null_mux_sel\,
      O => \n_0_m_axis_rx_tuser_xhdl1[1]_i_2\
    );
\m_axis_rx_tuser_xhdl1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0E0A0EFFFF0A0E"
    )
    port map (
      I0 => I7,
      I1 => I1,
      I2 => \n_0_m_axis_rx_tuser_xhdl1[21]_i_3\,
      I3 => I8,
      I4 => \n_0_m_axis_rx_tuser_xhdl1[21]_i_5\,
      I5 => \^null_mux_sel\,
      O => \n_0_m_axis_rx_tuser_xhdl1[21]_i_1\
    );
\m_axis_rx_tuser_xhdl1[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFB8"
    )
    port map (
      I0 => I4,
      I1 => I5,
      I2 => new_pkt_len(0),
      I3 => I3(2),
      I4 => I6,
      I5 => I3(3),
      O => \n_0_m_axis_rx_tuser_xhdl1[21]_i_3\
    );
\m_axis_rx_tuser_xhdl1[21]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => trn_reof_prev,
      I1 => data_prev,
      I2 => trn_reof,
      O => \n_0_m_axis_rx_tuser_xhdl1[21]_i_5\
    );
\m_axis_rx_tuser_xhdl1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C00000A0C0A0A"
    )
    port map (
      I0 => \n_0_m_axis_rx_tuser_xhdl1[2]_i_2\,
      I1 => \^m_axis_rx_tuser\(2),
      I2 => SR(0),
      I3 => m_axis_rx_tready,
      I4 => \^o2\,
      I5 => \^null_mux_sel\,
      O => \n_0_m_axis_rx_tuser_xhdl1[2]_i_1\
    );
\m_axis_rx_tuser_xhdl1[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => D(0),
      I1 => data_prev,
      I2 => trn_rbar_hit_prev(0),
      I3 => \^null_mux_sel\,
      O => \n_0_m_axis_rx_tuser_xhdl1[2]_i_2\
    );
\m_axis_rx_tuser_xhdl1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C00000A0C0A0A"
    )
    port map (
      I0 => \n_0_m_axis_rx_tuser_xhdl1[3]_i_2\,
      I1 => \^m_axis_rx_tuser\(3),
      I2 => SR(0),
      I3 => m_axis_rx_tready,
      I4 => \^o2\,
      I5 => \^null_mux_sel\,
      O => \n_0_m_axis_rx_tuser_xhdl1[3]_i_1\
    );
\m_axis_rx_tuser_xhdl1[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => D(1),
      I1 => data_prev,
      I2 => trn_rbar_hit_prev(1),
      I3 => \^null_mux_sel\,
      O => \n_0_m_axis_rx_tuser_xhdl1[3]_i_2\
    );
\m_axis_rx_tuser_xhdl1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C00000A0C0A0A"
    )
    port map (
      I0 => \n_0_m_axis_rx_tuser_xhdl1[4]_i_2\,
      I1 => \^m_axis_rx_tuser\(4),
      I2 => SR(0),
      I3 => m_axis_rx_tready,
      I4 => \^o2\,
      I5 => \^null_mux_sel\,
      O => \n_0_m_axis_rx_tuser_xhdl1[4]_i_1\
    );
\m_axis_rx_tuser_xhdl1[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => D(2),
      I1 => data_prev,
      I2 => trn_rbar_hit_prev(2),
      I3 => \^null_mux_sel\,
      O => \n_0_m_axis_rx_tuser_xhdl1[4]_i_2\
    );
\m_axis_rx_tuser_xhdl1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C00000A0C0A0A"
    )
    port map (
      I0 => \n_0_m_axis_rx_tuser_xhdl1[5]_i_2\,
      I1 => \^m_axis_rx_tuser\(5),
      I2 => SR(0),
      I3 => m_axis_rx_tready,
      I4 => \^o2\,
      I5 => \^null_mux_sel\,
      O => \n_0_m_axis_rx_tuser_xhdl1[5]_i_1\
    );
\m_axis_rx_tuser_xhdl1[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => D(3),
      I1 => data_prev,
      I2 => trn_rbar_hit_prev(3),
      I3 => \^null_mux_sel\,
      O => \n_0_m_axis_rx_tuser_xhdl1[5]_i_2\
    );
\m_axis_rx_tuser_xhdl1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C00000A0C0A0A"
    )
    port map (
      I0 => \n_0_m_axis_rx_tuser_xhdl1[6]_i_2\,
      I1 => \^m_axis_rx_tuser\(6),
      I2 => SR(0),
      I3 => m_axis_rx_tready,
      I4 => \^o2\,
      I5 => \^null_mux_sel\,
      O => \n_0_m_axis_rx_tuser_xhdl1[6]_i_1\
    );
\m_axis_rx_tuser_xhdl1[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => D(4),
      I1 => data_prev,
      I2 => trn_rbar_hit_prev(4),
      I3 => \^null_mux_sel\,
      O => \n_0_m_axis_rx_tuser_xhdl1[6]_i_2\
    );
\m_axis_rx_tuser_xhdl1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C00000A0C0A0A"
    )
    port map (
      I0 => \n_0_m_axis_rx_tuser_xhdl1[7]_i_2\,
      I1 => \^m_axis_rx_tuser\(7),
      I2 => SR(0),
      I3 => m_axis_rx_tready,
      I4 => \^o2\,
      I5 => \^null_mux_sel\,
      O => \n_0_m_axis_rx_tuser_xhdl1[7]_i_1\
    );
\m_axis_rx_tuser_xhdl1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => D(5),
      I1 => data_prev,
      I2 => trn_rbar_hit_prev(5),
      I3 => \^null_mux_sel\,
      O => \n_0_m_axis_rx_tuser_xhdl1[7]_i_2\
    );
\m_axis_rx_tuser_xhdl1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C00000A0C0A0A"
    )
    port map (
      I0 => \n_0_m_axis_rx_tuser_xhdl1[8]_i_2\,
      I1 => \^m_axis_rx_tuser\(8),
      I2 => SR(0),
      I3 => m_axis_rx_tready,
      I4 => \^o2\,
      I5 => \^null_mux_sel\,
      O => \n_0_m_axis_rx_tuser_xhdl1[8]_i_1\
    );
\m_axis_rx_tuser_xhdl1[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => D(6),
      I1 => data_prev,
      I2 => trn_rbar_hit_prev(6),
      I3 => \^null_mux_sel\,
      O => \n_0_m_axis_rx_tuser_xhdl1[8]_i_2\
    );
\m_axis_rx_tuser_xhdl1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_m_axis_rx_tuser_xhdl1[0]_i_1\,
      Q => \^m_axis_rx_tuser\(0),
      R => \<const0>\
    );
\m_axis_rx_tuser_xhdl1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_m_axis_rx_tuser_xhdl1[14]_i_1\,
      Q => \^m_axis_rx_tuser\(9),
      R => \<const0>\
    );
\m_axis_rx_tuser_xhdl1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_m_axis_rx_tuser_xhdl1[17]_i_1\,
      Q => \^m_axis_rx_tuser\(10),
      R => \<const0>\
    );
\m_axis_rx_tuser_xhdl1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_m_axis_rx_tuser_xhdl1[18]_i_1\,
      Q => \^m_axis_rx_tuser\(11),
      R => \<const0>\
    );
\m_axis_rx_tuser_xhdl1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tuser_xhdl1[19]_i_1\,
      Q => \^m_axis_rx_tuser\(12),
      R => SR(0)
    );
\m_axis_rx_tuser_xhdl1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_m_axis_rx_tuser_xhdl1[1]_i_1\,
      Q => \^m_axis_rx_tuser\(1),
      R => \<const0>\
    );
\m_axis_rx_tuser_xhdl1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_m_axis_rx_tuser_xhdl1[21]_i_1\,
      Q => \^m_axis_rx_tuser\(13),
      R => SR(0)
    );
\m_axis_rx_tuser_xhdl1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_m_axis_rx_tuser_xhdl1[2]_i_1\,
      Q => \^m_axis_rx_tuser\(2),
      R => \<const0>\
    );
\m_axis_rx_tuser_xhdl1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_m_axis_rx_tuser_xhdl1[3]_i_1\,
      Q => \^m_axis_rx_tuser\(3),
      R => \<const0>\
    );
\m_axis_rx_tuser_xhdl1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_m_axis_rx_tuser_xhdl1[4]_i_1\,
      Q => \^m_axis_rx_tuser\(4),
      R => \<const0>\
    );
\m_axis_rx_tuser_xhdl1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_m_axis_rx_tuser_xhdl1[5]_i_1\,
      Q => \^m_axis_rx_tuser\(5),
      R => \<const0>\
    );
\m_axis_rx_tuser_xhdl1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_m_axis_rx_tuser_xhdl1[6]_i_1\,
      Q => \^m_axis_rx_tuser\(6),
      R => \<const0>\
    );
\m_axis_rx_tuser_xhdl1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_m_axis_rx_tuser_xhdl1[7]_i_1\,
      Q => \^m_axis_rx_tuser\(7),
      R => \<const0>\
    );
\m_axis_rx_tuser_xhdl1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_m_axis_rx_tuser_xhdl1[8]_i_1\,
      Q => \^m_axis_rx_tuser\(8),
      R => \<const0>\
    );
m_axis_rx_tvalid_xhdl2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFEFE"
    )
    port map (
      I0 => \^null_mux_sel\,
      I1 => n_0_reg_dsc_detect_reg,
      I2 => n_0_m_axis_rx_tvalid_xhdl2_i_2,
      I3 => trn_rsrc_rdy_prev,
      I4 => data_prev,
      I5 => rsrc_rdy_filtered10_out,
      O => n_0_m_axis_rx_tvalid_xhdl2_i_1
    );
m_axis_rx_tvalid_xhdl2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002020200020"
    )
    port map (
      I0 => \^o3\,
      I1 => trn_rsrc_dsc_d,
      I2 => trn_rsrc_dsc,
      I3 => trn_rsof,
      I4 => trn_reof,
      I5 => \^o1\,
      O => n_0_m_axis_rx_tvalid_xhdl2_i_2
    );
m_axis_rx_tvalid_xhdl2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => n_0_m_axis_rx_tvalid_xhdl2_i_1,
      Q => \^o2\,
      R => SR(0)
    );
null_mux_sel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0F0F05050101"
    )
    port map (
      I0 => n_0_null_mux_sel_i_2,
      I1 => \^o2\,
      I2 => SR(0),
      I3 => O6(0),
      I4 => m_axis_rx_tready,
      I5 => \^null_mux_sel\,
      O => n_0_null_mux_sel_i_1
    );
null_mux_sel_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_reg_dsc_detect_reg,
      I1 => n_0_m_axis_rx_tvalid_xhdl2_i_2,
      O => n_0_null_mux_sel_i_2
    );
null_mux_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => n_0_null_mux_sel_i_1,
      Q => \^null_mux_sel\,
      R => \<const0>\
    );
reg_dsc_detect_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B0A"
    )
    port map (
      I0 => n_0_m_axis_rx_tvalid_xhdl2_i_2,
      I1 => \^null_mux_sel\,
      I2 => SR(0),
      I3 => n_0_reg_dsc_detect_reg,
      O => n_0_reg_dsc_detect_i_1
    );
reg_dsc_detect_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => n_0_reg_dsc_detect_i_1,
      Q => n_0_reg_dsc_detect_reg,
      R => \<const0>\
    );
\reg_pkt_len_counter[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(30),
      I1 => \^q\(9),
      O => payload_len(7)
    );
\reg_pkt_len_counter[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(30),
      I1 => \^q\(8),
      O => payload_len(6)
    );
\reg_pkt_len_counter[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(30),
      I1 => \^q\(3),
      O => payload_len(1)
    );
\reg_pkt_len_counter[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(30),
      I1 => \^q\(2),
      O => payload_len(0)
    );
\reg_pkt_len_counter[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^q\(29),
      I1 => \^q\(15),
      O => packet_overhead(1)
    );
\reg_pkt_len_counter[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(15),
      I1 => \^q\(29),
      O => packet_overhead(0)
    );
\reg_pkt_len_counter[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(30),
      I1 => \^q\(5),
      O => payload_len(3)
    );
\reg_pkt_len_counter[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(30),
      I1 => \^q\(4),
      O => payload_len(2)
    );
\reg_pkt_len_counter[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(30),
      I1 => \^q\(7),
      O => payload_len(5)
    );
\reg_pkt_len_counter[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(30),
      I1 => \^q\(6),
      O => payload_len(4)
    );
\reg_tkeep[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7530"
    )
    port map (
      I0 => O6(0),
      I1 => \n_0_reg_tkeep[7]_i_3\,
      I2 => I1,
      I3 => \^null_mux_sel\,
      I4 => \n_0_reg_tkeep[7]_i_5\,
      O => \n_0_reg_tkeep[4]_i_1\
    );
\reg_tkeep[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7530"
    )
    port map (
      I0 => O6(0),
      I1 => \n_0_reg_tkeep[7]_i_3\,
      I2 => I1,
      I3 => \^null_mux_sel\,
      I4 => \n_0_reg_tkeep[7]_i_5\,
      O => \n_0_reg_tkeep[5]_i_1\
    );
\reg_tkeep[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7530"
    )
    port map (
      I0 => O6(0),
      I1 => \n_0_reg_tkeep[7]_i_3\,
      I2 => I1,
      I3 => \^null_mux_sel\,
      I4 => \n_0_reg_tkeep[7]_i_5\,
      O => \n_0_reg_tkeep[6]_i_1\
    );
\reg_tkeep[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7530"
    )
    port map (
      I0 => O6(0),
      I1 => \n_0_reg_tkeep[7]_i_3\,
      I2 => I1,
      I3 => \^null_mux_sel\,
      I4 => \n_0_reg_tkeep[7]_i_5\,
      O => \n_0_reg_tkeep[7]_i_1\
    );
\reg_tkeep[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => \^null_mux_sel\,
      I1 => I3(1),
      I2 => I3(0),
      I3 => \n_0_m_axis_rx_tuser_xhdl1[21]_i_3\,
      O => \n_0_reg_tkeep[7]_i_3\
    );
\reg_tkeep[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => trn_rrem(0),
      I1 => data_prev,
      I2 => trn_rrem_prev,
      I3 => \^null_mux_sel\,
      O => \n_0_reg_tkeep[7]_i_5\
    );
\reg_tkeep_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \<const1>\,
      Q => m_axis_rx_tkeep(0),
      S => SR(0)
    );
\reg_tkeep_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \<const1>\,
      Q => m_axis_rx_tkeep(1),
      S => SR(0)
    );
\reg_tkeep_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \<const1>\,
      Q => m_axis_rx_tkeep(2),
      S => SR(0)
    );
\reg_tkeep_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \<const1>\,
      Q => m_axis_rx_tkeep(3),
      S => SR(0)
    );
\reg_tkeep_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_reg_tkeep[4]_i_1\,
      Q => m_axis_rx_tkeep(4),
      S => SR(0)
    );
\reg_tkeep_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_reg_tkeep[5]_i_1\,
      Q => m_axis_rx_tkeep(5),
      S => SR(0)
    );
\reg_tkeep_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_reg_tkeep[6]_i_1\,
      Q => m_axis_rx_tkeep(6),
      S => SR(0)
    );
\reg_tkeep_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => \n_0_reg_tkeep[7]_i_1\,
      Q => m_axis_rx_tkeep(7),
      S => SR(0)
    );
reg_tlast_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => O6(0),
      I1 => \^null_mux_sel\,
      I2 => trn_reof_prev,
      I3 => data_prev,
      I4 => trn_reof,
      O => n_0_reg_tlast_i_1
    );
reg_tlast_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_m_axis_rx_tdata_xhdl0[63]_i_1\,
      D => n_0_reg_tlast_i_1,
      Q => m_axis_rx_tlast,
      R => SR(0)
    );
trn_in_packet_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I2,
      Q => \^o3\,
      R => \<const0>\
    );
\trn_rbar_hit_prev_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => D(0),
      Q => trn_rbar_hit_prev(0),
      R => SR(0)
    );
\trn_rbar_hit_prev_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => D(1),
      Q => trn_rbar_hit_prev(1),
      R => SR(0)
    );
\trn_rbar_hit_prev_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => D(2),
      Q => trn_rbar_hit_prev(2),
      R => SR(0)
    );
\trn_rbar_hit_prev_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => D(3),
      Q => trn_rbar_hit_prev(3),
      R => SR(0)
    );
\trn_rbar_hit_prev_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => D(4),
      Q => trn_rbar_hit_prev(4),
      R => SR(0)
    );
\trn_rbar_hit_prev_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => D(5),
      Q => trn_rbar_hit_prev(5),
      R => SR(0)
    );
\trn_rbar_hit_prev_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => D(6),
      Q => trn_rbar_hit_prev(6),
      R => SR(0)
    );
\trn_rd_prev_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(0),
      Q => trn_rd_prev(0),
      R => SR(0)
    );
\trn_rd_prev_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(10),
      Q => trn_rd_prev(10),
      R => SR(0)
    );
\trn_rd_prev_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(11),
      Q => trn_rd_prev(11),
      R => SR(0)
    );
\trn_rd_prev_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(12),
      Q => trn_rd_prev(12),
      R => SR(0)
    );
\trn_rd_prev_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(13),
      Q => trn_rd_prev(13),
      R => SR(0)
    );
\trn_rd_prev_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(14),
      Q => trn_rd_prev(14),
      R => SR(0)
    );
\trn_rd_prev_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(15),
      Q => trn_rd_prev(15),
      R => SR(0)
    );
\trn_rd_prev_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(16),
      Q => trn_rd_prev(16),
      R => SR(0)
    );
\trn_rd_prev_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(17),
      Q => trn_rd_prev(17),
      R => SR(0)
    );
\trn_rd_prev_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(18),
      Q => trn_rd_prev(18),
      R => SR(0)
    );
\trn_rd_prev_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(19),
      Q => trn_rd_prev(19),
      R => SR(0)
    );
\trn_rd_prev_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(1),
      Q => trn_rd_prev(1),
      R => SR(0)
    );
\trn_rd_prev_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(20),
      Q => trn_rd_prev(20),
      R => SR(0)
    );
\trn_rd_prev_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(21),
      Q => trn_rd_prev(21),
      R => SR(0)
    );
\trn_rd_prev_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(22),
      Q => trn_rd_prev(22),
      R => SR(0)
    );
\trn_rd_prev_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(23),
      Q => trn_rd_prev(23),
      R => SR(0)
    );
\trn_rd_prev_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(24),
      Q => trn_rd_prev(24),
      R => SR(0)
    );
\trn_rd_prev_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(25),
      Q => trn_rd_prev(25),
      R => SR(0)
    );
\trn_rd_prev_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(26),
      Q => trn_rd_prev(26),
      R => SR(0)
    );
\trn_rd_prev_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(27),
      Q => trn_rd_prev(27),
      R => SR(0)
    );
\trn_rd_prev_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(28),
      Q => trn_rd_prev(28),
      R => SR(0)
    );
\trn_rd_prev_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(29),
      Q => trn_rd_prev(29),
      R => SR(0)
    );
\trn_rd_prev_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(2),
      Q => trn_rd_prev(2),
      R => SR(0)
    );
\trn_rd_prev_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(30),
      Q => trn_rd_prev(30),
      R => SR(0)
    );
\trn_rd_prev_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(31),
      Q => trn_rd_prev(31),
      R => SR(0)
    );
\trn_rd_prev_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(32),
      Q => trn_rd_prev(32),
      R => SR(0)
    );
\trn_rd_prev_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(33),
      Q => trn_rd_prev(33),
      R => SR(0)
    );
\trn_rd_prev_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(34),
      Q => trn_rd_prev(34),
      R => SR(0)
    );
\trn_rd_prev_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(35),
      Q => trn_rd_prev(35),
      R => SR(0)
    );
\trn_rd_prev_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(36),
      Q => trn_rd_prev(36),
      R => SR(0)
    );
\trn_rd_prev_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(37),
      Q => trn_rd_prev(37),
      R => SR(0)
    );
\trn_rd_prev_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(38),
      Q => trn_rd_prev(38),
      R => SR(0)
    );
\trn_rd_prev_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(39),
      Q => trn_rd_prev(39),
      R => SR(0)
    );
\trn_rd_prev_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(3),
      Q => trn_rd_prev(3),
      R => SR(0)
    );
\trn_rd_prev_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(40),
      Q => trn_rd_prev(40),
      R => SR(0)
    );
\trn_rd_prev_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(41),
      Q => trn_rd_prev(41),
      R => SR(0)
    );
\trn_rd_prev_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(42),
      Q => trn_rd_prev(42),
      R => SR(0)
    );
\trn_rd_prev_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(43),
      Q => trn_rd_prev(43),
      R => SR(0)
    );
\trn_rd_prev_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(44),
      Q => trn_rd_prev(44),
      R => SR(0)
    );
\trn_rd_prev_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(45),
      Q => trn_rd_prev(45),
      R => SR(0)
    );
\trn_rd_prev_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(46),
      Q => trn_rd_prev(46),
      R => SR(0)
    );
\trn_rd_prev_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(47),
      Q => trn_rd_prev(47),
      R => SR(0)
    );
\trn_rd_prev_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(48),
      Q => trn_rd_prev(48),
      R => SR(0)
    );
\trn_rd_prev_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(49),
      Q => trn_rd_prev(49),
      R => SR(0)
    );
\trn_rd_prev_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(4),
      Q => trn_rd_prev(4),
      R => SR(0)
    );
\trn_rd_prev_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(50),
      Q => trn_rd_prev(50),
      R => SR(0)
    );
\trn_rd_prev_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(51),
      Q => trn_rd_prev(51),
      R => SR(0)
    );
\trn_rd_prev_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(52),
      Q => trn_rd_prev(52),
      R => SR(0)
    );
\trn_rd_prev_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(53),
      Q => trn_rd_prev(53),
      R => SR(0)
    );
\trn_rd_prev_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(54),
      Q => trn_rd_prev(54),
      R => SR(0)
    );
\trn_rd_prev_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(55),
      Q => trn_rd_prev(55),
      R => SR(0)
    );
\trn_rd_prev_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(56),
      Q => trn_rd_prev(56),
      R => SR(0)
    );
\trn_rd_prev_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(57),
      Q => trn_rd_prev(57),
      R => SR(0)
    );
\trn_rd_prev_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(58),
      Q => trn_rd_prev(58),
      R => SR(0)
    );
\trn_rd_prev_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(59),
      Q => trn_rd_prev(59),
      R => SR(0)
    );
\trn_rd_prev_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(5),
      Q => trn_rd_prev(5),
      R => SR(0)
    );
\trn_rd_prev_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(60),
      Q => trn_rd_prev(60),
      R => SR(0)
    );
\trn_rd_prev_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(61),
      Q => trn_rd_prev(61),
      R => SR(0)
    );
\trn_rd_prev_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(62),
      Q => trn_rd_prev(62),
      R => SR(0)
    );
\trn_rd_prev_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(63),
      Q => trn_rd_prev(63),
      R => SR(0)
    );
\trn_rd_prev_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(6),
      Q => trn_rd_prev(6),
      R => SR(0)
    );
\trn_rd_prev_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(7),
      Q => trn_rd_prev(7),
      R => SR(0)
    );
\trn_rd_prev_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(8),
      Q => trn_rd_prev(8),
      R => SR(0)
    );
\trn_rd_prev_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => I10(9),
      Q => trn_rd_prev(9),
      R => SR(0)
    );
trn_rdst_rdy_xhdl4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF11010100110101"
    )
    port map (
      I0 => n_0_m_axis_rx_tvalid_xhdl2_i_2,
      I1 => n_0_reg_dsc_detect_reg,
      I2 => \^o2\,
      I3 => \^null_mux_sel\,
      I4 => m_axis_rx_tready,
      I5 => O6(0),
      O => n_0_trn_rdst_rdy_xhdl4_i_1
    );
trn_rdst_rdy_xhdl4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => n_0_trn_rdst_rdy_xhdl4_i_1,
      Q => \^o1\,
      R => SR(0)
    );
trn_recrc_err_prev_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => trn_recrc_err,
      Q => trn_recrc_err_prev,
      R => SR(0)
    );
trn_reof_prev_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => trn_reof,
      Q => trn_reof_prev,
      R => SR(0)
    );
trn_rerrfwd_prev_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => trn_rerrfwd,
      Q => trn_rerrfwd_prev,
      R => SR(0)
    );
\trn_rrem_prev_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => trn_rrem(0),
      Q => trn_rrem_prev,
      R => SR(0)
    );
trn_rsof_prev_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => trn_rsof,
      Q => trn_rsof_prev,
      R => SR(0)
    );
trn_rsrc_dsc_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => trn_rsrc_dsc,
      Q => trn_rsrc_dsc_d,
      R => SR(0)
    );
trn_rsrc_dsc_prev_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_0_reg_dsc_detect_reg,
      I1 => trn_rsrc_dsc,
      O => trn_rsrc_dsc_prev0
    );
trn_rsrc_dsc_prev_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => trn_rsrc_dsc_prev0,
      Q => trn_rsrc_dsc_prev,
      R => SR(0)
    );
trn_rsrc_rdy_prev_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \^o1\,
      D => rsrc_rdy_filtered10_out,
      Q => trn_rsrc_rdy_prev,
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_axi_basic_tx_pipeline is
  port (
    trn_teof : out STD_LOGIC;
    trn_tsrc_rdy : out STD_LOGIC;
    trn_trem : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    trn_tsof : out STD_LOGIC;
    O10 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tx_tlast : in STD_LOGIC;
    CLK : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    s_axis_tx_tvalid : in STD_LOGIC;
    s_axis_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    trn_tdst_rdy : in STD_LOGIC;
    s_axis_tx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tx_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end v7_pciev7_pcie_axi_basic_tx_pipeline;

architecture STRUCTURE of v7_pciev7_pcie_axi_basic_tx_pipeline is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \n_0_TNRTL_CTL_TRN_FLUSH.reg_disable_trn_i_1\ : STD_LOGIC;
  signal \n_0_trn_in_packet_i_1__0\ : STD_LOGIC;
  signal \n_0_trn_in_packet_i_2__0\ : STD_LOGIC;
  signal n_0_trn_in_packet_reg : STD_LOGIC;
  signal reg_tvalid : STD_LOGIC;
  signal \^trn_teof\ : STD_LOGIC;
  signal \^trn_tsrc_rdy\ : STD_LOGIC;
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  trn_teof <= \^trn_teof\;
  trn_tsrc_rdy <= \^trn_tsrc_rdy\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\TNRTL_CTL_TRN_FLUSH.reg_disable_trn_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F0004"
    )
    port map (
      I0 => I6,
      I1 => \^o1\,
      I2 => I2,
      I3 => SR(0),
      I4 => \^o2\,
      O => \n_0_TNRTL_CTL_TRN_FLUSH.reg_disable_trn_i_1\
    );
\TNRTL_CTL_TRN_FLUSH.reg_disable_trn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_TNRTL_CTL_TRN_FLUSH.reg_disable_trn_i_1\,
      Q => \^o2\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
axi_in_packet_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I1,
      Q => \^o1\,
      R => \<const0>\
    );
pcie_block_i_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => reg_tvalid,
      I1 => n_0_trn_in_packet_reg,
      O => trn_tsof
    );
\trn_in_packet_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BAFA0000AAAA"
    )
    port map (
      I0 => \n_0_trn_in_packet_i_2__0\,
      I1 => \^trn_teof\,
      I2 => n_0_trn_in_packet_reg,
      I3 => \^trn_tsrc_rdy\,
      I4 => SR(0),
      I5 => I6,
      O => \n_0_trn_in_packet_i_1__0\
    );
\trn_in_packet_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
    port map (
      I0 => n_0_trn_in_packet_reg,
      I1 => reg_tvalid,
      I2 => trn_tdst_rdy,
      I3 => \^trn_tsrc_rdy\,
      I4 => \^trn_teof\,
      O => \n_0_trn_in_packet_i_2__0\
    );
trn_in_packet_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_trn_in_packet_i_1__0\,
      Q => n_0_trn_in_packet_reg,
      R => \<const0>\
    );
\xhdl12.reg_tdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(0),
      Q => O10(0),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(10),
      Q => O10(10),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(11),
      Q => O10(11),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(12),
      Q => O10(12),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(13),
      Q => O10(13),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(14),
      Q => O10(14),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(15),
      Q => O10(15),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(16),
      Q => O10(16),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(17),
      Q => O10(17),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(18),
      Q => O10(18),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(19),
      Q => O10(19),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(1),
      Q => O10(1),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(20),
      Q => O10(20),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(21),
      Q => O10(21),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(22),
      Q => O10(22),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(23),
      Q => O10(23),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(24),
      Q => O10(24),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(25),
      Q => O10(25),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(26),
      Q => O10(26),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(27),
      Q => O10(27),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(28),
      Q => O10(28),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(29),
      Q => O10(29),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(2),
      Q => O10(2),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(30),
      Q => O10(30),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(31),
      Q => O10(31),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(32),
      Q => O10(32),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(33),
      Q => O10(33),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(34),
      Q => O10(34),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(35),
      Q => O10(35),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(36),
      Q => O10(36),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(37),
      Q => O10(37),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(38),
      Q => O10(38),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(39),
      Q => O10(39),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(3),
      Q => O10(3),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(40),
      Q => O10(40),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(41),
      Q => O10(41),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(42),
      Q => O10(42),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(43),
      Q => O10(43),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(44),
      Q => O10(44),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(45),
      Q => O10(45),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(46),
      Q => O10(46),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(47),
      Q => O10(47),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(48),
      Q => O10(48),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(49),
      Q => O10(49),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(4),
      Q => O10(4),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(50),
      Q => O10(50),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(51),
      Q => O10(51),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(52),
      Q => O10(52),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(53),
      Q => O10(53),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(54),
      Q => O10(54),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(55),
      Q => O10(55),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(56),
      Q => O10(56),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(57),
      Q => O10(57),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(58),
      Q => O10(58),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(59),
      Q => O10(59),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(5),
      Q => O10(5),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(60),
      Q => O10(60),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(61),
      Q => O10(61),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(62),
      Q => O10(62),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(63),
      Q => O10(63),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(6),
      Q => O10(6),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(7),
      Q => O10(7),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(8),
      Q => O10(8),
      R => SR(0)
    );
\xhdl12.reg_tdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tdata(9),
      Q => O10(9),
      R => SR(0)
    );
\xhdl12.reg_tkeep_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tkeep(0),
      Q => trn_trem(0),
      R => SR(0)
    );
\xhdl12.reg_tlast_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tlast,
      Q => \^trn_teof\,
      R => SR(0)
    );
\xhdl12.reg_tsrc_rdy_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => p_5_out,
      Q => \^trn_tsrc_rdy\,
      R => SR(0)
    );
\xhdl12.reg_tuser_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tuser(0),
      Q => O11(0),
      R => SR(0)
    );
\xhdl12.reg_tuser_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tuser(1),
      Q => O11(1),
      R => SR(0)
    );
\xhdl12.reg_tuser_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tuser(2),
      Q => O11(2),
      R => SR(0)
    );
\xhdl12.reg_tuser_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tuser(3),
      Q => O11(3),
      R => SR(0)
    );
\xhdl12.reg_tvalid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => s_axis_tx_tvalid,
      Q => reg_tvalid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_axi_basic_tx_thrtl_ctl is
  port (
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    trn_tcfg_gnt : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    cfg_pm_turnoff_ok_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_cfg_gnt : in STD_LOGIC;
    CLK : in STD_LOGIC;
    trn_tdst_rdy : in STD_LOGIC;
    I1 : in STD_LOGIC;
    cfg_turnoff_ok : in STD_LOGIC;
    tbuf_av_min_trig : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    s_axis_tx_tlast : in STD_LOGIC;
    s_axis_tx_tvalid : in STD_LOGIC;
    trn_tbuf_av : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I2 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    s_axis_tx_tdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tx_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    cfg_pcie_link_state : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_to_turnoff : in STD_LOGIC
  );
end v7_pciev7_pcie_axi_basic_tx_thrtl_ctl;

architecture STRUCTURE of v7_pciev7_pcie_axi_basic_tx_thrtl_ctl is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal CUR_STATE_A : STD_LOGIC;
  signal NEXT_STATE_A : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^cfg_pm_turnoff_ok_n\ : STD_LOGIC;
  signal cfg_turnoff_ok_pending : STD_LOGIC;
  signal lnk_up_thrtl : STD_LOGIC;
  signal n_0_CUR_STATE_A_i_2 : STD_LOGIC;
  signal n_0_cfg_turnoff_ok_pending_i_1 : STD_LOGIC;
  signal n_0_lnk_up_thrtl_i_1 : STD_LOGIC;
  signal n_0_pcie_block_i_i_44 : STD_LOGIC;
  signal n_0_ppm_L23_thrtl_i_1 : STD_LOGIC;
  signal n_0_reg_axi_in_pkt_i_1 : STD_LOGIC;
  signal \n_0_tbuf_gap_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_tbuf_gap_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_tbuf_gap_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_tbuf_gap_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_tbuf_gap_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_tbuf_gap_cnt_reg[2]\ : STD_LOGIC;
  signal n_0_tcfg_gnt_pending_i_1 : STD_LOGIC;
  signal n_0_tcfg_gnt_pending_reg : STD_LOGIC;
  signal \n_0_tcfg_req_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_tcfg_req_cnt[1]_i_1\ : STD_LOGIC;
  signal n_0_tcfg_req_thrtl_i_1 : STD_LOGIC;
  signal n_0_tcfg_req_thrtl_i_2 : STD_LOGIC;
  signal n_0_tready_thrtl_xhdl1_i_2 : STD_LOGIC;
  signal n_0_tready_thrtl_xhdl1_i_5 : STD_LOGIC;
  signal n_0_tready_thrtl_xhdl1_i_6 : STD_LOGIC;
  signal n_0_tready_thrtl_xhdl1_i_9 : STD_LOGIC;
  signal \n_0_xhdl12.xhdl14.xhdl15.reg_to_turnoff_i_1\ : STD_LOGIC;
  signal \n_0_xhdl17.reg_tx_ecrc_pkt_i_1\ : STD_LOGIC;
  signal \n_0_xhdl17.reg_tx_ecrc_pkt_i_2\ : STD_LOGIC;
  signal \n_0_xhdl17.reg_tx_ecrc_pkt_i_3\ : STD_LOGIC;
  signal \n_0_xhdl17.reg_tx_ecrc_pkt_reg\ : STD_LOGIC;
  signal ppm_L23_thrtl : STD_LOGIC;
  signal reg_axi_in_pkt : STD_LOGIC;
  signal reg_tcfg_gnt : STD_LOGIC;
  signal reg_to_turnoff : STD_LOGIC;
  signal reg_turnoff_ok : STD_LOGIC;
  signal tbuf_av_d : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tbuf_av_min_thrtl : STD_LOGIC;
  signal tcfg_req_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tcfg_req_thrtl : STD_LOGIC;
  signal tready_thrtl_xhdl10 : STD_LOGIC;
  signal \^trn_tcfg_gnt\ : STD_LOGIC;
  signal trn_tcfg_req_d : STD_LOGIC;
  signal trn_tdst_rdy_d : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CUR_STATE_A_i_1 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \TNRTL_CTL_TRN_FLUSH.reg_disable_trn_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of pcie_block_i_i_26 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of pcie_block_i_i_30 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of pcie_block_i_i_44 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of tbuf_av_gap_thrtl_i_4 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \tbuf_gap_cnt[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of tcfg_req_thrtl_i_2 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of tready_thrtl_xhdl1_i_5 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of tready_thrtl_xhdl1_i_8 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of tready_thrtl_xhdl1_i_9 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \xhdl17.reg_tx_ecrc_pkt_i_2\ : label is "soft_lutpair149";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O4 <= \^o4\;
  O7 <= \^o7\;
  cfg_pm_turnoff_ok_n <= \^cfg_pm_turnoff_ok_n\;
  trn_tcfg_gnt <= \^trn_tcfg_gnt\;
CUR_STATE_A_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AAA88AA8AAA"
    )
    port map (
      I0 => n_0_CUR_STATE_A_i_2,
      I1 => CUR_STATE_A,
      I2 => reg_axi_in_pkt,
      I3 => \^o1\,
      I4 => s_axis_tx_tvalid,
      I5 => s_axis_tx_tlast,
      O => NEXT_STATE_A
    );
CUR_STATE_A_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => tbuf_av_min_thrtl,
      I1 => tcfg_req_thrtl,
      I2 => \^o2\,
      I3 => ppm_L23_thrtl,
      I4 => \^o4\,
      I5 => lnk_up_thrtl,
      O => n_0_CUR_STATE_A_i_2
    );
CUR_STATE_A_reg: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => NEXT_STATE_A,
      Q => CUR_STATE_A,
      S => SR(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\TNRTL_CTL_TRN_FLUSH.reg_disable_trn_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => s_axis_tx_tlast,
      I1 => s_axis_tx_tvalid,
      I2 => \^o1\,
      O => O3
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
axi_in_packet_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13331000"
    )
    port map (
      I0 => s_axis_tx_tlast,
      I1 => SR(0),
      I2 => s_axis_tx_tvalid,
      I3 => \^o1\,
      I4 => I2,
      O => O5
    );
\cfg_pcie_link_state_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => cfg_pcie_link_state(0),
      Q => O12(0),
      R => SR(0)
    );
\cfg_pcie_link_state_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => cfg_pcie_link_state(1),
      Q => O12(1),
      R => SR(0)
    );
\cfg_pcie_link_state_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => cfg_pcie_link_state(2),
      Q => O12(2),
      R => SR(0)
    );
cfg_turnoff_ok_pending_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008888F888"
    )
    port map (
      I0 => cfg_turnoff_ok_pending,
      I1 => \^cfg_pm_turnoff_ok_n\,
      I2 => reg_to_turnoff,
      I3 => reg_turnoff_ok,
      I4 => ppm_L23_thrtl,
      I5 => SR(0),
      O => n_0_cfg_turnoff_ok_pending_i_1
    );
cfg_turnoff_ok_pending_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => n_0_cfg_turnoff_ok_pending_i_1,
      Q => cfg_turnoff_ok_pending,
      R => \<const0>\
    );
lnk_up_thrtl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
    port map (
      I0 => trn_tdst_rdy,
      I1 => lnk_up_thrtl,
      I2 => I6,
      I3 => SR(0),
      O => n_0_lnk_up_thrtl_i_1
    );
lnk_up_thrtl_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => n_0_lnk_up_thrtl_i_1,
      Q => lnk_up_thrtl,
      R => \<const0>\
    );
pcie_block_i_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FFF0DDD0DDD"
    )
    port map (
      I0 => ppm_L23_thrtl,
      I1 => n_0_pcie_block_i_i_44,
      I2 => CUR_STATE_A,
      I3 => cfg_turnoff_ok_pending,
      I4 => n_0_tcfg_gnt_pending_reg,
      I5 => tcfg_req_thrtl,
      O => \^cfg_pm_turnoff_ok_n\
    );
pcie_block_i_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
    port map (
      I0 => n_0_tcfg_gnt_pending_reg,
      I1 => CUR_STATE_A,
      I2 => n_0_pcie_block_i_i_44,
      I3 => tcfg_req_thrtl,
      O => \^trn_tcfg_gnt\
    );
pcie_block_i_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAABAAA"
    )
    port map (
      I0 => CUR_STATE_A,
      I1 => s_axis_tx_tlast,
      I2 => s_axis_tx_tvalid,
      I3 => \^o1\,
      I4 => reg_axi_in_pkt,
      O => n_0_pcie_block_i_i_44
    );
ppm_L1_thrtl_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I3,
      Q => \^o4\,
      R => \<const0>\
    );
ppm_L23_thrtl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
    port map (
      I0 => ppm_L23_thrtl,
      I1 => reg_to_turnoff,
      I2 => reg_turnoff_ok,
      I3 => SR(0),
      O => n_0_ppm_L23_thrtl_i_1
    );
ppm_L23_thrtl_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => n_0_ppm_L23_thrtl_i_1,
      Q => ppm_L23_thrtl,
      R => \<const0>\
    );
reg_axi_in_pkt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000AEA"
    )
    port map (
      I0 => reg_axi_in_pkt,
      I1 => \^o1\,
      I2 => s_axis_tx_tvalid,
      I3 => s_axis_tx_tlast,
      I4 => SR(0),
      O => n_0_reg_axi_in_pkt_i_1
    );
reg_axi_in_pkt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => n_0_reg_axi_in_pkt_i_1,
      Q => reg_axi_in_pkt,
      R => \<const0>\
    );
reg_tcfg_gnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => tx_cfg_gnt,
      Q => reg_tcfg_gnt,
      R => SR(0)
    );
\tbuf_av_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => trn_tbuf_av(0),
      Q => tbuf_av_d(0),
      R => SR(0)
    );
\tbuf_av_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => trn_tbuf_av(1),
      Q => tbuf_av_d(1),
      R => SR(0)
    );
\tbuf_av_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => trn_tbuf_av(2),
      Q => tbuf_av_d(2),
      R => SR(0)
    );
\tbuf_av_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => trn_tbuf_av(3),
      Q => Q(0),
      R => SR(0)
    );
\tbuf_av_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => trn_tbuf_av(4),
      Q => tbuf_av_d(4),
      R => SR(0)
    );
\tbuf_av_d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => trn_tbuf_av(5),
      Q => Q(1),
      R => SR(0)
    );
tbuf_av_gap_thrtl_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDDDDDDF"
    )
    port map (
      I0 => I5,
      I1 => SR(0),
      I2 => \n_0_tbuf_gap_cnt_reg[2]\,
      I3 => \n_0_tbuf_gap_cnt_reg[0]\,
      I4 => \n_0_tbuf_gap_cnt_reg[1]\,
      I5 => \^o7\,
      O => O6
    );
tbuf_av_gap_thrtl_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
    port map (
      I0 => tbuf_av_d(2),
      I1 => tbuf_av_d(0),
      I2 => tbuf_av_d(4),
      I3 => tbuf_av_d(1),
      I4 => trn_tbuf_av(1),
      O => O8
    );
tbuf_av_gap_thrtl_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I4,
      Q => \^o2\,
      R => \<const0>\
    );
tbuf_av_min_thrtl_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => tbuf_av_min_trig,
      Q => tbuf_av_min_thrtl,
      R => SR(0)
    );
\tbuf_gap_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077FF77F7"
    )
    port map (
      I0 => CUR_STATE_A,
      I1 => \^o2\,
      I2 => \n_0_tbuf_gap_cnt_reg[2]\,
      I3 => \n_0_tbuf_gap_cnt_reg[0]\,
      I4 => \n_0_tbuf_gap_cnt_reg[1]\,
      I5 => SR(0),
      O => \n_0_tbuf_gap_cnt[0]_i_1\
    );
\tbuf_gap_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000098000000"
    )
    port map (
      I0 => \n_0_tbuf_gap_cnt_reg[1]\,
      I1 => \n_0_tbuf_gap_cnt_reg[0]\,
      I2 => \n_0_tbuf_gap_cnt_reg[2]\,
      I3 => CUR_STATE_A,
      I4 => \^o2\,
      I5 => SR(0),
      O => \n_0_tbuf_gap_cnt[1]_i_1\
    );
\tbuf_gap_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0000000"
    )
    port map (
      I0 => \n_0_tbuf_gap_cnt_reg[1]\,
      I1 => \n_0_tbuf_gap_cnt_reg[0]\,
      I2 => \n_0_tbuf_gap_cnt_reg[2]\,
      I3 => CUR_STATE_A,
      I4 => \^o2\,
      I5 => SR(0),
      O => \n_0_tbuf_gap_cnt[2]_i_1\
    );
\tbuf_gap_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_tbuf_gap_cnt[0]_i_1\,
      Q => \n_0_tbuf_gap_cnt_reg[0]\,
      R => \<const0>\
    );
\tbuf_gap_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_tbuf_gap_cnt[1]_i_1\,
      Q => \n_0_tbuf_gap_cnt_reg[1]\,
      R => \<const0>\
    );
\tbuf_gap_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_tbuf_gap_cnt[2]_i_1\,
      Q => \n_0_tbuf_gap_cnt_reg[2]\,
      R => \<const0>\
    );
tcfg_gnt_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0202"
    )
    port map (
      I0 => I1,
      I1 => trn_tcfg_req_d,
      I2 => SR(0),
      I3 => \^trn_tcfg_gnt\,
      I4 => n_0_tcfg_gnt_pending_reg,
      O => n_0_tcfg_gnt_pending_i_1
    );
tcfg_gnt_pending_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => n_0_tcfg_gnt_pending_i_1,
      Q => n_0_tcfg_gnt_pending_reg,
      R => \<const0>\
    );
\tcfg_req_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000202"
    )
    port map (
      I0 => tcfg_req_cnt(1),
      I1 => tcfg_req_cnt(0),
      I2 => SR(0),
      I3 => trn_tcfg_req_d,
      I4 => I1,
      I5 => n_0_tcfg_gnt_pending_reg,
      O => \n_0_tcfg_req_cnt[0]_i_1\
    );
\tcfg_req_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBABABA"
    )
    port map (
      I0 => n_0_tcfg_gnt_pending_reg,
      I1 => trn_tcfg_req_d,
      I2 => I1,
      I3 => tcfg_req_cnt(0),
      I4 => tcfg_req_cnt(1),
      I5 => SR(0),
      O => \n_0_tcfg_req_cnt[1]_i_1\
    );
\tcfg_req_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_tcfg_req_cnt[0]_i_1\,
      Q => tcfg_req_cnt(0),
      R => \<const0>\
    );
\tcfg_req_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_tcfg_req_cnt[1]_i_1\,
      Q => tcfg_req_cnt(1),
      R => \<const0>\
    );
tcfg_req_thrtl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FBBB0000F000"
    )
    port map (
      I0 => n_0_tcfg_req_thrtl_i_2,
      I1 => trn_tdst_rdy,
      I2 => I1,
      I3 => reg_tcfg_gnt,
      I4 => SR(0),
      I5 => tcfg_req_thrtl,
      O => n_0_tcfg_req_thrtl_i_1
    );
tcfg_req_thrtl_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => trn_tdst_rdy_d,
      I1 => tcfg_req_cnt(1),
      I2 => tcfg_req_cnt(0),
      O => n_0_tcfg_req_thrtl_i_2
    );
tcfg_req_thrtl_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => n_0_tcfg_req_thrtl_i_1,
      Q => tcfg_req_thrtl,
      R => \<const0>\
    );
tready_thrtl_xhdl1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF04"
    )
    port map (
      I0 => n_0_tready_thrtl_xhdl1_i_2,
      I1 => I7,
      I2 => I8,
      I3 => n_0_tready_thrtl_xhdl1_i_5,
      I4 => n_0_tready_thrtl_xhdl1_i_6,
      O => tready_thrtl_xhdl10
    );
tready_thrtl_xhdl1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFFEAFFEAFF"
    )
    port map (
      I0 => I10,
      I1 => reg_to_turnoff,
      I2 => reg_turnoff_ok,
      I3 => I6,
      I4 => reg_tcfg_gnt,
      I5 => I1,
      O => n_0_tready_thrtl_xhdl1_i_2
    );
tready_thrtl_xhdl1_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007040"
    )
    port map (
      I0 => s_axis_tx_tlast,
      I1 => s_axis_tx_tvalid,
      I2 => \^o1\,
      I3 => reg_axi_in_pkt,
      I4 => CUR_STATE_A,
      O => n_0_tready_thrtl_xhdl1_i_5
    );
tready_thrtl_xhdl1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAAAAAAAAAAAAA"
    )
    port map (
      I0 => NEXT_STATE_A,
      I1 => n_0_tready_thrtl_xhdl1_i_9,
      I2 => \n_0_xhdl17.reg_tx_ecrc_pkt_reg\,
      I3 => s_axis_tx_tlast,
      I4 => s_axis_tx_tvalid,
      I5 => \^o1\,
      O => n_0_tready_thrtl_xhdl1_i_6
    );
tready_thrtl_xhdl1_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => trn_tdst_rdy,
      I1 => tcfg_req_thrtl,
      I2 => trn_tdst_rdy_d,
      I3 => tcfg_req_cnt(1),
      I4 => tcfg_req_cnt(0),
      O => \^o7\
    );
tready_thrtl_xhdl1_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF87"
    )
    port map (
      I0 => s_axis_tx_tdata(0),
      I1 => s_axis_tx_tdata(3),
      I2 => s_axis_tx_tdata(2),
      I3 => \n_0_xhdl17.reg_tx_ecrc_pkt_i_3\,
      O => n_0_tready_thrtl_xhdl1_i_9
    );
tready_thrtl_xhdl1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => tready_thrtl_xhdl10,
      Q => \^o1\,
      R => SR(0)
    );
trn_tcfg_req_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I1,
      Q => trn_tcfg_req_d,
      R => SR(0)
    );
trn_tdst_rdy_d_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => trn_tdst_rdy,
      Q => trn_tdst_rdy_d,
      S => SR(0)
    );
\xhdl12.reg_tsrc_rdy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => s_axis_tx_tvalid,
      I1 => \^o1\,
      I2 => I6,
      I3 => I9,
      O => p_5_out
    );
\xhdl12.xhdl14.reg_turnoff_ok_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => cfg_turnoff_ok,
      Q => reg_turnoff_ok,
      R => SR(0)
    );
\xhdl12.xhdl14.xhdl15.reg_to_turnoff_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => reg_to_turnoff,
      I1 => cfg_to_turnoff,
      I2 => SR(0),
      O => \n_0_xhdl12.xhdl14.xhdl15.reg_to_turnoff_i_1\
    );
\xhdl12.xhdl14.xhdl15.reg_to_turnoff_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_xhdl12.xhdl14.xhdl15.reg_to_turnoff_i_1\,
      Q => reg_to_turnoff,
      R => \<const0>\
    );
\xhdl17.reg_tx_ecrc_pkt_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BFFF0000AAAA"
    )
    port map (
      I0 => \n_0_xhdl17.reg_tx_ecrc_pkt_i_2\,
      I1 => s_axis_tx_tlast,
      I2 => s_axis_tx_tvalid,
      I3 => \^o1\,
      I4 => SR(0),
      I5 => \n_0_xhdl17.reg_tx_ecrc_pkt_reg\,
      O => \n_0_xhdl17.reg_tx_ecrc_pkt_i_1\
    );
\xhdl17.reg_tx_ecrc_pkt_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01101010"
    )
    port map (
      I0 => s_axis_tx_tlast,
      I1 => \n_0_xhdl17.reg_tx_ecrc_pkt_i_3\,
      I2 => s_axis_tx_tdata(2),
      I3 => s_axis_tx_tdata(3),
      I4 => s_axis_tx_tdata(0),
      O => \n_0_xhdl17.reg_tx_ecrc_pkt_i_2\
    );
\xhdl17.reg_tx_ecrc_pkt_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
    port map (
      I0 => s_axis_tx_tvalid,
      I1 => \^o1\,
      I2 => reg_axi_in_pkt,
      I3 => s_axis_tx_tuser(0),
      I4 => s_axis_tx_tdata(1),
      O => \n_0_xhdl17.reg_tx_ecrc_pkt_i_3\
    );
\xhdl17.reg_tx_ecrc_pkt_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_xhdl17.reg_tx_ecrc_pkt_i_1\,
      Q => \n_0_xhdl17.reg_tx_ecrc_pkt_reg\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_gt_rx_valid_filter_7x is
  port (
    O1 : out STD_LOGIC;
    pipe_rx2_elec_idle : out STD_LOGIC;
    pipe_rx2_phy_status : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rx2_char_is_k : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC;
    PIPE_PCLK : in STD_LOGIC;
    PIPE_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_PHYSTATUS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    PIPE_RXDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_RXDATAK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end v7_pciev7_pcie_gt_rx_valid_filter_7x;

architecture STRUCTURE of v7_pciev7_pcie_gt_rx_valid_filter_7x is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \n_0_gt_rxcharisk_q_reg[0]\ : STD_LOGIC;
  signal \n_0_gt_rxvalid_q_i_1__1\ : STD_LOGIC;
  signal \n_0_gt_rxvalid_q_i_3__0\ : STD_LOGIC;
  signal \n_0_gt_rxvalid_q_i_5__1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[0]_i_3__1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[1]_i_3__1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[2]_i_2__2\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[2]_i_3__1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[3]_i_3__2\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[3]_i_4__1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[4]_i_2__1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[4]_i_3__1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det_reg[0]\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det_reg[1]\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det_reg[2]\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det_reg[3]\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det_reg[4]\ : STD_LOGIC;
  signal \n_0_reg_symbol_after_eios_i_1__1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal symbol_after_eios : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_state_eios_det[2]_i_3__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \reg_state_eios_det[3]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \reg_state_eios_det[3]_i_4__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \reg_symbol_after_eios_i_1__1\ : label is "soft_lutpair1";
begin
  O1 <= \^o1\;
  O2(15 downto 0) <= \^o2\(15 downto 0);
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gt_rx_phy_status_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_PHYSTATUS(0),
      Q => pipe_rx2_phy_status,
      R => Q
    );
\gt_rx_status_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => D(0),
      Q => O5(0),
      R => Q
    );
\gt_rx_status_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => D(1),
      Q => O5(1),
      R => Q
    );
\gt_rx_status_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => D(2),
      Q => O5(2),
      R => Q
    );
\gt_rxcharisk_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATAK(0),
      Q => \n_0_gt_rxcharisk_q_reg[0]\,
      R => Q
    );
\gt_rxcharisk_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATAK(1),
      Q => p_0_in,
      R => Q
    );
\gt_rxdata_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(0),
      Q => \^o2\(0),
      R => Q
    );
\gt_rxdata_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(10),
      Q => \^o2\(10),
      R => Q
    );
\gt_rxdata_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(11),
      Q => \^o2\(11),
      R => Q
    );
\gt_rxdata_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(12),
      Q => \^o2\(12),
      R => Q
    );
\gt_rxdata_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(13),
      Q => \^o2\(13),
      R => Q
    );
\gt_rxdata_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(14),
      Q => \^o2\(14),
      R => Q
    );
\gt_rxdata_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(15),
      Q => \^o2\(15),
      R => Q
    );
\gt_rxdata_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(1),
      Q => \^o2\(1),
      R => Q
    );
\gt_rxdata_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(2),
      Q => \^o2\(2),
      R => Q
    );
\gt_rxdata_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(3),
      Q => \^o2\(3),
      R => Q
    );
\gt_rxdata_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(4),
      Q => \^o2\(4),
      R => Q
    );
\gt_rxdata_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(5),
      Q => \^o2\(5),
      R => Q
    );
\gt_rxdata_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(6),
      Q => \^o2\(6),
      R => Q
    );
\gt_rxdata_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(7),
      Q => \^o2\(7),
      R => Q
    );
\gt_rxdata_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(8),
      Q => \^o2\(8),
      R => Q
    );
\gt_rxdata_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(9),
      Q => \^o2\(9),
      R => Q
    );
gt_rxelecidle_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXELECIDLE(0),
      Q => pipe_rx2_elec_idle,
      R => Q
    );
\gt_rxvalid_q_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBF0000"
    )
    port map (
      I0 => \n_0_reg_state_eios_det_reg[0]\,
      I1 => \n_0_reg_state_eios_det[0]_i_3__1\,
      I2 => \n_0_reg_state_eios_det_reg[4]\,
      I3 => I1,
      I4 => I2,
      I5 => \n_0_gt_rxvalid_q_i_3__0\,
      O => \n_0_gt_rxvalid_q_i_1__1\
    );
\gt_rxvalid_q_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100540054"
    )
    port map (
      I0 => \n_0_gt_rxvalid_q_i_5__1\,
      I1 => \n_0_reg_state_eios_det_reg[1]\,
      I2 => \n_0_reg_state_eios_det_reg[3]\,
      I3 => \n_0_reg_state_eios_det[4]_i_2__1\,
      I4 => \n_0_reg_state_eios_det[3]_i_3__2\,
      I5 => \n_0_reg_state_eios_det_reg[2]\,
      O => \n_0_gt_rxvalid_q_i_3__0\
    );
\gt_rxvalid_q_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => \n_0_reg_state_eios_det_reg[3]\,
      I1 => \n_0_reg_state_eios_det_reg[1]\,
      I2 => \n_0_reg_state_eios_det_reg[4]\,
      I3 => \n_0_reg_state_eios_det_reg[0]\,
      O => \n_0_gt_rxvalid_q_i_5__1\
    );
gt_rxvalid_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => \n_0_gt_rxvalid_q_i_1__1\,
      Q => \^o1\,
      R => Q
    );
pcie_block_i_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^o1\,
      I1 => p_0_in,
      I2 => symbol_after_eios,
      O => pipe_rx2_char_is_k(1)
    );
pcie_block_i_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_gt_rxcharisk_q_reg[0]\,
      I1 => \^o1\,
      O => pipe_rx2_char_is_k(0)
    );
\reg_state_eios_det[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4F4FFF4F4F4"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[3]_i_2__1\,
      I1 => \n_0_reg_state_eios_det_reg[2]\,
      I2 => \n_0_reg_state_eios_det[0]_i_2__2\,
      I3 => \n_0_reg_state_eios_det[1]_i_2__1\,
      I4 => \n_0_reg_state_eios_det[0]_i_3__1\,
      I5 => \n_0_reg_state_eios_det[2]_i_2__2\,
      O => \n_0_reg_state_eios_det[0]_i_1__1\
    );
\reg_state_eios_det[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE8FFFCFFEB"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[4]_i_2__1\,
      I1 => \n_0_reg_state_eios_det_reg[3]\,
      I2 => \n_0_reg_state_eios_det_reg[1]\,
      I3 => \n_0_reg_state_eios_det_reg[4]\,
      I4 => \n_0_reg_state_eios_det_reg[0]\,
      I5 => \n_0_reg_state_eios_det_reg[2]\,
      O => \n_0_reg_state_eios_det[0]_i_2__2\
    );
\reg_state_eios_det[0]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_reg_state_eios_det_reg[2]\,
      I1 => \n_0_reg_state_eios_det_reg[3]\,
      I2 => \n_0_reg_state_eios_det_reg[1]\,
      O => \n_0_reg_state_eios_det[0]_i_3__1\
    );
\reg_state_eios_det[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_reg_state_eios_det_reg[4]\,
      I1 => \n_0_reg_state_eios_det_reg[0]\,
      I2 => \n_0_reg_state_eios_det_reg[2]\,
      I3 => \n_0_reg_state_eios_det_reg[3]\,
      I4 => \n_0_reg_state_eios_det_reg[1]\,
      I5 => \n_0_reg_state_eios_det[1]_i_2__1\,
      O => \n_0_reg_state_eios_det[1]_i_1__1\
    );
\reg_state_eios_det[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[3]_i_3__2\,
      I1 => \n_0_reg_state_eios_det[1]_i_3__1\,
      I2 => \^o2\(5),
      I3 => \n_0_gt_rxcharisk_q_reg[0]\,
      I4 => \^o2\(2),
      I5 => \^o2\(4),
      O => \n_0_reg_state_eios_det[1]_i_2__1\
    );
\reg_state_eios_det[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
    port map (
      I0 => \^o2\(3),
      I1 => \^o2\(1),
      I2 => \^o2\(6),
      I3 => \^o2\(7),
      I4 => \^o2\(0),
      O => \n_0_reg_state_eios_det[1]_i_3__1\
    );
\reg_state_eios_det[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[2]_i_2__2\,
      I1 => \n_0_reg_state_eios_det_reg[4]\,
      I2 => \n_0_reg_state_eios_det_reg[0]\,
      I3 => \n_0_reg_state_eios_det_reg[2]\,
      I4 => \n_0_reg_state_eios_det_reg[3]\,
      I5 => \n_0_reg_state_eios_det_reg[1]\,
      O => \n_0_reg_state_eios_det[2]_i_1__1\
    );
\reg_state_eios_det[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \^o2\(9),
      I1 => \^o2\(8),
      I2 => \n_0_reg_state_eios_det[2]_i_3__1\,
      I3 => \^o2\(10),
      I4 => \^o2\(12),
      O => \n_0_reg_state_eios_det[2]_i_2__2\
    );
\reg_state_eios_det[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => p_0_in,
      I1 => \^o2\(15),
      I2 => \^o2\(14),
      I3 => \^o2\(11),
      I4 => \^o2\(13),
      O => \n_0_reg_state_eios_det[2]_i_3__1\
    );
\reg_state_eios_det[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[3]_i_2__1\,
      I1 => \n_0_reg_state_eios_det_reg[2]\,
      I2 => \n_0_reg_state_eios_det_reg[0]\,
      I3 => \n_0_reg_state_eios_det_reg[4]\,
      O => \n_0_reg_state_eios_det[3]_i_1__1\
    );
\reg_state_eios_det[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[3]_i_3__2\,
      I1 => \n_0_reg_state_eios_det[4]_i_2__1\,
      I2 => \n_0_reg_state_eios_det_reg[3]\,
      I3 => \n_0_reg_state_eios_det_reg[1]\,
      O => \n_0_reg_state_eios_det[3]_i_2__1\
    );
\reg_state_eios_det[3]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
    port map (
      I0 => \^o2\(10),
      I1 => \^o2\(12),
      I2 => \n_0_reg_state_eios_det[3]_i_4__1\,
      I3 => \^o2\(9),
      I4 => \^o2\(8),
      O => \n_0_reg_state_eios_det[3]_i_3__2\
    );
\reg_state_eios_det[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => \^o2\(15),
      I1 => \^o2\(14),
      I2 => \^o2\(11),
      I3 => \^o2\(13),
      I4 => p_0_in,
      O => \n_0_reg_state_eios_det[3]_i_4__1\
    );
\reg_state_eios_det[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
    port map (
      I0 => \n_0_reg_state_eios_det_reg[0]\,
      I1 => \n_0_reg_state_eios_det_reg[4]\,
      I2 => \n_0_reg_state_eios_det_reg[3]\,
      I3 => \n_0_reg_state_eios_det_reg[1]\,
      I4 => \n_0_reg_state_eios_det[4]_i_2__1\,
      I5 => \n_0_reg_state_eios_det_reg[2]\,
      O => \n_0_reg_state_eios_det[4]_i_1__1\
    );
\reg_state_eios_det[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[4]_i_3__1\,
      I1 => \^o2\(6),
      I2 => \^o2\(0),
      I3 => \^o2\(7),
      I4 => \^o2\(1),
      I5 => \^o2\(3),
      O => \n_0_reg_state_eios_det[4]_i_2__1\
    );
\reg_state_eios_det[4]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \^o2\(5),
      I1 => \n_0_gt_rxcharisk_q_reg[0]\,
      I2 => \^o2\(2),
      I3 => \^o2\(4),
      O => \n_0_reg_state_eios_det[4]_i_3__1\
    );
\reg_state_eios_det_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => \n_0_reg_state_eios_det[0]_i_1__1\,
      Q => \n_0_reg_state_eios_det_reg[0]\,
      S => Q
    );
\reg_state_eios_det_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => \n_0_reg_state_eios_det[1]_i_1__1\,
      Q => \n_0_reg_state_eios_det_reg[1]\,
      R => Q
    );
\reg_state_eios_det_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => \n_0_reg_state_eios_det[2]_i_1__1\,
      Q => \n_0_reg_state_eios_det_reg[2]\,
      R => Q
    );
\reg_state_eios_det_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => \n_0_reg_state_eios_det[3]_i_1__1\,
      Q => \n_0_reg_state_eios_det_reg[3]\,
      R => Q
    );
\reg_state_eios_det_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => \n_0_reg_state_eios_det[4]_i_1__1\,
      Q => \n_0_reg_state_eios_det_reg[4]\,
      R => Q
    );
\reg_symbol_after_eios_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[3]_i_2__1\,
      I1 => \n_0_reg_state_eios_det_reg[2]\,
      I2 => \n_0_reg_state_eios_det_reg[0]\,
      I3 => \n_0_reg_state_eios_det_reg[4]\,
      O => \n_0_reg_symbol_after_eios_i_1__1\
    );
reg_symbol_after_eios_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => \n_0_reg_symbol_after_eios_i_1__1\,
      Q => symbol_after_eios,
      R => Q
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_gt_rx_valid_filter_7x_15 is
  port (
    O1 : out STD_LOGIC;
    pipe_rx0_elec_idle : out STD_LOGIC;
    pipe_rx0_phy_status : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rx0_char_is_k : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC;
    PIPE_PCLK : in STD_LOGIC;
    PIPE_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_PHYSTATUS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    PIPE_RXDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_RXDATAK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_gt_rx_valid_filter_7x_15 : entity is "v7_pcie_gt_rx_valid_filter_7x";
end v7_pciev7_pcie_gt_rx_valid_filter_7x_15;

architecture STRUCTURE of v7_pciev7_pcie_gt_rx_valid_filter_7x_15 is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \n_0_gt_rxcharisk_q_reg[0]\ : STD_LOGIC;
  signal n_0_gt_rxvalid_q_i_1 : STD_LOGIC;
  signal \n_0_gt_rxvalid_q_i_2__0\ : STD_LOGIC;
  signal \n_0_gt_rxvalid_q_i_5__0\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[0]_i_1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[0]_i_2\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[0]_i_3\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[1]_i_1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[1]_i_2\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[1]_i_3\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[2]_i_1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[2]_i_2\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[2]_i_3\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[3]_i_1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[3]_i_2\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[3]_i_3\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[3]_i_4\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[4]_i_1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[4]_i_2\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[4]_i_3\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det_reg[0]\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det_reg[1]\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det_reg[2]\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det_reg[3]\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det_reg[4]\ : STD_LOGIC;
  signal n_0_reg_symbol_after_eios_i_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal symbol_after_eios : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_state_eios_det[2]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \reg_state_eios_det[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \reg_state_eios_det[3]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of reg_symbol_after_eios_i_1 : label is "soft_lutpair3";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3(15 downto 0) <= \^o3\(15 downto 0);
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gt_rx_phy_status_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_PHYSTATUS(0),
      Q => pipe_rx0_phy_status,
      R => Q
    );
\gt_rx_status_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => D(0),
      Q => O4(0),
      R => Q
    );
\gt_rx_status_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => D(1),
      Q => O4(1),
      R => Q
    );
\gt_rx_status_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => D(2),
      Q => O4(2),
      R => Q
    );
\gt_rxcharisk_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATAK(0),
      Q => \n_0_gt_rxcharisk_q_reg[0]\,
      R => Q
    );
\gt_rxcharisk_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATAK(1),
      Q => p_0_in,
      R => Q
    );
\gt_rxdata_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(0),
      Q => \^o3\(0),
      R => Q
    );
\gt_rxdata_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(10),
      Q => \^o3\(10),
      R => Q
    );
\gt_rxdata_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(11),
      Q => \^o3\(11),
      R => Q
    );
\gt_rxdata_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(12),
      Q => \^o3\(12),
      R => Q
    );
\gt_rxdata_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(13),
      Q => \^o3\(13),
      R => Q
    );
\gt_rxdata_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(14),
      Q => \^o3\(14),
      R => Q
    );
\gt_rxdata_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(15),
      Q => \^o3\(15),
      R => Q
    );
\gt_rxdata_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(1),
      Q => \^o3\(1),
      R => Q
    );
\gt_rxdata_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(2),
      Q => \^o3\(2),
      R => Q
    );
\gt_rxdata_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(3),
      Q => \^o3\(3),
      R => Q
    );
\gt_rxdata_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(4),
      Q => \^o3\(4),
      R => Q
    );
\gt_rxdata_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(5),
      Q => \^o3\(5),
      R => Q
    );
\gt_rxdata_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(6),
      Q => \^o3\(6),
      R => Q
    );
\gt_rxdata_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(7),
      Q => \^o3\(7),
      R => Q
    );
\gt_rxdata_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(8),
      Q => \^o3\(8),
      R => Q
    );
\gt_rxdata_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXDATA(9),
      Q => \^o3\(9),
      R => Q
    );
gt_rxelecidle_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => PIPE_RXELECIDLE(0),
      Q => pipe_rx0_elec_idle,
      R => Q
    );
gt_rxvalid_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8AAAA"
    )
    port map (
      I0 => \n_0_gt_rxvalid_q_i_2__0\,
      I1 => \n_0_reg_state_eios_det_reg[2]\,
      I2 => \n_0_reg_state_eios_det[0]_i_2\,
      I3 => \n_0_reg_state_eios_det_reg[0]\,
      I4 => \n_0_reg_state_eios_det_reg[4]\,
      I5 => \^o2\,
      O => n_0_gt_rxvalid_q_i_1
    );
\gt_rxvalid_q_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA88AAA2"
    )
    port map (
      I0 => I1,
      I1 => \n_0_reg_state_eios_det_reg[2]\,
      I2 => \n_0_reg_state_eios_det[3]_i_3\,
      I3 => \n_0_reg_state_eios_det[4]_i_2\,
      I4 => \n_0_reg_state_eios_det[0]_i_2\,
      I5 => \n_0_gt_rxvalid_q_i_5__0\,
      O => \n_0_gt_rxvalid_q_i_2__0\
    );
gt_rxvalid_q_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
    port map (
      I0 => I2(4),
      I1 => I2(3),
      I2 => I2(0),
      I3 => I2(2),
      I4 => I2(5),
      I5 => I2(1),
      O => \^o2\
    );
\gt_rxvalid_q_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => \n_0_reg_state_eios_det_reg[3]\,
      I1 => \n_0_reg_state_eios_det_reg[1]\,
      I2 => \n_0_reg_state_eios_det_reg[4]\,
      I3 => \n_0_reg_state_eios_det_reg[0]\,
      O => \n_0_gt_rxvalid_q_i_5__0\
    );
gt_rxvalid_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => n_0_gt_rxvalid_q_i_1,
      Q => \^o1\,
      R => Q
    );
pcie_block_i_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^o1\,
      I1 => p_0_in,
      I2 => symbol_after_eios,
      O => pipe_rx0_char_is_k(1)
    );
pcie_block_i_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_gt_rxcharisk_q_reg[0]\,
      I1 => \^o1\,
      O => pipe_rx0_char_is_k(0)
    );
\reg_state_eios_det[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0002CCCE"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[1]_i_2\,
      I1 => \n_0_reg_state_eios_det_reg[2]\,
      I2 => \n_0_reg_state_eios_det[0]_i_2\,
      I3 => \n_0_reg_state_eios_det[2]_i_2\,
      I4 => \n_0_reg_state_eios_det[3]_i_2\,
      I5 => \n_0_reg_state_eios_det[0]_i_3\,
      O => \n_0_reg_state_eios_det[0]_i_1\
    );
\reg_state_eios_det[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_reg_state_eios_det_reg[1]\,
      I1 => \n_0_reg_state_eios_det_reg[3]\,
      O => \n_0_reg_state_eios_det[0]_i_2\
    );
\reg_state_eios_det[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFFE8FFEB"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[4]_i_2\,
      I1 => \n_0_reg_state_eios_det_reg[3]\,
      I2 => \n_0_reg_state_eios_det_reg[1]\,
      I3 => \n_0_reg_state_eios_det_reg[4]\,
      I4 => \n_0_reg_state_eios_det_reg[2]\,
      I5 => \n_0_reg_state_eios_det_reg[0]\,
      O => \n_0_reg_state_eios_det[0]_i_3\
    );
\reg_state_eios_det[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_reg_state_eios_det_reg[4]\,
      I1 => \n_0_reg_state_eios_det_reg[0]\,
      I2 => \n_0_reg_state_eios_det_reg[2]\,
      I3 => \n_0_reg_state_eios_det_reg[3]\,
      I4 => \n_0_reg_state_eios_det_reg[1]\,
      I5 => \n_0_reg_state_eios_det[1]_i_2\,
      O => \n_0_reg_state_eios_det[1]_i_1\
    );
\reg_state_eios_det[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[3]_i_3\,
      I1 => \n_0_reg_state_eios_det[1]_i_3\,
      I2 => \^o3\(5),
      I3 => \n_0_gt_rxcharisk_q_reg[0]\,
      I4 => \^o3\(2),
      I5 => \^o3\(4),
      O => \n_0_reg_state_eios_det[1]_i_2\
    );
\reg_state_eios_det[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
    port map (
      I0 => \^o3\(3),
      I1 => \^o3\(1),
      I2 => \^o3\(6),
      I3 => \^o3\(7),
      I4 => \^o3\(0),
      O => \n_0_reg_state_eios_det[1]_i_3\
    );
\reg_state_eios_det[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[2]_i_2\,
      I1 => \n_0_reg_state_eios_det_reg[4]\,
      I2 => \n_0_reg_state_eios_det_reg[0]\,
      I3 => \n_0_reg_state_eios_det_reg[2]\,
      I4 => \n_0_reg_state_eios_det_reg[3]\,
      I5 => \n_0_reg_state_eios_det_reg[1]\,
      O => \n_0_reg_state_eios_det[2]_i_1\
    );
\reg_state_eios_det[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \^o3\(9),
      I1 => \^o3\(8),
      I2 => \^o3\(11),
      I3 => \n_0_reg_state_eios_det[2]_i_3\,
      O => \n_0_reg_state_eios_det[2]_i_2\
    );
\reg_state_eios_det[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
    port map (
      I0 => \^o3\(10),
      I1 => \^o3\(12),
      I2 => \^o3\(14),
      I3 => \^o3\(13),
      I4 => p_0_in,
      I5 => \^o3\(15),
      O => \n_0_reg_state_eios_det[2]_i_3\
    );
\reg_state_eios_det[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[3]_i_2\,
      I1 => \n_0_reg_state_eios_det_reg[2]\,
      I2 => \n_0_reg_state_eios_det_reg[0]\,
      I3 => \n_0_reg_state_eios_det_reg[4]\,
      O => \n_0_reg_state_eios_det[3]_i_1\
    );
\reg_state_eios_det[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[3]_i_3\,
      I1 => \n_0_reg_state_eios_det[4]_i_2\,
      I2 => \n_0_reg_state_eios_det_reg[3]\,
      I3 => \n_0_reg_state_eios_det_reg[1]\,
      O => \n_0_reg_state_eios_det[3]_i_2\
    );
\reg_state_eios_det[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
    port map (
      I0 => \^o3\(9),
      I1 => \^o3\(8),
      I2 => \^o3\(11),
      I3 => \n_0_reg_state_eios_det[3]_i_4\,
      O => \n_0_reg_state_eios_det[3]_i_3\
    );
\reg_state_eios_det[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => \^o3\(15),
      I1 => \^o3\(13),
      I2 => p_0_in,
      I3 => \^o3\(14),
      I4 => \^o3\(10),
      I5 => \^o3\(12),
      O => \n_0_reg_state_eios_det[3]_i_4\
    );
\reg_state_eios_det[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
    port map (
      I0 => \n_0_reg_state_eios_det_reg[0]\,
      I1 => \n_0_reg_state_eios_det_reg[4]\,
      I2 => \n_0_reg_state_eios_det_reg[3]\,
      I3 => \n_0_reg_state_eios_det_reg[1]\,
      I4 => \n_0_reg_state_eios_det[4]_i_2\,
      I5 => \n_0_reg_state_eios_det_reg[2]\,
      O => \n_0_reg_state_eios_det[4]_i_1\
    );
\reg_state_eios_det[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[4]_i_3\,
      I1 => \^o3\(6),
      I2 => \^o3\(0),
      I3 => \^o3\(7),
      I4 => \^o3\(1),
      I5 => \^o3\(3),
      O => \n_0_reg_state_eios_det[4]_i_2\
    );
\reg_state_eios_det[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \^o3\(5),
      I1 => \n_0_gt_rxcharisk_q_reg[0]\,
      I2 => \^o3\(2),
      I3 => \^o3\(4),
      O => \n_0_reg_state_eios_det[4]_i_3\
    );
\reg_state_eios_det_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => \n_0_reg_state_eios_det[0]_i_1\,
      Q => \n_0_reg_state_eios_det_reg[0]\,
      S => Q
    );
\reg_state_eios_det_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => \n_0_reg_state_eios_det[1]_i_1\,
      Q => \n_0_reg_state_eios_det_reg[1]\,
      R => Q
    );
\reg_state_eios_det_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => \n_0_reg_state_eios_det[2]_i_1\,
      Q => \n_0_reg_state_eios_det_reg[2]\,
      R => Q
    );
\reg_state_eios_det_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => \n_0_reg_state_eios_det[3]_i_1\,
      Q => \n_0_reg_state_eios_det_reg[3]\,
      R => Q
    );
\reg_state_eios_det_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => \n_0_reg_state_eios_det[4]_i_1\,
      Q => \n_0_reg_state_eios_det_reg[4]\,
      R => Q
    );
reg_symbol_after_eios_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[3]_i_2\,
      I1 => \n_0_reg_state_eios_det_reg[2]\,
      I2 => \n_0_reg_state_eios_det_reg[0]\,
      I3 => \n_0_reg_state_eios_det_reg[4]\,
      O => n_0_reg_symbol_after_eios_i_1
    );
reg_symbol_after_eios_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => PIPE_PCLK,
      CE => \<const1>\,
      D => n_0_reg_symbol_after_eios_i_1,
      Q => symbol_after_eios,
      R => Q
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_gt_rx_valid_filter_7x_16 is
  port (
    O1 : out STD_LOGIC;
    pipe_rx1_elec_idle : out STD_LOGIC;
    pipe_rx1_phy_status : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rx1_char_is_k : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC;
    CLK : in STD_LOGIC;
    PIPE_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_PHYSTATUS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_gt_rx_valid_filter_7x_16 : entity is "v7_pcie_gt_rx_valid_filter_7x";
end v7_pciev7_pcie_gt_rx_valid_filter_7x_16;

architecture STRUCTURE of v7_pciev7_pcie_gt_rx_valid_filter_7x_16 is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \n_0_gt_rxcharisk_q_reg[0]\ : STD_LOGIC;
  signal \n_0_gt_rxvalid_q_i_1__0\ : STD_LOGIC;
  signal \n_0_gt_rxvalid_q_i_2__1\ : STD_LOGIC;
  signal \n_0_gt_rxvalid_q_i_4__0\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[1]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[1]_i_4\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det_reg[0]\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det_reg[1]\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det_reg[2]\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det_reg[3]\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det_reg[4]\ : STD_LOGIC;
  signal \n_0_reg_symbol_after_eios_i_1__0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal symbol_after_eios : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_state_eios_det[1]_i_3__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \reg_state_eios_det[2]_i_2__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \reg_state_eios_det[3]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \reg_symbol_after_eios_i_1__0\ : label is "soft_lutpair129";
begin
  O1 <= \^o1\;
  O2(15 downto 0) <= \^o2\(15 downto 0);
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gt_rx_phy_status_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => PIPE_PHYSTATUS(0),
      Q => pipe_rx1_phy_status,
      R => Q
    );
\gt_rx_status_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I4(0),
      Q => O4(0),
      R => Q
    );
\gt_rx_status_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I4(1),
      Q => O4(1),
      R => Q
    );
\gt_rx_status_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I4(2),
      Q => O4(2),
      R => Q
    );
\gt_rxcharisk_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I3(0),
      Q => \n_0_gt_rxcharisk_q_reg[0]\,
      R => Q
    );
\gt_rxcharisk_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I3(1),
      Q => p_0_in,
      R => Q
    );
\gt_rxdata_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => D(0),
      Q => \^o2\(0),
      R => Q
    );
\gt_rxdata_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => D(10),
      Q => \^o2\(10),
      R => Q
    );
\gt_rxdata_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => D(11),
      Q => \^o2\(11),
      R => Q
    );
\gt_rxdata_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => D(12),
      Q => \^o2\(12),
      R => Q
    );
\gt_rxdata_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => D(13),
      Q => \^o2\(13),
      R => Q
    );
\gt_rxdata_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => D(14),
      Q => \^o2\(14),
      R => Q
    );
\gt_rxdata_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => D(15),
      Q => \^o2\(15),
      R => Q
    );
\gt_rxdata_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => D(1),
      Q => \^o2\(1),
      R => Q
    );
\gt_rxdata_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => D(2),
      Q => \^o2\(2),
      R => Q
    );
\gt_rxdata_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => D(3),
      Q => \^o2\(3),
      R => Q
    );
\gt_rxdata_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => D(4),
      Q => \^o2\(4),
      R => Q
    );
\gt_rxdata_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => D(5),
      Q => \^o2\(5),
      R => Q
    );
\gt_rxdata_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => D(6),
      Q => \^o2\(6),
      R => Q
    );
\gt_rxdata_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => D(7),
      Q => \^o2\(7),
      R => Q
    );
\gt_rxdata_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => D(8),
      Q => \^o2\(8),
      R => Q
    );
\gt_rxdata_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => D(9),
      Q => \^o2\(9),
      R => Q
    );
gt_rxelecidle_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => PIPE_RXELECIDLE(0),
      Q => pipe_rx1_elec_idle,
      R => Q
    );
\gt_rxvalid_q_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
    port map (
      I0 => I1,
      I1 => \n_0_reg_state_eios_det_reg[4]\,
      I2 => \n_0_reg_state_eios_det_reg[0]\,
      I3 => \n_0_reg_state_eios_det[0]_i_2__0\,
      I4 => \n_0_reg_state_eios_det_reg[2]\,
      I5 => \n_0_gt_rxvalid_q_i_2__1\,
      O => \n_0_gt_rxvalid_q_i_1__0\
    );
\gt_rxvalid_q_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA88AAA2"
    )
    port map (
      I0 => I2,
      I1 => \n_0_reg_state_eios_det_reg[2]\,
      I2 => \n_0_reg_state_eios_det[1]_i_3__0\,
      I3 => \n_0_reg_state_eios_det[4]_i_2__0\,
      I4 => \n_0_reg_state_eios_det[0]_i_2__0\,
      I5 => \n_0_gt_rxvalid_q_i_4__0\,
      O => \n_0_gt_rxvalid_q_i_2__1\
    );
\gt_rxvalid_q_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => \n_0_reg_state_eios_det_reg[3]\,
      I1 => \n_0_reg_state_eios_det_reg[1]\,
      I2 => \n_0_reg_state_eios_det_reg[4]\,
      I3 => \n_0_reg_state_eios_det_reg[0]\,
      O => \n_0_gt_rxvalid_q_i_4__0\
    );
gt_rxvalid_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_gt_rxvalid_q_i_1__0\,
      Q => \^o1\,
      R => Q
    );
pcie_block_i_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^o1\,
      I1 => p_0_in,
      I2 => symbol_after_eios,
      O => pipe_rx1_char_is_k(1)
    );
pcie_block_i_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_gt_rxcharisk_q_reg[0]\,
      I1 => \^o1\,
      O => pipe_rx1_char_is_k(0)
    );
\reg_state_eios_det[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0002CCCE"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[1]_i_2__0\,
      I1 => \n_0_reg_state_eios_det_reg[2]\,
      I2 => \n_0_reg_state_eios_det[0]_i_2__0\,
      I3 => \n_0_reg_state_eios_det[2]_i_2__0\,
      I4 => \n_0_reg_state_eios_det[3]_i_2__0\,
      I5 => \n_0_reg_state_eios_det[0]_i_3__0\,
      O => \n_0_reg_state_eios_det[0]_i_1__0\
    );
\reg_state_eios_det[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_reg_state_eios_det_reg[1]\,
      I1 => \n_0_reg_state_eios_det_reg[3]\,
      O => \n_0_reg_state_eios_det[0]_i_2__0\
    );
\reg_state_eios_det[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFFE8FFEB"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[4]_i_2__0\,
      I1 => \n_0_reg_state_eios_det_reg[3]\,
      I2 => \n_0_reg_state_eios_det_reg[1]\,
      I3 => \n_0_reg_state_eios_det_reg[4]\,
      I4 => \n_0_reg_state_eios_det_reg[2]\,
      I5 => \n_0_reg_state_eios_det_reg[0]\,
      O => \n_0_reg_state_eios_det[0]_i_3__0\
    );
\reg_state_eios_det[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_reg_state_eios_det_reg[4]\,
      I1 => \n_0_reg_state_eios_det_reg[0]\,
      I2 => \n_0_reg_state_eios_det_reg[2]\,
      I3 => \n_0_reg_state_eios_det_reg[3]\,
      I4 => \n_0_reg_state_eios_det_reg[1]\,
      I5 => \n_0_reg_state_eios_det[1]_i_2__0\,
      O => \n_0_reg_state_eios_det[1]_i_1__0\
    );
\reg_state_eios_det[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[1]_i_3__0\,
      I1 => \n_0_reg_state_eios_det[1]_i_4\,
      I2 => \^o2\(5),
      I3 => \n_0_gt_rxcharisk_q_reg[0]\,
      I4 => \^o2\(2),
      I5 => \^o2\(4),
      O => \n_0_reg_state_eios_det[1]_i_2__0\
    );
\reg_state_eios_det[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
    port map (
      I0 => p_0_in,
      I1 => \^o2\(14),
      I2 => \^o2\(15),
      I3 => \n_0_reg_state_eios_det[3]_i_3__0\,
      O => \n_0_reg_state_eios_det[1]_i_3__0\
    );
\reg_state_eios_det[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
    port map (
      I0 => \^o2\(3),
      I1 => \^o2\(1),
      I2 => \^o2\(6),
      I3 => \^o2\(7),
      I4 => \^o2\(0),
      O => \n_0_reg_state_eios_det[1]_i_4\
    );
\reg_state_eios_det[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[2]_i_2__0\,
      I1 => \n_0_reg_state_eios_det_reg[4]\,
      I2 => \n_0_reg_state_eios_det_reg[0]\,
      I3 => \n_0_reg_state_eios_det_reg[2]\,
      I4 => \n_0_reg_state_eios_det_reg[3]\,
      I5 => \n_0_reg_state_eios_det_reg[1]\,
      O => \n_0_reg_state_eios_det[2]_i_1__0\
    );
\reg_state_eios_det[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[3]_i_3__0\,
      I1 => \^o2\(15),
      I2 => \^o2\(14),
      I3 => p_0_in,
      O => \n_0_reg_state_eios_det[2]_i_2__0\
    );
\reg_state_eios_det[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[3]_i_2__0\,
      I1 => \n_0_reg_state_eios_det_reg[2]\,
      I2 => \n_0_reg_state_eios_det_reg[0]\,
      I3 => \n_0_reg_state_eios_det_reg[4]\,
      O => \n_0_reg_state_eios_det[3]_i_1__0\
    );
\reg_state_eios_det[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      I0 => p_0_in,
      I1 => \^o2\(14),
      I2 => \^o2\(15),
      I3 => \n_0_reg_state_eios_det[3]_i_3__0\,
      I4 => \n_0_reg_state_eios_det[4]_i_2__0\,
      I5 => \n_0_reg_state_eios_det[0]_i_2__0\,
      O => \n_0_reg_state_eios_det[3]_i_2__0\
    );
\reg_state_eios_det[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
    port map (
      I0 => \^o2\(13),
      I1 => \^o2\(11),
      I2 => \^o2\(12),
      I3 => \^o2\(10),
      I4 => \^o2\(8),
      I5 => \^o2\(9),
      O => \n_0_reg_state_eios_det[3]_i_3__0\
    );
\reg_state_eios_det[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
    port map (
      I0 => \n_0_reg_state_eios_det_reg[0]\,
      I1 => \n_0_reg_state_eios_det_reg[4]\,
      I2 => \n_0_reg_state_eios_det_reg[3]\,
      I3 => \n_0_reg_state_eios_det_reg[1]\,
      I4 => \n_0_reg_state_eios_det[4]_i_2__0\,
      I5 => \n_0_reg_state_eios_det_reg[2]\,
      O => \n_0_reg_state_eios_det[4]_i_1__0\
    );
\reg_state_eios_det[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[4]_i_3__0\,
      I1 => \^o2\(6),
      I2 => \^o2\(0),
      I3 => \^o2\(7),
      I4 => \^o2\(1),
      I5 => \^o2\(3),
      O => \n_0_reg_state_eios_det[4]_i_2__0\
    );
\reg_state_eios_det[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \^o2\(5),
      I1 => \n_0_gt_rxcharisk_q_reg[0]\,
      I2 => \^o2\(2),
      I3 => \^o2\(4),
      O => \n_0_reg_state_eios_det[4]_i_3__0\
    );
\reg_state_eios_det_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_reg_state_eios_det[0]_i_1__0\,
      Q => \n_0_reg_state_eios_det_reg[0]\,
      S => Q
    );
\reg_state_eios_det_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_reg_state_eios_det[1]_i_1__0\,
      Q => \n_0_reg_state_eios_det_reg[1]\,
      R => Q
    );
\reg_state_eios_det_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_reg_state_eios_det[2]_i_1__0\,
      Q => \n_0_reg_state_eios_det_reg[2]\,
      R => Q
    );
\reg_state_eios_det_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_reg_state_eios_det[3]_i_1__0\,
      Q => \n_0_reg_state_eios_det_reg[3]\,
      R => Q
    );
\reg_state_eios_det_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_reg_state_eios_det[4]_i_1__0\,
      Q => \n_0_reg_state_eios_det_reg[4]\,
      R => Q
    );
\reg_symbol_after_eios_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[3]_i_2__0\,
      I1 => \n_0_reg_state_eios_det_reg[2]\,
      I2 => \n_0_reg_state_eios_det_reg[0]\,
      I3 => \n_0_reg_state_eios_det_reg[4]\,
      O => \n_0_reg_symbol_after_eios_i_1__0\
    );
reg_symbol_after_eios_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_reg_symbol_after_eios_i_1__0\,
      Q => symbol_after_eios,
      R => Q
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_gt_rx_valid_filter_7x_17 is
  port (
    O1 : out STD_LOGIC;
    pipe_rx3_elec_idle : out STD_LOGIC;
    pipe_rx3_phy_status : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rx3_char_is_k : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC;
    I1 : in STD_LOGIC;
    PIPE_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_PHYSTATUS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_gt_rx_valid_filter_7x_17 : entity is "v7_pcie_gt_rx_valid_filter_7x";
end v7_pciev7_pcie_gt_rx_valid_filter_7x_17;

architecture STRUCTURE of v7_pciev7_pcie_gt_rx_valid_filter_7x_17 is
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \n_0_gt_rxcharisk_q_reg[0]\ : STD_LOGIC;
  signal \n_0_gt_rxvalid_q_i_1__2\ : STD_LOGIC;
  signal n_0_gt_rxvalid_q_i_2 : STD_LOGIC;
  signal \n_0_gt_rxvalid_q_i_4__2\ : STD_LOGIC;
  signal \n_0_gt_rxvalid_q_i_5__2\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[0]_i_3__2\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[1]_i_3__2\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[2]_i_2__1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[2]_i_3__0\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[3]_i_3__1\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[4]_i_2__2\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det[4]_i_3__2\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det_reg[0]\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det_reg[1]\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det_reg[2]\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det_reg[3]\ : STD_LOGIC;
  signal \n_0_reg_state_eios_det_reg[4]\ : STD_LOGIC;
  signal \n_0_reg_symbol_after_eios_i_1__2\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal symbol_after_eios : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gt_rxvalid_q_i_4__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \reg_state_eios_det[0]_i_2__1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \reg_state_eios_det[2]_i_2__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \reg_state_eios_det[3]_i_3__1\ : label is "soft_lutpair131";
begin
  O1 <= \^o1\;
  O6(15 downto 0) <= \^o6\(15 downto 0);
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gt_rx_phy_status_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => PIPE_PHYSTATUS(0),
      Q => pipe_rx3_phy_status,
      R => Q
    );
\gt_rx_status_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => I5(0),
      Q => O7(0),
      R => Q
    );
\gt_rx_status_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => I5(1),
      Q => O7(1),
      R => Q
    );
\gt_rx_status_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => I5(2),
      Q => O7(2),
      R => Q
    );
\gt_rxcharisk_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => I4(0),
      Q => \n_0_gt_rxcharisk_q_reg[0]\,
      R => Q
    );
\gt_rxcharisk_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => I4(1),
      Q => p_0_in,
      R => Q
    );
\gt_rxdata_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(0),
      Q => \^o6\(0),
      R => Q
    );
\gt_rxdata_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(10),
      Q => \^o6\(10),
      R => Q
    );
\gt_rxdata_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(11),
      Q => \^o6\(11),
      R => Q
    );
\gt_rxdata_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(12),
      Q => \^o6\(12),
      R => Q
    );
\gt_rxdata_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(13),
      Q => \^o6\(13),
      R => Q
    );
\gt_rxdata_q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(14),
      Q => \^o6\(14),
      R => Q
    );
\gt_rxdata_q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(15),
      Q => \^o6\(15),
      R => Q
    );
\gt_rxdata_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(1),
      Q => \^o6\(1),
      R => Q
    );
\gt_rxdata_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(2),
      Q => \^o6\(2),
      R => Q
    );
\gt_rxdata_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(3),
      Q => \^o6\(3),
      R => Q
    );
\gt_rxdata_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(4),
      Q => \^o6\(4),
      R => Q
    );
\gt_rxdata_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(5),
      Q => \^o6\(5),
      R => Q
    );
\gt_rxdata_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(6),
      Q => \^o6\(6),
      R => Q
    );
\gt_rxdata_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(7),
      Q => \^o6\(7),
      R => Q
    );
\gt_rxdata_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(8),
      Q => \^o6\(8),
      R => Q
    );
\gt_rxdata_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(9),
      Q => \^o6\(9),
      R => Q
    );
gt_rxelecidle_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => PIPE_RXELECIDLE(0),
      Q => pipe_rx3_elec_idle,
      R => Q
    );
\gt_rxvalid_q_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440444444"
    )
    port map (
      I0 => n_0_gt_rxvalid_q_i_2,
      I1 => I2,
      I2 => I3,
      I3 => \n_0_reg_state_eios_det_reg[4]\,
      I4 => \n_0_gt_rxvalid_q_i_4__2\,
      I5 => \n_0_reg_state_eios_det_reg[0]\,
      O => \n_0_gt_rxvalid_q_i_1__2\
    );
gt_rxvalid_q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100540054"
    )
    port map (
      I0 => \n_0_gt_rxvalid_q_i_5__2\,
      I1 => \n_0_reg_state_eios_det_reg[1]\,
      I2 => \n_0_reg_state_eios_det_reg[3]\,
      I3 => \n_0_reg_state_eios_det[4]_i_2__2\,
      I4 => \n_0_reg_state_eios_det[3]_i_3__1\,
      I5 => \n_0_reg_state_eios_det_reg[2]\,
      O => n_0_gt_rxvalid_q_i_2
    );
\gt_rxvalid_q_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_reg_state_eios_det_reg[2]\,
      I1 => \n_0_reg_state_eios_det_reg[3]\,
      I2 => \n_0_reg_state_eios_det_reg[1]\,
      O => \n_0_gt_rxvalid_q_i_4__2\
    );
\gt_rxvalid_q_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => \n_0_reg_state_eios_det_reg[4]\,
      I1 => \n_0_reg_state_eios_det_reg[0]\,
      I2 => \n_0_reg_state_eios_det_reg[3]\,
      I3 => \n_0_reg_state_eios_det_reg[1]\,
      O => \n_0_gt_rxvalid_q_i_5__2\
    );
gt_rxvalid_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_gt_rxvalid_q_i_1__2\,
      Q => \^o1\,
      R => Q
    );
pcie_block_i_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^o1\,
      I1 => p_0_in,
      I2 => symbol_after_eios,
      O => pipe_rx3_char_is_k(1)
    );
pcie_block_i_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_gt_rxcharisk_q_reg[0]\,
      I1 => \^o1\,
      O => pipe_rx3_char_is_k(0)
    );
\reg_state_eios_det[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0C2CCCE"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[1]_i_2__2\,
      I1 => \n_0_reg_state_eios_det_reg[2]\,
      I2 => \n_0_reg_state_eios_det[0]_i_2__1\,
      I3 => \n_0_reg_state_eios_det[2]_i_2__1\,
      I4 => \n_0_reg_state_eios_det[3]_i_2__2\,
      I5 => \n_0_reg_state_eios_det[0]_i_3__2\,
      O => \n_0_reg_state_eios_det[0]_i_1__2\
    );
\reg_state_eios_det[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_reg_state_eios_det_reg[1]\,
      I1 => \n_0_reg_state_eios_det_reg[3]\,
      O => \n_0_reg_state_eios_det[0]_i_2__1\
    );
\reg_state_eios_det[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE8FFFCFFEB"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[4]_i_2__2\,
      I1 => \n_0_reg_state_eios_det_reg[3]\,
      I2 => \n_0_reg_state_eios_det_reg[1]\,
      I3 => \n_0_reg_state_eios_det_reg[4]\,
      I4 => \n_0_reg_state_eios_det_reg[0]\,
      I5 => \n_0_reg_state_eios_det_reg[2]\,
      O => \n_0_reg_state_eios_det[0]_i_3__2\
    );
\reg_state_eios_det[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_reg_state_eios_det_reg[4]\,
      I1 => \n_0_reg_state_eios_det_reg[0]\,
      I2 => \n_0_reg_state_eios_det_reg[2]\,
      I3 => \n_0_reg_state_eios_det_reg[3]\,
      I4 => \n_0_reg_state_eios_det_reg[1]\,
      I5 => \n_0_reg_state_eios_det[1]_i_2__2\,
      O => \n_0_reg_state_eios_det[1]_i_1__2\
    );
\reg_state_eios_det[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[3]_i_3__1\,
      I1 => \n_0_reg_state_eios_det[1]_i_3__2\,
      I2 => \^o6\(5),
      I3 => \n_0_gt_rxcharisk_q_reg[0]\,
      I4 => \^o6\(2),
      I5 => \^o6\(4),
      O => \n_0_reg_state_eios_det[1]_i_2__2\
    );
\reg_state_eios_det[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
    port map (
      I0 => \^o6\(3),
      I1 => \^o6\(1),
      I2 => \^o6\(6),
      I3 => \^o6\(7),
      I4 => \^o6\(0),
      O => \n_0_reg_state_eios_det[1]_i_3__2\
    );
\reg_state_eios_det[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[2]_i_2__1\,
      I1 => \n_0_reg_state_eios_det_reg[4]\,
      I2 => \n_0_reg_state_eios_det_reg[0]\,
      I3 => \n_0_reg_state_eios_det_reg[2]\,
      I4 => \n_0_reg_state_eios_det_reg[3]\,
      I5 => \n_0_reg_state_eios_det_reg[1]\,
      O => \n_0_reg_state_eios_det[2]_i_1__2\
    );
\reg_state_eios_det[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \^o6\(9),
      I1 => \^o6\(8),
      I2 => \^o6\(11),
      I3 => \n_0_reg_state_eios_det[2]_i_3__0\,
      O => \n_0_reg_state_eios_det[2]_i_2__1\
    );
\reg_state_eios_det[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
    port map (
      I0 => \^o6\(10),
      I1 => \^o6\(12),
      I2 => \^o6\(14),
      I3 => \^o6\(13),
      I4 => p_0_in,
      I5 => \^o6\(15),
      O => \n_0_reg_state_eios_det[2]_i_3__0\
    );
\reg_state_eios_det[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => \n_0_reg_state_eios_det_reg[1]\,
      I1 => \n_0_reg_state_eios_det_reg[3]\,
      I2 => \n_0_reg_state_eios_det[3]_i_2__2\,
      I3 => \n_0_reg_state_eios_det_reg[2]\,
      I4 => \n_0_reg_state_eios_det_reg[0]\,
      I5 => \n_0_reg_state_eios_det_reg[4]\,
      O => \n_0_reg_state_eios_det[3]_i_1__2\
    );
\reg_state_eios_det[3]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[4]_i_2__2\,
      I1 => \n_0_reg_state_eios_det[3]_i_3__1\,
      O => \n_0_reg_state_eios_det[3]_i_2__2\
    );
\reg_state_eios_det[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
    port map (
      I0 => \^o6\(9),
      I1 => \^o6\(8),
      I2 => \^o6\(11),
      I3 => \n_0_reg_state_eios_det[3]_i_4__0\,
      O => \n_0_reg_state_eios_det[3]_i_3__1\
    );
\reg_state_eios_det[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => \^o6\(15),
      I1 => \^o6\(13),
      I2 => p_0_in,
      I3 => \^o6\(14),
      I4 => \^o6\(10),
      I5 => \^o6\(12),
      O => \n_0_reg_state_eios_det[3]_i_4__0\
    );
\reg_state_eios_det[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
    port map (
      I0 => \n_0_reg_state_eios_det_reg[0]\,
      I1 => \n_0_reg_state_eios_det_reg[4]\,
      I2 => \n_0_reg_state_eios_det_reg[3]\,
      I3 => \n_0_reg_state_eios_det_reg[1]\,
      I4 => \n_0_reg_state_eios_det[4]_i_2__2\,
      I5 => \n_0_reg_state_eios_det_reg[2]\,
      O => \n_0_reg_state_eios_det[4]_i_1__2\
    );
\reg_state_eios_det[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
    port map (
      I0 => \n_0_reg_state_eios_det[4]_i_3__2\,
      I1 => \^o6\(6),
      I2 => \^o6\(0),
      I3 => \^o6\(7),
      I4 => \^o6\(1),
      I5 => \^o6\(3),
      O => \n_0_reg_state_eios_det[4]_i_2__2\
    );
\reg_state_eios_det[4]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \^o6\(5),
      I1 => \n_0_gt_rxcharisk_q_reg[0]\,
      I2 => \^o6\(2),
      I3 => \^o6\(4),
      O => \n_0_reg_state_eios_det[4]_i_3__2\
    );
\reg_state_eios_det_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_reg_state_eios_det[0]_i_1__2\,
      Q => \n_0_reg_state_eios_det_reg[0]\,
      S => Q
    );
\reg_state_eios_det_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_reg_state_eios_det[1]_i_1__2\,
      Q => \n_0_reg_state_eios_det_reg[1]\,
      R => Q
    );
\reg_state_eios_det_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_reg_state_eios_det[2]_i_1__2\,
      Q => \n_0_reg_state_eios_det_reg[2]\,
      R => Q
    );
\reg_state_eios_det_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_reg_state_eios_det[3]_i_1__2\,
      Q => \n_0_reg_state_eios_det_reg[3]\,
      R => Q
    );
\reg_state_eios_det_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_reg_state_eios_det[4]_i_1__2\,
      Q => \n_0_reg_state_eios_det_reg[4]\,
      R => Q
    );
\reg_symbol_after_eios_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => \n_0_reg_state_eios_det_reg[1]\,
      I1 => \n_0_reg_state_eios_det_reg[3]\,
      I2 => \n_0_reg_state_eios_det[3]_i_2__2\,
      I3 => \n_0_reg_state_eios_det_reg[2]\,
      I4 => \n_0_reg_state_eios_det_reg[0]\,
      I5 => \n_0_reg_state_eios_det_reg[4]\,
      O => \n_0_reg_symbol_after_eios_i_1__2\
    );
reg_symbol_after_eios_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_reg_symbol_after_eios_i_1__2\,
      Q => symbol_after_eios,
      R => Q
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_gt_wrapper is
  port (
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    RATE_PHYSTATUS : out STD_LOGIC;
    O1 : out STD_LOGIC;
    PIPE_RXCHANISALIGNED : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_8_out : out STD_LOGIC;
    PIPE_RXELECIDLE : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : out STD_LOGIC;
    RATE_RXPMARESETDONE : out STD_LOGIC;
    RATE_RXRATEDONE : out STD_LOGIC;
    USER_RXRESETDONE : out STD_LOGIC;
    SYNC_RXSYNCDONE : out STD_LOGIC;
    O2 : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    gt_txphinitdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    RATE_TXRATEDONE : out STD_LOGIC;
    USER_TXRESETDONE : out STD_LOGIC;
    SYNC_TXSYNCDONE : out STD_LOGIC;
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    USER_RXSTATUS_IN : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O15 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CLK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    p_3_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_gtreset : in STD_LOGIC;
    QPLL_QPLLOUTCLK : in STD_LOGIC;
    QPLL_QPLLOUTREFCLK : in STD_LOGIC;
    I3 : in STD_LOGIC;
    PIPE_RXPOLARITY : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin : in STD_LOGIC;
    I4 : in STD_LOGIC;
    rst_userrdy : in STD_LOGIC;
    USER_OOBCLK : in STD_LOGIC;
    pipe_tx_rcvr_det : in STD_LOGIC;
    I5 : in STD_LOGIC;
    PIPE_TXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    SYNC_TXPHALIGNDONE : in STD_LOGIC;
    I8 : in STD_LOGIC;
    DRPDI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_POWERDOWN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_tx_margin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPE_TXDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RXCHBONDO : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_TXDATAK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    TXPOSTCURSOR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    TXPRECURSOR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    TXMAINCURSOR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DRPADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC
  );
end v7_pciev7_pcie_gt_wrapper;

architecture STRUCTURE of v7_pciev7_pcie_gt_wrapper is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal PIPE_RXSTATUS : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal \^user_rxstatus_in\ : STD_LOGIC;
  signal \n_103_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_104_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_105_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_112_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_113_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_114_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_115_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_116_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_117_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_118_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_119_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_120_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_121_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_122_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_123_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_124_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_125_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_126_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_127_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_144_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_145_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_146_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_147_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_148_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_149_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_14_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_152_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_153_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_154_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_155_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_29_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_33_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_38_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_47_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_48_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_49_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_50_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_51_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_52_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_53_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_54_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_55_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_56_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_57_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_58_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_59_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_60_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_61_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_62_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_7_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_8_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_EYESCANDATAERROR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT0_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCHANBONDSEQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCHANREALIGN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCOMINITDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCOMSASDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCOMWAKEDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXHEADERVALID_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOSINTDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKPCS_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXCOMFINISH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXGEARBOXREADY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKPCS_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXPMARESETDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_PCSRSVDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCLKCORCNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXDATAVALID_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXDISPERR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXHEADER_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXNOTINTABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXPHMONITOR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXSTARTOFSEQ_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_TXBUFSTATUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \gtp_channel.gtpe2_channel_i\ : label is "PRIMITIVE";
begin
  USER_RXSTATUS_IN <= \^user_rxstatus_in\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gt_rx_status_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => PIPE_RXSTATUS(9),
      I1 => I9,
      I2 => I10,
      O => O15(0)
    );
\gt_rx_status_q[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => PIPE_RXSTATUS(10),
      I1 => I9,
      I2 => I10,
      O => O15(1)
    );
\gt_rx_status_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^user_rxstatus_in\,
      I1 => I9,
      I2 => I10,
      O => O15(2)
    );
\gtp_channel.gtpe2_channel_i\: unisim.vcomponents.GTPE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => B"00000000000000000000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => B"1001001000000000000000001000000111010000000",
      CFOK_CFG2 => B"0100000",
      CFOK_CFG3 => B"0100000",
      CFOK_CFG4 => '0',
      CFOK_CFG5 => B"00",
      CFOK_CFG6 => B"0000",
      CHAN_BOND_KEEP_ALIGN => "TRUE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0001001010",
      CHAN_BOND_SEQ_1_2 => B"0001001010",
      CHAN_BOND_SEQ_1_3 => B"0001001010",
      CHAN_BOND_SEQ_1_4 => B"0110111100",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0001000101",
      CHAN_BOND_SEQ_2_2 => B"0001000101",
      CHAN_BOND_SEQ_2_3 => B"0001000101",
      CHAN_BOND_SEQ_2_4 => B"0110111100",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "TRUE",
      CHAN_BOND_SEQ_LEN => 4,
      CLK_COMMON_SWING => '0',
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "TRUE",
      CLK_COR_MAX_LAT => 21,
      CLK_COR_MIN_LAT => 19,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"0000",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000B01",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"010",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "TRUE",
      GEARBOX_MODE => B"000",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "TRUE",
      PCS_RSVD_ATTR => X"000000000100",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"09",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_LOOPBACK_CFG => '0',
      PMA_RSV => X"00000333",
      PMA_RSV2 => X"00002040",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"0000",
      PMA_RSV5 => '0',
      PMA_RSV6 => '0',
      PMA_RSV7 => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"0100",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "TRUE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0000107FE406001041010",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '1',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPMRESET_TIME => B"0001111",
      RXLPM_BIAS_STARTUP_DISABLE => '0',
      RXLPM_CFG => B"0110",
      RXLPM_CFG1 => '0',
      RXLPM_CM_CFG => '0',
      RXLPM_GC_CFG => B"111100010",
      RXLPM_GC_CFG2 => B"001",
      RXLPM_HF_CFG => B"00001111110000",
      RXLPM_HF_CFG2 => B"01010",
      RXLPM_HF_CFG3 => B"0000",
      RXLPM_HOLD_DURING_EIDLE => '1',
      RXLPM_INCM_CFG => '1',
      RXLPM_IPCM_CFG => '0',
      RXLPM_LF_CFG => B"000000001111110000",
      RXLPM_LF_CFG2 => B"01010",
      RXLPM_OSINT_CFG => B"100",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "FABRIC",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 2,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"004020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"000",
      RXPI_CFG1 => '1',
      RXPI_CFG2 => '1',
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "PMA",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '1',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"0000111100110011",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 4,
      RX_CLKMUX_EN => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SATA_PLL_CFG => "VCO_3000MHZ",
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "1",
      SIM_VERSION => "1.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOOB_CFG => '1',
      TXOUT_DIV => 2,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"000",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00011",
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '1',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"010100",
      TX_DEEMPH1 => B"001011",
      TX_DRIVE_MODE => "PIPE",
      TX_EIDLE_ASSERT_DELAY => B"010",
      TX_EIDLE_DEASSERT_DELAY => B"010",
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001111",
      TX_MARGIN_FULL_1 => B"1001110",
      TX_MARGIN_FULL_2 => B"1001101",
      TX_MARGIN_FULL_3 => B"1001100",
      TX_MARGIN_FULL_4 => B"1000011",
      TX_MARGIN_LOW_0 => B"1000101",
      TX_MARGIN_LOW_1 => B"1000110",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_RXDETECT_CFG => X"0064",
      TX_RXDETECT_REF => B"011",
      TX_XCLK_SEL => "TXUSR",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
    port map (
      CFGRESET => \<const0>\,
      CLKRSVD0 => \<const0>\,
      CLKRSVD1 => \<const0>\,
      DMONFIFORESET => \<const0>\,
      DMONITORCLK => \<const0>\,
      DMONITOROUT(14) => \n_48_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(13) => \n_49_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(12) => \n_50_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(11) => \n_51_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(10) => \n_52_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(9) => \n_53_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(8) => \n_54_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(7) => \n_55_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(6) => \n_56_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(5) => \n_57_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(4) => \n_58_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(3) => \n_59_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(2) => \n_60_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(1) => \n_61_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(0) => \n_62_gtp_channel.gtpe2_channel_i\,
      DRPADDR(8 downto 0) => DRPADDR(8 downto 0),
      DRPCLK => CLK,
      DRPDI(15 downto 0) => DRPDI(15 downto 0),
      DRPDO(15 downto 0) => ext_ch_gt_drpdo(15 downto 0),
      DRPEN => I1,
      DRPRDY => ext_ch_gt_drprdy(0),
      DRPWE => I2,
      EYESCANDATAERROR => \NLW_gtp_channel.gtpe2_channel_i_EYESCANDATAERROR_UNCONNECTED\,
      EYESCANMODE => \<const0>\,
      EYESCANRESET => p_3_in(3),
      EYESCANTRIGGER => \<const0>\,
      GTPRXN => pci_exp_rxn(0),
      GTPRXP => pci_exp_rxp(0),
      GTPTXN => pci_exp_txn(0),
      GTPTXP => pci_exp_txp(0),
      GTRESETSEL => \<const0>\,
      GTRSVD(15) => \<const0>\,
      GTRSVD(14) => \<const0>\,
      GTRSVD(13) => \<const0>\,
      GTRSVD(12) => \<const0>\,
      GTRSVD(11) => \<const0>\,
      GTRSVD(10) => \<const0>\,
      GTRSVD(9) => \<const0>\,
      GTRSVD(8) => \<const0>\,
      GTRSVD(7) => \<const0>\,
      GTRSVD(6) => \<const0>\,
      GTRSVD(5) => \<const0>\,
      GTRSVD(4) => \<const0>\,
      GTRSVD(3) => \<const0>\,
      GTRSVD(2) => \<const0>\,
      GTRSVD(1) => \<const0>\,
      GTRSVD(0) => \<const0>\,
      GTRXRESET => rst_gtreset,
      GTTXRESET => rst_gtreset,
      LOOPBACK(2) => \<const0>\,
      LOOPBACK(1) => \<const0>\,
      LOOPBACK(0) => \<const0>\,
      PCSRSVDIN(15) => \<const0>\,
      PCSRSVDIN(14) => \<const0>\,
      PCSRSVDIN(13) => \<const0>\,
      PCSRSVDIN(12) => \<const0>\,
      PCSRSVDIN(11) => \<const0>\,
      PCSRSVDIN(10) => \<const0>\,
      PCSRSVDIN(9) => \<const0>\,
      PCSRSVDIN(8) => \<const0>\,
      PCSRSVDIN(7) => \<const0>\,
      PCSRSVDIN(6) => \<const0>\,
      PCSRSVDIN(5) => \<const0>\,
      PCSRSVDIN(4) => \<const0>\,
      PCSRSVDIN(3) => \<const0>\,
      PCSRSVDIN(2) => \<const0>\,
      PCSRSVDIN(1) => \<const0>\,
      PCSRSVDIN(0) => \<const0>\,
      PCSRSVDOUT(15 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_PCSRSVDOUT_UNCONNECTED\(15 downto 0),
      PHYSTATUS => RATE_PHYSTATUS,
      PLL0CLK => QPLL_QPLLOUTCLK,
      PLL0REFCLK => QPLL_QPLLOUTREFCLK,
      PLL1CLK => \<const0>\,
      PLL1REFCLK => \<const0>\,
      PMARSVDIN0 => \<const0>\,
      PMARSVDIN1 => \<const0>\,
      PMARSVDIN2 => \<const0>\,
      PMARSVDIN3 => \<const0>\,
      PMARSVDIN4 => \<const0>\,
      PMARSVDOUT0 => \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT0_UNCONNECTED\,
      PMARSVDOUT1 => \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT1_UNCONNECTED\,
      RESETOVRD => I3,
      RX8B10BEN => \<const1>\,
      RXADAPTSELTEST(13) => \<const0>\,
      RXADAPTSELTEST(12) => \<const0>\,
      RXADAPTSELTEST(11) => \<const0>\,
      RXADAPTSELTEST(10) => \<const0>\,
      RXADAPTSELTEST(9) => \<const0>\,
      RXADAPTSELTEST(8) => \<const0>\,
      RXADAPTSELTEST(7) => \<const0>\,
      RXADAPTSELTEST(6) => \<const0>\,
      RXADAPTSELTEST(5) => \<const0>\,
      RXADAPTSELTEST(4) => \<const0>\,
      RXADAPTSELTEST(3) => \<const0>\,
      RXADAPTSELTEST(2) => \<const0>\,
      RXADAPTSELTEST(1) => \<const0>\,
      RXADAPTSELTEST(0) => \<const0>\,
      RXBUFRESET => p_3_in(5),
      RXBUFSTATUS(2) => \n_103_gtp_channel.gtpe2_channel_i\,
      RXBUFSTATUS(1) => \n_104_gtp_channel.gtpe2_channel_i\,
      RXBUFSTATUS(0) => \n_105_gtp_channel.gtpe2_channel_i\,
      RXBYTEISALIGNED => \n_7_gtp_channel.gtpe2_channel_i\,
      RXBYTEREALIGN => \n_8_gtp_channel.gtpe2_channel_i\,
      RXCDRFREQRESET => p_3_in(2),
      RXCDRHOLD => \<const0>\,
      RXCDRLOCK => O1,
      RXCDROVRDEN => \<const0>\,
      RXCDRRESET => p_3_in(1),
      RXCDRRESETRSV => \<const0>\,
      RXCHANBONDSEQ => \NLW_gtp_channel.gtpe2_channel_i_RXCHANBONDSEQ_UNCONNECTED\,
      RXCHANISALIGNED => PIPE_RXCHANISALIGNED(0),
      RXCHANREALIGN => \NLW_gtp_channel.gtpe2_channel_i_RXCHANREALIGN_UNCONNECTED\,
      RXCHARISCOMMA(3) => \n_144_gtp_channel.gtpe2_channel_i\,
      RXCHARISCOMMA(2) => \n_145_gtp_channel.gtpe2_channel_i\,
      RXCHARISCOMMA(1) => \n_146_gtp_channel.gtpe2_channel_i\,
      RXCHARISCOMMA(0) => \n_147_gtp_channel.gtpe2_channel_i\,
      RXCHARISK(3) => \n_148_gtp_channel.gtpe2_channel_i\,
      RXCHARISK(2) => \n_149_gtp_channel.gtpe2_channel_i\,
      RXCHARISK(1 downto 0) => O7(1 downto 0),
      RXCHBONDEN => \<const1>\,
      RXCHBONDI(3 downto 0) => RXCHBONDO(3 downto 0),
      RXCHBONDLEVEL(2) => \<const0>\,
      RXCHBONDLEVEL(1) => \<const0>\,
      RXCHBONDLEVEL(0) => \<const0>\,
      RXCHBONDMASTER => \<const0>\,
      RXCHBONDO(3) => \n_152_gtp_channel.gtpe2_channel_i\,
      RXCHBONDO(2) => \n_153_gtp_channel.gtpe2_channel_i\,
      RXCHBONDO(1) => \n_154_gtp_channel.gtpe2_channel_i\,
      RXCHBONDO(0) => \n_155_gtp_channel.gtpe2_channel_i\,
      RXCHBONDSLAVE => \<const1>\,
      RXCLKCORCNT(1 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXCLKCORCNT_UNCONNECTED\(1 downto 0),
      RXCOMINITDET => \NLW_gtp_channel.gtpe2_channel_i_RXCOMINITDET_UNCONNECTED\,
      RXCOMMADET => \n_14_gtp_channel.gtpe2_channel_i\,
      RXCOMMADETEN => \<const1>\,
      RXCOMSASDET => \NLW_gtp_channel.gtpe2_channel_i_RXCOMSASDET_UNCONNECTED\,
      RXCOMWAKEDET => \NLW_gtp_channel.gtpe2_channel_i_RXCOMWAKEDET_UNCONNECTED\,
      RXDATA(31) => \n_112_gtp_channel.gtpe2_channel_i\,
      RXDATA(30) => \n_113_gtp_channel.gtpe2_channel_i\,
      RXDATA(29) => \n_114_gtp_channel.gtpe2_channel_i\,
      RXDATA(28) => \n_115_gtp_channel.gtpe2_channel_i\,
      RXDATA(27) => \n_116_gtp_channel.gtpe2_channel_i\,
      RXDATA(26) => \n_117_gtp_channel.gtpe2_channel_i\,
      RXDATA(25) => \n_118_gtp_channel.gtpe2_channel_i\,
      RXDATA(24) => \n_119_gtp_channel.gtpe2_channel_i\,
      RXDATA(23) => \n_120_gtp_channel.gtpe2_channel_i\,
      RXDATA(22) => \n_121_gtp_channel.gtpe2_channel_i\,
      RXDATA(21) => \n_122_gtp_channel.gtpe2_channel_i\,
      RXDATA(20) => \n_123_gtp_channel.gtpe2_channel_i\,
      RXDATA(19) => \n_124_gtp_channel.gtpe2_channel_i\,
      RXDATA(18) => \n_125_gtp_channel.gtpe2_channel_i\,
      RXDATA(17) => \n_126_gtp_channel.gtpe2_channel_i\,
      RXDATA(16) => \n_127_gtp_channel.gtpe2_channel_i\,
      RXDATA(15 downto 0) => O6(15 downto 0),
      RXDATAVALID(1 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXDATAVALID_UNCONNECTED\(1 downto 0),
      RXDDIEN => \<const0>\,
      RXDFEXYDEN => \<const0>\,
      RXDISPERR(3 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXDISPERR_UNCONNECTED\(3 downto 0),
      RXDLYBYPASS => \<const1>\,
      RXDLYEN => \<const0>\,
      RXDLYOVRDEN => \<const0>\,
      RXDLYSRESET => \<const0>\,
      RXDLYSRESETDONE => p_8_out,
      RXELECIDLE => PIPE_RXELECIDLE(0),
      RXELECIDLEMODE(1) => \<const0>\,
      RXELECIDLEMODE(0) => \<const0>\,
      RXGEARBOXSLIP => \<const0>\,
      RXHEADER(2 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXHEADER_UNCONNECTED\(2 downto 0),
      RXHEADERVALID => \NLW_gtp_channel.gtpe2_channel_i_RXHEADERVALID_UNCONNECTED\,
      RXLPMHFHOLD => \<const0>\,
      RXLPMHFOVRDEN => \<const0>\,
      RXLPMLFHOLD => \<const0>\,
      RXLPMLFOVRDEN => \<const0>\,
      RXLPMOSINTNTRLEN => \<const0>\,
      RXLPMRESET => \<const0>\,
      RXMCOMMAALIGNEN => \<const1>\,
      RXNOTINTABLE(3 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXNOTINTABLE_UNCONNECTED\(3 downto 0),
      RXOOBRESET => \<const0>\,
      RXOSCALRESET => \<const0>\,
      RXOSHOLD => \<const0>\,
      RXOSINTCFG(3) => \<const0>\,
      RXOSINTCFG(2) => \<const0>\,
      RXOSINTCFG(1) => \<const1>\,
      RXOSINTCFG(0) => \<const0>\,
      RXOSINTDONE => \NLW_gtp_channel.gtpe2_channel_i_RXOSINTDONE_UNCONNECTED\,
      RXOSINTEN => \<const1>\,
      RXOSINTHOLD => \<const0>\,
      RXOSINTID0(3) => \<const0>\,
      RXOSINTID0(2) => \<const0>\,
      RXOSINTID0(1) => \<const0>\,
      RXOSINTID0(0) => \<const0>\,
      RXOSINTNTRLEN => \<const0>\,
      RXOSINTOVRDEN => \<const0>\,
      RXOSINTPD => \<const0>\,
      RXOSINTSTARTED => \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTARTED_UNCONNECTED\,
      RXOSINTSTROBE => \<const0>\,
      RXOSINTSTROBEDONE => \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED\,
      RXOSINTSTROBESTARTED => \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED\,
      RXOSINTTESTOVRDEN => \<const0>\,
      RXOSOVRDEN => \<const0>\,
      RXOUTCLK => pipe_rxoutclk_out(0),
      RXOUTCLKFABRIC => \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED\,
      RXOUTCLKPCS => \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKPCS_UNCONNECTED\,
      RXOUTCLKSEL(2) => \<const0>\,
      RXOUTCLKSEL(1) => \<const0>\,
      RXOUTCLKSEL(0) => \<const0>\,
      RXPCOMMAALIGNEN => \<const1>\,
      RXPCSRESET => p_3_in(4),
      RXPD(1 downto 0) => PIPE_POWERDOWN(1 downto 0),
      RXPHALIGN => \<const0>\,
      RXPHALIGNDONE => p_7_out,
      RXPHALIGNEN => \<const0>\,
      RXPHDLYPD => \<const0>\,
      RXPHDLYRESET => \<const0>\,
      RXPHMONITOR(4 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXPHMONITOR_UNCONNECTED\(4 downto 0),
      RXPHOVRDEN => \<const0>\,
      RXPHSLIPMONITOR(4 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED\(4 downto 0),
      RXPMARESET => p_3_in(0),
      RXPMARESETDONE => RATE_RXPMARESETDONE,
      RXPOLARITY => PIPE_RXPOLARITY(0),
      RXPRBSCNTRESET => \<const0>\,
      RXPRBSERR => \n_29_gtp_channel.gtpe2_channel_i\,
      RXPRBSSEL(2) => \<const0>\,
      RXPRBSSEL(1) => \<const0>\,
      RXPRBSSEL(0) => \<const0>\,
      RXRATE(2) => \<const0>\,
      RXRATE(1) => \<const0>\,
      RXRATE(0) => RXRATE(0),
      RXRATEDONE => RATE_RXRATEDONE,
      RXRATEMODE => \<const0>\,
      RXRESETDONE => USER_RXRESETDONE,
      RXSLIDE => \<const0>\,
      RXSTARTOFSEQ(1 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXSTARTOFSEQ_UNCONNECTED\(1 downto 0),
      RXSTATUS(2) => \^user_rxstatus_in\,
      RXSTATUS(1 downto 0) => PIPE_RXSTATUS(10 downto 9),
      RXSYNCALLIN => rxsyncallin,
      RXSYNCDONE => SYNC_RXSYNCDONE,
      RXSYNCIN => I4,
      RXSYNCMODE => \<const0>\,
      RXSYNCOUT => \n_33_gtp_channel.gtpe2_channel_i\,
      RXSYSCLKSEL(1) => \<const0>\,
      RXSYSCLKSEL(0) => \<const0>\,
      RXUSERRDY => rst_userrdy,
      RXUSRCLK => CLK,
      RXUSRCLK2 => CLK,
      RXVALID => O2,
      SETERRSTATUS => \<const0>\,
      SIGVALIDCLK => USER_OOBCLK,
      TSTIN(19) => \<const1>\,
      TSTIN(18) => \<const1>\,
      TSTIN(17) => \<const1>\,
      TSTIN(16) => \<const1>\,
      TSTIN(15) => \<const1>\,
      TSTIN(14) => \<const1>\,
      TSTIN(13) => \<const1>\,
      TSTIN(12) => \<const1>\,
      TSTIN(11) => \<const1>\,
      TSTIN(10) => \<const1>\,
      TSTIN(9) => \<const1>\,
      TSTIN(8) => \<const1>\,
      TSTIN(7) => \<const1>\,
      TSTIN(6) => \<const1>\,
      TSTIN(5) => \<const1>\,
      TSTIN(4) => \<const1>\,
      TSTIN(3) => \<const1>\,
      TSTIN(2) => \<const1>\,
      TSTIN(1) => \<const1>\,
      TSTIN(0) => \<const1>\,
      TX8B10BBYPASS(3) => \<const0>\,
      TX8B10BBYPASS(2) => \<const0>\,
      TX8B10BBYPASS(1) => \<const0>\,
      TX8B10BBYPASS(0) => \<const0>\,
      TX8B10BEN => \<const1>\,
      TXBUFDIFFCTRL(2) => \<const1>\,
      TXBUFDIFFCTRL(1) => \<const0>\,
      TXBUFDIFFCTRL(0) => \<const0>\,
      TXBUFSTATUS(1 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_TXBUFSTATUS_UNCONNECTED\(1 downto 0),
      TXCHARDISPMODE(3) => \<const0>\,
      TXCHARDISPMODE(2) => \<const0>\,
      TXCHARDISPMODE(1) => \<const0>\,
      TXCHARDISPMODE(0) => PIPE_TXCOMPLIANCE(0),
      TXCHARDISPVAL(3) => \<const0>\,
      TXCHARDISPVAL(2) => \<const0>\,
      TXCHARDISPVAL(1) => \<const0>\,
      TXCHARDISPVAL(0) => \<const0>\,
      TXCHARISK(3) => \<const0>\,
      TXCHARISK(2) => \<const0>\,
      TXCHARISK(1 downto 0) => PIPE_TXDATAK(1 downto 0),
      TXCOMFINISH => \NLW_gtp_channel.gtpe2_channel_i_TXCOMFINISH_UNCONNECTED\,
      TXCOMINIT => \<const0>\,
      TXCOMSAS => \<const0>\,
      TXCOMWAKE => \<const0>\,
      TXDATA(31) => \<const0>\,
      TXDATA(30) => \<const0>\,
      TXDATA(29) => \<const0>\,
      TXDATA(28) => \<const0>\,
      TXDATA(27) => \<const0>\,
      TXDATA(26) => \<const0>\,
      TXDATA(25) => \<const0>\,
      TXDATA(24) => \<const0>\,
      TXDATA(23) => \<const0>\,
      TXDATA(22) => \<const0>\,
      TXDATA(21) => \<const0>\,
      TXDATA(20) => \<const0>\,
      TXDATA(19) => \<const0>\,
      TXDATA(18) => \<const0>\,
      TXDATA(17) => \<const0>\,
      TXDATA(16) => \<const0>\,
      TXDATA(15 downto 0) => PIPE_TXDATA(15 downto 0),
      TXDEEMPH => \<const0>\,
      TXDETECTRX => pipe_tx_rcvr_det,
      TXDIFFCTRL(3) => \<const1>\,
      TXDIFFCTRL(2) => \<const1>\,
      TXDIFFCTRL(1) => \<const0>\,
      TXDIFFCTRL(0) => \<const0>\,
      TXDIFFPD => \<const0>\,
      TXDLYBYPASS => \<const0>\,
      TXDLYEN => \<const0>\,
      TXDLYHOLD => \<const0>\,
      TXDLYOVRDEN => \<const0>\,
      TXDLYSRESET => I5,
      TXDLYSRESETDONE => p_10_out,
      TXDLYUPDOWN => \<const0>\,
      TXELECIDLE => PIPE_TXELECIDLE(0),
      TXGEARBOXREADY => \NLW_gtp_channel.gtpe2_channel_i_TXGEARBOXREADY_UNCONNECTED\,
      TXHEADER(2) => \<const0>\,
      TXHEADER(1) => \<const0>\,
      TXHEADER(0) => \<const0>\,
      TXINHIBIT => \<const0>\,
      TXMAINCURSOR(6 downto 0) => TXMAINCURSOR(6 downto 0),
      TXMARGIN(2 downto 0) => pipe_tx_margin(2 downto 0),
      TXOUTCLK => \n_38_gtp_channel.gtpe2_channel_i\,
      TXOUTCLKFABRIC => \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED\,
      TXOUTCLKPCS => \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKPCS_UNCONNECTED\,
      TXOUTCLKSEL(2) => \<const0>\,
      TXOUTCLKSEL(1) => \<const0>\,
      TXOUTCLKSEL(0) => \<const0>\,
      TXPCSRESET => \<const0>\,
      TXPD(1 downto 0) => PIPE_POWERDOWN(1 downto 0),
      TXPDELECIDLEMODE => \<const0>\,
      TXPHALIGN => I6,
      TXPHALIGNDONE => p_9_out,
      TXPHALIGNEN => \<const1>\,
      TXPHDLYPD => \<const0>\,
      TXPHDLYRESET => \<const0>\,
      TXPHDLYTSTCLK => \<const0>\,
      TXPHINIT => I7,
      TXPHINITDONE => gt_txphinitdone(0),
      TXPHOVRDEN => \<const0>\,
      TXPIPPMEN => \<const0>\,
      TXPIPPMOVRDEN => \<const0>\,
      TXPIPPMPD => \<const0>\,
      TXPIPPMSEL => \<const0>\,
      TXPIPPMSTEPSIZE(4) => \<const0>\,
      TXPIPPMSTEPSIZE(3) => \<const0>\,
      TXPIPPMSTEPSIZE(2) => \<const0>\,
      TXPIPPMSTEPSIZE(1) => \<const0>\,
      TXPIPPMSTEPSIZE(0) => \<const0>\,
      TXPISOPD => \<const0>\,
      TXPMARESET => \<const0>\,
      TXPMARESETDONE => \NLW_gtp_channel.gtpe2_channel_i_TXPMARESETDONE_UNCONNECTED\,
      TXPOLARITY => \<const0>\,
      TXPOSTCURSOR(4 downto 0) => TXPOSTCURSOR(4 downto 0),
      TXPOSTCURSORINV => \<const0>\,
      TXPRBSFORCEERR => \<const0>\,
      TXPRBSSEL(2) => \<const0>\,
      TXPRBSSEL(1) => \<const0>\,
      TXPRBSSEL(0) => \<const0>\,
      TXPRECURSOR(4 downto 0) => TXPRECURSOR(4 downto 0),
      TXPRECURSORINV => \<const0>\,
      TXRATE(2) => \<const0>\,
      TXRATE(1) => \<const0>\,
      TXRATE(0) => RXRATE(0),
      TXRATEDONE => RATE_TXRATEDONE,
      TXRATEMODE => \<const0>\,
      TXRESETDONE => USER_TXRESETDONE,
      TXSEQUENCE(6) => \<const0>\,
      TXSEQUENCE(5) => \<const0>\,
      TXSEQUENCE(4) => \<const0>\,
      TXSEQUENCE(3) => \<const0>\,
      TXSEQUENCE(2) => \<const0>\,
      TXSEQUENCE(1) => \<const0>\,
      TXSEQUENCE(0) => \<const0>\,
      TXSTARTSEQ => \<const0>\,
      TXSWING => \<const0>\,
      TXSYNCALLIN => SYNC_TXPHALIGNDONE,
      TXSYNCDONE => SYNC_TXSYNCDONE,
      TXSYNCIN => I8,
      TXSYNCMODE => \<const0>\,
      TXSYNCOUT => \n_47_gtp_channel.gtpe2_channel_i\,
      TXSYSCLKSEL(1) => \<const0>\,
      TXSYSCLKSEL(0) => \<const0>\,
      TXUSERRDY => rst_userrdy,
      TXUSRCLK => CLK,
      TXUSRCLK2 => CLK
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_gt_wrapper_30 is
  port (
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    PIPE_RXCHANISALIGNED : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_46_out : out STD_LOGIC;
    PIPE_RXELECIDLE : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_45_out : out STD_LOGIC;
    I9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    p_48_out : out STD_LOGIC;
    p_47_out : out STD_LOGIC;
    gt_txphinitdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RXSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RXCHBONDO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_gtreset : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    PIPE_RXPOLARITY : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin : in STD_LOGIC;
    I8 : in STD_LOGIC;
    rst_userrdy : in STD_LOGIC;
    I10 : in STD_LOGIC;
    pipe_tx_rcvr_det : in STD_LOGIC;
    I12 : in STD_LOGIC;
    PIPE_TXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    txsyncallin : in STD_LOGIC;
    I15 : in STD_LOGIC;
    DRPDI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_POWERDOWN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_tx_margin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPE_TXDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_TXDATAK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    TXPOSTCURSOR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    TXPRECURSOR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    TXMAINCURSOR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DRPADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_gt_wrapper_30 : entity is "v7_pcie_gt_wrapper";
end v7_pciev7_pcie_gt_wrapper_30;

architecture STRUCTURE of v7_pciev7_pcie_gt_wrapper_30 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal PIPE_RXSTATUS : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^rxstatus\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_103_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_104_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_105_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_112_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_113_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_114_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_115_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_116_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_117_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_118_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_119_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_120_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_121_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_122_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_123_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_124_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_125_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_126_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_127_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_144_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_145_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_146_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_147_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_148_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_149_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_14_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_29_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_33_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_38_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_47_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_48_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_49_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_50_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_51_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_52_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_53_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_54_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_55_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_56_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_57_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_58_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_59_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_60_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_61_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_62_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_7_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_8_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_EYESCANDATAERROR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT0_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCHANBONDSEQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCHANREALIGN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCOMINITDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCOMSASDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCOMWAKEDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXHEADERVALID_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOSINTDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKPCS_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXCOMFINISH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXGEARBOXREADY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKPCS_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXPMARESETDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_PCSRSVDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCLKCORCNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXDATAVALID_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXDISPERR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXHEADER_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXNOTINTABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXPHMONITOR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXSTARTOFSEQ_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_TXBUFSTATUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \gtp_channel.gtpe2_channel_i\ : label is "PRIMITIVE";
begin
  RXSTATUS(0) <= \^rxstatus\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gt_rx_status_q[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => PIPE_RXSTATUS(6),
      I1 => I17,
      I2 => I18,
      O => O16(0)
    );
\gt_rx_status_q[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => PIPE_RXSTATUS(7),
      I1 => I17,
      I2 => I18,
      O => O16(1)
    );
\gt_rx_status_q[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^rxstatus\(0),
      I1 => I17,
      I2 => I18,
      O => O16(2)
    );
\gtp_channel.gtpe2_channel_i\: unisim.vcomponents.GTPE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => B"00000000000000000000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => B"1001001000000000000000001000000111010000000",
      CFOK_CFG2 => B"0100000",
      CFOK_CFG3 => B"0100000",
      CFOK_CFG4 => '0',
      CFOK_CFG5 => B"00",
      CFOK_CFG6 => B"0000",
      CHAN_BOND_KEEP_ALIGN => "TRUE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0001001010",
      CHAN_BOND_SEQ_1_2 => B"0001001010",
      CHAN_BOND_SEQ_1_3 => B"0001001010",
      CHAN_BOND_SEQ_1_4 => B"0110111100",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0001000101",
      CHAN_BOND_SEQ_2_2 => B"0001000101",
      CHAN_BOND_SEQ_2_3 => B"0001000101",
      CHAN_BOND_SEQ_2_4 => B"0110111100",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "TRUE",
      CHAN_BOND_SEQ_LEN => 4,
      CLK_COMMON_SWING => '0',
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "TRUE",
      CLK_COR_MAX_LAT => 21,
      CLK_COR_MIN_LAT => 19,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"0000",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000B01",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"010",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "TRUE",
      GEARBOX_MODE => B"000",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "TRUE",
      PCS_RSVD_ATTR => X"000000000100",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"09",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_LOOPBACK_CFG => '0',
      PMA_RSV => X"00000333",
      PMA_RSV2 => X"00002040",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"0000",
      PMA_RSV5 => '0',
      PMA_RSV6 => '0',
      PMA_RSV7 => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"0100",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "TRUE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0000107FE406001041010",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '1',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPMRESET_TIME => B"0001111",
      RXLPM_BIAS_STARTUP_DISABLE => '0',
      RXLPM_CFG => B"0110",
      RXLPM_CFG1 => '0',
      RXLPM_CM_CFG => '0',
      RXLPM_GC_CFG => B"111100010",
      RXLPM_GC_CFG2 => B"001",
      RXLPM_HF_CFG => B"00001111110000",
      RXLPM_HF_CFG2 => B"01010",
      RXLPM_HF_CFG3 => B"0000",
      RXLPM_HOLD_DURING_EIDLE => '1',
      RXLPM_INCM_CFG => '1',
      RXLPM_IPCM_CFG => '0',
      RXLPM_LF_CFG => B"000000001111110000",
      RXLPM_LF_CFG2 => B"01010",
      RXLPM_OSINT_CFG => B"100",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "FABRIC",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 2,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"004020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"000",
      RXPI_CFG1 => '1',
      RXPI_CFG2 => '1',
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "PMA",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '1',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"0000111100110011",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 4,
      RX_CLKMUX_EN => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SATA_PLL_CFG => "VCO_3000MHZ",
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "1",
      SIM_VERSION => "1.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOOB_CFG => '1',
      TXOUT_DIV => 2,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"000",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00011",
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '1',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"010100",
      TX_DEEMPH1 => B"001011",
      TX_DRIVE_MODE => "PIPE",
      TX_EIDLE_ASSERT_DELAY => B"010",
      TX_EIDLE_DEASSERT_DELAY => B"010",
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001111",
      TX_MARGIN_FULL_1 => B"1001110",
      TX_MARGIN_FULL_2 => B"1001101",
      TX_MARGIN_FULL_3 => B"1001100",
      TX_MARGIN_FULL_4 => B"1000011",
      TX_MARGIN_LOW_0 => B"1000101",
      TX_MARGIN_LOW_1 => B"1000110",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_RXDETECT_CFG => X"0064",
      TX_RXDETECT_REF => B"011",
      TX_XCLK_SEL => "TXUSR",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
    port map (
      CFGRESET => \<const0>\,
      CLKRSVD0 => \<const0>\,
      CLKRSVD1 => \<const0>\,
      DMONFIFORESET => \<const0>\,
      DMONITORCLK => \<const0>\,
      DMONITOROUT(14) => \n_48_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(13) => \n_49_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(12) => \n_50_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(11) => \n_51_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(10) => \n_52_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(9) => \n_53_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(8) => \n_54_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(7) => \n_55_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(6) => \n_56_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(5) => \n_57_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(4) => \n_58_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(3) => \n_59_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(2) => \n_60_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(1) => \n_61_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(0) => \n_62_gtp_channel.gtpe2_channel_i\,
      DRPADDR(8 downto 0) => DRPADDR(8 downto 0),
      DRPCLK => I1,
      DRPDI(15 downto 0) => DRPDI(15 downto 0),
      DRPDO(15 downto 0) => ext_ch_gt_drpdo(15 downto 0),
      DRPEN => I2,
      DRPRDY => ext_ch_gt_drprdy(0),
      DRPWE => I3,
      EYESCANDATAERROR => \NLW_gtp_channel.gtpe2_channel_i_EYESCANDATAERROR_UNCONNECTED\,
      EYESCANMODE => \<const0>\,
      EYESCANRESET => I4(3),
      EYESCANTRIGGER => \<const0>\,
      GTPRXN => pci_exp_rxn(0),
      GTPRXP => pci_exp_rxp(0),
      GTPTXN => pci_exp_txn(0),
      GTPTXP => pci_exp_txp(0),
      GTRESETSEL => \<const0>\,
      GTRSVD(15) => \<const0>\,
      GTRSVD(14) => \<const0>\,
      GTRSVD(13) => \<const0>\,
      GTRSVD(12) => \<const0>\,
      GTRSVD(11) => \<const0>\,
      GTRSVD(10) => \<const0>\,
      GTRSVD(9) => \<const0>\,
      GTRSVD(8) => \<const0>\,
      GTRSVD(7) => \<const0>\,
      GTRSVD(6) => \<const0>\,
      GTRSVD(5) => \<const0>\,
      GTRSVD(4) => \<const0>\,
      GTRSVD(3) => \<const0>\,
      GTRSVD(2) => \<const0>\,
      GTRSVD(1) => \<const0>\,
      GTRSVD(0) => \<const0>\,
      GTRXRESET => rst_gtreset,
      GTTXRESET => rst_gtreset,
      LOOPBACK(2) => \<const0>\,
      LOOPBACK(1) => \<const0>\,
      LOOPBACK(0) => \<const0>\,
      PCSRSVDIN(15) => \<const0>\,
      PCSRSVDIN(14) => \<const0>\,
      PCSRSVDIN(13) => \<const0>\,
      PCSRSVDIN(12) => \<const0>\,
      PCSRSVDIN(11) => \<const0>\,
      PCSRSVDIN(10) => \<const0>\,
      PCSRSVDIN(9) => \<const0>\,
      PCSRSVDIN(8) => \<const0>\,
      PCSRSVDIN(7) => \<const0>\,
      PCSRSVDIN(6) => \<const0>\,
      PCSRSVDIN(5) => \<const0>\,
      PCSRSVDIN(4) => \<const0>\,
      PCSRSVDIN(3) => \<const0>\,
      PCSRSVDIN(2) => \<const0>\,
      PCSRSVDIN(1) => \<const0>\,
      PCSRSVDIN(0) => \<const0>\,
      PCSRSVDOUT(15 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_PCSRSVDOUT_UNCONNECTED\(15 downto 0),
      PHYSTATUS => I11(0),
      PLL0CLK => I5,
      PLL0REFCLK => I6,
      PLL1CLK => \<const0>\,
      PLL1REFCLK => \<const0>\,
      PMARSVDIN0 => \<const0>\,
      PMARSVDIN1 => \<const0>\,
      PMARSVDIN2 => \<const0>\,
      PMARSVDIN3 => \<const0>\,
      PMARSVDIN4 => \<const0>\,
      PMARSVDOUT0 => \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT0_UNCONNECTED\,
      PMARSVDOUT1 => \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT1_UNCONNECTED\,
      RESETOVRD => I7,
      RX8B10BEN => \<const1>\,
      RXADAPTSELTEST(13) => \<const0>\,
      RXADAPTSELTEST(12) => \<const0>\,
      RXADAPTSELTEST(11) => \<const0>\,
      RXADAPTSELTEST(10) => \<const0>\,
      RXADAPTSELTEST(9) => \<const0>\,
      RXADAPTSELTEST(8) => \<const0>\,
      RXADAPTSELTEST(7) => \<const0>\,
      RXADAPTSELTEST(6) => \<const0>\,
      RXADAPTSELTEST(5) => \<const0>\,
      RXADAPTSELTEST(4) => \<const0>\,
      RXADAPTSELTEST(3) => \<const0>\,
      RXADAPTSELTEST(2) => \<const0>\,
      RXADAPTSELTEST(1) => \<const0>\,
      RXADAPTSELTEST(0) => \<const0>\,
      RXBUFRESET => I4(5),
      RXBUFSTATUS(2) => \n_103_gtp_channel.gtpe2_channel_i\,
      RXBUFSTATUS(1) => \n_104_gtp_channel.gtpe2_channel_i\,
      RXBUFSTATUS(0) => \n_105_gtp_channel.gtpe2_channel_i\,
      RXBYTEISALIGNED => \n_7_gtp_channel.gtpe2_channel_i\,
      RXBYTEREALIGN => \n_8_gtp_channel.gtpe2_channel_i\,
      RXCDRFREQRESET => I4(2),
      RXCDRHOLD => \<const0>\,
      RXCDRLOCK => O1,
      RXCDROVRDEN => \<const0>\,
      RXCDRRESET => I4(1),
      RXCDRRESETRSV => \<const0>\,
      RXCHANBONDSEQ => \NLW_gtp_channel.gtpe2_channel_i_RXCHANBONDSEQ_UNCONNECTED\,
      RXCHANISALIGNED => PIPE_RXCHANISALIGNED(0),
      RXCHANREALIGN => \NLW_gtp_channel.gtpe2_channel_i_RXCHANREALIGN_UNCONNECTED\,
      RXCHARISCOMMA(3) => \n_144_gtp_channel.gtpe2_channel_i\,
      RXCHARISCOMMA(2) => \n_145_gtp_channel.gtpe2_channel_i\,
      RXCHARISCOMMA(1) => \n_146_gtp_channel.gtpe2_channel_i\,
      RXCHARISCOMMA(0) => \n_147_gtp_channel.gtpe2_channel_i\,
      RXCHARISK(3) => \n_148_gtp_channel.gtpe2_channel_i\,
      RXCHARISK(2) => \n_149_gtp_channel.gtpe2_channel_i\,
      RXCHARISK(1 downto 0) => O10(1 downto 0),
      RXCHBONDEN => \<const1>\,
      RXCHBONDI(3 downto 0) => I16(3 downto 0),
      RXCHBONDLEVEL(2) => \<const0>\,
      RXCHBONDLEVEL(1) => \<const0>\,
      RXCHBONDLEVEL(0) => \<const1>\,
      RXCHBONDMASTER => \<const0>\,
      RXCHBONDO(3 downto 0) => RXCHBONDO(3 downto 0),
      RXCHBONDSLAVE => \<const1>\,
      RXCLKCORCNT(1 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXCLKCORCNT_UNCONNECTED\(1 downto 0),
      RXCOMINITDET => \NLW_gtp_channel.gtpe2_channel_i_RXCOMINITDET_UNCONNECTED\,
      RXCOMMADET => \n_14_gtp_channel.gtpe2_channel_i\,
      RXCOMMADETEN => \<const1>\,
      RXCOMSASDET => \NLW_gtp_channel.gtpe2_channel_i_RXCOMSASDET_UNCONNECTED\,
      RXCOMWAKEDET => \NLW_gtp_channel.gtpe2_channel_i_RXCOMWAKEDET_UNCONNECTED\,
      RXDATA(31) => \n_112_gtp_channel.gtpe2_channel_i\,
      RXDATA(30) => \n_113_gtp_channel.gtpe2_channel_i\,
      RXDATA(29) => \n_114_gtp_channel.gtpe2_channel_i\,
      RXDATA(28) => \n_115_gtp_channel.gtpe2_channel_i\,
      RXDATA(27) => \n_116_gtp_channel.gtpe2_channel_i\,
      RXDATA(26) => \n_117_gtp_channel.gtpe2_channel_i\,
      RXDATA(25) => \n_118_gtp_channel.gtpe2_channel_i\,
      RXDATA(24) => \n_119_gtp_channel.gtpe2_channel_i\,
      RXDATA(23) => \n_120_gtp_channel.gtpe2_channel_i\,
      RXDATA(22) => \n_121_gtp_channel.gtpe2_channel_i\,
      RXDATA(21) => \n_122_gtp_channel.gtpe2_channel_i\,
      RXDATA(20) => \n_123_gtp_channel.gtpe2_channel_i\,
      RXDATA(19) => \n_124_gtp_channel.gtpe2_channel_i\,
      RXDATA(18) => \n_125_gtp_channel.gtpe2_channel_i\,
      RXDATA(17) => \n_126_gtp_channel.gtpe2_channel_i\,
      RXDATA(16) => \n_127_gtp_channel.gtpe2_channel_i\,
      RXDATA(15 downto 0) => O9(15 downto 0),
      RXDATAVALID(1 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXDATAVALID_UNCONNECTED\(1 downto 0),
      RXDDIEN => \<const0>\,
      RXDFEXYDEN => \<const0>\,
      RXDISPERR(3 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXDISPERR_UNCONNECTED\(3 downto 0),
      RXDLYBYPASS => \<const1>\,
      RXDLYEN => \<const0>\,
      RXDLYOVRDEN => \<const0>\,
      RXDLYSRESET => \<const0>\,
      RXDLYSRESETDONE => p_46_out,
      RXELECIDLE => PIPE_RXELECIDLE(0),
      RXELECIDLEMODE(1) => \<const0>\,
      RXELECIDLEMODE(0) => \<const0>\,
      RXGEARBOXSLIP => \<const0>\,
      RXHEADER(2 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXHEADER_UNCONNECTED\(2 downto 0),
      RXHEADERVALID => \NLW_gtp_channel.gtpe2_channel_i_RXHEADERVALID_UNCONNECTED\,
      RXLPMHFHOLD => \<const0>\,
      RXLPMHFOVRDEN => \<const0>\,
      RXLPMLFHOLD => \<const0>\,
      RXLPMLFOVRDEN => \<const0>\,
      RXLPMOSINTNTRLEN => \<const0>\,
      RXLPMRESET => \<const0>\,
      RXMCOMMAALIGNEN => \<const1>\,
      RXNOTINTABLE(3 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXNOTINTABLE_UNCONNECTED\(3 downto 0),
      RXOOBRESET => \<const0>\,
      RXOSCALRESET => \<const0>\,
      RXOSHOLD => \<const0>\,
      RXOSINTCFG(3) => \<const0>\,
      RXOSINTCFG(2) => \<const0>\,
      RXOSINTCFG(1) => \<const1>\,
      RXOSINTCFG(0) => \<const0>\,
      RXOSINTDONE => \NLW_gtp_channel.gtpe2_channel_i_RXOSINTDONE_UNCONNECTED\,
      RXOSINTEN => \<const1>\,
      RXOSINTHOLD => \<const0>\,
      RXOSINTID0(3) => \<const0>\,
      RXOSINTID0(2) => \<const0>\,
      RXOSINTID0(1) => \<const0>\,
      RXOSINTID0(0) => \<const0>\,
      RXOSINTNTRLEN => \<const0>\,
      RXOSINTOVRDEN => \<const0>\,
      RXOSINTPD => \<const0>\,
      RXOSINTSTARTED => \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTARTED_UNCONNECTED\,
      RXOSINTSTROBE => \<const0>\,
      RXOSINTSTROBEDONE => \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED\,
      RXOSINTSTROBESTARTED => \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED\,
      RXOSINTTESTOVRDEN => \<const0>\,
      RXOSOVRDEN => \<const0>\,
      RXOUTCLK => pipe_rxoutclk_out(0),
      RXOUTCLKFABRIC => \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED\,
      RXOUTCLKPCS => \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKPCS_UNCONNECTED\,
      RXOUTCLKSEL(2) => \<const0>\,
      RXOUTCLKSEL(1) => \<const0>\,
      RXOUTCLKSEL(0) => \<const0>\,
      RXPCOMMAALIGNEN => \<const1>\,
      RXPCSRESET => I4(4),
      RXPD(1 downto 0) => PIPE_POWERDOWN(1 downto 0),
      RXPHALIGN => \<const0>\,
      RXPHALIGNDONE => p_45_out,
      RXPHALIGNEN => \<const0>\,
      RXPHDLYPD => \<const0>\,
      RXPHDLYRESET => \<const0>\,
      RXPHMONITOR(4 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXPHMONITOR_UNCONNECTED\(4 downto 0),
      RXPHOVRDEN => \<const0>\,
      RXPHSLIPMONITOR(4 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED\(4 downto 0),
      RXPMARESET => I4(0),
      RXPMARESETDONE => I9(0),
      RXPOLARITY => PIPE_RXPOLARITY(0),
      RXPRBSCNTRESET => \<const0>\,
      RXPRBSERR => \n_29_gtp_channel.gtpe2_channel_i\,
      RXPRBSSEL(2) => \<const0>\,
      RXPRBSSEL(1) => \<const0>\,
      RXPRBSSEL(0) => \<const0>\,
      RXRATE(2) => \<const0>\,
      RXRATE(1) => \<const0>\,
      RXRATE(0) => RXRATE(0),
      RXRATEDONE => O2,
      RXRATEMODE => \<const0>\,
      RXRESETDONE => O3,
      RXSLIDE => \<const0>\,
      RXSTARTOFSEQ(1 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXSTARTOFSEQ_UNCONNECTED\(1 downto 0),
      RXSTATUS(2) => \^rxstatus\(0),
      RXSTATUS(1 downto 0) => PIPE_RXSTATUS(7 downto 6),
      RXSYNCALLIN => rxsyncallin,
      RXSYNCDONE => O4,
      RXSYNCIN => I8,
      RXSYNCMODE => \<const0>\,
      RXSYNCOUT => \n_33_gtp_channel.gtpe2_channel_i\,
      RXSYSCLKSEL(1) => \<const0>\,
      RXSYSCLKSEL(0) => \<const0>\,
      RXUSERRDY => rst_userrdy,
      RXUSRCLK => I1,
      RXUSRCLK2 => I1,
      RXVALID => O5,
      SETERRSTATUS => \<const0>\,
      SIGVALIDCLK => I10,
      TSTIN(19) => \<const1>\,
      TSTIN(18) => \<const1>\,
      TSTIN(17) => \<const1>\,
      TSTIN(16) => \<const1>\,
      TSTIN(15) => \<const1>\,
      TSTIN(14) => \<const1>\,
      TSTIN(13) => \<const1>\,
      TSTIN(12) => \<const1>\,
      TSTIN(11) => \<const1>\,
      TSTIN(10) => \<const1>\,
      TSTIN(9) => \<const1>\,
      TSTIN(8) => \<const1>\,
      TSTIN(7) => \<const1>\,
      TSTIN(6) => \<const1>\,
      TSTIN(5) => \<const1>\,
      TSTIN(4) => \<const1>\,
      TSTIN(3) => \<const1>\,
      TSTIN(2) => \<const1>\,
      TSTIN(1) => \<const1>\,
      TSTIN(0) => \<const1>\,
      TX8B10BBYPASS(3) => \<const0>\,
      TX8B10BBYPASS(2) => \<const0>\,
      TX8B10BBYPASS(1) => \<const0>\,
      TX8B10BBYPASS(0) => \<const0>\,
      TX8B10BEN => \<const1>\,
      TXBUFDIFFCTRL(2) => \<const1>\,
      TXBUFDIFFCTRL(1) => \<const0>\,
      TXBUFDIFFCTRL(0) => \<const0>\,
      TXBUFSTATUS(1 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_TXBUFSTATUS_UNCONNECTED\(1 downto 0),
      TXCHARDISPMODE(3) => \<const0>\,
      TXCHARDISPMODE(2) => \<const0>\,
      TXCHARDISPMODE(1) => \<const0>\,
      TXCHARDISPMODE(0) => PIPE_TXCOMPLIANCE(0),
      TXCHARDISPVAL(3) => \<const0>\,
      TXCHARDISPVAL(2) => \<const0>\,
      TXCHARDISPVAL(1) => \<const0>\,
      TXCHARDISPVAL(0) => \<const0>\,
      TXCHARISK(3) => \<const0>\,
      TXCHARISK(2) => \<const0>\,
      TXCHARISK(1 downto 0) => PIPE_TXDATAK(1 downto 0),
      TXCOMFINISH => \NLW_gtp_channel.gtpe2_channel_i_TXCOMFINISH_UNCONNECTED\,
      TXCOMINIT => \<const0>\,
      TXCOMSAS => \<const0>\,
      TXCOMWAKE => \<const0>\,
      TXDATA(31) => \<const0>\,
      TXDATA(30) => \<const0>\,
      TXDATA(29) => \<const0>\,
      TXDATA(28) => \<const0>\,
      TXDATA(27) => \<const0>\,
      TXDATA(26) => \<const0>\,
      TXDATA(25) => \<const0>\,
      TXDATA(24) => \<const0>\,
      TXDATA(23) => \<const0>\,
      TXDATA(22) => \<const0>\,
      TXDATA(21) => \<const0>\,
      TXDATA(20) => \<const0>\,
      TXDATA(19) => \<const0>\,
      TXDATA(18) => \<const0>\,
      TXDATA(17) => \<const0>\,
      TXDATA(16) => \<const0>\,
      TXDATA(15 downto 0) => PIPE_TXDATA(15 downto 0),
      TXDEEMPH => \<const0>\,
      TXDETECTRX => pipe_tx_rcvr_det,
      TXDIFFCTRL(3) => \<const1>\,
      TXDIFFCTRL(2) => \<const1>\,
      TXDIFFCTRL(1) => \<const0>\,
      TXDIFFCTRL(0) => \<const0>\,
      TXDIFFPD => \<const0>\,
      TXDLYBYPASS => \<const0>\,
      TXDLYEN => \<const0>\,
      TXDLYHOLD => \<const0>\,
      TXDLYOVRDEN => \<const0>\,
      TXDLYSRESET => I12,
      TXDLYSRESETDONE => p_48_out,
      TXDLYUPDOWN => \<const0>\,
      TXELECIDLE => PIPE_TXELECIDLE(0),
      TXGEARBOXREADY => \NLW_gtp_channel.gtpe2_channel_i_TXGEARBOXREADY_UNCONNECTED\,
      TXHEADER(2) => \<const0>\,
      TXHEADER(1) => \<const0>\,
      TXHEADER(0) => \<const0>\,
      TXINHIBIT => \<const0>\,
      TXMAINCURSOR(6 downto 0) => TXMAINCURSOR(6 downto 0),
      TXMARGIN(2 downto 0) => pipe_tx_margin(2 downto 0),
      TXOUTCLK => \n_38_gtp_channel.gtpe2_channel_i\,
      TXOUTCLKFABRIC => \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED\,
      TXOUTCLKPCS => \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKPCS_UNCONNECTED\,
      TXOUTCLKSEL(2) => \<const0>\,
      TXOUTCLKSEL(1) => \<const0>\,
      TXOUTCLKSEL(0) => \<const0>\,
      TXPCSRESET => \<const0>\,
      TXPD(1 downto 0) => PIPE_POWERDOWN(1 downto 0),
      TXPDELECIDLEMODE => \<const0>\,
      TXPHALIGN => I13,
      TXPHALIGNDONE => p_47_out,
      TXPHALIGNEN => \<const1>\,
      TXPHDLYPD => \<const0>\,
      TXPHDLYRESET => \<const0>\,
      TXPHDLYTSTCLK => \<const0>\,
      TXPHINIT => I14,
      TXPHINITDONE => gt_txphinitdone(0),
      TXPHOVRDEN => \<const0>\,
      TXPIPPMEN => \<const0>\,
      TXPIPPMOVRDEN => \<const0>\,
      TXPIPPMPD => \<const0>\,
      TXPIPPMSEL => \<const0>\,
      TXPIPPMSTEPSIZE(4) => \<const0>\,
      TXPIPPMSTEPSIZE(3) => \<const0>\,
      TXPIPPMSTEPSIZE(2) => \<const0>\,
      TXPIPPMSTEPSIZE(1) => \<const0>\,
      TXPIPPMSTEPSIZE(0) => \<const0>\,
      TXPISOPD => \<const0>\,
      TXPMARESET => \<const0>\,
      TXPMARESETDONE => \NLW_gtp_channel.gtpe2_channel_i_TXPMARESETDONE_UNCONNECTED\,
      TXPOLARITY => \<const0>\,
      TXPOSTCURSOR(4 downto 0) => TXPOSTCURSOR(4 downto 0),
      TXPOSTCURSORINV => \<const0>\,
      TXPRBSFORCEERR => \<const0>\,
      TXPRBSSEL(2) => \<const0>\,
      TXPRBSSEL(1) => \<const0>\,
      TXPRBSSEL(0) => \<const0>\,
      TXPRECURSOR(4 downto 0) => TXPRECURSOR(4 downto 0),
      TXPRECURSORINV => \<const0>\,
      TXRATE(2) => \<const0>\,
      TXRATE(1) => \<const0>\,
      TXRATE(0) => RXRATE(0),
      TXRATEDONE => O6,
      TXRATEMODE => \<const0>\,
      TXRESETDONE => O7,
      TXSEQUENCE(6) => \<const0>\,
      TXSEQUENCE(5) => \<const0>\,
      TXSEQUENCE(4) => \<const0>\,
      TXSEQUENCE(3) => \<const0>\,
      TXSEQUENCE(2) => \<const0>\,
      TXSEQUENCE(1) => \<const0>\,
      TXSEQUENCE(0) => \<const0>\,
      TXSTARTSEQ => \<const0>\,
      TXSWING => \<const0>\,
      TXSYNCALLIN => txsyncallin,
      TXSYNCDONE => O8,
      TXSYNCIN => I15,
      TXSYNCMODE => \<const0>\,
      TXSYNCOUT => \n_47_gtp_channel.gtpe2_channel_i\,
      TXSYSCLKSEL(1) => \<const0>\,
      TXSYSCLKSEL(0) => \<const0>\,
      TXUSERRDY => rst_userrdy,
      TXUSRCLK => I1,
      TXUSRCLK2 => I1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_gt_wrapper_31 is
  port (
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    PIPE_RXCHANISALIGNED : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_84_out : out STD_LOGIC;
    PIPE_RXELECIDLE : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_83_out : out STD_LOGIC;
    I9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    SYNC_RXSYNCDONE : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_86_out : out STD_LOGIC;
    p_85_out : out STD_LOGIC;
    gt_txphinitdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    SYNC_TXSYNCDONE : out STD_LOGIC;
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RXSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SYNC_RXPHALIGNDONE_S : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_gtreset : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    PIPE_RXPOLARITY : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin : in STD_LOGIC;
    I8 : in STD_LOGIC;
    rst_userrdy : in STD_LOGIC;
    I10 : in STD_LOGIC;
    pipe_tx_rcvr_det : in STD_LOGIC;
    I12 : in STD_LOGIC;
    PIPE_TXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    txsyncallin : in STD_LOGIC;
    I15 : in STD_LOGIC;
    DRPDI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_POWERDOWN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_tx_margin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPE_TXDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RXCHBONDO : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_TXDATAK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    TXPOSTCURSOR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    TXPRECURSOR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    TXMAINCURSOR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DRPADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    p_45_out : in STD_LOGIC;
    p_7_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_gt_wrapper_31 : entity is "v7_pcie_gt_wrapper";
end v7_pciev7_pcie_gt_wrapper_31;

architecture STRUCTURE of v7_pciev7_pcie_gt_wrapper_31 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal PIPE_RXSTATUS : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \^rxstatus\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_103_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_104_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_105_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_112_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_113_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_114_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_115_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_116_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_117_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_118_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_119_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_120_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_121_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_122_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_123_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_124_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_125_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_126_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_127_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_144_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_145_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_146_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_147_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_148_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_149_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_14_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_29_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_33_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_38_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_47_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_48_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_49_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_50_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_51_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_52_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_53_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_54_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_55_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_56_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_57_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_58_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_59_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_60_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_61_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_62_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_7_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_8_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \^p_83_out\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_EYESCANDATAERROR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT0_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCHANBONDSEQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCHANREALIGN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCOMINITDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCOMSASDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCOMWAKEDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXHEADERVALID_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOSINTDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKPCS_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXCOMFINISH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXGEARBOXREADY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKPCS_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXPMARESETDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_PCSRSVDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCLKCORCNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXDATAVALID_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXDISPERR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXHEADER_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXNOTINTABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXPHMONITOR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXSTARTOFSEQ_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_TXBUFSTATUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \gtp_channel.gtpe2_channel_i\ : label is "PRIMITIVE";
begin
  RXSTATUS(0) <= \^rxstatus\(0);
  p_83_out <= \^p_83_out\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gt_rx_status_q[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => PIPE_RXSTATUS(3),
      I1 => I17,
      I2 => I18,
      O => O17(0)
    );
\gt_rx_status_q[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => PIPE_RXSTATUS(4),
      I1 => I17,
      I2 => I18,
      O => O17(1)
    );
\gt_rx_status_q[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^rxstatus\(0),
      I1 => I17,
      I2 => I18,
      O => O17(2)
    );
\gtp_channel.gtpe2_channel_i\: unisim.vcomponents.GTPE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => B"00000000000000000000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => B"1001001000000000000000001000000111010000000",
      CFOK_CFG2 => B"0100000",
      CFOK_CFG3 => B"0100000",
      CFOK_CFG4 => '0',
      CFOK_CFG5 => B"00",
      CFOK_CFG6 => B"0000",
      CHAN_BOND_KEEP_ALIGN => "TRUE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0001001010",
      CHAN_BOND_SEQ_1_2 => B"0001001010",
      CHAN_BOND_SEQ_1_3 => B"0001001010",
      CHAN_BOND_SEQ_1_4 => B"0110111100",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0001000101",
      CHAN_BOND_SEQ_2_2 => B"0001000101",
      CHAN_BOND_SEQ_2_3 => B"0001000101",
      CHAN_BOND_SEQ_2_4 => B"0110111100",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "TRUE",
      CHAN_BOND_SEQ_LEN => 4,
      CLK_COMMON_SWING => '0',
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "TRUE",
      CLK_COR_MAX_LAT => 21,
      CLK_COR_MIN_LAT => 19,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"0000",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000B01",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"010",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "TRUE",
      GEARBOX_MODE => B"000",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "TRUE",
      PCS_RSVD_ATTR => X"000000000100",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"09",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_LOOPBACK_CFG => '0',
      PMA_RSV => X"00000333",
      PMA_RSV2 => X"00002040",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"0000",
      PMA_RSV5 => '0',
      PMA_RSV6 => '0',
      PMA_RSV7 => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"0100",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "TRUE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0000107FE406001041010",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '1',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPMRESET_TIME => B"0001111",
      RXLPM_BIAS_STARTUP_DISABLE => '0',
      RXLPM_CFG => B"0110",
      RXLPM_CFG1 => '0',
      RXLPM_CM_CFG => '0',
      RXLPM_GC_CFG => B"111100010",
      RXLPM_GC_CFG2 => B"001",
      RXLPM_HF_CFG => B"00001111110000",
      RXLPM_HF_CFG2 => B"01010",
      RXLPM_HF_CFG3 => B"0000",
      RXLPM_HOLD_DURING_EIDLE => '1',
      RXLPM_INCM_CFG => '1',
      RXLPM_IPCM_CFG => '0',
      RXLPM_LF_CFG => B"000000001111110000",
      RXLPM_LF_CFG2 => B"01010",
      RXLPM_OSINT_CFG => B"100",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "FABRIC",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 2,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"004020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"000",
      RXPI_CFG1 => '1',
      RXPI_CFG2 => '1',
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "PMA",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '1',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"0000111100110011",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 4,
      RX_CLKMUX_EN => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SATA_PLL_CFG => "VCO_3000MHZ",
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "1",
      SIM_VERSION => "1.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOOB_CFG => '1',
      TXOUT_DIV => 2,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"000",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00011",
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '1',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"010100",
      TX_DEEMPH1 => B"001011",
      TX_DRIVE_MODE => "PIPE",
      TX_EIDLE_ASSERT_DELAY => B"010",
      TX_EIDLE_DEASSERT_DELAY => B"010",
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001111",
      TX_MARGIN_FULL_1 => B"1001110",
      TX_MARGIN_FULL_2 => B"1001101",
      TX_MARGIN_FULL_3 => B"1001100",
      TX_MARGIN_FULL_4 => B"1000011",
      TX_MARGIN_LOW_0 => B"1000101",
      TX_MARGIN_LOW_1 => B"1000110",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_RXDETECT_CFG => X"0064",
      TX_RXDETECT_REF => B"011",
      TX_XCLK_SEL => "TXUSR",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
    port map (
      CFGRESET => \<const0>\,
      CLKRSVD0 => \<const0>\,
      CLKRSVD1 => \<const0>\,
      DMONFIFORESET => \<const0>\,
      DMONITORCLK => \<const0>\,
      DMONITOROUT(14) => \n_48_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(13) => \n_49_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(12) => \n_50_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(11) => \n_51_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(10) => \n_52_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(9) => \n_53_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(8) => \n_54_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(7) => \n_55_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(6) => \n_56_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(5) => \n_57_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(4) => \n_58_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(3) => \n_59_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(2) => \n_60_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(1) => \n_61_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(0) => \n_62_gtp_channel.gtpe2_channel_i\,
      DRPADDR(8 downto 0) => DRPADDR(8 downto 0),
      DRPCLK => I1,
      DRPDI(15 downto 0) => DRPDI(15 downto 0),
      DRPDO(15 downto 0) => ext_ch_gt_drpdo(15 downto 0),
      DRPEN => I2,
      DRPRDY => ext_ch_gt_drprdy(0),
      DRPWE => I3,
      EYESCANDATAERROR => \NLW_gtp_channel.gtpe2_channel_i_EYESCANDATAERROR_UNCONNECTED\,
      EYESCANMODE => \<const0>\,
      EYESCANRESET => I4(3),
      EYESCANTRIGGER => \<const0>\,
      GTPRXN => pci_exp_rxn(0),
      GTPRXP => pci_exp_rxp(0),
      GTPTXN => pci_exp_txn(0),
      GTPTXP => pci_exp_txp(0),
      GTRESETSEL => \<const0>\,
      GTRSVD(15) => \<const0>\,
      GTRSVD(14) => \<const0>\,
      GTRSVD(13) => \<const0>\,
      GTRSVD(12) => \<const0>\,
      GTRSVD(11) => \<const0>\,
      GTRSVD(10) => \<const0>\,
      GTRSVD(9) => \<const0>\,
      GTRSVD(8) => \<const0>\,
      GTRSVD(7) => \<const0>\,
      GTRSVD(6) => \<const0>\,
      GTRSVD(5) => \<const0>\,
      GTRSVD(4) => \<const0>\,
      GTRSVD(3) => \<const0>\,
      GTRSVD(2) => \<const0>\,
      GTRSVD(1) => \<const0>\,
      GTRSVD(0) => \<const0>\,
      GTRXRESET => rst_gtreset,
      GTTXRESET => rst_gtreset,
      LOOPBACK(2) => \<const0>\,
      LOOPBACK(1) => \<const0>\,
      LOOPBACK(0) => \<const0>\,
      PCSRSVDIN(15) => \<const0>\,
      PCSRSVDIN(14) => \<const0>\,
      PCSRSVDIN(13) => \<const0>\,
      PCSRSVDIN(12) => \<const0>\,
      PCSRSVDIN(11) => \<const0>\,
      PCSRSVDIN(10) => \<const0>\,
      PCSRSVDIN(9) => \<const0>\,
      PCSRSVDIN(8) => \<const0>\,
      PCSRSVDIN(7) => \<const0>\,
      PCSRSVDIN(6) => \<const0>\,
      PCSRSVDIN(5) => \<const0>\,
      PCSRSVDIN(4) => \<const0>\,
      PCSRSVDIN(3) => \<const0>\,
      PCSRSVDIN(2) => \<const0>\,
      PCSRSVDIN(1) => \<const0>\,
      PCSRSVDIN(0) => \<const0>\,
      PCSRSVDOUT(15 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_PCSRSVDOUT_UNCONNECTED\(15 downto 0),
      PHYSTATUS => I11(0),
      PLL0CLK => I5,
      PLL0REFCLK => I6,
      PLL1CLK => \<const0>\,
      PLL1REFCLK => \<const0>\,
      PMARSVDIN0 => \<const0>\,
      PMARSVDIN1 => \<const0>\,
      PMARSVDIN2 => \<const0>\,
      PMARSVDIN3 => \<const0>\,
      PMARSVDIN4 => \<const0>\,
      PMARSVDOUT0 => \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT0_UNCONNECTED\,
      PMARSVDOUT1 => \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT1_UNCONNECTED\,
      RESETOVRD => I7,
      RX8B10BEN => \<const1>\,
      RXADAPTSELTEST(13) => \<const0>\,
      RXADAPTSELTEST(12) => \<const0>\,
      RXADAPTSELTEST(11) => \<const0>\,
      RXADAPTSELTEST(10) => \<const0>\,
      RXADAPTSELTEST(9) => \<const0>\,
      RXADAPTSELTEST(8) => \<const0>\,
      RXADAPTSELTEST(7) => \<const0>\,
      RXADAPTSELTEST(6) => \<const0>\,
      RXADAPTSELTEST(5) => \<const0>\,
      RXADAPTSELTEST(4) => \<const0>\,
      RXADAPTSELTEST(3) => \<const0>\,
      RXADAPTSELTEST(2) => \<const0>\,
      RXADAPTSELTEST(1) => \<const0>\,
      RXADAPTSELTEST(0) => \<const0>\,
      RXBUFRESET => I4(5),
      RXBUFSTATUS(2) => \n_103_gtp_channel.gtpe2_channel_i\,
      RXBUFSTATUS(1) => \n_104_gtp_channel.gtpe2_channel_i\,
      RXBUFSTATUS(0) => \n_105_gtp_channel.gtpe2_channel_i\,
      RXBYTEISALIGNED => \n_7_gtp_channel.gtpe2_channel_i\,
      RXBYTEREALIGN => \n_8_gtp_channel.gtpe2_channel_i\,
      RXCDRFREQRESET => I4(2),
      RXCDRHOLD => \<const0>\,
      RXCDRLOCK => O1,
      RXCDROVRDEN => \<const0>\,
      RXCDRRESET => I4(1),
      RXCDRRESETRSV => \<const0>\,
      RXCHANBONDSEQ => \NLW_gtp_channel.gtpe2_channel_i_RXCHANBONDSEQ_UNCONNECTED\,
      RXCHANISALIGNED => PIPE_RXCHANISALIGNED(0),
      RXCHANREALIGN => \NLW_gtp_channel.gtpe2_channel_i_RXCHANREALIGN_UNCONNECTED\,
      RXCHARISCOMMA(3) => \n_144_gtp_channel.gtpe2_channel_i\,
      RXCHARISCOMMA(2) => \n_145_gtp_channel.gtpe2_channel_i\,
      RXCHARISCOMMA(1) => \n_146_gtp_channel.gtpe2_channel_i\,
      RXCHARISCOMMA(0) => \n_147_gtp_channel.gtpe2_channel_i\,
      RXCHARISK(3) => \n_148_gtp_channel.gtpe2_channel_i\,
      RXCHARISK(2) => \n_149_gtp_channel.gtpe2_channel_i\,
      RXCHARISK(1 downto 0) => O7(1 downto 0),
      RXCHBONDEN => \<const1>\,
      RXCHBONDI(3 downto 0) => RXCHBONDO(3 downto 0),
      RXCHBONDLEVEL(2) => \<const0>\,
      RXCHBONDLEVEL(1) => \<const1>\,
      RXCHBONDLEVEL(0) => \<const0>\,
      RXCHBONDMASTER => \<const0>\,
      RXCHBONDO(3 downto 0) => I16(3 downto 0),
      RXCHBONDSLAVE => \<const1>\,
      RXCLKCORCNT(1 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXCLKCORCNT_UNCONNECTED\(1 downto 0),
      RXCOMINITDET => \NLW_gtp_channel.gtpe2_channel_i_RXCOMINITDET_UNCONNECTED\,
      RXCOMMADET => \n_14_gtp_channel.gtpe2_channel_i\,
      RXCOMMADETEN => \<const1>\,
      RXCOMSASDET => \NLW_gtp_channel.gtpe2_channel_i_RXCOMSASDET_UNCONNECTED\,
      RXCOMWAKEDET => \NLW_gtp_channel.gtpe2_channel_i_RXCOMWAKEDET_UNCONNECTED\,
      RXDATA(31) => \n_112_gtp_channel.gtpe2_channel_i\,
      RXDATA(30) => \n_113_gtp_channel.gtpe2_channel_i\,
      RXDATA(29) => \n_114_gtp_channel.gtpe2_channel_i\,
      RXDATA(28) => \n_115_gtp_channel.gtpe2_channel_i\,
      RXDATA(27) => \n_116_gtp_channel.gtpe2_channel_i\,
      RXDATA(26) => \n_117_gtp_channel.gtpe2_channel_i\,
      RXDATA(25) => \n_118_gtp_channel.gtpe2_channel_i\,
      RXDATA(24) => \n_119_gtp_channel.gtpe2_channel_i\,
      RXDATA(23) => \n_120_gtp_channel.gtpe2_channel_i\,
      RXDATA(22) => \n_121_gtp_channel.gtpe2_channel_i\,
      RXDATA(21) => \n_122_gtp_channel.gtpe2_channel_i\,
      RXDATA(20) => \n_123_gtp_channel.gtpe2_channel_i\,
      RXDATA(19) => \n_124_gtp_channel.gtpe2_channel_i\,
      RXDATA(18) => \n_125_gtp_channel.gtpe2_channel_i\,
      RXDATA(17) => \n_126_gtp_channel.gtpe2_channel_i\,
      RXDATA(16) => \n_127_gtp_channel.gtpe2_channel_i\,
      RXDATA(15 downto 0) => D(15 downto 0),
      RXDATAVALID(1 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXDATAVALID_UNCONNECTED\(1 downto 0),
      RXDDIEN => \<const0>\,
      RXDFEXYDEN => \<const0>\,
      RXDISPERR(3 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXDISPERR_UNCONNECTED\(3 downto 0),
      RXDLYBYPASS => \<const1>\,
      RXDLYEN => \<const0>\,
      RXDLYOVRDEN => \<const0>\,
      RXDLYSRESET => \<const0>\,
      RXDLYSRESETDONE => p_84_out,
      RXELECIDLE => PIPE_RXELECIDLE(0),
      RXELECIDLEMODE(1) => \<const0>\,
      RXELECIDLEMODE(0) => \<const0>\,
      RXGEARBOXSLIP => \<const0>\,
      RXHEADER(2 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXHEADER_UNCONNECTED\(2 downto 0),
      RXHEADERVALID => \NLW_gtp_channel.gtpe2_channel_i_RXHEADERVALID_UNCONNECTED\,
      RXLPMHFHOLD => \<const0>\,
      RXLPMHFOVRDEN => \<const0>\,
      RXLPMLFHOLD => \<const0>\,
      RXLPMLFOVRDEN => \<const0>\,
      RXLPMOSINTNTRLEN => \<const0>\,
      RXLPMRESET => \<const0>\,
      RXMCOMMAALIGNEN => \<const1>\,
      RXNOTINTABLE(3 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXNOTINTABLE_UNCONNECTED\(3 downto 0),
      RXOOBRESET => \<const0>\,
      RXOSCALRESET => \<const0>\,
      RXOSHOLD => \<const0>\,
      RXOSINTCFG(3) => \<const0>\,
      RXOSINTCFG(2) => \<const0>\,
      RXOSINTCFG(1) => \<const1>\,
      RXOSINTCFG(0) => \<const0>\,
      RXOSINTDONE => \NLW_gtp_channel.gtpe2_channel_i_RXOSINTDONE_UNCONNECTED\,
      RXOSINTEN => \<const1>\,
      RXOSINTHOLD => \<const0>\,
      RXOSINTID0(3) => \<const0>\,
      RXOSINTID0(2) => \<const0>\,
      RXOSINTID0(1) => \<const0>\,
      RXOSINTID0(0) => \<const0>\,
      RXOSINTNTRLEN => \<const0>\,
      RXOSINTOVRDEN => \<const0>\,
      RXOSINTPD => \<const0>\,
      RXOSINTSTARTED => \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTARTED_UNCONNECTED\,
      RXOSINTSTROBE => \<const0>\,
      RXOSINTSTROBEDONE => \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED\,
      RXOSINTSTROBESTARTED => \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED\,
      RXOSINTTESTOVRDEN => \<const0>\,
      RXOSOVRDEN => \<const0>\,
      RXOUTCLK => pipe_rxoutclk_out(0),
      RXOUTCLKFABRIC => \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED\,
      RXOUTCLKPCS => \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKPCS_UNCONNECTED\,
      RXOUTCLKSEL(2) => \<const0>\,
      RXOUTCLKSEL(1) => \<const0>\,
      RXOUTCLKSEL(0) => \<const0>\,
      RXPCOMMAALIGNEN => \<const1>\,
      RXPCSRESET => I4(4),
      RXPD(1 downto 0) => PIPE_POWERDOWN(1 downto 0),
      RXPHALIGN => \<const0>\,
      RXPHALIGNDONE => \^p_83_out\,
      RXPHALIGNEN => \<const0>\,
      RXPHDLYPD => \<const0>\,
      RXPHDLYRESET => \<const0>\,
      RXPHMONITOR(4 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXPHMONITOR_UNCONNECTED\(4 downto 0),
      RXPHOVRDEN => \<const0>\,
      RXPHSLIPMONITOR(4 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED\(4 downto 0),
      RXPMARESET => I4(0),
      RXPMARESETDONE => I9(0),
      RXPOLARITY => PIPE_RXPOLARITY(0),
      RXPRBSCNTRESET => \<const0>\,
      RXPRBSERR => \n_29_gtp_channel.gtpe2_channel_i\,
      RXPRBSSEL(2) => \<const0>\,
      RXPRBSSEL(1) => \<const0>\,
      RXPRBSSEL(0) => \<const0>\,
      RXRATE(2) => \<const0>\,
      RXRATE(1) => \<const0>\,
      RXRATE(0) => RXRATE(0),
      RXRATEDONE => O2,
      RXRATEMODE => \<const0>\,
      RXRESETDONE => O3,
      RXSLIDE => \<const0>\,
      RXSTARTOFSEQ(1 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXSTARTOFSEQ_UNCONNECTED\(1 downto 0),
      RXSTATUS(2) => \^rxstatus\(0),
      RXSTATUS(1 downto 0) => PIPE_RXSTATUS(4 downto 3),
      RXSYNCALLIN => rxsyncallin,
      RXSYNCDONE => SYNC_RXSYNCDONE,
      RXSYNCIN => I8,
      RXSYNCMODE => \<const0>\,
      RXSYNCOUT => \n_33_gtp_channel.gtpe2_channel_i\,
      RXSYSCLKSEL(1) => \<const0>\,
      RXSYSCLKSEL(0) => \<const0>\,
      RXUSERRDY => rst_userrdy,
      RXUSRCLK => I1,
      RXUSRCLK2 => I1,
      RXVALID => O4,
      SETERRSTATUS => \<const0>\,
      SIGVALIDCLK => I10,
      TSTIN(19) => \<const1>\,
      TSTIN(18) => \<const1>\,
      TSTIN(17) => \<const1>\,
      TSTIN(16) => \<const1>\,
      TSTIN(15) => \<const1>\,
      TSTIN(14) => \<const1>\,
      TSTIN(13) => \<const1>\,
      TSTIN(12) => \<const1>\,
      TSTIN(11) => \<const1>\,
      TSTIN(10) => \<const1>\,
      TSTIN(9) => \<const1>\,
      TSTIN(8) => \<const1>\,
      TSTIN(7) => \<const1>\,
      TSTIN(6) => \<const1>\,
      TSTIN(5) => \<const1>\,
      TSTIN(4) => \<const1>\,
      TSTIN(3) => \<const1>\,
      TSTIN(2) => \<const1>\,
      TSTIN(1) => \<const1>\,
      TSTIN(0) => \<const1>\,
      TX8B10BBYPASS(3) => \<const0>\,
      TX8B10BBYPASS(2) => \<const0>\,
      TX8B10BBYPASS(1) => \<const0>\,
      TX8B10BBYPASS(0) => \<const0>\,
      TX8B10BEN => \<const1>\,
      TXBUFDIFFCTRL(2) => \<const1>\,
      TXBUFDIFFCTRL(1) => \<const0>\,
      TXBUFDIFFCTRL(0) => \<const0>\,
      TXBUFSTATUS(1 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_TXBUFSTATUS_UNCONNECTED\(1 downto 0),
      TXCHARDISPMODE(3) => \<const0>\,
      TXCHARDISPMODE(2) => \<const0>\,
      TXCHARDISPMODE(1) => \<const0>\,
      TXCHARDISPMODE(0) => PIPE_TXCOMPLIANCE(0),
      TXCHARDISPVAL(3) => \<const0>\,
      TXCHARDISPVAL(2) => \<const0>\,
      TXCHARDISPVAL(1) => \<const0>\,
      TXCHARDISPVAL(0) => \<const0>\,
      TXCHARISK(3) => \<const0>\,
      TXCHARISK(2) => \<const0>\,
      TXCHARISK(1 downto 0) => PIPE_TXDATAK(1 downto 0),
      TXCOMFINISH => \NLW_gtp_channel.gtpe2_channel_i_TXCOMFINISH_UNCONNECTED\,
      TXCOMINIT => \<const0>\,
      TXCOMSAS => \<const0>\,
      TXCOMWAKE => \<const0>\,
      TXDATA(31) => \<const0>\,
      TXDATA(30) => \<const0>\,
      TXDATA(29) => \<const0>\,
      TXDATA(28) => \<const0>\,
      TXDATA(27) => \<const0>\,
      TXDATA(26) => \<const0>\,
      TXDATA(25) => \<const0>\,
      TXDATA(24) => \<const0>\,
      TXDATA(23) => \<const0>\,
      TXDATA(22) => \<const0>\,
      TXDATA(21) => \<const0>\,
      TXDATA(20) => \<const0>\,
      TXDATA(19) => \<const0>\,
      TXDATA(18) => \<const0>\,
      TXDATA(17) => \<const0>\,
      TXDATA(16) => \<const0>\,
      TXDATA(15 downto 0) => PIPE_TXDATA(15 downto 0),
      TXDEEMPH => \<const0>\,
      TXDETECTRX => pipe_tx_rcvr_det,
      TXDIFFCTRL(3) => \<const1>\,
      TXDIFFCTRL(2) => \<const1>\,
      TXDIFFCTRL(1) => \<const0>\,
      TXDIFFCTRL(0) => \<const0>\,
      TXDIFFPD => \<const0>\,
      TXDLYBYPASS => \<const0>\,
      TXDLYEN => \<const0>\,
      TXDLYHOLD => \<const0>\,
      TXDLYOVRDEN => \<const0>\,
      TXDLYSRESET => I12,
      TXDLYSRESETDONE => p_86_out,
      TXDLYUPDOWN => \<const0>\,
      TXELECIDLE => PIPE_TXELECIDLE(0),
      TXGEARBOXREADY => \NLW_gtp_channel.gtpe2_channel_i_TXGEARBOXREADY_UNCONNECTED\,
      TXHEADER(2) => \<const0>\,
      TXHEADER(1) => \<const0>\,
      TXHEADER(0) => \<const0>\,
      TXINHIBIT => \<const0>\,
      TXMAINCURSOR(6 downto 0) => TXMAINCURSOR(6 downto 0),
      TXMARGIN(2 downto 0) => pipe_tx_margin(2 downto 0),
      TXOUTCLK => \n_38_gtp_channel.gtpe2_channel_i\,
      TXOUTCLKFABRIC => \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED\,
      TXOUTCLKPCS => \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKPCS_UNCONNECTED\,
      TXOUTCLKSEL(2) => \<const0>\,
      TXOUTCLKSEL(1) => \<const0>\,
      TXOUTCLKSEL(0) => \<const0>\,
      TXPCSRESET => \<const0>\,
      TXPD(1 downto 0) => PIPE_POWERDOWN(1 downto 0),
      TXPDELECIDLEMODE => \<const0>\,
      TXPHALIGN => I13,
      TXPHALIGNDONE => p_85_out,
      TXPHALIGNEN => \<const1>\,
      TXPHDLYPD => \<const0>\,
      TXPHDLYRESET => \<const0>\,
      TXPHDLYTSTCLK => \<const0>\,
      TXPHINIT => I14,
      TXPHINITDONE => gt_txphinitdone(0),
      TXPHOVRDEN => \<const0>\,
      TXPIPPMEN => \<const0>\,
      TXPIPPMOVRDEN => \<const0>\,
      TXPIPPMPD => \<const0>\,
      TXPIPPMSEL => \<const0>\,
      TXPIPPMSTEPSIZE(4) => \<const0>\,
      TXPIPPMSTEPSIZE(3) => \<const0>\,
      TXPIPPMSTEPSIZE(2) => \<const0>\,
      TXPIPPMSTEPSIZE(1) => \<const0>\,
      TXPIPPMSTEPSIZE(0) => \<const0>\,
      TXPISOPD => \<const0>\,
      TXPMARESET => \<const0>\,
      TXPMARESETDONE => \NLW_gtp_channel.gtpe2_channel_i_TXPMARESETDONE_UNCONNECTED\,
      TXPOLARITY => \<const0>\,
      TXPOSTCURSOR(4 downto 0) => TXPOSTCURSOR(4 downto 0),
      TXPOSTCURSORINV => \<const0>\,
      TXPRBSFORCEERR => \<const0>\,
      TXPRBSSEL(2) => \<const0>\,
      TXPRBSSEL(1) => \<const0>\,
      TXPRBSSEL(0) => \<const0>\,
      TXPRECURSOR(4 downto 0) => TXPRECURSOR(4 downto 0),
      TXPRECURSORINV => \<const0>\,
      TXRATE(2) => \<const0>\,
      TXRATE(1) => \<const0>\,
      TXRATE(0) => RXRATE(0),
      TXRATEDONE => O5,
      TXRATEMODE => \<const0>\,
      TXRESETDONE => O6,
      TXSEQUENCE(6) => \<const0>\,
      TXSEQUENCE(5) => \<const0>\,
      TXSEQUENCE(4) => \<const0>\,
      TXSEQUENCE(3) => \<const0>\,
      TXSEQUENCE(2) => \<const0>\,
      TXSEQUENCE(1) => \<const0>\,
      TXSEQUENCE(0) => \<const0>\,
      TXSTARTSEQ => \<const0>\,
      TXSWING => \<const0>\,
      TXSYNCALLIN => txsyncallin,
      TXSYNCDONE => SYNC_TXSYNCDONE,
      TXSYNCIN => I15,
      TXSYNCMODE => \<const0>\,
      TXSYNCOUT => \n_47_gtp_channel.gtpe2_channel_i\,
      TXSYSCLKSEL(1) => \<const0>\,
      TXSYSCLKSEL(0) => \<const0>\,
      TXUSERRDY => rst_userrdy,
      TXUSRCLK => I1,
      TXUSRCLK2 => I1
    );
rxphaligndone_s_reg1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^p_83_out\,
      I1 => p_45_out,
      I2 => p_7_out,
      O => SYNC_RXPHALIGNDONE_S
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_gt_wrapper_33 is
  port (
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    PIPE_RXCHANISALIGNED : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_122_out : out STD_LOGIC;
    PIPE_RXELECIDLE : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_121_out : out STD_LOGIC;
    I9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    p_124_out : out STD_LOGIC;
    pipe_txoutclk_out : out STD_LOGIC;
    p_123_out : out STD_LOGIC;
    gt_txphinitdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RXSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_RXDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_RXDATAK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RXCHBONDO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O18 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_gtreset : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    PIPE_RXPOLARITY : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin : in STD_LOGIC;
    rst_userrdy : in STD_LOGIC;
    I8 : in STD_LOGIC;
    pipe_tx_deemph : in STD_LOGIC;
    pipe_tx_rcvr_det : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    PIPE_TXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    txsyncallin : in STD_LOGIC;
    DRPDI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_POWERDOWN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_tx_margin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPE_TXDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_TXDATAK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    TXPOSTCURSOR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    TXPRECURSOR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    TXMAINCURSOR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DRPADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_gt_wrapper_33 : entity is "v7_pcie_gt_wrapper";
end v7_pciev7_pcie_gt_wrapper_33;

architecture STRUCTURE of v7_pciev7_pcie_gt_wrapper_33 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal PIPE_RXSTATUS : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxstatus\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_103_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_104_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_105_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_112_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_113_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_114_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_115_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_116_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_117_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_118_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_119_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_120_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_121_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_122_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_123_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_124_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_125_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_126_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_127_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_144_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_145_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_146_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_147_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_148_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_149_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_14_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_29_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_48_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_49_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_50_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_51_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_52_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_53_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_54_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_55_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_56_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_57_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_58_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_59_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_60_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_61_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_62_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_7_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \n_8_gtp_channel.gtpe2_channel_i\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_EYESCANDATAERROR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT0_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCHANBONDSEQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCHANREALIGN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCOMINITDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCOMSASDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCOMWAKEDET_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXHEADERVALID_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOSINTDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKPCS_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXCOMFINISH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXGEARBOXREADY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKPCS_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_TXPMARESETDONE_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_channel.gtpe2_channel_i_PCSRSVDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXCLKCORCNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXDATAVALID_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXDISPERR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXHEADER_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXNOTINTABLE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXPHMONITOR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_RXSTARTOFSEQ_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gtp_channel.gtpe2_channel_i_TXBUFSTATUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \gtp_channel.gtpe2_channel_i\ : label is "PRIMITIVE";
begin
  O10 <= \^o10\;
  O5 <= \^o5\;
  RXSTATUS(0) <= \^rxstatus\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gt_rx_status_q[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => PIPE_RXSTATUS(0),
      I1 => I15,
      I2 => I16,
      O => O18(0)
    );
\gt_rx_status_q[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => PIPE_RXSTATUS(1),
      I1 => I15,
      I2 => I16,
      O => O18(1)
    );
\gt_rx_status_q[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \^rxstatus\(0),
      I1 => I15,
      I2 => I16,
      O => O18(2)
    );
\gtp_channel.gtpe2_channel_i\: unisim.vcomponents.GTPE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => B"00000000000000000000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => B"1001001000000000000000001000000111010000000",
      CFOK_CFG2 => B"0100000",
      CFOK_CFG3 => B"0100000",
      CFOK_CFG4 => '0',
      CFOK_CFG5 => B"00",
      CFOK_CFG6 => B"0000",
      CHAN_BOND_KEEP_ALIGN => "TRUE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0001001010",
      CHAN_BOND_SEQ_1_2 => B"0001001010",
      CHAN_BOND_SEQ_1_3 => B"0001001010",
      CHAN_BOND_SEQ_1_4 => B"0110111100",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0001000101",
      CHAN_BOND_SEQ_2_2 => B"0001000101",
      CHAN_BOND_SEQ_2_3 => B"0001000101",
      CHAN_BOND_SEQ_2_4 => B"0110111100",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "TRUE",
      CHAN_BOND_SEQ_LEN => 4,
      CLK_COMMON_SWING => '0',
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "TRUE",
      CLK_COR_MAX_LAT => 21,
      CLK_COR_MIN_LAT => 19,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"0000",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000B01",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"010",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "TRUE",
      GEARBOX_MODE => B"000",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "TRUE",
      PCS_RSVD_ATTR => X"000000000100",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"09",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_LOOPBACK_CFG => '0',
      PMA_RSV => X"00000333",
      PMA_RSV2 => X"00002040",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"0000",
      PMA_RSV5 => '0',
      PMA_RSV6 => '0',
      PMA_RSV7 => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"0100",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "TRUE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0000107FE406001041010",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '1',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPMRESET_TIME => B"0001111",
      RXLPM_BIAS_STARTUP_DISABLE => '0',
      RXLPM_CFG => B"0110",
      RXLPM_CFG1 => '0',
      RXLPM_CM_CFG => '0',
      RXLPM_GC_CFG => B"111100010",
      RXLPM_GC_CFG2 => B"001",
      RXLPM_HF_CFG => B"00001111110000",
      RXLPM_HF_CFG2 => B"01010",
      RXLPM_HF_CFG3 => B"0000",
      RXLPM_HOLD_DURING_EIDLE => '1',
      RXLPM_INCM_CFG => '1',
      RXLPM_IPCM_CFG => '0',
      RXLPM_LF_CFG => B"000000001111110000",
      RXLPM_LF_CFG2 => B"01010",
      RXLPM_OSINT_CFG => B"100",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "FABRIC",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 2,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"004020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"000",
      RXPI_CFG1 => '1',
      RXPI_CFG2 => '1',
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "PMA",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '1',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"0000111100110011",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 4,
      RX_CLKMUX_EN => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SATA_PLL_CFG => "VCO_3000MHZ",
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "1",
      SIM_VERSION => "1.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOOB_CFG => '1',
      TXOUT_DIV => 2,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"000",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00011",
      TXSYNC_MULTILANE => '1',
      TXSYNC_OVRD => '1',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"010100",
      TX_DEEMPH1 => B"001011",
      TX_DRIVE_MODE => "PIPE",
      TX_EIDLE_ASSERT_DELAY => B"010",
      TX_EIDLE_DEASSERT_DELAY => B"010",
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001111",
      TX_MARGIN_FULL_1 => B"1001110",
      TX_MARGIN_FULL_2 => B"1001101",
      TX_MARGIN_FULL_3 => B"1001100",
      TX_MARGIN_FULL_4 => B"1000011",
      TX_MARGIN_LOW_0 => B"1000101",
      TX_MARGIN_LOW_1 => B"1000110",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_RXDETECT_CFG => X"0064",
      TX_RXDETECT_REF => B"011",
      TX_XCLK_SEL => "TXUSR",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
    port map (
      CFGRESET => \<const0>\,
      CLKRSVD0 => \<const0>\,
      CLKRSVD1 => \<const0>\,
      DMONFIFORESET => \<const0>\,
      DMONITORCLK => \<const0>\,
      DMONITOROUT(14) => \n_48_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(13) => \n_49_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(12) => \n_50_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(11) => \n_51_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(10) => \n_52_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(9) => \n_53_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(8) => \n_54_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(7) => \n_55_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(6) => \n_56_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(5) => \n_57_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(4) => \n_58_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(3) => \n_59_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(2) => \n_60_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(1) => \n_61_gtp_channel.gtpe2_channel_i\,
      DMONITOROUT(0) => \n_62_gtp_channel.gtpe2_channel_i\,
      DRPADDR(8 downto 0) => DRPADDR(8 downto 0),
      DRPCLK => I1,
      DRPDI(15 downto 0) => DRPDI(15 downto 0),
      DRPDO(15 downto 0) => ext_ch_gt_drpdo(15 downto 0),
      DRPEN => I2,
      DRPRDY => ext_ch_gt_drprdy(0),
      DRPWE => I3,
      EYESCANDATAERROR => \NLW_gtp_channel.gtpe2_channel_i_EYESCANDATAERROR_UNCONNECTED\,
      EYESCANMODE => \<const0>\,
      EYESCANRESET => I4(3),
      EYESCANTRIGGER => \<const0>\,
      GTPRXN => pci_exp_rxn(0),
      GTPRXP => pci_exp_rxp(0),
      GTPTXN => pci_exp_txn(0),
      GTPTXP => pci_exp_txp(0),
      GTRESETSEL => \<const0>\,
      GTRSVD(15) => \<const0>\,
      GTRSVD(14) => \<const0>\,
      GTRSVD(13) => \<const0>\,
      GTRSVD(12) => \<const0>\,
      GTRSVD(11) => \<const0>\,
      GTRSVD(10) => \<const0>\,
      GTRSVD(9) => \<const0>\,
      GTRSVD(8) => \<const0>\,
      GTRSVD(7) => \<const0>\,
      GTRSVD(6) => \<const0>\,
      GTRSVD(5) => \<const0>\,
      GTRSVD(4) => \<const0>\,
      GTRSVD(3) => \<const0>\,
      GTRSVD(2) => \<const0>\,
      GTRSVD(1) => \<const0>\,
      GTRSVD(0) => \<const0>\,
      GTRXRESET => rst_gtreset,
      GTTXRESET => rst_gtreset,
      LOOPBACK(2) => \<const0>\,
      LOOPBACK(1) => \<const0>\,
      LOOPBACK(0) => \<const0>\,
      PCSRSVDIN(15) => \<const0>\,
      PCSRSVDIN(14) => \<const0>\,
      PCSRSVDIN(13) => \<const0>\,
      PCSRSVDIN(12) => \<const0>\,
      PCSRSVDIN(11) => \<const0>\,
      PCSRSVDIN(10) => \<const0>\,
      PCSRSVDIN(9) => \<const0>\,
      PCSRSVDIN(8) => \<const0>\,
      PCSRSVDIN(7) => \<const0>\,
      PCSRSVDIN(6) => \<const0>\,
      PCSRSVDIN(5) => \<const0>\,
      PCSRSVDIN(4) => \<const0>\,
      PCSRSVDIN(3) => \<const0>\,
      PCSRSVDIN(2) => \<const0>\,
      PCSRSVDIN(1) => \<const0>\,
      PCSRSVDIN(0) => \<const0>\,
      PCSRSVDOUT(15 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_PCSRSVDOUT_UNCONNECTED\(15 downto 0),
      PHYSTATUS => I11(0),
      PLL0CLK => I5,
      PLL0REFCLK => I6,
      PLL1CLK => \<const0>\,
      PLL1REFCLK => \<const0>\,
      PMARSVDIN0 => \<const0>\,
      PMARSVDIN1 => \<const0>\,
      PMARSVDIN2 => \<const0>\,
      PMARSVDIN3 => \<const0>\,
      PMARSVDIN4 => \<const0>\,
      PMARSVDOUT0 => \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT0_UNCONNECTED\,
      PMARSVDOUT1 => \NLW_gtp_channel.gtpe2_channel_i_PMARSVDOUT1_UNCONNECTED\,
      RESETOVRD => I7,
      RX8B10BEN => \<const1>\,
      RXADAPTSELTEST(13) => \<const0>\,
      RXADAPTSELTEST(12) => \<const0>\,
      RXADAPTSELTEST(11) => \<const0>\,
      RXADAPTSELTEST(10) => \<const0>\,
      RXADAPTSELTEST(9) => \<const0>\,
      RXADAPTSELTEST(8) => \<const0>\,
      RXADAPTSELTEST(7) => \<const0>\,
      RXADAPTSELTEST(6) => \<const0>\,
      RXADAPTSELTEST(5) => \<const0>\,
      RXADAPTSELTEST(4) => \<const0>\,
      RXADAPTSELTEST(3) => \<const0>\,
      RXADAPTSELTEST(2) => \<const0>\,
      RXADAPTSELTEST(1) => \<const0>\,
      RXADAPTSELTEST(0) => \<const0>\,
      RXBUFRESET => I4(5),
      RXBUFSTATUS(2) => \n_103_gtp_channel.gtpe2_channel_i\,
      RXBUFSTATUS(1) => \n_104_gtp_channel.gtpe2_channel_i\,
      RXBUFSTATUS(0) => \n_105_gtp_channel.gtpe2_channel_i\,
      RXBYTEISALIGNED => \n_7_gtp_channel.gtpe2_channel_i\,
      RXBYTEREALIGN => \n_8_gtp_channel.gtpe2_channel_i\,
      RXCDRFREQRESET => I4(2),
      RXCDRHOLD => \<const0>\,
      RXCDRLOCK => O1,
      RXCDROVRDEN => \<const0>\,
      RXCDRRESET => I4(1),
      RXCDRRESETRSV => \<const0>\,
      RXCHANBONDSEQ => \NLW_gtp_channel.gtpe2_channel_i_RXCHANBONDSEQ_UNCONNECTED\,
      RXCHANISALIGNED => PIPE_RXCHANISALIGNED(0),
      RXCHANREALIGN => \NLW_gtp_channel.gtpe2_channel_i_RXCHANREALIGN_UNCONNECTED\,
      RXCHARISCOMMA(3) => \n_144_gtp_channel.gtpe2_channel_i\,
      RXCHARISCOMMA(2) => \n_145_gtp_channel.gtpe2_channel_i\,
      RXCHARISCOMMA(1) => \n_146_gtp_channel.gtpe2_channel_i\,
      RXCHARISCOMMA(0) => \n_147_gtp_channel.gtpe2_channel_i\,
      RXCHARISK(3) => \n_148_gtp_channel.gtpe2_channel_i\,
      RXCHARISK(2) => \n_149_gtp_channel.gtpe2_channel_i\,
      RXCHARISK(1 downto 0) => PIPE_RXDATAK(1 downto 0),
      RXCHBONDEN => \<const1>\,
      RXCHBONDI(3) => \<const0>\,
      RXCHBONDI(2) => \<const0>\,
      RXCHBONDI(1) => \<const0>\,
      RXCHBONDI(0) => \<const0>\,
      RXCHBONDLEVEL(2) => \<const0>\,
      RXCHBONDLEVEL(1) => \<const1>\,
      RXCHBONDLEVEL(0) => \<const1>\,
      RXCHBONDMASTER => \<const1>\,
      RXCHBONDO(3 downto 0) => RXCHBONDO(3 downto 0),
      RXCHBONDSLAVE => \<const0>\,
      RXCLKCORCNT(1 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXCLKCORCNT_UNCONNECTED\(1 downto 0),
      RXCOMINITDET => \NLW_gtp_channel.gtpe2_channel_i_RXCOMINITDET_UNCONNECTED\,
      RXCOMMADET => \n_14_gtp_channel.gtpe2_channel_i\,
      RXCOMMADETEN => \<const1>\,
      RXCOMSASDET => \NLW_gtp_channel.gtpe2_channel_i_RXCOMSASDET_UNCONNECTED\,
      RXCOMWAKEDET => \NLW_gtp_channel.gtpe2_channel_i_RXCOMWAKEDET_UNCONNECTED\,
      RXDATA(31) => \n_112_gtp_channel.gtpe2_channel_i\,
      RXDATA(30) => \n_113_gtp_channel.gtpe2_channel_i\,
      RXDATA(29) => \n_114_gtp_channel.gtpe2_channel_i\,
      RXDATA(28) => \n_115_gtp_channel.gtpe2_channel_i\,
      RXDATA(27) => \n_116_gtp_channel.gtpe2_channel_i\,
      RXDATA(26) => \n_117_gtp_channel.gtpe2_channel_i\,
      RXDATA(25) => \n_118_gtp_channel.gtpe2_channel_i\,
      RXDATA(24) => \n_119_gtp_channel.gtpe2_channel_i\,
      RXDATA(23) => \n_120_gtp_channel.gtpe2_channel_i\,
      RXDATA(22) => \n_121_gtp_channel.gtpe2_channel_i\,
      RXDATA(21) => \n_122_gtp_channel.gtpe2_channel_i\,
      RXDATA(20) => \n_123_gtp_channel.gtpe2_channel_i\,
      RXDATA(19) => \n_124_gtp_channel.gtpe2_channel_i\,
      RXDATA(18) => \n_125_gtp_channel.gtpe2_channel_i\,
      RXDATA(17) => \n_126_gtp_channel.gtpe2_channel_i\,
      RXDATA(16) => \n_127_gtp_channel.gtpe2_channel_i\,
      RXDATA(15 downto 0) => PIPE_RXDATA(15 downto 0),
      RXDATAVALID(1 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXDATAVALID_UNCONNECTED\(1 downto 0),
      RXDDIEN => \<const0>\,
      RXDFEXYDEN => \<const0>\,
      RXDISPERR(3 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXDISPERR_UNCONNECTED\(3 downto 0),
      RXDLYBYPASS => \<const1>\,
      RXDLYEN => \<const0>\,
      RXDLYOVRDEN => \<const0>\,
      RXDLYSRESET => \<const0>\,
      RXDLYSRESETDONE => p_122_out,
      RXELECIDLE => PIPE_RXELECIDLE(0),
      RXELECIDLEMODE(1) => \<const0>\,
      RXELECIDLEMODE(0) => \<const0>\,
      RXGEARBOXSLIP => \<const0>\,
      RXHEADER(2 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXHEADER_UNCONNECTED\(2 downto 0),
      RXHEADERVALID => \NLW_gtp_channel.gtpe2_channel_i_RXHEADERVALID_UNCONNECTED\,
      RXLPMHFHOLD => \<const0>\,
      RXLPMHFOVRDEN => \<const0>\,
      RXLPMLFHOLD => \<const0>\,
      RXLPMLFOVRDEN => \<const0>\,
      RXLPMOSINTNTRLEN => \<const0>\,
      RXLPMRESET => \<const0>\,
      RXMCOMMAALIGNEN => \<const1>\,
      RXNOTINTABLE(3 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXNOTINTABLE_UNCONNECTED\(3 downto 0),
      RXOOBRESET => \<const0>\,
      RXOSCALRESET => \<const0>\,
      RXOSHOLD => \<const0>\,
      RXOSINTCFG(3) => \<const0>\,
      RXOSINTCFG(2) => \<const0>\,
      RXOSINTCFG(1) => \<const1>\,
      RXOSINTCFG(0) => \<const0>\,
      RXOSINTDONE => \NLW_gtp_channel.gtpe2_channel_i_RXOSINTDONE_UNCONNECTED\,
      RXOSINTEN => \<const1>\,
      RXOSINTHOLD => \<const0>\,
      RXOSINTID0(3) => \<const0>\,
      RXOSINTID0(2) => \<const0>\,
      RXOSINTID0(1) => \<const0>\,
      RXOSINTID0(0) => \<const0>\,
      RXOSINTNTRLEN => \<const0>\,
      RXOSINTOVRDEN => \<const0>\,
      RXOSINTPD => \<const0>\,
      RXOSINTSTARTED => \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTARTED_UNCONNECTED\,
      RXOSINTSTROBE => \<const0>\,
      RXOSINTSTROBEDONE => \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBEDONE_UNCONNECTED\,
      RXOSINTSTROBESTARTED => \NLW_gtp_channel.gtpe2_channel_i_RXOSINTSTROBESTARTED_UNCONNECTED\,
      RXOSINTTESTOVRDEN => \<const0>\,
      RXOSOVRDEN => \<const0>\,
      RXOUTCLK => pipe_rxoutclk_out(0),
      RXOUTCLKFABRIC => \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKFABRIC_UNCONNECTED\,
      RXOUTCLKPCS => \NLW_gtp_channel.gtpe2_channel_i_RXOUTCLKPCS_UNCONNECTED\,
      RXOUTCLKSEL(2) => \<const0>\,
      RXOUTCLKSEL(1) => \<const0>\,
      RXOUTCLKSEL(0) => \<const0>\,
      RXPCOMMAALIGNEN => \<const1>\,
      RXPCSRESET => I4(4),
      RXPD(1 downto 0) => PIPE_POWERDOWN(1 downto 0),
      RXPHALIGN => \<const0>\,
      RXPHALIGNDONE => p_121_out,
      RXPHALIGNEN => \<const0>\,
      RXPHDLYPD => \<const0>\,
      RXPHDLYRESET => \<const0>\,
      RXPHMONITOR(4 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXPHMONITOR_UNCONNECTED\(4 downto 0),
      RXPHOVRDEN => \<const0>\,
      RXPHSLIPMONITOR(4 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXPHSLIPMONITOR_UNCONNECTED\(4 downto 0),
      RXPMARESET => I4(0),
      RXPMARESETDONE => I9(0),
      RXPOLARITY => PIPE_RXPOLARITY(0),
      RXPRBSCNTRESET => \<const0>\,
      RXPRBSERR => \n_29_gtp_channel.gtpe2_channel_i\,
      RXPRBSSEL(2) => \<const0>\,
      RXPRBSSEL(1) => \<const0>\,
      RXPRBSSEL(0) => \<const0>\,
      RXRATE(2) => \<const0>\,
      RXRATE(1) => \<const0>\,
      RXRATE(0) => RXRATE(0),
      RXRATEDONE => O2,
      RXRATEMODE => \<const0>\,
      RXRESETDONE => O3,
      RXSLIDE => \<const0>\,
      RXSTARTOFSEQ(1 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_RXSTARTOFSEQ_UNCONNECTED\(1 downto 0),
      RXSTATUS(2) => \^rxstatus\(0),
      RXSTATUS(1 downto 0) => PIPE_RXSTATUS(1 downto 0),
      RXSYNCALLIN => rxsyncallin,
      RXSYNCDONE => O4,
      RXSYNCIN => \^o5\,
      RXSYNCMODE => \<const1>\,
      RXSYNCOUT => \^o5\,
      RXSYSCLKSEL(1) => \<const0>\,
      RXSYSCLKSEL(0) => \<const0>\,
      RXUSERRDY => rst_userrdy,
      RXUSRCLK => I1,
      RXUSRCLK2 => I1,
      RXVALID => O6,
      SETERRSTATUS => \<const0>\,
      SIGVALIDCLK => I8,
      TSTIN(19) => \<const1>\,
      TSTIN(18) => \<const1>\,
      TSTIN(17) => \<const1>\,
      TSTIN(16) => \<const1>\,
      TSTIN(15) => \<const1>\,
      TSTIN(14) => \<const1>\,
      TSTIN(13) => \<const1>\,
      TSTIN(12) => \<const1>\,
      TSTIN(11) => \<const1>\,
      TSTIN(10) => \<const1>\,
      TSTIN(9) => \<const1>\,
      TSTIN(8) => \<const1>\,
      TSTIN(7) => \<const1>\,
      TSTIN(6) => \<const1>\,
      TSTIN(5) => \<const1>\,
      TSTIN(4) => \<const1>\,
      TSTIN(3) => \<const1>\,
      TSTIN(2) => \<const1>\,
      TSTIN(1) => \<const1>\,
      TSTIN(0) => \<const1>\,
      TX8B10BBYPASS(3) => \<const0>\,
      TX8B10BBYPASS(2) => \<const0>\,
      TX8B10BBYPASS(1) => \<const0>\,
      TX8B10BBYPASS(0) => \<const0>\,
      TX8B10BEN => \<const1>\,
      TXBUFDIFFCTRL(2) => \<const1>\,
      TXBUFDIFFCTRL(1) => \<const0>\,
      TXBUFDIFFCTRL(0) => \<const0>\,
      TXBUFSTATUS(1 downto 0) => \NLW_gtp_channel.gtpe2_channel_i_TXBUFSTATUS_UNCONNECTED\(1 downto 0),
      TXCHARDISPMODE(3) => \<const0>\,
      TXCHARDISPMODE(2) => \<const0>\,
      TXCHARDISPMODE(1) => \<const0>\,
      TXCHARDISPMODE(0) => PIPE_TXCOMPLIANCE(0),
      TXCHARDISPVAL(3) => \<const0>\,
      TXCHARDISPVAL(2) => \<const0>\,
      TXCHARDISPVAL(1) => \<const0>\,
      TXCHARDISPVAL(0) => \<const0>\,
      TXCHARISK(3) => \<const0>\,
      TXCHARISK(2) => \<const0>\,
      TXCHARISK(1 downto 0) => PIPE_TXDATAK(1 downto 0),
      TXCOMFINISH => \NLW_gtp_channel.gtpe2_channel_i_TXCOMFINISH_UNCONNECTED\,
      TXCOMINIT => \<const0>\,
      TXCOMSAS => \<const0>\,
      TXCOMWAKE => \<const0>\,
      TXDATA(31) => \<const0>\,
      TXDATA(30) => \<const0>\,
      TXDATA(29) => \<const0>\,
      TXDATA(28) => \<const0>\,
      TXDATA(27) => \<const0>\,
      TXDATA(26) => \<const0>\,
      TXDATA(25) => \<const0>\,
      TXDATA(24) => \<const0>\,
      TXDATA(23) => \<const0>\,
      TXDATA(22) => \<const0>\,
      TXDATA(21) => \<const0>\,
      TXDATA(20) => \<const0>\,
      TXDATA(19) => \<const0>\,
      TXDATA(18) => \<const0>\,
      TXDATA(17) => \<const0>\,
      TXDATA(16) => \<const0>\,
      TXDATA(15 downto 0) => PIPE_TXDATA(15 downto 0),
      TXDEEMPH => pipe_tx_deemph,
      TXDETECTRX => pipe_tx_rcvr_det,
      TXDIFFCTRL(3) => \<const1>\,
      TXDIFFCTRL(2) => \<const1>\,
      TXDIFFCTRL(1) => \<const0>\,
      TXDIFFCTRL(0) => \<const0>\,
      TXDIFFPD => \<const0>\,
      TXDLYBYPASS => \<const0>\,
      TXDLYEN => I10,
      TXDLYHOLD => \<const0>\,
      TXDLYOVRDEN => \<const0>\,
      TXDLYSRESET => I12,
      TXDLYSRESETDONE => p_124_out,
      TXDLYUPDOWN => \<const0>\,
      TXELECIDLE => PIPE_TXELECIDLE(0),
      TXGEARBOXREADY => \NLW_gtp_channel.gtpe2_channel_i_TXGEARBOXREADY_UNCONNECTED\,
      TXHEADER(2) => \<const0>\,
      TXHEADER(1) => \<const0>\,
      TXHEADER(0) => \<const0>\,
      TXINHIBIT => \<const0>\,
      TXMAINCURSOR(6 downto 0) => TXMAINCURSOR(6 downto 0),
      TXMARGIN(2 downto 0) => pipe_tx_margin(2 downto 0),
      TXOUTCLK => pipe_txoutclk_out,
      TXOUTCLKFABRIC => \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKFABRIC_UNCONNECTED\,
      TXOUTCLKPCS => \NLW_gtp_channel.gtpe2_channel_i_TXOUTCLKPCS_UNCONNECTED\,
      TXOUTCLKSEL(2) => \<const0>\,
      TXOUTCLKSEL(1) => \<const1>\,
      TXOUTCLKSEL(0) => \<const1>\,
      TXPCSRESET => \<const0>\,
      TXPD(1 downto 0) => PIPE_POWERDOWN(1 downto 0),
      TXPDELECIDLEMODE => \<const0>\,
      TXPHALIGN => I13,
      TXPHALIGNDONE => p_123_out,
      TXPHALIGNEN => \<const1>\,
      TXPHDLYPD => \<const0>\,
      TXPHDLYRESET => \<const0>\,
      TXPHDLYTSTCLK => \<const0>\,
      TXPHINIT => I14,
      TXPHINITDONE => gt_txphinitdone(0),
      TXPHOVRDEN => \<const0>\,
      TXPIPPMEN => \<const0>\,
      TXPIPPMOVRDEN => \<const0>\,
      TXPIPPMPD => \<const0>\,
      TXPIPPMSEL => \<const0>\,
      TXPIPPMSTEPSIZE(4) => \<const0>\,
      TXPIPPMSTEPSIZE(3) => \<const0>\,
      TXPIPPMSTEPSIZE(2) => \<const0>\,
      TXPIPPMSTEPSIZE(1) => \<const0>\,
      TXPIPPMSTEPSIZE(0) => \<const0>\,
      TXPISOPD => \<const0>\,
      TXPMARESET => \<const0>\,
      TXPMARESETDONE => \NLW_gtp_channel.gtpe2_channel_i_TXPMARESETDONE_UNCONNECTED\,
      TXPOLARITY => \<const0>\,
      TXPOSTCURSOR(4 downto 0) => TXPOSTCURSOR(4 downto 0),
      TXPOSTCURSORINV => \<const0>\,
      TXPRBSFORCEERR => \<const0>\,
      TXPRBSSEL(2) => \<const0>\,
      TXPRBSSEL(1) => \<const0>\,
      TXPRBSSEL(0) => \<const0>\,
      TXPRECURSOR(4 downto 0) => TXPRECURSOR(4 downto 0),
      TXPRECURSORINV => \<const0>\,
      TXRATE(2) => \<const0>\,
      TXRATE(1) => \<const0>\,
      TXRATE(0) => RXRATE(0),
      TXRATEDONE => O7,
      TXRATEMODE => \<const0>\,
      TXRESETDONE => O8,
      TXSEQUENCE(6) => \<const0>\,
      TXSEQUENCE(5) => \<const0>\,
      TXSEQUENCE(4) => \<const0>\,
      TXSEQUENCE(3) => \<const0>\,
      TXSEQUENCE(2) => \<const0>\,
      TXSEQUENCE(1) => \<const0>\,
      TXSEQUENCE(0) => \<const0>\,
      TXSTARTSEQ => \<const0>\,
      TXSWING => \<const0>\,
      TXSYNCALLIN => txsyncallin,
      TXSYNCDONE => O9,
      TXSYNCIN => \^o10\,
      TXSYNCMODE => \<const1>\,
      TXSYNCOUT => \^o10\,
      TXSYSCLKSEL(1) => \<const0>\,
      TXSYSCLKSEL(0) => \<const0>\,
      TXUSERRDY => rst_userrdy,
      TXUSRCLK => I1,
      TXUSRCLK2 => I1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_gtp_pipe_drp is
  port (
    DRPADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    DRPDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DRP_DONE : out STD_LOGIC;
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RST_DCLK_RESET : in STD_LOGIC;
    ext_ch_gt_drprdy : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    DRP_START : in STD_LOGIC;
    ext_ch_gt_drpdo : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DRP_X16 : in STD_LOGIC
  );
end v7_pciev7_pcie_gtp_pipe_drp;

architecture STRUCTURE of v7_pciev7_pcie_gtp_pipe_drp is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal do_reg1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal do_reg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal load_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_addr_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[10]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[11]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[12]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[13]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[14]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[15]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[8]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[9]\ : STD_LOGIC;
  signal \n_0_done_i_1__3\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_1__8\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_2__4\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_1__4\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_1__8\ : STD_LOGIC;
  signal \n_0_fsm_reg[0]\ : STD_LOGIC;
  signal \n_0_fsm_reg[1]\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]\ : STD_LOGIC;
  signal \n_0_load_cnt[0]_i_1__3\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 11 to 11 );
  signal rdy_reg1 : STD_LOGIC;
  signal rdy_reg2 : STD_LOGIC;
  signal start_reg1 : STD_LOGIC;
  signal start_reg2 : STD_LOGIC;
  signal x16_reg1 : STD_LOGIC;
  signal x16_reg2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \do_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[10]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[11]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[12]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[13]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[14]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[15]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[4]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[5]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[6]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[7]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[8]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[9]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[10]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[11]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[12]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[13]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[14]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[15]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[4]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[5]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[6]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[7]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[8]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[9]\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_1__2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_2__2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_42__2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_43__2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_44__2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_45__2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_47__2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_48__2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_49\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \load_cnt[0]_i_1__3\ : label is "soft_lutpair23";
  attribute ASYNC_REG of rdy_reg1_reg : label is true;
  attribute ASYNC_REG of rdy_reg2_reg : label is true;
  attribute ASYNC_REG of start_reg1_reg : label is true;
  attribute ASYNC_REG of start_reg2_reg : label is true;
  attribute ASYNC_REG of x16_reg1_reg : label is true;
  attribute ASYNC_REG of x16_reg2_reg : label is true;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const1>\,
      Q => \n_0_addr_reg_reg[0]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const1>\,
      Q => \n_0_addr_reg_reg[4]\,
      R => RST_DCLK_RESET
    );
\di_reg[11]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => x16_reg2,
      O => p_1_in(11)
    );
\di_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg2(0),
      Q => \n_0_di_reg_reg[0]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg2(10),
      Q => \n_0_di_reg_reg[10]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => p_1_in(11),
      Q => \n_0_di_reg_reg[11]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg2(12),
      Q => \n_0_di_reg_reg[12]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg2(13),
      Q => \n_0_di_reg_reg[13]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg2(14),
      Q => \n_0_di_reg_reg[14]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg2(15),
      Q => \n_0_di_reg_reg[15]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg2(1),
      Q => \n_0_di_reg_reg[1]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg2(2),
      Q => \n_0_di_reg_reg[2]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg2(3),
      Q => \n_0_di_reg_reg[3]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg2(4),
      Q => \n_0_di_reg_reg[4]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg2(5),
      Q => \n_0_di_reg_reg[5]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg2(6),
      Q => \n_0_di_reg_reg[6]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg2(7),
      Q => \n_0_di_reg_reg[7]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg2(8),
      Q => \n_0_di_reg_reg[8]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg2(9),
      Q => \n_0_di_reg_reg[9]\,
      R => RST_DCLK_RESET
    );
\do_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(0),
      Q => do_reg1(0),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(10),
      Q => do_reg1(10),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(11),
      Q => do_reg1(11),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(12),
      Q => do_reg1(12),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(13),
      Q => do_reg1(13),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(14),
      Q => do_reg1(14),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(15),
      Q => do_reg1(15),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(1),
      Q => do_reg1(1),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(2),
      Q => do_reg1(2),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(3),
      Q => do_reg1(3),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(4),
      Q => do_reg1(4),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(5),
      Q => do_reg1(5),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(6),
      Q => do_reg1(6),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(7),
      Q => do_reg1(7),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(8),
      Q => do_reg1(8),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(9),
      Q => do_reg1(9),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg1(0),
      Q => do_reg2(0),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg1(10),
      Q => do_reg2(10),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg1(11),
      Q => do_reg2(11),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg1(12),
      Q => do_reg2(12),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg1(13),
      Q => do_reg2(13),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg1(14),
      Q => do_reg2(14),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg1(15),
      Q => do_reg2(15),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg1(1),
      Q => do_reg2(1),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg1(2),
      Q => do_reg2(2),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg1(3),
      Q => do_reg2(3),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg1(4),
      Q => do_reg2(4),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg1(5),
      Q => do_reg2(5),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg1(6),
      Q => do_reg2(6),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg1(7),
      Q => do_reg2(7),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg1(8),
      Q => do_reg2(8),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => do_reg1(9),
      Q => do_reg2(9),
      R => RST_DCLK_RESET
    );
\done_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => start_reg2,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[2]\,
      O => \n_0_done_i_1__3\
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_done_i_1__3\,
      Q => DRP_DONE,
      R => RST_DCLK_RESET
    );
\fsm[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033333322FCEEFC"
    )
    port map (
      I0 => \n_0_fsm[0]_i_2__4\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => start_reg2,
      I3 => \n_0_fsm_reg[0]\,
      I4 => rdy_reg2,
      I5 => \n_0_fsm_reg[1]\,
      O => \n_0_fsm[0]_i_1__8\
    );
\fsm[0]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => load_cnt(1),
      I1 => load_cnt(0),
      O => \n_0_fsm[0]_i_2__4\
    );
\fsm[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0000FFF2200"
    )
    port map (
      I0 => load_cnt(0),
      I1 => load_cnt(1),
      I2 => rdy_reg2,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      I5 => \n_0_fsm_reg[2]\,
      O => \n_0_fsm[1]_i_1__4\
    );
\fsm[2]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F80"
    )
    port map (
      I0 => rdy_reg2,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[2]\,
      O => \n_0_fsm[2]_i_1__8\
    );
\fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_fsm[0]_i_1__8\,
      Q => \n_0_fsm_reg[0]\,
      R => RST_DCLK_RESET
    );
\fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_fsm[1]_i_1__4\,
      Q => \n_0_fsm_reg[1]\,
      R => RST_DCLK_RESET
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_fsm[2]_i_1__8\,
      Q => \n_0_fsm_reg[2]\,
      R => RST_DCLK_RESET
    );
\gtp_channel.gtpe2_channel_i_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(14),
      I1 => \n_0_di_reg_reg[14]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(14)
    );
\gtp_channel.gtpe2_channel_i_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(13),
      I1 => \n_0_di_reg_reg[13]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(13)
    );
\gtp_channel.gtpe2_channel_i_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(12),
      I1 => \n_0_di_reg_reg[12]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(12)
    );
\gtp_channel.gtpe2_channel_i_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(11),
      I1 => \n_0_di_reg_reg[11]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(11)
    );
\gtp_channel.gtpe2_channel_i_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(10),
      I1 => \n_0_di_reg_reg[10]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(10)
    );
\gtp_channel.gtpe2_channel_i_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(9),
      I1 => \n_0_di_reg_reg[9]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(9)
    );
\gtp_channel.gtpe2_channel_i_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(8),
      I1 => \n_0_di_reg_reg[8]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(8)
    );
\gtp_channel.gtpe2_channel_i_i_17__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(7),
      I1 => \n_0_di_reg_reg[7]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(7)
    );
\gtp_channel.gtpe2_channel_i_i_18__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(6),
      I1 => \n_0_di_reg_reg[6]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(6)
    );
\gtp_channel.gtpe2_channel_i_i_19__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(5),
      I1 => \n_0_di_reg_reg[5]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(5)
    );
\gtp_channel.gtpe2_channel_i_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"030E"
    )
    port map (
      I0 => ext_ch_gt_drpen(0),
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[0]\,
      I3 => \n_0_fsm_reg[1]\,
      O => O2
    );
\gtp_channel.gtpe2_channel_i_i_20__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(4),
      I1 => \n_0_di_reg_reg[4]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(4)
    );
\gtp_channel.gtpe2_channel_i_i_21__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(3),
      I1 => \n_0_di_reg_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(3)
    );
\gtp_channel.gtpe2_channel_i_i_22__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(2),
      I1 => \n_0_di_reg_reg[2]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(2)
    );
\gtp_channel.gtpe2_channel_i_i_23__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(1),
      I1 => \n_0_di_reg_reg[1]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(1)
    );
\gtp_channel.gtpe2_channel_i_i_24__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(0),
      I1 => \n_0_di_reg_reg[0]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(0)
    );
\gtp_channel.gtpe2_channel_i_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => ext_ch_gt_drpwe(0),
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[0]\,
      I3 => \n_0_fsm_reg[1]\,
      O => O1
    );
\gtp_channel.gtpe2_channel_i_i_42__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(8),
      O => DRPADDR(8)
    );
\gtp_channel.gtpe2_channel_i_i_43__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(7),
      O => DRPADDR(7)
    );
\gtp_channel.gtpe2_channel_i_i_44__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(6),
      O => DRPADDR(6)
    );
\gtp_channel.gtpe2_channel_i_i_45__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(5),
      O => DRPADDR(5)
    );
\gtp_channel.gtpe2_channel_i_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(4),
      I1 => \n_0_addr_reg_reg[4]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPADDR(4)
    );
\gtp_channel.gtpe2_channel_i_i_47__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(3),
      O => DRPADDR(3)
    );
\gtp_channel.gtpe2_channel_i_i_48__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(2),
      O => DRPADDR(2)
    );
\gtp_channel.gtpe2_channel_i_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(1),
      O => DRPADDR(1)
    );
\gtp_channel.gtpe2_channel_i_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(0),
      I1 => \n_0_addr_reg_reg[0]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPADDR(0)
    );
\gtp_channel.gtpe2_channel_i_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(15),
      I1 => \n_0_di_reg_reg[15]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(15)
    );
\load_cnt[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => load_cnt(1),
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      O => \n_0_load_cnt[0]_i_1__3\
    );
\load_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_load_cnt[0]_i_1__3\,
      Q => load_cnt(0),
      R => RST_DCLK_RESET
    );
\load_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => load_cnt(1),
      R => RST_DCLK_RESET
    );
rdy_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => ext_ch_gt_drprdy(0),
      Q => rdy_reg1,
      R => RST_DCLK_RESET
    );
rdy_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rdy_reg1,
      Q => rdy_reg2,
      R => RST_DCLK_RESET
    );
start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => DRP_START,
      Q => start_reg1,
      R => RST_DCLK_RESET
    );
start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => start_reg1,
      Q => start_reg2,
      R => RST_DCLK_RESET
    );
x16_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => DRP_X16,
      Q => x16_reg1,
      R => RST_DCLK_RESET
    );
x16_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => x16_reg1,
      Q => x16_reg2,
      R => RST_DCLK_RESET
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_gtp_pipe_drp_19 is
  port (
    DRPADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    DRPDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DRP_DONE : out STD_LOGIC;
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RST_DCLK_RESET : in STD_LOGIC;
    ext_ch_gt_drprdy : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    DRP_START : in STD_LOGIC;
    ext_ch_gt_drpdo : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DRP_X16 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_gtp_pipe_drp_19 : entity is "v7_pcie_gtp_pipe_drp";
end v7_pciev7_pcie_gtp_pipe_drp_19;

architecture STRUCTURE of v7_pciev7_pcie_gtp_pipe_drp_19 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal do_reg1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal do_reg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal load_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_addr_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[10]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[11]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[12]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[13]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[14]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[15]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[8]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[9]\ : STD_LOGIC;
  signal \n_0_done_i_1__1\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_1__4\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_1__4\ : STD_LOGIC;
  signal \n_0_fsm_reg[0]\ : STD_LOGIC;
  signal \n_0_fsm_reg[1]\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]\ : STD_LOGIC;
  signal \n_0_load_cnt[0]_i_1__1\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 11 to 11 );
  signal rdy_reg1 : STD_LOGIC;
  signal rdy_reg2 : STD_LOGIC;
  signal start_reg1 : STD_LOGIC;
  signal start_reg2 : STD_LOGIC;
  signal x16_reg1 : STD_LOGIC;
  signal x16_reg2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \do_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[10]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[11]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[12]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[13]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[14]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[15]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[4]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[5]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[6]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[7]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[8]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[9]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[10]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[11]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[12]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[13]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[14]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[15]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[4]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[5]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[6]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[7]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[8]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[9]\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_2__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_40__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_41__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_42__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_43__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_45__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_46__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_47__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \load_cnt[0]_i_1__1\ : label is "soft_lutpair41";
  attribute ASYNC_REG of rdy_reg1_reg : label is true;
  attribute ASYNC_REG of rdy_reg2_reg : label is true;
  attribute ASYNC_REG of start_reg1_reg : label is true;
  attribute ASYNC_REG of start_reg2_reg : label is true;
  attribute ASYNC_REG of x16_reg1_reg : label is true;
  attribute ASYNC_REG of x16_reg2_reg : label is true;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const1>\,
      Q => \n_0_addr_reg_reg[0]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const1>\,
      Q => \n_0_addr_reg_reg[4]\,
      R => RST_DCLK_RESET
    );
\di_reg[11]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => x16_reg2,
      O => p_1_in(11)
    );
\di_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(0),
      Q => \n_0_di_reg_reg[0]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(10),
      Q => \n_0_di_reg_reg[10]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => p_1_in(11),
      Q => \n_0_di_reg_reg[11]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(12),
      Q => \n_0_di_reg_reg[12]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(13),
      Q => \n_0_di_reg_reg[13]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(14),
      Q => \n_0_di_reg_reg[14]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(15),
      Q => \n_0_di_reg_reg[15]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(1),
      Q => \n_0_di_reg_reg[1]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(2),
      Q => \n_0_di_reg_reg[2]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(3),
      Q => \n_0_di_reg_reg[3]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(4),
      Q => \n_0_di_reg_reg[4]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(5),
      Q => \n_0_di_reg_reg[5]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(6),
      Q => \n_0_di_reg_reg[6]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(7),
      Q => \n_0_di_reg_reg[7]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(8),
      Q => \n_0_di_reg_reg[8]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(9),
      Q => \n_0_di_reg_reg[9]\,
      R => RST_DCLK_RESET
    );
\do_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(0),
      Q => do_reg1(0),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(10),
      Q => do_reg1(10),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(11),
      Q => do_reg1(11),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(12),
      Q => do_reg1(12),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(13),
      Q => do_reg1(13),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(14),
      Q => do_reg1(14),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(15),
      Q => do_reg1(15),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(1),
      Q => do_reg1(1),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(2),
      Q => do_reg1(2),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(3),
      Q => do_reg1(3),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(4),
      Q => do_reg1(4),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(5),
      Q => do_reg1(5),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(6),
      Q => do_reg1(6),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(7),
      Q => do_reg1(7),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(8),
      Q => do_reg1(8),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(9),
      Q => do_reg1(9),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(0),
      Q => do_reg2(0),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(10),
      Q => do_reg2(10),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(11),
      Q => do_reg2(11),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(12),
      Q => do_reg2(12),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(13),
      Q => do_reg2(13),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(14),
      Q => do_reg2(14),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(15),
      Q => do_reg2(15),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(1),
      Q => do_reg2(1),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(2),
      Q => do_reg2(2),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(3),
      Q => do_reg2(3),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(4),
      Q => do_reg2(4),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(5),
      Q => do_reg2(5),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(6),
      Q => do_reg2(6),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(7),
      Q => do_reg2(7),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(8),
      Q => do_reg2(8),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(9),
      Q => do_reg2(9),
      R => RST_DCLK_RESET
    );
\done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => start_reg2,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[2]\,
      O => \n_0_done_i_1__1\
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_done_i_1__1\,
      Q => DRP_DONE,
      R => RST_DCLK_RESET
    );
\fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033333322FCEEFC"
    )
    port map (
      I0 => \n_0_fsm[0]_i_2__2\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => start_reg2,
      I3 => \n_0_fsm_reg[0]\,
      I4 => rdy_reg2,
      I5 => \n_0_fsm_reg[1]\,
      O => \n_0_fsm[0]_i_1__4\
    );
\fsm[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => load_cnt(1),
      I1 => load_cnt(0),
      O => \n_0_fsm[0]_i_2__2\
    );
\fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0000FFF2200"
    )
    port map (
      I0 => load_cnt(0),
      I1 => load_cnt(1),
      I2 => rdy_reg2,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      I5 => \n_0_fsm_reg[2]\,
      O => \n_0_fsm[1]_i_1__2\
    );
\fsm[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F80"
    )
    port map (
      I0 => rdy_reg2,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[2]\,
      O => \n_0_fsm[2]_i_1__4\
    );
\fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm[0]_i_1__4\,
      Q => \n_0_fsm_reg[0]\,
      R => RST_DCLK_RESET
    );
\fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm[1]_i_1__2\,
      Q => \n_0_fsm_reg[1]\,
      R => RST_DCLK_RESET
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm[2]_i_1__4\,
      Q => \n_0_fsm_reg[2]\,
      R => RST_DCLK_RESET
    );
\gtp_channel.gtpe2_channel_i_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(12),
      I1 => \n_0_di_reg_reg[12]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(12)
    );
\gtp_channel.gtpe2_channel_i_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(11),
      I1 => \n_0_di_reg_reg[11]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(11)
    );
\gtp_channel.gtpe2_channel_i_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(10),
      I1 => \n_0_di_reg_reg[10]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(10)
    );
\gtp_channel.gtpe2_channel_i_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(9),
      I1 => \n_0_di_reg_reg[9]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(9)
    );
\gtp_channel.gtpe2_channel_i_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(8),
      I1 => \n_0_di_reg_reg[8]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(8)
    );
\gtp_channel.gtpe2_channel_i_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(7),
      I1 => \n_0_di_reg_reg[7]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(7)
    );
\gtp_channel.gtpe2_channel_i_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(6),
      I1 => \n_0_di_reg_reg[6]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(6)
    );
\gtp_channel.gtpe2_channel_i_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(5),
      I1 => \n_0_di_reg_reg[5]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(5)
    );
\gtp_channel.gtpe2_channel_i_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(4),
      I1 => \n_0_di_reg_reg[4]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(4)
    );
\gtp_channel.gtpe2_channel_i_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(3),
      I1 => \n_0_di_reg_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(3)
    );
\gtp_channel.gtpe2_channel_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"030E"
    )
    port map (
      I0 => ext_ch_gt_drpen(0),
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[0]\,
      I3 => \n_0_fsm_reg[1]\,
      O => O2
    );
\gtp_channel.gtpe2_channel_i_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(2),
      I1 => \n_0_di_reg_reg[2]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(2)
    );
\gtp_channel.gtpe2_channel_i_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(1),
      I1 => \n_0_di_reg_reg[1]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(1)
    );
\gtp_channel.gtpe2_channel_i_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(0),
      I1 => \n_0_di_reg_reg[0]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(0)
    );
\gtp_channel.gtpe2_channel_i_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => ext_ch_gt_drpwe(0),
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[0]\,
      I3 => \n_0_fsm_reg[1]\,
      O => O1
    );
\gtp_channel.gtpe2_channel_i_i_40__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(8),
      O => DRPADDR(8)
    );
\gtp_channel.gtpe2_channel_i_i_41__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(7),
      O => DRPADDR(7)
    );
\gtp_channel.gtpe2_channel_i_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(6),
      O => DRPADDR(6)
    );
\gtp_channel.gtpe2_channel_i_i_43__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(5),
      O => DRPADDR(5)
    );
\gtp_channel.gtpe2_channel_i_i_44__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(4),
      I1 => \n_0_addr_reg_reg[4]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPADDR(4)
    );
\gtp_channel.gtpe2_channel_i_i_45__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(3),
      O => DRPADDR(3)
    );
\gtp_channel.gtpe2_channel_i_i_46__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(2),
      O => DRPADDR(2)
    );
\gtp_channel.gtpe2_channel_i_i_47__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(1),
      O => DRPADDR(1)
    );
\gtp_channel.gtpe2_channel_i_i_48__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(0),
      I1 => \n_0_addr_reg_reg[0]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPADDR(0)
    );
\gtp_channel.gtpe2_channel_i_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(15),
      I1 => \n_0_di_reg_reg[15]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(15)
    );
\gtp_channel.gtpe2_channel_i_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(14),
      I1 => \n_0_di_reg_reg[14]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(14)
    );
\gtp_channel.gtpe2_channel_i_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(13),
      I1 => \n_0_di_reg_reg[13]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(13)
    );
\load_cnt[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => load_cnt(1),
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      O => \n_0_load_cnt[0]_i_1__1\
    );
\load_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_load_cnt[0]_i_1__1\,
      Q => load_cnt(0),
      R => RST_DCLK_RESET
    );
\load_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => load_cnt(1),
      R => RST_DCLK_RESET
    );
rdy_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drprdy(0),
      Q => rdy_reg1,
      R => RST_DCLK_RESET
    );
rdy_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rdy_reg1,
      Q => rdy_reg2,
      R => RST_DCLK_RESET
    );
start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => DRP_START,
      Q => start_reg1,
      R => RST_DCLK_RESET
    );
start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => start_reg1,
      Q => start_reg2,
      R => RST_DCLK_RESET
    );
x16_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => DRP_X16,
      Q => x16_reg1,
      R => RST_DCLK_RESET
    );
x16_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => x16_reg1,
      Q => x16_reg2,
      R => RST_DCLK_RESET
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_gtp_pipe_drp_23 is
  port (
    DRPADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    DRPDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DRP_DONE : out STD_LOGIC;
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RST_DCLK_RESET : in STD_LOGIC;
    ext_ch_gt_drprdy : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    DRP_START : in STD_LOGIC;
    ext_ch_gt_drpdo : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DRP_X16 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_gtp_pipe_drp_23 : entity is "v7_pcie_gtp_pipe_drp";
end v7_pciev7_pcie_gtp_pipe_drp_23;

architecture STRUCTURE of v7_pciev7_pcie_gtp_pipe_drp_23 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal do_reg1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal do_reg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal load_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_addr_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_addr_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[10]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[11]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[12]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[13]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[14]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[15]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[8]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[9]\ : STD_LOGIC;
  signal \n_0_done_i_1__2\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_1__6\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_2__3\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_1__3\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_1__6\ : STD_LOGIC;
  signal \n_0_fsm_reg[0]\ : STD_LOGIC;
  signal \n_0_fsm_reg[1]\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]\ : STD_LOGIC;
  signal \n_0_load_cnt[0]_i_1__2\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 11 to 11 );
  signal rdy_reg1 : STD_LOGIC;
  signal rdy_reg2 : STD_LOGIC;
  signal start_reg1 : STD_LOGIC;
  signal start_reg2 : STD_LOGIC;
  signal x16_reg1 : STD_LOGIC;
  signal x16_reg2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \do_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[10]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[11]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[12]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[13]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[14]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[15]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[4]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[5]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[6]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[7]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[8]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[9]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[10]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[11]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[12]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[13]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[14]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[15]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[4]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[5]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[6]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[7]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[8]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[9]\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_1__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_2__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_40__2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_41__2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_42__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_43__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_45__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_46__2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_47__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \load_cnt[0]_i_1__2\ : label is "soft_lutpair66";
  attribute ASYNC_REG of rdy_reg1_reg : label is true;
  attribute ASYNC_REG of rdy_reg2_reg : label is true;
  attribute ASYNC_REG of start_reg1_reg : label is true;
  attribute ASYNC_REG of start_reg2_reg : label is true;
  attribute ASYNC_REG of x16_reg1_reg : label is true;
  attribute ASYNC_REG of x16_reg2_reg : label is true;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const1>\,
      Q => \n_0_addr_reg_reg[0]\,
      R => RST_DCLK_RESET
    );
\addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const1>\,
      Q => \n_0_addr_reg_reg[4]\,
      R => RST_DCLK_RESET
    );
\di_reg[11]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => x16_reg2,
      O => p_1_in(11)
    );
\di_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(0),
      Q => \n_0_di_reg_reg[0]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(10),
      Q => \n_0_di_reg_reg[10]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => p_1_in(11),
      Q => \n_0_di_reg_reg[11]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(12),
      Q => \n_0_di_reg_reg[12]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(13),
      Q => \n_0_di_reg_reg[13]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(14),
      Q => \n_0_di_reg_reg[14]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(15),
      Q => \n_0_di_reg_reg[15]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(1),
      Q => \n_0_di_reg_reg[1]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(2),
      Q => \n_0_di_reg_reg[2]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(3),
      Q => \n_0_di_reg_reg[3]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(4),
      Q => \n_0_di_reg_reg[4]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(5),
      Q => \n_0_di_reg_reg[5]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(6),
      Q => \n_0_di_reg_reg[6]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(7),
      Q => \n_0_di_reg_reg[7]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(8),
      Q => \n_0_di_reg_reg[8]\,
      R => RST_DCLK_RESET
    );
\di_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(9),
      Q => \n_0_di_reg_reg[9]\,
      R => RST_DCLK_RESET
    );
\do_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(0),
      Q => do_reg1(0),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(10),
      Q => do_reg1(10),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(11),
      Q => do_reg1(11),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(12),
      Q => do_reg1(12),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(13),
      Q => do_reg1(13),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(14),
      Q => do_reg1(14),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(15),
      Q => do_reg1(15),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(1),
      Q => do_reg1(1),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(2),
      Q => do_reg1(2),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(3),
      Q => do_reg1(3),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(4),
      Q => do_reg1(4),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(5),
      Q => do_reg1(5),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(6),
      Q => do_reg1(6),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(7),
      Q => do_reg1(7),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(8),
      Q => do_reg1(8),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(9),
      Q => do_reg1(9),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(0),
      Q => do_reg2(0),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(10),
      Q => do_reg2(10),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(11),
      Q => do_reg2(11),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(12),
      Q => do_reg2(12),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(13),
      Q => do_reg2(13),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(14),
      Q => do_reg2(14),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(15),
      Q => do_reg2(15),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(1),
      Q => do_reg2(1),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(2),
      Q => do_reg2(2),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(3),
      Q => do_reg2(3),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(4),
      Q => do_reg2(4),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(5),
      Q => do_reg2(5),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(6),
      Q => do_reg2(6),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(7),
      Q => do_reg2(7),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(8),
      Q => do_reg2(8),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(9),
      Q => do_reg2(9),
      R => RST_DCLK_RESET
    );
\done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => start_reg2,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[2]\,
      O => \n_0_done_i_1__2\
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_done_i_1__2\,
      Q => DRP_DONE,
      R => RST_DCLK_RESET
    );
\fsm[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033333322FCEEFC"
    )
    port map (
      I0 => \n_0_fsm[0]_i_2__3\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => start_reg2,
      I3 => \n_0_fsm_reg[0]\,
      I4 => rdy_reg2,
      I5 => \n_0_fsm_reg[1]\,
      O => \n_0_fsm[0]_i_1__6\
    );
\fsm[0]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => load_cnt(1),
      I1 => load_cnt(0),
      O => \n_0_fsm[0]_i_2__3\
    );
\fsm[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0000FFF2200"
    )
    port map (
      I0 => load_cnt(0),
      I1 => load_cnt(1),
      I2 => rdy_reg2,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      I5 => \n_0_fsm_reg[2]\,
      O => \n_0_fsm[1]_i_1__3\
    );
\fsm[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F80"
    )
    port map (
      I0 => rdy_reg2,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[2]\,
      O => \n_0_fsm[2]_i_1__6\
    );
\fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm[0]_i_1__6\,
      Q => \n_0_fsm_reg[0]\,
      R => RST_DCLK_RESET
    );
\fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm[1]_i_1__3\,
      Q => \n_0_fsm_reg[1]\,
      R => RST_DCLK_RESET
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm[2]_i_1__6\,
      Q => \n_0_fsm_reg[2]\,
      R => RST_DCLK_RESET
    );
\gtp_channel.gtpe2_channel_i_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(12),
      I1 => \n_0_di_reg_reg[12]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(12)
    );
\gtp_channel.gtpe2_channel_i_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(11),
      I1 => \n_0_di_reg_reg[11]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(11)
    );
\gtp_channel.gtpe2_channel_i_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(10),
      I1 => \n_0_di_reg_reg[10]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(10)
    );
\gtp_channel.gtpe2_channel_i_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(9),
      I1 => \n_0_di_reg_reg[9]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(9)
    );
\gtp_channel.gtpe2_channel_i_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(8),
      I1 => \n_0_di_reg_reg[8]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(8)
    );
\gtp_channel.gtpe2_channel_i_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(7),
      I1 => \n_0_di_reg_reg[7]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(7)
    );
\gtp_channel.gtpe2_channel_i_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(6),
      I1 => \n_0_di_reg_reg[6]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(6)
    );
\gtp_channel.gtpe2_channel_i_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(5),
      I1 => \n_0_di_reg_reg[5]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(5)
    );
\gtp_channel.gtpe2_channel_i_i_18__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(4),
      I1 => \n_0_di_reg_reg[4]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(4)
    );
\gtp_channel.gtpe2_channel_i_i_19__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(3),
      I1 => \n_0_di_reg_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(3)
    );
\gtp_channel.gtpe2_channel_i_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"030E"
    )
    port map (
      I0 => ext_ch_gt_drpen(0),
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[0]\,
      I3 => \n_0_fsm_reg[1]\,
      O => O2
    );
\gtp_channel.gtpe2_channel_i_i_20__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(2),
      I1 => \n_0_di_reg_reg[2]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(2)
    );
\gtp_channel.gtpe2_channel_i_i_21__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(1),
      I1 => \n_0_di_reg_reg[1]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(1)
    );
\gtp_channel.gtpe2_channel_i_i_22__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(0),
      I1 => \n_0_di_reg_reg[0]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(0)
    );
\gtp_channel.gtpe2_channel_i_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => ext_ch_gt_drpwe(0),
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[0]\,
      I3 => \n_0_fsm_reg[1]\,
      O => O1
    );
\gtp_channel.gtpe2_channel_i_i_40__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(8),
      O => DRPADDR(8)
    );
\gtp_channel.gtpe2_channel_i_i_41__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(7),
      O => DRPADDR(7)
    );
\gtp_channel.gtpe2_channel_i_i_42__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(6),
      O => DRPADDR(6)
    );
\gtp_channel.gtpe2_channel_i_i_43__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(5),
      O => DRPADDR(5)
    );
\gtp_channel.gtpe2_channel_i_i_44__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(4),
      I1 => \n_0_addr_reg_reg[4]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPADDR(4)
    );
\gtp_channel.gtpe2_channel_i_i_45__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(3),
      O => DRPADDR(3)
    );
\gtp_channel.gtpe2_channel_i_i_46__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(2),
      O => DRPADDR(2)
    );
\gtp_channel.gtpe2_channel_i_i_47__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(1),
      O => DRPADDR(1)
    );
\gtp_channel.gtpe2_channel_i_i_48__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(0),
      I1 => \n_0_addr_reg_reg[0]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPADDR(0)
    );
\gtp_channel.gtpe2_channel_i_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(15),
      I1 => \n_0_di_reg_reg[15]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(15)
    );
\gtp_channel.gtpe2_channel_i_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(14),
      I1 => \n_0_di_reg_reg[14]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(14)
    );
\gtp_channel.gtpe2_channel_i_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(13),
      I1 => \n_0_di_reg_reg[13]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(13)
    );
\load_cnt[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => load_cnt(1),
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      O => \n_0_load_cnt[0]_i_1__2\
    );
\load_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_load_cnt[0]_i_1__2\,
      Q => load_cnt(0),
      R => RST_DCLK_RESET
    );
\load_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => load_cnt(1),
      R => RST_DCLK_RESET
    );
rdy_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drprdy(0),
      Q => rdy_reg1,
      R => RST_DCLK_RESET
    );
rdy_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rdy_reg1,
      Q => rdy_reg2,
      R => RST_DCLK_RESET
    );
start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => DRP_START,
      Q => start_reg1,
      R => RST_DCLK_RESET
    );
start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => start_reg1,
      Q => start_reg2,
      R => RST_DCLK_RESET
    );
x16_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => DRP_X16,
      Q => x16_reg1,
      R => RST_DCLK_RESET
    );
x16_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => x16_reg1,
      Q => x16_reg2,
      R => RST_DCLK_RESET
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_gtp_pipe_drp_35 is
  port (
    DRPADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    DRPDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DRP_DONE : out STD_LOGIC;
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rst_dclk_reset : in STD_LOGIC;
    ext_ch_gt_drprdy : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    DRP_START : in STD_LOGIC;
    ext_ch_gt_drpdo : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DRP_X16 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_gtp_pipe_drp_35 : entity is "v7_pcie_gtp_pipe_drp";
end v7_pciev7_pcie_gtp_pipe_drp_35;

architecture STRUCTURE of v7_pciev7_pcie_gtp_pipe_drp_35 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal do_reg1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal do_reg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal load_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_di_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[10]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[11]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[12]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[13]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[14]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[15]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[8]\ : STD_LOGIC;
  signal \n_0_di_reg_reg[9]\ : STD_LOGIC;
  signal n_0_done_i_1 : STD_LOGIC;
  signal \n_0_fsm[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_fsm_reg[0]\ : STD_LOGIC;
  signal \n_0_fsm_reg[1]\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]\ : STD_LOGIC;
  signal \n_0_load_cnt[0]_i_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 11 to 11 );
  signal rdy_reg1 : STD_LOGIC;
  signal rdy_reg2 : STD_LOGIC;
  signal start_reg1 : STD_LOGIC;
  signal start_reg2 : STD_LOGIC;
  signal x16_reg1 : STD_LOGIC;
  signal x16_reg2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \do_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[10]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[11]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[12]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[13]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[14]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[15]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[4]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[5]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[6]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[7]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[8]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[9]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[10]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[11]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[12]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[13]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[14]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[15]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[4]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[5]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[6]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[7]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[8]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[9]\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_40__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_41__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_42\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_43\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_45\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_46__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \gtp_channel.gtpe2_channel_i_i_47\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \load_cnt[0]_i_1\ : label is "soft_lutpair128";
  attribute ASYNC_REG of rdy_reg1_reg : label is true;
  attribute ASYNC_REG of rdy_reg2_reg : label is true;
  attribute ASYNC_REG of start_reg1_reg : label is true;
  attribute ASYNC_REG of start_reg2_reg : label is true;
  attribute ASYNC_REG of x16_reg1_reg : label is true;
  attribute ASYNC_REG of x16_reg2_reg : label is true;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const1>\,
      Q => p_0_in(0),
      R => rst_dclk_reset
    );
\addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const1>\,
      Q => p_0_in(4),
      R => rst_dclk_reset
    );
\di_reg[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => x16_reg2,
      O => p_1_in(11)
    );
\di_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(0),
      Q => \n_0_di_reg_reg[0]\,
      R => rst_dclk_reset
    );
\di_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(10),
      Q => \n_0_di_reg_reg[10]\,
      R => rst_dclk_reset
    );
\di_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => p_1_in(11),
      Q => \n_0_di_reg_reg[11]\,
      R => rst_dclk_reset
    );
\di_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(12),
      Q => \n_0_di_reg_reg[12]\,
      R => rst_dclk_reset
    );
\di_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(13),
      Q => \n_0_di_reg_reg[13]\,
      R => rst_dclk_reset
    );
\di_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(14),
      Q => \n_0_di_reg_reg[14]\,
      R => rst_dclk_reset
    );
\di_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(15),
      Q => \n_0_di_reg_reg[15]\,
      R => rst_dclk_reset
    );
\di_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(1),
      Q => \n_0_di_reg_reg[1]\,
      R => rst_dclk_reset
    );
\di_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(2),
      Q => \n_0_di_reg_reg[2]\,
      R => rst_dclk_reset
    );
\di_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(3),
      Q => \n_0_di_reg_reg[3]\,
      R => rst_dclk_reset
    );
\di_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(4),
      Q => \n_0_di_reg_reg[4]\,
      R => rst_dclk_reset
    );
\di_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(5),
      Q => \n_0_di_reg_reg[5]\,
      R => rst_dclk_reset
    );
\di_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(6),
      Q => \n_0_di_reg_reg[6]\,
      R => rst_dclk_reset
    );
\di_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(7),
      Q => \n_0_di_reg_reg[7]\,
      R => rst_dclk_reset
    );
\di_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(8),
      Q => \n_0_di_reg_reg[8]\,
      R => rst_dclk_reset
    );
\di_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg2(9),
      Q => \n_0_di_reg_reg[9]\,
      R => rst_dclk_reset
    );
\do_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(0),
      Q => do_reg1(0),
      R => rst_dclk_reset
    );
\do_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(10),
      Q => do_reg1(10),
      R => rst_dclk_reset
    );
\do_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(11),
      Q => do_reg1(11),
      R => rst_dclk_reset
    );
\do_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(12),
      Q => do_reg1(12),
      R => rst_dclk_reset
    );
\do_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(13),
      Q => do_reg1(13),
      R => rst_dclk_reset
    );
\do_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(14),
      Q => do_reg1(14),
      R => rst_dclk_reset
    );
\do_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(15),
      Q => do_reg1(15),
      R => rst_dclk_reset
    );
\do_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(1),
      Q => do_reg1(1),
      R => rst_dclk_reset
    );
\do_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(2),
      Q => do_reg1(2),
      R => rst_dclk_reset
    );
\do_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(3),
      Q => do_reg1(3),
      R => rst_dclk_reset
    );
\do_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(4),
      Q => do_reg1(4),
      R => rst_dclk_reset
    );
\do_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(5),
      Q => do_reg1(5),
      R => rst_dclk_reset
    );
\do_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(6),
      Q => do_reg1(6),
      R => rst_dclk_reset
    );
\do_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(7),
      Q => do_reg1(7),
      R => rst_dclk_reset
    );
\do_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(8),
      Q => do_reg1(8),
      R => rst_dclk_reset
    );
\do_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drpdo(9),
      Q => do_reg1(9),
      R => rst_dclk_reset
    );
\do_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(0),
      Q => do_reg2(0),
      R => rst_dclk_reset
    );
\do_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(10),
      Q => do_reg2(10),
      R => rst_dclk_reset
    );
\do_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(11),
      Q => do_reg2(11),
      R => rst_dclk_reset
    );
\do_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(12),
      Q => do_reg2(12),
      R => rst_dclk_reset
    );
\do_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(13),
      Q => do_reg2(13),
      R => rst_dclk_reset
    );
\do_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(14),
      Q => do_reg2(14),
      R => rst_dclk_reset
    );
\do_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(15),
      Q => do_reg2(15),
      R => rst_dclk_reset
    );
\do_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(1),
      Q => do_reg2(1),
      R => rst_dclk_reset
    );
\do_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(2),
      Q => do_reg2(2),
      R => rst_dclk_reset
    );
\do_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(3),
      Q => do_reg2(3),
      R => rst_dclk_reset
    );
\do_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(4),
      Q => do_reg2(4),
      R => rst_dclk_reset
    );
\do_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(5),
      Q => do_reg2(5),
      R => rst_dclk_reset
    );
\do_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(6),
      Q => do_reg2(6),
      R => rst_dclk_reset
    );
\do_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(7),
      Q => do_reg2(7),
      R => rst_dclk_reset
    );
\do_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(8),
      Q => do_reg2(8),
      R => rst_dclk_reset
    );
\do_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(9),
      Q => do_reg2(9),
      R => rst_dclk_reset
    );
done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => start_reg2,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[2]\,
      O => n_0_done_i_1
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_0_done_i_1,
      Q => DRP_DONE,
      R => rst_dclk_reset
    );
\fsm[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033333322FCEEFC"
    )
    port map (
      I0 => \n_0_fsm[0]_i_2__0\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => start_reg2,
      I3 => \n_0_fsm_reg[0]\,
      I4 => rdy_reg2,
      I5 => \n_0_fsm_reg[1]\,
      O => \n_0_fsm[0]_i_1__1\
    );
\fsm[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => load_cnt(1),
      I1 => load_cnt(0),
      O => \n_0_fsm[0]_i_2__0\
    );
\fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0000FFF2200"
    )
    port map (
      I0 => load_cnt(0),
      I1 => load_cnt(1),
      I2 => rdy_reg2,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      I5 => \n_0_fsm_reg[2]\,
      O => \n_0_fsm[1]_i_1__0\
    );
\fsm[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F80"
    )
    port map (
      I0 => rdy_reg2,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[2]\,
      O => \n_0_fsm[2]_i_1__1\
    );
\fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm[0]_i_1__1\,
      Q => \n_0_fsm_reg[0]\,
      R => rst_dclk_reset
    );
\fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm[1]_i_1__0\,
      Q => \n_0_fsm_reg[1]\,
      R => rst_dclk_reset
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm[2]_i_1__1\,
      Q => \n_0_fsm_reg[2]\,
      R => rst_dclk_reset
    );
\gtp_channel.gtpe2_channel_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"030E"
    )
    port map (
      I0 => ext_ch_gt_drpen(0),
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[0]\,
      I3 => \n_0_fsm_reg[1]\,
      O => O2
    );
\gtp_channel.gtpe2_channel_i_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(12),
      I1 => \n_0_di_reg_reg[12]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(12)
    );
\gtp_channel.gtpe2_channel_i_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(11),
      I1 => \n_0_di_reg_reg[11]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(11)
    );
\gtp_channel.gtpe2_channel_i_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(10),
      I1 => \n_0_di_reg_reg[10]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(10)
    );
\gtp_channel.gtpe2_channel_i_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(9),
      I1 => \n_0_di_reg_reg[9]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(9)
    );
\gtp_channel.gtpe2_channel_i_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(8),
      I1 => \n_0_di_reg_reg[8]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(8)
    );
\gtp_channel.gtpe2_channel_i_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(7),
      I1 => \n_0_di_reg_reg[7]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(7)
    );
\gtp_channel.gtpe2_channel_i_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(6),
      I1 => \n_0_di_reg_reg[6]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(6)
    );
\gtp_channel.gtpe2_channel_i_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(5),
      I1 => \n_0_di_reg_reg[5]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(5)
    );
\gtp_channel.gtpe2_channel_i_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(4),
      I1 => \n_0_di_reg_reg[4]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(4)
    );
\gtp_channel.gtpe2_channel_i_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(3),
      I1 => \n_0_di_reg_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(3)
    );
\gtp_channel.gtpe2_channel_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => ext_ch_gt_drpwe(0),
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[0]\,
      I3 => \n_0_fsm_reg[1]\,
      O => O1
    );
\gtp_channel.gtpe2_channel_i_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(2),
      I1 => \n_0_di_reg_reg[2]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(2)
    );
\gtp_channel.gtpe2_channel_i_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(1),
      I1 => \n_0_di_reg_reg[1]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(1)
    );
\gtp_channel.gtpe2_channel_i_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(0),
      I1 => \n_0_di_reg_reg[0]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(0)
    );
\gtp_channel.gtpe2_channel_i_i_40__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(8),
      O => DRPADDR(8)
    );
\gtp_channel.gtpe2_channel_i_i_41__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(7),
      O => DRPADDR(7)
    );
\gtp_channel.gtpe2_channel_i_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(6),
      O => DRPADDR(6)
    );
\gtp_channel.gtpe2_channel_i_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(5),
      O => DRPADDR(5)
    );
\gtp_channel.gtpe2_channel_i_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(4),
      I1 => p_0_in(4),
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPADDR(4)
    );
\gtp_channel.gtpe2_channel_i_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(3),
      O => DRPADDR(3)
    );
\gtp_channel.gtpe2_channel_i_i_46__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(2),
      O => DRPADDR(2)
    );
\gtp_channel.gtpe2_channel_i_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => ext_ch_gt_drpaddr(1),
      O => DRPADDR(1)
    );
\gtp_channel.gtpe2_channel_i_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpaddr(0),
      I1 => p_0_in(0),
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPADDR(0)
    );
\gtp_channel.gtpe2_channel_i_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(15),
      I1 => \n_0_di_reg_reg[15]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(15)
    );
\gtp_channel.gtpe2_channel_i_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(14),
      I1 => \n_0_di_reg_reg[14]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(14)
    );
\gtp_channel.gtpe2_channel_i_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCA"
    )
    port map (
      I0 => ext_ch_gt_drpdi(13),
      I1 => \n_0_di_reg_reg[13]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      O => DRPDI(13)
    );
\load_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => load_cnt(1),
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      O => \n_0_load_cnt[0]_i_1\
    );
\load_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_load_cnt[0]_i_1\,
      Q => load_cnt(0),
      R => rst_dclk_reset
    );
\load_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => load_cnt(1),
      R => rst_dclk_reset
    );
rdy_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ext_ch_gt_drprdy(0),
      Q => rdy_reg1,
      R => rst_dclk_reset
    );
rdy_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rdy_reg1,
      Q => rdy_reg2,
      R => rst_dclk_reset
    );
start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => DRP_START,
      Q => start_reg1,
      R => rst_dclk_reset
    );
start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => start_reg1,
      Q => start_reg2,
      R => rst_dclk_reset
    );
x16_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => DRP_X16,
      Q => x16_reg1,
      R => rst_dclk_reset
    );
x16_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => x16_reg1,
      Q => x16_reg2,
      R => rst_dclk_reset
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_gtp_pipe_rate is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    RST_RATE_IDLE : out STD_LOGIC_VECTOR ( 0 to 0 );
    DRP_X16 : out STD_LOGIC;
    DRP_START : out STD_LOGIC;
    SYNC_TXSYNC_START : out STD_LOGIC;
    USER_RATE_DONE : out STD_LOGIC;
    RXRATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    RST_DRP_X16 : in STD_LOGIC;
    RST_DRP_START : in STD_LOGIC;
    rst_txsync_start : in STD_LOGIC;
    I1 : in STD_LOGIC;
    pipe_tx_rate : in STD_LOGIC;
    DRP_DONE : in STD_LOGIC;
    RATE_RXPMARESETDONE : in STD_LOGIC;
    RATE_PHYSTATUS : in STD_LOGIC;
    RATE_RXRATEDONE : in STD_LOGIC;
    RATE_TXRATEDONE : in STD_LOGIC;
    RATE_TXSYNC_DONE : in STD_LOGIC
  );
end v7_pciev7_pcie_gtp_pipe_rate;

architecture STRUCTURE of v7_pciev7_pcie_gtp_pipe_rate is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxrate\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal drp_done_reg1 : STD_LOGIC;
  signal drp_done_reg2 : STD_LOGIC;
  signal \n_0_fsm[0]_i_1__5\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_2__7\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_3__3\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_4__2\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_2__3\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_3__3\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_4__1\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_1__5\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_1__3\ : STD_LOGIC;
  signal \n_0_fsm_reg[0]\ : STD_LOGIC;
  signal \n_0_fsm_reg[1]\ : STD_LOGIC;
  signal \n_0_fsm_reg[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]\ : STD_LOGIC;
  signal \n_0_fsm_reg[3]\ : STD_LOGIC;
  signal \n_0_pclk_sel_i_1__1\ : STD_LOGIC;
  signal \n_0_pclk_sel_i_2__1\ : STD_LOGIC;
  signal \n_0_phystatus_i_1__1\ : STD_LOGIC;
  signal n_0_phystatus_reg : STD_LOGIC;
  signal \n_0_rate_out[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_rate_out[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_ratedone_i_1__1\ : STD_LOGIC;
  signal \n_0_ratedone_i_2__1\ : STD_LOGIC;
  signal n_0_ratedone_reg : STD_LOGIC;
  signal \n_0_rxratedone_i_1__1\ : STD_LOGIC;
  signal n_0_rxratedone_reg : STD_LOGIC;
  signal \n_0_txdata_wait_cnt[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_txratedone_i_1__1\ : STD_LOGIC;
  signal n_0_txratedone_reg : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal phystatus_reg1 : STD_LOGIC;
  signal phystatus_reg2 : STD_LOGIC;
  signal rate_in_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rate_in_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxpmaresetdone_reg1 : STD_LOGIC;
  signal rxpmaresetdone_reg2 : STD_LOGIC;
  signal rxratedone_reg1 : STD_LOGIC;
  signal rxratedone_reg2 : STD_LOGIC;
  signal \txdata_wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txratedone_reg1 : STD_LOGIC;
  signal txratedone_reg2 : STD_LOGIC;
  signal txsync_done_reg1 : STD_LOGIC;
  signal txsync_done_reg2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of drp_done_reg1_reg : label is true;
  attribute ASYNC_REG of drp_done_reg2_reg : label is true;
  attribute ASYNC_REG of phystatus_reg1_reg : label is true;
  attribute ASYNC_REG of phystatus_reg2_reg : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rate_done_reg1_i_1__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rate_idle_reg1[2]_i_1\ : label is "soft_lutpair25";
  attribute ASYNC_REG of \rate_in_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rate_in_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rate_in_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rate_in_reg2_reg[1]\ : label is true;
  attribute SOFT_HLUTNM of \rate_out[0]_i_2__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ratedone_i_2__1\ : label is "soft_lutpair28";
  attribute ASYNC_REG of rxpmaresetdone_reg1_reg : label is true;
  attribute ASYNC_REG of rxpmaresetdone_reg2_reg : label is true;
  attribute ASYNC_REG of rxratedone_reg1_reg : label is true;
  attribute ASYNC_REG of rxratedone_reg2_reg : label is true;
  attribute SOFT_HLUTNM of \start_reg1_i_1__2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[0]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[1]_i_1__1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[2]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[3]_i_1__1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[3]_i_2__1\ : label is "soft_lutpair27";
  attribute counter : integer;
  attribute counter of \txdata_wait_cnt_reg[0]\ : label is 26;
  attribute counter of \txdata_wait_cnt_reg[1]\ : label is 26;
  attribute counter of \txdata_wait_cnt_reg[2]\ : label is 26;
  attribute counter of \txdata_wait_cnt_reg[3]\ : label is 26;
  attribute ASYNC_REG of txratedone_reg1_reg : label is true;
  attribute ASYNC_REG of txratedone_reg2_reg : label is true;
  attribute ASYNC_REG of txsync_done_reg1_reg : label is true;
  attribute ASYNC_REG of txsync_done_reg2_reg : label is true;
  attribute SOFT_HLUTNM of txsync_start_reg1_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \x16_reg1_i_1__1\ : label is "soft_lutpair25";
begin
  D(0) <= \^d\(0);
  RXRATE(0) <= \^rxrate\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
drp_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => DRP_DONE,
      Q => drp_done_reg1,
      R => clear
    );
drp_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => drp_done_reg1,
      Q => drp_done_reg2,
      R => clear
    );
\fsm[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAEAAAAAAAE"
    )
    port map (
      I0 => \n_0_fsm[0]_i_2__7\,
      I1 => \n_0_fsm[0]_i_3__3\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => \n_0_fsm_reg[3]\,
      I5 => \n_0_fsm[0]_i_4__2\,
      O => \n_0_fsm[0]_i_1__5\
    );
\fsm[0]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400140444005444"
    )
    port map (
      I0 => \n_0_fsm_reg[3]\,
      I1 => \n_0_fsm_reg[1]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => drp_done_reg2,
      I4 => \n_0_fsm_reg[0]\,
      I5 => rxpmaresetdone_reg2,
      O => \n_0_fsm[0]_i_2__7\
    );
\fsm[0]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBBBBBB8BB8"
    )
    port map (
      I0 => \n_0_fsm[1]_i_4__1\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => rate_in_reg1(0),
      I3 => rate_in_reg2(0),
      I4 => rate_in_reg1(1),
      I5 => rate_in_reg2(1),
      O => \n_0_fsm[0]_i_3__3\
    );
\fsm[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002EFF2E"
    )
    port map (
      I0 => drp_done_reg2,
      I1 => \n_0_fsm_reg[0]\,
      I2 => n_0_ratedone_reg,
      I3 => \n_0_fsm_reg[1]\,
      I4 => txsync_done_reg2,
      I5 => \n_0_fsm_reg[2]\,
      O => \n_0_fsm[0]_i_4__2\
    );
\fsm[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CFF0"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => drp_done_reg2,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm[1]_i_4__1\,
      O => \n_0_fsm[1]_i_2__3\
    );
\fsm[1]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000038F8"
    )
    port map (
      I0 => n_0_ratedone_reg,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => txsync_done_reg2,
      I4 => \n_0_fsm_reg[2]\,
      O => \n_0_fsm[1]_i_3__3\
    );
\fsm[1]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \txdata_wait_cnt_reg__0\(3),
      I1 => \txdata_wait_cnt_reg__0\(2),
      I2 => \txdata_wait_cnt_reg__0\(1),
      I3 => \txdata_wait_cnt_reg__0\(0),
      O => \n_0_fsm[1]_i_4__1\
    );
\fsm[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38300B3030303030"
    )
    port map (
      I0 => txsync_done_reg2,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => drp_done_reg2,
      I5 => \n_0_fsm_reg[0]\,
      O => \n_0_fsm[2]_i_1__5\
    );
\fsm[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22622222"
    )
    port map (
      I0 => \n_0_fsm_reg[3]\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[0]\,
      I3 => drp_done_reg2,
      I4 => \n_0_fsm_reg[1]\,
      O => \n_0_fsm[3]_i_1__3\
    );
\fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm[0]_i_1__5\,
      Q => \n_0_fsm_reg[0]\,
      R => clear
    );
\fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm_reg[1]_i_1__1\,
      Q => \n_0_fsm_reg[1]\,
      R => clear
    );
\fsm_reg[1]_i_1__1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_fsm[1]_i_2__3\,
      I1 => \n_0_fsm[1]_i_3__3\,
      O => \n_0_fsm_reg[1]_i_1__1\,
      S => \n_0_fsm_reg[3]\
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm[2]_i_1__5\,
      Q => \n_0_fsm_reg[2]\,
      R => clear
    );
\fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm[3]_i_1__3\,
      Q => \n_0_fsm_reg[3]\,
      R => clear
    );
\pclk_sel_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E2222"
    )
    port map (
      I0 => \^d\(0),
      I1 => \n_0_pclk_sel_i_2__1\,
      I2 => rate_in_reg2(1),
      I3 => \n_0_fsm_reg[3]\,
      I4 => rate_in_reg2(0),
      I5 => clear,
      O => \n_0_pclk_sel_i_1__1\
    );
\pclk_sel_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E002"
    )
    port map (
      I0 => \n_0_fsm_reg[1]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[3]\,
      I3 => \n_0_fsm_reg[2]\,
      O => \n_0_pclk_sel_i_2__1\
    );
pclk_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_pclk_sel_i_1__1\,
      Q => \^d\(0),
      R => \<const0>\
    );
\phystatus_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300C00002008"
    )
    port map (
      I0 => phystatus_reg2,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => clear,
      I5 => n_0_phystatus_reg,
      O => \n_0_phystatus_i_1__1\
    );
phystatus_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_phystatus_i_1__1\,
      Q => n_0_phystatus_reg,
      R => \<const0>\
    );
phystatus_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_PHYSTATUS,
      Q => phystatus_reg1,
      R => clear
    );
phystatus_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => phystatus_reg1,
      Q => phystatus_reg2,
      R => clear
    );
\rate_done_reg1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[1]\,
      I2 => \n_0_fsm_reg[3]\,
      I3 => \n_0_fsm_reg[0]\,
      O => USER_RATE_DONE
    );
\rate_idle_reg1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_fsm_reg[0]\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[3]\,
      O => RST_RATE_IDLE(0)
    );
\rate_in_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => pipe_tx_rate,
      Q => rate_in_reg1(0),
      R => clear
    );
\rate_in_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rate_in_reg1(1),
      R => clear
    );
\rate_in_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rate_in_reg1(0),
      Q => rate_in_reg2(0),
      R => clear
    );
\rate_in_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rate_in_reg1(1),
      Q => rate_in_reg2(1),
      R => clear
    );
\rate_out[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => \n_0_fsm_reg[3]\,
      I2 => rate_in_reg2(1),
      I3 => \n_0_rate_out[0]_i_2__1\,
      I4 => \^rxrate\(0),
      O => \n_0_rate_out[0]_i_1__1\
    );
\rate_out[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
    port map (
      I0 => \n_0_fsm_reg[3]\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[0]\,
      I3 => \n_0_fsm_reg[1]\,
      O => \n_0_rate_out[0]_i_2__1\
    );
\rate_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rate_out[0]_i_1__1\,
      Q => \^rxrate\(0),
      R => clear
    );
\ratedone_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554000"
    )
    port map (
      I0 => \n_0_ratedone_i_2__1\,
      I1 => n_0_txratedone_reg,
      I2 => n_0_rxratedone_reg,
      I3 => n_0_phystatus_reg,
      I4 => n_0_ratedone_reg,
      O => \n_0_ratedone_i_1__1\
    );
\ratedone_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEBF"
    )
    port map (
      I0 => clear,
      I1 => \n_0_fsm_reg[1]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[3]\,
      O => \n_0_ratedone_i_2__1\
    );
ratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_ratedone_i_1__1\,
      Q => n_0_ratedone_reg,
      R => \<const0>\
    );
rxpmaresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_RXPMARESETDONE,
      Q => rxpmaresetdone_reg1,
      R => clear
    );
rxpmaresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxpmaresetdone_reg1,
      Q => rxpmaresetdone_reg2,
      R => clear
    );
\rxratedone_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300C00002008"
    )
    port map (
      I0 => rxratedone_reg2,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => clear,
      I5 => n_0_rxratedone_reg,
      O => \n_0_rxratedone_i_1__1\
    );
rxratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxratedone_i_1__1\,
      Q => n_0_rxratedone_reg,
      R => \<const0>\
    );
rxratedone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_RXRATEDONE,
      Q => rxratedone_reg1,
      R => clear
    );
rxratedone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxratedone_reg1,
      Q => rxratedone_reg2,
      R => clear
    );
\start_reg1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => RST_DRP_START,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[3]\,
      O => DRP_START
    );
\txdata_wait_cnt[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
    port map (
      I0 => \txdata_wait_cnt_reg__0\(3),
      I1 => \txdata_wait_cnt_reg__0\(2),
      I2 => \txdata_wait_cnt_reg__0\(1),
      I3 => \txdata_wait_cnt_reg__0\(0),
      I4 => \n_0_txdata_wait_cnt[3]_i_2__1\,
      O => \p_0_in__0\(0)
    );
\txdata_wait_cnt[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8282828"
    )
    port map (
      I0 => \n_0_txdata_wait_cnt[3]_i_2__1\,
      I1 => \txdata_wait_cnt_reg__0\(0),
      I2 => \txdata_wait_cnt_reg__0\(1),
      I3 => \txdata_wait_cnt_reg__0\(3),
      I4 => \txdata_wait_cnt_reg__0\(2),
      O => \p_0_in__0\(1)
    );
\txdata_wait_cnt[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BCCC0000"
    )
    port map (
      I0 => \txdata_wait_cnt_reg__0\(3),
      I1 => \txdata_wait_cnt_reg__0\(2),
      I2 => \txdata_wait_cnt_reg__0\(1),
      I3 => \txdata_wait_cnt_reg__0\(0),
      I4 => \n_0_txdata_wait_cnt[3]_i_2__1\,
      O => \p_0_in__0\(2)
    );
\txdata_wait_cnt[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
    port map (
      I0 => \n_0_txdata_wait_cnt[3]_i_2__1\,
      I1 => \txdata_wait_cnt_reg__0\(1),
      I2 => \txdata_wait_cnt_reg__0\(0),
      I3 => \txdata_wait_cnt_reg__0\(2),
      I4 => \txdata_wait_cnt_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\txdata_wait_cnt[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_fsm_reg[0]\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[3]\,
      O => \n_0_txdata_wait_cnt[3]_i_2__1\
    );
\txdata_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_0_in__0\(0),
      Q => \txdata_wait_cnt_reg__0\(0),
      R => clear
    );
\txdata_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_0_in__0\(1),
      Q => \txdata_wait_cnt_reg__0\(1),
      R => clear
    );
\txdata_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_0_in__0\(2),
      Q => \txdata_wait_cnt_reg__0\(2),
      R => clear
    );
\txdata_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_0_in__0\(3),
      Q => \txdata_wait_cnt_reg__0\(3),
      R => clear
    );
\txratedone_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300C00002008"
    )
    port map (
      I0 => txratedone_reg2,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => clear,
      I5 => n_0_txratedone_reg,
      O => \n_0_txratedone_i_1__1\
    );
txratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txratedone_i_1__1\,
      Q => n_0_txratedone_reg,
      R => \<const0>\
    );
txratedone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_TXRATEDONE,
      Q => txratedone_reg1,
      R => clear
    );
txratedone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txratedone_reg1,
      Q => txratedone_reg2,
      R => clear
    );
txsync_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_TXSYNC_DONE,
      Q => txsync_done_reg1,
      R => clear
    );
txsync_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsync_done_reg1,
      Q => txsync_done_reg2,
      R => clear
    );
txsync_start_reg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
    port map (
      I0 => \n_0_fsm_reg[0]\,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => rst_txsync_start,
      O => SYNC_TXSYNC_START
    );
\x16_reg1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABEA"
    )
    port map (
      I0 => RST_DRP_X16,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[2]\,
      I4 => \n_0_fsm_reg[3]\,
      O => DRP_X16
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_gtp_pipe_rate_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    RST_RATE_IDLE : out STD_LOGIC_VECTOR ( 0 to 0 );
    DRP_X16 : out STD_LOGIC;
    DRP_START : out STD_LOGIC;
    SYNC_TXSYNC_START : out STD_LOGIC;
    USER_RATE_DONE : out STD_LOGIC;
    RXRATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    RST_DRP_X16 : in STD_LOGIC;
    RST_DRP_START : in STD_LOGIC;
    rst_txsync_start : in STD_LOGIC;
    I1 : in STD_LOGIC;
    pipe_tx_rate : in STD_LOGIC;
    DRP_DONE : in STD_LOGIC;
    RATE_RXPMARESETDONE : in STD_LOGIC;
    RATE_PHYSTATUS : in STD_LOGIC;
    RATE_RXRATEDONE : in STD_LOGIC;
    RATE_TXRATEDONE : in STD_LOGIC;
    RATE_TXSYNC_DONE : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_gtp_pipe_rate_18 : entity is "v7_pcie_gtp_pipe_rate";
end v7_pciev7_pcie_gtp_pipe_rate_18;

architecture STRUCTURE of v7_pciev7_pcie_gtp_pipe_rate_18 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxrate\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal drp_done_reg1 : STD_LOGIC;
  signal drp_done_reg2 : STD_LOGIC;
  signal \n_0_fsm[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_2__5\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_3__1\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_4\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_fsm_reg[0]\ : STD_LOGIC;
  signal \n_0_fsm_reg[1]\ : STD_LOGIC;
  signal \n_0_fsm_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]\ : STD_LOGIC;
  signal \n_0_fsm_reg[3]\ : STD_LOGIC;
  signal n_0_pclk_sel_i_1 : STD_LOGIC;
  signal n_0_pclk_sel_i_2 : STD_LOGIC;
  signal n_0_phystatus_i_1 : STD_LOGIC;
  signal n_0_phystatus_reg : STD_LOGIC;
  signal \n_0_rate_out[0]_i_1\ : STD_LOGIC;
  signal \n_0_rate_out[0]_i_2\ : STD_LOGIC;
  signal n_0_ratedone_i_1 : STD_LOGIC;
  signal n_0_ratedone_i_2 : STD_LOGIC;
  signal n_0_ratedone_reg : STD_LOGIC;
  signal n_0_rxratedone_i_1 : STD_LOGIC;
  signal n_0_rxratedone_reg : STD_LOGIC;
  signal \n_0_txdata_wait_cnt[3]_i_2\ : STD_LOGIC;
  signal n_0_txratedone_i_1 : STD_LOGIC;
  signal n_0_txratedone_reg : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal phystatus_reg1 : STD_LOGIC;
  signal phystatus_reg2 : STD_LOGIC;
  signal rate_in_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rate_in_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxpmaresetdone_reg1 : STD_LOGIC;
  signal rxpmaresetdone_reg2 : STD_LOGIC;
  signal rxratedone_reg1 : STD_LOGIC;
  signal rxratedone_reg2 : STD_LOGIC;
  signal \txdata_wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txratedone_reg1 : STD_LOGIC;
  signal txratedone_reg2 : STD_LOGIC;
  signal txsync_done_reg1 : STD_LOGIC;
  signal txsync_done_reg2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of drp_done_reg1_reg : label is true;
  attribute ASYNC_REG of drp_done_reg2_reg : label is true;
  attribute ASYNC_REG of phystatus_reg1_reg : label is true;
  attribute ASYNC_REG of phystatus_reg2_reg : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rate_done_reg1_i_1 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rate_idle_reg1[0]_i_1\ : label is "soft_lutpair31";
  attribute ASYNC_REG of \rate_in_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rate_in_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rate_in_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rate_in_reg2_reg[1]\ : label is true;
  attribute SOFT_HLUTNM of \rate_out[0]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of ratedone_i_2 : label is "soft_lutpair34";
  attribute ASYNC_REG of rxpmaresetdone_reg1_reg : label is true;
  attribute ASYNC_REG of rxpmaresetdone_reg2_reg : label is true;
  attribute ASYNC_REG of rxratedone_reg1_reg : label is true;
  attribute ASYNC_REG of rxratedone_reg2_reg : label is true;
  attribute SOFT_HLUTNM of \start_reg1_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[3]_i_2\ : label is "soft_lutpair33";
  attribute counter : integer;
  attribute counter of \txdata_wait_cnt_reg[0]\ : label is 26;
  attribute counter of \txdata_wait_cnt_reg[1]\ : label is 26;
  attribute counter of \txdata_wait_cnt_reg[2]\ : label is 26;
  attribute counter of \txdata_wait_cnt_reg[3]\ : label is 26;
  attribute ASYNC_REG of txratedone_reg1_reg : label is true;
  attribute ASYNC_REG of txratedone_reg2_reg : label is true;
  attribute ASYNC_REG of txsync_done_reg1_reg : label is true;
  attribute ASYNC_REG of txsync_done_reg2_reg : label is true;
  attribute SOFT_HLUTNM of \txsync_start_reg1_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of x16_reg1_i_1 : label is "soft_lutpair31";
begin
  D(0) <= \^d\(0);
  RXRATE(0) <= \^rxrate\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
drp_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => DRP_DONE,
      Q => drp_done_reg1,
      R => clear
    );
drp_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => drp_done_reg1,
      Q => drp_done_reg2,
      R => clear
    );
\fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAEAAAAAAAE"
    )
    port map (
      I0 => \n_0_fsm[0]_i_2__5\,
      I1 => \n_0_fsm[0]_i_3__0\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => \n_0_fsm_reg[3]\,
      I5 => \n_0_fsm[0]_i_4__0\,
      O => \n_0_fsm[0]_i_1__0\
    );
\fsm[0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400140444005444"
    )
    port map (
      I0 => \n_0_fsm_reg[3]\,
      I1 => \n_0_fsm_reg[1]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => drp_done_reg2,
      I4 => \n_0_fsm_reg[0]\,
      I5 => rxpmaresetdone_reg2,
      O => \n_0_fsm[0]_i_2__5\
    );
\fsm[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBBBBBB8BB8"
    )
    port map (
      I0 => \n_0_fsm[1]_i_4\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => rate_in_reg1(0),
      I3 => rate_in_reg2(0),
      I4 => rate_in_reg1(1),
      I5 => rate_in_reg2(1),
      O => \n_0_fsm[0]_i_3__0\
    );
\fsm[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002EFF2E"
    )
    port map (
      I0 => drp_done_reg2,
      I1 => \n_0_fsm_reg[0]\,
      I2 => n_0_ratedone_reg,
      I3 => \n_0_fsm_reg[1]\,
      I4 => txsync_done_reg2,
      I5 => \n_0_fsm_reg[2]\,
      O => \n_0_fsm[0]_i_4__0\
    );
\fsm[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CFF0"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => drp_done_reg2,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm[1]_i_4\,
      O => \n_0_fsm[1]_i_2__0\
    );
\fsm[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000038F8"
    )
    port map (
      I0 => n_0_ratedone_reg,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => txsync_done_reg2,
      I4 => \n_0_fsm_reg[2]\,
      O => \n_0_fsm[1]_i_3__1\
    );
\fsm[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \txdata_wait_cnt_reg__0\(3),
      I1 => \txdata_wait_cnt_reg__0\(2),
      I2 => \txdata_wait_cnt_reg__0\(1),
      I3 => \txdata_wait_cnt_reg__0\(0),
      O => \n_0_fsm[1]_i_4\
    );
\fsm[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38300B3030303030"
    )
    port map (
      I0 => txsync_done_reg2,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => drp_done_reg2,
      I5 => \n_0_fsm_reg[0]\,
      O => \n_0_fsm[2]_i_1__0\
    );
\fsm[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22622222"
    )
    port map (
      I0 => \n_0_fsm_reg[3]\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[0]\,
      I3 => drp_done_reg2,
      I4 => \n_0_fsm_reg[1]\,
      O => \n_0_fsm[3]_i_1__0\
    );
\fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm[0]_i_1__0\,
      Q => \n_0_fsm_reg[0]\,
      R => clear
    );
\fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm_reg[1]_i_1\,
      Q => \n_0_fsm_reg[1]\,
      R => clear
    );
\fsm_reg[1]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_fsm[1]_i_2__0\,
      I1 => \n_0_fsm[1]_i_3__1\,
      O => \n_0_fsm_reg[1]_i_1\,
      S => \n_0_fsm_reg[3]\
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm[2]_i_1__0\,
      Q => \n_0_fsm_reg[2]\,
      R => clear
    );
\fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm[3]_i_1__0\,
      Q => \n_0_fsm_reg[3]\,
      R => clear
    );
pclk_sel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E2222"
    )
    port map (
      I0 => \^d\(0),
      I1 => n_0_pclk_sel_i_2,
      I2 => rate_in_reg2(1),
      I3 => \n_0_fsm_reg[3]\,
      I4 => rate_in_reg2(0),
      I5 => clear,
      O => n_0_pclk_sel_i_1
    );
pclk_sel_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E002"
    )
    port map (
      I0 => \n_0_fsm_reg[1]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[3]\,
      I3 => \n_0_fsm_reg[2]\,
      O => n_0_pclk_sel_i_2
    );
pclk_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_0_pclk_sel_i_1,
      Q => \^d\(0),
      R => \<const0>\
    );
phystatus_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300C00002008"
    )
    port map (
      I0 => phystatus_reg2,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => clear,
      I5 => n_0_phystatus_reg,
      O => n_0_phystatus_i_1
    );
phystatus_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_0_phystatus_i_1,
      Q => n_0_phystatus_reg,
      R => \<const0>\
    );
phystatus_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_PHYSTATUS,
      Q => phystatus_reg1,
      R => clear
    );
phystatus_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => phystatus_reg1,
      Q => phystatus_reg2,
      R => clear
    );
rate_done_reg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[1]\,
      I2 => \n_0_fsm_reg[3]\,
      I3 => \n_0_fsm_reg[0]\,
      O => USER_RATE_DONE
    );
\rate_idle_reg1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_fsm_reg[0]\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[3]\,
      O => RST_RATE_IDLE(0)
    );
\rate_in_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => pipe_tx_rate,
      Q => rate_in_reg1(0),
      R => clear
    );
\rate_in_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rate_in_reg1(1),
      R => clear
    );
\rate_in_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rate_in_reg1(0),
      Q => rate_in_reg2(0),
      R => clear
    );
\rate_in_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rate_in_reg1(1),
      Q => rate_in_reg2(1),
      R => clear
    );
\rate_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => \n_0_fsm_reg[3]\,
      I2 => rate_in_reg2(1),
      I3 => \n_0_rate_out[0]_i_2\,
      I4 => \^rxrate\(0),
      O => \n_0_rate_out[0]_i_1\
    );
\rate_out[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
    port map (
      I0 => \n_0_fsm_reg[3]\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[0]\,
      I3 => \n_0_fsm_reg[1]\,
      O => \n_0_rate_out[0]_i_2\
    );
\rate_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rate_out[0]_i_1\,
      Q => \^rxrate\(0),
      R => clear
    );
ratedone_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554000"
    )
    port map (
      I0 => n_0_ratedone_i_2,
      I1 => n_0_txratedone_reg,
      I2 => n_0_rxratedone_reg,
      I3 => n_0_phystatus_reg,
      I4 => n_0_ratedone_reg,
      O => n_0_ratedone_i_1
    );
ratedone_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEBF"
    )
    port map (
      I0 => clear,
      I1 => \n_0_fsm_reg[1]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[3]\,
      O => n_0_ratedone_i_2
    );
ratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_0_ratedone_i_1,
      Q => n_0_ratedone_reg,
      R => \<const0>\
    );
rxpmaresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_RXPMARESETDONE,
      Q => rxpmaresetdone_reg1,
      R => clear
    );
rxpmaresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxpmaresetdone_reg1,
      Q => rxpmaresetdone_reg2,
      R => clear
    );
rxratedone_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300C00002008"
    )
    port map (
      I0 => rxratedone_reg2,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => clear,
      I5 => n_0_rxratedone_reg,
      O => n_0_rxratedone_i_1
    );
rxratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_0_rxratedone_i_1,
      Q => n_0_rxratedone_reg,
      R => \<const0>\
    );
rxratedone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_RXRATEDONE,
      Q => rxratedone_reg1,
      R => clear
    );
rxratedone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxratedone_reg1,
      Q => rxratedone_reg2,
      R => clear
    );
\start_reg1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => RST_DRP_START,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[3]\,
      O => DRP_START
    );
\txdata_wait_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
    port map (
      I0 => \txdata_wait_cnt_reg__0\(3),
      I1 => \txdata_wait_cnt_reg__0\(2),
      I2 => \txdata_wait_cnt_reg__0\(1),
      I3 => \txdata_wait_cnt_reg__0\(0),
      I4 => \n_0_txdata_wait_cnt[3]_i_2\,
      O => \p_0_in__0\(0)
    );
\txdata_wait_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8282828"
    )
    port map (
      I0 => \n_0_txdata_wait_cnt[3]_i_2\,
      I1 => \txdata_wait_cnt_reg__0\(0),
      I2 => \txdata_wait_cnt_reg__0\(1),
      I3 => \txdata_wait_cnt_reg__0\(3),
      I4 => \txdata_wait_cnt_reg__0\(2),
      O => \p_0_in__0\(1)
    );
\txdata_wait_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BCCC0000"
    )
    port map (
      I0 => \txdata_wait_cnt_reg__0\(3),
      I1 => \txdata_wait_cnt_reg__0\(2),
      I2 => \txdata_wait_cnt_reg__0\(1),
      I3 => \txdata_wait_cnt_reg__0\(0),
      I4 => \n_0_txdata_wait_cnt[3]_i_2\,
      O => \p_0_in__0\(2)
    );
\txdata_wait_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
    port map (
      I0 => \n_0_txdata_wait_cnt[3]_i_2\,
      I1 => \txdata_wait_cnt_reg__0\(1),
      I2 => \txdata_wait_cnt_reg__0\(0),
      I3 => \txdata_wait_cnt_reg__0\(2),
      I4 => \txdata_wait_cnt_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\txdata_wait_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_fsm_reg[0]\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[3]\,
      O => \n_0_txdata_wait_cnt[3]_i_2\
    );
\txdata_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_0_in__0\(0),
      Q => \txdata_wait_cnt_reg__0\(0),
      R => clear
    );
\txdata_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_0_in__0\(1),
      Q => \txdata_wait_cnt_reg__0\(1),
      R => clear
    );
\txdata_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_0_in__0\(2),
      Q => \txdata_wait_cnt_reg__0\(2),
      R => clear
    );
\txdata_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_0_in__0\(3),
      Q => \txdata_wait_cnt_reg__0\(3),
      R => clear
    );
txratedone_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300C00002008"
    )
    port map (
      I0 => txratedone_reg2,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => clear,
      I5 => n_0_txratedone_reg,
      O => n_0_txratedone_i_1
    );
txratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_0_txratedone_i_1,
      Q => n_0_txratedone_reg,
      R => \<const0>\
    );
txratedone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_TXRATEDONE,
      Q => txratedone_reg1,
      R => clear
    );
txratedone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txratedone_reg1,
      Q => txratedone_reg2,
      R => clear
    );
txsync_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_TXSYNC_DONE,
      Q => txsync_done_reg1,
      R => clear
    );
txsync_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsync_done_reg1,
      Q => txsync_done_reg2,
      R => clear
    );
\txsync_start_reg1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
    port map (
      I0 => \n_0_fsm_reg[0]\,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => rst_txsync_start,
      O => SYNC_TXSYNC_START
    );
x16_reg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABEA"
    )
    port map (
      I0 => RST_DRP_X16,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[2]\,
      I4 => \n_0_fsm_reg[3]\,
      O => DRP_X16
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_gtp_pipe_rate_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    RST_RATE_IDLE : out STD_LOGIC_VECTOR ( 0 to 0 );
    DRP_X16019_out : out STD_LOGIC;
    DRP_START0 : out STD_LOGIC;
    SYNC_TXSYNC_START : out STD_LOGIC;
    O1 : out STD_LOGIC;
    RXRATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    RST_DRP_X16 : in STD_LOGIC;
    RST_DRP_START : in STD_LOGIC;
    rst_txsync_start : in STD_LOGIC;
    I1 : in STD_LOGIC;
    pipe_tx_rate : in STD_LOGIC;
    RATE_DRP_DONE : in STD_LOGIC;
    RATE_RXPMARESETDONE : in STD_LOGIC;
    RATE_PHYSTATUS : in STD_LOGIC;
    RATE_RXRATEDONE : in STD_LOGIC;
    RATE_TXRATEDONE : in STD_LOGIC;
    RATE_TXSYNC_DONE : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_gtp_pipe_rate_22 : entity is "v7_pcie_gtp_pipe_rate";
end v7_pciev7_pcie_gtp_pipe_rate_22;

architecture STRUCTURE of v7_pciev7_pcie_gtp_pipe_rate_22 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxrate\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal drp_done_reg1 : STD_LOGIC;
  signal drp_done_reg2 : STD_LOGIC;
  signal \n_0_fsm[0]_i_1__7\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_2__8\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_3__4\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_4__3\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_2__4\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_3__4\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_4__2\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_1__7\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_1__4\ : STD_LOGIC;
  signal \n_0_fsm_reg[0]\ : STD_LOGIC;
  signal \n_0_fsm_reg[1]\ : STD_LOGIC;
  signal \n_0_fsm_reg[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]\ : STD_LOGIC;
  signal \n_0_fsm_reg[3]\ : STD_LOGIC;
  signal \n_0_pclk_sel_i_1__2\ : STD_LOGIC;
  signal \n_0_pclk_sel_i_2__2\ : STD_LOGIC;
  signal \n_0_phystatus_i_1__2\ : STD_LOGIC;
  signal n_0_phystatus_reg : STD_LOGIC;
  signal \n_0_rate_out[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_rate_out[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_ratedone_i_1__2\ : STD_LOGIC;
  signal \n_0_ratedone_i_2__2\ : STD_LOGIC;
  signal n_0_ratedone_reg : STD_LOGIC;
  signal \n_0_rxratedone_i_1__2\ : STD_LOGIC;
  signal n_0_rxratedone_reg : STD_LOGIC;
  signal \n_0_txdata_wait_cnt[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_txratedone_i_1__2\ : STD_LOGIC;
  signal n_0_txratedone_reg : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal phystatus_reg1 : STD_LOGIC;
  signal phystatus_reg2 : STD_LOGIC;
  signal rate_in_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rate_in_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxpmaresetdone_reg1 : STD_LOGIC;
  signal rxpmaresetdone_reg2 : STD_LOGIC;
  signal rxratedone_reg1 : STD_LOGIC;
  signal rxratedone_reg2 : STD_LOGIC;
  signal \txdata_wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txratedone_reg1 : STD_LOGIC;
  signal txratedone_reg2 : STD_LOGIC;
  signal txsync_done_reg1 : STD_LOGIC;
  signal txsync_done_reg2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of drp_done_reg1_reg : label is true;
  attribute ASYNC_REG of drp_done_reg2_reg : label is true;
  attribute ASYNC_REG of phystatus_reg1_reg : label is true;
  attribute ASYNC_REG of phystatus_reg2_reg : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rate_done_reg1_i_1__2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \rate_idle_reg1[3]_i_1\ : label is "soft_lutpair57";
  attribute ASYNC_REG of \rate_in_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rate_in_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rate_in_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rate_in_reg2_reg[1]\ : label is true;
  attribute SOFT_HLUTNM of \rate_out[0]_i_2__2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ratedone_i_2__2\ : label is "soft_lutpair60";
  attribute ASYNC_REG of rxpmaresetdone_reg1_reg : label is true;
  attribute ASYNC_REG of rxpmaresetdone_reg2_reg : label is true;
  attribute ASYNC_REG of rxratedone_reg1_reg : label is true;
  attribute ASYNC_REG of rxratedone_reg2_reg : label is true;
  attribute SOFT_HLUTNM of \start_reg1_i_1__3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[0]_i_1__2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[1]_i_1__2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[2]_i_1__2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[3]_i_1__2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[3]_i_2__2\ : label is "soft_lutpair59";
  attribute counter : integer;
  attribute counter of \txdata_wait_cnt_reg[0]\ : label is 26;
  attribute counter of \txdata_wait_cnt_reg[1]\ : label is 26;
  attribute counter of \txdata_wait_cnt_reg[2]\ : label is 26;
  attribute counter of \txdata_wait_cnt_reg[3]\ : label is 26;
  attribute ASYNC_REG of txratedone_reg1_reg : label is true;
  attribute ASYNC_REG of txratedone_reg2_reg : label is true;
  attribute ASYNC_REG of txsync_done_reg1_reg : label is true;
  attribute ASYNC_REG of txsync_done_reg2_reg : label is true;
  attribute SOFT_HLUTNM of \txsync_start_reg1_i_1__2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \x16_reg1_i_1__2\ : label is "soft_lutpair57";
begin
  D(0) <= \^d\(0);
  RXRATE(0) <= \^rxrate\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
drp_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_DRP_DONE,
      Q => drp_done_reg1,
      R => clear
    );
drp_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => drp_done_reg1,
      Q => drp_done_reg2,
      R => clear
    );
\fsm[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAEAAAAAAAE"
    )
    port map (
      I0 => \n_0_fsm[0]_i_2__8\,
      I1 => \n_0_fsm[0]_i_3__4\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => \n_0_fsm_reg[3]\,
      I5 => \n_0_fsm[0]_i_4__3\,
      O => \n_0_fsm[0]_i_1__7\
    );
\fsm[0]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400140444005444"
    )
    port map (
      I0 => \n_0_fsm_reg[3]\,
      I1 => \n_0_fsm_reg[1]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => drp_done_reg2,
      I4 => \n_0_fsm_reg[0]\,
      I5 => rxpmaresetdone_reg2,
      O => \n_0_fsm[0]_i_2__8\
    );
\fsm[0]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBBBBBB8BB8"
    )
    port map (
      I0 => \n_0_fsm[1]_i_4__2\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => rate_in_reg1(0),
      I3 => rate_in_reg2(0),
      I4 => rate_in_reg1(1),
      I5 => rate_in_reg2(1),
      O => \n_0_fsm[0]_i_3__4\
    );
\fsm[0]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002EFF2E"
    )
    port map (
      I0 => drp_done_reg2,
      I1 => \n_0_fsm_reg[0]\,
      I2 => n_0_ratedone_reg,
      I3 => \n_0_fsm_reg[1]\,
      I4 => txsync_done_reg2,
      I5 => \n_0_fsm_reg[2]\,
      O => \n_0_fsm[0]_i_4__3\
    );
\fsm[1]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CFF0"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => drp_done_reg2,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm[1]_i_4__2\,
      O => \n_0_fsm[1]_i_2__4\
    );
\fsm[1]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000038F8"
    )
    port map (
      I0 => n_0_ratedone_reg,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => txsync_done_reg2,
      I4 => \n_0_fsm_reg[2]\,
      O => \n_0_fsm[1]_i_3__4\
    );
\fsm[1]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \txdata_wait_cnt_reg__0\(3),
      I1 => \txdata_wait_cnt_reg__0\(2),
      I2 => \txdata_wait_cnt_reg__0\(1),
      I3 => \txdata_wait_cnt_reg__0\(0),
      O => \n_0_fsm[1]_i_4__2\
    );
\fsm[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38300B3030303030"
    )
    port map (
      I0 => txsync_done_reg2,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => drp_done_reg2,
      I5 => \n_0_fsm_reg[0]\,
      O => \n_0_fsm[2]_i_1__7\
    );
\fsm[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22622222"
    )
    port map (
      I0 => \n_0_fsm_reg[3]\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[0]\,
      I3 => drp_done_reg2,
      I4 => \n_0_fsm_reg[1]\,
      O => \n_0_fsm[3]_i_1__4\
    );
\fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm[0]_i_1__7\,
      Q => \n_0_fsm_reg[0]\,
      R => clear
    );
\fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm_reg[1]_i_1__2\,
      Q => \n_0_fsm_reg[1]\,
      R => clear
    );
\fsm_reg[1]_i_1__2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_fsm[1]_i_2__4\,
      I1 => \n_0_fsm[1]_i_3__4\,
      O => \n_0_fsm_reg[1]_i_1__2\,
      S => \n_0_fsm_reg[3]\
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm[2]_i_1__7\,
      Q => \n_0_fsm_reg[2]\,
      R => clear
    );
\fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm[3]_i_1__4\,
      Q => \n_0_fsm_reg[3]\,
      R => clear
    );
\pclk_sel_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E2222"
    )
    port map (
      I0 => \^d\(0),
      I1 => \n_0_pclk_sel_i_2__2\,
      I2 => rate_in_reg2(1),
      I3 => \n_0_fsm_reg[3]\,
      I4 => rate_in_reg2(0),
      I5 => clear,
      O => \n_0_pclk_sel_i_1__2\
    );
\pclk_sel_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E002"
    )
    port map (
      I0 => \n_0_fsm_reg[1]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[3]\,
      I3 => \n_0_fsm_reg[2]\,
      O => \n_0_pclk_sel_i_2__2\
    );
pclk_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_pclk_sel_i_1__2\,
      Q => \^d\(0),
      R => \<const0>\
    );
\phystatus_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300C00002008"
    )
    port map (
      I0 => phystatus_reg2,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => clear,
      I5 => n_0_phystatus_reg,
      O => \n_0_phystatus_i_1__2\
    );
phystatus_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_phystatus_i_1__2\,
      Q => n_0_phystatus_reg,
      R => \<const0>\
    );
phystatus_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_PHYSTATUS,
      Q => phystatus_reg1,
      R => clear
    );
phystatus_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => phystatus_reg1,
      Q => phystatus_reg2,
      R => clear
    );
\rate_done_reg1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[1]\,
      I2 => \n_0_fsm_reg[3]\,
      I3 => \n_0_fsm_reg[0]\,
      O => O1
    );
\rate_idle_reg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_fsm_reg[0]\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[3]\,
      O => RST_RATE_IDLE(0)
    );
\rate_in_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => pipe_tx_rate,
      Q => rate_in_reg1(0),
      R => clear
    );
\rate_in_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rate_in_reg1(1),
      R => clear
    );
\rate_in_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rate_in_reg1(0),
      Q => rate_in_reg2(0),
      R => clear
    );
\rate_in_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rate_in_reg1(1),
      Q => rate_in_reg2(1),
      R => clear
    );
\rate_out[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => \n_0_fsm_reg[3]\,
      I2 => rate_in_reg2(1),
      I3 => \n_0_rate_out[0]_i_2__2\,
      I4 => \^rxrate\(0),
      O => \n_0_rate_out[0]_i_1__2\
    );
\rate_out[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
    port map (
      I0 => \n_0_fsm_reg[3]\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[0]\,
      I3 => \n_0_fsm_reg[1]\,
      O => \n_0_rate_out[0]_i_2__2\
    );
\rate_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rate_out[0]_i_1__2\,
      Q => \^rxrate\(0),
      R => clear
    );
\ratedone_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554000"
    )
    port map (
      I0 => \n_0_ratedone_i_2__2\,
      I1 => n_0_txratedone_reg,
      I2 => n_0_rxratedone_reg,
      I3 => n_0_phystatus_reg,
      I4 => n_0_ratedone_reg,
      O => \n_0_ratedone_i_1__2\
    );
\ratedone_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEBF"
    )
    port map (
      I0 => clear,
      I1 => \n_0_fsm_reg[1]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[3]\,
      O => \n_0_ratedone_i_2__2\
    );
ratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_ratedone_i_1__2\,
      Q => n_0_ratedone_reg,
      R => \<const0>\
    );
rxpmaresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_RXPMARESETDONE,
      Q => rxpmaresetdone_reg1,
      R => clear
    );
rxpmaresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxpmaresetdone_reg1,
      Q => rxpmaresetdone_reg2,
      R => clear
    );
\rxratedone_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300C00002008"
    )
    port map (
      I0 => rxratedone_reg2,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => clear,
      I5 => n_0_rxratedone_reg,
      O => \n_0_rxratedone_i_1__2\
    );
rxratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxratedone_i_1__2\,
      Q => n_0_rxratedone_reg,
      R => \<const0>\
    );
rxratedone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_RXRATEDONE,
      Q => rxratedone_reg1,
      R => clear
    );
rxratedone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxratedone_reg1,
      Q => rxratedone_reg2,
      R => clear
    );
\start_reg1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => RST_DRP_START,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[3]\,
      O => DRP_START0
    );
\txdata_wait_cnt[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
    port map (
      I0 => \txdata_wait_cnt_reg__0\(3),
      I1 => \txdata_wait_cnt_reg__0\(2),
      I2 => \txdata_wait_cnt_reg__0\(1),
      I3 => \txdata_wait_cnt_reg__0\(0),
      I4 => \n_0_txdata_wait_cnt[3]_i_2__2\,
      O => \p_0_in__0\(0)
    );
\txdata_wait_cnt[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8282828"
    )
    port map (
      I0 => \n_0_txdata_wait_cnt[3]_i_2__2\,
      I1 => \txdata_wait_cnt_reg__0\(0),
      I2 => \txdata_wait_cnt_reg__0\(1),
      I3 => \txdata_wait_cnt_reg__0\(3),
      I4 => \txdata_wait_cnt_reg__0\(2),
      O => \p_0_in__0\(1)
    );
\txdata_wait_cnt[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BCCC0000"
    )
    port map (
      I0 => \txdata_wait_cnt_reg__0\(3),
      I1 => \txdata_wait_cnt_reg__0\(2),
      I2 => \txdata_wait_cnt_reg__0\(1),
      I3 => \txdata_wait_cnt_reg__0\(0),
      I4 => \n_0_txdata_wait_cnt[3]_i_2__2\,
      O => \p_0_in__0\(2)
    );
\txdata_wait_cnt[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
    port map (
      I0 => \n_0_txdata_wait_cnt[3]_i_2__2\,
      I1 => \txdata_wait_cnt_reg__0\(1),
      I2 => \txdata_wait_cnt_reg__0\(0),
      I3 => \txdata_wait_cnt_reg__0\(2),
      I4 => \txdata_wait_cnt_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\txdata_wait_cnt[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_fsm_reg[0]\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[3]\,
      O => \n_0_txdata_wait_cnt[3]_i_2__2\
    );
\txdata_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_0_in__0\(0),
      Q => \txdata_wait_cnt_reg__0\(0),
      R => clear
    );
\txdata_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_0_in__0\(1),
      Q => \txdata_wait_cnt_reg__0\(1),
      R => clear
    );
\txdata_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_0_in__0\(2),
      Q => \txdata_wait_cnt_reg__0\(2),
      R => clear
    );
\txdata_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_0_in__0\(3),
      Q => \txdata_wait_cnt_reg__0\(3),
      R => clear
    );
\txratedone_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300C00002008"
    )
    port map (
      I0 => txratedone_reg2,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => clear,
      I5 => n_0_txratedone_reg,
      O => \n_0_txratedone_i_1__2\
    );
txratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txratedone_i_1__2\,
      Q => n_0_txratedone_reg,
      R => \<const0>\
    );
txratedone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_TXRATEDONE,
      Q => txratedone_reg1,
      R => clear
    );
txratedone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txratedone_reg1,
      Q => txratedone_reg2,
      R => clear
    );
txsync_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_TXSYNC_DONE,
      Q => txsync_done_reg1,
      R => clear
    );
txsync_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsync_done_reg1,
      Q => txsync_done_reg2,
      R => clear
    );
\txsync_start_reg1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
    port map (
      I0 => \n_0_fsm_reg[0]\,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => rst_txsync_start,
      O => SYNC_TXSYNC_START
    );
\x16_reg1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABEA"
    )
    port map (
      I0 => RST_DRP_X16,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[2]\,
      I4 => \n_0_fsm_reg[3]\,
      O => DRP_X16019_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_gtp_pipe_rate_25 is
  port (
    USER_PCLK_SEL : out STD_LOGIC;
    RST_RATE_IDLE : out STD_LOGIC_VECTOR ( 0 to 0 );
    DRP_X16011_out : out STD_LOGIC;
    DRP_START09_out : out STD_LOGIC;
    SYNC_TXSYNC_START : out STD_LOGIC;
    USER_RATE_DONE : out STD_LOGIC;
    RXRATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    RST_DRP_X16 : in STD_LOGIC;
    RST_DRP_START : in STD_LOGIC;
    rst_txsync_start : in STD_LOGIC;
    I1 : in STD_LOGIC;
    pipe_tx_rate : in STD_LOGIC;
    RATE_DRP_DONE : in STD_LOGIC;
    RATE_RXPMARESETDONE : in STD_LOGIC;
    RATE_PHYSTATUS : in STD_LOGIC;
    RATE_RXRATEDONE : in STD_LOGIC;
    RATE_TXRATEDONE : in STD_LOGIC;
    RATE_TXSYNC_DONE : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_gtp_pipe_rate_25 : entity is "v7_pcie_gtp_pipe_rate";
end v7_pciev7_pcie_gtp_pipe_rate_25;

architecture STRUCTURE of v7_pciev7_pcie_gtp_pipe_rate_25 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^rxrate\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^user_pclk_sel\ : STD_LOGIC;
  signal drp_done_reg1 : STD_LOGIC;
  signal drp_done_reg2 : STD_LOGIC;
  signal \n_0_fsm[0]_i_1__3\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_2__6\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_3__2\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_4__1\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_3__2\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_4__0\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_1__3\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_fsm_reg[0]\ : STD_LOGIC;
  signal \n_0_fsm_reg[1]\ : STD_LOGIC;
  signal \n_0_fsm_reg[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]\ : STD_LOGIC;
  signal \n_0_fsm_reg[3]\ : STD_LOGIC;
  signal \n_0_pclk_sel_i_1__0\ : STD_LOGIC;
  signal \n_0_pclk_sel_i_2__0\ : STD_LOGIC;
  signal \n_0_phystatus_i_1__0\ : STD_LOGIC;
  signal n_0_phystatus_reg : STD_LOGIC;
  signal \n_0_rate_out[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rate_out[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_ratedone_i_1__0\ : STD_LOGIC;
  signal \n_0_ratedone_i_2__0\ : STD_LOGIC;
  signal n_0_ratedone_reg : STD_LOGIC;
  signal \n_0_rxratedone_i_1__0\ : STD_LOGIC;
  signal n_0_rxratedone_reg : STD_LOGIC;
  signal \n_0_txdata_wait_cnt[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_txratedone_i_1__0\ : STD_LOGIC;
  signal n_0_txratedone_reg : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal phystatus_reg1 : STD_LOGIC;
  signal phystatus_reg2 : STD_LOGIC;
  signal rate_in_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rate_in_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxpmaresetdone_reg1 : STD_LOGIC;
  signal rxpmaresetdone_reg2 : STD_LOGIC;
  signal rxratedone_reg1 : STD_LOGIC;
  signal rxratedone_reg2 : STD_LOGIC;
  signal \txdata_wait_cnt_reg__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txratedone_reg1 : STD_LOGIC;
  signal txratedone_reg2 : STD_LOGIC;
  signal txsync_done_reg1 : STD_LOGIC;
  signal txsync_done_reg2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of drp_done_reg1_reg : label is true;
  attribute ASYNC_REG of drp_done_reg2_reg : label is true;
  attribute ASYNC_REG of phystatus_reg1_reg : label is true;
  attribute ASYNC_REG of phystatus_reg2_reg : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rate_done_reg1_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rate_idle_reg1[1]_i_1\ : label is "soft_lutpair83";
  attribute ASYNC_REG of \rate_in_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rate_in_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rate_in_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rate_in_reg2_reg[1]\ : label is true;
  attribute SOFT_HLUTNM of \rate_out[0]_i_2__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ratedone_i_2__0\ : label is "soft_lutpair86";
  attribute ASYNC_REG of rxpmaresetdone_reg1_reg : label is true;
  attribute ASYNC_REG of rxpmaresetdone_reg2_reg : label is true;
  attribute ASYNC_REG of rxratedone_reg1_reg : label is true;
  attribute ASYNC_REG of rxratedone_reg2_reg : label is true;
  attribute SOFT_HLUTNM of \start_reg1_i_1__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[0]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[1]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[2]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[3]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \txdata_wait_cnt[3]_i_2__0\ : label is "soft_lutpair85";
  attribute counter : integer;
  attribute counter of \txdata_wait_cnt_reg[0]\ : label is 26;
  attribute counter of \txdata_wait_cnt_reg[1]\ : label is 26;
  attribute counter of \txdata_wait_cnt_reg[2]\ : label is 26;
  attribute counter of \txdata_wait_cnt_reg[3]\ : label is 26;
  attribute ASYNC_REG of txratedone_reg1_reg : label is true;
  attribute ASYNC_REG of txratedone_reg2_reg : label is true;
  attribute ASYNC_REG of txsync_done_reg1_reg : label is true;
  attribute ASYNC_REG of txsync_done_reg2_reg : label is true;
  attribute SOFT_HLUTNM of \txsync_start_reg1_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \x16_reg1_i_1__0\ : label is "soft_lutpair83";
begin
  RXRATE(0) <= \^rxrate\(0);
  USER_PCLK_SEL <= \^user_pclk_sel\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
drp_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_DRP_DONE,
      Q => drp_done_reg1,
      R => clear
    );
drp_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => drp_done_reg1,
      Q => drp_done_reg2,
      R => clear
    );
\fsm[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAEAAAAAAAE"
    )
    port map (
      I0 => \n_0_fsm[0]_i_2__6\,
      I1 => \n_0_fsm[0]_i_3__2\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => \n_0_fsm_reg[3]\,
      I5 => \n_0_fsm[0]_i_4__1\,
      O => \n_0_fsm[0]_i_1__3\
    );
\fsm[0]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400140444005444"
    )
    port map (
      I0 => \n_0_fsm_reg[3]\,
      I1 => \n_0_fsm_reg[1]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => drp_done_reg2,
      I4 => \n_0_fsm_reg[0]\,
      I5 => rxpmaresetdone_reg2,
      O => \n_0_fsm[0]_i_2__6\
    );
\fsm[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBBBBBB8BB8"
    )
    port map (
      I0 => \n_0_fsm[1]_i_4__0\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => rate_in_reg1(0),
      I3 => rate_in_reg2(0),
      I4 => rate_in_reg1(1),
      I5 => rate_in_reg2(1),
      O => \n_0_fsm[0]_i_3__2\
    );
\fsm[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002EFF2E"
    )
    port map (
      I0 => drp_done_reg2,
      I1 => \n_0_fsm_reg[0]\,
      I2 => n_0_ratedone_reg,
      I3 => \n_0_fsm_reg[1]\,
      I4 => txsync_done_reg2,
      I5 => \n_0_fsm_reg[2]\,
      O => \n_0_fsm[0]_i_4__1\
    );
\fsm[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CFF0"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => drp_done_reg2,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm[1]_i_4__0\,
      O => \n_0_fsm[1]_i_2__2\
    );
\fsm[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000038F8"
    )
    port map (
      I0 => n_0_ratedone_reg,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => txsync_done_reg2,
      I4 => \n_0_fsm_reg[2]\,
      O => \n_0_fsm[1]_i_3__2\
    );
\fsm[1]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \txdata_wait_cnt_reg__0__0\(3),
      I1 => \txdata_wait_cnt_reg__0__0\(2),
      I2 => \txdata_wait_cnt_reg__0__0\(1),
      I3 => \txdata_wait_cnt_reg__0__0\(0),
      O => \n_0_fsm[1]_i_4__0\
    );
\fsm[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38300B3030303030"
    )
    port map (
      I0 => txsync_done_reg2,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => drp_done_reg2,
      I5 => \n_0_fsm_reg[0]\,
      O => \n_0_fsm[2]_i_1__3\
    );
\fsm[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22622222"
    )
    port map (
      I0 => \n_0_fsm_reg[3]\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[0]\,
      I3 => drp_done_reg2,
      I4 => \n_0_fsm_reg[1]\,
      O => \n_0_fsm[3]_i_1__2\
    );
\fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm[0]_i_1__3\,
      Q => \n_0_fsm_reg[0]\,
      R => clear
    );
\fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm_reg[1]_i_1__0\,
      Q => \n_0_fsm_reg[1]\,
      R => clear
    );
\fsm_reg[1]_i_1__0\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_fsm[1]_i_2__2\,
      I1 => \n_0_fsm[1]_i_3__2\,
      O => \n_0_fsm_reg[1]_i_1__0\,
      S => \n_0_fsm_reg[3]\
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm[2]_i_1__3\,
      Q => \n_0_fsm_reg[2]\,
      R => clear
    );
\fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_fsm[3]_i_1__2\,
      Q => \n_0_fsm_reg[3]\,
      R => clear
    );
\pclk_sel_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E2222"
    )
    port map (
      I0 => \^user_pclk_sel\,
      I1 => \n_0_pclk_sel_i_2__0\,
      I2 => rate_in_reg2(1),
      I3 => \n_0_fsm_reg[3]\,
      I4 => rate_in_reg2(0),
      I5 => clear,
      O => \n_0_pclk_sel_i_1__0\
    );
\pclk_sel_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E002"
    )
    port map (
      I0 => \n_0_fsm_reg[1]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[3]\,
      I3 => \n_0_fsm_reg[2]\,
      O => \n_0_pclk_sel_i_2__0\
    );
pclk_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_pclk_sel_i_1__0\,
      Q => \^user_pclk_sel\,
      R => \<const0>\
    );
\phystatus_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300C00002008"
    )
    port map (
      I0 => phystatus_reg2,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => clear,
      I5 => n_0_phystatus_reg,
      O => \n_0_phystatus_i_1__0\
    );
phystatus_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_phystatus_i_1__0\,
      Q => n_0_phystatus_reg,
      R => \<const0>\
    );
phystatus_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_PHYSTATUS,
      Q => phystatus_reg1,
      R => clear
    );
phystatus_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => phystatus_reg1,
      Q => phystatus_reg2,
      R => clear
    );
\rate_done_reg1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[1]\,
      I2 => \n_0_fsm_reg[3]\,
      I3 => \n_0_fsm_reg[0]\,
      O => USER_RATE_DONE
    );
\rate_idle_reg1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_fsm_reg[0]\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[3]\,
      O => RST_RATE_IDLE(0)
    );
\rate_in_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => pipe_tx_rate,
      Q => rate_in_reg1(0),
      R => clear
    );
\rate_in_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rate_in_reg1(1),
      R => clear
    );
\rate_in_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rate_in_reg1(0),
      Q => rate_in_reg2(0),
      R => clear
    );
\rate_in_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rate_in_reg1(1),
      Q => rate_in_reg2(1),
      R => clear
    );
\rate_out[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
    port map (
      I0 => rate_in_reg2(0),
      I1 => \n_0_fsm_reg[3]\,
      I2 => rate_in_reg2(1),
      I3 => \n_0_rate_out[0]_i_2__0\,
      I4 => \^rxrate\(0),
      O => \n_0_rate_out[0]_i_1__0\
    );
\rate_out[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
    port map (
      I0 => \n_0_fsm_reg[3]\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[0]\,
      I3 => \n_0_fsm_reg[1]\,
      O => \n_0_rate_out[0]_i_2__0\
    );
\rate_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rate_out[0]_i_1__0\,
      Q => \^rxrate\(0),
      R => clear
    );
\ratedone_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554000"
    )
    port map (
      I0 => \n_0_ratedone_i_2__0\,
      I1 => n_0_txratedone_reg,
      I2 => n_0_rxratedone_reg,
      I3 => n_0_phystatus_reg,
      I4 => n_0_ratedone_reg,
      O => \n_0_ratedone_i_1__0\
    );
\ratedone_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEBF"
    )
    port map (
      I0 => clear,
      I1 => \n_0_fsm_reg[1]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[3]\,
      O => \n_0_ratedone_i_2__0\
    );
ratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_ratedone_i_1__0\,
      Q => n_0_ratedone_reg,
      R => \<const0>\
    );
rxpmaresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_RXPMARESETDONE,
      Q => rxpmaresetdone_reg1,
      R => clear
    );
rxpmaresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxpmaresetdone_reg1,
      Q => rxpmaresetdone_reg2,
      R => clear
    );
\rxratedone_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300C00002008"
    )
    port map (
      I0 => rxratedone_reg2,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => clear,
      I5 => n_0_rxratedone_reg,
      O => \n_0_rxratedone_i_1__0\
    );
rxratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxratedone_i_1__0\,
      Q => n_0_rxratedone_reg,
      R => \<const0>\
    );
rxratedone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_RXRATEDONE,
      Q => rxratedone_reg1,
      R => clear
    );
rxratedone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxratedone_reg1,
      Q => rxratedone_reg2,
      R => clear
    );
\start_reg1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => RST_DRP_START,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[3]\,
      O => DRP_START09_out
    );
\txdata_wait_cnt[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
    port map (
      I0 => \txdata_wait_cnt_reg__0__0\(3),
      I1 => \txdata_wait_cnt_reg__0__0\(2),
      I2 => \txdata_wait_cnt_reg__0__0\(1),
      I3 => \txdata_wait_cnt_reg__0__0\(0),
      I4 => \n_0_txdata_wait_cnt[3]_i_2__0\,
      O => \p_0_in__0\(0)
    );
\txdata_wait_cnt[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8282828"
    )
    port map (
      I0 => \n_0_txdata_wait_cnt[3]_i_2__0\,
      I1 => \txdata_wait_cnt_reg__0__0\(0),
      I2 => \txdata_wait_cnt_reg__0__0\(1),
      I3 => \txdata_wait_cnt_reg__0__0\(3),
      I4 => \txdata_wait_cnt_reg__0__0\(2),
      O => \p_0_in__0\(1)
    );
\txdata_wait_cnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BCCC0000"
    )
    port map (
      I0 => \txdata_wait_cnt_reg__0__0\(3),
      I1 => \txdata_wait_cnt_reg__0__0\(2),
      I2 => \txdata_wait_cnt_reg__0__0\(1),
      I3 => \txdata_wait_cnt_reg__0__0\(0),
      I4 => \n_0_txdata_wait_cnt[3]_i_2__0\,
      O => \p_0_in__0\(2)
    );
\txdata_wait_cnt[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
    port map (
      I0 => \n_0_txdata_wait_cnt[3]_i_2__0\,
      I1 => \txdata_wait_cnt_reg__0__0\(1),
      I2 => \txdata_wait_cnt_reg__0__0\(0),
      I3 => \txdata_wait_cnt_reg__0__0\(2),
      I4 => \txdata_wait_cnt_reg__0__0\(3),
      O => \p_0_in__0\(3)
    );
\txdata_wait_cnt[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_fsm_reg[0]\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[3]\,
      O => \n_0_txdata_wait_cnt[3]_i_2__0\
    );
\txdata_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_0_in__0\(0),
      Q => \txdata_wait_cnt_reg__0__0\(0),
      R => clear
    );
\txdata_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_0_in__0\(1),
      Q => \txdata_wait_cnt_reg__0__0\(1),
      R => clear
    );
\txdata_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_0_in__0\(2),
      Q => \txdata_wait_cnt_reg__0__0\(2),
      R => clear
    );
\txdata_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_0_in__0\(3),
      Q => \txdata_wait_cnt_reg__0__0\(3),
      R => clear
    );
\txratedone_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300C00002008"
    )
    port map (
      I0 => txratedone_reg2,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => clear,
      I5 => n_0_txratedone_reg,
      O => \n_0_txratedone_i_1__0\
    );
txratedone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txratedone_i_1__0\,
      Q => n_0_txratedone_reg,
      R => \<const0>\
    );
txratedone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_TXRATEDONE,
      Q => txratedone_reg1,
      R => clear
    );
txratedone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txratedone_reg1,
      Q => txratedone_reg2,
      R => clear
    );
txsync_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RATE_TXSYNC_DONE,
      Q => txsync_done_reg1,
      R => clear
    );
txsync_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsync_done_reg1,
      Q => txsync_done_reg2,
      R => clear
    );
\txsync_start_reg1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
    port map (
      I0 => \n_0_fsm_reg[0]\,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => rst_txsync_start,
      O => SYNC_TXSYNC_START
    );
\x16_reg1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABEA"
    )
    port map (
      I0 => RST_DRP_X16,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[2]\,
      I4 => \n_0_fsm_reg[3]\,
      O => DRP_X16011_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_gtp_pipe_reset is
  port (
    clear : out STD_LOGIC;
    rst_gtreset : out STD_LOGIC;
    O1 : out STD_LOGIC;
    I6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    RST_DRP_START : out STD_LOGIC;
    RST_DRP_X16 : out STD_LOGIC;
    RST_DCLK_RESET : out STD_LOGIC;
    rst_txsync_start : out STD_LOGIC;
    rst_userrdy : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    QPLL_QPLLLOCK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I13 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end v7_pciev7_pcie_gtp_pipe_reset;

architecture STRUCTURE of v7_pciev7_pcie_gtp_pipe_reset is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal RST_DRP_START0 : STD_LOGIC;
  signal RST_DRP_X160 : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cfg_wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^clear\ : STD_LOGIC;
  signal dclk_rst_reg1 : STD_LOGIC;
  signal drp_done_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal drp_done_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fsm2 : STD_LOGIC;
  signal mmcm_lock_reg1 : STD_LOGIC;
  signal mmcm_lock_reg2 : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[0]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[10]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[10]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[11]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[12]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[12]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[13]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[13]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_15\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_16\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_17\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_18\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_19\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_20\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_21\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_22\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_23\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_24\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_25\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_26\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_27\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_28\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_29\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_30\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[14]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[1]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[1]_i_2__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[2]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[2]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[7]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[7]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[8]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[8]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[9]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[9]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[12]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[13]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[14]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[9]\ : STD_LOGIC;
  signal n_0_RST_DRP_START_i_2 : STD_LOGIC;
  signal n_0_RST_DRP_START_i_3 : STD_LOGIC;
  signal n_0_RST_DRP_START_i_4 : STD_LOGIC;
  signal n_0_RST_DRP_START_i_5 : STD_LOGIC;
  signal n_0_RST_DRP_START_i_6 : STD_LOGIC;
  signal n_0_RST_DRP_START_i_7 : STD_LOGIC;
  signal n_0_RST_DRP_START_i_8 : STD_LOGIC;
  signal n_0_RST_DRP_START_i_9 : STD_LOGIC;
  signal \n_0_cfg_wait_cnt[3]_i_2\ : STD_LOGIC;
  signal \n_0_cfg_wait_cnt[5]_i_2\ : STD_LOGIC;
  signal \n_0_cfg_wait_cnt[5]_i_3\ : STD_LOGIC;
  signal \n_0_cfg_wait_cnt[5]_i_4\ : STD_LOGIC;
  signal \n_0_cfg_wait_cnt[5]_i_5\ : STD_LOGIC;
  signal n_0_dclk_rst_reg1_i_2 : STD_LOGIC;
  signal n_0_dclk_rst_reg1_i_3 : STD_LOGIC;
  signal n_0_dclk_rst_reg1_reg : STD_LOGIC;
  signal n_0_gtreset_i_1 : STD_LOGIC;
  signal n_0_pllreset_i_1 : STD_LOGIC;
  signal n_0_rxusrclk_rst_reg2_i_1 : STD_LOGIC;
  signal n_0_userrdy_i_1 : STD_LOGIC;
  signal n_0_userrdy_i_2 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal phystatus_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal phystatus_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plllock_reg1 : STD_LOGIC;
  signal plllock_reg2 : STD_LOGIC;
  signal rate_idle_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rate_idle_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal resetdone_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal resetdone_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rst_gtreset\ : STD_LOGIC;
  signal \^rst_userrdy\ : STD_LOGIC;
  signal rxcdrlock_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxcdrlock_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxpmaresetdone_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxpmaresetdone_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxusrclk_rst_reg1 : STD_LOGIC;
  signal txsync_done_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txsync_done_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[14]_i_11\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[14]_i_8\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of RST_DRP_START_i_1 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \cfg_wait_cnt[0]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \cfg_wait_cnt[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \cfg_wait_cnt[3]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \cfg_wait_cnt[5]_i_3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \cfg_wait_cnt[5]_i_5\ : label is "soft_lutpair108";
  attribute counter : integer;
  attribute counter of \cfg_wait_cnt_reg[0]\ : label is 6;
  attribute counter of \cfg_wait_cnt_reg[1]\ : label is 6;
  attribute counter of \cfg_wait_cnt_reg[2]\ : label is 6;
  attribute counter of \cfg_wait_cnt_reg[3]\ : label is 6;
  attribute counter of \cfg_wait_cnt_reg[4]\ : label is 6;
  attribute counter of \cfg_wait_cnt_reg[5]\ : label is 6;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \drp_done_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \drp_done_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \drp_done_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \drp_done_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \drp_done_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \drp_done_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \drp_done_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \drp_done_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of mmcm_lock_reg1_reg : label is true;
  attribute ASYNC_REG of mmcm_lock_reg2_reg : label is true;
  attribute ASYNC_REG of \phystatus_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \phystatus_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \phystatus_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \phystatus_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \phystatus_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \phystatus_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \phystatus_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \phystatus_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of plllock_reg1_reg : label is true;
  attribute ASYNC_REG of plllock_reg2_reg : label is true;
  attribute ASYNC_REG of \rate_idle_reg1_reg[0]\ : label is true;
  attribute keep : string;
  attribute keep of \rate_idle_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_idle_reg1_reg[1]\ : label is true;
  attribute keep of \rate_idle_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rate_idle_reg1_reg[2]\ : label is true;
  attribute keep of \rate_idle_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rate_idle_reg1_reg[3]\ : label is true;
  attribute keep of \rate_idle_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rate_idle_reg2_reg[0]\ : label is true;
  attribute keep of \rate_idle_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rate_idle_reg2_reg[1]\ : label is true;
  attribute keep of \rate_idle_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rate_idle_reg2_reg[2]\ : label is true;
  attribute keep of \rate_idle_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rate_idle_reg2_reg[3]\ : label is true;
  attribute keep of \rate_idle_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \resetdone_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \resetdone_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \resetdone_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \resetdone_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \resetdone_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \resetdone_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \resetdone_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \resetdone_reg2_reg[3]\ : label is true;
  attribute SOFT_HLUTNM of rst_idle_reg1_i_1 : label is "soft_lutpair106";
  attribute ASYNC_REG of \rxcdrlock_reg1_reg[0]\ : label is true;
  attribute keep of \rxcdrlock_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxcdrlock_reg1_reg[1]\ : label is true;
  attribute keep of \rxcdrlock_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxcdrlock_reg1_reg[2]\ : label is true;
  attribute keep of \rxcdrlock_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxcdrlock_reg1_reg[3]\ : label is true;
  attribute keep of \rxcdrlock_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxcdrlock_reg2_reg[0]\ : label is true;
  attribute keep of \rxcdrlock_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \rxcdrlock_reg2_reg[1]\ : label is true;
  attribute keep of \rxcdrlock_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \rxcdrlock_reg2_reg[2]\ : label is true;
  attribute keep of \rxcdrlock_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \rxcdrlock_reg2_reg[3]\ : label is true;
  attribute keep of \rxcdrlock_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \rxpmaresetdone_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxpmaresetdone_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxpmaresetdone_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxpmaresetdone_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \rxpmaresetdone_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxpmaresetdone_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxpmaresetdone_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxpmaresetdone_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \txsync_done_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \txsync_done_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \txsync_done_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \txsync_done_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \txsync_done_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \txsync_done_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \txsync_done_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \txsync_done_reg2_reg[3]\ : label is true;
  attribute SOFT_HLUTNM of txsync_start_reg1_i_2 : label is "soft_lutpair107";
begin
  SR(0) <= \^sr\(0);
  clear <= \^clear\;
  rst_gtreset <= \^rst_gtreset\;
  rst_userrdy <= \^rst_userrdy\;
\FSM_onehot_fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[14]_i_7\,
      I1 => \n_0_FSM_onehot_fsm[0]_i_2\,
      I2 => \n_0_FSM_onehot_fsm[14]_i_5\,
      I3 => \n_0_FSM_onehot_fsm[14]_i_6\,
      I4 => \n_0_FSM_onehot_fsm[14]_i_4\,
      O => \n_0_FSM_onehot_fsm[0]_i_1\
    );
\FSM_onehot_fsm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \cfg_wait_cnt_reg__0\(0),
      I1 => \cfg_wait_cnt_reg__0\(1),
      I2 => \cfg_wait_cnt_reg__0\(2),
      I3 => \cfg_wait_cnt_reg__0\(3),
      I4 => \cfg_wait_cnt_reg__0\(5),
      I5 => \cfg_wait_cnt_reg__0\(4),
      O => \n_0_FSM_onehot_fsm[0]_i_2\
    );
\FSM_onehot_fsm[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222020000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[14]_i_4\,
      I1 => \n_0_FSM_onehot_fsm[14]_i_7\,
      I2 => mmcm_lock_reg2,
      I3 => \n_0_FSM_onehot_fsm[14]_i_5\,
      I4 => \n_0_FSM_onehot_fsm[10]_i_2\,
      I5 => \n_0_FSM_onehot_fsm[14]_i_6\,
      O => \n_0_FSM_onehot_fsm[10]_i_1\
    );
\FSM_onehot_fsm[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => drp_done_reg2(1),
      I1 => drp_done_reg2(0),
      I2 => drp_done_reg2(2),
      I3 => drp_done_reg2(3),
      O => \n_0_FSM_onehot_fsm[10]_i_2\
    );
\FSM_onehot_fsm[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0020000000200"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[14]_i_4\,
      I1 => fsm2,
      I2 => \n_0_FSM_onehot_fsm[14]_i_5\,
      I3 => \n_0_FSM_onehot_fsm[14]_i_7\,
      I4 => \n_0_FSM_onehot_fsm[14]_i_6\,
      I5 => mmcm_lock_reg2,
      O => \n_0_FSM_onehot_fsm[11]_i_1\
    );
\FSM_onehot_fsm[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020202000200000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[14]_i_4\,
      I1 => \n_0_FSM_onehot_fsm[14]_i_6\,
      I2 => \n_0_FSM_onehot_fsm[14]_i_7\,
      I3 => \n_0_FSM_onehot_fsm[13]_i_2\,
      I4 => \n_0_FSM_onehot_fsm[14]_i_5\,
      I5 => fsm2,
      O => \n_0_FSM_onehot_fsm[12]_i_1\
    );
\FSM_onehot_fsm[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => resetdone_reg2(1),
      I1 => resetdone_reg2(0),
      I2 => \n_0_FSM_onehot_fsm[12]_i_3\,
      O => fsm2
    );
\FSM_onehot_fsm[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => resetdone_reg2(2),
      I1 => resetdone_reg2(3),
      I2 => phystatus_reg2(3),
      I3 => phystatus_reg2(2),
      I4 => phystatus_reg2(0),
      I5 => phystatus_reg2(1),
      O => \n_0_FSM_onehot_fsm[12]_i_3\
    );
\FSM_onehot_fsm[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000AA008000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[14]_i_4\,
      I1 => \n_0_FSM_onehot_fsm[13]_i_2\,
      I2 => \n_0_FSM_onehot_fsm[14]_i_5\,
      I3 => \n_0_FSM_onehot_fsm[14]_i_7\,
      I4 => \n_0_FSM_onehot_fsm[14]_i_6\,
      I5 => \n_0_FSM_onehot_fsm[14]_i_3\,
      O => \n_0_FSM_onehot_fsm[13]_i_1\
    );
\FSM_onehot_fsm[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => txsync_done_reg2(1),
      I1 => txsync_done_reg2(0),
      I2 => txsync_done_reg2(2),
      I3 => txsync_done_reg2(3),
      O => \n_0_FSM_onehot_fsm[13]_i_2\
    );
\FSM_onehot_fsm[14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => I1,
      O => \^sr\(0)
    );
\FSM_onehot_fsm[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[14]\,
      I1 => \n_0_FSM_onehot_fsm_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_reg[3]\,
      I5 => \n_0_FSM_onehot_fsm_reg[4]\,
      O => \n_0_FSM_onehot_fsm[14]_i_10\
    );
\FSM_onehot_fsm[14]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[10]\,
      I1 => \n_0_FSM_onehot_fsm_reg[12]\,
      I2 => \n_0_FSM_onehot_fsm_reg[13]\,
      I3 => \n_0_FSM_onehot_fsm_reg[11]\,
      I4 => \n_0_FSM_onehot_fsm_reg[9]\,
      O => \n_0_FSM_onehot_fsm[14]_i_11\
    );
\FSM_onehot_fsm[14]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_reg[8]\,
      I2 => \n_0_FSM_onehot_fsm_reg[12]\,
      I3 => \n_0_FSM_onehot_fsm_reg[10]\,
      I4 => \n_0_FSM_onehot_fsm_reg[4]\,
      O => \n_0_FSM_onehot_fsm[14]_i_12\
    );
\FSM_onehot_fsm[14]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_reg[14]\,
      I2 => \n_0_FSM_onehot_fsm[14]_i_24\,
      O => \n_0_FSM_onehot_fsm[14]_i_13\
    );
\FSM_onehot_fsm[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm[14]_i_25\,
      I4 => \n_0_FSM_onehot_fsm_reg[10]\,
      I5 => \n_0_FSM_onehot_fsm_reg[12]\,
      O => \n_0_FSM_onehot_fsm[14]_i_14\
    );
\FSM_onehot_fsm[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_reg[10]\,
      I2 => \n_0_FSM_onehot_fsm_reg[12]\,
      I3 => \n_0_FSM_onehot_fsm[14]_i_25\,
      I4 => \n_0_FSM_onehot_fsm_reg[4]\,
      I5 => \n_0_FSM_onehot_fsm_reg[2]\,
      O => \n_0_FSM_onehot_fsm[14]_i_15\
    );
\FSM_onehot_fsm[14]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_reg[9]\,
      I2 => \n_0_FSM_onehot_fsm_reg[13]\,
      I3 => \n_0_FSM_onehot_fsm_reg[10]\,
      I4 => \n_0_FSM_onehot_fsm_reg[5]\,
      O => \n_0_FSM_onehot_fsm[14]_i_16\
    );
\FSM_onehot_fsm[14]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_reg[14]\,
      I2 => \n_0_FSM_onehot_fsm[14]_i_26\,
      O => \n_0_FSM_onehot_fsm[14]_i_17\
    );
\FSM_onehot_fsm[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm[14]_i_27\,
      I4 => \n_0_FSM_onehot_fsm_reg[10]\,
      I5 => \n_0_FSM_onehot_fsm_reg[13]\,
      O => \n_0_FSM_onehot_fsm[14]_i_18\
    );
\FSM_onehot_fsm[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_reg[10]\,
      I2 => \n_0_FSM_onehot_fsm_reg[13]\,
      I3 => \n_0_FSM_onehot_fsm[14]_i_27\,
      I4 => \n_0_FSM_onehot_fsm_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_reg[2]\,
      O => \n_0_FSM_onehot_fsm[14]_i_19\
    );
\FSM_onehot_fsm[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88000003"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[14]_i_3\,
      I1 => \n_0_FSM_onehot_fsm[14]_i_4\,
      I2 => \n_0_FSM_onehot_fsm[14]_i_5\,
      I3 => \n_0_FSM_onehot_fsm[14]_i_6\,
      I4 => \n_0_FSM_onehot_fsm[14]_i_7\,
      O => \n_0_FSM_onehot_fsm[14]_i_2\
    );
\FSM_onehot_fsm[14]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_reg[11]\,
      I2 => \n_0_FSM_onehot_fsm_reg[13]\,
      I3 => \n_0_FSM_onehot_fsm_reg[12]\,
      I4 => \n_0_FSM_onehot_fsm_reg[5]\,
      O => \n_0_FSM_onehot_fsm[14]_i_20\
    );
\FSM_onehot_fsm[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm[14]_i_28\,
      I2 => \n_0_FSM_onehot_fsm_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_reg[11]\,
      I4 => \n_0_FSM_onehot_fsm_reg[4]\,
      I5 => \n_0_FSM_onehot_fsm_reg[5]\,
      O => \n_0_FSM_onehot_fsm[14]_i_21\
    );
\FSM_onehot_fsm[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm[14]_i_29\,
      I4 => \n_0_FSM_onehot_fsm_reg[12]\,
      I5 => \n_0_FSM_onehot_fsm_reg[13]\,
      O => \n_0_FSM_onehot_fsm[14]_i_22\
    );
\FSM_onehot_fsm[14]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_reg[14]\,
      I2 => \n_0_FSM_onehot_fsm[14]_i_30\,
      O => \n_0_FSM_onehot_fsm[14]_i_23\
    );
\FSM_onehot_fsm[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_reg[9]\,
      I3 => \n_0_FSM_onehot_fsm_reg[7]\,
      I4 => \n_0_FSM_onehot_fsm_reg[13]\,
      I5 => \n_0_FSM_onehot_fsm_reg[11]\,
      O => \n_0_FSM_onehot_fsm[14]_i_24\
    );
\FSM_onehot_fsm[14]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[8]\,
      I1 => \n_0_FSM_onehot_fsm_reg[6]\,
      O => \n_0_FSM_onehot_fsm[14]_i_25\
    );
\FSM_onehot_fsm[14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_reg[3]\,
      I2 => \n_0_FSM_onehot_fsm_reg[7]\,
      I3 => \n_0_FSM_onehot_fsm_reg[8]\,
      I4 => \n_0_FSM_onehot_fsm_reg[12]\,
      I5 => \n_0_FSM_onehot_fsm_reg[11]\,
      O => \n_0_FSM_onehot_fsm[14]_i_26\
    );
\FSM_onehot_fsm[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[9]\,
      I1 => \n_0_FSM_onehot_fsm_reg[6]\,
      O => \n_0_FSM_onehot_fsm[14]_i_27\
    );
\FSM_onehot_fsm[14]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[12]\,
      I1 => \n_0_FSM_onehot_fsm_reg[13]\,
      O => \n_0_FSM_onehot_fsm[14]_i_28\
    );
\FSM_onehot_fsm[14]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[11]\,
      I1 => \n_0_FSM_onehot_fsm_reg[6]\,
      O => \n_0_FSM_onehot_fsm[14]_i_29\
    );
\FSM_onehot_fsm[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => txsync_done_reg2(1),
      I1 => txsync_done_reg2(0),
      I2 => txsync_done_reg2(2),
      I3 => txsync_done_reg2(3),
      O => \n_0_FSM_onehot_fsm[14]_i_3\
    );
\FSM_onehot_fsm[14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_reg[7]\,
      I3 => \n_0_FSM_onehot_fsm_reg[8]\,
      I4 => \n_0_FSM_onehot_fsm_reg[10]\,
      I5 => \n_0_FSM_onehot_fsm_reg[9]\,
      O => \n_0_FSM_onehot_fsm[14]_i_30\
    );
\FSM_onehot_fsm[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C000C0004040"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[14]_i_8\,
      I1 => \n_0_FSM_onehot_fsm[14]_i_9\,
      I2 => \n_0_FSM_onehot_fsm[14]_i_10\,
      I3 => \n_0_FSM_onehot_fsm[14]_i_11\,
      I4 => \n_0_FSM_onehot_fsm_reg[8]\,
      I5 => \n_0_FSM_onehot_fsm_reg[7]\,
      O => \n_0_FSM_onehot_fsm[14]_i_4\
    );
\FSM_onehot_fsm[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C4CCCCCCCC"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[14]_i_12\,
      I1 => \n_0_FSM_onehot_fsm[14]_i_13\,
      I2 => \n_0_FSM_onehot_fsm[14]_i_14\,
      I3 => \n_0_FSM_onehot_fsm_reg[2]\,
      I4 => \n_0_FSM_onehot_fsm_reg[0]\,
      I5 => \n_0_FSM_onehot_fsm[14]_i_15\,
      O => \n_0_FSM_onehot_fsm[14]_i_5\
    );
\FSM_onehot_fsm[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C4CCCCCCCC"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[14]_i_16\,
      I1 => \n_0_FSM_onehot_fsm[14]_i_17\,
      I2 => \n_0_FSM_onehot_fsm[14]_i_18\,
      I3 => \n_0_FSM_onehot_fsm_reg[2]\,
      I4 => \n_0_FSM_onehot_fsm_reg[1]\,
      I5 => \n_0_FSM_onehot_fsm[14]_i_19\,
      O => \n_0_FSM_onehot_fsm[14]_i_6\
    );
\FSM_onehot_fsm[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F1F00000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm[14]_i_20\,
      I2 => \n_0_FSM_onehot_fsm[14]_i_21\,
      I3 => \n_0_FSM_onehot_fsm_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm[14]_i_22\,
      I5 => \n_0_FSM_onehot_fsm[14]_i_23\,
      O => \n_0_FSM_onehot_fsm[14]_i_7\
    );
\FSM_onehot_fsm[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[11]\,
      I1 => \n_0_FSM_onehot_fsm_reg[13]\,
      I2 => \n_0_FSM_onehot_fsm_reg[12]\,
      I3 => \n_0_FSM_onehot_fsm_reg[10]\,
      I4 => \n_0_FSM_onehot_fsm_reg[9]\,
      O => \n_0_FSM_onehot_fsm[14]_i_8\
    );
\FSM_onehot_fsm[14]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_reg[0]\,
      O => \n_0_FSM_onehot_fsm[14]_i_9\
    );
\FSM_onehot_fsm[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005100010"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[14]_i_7\,
      I1 => \n_0_FSM_onehot_fsm[2]_i_2\,
      I2 => \n_0_FSM_onehot_fsm[14]_i_6\,
      I3 => \n_0_FSM_onehot_fsm[14]_i_5\,
      I4 => \n_0_FSM_onehot_fsm[1]_i_2__3\,
      I5 => \n_0_FSM_onehot_fsm[14]_i_4\,
      O => \n_0_FSM_onehot_fsm[1]_i_1__3\
    );
\FSM_onehot_fsm[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \cfg_wait_cnt_reg__0\(3),
      I1 => \cfg_wait_cnt_reg__0\(4),
      I2 => \cfg_wait_cnt_reg__0\(2),
      I3 => \cfg_wait_cnt_reg__0\(0),
      I4 => \cfg_wait_cnt_reg__0\(5),
      I5 => \cfg_wait_cnt_reg__0\(1),
      O => \n_0_FSM_onehot_fsm[1]_i_2__3\
    );
\FSM_onehot_fsm[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000404440"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[14]_i_7\,
      I1 => \n_0_FSM_onehot_fsm[14]_i_6\,
      I2 => \n_0_FSM_onehot_fsm[2]_i_2\,
      I3 => \n_0_FSM_onehot_fsm[14]_i_5\,
      I4 => \n_0_FSM_onehot_fsm[9]_i_2\,
      I5 => \n_0_FSM_onehot_fsm[14]_i_4\,
      O => \n_0_FSM_onehot_fsm[2]_i_1__3\
    );
\FSM_onehot_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => resetdone_reg2(3),
      I1 => resetdone_reg2(2),
      I2 => resetdone_reg2(0),
      I3 => resetdone_reg2(1),
      I4 => plllock_reg2,
      O => \n_0_FSM_onehot_fsm[2]_i_2\
    );
\FSM_onehot_fsm[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800580"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[14]_i_5\,
      I1 => \n_0_FSM_onehot_fsm[9]_i_2\,
      I2 => \n_0_FSM_onehot_fsm[14]_i_6\,
      I3 => \n_0_FSM_onehot_fsm[14]_i_7\,
      I4 => \n_0_FSM_onehot_fsm[10]_i_2\,
      I5 => \n_0_FSM_onehot_fsm[14]_i_4\,
      O => \n_0_FSM_onehot_fsm[3]_i_1__3\
    );
\FSM_onehot_fsm[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002E0000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[10]_i_2\,
      I1 => \n_0_FSM_onehot_fsm[14]_i_5\,
      I2 => plllock_reg2,
      I3 => \n_0_FSM_onehot_fsm[14]_i_6\,
      I4 => \n_0_FSM_onehot_fsm[14]_i_7\,
      I5 => \n_0_FSM_onehot_fsm[14]_i_4\,
      O => \n_0_FSM_onehot_fsm[4]_i_1__3\
    );
\FSM_onehot_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => plllock_reg2,
      I1 => \n_0_FSM_onehot_fsm[14]_i_5\,
      I2 => \n_0_FSM_onehot_fsm[14]_i_6\,
      I3 => \n_0_FSM_onehot_fsm[14]_i_7\,
      I4 => \n_0_FSM_onehot_fsm[14]_i_4\,
      O => \n_0_FSM_onehot_fsm[5]_i_1\
    );
\FSM_onehot_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002A00"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[14]_i_6\,
      I1 => \n_0_FSM_onehot_fsm[7]_i_2\,
      I2 => \n_0_FSM_onehot_fsm[14]_i_5\,
      I3 => \n_0_FSM_onehot_fsm[14]_i_7\,
      I4 => \n_0_FSM_onehot_fsm[14]_i_4\,
      O => \n_0_FSM_onehot_fsm[6]_i_1\
    );
\FSM_onehot_fsm[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000000040004"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[8]_i_2\,
      I1 => \n_0_FSM_onehot_fsm[14]_i_4\,
      I2 => \n_0_FSM_onehot_fsm[14]_i_7\,
      I3 => \n_0_FSM_onehot_fsm[14]_i_5\,
      I4 => \n_0_FSM_onehot_fsm[7]_i_2\,
      I5 => \n_0_FSM_onehot_fsm[14]_i_6\,
      O => \n_0_FSM_onehot_fsm[7]_i_1\
    );
\FSM_onehot_fsm[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => rxpmaresetdone_reg2(1),
      I1 => rxpmaresetdone_reg2(0),
      I2 => rxpmaresetdone_reg2(2),
      I3 => rxpmaresetdone_reg2(3),
      O => \n_0_FSM_onehot_fsm[7]_i_2\
    );
\FSM_onehot_fsm[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002020200020000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[14]_i_4\,
      I1 => \n_0_FSM_onehot_fsm[14]_i_7\,
      I2 => \n_0_FSM_onehot_fsm[14]_i_6\,
      I3 => \n_0_FSM_onehot_fsm[9]_i_2\,
      I4 => \n_0_FSM_onehot_fsm[14]_i_5\,
      I5 => \n_0_FSM_onehot_fsm[8]_i_2\,
      O => \n_0_FSM_onehot_fsm[8]_i_1\
    );
\FSM_onehot_fsm[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => rxpmaresetdone_reg2(1),
      I1 => rxpmaresetdone_reg2(0),
      I2 => rxpmaresetdone_reg2(2),
      I3 => rxpmaresetdone_reg2(3),
      O => \n_0_FSM_onehot_fsm[8]_i_2\
    );
\FSM_onehot_fsm[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000222000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[14]_i_4\,
      I1 => \n_0_FSM_onehot_fsm[14]_i_7\,
      I2 => \n_0_FSM_onehot_fsm[9]_i_2\,
      I3 => \n_0_FSM_onehot_fsm[14]_i_5\,
      I4 => \n_0_FSM_onehot_fsm[14]_i_6\,
      I5 => \n_0_FSM_onehot_fsm[10]_i_2\,
      O => \n_0_FSM_onehot_fsm[9]_i_1\
    );
\FSM_onehot_fsm[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => drp_done_reg2(1),
      I1 => drp_done_reg2(0),
      I2 => drp_done_reg2(2),
      I3 => drp_done_reg2(3),
      O => \n_0_FSM_onehot_fsm[9]_i_2\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[0]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[0]\,
      S => \^sr\(0)
    );
\FSM_onehot_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[10]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[10]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[11]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[11]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[12]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[12]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[13]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[13]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[14]_i_2\,
      Q => \n_0_FSM_onehot_fsm_reg[14]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[1]_i_1__3\,
      Q => \n_0_FSM_onehot_fsm_reg[1]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[2]_i_1__3\,
      Q => \n_0_FSM_onehot_fsm_reg[2]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[3]_i_1__3\,
      Q => \n_0_FSM_onehot_fsm_reg[3]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[4]_i_1__3\,
      Q => \n_0_FSM_onehot_fsm_reg[4]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[5]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[5]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[6]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[6]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[7]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[7]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[8]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[8]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[9]_i_1\,
      Q => \n_0_FSM_onehot_fsm_reg[9]\,
      R => \^sr\(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
RST_DRP_START_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
    port map (
      I0 => n_0_RST_DRP_START_i_2,
      I1 => n_0_RST_DRP_START_i_3,
      I2 => n_0_RST_DRP_START_i_4,
      I3 => n_0_RST_DRP_START_i_5,
      O => RST_DRP_START0
    );
RST_DRP_START_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_0_RST_DRP_START_i_6,
      I1 => \n_0_FSM_onehot_fsm_reg[5]\,
      O => n_0_RST_DRP_START_i_2
    );
RST_DRP_START_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_0_RST_DRP_START_i_7,
      I1 => \n_0_FSM_onehot_fsm_reg[13]\,
      O => n_0_RST_DRP_START_i_3
    );
RST_DRP_START_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_0_RST_DRP_START_i_8,
      I1 => \n_0_FSM_onehot_fsm_reg[5]\,
      O => n_0_RST_DRP_START_i_4
    );
RST_DRP_START_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => n_0_RST_DRP_START_i_9,
      I1 => \n_0_FSM_onehot_fsm_reg[6]\,
      O => n_0_RST_DRP_START_i_5
    );
RST_DRP_START_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_reg[12]\,
      I3 => \n_0_FSM_onehot_fsm_reg[11]\,
      I4 => \n_0_FSM_onehot_fsm_reg[4]\,
      I5 => \n_0_FSM_onehot_fsm_reg[13]\,
      O => n_0_RST_DRP_START_i_6
    );
RST_DRP_START_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[11]\,
      I1 => \n_0_FSM_onehot_fsm_reg[12]\,
      I2 => \n_0_FSM_onehot_fsm_reg[7]\,
      I3 => \n_0_FSM_onehot_fsm_reg[8]\,
      I4 => \n_0_FSM_onehot_fsm_reg[10]\,
      I5 => \n_0_FSM_onehot_fsm_reg[9]\,
      O => n_0_RST_DRP_START_i_7
    );
RST_DRP_START_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_reg[10]\,
      I3 => \n_0_FSM_onehot_fsm_reg[9]\,
      I4 => \n_0_FSM_onehot_fsm_reg[2]\,
      I5 => \n_0_FSM_onehot_fsm_reg[13]\,
      O => n_0_RST_DRP_START_i_8
    );
RST_DRP_START_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_reg[0]\,
      I2 => \n_0_FSM_onehot_fsm_reg[10]\,
      I3 => \n_0_FSM_onehot_fsm_reg[8]\,
      I4 => \n_0_FSM_onehot_fsm_reg[4]\,
      I5 => \n_0_FSM_onehot_fsm_reg[12]\,
      O => n_0_RST_DRP_START_i_9
    );
RST_DRP_START_reg: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => RST_DRP_START0,
      Q => RST_DRP_START,
      R => \^sr\(0)
    );
RST_DRP_X16_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0120"
    )
    port map (
      I0 => n_0_RST_DRP_START_i_5,
      I1 => n_0_RST_DRP_START_i_3,
      I2 => n_0_RST_DRP_START_i_4,
      I3 => n_0_RST_DRP_START_i_2,
      O => RST_DRP_X160
    );
RST_DRP_X16_reg: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => RST_DRP_X160,
      Q => RST_DRP_X16,
      R => \^sr\(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\cfg_wait_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C8"
    )
    port map (
      I0 => \n_0_cfg_wait_cnt[5]_i_2\,
      I1 => \n_0_cfg_wait_cnt[5]_i_3\,
      I2 => \n_0_cfg_wait_cnt[5]_i_4\,
      I3 => \cfg_wait_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\cfg_wait_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08C8C808"
    )
    port map (
      I0 => \n_0_cfg_wait_cnt[5]_i_2\,
      I1 => \n_0_cfg_wait_cnt[5]_i_3\,
      I2 => \n_0_cfg_wait_cnt[5]_i_4\,
      I3 => \cfg_wait_cnt_reg__0\(0),
      I4 => \cfg_wait_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\cfg_wait_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08C8C8C8C8080808"
    )
    port map (
      I0 => \n_0_cfg_wait_cnt[5]_i_2\,
      I1 => \n_0_cfg_wait_cnt[5]_i_3\,
      I2 => \n_0_cfg_wait_cnt[5]_i_4\,
      I3 => \cfg_wait_cnt_reg__0\(0),
      I4 => \cfg_wait_cnt_reg__0\(1),
      I5 => \cfg_wait_cnt_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\cfg_wait_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08C8C808"
    )
    port map (
      I0 => \n_0_cfg_wait_cnt[5]_i_2\,
      I1 => \n_0_cfg_wait_cnt[5]_i_3\,
      I2 => \n_0_cfg_wait_cnt[5]_i_4\,
      I3 => \n_0_cfg_wait_cnt[3]_i_2\,
      I4 => \cfg_wait_cnt_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\cfg_wait_cnt[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \cfg_wait_cnt_reg__0\(2),
      I1 => \cfg_wait_cnt_reg__0\(0),
      I2 => \cfg_wait_cnt_reg__0\(1),
      O => \n_0_cfg_wait_cnt[3]_i_2\
    );
\cfg_wait_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08C8C808"
    )
    port map (
      I0 => \n_0_cfg_wait_cnt[5]_i_2\,
      I1 => \n_0_cfg_wait_cnt[5]_i_3\,
      I2 => \n_0_cfg_wait_cnt[5]_i_4\,
      I3 => \n_0_cfg_wait_cnt[5]_i_5\,
      I4 => \cfg_wait_cnt_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\cfg_wait_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08C8C8C8C8080808"
    )
    port map (
      I0 => \n_0_cfg_wait_cnt[5]_i_2\,
      I1 => \n_0_cfg_wait_cnt[5]_i_3\,
      I2 => \n_0_cfg_wait_cnt[5]_i_4\,
      I3 => \n_0_cfg_wait_cnt[5]_i_5\,
      I4 => \cfg_wait_cnt_reg__0\(4),
      I5 => \cfg_wait_cnt_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\cfg_wait_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \cfg_wait_cnt_reg__0\(3),
      I1 => \cfg_wait_cnt_reg__0\(4),
      I2 => \cfg_wait_cnt_reg__0\(1),
      I3 => \cfg_wait_cnt_reg__0\(2),
      I4 => \cfg_wait_cnt_reg__0\(5),
      I5 => \cfg_wait_cnt_reg__0\(0),
      O => \n_0_cfg_wait_cnt[5]_i_2\
    );
\cfg_wait_cnt[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => n_0_RST_DRP_START_i_4,
      I1 => n_0_RST_DRP_START_i_5,
      I2 => n_0_RST_DRP_START_i_2,
      I3 => n_0_RST_DRP_START_i_3,
      O => \n_0_cfg_wait_cnt[5]_i_3\
    );
\cfg_wait_cnt[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \cfg_wait_cnt_reg__0\(5),
      I1 => \cfg_wait_cnt_reg__0\(4),
      I2 => \cfg_wait_cnt_reg__0\(1),
      I3 => \cfg_wait_cnt_reg__0\(0),
      I4 => \cfg_wait_cnt_reg__0\(3),
      I5 => \cfg_wait_cnt_reg__0\(2),
      O => \n_0_cfg_wait_cnt[5]_i_4\
    );
\cfg_wait_cnt[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \cfg_wait_cnt_reg__0\(3),
      I1 => \cfg_wait_cnt_reg__0\(1),
      I2 => \cfg_wait_cnt_reg__0\(0),
      I3 => \cfg_wait_cnt_reg__0\(2),
      O => \n_0_cfg_wait_cnt[5]_i_5\
    );
\cfg_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \p_0_in__0\(0),
      Q => \cfg_wait_cnt_reg__0\(0),
      R => \^sr\(0)
    );
\cfg_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \p_0_in__0\(1),
      Q => \cfg_wait_cnt_reg__0\(1),
      R => \^sr\(0)
    );
\cfg_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \p_0_in__0\(2),
      Q => \cfg_wait_cnt_reg__0\(2),
      R => \^sr\(0)
    );
\cfg_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \p_0_in__0\(3),
      Q => \cfg_wait_cnt_reg__0\(3),
      R => \^sr\(0)
    );
\cfg_wait_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \p_0_in__0\(4),
      Q => \cfg_wait_cnt_reg__0\(4),
      R => \^sr\(0)
    );
\cfg_wait_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \p_0_in__0\(5),
      Q => \cfg_wait_cnt_reg__0\(5),
      R => \^sr\(0)
    );
dclk_rst_reg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[14]\,
      I1 => \n_0_FSM_onehot_fsm_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_reg[6]\,
      I3 => n_0_dclk_rst_reg1_i_2,
      I4 => n_0_dclk_rst_reg1_i_3,
      O => dclk_rst_reg1
    );
dclk_rst_reg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[11]\,
      I1 => \n_0_FSM_onehot_fsm_reg[12]\,
      I2 => \n_0_FSM_onehot_fsm_reg[7]\,
      I3 => \n_0_FSM_onehot_fsm_reg[8]\,
      I4 => \n_0_FSM_onehot_fsm_reg[10]\,
      I5 => \n_0_FSM_onehot_fsm_reg[9]\,
      O => n_0_dclk_rst_reg1_i_2
    );
dclk_rst_reg1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_reg[0]\,
      I2 => \n_0_FSM_onehot_fsm_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_reg[13]\,
      I4 => \n_0_FSM_onehot_fsm_reg[2]\,
      I5 => \n_0_FSM_onehot_fsm_reg[3]\,
      O => n_0_dclk_rst_reg1_i_3
    );
dclk_rst_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => dclk_rst_reg1,
      Q => n_0_dclk_rst_reg1_reg,
      R => \<const0>\
    );
dclk_rst_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => n_0_dclk_rst_reg1_reg,
      Q => RST_DCLK_RESET,
      R => \<const0>\
    );
\drp_done_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I8(0),
      Q => drp_done_reg1(0),
      R => \^sr\(0)
    );
\drp_done_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I8(1),
      Q => drp_done_reg1(1),
      R => \^sr\(0)
    );
\drp_done_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I8(2),
      Q => drp_done_reg1(2),
      R => \^sr\(0)
    );
\drp_done_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I8(3),
      Q => drp_done_reg1(3),
      R => \^sr\(0)
    );
\drp_done_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => drp_done_reg1(0),
      Q => drp_done_reg2(0),
      R => \^sr\(0)
    );
\drp_done_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => drp_done_reg1(1),
      Q => drp_done_reg2(1),
      R => \^sr\(0)
    );
\drp_done_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => drp_done_reg1(2),
      Q => drp_done_reg2(2),
      R => \^sr\(0)
    );
\drp_done_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => drp_done_reg1(3),
      Q => drp_done_reg2(3),
      R => \^sr\(0)
    );
gtreset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888880A88888888"
    )
    port map (
      I0 => I1,
      I1 => \^rst_gtreset\,
      I2 => n_0_RST_DRP_START_i_2,
      I3 => n_0_RST_DRP_START_i_5,
      I4 => n_0_RST_DRP_START_i_3,
      I5 => n_0_RST_DRP_START_i_4,
      O => n_0_gtreset_i_1
    );
gtreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => n_0_gtreset_i_1,
      Q => \^rst_gtreset\,
      R => \<const0>\
    );
mmcm_lock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I10,
      Q => mmcm_lock_reg1,
      R => \^sr\(0)
    );
mmcm_lock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => mmcm_lock_reg1,
      Q => mmcm_lock_reg2,
      R => \^sr\(0)
    );
\phystatus_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I11(0),
      Q => phystatus_reg1(0),
      R => \^sr\(0)
    );
\phystatus_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I11(1),
      Q => phystatus_reg1(1),
      R => \^sr\(0)
    );
\phystatus_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I11(2),
      Q => phystatus_reg1(2),
      R => \^sr\(0)
    );
\phystatus_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I11(3),
      Q => phystatus_reg1(3),
      R => \^sr\(0)
    );
\phystatus_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => phystatus_reg1(0),
      Q => phystatus_reg2(0),
      R => \^sr\(0)
    );
\phystatus_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => phystatus_reg1(1),
      Q => phystatus_reg2(1),
      R => \^sr\(0)
    );
\phystatus_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => phystatus_reg1(2),
      Q => phystatus_reg2(2),
      R => \^sr\(0)
    );
\phystatus_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => phystatus_reg1(3),
      Q => phystatus_reg2(3),
      R => \^sr\(0)
    );
plllock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => QPLL_QPLLLOCK,
      Q => plllock_reg1,
      R => \^sr\(0)
    );
plllock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => plllock_reg1,
      Q => plllock_reg2,
      R => \^sr\(0)
    );
pllreset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888880888888A88"
    )
    port map (
      I0 => I1,
      I1 => \^clear\,
      I2 => n_0_RST_DRP_START_i_2,
      I3 => n_0_RST_DRP_START_i_4,
      I4 => n_0_RST_DRP_START_i_3,
      I5 => n_0_RST_DRP_START_i_5,
      O => n_0_pllreset_i_1
    );
pllreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => n_0_pllreset_i_1,
      Q => \^clear\,
      R => \<const0>\
    );
\rate_idle_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I13(0),
      Q => rate_idle_reg1(0),
      R => \^sr\(0)
    );
\rate_idle_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I13(1),
      Q => rate_idle_reg1(1),
      R => \^sr\(0)
    );
\rate_idle_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I13(2),
      Q => rate_idle_reg1(2),
      R => \^sr\(0)
    );
\rate_idle_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I13(3),
      Q => rate_idle_reg1(3),
      R => \^sr\(0)
    );
\rate_idle_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => rate_idle_reg1(0),
      Q => rate_idle_reg2(0),
      R => \^sr\(0)
    );
\rate_idle_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => rate_idle_reg1(1),
      Q => rate_idle_reg2(1),
      R => \^sr\(0)
    );
\rate_idle_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => rate_idle_reg1(2),
      Q => rate_idle_reg2(2),
      R => \^sr\(0)
    );
\rate_idle_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => rate_idle_reg1(3),
      Q => rate_idle_reg2(3),
      R => \^sr\(0)
    );
\resetdone_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => D(0),
      Q => resetdone_reg1(0),
      R => \^sr\(0)
    );
\resetdone_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => D(1),
      Q => resetdone_reg1(1),
      R => \^sr\(0)
    );
\resetdone_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => D(2),
      Q => resetdone_reg1(2),
      R => \^sr\(0)
    );
\resetdone_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => D(3),
      Q => resetdone_reg1(3),
      R => \^sr\(0)
    );
\resetdone_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => resetdone_reg1(0),
      Q => resetdone_reg2(0),
      R => \^sr\(0)
    );
\resetdone_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => resetdone_reg1(1),
      Q => resetdone_reg2(1),
      R => \^sr\(0)
    );
\resetdone_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => resetdone_reg1(2),
      Q => resetdone_reg2(2),
      R => \^sr\(0)
    );
\resetdone_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => resetdone_reg1(3),
      Q => resetdone_reg2(3),
      R => \^sr\(0)
    );
\resetovrd.reset_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \^clear\,
      I1 => Q(0),
      I2 => I2,
      O => I6(0)
    );
\resetovrd.reset_cnt[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \^clear\,
      I1 => I3(0),
      I2 => I5,
      O => I4(0)
    );
rst_idle_reg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => n_0_RST_DRP_START_i_4,
      I1 => n_0_RST_DRP_START_i_3,
      I2 => n_0_RST_DRP_START_i_5,
      I3 => n_0_RST_DRP_START_i_2,
      O => O1
    );
\rxcdrlock_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I14(0),
      Q => rxcdrlock_reg1(0),
      R => \^sr\(0)
    );
\rxcdrlock_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I14(1),
      Q => rxcdrlock_reg1(1),
      R => \^sr\(0)
    );
\rxcdrlock_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I14(2),
      Q => rxcdrlock_reg1(2),
      R => \^sr\(0)
    );
\rxcdrlock_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I14(3),
      Q => rxcdrlock_reg1(3),
      R => \^sr\(0)
    );
\rxcdrlock_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => rxcdrlock_reg1(0),
      Q => rxcdrlock_reg2(0),
      R => \^sr\(0)
    );
\rxcdrlock_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => rxcdrlock_reg1(1),
      Q => rxcdrlock_reg2(1),
      R => \^sr\(0)
    );
\rxcdrlock_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => rxcdrlock_reg1(2),
      Q => rxcdrlock_reg2(2),
      R => \^sr\(0)
    );
\rxcdrlock_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => rxcdrlock_reg1(3),
      Q => rxcdrlock_reg2(3),
      R => \^sr\(0)
    );
\rxpmaresetdone_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I9(0),
      Q => rxpmaresetdone_reg1(0),
      R => \^sr\(0)
    );
\rxpmaresetdone_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I9(1),
      Q => rxpmaresetdone_reg1(1),
      R => \^sr\(0)
    );
\rxpmaresetdone_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I9(2),
      Q => rxpmaresetdone_reg1(2),
      R => \^sr\(0)
    );
\rxpmaresetdone_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I9(3),
      Q => rxpmaresetdone_reg1(3),
      R => \^sr\(0)
    );
\rxpmaresetdone_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => rxpmaresetdone_reg1(0),
      Q => rxpmaresetdone_reg2(0),
      R => \^sr\(0)
    );
\rxpmaresetdone_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => rxpmaresetdone_reg1(1),
      Q => rxpmaresetdone_reg2(1),
      R => \^sr\(0)
    );
\rxpmaresetdone_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => rxpmaresetdone_reg1(2),
      Q => rxpmaresetdone_reg2(2),
      R => \^sr\(0)
    );
\rxpmaresetdone_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => rxpmaresetdone_reg1(3),
      Q => rxpmaresetdone_reg2(3),
      R => \^sr\(0)
    );
rxusrclk_rst_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => \^clear\,
      Q => rxusrclk_rst_reg1,
      R => \<const0>\
    );
rxusrclk_rst_reg2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rxusrclk_rst_reg1,
      I1 => \^clear\,
      O => n_0_rxusrclk_rst_reg2_i_1
    );
rxusrclk_rst_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => n_0_rxusrclk_rst_reg2_i_1,
      Q => O2(0),
      R => \<const0>\
    );
\txsync_done_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I12(0),
      Q => txsync_done_reg1(0),
      R => \^sr\(0)
    );
\txsync_done_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I12(1),
      Q => txsync_done_reg1(1),
      R => \^sr\(0)
    );
\txsync_done_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I12(2),
      Q => txsync_done_reg1(2),
      R => \^sr\(0)
    );
\txsync_done_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => I12(3),
      Q => txsync_done_reg1(3),
      R => \^sr\(0)
    );
\txsync_done_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => txsync_done_reg1(0),
      Q => txsync_done_reg2(0),
      R => \^sr\(0)
    );
\txsync_done_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => txsync_done_reg1(1),
      Q => txsync_done_reg2(1),
      R => \^sr\(0)
    );
\txsync_done_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => txsync_done_reg1(2),
      Q => txsync_done_reg2(2),
      R => \^sr\(0)
    );
\txsync_done_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I7,
      CE => \<const1>\,
      D => txsync_done_reg1(3),
      Q => txsync_done_reg2(3),
      R => \^sr\(0)
    );
txsync_start_reg1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => n_0_RST_DRP_START_i_2,
      I1 => n_0_RST_DRP_START_i_5,
      I2 => n_0_RST_DRP_START_i_4,
      I3 => n_0_RST_DRP_START_i_3,
      O => rst_txsync_start
    );
userrdy_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I1,
      I1 => n_0_userrdy_i_2,
      O => n_0_userrdy_i_1
    );
userrdy_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFFFFFF20000000"
    )
    port map (
      I0 => mmcm_lock_reg2,
      I1 => n_0_RST_DRP_START_i_2,
      I2 => n_0_RST_DRP_START_i_4,
      I3 => n_0_RST_DRP_START_i_5,
      I4 => n_0_RST_DRP_START_i_3,
      I5 => \^rst_userrdy\,
      O => n_0_userrdy_i_2
    );
userrdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I7,
      CE => \<const1>\,
      D => n_0_userrdy_i_1,
      Q => \^rst_userrdy\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pipe_clock is
  port (
    SYNC_MMCM_LOCK : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_txoutclk_out : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_pclk_sel_slave : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end v7_pciev7_pcie_pipe_clock;

architecture STRUCTURE of v7_pciev7_pcie_pipe_clock is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal clk_125mhz : STD_LOGIC;
  signal clk_250mhz : STD_LOGIC;
  signal gen3_reg1 : STD_LOGIC;
  signal gen3_reg2 : STD_LOGIC;
  signal mmcm_fb : STD_LOGIC;
  signal pclk_sel_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pclk_sel_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pclk_sel_slave_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pclk_sel_slave_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal refclk : STD_LOGIC;
  signal NLW_mmcm_i_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_i_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of gen3_reg1_reg : label is true;
  attribute keep : string;
  attribute keep of gen3_reg1_reg : label is "yes";
  attribute ASYNC_REG of gen3_reg2_reg : label is true;
  attribute keep of gen3_reg2_reg : label is "yes";
  attribute box_type : string;
  attribute box_type of mmcm_i : label is "PRIMITIVE";
  attribute box_type of \pclk_i1_bufgctrl.pclk_i1\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \pclk_sel_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \pclk_sel_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \pclk_sel_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \pclk_sel_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \pclk_sel_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \pclk_sel_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \pclk_sel_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \pclk_sel_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \pclk_sel_slave_reg1_reg[0]\ : label is true;
  attribute keep of \pclk_sel_slave_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_slave_reg1_reg[1]\ : label is true;
  attribute keep of \pclk_sel_slave_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_slave_reg1_reg[2]\ : label is true;
  attribute keep of \pclk_sel_slave_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_slave_reg1_reg[3]\ : label is true;
  attribute keep of \pclk_sel_slave_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_slave_reg2_reg[0]\ : label is true;
  attribute keep of \pclk_sel_slave_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_slave_reg2_reg[1]\ : label is true;
  attribute keep of \pclk_sel_slave_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_slave_reg2_reg[2]\ : label is true;
  attribute keep of \pclk_sel_slave_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \pclk_sel_slave_reg2_reg[3]\ : label is true;
  attribute keep of \pclk_sel_slave_reg2_reg[3]\ : label is "yes";
  attribute box_type of \txoutclk_i.txoutclk_i\ : label is "PRIMITIVE";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gen3_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => \<const0>\,
      Q => gen3_reg1,
      R => I1
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => gen3_reg1,
      Q => gen3_reg2,
      R => I1
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => pclk_sel_reg2(3),
      O => \out\(3)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => pclk_sel_reg2(2),
      O => \out\(2)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => pclk_sel_reg2(1),
      O => \out\(1)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => pclk_sel_reg2(0),
      O => \out\(0)
    );
mmcm_i: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 10.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 8.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 4,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 8,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 8,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 20,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
    port map (
      CLKFBIN => mmcm_fb,
      CLKFBOUT => mmcm_fb,
      CLKFBOUTB => NLW_mmcm_i_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_i_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => refclk,
      CLKIN2 => \<const0>\,
      CLKINSEL => \<const1>\,
      CLKINSTOPPED => NLW_mmcm_i_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clk_125mhz,
      CLKOUT0B => NLW_mmcm_i_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => clk_250mhz,
      CLKOUT1B => NLW_mmcm_i_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_mmcm_i_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_mmcm_i_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_i_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_i_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_i_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_i_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_i_CLKOUT6_UNCONNECTED,
      DADDR(6) => \<const0>\,
      DADDR(5) => \<const0>\,
      DADDR(4) => \<const0>\,
      DADDR(3) => \<const0>\,
      DADDR(2) => \<const0>\,
      DADDR(1) => \<const0>\,
      DADDR(0) => \<const0>\,
      DCLK => \<const0>\,
      DEN => \<const0>\,
      DI(15) => \<const0>\,
      DI(14) => \<const0>\,
      DI(13) => \<const0>\,
      DI(12) => \<const0>\,
      DI(11) => \<const0>\,
      DI(10) => \<const0>\,
      DI(9) => \<const0>\,
      DI(8) => \<const0>\,
      DI(7) => \<const0>\,
      DI(6) => \<const0>\,
      DI(5) => \<const0>\,
      DI(4) => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      DO(15 downto 0) => NLW_mmcm_i_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_i_DRDY_UNCONNECTED,
      DWE => \<const0>\,
      LOCKED => SYNC_MMCM_LOCK,
      PSCLK => \<const0>\,
      PSDONE => NLW_mmcm_i_PSDONE_UNCONNECTED,
      PSEN => \<const0>\,
      PSINCDEC => \<const0>\,
      PWRDWN => \<const0>\,
      RST => I1
    );
\pclk_i1_bufgctrl.pclk_i1\: unisim.vcomponents.BUFGCTRL
    generic map(
      INIT_OUT => 0,
      IS_CE0_INVERTED => '0',
      IS_CE1_INVERTED => '0',
      IS_I0_INVERTED => '0',
      IS_I1_INVERTED => '0',
      IS_IGNORE0_INVERTED => '0',
      IS_IGNORE1_INVERTED => '0',
      IS_S0_INVERTED => '0',
      IS_S1_INVERTED => '0',
      PRESELECT_I0 => false,
      PRESELECT_I1 => false
    )
    port map (
      CE0 => \<const1>\,
      CE1 => \<const1>\,
      I0 => clk_125mhz,
      I1 => clk_250mhz,
      IGNORE0 => \<const0>\,
      IGNORE1 => \<const0>\,
      O => \^o1\,
      S0 => I2,
      S1 => \^o2\
    );
pclk_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => I3,
      Q => \^o2\,
      R => \<const0>\
    );
\pclk_sel_reg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => D(0),
      Q => pclk_sel_reg1(0),
      R => I1
    );
\pclk_sel_reg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => D(1),
      Q => pclk_sel_reg1(1),
      R => I1
    );
\pclk_sel_reg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => D(2),
      Q => pclk_sel_reg1(2),
      R => I1
    );
\pclk_sel_reg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => D(3),
      Q => pclk_sel_reg1(3),
      R => I1
    );
\pclk_sel_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => pclk_sel_reg1(0),
      Q => pclk_sel_reg2(0),
      R => I1
    );
\pclk_sel_reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => pclk_sel_reg1(1),
      Q => pclk_sel_reg2(1),
      R => I1
    );
\pclk_sel_reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => pclk_sel_reg1(2),
      Q => pclk_sel_reg2(2),
      R => I1
    );
\pclk_sel_reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => pclk_sel_reg1(3),
      Q => pclk_sel_reg2(3),
      R => I1
    );
\pclk_sel_slave_reg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => int_pclk_sel_slave(0),
      Q => pclk_sel_slave_reg1(0),
      R => I1
    );
\pclk_sel_slave_reg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => int_pclk_sel_slave(1),
      Q => pclk_sel_slave_reg1(1),
      R => I1
    );
\pclk_sel_slave_reg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => int_pclk_sel_slave(2),
      Q => pclk_sel_slave_reg1(2),
      R => I1
    );
\pclk_sel_slave_reg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => int_pclk_sel_slave(3),
      Q => pclk_sel_slave_reg1(3),
      R => I1
    );
\pclk_sel_slave_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => pclk_sel_slave_reg1(0),
      Q => pclk_sel_slave_reg2(0),
      R => I1
    );
\pclk_sel_slave_reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => pclk_sel_slave_reg1(1),
      Q => pclk_sel_slave_reg2(1),
      R => I1
    );
\pclk_sel_slave_reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => pclk_sel_slave_reg1(2),
      Q => pclk_sel_slave_reg2(2),
      R => I1
    );
\pclk_sel_slave_reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^o1\,
      CE => \<const1>\,
      D => pclk_sel_slave_reg1(3),
      Q => pclk_sel_slave_reg2(3),
      R => I1
    );
\txoutclk_i.txoutclk_i\: unisim.vcomponents.BUFG
    port map (
      I => pipe_txoutclk_out,
      O => refclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pipe_sync is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    RST_TXSYNC_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    SYNC_TXPHALIGNDONE : in STD_LOGIC;
    I1 : in STD_LOGIC;
    SYNC_TXPHINITDONE : in STD_LOGIC;
    SYNC_TXDLYSRESETDONE : in STD_LOGIC;
    SYNC_MMCM_LOCK : in STD_LOGIC;
    SYNC_TXSYNC_START : in STD_LOGIC;
    RST_RATE_IDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_RXCDRLOCK : in STD_LOGIC;
    SYNC_TXSYNCDONE : in STD_LOGIC;
    SYNC_RXDLYSRESETDONE : in STD_LOGIC;
    SYNC_RXPHALIGNDONE_M : in STD_LOGIC;
    SYNC_RXPHALIGNDONE_S : in STD_LOGIC;
    SYNC_RXSYNCDONE : in STD_LOGIC;
    p_1_in12_in : in STD_LOGIC;
    p_0_in11_in : in STD_LOGIC
  );
end v7_pciev7_pcie_pipe_sync;

architecture STRUCTURE of v7_pciev7_pcie_pipe_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^rst_txsync_done\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gen3_reg1 : STD_LOGIC;
  signal gen3_reg2 : STD_LOGIC;
  signal mmcm_lock_reg1 : STD_LOGIC;
  signal mmcm_lock_reg2 : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[0]_i_3__2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[1]_i_3__2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[2]_i_2__2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[3]_i_3__2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[4]_i_2__2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[4]_i_3__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[5]_i_2__2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[0]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[1]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[2]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[3]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[4]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[5]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txsync_done_i_1__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txsync_done_i_2__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txsync_done_i_3__1\ : STD_LOGIC;
  signal rate_idle_reg1 : STD_LOGIC;
  signal rate_idle_reg2 : STD_LOGIC;
  signal rxcdrlock_reg1 : STD_LOGIC;
  signal rxcdrlock_reg2 : STD_LOGIC;
  signal rxdlysresetdone_reg1 : STD_LOGIC;
  signal rxdlysresetdone_reg2 : STD_LOGIC;
  signal rxelecidle_reg1 : STD_LOGIC;
  signal rxelecidle_reg2 : STD_LOGIC;
  signal rxphaligndone_m_reg1 : STD_LOGIC;
  signal rxphaligndone_m_reg2 : STD_LOGIC;
  signal rxphaligndone_s_reg1 : STD_LOGIC;
  signal rxphaligndone_s_reg2 : STD_LOGIC;
  signal rxsync_donem_reg1 : STD_LOGIC;
  signal rxsync_donem_reg2 : STD_LOGIC;
  signal rxsync_start_reg1 : STD_LOGIC;
  signal rxsync_start_reg2 : STD_LOGIC;
  signal rxsyncdone_reg1 : STD_LOGIC;
  signal rxsyncdone_reg2 : STD_LOGIC;
  signal txdlysresetdone_reg1 : STD_LOGIC;
  signal txdlysresetdone_reg2 : STD_LOGIC;
  signal txdlysresetdone_reg3 : STD_LOGIC;
  signal txphaligndone_reg1 : STD_LOGIC;
  signal txphaligndone_reg2 : STD_LOGIC;
  signal txphaligndone_reg3 : STD_LOGIC;
  signal txphinitdone_reg1 : STD_LOGIC;
  signal txphinitdone_reg2 : STD_LOGIC;
  signal txphinitdone_reg3 : STD_LOGIC;
  signal txsync_start_reg1 : STD_LOGIC;
  signal txsync_start_reg2 : STD_LOGIC;
  signal txsync_start_reg3 : STD_LOGIC;
  signal txsyncdone_reg1 : STD_LOGIC;
  signal txsyncdone_reg2 : STD_LOGIC;
  signal txsyncdone_reg3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of gen3_reg1_reg : label is true;
  attribute keep : string;
  attribute keep of gen3_reg1_reg : label is "yes";
  attribute ASYNC_REG of gen3_reg2_reg : label is true;
  attribute keep of gen3_reg2_reg : label is "yes";
  attribute ASYNC_REG of mmcm_lock_reg1_reg : label is true;
  attribute ASYNC_REG of mmcm_lock_reg2_reg : label is true;
  attribute ASYNC_REG of rate_idle_reg1_reg : label is true;
  attribute keep of rate_idle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_idle_reg2_reg : label is true;
  attribute keep of rate_idle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg1_reg : label is true;
  attribute keep of rxcdrlock_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg2_reg : label is true;
  attribute keep of rxcdrlock_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxdlysresetdone_reg1_reg : label is true;
  attribute keep of rxdlysresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxdlysresetdone_reg2_reg : label is true;
  attribute keep of rxdlysresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxelecidle_reg1_reg : label is true;
  attribute keep of rxelecidle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxelecidle_reg2_reg : label is true;
  attribute keep of rxelecidle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_m_reg1_reg : label is true;
  attribute keep of rxphaligndone_m_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_m_reg2_reg : label is true;
  attribute keep of rxphaligndone_m_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_s_reg1_reg : label is true;
  attribute keep of rxphaligndone_s_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_s_reg2_reg : label is true;
  attribute keep of rxphaligndone_s_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsync_donem_reg1_reg : label is true;
  attribute ASYNC_REG of rxsync_donem_reg2_reg : label is true;
  attribute ASYNC_REG of rxsync_start_reg1_reg : label is true;
  attribute keep of rxsync_start_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsync_start_reg2_reg : label is true;
  attribute keep of rxsync_start_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsyncdone_reg1_reg : label is true;
  attribute keep of rxsyncdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsyncdone_reg2_reg : label is true;
  attribute keep of rxsyncdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txdlysresetdone_reg1_reg : label is true;
  attribute ASYNC_REG of txdlysresetdone_reg2_reg : label is true;
  attribute ASYNC_REG of txdlysresetdone_reg3_reg : label is true;
  attribute ASYNC_REG of txphaligndone_reg1_reg : label is true;
  attribute ASYNC_REG of txphaligndone_reg2_reg : label is true;
  attribute ASYNC_REG of txphaligndone_reg3_reg : label is true;
  attribute ASYNC_REG of txphinitdone_reg1_reg : label is true;
  attribute ASYNC_REG of txphinitdone_reg2_reg : label is true;
  attribute ASYNC_REG of txphinitdone_reg3_reg : label is true;
  attribute ASYNC_REG of txsync_start_reg1_reg : label is true;
  attribute ASYNC_REG of txsync_start_reg2_reg : label is true;
  attribute ASYNC_REG of txsync_start_reg3_reg : label is true;
  attribute keep of txsync_start_reg3_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg1_reg : label is true;
  attribute keep of txsyncdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg2_reg : label is true;
  attribute keep of txsyncdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg3_reg : label is true;
  attribute keep of txsyncdone_reg3_reg : label is "yes";
begin
  RST_TXSYNC_DONE(0) <= \^rst_txsync_done\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => gen3_reg1,
      R => clear
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => gen3_reg1,
      Q => gen3_reg2,
      R => clear
    );
\gtp_channel.gtpe2_channel_i_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => O3
    );
\gtp_channel.gtpe2_channel_i_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => O1
    );
\gtp_channel.gtpe2_channel_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => O2
    );
mmcm_lock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_MMCM_LOCK,
      Q => mmcm_lock_reg1,
      R => clear
    );
mmcm_lock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => mmcm_lock_reg1,
      Q => mmcm_lock_reg2,
      R => clear
    );
rate_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RST_RATE_IDLE(0),
      Q => rate_idle_reg1,
      R => clear
    );
rate_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rate_idle_reg1,
      Q => rate_idle_reg2,
      R => clear
    );
rxcdrlock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_RXCDRLOCK,
      Q => rxcdrlock_reg1,
      R => clear
    );
rxcdrlock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxcdrlock_reg1,
      Q => rxcdrlock_reg2,
      R => clear
    );
rxdlysresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_RXDLYSRESETDONE,
      Q => rxdlysresetdone_reg1,
      R => clear
    );
rxdlysresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxdlysresetdone_reg1,
      Q => rxdlysresetdone_reg2,
      R => clear
    );
rxelecidle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => PIPE_RXELECIDLE(0),
      Q => rxelecidle_reg1,
      R => clear
    );
rxelecidle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxelecidle_reg1,
      Q => rxelecidle_reg2,
      R => clear
    );
rxphaligndone_m_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_RXPHALIGNDONE_M,
      Q => rxphaligndone_m_reg1,
      R => clear
    );
rxphaligndone_m_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxphaligndone_m_reg1,
      Q => rxphaligndone_m_reg2,
      R => clear
    );
rxphaligndone_s_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_RXPHALIGNDONE_S,
      Q => rxphaligndone_s_reg1,
      R => clear
    );
rxphaligndone_s_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxphaligndone_s_reg1,
      Q => rxphaligndone_s_reg2,
      R => clear
    );
rxsync_donem_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxsync_donem_reg1,
      R => clear
    );
rxsync_donem_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxsync_donem_reg1,
      Q => rxsync_donem_reg2,
      R => clear
    );
rxsync_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxsync_start_reg1,
      R => clear
    );
rxsync_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxsync_start_reg1,
      Q => rxsync_start_reg2,
      R => clear
    );
rxsyncdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_RXSYNCDONE,
      Q => rxsyncdone_reg1,
      R => clear
    );
rxsyncdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxsyncdone_reg1,
      Q => rxsyncdone_reg2,
      R => clear
    );
txdlysresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_TXDLYSRESETDONE,
      Q => txdlysresetdone_reg1,
      R => clear
    );
txdlysresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txdlysresetdone_reg1,
      Q => txdlysresetdone_reg2,
      R => clear
    );
txdlysresetdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txdlysresetdone_reg2,
      Q => txdlysresetdone_reg3,
      R => clear
    );
txphaligndone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_TXPHALIGNDONE,
      Q => txphaligndone_reg1,
      R => clear
    );
txphaligndone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txphaligndone_reg1,
      Q => txphaligndone_reg2,
      R => clear
    );
txphaligndone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txphaligndone_reg2,
      Q => txphaligndone_reg3,
      R => clear
    );
txphinitdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_TXPHINITDONE,
      Q => txphinitdone_reg1,
      R => clear
    );
txphinitdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txphinitdone_reg1,
      Q => txphinitdone_reg2,
      R => clear
    );
txphinitdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txphinitdone_reg2,
      Q => txphinitdone_reg3,
      R => clear
    );
\txsync_fsm.fsm_tx[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEEB"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      O => \n_0_txsync_fsm.fsm_tx[0]_i_2__2\
    );
\txsync_fsm.fsm_tx[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I3 => txsync_start_reg2,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      O => \n_0_txsync_fsm.fsm_tx[0]_i_3__2\
    );
\txsync_fsm.fsm_tx[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I3 => mmcm_lock_reg2,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      O => \n_0_txsync_fsm.fsm_tx[1]_i_2__2\
    );
\txsync_fsm.fsm_tx[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I2 => txsync_start_reg2,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      O => \n_0_txsync_fsm.fsm_tx[1]_i_3__2\
    );
\txsync_fsm.fsm_tx[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx[2]_i_2__2\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => \n_0_txsync_fsm.fsm_tx[2]_i_1__2\
    );
\txsync_fsm.fsm_tx[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000038380838"
    )
    port map (
      I0 => mmcm_lock_reg2,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I3 => txdlysresetdone_reg2,
      I4 => txdlysresetdone_reg3,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      O => \n_0_txsync_fsm.fsm_tx[2]_i_2__2\
    );
\txsync_fsm.fsm_tx[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx[3]_i_2__2\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I3 => \n_0_txsync_fsm.fsm_tx[3]_i_3__2\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => \n_0_txsync_fsm.fsm_tx[3]_i_1__2\
    );
\txsync_fsm.fsm_tx[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => txdlysresetdone_reg2,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I2 => txdlysresetdone_reg3,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      O => \n_0_txsync_fsm.fsm_tx[3]_i_2__2\
    );
\txsync_fsm.fsm_tx[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007077"
    )
    port map (
      I0 => p_1_in12_in,
      I1 => p_0_in11_in,
      I2 => txphinitdone_reg3,
      I3 => txphinitdone_reg2,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      O => \n_0_txsync_fsm.fsm_tx[3]_i_3__2\
    );
\txsync_fsm.fsm_tx[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005004040"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx[4]_i_2__2\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I3 => \n_0_txsync_fsm.fsm_tx[4]_i_3__1\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => \n_0_txsync_fsm.fsm_tx[4]_i_1__2\
    );
\txsync_fsm.fsm_tx[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007077"
    )
    port map (
      I0 => p_1_in12_in,
      I1 => p_0_in11_in,
      I2 => txphaligndone_reg3,
      I3 => txphaligndone_reg2,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      O => \n_0_txsync_fsm.fsm_tx[4]_i_2__2\
    );
\txsync_fsm.fsm_tx[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040405540"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I1 => p_0_in11_in,
      I2 => p_1_in12_in,
      I3 => txphinitdone_reg2,
      I4 => txphinitdone_reg3,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      O => \n_0_txsync_fsm.fsm_tx[4]_i_3__1\
    );
\txsync_fsm.fsm_tx[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I2 => \n_0_txsync_fsm.fsm_tx[5]_i_2__2\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => \n_0_txsync_fsm.fsm_tx[5]_i_1__2\
    );
\txsync_fsm.fsm_tx[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040405540"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I1 => p_0_in11_in,
      I2 => p_1_in12_in,
      I3 => txphaligndone_reg2,
      I4 => txphaligndone_reg3,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      O => \n_0_txsync_fsm.fsm_tx[5]_i_2__2\
    );
\txsync_fsm.fsm_tx_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx_reg[0]_i_1__2\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      S => clear
    );
\txsync_fsm.fsm_tx_reg[0]_i_1__2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[0]_i_2__2\,
      I1 => \n_0_txsync_fsm.fsm_tx[0]_i_3__2\,
      O => \n_0_txsync_fsm.fsm_tx_reg[0]_i_1__2\,
      S => \n_0_txsync_fsm.fsm_tx_reg[0]\
    );
\txsync_fsm.fsm_tx_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx_reg[1]_i_1__2\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      R => clear
    );
\txsync_fsm.fsm_tx_reg[1]_i_1__2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[1]_i_2__2\,
      I1 => \n_0_txsync_fsm.fsm_tx[1]_i_3__2\,
      O => \n_0_txsync_fsm.fsm_tx_reg[1]_i_1__2\,
      S => \n_0_txsync_fsm.fsm_tx_reg[0]\
    );
\txsync_fsm.fsm_tx_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx[2]_i_1__2\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      R => clear
    );
\txsync_fsm.fsm_tx_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx[3]_i_1__2\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      R => clear
    );
\txsync_fsm.fsm_tx_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx[4]_i_1__2\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      R => clear
    );
\txsync_fsm.fsm_tx_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx[5]_i_1__2\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      R => clear
    );
\txsync_fsm.txsync_done_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF080800000808"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.txsync_done_i_2__1\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I3 => \n_0_txsync_fsm.txsync_done_i_3__1\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      I5 => \^rst_txsync_done\(0),
      O => \n_0_txsync_fsm.txsync_done_i_1__1\
    );
\txsync_fsm.txsync_done_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      O => \n_0_txsync_fsm.txsync_done_i_2__1\
    );
\txsync_fsm.txsync_done_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I3 => txsync_start_reg2,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      O => \n_0_txsync_fsm.txsync_done_i_3__1\
    );
\txsync_fsm.txsync_done_reg\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.txsync_done_i_1__1\,
      Q => \^rst_txsync_done\(0),
      R => clear
    );
txsync_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_TXSYNC_START,
      Q => txsync_start_reg1,
      R => clear
    );
txsync_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsync_start_reg1,
      Q => txsync_start_reg2,
      R => clear
    );
txsync_start_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsync_start_reg2,
      Q => txsync_start_reg3,
      R => clear
    );
txsyncdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_TXSYNCDONE,
      Q => txsyncdone_reg1,
      R => clear
    );
txsyncdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsyncdone_reg1,
      Q => txsyncdone_reg2,
      R => clear
    );
txsyncdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsyncdone_reg2,
      Q => txsyncdone_reg3,
      R => clear
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pipe_sync_28 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    RST_TXSYNC_DONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    SYNC_TXPHALIGNDONE : in STD_LOGIC;
    I1 : in STD_LOGIC;
    SYNC_TXPHINITDONE : in STD_LOGIC;
    SYNC_TXDLYSRESETDONE : in STD_LOGIC;
    SYNC_MMCM_LOCK : in STD_LOGIC;
    SYNC_TXSYNC_START : in STD_LOGIC;
    RST_RATE_IDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_RXCDRLOCK : in STD_LOGIC;
    SYNC_TXSYNCDONE : in STD_LOGIC;
    SYNC_RXDLYSRESETDONE : in STD_LOGIC;
    SYNC_RXPHALIGNDONE_M : in STD_LOGIC;
    SYNC_RXPHALIGNDONE_S : in STD_LOGIC;
    SYNC_RXSYNCDONE : in STD_LOGIC;
    p_1_in12_in : in STD_LOGIC;
    p_0_in11_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_pipe_sync_28 : entity is "v7_pcie_pipe_sync";
end v7_pciev7_pcie_pipe_sync_28;

architecture STRUCTURE of v7_pciev7_pcie_pipe_sync_28 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^rst_txsync_done\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gen3_reg1 : STD_LOGIC;
  signal gen3_reg2 : STD_LOGIC;
  signal mmcm_lock_reg1 : STD_LOGIC;
  signal mmcm_lock_reg2 : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[0]_i_3__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[1]_i_3__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[2]_i_2__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[3]_i_3__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[4]_i_2__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[5]_i_2__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[0]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[1]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[2]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[3]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[4]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[5]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txsync_done_i_1__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txsync_done_i_2__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txsync_done_i_3__0\ : STD_LOGIC;
  signal rate_idle_reg1 : STD_LOGIC;
  signal rate_idle_reg2 : STD_LOGIC;
  signal rxcdrlock_reg1 : STD_LOGIC;
  signal rxcdrlock_reg2 : STD_LOGIC;
  signal rxdlysresetdone_reg1 : STD_LOGIC;
  signal rxdlysresetdone_reg2 : STD_LOGIC;
  signal rxelecidle_reg1 : STD_LOGIC;
  signal rxelecidle_reg2 : STD_LOGIC;
  signal rxphaligndone_m_reg1 : STD_LOGIC;
  signal rxphaligndone_m_reg2 : STD_LOGIC;
  signal rxphaligndone_s_reg1 : STD_LOGIC;
  signal rxphaligndone_s_reg2 : STD_LOGIC;
  signal rxsync_donem_reg1 : STD_LOGIC;
  signal rxsync_donem_reg2 : STD_LOGIC;
  signal rxsync_start_reg1 : STD_LOGIC;
  signal rxsync_start_reg2 : STD_LOGIC;
  signal rxsyncdone_reg1 : STD_LOGIC;
  signal rxsyncdone_reg2 : STD_LOGIC;
  signal txdlysresetdone_reg1 : STD_LOGIC;
  signal txdlysresetdone_reg2 : STD_LOGIC;
  signal txdlysresetdone_reg3 : STD_LOGIC;
  signal txphaligndone_reg1 : STD_LOGIC;
  signal txphaligndone_reg2 : STD_LOGIC;
  signal txphaligndone_reg3 : STD_LOGIC;
  signal txphinitdone_reg1 : STD_LOGIC;
  signal txphinitdone_reg2 : STD_LOGIC;
  signal txphinitdone_reg3 : STD_LOGIC;
  signal txsync_start_reg1 : STD_LOGIC;
  signal txsync_start_reg2 : STD_LOGIC;
  signal txsync_start_reg3 : STD_LOGIC;
  signal txsyncdone_reg1 : STD_LOGIC;
  signal txsyncdone_reg2 : STD_LOGIC;
  signal txsyncdone_reg3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of gen3_reg1_reg : label is true;
  attribute keep : string;
  attribute keep of gen3_reg1_reg : label is "yes";
  attribute ASYNC_REG of gen3_reg2_reg : label is true;
  attribute keep of gen3_reg2_reg : label is "yes";
  attribute ASYNC_REG of mmcm_lock_reg1_reg : label is true;
  attribute ASYNC_REG of mmcm_lock_reg2_reg : label is true;
  attribute ASYNC_REG of rate_idle_reg1_reg : label is true;
  attribute keep of rate_idle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_idle_reg2_reg : label is true;
  attribute keep of rate_idle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg1_reg : label is true;
  attribute keep of rxcdrlock_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg2_reg : label is true;
  attribute keep of rxcdrlock_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxdlysresetdone_reg1_reg : label is true;
  attribute keep of rxdlysresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxdlysresetdone_reg2_reg : label is true;
  attribute keep of rxdlysresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxelecidle_reg1_reg : label is true;
  attribute keep of rxelecidle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxelecidle_reg2_reg : label is true;
  attribute keep of rxelecidle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_m_reg1_reg : label is true;
  attribute keep of rxphaligndone_m_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_m_reg2_reg : label is true;
  attribute keep of rxphaligndone_m_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_s_reg1_reg : label is true;
  attribute keep of rxphaligndone_s_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_s_reg2_reg : label is true;
  attribute keep of rxphaligndone_s_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsync_donem_reg1_reg : label is true;
  attribute ASYNC_REG of rxsync_donem_reg2_reg : label is true;
  attribute ASYNC_REG of rxsync_start_reg1_reg : label is true;
  attribute keep of rxsync_start_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsync_start_reg2_reg : label is true;
  attribute keep of rxsync_start_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsyncdone_reg1_reg : label is true;
  attribute keep of rxsyncdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsyncdone_reg2_reg : label is true;
  attribute keep of rxsyncdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txdlysresetdone_reg1_reg : label is true;
  attribute ASYNC_REG of txdlysresetdone_reg2_reg : label is true;
  attribute ASYNC_REG of txdlysresetdone_reg3_reg : label is true;
  attribute ASYNC_REG of txphaligndone_reg1_reg : label is true;
  attribute ASYNC_REG of txphaligndone_reg2_reg : label is true;
  attribute ASYNC_REG of txphaligndone_reg3_reg : label is true;
  attribute ASYNC_REG of txphinitdone_reg1_reg : label is true;
  attribute ASYNC_REG of txphinitdone_reg2_reg : label is true;
  attribute ASYNC_REG of txphinitdone_reg3_reg : label is true;
  attribute ASYNC_REG of txsync_start_reg1_reg : label is true;
  attribute ASYNC_REG of txsync_start_reg2_reg : label is true;
  attribute ASYNC_REG of txsync_start_reg3_reg : label is true;
  attribute keep of txsync_start_reg3_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg1_reg : label is true;
  attribute keep of txsyncdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg2_reg : label is true;
  attribute keep of txsyncdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg3_reg : label is true;
  attribute keep of txsyncdone_reg3_reg : label is "yes";
begin
  RST_TXSYNC_DONE(0) <= \^rst_txsync_done\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => gen3_reg1,
      R => clear
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => gen3_reg1,
      Q => gen3_reg2,
      R => clear
    );
\gtp_channel.gtpe2_channel_i_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => O3
    );
\gtp_channel.gtpe2_channel_i_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => O1
    );
\gtp_channel.gtpe2_channel_i_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => O2
    );
mmcm_lock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_MMCM_LOCK,
      Q => mmcm_lock_reg1,
      R => clear
    );
mmcm_lock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => mmcm_lock_reg1,
      Q => mmcm_lock_reg2,
      R => clear
    );
rate_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => RST_RATE_IDLE(0),
      Q => rate_idle_reg1,
      R => clear
    );
rate_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rate_idle_reg1,
      Q => rate_idle_reg2,
      R => clear
    );
rxcdrlock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_RXCDRLOCK,
      Q => rxcdrlock_reg1,
      R => clear
    );
rxcdrlock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxcdrlock_reg1,
      Q => rxcdrlock_reg2,
      R => clear
    );
rxdlysresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_RXDLYSRESETDONE,
      Q => rxdlysresetdone_reg1,
      R => clear
    );
rxdlysresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxdlysresetdone_reg1,
      Q => rxdlysresetdone_reg2,
      R => clear
    );
rxelecidle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => PIPE_RXELECIDLE(0),
      Q => rxelecidle_reg1,
      R => clear
    );
rxelecidle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxelecidle_reg1,
      Q => rxelecidle_reg2,
      R => clear
    );
rxphaligndone_m_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_RXPHALIGNDONE_M,
      Q => rxphaligndone_m_reg1,
      R => clear
    );
rxphaligndone_m_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxphaligndone_m_reg1,
      Q => rxphaligndone_m_reg2,
      R => clear
    );
rxphaligndone_s_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_RXPHALIGNDONE_S,
      Q => rxphaligndone_s_reg1,
      R => clear
    );
rxphaligndone_s_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxphaligndone_s_reg1,
      Q => rxphaligndone_s_reg2,
      R => clear
    );
rxsync_donem_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxsync_donem_reg1,
      R => clear
    );
rxsync_donem_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxsync_donem_reg1,
      Q => rxsync_donem_reg2,
      R => clear
    );
rxsync_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxsync_start_reg1,
      R => clear
    );
rxsync_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxsync_start_reg1,
      Q => rxsync_start_reg2,
      R => clear
    );
rxsyncdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_RXSYNCDONE,
      Q => rxsyncdone_reg1,
      R => clear
    );
rxsyncdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxsyncdone_reg1,
      Q => rxsyncdone_reg2,
      R => clear
    );
txdlysresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_TXDLYSRESETDONE,
      Q => txdlysresetdone_reg1,
      R => clear
    );
txdlysresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txdlysresetdone_reg1,
      Q => txdlysresetdone_reg2,
      R => clear
    );
txdlysresetdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txdlysresetdone_reg2,
      Q => txdlysresetdone_reg3,
      R => clear
    );
txphaligndone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_TXPHALIGNDONE,
      Q => txphaligndone_reg1,
      R => clear
    );
txphaligndone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txphaligndone_reg1,
      Q => txphaligndone_reg2,
      R => clear
    );
txphaligndone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txphaligndone_reg2,
      Q => txphaligndone_reg3,
      R => clear
    );
txphinitdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_TXPHINITDONE,
      Q => txphinitdone_reg1,
      R => clear
    );
txphinitdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txphinitdone_reg1,
      Q => txphinitdone_reg2,
      R => clear
    );
txphinitdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txphinitdone_reg2,
      Q => txphinitdone_reg3,
      R => clear
    );
\txsync_fsm.fsm_tx[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEEB"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      O => \n_0_txsync_fsm.fsm_tx[0]_i_2__1\
    );
\txsync_fsm.fsm_tx[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I3 => txsync_start_reg2,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      O => \n_0_txsync_fsm.fsm_tx[0]_i_3__1\
    );
\txsync_fsm.fsm_tx[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I3 => mmcm_lock_reg2,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      O => \n_0_txsync_fsm.fsm_tx[1]_i_2__1\
    );
\txsync_fsm.fsm_tx[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I2 => txsync_start_reg2,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      O => \n_0_txsync_fsm.fsm_tx[1]_i_3__1\
    );
\txsync_fsm.fsm_tx[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx[2]_i_2__1\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => \n_0_txsync_fsm.fsm_tx[2]_i_1__1\
    );
\txsync_fsm.fsm_tx[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000038380838"
    )
    port map (
      I0 => mmcm_lock_reg2,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I3 => txdlysresetdone_reg2,
      I4 => txdlysresetdone_reg3,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      O => \n_0_txsync_fsm.fsm_tx[2]_i_2__1\
    );
\txsync_fsm.fsm_tx[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx[3]_i_2__1\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I3 => \n_0_txsync_fsm.fsm_tx[3]_i_3__1\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => \n_0_txsync_fsm.fsm_tx[3]_i_1__1\
    );
\txsync_fsm.fsm_tx[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => txdlysresetdone_reg2,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I2 => txdlysresetdone_reg3,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      O => \n_0_txsync_fsm.fsm_tx[3]_i_2__1\
    );
\txsync_fsm.fsm_tx[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007077"
    )
    port map (
      I0 => p_1_in12_in,
      I1 => p_0_in11_in,
      I2 => txphinitdone_reg3,
      I3 => txphinitdone_reg2,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      O => \n_0_txsync_fsm.fsm_tx[3]_i_3__1\
    );
\txsync_fsm.fsm_tx[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005004040"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx[4]_i_2__1\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I3 => \n_0_txsync_fsm.fsm_tx[4]_i_3__0\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => \n_0_txsync_fsm.fsm_tx[4]_i_1__1\
    );
\txsync_fsm.fsm_tx[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007077"
    )
    port map (
      I0 => p_1_in12_in,
      I1 => p_0_in11_in,
      I2 => txphaligndone_reg3,
      I3 => txphaligndone_reg2,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      O => \n_0_txsync_fsm.fsm_tx[4]_i_2__1\
    );
\txsync_fsm.fsm_tx[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040405540"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I1 => p_0_in11_in,
      I2 => p_1_in12_in,
      I3 => txphinitdone_reg2,
      I4 => txphinitdone_reg3,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      O => \n_0_txsync_fsm.fsm_tx[4]_i_3__0\
    );
\txsync_fsm.fsm_tx[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I2 => \n_0_txsync_fsm.fsm_tx[5]_i_2__1\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => \n_0_txsync_fsm.fsm_tx[5]_i_1__1\
    );
\txsync_fsm.fsm_tx[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040405540"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I1 => p_0_in11_in,
      I2 => p_1_in12_in,
      I3 => txphaligndone_reg2,
      I4 => txphaligndone_reg3,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      O => \n_0_txsync_fsm.fsm_tx[5]_i_2__1\
    );
\txsync_fsm.fsm_tx_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx_reg[0]_i_1__1\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      S => clear
    );
\txsync_fsm.fsm_tx_reg[0]_i_1__1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[0]_i_2__1\,
      I1 => \n_0_txsync_fsm.fsm_tx[0]_i_3__1\,
      O => \n_0_txsync_fsm.fsm_tx_reg[0]_i_1__1\,
      S => \n_0_txsync_fsm.fsm_tx_reg[0]\
    );
\txsync_fsm.fsm_tx_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx_reg[1]_i_1__1\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      R => clear
    );
\txsync_fsm.fsm_tx_reg[1]_i_1__1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[1]_i_2__1\,
      I1 => \n_0_txsync_fsm.fsm_tx[1]_i_3__1\,
      O => \n_0_txsync_fsm.fsm_tx_reg[1]_i_1__1\,
      S => \n_0_txsync_fsm.fsm_tx_reg[0]\
    );
\txsync_fsm.fsm_tx_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx[2]_i_1__1\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      R => clear
    );
\txsync_fsm.fsm_tx_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx[3]_i_1__1\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      R => clear
    );
\txsync_fsm.fsm_tx_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx[4]_i_1__1\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      R => clear
    );
\txsync_fsm.fsm_tx_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx[5]_i_1__1\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      R => clear
    );
\txsync_fsm.txsync_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF080800000808"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.txsync_done_i_2__0\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I3 => \n_0_txsync_fsm.txsync_done_i_3__0\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      I5 => \^rst_txsync_done\(0),
      O => \n_0_txsync_fsm.txsync_done_i_1__0\
    );
\txsync_fsm.txsync_done_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      O => \n_0_txsync_fsm.txsync_done_i_2__0\
    );
\txsync_fsm.txsync_done_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I3 => txsync_start_reg2,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      O => \n_0_txsync_fsm.txsync_done_i_3__0\
    );
\txsync_fsm.txsync_done_reg\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.txsync_done_i_1__0\,
      Q => \^rst_txsync_done\(0),
      R => clear
    );
txsync_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_TXSYNC_START,
      Q => txsync_start_reg1,
      R => clear
    );
txsync_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsync_start_reg1,
      Q => txsync_start_reg2,
      R => clear
    );
txsync_start_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsync_start_reg2,
      Q => txsync_start_reg3,
      R => clear
    );
txsyncdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_TXSYNCDONE,
      Q => txsyncdone_reg1,
      R => clear
    );
txsyncdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsyncdone_reg1,
      Q => txsyncdone_reg2,
      R => clear
    );
txsyncdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsyncdone_reg2,
      Q => txsyncdone_reg3,
      R => clear
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pipe_sync_32 is
  port (
    I12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    clear : in STD_LOGIC;
    txsyncallin : in STD_LOGIC;
    I1 : in STD_LOGIC;
    SYNC_TXPHINITDONE : in STD_LOGIC;
    SYNC_TXDLYSRESETDONE : in STD_LOGIC;
    I2 : in STD_LOGIC;
    SYNC_TXSYNC_START : in STD_LOGIC;
    SYNC_RATE_IDLE : in STD_LOGIC;
    PIPE_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_RXCDRLOCK : in STD_LOGIC;
    SYNC_TXSYNCDONE : in STD_LOGIC;
    SYNC_RXDLYSRESETDONE : in STD_LOGIC;
    p_121_out : in STD_LOGIC;
    SYNC_RXPHALIGNDONE_S : in STD_LOGIC;
    SYNC_RXSYNCDONE : in STD_LOGIC;
    user_active_lane : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in11_in : in STD_LOGIC;
    p_1_in12_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_pipe_sync_32 : entity is "v7_pcie_pipe_sync";
end v7_pciev7_pcie_pipe_sync_32;

architecture STRUCTURE of v7_pciev7_pcie_pipe_sync_32 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^i12\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o4\ : STD_LOGIC;
  signal gen3_reg1 : STD_LOGIC;
  signal gen3_reg2 : STD_LOGIC;
  signal mmcm_lock_reg1 : STD_LOGIC;
  signal mmcm_lock_reg2 : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[0]_i_2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[0]_i_3\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[0]_i_4\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[1]_i_2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[1]_i_3\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[2]_i_1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[2]_i_2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[3]_i_1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[3]_i_2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[3]_i_3\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[4]_i_1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[4]_i_2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[5]_i_1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[5]_i_2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[5]_i_3\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[0]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[1]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[2]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[3]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[4]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[5]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txdlyen_i_1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txdlyen_i_2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txdlyen_i_3\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txsync_done_i_1__2\ : STD_LOGIC;
  signal rate_idle_reg1 : STD_LOGIC;
  signal rate_idle_reg2 : STD_LOGIC;
  signal rxcdrlock_reg1 : STD_LOGIC;
  signal rxcdrlock_reg2 : STD_LOGIC;
  signal rxdlysresetdone_reg1 : STD_LOGIC;
  signal rxdlysresetdone_reg2 : STD_LOGIC;
  signal rxelecidle_reg1 : STD_LOGIC;
  signal rxelecidle_reg2 : STD_LOGIC;
  signal rxphaligndone_m_reg1 : STD_LOGIC;
  signal rxphaligndone_m_reg2 : STD_LOGIC;
  signal rxphaligndone_s_reg1 : STD_LOGIC;
  signal rxphaligndone_s_reg2 : STD_LOGIC;
  signal rxsync_donem_reg1 : STD_LOGIC;
  signal rxsync_donem_reg2 : STD_LOGIC;
  signal rxsync_start_reg1 : STD_LOGIC;
  signal rxsync_start_reg2 : STD_LOGIC;
  signal rxsyncdone_reg1 : STD_LOGIC;
  signal rxsyncdone_reg2 : STD_LOGIC;
  signal txdlysresetdone_reg1 : STD_LOGIC;
  signal txdlysresetdone_reg2 : STD_LOGIC;
  signal txdlysresetdone_reg3 : STD_LOGIC;
  signal txphaligndone_reg1 : STD_LOGIC;
  signal txphaligndone_reg2 : STD_LOGIC;
  signal txphaligndone_reg3 : STD_LOGIC;
  signal txphinitdone_reg1 : STD_LOGIC;
  signal txphinitdone_reg2 : STD_LOGIC;
  signal txphinitdone_reg3 : STD_LOGIC;
  signal txsync_start_reg1 : STD_LOGIC;
  signal txsync_start_reg2 : STD_LOGIC;
  signal txsync_start_reg3 : STD_LOGIC;
  signal txsyncdone_reg1 : STD_LOGIC;
  signal txsyncdone_reg2 : STD_LOGIC;
  signal txsyncdone_reg3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of gen3_reg1_reg : label is true;
  attribute keep : string;
  attribute keep of gen3_reg1_reg : label is "yes";
  attribute ASYNC_REG of gen3_reg2_reg : label is true;
  attribute keep of gen3_reg2_reg : label is "yes";
  attribute ASYNC_REG of mmcm_lock_reg1_reg : label is true;
  attribute ASYNC_REG of mmcm_lock_reg2_reg : label is true;
  attribute ASYNC_REG of rate_idle_reg1_reg : label is true;
  attribute keep of rate_idle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_idle_reg2_reg : label is true;
  attribute keep of rate_idle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg1_reg : label is true;
  attribute keep of rxcdrlock_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg2_reg : label is true;
  attribute keep of rxcdrlock_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxdlysresetdone_reg1_reg : label is true;
  attribute keep of rxdlysresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxdlysresetdone_reg2_reg : label is true;
  attribute keep of rxdlysresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxelecidle_reg1_reg : label is true;
  attribute keep of rxelecidle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxelecidle_reg2_reg : label is true;
  attribute keep of rxelecidle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_m_reg1_reg : label is true;
  attribute keep of rxphaligndone_m_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_m_reg2_reg : label is true;
  attribute keep of rxphaligndone_m_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_s_reg1_reg : label is true;
  attribute keep of rxphaligndone_s_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_s_reg2_reg : label is true;
  attribute keep of rxphaligndone_s_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsync_donem_reg1_reg : label is true;
  attribute ASYNC_REG of rxsync_donem_reg2_reg : label is true;
  attribute ASYNC_REG of rxsync_start_reg1_reg : label is true;
  attribute keep of rxsync_start_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsync_start_reg2_reg : label is true;
  attribute keep of rxsync_start_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsyncdone_reg1_reg : label is true;
  attribute keep of rxsyncdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsyncdone_reg2_reg : label is true;
  attribute keep of rxsyncdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txdlysresetdone_reg1_reg : label is true;
  attribute ASYNC_REG of txdlysresetdone_reg2_reg : label is true;
  attribute ASYNC_REG of txdlysresetdone_reg3_reg : label is true;
  attribute ASYNC_REG of txphaligndone_reg1_reg : label is true;
  attribute ASYNC_REG of txphaligndone_reg2_reg : label is true;
  attribute ASYNC_REG of txphaligndone_reg3_reg : label is true;
  attribute ASYNC_REG of txphinitdone_reg1_reg : label is true;
  attribute ASYNC_REG of txphinitdone_reg2_reg : label is true;
  attribute ASYNC_REG of txphinitdone_reg3_reg : label is true;
  attribute ASYNC_REG of txsync_start_reg1_reg : label is true;
  attribute ASYNC_REG of txsync_start_reg2_reg : label is true;
  attribute ASYNC_REG of txsync_start_reg3_reg : label is true;
  attribute keep of txsync_start_reg3_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg1_reg : label is true;
  attribute keep of txsyncdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg2_reg : label is true;
  attribute keep of txsyncdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg3_reg : label is true;
  attribute keep of txsyncdone_reg3_reg : label is "yes";
begin
  I12(0) <= \^i12\(0);
  O4 <= \^o4\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => gen3_reg1,
      R => clear
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => gen3_reg1,
      Q => gen3_reg2,
      R => clear
    );
\gtp_channel.gtpe2_channel_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => O3
    );
\gtp_channel.gtpe2_channel_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => O1
    );
\gtp_channel.gtpe2_channel_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => O2
    );
mmcm_lock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I2,
      Q => mmcm_lock_reg1,
      R => clear
    );
mmcm_lock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => mmcm_lock_reg1,
      Q => mmcm_lock_reg2,
      R => clear
    );
rate_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_RATE_IDLE,
      Q => rate_idle_reg1,
      R => clear
    );
rate_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rate_idle_reg1,
      Q => rate_idle_reg2,
      R => clear
    );
rxcdrlock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_RXCDRLOCK,
      Q => rxcdrlock_reg1,
      R => clear
    );
rxcdrlock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxcdrlock_reg1,
      Q => rxcdrlock_reg2,
      R => clear
    );
rxdlysresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_RXDLYSRESETDONE,
      Q => rxdlysresetdone_reg1,
      R => clear
    );
rxdlysresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxdlysresetdone_reg1,
      Q => rxdlysresetdone_reg2,
      R => clear
    );
rxelecidle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => PIPE_RXELECIDLE(0),
      Q => rxelecidle_reg1,
      R => clear
    );
rxelecidle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxelecidle_reg1,
      Q => rxelecidle_reg2,
      R => clear
    );
rxphaligndone_m_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => p_121_out,
      Q => rxphaligndone_m_reg1,
      R => clear
    );
rxphaligndone_m_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxphaligndone_m_reg1,
      Q => rxphaligndone_m_reg2,
      R => clear
    );
rxphaligndone_s_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_RXPHALIGNDONE_S,
      Q => rxphaligndone_s_reg1,
      R => clear
    );
rxphaligndone_s_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxphaligndone_s_reg1,
      Q => rxphaligndone_s_reg2,
      R => clear
    );
rxsync_donem_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxsync_donem_reg1,
      R => clear
    );
rxsync_donem_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxsync_donem_reg1,
      Q => rxsync_donem_reg2,
      R => clear
    );
rxsync_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxsync_start_reg1,
      R => clear
    );
rxsync_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxsync_start_reg1,
      Q => rxsync_start_reg2,
      R => clear
    );
rxsyncdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_RXSYNCDONE,
      Q => rxsyncdone_reg1,
      R => clear
    );
rxsyncdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxsyncdone_reg1,
      Q => rxsyncdone_reg2,
      R => clear
    );
txdlysresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_TXDLYSRESETDONE,
      Q => txdlysresetdone_reg1,
      R => clear
    );
txdlysresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txdlysresetdone_reg1,
      Q => txdlysresetdone_reg2,
      R => clear
    );
txdlysresetdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txdlysresetdone_reg2,
      Q => txdlysresetdone_reg3,
      R => clear
    );
txphaligndone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsyncallin,
      Q => txphaligndone_reg1,
      R => clear
    );
txphaligndone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txphaligndone_reg1,
      Q => txphaligndone_reg2,
      R => clear
    );
txphaligndone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txphaligndone_reg2,
      Q => txphaligndone_reg3,
      R => clear
    );
txphinitdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_TXPHINITDONE,
      Q => txphinitdone_reg1,
      R => clear
    );
txphinitdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txphinitdone_reg1,
      Q => txphinitdone_reg2,
      R => clear
    );
txphinitdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txphinitdone_reg2,
      Q => txphinitdone_reg3,
      R => clear
    );
\txsync_fsm.fsm_tx[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFF8FFF8FCCB"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[0]_i_4\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      O => \n_0_txsync_fsm.fsm_tx[0]_i_2\
    );
\txsync_fsm.fsm_tx[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I3 => txsync_start_reg2,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      O => \n_0_txsync_fsm.fsm_tx[0]_i_3\
    );
\txsync_fsm.fsm_tx[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8F88"
    )
    port map (
      I0 => p_1_in12_in,
      I1 => p_0_in11_in,
      I2 => txphaligndone_reg3,
      I3 => txphaligndone_reg2,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      O => \n_0_txsync_fsm.fsm_tx[0]_i_4\
    );
\txsync_fsm.fsm_tx[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I3 => mmcm_lock_reg2,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      O => \n_0_txsync_fsm.fsm_tx[1]_i_2\
    );
\txsync_fsm.fsm_tx[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I2 => txsync_start_reg2,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      O => \n_0_txsync_fsm.fsm_tx[1]_i_3\
    );
\txsync_fsm.fsm_tx[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx[2]_i_2\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => \n_0_txsync_fsm.fsm_tx[2]_i_1\
    );
\txsync_fsm.fsm_tx[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000038380838"
    )
    port map (
      I0 => mmcm_lock_reg2,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I3 => txdlysresetdone_reg2,
      I4 => txdlysresetdone_reg3,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      O => \n_0_txsync_fsm.fsm_tx[2]_i_2\
    );
\txsync_fsm.fsm_tx[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx[3]_i_2\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I3 => \n_0_txsync_fsm.fsm_tx[3]_i_3\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => \n_0_txsync_fsm.fsm_tx[3]_i_1\
    );
\txsync_fsm.fsm_tx[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => txdlysresetdone_reg2,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I2 => txdlysresetdone_reg3,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      O => \n_0_txsync_fsm.fsm_tx[3]_i_2\
    );
\txsync_fsm.fsm_tx[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007077"
    )
    port map (
      I0 => p_1_in12_in,
      I1 => p_0_in11_in,
      I2 => txphinitdone_reg3,
      I3 => txphinitdone_reg2,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      O => \n_0_txsync_fsm.fsm_tx[3]_i_3\
    );
\txsync_fsm.fsm_tx[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045404040"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx[5]_i_3\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I3 => \n_0_txsync_fsm.fsm_tx[4]_i_2\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => \n_0_txsync_fsm.fsm_tx[4]_i_1\
    );
\txsync_fsm.fsm_tx[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040405540"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I1 => p_0_in11_in,
      I2 => p_1_in12_in,
      I3 => txphinitdone_reg2,
      I4 => txphinitdone_reg3,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      O => \n_0_txsync_fsm.fsm_tx[4]_i_2\
    );
\txsync_fsm.fsm_tx[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005808"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I1 => \n_0_txsync_fsm.fsm_tx[5]_i_2\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I3 => \n_0_txsync_fsm.fsm_tx[5]_i_3\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => \n_0_txsync_fsm.fsm_tx[5]_i_1\
    );
\txsync_fsm.fsm_tx[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001055"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I1 => txphaligndone_reg3,
      I2 => txphaligndone_reg2,
      I3 => user_active_lane(0),
      I4 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      O => \n_0_txsync_fsm.fsm_tx[5]_i_2\
    );
\txsync_fsm.fsm_tx[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011010000"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I2 => txphaligndone_reg2,
      I3 => txphaligndone_reg3,
      I4 => user_active_lane(0),
      I5 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      O => \n_0_txsync_fsm.fsm_tx[5]_i_3\
    );
\txsync_fsm.fsm_tx_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx_reg[0]_i_1\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      S => clear
    );
\txsync_fsm.fsm_tx_reg[0]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[0]_i_2\,
      I1 => \n_0_txsync_fsm.fsm_tx[0]_i_3\,
      O => \n_0_txsync_fsm.fsm_tx_reg[0]_i_1\,
      S => \n_0_txsync_fsm.fsm_tx_reg[0]\
    );
\txsync_fsm.fsm_tx_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx_reg[1]_i_1\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      R => clear
    );
\txsync_fsm.fsm_tx_reg[1]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[1]_i_2\,
      I1 => \n_0_txsync_fsm.fsm_tx[1]_i_3\,
      O => \n_0_txsync_fsm.fsm_tx_reg[1]_i_1\,
      S => \n_0_txsync_fsm.fsm_tx_reg[0]\
    );
\txsync_fsm.fsm_tx_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx[2]_i_1\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      R => clear
    );
\txsync_fsm.fsm_tx_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx[3]_i_1\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      R => clear
    );
\txsync_fsm.fsm_tx_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx[4]_i_1\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      R => clear
    );
\txsync_fsm.fsm_tx_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx[5]_i_1\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      R => clear
    );
\txsync_fsm.txdlyen_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF080800000808"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.txdlyen_i_2\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I3 => \n_0_txsync_fsm.txdlyen_i_3\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      I5 => \^o4\,
      O => \n_0_txsync_fsm.txdlyen_i_1\
    );
\txsync_fsm.txdlyen_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      O => \n_0_txsync_fsm.txdlyen_i_2\
    );
\txsync_fsm.txdlyen_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I3 => txsync_start_reg2,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      O => \n_0_txsync_fsm.txdlyen_i_3\
    );
\txsync_fsm.txdlyen_reg\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.txdlyen_i_1\,
      Q => \^o4\,
      R => clear
    );
\txsync_fsm.txsync_done_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444744400003000"
    )
    port map (
      I0 => \n_0_txsync_fsm.txdlyen_i_3\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I3 => \n_0_txsync_fsm.fsm_tx[5]_i_2\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I5 => \^i12\(0),
      O => \n_0_txsync_fsm.txsync_done_i_1__2\
    );
\txsync_fsm.txsync_done_reg\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.txsync_done_i_1__2\,
      Q => \^i12\(0),
      R => clear
    );
txsync_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_TXSYNC_START,
      Q => txsync_start_reg1,
      R => clear
    );
txsync_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsync_start_reg1,
      Q => txsync_start_reg2,
      R => clear
    );
txsync_start_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsync_start_reg2,
      Q => txsync_start_reg3,
      R => clear
    );
txsyncdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_TXSYNCDONE,
      Q => txsyncdone_reg1,
      R => clear
    );
txsyncdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsyncdone_reg1,
      Q => txsyncdone_reg2,
      R => clear
    );
txsyncdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsyncdone_reg2,
      Q => txsyncdone_reg3,
      R => clear
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pipe_sync_34 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    I12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    txsyncallin : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    SYNC_TXDLYSRESETDONE : in STD_LOGIC;
    I3 : in STD_LOGIC;
    SYNC_TXSYNC_START : in STD_LOGIC;
    SYNC_RATE_IDLE : in STD_LOGIC;
    PIPE_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_RXCDRLOCK : in STD_LOGIC;
    SYNC_TXSYNCDONE : in STD_LOGIC;
    SYNC_RXDLYSRESETDONE : in STD_LOGIC;
    p_121_out : in STD_LOGIC;
    I4 : in STD_LOGIC;
    SYNC_RXSYNCDONE : in STD_LOGIC;
    p_1_in12_in : in STD_LOGIC;
    p_0_in11_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_pipe_sync_34 : entity is "v7_pcie_pipe_sync";
end v7_pciev7_pcie_pipe_sync_34;

architecture STRUCTURE of v7_pciev7_pcie_pipe_sync_34 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^i12\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gen3_reg1 : STD_LOGIC;
  signal gen3_reg2 : STD_LOGIC;
  signal mmcm_lock_reg1 : STD_LOGIC;
  signal mmcm_lock_reg2 : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[1]_i_3__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[4]_i_3\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[0]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[1]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[2]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[3]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[4]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.fsm_tx_reg[5]\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txsync_done_i_1\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txsync_done_i_2\ : STD_LOGIC;
  signal \n_0_txsync_fsm.txsync_done_i_3\ : STD_LOGIC;
  signal rate_idle_reg1 : STD_LOGIC;
  signal rate_idle_reg2 : STD_LOGIC;
  signal rxcdrlock_reg1 : STD_LOGIC;
  signal rxcdrlock_reg2 : STD_LOGIC;
  signal rxdlysresetdone_reg1 : STD_LOGIC;
  signal rxdlysresetdone_reg2 : STD_LOGIC;
  signal rxelecidle_reg1 : STD_LOGIC;
  signal rxelecidle_reg2 : STD_LOGIC;
  signal rxphaligndone_m_reg1 : STD_LOGIC;
  signal rxphaligndone_m_reg2 : STD_LOGIC;
  signal rxphaligndone_s_reg1 : STD_LOGIC;
  signal rxphaligndone_s_reg2 : STD_LOGIC;
  signal rxsync_donem_reg1 : STD_LOGIC;
  signal rxsync_donem_reg2 : STD_LOGIC;
  signal rxsync_start_reg1 : STD_LOGIC;
  signal rxsync_start_reg2 : STD_LOGIC;
  signal rxsyncdone_reg1 : STD_LOGIC;
  signal rxsyncdone_reg2 : STD_LOGIC;
  signal txdlysresetdone_reg1 : STD_LOGIC;
  signal txdlysresetdone_reg2 : STD_LOGIC;
  signal txdlysresetdone_reg3 : STD_LOGIC;
  signal txphaligndone_reg1 : STD_LOGIC;
  signal txphaligndone_reg2 : STD_LOGIC;
  signal txphaligndone_reg3 : STD_LOGIC;
  signal txphinitdone_reg1 : STD_LOGIC;
  signal txphinitdone_reg2 : STD_LOGIC;
  signal txphinitdone_reg3 : STD_LOGIC;
  signal txsync_start_reg1 : STD_LOGIC;
  signal txsync_start_reg2 : STD_LOGIC;
  signal txsync_start_reg3 : STD_LOGIC;
  signal txsyncdone_reg1 : STD_LOGIC;
  signal txsyncdone_reg2 : STD_LOGIC;
  signal txsyncdone_reg3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of gen3_reg1_reg : label is true;
  attribute keep : string;
  attribute keep of gen3_reg1_reg : label is "yes";
  attribute ASYNC_REG of gen3_reg2_reg : label is true;
  attribute keep of gen3_reg2_reg : label is "yes";
  attribute ASYNC_REG of mmcm_lock_reg1_reg : label is true;
  attribute ASYNC_REG of mmcm_lock_reg2_reg : label is true;
  attribute ASYNC_REG of rate_idle_reg1_reg : label is true;
  attribute keep of rate_idle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rate_idle_reg2_reg : label is true;
  attribute keep of rate_idle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg1_reg : label is true;
  attribute keep of rxcdrlock_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxcdrlock_reg2_reg : label is true;
  attribute keep of rxcdrlock_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxdlysresetdone_reg1_reg : label is true;
  attribute keep of rxdlysresetdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxdlysresetdone_reg2_reg : label is true;
  attribute keep of rxdlysresetdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxelecidle_reg1_reg : label is true;
  attribute keep of rxelecidle_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxelecidle_reg2_reg : label is true;
  attribute keep of rxelecidle_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_m_reg1_reg : label is true;
  attribute keep of rxphaligndone_m_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_m_reg2_reg : label is true;
  attribute keep of rxphaligndone_m_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_s_reg1_reg : label is true;
  attribute keep of rxphaligndone_s_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxphaligndone_s_reg2_reg : label is true;
  attribute keep of rxphaligndone_s_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsync_donem_reg1_reg : label is true;
  attribute ASYNC_REG of rxsync_donem_reg2_reg : label is true;
  attribute ASYNC_REG of rxsync_start_reg1_reg : label is true;
  attribute keep of rxsync_start_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsync_start_reg2_reg : label is true;
  attribute keep of rxsync_start_reg2_reg : label is "yes";
  attribute ASYNC_REG of rxsyncdone_reg1_reg : label is true;
  attribute keep of rxsyncdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of rxsyncdone_reg2_reg : label is true;
  attribute keep of rxsyncdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txdlysresetdone_reg1_reg : label is true;
  attribute ASYNC_REG of txdlysresetdone_reg2_reg : label is true;
  attribute ASYNC_REG of txdlysresetdone_reg3_reg : label is true;
  attribute ASYNC_REG of txphaligndone_reg1_reg : label is true;
  attribute ASYNC_REG of txphaligndone_reg2_reg : label is true;
  attribute ASYNC_REG of txphaligndone_reg3_reg : label is true;
  attribute ASYNC_REG of txphinitdone_reg1_reg : label is true;
  attribute ASYNC_REG of txphinitdone_reg2_reg : label is true;
  attribute ASYNC_REG of txphinitdone_reg3_reg : label is true;
  attribute ASYNC_REG of txsync_start_reg1_reg : label is true;
  attribute ASYNC_REG of txsync_start_reg2_reg : label is true;
  attribute ASYNC_REG of txsync_start_reg3_reg : label is true;
  attribute keep of txsync_start_reg3_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg1_reg : label is true;
  attribute keep of txsyncdone_reg1_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg2_reg : label is true;
  attribute keep of txsyncdone_reg2_reg : label is "yes";
  attribute ASYNC_REG of txsyncdone_reg3_reg : label is true;
  attribute keep of txsyncdone_reg3_reg : label is "yes";
begin
  I12(0) <= \^i12\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => gen3_reg1,
      R => clear
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => gen3_reg1,
      Q => gen3_reg2,
      R => clear
    );
\gtp_channel.gtpe2_channel_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => O3
    );
\gtp_channel.gtpe2_channel_i_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => O1
    );
\gtp_channel.gtpe2_channel_i_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => O2
    );
mmcm_lock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I3,
      Q => mmcm_lock_reg1,
      R => clear
    );
mmcm_lock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => mmcm_lock_reg1,
      Q => mmcm_lock_reg2,
      R => clear
    );
rate_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_RATE_IDLE,
      Q => rate_idle_reg1,
      R => clear
    );
rate_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rate_idle_reg1,
      Q => rate_idle_reg2,
      R => clear
    );
rxcdrlock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_RXCDRLOCK,
      Q => rxcdrlock_reg1,
      R => clear
    );
rxcdrlock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxcdrlock_reg1,
      Q => rxcdrlock_reg2,
      R => clear
    );
rxdlysresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_RXDLYSRESETDONE,
      Q => rxdlysresetdone_reg1,
      R => clear
    );
rxdlysresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxdlysresetdone_reg1,
      Q => rxdlysresetdone_reg2,
      R => clear
    );
rxelecidle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => PIPE_RXELECIDLE(0),
      Q => rxelecidle_reg1,
      R => clear
    );
rxelecidle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxelecidle_reg1,
      Q => rxelecidle_reg2,
      R => clear
    );
rxphaligndone_m_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => p_121_out,
      Q => rxphaligndone_m_reg1,
      R => clear
    );
rxphaligndone_m_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxphaligndone_m_reg1,
      Q => rxphaligndone_m_reg2,
      R => clear
    );
rxphaligndone_s_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I4,
      Q => rxphaligndone_s_reg1,
      R => clear
    );
rxphaligndone_s_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxphaligndone_s_reg1,
      Q => rxphaligndone_s_reg2,
      R => clear
    );
rxsync_donem_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxsync_donem_reg1,
      R => clear
    );
rxsync_donem_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxsync_donem_reg1,
      Q => rxsync_donem_reg2,
      R => clear
    );
rxsync_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxsync_start_reg1,
      R => clear
    );
rxsync_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxsync_start_reg1,
      Q => rxsync_start_reg2,
      R => clear
    );
rxsyncdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_RXSYNCDONE,
      Q => rxsyncdone_reg1,
      R => clear
    );
rxsyncdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxsyncdone_reg1,
      Q => rxsyncdone_reg2,
      R => clear
    );
txdlysresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_TXDLYSRESETDONE,
      Q => txdlysresetdone_reg1,
      R => clear
    );
txdlysresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txdlysresetdone_reg1,
      Q => txdlysresetdone_reg2,
      R => clear
    );
txdlysresetdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txdlysresetdone_reg2,
      Q => txdlysresetdone_reg3,
      R => clear
    );
txphaligndone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsyncallin,
      Q => txphaligndone_reg1,
      R => clear
    );
txphaligndone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txphaligndone_reg1,
      Q => txphaligndone_reg2,
      R => clear
    );
txphaligndone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txphaligndone_reg2,
      Q => txphaligndone_reg3,
      R => clear
    );
txphinitdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I2,
      Q => txphinitdone_reg1,
      R => clear
    );
txphinitdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txphinitdone_reg1,
      Q => txphinitdone_reg2,
      R => clear
    );
txphinitdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txphinitdone_reg2,
      Q => txphinitdone_reg3,
      R => clear
    );
\txsync_fsm.fsm_tx[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEEB"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      O => \n_0_txsync_fsm.fsm_tx[0]_i_2__0\
    );
\txsync_fsm.fsm_tx[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I3 => txsync_start_reg2,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      O => \n_0_txsync_fsm.fsm_tx[0]_i_3__0\
    );
\txsync_fsm.fsm_tx[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I3 => mmcm_lock_reg2,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      O => \n_0_txsync_fsm.fsm_tx[1]_i_2__0\
    );
\txsync_fsm.fsm_tx[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I2 => txsync_start_reg2,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      O => \n_0_txsync_fsm.fsm_tx[1]_i_3__0\
    );
\txsync_fsm.fsm_tx[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx[2]_i_2__0\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => \n_0_txsync_fsm.fsm_tx[2]_i_1__0\
    );
\txsync_fsm.fsm_tx[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000038380838"
    )
    port map (
      I0 => mmcm_lock_reg2,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I3 => txdlysresetdone_reg2,
      I4 => txdlysresetdone_reg3,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      O => \n_0_txsync_fsm.fsm_tx[2]_i_2__0\
    );
\txsync_fsm.fsm_tx[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx[3]_i_2__0\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I3 => \n_0_txsync_fsm.fsm_tx[3]_i_3__0\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => \n_0_txsync_fsm.fsm_tx[3]_i_1__0\
    );
\txsync_fsm.fsm_tx[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => txdlysresetdone_reg2,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I2 => txdlysresetdone_reg3,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      O => \n_0_txsync_fsm.fsm_tx[3]_i_2__0\
    );
\txsync_fsm.fsm_tx[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007077"
    )
    port map (
      I0 => p_1_in12_in,
      I1 => p_0_in11_in,
      I2 => txphinitdone_reg3,
      I3 => txphinitdone_reg2,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      O => \n_0_txsync_fsm.fsm_tx[3]_i_3__0\
    );
\txsync_fsm.fsm_tx[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005004040"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx[4]_i_2__0\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I3 => \n_0_txsync_fsm.fsm_tx[4]_i_3\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => \n_0_txsync_fsm.fsm_tx[4]_i_1__0\
    );
\txsync_fsm.fsm_tx[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007077"
    )
    port map (
      I0 => p_1_in12_in,
      I1 => p_0_in11_in,
      I2 => txphaligndone_reg3,
      I3 => txphaligndone_reg2,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      O => \n_0_txsync_fsm.fsm_tx[4]_i_2__0\
    );
\txsync_fsm.fsm_tx[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040405540"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I1 => p_0_in11_in,
      I2 => p_1_in12_in,
      I3 => txphinitdone_reg2,
      I4 => txphinitdone_reg3,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      O => \n_0_txsync_fsm.fsm_tx[4]_i_3\
    );
\txsync_fsm.fsm_tx[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I2 => \n_0_txsync_fsm.fsm_tx[5]_i_2__0\,
      I3 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      O => \n_0_txsync_fsm.fsm_tx[5]_i_1__0\
    );
\txsync_fsm.fsm_tx[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040405540"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I1 => p_0_in11_in,
      I2 => p_1_in12_in,
      I3 => txphaligndone_reg2,
      I4 => txphaligndone_reg3,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      O => \n_0_txsync_fsm.fsm_tx[5]_i_2__0\
    );
\txsync_fsm.fsm_tx_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx_reg[0]_i_1__0\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      S => clear
    );
\txsync_fsm.fsm_tx_reg[0]_i_1__0\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[0]_i_2__0\,
      I1 => \n_0_txsync_fsm.fsm_tx[0]_i_3__0\,
      O => \n_0_txsync_fsm.fsm_tx_reg[0]_i_1__0\,
      S => \n_0_txsync_fsm.fsm_tx_reg[0]\
    );
\txsync_fsm.fsm_tx_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx_reg[1]_i_1__0\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      R => clear
    );
\txsync_fsm.fsm_tx_reg[1]_i_1__0\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx[1]_i_2__0\,
      I1 => \n_0_txsync_fsm.fsm_tx[1]_i_3__0\,
      O => \n_0_txsync_fsm.fsm_tx_reg[1]_i_1__0\,
      S => \n_0_txsync_fsm.fsm_tx_reg[0]\
    );
\txsync_fsm.fsm_tx_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx[2]_i_1__0\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      R => clear
    );
\txsync_fsm.fsm_tx_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx[3]_i_1__0\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      R => clear
    );
\txsync_fsm.fsm_tx_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx[4]_i_1__0\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      R => clear
    );
\txsync_fsm.fsm_tx_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.fsm_tx[5]_i_1__0\,
      Q => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      R => clear
    );
\txsync_fsm.txsync_done_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF080800000808"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I1 => \n_0_txsync_fsm.txsync_done_i_2\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      I3 => \n_0_txsync_fsm.txsync_done_i_3\,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[0]\,
      I5 => \^i12\(0),
      O => \n_0_txsync_fsm.txsync_done_i_1\
    );
\txsync_fsm.txsync_done_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      O => \n_0_txsync_fsm.txsync_done_i_2\
    );
\txsync_fsm.txsync_done_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_txsync_fsm.fsm_tx_reg[2]\,
      I1 => \n_0_txsync_fsm.fsm_tx_reg[1]\,
      I2 => \n_0_txsync_fsm.fsm_tx_reg[5]\,
      I3 => txsync_start_reg2,
      I4 => \n_0_txsync_fsm.fsm_tx_reg[3]\,
      I5 => \n_0_txsync_fsm.fsm_tx_reg[4]\,
      O => \n_0_txsync_fsm.txsync_done_i_3\
    );
\txsync_fsm.txsync_done_reg\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txsync_fsm.txsync_done_i_1\,
      Q => \^i12\(0),
      R => clear
    );
txsync_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_TXSYNC_START,
      Q => txsync_start_reg1,
      R => clear
    );
txsync_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsync_start_reg1,
      Q => txsync_start_reg2,
      R => clear
    );
txsync_start_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsync_start_reg2,
      Q => txsync_start_reg3,
      R => clear
    );
txsyncdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => SYNC_TXSYNCDONE,
      Q => txsyncdone_reg1,
      R => clear
    );
txsyncdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsyncdone_reg1,
      Q => txsyncdone_reg2,
      R => clear
    );
txsyncdone_reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txsyncdone_reg2,
      Q => txsyncdone_reg3,
      R => clear
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pipe_user is
  port (
    O13 : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    p_1_in12_in : out STD_LOGIC;
    p_0_in11_in : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    USER_OOBCLK : out STD_LOGIC;
    RST_RESETDONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_RXCDRLOCK : out STD_LOGIC;
    O6 : out STD_LOGIC;
    PIPE_PHYSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    PIPE_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_1_in12_in_0 : in STD_LOGIC;
    p_0_in11_in_1 : in STD_LOGIC;
    p_85_out : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    p_83_out : in STD_LOGIC;
    gt_txphinitdone : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RXRESETDONE : in STD_LOGIC;
    USER_TXRESETDONE : in STD_LOGIC;
    PIPE_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_TXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RXSTATUS_IN : in STD_LOGIC;
    USER_RST_IDLE : in STD_LOGIC;
    RST_RATE_IDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RATE_DONE : in STD_LOGIC;
    USER_RXEQ_ADAPT_DONE : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RATE_PHYSTATUS : in STD_LOGIC
  );
end v7_pciev7_pcie_pipe_user;

architecture STRUCTURE of v7_pciev7_pcie_pipe_user is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_gt_rxvalid_q_i_6__0\ : STD_LOGIC;
  signal \n_0_oobclk_div.oobclk_cnt[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_oobclk_div.oobclk_cnt[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_oobclk_div.oobclk_i_1__2\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm[1]_i_4__2\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm_reg[1]\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_resetovrd.reset_cnt[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_resetovrd.reset_cnt[7]_i_3__2\ : STD_LOGIC;
  signal oobclk_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 4 to 4 );
  signal pclk_sel_reg1 : STD_LOGIC;
  signal pclk_sel_reg2 : STD_LOGIC;
  signal rate_done_reg1 : STD_LOGIC;
  signal rate_done_reg2 : STD_LOGIC;
  signal rate_gen3_reg1 : STD_LOGIC;
  signal rate_gen3_reg2 : STD_LOGIC;
  signal rate_idle_reg1 : STD_LOGIC;
  signal rate_idle_reg2 : STD_LOGIC;
  signal rate_rxsync_reg1 : STD_LOGIC;
  signal rate_rxsync_reg2 : STD_LOGIC;
  signal reset : STD_LOGIC_VECTOR ( 7 to 7 );
  signal reset_cnt0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \resetovrd.reset_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal resetovrd_start_reg1 : STD_LOGIC;
  signal resetovrd_start_reg2 : STD_LOGIC;
  signal rst_idle_reg1 : STD_LOGIC;
  signal rst_idle_reg2 : STD_LOGIC;
  signal \rxcdrlock_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxcdrlock_reg1 : STD_LOGIC;
  signal rxcdrlock_reg2 : STD_LOGIC;
  signal rxeq_adapt_done_reg1 : STD_LOGIC;
  signal rxeq_adapt_done_reg2 : STD_LOGIC;
  signal rxresetdone_reg1 : STD_LOGIC;
  signal rxresetdone_reg2 : STD_LOGIC;
  signal rxstatus_reg1 : STD_LOGIC;
  signal rxstatus_reg2 : STD_LOGIC;
  signal \rxvalid_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxvalid_reg1 : STD_LOGIC;
  signal rxvalid_reg2 : STD_LOGIC;
  signal txcompliance_reg1 : STD_LOGIC;
  signal txcompliance_reg2 : STD_LOGIC;
  signal txelecidle_reg1 : STD_LOGIC;
  signal txelecidle_reg2 : STD_LOGIC;
  signal txresetdone_reg1 : STD_LOGIC;
  signal txresetdone_reg2 : STD_LOGIC;
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \oobclk_div.oobclk_cnt[0]_i_1__2\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \oobclk_div.oobclk_cnt[0]_i_1__2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \oobclk_div.oobclk_cnt[1]_i_1__2\ : label is "soft_lutpair36";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of pclk_sel_reg1_reg : label is true;
  attribute ASYNC_REG of pclk_sel_reg2_reg : label is true;
  attribute ASYNC_REG of rate_done_reg1_reg : label is true;
  attribute ASYNC_REG of rate_done_reg2_reg : label is true;
  attribute ASYNC_REG of rate_gen3_reg1_reg : label is true;
  attribute ASYNC_REG of rate_gen3_reg2_reg : label is true;
  attribute ASYNC_REG of rate_idle_reg1_reg : label is true;
  attribute ASYNC_REG of rate_idle_reg2_reg : label is true;
  attribute ASYNC_REG of rate_rxsync_reg1_reg : label is true;
  attribute ASYNC_REG of rate_rxsync_reg2_reg : label is true;
  attribute counter : integer;
  attribute counter of \resetovrd.reset_cnt_reg[0]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[1]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[2]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[3]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[4]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[5]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[6]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[7]\ : label is 22;
  attribute ASYNC_REG of resetovrd_start_reg1_reg : label is true;
  attribute ASYNC_REG of resetovrd_start_reg2_reg : label is true;
  attribute ASYNC_REG of rst_idle_reg1_reg : label is true;
  attribute ASYNC_REG of rst_idle_reg2_reg : label is true;
  attribute counter of \rxcdrlock_cnt_reg[0]\ : label is 23;
  attribute counter of \rxcdrlock_cnt_reg[1]\ : label is 23;
  attribute counter of \rxcdrlock_cnt_reg[2]\ : label is 23;
  attribute counter of \rxcdrlock_cnt_reg[3]\ : label is 23;
  attribute ASYNC_REG of rxcdrlock_reg1_reg : label is true;
  attribute ASYNC_REG of rxcdrlock_reg2_reg : label is true;
  attribute ASYNC_REG of rxeq_adapt_done_reg1_reg : label is true;
  attribute ASYNC_REG of rxeq_adapt_done_reg2_reg : label is true;
  attribute ASYNC_REG of rxresetdone_reg1_reg : label is true;
  attribute ASYNC_REG of rxresetdone_reg2_reg : label is true;
  attribute ASYNC_REG of rxstatus_reg1_reg : label is true;
  attribute ASYNC_REG of rxstatus_reg2_reg : label is true;
  attribute counter of \rxvalid_cnt_reg[0]\ : label is 24;
  attribute counter of \rxvalid_cnt_reg[1]\ : label is 24;
  attribute counter of \rxvalid_cnt_reg[2]\ : label is 24;
  attribute counter of \rxvalid_cnt_reg[3]\ : label is 24;
  attribute ASYNC_REG of rxvalid_reg1_reg : label is true;
  attribute ASYNC_REG of rxvalid_reg2_reg : label is true;
  attribute ASYNC_REG of txcompliance_reg1_reg : label is true;
  attribute ASYNC_REG of txcompliance_reg2_reg : label is true;
  attribute ASYNC_REG of txelecidle_reg1_reg : label is true;
  attribute ASYNC_REG of txelecidle_reg2_reg : label is true;
  attribute ASYNC_REG of txresetdone_reg1_reg : label is true;
  attribute ASYNC_REG of txresetdone_reg2_reg : label is true;
begin
  O1(5 downto 0) <= \^o1\(5 downto 0);
  O2 <= \^o2\;
  Q(0) <= \^q\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gt_rx_phy_status_q_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE0FF"
    )
    port map (
      I0 => rate_idle_reg2,
      I1 => rate_rxsync_reg2,
      I2 => RATE_PHYSTATUS,
      I3 => rst_idle_reg2,
      I4 => rate_done_reg2,
      O => PIPE_PHYSTATUS(0)
    );
\gt_rxvalid_q_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000040004000"
    )
    port map (
      I0 => \n_0_gt_rxvalid_q_i_6__0\,
      I1 => rst_idle_reg2,
      I2 => I1,
      I3 => rate_idle_reg2,
      I4 => I7,
      I5 => PIPE_RXELECIDLE(0),
      O => O13
    );
\gt_rxvalid_q_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(2),
      I1 => \rxvalid_cnt_reg__0\(0),
      I2 => \rxvalid_cnt_reg__0\(1),
      I3 => \rxvalid_cnt_reg__0\(3),
      O => \n_0_gt_rxvalid_q_i_6__0\
    );
\gtp_channel.gtpe2_channel_i_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_resetovrd.fsm_reg[1]\,
      O => O6
    );
\gtp_channel.gtpe2_channel_i_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8000000"
    )
    port map (
      I0 => txelecidle_reg2,
      I1 => txcompliance_reg2,
      I2 => p_7_out,
      I3 => p_1_in12_in_0,
      I4 => p_0_in11_in_1,
      I5 => p_83_out,
      O => O4
    );
\gtp_channel.gtpe2_channel_i_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8000000"
    )
    port map (
      I0 => txelecidle_reg2,
      I1 => txcompliance_reg2,
      I2 => p_9_out,
      I3 => p_1_in12_in_0,
      I4 => p_0_in11_in_1,
      I5 => p_85_out,
      O => O3
    );
\oobclk_div.oobclk_cnt[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => oobclk_cnt(0),
      O => \n_0_oobclk_div.oobclk_cnt[0]_i_1__2\
    );
\oobclk_div.oobclk_cnt[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => oobclk_cnt(0),
      I1 => oobclk_cnt(1),
      O => \n_0_oobclk_div.oobclk_cnt[1]_i_1__2\
    );
\oobclk_div.oobclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_oobclk_div.oobclk_cnt[0]_i_1__2\,
      Q => oobclk_cnt(0),
      R => clear
    );
\oobclk_div.oobclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_oobclk_div.oobclk_cnt[1]_i_1__2\,
      Q => oobclk_cnt(1),
      R => clear
    );
\oobclk_div.oobclk_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => oobclk_cnt(1),
      I1 => pclk_sel_reg2,
      I2 => oobclk_cnt(0),
      O => \n_0_oobclk_div.oobclk_i_1__2\
    );
\oobclk_div.oobclk_reg\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_oobclk_div.oobclk_i_1__2\,
      Q => USER_OOBCLK,
      R => clear
    );
pclk_sel_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => D(0),
      Q => pclk_sel_reg1,
      R => clear
    );
pclk_sel_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => pclk_sel_reg1,
      Q => pclk_sel_reg2,
      R => clear
    );
\pipe_lane[3].pipe_user_ii_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => txcompliance_reg2,
      O => p_0_in11_in
    );
\pipe_lane[3].pipe_user_ii_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => txelecidle_reg2,
      O => p_1_in12_in
    );
\pipe_lane[3].pipe_user_ii_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rst_idle_reg2,
      O => p_2_in
    );
rate_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => USER_RATE_DONE,
      Q => rate_done_reg1,
      R => SR(0)
    );
rate_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rate_done_reg1,
      Q => rate_done_reg2,
      R => SR(0)
    );
rate_gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rate_gen3_reg1,
      R => SR(0)
    );
rate_gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rate_gen3_reg1,
      Q => rate_gen3_reg2,
      R => SR(0)
    );
rate_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => RST_RATE_IDLE(0),
      Q => rate_idle_reg1,
      R => SR(0)
    );
rate_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rate_idle_reg1,
      Q => rate_idle_reg2,
      R => SR(0)
    );
rate_rxsync_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rate_rxsync_reg1,
      R => SR(0)
    );
rate_rxsync_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rate_rxsync_reg1,
      Q => rate_rxsync_reg2,
      R => SR(0)
    );
\resetdone_reg1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rxresetdone_reg2,
      I1 => txresetdone_reg2,
      O => RST_RESETDONE(0)
    );
\resetovrd.fsm[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50FC5FFC"
    )
    port map (
      I0 => \n_0_resetovrd.fsm[1]_i_2__2\,
      I1 => resetovrd_start_reg2,
      I2 => \n_0_resetovrd.fsm_reg[1]\,
      I3 => \^q\(0),
      I4 => \^o2\,
      O => \n_0_resetovrd.fsm[0]_i_1__2\
    );
\resetovrd.fsm[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"74CC"
    )
    port map (
      I0 => \n_0_resetovrd.fsm[1]_i_2__2\,
      I1 => \n_0_resetovrd.fsm_reg[1]\,
      I2 => \^o2\,
      I3 => \^q\(0),
      O => \n_0_resetovrd.fsm[1]_i_1__2\
    );
\resetovrd.fsm[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \^o1\(0),
      I1 => \^o1\(1),
      I2 => \^o1\(2),
      I3 => \n_0_resetovrd.fsm[1]_i_4__2\,
      O => \n_0_resetovrd.fsm[1]_i_2__2\
    );
\resetovrd.fsm[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_resetovrd.reset_cnt[7]_i_3__2\,
      I1 => \resetovrd.reset_cnt_reg__0\(6),
      I2 => \resetovrd.reset_cnt_reg__0\(7),
      I3 => \resetovrd.reset_cnt_reg__0\(4),
      I4 => \resetovrd.reset_cnt_reg__0\(5),
      O => \^o2\
    );
\resetovrd.fsm[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \^o1\(5),
      I1 => p_3_in(4),
      I2 => rxresetdone_reg2,
      I3 => \^o1\(4),
      I4 => reset(7),
      I5 => \^o1\(3),
      O => \n_0_resetovrd.fsm[1]_i_4__2\
    );
\resetovrd.fsm_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.fsm[0]_i_1__2\,
      Q => \^q\(0),
      R => clear
    );
\resetovrd.fsm_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.fsm[1]_i_1__2\,
      Q => \n_0_resetovrd.fsm_reg[1]\,
      R => clear
    );
\resetovrd.reset[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15551100"
    )
    port map (
      I0 => clear,
      I1 => \^q\(0),
      I2 => \^o2\,
      I3 => \n_0_resetovrd.fsm_reg[1]\,
      I4 => \^o1\(0),
      O => \n_0_resetovrd.reset[0]_i_1__2\
    );
\resetovrd.reset[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \^o2\,
      I2 => \^q\(0),
      I3 => \^o1\(0),
      I4 => \^o1\(1),
      O => \n_0_resetovrd.reset[1]_i_1__2\
    );
\resetovrd.reset[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \^o2\,
      I2 => \^q\(0),
      I3 => \^o1\(1),
      I4 => \^o1\(2),
      O => \n_0_resetovrd.reset[2]_i_1__2\
    );
\resetovrd.reset[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \^o2\,
      I2 => \^q\(0),
      I3 => \^o1\(2),
      I4 => p_3_in(4),
      O => \n_0_resetovrd.reset[3]_i_1__2\
    );
\resetovrd.reset[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \^o2\,
      I2 => \^q\(0),
      I3 => p_3_in(4),
      I4 => \^o1\(3),
      O => \n_0_resetovrd.reset[4]_i_1__2\
    );
\resetovrd.reset[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \^o2\,
      I2 => \^q\(0),
      I3 => \^o1\(3),
      I4 => \^o1\(4),
      O => \n_0_resetovrd.reset[5]_i_1__2\
    );
\resetovrd.reset[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \^o2\,
      I2 => \^q\(0),
      I3 => \^o1\(4),
      I4 => \^o1\(5),
      O => \n_0_resetovrd.reset[6]_i_1__2\
    );
\resetovrd.reset[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \^o2\,
      I2 => \^q\(0),
      I3 => \^o1\(5),
      I4 => reset(7),
      O => \n_0_resetovrd.reset[7]_i_1__2\
    );
\resetovrd.reset_cnt[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(0),
      O => reset_cnt0(0)
    );
\resetovrd.reset_cnt[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(0),
      I1 => \resetovrd.reset_cnt_reg__0\(1),
      O => \n_0_resetovrd.reset_cnt[1]_i_1__2\
    );
\resetovrd.reset_cnt[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(2),
      I1 => \resetovrd.reset_cnt_reg__0\(1),
      I2 => \resetovrd.reset_cnt_reg__0\(0),
      O => reset_cnt0(2)
    );
\resetovrd.reset_cnt[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(3),
      I1 => \resetovrd.reset_cnt_reg__0\(2),
      I2 => \resetovrd.reset_cnt_reg__0\(0),
      I3 => \resetovrd.reset_cnt_reg__0\(1),
      O => reset_cnt0(3)
    );
\resetovrd.reset_cnt[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(4),
      I1 => \resetovrd.reset_cnt_reg__0\(2),
      I2 => \resetovrd.reset_cnt_reg__0\(3),
      I3 => \resetovrd.reset_cnt_reg__0\(0),
      I4 => \resetovrd.reset_cnt_reg__0\(1),
      O => reset_cnt0(4)
    );
\resetovrd.reset_cnt[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(5),
      I1 => \resetovrd.reset_cnt_reg__0\(4),
      I2 => \resetovrd.reset_cnt_reg__0\(1),
      I3 => \resetovrd.reset_cnt_reg__0\(0),
      I4 => \resetovrd.reset_cnt_reg__0\(3),
      I5 => \resetovrd.reset_cnt_reg__0\(2),
      O => reset_cnt0(5)
    );
\resetovrd.reset_cnt[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(6),
      I1 => \resetovrd.reset_cnt_reg__0\(4),
      I2 => \resetovrd.reset_cnt_reg__0\(5),
      I3 => \n_0_resetovrd.reset_cnt[7]_i_3__2\,
      O => reset_cnt0(6)
    );
\resetovrd.reset_cnt[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA9A"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(7),
      I1 => \resetovrd.reset_cnt_reg__0\(6),
      I2 => \n_0_resetovrd.reset_cnt[7]_i_3__2\,
      I3 => \resetovrd.reset_cnt_reg__0\(5),
      I4 => \resetovrd.reset_cnt_reg__0\(4),
      O => reset_cnt0(7)
    );
\resetovrd.reset_cnt[7]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(1),
      I1 => \resetovrd.reset_cnt_reg__0\(0),
      I2 => \resetovrd.reset_cnt_reg__0\(3),
      I3 => \resetovrd.reset_cnt_reg__0\(2),
      O => \n_0_resetovrd.reset_cnt[7]_i_3__2\
    );
\resetovrd.reset_cnt_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => reset_cnt0(0),
      Q => \resetovrd.reset_cnt_reg__0\(0),
      S => I4(0)
    );
\resetovrd.reset_cnt_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset_cnt[1]_i_1__2\,
      Q => \resetovrd.reset_cnt_reg__0\(1),
      S => I4(0)
    );
\resetovrd.reset_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => reset_cnt0(2),
      Q => \resetovrd.reset_cnt_reg__0\(2),
      S => I4(0)
    );
\resetovrd.reset_cnt_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => reset_cnt0(3),
      Q => \resetovrd.reset_cnt_reg__0\(3),
      S => I4(0)
    );
\resetovrd.reset_cnt_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => reset_cnt0(4),
      Q => \resetovrd.reset_cnt_reg__0\(4),
      S => I4(0)
    );
\resetovrd.reset_cnt_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => reset_cnt0(5),
      Q => \resetovrd.reset_cnt_reg__0\(5),
      S => I4(0)
    );
\resetovrd.reset_cnt_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => reset_cnt0(6),
      Q => \resetovrd.reset_cnt_reg__0\(6),
      S => I4(0)
    );
\resetovrd.reset_cnt_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => reset_cnt0(7),
      Q => \resetovrd.reset_cnt_reg__0\(7),
      R => I4(0)
    );
\resetovrd.reset_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[0]_i_1__2\,
      Q => \^o1\(0),
      R => \<const0>\
    );
\resetovrd.reset_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[1]_i_1__2\,
      Q => \^o1\(1),
      R => clear
    );
\resetovrd.reset_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[2]_i_1__2\,
      Q => \^o1\(2),
      R => clear
    );
\resetovrd.reset_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[3]_i_1__2\,
      Q => p_3_in(4),
      R => clear
    );
\resetovrd.reset_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[4]_i_1__2\,
      Q => \^o1\(3),
      R => clear
    );
\resetovrd.reset_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[5]_i_1__2\,
      Q => \^o1\(4),
      R => clear
    );
\resetovrd.reset_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[6]_i_1__2\,
      Q => \^o1\(5),
      R => clear
    );
\resetovrd.reset_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[7]_i_1__2\,
      Q => reset(7),
      R => clear
    );
resetovrd_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => resetovrd_start_reg1,
      R => clear
    );
resetovrd_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => resetovrd_start_reg1,
      Q => resetovrd_start_reg2,
      R => clear
    );
rst_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => USER_RST_IDLE,
      Q => rst_idle_reg1,
      R => SR(0)
    );
rst_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rst_idle_reg1,
      Q => rst_idle_reg2,
      R => SR(0)
    );
\rxcdrlock_cnt[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A0A0A0A"
    )
    port map (
      I0 => rxcdrlock_reg2,
      I1 => \rxcdrlock_cnt_reg__0\(2),
      I2 => \rxcdrlock_cnt_reg__0\(0),
      I3 => \rxcdrlock_cnt_reg__0\(1),
      I4 => \rxcdrlock_cnt_reg__0\(3),
      O => \p_0_in__0\(0)
    );
\rxcdrlock_cnt[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8282828"
    )
    port map (
      I0 => rxcdrlock_reg2,
      I1 => \rxcdrlock_cnt_reg__0\(0),
      I2 => \rxcdrlock_cnt_reg__0\(1),
      I3 => \rxcdrlock_cnt_reg__0\(2),
      I4 => \rxcdrlock_cnt_reg__0\(3),
      O => \p_0_in__0\(1)
    );
\rxcdrlock_cnt[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8CCCC000"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0\(3),
      I1 => rxcdrlock_reg2,
      I2 => \rxcdrlock_cnt_reg__0\(1),
      I3 => \rxcdrlock_cnt_reg__0\(0),
      I4 => \rxcdrlock_cnt_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\rxcdrlock_cnt[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
    port map (
      I0 => rxcdrlock_reg2,
      I1 => \rxcdrlock_cnt_reg__0\(3),
      I2 => \rxcdrlock_cnt_reg__0\(1),
      I3 => \rxcdrlock_cnt_reg__0\(0),
      I4 => \rxcdrlock_cnt_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\rxcdrlock_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0\(0),
      Q => \rxcdrlock_cnt_reg__0\(0),
      R => clear
    );
\rxcdrlock_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0\(1),
      Q => \rxcdrlock_cnt_reg__0\(1),
      R => clear
    );
\rxcdrlock_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0\(2),
      Q => \rxcdrlock_cnt_reg__0\(2),
      R => clear
    );
\rxcdrlock_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0\(3),
      Q => \rxcdrlock_cnt_reg__0\(3),
      R => clear
    );
\rxcdrlock_reg1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => I3,
      I1 => \rxcdrlock_cnt_reg__0\(3),
      I2 => \rxcdrlock_cnt_reg__0\(1),
      I3 => \rxcdrlock_cnt_reg__0\(0),
      I4 => \rxcdrlock_cnt_reg__0\(2),
      O => SYNC_RXCDRLOCK
    );
rxcdrlock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => I3,
      Q => rxcdrlock_reg1,
      R => clear
    );
rxcdrlock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rxcdrlock_reg1,
      Q => rxcdrlock_reg2,
      R => clear
    );
rxeq_adapt_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => USER_RXEQ_ADAPT_DONE,
      Q => rxeq_adapt_done_reg1,
      R => clear
    );
rxeq_adapt_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rxeq_adapt_done_reg1,
      Q => rxeq_adapt_done_reg2,
      R => clear
    );
rxresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => USER_RXRESETDONE,
      Q => rxresetdone_reg1,
      R => clear
    );
rxresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rxresetdone_reg1,
      Q => rxresetdone_reg2,
      R => clear
    );
rxstatus_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => USER_RXSTATUS_IN,
      Q => rxstatus_reg1,
      R => SR(0)
    );
rxstatus_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rxstatus_reg1,
      Q => rxstatus_reg2,
      R => SR(0)
    );
\rxvalid_cnt[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000D5550000"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(0),
      I1 => \rxvalid_cnt_reg__0\(3),
      I2 => \rxvalid_cnt_reg__0\(1),
      I3 => \rxvalid_cnt_reg__0\(2),
      I4 => rxvalid_reg2,
      I5 => rxstatus_reg2,
      O => \p_0_in__0__0\(0)
    );
\rxvalid_cnt[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000E6660000"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(0),
      I1 => \rxvalid_cnt_reg__0\(1),
      I2 => \rxvalid_cnt_reg__0\(3),
      I3 => \rxvalid_cnt_reg__0\(2),
      I4 => rxvalid_reg2,
      I5 => rxstatus_reg2,
      O => \p_0_in__0__0\(1)
    );
\rxvalid_cnt[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000EA6A0000"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(2),
      I1 => \rxvalid_cnt_reg__0\(1),
      I2 => \rxvalid_cnt_reg__0\(0),
      I3 => \rxvalid_cnt_reg__0\(3),
      I4 => rxvalid_reg2,
      I5 => rxstatus_reg2,
      O => \p_0_in__0__0\(2)
    );
\rxvalid_cnt[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555400000000000"
    )
    port map (
      I0 => rxstatus_reg2,
      I1 => \rxvalid_cnt_reg__0\(2),
      I2 => \rxvalid_cnt_reg__0\(0),
      I3 => \rxvalid_cnt_reg__0\(1),
      I4 => \rxvalid_cnt_reg__0\(3),
      I5 => rxvalid_reg2,
      O => \p_0_in__0__0\(3)
    );
\rxvalid_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0__0\(0),
      Q => \rxvalid_cnt_reg__0\(0),
      R => SR(0)
    );
\rxvalid_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0__0\(1),
      Q => \rxvalid_cnt_reg__0\(1),
      R => SR(0)
    );
\rxvalid_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0__0\(2),
      Q => \rxvalid_cnt_reg__0\(2),
      R => SR(0)
    );
\rxvalid_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0__0\(3),
      Q => \rxvalid_cnt_reg__0\(3),
      R => SR(0)
    );
rxvalid_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => I1,
      Q => rxvalid_reg1,
      R => SR(0)
    );
rxvalid_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rxvalid_reg1,
      Q => rxvalid_reg2,
      R => SR(0)
    );
txcompliance_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => PIPE_TXCOMPLIANCE(0),
      Q => txcompliance_reg1,
      R => clear
    );
txcompliance_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => txcompliance_reg1,
      Q => txcompliance_reg2,
      R => clear
    );
txelecidle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => PIPE_TXELECIDLE(0),
      Q => txelecidle_reg1,
      R => clear
    );
txelecidle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => txelecidle_reg1,
      Q => txelecidle_reg2,
      R => clear
    );
txphinitdone_reg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8000000"
    )
    port map (
      I0 => txelecidle_reg2,
      I1 => txcompliance_reg2,
      I2 => gt_txphinitdone(1),
      I3 => p_1_in12_in_0,
      I4 => p_0_in11_in_1,
      I5 => gt_txphinitdone(0),
      O => O5
    );
txresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => USER_TXRESETDONE,
      Q => txresetdone_reg1,
      R => clear
    );
txresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => txresetdone_reg1,
      Q => txresetdone_reg2,
      R => clear
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pipe_user_20 is
  port (
    O12 : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SYNC_TXPHALIGNDONE : out STD_LOGIC;
    p_0_in11_in : out STD_LOGIC;
    p_1_in12_in : out STD_LOGIC;
    rxsyncallin : out STD_LOGIC;
    SYNC_TXPHINITDONE : out STD_LOGIC;
    USER_OOBCLK : out STD_LOGIC;
    RST_RESETDONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_RXCDRLOCK : out STD_LOGIC;
    O2 : out STD_LOGIC;
    PIPE_PHYSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    PIPE_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_123_out : in STD_LOGIC;
    user_active_lane : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_47_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    SYNC_RXPHALIGNDONE_M : in STD_LOGIC;
    p_45_out : in STD_LOGIC;
    I3 : in STD_LOGIC;
    gt_txphinitdone : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    O10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RXRESETDONE : in STD_LOGIC;
    USER_TXRESETDONE : in STD_LOGIC;
    PIPE_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_TXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RXSTATUS_IN : in STD_LOGIC;
    USER_RST_IDLE : in STD_LOGIC;
    RST_RATE_IDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RATE_DONE : in STD_LOGIC;
    USER_RXEQ_ADAPT_DONE : in STD_LOGIC;
    RST_PHYSTATUS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_pipe_user_20 : entity is "v7_pcie_pipe_user";
end v7_pciev7_pcie_pipe_user_20;

architecture STRUCTURE of v7_pciev7_pcie_pipe_user_20 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal n_0_gt_rxvalid_q_i_4 : STD_LOGIC;
  signal \n_0_oobclk_div.oobclk_cnt[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_oobclk_div.oobclk_cnt[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_oobclk_div.oobclk_i_1__1\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm[1]_i_3__1\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm[1]_i_4__1\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm_reg[0]\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm_reg[1]\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_resetovrd.reset_cnt[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_resetovrd.reset_cnt[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_resetovrd.reset_cnt[7]_i_3__1\ : STD_LOGIC;
  signal oobclk_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 4 to 4 );
  signal pclk_sel_reg1 : STD_LOGIC;
  signal pclk_sel_reg2 : STD_LOGIC;
  signal rate_done_reg1 : STD_LOGIC;
  signal rate_done_reg2 : STD_LOGIC;
  signal rate_gen3_reg1 : STD_LOGIC;
  signal rate_gen3_reg2 : STD_LOGIC;
  signal rate_idle_reg1 : STD_LOGIC;
  signal rate_idle_reg2 : STD_LOGIC;
  signal rate_rxsync_reg1 : STD_LOGIC;
  signal rate_rxsync_reg2 : STD_LOGIC;
  signal reset : STD_LOGIC_VECTOR ( 7 to 7 );
  signal reset_cnt0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \resetovrd.reset_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal resetovrd_start_reg1 : STD_LOGIC;
  signal resetovrd_start_reg2 : STD_LOGIC;
  signal rst_idle_reg1 : STD_LOGIC;
  signal rst_idle_reg2 : STD_LOGIC;
  signal \rxcdrlock_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxcdrlock_reg1 : STD_LOGIC;
  signal rxcdrlock_reg2 : STD_LOGIC;
  signal rxeq_adapt_done_reg1 : STD_LOGIC;
  signal rxeq_adapt_done_reg2 : STD_LOGIC;
  signal rxresetdone_reg1 : STD_LOGIC;
  signal rxresetdone_reg2 : STD_LOGIC;
  signal rxstatus_reg1 : STD_LOGIC;
  signal rxstatus_reg2 : STD_LOGIC;
  signal \rxvalid_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxvalid_reg1 : STD_LOGIC;
  signal rxvalid_reg2 : STD_LOGIC;
  signal txcompliance_reg1 : STD_LOGIC;
  signal txcompliance_reg2 : STD_LOGIC;
  signal txelecidle_reg1 : STD_LOGIC;
  signal txelecidle_reg2 : STD_LOGIC;
  signal txresetdone_reg1 : STD_LOGIC;
  signal txresetdone_reg2 : STD_LOGIC;
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \oobclk_div.oobclk_cnt[0]_i_1__1\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \oobclk_div.oobclk_cnt[0]_i_1__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \oobclk_div.oobclk_cnt[1]_i_1__1\ : label is "soft_lutpair42";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of pclk_sel_reg1_reg : label is true;
  attribute ASYNC_REG of pclk_sel_reg2_reg : label is true;
  attribute ASYNC_REG of rate_done_reg1_reg : label is true;
  attribute ASYNC_REG of rate_done_reg2_reg : label is true;
  attribute ASYNC_REG of rate_gen3_reg1_reg : label is true;
  attribute ASYNC_REG of rate_gen3_reg2_reg : label is true;
  attribute ASYNC_REG of rate_idle_reg1_reg : label is true;
  attribute ASYNC_REG of rate_idle_reg2_reg : label is true;
  attribute ASYNC_REG of rate_rxsync_reg1_reg : label is true;
  attribute ASYNC_REG of rate_rxsync_reg2_reg : label is true;
  attribute counter : integer;
  attribute counter of \resetovrd.reset_cnt_reg[0]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[1]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[2]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[3]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[4]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[5]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[6]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[7]\ : label is 22;
  attribute ASYNC_REG of resetovrd_start_reg1_reg : label is true;
  attribute ASYNC_REG of resetovrd_start_reg2_reg : label is true;
  attribute ASYNC_REG of rst_idle_reg1_reg : label is true;
  attribute ASYNC_REG of rst_idle_reg2_reg : label is true;
  attribute counter of \rxcdrlock_cnt_reg[0]\ : label is 23;
  attribute counter of \rxcdrlock_cnt_reg[1]\ : label is 23;
  attribute counter of \rxcdrlock_cnt_reg[2]\ : label is 23;
  attribute counter of \rxcdrlock_cnt_reg[3]\ : label is 23;
  attribute ASYNC_REG of rxcdrlock_reg1_reg : label is true;
  attribute ASYNC_REG of rxcdrlock_reg2_reg : label is true;
  attribute ASYNC_REG of rxeq_adapt_done_reg1_reg : label is true;
  attribute ASYNC_REG of rxeq_adapt_done_reg2_reg : label is true;
  attribute ASYNC_REG of rxresetdone_reg1_reg : label is true;
  attribute ASYNC_REG of rxresetdone_reg2_reg : label is true;
  attribute ASYNC_REG of rxstatus_reg1_reg : label is true;
  attribute ASYNC_REG of rxstatus_reg2_reg : label is true;
  attribute counter of \rxvalid_cnt_reg[0]\ : label is 24;
  attribute counter of \rxvalid_cnt_reg[1]\ : label is 24;
  attribute counter of \rxvalid_cnt_reg[2]\ : label is 24;
  attribute counter of \rxvalid_cnt_reg[3]\ : label is 24;
  attribute ASYNC_REG of rxvalid_reg1_reg : label is true;
  attribute ASYNC_REG of rxvalid_reg2_reg : label is true;
  attribute ASYNC_REG of txcompliance_reg1_reg : label is true;
  attribute ASYNC_REG of txcompliance_reg2_reg : label is true;
  attribute ASYNC_REG of txelecidle_reg1_reg : label is true;
  attribute ASYNC_REG of txelecidle_reg2_reg : label is true;
  attribute ASYNC_REG of txresetdone_reg1_reg : label is true;
  attribute ASYNC_REG of txresetdone_reg2_reg : label is true;
begin
  O1(5 downto 0) <= \^o1\(5 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gt_rx_phy_status_q_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE0FF"
    )
    port map (
      I0 => rate_idle_reg2,
      I1 => rate_rxsync_reg2,
      I2 => RST_PHYSTATUS(0),
      I3 => rst_idle_reg2,
      I4 => rate_done_reg2,
      O => PIPE_PHYSTATUS(0)
    );
\gt_rxvalid_q_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000040004000"
    )
    port map (
      I0 => n_0_gt_rxvalid_q_i_4,
      I1 => rst_idle_reg2,
      I2 => I1,
      I3 => rate_idle_reg2,
      I4 => I6,
      I5 => PIPE_RXELECIDLE(0),
      O => O12
    );
gt_rxvalid_q_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(2),
      I1 => \rxvalid_cnt_reg__0\(0),
      I2 => \rxvalid_cnt_reg__0\(1),
      I3 => \rxvalid_cnt_reg__0\(3),
      O => n_0_gt_rxvalid_q_i_4
    );
\gtp_channel.gtpe2_channel_i_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[0]\,
      I1 => \n_0_resetovrd.fsm_reg[1]\,
      O => O2
    );
\gtp_channel.gtpe2_channel_i_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB0B0B000000000"
    )
    port map (
      I0 => SYNC_RXPHALIGNDONE_M,
      I1 => user_active_lane(0),
      I2 => p_45_out,
      I3 => txcompliance_reg2,
      I4 => txelecidle_reg2,
      I5 => I3,
      O => rxsyncallin
    );
\gtp_channel.gtpe2_channel_i_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB0B0B000000000"
    )
    port map (
      I0 => p_123_out,
      I1 => user_active_lane(0),
      I2 => p_47_out,
      I3 => txcompliance_reg2,
      I4 => txelecidle_reg2,
      I5 => I2,
      O => SYNC_TXPHALIGNDONE
    );
\oobclk_div.oobclk_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => oobclk_cnt(0),
      O => \n_0_oobclk_div.oobclk_cnt[0]_i_1__1\
    );
\oobclk_div.oobclk_cnt[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => oobclk_cnt(0),
      I1 => oobclk_cnt(1),
      O => \n_0_oobclk_div.oobclk_cnt[1]_i_1__1\
    );
\oobclk_div.oobclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => \n_0_oobclk_div.oobclk_cnt[0]_i_1__1\,
      Q => oobclk_cnt(0),
      R => clear
    );
\oobclk_div.oobclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => \n_0_oobclk_div.oobclk_cnt[1]_i_1__1\,
      Q => oobclk_cnt(1),
      R => clear
    );
\oobclk_div.oobclk_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => oobclk_cnt(1),
      I1 => pclk_sel_reg2,
      I2 => oobclk_cnt(0),
      O => \n_0_oobclk_div.oobclk_i_1__1\
    );
\oobclk_div.oobclk_reg\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => \n_0_oobclk_div.oobclk_i_1__1\,
      Q => USER_OOBCLK,
      R => clear
    );
pclk_sel_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => O10(0),
      Q => pclk_sel_reg1,
      R => clear
    );
pclk_sel_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => pclk_sel_reg1,
      Q => pclk_sel_reg2,
      R => clear
    );
\pipe_lane[2].pipe_user_ii_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => txcompliance_reg2,
      O => p_0_in11_in
    );
\pipe_lane[2].pipe_user_ii_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => txelecidle_reg2,
      O => p_1_in12_in
    );
\pipe_lane[2].pipe_user_ii_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rst_idle_reg2,
      O => p_2_in
    );
rate_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => USER_RATE_DONE,
      Q => rate_done_reg1,
      R => SR(0)
    );
rate_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => rate_done_reg1,
      Q => rate_done_reg2,
      R => SR(0)
    );
rate_gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rate_gen3_reg1,
      R => SR(0)
    );
rate_gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => rate_gen3_reg1,
      Q => rate_gen3_reg2,
      R => SR(0)
    );
rate_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => RST_RATE_IDLE(0),
      Q => rate_idle_reg1,
      R => SR(0)
    );
rate_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => rate_idle_reg1,
      Q => rate_idle_reg2,
      R => SR(0)
    );
rate_rxsync_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rate_rxsync_reg1,
      R => SR(0)
    );
rate_rxsync_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => rate_rxsync_reg1,
      Q => rate_rxsync_reg2,
      R => SR(0)
    );
\resetdone_reg1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rxresetdone_reg2,
      I1 => txresetdone_reg2,
      O => RST_RESETDONE(0)
    );
\resetovrd.fsm[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50FC5FFC"
    )
    port map (
      I0 => \n_0_resetovrd.fsm[1]_i_2__1\,
      I1 => resetovrd_start_reg2,
      I2 => \n_0_resetovrd.fsm_reg[1]\,
      I3 => \n_0_resetovrd.fsm_reg[0]\,
      I4 => \n_0_resetovrd.fsm[1]_i_3__1\,
      O => \n_0_resetovrd.fsm[0]_i_1__1\
    );
\resetovrd.fsm[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"74CC"
    )
    port map (
      I0 => \n_0_resetovrd.fsm[1]_i_2__1\,
      I1 => \n_0_resetovrd.fsm_reg[1]\,
      I2 => \n_0_resetovrd.fsm[1]_i_3__1\,
      I3 => \n_0_resetovrd.fsm_reg[0]\,
      O => \n_0_resetovrd.fsm[1]_i_1__1\
    );
\resetovrd.fsm[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \^o1\(0),
      I1 => \^o1\(1),
      I2 => \^o1\(2),
      I3 => \n_0_resetovrd.fsm[1]_i_4__1\,
      O => \n_0_resetovrd.fsm[1]_i_2__1\
    );
\resetovrd.fsm[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_resetovrd.reset_cnt[7]_i_3__1\,
      I1 => \resetovrd.reset_cnt_reg__0\(6),
      I2 => \resetovrd.reset_cnt_reg__0\(7),
      I3 => \resetovrd.reset_cnt_reg__0\(4),
      I4 => \resetovrd.reset_cnt_reg__0\(5),
      O => \n_0_resetovrd.fsm[1]_i_3__1\
    );
\resetovrd.fsm[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \^o1\(5),
      I1 => p_3_in(4),
      I2 => rxresetdone_reg2,
      I3 => \^o1\(4),
      I4 => reset(7),
      I5 => \^o1\(3),
      O => \n_0_resetovrd.fsm[1]_i_4__1\
    );
\resetovrd.fsm_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => \n_0_resetovrd.fsm[0]_i_1__1\,
      Q => \n_0_resetovrd.fsm_reg[0]\,
      R => clear
    );
\resetovrd.fsm_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => \n_0_resetovrd.fsm[1]_i_1__1\,
      Q => \n_0_resetovrd.fsm_reg[1]\,
      R => clear
    );
\resetovrd.reset[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15551100"
    )
    port map (
      I0 => clear,
      I1 => \n_0_resetovrd.fsm_reg[0]\,
      I2 => \n_0_resetovrd.fsm[1]_i_3__1\,
      I3 => \n_0_resetovrd.fsm_reg[1]\,
      I4 => \^o1\(0),
      O => \n_0_resetovrd.reset[0]_i_1__1\
    );
\resetovrd.reset[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \n_0_resetovrd.fsm[1]_i_3__1\,
      I2 => \n_0_resetovrd.fsm_reg[0]\,
      I3 => \^o1\(0),
      I4 => \^o1\(1),
      O => \n_0_resetovrd.reset[1]_i_1__1\
    );
\resetovrd.reset[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \n_0_resetovrd.fsm[1]_i_3__1\,
      I2 => \n_0_resetovrd.fsm_reg[0]\,
      I3 => \^o1\(1),
      I4 => \^o1\(2),
      O => \n_0_resetovrd.reset[2]_i_1__1\
    );
\resetovrd.reset[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \n_0_resetovrd.fsm[1]_i_3__1\,
      I2 => \n_0_resetovrd.fsm_reg[0]\,
      I3 => \^o1\(2),
      I4 => p_3_in(4),
      O => \n_0_resetovrd.reset[3]_i_1__1\
    );
\resetovrd.reset[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \n_0_resetovrd.fsm[1]_i_3__1\,
      I2 => \n_0_resetovrd.fsm_reg[0]\,
      I3 => p_3_in(4),
      I4 => \^o1\(3),
      O => \n_0_resetovrd.reset[4]_i_1__1\
    );
\resetovrd.reset[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \n_0_resetovrd.fsm[1]_i_3__1\,
      I2 => \n_0_resetovrd.fsm_reg[0]\,
      I3 => \^o1\(3),
      I4 => \^o1\(4),
      O => \n_0_resetovrd.reset[5]_i_1__1\
    );
\resetovrd.reset[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \n_0_resetovrd.fsm[1]_i_3__1\,
      I2 => \n_0_resetovrd.fsm_reg[0]\,
      I3 => \^o1\(4),
      I4 => \^o1\(5),
      O => \n_0_resetovrd.reset[6]_i_1__1\
    );
\resetovrd.reset[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \n_0_resetovrd.fsm[1]_i_3__1\,
      I2 => \n_0_resetovrd.fsm_reg[0]\,
      I3 => \^o1\(5),
      I4 => reset(7),
      O => \n_0_resetovrd.reset[7]_i_1__1\
    );
\resetovrd.reset_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(0),
      O => reset_cnt0(0)
    );
\resetovrd.reset_cnt[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(0),
      I1 => \resetovrd.reset_cnt_reg__0\(1),
      O => \n_0_resetovrd.reset_cnt[1]_i_1__1\
    );
\resetovrd.reset_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(2),
      I1 => \resetovrd.reset_cnt_reg__0\(1),
      I2 => \resetovrd.reset_cnt_reg__0\(0),
      O => reset_cnt0(2)
    );
\resetovrd.reset_cnt[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(3),
      I1 => \resetovrd.reset_cnt_reg__0\(2),
      I2 => \resetovrd.reset_cnt_reg__0\(0),
      I3 => \resetovrd.reset_cnt_reg__0\(1),
      O => reset_cnt0(3)
    );
\resetovrd.reset_cnt[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(4),
      I1 => \resetovrd.reset_cnt_reg__0\(2),
      I2 => \resetovrd.reset_cnt_reg__0\(3),
      I3 => \resetovrd.reset_cnt_reg__0\(0),
      I4 => \resetovrd.reset_cnt_reg__0\(1),
      O => reset_cnt0(4)
    );
\resetovrd.reset_cnt[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(5),
      I1 => \resetovrd.reset_cnt_reg__0\(4),
      I2 => \resetovrd.reset_cnt_reg__0\(1),
      I3 => \resetovrd.reset_cnt_reg__0\(0),
      I4 => \resetovrd.reset_cnt_reg__0\(3),
      I5 => \resetovrd.reset_cnt_reg__0\(2),
      O => reset_cnt0(5)
    );
\resetovrd.reset_cnt[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(6),
      I1 => \resetovrd.reset_cnt_reg__0\(4),
      I2 => \resetovrd.reset_cnt_reg__0\(5),
      I3 => \n_0_resetovrd.reset_cnt[7]_i_3__1\,
      O => reset_cnt0(6)
    );
\resetovrd.reset_cnt[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => clear,
      I1 => \n_0_resetovrd.fsm_reg[0]\,
      I2 => \n_0_resetovrd.fsm[1]_i_3__1\,
      O => \n_0_resetovrd.reset_cnt[7]_i_1__1\
    );
\resetovrd.reset_cnt[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA9A"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(7),
      I1 => \resetovrd.reset_cnt_reg__0\(6),
      I2 => \n_0_resetovrd.reset_cnt[7]_i_3__1\,
      I3 => \resetovrd.reset_cnt_reg__0\(5),
      I4 => \resetovrd.reset_cnt_reg__0\(4),
      O => reset_cnt0(7)
    );
\resetovrd.reset_cnt[7]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(1),
      I1 => \resetovrd.reset_cnt_reg__0\(0),
      I2 => \resetovrd.reset_cnt_reg__0\(3),
      I3 => \resetovrd.reset_cnt_reg__0\(2),
      O => \n_0_resetovrd.reset_cnt[7]_i_3__1\
    );
\resetovrd.reset_cnt_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I5,
      CE => \<const1>\,
      D => reset_cnt0(0),
      Q => \resetovrd.reset_cnt_reg__0\(0),
      S => \n_0_resetovrd.reset_cnt[7]_i_1__1\
    );
\resetovrd.reset_cnt_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => I5,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset_cnt[1]_i_1__1\,
      Q => \resetovrd.reset_cnt_reg__0\(1),
      S => \n_0_resetovrd.reset_cnt[7]_i_1__1\
    );
\resetovrd.reset_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => I5,
      CE => \<const1>\,
      D => reset_cnt0(2),
      Q => \resetovrd.reset_cnt_reg__0\(2),
      S => \n_0_resetovrd.reset_cnt[7]_i_1__1\
    );
\resetovrd.reset_cnt_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => I5,
      CE => \<const1>\,
      D => reset_cnt0(3),
      Q => \resetovrd.reset_cnt_reg__0\(3),
      S => \n_0_resetovrd.reset_cnt[7]_i_1__1\
    );
\resetovrd.reset_cnt_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => I5,
      CE => \<const1>\,
      D => reset_cnt0(4),
      Q => \resetovrd.reset_cnt_reg__0\(4),
      S => \n_0_resetovrd.reset_cnt[7]_i_1__1\
    );
\resetovrd.reset_cnt_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => I5,
      CE => \<const1>\,
      D => reset_cnt0(5),
      Q => \resetovrd.reset_cnt_reg__0\(5),
      S => \n_0_resetovrd.reset_cnt[7]_i_1__1\
    );
\resetovrd.reset_cnt_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => I5,
      CE => \<const1>\,
      D => reset_cnt0(6),
      Q => \resetovrd.reset_cnt_reg__0\(6),
      S => \n_0_resetovrd.reset_cnt[7]_i_1__1\
    );
\resetovrd.reset_cnt_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => reset_cnt0(7),
      Q => \resetovrd.reset_cnt_reg__0\(7),
      R => \n_0_resetovrd.reset_cnt[7]_i_1__1\
    );
\resetovrd.reset_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[0]_i_1__1\,
      Q => \^o1\(0),
      R => \<const0>\
    );
\resetovrd.reset_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[1]_i_1__1\,
      Q => \^o1\(1),
      R => clear
    );
\resetovrd.reset_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[2]_i_1__1\,
      Q => \^o1\(2),
      R => clear
    );
\resetovrd.reset_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[3]_i_1__1\,
      Q => p_3_in(4),
      R => clear
    );
\resetovrd.reset_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[4]_i_1__1\,
      Q => \^o1\(3),
      R => clear
    );
\resetovrd.reset_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[5]_i_1__1\,
      Q => \^o1\(4),
      R => clear
    );
\resetovrd.reset_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[6]_i_1__1\,
      Q => \^o1\(5),
      R => clear
    );
\resetovrd.reset_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[7]_i_1__1\,
      Q => reset(7),
      R => clear
    );
resetovrd_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => \<const0>\,
      Q => resetovrd_start_reg1,
      R => clear
    );
resetovrd_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => resetovrd_start_reg1,
      Q => resetovrd_start_reg2,
      R => clear
    );
rst_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => USER_RST_IDLE,
      Q => rst_idle_reg1,
      R => SR(0)
    );
rst_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => rst_idle_reg1,
      Q => rst_idle_reg2,
      R => SR(0)
    );
\rxcdrlock_cnt[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A0A0A0A"
    )
    port map (
      I0 => rxcdrlock_reg2,
      I1 => \rxcdrlock_cnt_reg__0\(2),
      I2 => \rxcdrlock_cnt_reg__0\(0),
      I3 => \rxcdrlock_cnt_reg__0\(1),
      I4 => \rxcdrlock_cnt_reg__0\(3),
      O => \p_0_in__0\(0)
    );
\rxcdrlock_cnt[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8282828"
    )
    port map (
      I0 => rxcdrlock_reg2,
      I1 => \rxcdrlock_cnt_reg__0\(0),
      I2 => \rxcdrlock_cnt_reg__0\(1),
      I3 => \rxcdrlock_cnt_reg__0\(2),
      I4 => \rxcdrlock_cnt_reg__0\(3),
      O => \p_0_in__0\(1)
    );
\rxcdrlock_cnt[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8CCCC000"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0\(3),
      I1 => rxcdrlock_reg2,
      I2 => \rxcdrlock_cnt_reg__0\(1),
      I3 => \rxcdrlock_cnt_reg__0\(0),
      I4 => \rxcdrlock_cnt_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\rxcdrlock_cnt[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
    port map (
      I0 => rxcdrlock_reg2,
      I1 => \rxcdrlock_cnt_reg__0\(3),
      I2 => \rxcdrlock_cnt_reg__0\(1),
      I3 => \rxcdrlock_cnt_reg__0\(0),
      I4 => \rxcdrlock_cnt_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\rxcdrlock_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => \<const1>\,
      D => \p_0_in__0\(0),
      Q => \rxcdrlock_cnt_reg__0\(0),
      R => clear
    );
\rxcdrlock_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => \<const1>\,
      D => \p_0_in__0\(1),
      Q => \rxcdrlock_cnt_reg__0\(1),
      R => clear
    );
\rxcdrlock_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => \<const1>\,
      D => \p_0_in__0\(2),
      Q => \rxcdrlock_cnt_reg__0\(2),
      R => clear
    );
\rxcdrlock_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => \<const1>\,
      D => \p_0_in__0\(3),
      Q => \rxcdrlock_cnt_reg__0\(3),
      R => clear
    );
\rxcdrlock_reg1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => I7,
      I1 => \rxcdrlock_cnt_reg__0\(3),
      I2 => \rxcdrlock_cnt_reg__0\(1),
      I3 => \rxcdrlock_cnt_reg__0\(0),
      I4 => \rxcdrlock_cnt_reg__0\(2),
      O => SYNC_RXCDRLOCK
    );
rxcdrlock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => I7,
      Q => rxcdrlock_reg1,
      R => clear
    );
rxcdrlock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => rxcdrlock_reg1,
      Q => rxcdrlock_reg2,
      R => clear
    );
rxeq_adapt_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => USER_RXEQ_ADAPT_DONE,
      Q => rxeq_adapt_done_reg1,
      R => clear
    );
rxeq_adapt_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => rxeq_adapt_done_reg1,
      Q => rxeq_adapt_done_reg2,
      R => clear
    );
rxresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => USER_RXRESETDONE,
      Q => rxresetdone_reg1,
      R => clear
    );
rxresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => rxresetdone_reg1,
      Q => rxresetdone_reg2,
      R => clear
    );
rxstatus_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => USER_RXSTATUS_IN,
      Q => rxstatus_reg1,
      R => SR(0)
    );
rxstatus_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => rxstatus_reg1,
      Q => rxstatus_reg2,
      R => SR(0)
    );
\rxvalid_cnt[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000D5550000"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(0),
      I1 => \rxvalid_cnt_reg__0\(3),
      I2 => \rxvalid_cnt_reg__0\(1),
      I3 => \rxvalid_cnt_reg__0\(2),
      I4 => rxvalid_reg2,
      I5 => rxstatus_reg2,
      O => \p_0_in__0__0\(0)
    );
\rxvalid_cnt[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000E6660000"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(0),
      I1 => \rxvalid_cnt_reg__0\(1),
      I2 => \rxvalid_cnt_reg__0\(3),
      I3 => \rxvalid_cnt_reg__0\(2),
      I4 => rxvalid_reg2,
      I5 => rxstatus_reg2,
      O => \p_0_in__0__0\(1)
    );
\rxvalid_cnt[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000EA6A0000"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(2),
      I1 => \rxvalid_cnt_reg__0\(1),
      I2 => \rxvalid_cnt_reg__0\(0),
      I3 => \rxvalid_cnt_reg__0\(3),
      I4 => rxvalid_reg2,
      I5 => rxstatus_reg2,
      O => \p_0_in__0__0\(2)
    );
\rxvalid_cnt[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555400000000000"
    )
    port map (
      I0 => rxstatus_reg2,
      I1 => \rxvalid_cnt_reg__0\(2),
      I2 => \rxvalid_cnt_reg__0\(0),
      I3 => \rxvalid_cnt_reg__0\(1),
      I4 => \rxvalid_cnt_reg__0\(3),
      I5 => rxvalid_reg2,
      O => \p_0_in__0__0\(3)
    );
\rxvalid_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => \<const1>\,
      D => \p_0_in__0__0\(0),
      Q => \rxvalid_cnt_reg__0\(0),
      R => SR(0)
    );
\rxvalid_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => \<const1>\,
      D => \p_0_in__0__0\(1),
      Q => \rxvalid_cnt_reg__0\(1),
      R => SR(0)
    );
\rxvalid_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => \<const1>\,
      D => \p_0_in__0__0\(2),
      Q => \rxvalid_cnt_reg__0\(2),
      R => SR(0)
    );
\rxvalid_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I5,
      CE => \<const1>\,
      D => \p_0_in__0__0\(3),
      Q => \rxvalid_cnt_reg__0\(3),
      R => SR(0)
    );
rxvalid_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => I1,
      Q => rxvalid_reg1,
      R => SR(0)
    );
rxvalid_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => rxvalid_reg1,
      Q => rxvalid_reg2,
      R => SR(0)
    );
txcompliance_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => PIPE_TXCOMPLIANCE(0),
      Q => txcompliance_reg1,
      R => clear
    );
txcompliance_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => txcompliance_reg1,
      Q => txcompliance_reg2,
      R => clear
    );
txelecidle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => PIPE_TXELECIDLE(0),
      Q => txelecidle_reg1,
      R => clear
    );
txelecidle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => txelecidle_reg1,
      Q => txelecidle_reg2,
      R => clear
    );
txphinitdone_reg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB0B0B000000000"
    )
    port map (
      I0 => gt_txphinitdone(0),
      I1 => user_active_lane(0),
      I2 => gt_txphinitdone(1),
      I3 => txcompliance_reg2,
      I4 => txelecidle_reg2,
      I5 => I4,
      O => SYNC_TXPHINITDONE
    );
txresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => USER_TXRESETDONE,
      Q => txresetdone_reg1,
      R => clear
    );
txresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I5,
      CE => \<const1>\,
      D => txresetdone_reg1,
      Q => txresetdone_reg2,
      R => clear
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pipe_user_21 is
  port (
    O9 : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_0_in11_in : out STD_LOGIC;
    p_1_in12_in : out STD_LOGIC;
    USER_OOBCLK : out STD_LOGIC;
    RST_RESETDONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_RXCDRLOCK : out STD_LOGIC;
    O2 : out STD_LOGIC;
    PIPE_PHYSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_active_lane : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    PIPE_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    O10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RXRESETDONE : in STD_LOGIC;
    USER_TXRESETDONE : in STD_LOGIC;
    PIPE_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_TXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RXSTATUS_IN : in STD_LOGIC;
    USER_RST_IDLE : in STD_LOGIC;
    RST_RATE_IDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RATE_DONE : in STD_LOGIC;
    USER_RXEQ_ADAPT_DONE : in STD_LOGIC;
    RST_PHYSTATUS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_pipe_user_21 : entity is "v7_pcie_pipe_user";
end v7_pciev7_pcie_pipe_user_21;

architecture STRUCTURE of v7_pciev7_pcie_pipe_user_21 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal n_0_gt_rxvalid_q_i_6 : STD_LOGIC;
  signal \n_0_oobclk_div.oobclk_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_oobclk_div.oobclk_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_oobclk_div.oobclk_i_1\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm[0]_i_1\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm[1]_i_1\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm[1]_i_2\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm[1]_i_3\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm[1]_i_4\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm_reg[0]\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm_reg[1]\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[0]_i_1\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[1]_i_1\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[2]_i_1\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[3]_i_1\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[4]_i_1\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[5]_i_1\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[6]_i_1\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[7]_i_1\ : STD_LOGIC;
  signal \n_0_resetovrd.reset_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_resetovrd.reset_cnt[7]_i_1\ : STD_LOGIC;
  signal \n_0_resetovrd.reset_cnt[7]_i_3\ : STD_LOGIC;
  signal oobclk_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 4 to 4 );
  signal pclk_sel_reg1 : STD_LOGIC;
  signal pclk_sel_reg2 : STD_LOGIC;
  signal rate_done_reg1 : STD_LOGIC;
  signal rate_done_reg2 : STD_LOGIC;
  signal rate_gen3_reg1 : STD_LOGIC;
  signal rate_gen3_reg2 : STD_LOGIC;
  signal rate_idle_reg1 : STD_LOGIC;
  signal rate_idle_reg2 : STD_LOGIC;
  signal rate_rxsync_reg1 : STD_LOGIC;
  signal rate_rxsync_reg2 : STD_LOGIC;
  signal reset : STD_LOGIC_VECTOR ( 7 to 7 );
  signal reset_cnt0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \resetovrd.reset_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal resetovrd_start_reg1 : STD_LOGIC;
  signal resetovrd_start_reg2 : STD_LOGIC;
  signal rst_idle_reg1 : STD_LOGIC;
  signal rst_idle_reg2 : STD_LOGIC;
  signal \rxcdrlock_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxcdrlock_reg1 : STD_LOGIC;
  signal rxcdrlock_reg2 : STD_LOGIC;
  signal rxeq_adapt_done_reg1 : STD_LOGIC;
  signal rxeq_adapt_done_reg2 : STD_LOGIC;
  signal rxresetdone_reg1 : STD_LOGIC;
  signal rxresetdone_reg2 : STD_LOGIC;
  signal rxstatus_reg1 : STD_LOGIC;
  signal rxstatus_reg2 : STD_LOGIC;
  signal \rxvalid_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxvalid_reg1 : STD_LOGIC;
  signal rxvalid_reg2 : STD_LOGIC;
  signal txcompliance_reg1 : STD_LOGIC;
  signal txcompliance_reg2 : STD_LOGIC;
  signal txelecidle_reg1 : STD_LOGIC;
  signal txelecidle_reg2 : STD_LOGIC;
  signal txresetdone_reg1 : STD_LOGIC;
  signal txresetdone_reg2 : STD_LOGIC;
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \oobclk_div.oobclk_cnt[0]_i_1\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \oobclk_div.oobclk_cnt[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \oobclk_div.oobclk_cnt[1]_i_1\ : label is "soft_lutpair55";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of pclk_sel_reg1_reg : label is true;
  attribute ASYNC_REG of pclk_sel_reg2_reg : label is true;
  attribute ASYNC_REG of rate_done_reg1_reg : label is true;
  attribute ASYNC_REG of rate_done_reg2_reg : label is true;
  attribute ASYNC_REG of rate_gen3_reg1_reg : label is true;
  attribute ASYNC_REG of rate_gen3_reg2_reg : label is true;
  attribute ASYNC_REG of rate_idle_reg1_reg : label is true;
  attribute ASYNC_REG of rate_idle_reg2_reg : label is true;
  attribute ASYNC_REG of rate_rxsync_reg1_reg : label is true;
  attribute ASYNC_REG of rate_rxsync_reg2_reg : label is true;
  attribute counter : integer;
  attribute counter of \resetovrd.reset_cnt_reg[0]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[1]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[2]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[3]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[4]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[5]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[6]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[7]\ : label is 22;
  attribute ASYNC_REG of resetovrd_start_reg1_reg : label is true;
  attribute ASYNC_REG of resetovrd_start_reg2_reg : label is true;
  attribute ASYNC_REG of rst_idle_reg1_reg : label is true;
  attribute ASYNC_REG of rst_idle_reg2_reg : label is true;
  attribute counter of \rxcdrlock_cnt_reg[0]\ : label is 23;
  attribute counter of \rxcdrlock_cnt_reg[1]\ : label is 23;
  attribute counter of \rxcdrlock_cnt_reg[2]\ : label is 23;
  attribute counter of \rxcdrlock_cnt_reg[3]\ : label is 23;
  attribute ASYNC_REG of rxcdrlock_reg1_reg : label is true;
  attribute ASYNC_REG of rxcdrlock_reg2_reg : label is true;
  attribute ASYNC_REG of rxeq_adapt_done_reg1_reg : label is true;
  attribute ASYNC_REG of rxeq_adapt_done_reg2_reg : label is true;
  attribute ASYNC_REG of rxresetdone_reg1_reg : label is true;
  attribute ASYNC_REG of rxresetdone_reg2_reg : label is true;
  attribute ASYNC_REG of rxstatus_reg1_reg : label is true;
  attribute ASYNC_REG of rxstatus_reg2_reg : label is true;
  attribute counter of \rxvalid_cnt_reg[0]\ : label is 24;
  attribute counter of \rxvalid_cnt_reg[1]\ : label is 24;
  attribute counter of \rxvalid_cnt_reg[2]\ : label is 24;
  attribute counter of \rxvalid_cnt_reg[3]\ : label is 24;
  attribute ASYNC_REG of rxvalid_reg1_reg : label is true;
  attribute ASYNC_REG of rxvalid_reg2_reg : label is true;
  attribute ASYNC_REG of txcompliance_reg1_reg : label is true;
  attribute ASYNC_REG of txcompliance_reg2_reg : label is true;
  attribute ASYNC_REG of txelecidle_reg1_reg : label is true;
  attribute ASYNC_REG of txelecidle_reg2_reg : label is true;
  attribute ASYNC_REG of txresetdone_reg1_reg : label is true;
  attribute ASYNC_REG of txresetdone_reg2_reg : label is true;
begin
  O1(5 downto 0) <= \^o1\(5 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gt_rx_phy_status_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE0FF"
    )
    port map (
      I0 => rate_idle_reg2,
      I1 => rate_rxsync_reg2,
      I2 => RST_PHYSTATUS(0),
      I3 => rst_idle_reg2,
      I4 => rate_done_reg2,
      O => PIPE_PHYSTATUS(0)
    );
\gt_rxvalid_q_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000040004000"
    )
    port map (
      I0 => n_0_gt_rxvalid_q_i_6,
      I1 => rst_idle_reg2,
      I2 => I1,
      I3 => rate_idle_reg2,
      I4 => I4,
      I5 => PIPE_RXELECIDLE(0),
      O => O9
    );
gt_rxvalid_q_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(2),
      I1 => \rxvalid_cnt_reg__0\(0),
      I2 => \rxvalid_cnt_reg__0\(1),
      I3 => \rxvalid_cnt_reg__0\(3),
      O => n_0_gt_rxvalid_q_i_6
    );
\gtp_channel.gtpe2_channel_i_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[0]\,
      I1 => \n_0_resetovrd.fsm_reg[1]\,
      O => O2
    );
\gtp_channel.gtpe2_channel_i_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => txelecidle_reg2,
      I1 => txcompliance_reg2,
      O => user_active_lane(0)
    );
\oobclk_div.oobclk_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => oobclk_cnt(0),
      O => \n_0_oobclk_div.oobclk_cnt[0]_i_1\
    );
\oobclk_div.oobclk_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => oobclk_cnt(0),
      I1 => oobclk_cnt(1),
      O => \n_0_oobclk_div.oobclk_cnt[1]_i_1\
    );
\oobclk_div.oobclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_oobclk_div.oobclk_cnt[0]_i_1\,
      Q => oobclk_cnt(0),
      R => clear
    );
\oobclk_div.oobclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_oobclk_div.oobclk_cnt[1]_i_1\,
      Q => oobclk_cnt(1),
      R => clear
    );
\oobclk_div.oobclk_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => oobclk_cnt(1),
      I1 => pclk_sel_reg2,
      I2 => oobclk_cnt(0),
      O => \n_0_oobclk_div.oobclk_i_1\
    );
\oobclk_div.oobclk_reg\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_oobclk_div.oobclk_i_1\,
      Q => USER_OOBCLK,
      R => clear
    );
pclk_sel_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => O10(0),
      Q => pclk_sel_reg1,
      R => clear
    );
pclk_sel_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => pclk_sel_reg1,
      Q => pclk_sel_reg2,
      R => clear
    );
\pipe_lane[0].pipe_user_ii_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => txcompliance_reg2,
      O => p_0_in11_in
    );
\pipe_lane[0].pipe_user_ii_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => txelecidle_reg2,
      O => p_1_in12_in
    );
\pipe_lane[0].pipe_user_ii_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rst_idle_reg2,
      O => p_2_in
    );
rate_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => USER_RATE_DONE,
      Q => rate_done_reg1,
      R => SR(0)
    );
rate_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rate_done_reg1,
      Q => rate_done_reg2,
      R => SR(0)
    );
rate_gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rate_gen3_reg1,
      R => SR(0)
    );
rate_gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rate_gen3_reg1,
      Q => rate_gen3_reg2,
      R => SR(0)
    );
rate_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => RST_RATE_IDLE(0),
      Q => rate_idle_reg1,
      R => SR(0)
    );
rate_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rate_idle_reg1,
      Q => rate_idle_reg2,
      R => SR(0)
    );
rate_rxsync_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rate_rxsync_reg1,
      R => SR(0)
    );
rate_rxsync_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rate_rxsync_reg1,
      Q => rate_rxsync_reg2,
      R => SR(0)
    );
\resetdone_reg1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rxresetdone_reg2,
      I1 => txresetdone_reg2,
      O => RST_RESETDONE(0)
    );
\resetovrd.fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50FC5FFC"
    )
    port map (
      I0 => \n_0_resetovrd.fsm[1]_i_2\,
      I1 => resetovrd_start_reg2,
      I2 => \n_0_resetovrd.fsm_reg[1]\,
      I3 => \n_0_resetovrd.fsm_reg[0]\,
      I4 => \n_0_resetovrd.fsm[1]_i_3\,
      O => \n_0_resetovrd.fsm[0]_i_1\
    );
\resetovrd.fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"74CC"
    )
    port map (
      I0 => \n_0_resetovrd.fsm[1]_i_2\,
      I1 => \n_0_resetovrd.fsm_reg[1]\,
      I2 => \n_0_resetovrd.fsm[1]_i_3\,
      I3 => \n_0_resetovrd.fsm_reg[0]\,
      O => \n_0_resetovrd.fsm[1]_i_1\
    );
\resetovrd.fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \^o1\(0),
      I1 => \^o1\(1),
      I2 => \^o1\(2),
      I3 => \n_0_resetovrd.fsm[1]_i_4\,
      O => \n_0_resetovrd.fsm[1]_i_2\
    );
\resetovrd.fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_resetovrd.reset_cnt[7]_i_3\,
      I1 => \resetovrd.reset_cnt_reg__0\(6),
      I2 => \resetovrd.reset_cnt_reg__0\(7),
      I3 => \resetovrd.reset_cnt_reg__0\(4),
      I4 => \resetovrd.reset_cnt_reg__0\(5),
      O => \n_0_resetovrd.fsm[1]_i_3\
    );
\resetovrd.fsm[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \^o1\(5),
      I1 => p_3_in(4),
      I2 => rxresetdone_reg2,
      I3 => \^o1\(4),
      I4 => reset(7),
      I5 => \^o1\(3),
      O => \n_0_resetovrd.fsm[1]_i_4\
    );
\resetovrd.fsm_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.fsm[0]_i_1\,
      Q => \n_0_resetovrd.fsm_reg[0]\,
      R => clear
    );
\resetovrd.fsm_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.fsm[1]_i_1\,
      Q => \n_0_resetovrd.fsm_reg[1]\,
      R => clear
    );
\resetovrd.reset[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15551100"
    )
    port map (
      I0 => clear,
      I1 => \n_0_resetovrd.fsm_reg[0]\,
      I2 => \n_0_resetovrd.fsm[1]_i_3\,
      I3 => \n_0_resetovrd.fsm_reg[1]\,
      I4 => \^o1\(0),
      O => \n_0_resetovrd.reset[0]_i_1\
    );
\resetovrd.reset[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \n_0_resetovrd.fsm[1]_i_3\,
      I2 => \n_0_resetovrd.fsm_reg[0]\,
      I3 => \^o1\(0),
      I4 => \^o1\(1),
      O => \n_0_resetovrd.reset[1]_i_1\
    );
\resetovrd.reset[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \n_0_resetovrd.fsm[1]_i_3\,
      I2 => \n_0_resetovrd.fsm_reg[0]\,
      I3 => \^o1\(1),
      I4 => \^o1\(2),
      O => \n_0_resetovrd.reset[2]_i_1\
    );
\resetovrd.reset[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \n_0_resetovrd.fsm[1]_i_3\,
      I2 => \n_0_resetovrd.fsm_reg[0]\,
      I3 => \^o1\(2),
      I4 => p_3_in(4),
      O => \n_0_resetovrd.reset[3]_i_1\
    );
\resetovrd.reset[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \n_0_resetovrd.fsm[1]_i_3\,
      I2 => \n_0_resetovrd.fsm_reg[0]\,
      I3 => p_3_in(4),
      I4 => \^o1\(3),
      O => \n_0_resetovrd.reset[4]_i_1\
    );
\resetovrd.reset[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \n_0_resetovrd.fsm[1]_i_3\,
      I2 => \n_0_resetovrd.fsm_reg[0]\,
      I3 => \^o1\(3),
      I4 => \^o1\(4),
      O => \n_0_resetovrd.reset[5]_i_1\
    );
\resetovrd.reset[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \n_0_resetovrd.fsm[1]_i_3\,
      I2 => \n_0_resetovrd.fsm_reg[0]\,
      I3 => \^o1\(4),
      I4 => \^o1\(5),
      O => \n_0_resetovrd.reset[6]_i_1\
    );
\resetovrd.reset[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \n_0_resetovrd.fsm[1]_i_3\,
      I2 => \n_0_resetovrd.fsm_reg[0]\,
      I3 => \^o1\(5),
      I4 => reset(7),
      O => \n_0_resetovrd.reset[7]_i_1\
    );
\resetovrd.reset_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(0),
      O => reset_cnt0(0)
    );
\resetovrd.reset_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(0),
      I1 => \resetovrd.reset_cnt_reg__0\(1),
      O => \n_0_resetovrd.reset_cnt[1]_i_1\
    );
\resetovrd.reset_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(2),
      I1 => \resetovrd.reset_cnt_reg__0\(1),
      I2 => \resetovrd.reset_cnt_reg__0\(0),
      O => reset_cnt0(2)
    );
\resetovrd.reset_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(3),
      I1 => \resetovrd.reset_cnt_reg__0\(2),
      I2 => \resetovrd.reset_cnt_reg__0\(0),
      I3 => \resetovrd.reset_cnt_reg__0\(1),
      O => reset_cnt0(3)
    );
\resetovrd.reset_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(4),
      I1 => \resetovrd.reset_cnt_reg__0\(2),
      I2 => \resetovrd.reset_cnt_reg__0\(3),
      I3 => \resetovrd.reset_cnt_reg__0\(0),
      I4 => \resetovrd.reset_cnt_reg__0\(1),
      O => reset_cnt0(4)
    );
\resetovrd.reset_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(5),
      I1 => \resetovrd.reset_cnt_reg__0\(4),
      I2 => \resetovrd.reset_cnt_reg__0\(1),
      I3 => \resetovrd.reset_cnt_reg__0\(0),
      I4 => \resetovrd.reset_cnt_reg__0\(3),
      I5 => \resetovrd.reset_cnt_reg__0\(2),
      O => reset_cnt0(5)
    );
\resetovrd.reset_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(6),
      I1 => \resetovrd.reset_cnt_reg__0\(4),
      I2 => \resetovrd.reset_cnt_reg__0\(5),
      I3 => \n_0_resetovrd.reset_cnt[7]_i_3\,
      O => reset_cnt0(6)
    );
\resetovrd.reset_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => clear,
      I1 => \n_0_resetovrd.fsm_reg[0]\,
      I2 => \n_0_resetovrd.fsm[1]_i_3\,
      O => \n_0_resetovrd.reset_cnt[7]_i_1\
    );
\resetovrd.reset_cnt[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA9A"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(7),
      I1 => \resetovrd.reset_cnt_reg__0\(6),
      I2 => \n_0_resetovrd.reset_cnt[7]_i_3\,
      I3 => \resetovrd.reset_cnt_reg__0\(5),
      I4 => \resetovrd.reset_cnt_reg__0\(4),
      O => reset_cnt0(7)
    );
\resetovrd.reset_cnt[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0\(1),
      I1 => \resetovrd.reset_cnt_reg__0\(0),
      I2 => \resetovrd.reset_cnt_reg__0\(3),
      I3 => \resetovrd.reset_cnt_reg__0\(2),
      O => \n_0_resetovrd.reset_cnt[7]_i_3\
    );
\resetovrd.reset_cnt_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => reset_cnt0(0),
      Q => \resetovrd.reset_cnt_reg__0\(0),
      S => \n_0_resetovrd.reset_cnt[7]_i_1\
    );
\resetovrd.reset_cnt_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset_cnt[1]_i_1\,
      Q => \resetovrd.reset_cnt_reg__0\(1),
      S => \n_0_resetovrd.reset_cnt[7]_i_1\
    );
\resetovrd.reset_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => reset_cnt0(2),
      Q => \resetovrd.reset_cnt_reg__0\(2),
      S => \n_0_resetovrd.reset_cnt[7]_i_1\
    );
\resetovrd.reset_cnt_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => reset_cnt0(3),
      Q => \resetovrd.reset_cnt_reg__0\(3),
      S => \n_0_resetovrd.reset_cnt[7]_i_1\
    );
\resetovrd.reset_cnt_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => reset_cnt0(4),
      Q => \resetovrd.reset_cnt_reg__0\(4),
      S => \n_0_resetovrd.reset_cnt[7]_i_1\
    );
\resetovrd.reset_cnt_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => reset_cnt0(5),
      Q => \resetovrd.reset_cnt_reg__0\(5),
      S => \n_0_resetovrd.reset_cnt[7]_i_1\
    );
\resetovrd.reset_cnt_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => reset_cnt0(6),
      Q => \resetovrd.reset_cnt_reg__0\(6),
      S => \n_0_resetovrd.reset_cnt[7]_i_1\
    );
\resetovrd.reset_cnt_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => reset_cnt0(7),
      Q => \resetovrd.reset_cnt_reg__0\(7),
      R => \n_0_resetovrd.reset_cnt[7]_i_1\
    );
\resetovrd.reset_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[0]_i_1\,
      Q => \^o1\(0),
      R => \<const0>\
    );
\resetovrd.reset_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[1]_i_1\,
      Q => \^o1\(1),
      R => clear
    );
\resetovrd.reset_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[2]_i_1\,
      Q => \^o1\(2),
      R => clear
    );
\resetovrd.reset_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[3]_i_1\,
      Q => p_3_in(4),
      R => clear
    );
\resetovrd.reset_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[4]_i_1\,
      Q => \^o1\(3),
      R => clear
    );
\resetovrd.reset_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[5]_i_1\,
      Q => \^o1\(4),
      R => clear
    );
\resetovrd.reset_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[6]_i_1\,
      Q => \^o1\(5),
      R => clear
    );
\resetovrd.reset_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[7]_i_1\,
      Q => reset(7),
      R => clear
    );
resetovrd_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => resetovrd_start_reg1,
      R => clear
    );
resetovrd_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => resetovrd_start_reg1,
      Q => resetovrd_start_reg2,
      R => clear
    );
rst_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => USER_RST_IDLE,
      Q => rst_idle_reg1,
      R => SR(0)
    );
rst_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rst_idle_reg1,
      Q => rst_idle_reg2,
      R => SR(0)
    );
\rxcdrlock_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A0A0A0A"
    )
    port map (
      I0 => rxcdrlock_reg2,
      I1 => \rxcdrlock_cnt_reg__0\(2),
      I2 => \rxcdrlock_cnt_reg__0\(0),
      I3 => \rxcdrlock_cnt_reg__0\(1),
      I4 => \rxcdrlock_cnt_reg__0\(3),
      O => \p_0_in__0\(0)
    );
\rxcdrlock_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8282828"
    )
    port map (
      I0 => rxcdrlock_reg2,
      I1 => \rxcdrlock_cnt_reg__0\(0),
      I2 => \rxcdrlock_cnt_reg__0\(1),
      I3 => \rxcdrlock_cnt_reg__0\(2),
      I4 => \rxcdrlock_cnt_reg__0\(3),
      O => \p_0_in__0\(1)
    );
\rxcdrlock_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8CCCC000"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0\(3),
      I1 => rxcdrlock_reg2,
      I2 => \rxcdrlock_cnt_reg__0\(1),
      I3 => \rxcdrlock_cnt_reg__0\(0),
      I4 => \rxcdrlock_cnt_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\rxcdrlock_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
    port map (
      I0 => rxcdrlock_reg2,
      I1 => \rxcdrlock_cnt_reg__0\(3),
      I2 => \rxcdrlock_cnt_reg__0\(1),
      I3 => \rxcdrlock_cnt_reg__0\(0),
      I4 => \rxcdrlock_cnt_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\rxcdrlock_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0\(0),
      Q => \rxcdrlock_cnt_reg__0\(0),
      R => clear
    );
\rxcdrlock_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0\(1),
      Q => \rxcdrlock_cnt_reg__0\(1),
      R => clear
    );
\rxcdrlock_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0\(2),
      Q => \rxcdrlock_cnt_reg__0\(2),
      R => clear
    );
\rxcdrlock_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0\(3),
      Q => \rxcdrlock_cnt_reg__0\(3),
      R => clear
    );
\rxcdrlock_reg1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => I3,
      I1 => \rxcdrlock_cnt_reg__0\(3),
      I2 => \rxcdrlock_cnt_reg__0\(1),
      I3 => \rxcdrlock_cnt_reg__0\(0),
      I4 => \rxcdrlock_cnt_reg__0\(2),
      O => SYNC_RXCDRLOCK
    );
rxcdrlock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => I3,
      Q => rxcdrlock_reg1,
      R => clear
    );
rxcdrlock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rxcdrlock_reg1,
      Q => rxcdrlock_reg2,
      R => clear
    );
rxeq_adapt_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => USER_RXEQ_ADAPT_DONE,
      Q => rxeq_adapt_done_reg1,
      R => clear
    );
rxeq_adapt_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rxeq_adapt_done_reg1,
      Q => rxeq_adapt_done_reg2,
      R => clear
    );
rxresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => USER_RXRESETDONE,
      Q => rxresetdone_reg1,
      R => clear
    );
rxresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rxresetdone_reg1,
      Q => rxresetdone_reg2,
      R => clear
    );
rxstatus_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => USER_RXSTATUS_IN,
      Q => rxstatus_reg1,
      R => SR(0)
    );
rxstatus_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rxstatus_reg1,
      Q => rxstatus_reg2,
      R => SR(0)
    );
\rxvalid_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000D5550000"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(0),
      I1 => \rxvalid_cnt_reg__0\(3),
      I2 => \rxvalid_cnt_reg__0\(1),
      I3 => \rxvalid_cnt_reg__0\(2),
      I4 => rxvalid_reg2,
      I5 => rxstatus_reg2,
      O => \p_0_in__0__0\(0)
    );
\rxvalid_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000E6660000"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(0),
      I1 => \rxvalid_cnt_reg__0\(1),
      I2 => \rxvalid_cnt_reg__0\(3),
      I3 => \rxvalid_cnt_reg__0\(2),
      I4 => rxvalid_reg2,
      I5 => rxstatus_reg2,
      O => \p_0_in__0__0\(1)
    );
\rxvalid_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000EA6A0000"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0\(2),
      I1 => \rxvalid_cnt_reg__0\(1),
      I2 => \rxvalid_cnt_reg__0\(0),
      I3 => \rxvalid_cnt_reg__0\(3),
      I4 => rxvalid_reg2,
      I5 => rxstatus_reg2,
      O => \p_0_in__0__0\(2)
    );
\rxvalid_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555400000000000"
    )
    port map (
      I0 => rxstatus_reg2,
      I1 => \rxvalid_cnt_reg__0\(2),
      I2 => \rxvalid_cnt_reg__0\(0),
      I3 => \rxvalid_cnt_reg__0\(1),
      I4 => \rxvalid_cnt_reg__0\(3),
      I5 => rxvalid_reg2,
      O => \p_0_in__0__0\(3)
    );
\rxvalid_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0__0\(0),
      Q => \rxvalid_cnt_reg__0\(0),
      R => SR(0)
    );
\rxvalid_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0__0\(1),
      Q => \rxvalid_cnt_reg__0\(1),
      R => SR(0)
    );
\rxvalid_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0__0\(2),
      Q => \rxvalid_cnt_reg__0\(2),
      R => SR(0)
    );
\rxvalid_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0__0\(3),
      Q => \rxvalid_cnt_reg__0\(3),
      R => SR(0)
    );
rxvalid_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => I1,
      Q => rxvalid_reg1,
      R => SR(0)
    );
rxvalid_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rxvalid_reg1,
      Q => rxvalid_reg2,
      R => SR(0)
    );
txcompliance_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => PIPE_TXCOMPLIANCE(0),
      Q => txcompliance_reg1,
      R => clear
    );
txcompliance_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => txcompliance_reg1,
      Q => txcompliance_reg2,
      R => clear
    );
txelecidle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => PIPE_TXELECIDLE(0),
      Q => txelecidle_reg1,
      R => clear
    );
txelecidle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => txelecidle_reg1,
      Q => txelecidle_reg2,
      R => clear
    );
txresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => USER_TXRESETDONE,
      Q => txresetdone_reg1,
      R => clear
    );
txresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => txresetdone_reg1,
      Q => txresetdone_reg2,
      R => clear
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pipe_user_26 is
  port (
    O11 : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : out STD_LOGIC;
    p_0_in11_in : out STD_LOGIC;
    p_1_in12_in : out STD_LOGIC;
    USER_OOBCLK : out STD_LOGIC;
    RST_RESETDONE : out STD_LOGIC_VECTOR ( 0 to 0 );
    SYNC_RXCDRLOCK : out STD_LOGIC;
    O3 : out STD_LOGIC;
    PIPE_PHYSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_RXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    clear : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    p_2_in_0 : in STD_LOGIC;
    p_2_in_1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    O10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RXRESETDONE : in STD_LOGIC;
    USER_TXRESETDONE : in STD_LOGIC;
    PIPE_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    PIPE_TXELECIDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RXSTATUS_IN : in STD_LOGIC;
    I4 : in STD_LOGIC;
    RST_RATE_IDLE : in STD_LOGIC_VECTOR ( 0 to 0 );
    USER_RATE_DONE : in STD_LOGIC;
    USER_RXEQ_ADAPT_DONE : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RST_PHYSTATUS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_pipe_user_26 : entity is "v7_pcie_pipe_user";
end v7_pciev7_pcie_pipe_user_26;

architecture STRUCTURE of v7_pciev7_pcie_pipe_user_26 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_0_gt_rxvalid_q_i_5 : STD_LOGIC;
  signal \n_0_oobclk_div.oobclk_cnt[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_oobclk_div.oobclk_cnt[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_oobclk_div.oobclk_i_1__0\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm[1]_i_4__0\ : STD_LOGIC;
  signal \n_0_resetovrd.fsm_reg[1]\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_resetovrd.reset[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_resetovrd.reset_cnt[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_resetovrd.reset_cnt[7]_i_3__0\ : STD_LOGIC;
  signal oobclk_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 4 to 4 );
  signal pclk_sel_reg1 : STD_LOGIC;
  signal pclk_sel_reg2 : STD_LOGIC;
  signal rate_done_reg1 : STD_LOGIC;
  signal rate_done_reg2 : STD_LOGIC;
  signal rate_gen3_reg1 : STD_LOGIC;
  signal rate_gen3_reg2 : STD_LOGIC;
  signal rate_idle_reg1 : STD_LOGIC;
  signal rate_idle_reg2 : STD_LOGIC;
  signal rate_rxsync_reg1 : STD_LOGIC;
  signal rate_rxsync_reg2 : STD_LOGIC;
  signal reset : STD_LOGIC_VECTOR ( 7 to 7 );
  signal reset_cnt0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \resetovrd.reset_cnt_reg__0__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal resetovrd_start_reg1 : STD_LOGIC;
  signal resetovrd_start_reg2 : STD_LOGIC;
  signal rst_idle_reg1 : STD_LOGIC;
  signal rst_idle_reg2 : STD_LOGIC;
  signal \rxcdrlock_cnt_reg__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxcdrlock_reg1 : STD_LOGIC;
  signal rxcdrlock_reg2 : STD_LOGIC;
  signal rxeq_adapt_done_reg1 : STD_LOGIC;
  signal rxeq_adapt_done_reg2 : STD_LOGIC;
  signal rxresetdone_reg1 : STD_LOGIC;
  signal rxresetdone_reg2 : STD_LOGIC;
  signal rxstatus_reg1 : STD_LOGIC;
  signal rxstatus_reg2 : STD_LOGIC;
  signal \rxvalid_cnt_reg__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxvalid_reg1 : STD_LOGIC;
  signal rxvalid_reg2 : STD_LOGIC;
  signal txcompliance_reg1 : STD_LOGIC;
  signal txcompliance_reg2 : STD_LOGIC;
  signal txelecidle_reg1 : STD_LOGIC;
  signal txelecidle_reg2 : STD_LOGIC;
  signal txresetdone_reg1 : STD_LOGIC;
  signal txresetdone_reg2 : STD_LOGIC;
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \oobclk_div.oobclk_cnt[0]_i_1__0\ : label is true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \oobclk_div.oobclk_cnt[0]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \oobclk_div.oobclk_cnt[1]_i_1__0\ : label is "soft_lutpair88";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of pclk_sel_reg1_reg : label is true;
  attribute ASYNC_REG of pclk_sel_reg2_reg : label is true;
  attribute ASYNC_REG of rate_done_reg1_reg : label is true;
  attribute ASYNC_REG of rate_done_reg2_reg : label is true;
  attribute ASYNC_REG of rate_gen3_reg1_reg : label is true;
  attribute ASYNC_REG of rate_gen3_reg2_reg : label is true;
  attribute ASYNC_REG of rate_idle_reg1_reg : label is true;
  attribute ASYNC_REG of rate_idle_reg2_reg : label is true;
  attribute ASYNC_REG of rate_rxsync_reg1_reg : label is true;
  attribute ASYNC_REG of rate_rxsync_reg2_reg : label is true;
  attribute counter : integer;
  attribute counter of \resetovrd.reset_cnt_reg[0]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[1]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[2]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[3]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[4]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[5]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[6]\ : label is 22;
  attribute counter of \resetovrd.reset_cnt_reg[7]\ : label is 22;
  attribute ASYNC_REG of resetovrd_start_reg1_reg : label is true;
  attribute ASYNC_REG of resetovrd_start_reg2_reg : label is true;
  attribute ASYNC_REG of rst_idle_reg1_reg : label is true;
  attribute ASYNC_REG of rst_idle_reg2_reg : label is true;
  attribute counter of \rxcdrlock_cnt_reg[0]\ : label is 23;
  attribute counter of \rxcdrlock_cnt_reg[1]\ : label is 23;
  attribute counter of \rxcdrlock_cnt_reg[2]\ : label is 23;
  attribute counter of \rxcdrlock_cnt_reg[3]\ : label is 23;
  attribute ASYNC_REG of rxcdrlock_reg1_reg : label is true;
  attribute ASYNC_REG of rxcdrlock_reg2_reg : label is true;
  attribute ASYNC_REG of rxeq_adapt_done_reg1_reg : label is true;
  attribute ASYNC_REG of rxeq_adapt_done_reg2_reg : label is true;
  attribute ASYNC_REG of rxresetdone_reg1_reg : label is true;
  attribute ASYNC_REG of rxresetdone_reg2_reg : label is true;
  attribute ASYNC_REG of rxstatus_reg1_reg : label is true;
  attribute ASYNC_REG of rxstatus_reg2_reg : label is true;
  attribute counter of \rxvalid_cnt_reg[0]\ : label is 24;
  attribute counter of \rxvalid_cnt_reg[1]\ : label is 24;
  attribute counter of \rxvalid_cnt_reg[2]\ : label is 24;
  attribute counter of \rxvalid_cnt_reg[3]\ : label is 24;
  attribute ASYNC_REG of rxvalid_reg1_reg : label is true;
  attribute ASYNC_REG of rxvalid_reg2_reg : label is true;
  attribute ASYNC_REG of txcompliance_reg1_reg : label is true;
  attribute ASYNC_REG of txcompliance_reg2_reg : label is true;
  attribute ASYNC_REG of txelecidle_reg1_reg : label is true;
  attribute ASYNC_REG of txelecidle_reg2_reg : label is true;
  attribute ASYNC_REG of txresetdone_reg1_reg : label is true;
  attribute ASYNC_REG of txresetdone_reg2_reg : label is true;
begin
  O1(5 downto 0) <= \^o1\(5 downto 0);
  O2 <= \^o2\;
  Q(0) <= \^q\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gt_rx_phy_status_q_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE0FF"
    )
    port map (
      I0 => rate_idle_reg2,
      I1 => rate_rxsync_reg2,
      I2 => RST_PHYSTATUS(0),
      I3 => rst_idle_reg2,
      I4 => rate_done_reg2,
      O => PIPE_PHYSTATUS(0)
    );
\gt_rxvalid_q_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D00000000000000"
    )
    port map (
      I0 => PIPE_RXELECIDLE(0),
      I1 => I5,
      I2 => n_0_gt_rxvalid_q_i_5,
      I3 => rate_idle_reg2,
      I4 => I1,
      I5 => rst_idle_reg2,
      O => O11
    );
gt_rxvalid_q_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0__0\(2),
      I1 => \rxvalid_cnt_reg__0__0\(0),
      I2 => \rxvalid_cnt_reg__0__0\(1),
      I3 => \rxvalid_cnt_reg__0__0\(3),
      O => n_0_gt_rxvalid_q_i_5
    );
\gtp_channel.gtpe2_channel_i_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_resetovrd.fsm_reg[1]\,
      O => O3
    );
\oobclk_div.oobclk_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => oobclk_cnt(0),
      O => \n_0_oobclk_div.oobclk_cnt[0]_i_1__0\
    );
\oobclk_div.oobclk_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => oobclk_cnt(0),
      I1 => oobclk_cnt(1),
      O => \n_0_oobclk_div.oobclk_cnt[1]_i_1__0\
    );
\oobclk_div.oobclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_oobclk_div.oobclk_cnt[0]_i_1__0\,
      Q => oobclk_cnt(0),
      R => clear
    );
\oobclk_div.oobclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_oobclk_div.oobclk_cnt[1]_i_1__0\,
      Q => oobclk_cnt(1),
      R => clear
    );
\oobclk_div.oobclk_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => oobclk_cnt(1),
      I1 => pclk_sel_reg2,
      I2 => oobclk_cnt(0),
      O => \n_0_oobclk_div.oobclk_i_1__0\
    );
\oobclk_div.oobclk_reg\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_oobclk_div.oobclk_i_1__0\,
      Q => USER_OOBCLK,
      R => clear
    );
pclk_sel_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => O10(0),
      Q => pclk_sel_reg1,
      R => clear
    );
pclk_sel_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => pclk_sel_reg1,
      Q => pclk_sel_reg2,
      R => clear
    );
phy_rdy_n_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => rst_idle_reg2,
      I1 => p_2_in,
      I2 => p_2_in_0,
      I3 => p_2_in_1,
      O => O14
    );
\pipe_lane[1].pipe_user_ii_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => txcompliance_reg2,
      O => p_0_in11_in
    );
\pipe_lane[1].pipe_user_ii_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => txelecidle_reg2,
      O => p_1_in12_in
    );
rate_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => USER_RATE_DONE,
      Q => rate_done_reg1,
      R => SR(0)
    );
rate_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rate_done_reg1,
      Q => rate_done_reg2,
      R => SR(0)
    );
rate_gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rate_gen3_reg1,
      R => SR(0)
    );
rate_gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rate_gen3_reg1,
      Q => rate_gen3_reg2,
      R => SR(0)
    );
rate_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => RST_RATE_IDLE(0),
      Q => rate_idle_reg1,
      R => SR(0)
    );
rate_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rate_idle_reg1,
      Q => rate_idle_reg2,
      R => SR(0)
    );
rate_rxsync_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rate_rxsync_reg1,
      R => SR(0)
    );
rate_rxsync_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rate_rxsync_reg1,
      Q => rate_rxsync_reg2,
      R => SR(0)
    );
\resetdone_reg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rxresetdone_reg2,
      I1 => txresetdone_reg2,
      O => RST_RESETDONE(0)
    );
\resetovrd.fsm[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50FC5FFC"
    )
    port map (
      I0 => \n_0_resetovrd.fsm[1]_i_2__0\,
      I1 => resetovrd_start_reg2,
      I2 => \n_0_resetovrd.fsm_reg[1]\,
      I3 => \^q\(0),
      I4 => \^o2\,
      O => \n_0_resetovrd.fsm[0]_i_1__0\
    );
\resetovrd.fsm[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"74CC"
    )
    port map (
      I0 => \n_0_resetovrd.fsm[1]_i_2__0\,
      I1 => \n_0_resetovrd.fsm_reg[1]\,
      I2 => \^o2\,
      I3 => \^q\(0),
      O => \n_0_resetovrd.fsm[1]_i_1__0\
    );
\resetovrd.fsm[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \^o1\(0),
      I1 => \^o1\(1),
      I2 => \^o1\(2),
      I3 => \n_0_resetovrd.fsm[1]_i_4__0\,
      O => \n_0_resetovrd.fsm[1]_i_2__0\
    );
\resetovrd.fsm[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_resetovrd.reset_cnt[7]_i_3__0\,
      I1 => \resetovrd.reset_cnt_reg__0__0\(6),
      I2 => \resetovrd.reset_cnt_reg__0__0\(7),
      I3 => \resetovrd.reset_cnt_reg__0__0\(4),
      I4 => \resetovrd.reset_cnt_reg__0__0\(5),
      O => \^o2\
    );
\resetovrd.fsm[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \^o1\(5),
      I1 => p_3_in(4),
      I2 => rxresetdone_reg2,
      I3 => \^o1\(4),
      I4 => reset(7),
      I5 => \^o1\(3),
      O => \n_0_resetovrd.fsm[1]_i_4__0\
    );
\resetovrd.fsm_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.fsm[0]_i_1__0\,
      Q => \^q\(0),
      R => clear
    );
\resetovrd.fsm_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.fsm[1]_i_1__0\,
      Q => \n_0_resetovrd.fsm_reg[1]\,
      R => clear
    );
\resetovrd.reset[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15551100"
    )
    port map (
      I0 => clear,
      I1 => \^q\(0),
      I2 => \^o2\,
      I3 => \n_0_resetovrd.fsm_reg[1]\,
      I4 => \^o1\(0),
      O => \n_0_resetovrd.reset[0]_i_1__0\
    );
\resetovrd.reset[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \^o2\,
      I2 => \^q\(0),
      I3 => \^o1\(0),
      I4 => \^o1\(1),
      O => \n_0_resetovrd.reset[1]_i_1__0\
    );
\resetovrd.reset[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \^o2\,
      I2 => \^q\(0),
      I3 => \^o1\(1),
      I4 => \^o1\(2),
      O => \n_0_resetovrd.reset[2]_i_1__0\
    );
\resetovrd.reset[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \^o2\,
      I2 => \^q\(0),
      I3 => \^o1\(2),
      I4 => p_3_in(4),
      O => \n_0_resetovrd.reset[3]_i_1__0\
    );
\resetovrd.reset[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \^o2\,
      I2 => \^q\(0),
      I3 => p_3_in(4),
      I4 => \^o1\(3),
      O => \n_0_resetovrd.reset[4]_i_1__0\
    );
\resetovrd.reset[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \^o2\,
      I2 => \^q\(0),
      I3 => \^o1\(3),
      I4 => \^o1\(4),
      O => \n_0_resetovrd.reset[5]_i_1__0\
    );
\resetovrd.reset[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \^o2\,
      I2 => \^q\(0),
      I3 => \^o1\(4),
      I4 => \^o1\(5),
      O => \n_0_resetovrd.reset[6]_i_1__0\
    );
\resetovrd.reset[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F8A0A"
    )
    port map (
      I0 => \n_0_resetovrd.fsm_reg[1]\,
      I1 => \^o2\,
      I2 => \^q\(0),
      I3 => \^o1\(5),
      I4 => reset(7),
      O => \n_0_resetovrd.reset[7]_i_1__0\
    );
\resetovrd.reset_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0__0\(0),
      O => reset_cnt0(0)
    );
\resetovrd.reset_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0__0\(0),
      I1 => \resetovrd.reset_cnt_reg__0__0\(1),
      O => \n_0_resetovrd.reset_cnt[1]_i_1__0\
    );
\resetovrd.reset_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0__0\(2),
      I1 => \resetovrd.reset_cnt_reg__0__0\(1),
      I2 => \resetovrd.reset_cnt_reg__0__0\(0),
      O => reset_cnt0(2)
    );
\resetovrd.reset_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0__0\(3),
      I1 => \resetovrd.reset_cnt_reg__0__0\(2),
      I2 => \resetovrd.reset_cnt_reg__0__0\(0),
      I3 => \resetovrd.reset_cnt_reg__0__0\(1),
      O => reset_cnt0(3)
    );
\resetovrd.reset_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0__0\(4),
      I1 => \resetovrd.reset_cnt_reg__0__0\(2),
      I2 => \resetovrd.reset_cnt_reg__0__0\(3),
      I3 => \resetovrd.reset_cnt_reg__0__0\(0),
      I4 => \resetovrd.reset_cnt_reg__0__0\(1),
      O => reset_cnt0(4)
    );
\resetovrd.reset_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0__0\(5),
      I1 => \resetovrd.reset_cnt_reg__0__0\(4),
      I2 => \resetovrd.reset_cnt_reg__0__0\(1),
      I3 => \resetovrd.reset_cnt_reg__0__0\(0),
      I4 => \resetovrd.reset_cnt_reg__0__0\(3),
      I5 => \resetovrd.reset_cnt_reg__0__0\(2),
      O => reset_cnt0(5)
    );
\resetovrd.reset_cnt[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0__0\(6),
      I1 => \resetovrd.reset_cnt_reg__0__0\(4),
      I2 => \resetovrd.reset_cnt_reg__0__0\(5),
      I3 => \n_0_resetovrd.reset_cnt[7]_i_3__0\,
      O => reset_cnt0(6)
    );
\resetovrd.reset_cnt[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA9A"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0__0\(7),
      I1 => \resetovrd.reset_cnt_reg__0__0\(6),
      I2 => \n_0_resetovrd.reset_cnt[7]_i_3__0\,
      I3 => \resetovrd.reset_cnt_reg__0__0\(5),
      I4 => \resetovrd.reset_cnt_reg__0__0\(4),
      O => reset_cnt0(7)
    );
\resetovrd.reset_cnt[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \resetovrd.reset_cnt_reg__0__0\(1),
      I1 => \resetovrd.reset_cnt_reg__0__0\(0),
      I2 => \resetovrd.reset_cnt_reg__0__0\(3),
      I3 => \resetovrd.reset_cnt_reg__0__0\(2),
      O => \n_0_resetovrd.reset_cnt[7]_i_3__0\
    );
\resetovrd.reset_cnt_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => reset_cnt0(0),
      Q => \resetovrd.reset_cnt_reg__0__0\(0),
      S => I6(0)
    );
\resetovrd.reset_cnt_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset_cnt[1]_i_1__0\,
      Q => \resetovrd.reset_cnt_reg__0__0\(1),
      S => I6(0)
    );
\resetovrd.reset_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => reset_cnt0(2),
      Q => \resetovrd.reset_cnt_reg__0__0\(2),
      S => I6(0)
    );
\resetovrd.reset_cnt_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => reset_cnt0(3),
      Q => \resetovrd.reset_cnt_reg__0__0\(3),
      S => I6(0)
    );
\resetovrd.reset_cnt_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => reset_cnt0(4),
      Q => \resetovrd.reset_cnt_reg__0__0\(4),
      S => I6(0)
    );
\resetovrd.reset_cnt_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => reset_cnt0(5),
      Q => \resetovrd.reset_cnt_reg__0__0\(5),
      S => I6(0)
    );
\resetovrd.reset_cnt_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => reset_cnt0(6),
      Q => \resetovrd.reset_cnt_reg__0__0\(6),
      S => I6(0)
    );
\resetovrd.reset_cnt_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => reset_cnt0(7),
      Q => \resetovrd.reset_cnt_reg__0__0\(7),
      R => I6(0)
    );
\resetovrd.reset_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[0]_i_1__0\,
      Q => \^o1\(0),
      R => \<const0>\
    );
\resetovrd.reset_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[1]_i_1__0\,
      Q => \^o1\(1),
      R => clear
    );
\resetovrd.reset_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[2]_i_1__0\,
      Q => \^o1\(2),
      R => clear
    );
\resetovrd.reset_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[3]_i_1__0\,
      Q => p_3_in(4),
      R => clear
    );
\resetovrd.reset_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[4]_i_1__0\,
      Q => \^o1\(3),
      R => clear
    );
\resetovrd.reset_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[5]_i_1__0\,
      Q => \^o1\(4),
      R => clear
    );
\resetovrd.reset_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[6]_i_1__0\,
      Q => \^o1\(5),
      R => clear
    );
\resetovrd.reset_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_resetovrd.reset[7]_i_1__0\,
      Q => reset(7),
      R => clear
    );
resetovrd_start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => resetovrd_start_reg1,
      R => clear
    );
resetovrd_start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => resetovrd_start_reg1,
      Q => resetovrd_start_reg2,
      R => clear
    );
rst_idle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => I4,
      Q => rst_idle_reg1,
      R => SR(0)
    );
rst_idle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rst_idle_reg1,
      Q => rst_idle_reg2,
      R => SR(0)
    );
\rxcdrlock_cnt[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A0A0A0A"
    )
    port map (
      I0 => rxcdrlock_reg2,
      I1 => \rxcdrlock_cnt_reg__0__0\(2),
      I2 => \rxcdrlock_cnt_reg__0__0\(0),
      I3 => \rxcdrlock_cnt_reg__0__0\(1),
      I4 => \rxcdrlock_cnt_reg__0__0\(3),
      O => \p_0_in__0\(0)
    );
\rxcdrlock_cnt[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8282828"
    )
    port map (
      I0 => rxcdrlock_reg2,
      I1 => \rxcdrlock_cnt_reg__0__0\(0),
      I2 => \rxcdrlock_cnt_reg__0__0\(1),
      I3 => \rxcdrlock_cnt_reg__0__0\(2),
      I4 => \rxcdrlock_cnt_reg__0__0\(3),
      O => \p_0_in__0\(1)
    );
\rxcdrlock_cnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8CCCC000"
    )
    port map (
      I0 => \rxcdrlock_cnt_reg__0__0\(3),
      I1 => rxcdrlock_reg2,
      I2 => \rxcdrlock_cnt_reg__0__0\(1),
      I3 => \rxcdrlock_cnt_reg__0__0\(0),
      I4 => \rxcdrlock_cnt_reg__0__0\(2),
      O => \p_0_in__0\(2)
    );
\rxcdrlock_cnt[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
    port map (
      I0 => rxcdrlock_reg2,
      I1 => \rxcdrlock_cnt_reg__0__0\(3),
      I2 => \rxcdrlock_cnt_reg__0__0\(1),
      I3 => \rxcdrlock_cnt_reg__0__0\(0),
      I4 => \rxcdrlock_cnt_reg__0__0\(2),
      O => \p_0_in__0\(3)
    );
\rxcdrlock_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0\(0),
      Q => \rxcdrlock_cnt_reg__0__0\(0),
      R => clear
    );
\rxcdrlock_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0\(1),
      Q => \rxcdrlock_cnt_reg__0__0\(1),
      R => clear
    );
\rxcdrlock_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0\(2),
      Q => \rxcdrlock_cnt_reg__0__0\(2),
      R => clear
    );
\rxcdrlock_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0\(3),
      Q => \rxcdrlock_cnt_reg__0__0\(3),
      R => clear
    );
\rxcdrlock_reg1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => I3,
      I1 => \rxcdrlock_cnt_reg__0__0\(3),
      I2 => \rxcdrlock_cnt_reg__0__0\(1),
      I3 => \rxcdrlock_cnt_reg__0__0\(0),
      I4 => \rxcdrlock_cnt_reg__0__0\(2),
      O => SYNC_RXCDRLOCK
    );
rxcdrlock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => I3,
      Q => rxcdrlock_reg1,
      R => clear
    );
rxcdrlock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rxcdrlock_reg1,
      Q => rxcdrlock_reg2,
      R => clear
    );
rxeq_adapt_done_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => USER_RXEQ_ADAPT_DONE,
      Q => rxeq_adapt_done_reg1,
      R => clear
    );
rxeq_adapt_done_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rxeq_adapt_done_reg1,
      Q => rxeq_adapt_done_reg2,
      R => clear
    );
rxresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => USER_RXRESETDONE,
      Q => rxresetdone_reg1,
      R => clear
    );
rxresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rxresetdone_reg1,
      Q => rxresetdone_reg2,
      R => clear
    );
rxstatus_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => USER_RXSTATUS_IN,
      Q => rxstatus_reg1,
      R => SR(0)
    );
rxstatus_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rxstatus_reg1,
      Q => rxstatus_reg2,
      R => SR(0)
    );
\rxvalid_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000D5550000"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0__0\(0),
      I1 => \rxvalid_cnt_reg__0__0\(3),
      I2 => \rxvalid_cnt_reg__0__0\(1),
      I3 => \rxvalid_cnt_reg__0__0\(2),
      I4 => rxvalid_reg2,
      I5 => rxstatus_reg2,
      O => \p_0_in__0__0\(0)
    );
\rxvalid_cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000E6660000"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0__0\(0),
      I1 => \rxvalid_cnt_reg__0__0\(1),
      I2 => \rxvalid_cnt_reg__0__0\(3),
      I3 => \rxvalid_cnt_reg__0__0\(2),
      I4 => rxvalid_reg2,
      I5 => rxstatus_reg2,
      O => \p_0_in__0__0\(1)
    );
\rxvalid_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000EA6A0000"
    )
    port map (
      I0 => \rxvalid_cnt_reg__0__0\(2),
      I1 => \rxvalid_cnt_reg__0__0\(1),
      I2 => \rxvalid_cnt_reg__0__0\(0),
      I3 => \rxvalid_cnt_reg__0__0\(3),
      I4 => rxvalid_reg2,
      I5 => rxstatus_reg2,
      O => \p_0_in__0__0\(2)
    );
\rxvalid_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555400000000000"
    )
    port map (
      I0 => rxstatus_reg2,
      I1 => \rxvalid_cnt_reg__0__0\(2),
      I2 => \rxvalid_cnt_reg__0__0\(0),
      I3 => \rxvalid_cnt_reg__0__0\(1),
      I4 => \rxvalid_cnt_reg__0__0\(3),
      I5 => rxvalid_reg2,
      O => \p_0_in__0__0\(3)
    );
\rxvalid_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0__0\(0),
      Q => \rxvalid_cnt_reg__0__0\(0),
      R => SR(0)
    );
\rxvalid_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0__0\(1),
      Q => \rxvalid_cnt_reg__0__0\(1),
      R => SR(0)
    );
\rxvalid_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0__0\(2),
      Q => \rxvalid_cnt_reg__0__0\(2),
      R => SR(0)
    );
\rxvalid_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \p_0_in__0__0\(3),
      Q => \rxvalid_cnt_reg__0__0\(3),
      R => SR(0)
    );
rxvalid_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => I1,
      Q => rxvalid_reg1,
      R => SR(0)
    );
rxvalid_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rxvalid_reg1,
      Q => rxvalid_reg2,
      R => SR(0)
    );
txcompliance_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => PIPE_TXCOMPLIANCE(0),
      Q => txcompliance_reg1,
      R => clear
    );
txcompliance_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => txcompliance_reg1,
      Q => txcompliance_reg2,
      R => clear
    );
txelecidle_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => PIPE_TXELECIDLE(0),
      Q => txelecidle_reg1,
      R => clear
    );
txelecidle_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => txelecidle_reg1,
      Q => txelecidle_reg2,
      R => clear
    );
txresetdone_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => USER_TXRESETDONE,
      Q => txresetdone_reg1,
      R => clear
    );
txresetdone_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => txresetdone_reg1,
      Q => txresetdone_reg2,
      R => clear
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_qpll_drp is
  port (
    QPLL_DRP_DONE : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    qpll_drp_we : out STD_LOGIC;
    qpll_drp_en : out STD_LOGIC;
    RST_DCLK_RESET : in STD_LOGIC;
    I1 : in STD_LOGIC;
    QPLL_QPLLLOCK : in STD_LOGIC;
    qpll_drp_rdy : in STD_LOGIC;
    QPLL_DRP_START : in STD_LOGIC;
    QPLL_DRP_OVRD : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end v7_pciev7_pcie_qpll_drp;

architecture STRUCTURE of v7_pciev7_pcie_qpll_drp is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal di : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal do_reg1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal do_reg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gen3_reg1 : STD_LOGIC;
  signal gen3_reg2 : STD_LOGIC;
  signal load_cnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_crscode[0]_i_1\ : STD_LOGIC;
  signal \n_0_crscode[1]_i_1\ : STD_LOGIC;
  signal \n_0_crscode[2]_i_1\ : STD_LOGIC;
  signal \n_0_crscode[3]_i_1\ : STD_LOGIC;
  signal \n_0_crscode[4]_i_1\ : STD_LOGIC;
  signal \n_0_crscode[5]_i_1\ : STD_LOGIC;
  signal \n_0_crscode[5]_i_2\ : STD_LOGIC;
  signal \n_0_crscode_reg[0]\ : STD_LOGIC;
  signal \n_0_crscode_reg[1]\ : STD_LOGIC;
  signal \n_0_crscode_reg[2]\ : STD_LOGIC;
  signal \n_0_crscode_reg[3]\ : STD_LOGIC;
  signal \n_0_crscode_reg[4]\ : STD_LOGIC;
  signal \n_0_crscode_reg[5]\ : STD_LOGIC;
  signal \n_0_di[11]_i_2\ : STD_LOGIC;
  signal \n_0_di[12]_i_2\ : STD_LOGIC;
  signal \n_0_di[13]_i_2\ : STD_LOGIC;
  signal \n_0_di[14]_i_2\ : STD_LOGIC;
  signal \n_0_di[15]_i_2\ : STD_LOGIC;
  signal \n_0_done_i_1__0\ : STD_LOGIC;
  signal n_0_done_i_2 : STD_LOGIC;
  signal \n_0_fsm[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_3__1\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_3__0\ : STD_LOGIC;
  signal \n_0_fsm[5]_i_2\ : STD_LOGIC;
  signal \n_0_fsm[6]_i_2\ : STD_LOGIC;
  signal \n_0_fsm_reg[0]\ : STD_LOGIC;
  signal \n_0_fsm_reg[1]\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]\ : STD_LOGIC;
  signal \n_0_fsm_reg[3]\ : STD_LOGIC;
  signal \n_0_fsm_reg[4]\ : STD_LOGIC;
  signal \n_0_fsm_reg[5]\ : STD_LOGIC;
  signal \n_0_fsm_reg[6]\ : STD_LOGIC;
  signal \n_0_gtp_common.gtpe2_common_i_i_3\ : STD_LOGIC;
  signal \n_0_index[0]_i_1\ : STD_LOGIC;
  signal \n_0_index[1]_i_1\ : STD_LOGIC;
  signal \n_0_index[2]_i_1\ : STD_LOGIC;
  signal \n_0_index[2]_i_2\ : STD_LOGIC;
  signal \n_0_index[2]_i_3\ : STD_LOGIC;
  signal \n_0_index[2]_i_4\ : STD_LOGIC;
  signal \n_0_index_reg[0]\ : STD_LOGIC;
  signal \n_0_index_reg[1]\ : STD_LOGIC;
  signal \n_0_index_reg[2]\ : STD_LOGIC;
  signal \n_0_load_cnt[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_load_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_load_cnt[1]_i_2\ : STD_LOGIC;
  signal ovrd_reg1 : STD_LOGIC;
  signal ovrd_reg2 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal qplllock_reg1 : STD_LOGIC;
  signal qplllock_reg2 : STD_LOGIC;
  signal rdy_reg1 : STD_LOGIC;
  signal rdy_reg2 : STD_LOGIC;
  signal start_reg1 : STD_LOGIC;
  signal start_reg2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \addr[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \addr[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \addr[3]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \addr[4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \addr[5]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \addr[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \di[12]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \di[13]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \di[14]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \di[15]_i_2\ : label is "soft_lutpair46";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \do_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[10]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[11]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[12]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[13]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[14]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[15]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[4]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[5]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[6]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[7]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[8]\ : label is true;
  attribute ASYNC_REG of \do_reg1_reg[9]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[10]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[11]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[12]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[13]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[14]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[15]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[4]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[5]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[6]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[7]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[8]\ : label is true;
  attribute ASYNC_REG of \do_reg2_reg[9]\ : label is true;
  attribute SOFT_HLUTNM of done_i_2 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \fsm[1]_i_3__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \fsm[5]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \fsm[6]_i_2\ : label is "soft_lutpair47";
  attribute ASYNC_REG of gen3_reg1_reg : label is true;
  attribute ASYNC_REG of gen3_reg2_reg : label is true;
  attribute SOFT_HLUTNM of \gtp_common.gtpe2_common_i_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gtp_common.gtpe2_common_i_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \index[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \index[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \index[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \index[2]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \load_cnt[0]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \load_cnt[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \load_cnt[1]_i_2\ : label is "soft_lutpair48";
  attribute ASYNC_REG of ovrd_reg1_reg : label is true;
  attribute ASYNC_REG of ovrd_reg2_reg : label is true;
  attribute ASYNC_REG of qplllock_reg1_reg : label is true;
  attribute ASYNC_REG of qplllock_reg2_reg : label is true;
  attribute ASYNC_REG of rdy_reg1_reg : label is true;
  attribute ASYNC_REG of rdy_reg2_reg : label is true;
  attribute ASYNC_REG of start_reg1_reg : label is true;
  attribute ASYNC_REG of start_reg2_reg : label is true;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      O => addr(0)
    );
\addr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      O => addr(1)
    );
\addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_index_reg[0]\,
      O => addr(2)
    );
\addr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_index_reg[0]\,
      O => addr(3)
    );
\addr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[0]\,
      O => addr(4)
    );
\addr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[0]\,
      O => addr(5)
    );
\addr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_index_reg[0]\,
      O => addr(7)
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => addr(0),
      Q => Q(0),
      R => RST_DCLK_RESET
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => addr(1),
      Q => Q(1),
      R => RST_DCLK_RESET
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => addr(2),
      Q => Q(2),
      R => RST_DCLK_RESET
    );
\addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => addr(3),
      Q => Q(3),
      R => RST_DCLK_RESET
    );
\addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => addr(4),
      Q => Q(4),
      R => RST_DCLK_RESET
    );
\addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => addr(5),
      Q => Q(5),
      R => RST_DCLK_RESET
    );
\addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => addr(7),
      Q => Q(6),
      R => RST_DCLK_RESET
    );
\crscode[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => do_reg2(1),
      I1 => \n_0_index_reg[2]\,
      O => \n_0_crscode[0]_i_1\
    );
\crscode[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => do_reg2(2),
      I1 => \n_0_index_reg[2]\,
      O => \n_0_crscode[1]_i_1\
    );
\crscode[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => do_reg2(3),
      I1 => \n_0_index_reg[2]\,
      O => \n_0_crscode[2]_i_1\
    );
\crscode[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => do_reg2(4),
      I1 => \n_0_index_reg[2]\,
      O => \n_0_crscode[3]_i_1\
    );
\crscode[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => do_reg2(5),
      I1 => \n_0_index_reg[2]\,
      O => \n_0_crscode[4]_i_1\
    );
\crscode[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => ovrd_reg2,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_index_reg[2]\,
      O => \n_0_crscode[5]_i_1\
    );
\crscode[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => do_reg2(6),
      I1 => \n_0_index_reg[2]\,
      O => \n_0_crscode[5]_i_2\
    );
\crscode_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_crscode[5]_i_1\,
      D => \n_0_crscode[0]_i_1\,
      Q => \n_0_crscode_reg[0]\,
      R => RST_DCLK_RESET
    );
\crscode_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_crscode[5]_i_1\,
      D => \n_0_crscode[1]_i_1\,
      Q => \n_0_crscode_reg[1]\,
      R => RST_DCLK_RESET
    );
\crscode_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_crscode[5]_i_1\,
      D => \n_0_crscode[2]_i_1\,
      Q => \n_0_crscode_reg[2]\,
      R => RST_DCLK_RESET
    );
\crscode_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_crscode[5]_i_1\,
      D => \n_0_crscode[3]_i_1\,
      Q => \n_0_crscode_reg[3]\,
      R => RST_DCLK_RESET
    );
\crscode_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_crscode[5]_i_1\,
      D => \n_0_crscode[4]_i_1\,
      Q => \n_0_crscode_reg[4]\,
      R => RST_DCLK_RESET
    );
\crscode_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_crscode[5]_i_1\,
      D => \n_0_crscode[5]_i_2\,
      Q => \n_0_crscode_reg[5]\,
      R => RST_DCLK_RESET
    );
\di[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70E0"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => do_reg2(0),
      I3 => \n_0_index_reg[0]\,
      O => di(0)
    );
\di[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC5CCCC"
    )
    port map (
      I0 => \n_0_crscode_reg[0]\,
      I1 => do_reg2(10),
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[2]\,
      O => di(10)
    );
\di[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF38301810"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => ovrd_reg2,
      I4 => do_reg2(11),
      I5 => \n_0_di[11]_i_2\,
      O => di(11)
    );
\di[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00C300AA"
    )
    port map (
      I0 => do_reg2(11),
      I1 => \n_0_crscode_reg[0]\,
      I2 => \n_0_crscode_reg[1]\,
      I3 => \n_0_index_reg[1]\,
      I4 => \n_0_index_reg[2]\,
      I5 => \n_0_index_reg[0]\,
      O => \n_0_di[11]_i_2\
    );
\di[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3B3B3F04000004"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_crscode_reg[2]\,
      I4 => \n_0_di[12]_i_2\,
      I5 => do_reg2(12),
      O => di(12)
    );
\di[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_crscode_reg[0]\,
      I1 => \n_0_crscode_reg[1]\,
      O => \n_0_di[12]_i_2\
    );
\di[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7B7B7F14101014"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_crscode_reg[3]\,
      I4 => \n_0_di[13]_i_2\,
      I5 => do_reg2(13),
      O => di(13)
    );
\di[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_crscode_reg[1]\,
      I1 => \n_0_crscode_reg[0]\,
      I2 => \n_0_crscode_reg[2]\,
      O => \n_0_di[13]_i_2\
    );
\di[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7B7B7F14101014"
    )
    port map (
      I0 => \n_0_index_reg[0]\,
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[1]\,
      I3 => \n_0_crscode_reg[4]\,
      I4 => \n_0_di[14]_i_2\,
      I5 => do_reg2(14),
      O => di(14)
    );
\di[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_crscode_reg[2]\,
      I1 => \n_0_crscode_reg[0]\,
      I2 => \n_0_crscode_reg[1]\,
      I3 => \n_0_crscode_reg[3]\,
      O => \n_0_di[14]_i_2\
    );
\di[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F270D070D070F2"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => do_reg2(15),
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_di[15]_i_2\,
      I5 => \n_0_crscode_reg[5]\,
      O => di(15)
    );
\di[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_crscode_reg[3]\,
      I1 => \n_0_crscode_reg[1]\,
      I2 => \n_0_crscode_reg[0]\,
      I3 => \n_0_crscode_reg[2]\,
      I4 => \n_0_crscode_reg[4]\,
      O => \n_0_di[15]_i_2\
    );
\di[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70E0"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => do_reg2(1),
      I3 => \n_0_index_reg[0]\,
      O => di(1)
    );
\di[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70E0"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => do_reg2(2),
      I3 => \n_0_index_reg[0]\,
      O => di(2)
    );
\di[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70E0"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => do_reg2(3),
      I3 => \n_0_index_reg[0]\,
      O => di(3)
    );
\di[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E00"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => \n_0_index_reg[0]\,
      I3 => do_reg2(4),
      O => di(4)
    );
\di[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F1"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => do_reg2(5),
      I3 => \n_0_index_reg[0]\,
      O => di(5)
    );
\di[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"71E0"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => do_reg2(6),
      I3 => \n_0_index_reg[0]\,
      O => di(6)
    );
\di[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70E0"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => do_reg2(7),
      I3 => \n_0_index_reg[0]\,
      O => di(7)
    );
\di[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F1"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => do_reg2(8),
      I3 => \n_0_index_reg[0]\,
      O => di(8)
    );
\di[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70E0"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      I2 => do_reg2(9),
      I3 => \n_0_index_reg[0]\,
      O => di(9)
    );
\di_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => di(0),
      Q => O1(0),
      R => RST_DCLK_RESET
    );
\di_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => di(10),
      Q => O1(10),
      R => RST_DCLK_RESET
    );
\di_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => di(11),
      Q => O1(11),
      R => RST_DCLK_RESET
    );
\di_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => di(12),
      Q => O1(12),
      R => RST_DCLK_RESET
    );
\di_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => di(13),
      Q => O1(13),
      R => RST_DCLK_RESET
    );
\di_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => di(14),
      Q => O1(14),
      R => RST_DCLK_RESET
    );
\di_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => di(15),
      Q => O1(15),
      R => RST_DCLK_RESET
    );
\di_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => di(1),
      Q => O1(1),
      R => RST_DCLK_RESET
    );
\di_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => di(2),
      Q => O1(2),
      R => RST_DCLK_RESET
    );
\di_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => di(3),
      Q => O1(3),
      R => RST_DCLK_RESET
    );
\di_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => di(4),
      Q => O1(4),
      R => RST_DCLK_RESET
    );
\di_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => di(5),
      Q => O1(5),
      R => RST_DCLK_RESET
    );
\di_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => di(6),
      Q => O1(6),
      R => RST_DCLK_RESET
    );
\di_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => di(7),
      Q => O1(7),
      R => RST_DCLK_RESET
    );
\di_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => di(8),
      Q => O1(8),
      R => RST_DCLK_RESET
    );
\di_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => di(9),
      Q => O1(9),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(0),
      Q => do_reg1(0),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(10),
      Q => do_reg1(10),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(11),
      Q => do_reg1(11),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(12),
      Q => do_reg1(12),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(13),
      Q => do_reg1(13),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(14),
      Q => do_reg1(14),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(15),
      Q => do_reg1(15),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(1),
      Q => do_reg1(1),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(2),
      Q => do_reg1(2),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(3),
      Q => do_reg1(3),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(4),
      Q => do_reg1(4),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(5),
      Q => do_reg1(5),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(6),
      Q => do_reg1(6),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(7),
      Q => do_reg1(7),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(8),
      Q => do_reg1(8),
      R => RST_DCLK_RESET
    );
\do_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => D(9),
      Q => do_reg1(9),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(0),
      Q => do_reg2(0),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(10),
      Q => do_reg2(10),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(11),
      Q => do_reg2(11),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(12),
      Q => do_reg2(12),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(13),
      Q => do_reg2(13),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(14),
      Q => do_reg2(14),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(15),
      Q => do_reg2(15),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(1),
      Q => do_reg2(1),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(2),
      Q => do_reg2(2),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(3),
      Q => do_reg2(3),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(4),
      Q => do_reg2(4),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(5),
      Q => do_reg2(5),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(6),
      Q => do_reg2(6),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(7),
      Q => do_reg2(7),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(8),
      Q => do_reg2(8),
      R => RST_DCLK_RESET
    );
\do_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => do_reg1(9),
      Q => do_reg2(9),
      R => RST_DCLK_RESET
    );
\done_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => start_reg2,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[6]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => n_0_done_i_2,
      O => \n_0_done_i_1__0\
    );
done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_fsm_reg[4]\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[5]\,
      I3 => \n_0_fsm_reg[3]\,
      O => n_0_done_i_2
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_done_i_1__0\,
      Q => QPLL_DRP_DONE,
      R => RST_DCLK_RESET
    );
\fsm[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEA"
    )
    port map (
      I0 => \n_0_fsm[0]_i_2__1\,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[5]\,
      I3 => \n_0_fsm_reg[2]\,
      I4 => \n_0_fsm_reg[4]\,
      I5 => \n_0_fsm_reg[1]\,
      O => p_1_in(0)
    );
\fsm[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE99D9EEEEBBFB"
    )
    port map (
      I0 => \n_0_fsm_reg[0]\,
      I1 => \n_0_fsm_reg[6]\,
      I2 => \n_0_fsm[0]_i_3__1\,
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_fsm[1]_i_3__0\,
      I5 => start_reg2,
      O => \n_0_fsm[0]_i_2__1\
    );
\fsm[0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_index_reg[1]\,
      I1 => \n_0_index_reg[2]\,
      O => \n_0_fsm[0]_i_3__1\
    );
\fsm[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF2A2A2A"
    )
    port map (
      I0 => \n_0_load_cnt[1]_i_2\,
      I1 => load_cnt(0),
      I2 => load_cnt(1),
      I3 => \n_0_index_reg[0]\,
      I4 => \n_0_index[2]_i_2\,
      I5 => \n_0_fsm[1]_i_2__1\,
      O => p_1_in(1)
    );
\fsm[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000007000700"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_fsm[1]_i_3__0\,
      I3 => \n_0_fsm_reg[6]\,
      I4 => start_reg2,
      I5 => \n_0_fsm_reg[0]\,
      O => \n_0_fsm[1]_i_2__1\
    );
\fsm[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_fsm_reg[1]\,
      I1 => \n_0_fsm_reg[3]\,
      I2 => \n_0_fsm_reg[5]\,
      I3 => \n_0_fsm_reg[2]\,
      I4 => \n_0_fsm_reg[4]\,
      O => \n_0_fsm[1]_i_3__0\
    );
\fsm[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_load_cnt[1]_i_2\,
      I1 => load_cnt(1),
      I2 => load_cnt(0),
      O => p_1_in(2)
    );
\fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200002020"
    )
    port map (
      I0 => \n_0_fsm[5]_i_2\,
      I1 => \n_0_fsm_reg[4]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => rdy_reg2,
      I4 => \n_0_fsm_reg[5]\,
      I5 => \n_0_fsm_reg[3]\,
      O => p_1_in(3)
    );
\fsm[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \n_0_fsm_reg[3]\,
      I1 => rdy_reg2,
      I2 => \n_0_fsm_reg[5]\,
      I3 => \n_0_fsm[6]_i_2\,
      O => p_1_in(4)
    );
\fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020808"
    )
    port map (
      I0 => \n_0_fsm[5]_i_2\,
      I1 => \n_0_fsm_reg[4]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => rdy_reg2,
      I4 => \n_0_fsm_reg[5]\,
      I5 => \n_0_fsm_reg[3]\,
      O => p_1_in(5)
    );
\fsm[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_fsm_reg[6]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[1]\,
      O => \n_0_fsm[5]_i_2\
    );
\fsm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_fsm_reg[3]\,
      I1 => \n_0_fsm_reg[5]\,
      I2 => rdy_reg2,
      I3 => \n_0_fsm[6]_i_2\,
      O => p_1_in(6)
    );
\fsm[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_fsm_reg[1]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[6]\,
      I3 => \n_0_fsm_reg[4]\,
      I4 => \n_0_fsm_reg[2]\,
      O => \n_0_fsm[6]_i_2\
    );
\fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => p_1_in(0),
      Q => \n_0_fsm_reg[0]\,
      S => RST_DCLK_RESET
    );
\fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => p_1_in(1),
      Q => \n_0_fsm_reg[1]\,
      R => RST_DCLK_RESET
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => p_1_in(2),
      Q => \n_0_fsm_reg[2]\,
      R => RST_DCLK_RESET
    );
\fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => p_1_in(3),
      Q => \n_0_fsm_reg[3]\,
      R => RST_DCLK_RESET
    );
\fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => p_1_in(4),
      Q => \n_0_fsm_reg[4]\,
      R => RST_DCLK_RESET
    );
\fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => p_1_in(5),
      Q => \n_0_fsm_reg[5]\,
      R => RST_DCLK_RESET
    );
\fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => p_1_in(6),
      Q => \n_0_fsm_reg[6]\,
      R => RST_DCLK_RESET
    );
gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => gen3_reg1,
      R => RST_DCLK_RESET
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => gen3_reg1,
      Q => gen3_reg2,
      R => RST_DCLK_RESET
    );
\gtp_common.gtpe2_common_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => \n_0_gtp_common.gtpe2_common_i_i_3\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[4]\,
      O => qpll_drp_en
    );
\gtp_common.gtpe2_common_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_fsm_reg[2]\,
      I1 => \n_0_fsm_reg[4]\,
      I2 => \n_0_gtp_common.gtpe2_common_i_i_3\,
      O => qpll_drp_we
    );
\gtp_common.gtpe2_common_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_fsm_reg[1]\,
      I1 => \n_0_fsm_reg[0]\,
      I2 => \n_0_fsm_reg[6]\,
      I3 => \n_0_fsm_reg[5]\,
      I4 => \n_0_fsm_reg[3]\,
      O => \n_0_gtp_common.gtpe2_common_i_i_3\
    );
\index[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7000"
    )
    port map (
      I0 => \n_0_index_reg[2]\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_index[2]_i_2\,
      I3 => \n_0_index[2]_i_3\,
      I4 => \n_0_index_reg[0]\,
      O => \n_0_index[0]_i_1\
    );
\index[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF8800"
    )
    port map (
      I0 => \n_0_index[2]_i_2\,
      I1 => \n_0_index_reg[0]\,
      I2 => \n_0_index_reg[2]\,
      I3 => \n_0_index[2]_i_3\,
      I4 => \n_0_index_reg[1]\,
      O => \n_0_index[1]_i_1\
    );
\index[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22FF8000"
    )
    port map (
      I0 => \n_0_index[2]_i_2\,
      I1 => \n_0_index_reg[1]\,
      I2 => \n_0_index_reg[0]\,
      I3 => \n_0_index[2]_i_3\,
      I4 => \n_0_index_reg[2]\,
      O => \n_0_index[2]_i_1\
    );
\index[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_fsm_reg[0]\,
      I1 => \n_0_fsm_reg[6]\,
      I2 => n_0_done_i_2,
      I3 => \n_0_fsm_reg[1]\,
      O => \n_0_index[2]_i_2\
    );
\index[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEE9"
    )
    port map (
      I0 => \n_0_fsm_reg[3]\,
      I1 => \n_0_fsm_reg[5]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[4]\,
      I4 => \n_0_fsm_reg[1]\,
      I5 => \n_0_index[2]_i_4\,
      O => \n_0_index[2]_i_3\
    );
\index[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_fsm_reg[0]\,
      I1 => \n_0_fsm_reg[6]\,
      O => \n_0_index[2]_i_4\
    );
\index_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_index[0]_i_1\,
      Q => \n_0_index_reg[0]\,
      R => RST_DCLK_RESET
    );
\index_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_index[1]_i_1\,
      Q => \n_0_index_reg[1]\,
      R => RST_DCLK_RESET
    );
\index_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_index[2]_i_1\,
      Q => \n_0_index_reg[2]\,
      R => RST_DCLK_RESET
    );
\load_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => load_cnt(0),
      I1 => load_cnt(1),
      I2 => \n_0_load_cnt[1]_i_2\,
      O => \n_0_load_cnt[0]_i_1__0\
    );
\load_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => load_cnt(0),
      I1 => load_cnt(1),
      I2 => \n_0_load_cnt[1]_i_2\,
      O => \n_0_load_cnt[1]_i_1\
    );
\load_cnt[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_fsm_reg[1]\,
      I1 => n_0_done_i_2,
      I2 => \n_0_fsm_reg[0]\,
      I3 => \n_0_fsm_reg[6]\,
      O => \n_0_load_cnt[1]_i_2\
    );
\load_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_load_cnt[0]_i_1__0\,
      Q => load_cnt(0),
      R => RST_DCLK_RESET
    );
\load_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_load_cnt[1]_i_1\,
      Q => load_cnt(1),
      R => RST_DCLK_RESET
    );
ovrd_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => QPLL_DRP_OVRD,
      Q => ovrd_reg1,
      R => RST_DCLK_RESET
    );
ovrd_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => ovrd_reg1,
      Q => ovrd_reg2,
      R => RST_DCLK_RESET
    );
qplllock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => QPLL_QPLLLOCK,
      Q => qplllock_reg1,
      R => RST_DCLK_RESET
    );
qplllock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => qplllock_reg1,
      Q => qplllock_reg2,
      R => RST_DCLK_RESET
    );
rdy_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => qpll_drp_rdy,
      Q => rdy_reg1,
      R => RST_DCLK_RESET
    );
rdy_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rdy_reg1,
      Q => rdy_reg2,
      R => RST_DCLK_RESET
    );
start_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => QPLL_DRP_START,
      Q => start_reg1,
      R => RST_DCLK_RESET
    );
start_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => start_reg1,
      Q => start_reg2,
      R => RST_DCLK_RESET
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_qpll_reset is
  port (
    qrst_ovrd : out STD_LOGIC;
    qrst_drp_start : out STD_LOGIC;
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    QPLL_QPLLLOCK : in STD_LOGIC;
    I2 : in STD_LOGIC;
    SYNC_MMCM_LOCK : in STD_LOGIC;
    QRST_DRP_DONE : in STD_LOGIC_VECTOR ( 0 to 0 );
    pipe_tx_rate : in STD_LOGIC
  );
end v7_pciev7_pcie_qpll_reset;

architecture STRUCTURE of v7_pciev7_pcie_qpll_reset is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal cplllock_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cplllock_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal drp_done_reg1 : STD_LOGIC;
  signal drp_done_reg2 : STD_LOGIC;
  signal fsm2 : STD_LOGIC;
  signal mmcm_lock_reg1 : STD_LOGIC;
  signal mmcm_lock_reg2 : STD_LOGIC;
  signal \n_0_fsm[0]_i_1\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_2\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_3\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_4\ : STD_LOGIC;
  signal \n_0_fsm[0]_i_5\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_1\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_2\ : STD_LOGIC;
  signal \n_0_fsm[1]_i_3\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_1\ : STD_LOGIC;
  signal \n_0_fsm[2]_i_3\ : STD_LOGIC;
  signal \n_0_fsm[3]_i_1\ : STD_LOGIC;
  signal \n_0_fsm_reg[0]\ : STD_LOGIC;
  signal \n_0_fsm_reg[1]\ : STD_LOGIC;
  signal \n_0_fsm_reg[2]\ : STD_LOGIC;
  signal \n_0_fsm_reg[3]\ : STD_LOGIC;
  signal n_0_ovrd_i_1 : STD_LOGIC;
  signal qplllock_reg1 : STD_LOGIC;
  signal qplllock_reg2 : STD_LOGIC;
  signal qpllpd_in_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal qpllpd_in_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal qpllreset_in_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal qpllreset_in_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^qrst_ovrd\ : STD_LOGIC;
  signal rate_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rate_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \cplllock_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \cplllock_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \cplllock_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \cplllock_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \cplllock_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \cplllock_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \cplllock_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \cplllock_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \drp_done_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \drp_done_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of mmcm_lock_reg1_reg : label is true;
  attribute ASYNC_REG of mmcm_lock_reg2_reg : label is true;
  attribute ASYNC_REG of \qplllock_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \qplllock_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \qpllpd_in_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \qpllpd_in_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \qpllpd_in_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \qpllpd_in_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \qpllpd_in_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \qpllpd_in_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \qpllpd_in_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \qpllpd_in_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \qpllreset_in_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \qpllreset_in_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \qpllreset_in_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \qpllreset_in_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \qpllreset_in_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \qpllreset_in_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \qpllreset_in_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \qpllreset_in_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \rate_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rate_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rate_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rate_reg2_reg[1]\ : label is true;
begin
  qrst_ovrd <= \^qrst_ovrd\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\cplllock_reg1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => cplllock_reg1(0),
      S => SR(0)
    );
\cplllock_reg1_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => cplllock_reg1(1),
      S => SR(0)
    );
\cplllock_reg1_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => cplllock_reg1(2),
      S => SR(0)
    );
\cplllock_reg1_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => cplllock_reg1(3),
      S => SR(0)
    );
\cplllock_reg2_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => cplllock_reg1(0),
      Q => cplllock_reg2(0),
      S => SR(0)
    );
\cplllock_reg2_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => cplllock_reg1(1),
      Q => cplllock_reg2(1),
      S => SR(0)
    );
\cplllock_reg2_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => cplllock_reg1(2),
      Q => cplllock_reg2(2),
      S => SR(0)
    );
\cplllock_reg2_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => cplllock_reg1(3),
      Q => cplllock_reg2(3),
      S => SR(0)
    );
\drp_done_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => QRST_DRP_DONE(0),
      Q => drp_done_reg1,
      R => SR(0)
    );
\drp_done_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => drp_done_reg1,
      Q => drp_done_reg2,
      R => SR(0)
    );
\fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFABAA"
    )
    port map (
      I0 => \n_0_fsm[0]_i_2\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[3]\,
      I3 => \n_0_fsm[0]_i_3\,
      I4 => \n_0_fsm[0]_i_4\,
      O => \n_0_fsm[0]_i_1\
    );
\fsm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C00000FCA0000"
    )
    port map (
      I0 => drp_done_reg2,
      I1 => qplllock_reg2,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[2]\,
      I4 => \n_0_fsm_reg[3]\,
      I5 => \n_0_fsm_reg[0]\,
      O => \n_0_fsm[0]_i_2\
    );
\fsm[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF2200"
    )
    port map (
      I0 => \n_0_fsm[0]_i_5\,
      I1 => cplllock_reg2(0),
      I2 => fsm2,
      I3 => \n_0_fsm_reg[1]\,
      I4 => \n_0_fsm_reg[0]\,
      O => \n_0_fsm[0]_i_3\
    );
\fsm[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400044440000044"
    )
    port map (
      I0 => \n_0_fsm_reg[3]\,
      I1 => \n_0_fsm_reg[2]\,
      I2 => \n_0_fsm_reg[0]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => drp_done_reg2,
      I5 => qplllock_reg2,
      O => \n_0_fsm[0]_i_4\
    );
\fsm[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => qplllock_reg2,
      I1 => cplllock_reg2(3),
      I2 => cplllock_reg2(2),
      I3 => cplllock_reg2(1),
      O => \n_0_fsm[0]_i_5\
    );
\fsm[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_fsm[1]_i_2\,
      I1 => \n_0_fsm[1]_i_3\,
      O => \n_0_fsm[1]_i_1\
    );
\fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51F0550501A05505"
    )
    port map (
      I0 => \n_0_fsm_reg[3]\,
      I1 => fsm2,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[1]\,
      I4 => \n_0_fsm_reg[0]\,
      I5 => drp_done_reg2,
      O => \n_0_fsm[1]_i_2\
    );
\fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00050000005C00"
    )
    port map (
      I0 => qplllock_reg2,
      I1 => drp_done_reg2,
      I2 => \n_0_fsm_reg[0]\,
      I3 => \n_0_fsm_reg[3]\,
      I4 => \n_0_fsm_reg[2]\,
      I5 => \n_0_fsm_reg[1]\,
      O => \n_0_fsm[1]_i_3\
    );
\fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F03FA000003F00"
    )
    port map (
      I0 => fsm2,
      I1 => \n_0_fsm[2]_i_3\,
      I2 => \n_0_fsm_reg[1]\,
      I3 => \n_0_fsm_reg[2]\,
      I4 => \n_0_fsm_reg[3]\,
      I5 => \n_0_fsm_reg[0]\,
      O => \n_0_fsm[2]_i_1\
    );
\fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => mmcm_lock_reg2,
      I1 => cplllock_reg2(1),
      I2 => cplllock_reg2(2),
      I3 => cplllock_reg2(0),
      I4 => cplllock_reg2(3),
      O => fsm2
    );
\fsm[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
    port map (
      I0 => drp_done_reg2,
      I1 => \n_0_fsm_reg[0]\,
      I2 => qplllock_reg2,
      O => \n_0_fsm[2]_i_3\
    );
\fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F400F4003C00F00"
    )
    port map (
      I0 => drp_done_reg2,
      I1 => \n_0_fsm_reg[1]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[3]\,
      I4 => qplllock_reg2,
      I5 => \n_0_fsm_reg[0]\,
      O => \n_0_fsm[3]_i_1\
    );
\fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_fsm[0]_i_1\,
      Q => \n_0_fsm_reg[0]\,
      R => SR(0)
    );
\fsm_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_fsm[1]_i_1\,
      Q => \n_0_fsm_reg[1]\,
      S => SR(0)
    );
\fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_fsm[2]_i_1\,
      Q => \n_0_fsm_reg[2]\,
      R => SR(0)
    );
\fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => \n_0_fsm[3]_i_1\,
      Q => \n_0_fsm_reg[3]\,
      R => SR(0)
    );
mmcm_lock_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => SYNC_MMCM_LOCK,
      Q => mmcm_lock_reg1,
      R => SR(0)
    );
mmcm_lock_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => mmcm_lock_reg1,
      Q => mmcm_lock_reg2,
      R => SR(0)
    );
ovrd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080888A8888880"
    )
    port map (
      I0 => I1,
      I1 => \^qrst_ovrd\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      I4 => \n_0_fsm_reg[1]\,
      I5 => \n_0_fsm_reg[3]\,
      O => n_0_ovrd_i_1
    );
ovrd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I2,
      CE => \<const1>\,
      D => n_0_ovrd_i_1,
      Q => \^qrst_ovrd\,
      R => \<const0>\
    );
\qplllock_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => QPLL_QPLLLOCK,
      Q => qplllock_reg1,
      R => SR(0)
    );
\qplllock_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => qplllock_reg1,
      Q => qplllock_reg2,
      R => SR(0)
    );
\qpllpd_in_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => qpllpd_in_reg1(0),
      R => SR(0)
    );
\qpllpd_in_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => qpllpd_in_reg1(1),
      R => SR(0)
    );
\qpllpd_in_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => qpllpd_in_reg1(2),
      R => SR(0)
    );
\qpllpd_in_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => qpllpd_in_reg1(3),
      R => SR(0)
    );
\qpllpd_in_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => qpllpd_in_reg1(0),
      Q => qpllpd_in_reg2(0),
      R => SR(0)
    );
\qpllpd_in_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => qpllpd_in_reg1(1),
      Q => qpllpd_in_reg2(1),
      R => SR(0)
    );
\qpllpd_in_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => qpllpd_in_reg1(2),
      Q => qpllpd_in_reg2(2),
      R => SR(0)
    );
\qpllpd_in_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => qpllpd_in_reg1(3),
      Q => qpllpd_in_reg2(3),
      R => SR(0)
    );
\qpllreset_in_reg1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => qpllreset_in_reg1(0),
      S => SR(0)
    );
\qpllreset_in_reg1_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => qpllreset_in_reg1(1),
      S => SR(0)
    );
\qpllreset_in_reg1_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => qpllreset_in_reg1(2),
      S => SR(0)
    );
\qpllreset_in_reg1_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => qpllreset_in_reg1(3),
      S => SR(0)
    );
\qpllreset_in_reg2_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => qpllreset_in_reg1(0),
      Q => qpllreset_in_reg2(0),
      S => SR(0)
    );
\qpllreset_in_reg2_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => qpllreset_in_reg1(1),
      Q => qpllreset_in_reg2(1),
      S => SR(0)
    );
\qpllreset_in_reg2_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => qpllreset_in_reg1(2),
      Q => qpllreset_in_reg2(2),
      S => SR(0)
    );
\qpllreset_in_reg2_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => I2,
      CE => \<const1>\,
      D => qpllreset_in_reg1(3),
      Q => qpllreset_in_reg2(3),
      S => SR(0)
    );
\rate_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => pipe_tx_rate,
      Q => rate_reg1(0),
      R => SR(0)
    );
\rate_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rate_reg1(1),
      R => SR(0)
    );
\rate_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rate_reg1(0),
      Q => rate_reg2(0),
      R => SR(0)
    );
\rate_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I2,
      CE => \<const1>\,
      D => rate_reg1(1),
      Q => rate_reg2(1),
      R => SR(0)
    );
start_reg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4010"
    )
    port map (
      I0 => \n_0_fsm_reg[3]\,
      I1 => \n_0_fsm_reg[1]\,
      I2 => \n_0_fsm_reg[2]\,
      I3 => \n_0_fsm_reg[0]\,
      O => qrst_drp_start
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_qpll_wrapper is
  port (
    qpll_drp_rdy : out STD_LOGIC;
    QPLL_QPLLLOCK : out STD_LOGIC;
    QPLL_QPLLOUTCLK : out STD_LOGIC;
    QPLL_QPLLOUTREFCLK : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    I1 : in STD_LOGIC;
    qpll_drp_en : in STD_LOGIC;
    qpll_drp_we : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    clear : in STD_LOGIC;
    O1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end v7_pciev7_pcie_qpll_wrapper;

architecture STRUCTURE of v7_pciev7_pcie_qpll_wrapper is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \NLW_gtp_common.gtpe2_common_i_PLL0FBCLKLOST_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_common.gtpe2_common_i_PLL0REFCLKLOST_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_common.gtpe2_common_i_PLL1FBCLKLOST_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_common.gtpe2_common_i_PLL1LOCK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_common.gtpe2_common_i_PLL1OUTCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_common.gtpe2_common_i_PLL1OUTREFCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_common.gtpe2_common_i_PLL1REFCLKLOST_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_common.gtpe2_common_i_REFCLKOUTMONITOR0_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_common.gtpe2_common_i_REFCLKOUTMONITOR1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gtp_common.gtpe2_common_i_DMONITOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gtp_common.gtpe2_common_i_PMARSVDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute box_type : string;
  attribute box_type of \gtp_common.gtpe2_common_i\ : label is "PRIMITIVE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gtp_common.gtpe2_common_i\: unisim.vcomponents.GTPE2_COMMON
    generic map(
      BIAS_CFG => X"0000000000050001",
      COMMON_CFG => X"00000000",
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK0_INVERTED => '0',
      IS_GTGREFCLK1_INVERTED => '0',
      IS_PLL0LOCKDETCLK_INVERTED => '0',
      IS_PLL1LOCKDETCLK_INVERTED => '0',
      PLL0_CFG => X"01F024C",
      PLL0_DMON_CFG => '0',
      PLL0_FBDIV => 5,
      PLL0_FBDIV_45 => 5,
      PLL0_INIT_CFG => X"00001E",
      PLL0_LOCK_CFG => X"1E8",
      PLL0_REFCLK_DIV => 1,
      PLL1_CFG => X"01F024C",
      PLL1_DMON_CFG => '0',
      PLL1_FBDIV => 5,
      PLL1_FBDIV_45 => 5,
      PLL1_INIT_CFG => X"00001E",
      PLL1_LOCK_CFG => X"1E8",
      PLL1_REFCLK_DIV => 1,
      PLL_CLKOUT_CFG => B"00000000",
      RSVD_ATTR0 => X"0000",
      RSVD_ATTR1 => X"0000",
      SIM_PLL0REFCLK_SEL => B"001",
      SIM_PLL1REFCLK_SEL => B"001",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_VERSION => "1.0"
    )
    port map (
      BGBYPASSB => \<const1>\,
      BGMONITORENB => \<const1>\,
      BGPDB => \<const1>\,
      BGRCALOVRD(4) => \<const1>\,
      BGRCALOVRD(3) => \<const1>\,
      BGRCALOVRD(2) => \<const1>\,
      BGRCALOVRD(1) => \<const1>\,
      BGRCALOVRD(0) => \<const1>\,
      BGRCALOVRDENB => \<const1>\,
      DMONITOROUT(7 downto 0) => \NLW_gtp_common.gtpe2_common_i_DMONITOROUT_UNCONNECTED\(7 downto 0),
      DRPADDR(7) => Q(6),
      DRPADDR(6) => \<const0>\,
      DRPADDR(5 downto 0) => Q(5 downto 0),
      DRPCLK => I1,
      DRPDI(15 downto 0) => O1(15 downto 0),
      DRPDO(15 downto 0) => D(15 downto 0),
      DRPEN => qpll_drp_en,
      DRPRDY => qpll_drp_rdy,
      DRPWE => qpll_drp_we,
      GTEASTREFCLK0 => \<const0>\,
      GTEASTREFCLK1 => \<const0>\,
      GTGREFCLK0 => \<const0>\,
      GTGREFCLK1 => \<const0>\,
      GTREFCLK0 => sys_clk,
      GTREFCLK1 => \<const0>\,
      GTWESTREFCLK0 => \<const0>\,
      GTWESTREFCLK1 => \<const0>\,
      PLL0FBCLKLOST => \NLW_gtp_common.gtpe2_common_i_PLL0FBCLKLOST_UNCONNECTED\,
      PLL0LOCK => QPLL_QPLLLOCK,
      PLL0LOCKDETCLK => \<const0>\,
      PLL0LOCKEN => \<const1>\,
      PLL0OUTCLK => QPLL_QPLLOUTCLK,
      PLL0OUTREFCLK => QPLL_QPLLOUTREFCLK,
      PLL0PD => \<const0>\,
      PLL0REFCLKLOST => \NLW_gtp_common.gtpe2_common_i_PLL0REFCLKLOST_UNCONNECTED\,
      PLL0REFCLKSEL(2) => \<const0>\,
      PLL0REFCLKSEL(1) => \<const0>\,
      PLL0REFCLKSEL(0) => \<const1>\,
      PLL0RESET => clear,
      PLL1FBCLKLOST => \NLW_gtp_common.gtpe2_common_i_PLL1FBCLKLOST_UNCONNECTED\,
      PLL1LOCK => \NLW_gtp_common.gtpe2_common_i_PLL1LOCK_UNCONNECTED\,
      PLL1LOCKDETCLK => \<const0>\,
      PLL1LOCKEN => \<const1>\,
      PLL1OUTCLK => \NLW_gtp_common.gtpe2_common_i_PLL1OUTCLK_UNCONNECTED\,
      PLL1OUTREFCLK => \NLW_gtp_common.gtpe2_common_i_PLL1OUTREFCLK_UNCONNECTED\,
      PLL1PD => \<const1>\,
      PLL1REFCLKLOST => \NLW_gtp_common.gtpe2_common_i_PLL1REFCLKLOST_UNCONNECTED\,
      PLL1REFCLKSEL(2) => \<const0>\,
      PLL1REFCLKSEL(1) => \<const0>\,
      PLL1REFCLKSEL(0) => \<const1>\,
      PLL1RESET => \<const1>\,
      PLLRSVD1(15) => \<const0>\,
      PLLRSVD1(14) => \<const0>\,
      PLLRSVD1(13) => \<const0>\,
      PLLRSVD1(12) => \<const0>\,
      PLLRSVD1(11) => \<const0>\,
      PLLRSVD1(10) => \<const0>\,
      PLLRSVD1(9) => \<const0>\,
      PLLRSVD1(8) => \<const0>\,
      PLLRSVD1(7) => \<const0>\,
      PLLRSVD1(6) => \<const0>\,
      PLLRSVD1(5) => \<const0>\,
      PLLRSVD1(4) => \<const0>\,
      PLLRSVD1(3) => \<const0>\,
      PLLRSVD1(2) => \<const0>\,
      PLLRSVD1(1) => \<const0>\,
      PLLRSVD1(0) => \<const0>\,
      PLLRSVD2(4) => \<const0>\,
      PLLRSVD2(3) => \<const0>\,
      PLLRSVD2(2) => \<const0>\,
      PLLRSVD2(1) => \<const0>\,
      PLLRSVD2(0) => \<const0>\,
      PMARSVD(7) => \<const0>\,
      PMARSVD(6) => \<const0>\,
      PMARSVD(5) => \<const0>\,
      PMARSVD(4) => \<const0>\,
      PMARSVD(3) => \<const0>\,
      PMARSVD(2) => \<const0>\,
      PMARSVD(1) => \<const0>\,
      PMARSVD(0) => \<const0>\,
      PMARSVDOUT(15 downto 0) => \NLW_gtp_common.gtpe2_common_i_PMARSVDOUT_UNCONNECTED\(15 downto 0),
      RCALENB => \<const1>\,
      REFCLKOUTMONITOR0 => \NLW_gtp_common.gtpe2_common_i_REFCLKOUTMONITOR0_UNCONNECTED\,
      REFCLKOUTMONITOR1 => \NLW_gtp_common.gtpe2_common_i_REFCLKOUTMONITOR1_UNCONNECTED\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_rxeq_scan is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    clear : in STD_LOGIC;
    rxeq_preset_valid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    rxeq_new_txcoeff_req : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    rxeq_adapt_done : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end v7_pciev7_pcie_rxeq_scan;

architecture STRUCTURE of v7_pciev7_pcie_rxeq_scan is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal adapt_done_cnt : STD_LOGIC;
  signal fs_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fs_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fsm_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lf_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal lf_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \n_0_FSM_onehot_fsm[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_4__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_5__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_6__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_7__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_10__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_4__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_5__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_6__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_7__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_8__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_9__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[0]\ : STD_LOGIC;
  signal \n_0_adapt_done_cnt_i_1__1\ : STD_LOGIC;
  signal \n_0_adapt_done_cnt_i_2__1\ : STD_LOGIC;
  signal \n_0_adapt_done_cnt_i_3__1\ : STD_LOGIC;
  signal \n_0_adapt_done_cnt_i_4__1\ : STD_LOGIC;
  signal \n_0_adapt_done_i_1__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_3__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_4__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_5__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_6__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_3__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_4__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_5__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_6__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_3__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_4__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_5__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_6__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[21]_i_3__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[21]_i_4__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[21]_i_5__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_3__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_4__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_5__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_6__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_3__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_4__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_5__1\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_6__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[10]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[12]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[13]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[14]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[16]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[17]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[18]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[20]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[21]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[6]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]_i_2__1\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[8]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[9]\ : STD_LOGIC;
  signal \n_0_new_txcoeff_done_i_1__1\ : STD_LOGIC;
  signal \n_0_preset_done_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_adapt_done_reg_i_2__1\ : STD_LOGIC;
  signal \n_0_rxeq_adapt_done_reg_i_3__1\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[11]_i_2__1\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[15]_i_2__1\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[19]_i_2__1\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[3]_i_2__1\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[7]_i_2__1\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[11]_i_2__1\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[15]_i_2__1\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[19]_i_2__1\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[3]_i_2__1\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[7]_i_2__1\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[11]_i_2__1\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[15]_i_2__1\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[19]_i_2__1\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[21]_i_2__1\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[3]_i_2__1\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[7]_i_2__1\ : STD_LOGIC;
  signal \n_4_converge_cnt_reg[11]_i_2__1\ : STD_LOGIC;
  signal \n_4_converge_cnt_reg[15]_i_2__1\ : STD_LOGIC;
  signal \n_4_converge_cnt_reg[19]_i_2__1\ : STD_LOGIC;
  signal \n_4_converge_cnt_reg[3]_i_2__1\ : STD_LOGIC;
  signal \n_4_converge_cnt_reg[7]_i_2__1\ : STD_LOGIC;
  signal \n_5_converge_cnt_reg[11]_i_2__1\ : STD_LOGIC;
  signal \n_5_converge_cnt_reg[15]_i_2__1\ : STD_LOGIC;
  signal \n_5_converge_cnt_reg[19]_i_2__1\ : STD_LOGIC;
  signal \n_5_converge_cnt_reg[3]_i_2__1\ : STD_LOGIC;
  signal \n_5_converge_cnt_reg[7]_i_2__1\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[11]_i_2__1\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[15]_i_2__1\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[19]_i_2__1\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[21]_i_2__1\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[3]_i_2__1\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[7]_i_2__1\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[11]_i_2__1\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[15]_i_2__1\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[19]_i_2__1\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[21]_i_2__1\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[3]_i_2__1\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[7]_i_2__1\ : STD_LOGIC;
  signal new_txcoeff_req_reg1 : STD_LOGIC;
  signal new_txcoeff_req_reg2 : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal preset_reg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal preset_reg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal preset_valid_reg1 : STD_LOGIC;
  signal preset_valid_reg2 : STD_LOGIC;
  signal rxeqscan_adapt_done : STD_LOGIC;
  signal rxeqscan_new_txcoeff_done : STD_LOGIC;
  signal rxeqscan_preset_done : STD_LOGIC;
  signal txcoeff_reg1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txcoeff_reg2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txpreset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txpreset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_converge_cnt_reg[21]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_converge_cnt_reg[21]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[1]_i_2__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \adapt_done_cnt_i_3__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \adapt_done_cnt_i_4__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \converge_cnt[21]_i_3__1\ : label is "soft_lutpair110";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \fs_reg1_reg[0]\ : label is true;
  attribute keep : string;
  attribute keep of \fs_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[1]\ : label is true;
  attribute keep of \fs_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[2]\ : label is true;
  attribute keep of \fs_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[3]\ : label is true;
  attribute keep of \fs_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[4]\ : label is true;
  attribute keep of \fs_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[5]\ : label is true;
  attribute keep of \fs_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[0]\ : label is true;
  attribute keep of \fs_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[1]\ : label is true;
  attribute keep of \fs_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[2]\ : label is true;
  attribute keep of \fs_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[3]\ : label is true;
  attribute keep of \fs_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[4]\ : label is true;
  attribute keep of \fs_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[5]\ : label is true;
  attribute keep of \fs_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[0]\ : label is true;
  attribute keep of \lf_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[1]\ : label is true;
  attribute keep of \lf_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[2]\ : label is true;
  attribute keep of \lf_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[3]\ : label is true;
  attribute keep of \lf_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[4]\ : label is true;
  attribute keep of \lf_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[5]\ : label is true;
  attribute keep of \lf_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[0]\ : label is true;
  attribute keep of \lf_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[1]\ : label is true;
  attribute keep of \lf_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[2]\ : label is true;
  attribute keep of \lf_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[3]\ : label is true;
  attribute keep of \lf_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[4]\ : label is true;
  attribute keep of \lf_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[5]\ : label is true;
  attribute keep of \lf_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of new_txcoeff_req_reg1_reg : label is true;
  attribute ASYNC_REG of new_txcoeff_req_reg2_reg : label is true;
  attribute ASYNC_REG of \preset_reg1_reg[0]\ : label is true;
  attribute keep of \preset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg1_reg[1]\ : label is true;
  attribute keep of \preset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg1_reg[2]\ : label is true;
  attribute keep of \preset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[0]\ : label is true;
  attribute keep of \preset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[1]\ : label is true;
  attribute keep of \preset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[2]\ : label is true;
  attribute keep of \preset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of preset_valid_reg1_reg : label is true;
  attribute ASYNC_REG of preset_valid_reg2_reg : label is true;
  attribute ASYNC_REG of \txcoeff_reg1_reg[0]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[10]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[11]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[12]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[13]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[14]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[15]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[16]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[17]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[1]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[2]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[3]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[4]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[5]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[6]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[7]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[8]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[9]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[0]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[10]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[11]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[12]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[13]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[14]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[15]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[16]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[17]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[1]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[2]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[3]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[4]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[5]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[6]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[7]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[8]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[9]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[0]\ : label is true;
  attribute keep of \txpreset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[1]\ : label is true;
  attribute keep of \txpreset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[2]\ : label is true;
  attribute keep of \txpreset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[3]\ : label is true;
  attribute keep of \txpreset_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[0]\ : label is true;
  attribute keep of \txpreset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[1]\ : label is true;
  attribute keep of \txpreset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[2]\ : label is true;
  attribute keep of \txpreset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[3]\ : label is true;
  attribute keep of \txpreset_reg2_reg[3]\ : label is "yes";
begin
\FSM_onehot_fsm[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEE8CFF8D"
    )
    port map (
      I0 => fsm_reg(2),
      I1 => fsm_reg(3),
      I2 => new_txcoeff_req_reg2,
      I3 => fsm_reg(1),
      I4 => preset_valid_reg2,
      I5 => \n_0_FSM_onehot_fsm[1]_i_2__1\,
      O => \n_0_FSM_onehot_fsm[1]_i_1__1\
    );
\FSM_onehot_fsm[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAB"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[0]\,
      I1 => fsm_reg(2),
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      I4 => fsm_reg(0),
      O => \n_0_FSM_onehot_fsm[1]_i_2__1\
    );
\FSM_onehot_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000060000"
    )
    port map (
      I0 => fsm_reg(0),
      I1 => fsm_reg(1),
      I2 => fsm_reg(2),
      I3 => fsm_reg(3),
      I4 => preset_valid_reg2,
      I5 => \n_0_FSM_onehot_fsm_reg[0]\,
      O => \n_0_FSM_onehot_fsm[2]_i_1__1\
    );
\FSM_onehot_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005DDDDDDD"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[3]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm[3]_i_3__1\,
      I2 => \n_0_FSM_onehot_fsm[3]_i_4__1\,
      I3 => \n_0_FSM_onehot_fsm[3]_i_5__1\,
      I4 => \n_0_FSM_onehot_fsm[4]_i_2__1\,
      I5 => \n_0_FSM_onehot_fsm_reg[0]\,
      O => \n_0_FSM_onehot_fsm[3]_i_1__1\
    );
\FSM_onehot_fsm[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
    port map (
      I0 => fsm_reg(1),
      I1 => fsm_reg(3),
      I2 => fsm_reg(2),
      I3 => new_txcoeff_req_reg2,
      I4 => fsm_reg(0),
      I5 => preset_valid_reg2,
      O => \n_0_FSM_onehot_fsm[3]_i_2__1\
    );
\FSM_onehot_fsm[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000E0000"
    )
    port map (
      I0 => adapt_done_cnt,
      I1 => \n_0_FSM_onehot_fsm[4]_i_4__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(0),
      I4 => fsm_reg(2),
      I5 => fsm_reg(1),
      O => \n_0_FSM_onehot_fsm[3]_i_3__1\
    );
\FSM_onehot_fsm[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A22200000000A222"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[3]_i_6__1\,
      I1 => \n_0_converge_cnt_reg[8]\,
      I2 => \n_0_converge_cnt_reg[3]\,
      I3 => \n_0_converge_cnt_reg[10]\,
      I4 => \n_0_converge_cnt_reg[0]\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_4__1\,
      O => \n_0_FSM_onehot_fsm[3]_i_4__1\
    );
\FSM_onehot_fsm[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020046000000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[13]\,
      I1 => \n_0_converge_cnt_reg[14]\,
      I2 => \n_0_converge_cnt_reg[21]\,
      I3 => \n_0_converge_cnt_reg[20]\,
      I4 => \n_0_converge_cnt_reg[10]\,
      I5 => \n_0_FSM_onehot_fsm[3]_i_7__1\,
      O => \n_0_FSM_onehot_fsm[3]_i_5__1\
    );
\FSM_onehot_fsm[3]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DDDD0D000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[14]\,
      I1 => \n_0_converge_cnt_reg[20]\,
      I2 => \n_0_converge_cnt_reg[0]\,
      I3 => \n_0_converge_cnt_reg[8]\,
      I4 => \n_0_converge_cnt_reg[3]\,
      I5 => \n_0_converge_cnt_reg[2]\,
      O => \n_0_FSM_onehot_fsm[3]_i_6__1\
    );
\FSM_onehot_fsm[3]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[0]\,
      I1 => \n_0_converge_cnt_reg[2]\,
      I2 => \n_0_converge_cnt_reg[18]\,
      I3 => \n_0_converge_cnt_reg[9]\,
      I4 => \n_0_converge_cnt_reg[15]\,
      O => \n_0_FSM_onehot_fsm[3]_i_7__1\
    );
\FSM_onehot_fsm[4]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80028080"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[18]\,
      I1 => \n_0_converge_cnt_reg[0]\,
      I2 => \n_0_converge_cnt_reg[2]\,
      I3 => \out\(0),
      I4 => \out\(1),
      O => \n_0_FSM_onehot_fsm[4]_i_10__1\
    );
\FSM_onehot_fsm[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF888F"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[4]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm[4]_i_3__1\,
      I2 => \n_0_FSM_onehot_fsm[4]_i_4__1\,
      I3 => adapt_done_cnt,
      I4 => \n_0_FSM_onehot_fsm[4]_i_5__1\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_6__1\,
      O => \n_0_FSM_onehot_fsm[4]_i_1__1\
    );
\FSM_onehot_fsm[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8D000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[10]\,
      I1 => \n_0_converge_cnt_reg[8]\,
      I2 => \n_0_converge_cnt_reg[13]\,
      I3 => \n_0_FSM_onehot_fsm[4]_i_7__1\,
      I4 => \n_0_FSM_onehot_fsm[4]_i_8__1\,
      O => \n_0_FSM_onehot_fsm[4]_i_2__1\
    );
\FSM_onehot_fsm[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008200000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[4]_i_9__1\,
      I1 => \n_0_converge_cnt_reg[14]\,
      I2 => \n_0_converge_cnt_reg[13]\,
      I3 => \n_0_converge_cnt_reg[21]\,
      I4 => \n_0_converge_cnt_reg[20]\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_10__1\,
      O => \n_0_FSM_onehot_fsm[4]_i_3__1\
    );
\FSM_onehot_fsm[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \out\(0),
      I1 => \out\(1),
      O => \n_0_FSM_onehot_fsm[4]_i_4__1\
    );
\FSM_onehot_fsm[4]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => fsm_reg(3),
      I1 => fsm_reg(2),
      I2 => new_txcoeff_req_reg2,
      O => \n_0_FSM_onehot_fsm[4]_i_5__1\
    );
\FSM_onehot_fsm[4]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF9D"
    )
    port map (
      I0 => fsm_reg(2),
      I1 => fsm_reg(3),
      I2 => new_txcoeff_req_reg2,
      I3 => fsm_reg(0),
      I4 => \n_0_FSM_onehot_fsm_reg[0]\,
      I5 => fsm_reg(1),
      O => \n_0_FSM_onehot_fsm[4]_i_6__1\
    );
\FSM_onehot_fsm[4]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[1]\,
      I1 => \n_0_converge_cnt_reg[12]\,
      I2 => \n_0_converge_cnt_reg[6]\,
      I3 => \n_0_converge_cnt_reg[7]\,
      I4 => \n_0_converge_cnt_reg[5]\,
      I5 => \n_0_converge_cnt_reg[4]\,
      O => \n_0_FSM_onehot_fsm[4]_i_7__1\
    );
\FSM_onehot_fsm[4]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[16]\,
      I1 => \n_0_converge_cnt_reg[17]\,
      I2 => \n_0_converge_cnt_reg[11]\,
      I3 => \n_0_converge_cnt_reg[19]\,
      O => \n_0_FSM_onehot_fsm[4]_i_8__1\
    );
\FSM_onehot_fsm[4]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000880000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[15]\,
      I1 => \n_0_converge_cnt_reg[9]\,
      I2 => \n_0_converge_cnt_reg[13]\,
      I3 => \n_0_converge_cnt_reg[3]\,
      I4 => \n_0_converge_cnt_reg[2]\,
      I5 => \n_0_converge_cnt_reg[8]\,
      O => \n_0_FSM_onehot_fsm[4]_i_9__1\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_fsm_reg[0]\,
      R => clear
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[1]_i_1__1\,
      Q => fsm_reg(0),
      S => clear
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[2]_i_1__1\,
      Q => fsm_reg(1),
      R => clear
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[3]_i_1__1\,
      Q => fsm_reg(2),
      R => clear
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[4]_i_1__1\,
      Q => fsm_reg(3),
      R => clear
    );
\FSM_onehot_fsm_rx[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004F40000"
    )
    port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => I4,
      I3 => rxeqscan_preset_done,
      I4 => I5,
      I5 => I6,
      O => D(0)
    );
\FSM_onehot_fsm_rx[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0010001"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => I6,
      I2 => I5,
      I3 => I4,
      I4 => I10,
      O => D(1)
    );
\FSM_onehot_fsm_rx[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F05000C0005000C"
    )
    port map (
      I0 => I9,
      I1 => rxeqscan_new_txcoeff_done,
      I2 => I6,
      I3 => I5,
      I4 => I4,
      I5 => rxeqscan_preset_done,
      O => D(2)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\adapt_done_cnt_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022262626"
    )
    port map (
      I0 => adapt_done_cnt,
      I1 => \n_0_adapt_done_cnt_i_2__1\,
      I2 => \n_0_adapt_done_cnt_i_3__1\,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => clear,
      O => \n_0_adapt_done_cnt_i_1__1\
    );
\adapt_done_cnt_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0FFF0F5CF"
    )
    port map (
      I0 => new_txcoeff_req_reg2,
      I1 => \n_0_adapt_done_cnt_i_4__1\,
      I2 => fsm_reg(2),
      I3 => fsm_reg(3),
      I4 => fsm_reg(1),
      I5 => fsm_reg(0),
      O => \n_0_adapt_done_cnt_i_2__1\
    );
\adapt_done_cnt_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => fsm_reg(3),
      I1 => fsm_reg(2),
      I2 => fsm_reg(0),
      I3 => fsm_reg(1),
      O => \n_0_adapt_done_cnt_i_3__1\
    );
\adapt_done_cnt_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => adapt_done_cnt,
      I1 => \out\(1),
      I2 => \out\(0),
      O => \n_0_adapt_done_cnt_i_4__1\
    );
adapt_done_cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_adapt_done_cnt_i_1__1\,
      Q => adapt_done_cnt,
      R => \<const0>\
    );
\adapt_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => \n_0_new_txcoeff_done_i_1__1\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => adapt_done_cnt,
      O => \n_0_adapt_done_i_1__1\
    );
adapt_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_adapt_done_i_1__1\,
      Q => rxeqscan_adapt_done,
      R => clear
    );
\converge_cnt[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__1\,
      I1 => \n_7_converge_cnt_reg[3]_i_2__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(0)
    );
\converge_cnt[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__1\,
      I1 => \n_5_converge_cnt_reg[11]_i_2__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(10)
    );
\converge_cnt[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__1\,
      I1 => \n_4_converge_cnt_reg[11]_i_2__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(11)
    );
\converge_cnt[11]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[11]\,
      O => \n_0_converge_cnt[11]_i_3__1\
    );
\converge_cnt[11]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[10]\,
      O => \n_0_converge_cnt[11]_i_4__1\
    );
\converge_cnt[11]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[9]\,
      O => \n_0_converge_cnt[11]_i_5__1\
    );
\converge_cnt[11]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[8]\,
      O => \n_0_converge_cnt[11]_i_6__1\
    );
\converge_cnt[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_7_converge_cnt_reg[15]_i_2__1\,
      I1 => \n_0_converge_cnt[21]_i_3__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(12)
    );
\converge_cnt[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_6_converge_cnt_reg[15]_i_2__1\,
      I1 => \n_0_converge_cnt[21]_i_3__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(13)
    );
\converge_cnt[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_5_converge_cnt_reg[15]_i_2__1\,
      I1 => \n_0_converge_cnt[21]_i_3__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(14)
    );
\converge_cnt[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_4_converge_cnt_reg[15]_i_2__1\,
      I1 => \n_0_converge_cnt[21]_i_3__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(15)
    );
\converge_cnt[15]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[15]\,
      O => \n_0_converge_cnt[15]_i_3__1\
    );
\converge_cnt[15]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[14]\,
      O => \n_0_converge_cnt[15]_i_4__1\
    );
\converge_cnt[15]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[13]\,
      O => \n_0_converge_cnt[15]_i_5__1\
    );
\converge_cnt[15]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[12]\,
      O => \n_0_converge_cnt[15]_i_6__1\
    );
\converge_cnt[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_7_converge_cnt_reg[19]_i_2__1\,
      I1 => \n_0_converge_cnt[21]_i_3__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(16)
    );
\converge_cnt[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_6_converge_cnt_reg[19]_i_2__1\,
      I1 => \n_0_converge_cnt[21]_i_3__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(17)
    );
\converge_cnt[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_5_converge_cnt_reg[19]_i_2__1\,
      I1 => \n_0_converge_cnt[21]_i_3__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(18)
    );
\converge_cnt[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_4_converge_cnt_reg[19]_i_2__1\,
      I1 => \n_0_converge_cnt[21]_i_3__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(19)
    );
\converge_cnt[19]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[19]\,
      O => \n_0_converge_cnt[19]_i_3__1\
    );
\converge_cnt[19]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[18]\,
      O => \n_0_converge_cnt[19]_i_4__1\
    );
\converge_cnt[19]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[17]\,
      O => \n_0_converge_cnt[19]_i_5__1\
    );
\converge_cnt[19]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[16]\,
      O => \n_0_converge_cnt[19]_i_6__1\
    );
\converge_cnt[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__1\,
      I1 => \n_6_converge_cnt_reg[3]_i_2__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(1)
    );
\converge_cnt[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_7_converge_cnt_reg[21]_i_2__1\,
      I1 => \n_0_converge_cnt[21]_i_3__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(20)
    );
\converge_cnt[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_6_converge_cnt_reg[21]_i_2__1\,
      I1 => \n_0_converge_cnt[21]_i_3__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(21)
    );
\converge_cnt[21]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB00"
    )
    port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => adapt_done_cnt,
      I3 => fsm_reg(2),
      I4 => fsm_reg(0),
      O => \n_0_converge_cnt[21]_i_3__1\
    );
\converge_cnt[21]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[21]\,
      O => \n_0_converge_cnt[21]_i_4__1\
    );
\converge_cnt[21]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[20]\,
      O => \n_0_converge_cnt[21]_i_5__1\
    );
\converge_cnt[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__1\,
      I1 => \n_5_converge_cnt_reg[3]_i_2__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(2)
    );
\converge_cnt[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__1\,
      I1 => \n_4_converge_cnt_reg[3]_i_2__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(3)
    );
\converge_cnt[3]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[3]\,
      O => \n_0_converge_cnt[3]_i_3__1\
    );
\converge_cnt[3]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[2]\,
      O => \n_0_converge_cnt[3]_i_4__1\
    );
\converge_cnt[3]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[1]\,
      O => \n_0_converge_cnt[3]_i_5__1\
    );
\converge_cnt[3]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[0]\,
      O => \n_0_converge_cnt[3]_i_6__1\
    );
\converge_cnt[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__1\,
      I1 => \n_7_converge_cnt_reg[7]_i_2__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(4)
    );
\converge_cnt[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__1\,
      I1 => \n_6_converge_cnt_reg[7]_i_2__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(5)
    );
\converge_cnt[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__1\,
      I1 => \n_5_converge_cnt_reg[7]_i_2__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(6)
    );
\converge_cnt[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__1\,
      I1 => \n_4_converge_cnt_reg[7]_i_2__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(7)
    );
\converge_cnt[7]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[7]\,
      O => \n_0_converge_cnt[7]_i_3__1\
    );
\converge_cnt[7]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[6]\,
      O => \n_0_converge_cnt[7]_i_4__1\
    );
\converge_cnt[7]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[5]\,
      O => \n_0_converge_cnt[7]_i_5__1\
    );
\converge_cnt[7]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[4]\,
      O => \n_0_converge_cnt[7]_i_6__1\
    );
\converge_cnt[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__1\,
      I1 => \n_7_converge_cnt_reg[11]_i_2__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(8)
    );
\converge_cnt[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__1\,
      I1 => \n_6_converge_cnt_reg[11]_i_2__1\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(9)
    );
\converge_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(0),
      Q => \n_0_converge_cnt_reg[0]\,
      R => clear
    );
\converge_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(10),
      Q => \n_0_converge_cnt_reg[10]\,
      R => clear
    );
\converge_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(11),
      Q => \n_0_converge_cnt_reg[11]\,
      R => clear
    );
\converge_cnt_reg[11]_i_2__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[7]_i_2__1\,
      CO(3) => \n_0_converge_cnt_reg[11]_i_2__1\,
      CO(2) => \n_1_converge_cnt_reg[11]_i_2__1\,
      CO(1) => \n_2_converge_cnt_reg[11]_i_2__1\,
      CO(0) => \n_3_converge_cnt_reg[11]_i_2__1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_converge_cnt_reg[11]_i_2__1\,
      O(2) => \n_5_converge_cnt_reg[11]_i_2__1\,
      O(1) => \n_6_converge_cnt_reg[11]_i_2__1\,
      O(0) => \n_7_converge_cnt_reg[11]_i_2__1\,
      S(3) => \n_0_converge_cnt[11]_i_3__1\,
      S(2) => \n_0_converge_cnt[11]_i_4__1\,
      S(1) => \n_0_converge_cnt[11]_i_5__1\,
      S(0) => \n_0_converge_cnt[11]_i_6__1\
    );
\converge_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(12),
      Q => \n_0_converge_cnt_reg[12]\,
      R => clear
    );
\converge_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(13),
      Q => \n_0_converge_cnt_reg[13]\,
      R => clear
    );
\converge_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(14),
      Q => \n_0_converge_cnt_reg[14]\,
      R => clear
    );
\converge_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(15),
      Q => \n_0_converge_cnt_reg[15]\,
      R => clear
    );
\converge_cnt_reg[15]_i_2__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[11]_i_2__1\,
      CO(3) => \n_0_converge_cnt_reg[15]_i_2__1\,
      CO(2) => \n_1_converge_cnt_reg[15]_i_2__1\,
      CO(1) => \n_2_converge_cnt_reg[15]_i_2__1\,
      CO(0) => \n_3_converge_cnt_reg[15]_i_2__1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_converge_cnt_reg[15]_i_2__1\,
      O(2) => \n_5_converge_cnt_reg[15]_i_2__1\,
      O(1) => \n_6_converge_cnt_reg[15]_i_2__1\,
      O(0) => \n_7_converge_cnt_reg[15]_i_2__1\,
      S(3) => \n_0_converge_cnt[15]_i_3__1\,
      S(2) => \n_0_converge_cnt[15]_i_4__1\,
      S(1) => \n_0_converge_cnt[15]_i_5__1\,
      S(0) => \n_0_converge_cnt[15]_i_6__1\
    );
\converge_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(16),
      Q => \n_0_converge_cnt_reg[16]\,
      R => clear
    );
\converge_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(17),
      Q => \n_0_converge_cnt_reg[17]\,
      R => clear
    );
\converge_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(18),
      Q => \n_0_converge_cnt_reg[18]\,
      R => clear
    );
\converge_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(19),
      Q => \n_0_converge_cnt_reg[19]\,
      R => clear
    );
\converge_cnt_reg[19]_i_2__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[15]_i_2__1\,
      CO(3) => \n_0_converge_cnt_reg[19]_i_2__1\,
      CO(2) => \n_1_converge_cnt_reg[19]_i_2__1\,
      CO(1) => \n_2_converge_cnt_reg[19]_i_2__1\,
      CO(0) => \n_3_converge_cnt_reg[19]_i_2__1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_converge_cnt_reg[19]_i_2__1\,
      O(2) => \n_5_converge_cnt_reg[19]_i_2__1\,
      O(1) => \n_6_converge_cnt_reg[19]_i_2__1\,
      O(0) => \n_7_converge_cnt_reg[19]_i_2__1\,
      S(3) => \n_0_converge_cnt[19]_i_3__1\,
      S(2) => \n_0_converge_cnt[19]_i_4__1\,
      S(1) => \n_0_converge_cnt[19]_i_5__1\,
      S(0) => \n_0_converge_cnt[19]_i_6__1\
    );
\converge_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(1),
      Q => \n_0_converge_cnt_reg[1]\,
      R => clear
    );
\converge_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(20),
      Q => \n_0_converge_cnt_reg[20]\,
      R => clear
    );
\converge_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(21),
      Q => \n_0_converge_cnt_reg[21]\,
      R => clear
    );
\converge_cnt_reg[21]_i_2__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[19]_i_2__1\,
      CO(3 downto 1) => \NLW_converge_cnt_reg[21]_i_2__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_converge_cnt_reg[21]_i_2__1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 2) => \NLW_converge_cnt_reg[21]_i_2__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_converge_cnt_reg[21]_i_2__1\,
      O(0) => \n_7_converge_cnt_reg[21]_i_2__1\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_converge_cnt[21]_i_4__1\,
      S(0) => \n_0_converge_cnt[21]_i_5__1\
    );
\converge_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(2),
      Q => \n_0_converge_cnt_reg[2]\,
      R => clear
    );
\converge_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(3),
      Q => \n_0_converge_cnt_reg[3]\,
      R => clear
    );
\converge_cnt_reg[3]_i_2__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_converge_cnt_reg[3]_i_2__1\,
      CO(2) => \n_1_converge_cnt_reg[3]_i_2__1\,
      CO(1) => \n_2_converge_cnt_reg[3]_i_2__1\,
      CO(0) => \n_3_converge_cnt_reg[3]_i_2__1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \n_0_converge_cnt_reg[0]\,
      O(3) => \n_4_converge_cnt_reg[3]_i_2__1\,
      O(2) => \n_5_converge_cnt_reg[3]_i_2__1\,
      O(1) => \n_6_converge_cnt_reg[3]_i_2__1\,
      O(0) => \n_7_converge_cnt_reg[3]_i_2__1\,
      S(3) => \n_0_converge_cnt[3]_i_3__1\,
      S(2) => \n_0_converge_cnt[3]_i_4__1\,
      S(1) => \n_0_converge_cnt[3]_i_5__1\,
      S(0) => \n_0_converge_cnt[3]_i_6__1\
    );
\converge_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(4),
      Q => \n_0_converge_cnt_reg[4]\,
      R => clear
    );
\converge_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(5),
      Q => \n_0_converge_cnt_reg[5]\,
      R => clear
    );
\converge_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(6),
      Q => \n_0_converge_cnt_reg[6]\,
      R => clear
    );
\converge_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(7),
      Q => \n_0_converge_cnt_reg[7]\,
      R => clear
    );
\converge_cnt_reg[7]_i_2__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[3]_i_2__1\,
      CO(3) => \n_0_converge_cnt_reg[7]_i_2__1\,
      CO(2) => \n_1_converge_cnt_reg[7]_i_2__1\,
      CO(1) => \n_2_converge_cnt_reg[7]_i_2__1\,
      CO(0) => \n_3_converge_cnt_reg[7]_i_2__1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_converge_cnt_reg[7]_i_2__1\,
      O(2) => \n_5_converge_cnt_reg[7]_i_2__1\,
      O(1) => \n_6_converge_cnt_reg[7]_i_2__1\,
      O(0) => \n_7_converge_cnt_reg[7]_i_2__1\,
      S(3) => \n_0_converge_cnt[7]_i_3__1\,
      S(2) => \n_0_converge_cnt[7]_i_4__1\,
      S(1) => \n_0_converge_cnt[7]_i_5__1\,
      S(0) => \n_0_converge_cnt[7]_i_6__1\
    );
\converge_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(8),
      Q => \n_0_converge_cnt_reg[8]\,
      R => clear
    );
\converge_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(9),
      Q => \n_0_converge_cnt_reg[9]\,
      R => clear
    );
\fs_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I17(0),
      Q => fs_reg1(0),
      R => clear
    );
\fs_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I17(1),
      Q => fs_reg1(1),
      R => clear
    );
\fs_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I17(2),
      Q => fs_reg1(2),
      R => clear
    );
\fs_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I17(3),
      Q => fs_reg1(3),
      R => clear
    );
\fs_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I17(4),
      Q => fs_reg1(4),
      R => clear
    );
\fs_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I17(5),
      Q => fs_reg1(5),
      R => clear
    );
\fs_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => fs_reg1(0),
      Q => fs_reg2(0),
      R => clear
    );
\fs_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => fs_reg1(1),
      Q => fs_reg2(1),
      R => clear
    );
\fs_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => fs_reg1(2),
      Q => fs_reg2(2),
      R => clear
    );
\fs_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => fs_reg1(3),
      Q => fs_reg2(3),
      R => clear
    );
\fs_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => fs_reg1(4),
      Q => fs_reg2(4),
      R => clear
    );
\fs_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => fs_reg1(5),
      Q => fs_reg2(5),
      R => clear
    );
\lf_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I18(0),
      Q => lf_reg1(0),
      R => clear
    );
\lf_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I18(1),
      Q => lf_reg1(1),
      R => clear
    );
\lf_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I18(2),
      Q => lf_reg1(2),
      R => clear
    );
\lf_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I18(3),
      Q => lf_reg1(3),
      R => clear
    );
\lf_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I18(4),
      Q => lf_reg1(4),
      R => clear
    );
\lf_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I18(5),
      Q => lf_reg1(5),
      R => clear
    );
\lf_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => lf_reg1(0),
      Q => lf_reg2(0),
      R => clear
    );
\lf_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => lf_reg1(1),
      Q => lf_reg2(1),
      R => clear
    );
\lf_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => lf_reg1(2),
      Q => lf_reg2(2),
      R => clear
    );
\lf_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => lf_reg1(3),
      Q => lf_reg2(3),
      R => clear
    );
\lf_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => lf_reg1(4),
      Q => lf_reg2(4),
      R => clear
    );
\lf_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => lf_reg1(5),
      Q => lf_reg2(5),
      R => clear
    );
\new_txcoeff_done_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
    port map (
      I0 => new_txcoeff_req_reg2,
      I1 => fsm_reg(1),
      I2 => fsm_reg(0),
      I3 => fsm_reg(2),
      I4 => fsm_reg(3),
      O => \n_0_new_txcoeff_done_i_1__1\
    );
new_txcoeff_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_new_txcoeff_done_i_1__1\,
      Q => rxeqscan_new_txcoeff_done,
      R => clear
    );
new_txcoeff_req_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_new_txcoeff_req,
      Q => new_txcoeff_req_reg1,
      R => clear
    );
new_txcoeff_req_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => new_txcoeff_req_reg1,
      Q => new_txcoeff_req_reg2,
      R => clear
    );
\preset_done_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01020002"
    )
    port map (
      I0 => fsm_reg(1),
      I1 => fsm_reg(3),
      I2 => fsm_reg(2),
      I3 => fsm_reg(0),
      I4 => preset_valid_reg2,
      O => \n_0_preset_done_i_1__1\
    );
preset_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_preset_done_i_1__1\,
      Q => rxeqscan_preset_done,
      R => clear
    );
\preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I14(0),
      Q => preset_reg1(0),
      R => clear
    );
\preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I14(1),
      Q => preset_reg1(1),
      R => clear
    );
\preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I14(2),
      Q => preset_reg1(2),
      R => clear
    );
\preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => preset_reg1(0),
      Q => preset_reg2(0),
      R => clear
    );
\preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => preset_reg1(1),
      Q => preset_reg2(1),
      R => clear
    );
\preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => preset_reg1(2),
      Q => preset_reg2(2),
      R => clear
    );
preset_valid_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_preset_valid,
      Q => preset_valid_reg1,
      R => clear
    );
preset_valid_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => preset_valid_reg1,
      Q => preset_valid_reg2,
      R => clear
    );
\rxeq_adapt_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_rxeq_adapt_done_reg_i_3__1\,
      I1 => rxeqscan_new_txcoeff_done,
      I2 => rxeq_adapt_done,
      I3 => I13,
      O => O3
    );
\rxeq_adapt_done_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE02"
    )
    port map (
      I0 => I2,
      I1 => \n_0_rxeq_adapt_done_reg_i_2__1\,
      I2 => I3,
      I3 => \n_0_rxeq_adapt_done_reg_i_3__1\,
      I4 => clear,
      O => O1
    );
\rxeq_adapt_done_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAABAEEEEAABA"
    )
    port map (
      I0 => I7,
      I1 => I8,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => Q(3),
      I5 => rxeqscan_new_txcoeff_done,
      O => \n_0_rxeq_adapt_done_reg_i_2__1\
    );
\rxeq_adapt_done_reg_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004440"
    )
    port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => I2,
      I3 => rxeqscan_adapt_done,
      I4 => I12,
      I5 => I11,
      O => \n_0_rxeq_adapt_done_reg_i_3__1\
    );
\rxeq_new_txcoeff_req_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => I11,
      O => O2
    );
\txcoeff_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(0),
      Q => txcoeff_reg1(0),
      R => clear
    );
\txcoeff_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(10),
      Q => txcoeff_reg1(10),
      R => clear
    );
\txcoeff_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(11),
      Q => txcoeff_reg1(11),
      R => clear
    );
\txcoeff_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(12),
      Q => txcoeff_reg1(12),
      R => clear
    );
\txcoeff_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(13),
      Q => txcoeff_reg1(13),
      R => clear
    );
\txcoeff_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(14),
      Q => txcoeff_reg1(14),
      R => clear
    );
\txcoeff_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(15),
      Q => txcoeff_reg1(15),
      R => clear
    );
\txcoeff_reg1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(16),
      Q => txcoeff_reg1(16),
      R => clear
    );
\txcoeff_reg1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(17),
      Q => txcoeff_reg1(17),
      R => clear
    );
\txcoeff_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(1),
      Q => txcoeff_reg1(1),
      R => clear
    );
\txcoeff_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(2),
      Q => txcoeff_reg1(2),
      R => clear
    );
\txcoeff_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(3),
      Q => txcoeff_reg1(3),
      R => clear
    );
\txcoeff_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(4),
      Q => txcoeff_reg1(4),
      R => clear
    );
\txcoeff_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(5),
      Q => txcoeff_reg1(5),
      R => clear
    );
\txcoeff_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(6),
      Q => txcoeff_reg1(6),
      R => clear
    );
\txcoeff_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(7),
      Q => txcoeff_reg1(7),
      R => clear
    );
\txcoeff_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(8),
      Q => txcoeff_reg1(8),
      R => clear
    );
\txcoeff_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(9),
      Q => txcoeff_reg1(9),
      R => clear
    );
\txcoeff_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(0),
      Q => txcoeff_reg2(0),
      R => clear
    );
\txcoeff_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(10),
      Q => txcoeff_reg2(10),
      R => clear
    );
\txcoeff_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(11),
      Q => txcoeff_reg2(11),
      R => clear
    );
\txcoeff_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(12),
      Q => txcoeff_reg2(12),
      R => clear
    );
\txcoeff_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(13),
      Q => txcoeff_reg2(13),
      R => clear
    );
\txcoeff_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(14),
      Q => txcoeff_reg2(14),
      R => clear
    );
\txcoeff_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(15),
      Q => txcoeff_reg2(15),
      R => clear
    );
\txcoeff_reg2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(16),
      Q => txcoeff_reg2(16),
      R => clear
    );
\txcoeff_reg2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(17),
      Q => txcoeff_reg2(17),
      R => clear
    );
\txcoeff_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(1),
      Q => txcoeff_reg2(1),
      R => clear
    );
\txcoeff_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(2),
      Q => txcoeff_reg2(2),
      R => clear
    );
\txcoeff_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(3),
      Q => txcoeff_reg2(3),
      R => clear
    );
\txcoeff_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(4),
      Q => txcoeff_reg2(4),
      R => clear
    );
\txcoeff_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(5),
      Q => txcoeff_reg2(5),
      R => clear
    );
\txcoeff_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(6),
      Q => txcoeff_reg2(6),
      R => clear
    );
\txcoeff_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(7),
      Q => txcoeff_reg2(7),
      R => clear
    );
\txcoeff_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(8),
      Q => txcoeff_reg2(8),
      R => clear
    );
\txcoeff_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(9),
      Q => txcoeff_reg2(9),
      R => clear
    );
\txpreset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I15(0),
      Q => txpreset_reg1(0),
      R => clear
    );
\txpreset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I15(1),
      Q => txpreset_reg1(1),
      R => clear
    );
\txpreset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I15(2),
      Q => txpreset_reg1(2),
      R => clear
    );
\txpreset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I15(3),
      Q => txpreset_reg1(3),
      R => clear
    );
\txpreset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txpreset_reg1(0),
      Q => txpreset_reg2(0),
      R => clear
    );
\txpreset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txpreset_reg1(1),
      Q => txpreset_reg2(1),
      R => clear
    );
\txpreset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txpreset_reg1(2),
      Q => txpreset_reg2(2),
      R => clear
    );
\txpreset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txpreset_reg1(3),
      Q => txpreset_reg2(3),
      R => clear
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_rxeq_scan_36 is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    clear : in STD_LOGIC;
    rxeq_preset_valid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    rxeq_new_txcoeff_req : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    rxeq_adapt_done : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_rxeq_scan_36 : entity is "v7_pcie_rxeq_scan";
end v7_pciev7_pcie_rxeq_scan_36;

architecture STRUCTURE of v7_pciev7_pcie_rxeq_scan_36 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal adapt_done_cnt : STD_LOGIC;
  signal fs_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fs_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fsm_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lf_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal lf_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \n_0_FSM_onehot_fsm[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_5__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_6__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_7__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_10__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_6__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_7__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_8__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_9__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[0]\ : STD_LOGIC;
  signal \n_0_adapt_done_cnt_i_1__0\ : STD_LOGIC;
  signal \n_0_adapt_done_cnt_i_2__0\ : STD_LOGIC;
  signal \n_0_adapt_done_cnt_i_3__0\ : STD_LOGIC;
  signal \n_0_adapt_done_cnt_i_4__0\ : STD_LOGIC;
  signal \n_0_adapt_done_i_1__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_4__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_5__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_6__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_3__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_4__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_5__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_6__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_3__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_4__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_5__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_6__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[21]_i_3__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[21]_i_4__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[21]_i_5__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_5__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_6__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_4__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_5__0\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_6__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[10]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[12]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[13]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[14]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[16]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[17]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[18]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[20]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[21]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[6]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[8]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[9]\ : STD_LOGIC;
  signal \n_0_new_txcoeff_done_i_1__0\ : STD_LOGIC;
  signal \n_0_preset_done_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_adapt_done_reg_i_2__0\ : STD_LOGIC;
  signal \n_0_rxeq_adapt_done_reg_i_3__0\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[19]_i_2__0\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[19]_i_2__0\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[19]_i_2__0\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[21]_i_2__0\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_4_converge_cnt_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_4_converge_cnt_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_4_converge_cnt_reg[19]_i_2__0\ : STD_LOGIC;
  signal \n_4_converge_cnt_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_4_converge_cnt_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_5_converge_cnt_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_5_converge_cnt_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_5_converge_cnt_reg[19]_i_2__0\ : STD_LOGIC;
  signal \n_5_converge_cnt_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_5_converge_cnt_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[19]_i_2__0\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[21]_i_2__0\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[19]_i_2__0\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[21]_i_2__0\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[7]_i_2__0\ : STD_LOGIC;
  signal new_txcoeff_req_reg1 : STD_LOGIC;
  signal new_txcoeff_req_reg2 : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal preset_reg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal preset_reg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal preset_valid_reg1 : STD_LOGIC;
  signal preset_valid_reg2 : STD_LOGIC;
  signal rxeqscan_adapt_done : STD_LOGIC;
  signal rxeqscan_new_txcoeff_done : STD_LOGIC;
  signal rxeqscan_preset_done : STD_LOGIC;
  signal txcoeff_reg1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txcoeff_reg2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txpreset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txpreset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_converge_cnt_reg[21]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_converge_cnt_reg[21]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[1]_i_2__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \adapt_done_cnt_i_3__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \adapt_done_cnt_i_4__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \converge_cnt[21]_i_3__0\ : label is "soft_lutpair90";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \fs_reg1_reg[0]\ : label is true;
  attribute keep : string;
  attribute keep of \fs_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[1]\ : label is true;
  attribute keep of \fs_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[2]\ : label is true;
  attribute keep of \fs_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[3]\ : label is true;
  attribute keep of \fs_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[4]\ : label is true;
  attribute keep of \fs_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[5]\ : label is true;
  attribute keep of \fs_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[0]\ : label is true;
  attribute keep of \fs_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[1]\ : label is true;
  attribute keep of \fs_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[2]\ : label is true;
  attribute keep of \fs_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[3]\ : label is true;
  attribute keep of \fs_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[4]\ : label is true;
  attribute keep of \fs_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[5]\ : label is true;
  attribute keep of \fs_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[0]\ : label is true;
  attribute keep of \lf_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[1]\ : label is true;
  attribute keep of \lf_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[2]\ : label is true;
  attribute keep of \lf_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[3]\ : label is true;
  attribute keep of \lf_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[4]\ : label is true;
  attribute keep of \lf_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[5]\ : label is true;
  attribute keep of \lf_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[0]\ : label is true;
  attribute keep of \lf_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[1]\ : label is true;
  attribute keep of \lf_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[2]\ : label is true;
  attribute keep of \lf_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[3]\ : label is true;
  attribute keep of \lf_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[4]\ : label is true;
  attribute keep of \lf_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[5]\ : label is true;
  attribute keep of \lf_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of new_txcoeff_req_reg1_reg : label is true;
  attribute ASYNC_REG of new_txcoeff_req_reg2_reg : label is true;
  attribute ASYNC_REG of \preset_reg1_reg[0]\ : label is true;
  attribute keep of \preset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg1_reg[1]\ : label is true;
  attribute keep of \preset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg1_reg[2]\ : label is true;
  attribute keep of \preset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[0]\ : label is true;
  attribute keep of \preset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[1]\ : label is true;
  attribute keep of \preset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[2]\ : label is true;
  attribute keep of \preset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of preset_valid_reg1_reg : label is true;
  attribute ASYNC_REG of preset_valid_reg2_reg : label is true;
  attribute ASYNC_REG of \txcoeff_reg1_reg[0]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[10]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[11]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[12]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[13]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[14]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[15]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[16]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[17]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[1]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[2]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[3]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[4]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[5]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[6]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[7]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[8]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[9]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[0]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[10]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[11]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[12]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[13]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[14]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[15]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[16]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[17]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[1]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[2]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[3]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[4]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[5]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[6]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[7]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[8]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[9]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[0]\ : label is true;
  attribute keep of \txpreset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[1]\ : label is true;
  attribute keep of \txpreset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[2]\ : label is true;
  attribute keep of \txpreset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[3]\ : label is true;
  attribute keep of \txpreset_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[0]\ : label is true;
  attribute keep of \txpreset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[1]\ : label is true;
  attribute keep of \txpreset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[2]\ : label is true;
  attribute keep of \txpreset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[3]\ : label is true;
  attribute keep of \txpreset_reg2_reg[3]\ : label is "yes";
begin
\FSM_onehot_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEE8CFF8D"
    )
    port map (
      I0 => fsm_reg(2),
      I1 => fsm_reg(3),
      I2 => new_txcoeff_req_reg2,
      I3 => fsm_reg(1),
      I4 => preset_valid_reg2,
      I5 => \n_0_FSM_onehot_fsm[1]_i_2__0\,
      O => \n_0_FSM_onehot_fsm[1]_i_1__0\
    );
\FSM_onehot_fsm[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAB"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[0]\,
      I1 => fsm_reg(2),
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      I4 => fsm_reg(0),
      O => \n_0_FSM_onehot_fsm[1]_i_2__0\
    );
\FSM_onehot_fsm[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000060000"
    )
    port map (
      I0 => fsm_reg(0),
      I1 => fsm_reg(1),
      I2 => fsm_reg(2),
      I3 => fsm_reg(3),
      I4 => preset_valid_reg2,
      I5 => \n_0_FSM_onehot_fsm_reg[0]\,
      O => \n_0_FSM_onehot_fsm[2]_i_1__0\
    );
\FSM_onehot_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005DDDDDDD"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[3]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm[3]_i_3__0\,
      I2 => \n_0_FSM_onehot_fsm[3]_i_4__0\,
      I3 => \n_0_FSM_onehot_fsm[3]_i_5__0\,
      I4 => \n_0_FSM_onehot_fsm[4]_i_2__0\,
      I5 => \n_0_FSM_onehot_fsm_reg[0]\,
      O => \n_0_FSM_onehot_fsm[3]_i_1__0\
    );
\FSM_onehot_fsm[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
    port map (
      I0 => fsm_reg(1),
      I1 => fsm_reg(3),
      I2 => fsm_reg(2),
      I3 => new_txcoeff_req_reg2,
      I4 => fsm_reg(0),
      I5 => preset_valid_reg2,
      O => \n_0_FSM_onehot_fsm[3]_i_2__0\
    );
\FSM_onehot_fsm[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000E0000"
    )
    port map (
      I0 => adapt_done_cnt,
      I1 => \n_0_FSM_onehot_fsm[4]_i_4__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(0),
      I4 => fsm_reg(2),
      I5 => fsm_reg(1),
      O => \n_0_FSM_onehot_fsm[3]_i_3__0\
    );
\FSM_onehot_fsm[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A22200000000A222"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[3]_i_6__0\,
      I1 => \n_0_converge_cnt_reg[8]\,
      I2 => \n_0_converge_cnt_reg[3]\,
      I3 => \n_0_converge_cnt_reg[10]\,
      I4 => \n_0_converge_cnt_reg[0]\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_4__0\,
      O => \n_0_FSM_onehot_fsm[3]_i_4__0\
    );
\FSM_onehot_fsm[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020046000000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[13]\,
      I1 => \n_0_converge_cnt_reg[14]\,
      I2 => \n_0_converge_cnt_reg[21]\,
      I3 => \n_0_converge_cnt_reg[20]\,
      I4 => \n_0_converge_cnt_reg[10]\,
      I5 => \n_0_FSM_onehot_fsm[3]_i_7__0\,
      O => \n_0_FSM_onehot_fsm[3]_i_5__0\
    );
\FSM_onehot_fsm[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DDDD0D000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[14]\,
      I1 => \n_0_converge_cnt_reg[20]\,
      I2 => \n_0_converge_cnt_reg[0]\,
      I3 => \n_0_converge_cnt_reg[8]\,
      I4 => \n_0_converge_cnt_reg[3]\,
      I5 => \n_0_converge_cnt_reg[2]\,
      O => \n_0_FSM_onehot_fsm[3]_i_6__0\
    );
\FSM_onehot_fsm[3]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[0]\,
      I1 => \n_0_converge_cnt_reg[2]\,
      I2 => \n_0_converge_cnt_reg[18]\,
      I3 => \n_0_converge_cnt_reg[9]\,
      I4 => \n_0_converge_cnt_reg[15]\,
      O => \n_0_FSM_onehot_fsm[3]_i_7__0\
    );
\FSM_onehot_fsm[4]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80028080"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[18]\,
      I1 => \n_0_converge_cnt_reg[0]\,
      I2 => \n_0_converge_cnt_reg[2]\,
      I3 => \out\(0),
      I4 => \out\(1),
      O => \n_0_FSM_onehot_fsm[4]_i_10__0\
    );
\FSM_onehot_fsm[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF888F"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[4]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm[4]_i_3__0\,
      I2 => \n_0_FSM_onehot_fsm[4]_i_4__0\,
      I3 => adapt_done_cnt,
      I4 => \n_0_FSM_onehot_fsm[4]_i_5__0\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_6__0\,
      O => \n_0_FSM_onehot_fsm[4]_i_1__0\
    );
\FSM_onehot_fsm[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8D000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[10]\,
      I1 => \n_0_converge_cnt_reg[8]\,
      I2 => \n_0_converge_cnt_reg[13]\,
      I3 => \n_0_FSM_onehot_fsm[4]_i_7__0\,
      I4 => \n_0_FSM_onehot_fsm[4]_i_8__0\,
      O => \n_0_FSM_onehot_fsm[4]_i_2__0\
    );
\FSM_onehot_fsm[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008200000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[4]_i_9__0\,
      I1 => \n_0_converge_cnt_reg[14]\,
      I2 => \n_0_converge_cnt_reg[13]\,
      I3 => \n_0_converge_cnt_reg[21]\,
      I4 => \n_0_converge_cnt_reg[20]\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_10__0\,
      O => \n_0_FSM_onehot_fsm[4]_i_3__0\
    );
\FSM_onehot_fsm[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \out\(0),
      I1 => \out\(1),
      O => \n_0_FSM_onehot_fsm[4]_i_4__0\
    );
\FSM_onehot_fsm[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => fsm_reg(3),
      I1 => fsm_reg(2),
      I2 => new_txcoeff_req_reg2,
      O => \n_0_FSM_onehot_fsm[4]_i_5__0\
    );
\FSM_onehot_fsm[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF9D"
    )
    port map (
      I0 => fsm_reg(2),
      I1 => fsm_reg(3),
      I2 => new_txcoeff_req_reg2,
      I3 => fsm_reg(0),
      I4 => \n_0_FSM_onehot_fsm_reg[0]\,
      I5 => fsm_reg(1),
      O => \n_0_FSM_onehot_fsm[4]_i_6__0\
    );
\FSM_onehot_fsm[4]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[1]\,
      I1 => \n_0_converge_cnt_reg[12]\,
      I2 => \n_0_converge_cnt_reg[6]\,
      I3 => \n_0_converge_cnt_reg[7]\,
      I4 => \n_0_converge_cnt_reg[5]\,
      I5 => \n_0_converge_cnt_reg[4]\,
      O => \n_0_FSM_onehot_fsm[4]_i_7__0\
    );
\FSM_onehot_fsm[4]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[16]\,
      I1 => \n_0_converge_cnt_reg[17]\,
      I2 => \n_0_converge_cnt_reg[11]\,
      I3 => \n_0_converge_cnt_reg[19]\,
      O => \n_0_FSM_onehot_fsm[4]_i_8__0\
    );
\FSM_onehot_fsm[4]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000880000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[15]\,
      I1 => \n_0_converge_cnt_reg[9]\,
      I2 => \n_0_converge_cnt_reg[13]\,
      I3 => \n_0_converge_cnt_reg[3]\,
      I4 => \n_0_converge_cnt_reg[2]\,
      I5 => \n_0_converge_cnt_reg[8]\,
      O => \n_0_FSM_onehot_fsm[4]_i_9__0\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_fsm_reg[0]\,
      R => clear
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[1]_i_1__0\,
      Q => fsm_reg(0),
      S => clear
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[2]_i_1__0\,
      Q => fsm_reg(1),
      R => clear
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[3]_i_1__0\,
      Q => fsm_reg(2),
      R => clear
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[4]_i_1__0\,
      Q => fsm_reg(3),
      R => clear
    );
\FSM_onehot_fsm_rx[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004F40000"
    )
    port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => I4,
      I3 => rxeqscan_preset_done,
      I4 => I5,
      I5 => I6,
      O => D(0)
    );
\FSM_onehot_fsm_rx[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0010001"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => I6,
      I2 => I5,
      I3 => I4,
      I4 => I10,
      O => D(1)
    );
\FSM_onehot_fsm_rx[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F05000C0005000C"
    )
    port map (
      I0 => I9,
      I1 => rxeqscan_new_txcoeff_done,
      I2 => I6,
      I3 => I5,
      I4 => I4,
      I5 => rxeqscan_preset_done,
      O => D(2)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\adapt_done_cnt_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022262626"
    )
    port map (
      I0 => adapt_done_cnt,
      I1 => \n_0_adapt_done_cnt_i_2__0\,
      I2 => \n_0_adapt_done_cnt_i_3__0\,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => clear,
      O => \n_0_adapt_done_cnt_i_1__0\
    );
\adapt_done_cnt_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0FFF0F5CF"
    )
    port map (
      I0 => new_txcoeff_req_reg2,
      I1 => \n_0_adapt_done_cnt_i_4__0\,
      I2 => fsm_reg(2),
      I3 => fsm_reg(3),
      I4 => fsm_reg(1),
      I5 => fsm_reg(0),
      O => \n_0_adapt_done_cnt_i_2__0\
    );
\adapt_done_cnt_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => fsm_reg(3),
      I1 => fsm_reg(2),
      I2 => fsm_reg(0),
      I3 => fsm_reg(1),
      O => \n_0_adapt_done_cnt_i_3__0\
    );
\adapt_done_cnt_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => adapt_done_cnt,
      I1 => \out\(1),
      I2 => \out\(0),
      O => \n_0_adapt_done_cnt_i_4__0\
    );
adapt_done_cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_adapt_done_cnt_i_1__0\,
      Q => adapt_done_cnt,
      R => \<const0>\
    );
\adapt_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => \n_0_new_txcoeff_done_i_1__0\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => adapt_done_cnt,
      O => \n_0_adapt_done_i_1__0\
    );
adapt_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_adapt_done_i_1__0\,
      Q => rxeqscan_adapt_done,
      R => clear
    );
\converge_cnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__0\,
      I1 => \n_7_converge_cnt_reg[3]_i_2__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(0)
    );
\converge_cnt[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__0\,
      I1 => \n_5_converge_cnt_reg[11]_i_2__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(10)
    );
\converge_cnt[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__0\,
      I1 => \n_4_converge_cnt_reg[11]_i_2__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(11)
    );
\converge_cnt[11]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[11]\,
      O => \n_0_converge_cnt[11]_i_3__0\
    );
\converge_cnt[11]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[10]\,
      O => \n_0_converge_cnt[11]_i_4__0\
    );
\converge_cnt[11]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[9]\,
      O => \n_0_converge_cnt[11]_i_5__0\
    );
\converge_cnt[11]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[8]\,
      O => \n_0_converge_cnt[11]_i_6__0\
    );
\converge_cnt[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_7_converge_cnt_reg[15]_i_2__0\,
      I1 => \n_0_converge_cnt[21]_i_3__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(12)
    );
\converge_cnt[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_6_converge_cnt_reg[15]_i_2__0\,
      I1 => \n_0_converge_cnt[21]_i_3__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(13)
    );
\converge_cnt[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_5_converge_cnt_reg[15]_i_2__0\,
      I1 => \n_0_converge_cnt[21]_i_3__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(14)
    );
\converge_cnt[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_4_converge_cnt_reg[15]_i_2__0\,
      I1 => \n_0_converge_cnt[21]_i_3__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(15)
    );
\converge_cnt[15]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[15]\,
      O => \n_0_converge_cnt[15]_i_3__0\
    );
\converge_cnt[15]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[14]\,
      O => \n_0_converge_cnt[15]_i_4__0\
    );
\converge_cnt[15]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[13]\,
      O => \n_0_converge_cnt[15]_i_5__0\
    );
\converge_cnt[15]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[12]\,
      O => \n_0_converge_cnt[15]_i_6__0\
    );
\converge_cnt[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_7_converge_cnt_reg[19]_i_2__0\,
      I1 => \n_0_converge_cnt[21]_i_3__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(16)
    );
\converge_cnt[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_6_converge_cnt_reg[19]_i_2__0\,
      I1 => \n_0_converge_cnt[21]_i_3__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(17)
    );
\converge_cnt[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_5_converge_cnt_reg[19]_i_2__0\,
      I1 => \n_0_converge_cnt[21]_i_3__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(18)
    );
\converge_cnt[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_4_converge_cnt_reg[19]_i_2__0\,
      I1 => \n_0_converge_cnt[21]_i_3__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(19)
    );
\converge_cnt[19]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[19]\,
      O => \n_0_converge_cnt[19]_i_3__0\
    );
\converge_cnt[19]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[18]\,
      O => \n_0_converge_cnt[19]_i_4__0\
    );
\converge_cnt[19]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[17]\,
      O => \n_0_converge_cnt[19]_i_5__0\
    );
\converge_cnt[19]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[16]\,
      O => \n_0_converge_cnt[19]_i_6__0\
    );
\converge_cnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__0\,
      I1 => \n_6_converge_cnt_reg[3]_i_2__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(1)
    );
\converge_cnt[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_7_converge_cnt_reg[21]_i_2__0\,
      I1 => \n_0_converge_cnt[21]_i_3__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(20)
    );
\converge_cnt[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_6_converge_cnt_reg[21]_i_2__0\,
      I1 => \n_0_converge_cnt[21]_i_3__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(21)
    );
\converge_cnt[21]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB00"
    )
    port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => adapt_done_cnt,
      I3 => fsm_reg(2),
      I4 => fsm_reg(0),
      O => \n_0_converge_cnt[21]_i_3__0\
    );
\converge_cnt[21]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[21]\,
      O => \n_0_converge_cnt[21]_i_4__0\
    );
\converge_cnt[21]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[20]\,
      O => \n_0_converge_cnt[21]_i_5__0\
    );
\converge_cnt[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__0\,
      I1 => \n_5_converge_cnt_reg[3]_i_2__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(2)
    );
\converge_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__0\,
      I1 => \n_4_converge_cnt_reg[3]_i_2__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(3)
    );
\converge_cnt[3]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[3]\,
      O => \n_0_converge_cnt[3]_i_3__0\
    );
\converge_cnt[3]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[2]\,
      O => \n_0_converge_cnt[3]_i_4__0\
    );
\converge_cnt[3]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[1]\,
      O => \n_0_converge_cnt[3]_i_5__0\
    );
\converge_cnt[3]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[0]\,
      O => \n_0_converge_cnt[3]_i_6__0\
    );
\converge_cnt[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__0\,
      I1 => \n_7_converge_cnt_reg[7]_i_2__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(4)
    );
\converge_cnt[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__0\,
      I1 => \n_6_converge_cnt_reg[7]_i_2__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(5)
    );
\converge_cnt[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__0\,
      I1 => \n_5_converge_cnt_reg[7]_i_2__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(6)
    );
\converge_cnt[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__0\,
      I1 => \n_4_converge_cnt_reg[7]_i_2__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(7)
    );
\converge_cnt[7]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[7]\,
      O => \n_0_converge_cnt[7]_i_3__0\
    );
\converge_cnt[7]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[6]\,
      O => \n_0_converge_cnt[7]_i_4__0\
    );
\converge_cnt[7]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[5]\,
      O => \n_0_converge_cnt[7]_i_5__0\
    );
\converge_cnt[7]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[4]\,
      O => \n_0_converge_cnt[7]_i_6__0\
    );
\converge_cnt[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__0\,
      I1 => \n_7_converge_cnt_reg[11]_i_2__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(8)
    );
\converge_cnt[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__0\,
      I1 => \n_6_converge_cnt_reg[11]_i_2__0\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(9)
    );
\converge_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(0),
      Q => \n_0_converge_cnt_reg[0]\,
      R => clear
    );
\converge_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(10),
      Q => \n_0_converge_cnt_reg[10]\,
      R => clear
    );
\converge_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(11),
      Q => \n_0_converge_cnt_reg[11]\,
      R => clear
    );
\converge_cnt_reg[11]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[7]_i_2__0\,
      CO(3) => \n_0_converge_cnt_reg[11]_i_2__0\,
      CO(2) => \n_1_converge_cnt_reg[11]_i_2__0\,
      CO(1) => \n_2_converge_cnt_reg[11]_i_2__0\,
      CO(0) => \n_3_converge_cnt_reg[11]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_converge_cnt_reg[11]_i_2__0\,
      O(2) => \n_5_converge_cnt_reg[11]_i_2__0\,
      O(1) => \n_6_converge_cnt_reg[11]_i_2__0\,
      O(0) => \n_7_converge_cnt_reg[11]_i_2__0\,
      S(3) => \n_0_converge_cnt[11]_i_3__0\,
      S(2) => \n_0_converge_cnt[11]_i_4__0\,
      S(1) => \n_0_converge_cnt[11]_i_5__0\,
      S(0) => \n_0_converge_cnt[11]_i_6__0\
    );
\converge_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(12),
      Q => \n_0_converge_cnt_reg[12]\,
      R => clear
    );
\converge_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(13),
      Q => \n_0_converge_cnt_reg[13]\,
      R => clear
    );
\converge_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(14),
      Q => \n_0_converge_cnt_reg[14]\,
      R => clear
    );
\converge_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(15),
      Q => \n_0_converge_cnt_reg[15]\,
      R => clear
    );
\converge_cnt_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[11]_i_2__0\,
      CO(3) => \n_0_converge_cnt_reg[15]_i_2__0\,
      CO(2) => \n_1_converge_cnt_reg[15]_i_2__0\,
      CO(1) => \n_2_converge_cnt_reg[15]_i_2__0\,
      CO(0) => \n_3_converge_cnt_reg[15]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_converge_cnt_reg[15]_i_2__0\,
      O(2) => \n_5_converge_cnt_reg[15]_i_2__0\,
      O(1) => \n_6_converge_cnt_reg[15]_i_2__0\,
      O(0) => \n_7_converge_cnt_reg[15]_i_2__0\,
      S(3) => \n_0_converge_cnt[15]_i_3__0\,
      S(2) => \n_0_converge_cnt[15]_i_4__0\,
      S(1) => \n_0_converge_cnt[15]_i_5__0\,
      S(0) => \n_0_converge_cnt[15]_i_6__0\
    );
\converge_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(16),
      Q => \n_0_converge_cnt_reg[16]\,
      R => clear
    );
\converge_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(17),
      Q => \n_0_converge_cnt_reg[17]\,
      R => clear
    );
\converge_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(18),
      Q => \n_0_converge_cnt_reg[18]\,
      R => clear
    );
\converge_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(19),
      Q => \n_0_converge_cnt_reg[19]\,
      R => clear
    );
\converge_cnt_reg[19]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[15]_i_2__0\,
      CO(3) => \n_0_converge_cnt_reg[19]_i_2__0\,
      CO(2) => \n_1_converge_cnt_reg[19]_i_2__0\,
      CO(1) => \n_2_converge_cnt_reg[19]_i_2__0\,
      CO(0) => \n_3_converge_cnt_reg[19]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_converge_cnt_reg[19]_i_2__0\,
      O(2) => \n_5_converge_cnt_reg[19]_i_2__0\,
      O(1) => \n_6_converge_cnt_reg[19]_i_2__0\,
      O(0) => \n_7_converge_cnt_reg[19]_i_2__0\,
      S(3) => \n_0_converge_cnt[19]_i_3__0\,
      S(2) => \n_0_converge_cnt[19]_i_4__0\,
      S(1) => \n_0_converge_cnt[19]_i_5__0\,
      S(0) => \n_0_converge_cnt[19]_i_6__0\
    );
\converge_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(1),
      Q => \n_0_converge_cnt_reg[1]\,
      R => clear
    );
\converge_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(20),
      Q => \n_0_converge_cnt_reg[20]\,
      R => clear
    );
\converge_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(21),
      Q => \n_0_converge_cnt_reg[21]\,
      R => clear
    );
\converge_cnt_reg[21]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[19]_i_2__0\,
      CO(3 downto 1) => \NLW_converge_cnt_reg[21]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_converge_cnt_reg[21]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 2) => \NLW_converge_cnt_reg[21]_i_2__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_converge_cnt_reg[21]_i_2__0\,
      O(0) => \n_7_converge_cnt_reg[21]_i_2__0\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_converge_cnt[21]_i_4__0\,
      S(0) => \n_0_converge_cnt[21]_i_5__0\
    );
\converge_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(2),
      Q => \n_0_converge_cnt_reg[2]\,
      R => clear
    );
\converge_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(3),
      Q => \n_0_converge_cnt_reg[3]\,
      R => clear
    );
\converge_cnt_reg[3]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_converge_cnt_reg[3]_i_2__0\,
      CO(2) => \n_1_converge_cnt_reg[3]_i_2__0\,
      CO(1) => \n_2_converge_cnt_reg[3]_i_2__0\,
      CO(0) => \n_3_converge_cnt_reg[3]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \n_0_converge_cnt_reg[0]\,
      O(3) => \n_4_converge_cnt_reg[3]_i_2__0\,
      O(2) => \n_5_converge_cnt_reg[3]_i_2__0\,
      O(1) => \n_6_converge_cnt_reg[3]_i_2__0\,
      O(0) => \n_7_converge_cnt_reg[3]_i_2__0\,
      S(3) => \n_0_converge_cnt[3]_i_3__0\,
      S(2) => \n_0_converge_cnt[3]_i_4__0\,
      S(1) => \n_0_converge_cnt[3]_i_5__0\,
      S(0) => \n_0_converge_cnt[3]_i_6__0\
    );
\converge_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(4),
      Q => \n_0_converge_cnt_reg[4]\,
      R => clear
    );
\converge_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(5),
      Q => \n_0_converge_cnt_reg[5]\,
      R => clear
    );
\converge_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(6),
      Q => \n_0_converge_cnt_reg[6]\,
      R => clear
    );
\converge_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(7),
      Q => \n_0_converge_cnt_reg[7]\,
      R => clear
    );
\converge_cnt_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[3]_i_2__0\,
      CO(3) => \n_0_converge_cnt_reg[7]_i_2__0\,
      CO(2) => \n_1_converge_cnt_reg[7]_i_2__0\,
      CO(1) => \n_2_converge_cnt_reg[7]_i_2__0\,
      CO(0) => \n_3_converge_cnt_reg[7]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_converge_cnt_reg[7]_i_2__0\,
      O(2) => \n_5_converge_cnt_reg[7]_i_2__0\,
      O(1) => \n_6_converge_cnt_reg[7]_i_2__0\,
      O(0) => \n_7_converge_cnt_reg[7]_i_2__0\,
      S(3) => \n_0_converge_cnt[7]_i_3__0\,
      S(2) => \n_0_converge_cnt[7]_i_4__0\,
      S(1) => \n_0_converge_cnt[7]_i_5__0\,
      S(0) => \n_0_converge_cnt[7]_i_6__0\
    );
\converge_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(8),
      Q => \n_0_converge_cnt_reg[8]\,
      R => clear
    );
\converge_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(9),
      Q => \n_0_converge_cnt_reg[9]\,
      R => clear
    );
\fs_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I17(0),
      Q => fs_reg1(0),
      R => clear
    );
\fs_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I17(1),
      Q => fs_reg1(1),
      R => clear
    );
\fs_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I17(2),
      Q => fs_reg1(2),
      R => clear
    );
\fs_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I17(3),
      Q => fs_reg1(3),
      R => clear
    );
\fs_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I17(4),
      Q => fs_reg1(4),
      R => clear
    );
\fs_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I17(5),
      Q => fs_reg1(5),
      R => clear
    );
\fs_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => fs_reg1(0),
      Q => fs_reg2(0),
      R => clear
    );
\fs_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => fs_reg1(1),
      Q => fs_reg2(1),
      R => clear
    );
\fs_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => fs_reg1(2),
      Q => fs_reg2(2),
      R => clear
    );
\fs_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => fs_reg1(3),
      Q => fs_reg2(3),
      R => clear
    );
\fs_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => fs_reg1(4),
      Q => fs_reg2(4),
      R => clear
    );
\fs_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => fs_reg1(5),
      Q => fs_reg2(5),
      R => clear
    );
\lf_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I18(0),
      Q => lf_reg1(0),
      R => clear
    );
\lf_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I18(1),
      Q => lf_reg1(1),
      R => clear
    );
\lf_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I18(2),
      Q => lf_reg1(2),
      R => clear
    );
\lf_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I18(3),
      Q => lf_reg1(3),
      R => clear
    );
\lf_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I18(4),
      Q => lf_reg1(4),
      R => clear
    );
\lf_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I18(5),
      Q => lf_reg1(5),
      R => clear
    );
\lf_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => lf_reg1(0),
      Q => lf_reg2(0),
      R => clear
    );
\lf_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => lf_reg1(1),
      Q => lf_reg2(1),
      R => clear
    );
\lf_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => lf_reg1(2),
      Q => lf_reg2(2),
      R => clear
    );
\lf_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => lf_reg1(3),
      Q => lf_reg2(3),
      R => clear
    );
\lf_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => lf_reg1(4),
      Q => lf_reg2(4),
      R => clear
    );
\lf_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => lf_reg1(5),
      Q => lf_reg2(5),
      R => clear
    );
\new_txcoeff_done_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
    port map (
      I0 => new_txcoeff_req_reg2,
      I1 => fsm_reg(1),
      I2 => fsm_reg(0),
      I3 => fsm_reg(2),
      I4 => fsm_reg(3),
      O => \n_0_new_txcoeff_done_i_1__0\
    );
new_txcoeff_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_new_txcoeff_done_i_1__0\,
      Q => rxeqscan_new_txcoeff_done,
      R => clear
    );
new_txcoeff_req_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_new_txcoeff_req,
      Q => new_txcoeff_req_reg1,
      R => clear
    );
new_txcoeff_req_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => new_txcoeff_req_reg1,
      Q => new_txcoeff_req_reg2,
      R => clear
    );
\preset_done_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01020002"
    )
    port map (
      I0 => fsm_reg(1),
      I1 => fsm_reg(3),
      I2 => fsm_reg(2),
      I3 => fsm_reg(0),
      I4 => preset_valid_reg2,
      O => \n_0_preset_done_i_1__0\
    );
preset_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_preset_done_i_1__0\,
      Q => rxeqscan_preset_done,
      R => clear
    );
\preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I14(0),
      Q => preset_reg1(0),
      R => clear
    );
\preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I14(1),
      Q => preset_reg1(1),
      R => clear
    );
\preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I14(2),
      Q => preset_reg1(2),
      R => clear
    );
\preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => preset_reg1(0),
      Q => preset_reg2(0),
      R => clear
    );
\preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => preset_reg1(1),
      Q => preset_reg2(1),
      R => clear
    );
\preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => preset_reg1(2),
      Q => preset_reg2(2),
      R => clear
    );
preset_valid_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_preset_valid,
      Q => preset_valid_reg1,
      R => clear
    );
preset_valid_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => preset_valid_reg1,
      Q => preset_valid_reg2,
      R => clear
    );
\rxeq_adapt_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_rxeq_adapt_done_reg_i_3__0\,
      I1 => rxeqscan_new_txcoeff_done,
      I2 => rxeq_adapt_done,
      I3 => I13,
      O => O3
    );
\rxeq_adapt_done_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE02"
    )
    port map (
      I0 => I2,
      I1 => \n_0_rxeq_adapt_done_reg_i_2__0\,
      I2 => I3,
      I3 => \n_0_rxeq_adapt_done_reg_i_3__0\,
      I4 => clear,
      O => O1
    );
\rxeq_adapt_done_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAABAEEEEAABA"
    )
    port map (
      I0 => I7,
      I1 => I8,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => Q(3),
      I5 => rxeqscan_new_txcoeff_done,
      O => \n_0_rxeq_adapt_done_reg_i_2__0\
    );
\rxeq_adapt_done_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004440"
    )
    port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => I2,
      I3 => rxeqscan_adapt_done,
      I4 => I12,
      I5 => I11,
      O => \n_0_rxeq_adapt_done_reg_i_3__0\
    );
\rxeq_new_txcoeff_req_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => I11,
      O => O2
    );
\txcoeff_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(0),
      Q => txcoeff_reg1(0),
      R => clear
    );
\txcoeff_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(10),
      Q => txcoeff_reg1(10),
      R => clear
    );
\txcoeff_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(11),
      Q => txcoeff_reg1(11),
      R => clear
    );
\txcoeff_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(12),
      Q => txcoeff_reg1(12),
      R => clear
    );
\txcoeff_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(13),
      Q => txcoeff_reg1(13),
      R => clear
    );
\txcoeff_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(14),
      Q => txcoeff_reg1(14),
      R => clear
    );
\txcoeff_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(15),
      Q => txcoeff_reg1(15),
      R => clear
    );
\txcoeff_reg1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(16),
      Q => txcoeff_reg1(16),
      R => clear
    );
\txcoeff_reg1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(17),
      Q => txcoeff_reg1(17),
      R => clear
    );
\txcoeff_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(1),
      Q => txcoeff_reg1(1),
      R => clear
    );
\txcoeff_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(2),
      Q => txcoeff_reg1(2),
      R => clear
    );
\txcoeff_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(3),
      Q => txcoeff_reg1(3),
      R => clear
    );
\txcoeff_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(4),
      Q => txcoeff_reg1(4),
      R => clear
    );
\txcoeff_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(5),
      Q => txcoeff_reg1(5),
      R => clear
    );
\txcoeff_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(6),
      Q => txcoeff_reg1(6),
      R => clear
    );
\txcoeff_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(7),
      Q => txcoeff_reg1(7),
      R => clear
    );
\txcoeff_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(8),
      Q => txcoeff_reg1(8),
      R => clear
    );
\txcoeff_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(9),
      Q => txcoeff_reg1(9),
      R => clear
    );
\txcoeff_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(0),
      Q => txcoeff_reg2(0),
      R => clear
    );
\txcoeff_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(10),
      Q => txcoeff_reg2(10),
      R => clear
    );
\txcoeff_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(11),
      Q => txcoeff_reg2(11),
      R => clear
    );
\txcoeff_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(12),
      Q => txcoeff_reg2(12),
      R => clear
    );
\txcoeff_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(13),
      Q => txcoeff_reg2(13),
      R => clear
    );
\txcoeff_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(14),
      Q => txcoeff_reg2(14),
      R => clear
    );
\txcoeff_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(15),
      Q => txcoeff_reg2(15),
      R => clear
    );
\txcoeff_reg2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(16),
      Q => txcoeff_reg2(16),
      R => clear
    );
\txcoeff_reg2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(17),
      Q => txcoeff_reg2(17),
      R => clear
    );
\txcoeff_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(1),
      Q => txcoeff_reg2(1),
      R => clear
    );
\txcoeff_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(2),
      Q => txcoeff_reg2(2),
      R => clear
    );
\txcoeff_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(3),
      Q => txcoeff_reg2(3),
      R => clear
    );
\txcoeff_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(4),
      Q => txcoeff_reg2(4),
      R => clear
    );
\txcoeff_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(5),
      Q => txcoeff_reg2(5),
      R => clear
    );
\txcoeff_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(6),
      Q => txcoeff_reg2(6),
      R => clear
    );
\txcoeff_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(7),
      Q => txcoeff_reg2(7),
      R => clear
    );
\txcoeff_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(8),
      Q => txcoeff_reg2(8),
      R => clear
    );
\txcoeff_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(9),
      Q => txcoeff_reg2(9),
      R => clear
    );
\txpreset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I15(0),
      Q => txpreset_reg1(0),
      R => clear
    );
\txpreset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I15(1),
      Q => txpreset_reg1(1),
      R => clear
    );
\txpreset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I15(2),
      Q => txpreset_reg1(2),
      R => clear
    );
\txpreset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I15(3),
      Q => txpreset_reg1(3),
      R => clear
    );
\txpreset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txpreset_reg1(0),
      Q => txpreset_reg2(0),
      R => clear
    );
\txpreset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txpreset_reg1(1),
      Q => txpreset_reg2(1),
      R => clear
    );
\txpreset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txpreset_reg1(2),
      Q => txpreset_reg2(2),
      R => clear
    );
\txpreset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txpreset_reg1(3),
      Q => txpreset_reg2(3),
      R => clear
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_rxeq_scan_37 is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    clear : in STD_LOGIC;
    rxeq_preset_valid : in STD_LOGIC;
    I1 : in STD_LOGIC;
    rxeq_new_txcoeff_req : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    rxeq_adapt_done : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_rxeq_scan_37 : entity is "v7_pcie_rxeq_scan";
end v7_pciev7_pcie_rxeq_scan_37;

architecture STRUCTURE of v7_pciev7_pcie_rxeq_scan_37 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal adapt_done_cnt : STD_LOGIC;
  signal fs_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fs_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fsm_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lf_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal lf_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \n_0_FSM_onehot_fsm[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[0]\ : STD_LOGIC;
  signal n_0_adapt_done_cnt_i_1 : STD_LOGIC;
  signal n_0_adapt_done_cnt_i_2 : STD_LOGIC;
  signal n_0_adapt_done_cnt_i_3 : STD_LOGIC;
  signal n_0_adapt_done_cnt_i_4 : STD_LOGIC;
  signal n_0_adapt_done_i_1 : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_3\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_4\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_5\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_6\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_3\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_4\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_5\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_6\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_3\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_4\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_5\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_6\ : STD_LOGIC;
  signal \n_0_converge_cnt[21]_i_3\ : STD_LOGIC;
  signal \n_0_converge_cnt[21]_i_4\ : STD_LOGIC;
  signal \n_0_converge_cnt[21]_i_5\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_3\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_4\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_5\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_6\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_3\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_4\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_5\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_6\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[10]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[12]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[13]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[14]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[16]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[17]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[18]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[20]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[21]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[6]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[8]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[9]\ : STD_LOGIC;
  signal n_0_new_txcoeff_done_i_1 : STD_LOGIC;
  signal n_0_preset_done_i_1 : STD_LOGIC;
  signal n_0_rxeq_adapt_done_reg_i_2 : STD_LOGIC;
  signal n_0_rxeq_adapt_done_reg_i_3 : STD_LOGIC;
  signal \n_1_converge_cnt_reg[11]_i_2\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[15]_i_2\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[19]_i_2\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[7]_i_2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[11]_i_2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[15]_i_2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[19]_i_2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[7]_i_2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[11]_i_2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[15]_i_2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[19]_i_2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[21]_i_2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[7]_i_2\ : STD_LOGIC;
  signal \n_4_converge_cnt_reg[11]_i_2\ : STD_LOGIC;
  signal \n_4_converge_cnt_reg[15]_i_2\ : STD_LOGIC;
  signal \n_4_converge_cnt_reg[19]_i_2\ : STD_LOGIC;
  signal \n_4_converge_cnt_reg[3]_i_2\ : STD_LOGIC;
  signal \n_4_converge_cnt_reg[7]_i_2\ : STD_LOGIC;
  signal \n_5_converge_cnt_reg[11]_i_2\ : STD_LOGIC;
  signal \n_5_converge_cnt_reg[15]_i_2\ : STD_LOGIC;
  signal \n_5_converge_cnt_reg[19]_i_2\ : STD_LOGIC;
  signal \n_5_converge_cnt_reg[3]_i_2\ : STD_LOGIC;
  signal \n_5_converge_cnt_reg[7]_i_2\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[11]_i_2\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[15]_i_2\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[19]_i_2\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[21]_i_2\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[3]_i_2\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[7]_i_2\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[11]_i_2\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[15]_i_2\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[19]_i_2\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[21]_i_2\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[3]_i_2\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[7]_i_2\ : STD_LOGIC;
  signal new_txcoeff_req_reg1 : STD_LOGIC;
  signal new_txcoeff_req_reg2 : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal preset_reg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal preset_reg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal preset_valid_reg1 : STD_LOGIC;
  signal preset_valid_reg2 : STD_LOGIC;
  signal rxeqscan_adapt_done : STD_LOGIC;
  signal rxeqscan_new_txcoeff_done : STD_LOGIC;
  signal rxeqscan_preset_done : STD_LOGIC;
  signal txcoeff_reg1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txcoeff_reg2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txpreset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txpreset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_converge_cnt_reg[21]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_converge_cnt_reg[21]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[1]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of adapt_done_cnt_i_3 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of adapt_done_cnt_i_4 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \converge_cnt[21]_i_3\ : label is "soft_lutpair68";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \fs_reg1_reg[0]\ : label is true;
  attribute keep : string;
  attribute keep of \fs_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[1]\ : label is true;
  attribute keep of \fs_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[2]\ : label is true;
  attribute keep of \fs_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[3]\ : label is true;
  attribute keep of \fs_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[4]\ : label is true;
  attribute keep of \fs_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[5]\ : label is true;
  attribute keep of \fs_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[0]\ : label is true;
  attribute keep of \fs_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[1]\ : label is true;
  attribute keep of \fs_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[2]\ : label is true;
  attribute keep of \fs_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[3]\ : label is true;
  attribute keep of \fs_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[4]\ : label is true;
  attribute keep of \fs_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[5]\ : label is true;
  attribute keep of \fs_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[0]\ : label is true;
  attribute keep of \lf_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[1]\ : label is true;
  attribute keep of \lf_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[2]\ : label is true;
  attribute keep of \lf_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[3]\ : label is true;
  attribute keep of \lf_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[4]\ : label is true;
  attribute keep of \lf_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[5]\ : label is true;
  attribute keep of \lf_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[0]\ : label is true;
  attribute keep of \lf_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[1]\ : label is true;
  attribute keep of \lf_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[2]\ : label is true;
  attribute keep of \lf_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[3]\ : label is true;
  attribute keep of \lf_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[4]\ : label is true;
  attribute keep of \lf_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[5]\ : label is true;
  attribute keep of \lf_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of new_txcoeff_req_reg1_reg : label is true;
  attribute ASYNC_REG of new_txcoeff_req_reg2_reg : label is true;
  attribute ASYNC_REG of \preset_reg1_reg[0]\ : label is true;
  attribute keep of \preset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg1_reg[1]\ : label is true;
  attribute keep of \preset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg1_reg[2]\ : label is true;
  attribute keep of \preset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[0]\ : label is true;
  attribute keep of \preset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[1]\ : label is true;
  attribute keep of \preset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[2]\ : label is true;
  attribute keep of \preset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of preset_valid_reg1_reg : label is true;
  attribute ASYNC_REG of preset_valid_reg2_reg : label is true;
  attribute ASYNC_REG of \txcoeff_reg1_reg[0]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[10]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[11]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[12]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[13]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[14]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[15]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[16]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[17]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[1]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[2]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[3]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[4]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[5]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[6]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[7]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[8]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[9]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[0]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[10]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[11]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[12]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[13]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[14]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[15]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[16]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[17]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[1]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[2]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[3]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[4]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[5]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[6]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[7]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[8]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[9]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[0]\ : label is true;
  attribute keep of \txpreset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[1]\ : label is true;
  attribute keep of \txpreset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[2]\ : label is true;
  attribute keep of \txpreset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[3]\ : label is true;
  attribute keep of \txpreset_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[0]\ : label is true;
  attribute keep of \txpreset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[1]\ : label is true;
  attribute keep of \txpreset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[2]\ : label is true;
  attribute keep of \txpreset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[3]\ : label is true;
  attribute keep of \txpreset_reg2_reg[3]\ : label is "yes";
begin
\FSM_onehot_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEE8CFF8D"
    )
    port map (
      I0 => fsm_reg(2),
      I1 => fsm_reg(3),
      I2 => new_txcoeff_req_reg2,
      I3 => fsm_reg(1),
      I4 => preset_valid_reg2,
      I5 => \n_0_FSM_onehot_fsm[1]_i_2\,
      O => \n_0_FSM_onehot_fsm[1]_i_1\
    );
\FSM_onehot_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAB"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[0]\,
      I1 => fsm_reg(2),
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      I4 => fsm_reg(0),
      O => \n_0_FSM_onehot_fsm[1]_i_2\
    );
\FSM_onehot_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000060000"
    )
    port map (
      I0 => fsm_reg(0),
      I1 => fsm_reg(1),
      I2 => fsm_reg(2),
      I3 => fsm_reg(3),
      I4 => preset_valid_reg2,
      I5 => \n_0_FSM_onehot_fsm_reg[0]\,
      O => \n_0_FSM_onehot_fsm[2]_i_1\
    );
\FSM_onehot_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005DDDDDDD"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[3]_i_2\,
      I1 => \n_0_FSM_onehot_fsm[3]_i_3\,
      I2 => \n_0_FSM_onehot_fsm[3]_i_4\,
      I3 => \n_0_FSM_onehot_fsm[3]_i_5\,
      I4 => \n_0_FSM_onehot_fsm[4]_i_2\,
      I5 => \n_0_FSM_onehot_fsm_reg[0]\,
      O => \n_0_FSM_onehot_fsm[3]_i_1\
    );
\FSM_onehot_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
    port map (
      I0 => fsm_reg(1),
      I1 => fsm_reg(3),
      I2 => fsm_reg(2),
      I3 => new_txcoeff_req_reg2,
      I4 => fsm_reg(0),
      I5 => preset_valid_reg2,
      O => \n_0_FSM_onehot_fsm[3]_i_2\
    );
\FSM_onehot_fsm[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000E0000"
    )
    port map (
      I0 => adapt_done_cnt,
      I1 => \n_0_FSM_onehot_fsm[4]_i_4\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(0),
      I4 => fsm_reg(2),
      I5 => fsm_reg(1),
      O => \n_0_FSM_onehot_fsm[3]_i_3\
    );
\FSM_onehot_fsm[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A22200000000A222"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[3]_i_6\,
      I1 => \n_0_converge_cnt_reg[8]\,
      I2 => \n_0_converge_cnt_reg[3]\,
      I3 => \n_0_converge_cnt_reg[10]\,
      I4 => \n_0_converge_cnt_reg[0]\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_4\,
      O => \n_0_FSM_onehot_fsm[3]_i_4\
    );
\FSM_onehot_fsm[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020046000000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[13]\,
      I1 => \n_0_converge_cnt_reg[14]\,
      I2 => \n_0_converge_cnt_reg[21]\,
      I3 => \n_0_converge_cnt_reg[20]\,
      I4 => \n_0_converge_cnt_reg[10]\,
      I5 => \n_0_FSM_onehot_fsm[3]_i_7\,
      O => \n_0_FSM_onehot_fsm[3]_i_5\
    );
\FSM_onehot_fsm[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DDDD0D000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[14]\,
      I1 => \n_0_converge_cnt_reg[20]\,
      I2 => \n_0_converge_cnt_reg[0]\,
      I3 => \n_0_converge_cnt_reg[8]\,
      I4 => \n_0_converge_cnt_reg[3]\,
      I5 => \n_0_converge_cnt_reg[2]\,
      O => \n_0_FSM_onehot_fsm[3]_i_6\
    );
\FSM_onehot_fsm[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[0]\,
      I1 => \n_0_converge_cnt_reg[2]\,
      I2 => \n_0_converge_cnt_reg[18]\,
      I3 => \n_0_converge_cnt_reg[9]\,
      I4 => \n_0_converge_cnt_reg[15]\,
      O => \n_0_FSM_onehot_fsm[3]_i_7\
    );
\FSM_onehot_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF888F"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[4]_i_2\,
      I1 => \n_0_FSM_onehot_fsm[4]_i_3\,
      I2 => \n_0_FSM_onehot_fsm[4]_i_4\,
      I3 => adapt_done_cnt,
      I4 => \n_0_FSM_onehot_fsm[4]_i_5\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_6\,
      O => \n_0_FSM_onehot_fsm[4]_i_1\
    );
\FSM_onehot_fsm[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80028080"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[18]\,
      I1 => \n_0_converge_cnt_reg[0]\,
      I2 => \n_0_converge_cnt_reg[2]\,
      I3 => \out\(0),
      I4 => \out\(1),
      O => \n_0_FSM_onehot_fsm[4]_i_10\
    );
\FSM_onehot_fsm[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8D000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[10]\,
      I1 => \n_0_converge_cnt_reg[8]\,
      I2 => \n_0_converge_cnt_reg[13]\,
      I3 => \n_0_FSM_onehot_fsm[4]_i_7\,
      I4 => \n_0_FSM_onehot_fsm[4]_i_8\,
      O => \n_0_FSM_onehot_fsm[4]_i_2\
    );
\FSM_onehot_fsm[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008200000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[4]_i_9\,
      I1 => \n_0_converge_cnt_reg[14]\,
      I2 => \n_0_converge_cnt_reg[13]\,
      I3 => \n_0_converge_cnt_reg[21]\,
      I4 => \n_0_converge_cnt_reg[20]\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_10\,
      O => \n_0_FSM_onehot_fsm[4]_i_3\
    );
\FSM_onehot_fsm[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \out\(0),
      I1 => \out\(1),
      O => \n_0_FSM_onehot_fsm[4]_i_4\
    );
\FSM_onehot_fsm[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => fsm_reg(3),
      I1 => fsm_reg(2),
      I2 => new_txcoeff_req_reg2,
      O => \n_0_FSM_onehot_fsm[4]_i_5\
    );
\FSM_onehot_fsm[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF9D"
    )
    port map (
      I0 => fsm_reg(2),
      I1 => fsm_reg(3),
      I2 => new_txcoeff_req_reg2,
      I3 => fsm_reg(0),
      I4 => \n_0_FSM_onehot_fsm_reg[0]\,
      I5 => fsm_reg(1),
      O => \n_0_FSM_onehot_fsm[4]_i_6\
    );
\FSM_onehot_fsm[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[1]\,
      I1 => \n_0_converge_cnt_reg[12]\,
      I2 => \n_0_converge_cnt_reg[6]\,
      I3 => \n_0_converge_cnt_reg[7]\,
      I4 => \n_0_converge_cnt_reg[5]\,
      I5 => \n_0_converge_cnt_reg[4]\,
      O => \n_0_FSM_onehot_fsm[4]_i_7\
    );
\FSM_onehot_fsm[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[16]\,
      I1 => \n_0_converge_cnt_reg[17]\,
      I2 => \n_0_converge_cnt_reg[11]\,
      I3 => \n_0_converge_cnt_reg[19]\,
      O => \n_0_FSM_onehot_fsm[4]_i_8\
    );
\FSM_onehot_fsm[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000880000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[15]\,
      I1 => \n_0_converge_cnt_reg[9]\,
      I2 => \n_0_converge_cnt_reg[13]\,
      I3 => \n_0_converge_cnt_reg[3]\,
      I4 => \n_0_converge_cnt_reg[2]\,
      I5 => \n_0_converge_cnt_reg[8]\,
      O => \n_0_FSM_onehot_fsm[4]_i_9\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_fsm_reg[0]\,
      R => clear
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[1]_i_1\,
      Q => fsm_reg(0),
      S => clear
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[2]_i_1\,
      Q => fsm_reg(1),
      R => clear
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[3]_i_1\,
      Q => fsm_reg(2),
      R => clear
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[4]_i_1\,
      Q => fsm_reg(3),
      R => clear
    );
\FSM_onehot_fsm_rx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004F40000"
    )
    port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => I4,
      I3 => rxeqscan_preset_done,
      I4 => I5,
      I5 => I6,
      O => D(0)
    );
\FSM_onehot_fsm_rx[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0010001"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => I6,
      I2 => I5,
      I3 => I4,
      I4 => I10,
      O => D(1)
    );
\FSM_onehot_fsm_rx[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F05000C0005000C"
    )
    port map (
      I0 => I9,
      I1 => rxeqscan_new_txcoeff_done,
      I2 => I6,
      I3 => I5,
      I4 => I4,
      I5 => rxeqscan_preset_done,
      O => D(2)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
adapt_done_cnt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022262626"
    )
    port map (
      I0 => adapt_done_cnt,
      I1 => n_0_adapt_done_cnt_i_2,
      I2 => n_0_adapt_done_cnt_i_3,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => clear,
      O => n_0_adapt_done_cnt_i_1
    );
adapt_done_cnt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0FFF0F5CF"
    )
    port map (
      I0 => new_txcoeff_req_reg2,
      I1 => n_0_adapt_done_cnt_i_4,
      I2 => fsm_reg(2),
      I3 => fsm_reg(3),
      I4 => fsm_reg(1),
      I5 => fsm_reg(0),
      O => n_0_adapt_done_cnt_i_2
    );
adapt_done_cnt_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => fsm_reg(3),
      I1 => fsm_reg(2),
      I2 => fsm_reg(0),
      I3 => fsm_reg(1),
      O => n_0_adapt_done_cnt_i_3
    );
adapt_done_cnt_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => adapt_done_cnt,
      I1 => \out\(1),
      I2 => \out\(0),
      O => n_0_adapt_done_cnt_i_4
    );
adapt_done_cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_0_adapt_done_cnt_i_1,
      Q => adapt_done_cnt,
      R => \<const0>\
    );
adapt_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => n_0_new_txcoeff_done_i_1,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => adapt_done_cnt,
      O => n_0_adapt_done_i_1
    );
adapt_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_0_adapt_done_i_1,
      Q => rxeqscan_adapt_done,
      R => clear
    );
\converge_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3\,
      I1 => \n_7_converge_cnt_reg[3]_i_2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(0)
    );
\converge_cnt[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3\,
      I1 => \n_5_converge_cnt_reg[11]_i_2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(10)
    );
\converge_cnt[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3\,
      I1 => \n_4_converge_cnt_reg[11]_i_2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(11)
    );
\converge_cnt[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[11]\,
      O => \n_0_converge_cnt[11]_i_3\
    );
\converge_cnt[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[10]\,
      O => \n_0_converge_cnt[11]_i_4\
    );
\converge_cnt[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[9]\,
      O => \n_0_converge_cnt[11]_i_5\
    );
\converge_cnt[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[8]\,
      O => \n_0_converge_cnt[11]_i_6\
    );
\converge_cnt[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_7_converge_cnt_reg[15]_i_2\,
      I1 => \n_0_converge_cnt[21]_i_3\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(12)
    );
\converge_cnt[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_6_converge_cnt_reg[15]_i_2\,
      I1 => \n_0_converge_cnt[21]_i_3\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(13)
    );
\converge_cnt[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_5_converge_cnt_reg[15]_i_2\,
      I1 => \n_0_converge_cnt[21]_i_3\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(14)
    );
\converge_cnt[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_4_converge_cnt_reg[15]_i_2\,
      I1 => \n_0_converge_cnt[21]_i_3\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(15)
    );
\converge_cnt[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[15]\,
      O => \n_0_converge_cnt[15]_i_3\
    );
\converge_cnt[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[14]\,
      O => \n_0_converge_cnt[15]_i_4\
    );
\converge_cnt[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[13]\,
      O => \n_0_converge_cnt[15]_i_5\
    );
\converge_cnt[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[12]\,
      O => \n_0_converge_cnt[15]_i_6\
    );
\converge_cnt[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_7_converge_cnt_reg[19]_i_2\,
      I1 => \n_0_converge_cnt[21]_i_3\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(16)
    );
\converge_cnt[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_6_converge_cnt_reg[19]_i_2\,
      I1 => \n_0_converge_cnt[21]_i_3\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(17)
    );
\converge_cnt[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_5_converge_cnt_reg[19]_i_2\,
      I1 => \n_0_converge_cnt[21]_i_3\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(18)
    );
\converge_cnt[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_4_converge_cnt_reg[19]_i_2\,
      I1 => \n_0_converge_cnt[21]_i_3\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(19)
    );
\converge_cnt[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[19]\,
      O => \n_0_converge_cnt[19]_i_3\
    );
\converge_cnt[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[18]\,
      O => \n_0_converge_cnt[19]_i_4\
    );
\converge_cnt[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[17]\,
      O => \n_0_converge_cnt[19]_i_5\
    );
\converge_cnt[19]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[16]\,
      O => \n_0_converge_cnt[19]_i_6\
    );
\converge_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3\,
      I1 => \n_6_converge_cnt_reg[3]_i_2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(1)
    );
\converge_cnt[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_7_converge_cnt_reg[21]_i_2\,
      I1 => \n_0_converge_cnt[21]_i_3\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(20)
    );
\converge_cnt[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_6_converge_cnt_reg[21]_i_2\,
      I1 => \n_0_converge_cnt[21]_i_3\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(21)
    );
\converge_cnt[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB00"
    )
    port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => adapt_done_cnt,
      I3 => fsm_reg(2),
      I4 => fsm_reg(0),
      O => \n_0_converge_cnt[21]_i_3\
    );
\converge_cnt[21]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[21]\,
      O => \n_0_converge_cnt[21]_i_4\
    );
\converge_cnt[21]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[20]\,
      O => \n_0_converge_cnt[21]_i_5\
    );
\converge_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3\,
      I1 => \n_5_converge_cnt_reg[3]_i_2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(2)
    );
\converge_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3\,
      I1 => \n_4_converge_cnt_reg[3]_i_2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(3)
    );
\converge_cnt[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[3]\,
      O => \n_0_converge_cnt[3]_i_3\
    );
\converge_cnt[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[2]\,
      O => \n_0_converge_cnt[3]_i_4\
    );
\converge_cnt[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[1]\,
      O => \n_0_converge_cnt[3]_i_5\
    );
\converge_cnt[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[0]\,
      O => \n_0_converge_cnt[3]_i_6\
    );
\converge_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3\,
      I1 => \n_7_converge_cnt_reg[7]_i_2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(4)
    );
\converge_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3\,
      I1 => \n_6_converge_cnt_reg[7]_i_2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(5)
    );
\converge_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3\,
      I1 => \n_5_converge_cnt_reg[7]_i_2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(6)
    );
\converge_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3\,
      I1 => \n_4_converge_cnt_reg[7]_i_2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(7)
    );
\converge_cnt[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[7]\,
      O => \n_0_converge_cnt[7]_i_3\
    );
\converge_cnt[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[6]\,
      O => \n_0_converge_cnt[7]_i_4\
    );
\converge_cnt[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[5]\,
      O => \n_0_converge_cnt[7]_i_5\
    );
\converge_cnt[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[4]\,
      O => \n_0_converge_cnt[7]_i_6\
    );
\converge_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3\,
      I1 => \n_7_converge_cnt_reg[11]_i_2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(8)
    );
\converge_cnt[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3\,
      I1 => \n_6_converge_cnt_reg[11]_i_2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(9)
    );
\converge_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(0),
      Q => \n_0_converge_cnt_reg[0]\,
      R => clear
    );
\converge_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(10),
      Q => \n_0_converge_cnt_reg[10]\,
      R => clear
    );
\converge_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(11),
      Q => \n_0_converge_cnt_reg[11]\,
      R => clear
    );
\converge_cnt_reg[11]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[7]_i_2\,
      CO(3) => \n_0_converge_cnt_reg[11]_i_2\,
      CO(2) => \n_1_converge_cnt_reg[11]_i_2\,
      CO(1) => \n_2_converge_cnt_reg[11]_i_2\,
      CO(0) => \n_3_converge_cnt_reg[11]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_converge_cnt_reg[11]_i_2\,
      O(2) => \n_5_converge_cnt_reg[11]_i_2\,
      O(1) => \n_6_converge_cnt_reg[11]_i_2\,
      O(0) => \n_7_converge_cnt_reg[11]_i_2\,
      S(3) => \n_0_converge_cnt[11]_i_3\,
      S(2) => \n_0_converge_cnt[11]_i_4\,
      S(1) => \n_0_converge_cnt[11]_i_5\,
      S(0) => \n_0_converge_cnt[11]_i_6\
    );
\converge_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(12),
      Q => \n_0_converge_cnt_reg[12]\,
      R => clear
    );
\converge_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(13),
      Q => \n_0_converge_cnt_reg[13]\,
      R => clear
    );
\converge_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(14),
      Q => \n_0_converge_cnt_reg[14]\,
      R => clear
    );
\converge_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(15),
      Q => \n_0_converge_cnt_reg[15]\,
      R => clear
    );
\converge_cnt_reg[15]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[11]_i_2\,
      CO(3) => \n_0_converge_cnt_reg[15]_i_2\,
      CO(2) => \n_1_converge_cnt_reg[15]_i_2\,
      CO(1) => \n_2_converge_cnt_reg[15]_i_2\,
      CO(0) => \n_3_converge_cnt_reg[15]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_converge_cnt_reg[15]_i_2\,
      O(2) => \n_5_converge_cnt_reg[15]_i_2\,
      O(1) => \n_6_converge_cnt_reg[15]_i_2\,
      O(0) => \n_7_converge_cnt_reg[15]_i_2\,
      S(3) => \n_0_converge_cnt[15]_i_3\,
      S(2) => \n_0_converge_cnt[15]_i_4\,
      S(1) => \n_0_converge_cnt[15]_i_5\,
      S(0) => \n_0_converge_cnt[15]_i_6\
    );
\converge_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(16),
      Q => \n_0_converge_cnt_reg[16]\,
      R => clear
    );
\converge_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(17),
      Q => \n_0_converge_cnt_reg[17]\,
      R => clear
    );
\converge_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(18),
      Q => \n_0_converge_cnt_reg[18]\,
      R => clear
    );
\converge_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(19),
      Q => \n_0_converge_cnt_reg[19]\,
      R => clear
    );
\converge_cnt_reg[19]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[15]_i_2\,
      CO(3) => \n_0_converge_cnt_reg[19]_i_2\,
      CO(2) => \n_1_converge_cnt_reg[19]_i_2\,
      CO(1) => \n_2_converge_cnt_reg[19]_i_2\,
      CO(0) => \n_3_converge_cnt_reg[19]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_converge_cnt_reg[19]_i_2\,
      O(2) => \n_5_converge_cnt_reg[19]_i_2\,
      O(1) => \n_6_converge_cnt_reg[19]_i_2\,
      O(0) => \n_7_converge_cnt_reg[19]_i_2\,
      S(3) => \n_0_converge_cnt[19]_i_3\,
      S(2) => \n_0_converge_cnt[19]_i_4\,
      S(1) => \n_0_converge_cnt[19]_i_5\,
      S(0) => \n_0_converge_cnt[19]_i_6\
    );
\converge_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(1),
      Q => \n_0_converge_cnt_reg[1]\,
      R => clear
    );
\converge_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(20),
      Q => \n_0_converge_cnt_reg[20]\,
      R => clear
    );
\converge_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(21),
      Q => \n_0_converge_cnt_reg[21]\,
      R => clear
    );
\converge_cnt_reg[21]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[19]_i_2\,
      CO(3 downto 1) => \NLW_converge_cnt_reg[21]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_converge_cnt_reg[21]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 2) => \NLW_converge_cnt_reg[21]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_converge_cnt_reg[21]_i_2\,
      O(0) => \n_7_converge_cnt_reg[21]_i_2\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_converge_cnt[21]_i_4\,
      S(0) => \n_0_converge_cnt[21]_i_5\
    );
\converge_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(2),
      Q => \n_0_converge_cnt_reg[2]\,
      R => clear
    );
\converge_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(3),
      Q => \n_0_converge_cnt_reg[3]\,
      R => clear
    );
\converge_cnt_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_converge_cnt_reg[3]_i_2\,
      CO(2) => \n_1_converge_cnt_reg[3]_i_2\,
      CO(1) => \n_2_converge_cnt_reg[3]_i_2\,
      CO(0) => \n_3_converge_cnt_reg[3]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \n_0_converge_cnt_reg[0]\,
      O(3) => \n_4_converge_cnt_reg[3]_i_2\,
      O(2) => \n_5_converge_cnt_reg[3]_i_2\,
      O(1) => \n_6_converge_cnt_reg[3]_i_2\,
      O(0) => \n_7_converge_cnt_reg[3]_i_2\,
      S(3) => \n_0_converge_cnt[3]_i_3\,
      S(2) => \n_0_converge_cnt[3]_i_4\,
      S(1) => \n_0_converge_cnt[3]_i_5\,
      S(0) => \n_0_converge_cnt[3]_i_6\
    );
\converge_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(4),
      Q => \n_0_converge_cnt_reg[4]\,
      R => clear
    );
\converge_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(5),
      Q => \n_0_converge_cnt_reg[5]\,
      R => clear
    );
\converge_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(6),
      Q => \n_0_converge_cnt_reg[6]\,
      R => clear
    );
\converge_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(7),
      Q => \n_0_converge_cnt_reg[7]\,
      R => clear
    );
\converge_cnt_reg[7]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[3]_i_2\,
      CO(3) => \n_0_converge_cnt_reg[7]_i_2\,
      CO(2) => \n_1_converge_cnt_reg[7]_i_2\,
      CO(1) => \n_2_converge_cnt_reg[7]_i_2\,
      CO(0) => \n_3_converge_cnt_reg[7]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_converge_cnt_reg[7]_i_2\,
      O(2) => \n_5_converge_cnt_reg[7]_i_2\,
      O(1) => \n_6_converge_cnt_reg[7]_i_2\,
      O(0) => \n_7_converge_cnt_reg[7]_i_2\,
      S(3) => \n_0_converge_cnt[7]_i_3\,
      S(2) => \n_0_converge_cnt[7]_i_4\,
      S(1) => \n_0_converge_cnt[7]_i_5\,
      S(0) => \n_0_converge_cnt[7]_i_6\
    );
\converge_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(8),
      Q => \n_0_converge_cnt_reg[8]\,
      R => clear
    );
\converge_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \p_1_in__0\(9),
      Q => \n_0_converge_cnt_reg[9]\,
      R => clear
    );
\fs_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I17(0),
      Q => fs_reg1(0),
      R => clear
    );
\fs_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I17(1),
      Q => fs_reg1(1),
      R => clear
    );
\fs_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I17(2),
      Q => fs_reg1(2),
      R => clear
    );
\fs_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I17(3),
      Q => fs_reg1(3),
      R => clear
    );
\fs_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I17(4),
      Q => fs_reg1(4),
      R => clear
    );
\fs_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I17(5),
      Q => fs_reg1(5),
      R => clear
    );
\fs_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => fs_reg1(0),
      Q => fs_reg2(0),
      R => clear
    );
\fs_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => fs_reg1(1),
      Q => fs_reg2(1),
      R => clear
    );
\fs_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => fs_reg1(2),
      Q => fs_reg2(2),
      R => clear
    );
\fs_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => fs_reg1(3),
      Q => fs_reg2(3),
      R => clear
    );
\fs_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => fs_reg1(4),
      Q => fs_reg2(4),
      R => clear
    );
\fs_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => fs_reg1(5),
      Q => fs_reg2(5),
      R => clear
    );
\lf_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I18(0),
      Q => lf_reg1(0),
      R => clear
    );
\lf_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I18(1),
      Q => lf_reg1(1),
      R => clear
    );
\lf_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I18(2),
      Q => lf_reg1(2),
      R => clear
    );
\lf_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I18(3),
      Q => lf_reg1(3),
      R => clear
    );
\lf_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I18(4),
      Q => lf_reg1(4),
      R => clear
    );
\lf_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I18(5),
      Q => lf_reg1(5),
      R => clear
    );
\lf_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => lf_reg1(0),
      Q => lf_reg2(0),
      R => clear
    );
\lf_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => lf_reg1(1),
      Q => lf_reg2(1),
      R => clear
    );
\lf_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => lf_reg1(2),
      Q => lf_reg2(2),
      R => clear
    );
\lf_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => lf_reg1(3),
      Q => lf_reg2(3),
      R => clear
    );
\lf_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => lf_reg1(4),
      Q => lf_reg2(4),
      R => clear
    );
\lf_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => lf_reg1(5),
      Q => lf_reg2(5),
      R => clear
    );
new_txcoeff_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
    port map (
      I0 => new_txcoeff_req_reg2,
      I1 => fsm_reg(1),
      I2 => fsm_reg(0),
      I3 => fsm_reg(2),
      I4 => fsm_reg(3),
      O => n_0_new_txcoeff_done_i_1
    );
new_txcoeff_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_0_new_txcoeff_done_i_1,
      Q => rxeqscan_new_txcoeff_done,
      R => clear
    );
new_txcoeff_req_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_new_txcoeff_req,
      Q => new_txcoeff_req_reg1,
      R => clear
    );
new_txcoeff_req_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => new_txcoeff_req_reg1,
      Q => new_txcoeff_req_reg2,
      R => clear
    );
preset_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01020002"
    )
    port map (
      I0 => fsm_reg(1),
      I1 => fsm_reg(3),
      I2 => fsm_reg(2),
      I3 => fsm_reg(0),
      I4 => preset_valid_reg2,
      O => n_0_preset_done_i_1
    );
preset_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_0_preset_done_i_1,
      Q => rxeqscan_preset_done,
      R => clear
    );
\preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I14(0),
      Q => preset_reg1(0),
      R => clear
    );
\preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I14(1),
      Q => preset_reg1(1),
      R => clear
    );
\preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I14(2),
      Q => preset_reg1(2),
      R => clear
    );
\preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => preset_reg1(0),
      Q => preset_reg2(0),
      R => clear
    );
\preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => preset_reg1(1),
      Q => preset_reg2(1),
      R => clear
    );
\preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => preset_reg1(2),
      Q => preset_reg2(2),
      R => clear
    );
preset_valid_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_preset_valid,
      Q => preset_valid_reg1,
      R => clear
    );
preset_valid_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => preset_valid_reg1,
      Q => preset_valid_reg2,
      R => clear
    );
rxeq_adapt_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => n_0_rxeq_adapt_done_reg_i_3,
      I1 => rxeqscan_new_txcoeff_done,
      I2 => rxeq_adapt_done,
      I3 => I13,
      O => O3
    );
rxeq_adapt_done_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE02"
    )
    port map (
      I0 => I2,
      I1 => n_0_rxeq_adapt_done_reg_i_2,
      I2 => I3,
      I3 => n_0_rxeq_adapt_done_reg_i_3,
      I4 => clear,
      O => O1
    );
rxeq_adapt_done_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAABAEEEEAABA"
    )
    port map (
      I0 => I7,
      I1 => I8,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => Q(3),
      I5 => rxeqscan_new_txcoeff_done,
      O => n_0_rxeq_adapt_done_reg_i_2
    );
rxeq_adapt_done_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004440"
    )
    port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => I2,
      I3 => rxeqscan_adapt_done,
      I4 => I12,
      I5 => I11,
      O => n_0_rxeq_adapt_done_reg_i_3
    );
rxeq_new_txcoeff_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => I11,
      O => O2
    );
\txcoeff_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(0),
      Q => txcoeff_reg1(0),
      R => clear
    );
\txcoeff_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(10),
      Q => txcoeff_reg1(10),
      R => clear
    );
\txcoeff_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(11),
      Q => txcoeff_reg1(11),
      R => clear
    );
\txcoeff_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(12),
      Q => txcoeff_reg1(12),
      R => clear
    );
\txcoeff_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(13),
      Q => txcoeff_reg1(13),
      R => clear
    );
\txcoeff_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(14),
      Q => txcoeff_reg1(14),
      R => clear
    );
\txcoeff_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(15),
      Q => txcoeff_reg1(15),
      R => clear
    );
\txcoeff_reg1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(16),
      Q => txcoeff_reg1(16),
      R => clear
    );
\txcoeff_reg1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(17),
      Q => txcoeff_reg1(17),
      R => clear
    );
\txcoeff_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(1),
      Q => txcoeff_reg1(1),
      R => clear
    );
\txcoeff_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(2),
      Q => txcoeff_reg1(2),
      R => clear
    );
\txcoeff_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(3),
      Q => txcoeff_reg1(3),
      R => clear
    );
\txcoeff_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(4),
      Q => txcoeff_reg1(4),
      R => clear
    );
\txcoeff_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(5),
      Q => txcoeff_reg1(5),
      R => clear
    );
\txcoeff_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(6),
      Q => txcoeff_reg1(6),
      R => clear
    );
\txcoeff_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(7),
      Q => txcoeff_reg1(7),
      R => clear
    );
\txcoeff_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(8),
      Q => txcoeff_reg1(8),
      R => clear
    );
\txcoeff_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I16(9),
      Q => txcoeff_reg1(9),
      R => clear
    );
\txcoeff_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(0),
      Q => txcoeff_reg2(0),
      R => clear
    );
\txcoeff_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(10),
      Q => txcoeff_reg2(10),
      R => clear
    );
\txcoeff_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(11),
      Q => txcoeff_reg2(11),
      R => clear
    );
\txcoeff_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(12),
      Q => txcoeff_reg2(12),
      R => clear
    );
\txcoeff_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(13),
      Q => txcoeff_reg2(13),
      R => clear
    );
\txcoeff_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(14),
      Q => txcoeff_reg2(14),
      R => clear
    );
\txcoeff_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(15),
      Q => txcoeff_reg2(15),
      R => clear
    );
\txcoeff_reg2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(16),
      Q => txcoeff_reg2(16),
      R => clear
    );
\txcoeff_reg2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(17),
      Q => txcoeff_reg2(17),
      R => clear
    );
\txcoeff_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(1),
      Q => txcoeff_reg2(1),
      R => clear
    );
\txcoeff_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(2),
      Q => txcoeff_reg2(2),
      R => clear
    );
\txcoeff_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(3),
      Q => txcoeff_reg2(3),
      R => clear
    );
\txcoeff_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(4),
      Q => txcoeff_reg2(4),
      R => clear
    );
\txcoeff_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(5),
      Q => txcoeff_reg2(5),
      R => clear
    );
\txcoeff_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(6),
      Q => txcoeff_reg2(6),
      R => clear
    );
\txcoeff_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(7),
      Q => txcoeff_reg2(7),
      R => clear
    );
\txcoeff_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(8),
      Q => txcoeff_reg2(8),
      R => clear
    );
\txcoeff_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txcoeff_reg1(9),
      Q => txcoeff_reg2(9),
      R => clear
    );
\txpreset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I15(0),
      Q => txpreset_reg1(0),
      R => clear
    );
\txpreset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I15(1),
      Q => txpreset_reg1(1),
      R => clear
    );
\txpreset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I15(2),
      Q => txpreset_reg1(2),
      R => clear
    );
\txpreset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => I15(3),
      Q => txpreset_reg1(3),
      R => clear
    );
\txpreset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txpreset_reg1(0),
      Q => txpreset_reg2(0),
      R => clear
    );
\txpreset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txpreset_reg1(1),
      Q => txpreset_reg2(1),
      R => clear
    );
\txpreset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txpreset_reg1(2),
      Q => txpreset_reg2(2),
      R => clear
    );
\txpreset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txpreset_reg1(3),
      Q => txpreset_reg2(3),
      R => clear
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_rxeq_scan_38 is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    clear : in STD_LOGIC;
    rxeq_preset_valid : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rxeq_new_txcoeff_req : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    rxeq_adapt_done : in STD_LOGIC;
    USER_RXEQ_ADAPT_DONE : in STD_LOGIC;
    I12 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I13 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I14 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    I15 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_rxeq_scan_38 : entity is "v7_pcie_rxeq_scan";
end v7_pciev7_pcie_rxeq_scan_38;

architecture STRUCTURE of v7_pciev7_pcie_rxeq_scan_38 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal adapt_done_cnt : STD_LOGIC;
  signal fs_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fs_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal fsm_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lf_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal lf_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \n_0_FSM_onehot_fsm[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_3__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_4__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_5__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_6__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[3]_i_7__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_10__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_3__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_4__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_5__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_6__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_7__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_8__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm[4]_i_9__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_reg[0]\ : STD_LOGIC;
  signal \n_0_adapt_done_cnt_i_1__2\ : STD_LOGIC;
  signal \n_0_adapt_done_cnt_i_2__2\ : STD_LOGIC;
  signal \n_0_adapt_done_cnt_i_3__2\ : STD_LOGIC;
  signal \n_0_adapt_done_cnt_i_4__2\ : STD_LOGIC;
  signal \n_0_adapt_done_i_1__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_3__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_4__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_5__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[11]_i_6__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_3__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_4__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_5__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[15]_i_6__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_3__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_4__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_5__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[19]_i_6__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[21]_i_3__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[21]_i_4__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[21]_i_5__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_3__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_4__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_5__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[3]_i_6__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_3__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_4__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_5__2\ : STD_LOGIC;
  signal \n_0_converge_cnt[7]_i_6__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[10]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[11]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[12]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[13]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[14]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[15]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[16]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[17]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[18]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[19]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[20]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[21]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[2]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[4]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[5]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[6]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[7]_i_2__2\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[8]\ : STD_LOGIC;
  signal \n_0_converge_cnt_reg[9]\ : STD_LOGIC;
  signal \n_0_new_txcoeff_done_i_1__2\ : STD_LOGIC;
  signal \n_0_preset_done_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_adapt_done_reg_i_2__2\ : STD_LOGIC;
  signal \n_0_rxeq_adapt_done_reg_i_3__2\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[11]_i_2__2\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[15]_i_2__2\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[19]_i_2__2\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[3]_i_2__2\ : STD_LOGIC;
  signal \n_1_converge_cnt_reg[7]_i_2__2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[11]_i_2__2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[15]_i_2__2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[19]_i_2__2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[3]_i_2__2\ : STD_LOGIC;
  signal \n_2_converge_cnt_reg[7]_i_2__2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[11]_i_2__2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[15]_i_2__2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[19]_i_2__2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[21]_i_2__2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[3]_i_2__2\ : STD_LOGIC;
  signal \n_3_converge_cnt_reg[7]_i_2__2\ : STD_LOGIC;
  signal \n_4_converge_cnt_reg[11]_i_2__2\ : STD_LOGIC;
  signal \n_4_converge_cnt_reg[15]_i_2__2\ : STD_LOGIC;
  signal \n_4_converge_cnt_reg[19]_i_2__2\ : STD_LOGIC;
  signal \n_4_converge_cnt_reg[3]_i_2__2\ : STD_LOGIC;
  signal \n_4_converge_cnt_reg[7]_i_2__2\ : STD_LOGIC;
  signal \n_5_converge_cnt_reg[11]_i_2__2\ : STD_LOGIC;
  signal \n_5_converge_cnt_reg[15]_i_2__2\ : STD_LOGIC;
  signal \n_5_converge_cnt_reg[19]_i_2__2\ : STD_LOGIC;
  signal \n_5_converge_cnt_reg[3]_i_2__2\ : STD_LOGIC;
  signal \n_5_converge_cnt_reg[7]_i_2__2\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[11]_i_2__2\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[15]_i_2__2\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[19]_i_2__2\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[21]_i_2__2\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[3]_i_2__2\ : STD_LOGIC;
  signal \n_6_converge_cnt_reg[7]_i_2__2\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[11]_i_2__2\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[15]_i_2__2\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[19]_i_2__2\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[21]_i_2__2\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[3]_i_2__2\ : STD_LOGIC;
  signal \n_7_converge_cnt_reg[7]_i_2__2\ : STD_LOGIC;
  signal new_txcoeff_req_reg1 : STD_LOGIC;
  signal new_txcoeff_req_reg2 : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal preset_reg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal preset_reg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal preset_valid_reg1 : STD_LOGIC;
  signal preset_valid_reg2 : STD_LOGIC;
  signal rxeqscan_adapt_done : STD_LOGIC;
  signal rxeqscan_new_txcoeff_done : STD_LOGIC;
  signal rxeqscan_preset_done : STD_LOGIC;
  signal txcoeff_reg1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txcoeff_reg2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txpreset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txpreset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_converge_cnt_reg[21]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_converge_cnt_reg[21]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm[1]_i_2__2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \adapt_done_cnt_i_3__2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \adapt_done_cnt_i_4__2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \converge_cnt[21]_i_3__2\ : label is "soft_lutpair5";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \fs_reg1_reg[0]\ : label is true;
  attribute keep : string;
  attribute keep of \fs_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[1]\ : label is true;
  attribute keep of \fs_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[2]\ : label is true;
  attribute keep of \fs_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[3]\ : label is true;
  attribute keep of \fs_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[4]\ : label is true;
  attribute keep of \fs_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg1_reg[5]\ : label is true;
  attribute keep of \fs_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[0]\ : label is true;
  attribute keep of \fs_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[1]\ : label is true;
  attribute keep of \fs_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[2]\ : label is true;
  attribute keep of \fs_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[3]\ : label is true;
  attribute keep of \fs_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[4]\ : label is true;
  attribute keep of \fs_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \fs_reg2_reg[5]\ : label is true;
  attribute keep of \fs_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[0]\ : label is true;
  attribute keep of \lf_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[1]\ : label is true;
  attribute keep of \lf_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[2]\ : label is true;
  attribute keep of \lf_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[3]\ : label is true;
  attribute keep of \lf_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[4]\ : label is true;
  attribute keep of \lf_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg1_reg[5]\ : label is true;
  attribute keep of \lf_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[0]\ : label is true;
  attribute keep of \lf_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[1]\ : label is true;
  attribute keep of \lf_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[2]\ : label is true;
  attribute keep of \lf_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[3]\ : label is true;
  attribute keep of \lf_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[4]\ : label is true;
  attribute keep of \lf_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \lf_reg2_reg[5]\ : label is true;
  attribute keep of \lf_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of new_txcoeff_req_reg1_reg : label is true;
  attribute ASYNC_REG of new_txcoeff_req_reg2_reg : label is true;
  attribute ASYNC_REG of \preset_reg1_reg[0]\ : label is true;
  attribute keep of \preset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg1_reg[1]\ : label is true;
  attribute keep of \preset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg1_reg[2]\ : label is true;
  attribute keep of \preset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[0]\ : label is true;
  attribute keep of \preset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[1]\ : label is true;
  attribute keep of \preset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \preset_reg2_reg[2]\ : label is true;
  attribute keep of \preset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of preset_valid_reg1_reg : label is true;
  attribute ASYNC_REG of preset_valid_reg2_reg : label is true;
  attribute ASYNC_REG of \txcoeff_reg1_reg[0]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[10]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[11]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[12]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[13]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[14]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[15]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[16]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[17]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[1]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[2]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[3]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[4]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[5]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[6]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[7]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[8]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg1_reg[9]\ : label is true;
  attribute keep of \txcoeff_reg1_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[0]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[10]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[10]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[11]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[11]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[12]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[12]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[13]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[13]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[14]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[14]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[15]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[15]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[16]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[16]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[17]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[17]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[1]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[2]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[3]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[4]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[4]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[5]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[5]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[6]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[6]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[7]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[7]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[8]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[8]\ : label is "yes";
  attribute ASYNC_REG of \txcoeff_reg2_reg[9]\ : label is true;
  attribute keep of \txcoeff_reg2_reg[9]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[0]\ : label is true;
  attribute keep of \txpreset_reg1_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[1]\ : label is true;
  attribute keep of \txpreset_reg1_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[2]\ : label is true;
  attribute keep of \txpreset_reg1_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg1_reg[3]\ : label is true;
  attribute keep of \txpreset_reg1_reg[3]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[0]\ : label is true;
  attribute keep of \txpreset_reg2_reg[0]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[1]\ : label is true;
  attribute keep of \txpreset_reg2_reg[1]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[2]\ : label is true;
  attribute keep of \txpreset_reg2_reg[2]\ : label is "yes";
  attribute ASYNC_REG of \txpreset_reg2_reg[3]\ : label is true;
  attribute keep of \txpreset_reg2_reg[3]\ : label is "yes";
begin
\FSM_onehot_fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEE8CFF8D"
    )
    port map (
      I0 => fsm_reg(2),
      I1 => fsm_reg(3),
      I2 => new_txcoeff_req_reg2,
      I3 => fsm_reg(1),
      I4 => preset_valid_reg2,
      I5 => \n_0_FSM_onehot_fsm[1]_i_2__2\,
      O => \n_0_FSM_onehot_fsm[1]_i_1__2\
    );
\FSM_onehot_fsm[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAB"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_reg[0]\,
      I1 => fsm_reg(2),
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      I4 => fsm_reg(0),
      O => \n_0_FSM_onehot_fsm[1]_i_2__2\
    );
\FSM_onehot_fsm[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000060000"
    )
    port map (
      I0 => fsm_reg(0),
      I1 => fsm_reg(1),
      I2 => fsm_reg(2),
      I3 => fsm_reg(3),
      I4 => preset_valid_reg2,
      I5 => \n_0_FSM_onehot_fsm_reg[0]\,
      O => \n_0_FSM_onehot_fsm[2]_i_1__2\
    );
\FSM_onehot_fsm[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005DDDDDDD"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[3]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm[3]_i_3__2\,
      I2 => \n_0_FSM_onehot_fsm[3]_i_4__2\,
      I3 => \n_0_FSM_onehot_fsm[3]_i_5__2\,
      I4 => \n_0_FSM_onehot_fsm[4]_i_2__2\,
      I5 => \n_0_FSM_onehot_fsm_reg[0]\,
      O => \n_0_FSM_onehot_fsm[3]_i_1__2\
    );
\FSM_onehot_fsm[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
    port map (
      I0 => fsm_reg(1),
      I1 => fsm_reg(3),
      I2 => fsm_reg(2),
      I3 => new_txcoeff_req_reg2,
      I4 => fsm_reg(0),
      I5 => preset_valid_reg2,
      O => \n_0_FSM_onehot_fsm[3]_i_2__2\
    );
\FSM_onehot_fsm[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000E0000"
    )
    port map (
      I0 => adapt_done_cnt,
      I1 => \n_0_FSM_onehot_fsm[4]_i_4__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(0),
      I4 => fsm_reg(2),
      I5 => fsm_reg(1),
      O => \n_0_FSM_onehot_fsm[3]_i_3__2\
    );
\FSM_onehot_fsm[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A22200000000A222"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[3]_i_6__2\,
      I1 => \n_0_converge_cnt_reg[8]\,
      I2 => \n_0_converge_cnt_reg[3]\,
      I3 => \n_0_converge_cnt_reg[10]\,
      I4 => \n_0_converge_cnt_reg[0]\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_4__2\,
      O => \n_0_FSM_onehot_fsm[3]_i_4__2\
    );
\FSM_onehot_fsm[3]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020046000000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[13]\,
      I1 => \n_0_converge_cnt_reg[14]\,
      I2 => \n_0_converge_cnt_reg[21]\,
      I3 => \n_0_converge_cnt_reg[20]\,
      I4 => \n_0_converge_cnt_reg[10]\,
      I5 => \n_0_FSM_onehot_fsm[3]_i_7__2\,
      O => \n_0_FSM_onehot_fsm[3]_i_5__2\
    );
\FSM_onehot_fsm[3]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DDDD0D000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[14]\,
      I1 => \n_0_converge_cnt_reg[20]\,
      I2 => \n_0_converge_cnt_reg[0]\,
      I3 => \n_0_converge_cnt_reg[8]\,
      I4 => \n_0_converge_cnt_reg[3]\,
      I5 => \n_0_converge_cnt_reg[2]\,
      O => \n_0_FSM_onehot_fsm[3]_i_6__2\
    );
\FSM_onehot_fsm[3]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[0]\,
      I1 => \n_0_converge_cnt_reg[2]\,
      I2 => \n_0_converge_cnt_reg[18]\,
      I3 => \n_0_converge_cnt_reg[9]\,
      I4 => \n_0_converge_cnt_reg[15]\,
      O => \n_0_FSM_onehot_fsm[3]_i_7__2\
    );
\FSM_onehot_fsm[4]_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80028080"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[18]\,
      I1 => \n_0_converge_cnt_reg[0]\,
      I2 => \n_0_converge_cnt_reg[2]\,
      I3 => \out\(0),
      I4 => \out\(1),
      O => \n_0_FSM_onehot_fsm[4]_i_10__2\
    );
\FSM_onehot_fsm[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF888F"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[4]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm[4]_i_3__2\,
      I2 => \n_0_FSM_onehot_fsm[4]_i_4__2\,
      I3 => adapt_done_cnt,
      I4 => \n_0_FSM_onehot_fsm[4]_i_5__2\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_6__2\,
      O => \n_0_FSM_onehot_fsm[4]_i_1__2\
    );
\FSM_onehot_fsm[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8D000000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[10]\,
      I1 => \n_0_converge_cnt_reg[8]\,
      I2 => \n_0_converge_cnt_reg[13]\,
      I3 => \n_0_FSM_onehot_fsm[4]_i_7__2\,
      I4 => \n_0_FSM_onehot_fsm[4]_i_8__2\,
      O => \n_0_FSM_onehot_fsm[4]_i_2__2\
    );
\FSM_onehot_fsm[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008200000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm[4]_i_9__2\,
      I1 => \n_0_converge_cnt_reg[14]\,
      I2 => \n_0_converge_cnt_reg[13]\,
      I3 => \n_0_converge_cnt_reg[21]\,
      I4 => \n_0_converge_cnt_reg[20]\,
      I5 => \n_0_FSM_onehot_fsm[4]_i_10__2\,
      O => \n_0_FSM_onehot_fsm[4]_i_3__2\
    );
\FSM_onehot_fsm[4]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \out\(0),
      I1 => \out\(1),
      O => \n_0_FSM_onehot_fsm[4]_i_4__2\
    );
\FSM_onehot_fsm[4]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => fsm_reg(3),
      I1 => fsm_reg(2),
      I2 => new_txcoeff_req_reg2,
      O => \n_0_FSM_onehot_fsm[4]_i_5__2\
    );
\FSM_onehot_fsm[4]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF9D"
    )
    port map (
      I0 => fsm_reg(2),
      I1 => fsm_reg(3),
      I2 => new_txcoeff_req_reg2,
      I3 => fsm_reg(0),
      I4 => \n_0_FSM_onehot_fsm_reg[0]\,
      I5 => fsm_reg(1),
      O => \n_0_FSM_onehot_fsm[4]_i_6__2\
    );
\FSM_onehot_fsm[4]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[1]\,
      I1 => \n_0_converge_cnt_reg[12]\,
      I2 => \n_0_converge_cnt_reg[6]\,
      I3 => \n_0_converge_cnt_reg[7]\,
      I4 => \n_0_converge_cnt_reg[5]\,
      I5 => \n_0_converge_cnt_reg[4]\,
      O => \n_0_FSM_onehot_fsm[4]_i_7__2\
    );
\FSM_onehot_fsm[4]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[16]\,
      I1 => \n_0_converge_cnt_reg[17]\,
      I2 => \n_0_converge_cnt_reg[11]\,
      I3 => \n_0_converge_cnt_reg[19]\,
      O => \n_0_FSM_onehot_fsm[4]_i_8__2\
    );
\FSM_onehot_fsm[4]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000880000"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[15]\,
      I1 => \n_0_converge_cnt_reg[9]\,
      I2 => \n_0_converge_cnt_reg[13]\,
      I3 => \n_0_converge_cnt_reg[3]\,
      I4 => \n_0_converge_cnt_reg[2]\,
      I5 => \n_0_converge_cnt_reg[8]\,
      O => \n_0_FSM_onehot_fsm[4]_i_9__2\
    );
\FSM_onehot_fsm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_fsm_reg[0]\,
      R => clear
    );
\FSM_onehot_fsm_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[1]_i_1__2\,
      Q => fsm_reg(0),
      S => clear
    );
\FSM_onehot_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[2]_i_1__2\,
      Q => fsm_reg(1),
      R => clear
    );
\FSM_onehot_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[3]_i_1__2\,
      Q => fsm_reg(2),
      R => clear
    );
\FSM_onehot_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm[4]_i_1__2\,
      Q => fsm_reg(3),
      R => clear
    );
\FSM_onehot_fsm_rx[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004F40000"
    )
    port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => I3,
      I3 => rxeqscan_preset_done,
      I4 => I4,
      I5 => I5,
      O => D(0)
    );
\FSM_onehot_fsm_rx[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0010001"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => I5,
      I2 => I4,
      I3 => I3,
      I4 => I9,
      O => D(1)
    );
\FSM_onehot_fsm_rx[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F05000C0005000C"
    )
    port map (
      I0 => I8,
      I1 => rxeqscan_new_txcoeff_done,
      I2 => I5,
      I3 => I4,
      I4 => I3,
      I5 => rxeqscan_preset_done,
      O => D(2)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\adapt_done_cnt_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022262626"
    )
    port map (
      I0 => adapt_done_cnt,
      I1 => \n_0_adapt_done_cnt_i_2__2\,
      I2 => \n_0_adapt_done_cnt_i_3__2\,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => clear,
      O => \n_0_adapt_done_cnt_i_1__2\
    );
\adapt_done_cnt_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0FFF0F5CF"
    )
    port map (
      I0 => new_txcoeff_req_reg2,
      I1 => \n_0_adapt_done_cnt_i_4__2\,
      I2 => fsm_reg(2),
      I3 => fsm_reg(3),
      I4 => fsm_reg(1),
      I5 => fsm_reg(0),
      O => \n_0_adapt_done_cnt_i_2__2\
    );
\adapt_done_cnt_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
    port map (
      I0 => fsm_reg(3),
      I1 => fsm_reg(2),
      I2 => fsm_reg(0),
      I3 => fsm_reg(1),
      O => \n_0_adapt_done_cnt_i_3__2\
    );
\adapt_done_cnt_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => adapt_done_cnt,
      I1 => \out\(1),
      I2 => \out\(0),
      O => \n_0_adapt_done_cnt_i_4__2\
    );
adapt_done_cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_adapt_done_cnt_i_1__2\,
      Q => adapt_done_cnt,
      R => \<const0>\
    );
\adapt_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => \n_0_new_txcoeff_done_i_1__2\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => adapt_done_cnt,
      O => \n_0_adapt_done_i_1__2\
    );
adapt_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_adapt_done_i_1__2\,
      Q => rxeqscan_adapt_done,
      R => clear
    );
\converge_cnt[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__2\,
      I1 => \n_7_converge_cnt_reg[3]_i_2__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(0)
    );
\converge_cnt[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__2\,
      I1 => \n_5_converge_cnt_reg[11]_i_2__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(10)
    );
\converge_cnt[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__2\,
      I1 => \n_4_converge_cnt_reg[11]_i_2__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(11)
    );
\converge_cnt[11]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[11]\,
      O => \n_0_converge_cnt[11]_i_3__2\
    );
\converge_cnt[11]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[10]\,
      O => \n_0_converge_cnt[11]_i_4__2\
    );
\converge_cnt[11]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[9]\,
      O => \n_0_converge_cnt[11]_i_5__2\
    );
\converge_cnt[11]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[8]\,
      O => \n_0_converge_cnt[11]_i_6__2\
    );
\converge_cnt[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_7_converge_cnt_reg[15]_i_2__2\,
      I1 => \n_0_converge_cnt[21]_i_3__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(12)
    );
\converge_cnt[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_6_converge_cnt_reg[15]_i_2__2\,
      I1 => \n_0_converge_cnt[21]_i_3__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(13)
    );
\converge_cnt[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_5_converge_cnt_reg[15]_i_2__2\,
      I1 => \n_0_converge_cnt[21]_i_3__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(14)
    );
\converge_cnt[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_4_converge_cnt_reg[15]_i_2__2\,
      I1 => \n_0_converge_cnt[21]_i_3__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(15)
    );
\converge_cnt[15]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[15]\,
      O => \n_0_converge_cnt[15]_i_3__2\
    );
\converge_cnt[15]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[14]\,
      O => \n_0_converge_cnt[15]_i_4__2\
    );
\converge_cnt[15]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[13]\,
      O => \n_0_converge_cnt[15]_i_5__2\
    );
\converge_cnt[15]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[12]\,
      O => \n_0_converge_cnt[15]_i_6__2\
    );
\converge_cnt[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_7_converge_cnt_reg[19]_i_2__2\,
      I1 => \n_0_converge_cnt[21]_i_3__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(16)
    );
\converge_cnt[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_6_converge_cnt_reg[19]_i_2__2\,
      I1 => \n_0_converge_cnt[21]_i_3__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(17)
    );
\converge_cnt[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_5_converge_cnt_reg[19]_i_2__2\,
      I1 => \n_0_converge_cnt[21]_i_3__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(18)
    );
\converge_cnt[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_4_converge_cnt_reg[19]_i_2__2\,
      I1 => \n_0_converge_cnt[21]_i_3__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(19)
    );
\converge_cnt[19]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[19]\,
      O => \n_0_converge_cnt[19]_i_3__2\
    );
\converge_cnt[19]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[18]\,
      O => \n_0_converge_cnt[19]_i_4__2\
    );
\converge_cnt[19]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[17]\,
      O => \n_0_converge_cnt[19]_i_5__2\
    );
\converge_cnt[19]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[16]\,
      O => \n_0_converge_cnt[19]_i_6__2\
    );
\converge_cnt[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__2\,
      I1 => \n_6_converge_cnt_reg[3]_i_2__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(1)
    );
\converge_cnt[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_7_converge_cnt_reg[21]_i_2__2\,
      I1 => \n_0_converge_cnt[21]_i_3__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(20)
    );
\converge_cnt[21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_6_converge_cnt_reg[21]_i_2__2\,
      I1 => \n_0_converge_cnt[21]_i_3__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(21)
    );
\converge_cnt[21]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB00"
    )
    port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => adapt_done_cnt,
      I3 => fsm_reg(2),
      I4 => fsm_reg(0),
      O => \n_0_converge_cnt[21]_i_3__2\
    );
\converge_cnt[21]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[21]\,
      O => \n_0_converge_cnt[21]_i_4__2\
    );
\converge_cnt[21]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[20]\,
      O => \n_0_converge_cnt[21]_i_5__2\
    );
\converge_cnt[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__2\,
      I1 => \n_5_converge_cnt_reg[3]_i_2__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(2)
    );
\converge_cnt[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__2\,
      I1 => \n_4_converge_cnt_reg[3]_i_2__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(3)
    );
\converge_cnt[3]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[3]\,
      O => \n_0_converge_cnt[3]_i_3__2\
    );
\converge_cnt[3]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[2]\,
      O => \n_0_converge_cnt[3]_i_4__2\
    );
\converge_cnt[3]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[1]\,
      O => \n_0_converge_cnt[3]_i_5__2\
    );
\converge_cnt[3]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[0]\,
      O => \n_0_converge_cnt[3]_i_6__2\
    );
\converge_cnt[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__2\,
      I1 => \n_7_converge_cnt_reg[7]_i_2__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(4)
    );
\converge_cnt[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__2\,
      I1 => \n_6_converge_cnt_reg[7]_i_2__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(5)
    );
\converge_cnt[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__2\,
      I1 => \n_5_converge_cnt_reg[7]_i_2__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(6)
    );
\converge_cnt[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__2\,
      I1 => \n_4_converge_cnt_reg[7]_i_2__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(7)
    );
\converge_cnt[7]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[7]\,
      O => \n_0_converge_cnt[7]_i_3__2\
    );
\converge_cnt[7]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[6]\,
      O => \n_0_converge_cnt[7]_i_4__2\
    );
\converge_cnt[7]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[5]\,
      O => \n_0_converge_cnt[7]_i_5__2\
    );
\converge_cnt[7]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_converge_cnt_reg[4]\,
      O => \n_0_converge_cnt[7]_i_6__2\
    );
\converge_cnt[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__2\,
      I1 => \n_7_converge_cnt_reg[11]_i_2__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(8)
    );
\converge_cnt[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_converge_cnt[21]_i_3__2\,
      I1 => \n_6_converge_cnt_reg[11]_i_2__2\,
      I2 => fsm_reg(3),
      I3 => fsm_reg(1),
      O => \p_1_in__0\(9)
    );
\converge_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(0),
      Q => \n_0_converge_cnt_reg[0]\,
      R => clear
    );
\converge_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(10),
      Q => \n_0_converge_cnt_reg[10]\,
      R => clear
    );
\converge_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(11),
      Q => \n_0_converge_cnt_reg[11]\,
      R => clear
    );
\converge_cnt_reg[11]_i_2__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[7]_i_2__2\,
      CO(3) => \n_0_converge_cnt_reg[11]_i_2__2\,
      CO(2) => \n_1_converge_cnt_reg[11]_i_2__2\,
      CO(1) => \n_2_converge_cnt_reg[11]_i_2__2\,
      CO(0) => \n_3_converge_cnt_reg[11]_i_2__2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_converge_cnt_reg[11]_i_2__2\,
      O(2) => \n_5_converge_cnt_reg[11]_i_2__2\,
      O(1) => \n_6_converge_cnt_reg[11]_i_2__2\,
      O(0) => \n_7_converge_cnt_reg[11]_i_2__2\,
      S(3) => \n_0_converge_cnt[11]_i_3__2\,
      S(2) => \n_0_converge_cnt[11]_i_4__2\,
      S(1) => \n_0_converge_cnt[11]_i_5__2\,
      S(0) => \n_0_converge_cnt[11]_i_6__2\
    );
\converge_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(12),
      Q => \n_0_converge_cnt_reg[12]\,
      R => clear
    );
\converge_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(13),
      Q => \n_0_converge_cnt_reg[13]\,
      R => clear
    );
\converge_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(14),
      Q => \n_0_converge_cnt_reg[14]\,
      R => clear
    );
\converge_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(15),
      Q => \n_0_converge_cnt_reg[15]\,
      R => clear
    );
\converge_cnt_reg[15]_i_2__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[11]_i_2__2\,
      CO(3) => \n_0_converge_cnt_reg[15]_i_2__2\,
      CO(2) => \n_1_converge_cnt_reg[15]_i_2__2\,
      CO(1) => \n_2_converge_cnt_reg[15]_i_2__2\,
      CO(0) => \n_3_converge_cnt_reg[15]_i_2__2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_converge_cnt_reg[15]_i_2__2\,
      O(2) => \n_5_converge_cnt_reg[15]_i_2__2\,
      O(1) => \n_6_converge_cnt_reg[15]_i_2__2\,
      O(0) => \n_7_converge_cnt_reg[15]_i_2__2\,
      S(3) => \n_0_converge_cnt[15]_i_3__2\,
      S(2) => \n_0_converge_cnt[15]_i_4__2\,
      S(1) => \n_0_converge_cnt[15]_i_5__2\,
      S(0) => \n_0_converge_cnt[15]_i_6__2\
    );
\converge_cnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(16),
      Q => \n_0_converge_cnt_reg[16]\,
      R => clear
    );
\converge_cnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(17),
      Q => \n_0_converge_cnt_reg[17]\,
      R => clear
    );
\converge_cnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(18),
      Q => \n_0_converge_cnt_reg[18]\,
      R => clear
    );
\converge_cnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(19),
      Q => \n_0_converge_cnt_reg[19]\,
      R => clear
    );
\converge_cnt_reg[19]_i_2__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[15]_i_2__2\,
      CO(3) => \n_0_converge_cnt_reg[19]_i_2__2\,
      CO(2) => \n_1_converge_cnt_reg[19]_i_2__2\,
      CO(1) => \n_2_converge_cnt_reg[19]_i_2__2\,
      CO(0) => \n_3_converge_cnt_reg[19]_i_2__2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_converge_cnt_reg[19]_i_2__2\,
      O(2) => \n_5_converge_cnt_reg[19]_i_2__2\,
      O(1) => \n_6_converge_cnt_reg[19]_i_2__2\,
      O(0) => \n_7_converge_cnt_reg[19]_i_2__2\,
      S(3) => \n_0_converge_cnt[19]_i_3__2\,
      S(2) => \n_0_converge_cnt[19]_i_4__2\,
      S(1) => \n_0_converge_cnt[19]_i_5__2\,
      S(0) => \n_0_converge_cnt[19]_i_6__2\
    );
\converge_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(1),
      Q => \n_0_converge_cnt_reg[1]\,
      R => clear
    );
\converge_cnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(20),
      Q => \n_0_converge_cnt_reg[20]\,
      R => clear
    );
\converge_cnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(21),
      Q => \n_0_converge_cnt_reg[21]\,
      R => clear
    );
\converge_cnt_reg[21]_i_2__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[19]_i_2__2\,
      CO(3 downto 1) => \NLW_converge_cnt_reg[21]_i_2__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_converge_cnt_reg[21]_i_2__2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 2) => \NLW_converge_cnt_reg[21]_i_2__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_converge_cnt_reg[21]_i_2__2\,
      O(0) => \n_7_converge_cnt_reg[21]_i_2__2\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_converge_cnt[21]_i_4__2\,
      S(0) => \n_0_converge_cnt[21]_i_5__2\
    );
\converge_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(2),
      Q => \n_0_converge_cnt_reg[2]\,
      R => clear
    );
\converge_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(3),
      Q => \n_0_converge_cnt_reg[3]\,
      R => clear
    );
\converge_cnt_reg[3]_i_2__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_converge_cnt_reg[3]_i_2__2\,
      CO(2) => \n_1_converge_cnt_reg[3]_i_2__2\,
      CO(1) => \n_2_converge_cnt_reg[3]_i_2__2\,
      CO(0) => \n_3_converge_cnt_reg[3]_i_2__2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \n_0_converge_cnt_reg[0]\,
      O(3) => \n_4_converge_cnt_reg[3]_i_2__2\,
      O(2) => \n_5_converge_cnt_reg[3]_i_2__2\,
      O(1) => \n_6_converge_cnt_reg[3]_i_2__2\,
      O(0) => \n_7_converge_cnt_reg[3]_i_2__2\,
      S(3) => \n_0_converge_cnt[3]_i_3__2\,
      S(2) => \n_0_converge_cnt[3]_i_4__2\,
      S(1) => \n_0_converge_cnt[3]_i_5__2\,
      S(0) => \n_0_converge_cnt[3]_i_6__2\
    );
\converge_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(4),
      Q => \n_0_converge_cnt_reg[4]\,
      R => clear
    );
\converge_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(5),
      Q => \n_0_converge_cnt_reg[5]\,
      R => clear
    );
\converge_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(6),
      Q => \n_0_converge_cnt_reg[6]\,
      R => clear
    );
\converge_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(7),
      Q => \n_0_converge_cnt_reg[7]\,
      R => clear
    );
\converge_cnt_reg[7]_i_2__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_converge_cnt_reg[3]_i_2__2\,
      CO(3) => \n_0_converge_cnt_reg[7]_i_2__2\,
      CO(2) => \n_1_converge_cnt_reg[7]_i_2__2\,
      CO(1) => \n_2_converge_cnt_reg[7]_i_2__2\,
      CO(0) => \n_3_converge_cnt_reg[7]_i_2__2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_converge_cnt_reg[7]_i_2__2\,
      O(2) => \n_5_converge_cnt_reg[7]_i_2__2\,
      O(1) => \n_6_converge_cnt_reg[7]_i_2__2\,
      O(0) => \n_7_converge_cnt_reg[7]_i_2__2\,
      S(3) => \n_0_converge_cnt[7]_i_3__2\,
      S(2) => \n_0_converge_cnt[7]_i_4__2\,
      S(1) => \n_0_converge_cnt[7]_i_5__2\,
      S(0) => \n_0_converge_cnt[7]_i_6__2\
    );
\converge_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(8),
      Q => \n_0_converge_cnt_reg[8]\,
      R => clear
    );
\converge_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \p_1_in__0\(9),
      Q => \n_0_converge_cnt_reg[9]\,
      R => clear
    );
\fs_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I15(0),
      Q => fs_reg1(0),
      R => clear
    );
\fs_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I15(1),
      Q => fs_reg1(1),
      R => clear
    );
\fs_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I15(2),
      Q => fs_reg1(2),
      R => clear
    );
\fs_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I15(3),
      Q => fs_reg1(3),
      R => clear
    );
\fs_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I15(4),
      Q => fs_reg1(4),
      R => clear
    );
\fs_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I15(5),
      Q => fs_reg1(5),
      R => clear
    );
\fs_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => fs_reg1(0),
      Q => fs_reg2(0),
      R => clear
    );
\fs_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => fs_reg1(1),
      Q => fs_reg2(1),
      R => clear
    );
\fs_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => fs_reg1(2),
      Q => fs_reg2(2),
      R => clear
    );
\fs_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => fs_reg1(3),
      Q => fs_reg2(3),
      R => clear
    );
\fs_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => fs_reg1(4),
      Q => fs_reg2(4),
      R => clear
    );
\fs_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => fs_reg1(5),
      Q => fs_reg2(5),
      R => clear
    );
\lf_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I16(0),
      Q => lf_reg1(0),
      R => clear
    );
\lf_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I16(1),
      Q => lf_reg1(1),
      R => clear
    );
\lf_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I16(2),
      Q => lf_reg1(2),
      R => clear
    );
\lf_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I16(3),
      Q => lf_reg1(3),
      R => clear
    );
\lf_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I16(4),
      Q => lf_reg1(4),
      R => clear
    );
\lf_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I16(5),
      Q => lf_reg1(5),
      R => clear
    );
\lf_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => lf_reg1(0),
      Q => lf_reg2(0),
      R => clear
    );
\lf_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => lf_reg1(1),
      Q => lf_reg2(1),
      R => clear
    );
\lf_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => lf_reg1(2),
      Q => lf_reg2(2),
      R => clear
    );
\lf_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => lf_reg1(3),
      Q => lf_reg2(3),
      R => clear
    );
\lf_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => lf_reg1(4),
      Q => lf_reg2(4),
      R => clear
    );
\lf_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => lf_reg1(5),
      Q => lf_reg2(5),
      R => clear
    );
\new_txcoeff_done_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
    port map (
      I0 => new_txcoeff_req_reg2,
      I1 => fsm_reg(1),
      I2 => fsm_reg(0),
      I3 => fsm_reg(2),
      I4 => fsm_reg(3),
      O => \n_0_new_txcoeff_done_i_1__2\
    );
new_txcoeff_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_new_txcoeff_done_i_1__2\,
      Q => rxeqscan_new_txcoeff_done,
      R => clear
    );
new_txcoeff_req_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_new_txcoeff_req,
      Q => new_txcoeff_req_reg1,
      R => clear
    );
new_txcoeff_req_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => new_txcoeff_req_reg1,
      Q => new_txcoeff_req_reg2,
      R => clear
    );
\preset_done_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01020002"
    )
    port map (
      I0 => fsm_reg(1),
      I1 => fsm_reg(3),
      I2 => fsm_reg(2),
      I3 => fsm_reg(0),
      I4 => preset_valid_reg2,
      O => \n_0_preset_done_i_1__2\
    );
preset_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_preset_done_i_1__2\,
      Q => rxeqscan_preset_done,
      R => clear
    );
\preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I12(0),
      Q => preset_reg1(0),
      R => clear
    );
\preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I12(1),
      Q => preset_reg1(1),
      R => clear
    );
\preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I12(2),
      Q => preset_reg1(2),
      R => clear
    );
\preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => preset_reg1(0),
      Q => preset_reg2(0),
      R => clear
    );
\preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => preset_reg1(1),
      Q => preset_reg2(1),
      R => clear
    );
\preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => preset_reg1(2),
      Q => preset_reg2(2),
      R => clear
    );
preset_valid_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_preset_valid,
      Q => preset_valid_reg1,
      R => clear
    );
preset_valid_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => preset_valid_reg1,
      Q => preset_valid_reg2,
      R => clear
    );
\rxeq_adapt_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => \n_0_rxeq_adapt_done_reg_i_3__2\,
      I1 => rxeqscan_new_txcoeff_done,
      I2 => rxeq_adapt_done,
      I3 => USER_RXEQ_ADAPT_DONE,
      O => O3
    );
\rxeq_adapt_done_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE02"
    )
    port map (
      I0 => I1,
      I1 => \n_0_rxeq_adapt_done_reg_i_2__2\,
      I2 => I2,
      I3 => \n_0_rxeq_adapt_done_reg_i_3__2\,
      I4 => clear,
      O => O1
    );
\rxeq_adapt_done_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAABAEEEEAABA"
    )
    port map (
      I0 => I6,
      I1 => I7,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => Q(3),
      I5 => rxeqscan_new_txcoeff_done,
      O => \n_0_rxeq_adapt_done_reg_i_2__2\
    );
\rxeq_adapt_done_reg_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004440"
    )
    port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => I1,
      I3 => rxeqscan_adapt_done,
      I4 => I11,
      I5 => I10,
      O => \n_0_rxeq_adapt_done_reg_i_3__2\
    );
\rxeq_new_txcoeff_req_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => rxeqscan_new_txcoeff_done,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => I10,
      O => O2
    );
\txcoeff_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I14(0),
      Q => txcoeff_reg1(0),
      R => clear
    );
\txcoeff_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I14(10),
      Q => txcoeff_reg1(10),
      R => clear
    );
\txcoeff_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I14(11),
      Q => txcoeff_reg1(11),
      R => clear
    );
\txcoeff_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I14(12),
      Q => txcoeff_reg1(12),
      R => clear
    );
\txcoeff_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I14(13),
      Q => txcoeff_reg1(13),
      R => clear
    );
\txcoeff_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I14(14),
      Q => txcoeff_reg1(14),
      R => clear
    );
\txcoeff_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I14(15),
      Q => txcoeff_reg1(15),
      R => clear
    );
\txcoeff_reg1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I14(16),
      Q => txcoeff_reg1(16),
      R => clear
    );
\txcoeff_reg1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I14(17),
      Q => txcoeff_reg1(17),
      R => clear
    );
\txcoeff_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I14(1),
      Q => txcoeff_reg1(1),
      R => clear
    );
\txcoeff_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I14(2),
      Q => txcoeff_reg1(2),
      R => clear
    );
\txcoeff_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I14(3),
      Q => txcoeff_reg1(3),
      R => clear
    );
\txcoeff_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I14(4),
      Q => txcoeff_reg1(4),
      R => clear
    );
\txcoeff_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I14(5),
      Q => txcoeff_reg1(5),
      R => clear
    );
\txcoeff_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I14(6),
      Q => txcoeff_reg1(6),
      R => clear
    );
\txcoeff_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I14(7),
      Q => txcoeff_reg1(7),
      R => clear
    );
\txcoeff_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I14(8),
      Q => txcoeff_reg1(8),
      R => clear
    );
\txcoeff_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I14(9),
      Q => txcoeff_reg1(9),
      R => clear
    );
\txcoeff_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txcoeff_reg1(0),
      Q => txcoeff_reg2(0),
      R => clear
    );
\txcoeff_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txcoeff_reg1(10),
      Q => txcoeff_reg2(10),
      R => clear
    );
\txcoeff_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txcoeff_reg1(11),
      Q => txcoeff_reg2(11),
      R => clear
    );
\txcoeff_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txcoeff_reg1(12),
      Q => txcoeff_reg2(12),
      R => clear
    );
\txcoeff_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txcoeff_reg1(13),
      Q => txcoeff_reg2(13),
      R => clear
    );
\txcoeff_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txcoeff_reg1(14),
      Q => txcoeff_reg2(14),
      R => clear
    );
\txcoeff_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txcoeff_reg1(15),
      Q => txcoeff_reg2(15),
      R => clear
    );
\txcoeff_reg2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txcoeff_reg1(16),
      Q => txcoeff_reg2(16),
      R => clear
    );
\txcoeff_reg2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txcoeff_reg1(17),
      Q => txcoeff_reg2(17),
      R => clear
    );
\txcoeff_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txcoeff_reg1(1),
      Q => txcoeff_reg2(1),
      R => clear
    );
\txcoeff_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txcoeff_reg1(2),
      Q => txcoeff_reg2(2),
      R => clear
    );
\txcoeff_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txcoeff_reg1(3),
      Q => txcoeff_reg2(3),
      R => clear
    );
\txcoeff_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txcoeff_reg1(4),
      Q => txcoeff_reg2(4),
      R => clear
    );
\txcoeff_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txcoeff_reg1(5),
      Q => txcoeff_reg2(5),
      R => clear
    );
\txcoeff_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txcoeff_reg1(6),
      Q => txcoeff_reg2(6),
      R => clear
    );
\txcoeff_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txcoeff_reg1(7),
      Q => txcoeff_reg2(7),
      R => clear
    );
\txcoeff_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txcoeff_reg1(8),
      Q => txcoeff_reg2(8),
      R => clear
    );
\txcoeff_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txcoeff_reg1(9),
      Q => txcoeff_reg2(9),
      R => clear
    );
\txpreset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I13(0),
      Q => txpreset_reg1(0),
      R => clear
    );
\txpreset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I13(1),
      Q => txpreset_reg1(1),
      R => clear
    );
\txpreset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I13(2),
      Q => txpreset_reg1(2),
      R => clear
    );
\txpreset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => I13(3),
      Q => txpreset_reg1(3),
      R => clear
    );
\txpreset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txpreset_reg1(0),
      Q => txpreset_reg2(0),
      R => clear
    );
\txpreset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txpreset_reg1(1),
      Q => txpreset_reg2(1),
      R => clear
    );
\txpreset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txpreset_reg1(2),
      Q => txpreset_reg2(2),
      R => clear
    );
\txpreset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txpreset_reg1(3),
      Q => txpreset_reg2(3),
      R => clear
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_axi_basic_rx is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    m_axis_rx_tlast : out STD_LOGIC;
    O3 : out STD_LOGIC;
    m_axis_rx_tuser : out STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_rx_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    trn_rsrc_dsc : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rsrc_rdy_filtered10_out : in STD_LOGIC;
    trn_rrem : in STD_LOGIC_VECTOR ( 0 to 0 );
    trn_reof : in STD_LOGIC;
    trn_rsof : in STD_LOGIC;
    trn_recrc_err : in STD_LOGIC;
    trn_rerrfwd : in STD_LOGIC;
    I2 : in STD_LOGIC;
    m_axis_rx_tready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end v7_pciev7_pcie_axi_basic_rx;

architecture STRUCTURE of v7_pciev7_pcie_axi_basic_rx is
  signal \^q\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal cur_state : STD_LOGIC;
  signal n_11_rx_null_gen_inst : STD_LOGIC;
  signal n_12_rx_null_gen_inst : STD_LOGIC;
  signal n_13_rx_null_gen_inst : STD_LOGIC;
  signal n_1_rx_null_gen_inst : STD_LOGIC;
  signal n_7_rx_null_gen_inst : STD_LOGIC;
  signal n_8_rx_null_gen_inst : STD_LOGIC;
  signal n_92_rx_pipeline_inst : STD_LOGIC;
  signal n_93_rx_pipeline_inst : STD_LOGIC;
  signal n_9_rx_null_gen_inst : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal null_mux_sel : STD_LOGIC;
  signal null_rdst_rdy : STD_LOGIC;
  signal payload_len : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal pkt_done : STD_LOGIC;
  signal pkt_len_counter : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  Q(63 downto 0) <= \^q\(63 downto 0);
rx_null_gen_inst: entity work.v7_pciev7_pcie_axi_basic_rx_null_gen
    port map (
      CLK => CLK,
      CO(0) => pkt_done,
      O1 => n_1_rx_null_gen_inst,
      O2(3) => pkt_len_counter(11),
      O2(2 downto 0) => pkt_len_counter(2 downto 0),
      O3 => n_7_rx_null_gen_inst,
      O4 => n_8_rx_null_gen_inst,
      O5 => n_9_rx_null_gen_inst,
      O6(0) => null_rdst_rdy,
      O7 => n_11_rx_null_gen_inst,
      O8 => n_13_rx_null_gen_inst,
      Q(4 downto 3) => \^q\(30 downto 29),
      Q(2) => \^q\(15),
      Q(1 downto 0) => \^q\(1 downto 0),
      SR(0) => SR(0),
      cur_state => cur_state,
      m_axis_rx_tready => m_axis_rx_tready,
      new_pkt_len(0) => n_12_rx_null_gen_inst,
      next_state => next_state,
      null_mux_sel => null_mux_sel,
      packet_overhead(1) => n_92_rx_pipeline_inst,
      packet_overhead(0) => n_93_rx_pipeline_inst,
      payload_len(7 downto 0) => payload_len(9 downto 2)
    );
rx_pipeline_inst: entity work.v7_pciev7_pcie_axi_basic_rx_pipeline
    port map (
      CLK => CLK,
      CO(0) => pkt_done,
      D(6 downto 0) => D(6 downto 0),
      I1 => n_7_rx_null_gen_inst,
      I10(63 downto 0) => I10(63 downto 0),
      I2 => I2,
      I3(3) => pkt_len_counter(11),
      I3(2 downto 0) => pkt_len_counter(2 downto 0),
      I4 => n_13_rx_null_gen_inst,
      I5 => n_9_rx_null_gen_inst,
      I6 => n_8_rx_null_gen_inst,
      I7 => n_1_rx_null_gen_inst,
      I8 => n_11_rx_null_gen_inst,
      O1 => E(0),
      O2 => O1,
      O3 => O3,
      O6(0) => null_rdst_rdy,
      Q(63 downto 0) => \^q\(63 downto 0),
      SR(0) => SR(0),
      cur_state => cur_state,
      m_axis_rx_tkeep(7 downto 0) => m_axis_rx_tkeep(7 downto 0),
      m_axis_rx_tlast => m_axis_rx_tlast,
      m_axis_rx_tready => m_axis_rx_tready,
      m_axis_rx_tuser(13 downto 0) => m_axis_rx_tuser(13 downto 0),
      new_pkt_len(0) => n_12_rx_null_gen_inst,
      next_state => next_state,
      null_mux_sel => null_mux_sel,
      packet_overhead(1) => n_92_rx_pipeline_inst,
      packet_overhead(0) => n_93_rx_pipeline_inst,
      payload_len(7 downto 0) => payload_len(9 downto 2),
      rsrc_rdy_filtered10_out => rsrc_rdy_filtered10_out,
      trn_recrc_err => trn_recrc_err,
      trn_reof => trn_reof,
      trn_rerrfwd => trn_rerrfwd,
      trn_rrem(0) => trn_rrem(0),
      trn_rsof => trn_rsof,
      trn_rsrc_dsc => trn_rsrc_dsc
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_axi_basic_tx is
  port (
    trn_teof : out STD_LOGIC;
    trn_tsrc_rdy : out STD_LOGIC;
    trn_trem : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    trn_tcfg_gnt : out STD_LOGIC;
    cfg_pm_turnoff_ok_n : out STD_LOGIC;
    trn_tsof : out STD_LOGIC;
    O10 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tx_tlast : in STD_LOGIC;
    CLK : in STD_LOGIC;
    s_axis_tx_tvalid : in STD_LOGIC;
    s_axis_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_cfg_gnt : in STD_LOGIC;
    trn_tdst_rdy : in STD_LOGIC;
    I1 : in STD_LOGIC;
    cfg_turnoff_ok : in STD_LOGIC;
    tbuf_av_min_trig : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    trn_tbuf_av : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    s_axis_tx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tx_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I9 : in STD_LOGIC;
    cfg_pcie_link_state : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_to_turnoff : in STD_LOGIC
  );
end v7_pciev7_pcie_axi_basic_tx;

architecture STRUCTURE of v7_pciev7_pcie_axi_basic_tx is
  signal n_3_tx_pipeline_inst : STD_LOGIC;
  signal n_4_tx_pipeline_inst : STD_LOGIC;
  signal \n_5_xhdl12.tx_thrl_ctl_inst\ : STD_LOGIC;
  signal \n_7_xhdl12.tx_thrl_ctl_inst\ : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
begin
tx_pipeline_inst: entity work.v7_pciev7_pcie_axi_basic_tx_pipeline
    port map (
      CLK => CLK,
      I1 => \n_7_xhdl12.tx_thrl_ctl_inst\,
      I2 => \n_5_xhdl12.tx_thrl_ctl_inst\,
      I6 => I6,
      O1 => n_3_tx_pipeline_inst,
      O10(63 downto 0) => O10(63 downto 0),
      O11(3 downto 0) => O11(3 downto 0),
      O2 => n_4_tx_pipeline_inst,
      SR(0) => SR(0),
      p_5_out => p_5_out,
      s_axis_tx_tdata(63 downto 0) => s_axis_tx_tdata(63 downto 0),
      s_axis_tx_tkeep(0) => s_axis_tx_tkeep(0),
      s_axis_tx_tlast => s_axis_tx_tlast,
      s_axis_tx_tuser(3 downto 0) => s_axis_tx_tuser(3 downto 0),
      s_axis_tx_tvalid => s_axis_tx_tvalid,
      trn_tdst_rdy => trn_tdst_rdy,
      trn_teof => trn_teof,
      trn_trem(0) => trn_trem(0),
      trn_tsof => trn_tsof,
      trn_tsrc_rdy => trn_tsrc_rdy
    );
\xhdl12.tx_thrl_ctl_inst\: entity work.v7_pciev7_pcie_axi_basic_tx_thrtl_ctl
    port map (
      CLK => CLK,
      I1 => I1,
      I10 => I9,
      I2 => n_3_tx_pipeline_inst,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => n_4_tx_pipeline_inst,
      O1 => O1,
      O12(2 downto 0) => O12(2 downto 0),
      O2 => O2,
      O3 => \n_5_xhdl12.tx_thrl_ctl_inst\,
      O4 => O4,
      O5 => \n_7_xhdl12.tx_thrl_ctl_inst\,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      cfg_pcie_link_state(2 downto 0) => cfg_pcie_link_state(2 downto 0),
      cfg_pm_turnoff_ok_n => cfg_pm_turnoff_ok_n,
      cfg_to_turnoff => cfg_to_turnoff,
      cfg_turnoff_ok => cfg_turnoff_ok,
      p_5_out => p_5_out,
      s_axis_tx_tdata(3 downto 2) => s_axis_tx_tdata(30 downto 29),
      s_axis_tx_tdata(1) => s_axis_tx_tdata(15),
      s_axis_tx_tdata(0) => s_axis_tx_tdata(0),
      s_axis_tx_tlast => s_axis_tx_tlast,
      s_axis_tx_tuser(0) => s_axis_tx_tuser(0),
      s_axis_tx_tvalid => s_axis_tx_tvalid,
      tbuf_av_min_trig => tbuf_av_min_trig,
      trn_tbuf_av(5 downto 0) => trn_tbuf_av(5 downto 0),
      trn_tcfg_gnt => trn_tcfg_gnt,
      trn_tdst_rdy => trn_tdst_rdy,
      tx_cfg_gnt => tx_cfg_gnt
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_gt_common is
  port (
    QPLL_QPLLLOCK : out STD_LOGIC;
    QPLL_QPLLOUTCLK : out STD_LOGIC;
    QPLL_QPLLOUTREFCLK : out STD_LOGIC;
    QPLL_DRP_DONE : out STD_LOGIC;
    I1 : in STD_LOGIC;
    sys_clk : in STD_LOGIC;
    clear : in STD_LOGIC;
    RST_DCLK_RESET : in STD_LOGIC;
    QPLL_DRP_START : in STD_LOGIC;
    QPLL_DRP_OVRD : in STD_LOGIC
  );
end v7_pciev7_pcie_gt_common;

architecture STRUCTURE of v7_pciev7_pcie_gt_common is
  signal \^qpll_qplllock\ : STD_LOGIC;
  signal qpll_drp_addr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal qpll_drp_di : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal qpll_drp_do : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal qpll_drp_en : STD_LOGIC;
  signal qpll_drp_rdy : STD_LOGIC;
  signal qpll_drp_we : STD_LOGIC;
begin
  QPLL_QPLLLOCK <= \^qpll_qplllock\;
qpll_drp_i: entity work.v7_pciev7_pcie_qpll_drp
    port map (
      D(15 downto 0) => qpll_drp_do(15 downto 0),
      I1 => I1,
      O1(15 downto 0) => qpll_drp_di(15 downto 0),
      Q(6) => qpll_drp_addr(7),
      Q(5 downto 0) => qpll_drp_addr(5 downto 0),
      QPLL_DRP_DONE => QPLL_DRP_DONE,
      QPLL_DRP_OVRD => QPLL_DRP_OVRD,
      QPLL_DRP_START => QPLL_DRP_START,
      QPLL_QPLLLOCK => \^qpll_qplllock\,
      RST_DCLK_RESET => RST_DCLK_RESET,
      qpll_drp_en => qpll_drp_en,
      qpll_drp_rdy => qpll_drp_rdy,
      qpll_drp_we => qpll_drp_we
    );
qpll_wrapper_i: entity work.v7_pciev7_pcie_qpll_wrapper
    port map (
      D(15 downto 0) => qpll_drp_do(15 downto 0),
      I1 => I1,
      O1(15 downto 0) => qpll_drp_di(15 downto 0),
      Q(6) => qpll_drp_addr(7),
      Q(5 downto 0) => qpll_drp_addr(5 downto 0),
      QPLL_QPLLLOCK => \^qpll_qplllock\,
      QPLL_QPLLOUTCLK => QPLL_QPLLOUTCLK,
      QPLL_QPLLOUTREFCLK => QPLL_QPLLOUTREFCLK,
      clear => clear,
      qpll_drp_en => qpll_drp_en,
      qpll_drp_rdy => qpll_drp_rdy,
      qpll_drp_we => qpll_drp_we,
      sys_clk => sys_clk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pcie_bram_7x is
  port (
    O1 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    MIMRXWEN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    MIMRXREN : in STD_LOGIC;
    MIMRXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMRXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end v7_pciev7_pcie_pcie_bram_7x;

architecture STRUCTURE of v7_pciev7_pcie_pcie_bram_7x is
begin
\use_tdp.ramb36\: entity work.v7_pcieunimacro_BRAM_TDP_MACRO_6
    port map (
      CLK => CLK,
      I1(17 downto 0) => I1(17 downto 0),
      MIMRXRADDR(10 downto 0) => MIMRXRADDR(10 downto 0),
      MIMRXREN => MIMRXREN,
      MIMRXWADDR(10 downto 0) => MIMRXWADDR(10 downto 0),
      MIMRXWEN => MIMRXWEN,
      O1(17 downto 0) => O1(17 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pcie_bram_7x_1 is
  port (
    O1 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    MIMRXWEN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    MIMRXREN : in STD_LOGIC;
    MIMRXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMRXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_pcie_bram_7x_1 : entity is "v7_pcie_pcie_bram_7x";
end v7_pciev7_pcie_pcie_bram_7x_1;

architecture STRUCTURE of v7_pciev7_pcie_pcie_bram_7x_1 is
begin
\use_tdp.ramb36\: entity work.v7_pcieunimacro_BRAM_TDP_MACRO_5
    port map (
      CLK => CLK,
      I1(17 downto 0) => I1(17 downto 0),
      MIMRXRADDR(10 downto 0) => MIMRXRADDR(10 downto 0),
      MIMRXREN => MIMRXREN,
      MIMRXWADDR(10 downto 0) => MIMRXWADDR(10 downto 0),
      MIMRXWEN => MIMRXWEN,
      O1(17 downto 0) => O1(17 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pcie_bram_7x_10 is
  port (
    rdata : out STD_LOGIC_VECTOR ( 14 downto 0 );
    MIMTXWEN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    MIMTXREN : in STD_LOGIC;
    MIMTXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMTXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_pcie_bram_7x_10 : entity is "v7_pcie_pcie_bram_7x";
end v7_pciev7_pcie_pcie_bram_7x_10;

architecture STRUCTURE of v7_pciev7_pcie_pcie_bram_7x_10 is
begin
\use_tdp.ramb36\: entity work.v7_pcieunimacro_BRAM_TDP_MACRO_11
    port map (
      CLK => CLK,
      MIMTXRADDR(10 downto 0) => MIMTXRADDR(10 downto 0),
      MIMTXREN => MIMTXREN,
      MIMTXWADDR(10 downto 0) => MIMTXWADDR(10 downto 0),
      MIMTXWEN => MIMTXWEN,
      rdata(14 downto 0) => rdata(14 downto 0),
      wdata(14 downto 0) => wdata(14 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pcie_bram_7x_2 is
  port (
    O1 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    MIMRXWEN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    MIMRXREN : in STD_LOGIC;
    MIMRXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMRXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_pcie_bram_7x_2 : entity is "v7_pcie_pcie_bram_7x";
end v7_pciev7_pcie_pcie_bram_7x_2;

architecture STRUCTURE of v7_pciev7_pcie_pcie_bram_7x_2 is
begin
\use_tdp.ramb36\: entity work.v7_pcieunimacro_BRAM_TDP_MACRO_4
    port map (
      CLK => CLK,
      I1(17 downto 0) => I1(17 downto 0),
      MIMRXRADDR(10 downto 0) => MIMRXRADDR(10 downto 0),
      MIMRXREN => MIMRXREN,
      MIMRXWADDR(10 downto 0) => MIMRXWADDR(10 downto 0),
      MIMRXWEN => MIMRXWEN,
      O1(17 downto 0) => O1(17 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pcie_bram_7x_3 is
  port (
    O1 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    MIMRXWEN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    MIMRXREN : in STD_LOGIC;
    MIMRXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMRXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_pcie_bram_7x_3 : entity is "v7_pcie_pcie_bram_7x";
end v7_pciev7_pcie_pcie_bram_7x_3;

architecture STRUCTURE of v7_pciev7_pcie_pcie_bram_7x_3 is
begin
\use_tdp.ramb36\: entity work.v7_pcieunimacro_BRAM_TDP_MACRO
    port map (
      CLK => CLK,
      I1(13 downto 0) => I1(13 downto 0),
      MIMRXRADDR(10 downto 0) => MIMRXRADDR(10 downto 0),
      MIMRXREN => MIMRXREN,
      MIMRXWADDR(10 downto 0) => MIMRXWADDR(10 downto 0),
      MIMRXWEN => MIMRXWEN,
      O1(13 downto 0) => O1(13 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pcie_bram_7x_7 is
  port (
    rdata : out STD_LOGIC_VECTOR ( 17 downto 0 );
    MIMTXWEN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    MIMTXREN : in STD_LOGIC;
    MIMTXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMTXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_pcie_bram_7x_7 : entity is "v7_pcie_pcie_bram_7x";
end v7_pciev7_pcie_pcie_bram_7x_7;

architecture STRUCTURE of v7_pciev7_pcie_pcie_bram_7x_7 is
begin
\use_tdp.ramb36\: entity work.v7_pcieunimacro_BRAM_TDP_MACRO_14
    port map (
      CLK => CLK,
      MIMTXRADDR(10 downto 0) => MIMTXRADDR(10 downto 0),
      MIMTXREN => MIMTXREN,
      MIMTXWADDR(10 downto 0) => MIMTXWADDR(10 downto 0),
      MIMTXWEN => MIMTXWEN,
      rdata(17 downto 0) => rdata(17 downto 0),
      wdata(17 downto 0) => wdata(17 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pcie_bram_7x_8 is
  port (
    rdata : out STD_LOGIC_VECTOR ( 17 downto 0 );
    MIMTXWEN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    MIMTXREN : in STD_LOGIC;
    MIMTXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMTXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_pcie_bram_7x_8 : entity is "v7_pcie_pcie_bram_7x";
end v7_pciev7_pcie_pcie_bram_7x_8;

architecture STRUCTURE of v7_pciev7_pcie_pcie_bram_7x_8 is
begin
\use_tdp.ramb36\: entity work.v7_pcieunimacro_BRAM_TDP_MACRO_13
    port map (
      CLK => CLK,
      MIMTXRADDR(10 downto 0) => MIMTXRADDR(10 downto 0),
      MIMTXREN => MIMTXREN,
      MIMTXWADDR(10 downto 0) => MIMTXWADDR(10 downto 0),
      MIMTXWEN => MIMTXWEN,
      rdata(17 downto 0) => rdata(17 downto 0),
      wdata(17 downto 0) => wdata(17 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pcie_bram_7x_9 is
  port (
    rdata : out STD_LOGIC_VECTOR ( 17 downto 0 );
    MIMTXWEN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    MIMTXREN : in STD_LOGIC;
    MIMTXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMTXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_pcie_bram_7x_9 : entity is "v7_pcie_pcie_bram_7x";
end v7_pciev7_pcie_pcie_bram_7x_9;

architecture STRUCTURE of v7_pciev7_pcie_pcie_bram_7x_9 is
begin
\use_tdp.ramb36\: entity work.v7_pcieunimacro_BRAM_TDP_MACRO_12
    port map (
      CLK => CLK,
      MIMTXRADDR(10 downto 0) => MIMTXRADDR(10 downto 0),
      MIMTXREN => MIMTXREN,
      MIMTXWADDR(10 downto 0) => MIMTXWADDR(10 downto 0),
      MIMTXWEN => MIMTXWEN,
      rdata(17 downto 0) => rdata(17 downto 0),
      wdata(17 downto 0) => wdata(17 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pipe_eq is
  port (
    TXPRECURSOR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    TXMAINCURSOR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    TXPOSTCURSOR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    USER_RXEQ_ADAPT_DONE : out STD_LOGIC;
    clear : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
end v7_pciev7_pcie_pipe_eq;

architecture STRUCTURE of v7_pciev7_pcie_pipe_eq is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^user_rxeq_adapt_done\ : STD_LOGIC;
  signal data2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gen3_reg1 : STD_LOGIC;
  signal gen3_reg2 : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[5]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_3__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_4__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_5__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_6__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_7__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_8__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[5]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_3__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_4__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_5__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[6]\ : STD_LOGIC;
  signal \n_0_rxeq_adapt_done_reg_i_4__2\ : STD_LOGIC;
  signal \n_0_rxeq_adapt_done_reg_i_5__2\ : STD_LOGIC;
  signal n_0_rxeq_adapt_done_reg_reg : STD_LOGIC;
  signal \n_0_rxeq_cnt[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_cnt[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_rxeq_cnt[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_cnt[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_cnt[2]_i_2__2\ : STD_LOGIC;
  signal \n_0_rxeq_fs[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_fs[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_fs[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_fs[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_fs[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_fs[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_fs[5]_i_2__2\ : STD_LOGIC;
  signal \n_0_rxeq_fs[5]_i_3__2\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[0]\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[1]\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[2]\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[3]\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[4]\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[5]\ : STD_LOGIC;
  signal \n_0_rxeq_lf[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_lf[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_lf[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_lf[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_lf[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_2__2\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_3__2\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_4__2\ : STD_LOGIC;
  signal \n_0_rxeq_new_txcoeff_req_i_2__2\ : STD_LOGIC;
  signal \n_0_rxeq_preset[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_preset[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_preset[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_preset[2]_i_2__2\ : STD_LOGIC;
  signal \n_0_rxeq_preset[2]_i_3__2\ : STD_LOGIC;
  signal \n_0_rxeq_preset[2]_i_4\ : STD_LOGIC;
  signal \n_0_rxeq_preset_valid_i_1__2\ : STD_LOGIC;
  signal n_0_rxeq_scan_i : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[10]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[11]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[13]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[14]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[15]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[16]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[17]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[9]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[3]_i_3__2\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[3]_i_4__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[10]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[11]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[13]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[14]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[15]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[16]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[17]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[17]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[9]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset_done_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset_done_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[10]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[10]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[11]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[11]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[12]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[13]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[13]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[14]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[14]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[15]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[15]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[16]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[16]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[17]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[17]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_3__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_4__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_5__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_6__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[2]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[4]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[5]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[6]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[7]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[8]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[9]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[9]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[0]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[10]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[11]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[12]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[14]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[15]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[16]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[17]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[18]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[1]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[2]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[3]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[4]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[5]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[7]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[8]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[9]\ : STD_LOGIC;
  signal n_1_rxeq_scan_i : STD_LOGIC;
  signal n_2_rxeq_scan_i : STD_LOGIC;
  signal n_3_rxeq_scan_i : STD_LOGIC;
  signal n_4_rxeq_scan_i : STD_LOGIC;
  signal n_5_rxeq_scan_i : STD_LOGIC;
  signal rxeq_adapt_done : STD_LOGIC;
  signal rxeq_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_control_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxeq_control_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxeq_lf : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_lffs_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_lffs_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_new_txcoeff_req : STD_LOGIC;
  signal rxeq_preset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_reg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_reg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_valid : STD_LOGIC;
  signal rxeq_txcoeff : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal rxeq_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_txpreset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_txpreset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_user_en_reg1 : STD_LOGIC;
  signal rxeq_user_en_reg2 : STD_LOGIC;
  signal rxeq_user_mode_reg1 : STD_LOGIC;
  signal rxeq_user_mode_reg2 : STD_LOGIC;
  signal rxeq_user_txcoeff_reg1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal rxeq_user_txcoeff_reg2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txeq_control_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txeq_control_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txeq_deemph_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal txeq_deemph_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal txeq_preset : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txeq_preset_done : STD_LOGIC;
  signal txeq_preset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txeq_preset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txeq_txcoeff : STD_LOGIC_VECTOR ( 13 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm_rx[3]_i_2__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm_rx[5]_i_2__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm_tx[6]_i_4__2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm_tx[6]_i_5__2\ : label is "soft_lutpair10";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of gen3_reg1_reg : label is true;
  attribute ASYNC_REG of gen3_reg2_reg : label is true;
  attribute SOFT_HLUTNM of \rxeq_adapt_done_reg_i_4__2\ : label is "soft_lutpair16";
  attribute ASYNC_REG of \rxeq_control_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_control_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_control_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_control_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[4]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[5]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[4]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[5]\ : label is true;
  attribute SOFT_HLUTNM of \rxeq_preset[2]_i_3__2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rxeq_preset[2]_i_4\ : label is "soft_lutpair6";
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[2]\ : label is true;
  attribute SOFT_HLUTNM of \rxeq_txcoeff[0]_i_1__2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[10]_i_1__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[11]_i_1__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[1]_i_1__2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[2]_i_1__2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[3]_i_1__2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[4]_i_1__2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[5]_i_1__2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[6]_i_1__2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[7]_i_1__2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[8]_i_1__2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[9]_i_1__2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rxeq_txpreset[3]_i_4__2\ : label is "soft_lutpair16";
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of rxeq_user_en_reg1_reg : label is true;
  attribute ASYNC_REG of rxeq_user_en_reg2_reg : label is true;
  attribute ASYNC_REG of rxeq_user_mode_reg1_reg : label is true;
  attribute ASYNC_REG of rxeq_user_mode_reg2_reg : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[10]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[11]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[12]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[13]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[14]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[15]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[16]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[17]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[4]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[5]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[6]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[7]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[8]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[9]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[10]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[11]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[12]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[13]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[14]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[15]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[16]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[17]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[4]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[5]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[6]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[7]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[8]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[9]\ : label is true;
  attribute ASYNC_REG of \txeq_control_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_control_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_control_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_control_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[4]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[5]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[4]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[5]\ : label is true;
  attribute SOFT_HLUTNM of \txeq_preset_done_i_1__2\ : label is "soft_lutpair8";
  attribute ASYNC_REG of \txeq_preset_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg2_reg[3]\ : label is true;
  attribute SOFT_HLUTNM of \txeq_txcoeff[18]_i_3__2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \txeq_txcoeff[18]_i_5__2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \txeq_txcoeff[5]_i_2__2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \txeq_txcoeff[6]_i_2__2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \txeq_txcoeff_cnt[1]_i_1__2\ : label is "soft_lutpair7";
begin
  USER_RXEQ_ADAPT_DONE <= \^user_rxeq_adapt_done\;
\FSM_onehot_fsm_rx[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22232226"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx[6]_i_3__2\,
      I1 => \n_0_FSM_onehot_fsm_rx[6]_i_4__2\,
      I2 => rxeq_control_reg2(0),
      I3 => rxeq_control_reg2(1),
      I4 => \n_0_FSM_onehot_fsm_rx[6]_i_5__2\,
      O => \n_0_FSM_onehot_fsm_rx[1]_i_1__2\
    );
\FSM_onehot_fsm_rx[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05000C00"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx[3]_i_2__2\,
      I1 => rxeq_control_reg2(1),
      I2 => \n_0_FSM_onehot_fsm_rx[6]_i_5__2\,
      I3 => \n_0_FSM_onehot_fsm_rx[6]_i_4__2\,
      I4 => \n_0_FSM_onehot_fsm_rx[6]_i_3__2\,
      O => \n_0_FSM_onehot_fsm_rx[3]_i_1__2\
    );
\FSM_onehot_fsm_rx[3]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => rxeq_cnt(2),
      I1 => rxeq_cnt(1),
      I2 => rxeq_cnt(0),
      O => \n_0_FSM_onehot_fsm_rx[3]_i_2__2\
    );
\FSM_onehot_fsm_rx[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F04000000000000"
    )
    port map (
      I0 => rxeq_cnt(2),
      I1 => rxeq_cnt(1),
      I2 => rxeq_cnt(0),
      I3 => \n_0_FSM_onehot_fsm_rx[6]_i_5__2\,
      I4 => \n_0_FSM_onehot_fsm_rx[6]_i_4__2\,
      I5 => \n_0_FSM_onehot_fsm_rx[6]_i_3__2\,
      O => \n_0_FSM_onehot_fsm_rx[4]_i_1__2\
    );
\FSM_onehot_fsm_rx[5]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => rxeq_cnt(2),
      I1 => rxeq_cnt(1),
      I2 => rxeq_cnt(0),
      O => \n_0_FSM_onehot_fsm_rx[5]_i_2__2\
    );
\FSM_onehot_fsm_rx[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rxeq_control_reg2(1),
      I1 => rxeq_control_reg2(0),
      O => \n_0_FSM_onehot_fsm_rx[6]_i_2__2\
    );
\FSM_onehot_fsm_rx[6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[0]\,
      I5 => \n_0_FSM_onehot_fsm_rx[6]_i_6__2\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_3__2\
    );
\FSM_onehot_fsm_rx[6]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010114"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx[6]_i_7__2\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_4__2\
    );
\FSM_onehot_fsm_rx[6]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000016"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_rx[6]_i_8__2\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[0]\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_5__2\
    );
\FSM_onehot_fsm_rx[6]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_6__2\
    );
\FSM_onehot_fsm_rx[6]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[0]\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_7__2\
    );
\FSM_onehot_fsm_rx[6]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_8__2\
    );
\FSM_onehot_fsm_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_fsm_rx_reg[0]\,
      R => clear
    );
\FSM_onehot_fsm_rx_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_rx[1]_i_1__2\,
      Q => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      S => clear
    );
\FSM_onehot_fsm_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => n_3_rxeq_scan_i,
      Q => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      R => clear
    );
\FSM_onehot_fsm_rx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_rx[3]_i_1__2\,
      Q => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      R => clear
    );
\FSM_onehot_fsm_rx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_rx[4]_i_1__2\,
      Q => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      R => clear
    );
\FSM_onehot_fsm_rx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => n_2_rxeq_scan_i,
      Q => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      R => clear
    );
\FSM_onehot_fsm_rx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => n_1_rxeq_scan_i,
      Q => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      R => clear
    );
\FSM_onehot_fsm_tx[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E0F0E0E0E1E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I2 => \n_0_FSM_onehot_fsm_tx[6]_i_3__2\,
      I3 => txeq_control_reg2(0),
      I4 => txeq_control_reg2(1),
      I5 => \n_0_FSM_onehot_fsm_tx[6]_i_4__2\,
      O => \n_0_FSM_onehot_fsm_tx[1]_i_1__2\
    );
\FSM_onehot_fsm_tx[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10BA000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[6]_i_4__2\,
      I1 => txeq_control_reg2(1),
      I2 => txeq_control_reg2(0),
      I3 => txeq_preset_done,
      I4 => \n_0_FSM_onehot_fsm_tx[6]_i_3__2\,
      I5 => \n_0_FSM_onehot_fsm_tx[6]_i_2__2\,
      O => \n_0_FSM_onehot_fsm_tx[2]_i_1__2\
    );
\FSM_onehot_fsm_tx[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222000030330000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[3]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_tx[6]_i_4__2\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_tx[6]_i_3__2\,
      I5 => \n_0_FSM_onehot_fsm_tx[6]_i_2__2\,
      O => \n_0_FSM_onehot_fsm_tx[3]_i_1__2\
    );
\FSM_onehot_fsm_tx[3]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => txeq_control_reg2(1),
      I1 => txeq_control_reg2(0),
      O => \n_0_FSM_onehot_fsm_tx[3]_i_2__2\
    );
\FSM_onehot_fsm_tx[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[6]_i_4__2\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I3 => \n_0_FSM_onehot_fsm_tx[6]_i_3__2\,
      I4 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      O => \n_0_FSM_onehot_fsm_tx[4]_i_1__2\
    );
\FSM_onehot_fsm_tx[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[6]_i_4__2\,
      I1 => txeq_control_reg2(1),
      I2 => txeq_control_reg2(0),
      I3 => \n_0_FSM_onehot_fsm_tx[6]_i_3__2\,
      I4 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      O => \n_0_FSM_onehot_fsm_tx[5]_i_1__2\
    );
\FSM_onehot_fsm_tx[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFF9"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      O => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\
    );
\FSM_onehot_fsm_tx[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE000F00FE000F0"
    )
    port map (
      I0 => txeq_control_reg2(0),
      I1 => txeq_control_reg2(1),
      I2 => \n_0_FSM_onehot_fsm_tx[6]_i_2__2\,
      I3 => \n_0_FSM_onehot_fsm_tx[6]_i_3__2\,
      I4 => \n_0_FSM_onehot_fsm_tx[6]_i_4__2\,
      I5 => txeq_preset_done,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_1__2\
    );
\FSM_onehot_fsm_tx[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_2__2\
    );
\FSM_onehot_fsm_tx[6]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[6]_i_5__2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_3__2\
    );
\FSM_onehot_fsm_tx[6]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0016"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I3 => \n_0_txeq_preset_done_i_2__2\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_4__2\
    );
\FSM_onehot_fsm_tx[6]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_5__2\
    );
\FSM_onehot_fsm_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      R => clear
    );
\FSM_onehot_fsm_tx_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[1]_i_1__2\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      S => clear
    );
\FSM_onehot_fsm_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[2]_i_1__2\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      R => clear
    );
\FSM_onehot_fsm_tx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[3]_i_1__2\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      R => clear
    );
\FSM_onehot_fsm_tx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[4]_i_1__2\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      R => clear
    );
\FSM_onehot_fsm_tx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[5]_i_1__2\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      R => clear
    );
\FSM_onehot_fsm_tx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[6]_i_1__2\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      R => clear
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => gen3_reg1,
      R => clear
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => gen3_reg1,
      Q => gen3_reg2,
      R => clear
    );
\gtp_channel.gtpe2_channel_i_i_25__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[17]\,
      I1 => gen3_reg2,
      O => TXPOSTCURSOR(4)
    );
\gtp_channel.gtpe2_channel_i_i_26__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[16]\,
      I1 => gen3_reg2,
      O => TXPOSTCURSOR(3)
    );
\gtp_channel.gtpe2_channel_i_i_27__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[15]\,
      I1 => gen3_reg2,
      O => TXPOSTCURSOR(2)
    );
\gtp_channel.gtpe2_channel_i_i_28__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[14]\,
      I1 => gen3_reg2,
      O => TXPOSTCURSOR(1)
    );
\gtp_channel.gtpe2_channel_i_i_29__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => txeq_txcoeff(13),
      I1 => gen3_reg2,
      O => TXPOSTCURSOR(0)
    );
\gtp_channel.gtpe2_channel_i_i_30__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[4]\,
      I1 => gen3_reg2,
      O => TXPRECURSOR(4)
    );
\gtp_channel.gtpe2_channel_i_i_31__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[3]\,
      I1 => gen3_reg2,
      O => TXPRECURSOR(3)
    );
\gtp_channel.gtpe2_channel_i_i_32__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[2]\,
      I1 => gen3_reg2,
      O => TXPRECURSOR(2)
    );
\gtp_channel.gtpe2_channel_i_i_33__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[1]\,
      I1 => gen3_reg2,
      O => TXPRECURSOR(1)
    );
\gtp_channel.gtpe2_channel_i_i_34__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[0]\,
      I1 => gen3_reg2,
      O => TXPRECURSOR(0)
    );
\gtp_channel.gtpe2_channel_i_i_35__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[12]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(6)
    );
\gtp_channel.gtpe2_channel_i_i_36__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[11]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(5)
    );
\gtp_channel.gtpe2_channel_i_i_37__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[10]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(4)
    );
\gtp_channel.gtpe2_channel_i_i_38__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[9]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(3)
    );
\gtp_channel.gtpe2_channel_i_i_39__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[8]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(2)
    );
\gtp_channel.gtpe2_channel_i_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[7]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(1)
    );
\gtp_channel.gtpe2_channel_i_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => txeq_txcoeff(6),
      I1 => gen3_reg2,
      O => TXMAINCURSOR(0)
    );
\rxeq_adapt_done_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      O => rxeq_adapt_done
    );
rxeq_adapt_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => n_5_rxeq_scan_i,
      Q => \^user_rxeq_adapt_done\,
      R => clear
    );
\rxeq_adapt_done_reg_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      O => \n_0_rxeq_adapt_done_reg_i_4__2\
    );
\rxeq_adapt_done_reg_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_adapt_done_reg_i_5__2\
    );
rxeq_adapt_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => n_0_rxeq_scan_i,
      Q => n_0_rxeq_adapt_done_reg_reg,
      R => \<const0>\
    );
\rxeq_cnt[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202002800000028"
    )
    port map (
      I0 => \n_0_rxeq_cnt[0]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I3 => rxeq_cnt(0),
      I4 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I5 => rxeq_control_reg2(1),
      O => \n_0_rxeq_cnt[0]_i_1__2\
    );
\rxeq_cnt[0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      O => \n_0_rxeq_cnt[0]_i_2__2\
    );
\rxeq_cnt[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => \n_0_rxeq_cnt[2]_i_2__2\,
      I1 => rxeq_cnt(1),
      I2 => rxeq_cnt(0),
      O => \n_0_rxeq_cnt[1]_i_1__2\
    );
\rxeq_cnt[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
    port map (
      I0 => \n_0_rxeq_cnt[2]_i_2__2\,
      I1 => rxeq_cnt(0),
      I2 => rxeq_cnt(1),
      I3 => rxeq_cnt(2),
      O => \n_0_rxeq_cnt[2]_i_1__2\
    );
\rxeq_cnt[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_cnt[2]_i_2__2\
    );
\rxeq_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_rxeq_cnt[0]_i_1__2\,
      Q => rxeq_cnt(0),
      R => clear
    );
\rxeq_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_rxeq_cnt[1]_i_1__2\,
      Q => rxeq_cnt(1),
      R => clear
    );
\rxeq_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_rxeq_cnt[2]_i_1__2\,
      Q => rxeq_cnt(2),
      R => clear
    );
\rxeq_control_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_control_reg1(0),
      R => clear
    );
\rxeq_control_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_control_reg1(1),
      R => clear
    );
\rxeq_control_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_control_reg1(0),
      Q => rxeq_control_reg2(0),
      R => clear
    );
\rxeq_control_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_control_reg1(1),
      Q => rxeq_control_reg2(1),
      R => clear
    );
\rxeq_fs[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_rxeq_new_txcoeff_req_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => rxeq_lffs_reg2(0),
      O => \n_0_rxeq_fs[0]_i_1__2\
    );
\rxeq_fs[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_rxeq_new_txcoeff_req_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => rxeq_lffs_reg2(1),
      O => \n_0_rxeq_fs[1]_i_1__2\
    );
\rxeq_fs[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_rxeq_new_txcoeff_req_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => rxeq_lffs_reg2(2),
      O => \n_0_rxeq_fs[2]_i_1__2\
    );
\rxeq_fs[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_rxeq_new_txcoeff_req_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => rxeq_lffs_reg2(3),
      O => \n_0_rxeq_fs[3]_i_1__2\
    );
\rxeq_fs[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_rxeq_new_txcoeff_req_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => rxeq_lffs_reg2(4),
      O => \n_0_rxeq_fs[4]_i_1__2\
    );
\rxeq_fs[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I4 => \n_0_rxeq_fs[5]_i_3__2\,
      O => \n_0_rxeq_fs[5]_i_1__2\
    );
\rxeq_fs[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(5),
      I2 => \n_0_rxeq_new_txcoeff_req_i_2__2\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_fs[5]_i_2__2\
    );
\rxeq_fs[5]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE1FFE1E1FFE1E1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_rxeq_txpreset[3]_i_4__2\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I3 => \n_0_rxeq_preset[2]_i_3__2\,
      I4 => rxeq_control_reg2(1),
      I5 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      O => \n_0_rxeq_fs[5]_i_3__2\
    );
\rxeq_fs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_fs[5]_i_1__2\,
      D => \n_0_rxeq_fs[0]_i_1__2\,
      Q => \n_0_rxeq_fs_reg[0]\,
      R => clear
    );
\rxeq_fs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_fs[5]_i_1__2\,
      D => \n_0_rxeq_fs[1]_i_1__2\,
      Q => \n_0_rxeq_fs_reg[1]\,
      R => clear
    );
\rxeq_fs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_fs[5]_i_1__2\,
      D => \n_0_rxeq_fs[2]_i_1__2\,
      Q => \n_0_rxeq_fs_reg[2]\,
      R => clear
    );
\rxeq_fs_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_fs[5]_i_1__2\,
      D => \n_0_rxeq_fs[3]_i_1__2\,
      Q => \n_0_rxeq_fs_reg[3]\,
      R => clear
    );
\rxeq_fs_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_fs[5]_i_1__2\,
      D => \n_0_rxeq_fs[4]_i_1__2\,
      Q => \n_0_rxeq_fs_reg[4]\,
      R => clear
    );
\rxeq_fs_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_fs[5]_i_1__2\,
      D => \n_0_rxeq_fs[5]_i_2__2\,
      Q => \n_0_rxeq_fs_reg[5]\,
      R => clear
    );
\rxeq_lf[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(0),
      I2 => \n_0_rxeq_new_txcoeff_req_i_2__2\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[0]_i_1__2\
    );
\rxeq_lf[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(1),
      I2 => \n_0_rxeq_new_txcoeff_req_i_2__2\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[1]_i_1__2\
    );
\rxeq_lf[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(2),
      I2 => \n_0_rxeq_new_txcoeff_req_i_2__2\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[2]_i_1__2\
    );
\rxeq_lf[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(3),
      I2 => \n_0_rxeq_new_txcoeff_req_i_2__2\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[3]_i_1__2\
    );
\rxeq_lf[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(4),
      I2 => \n_0_rxeq_new_txcoeff_req_i_2__2\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[4]_i_1__2\
    );
\rxeq_lf[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBBFABBBABB"
    )
    port map (
      I0 => \n_0_rxeq_lf[5]_i_3__2\,
      I1 => \n_0_rxeq_preset[2]_i_4\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I3 => \n_0_rxeq_lf[5]_i_4__2\,
      I4 => \n_0_FSM_onehot_fsm_rx[5]_i_2__2\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      O => \n_0_rxeq_lf[5]_i_1__2\
    );
\rxeq_lf[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(5),
      I2 => \n_0_rxeq_new_txcoeff_req_i_2__2\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[5]_i_2__2\
    );
\rxeq_lf[5]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      O => \n_0_rxeq_lf[5]_i_3__2\
    );
\rxeq_lf[5]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      O => \n_0_rxeq_lf[5]_i_4__2\
    );
\rxeq_lf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_lf[5]_i_1__2\,
      D => \n_0_rxeq_lf[0]_i_1__2\,
      Q => rxeq_lf(0),
      R => clear
    );
\rxeq_lf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_lf[5]_i_1__2\,
      D => \n_0_rxeq_lf[1]_i_1__2\,
      Q => rxeq_lf(1),
      R => clear
    );
\rxeq_lf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_lf[5]_i_1__2\,
      D => \n_0_rxeq_lf[2]_i_1__2\,
      Q => rxeq_lf(2),
      R => clear
    );
\rxeq_lf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_lf[5]_i_1__2\,
      D => \n_0_rxeq_lf[3]_i_1__2\,
      Q => rxeq_lf(3),
      R => clear
    );
\rxeq_lf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_lf[5]_i_1__2\,
      D => \n_0_rxeq_lf[4]_i_1__2\,
      Q => rxeq_lf(4),
      R => clear
    );
\rxeq_lf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_lf[5]_i_1__2\,
      D => \n_0_rxeq_lf[5]_i_2__2\,
      Q => rxeq_lf(5),
      R => clear
    );
\rxeq_lffs_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(0),
      R => clear
    );
\rxeq_lffs_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(1),
      R => clear
    );
\rxeq_lffs_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(2),
      R => clear
    );
\rxeq_lffs_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(3),
      R => clear
    );
\rxeq_lffs_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(4),
      R => clear
    );
\rxeq_lffs_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(5),
      R => clear
    );
\rxeq_lffs_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(0),
      Q => rxeq_lffs_reg2(0),
      R => clear
    );
\rxeq_lffs_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(1),
      Q => rxeq_lffs_reg2(1),
      R => clear
    );
\rxeq_lffs_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(2),
      Q => rxeq_lffs_reg2(2),
      R => clear
    );
\rxeq_lffs_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(3),
      Q => rxeq_lffs_reg2(3),
      R => clear
    );
\rxeq_lffs_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(4),
      Q => rxeq_lffs_reg2(4),
      R => clear
    );
\rxeq_lffs_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(5),
      Q => rxeq_lffs_reg2(5),
      R => clear
    );
\rxeq_new_txcoeff_req_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      O => \n_0_rxeq_new_txcoeff_req_i_2__2\
    );
rxeq_new_txcoeff_req_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => n_4_rxeq_scan_i,
      Q => rxeq_new_txcoeff_req,
      R => clear
    );
\rxeq_preset[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => rxeq_preset_reg2(0),
      I3 => \n_0_rxeq_preset[2]_i_3__2\,
      O => \n_0_rxeq_preset[0]_i_1__2\
    );
\rxeq_preset[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => rxeq_preset_reg2(1),
      I3 => \n_0_rxeq_preset[2]_i_3__2\,
      O => \n_0_rxeq_preset[1]_i_1__2\
    );
\rxeq_preset[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F04FFFFF"
    )
    port map (
      I0 => rxeq_control_reg2(1),
      I1 => rxeq_control_reg2(0),
      I2 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I3 => \n_0_rxeq_preset[2]_i_3__2\,
      I4 => \n_0_rxeq_preset[2]_i_4\,
      O => \n_0_rxeq_preset[2]_i_1__2\
    );
\rxeq_preset[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => rxeq_preset_reg2(2),
      I3 => \n_0_rxeq_preset[2]_i_3__2\,
      O => \n_0_rxeq_preset[2]_i_2__2\
    );
\rxeq_preset[2]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      O => \n_0_rxeq_preset[2]_i_3__2\
    );
\rxeq_preset[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000117"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      O => \n_0_rxeq_preset[2]_i_4\
    );
\rxeq_preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_preset_reg1(0),
      R => clear
    );
\rxeq_preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_preset_reg1(1),
      R => clear
    );
\rxeq_preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_preset_reg1(2),
      R => clear
    );
\rxeq_preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_preset_reg1(0),
      Q => rxeq_preset_reg2(0),
      R => clear
    );
\rxeq_preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_preset_reg1(1),
      Q => rxeq_preset_reg2(1),
      R => clear
    );
\rxeq_preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_preset_reg1(2),
      Q => rxeq_preset_reg2(2),
      R => clear
    );
\rxeq_preset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_preset[2]_i_1__2\,
      D => \n_0_rxeq_preset[0]_i_1__2\,
      Q => rxeq_preset(0),
      R => clear
    );
\rxeq_preset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_preset[2]_i_1__2\,
      D => \n_0_rxeq_preset[1]_i_1__2\,
      Q => rxeq_preset(1),
      R => clear
    );
\rxeq_preset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_preset[2]_i_1__2\,
      D => \n_0_rxeq_preset[2]_i_2__2\,
      Q => rxeq_preset(2),
      R => clear
    );
\rxeq_preset_valid_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      O => \n_0_rxeq_preset_valid_i_1__2\
    );
rxeq_preset_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_rxeq_preset_valid_i_1__2\,
      Q => rxeq_preset_valid,
      R => clear
    );
rxeq_scan_i: entity work.v7_pciev7_pcie_rxeq_scan_38
    port map (
      CLK => CLK,
      D(2) => n_1_rxeq_scan_i,
      D(1) => n_2_rxeq_scan_i,
      D(0) => n_3_rxeq_scan_i,
      I1 => n_0_rxeq_adapt_done_reg_reg,
      I10 => \n_0_rxeq_new_txcoeff_req_i_2__2\,
      I11 => \n_0_FSM_onehot_fsm_rx[6]_i_8__2\,
      I12(2 downto 0) => rxeq_preset(2 downto 0),
      I13(3 downto 0) => rxeq_txpreset(3 downto 0),
      I14(17 downto 0) => rxeq_txcoeff(17 downto 0),
      I15(5) => \n_0_rxeq_fs_reg[5]\,
      I15(4) => \n_0_rxeq_fs_reg[4]\,
      I15(3) => \n_0_rxeq_fs_reg[3]\,
      I15(2) => \n_0_rxeq_fs_reg[2]\,
      I15(1) => \n_0_rxeq_fs_reg[1]\,
      I15(0) => \n_0_rxeq_fs_reg[0]\,
      I16(5 downto 0) => rxeq_lf(5 downto 0),
      I2 => \n_0_rxeq_lf[5]_i_3__2\,
      I3 => \n_0_FSM_onehot_fsm_rx[6]_i_5__2\,
      I4 => \n_0_FSM_onehot_fsm_rx[6]_i_4__2\,
      I5 => \n_0_FSM_onehot_fsm_rx[6]_i_3__2\,
      I6 => \n_0_rxeq_adapt_done_reg_i_4__2\,
      I7 => \n_0_rxeq_adapt_done_reg_i_5__2\,
      I8 => \n_0_FSM_onehot_fsm_rx[6]_i_2__2\,
      I9 => \n_0_FSM_onehot_fsm_rx[5]_i_2__2\,
      O1 => n_0_rxeq_scan_i,
      O2 => n_4_rxeq_scan_i,
      O3 => n_5_rxeq_scan_i,
      Q(3) => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      Q(2) => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      Q(1) => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      Q(0) => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      USER_RXEQ_ADAPT_DONE => \^user_rxeq_adapt_done\,
      clear => clear,
      \out\(1 downto 0) => rxeq_control_reg2(1 downto 0),
      rxeq_adapt_done => rxeq_adapt_done,
      rxeq_new_txcoeff_req => rxeq_new_txcoeff_req,
      rxeq_preset_valid => rxeq_preset_valid
    );
\rxeq_txcoeff[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(6),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txcoeff[0]_i_1__2\
    );
\rxeq_txcoeff[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(16),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txcoeff[10]_i_1__2\
    );
\rxeq_txcoeff[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(17),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txcoeff[11]_i_1__2\
    );
\rxeq_txcoeff[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(0),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txcoeff[12]_i_1__2\
    );
\rxeq_txcoeff[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(1),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txcoeff[13]_i_1__2\
    );
\rxeq_txcoeff[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(2),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txcoeff[14]_i_1__2\
    );
\rxeq_txcoeff[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(3),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txcoeff[15]_i_1__2\
    );
\rxeq_txcoeff[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(4),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txcoeff[16]_i_1__2\
    );
\rxeq_txcoeff[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(5),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txcoeff[17]_i_1__2\
    );
\rxeq_txcoeff[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(7),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txcoeff[1]_i_1__2\
    );
\rxeq_txcoeff[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(8),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txcoeff[2]_i_1__2\
    );
\rxeq_txcoeff[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(9),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txcoeff[3]_i_1__2\
    );
\rxeq_txcoeff[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(10),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txcoeff[4]_i_1__2\
    );
\rxeq_txcoeff[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(11),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txcoeff[5]_i_1__2\
    );
\rxeq_txcoeff[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(12),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txcoeff[6]_i_1__2\
    );
\rxeq_txcoeff[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(13),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txcoeff[7]_i_1__2\
    );
\rxeq_txcoeff[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(14),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txcoeff[8]_i_1__2\
    );
\rxeq_txcoeff[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(15),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txcoeff[9]_i_1__2\
    );
\rxeq_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txcoeff[0]_i_1__2\,
      Q => rxeq_txcoeff(0),
      R => clear
    );
\rxeq_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txcoeff[10]_i_1__2\,
      Q => rxeq_txcoeff(10),
      R => clear
    );
\rxeq_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txcoeff[11]_i_1__2\,
      Q => rxeq_txcoeff(11),
      R => clear
    );
\rxeq_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txcoeff[12]_i_1__2\,
      Q => rxeq_txcoeff(12),
      R => clear
    );
\rxeq_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txcoeff[13]_i_1__2\,
      Q => rxeq_txcoeff(13),
      R => clear
    );
\rxeq_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txcoeff[14]_i_1__2\,
      Q => rxeq_txcoeff(14),
      R => clear
    );
\rxeq_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txcoeff[15]_i_1__2\,
      Q => rxeq_txcoeff(15),
      R => clear
    );
\rxeq_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txcoeff[16]_i_1__2\,
      Q => rxeq_txcoeff(16),
      R => clear
    );
\rxeq_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txcoeff[17]_i_1__2\,
      Q => rxeq_txcoeff(17),
      R => clear
    );
\rxeq_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txcoeff[1]_i_1__2\,
      Q => rxeq_txcoeff(1),
      R => clear
    );
\rxeq_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txcoeff[2]_i_1__2\,
      Q => rxeq_txcoeff(2),
      R => clear
    );
\rxeq_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txcoeff[3]_i_1__2\,
      Q => rxeq_txcoeff(3),
      R => clear
    );
\rxeq_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txcoeff[4]_i_1__2\,
      Q => rxeq_txcoeff(4),
      R => clear
    );
\rxeq_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txcoeff[5]_i_1__2\,
      Q => rxeq_txcoeff(5),
      R => clear
    );
\rxeq_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txcoeff[6]_i_1__2\,
      Q => rxeq_txcoeff(6),
      R => clear
    );
\rxeq_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txcoeff[7]_i_1__2\,
      Q => rxeq_txcoeff(7),
      R => clear
    );
\rxeq_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txcoeff[8]_i_1__2\,
      Q => rxeq_txcoeff(8),
      R => clear
    );
\rxeq_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txcoeff[9]_i_1__2\,
      Q => rxeq_txcoeff(9),
      R => clear
    );
\rxeq_txpreset[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txpreset_reg2(0),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txpreset[0]_i_1__2\
    );
\rxeq_txpreset[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txpreset_reg2(1),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txpreset[1]_i_1__2\
    );
\rxeq_txpreset[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txpreset_reg2(2),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txpreset[2]_i_1__2\
    );
\rxeq_txpreset[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8FFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I4 => \n_0_rxeq_txpreset[3]_i_3__2\,
      O => \n_0_rxeq_txpreset[3]_i_1__2\
    );
\rxeq_txpreset[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txpreset_reg2(3),
      I3 => \n_0_rxeq_txpreset[3]_i_4__2\,
      O => \n_0_rxeq_txpreset[3]_i_2__2\
    );
\rxeq_txpreset[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000010003FFFC"
    )
    port map (
      I0 => rxeq_control_reg2(1),
      I1 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      O => \n_0_rxeq_txpreset[3]_i_3__2\
    );
\rxeq_txpreset[3]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      O => \n_0_rxeq_txpreset[3]_i_4__2\
    );
\rxeq_txpreset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_txpreset_reg1(0),
      R => clear
    );
\rxeq_txpreset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_txpreset_reg1(1),
      R => clear
    );
\rxeq_txpreset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_txpreset_reg1(2),
      R => clear
    );
\rxeq_txpreset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_txpreset_reg1(3),
      R => clear
    );
\rxeq_txpreset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_txpreset_reg1(0),
      Q => rxeq_txpreset_reg2(0),
      R => clear
    );
\rxeq_txpreset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_txpreset_reg1(1),
      Q => rxeq_txpreset_reg2(1),
      R => clear
    );
\rxeq_txpreset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_txpreset_reg1(2),
      Q => rxeq_txpreset_reg2(2),
      R => clear
    );
\rxeq_txpreset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_txpreset_reg1(3),
      Q => rxeq_txpreset_reg2(3),
      R => clear
    );
\rxeq_txpreset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txpreset[0]_i_1__2\,
      Q => rxeq_txpreset(0),
      R => clear
    );
\rxeq_txpreset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txpreset[1]_i_1__2\,
      Q => rxeq_txpreset(1),
      R => clear
    );
\rxeq_txpreset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txpreset[2]_i_1__2\,
      Q => rxeq_txpreset(2),
      R => clear
    );
\rxeq_txpreset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_rxeq_txpreset[3]_i_1__2\,
      D => \n_0_rxeq_txpreset[3]_i_2__2\,
      Q => rxeq_txpreset(3),
      R => clear
    );
rxeq_user_en_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_en_reg1,
      R => clear
    );
rxeq_user_en_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_user_en_reg1,
      Q => rxeq_user_en_reg2,
      R => clear
    );
rxeq_user_mode_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_mode_reg1,
      R => clear
    );
rxeq_user_mode_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_user_mode_reg1,
      Q => rxeq_user_mode_reg2,
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(0),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(10),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(11),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(12),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(13),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(14),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(15),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(16),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(17),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(1),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(2),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(3),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(4),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(5),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(6),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(7),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(8),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(9),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(0),
      Q => rxeq_user_txcoeff_reg2(0),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(10),
      Q => rxeq_user_txcoeff_reg2(10),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(11),
      Q => rxeq_user_txcoeff_reg2(11),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(12),
      Q => rxeq_user_txcoeff_reg2(12),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(13),
      Q => rxeq_user_txcoeff_reg2(13),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(14),
      Q => rxeq_user_txcoeff_reg2(14),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(15),
      Q => rxeq_user_txcoeff_reg2(15),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(16),
      Q => rxeq_user_txcoeff_reg2(16),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(17),
      Q => rxeq_user_txcoeff_reg2(17),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(1),
      Q => rxeq_user_txcoeff_reg2(1),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(2),
      Q => rxeq_user_txcoeff_reg2(2),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(3),
      Q => rxeq_user_txcoeff_reg2(3),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(4),
      Q => rxeq_user_txcoeff_reg2(4),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(5),
      Q => rxeq_user_txcoeff_reg2(5),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(6),
      Q => rxeq_user_txcoeff_reg2(6),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(7),
      Q => rxeq_user_txcoeff_reg2(7),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(8),
      Q => rxeq_user_txcoeff_reg2(8),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(9),
      Q => rxeq_user_txcoeff_reg2(9),
      R => clear
    );
\txeq_control_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_control_reg1(0),
      R => clear
    );
\txeq_control_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_control_reg1(1),
      R => clear
    );
\txeq_control_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txeq_control_reg1(0),
      Q => txeq_control_reg2(0),
      R => clear
    );
\txeq_control_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txeq_control_reg1(1),
      Q => txeq_control_reg2(1),
      R => clear
    );
\txeq_deemph_reg1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(0),
      S => clear
    );
\txeq_deemph_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(1),
      R => clear
    );
\txeq_deemph_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(2),
      R => clear
    );
\txeq_deemph_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(3),
      R => clear
    );
\txeq_deemph_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(4),
      R => clear
    );
\txeq_deemph_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(5),
      R => clear
    );
\txeq_deemph_reg2_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txeq_deemph_reg1(0),
      Q => txeq_deemph_reg2(0),
      S => clear
    );
\txeq_deemph_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txeq_deemph_reg1(1),
      Q => txeq_deemph_reg2(1),
      R => clear
    );
\txeq_deemph_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txeq_deemph_reg1(2),
      Q => txeq_deemph_reg2(2),
      R => clear
    );
\txeq_deemph_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txeq_deemph_reg1(3),
      Q => txeq_deemph_reg2(3),
      R => clear
    );
\txeq_deemph_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txeq_deemph_reg1(4),
      Q => txeq_deemph_reg2(4),
      R => clear
    );
\txeq_deemph_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txeq_deemph_reg1(5),
      Q => txeq_deemph_reg2(5),
      R => clear
    );
\txeq_preset[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => txeq_preset_reg2(1),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[0]_i_1__2\
    );
\txeq_preset[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBEBAB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      I4 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[10]_i_1__2\
    );
\txeq_preset[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBEAAB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      I4 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[11]_i_1__2\
    );
\txeq_preset[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000027E"
    )
    port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[12]_i_1__2\
    );
\txeq_preset[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001004"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[13]_i_1__2\
    );
\txeq_preset[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000140"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(0),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[14]_i_1__2\
    );
\txeq_preset[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(1),
      O => \n_0_txeq_preset[15]_i_1\
    );
\txeq_preset[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => clear,
      O => \n_0_txeq_preset[16]_i_1__2\
    );
\txeq_preset[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
    port map (
      I0 => clear,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_preset_done_i_2__2\,
      O => \n_0_txeq_preset[17]_i_1__2\
    );
\txeq_preset[17]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAEABB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      I4 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[17]_i_2__2\
    );
\txeq_preset[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000120"
    )
    port map (
      I0 => txeq_preset_reg2(1),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[1]_i_1__2\
    );
\txeq_preset[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => clear,
      O => \n_0_txeq_preset[2]_i_1__2\
    );
\txeq_preset[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000005E0"
    )
    port map (
      I0 => txeq_preset_reg2(1),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[3]_i_1__2\
    );
\txeq_preset[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001040"
    )
    port map (
      I0 => txeq_preset_reg2(3),
      I1 => txeq_preset_reg2(2),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(0),
      I4 => clear,
      O => \n_0_txeq_preset[7]_i_1__2\
    );
\txeq_preset[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBAEFB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(0),
      I3 => txeq_preset_reg2(2),
      I4 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[8]_i_1__2\
    );
\txeq_preset[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBEEAB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      I4 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[9]_i_1__2\
    );
\txeq_preset_done_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I3 => \n_0_txeq_preset_done_i_2__2\,
      I4 => clear,
      O => \n_0_txeq_preset_done_i_1__2\
    );
\txeq_preset_done_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_txeq_preset_done_i_2__2\
    );
txeq_preset_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_txeq_preset_done_i_1__2\,
      Q => txeq_preset_done,
      R => \<const0>\
    );
\txeq_preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_preset_reg1(0),
      R => clear
    );
\txeq_preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_preset_reg1(1),
      R => clear
    );
\txeq_preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_preset_reg1(2),
      R => clear
    );
\txeq_preset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_preset_reg1(3),
      R => clear
    );
\txeq_preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txeq_preset_reg1(0),
      Q => txeq_preset_reg2(0),
      R => clear
    );
\txeq_preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txeq_preset_reg1(1),
      Q => txeq_preset_reg2(1),
      R => clear
    );
\txeq_preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txeq_preset_reg1(2),
      Q => txeq_preset_reg2(2),
      R => clear
    );
\txeq_preset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => \<const1>\,
      D => txeq_preset_reg1(3),
      Q => txeq_preset_reg2(3),
      R => clear
    );
\txeq_preset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[0]_i_1__2\,
      Q => txeq_preset(0),
      R => \<const0>\
    );
\txeq_preset_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[10]_i_1__2\,
      Q => txeq_preset(10),
      R => \<const0>\
    );
\txeq_preset_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[11]_i_1__2\,
      Q => txeq_preset(11),
      R => \<const0>\
    );
\txeq_preset_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[12]_i_1__2\,
      Q => txeq_preset(12),
      R => \<const0>\
    );
\txeq_preset_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[13]_i_1__2\,
      Q => txeq_preset(13),
      R => \<const0>\
    );
\txeq_preset_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[14]_i_1__2\,
      Q => txeq_preset(14),
      R => \<const0>\
    );
\txeq_preset_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[15]_i_1\,
      Q => txeq_preset(15),
      R => \<const0>\
    );
\txeq_preset_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[16]_i_1__2\,
      Q => txeq_preset(16),
      R => \<const0>\
    );
\txeq_preset_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[17]_i_2__2\,
      Q => txeq_preset(17),
      R => \<const0>\
    );
\txeq_preset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[1]_i_1__2\,
      Q => txeq_preset(1),
      R => \<const0>\
    );
\txeq_preset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[2]_i_1__2\,
      Q => txeq_preset(2),
      R => \<const0>\
    );
\txeq_preset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[3]_i_1__2\,
      Q => txeq_preset(3),
      R => \<const0>\
    );
\txeq_preset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[7]_i_1__2\,
      Q => txeq_preset(7),
      R => \<const0>\
    );
\txeq_preset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[8]_i_1__2\,
      Q => txeq_preset(8),
      R => \<const0>\
    );
\txeq_preset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_preset[17]_i_1__2\,
      D => \n_0_txeq_preset[9]_i_1__2\,
      Q => txeq_preset(9),
      R => \<const0>\
    );
\txeq_txcoeff[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
    port map (
      I0 => txeq_txcoeff(6),
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => txeq_preset(0),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I4 => data2(0),
      I5 => \n_0_txeq_txcoeff[18]_i_6__2\,
      O => \n_0_txeq_txcoeff[0]_i_1__2\
    );
\txeq_txcoeff[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[7]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => txeq_txcoeff(6),
      O => data2(0)
    );
\txeq_txcoeff[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[16]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => txeq_preset(10),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I4 => \n_0_txeq_txcoeff[10]_i_2__2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__2\,
      O => \n_0_txeq_txcoeff[10]_i_1__2\
    );
\txeq_txcoeff[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[9]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => \n_0_txeq_txcoeff_reg[17]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[16]\,
      O => \n_0_txeq_txcoeff[10]_i_2__2\
    );
\txeq_txcoeff[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[17]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => txeq_preset(11),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I4 => \n_0_txeq_txcoeff[11]_i_2__2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__2\,
      O => \n_0_txeq_txcoeff[11]_i_1__2\
    );
\txeq_txcoeff[11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[10]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => \n_0_txeq_txcoeff_reg[18]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[17]\,
      O => \n_0_txeq_txcoeff[11]_i_2__2\
    );
\txeq_txcoeff[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[18]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => txeq_preset(12),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I4 => \n_0_txeq_txcoeff[12]_i_2__2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__2\,
      O => \n_0_txeq_txcoeff[12]_i_1__2\
    );
\txeq_txcoeff[12]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[11]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => txeq_deemph_reg2(0),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[18]\,
      O => \n_0_txeq_txcoeff[12]_i_2__2\
    );
\txeq_txcoeff[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_deemph_reg2(0),
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => txeq_preset(13),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I4 => \n_0_txeq_txcoeff[13]_i_2__2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__2\,
      O => \n_0_txeq_txcoeff[13]_i_1__2\
    );
\txeq_txcoeff[13]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[12]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => txeq_deemph_reg2(1),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_deemph_reg2(0),
      O => \n_0_txeq_txcoeff[13]_i_2__2\
    );
\txeq_txcoeff[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_deemph_reg2(1),
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => txeq_preset(14),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I4 => \n_0_txeq_txcoeff[14]_i_2__2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__2\,
      O => \n_0_txeq_txcoeff[14]_i_1__2\
    );
\txeq_txcoeff[14]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => txeq_txcoeff(13),
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => txeq_deemph_reg2(2),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_deemph_reg2(1),
      O => \n_0_txeq_txcoeff[14]_i_2__2\
    );
\txeq_txcoeff[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_deemph_reg2(2),
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => txeq_preset(15),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I4 => \n_0_txeq_txcoeff[15]_i_2__2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__2\,
      O => \n_0_txeq_txcoeff[15]_i_1__2\
    );
\txeq_txcoeff[15]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[14]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => txeq_deemph_reg2(3),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_deemph_reg2(2),
      O => \n_0_txeq_txcoeff[15]_i_2__2\
    );
\txeq_txcoeff[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_deemph_reg2(3),
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => txeq_preset(16),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I4 => \n_0_txeq_txcoeff[16]_i_2__2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__2\,
      O => \n_0_txeq_txcoeff[16]_i_1__2\
    );
\txeq_txcoeff[16]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[15]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => txeq_deemph_reg2(4),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_deemph_reg2(3),
      O => \n_0_txeq_txcoeff[16]_i_2__2\
    );
\txeq_txcoeff[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_deemph_reg2(4),
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => txeq_preset(17),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I4 => \n_0_txeq_txcoeff[17]_i_2__2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__2\,
      O => \n_0_txeq_txcoeff[17]_i_1__2\
    );
\txeq_txcoeff[17]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[16]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => txeq_deemph_reg2(5),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_deemph_reg2(4),
      O => \n_0_txeq_txcoeff[17]_i_2__2\
    );
\txeq_txcoeff[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAA5DFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I1 => txeq_control_reg2(1),
      I2 => txeq_control_reg2(0),
      I3 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I5 => \n_0_txeq_txcoeff[18]_i_3__2\,
      O => \n_0_txeq_txcoeff[18]_i_1__2\
    );
\txeq_txcoeff[18]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A4E40444"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I1 => txeq_deemph_reg2(5),
      I2 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I3 => \n_0_txeq_txcoeff[18]_i_5__2\,
      I4 => \n_0_txeq_txcoeff_reg[17]\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__2\,
      O => \n_0_txeq_txcoeff[18]_i_2__2\
    );
\txeq_txcoeff[18]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      O => \n_0_txeq_txcoeff[18]_i_3__2\
    );
\txeq_txcoeff[18]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000016"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      O => \n_0_txeq_txcoeff[18]_i_4__2\
    );
\txeq_txcoeff[18]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[18]_i_5__2\
    );
\txeq_txcoeff[18]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_txeq_txcoeff[18]_i_6__2\
    );
\txeq_txcoeff[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[7]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => txeq_preset(1),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I4 => \n_0_txeq_txcoeff[1]_i_2__2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__2\,
      O => \n_0_txeq_txcoeff[1]_i_1__2\
    );
\txeq_txcoeff[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[0]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => \n_0_txeq_txcoeff_reg[8]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[7]\,
      O => \n_0_txeq_txcoeff[1]_i_2__2\
    );
\txeq_txcoeff[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[8]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => txeq_preset(2),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I4 => \n_0_txeq_txcoeff[2]_i_2__2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__2\,
      O => \n_0_txeq_txcoeff[2]_i_1__2\
    );
\txeq_txcoeff[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[1]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => \n_0_txeq_txcoeff_reg[9]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[8]\,
      O => \n_0_txeq_txcoeff[2]_i_2__2\
    );
\txeq_txcoeff[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[9]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => txeq_preset(3),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I4 => \n_0_txeq_txcoeff[3]_i_2__2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__2\,
      O => \n_0_txeq_txcoeff[3]_i_1__2\
    );
\txeq_txcoeff[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[2]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => \n_0_txeq_txcoeff_reg[10]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[9]\,
      O => \n_0_txeq_txcoeff[3]_i_2__2\
    );
\txeq_txcoeff[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I1 => \n_0_txeq_txcoeff_reg[10]\,
      I2 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I3 => \n_0_txeq_txcoeff[4]_i_2__2\,
      I4 => \n_0_txeq_txcoeff_reg[3]\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__2\,
      O => \n_0_txeq_txcoeff[4]_i_1__2\
    );
\txeq_txcoeff[4]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[11]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => \n_0_txeq_txcoeff_reg[10]\,
      O => \n_0_txeq_txcoeff[4]_i_2__2\
    );
\txeq_txcoeff[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I1 => \n_0_txeq_txcoeff_reg[11]\,
      I2 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I3 => \n_0_txeq_txcoeff[5]_i_2__2\,
      I4 => \n_0_txeq_txcoeff_reg[4]\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__2\,
      O => \n_0_txeq_txcoeff[5]_i_1__2\
    );
\txeq_txcoeff[5]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[12]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => \n_0_txeq_txcoeff_reg[11]\,
      O => \n_0_txeq_txcoeff[5]_i_2__2\
    );
\txeq_txcoeff[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I1 => \n_0_txeq_txcoeff_reg[12]\,
      I2 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I3 => \n_0_txeq_txcoeff[6]_i_2__2\,
      I4 => \n_0_txeq_txcoeff_reg[5]\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__2\,
      O => \n_0_txeq_txcoeff[6]_i_1__2\
    );
\txeq_txcoeff[6]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => txeq_txcoeff(13),
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => \n_0_txeq_txcoeff_reg[12]\,
      O => \n_0_txeq_txcoeff[6]_i_2__2\
    );
\txeq_txcoeff[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_txcoeff(13),
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => txeq_preset(7),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I4 => \n_0_txeq_txcoeff[7]_i_2__2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__2\,
      O => \n_0_txeq_txcoeff[7]_i_1__2\
    );
\txeq_txcoeff[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => txeq_txcoeff(6),
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => \n_0_txeq_txcoeff_reg[14]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_txcoeff(13),
      O => \n_0_txeq_txcoeff[7]_i_2__2\
    );
\txeq_txcoeff[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[14]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => txeq_preset(8),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I4 => \n_0_txeq_txcoeff[8]_i_2__2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__2\,
      O => \n_0_txeq_txcoeff[8]_i_1__2\
    );
\txeq_txcoeff[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[7]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => \n_0_txeq_txcoeff_reg[15]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[14]\,
      O => \n_0_txeq_txcoeff[8]_i_2__2\
    );
\txeq_txcoeff[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[15]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => txeq_preset(9),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__2\,
      I4 => \n_0_txeq_txcoeff[9]_i_2__2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__2\,
      O => \n_0_txeq_txcoeff[9]_i_1__2\
    );
\txeq_txcoeff[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[8]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__2\,
      I2 => \n_0_txeq_txcoeff_reg[16]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[15]\,
      O => \n_0_txeq_txcoeff[9]_i_2__2\
    );
\txeq_txcoeff_cnt[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000AA2000"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt[1]_i_2__2\,
      I1 => txeq_control_reg2(0),
      I2 => txeq_control_reg2(1),
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I5 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      O => \n_0_txeq_txcoeff_cnt[0]_i_1__2\
    );
\txeq_txcoeff_cnt[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080800"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt[1]_i_2__2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      O => \n_0_txeq_txcoeff_cnt[1]_i_1__2\
    );
\txeq_txcoeff_cnt[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      O => \n_0_txeq_txcoeff_cnt[1]_i_2__2\
    );
\txeq_txcoeff_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_txeq_txcoeff_cnt[0]_i_1__2\,
      Q => \n_0_txeq_txcoeff_cnt_reg[0]\,
      R => clear
    );
\txeq_txcoeff_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \<const1>\,
      D => \n_0_txeq_txcoeff_cnt[1]_i_1__2\,
      Q => \n_0_txeq_txcoeff_cnt_reg[1]\,
      R => clear
    );
\txeq_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[0]_i_1__2\,
      Q => \n_0_txeq_txcoeff_reg[0]\,
      R => clear
    );
\txeq_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[10]_i_1__2\,
      Q => \n_0_txeq_txcoeff_reg[10]\,
      R => clear
    );
\txeq_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[11]_i_1__2\,
      Q => \n_0_txeq_txcoeff_reg[11]\,
      R => clear
    );
\txeq_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[12]_i_1__2\,
      Q => \n_0_txeq_txcoeff_reg[12]\,
      R => clear
    );
\txeq_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[13]_i_1__2\,
      Q => txeq_txcoeff(13),
      R => clear
    );
\txeq_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[14]_i_1__2\,
      Q => \n_0_txeq_txcoeff_reg[14]\,
      R => clear
    );
\txeq_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[15]_i_1__2\,
      Q => \n_0_txeq_txcoeff_reg[15]\,
      R => clear
    );
\txeq_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[16]_i_1__2\,
      Q => \n_0_txeq_txcoeff_reg[16]\,
      R => clear
    );
\txeq_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[17]_i_1__2\,
      Q => \n_0_txeq_txcoeff_reg[17]\,
      R => clear
    );
\txeq_txcoeff_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[18]_i_2__2\,
      Q => \n_0_txeq_txcoeff_reg[18]\,
      R => clear
    );
\txeq_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[1]_i_1__2\,
      Q => \n_0_txeq_txcoeff_reg[1]\,
      R => clear
    );
\txeq_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[2]_i_1__2\,
      Q => \n_0_txeq_txcoeff_reg[2]\,
      R => clear
    );
\txeq_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[3]_i_1__2\,
      Q => \n_0_txeq_txcoeff_reg[3]\,
      R => clear
    );
\txeq_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[4]_i_1__2\,
      Q => \n_0_txeq_txcoeff_reg[4]\,
      R => clear
    );
\txeq_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[5]_i_1__2\,
      Q => \n_0_txeq_txcoeff_reg[5]\,
      R => clear
    );
\txeq_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[6]_i_1__2\,
      Q => txeq_txcoeff(6),
      R => clear
    );
\txeq_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[7]_i_1__2\,
      Q => \n_0_txeq_txcoeff_reg[7]\,
      R => clear
    );
\txeq_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[8]_i_1__2\,
      Q => \n_0_txeq_txcoeff_reg[8]\,
      R => clear
    );
\txeq_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => \n_0_txeq_txcoeff[18]_i_1__2\,
      D => \n_0_txeq_txcoeff[9]_i_1__2\,
      Q => \n_0_txeq_txcoeff_reg[9]\,
      R => clear
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pipe_eq_24 is
  port (
    TXPRECURSOR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    TXMAINCURSOR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    TXPOSTCURSOR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O1 : out STD_LOGIC;
    clear : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_pipe_eq_24 : entity is "v7_pcie_pipe_eq";
end v7_pciev7_pcie_pipe_eq_24;

architecture STRUCTURE of v7_pciev7_pcie_pipe_eq_24 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal data2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gen3_reg1 : STD_LOGIC;
  signal gen3_reg2 : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[3]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[5]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[3]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[5]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[6]\ : STD_LOGIC;
  signal n_0_rxeq_adapt_done_reg_i_4 : STD_LOGIC;
  signal n_0_rxeq_adapt_done_reg_i_5 : STD_LOGIC;
  signal n_0_rxeq_adapt_done_reg_reg : STD_LOGIC;
  signal \n_0_rxeq_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_cnt[0]_i_2\ : STD_LOGIC;
  signal \n_0_rxeq_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_cnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_cnt[2]_i_2\ : STD_LOGIC;
  signal \n_0_rxeq_fs[0]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_fs[1]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_fs[2]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_fs[3]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_fs[4]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_fs[5]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_fs[5]_i_2\ : STD_LOGIC;
  signal \n_0_rxeq_fs[5]_i_3\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[0]\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[1]\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[2]\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[3]\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[4]\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[5]\ : STD_LOGIC;
  signal \n_0_rxeq_lf[0]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_lf[1]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_lf[2]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_lf[3]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_lf[4]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_2\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_3\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_4\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_5\ : STD_LOGIC;
  signal n_0_rxeq_new_txcoeff_req_i_2 : STD_LOGIC;
  signal \n_0_rxeq_preset[0]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_preset[1]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_preset[2]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_preset[2]_i_2\ : STD_LOGIC;
  signal \n_0_rxeq_preset[2]_i_3\ : STD_LOGIC;
  signal n_0_rxeq_preset_valid_i_1 : STD_LOGIC;
  signal n_0_rxeq_scan_i : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[0]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[10]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[11]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[12]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[13]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[14]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[15]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[16]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[17]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[1]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[2]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[3]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[4]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[5]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[6]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[7]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[8]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[9]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[0]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[1]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[2]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[3]_i_1\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[3]_i_2\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[3]_i_3\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[3]_i_4\ : STD_LOGIC;
  signal \n_0_txeq_preset[0]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[10]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[11]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[12]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[13]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[14]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[15]_i_1__2\ : STD_LOGIC;
  signal \n_0_txeq_preset[16]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[17]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[17]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_preset[1]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[2]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[3]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[7]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[8]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_preset[9]_i_1\ : STD_LOGIC;
  signal n_0_txeq_preset_done_i_1 : STD_LOGIC;
  signal n_0_txeq_preset_done_i_2 : STD_LOGIC;
  signal \n_0_txeq_txcoeff[0]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[10]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[10]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[11]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[11]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[12]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[12]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[13]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[13]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[14]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[14]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[15]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[15]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[16]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[16]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[17]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[17]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_3\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_4\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_5\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_6\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[1]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[1]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[2]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[2]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[3]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[3]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[4]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[4]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[5]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[5]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[6]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[6]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[7]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[7]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[8]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[8]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[9]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[9]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt[1]_i_2\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[0]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[10]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[11]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[12]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[14]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[15]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[16]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[17]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[18]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[1]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[2]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[3]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[4]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[5]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[7]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[8]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[9]\ : STD_LOGIC;
  signal n_1_rxeq_scan_i : STD_LOGIC;
  signal n_2_rxeq_scan_i : STD_LOGIC;
  signal n_3_rxeq_scan_i : STD_LOGIC;
  signal n_4_rxeq_scan_i : STD_LOGIC;
  signal n_5_rxeq_scan_i : STD_LOGIC;
  signal rxeq_adapt_done : STD_LOGIC;
  signal rxeq_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_control_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxeq_control_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxeq_lf : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_lffs_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_lffs_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_new_txcoeff_req : STD_LOGIC;
  signal rxeq_preset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_reg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_reg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_valid : STD_LOGIC;
  signal rxeq_txcoeff : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal rxeq_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_txpreset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_txpreset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_user_en_reg1 : STD_LOGIC;
  signal rxeq_user_en_reg2 : STD_LOGIC;
  signal rxeq_user_mode_reg1 : STD_LOGIC;
  signal rxeq_user_mode_reg2 : STD_LOGIC;
  signal rxeq_user_txcoeff_reg1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal rxeq_user_txcoeff_reg2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txeq_control_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txeq_control_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txeq_deemph_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal txeq_deemph_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal txeq_preset : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txeq_preset_done : STD_LOGIC;
  signal txeq_preset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txeq_preset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txeq_txcoeff : STD_LOGIC_VECTOR ( 13 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm_rx[3]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm_rx[5]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm_tx[6]_i_4\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm_tx[6]_i_5\ : label is "soft_lutpair73";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of gen3_reg1_reg : label is true;
  attribute ASYNC_REG of gen3_reg2_reg : label is true;
  attribute SOFT_HLUTNM of rxeq_adapt_done_reg_i_4 : label is "soft_lutpair79";
  attribute ASYNC_REG of \rxeq_control_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_control_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_control_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_control_reg2_reg[1]\ : label is true;
  attribute SOFT_HLUTNM of \rxeq_lf[5]_i_4\ : label is "soft_lutpair69";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[4]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[5]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[4]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[5]\ : label is true;
  attribute SOFT_HLUTNM of \rxeq_preset[2]_i_2\ : label is "soft_lutpair69";
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[2]\ : label is true;
  attribute SOFT_HLUTNM of \rxeq_txcoeff[0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[10]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[11]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[3]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[4]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[5]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[6]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[9]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rxeq_txpreset[3]_i_4\ : label is "soft_lutpair79";
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of rxeq_user_en_reg1_reg : label is true;
  attribute ASYNC_REG of rxeq_user_en_reg2_reg : label is true;
  attribute ASYNC_REG of rxeq_user_mode_reg1_reg : label is true;
  attribute ASYNC_REG of rxeq_user_mode_reg2_reg : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[10]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[11]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[12]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[13]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[14]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[15]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[16]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[17]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[4]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[5]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[6]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[7]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[8]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[9]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[10]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[11]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[12]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[13]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[14]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[15]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[16]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[17]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[4]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[5]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[6]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[7]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[8]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[9]\ : label is true;
  attribute ASYNC_REG of \txeq_control_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_control_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_control_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_control_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[4]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[5]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[4]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[5]\ : label is true;
  attribute SOFT_HLUTNM of txeq_preset_done_i_1 : label is "soft_lutpair71";
  attribute ASYNC_REG of \txeq_preset_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg2_reg[3]\ : label is true;
  attribute SOFT_HLUTNM of \txeq_txcoeff[18]_i_3\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \txeq_txcoeff[18]_i_5\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \txeq_txcoeff[5]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \txeq_txcoeff[6]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \txeq_txcoeff_cnt[1]_i_1\ : label is "soft_lutpair70";
begin
  O1 <= \^o1\;
\FSM_onehot_fsm_rx[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22232226"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx[6]_i_3\,
      I1 => \n_0_FSM_onehot_fsm_rx[6]_i_4\,
      I2 => rxeq_control_reg2(0),
      I3 => rxeq_control_reg2(1),
      I4 => \n_0_FSM_onehot_fsm_rx[6]_i_5\,
      O => \n_0_FSM_onehot_fsm_rx[1]_i_1\
    );
\FSM_onehot_fsm_rx[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05000C00"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx[3]_i_2\,
      I1 => rxeq_control_reg2(1),
      I2 => \n_0_FSM_onehot_fsm_rx[6]_i_5\,
      I3 => \n_0_FSM_onehot_fsm_rx[6]_i_4\,
      I4 => \n_0_FSM_onehot_fsm_rx[6]_i_3\,
      O => \n_0_FSM_onehot_fsm_rx[3]_i_1\
    );
\FSM_onehot_fsm_rx[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => rxeq_cnt(2),
      I1 => rxeq_cnt(1),
      I2 => rxeq_cnt(0),
      O => \n_0_FSM_onehot_fsm_rx[3]_i_2\
    );
\FSM_onehot_fsm_rx[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F04000000000000"
    )
    port map (
      I0 => rxeq_cnt(2),
      I1 => rxeq_cnt(1),
      I2 => rxeq_cnt(0),
      I3 => \n_0_FSM_onehot_fsm_rx[6]_i_5\,
      I4 => \n_0_FSM_onehot_fsm_rx[6]_i_4\,
      I5 => \n_0_FSM_onehot_fsm_rx[6]_i_3\,
      O => \n_0_FSM_onehot_fsm_rx[4]_i_1\
    );
\FSM_onehot_fsm_rx[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => rxeq_cnt(2),
      I1 => rxeq_cnt(1),
      I2 => rxeq_cnt(0),
      O => \n_0_FSM_onehot_fsm_rx[5]_i_2\
    );
\FSM_onehot_fsm_rx[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rxeq_control_reg2(1),
      I1 => rxeq_control_reg2(0),
      O => \n_0_FSM_onehot_fsm_rx[6]_i_2\
    );
\FSM_onehot_fsm_rx[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[0]\,
      I5 => \n_0_FSM_onehot_fsm_rx[6]_i_6\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_3\
    );
\FSM_onehot_fsm_rx[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010114"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx[6]_i_7\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_4\
    );
\FSM_onehot_fsm_rx[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000016"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_rx[6]_i_8\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[0]\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_5\
    );
\FSM_onehot_fsm_rx[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_6\
    );
\FSM_onehot_fsm_rx[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[0]\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_7\
    );
\FSM_onehot_fsm_rx[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_8\
    );
\FSM_onehot_fsm_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_fsm_rx_reg[0]\,
      R => clear
    );
\FSM_onehot_fsm_rx_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_rx[1]_i_1\,
      Q => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      S => clear
    );
\FSM_onehot_fsm_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_3_rxeq_scan_i,
      Q => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      R => clear
    );
\FSM_onehot_fsm_rx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_rx[3]_i_1\,
      Q => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      R => clear
    );
\FSM_onehot_fsm_rx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_rx[4]_i_1\,
      Q => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      R => clear
    );
\FSM_onehot_fsm_rx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_2_rxeq_scan_i,
      Q => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      R => clear
    );
\FSM_onehot_fsm_rx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_1_rxeq_scan_i,
      Q => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      R => clear
    );
\FSM_onehot_fsm_tx[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E0F0E0E0E1E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I2 => \n_0_FSM_onehot_fsm_tx[6]_i_3\,
      I3 => txeq_control_reg2(0),
      I4 => txeq_control_reg2(1),
      I5 => \n_0_FSM_onehot_fsm_tx[6]_i_4\,
      O => \n_0_FSM_onehot_fsm_tx[1]_i_1\
    );
\FSM_onehot_fsm_tx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10BA000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[6]_i_4\,
      I1 => txeq_control_reg2(1),
      I2 => txeq_control_reg2(0),
      I3 => txeq_preset_done,
      I4 => \n_0_FSM_onehot_fsm_tx[6]_i_3\,
      I5 => \n_0_FSM_onehot_fsm_tx[6]_i_2\,
      O => \n_0_FSM_onehot_fsm_tx[2]_i_1\
    );
\FSM_onehot_fsm_tx[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222000030330000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[3]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_tx[6]_i_4\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_tx[6]_i_3\,
      I5 => \n_0_FSM_onehot_fsm_tx[6]_i_2\,
      O => \n_0_FSM_onehot_fsm_tx[3]_i_1\
    );
\FSM_onehot_fsm_tx[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => txeq_control_reg2(1),
      I1 => txeq_control_reg2(0),
      O => \n_0_FSM_onehot_fsm_tx[3]_i_2\
    );
\FSM_onehot_fsm_tx[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[6]_i_4\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I3 => \n_0_FSM_onehot_fsm_tx[6]_i_3\,
      I4 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      O => \n_0_FSM_onehot_fsm_tx[4]_i_1\
    );
\FSM_onehot_fsm_tx[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[6]_i_4\,
      I1 => txeq_control_reg2(1),
      I2 => txeq_control_reg2(0),
      I3 => \n_0_FSM_onehot_fsm_tx[6]_i_3\,
      I4 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      O => \n_0_FSM_onehot_fsm_tx[5]_i_1\
    );
\FSM_onehot_fsm_tx[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFF9"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      O => \n_0_FSM_onehot_fsm_tx[5]_i_2\
    );
\FSM_onehot_fsm_tx[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE000F00FE000F0"
    )
    port map (
      I0 => txeq_control_reg2(0),
      I1 => txeq_control_reg2(1),
      I2 => \n_0_FSM_onehot_fsm_tx[6]_i_2\,
      I3 => \n_0_FSM_onehot_fsm_tx[6]_i_3\,
      I4 => \n_0_FSM_onehot_fsm_tx[6]_i_4\,
      I5 => txeq_preset_done,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_1\
    );
\FSM_onehot_fsm_tx[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_2\
    );
\FSM_onehot_fsm_tx[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[6]_i_5\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_3\
    );
\FSM_onehot_fsm_tx[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0016"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I3 => n_0_txeq_preset_done_i_2,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_4\
    );
\FSM_onehot_fsm_tx[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_5\
    );
\FSM_onehot_fsm_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      R => clear
    );
\FSM_onehot_fsm_tx_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[1]_i_1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      S => clear
    );
\FSM_onehot_fsm_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[2]_i_1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      R => clear
    );
\FSM_onehot_fsm_tx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[3]_i_1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      R => clear
    );
\FSM_onehot_fsm_tx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[4]_i_1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      R => clear
    );
\FSM_onehot_fsm_tx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[5]_i_1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      R => clear
    );
\FSM_onehot_fsm_tx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[6]_i_1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      R => clear
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => gen3_reg1,
      R => clear
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => gen3_reg1,
      Q => gen3_reg2,
      R => clear
    );
\gtp_channel.gtpe2_channel_i_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[17]\,
      I1 => gen3_reg2,
      O => TXPOSTCURSOR(4)
    );
\gtp_channel.gtpe2_channel_i_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[16]\,
      I1 => gen3_reg2,
      O => TXPOSTCURSOR(3)
    );
\gtp_channel.gtpe2_channel_i_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[15]\,
      I1 => gen3_reg2,
      O => TXPOSTCURSOR(2)
    );
\gtp_channel.gtpe2_channel_i_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[14]\,
      I1 => gen3_reg2,
      O => TXPOSTCURSOR(1)
    );
\gtp_channel.gtpe2_channel_i_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => txeq_txcoeff(13),
      I1 => gen3_reg2,
      O => TXPOSTCURSOR(0)
    );
\gtp_channel.gtpe2_channel_i_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[4]\,
      I1 => gen3_reg2,
      O => TXPRECURSOR(4)
    );
\gtp_channel.gtpe2_channel_i_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[3]\,
      I1 => gen3_reg2,
      O => TXPRECURSOR(3)
    );
\gtp_channel.gtpe2_channel_i_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[2]\,
      I1 => gen3_reg2,
      O => TXPRECURSOR(2)
    );
\gtp_channel.gtpe2_channel_i_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[1]\,
      I1 => gen3_reg2,
      O => TXPRECURSOR(1)
    );
\gtp_channel.gtpe2_channel_i_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[0]\,
      I1 => gen3_reg2,
      O => TXPRECURSOR(0)
    );
\gtp_channel.gtpe2_channel_i_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[12]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(6)
    );
\gtp_channel.gtpe2_channel_i_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[11]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(5)
    );
\gtp_channel.gtpe2_channel_i_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[10]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(4)
    );
\gtp_channel.gtpe2_channel_i_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[9]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(3)
    );
\gtp_channel.gtpe2_channel_i_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[8]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(2)
    );
\gtp_channel.gtpe2_channel_i_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[7]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(1)
    );
\gtp_channel.gtpe2_channel_i_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => txeq_txcoeff(6),
      I1 => gen3_reg2,
      O => TXMAINCURSOR(0)
    );
rxeq_adapt_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      O => rxeq_adapt_done
    );
rxeq_adapt_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_5_rxeq_scan_i,
      Q => \^o1\,
      R => clear
    );
rxeq_adapt_done_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      O => n_0_rxeq_adapt_done_reg_i_4
    );
rxeq_adapt_done_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => n_0_rxeq_adapt_done_reg_i_5
    );
rxeq_adapt_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_0_rxeq_scan_i,
      Q => n_0_rxeq_adapt_done_reg_reg,
      R => \<const0>\
    );
\rxeq_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202002800000028"
    )
    port map (
      I0 => \n_0_rxeq_cnt[0]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I3 => rxeq_cnt(0),
      I4 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I5 => rxeq_control_reg2(1),
      O => \n_0_rxeq_cnt[0]_i_1\
    );
\rxeq_cnt[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      O => \n_0_rxeq_cnt[0]_i_2\
    );
\rxeq_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => \n_0_rxeq_cnt[2]_i_2\,
      I1 => rxeq_cnt(1),
      I2 => rxeq_cnt(0),
      O => \n_0_rxeq_cnt[1]_i_1\
    );
\rxeq_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
    port map (
      I0 => \n_0_rxeq_cnt[2]_i_2\,
      I1 => rxeq_cnt(0),
      I2 => rxeq_cnt(1),
      I3 => rxeq_cnt(2),
      O => \n_0_rxeq_cnt[2]_i_1\
    );
\rxeq_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_cnt[2]_i_2\
    );
\rxeq_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxeq_cnt[0]_i_1\,
      Q => rxeq_cnt(0),
      R => clear
    );
\rxeq_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxeq_cnt[1]_i_1\,
      Q => rxeq_cnt(1),
      R => clear
    );
\rxeq_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxeq_cnt[2]_i_1\,
      Q => rxeq_cnt(2),
      R => clear
    );
\rxeq_control_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_control_reg1(0),
      R => clear
    );
\rxeq_control_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_control_reg1(1),
      R => clear
    );
\rxeq_control_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_control_reg1(0),
      Q => rxeq_control_reg2(0),
      R => clear
    );
\rxeq_control_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_control_reg1(1),
      Q => rxeq_control_reg2(1),
      R => clear
    );
\rxeq_fs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => n_0_rxeq_new_txcoeff_req_i_2,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => rxeq_lffs_reg2(0),
      O => \n_0_rxeq_fs[0]_i_1\
    );
\rxeq_fs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => n_0_rxeq_new_txcoeff_req_i_2,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => rxeq_lffs_reg2(1),
      O => \n_0_rxeq_fs[1]_i_1\
    );
\rxeq_fs[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => n_0_rxeq_new_txcoeff_req_i_2,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => rxeq_lffs_reg2(2),
      O => \n_0_rxeq_fs[2]_i_1\
    );
\rxeq_fs[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => n_0_rxeq_new_txcoeff_req_i_2,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => rxeq_lffs_reg2(3),
      O => \n_0_rxeq_fs[3]_i_1\
    );
\rxeq_fs[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => n_0_rxeq_new_txcoeff_req_i_2,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => rxeq_lffs_reg2(4),
      O => \n_0_rxeq_fs[4]_i_1\
    );
\rxeq_fs[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I4 => \n_0_rxeq_fs[5]_i_3\,
      O => \n_0_rxeq_fs[5]_i_1\
    );
\rxeq_fs[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(5),
      I2 => n_0_rxeq_new_txcoeff_req_i_2,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_fs[5]_i_2\
    );
\rxeq_fs[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE1FFE1E1FFE1E1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_rxeq_txpreset[3]_i_4\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I3 => \n_0_rxeq_preset[2]_i_2\,
      I4 => rxeq_control_reg2(1),
      I5 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      O => \n_0_rxeq_fs[5]_i_3\
    );
\rxeq_fs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_fs[5]_i_1\,
      D => \n_0_rxeq_fs[0]_i_1\,
      Q => \n_0_rxeq_fs_reg[0]\,
      R => clear
    );
\rxeq_fs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_fs[5]_i_1\,
      D => \n_0_rxeq_fs[1]_i_1\,
      Q => \n_0_rxeq_fs_reg[1]\,
      R => clear
    );
\rxeq_fs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_fs[5]_i_1\,
      D => \n_0_rxeq_fs[2]_i_1\,
      Q => \n_0_rxeq_fs_reg[2]\,
      R => clear
    );
\rxeq_fs_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_fs[5]_i_1\,
      D => \n_0_rxeq_fs[3]_i_1\,
      Q => \n_0_rxeq_fs_reg[3]\,
      R => clear
    );
\rxeq_fs_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_fs[5]_i_1\,
      D => \n_0_rxeq_fs[4]_i_1\,
      Q => \n_0_rxeq_fs_reg[4]\,
      R => clear
    );
\rxeq_fs_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_fs[5]_i_1\,
      D => \n_0_rxeq_fs[5]_i_2\,
      Q => \n_0_rxeq_fs_reg[5]\,
      R => clear
    );
\rxeq_lf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(0),
      I2 => n_0_rxeq_new_txcoeff_req_i_2,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[0]_i_1\
    );
\rxeq_lf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(1),
      I2 => n_0_rxeq_new_txcoeff_req_i_2,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[1]_i_1\
    );
\rxeq_lf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(2),
      I2 => n_0_rxeq_new_txcoeff_req_i_2,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[2]_i_1\
    );
\rxeq_lf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(3),
      I2 => n_0_rxeq_new_txcoeff_req_i_2,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[3]_i_1\
    );
\rxeq_lf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(4),
      I2 => n_0_rxeq_new_txcoeff_req_i_2,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[4]_i_1\
    );
\rxeq_lf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBBFABBBABB"
    )
    port map (
      I0 => \n_0_rxeq_lf[5]_i_3\,
      I1 => \n_0_rxeq_lf[5]_i_4\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I3 => \n_0_rxeq_lf[5]_i_5\,
      I4 => \n_0_FSM_onehot_fsm_rx[5]_i_2\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      O => \n_0_rxeq_lf[5]_i_1\
    );
\rxeq_lf[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(5),
      I2 => n_0_rxeq_new_txcoeff_req_i_2,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[5]_i_2\
    );
\rxeq_lf[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      O => \n_0_rxeq_lf[5]_i_3\
    );
\rxeq_lf[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000117"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      O => \n_0_rxeq_lf[5]_i_4\
    );
\rxeq_lf[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      O => \n_0_rxeq_lf[5]_i_5\
    );
\rxeq_lf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_lf[5]_i_1\,
      D => \n_0_rxeq_lf[0]_i_1\,
      Q => rxeq_lf(0),
      R => clear
    );
\rxeq_lf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_lf[5]_i_1\,
      D => \n_0_rxeq_lf[1]_i_1\,
      Q => rxeq_lf(1),
      R => clear
    );
\rxeq_lf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_lf[5]_i_1\,
      D => \n_0_rxeq_lf[2]_i_1\,
      Q => rxeq_lf(2),
      R => clear
    );
\rxeq_lf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_lf[5]_i_1\,
      D => \n_0_rxeq_lf[3]_i_1\,
      Q => rxeq_lf(3),
      R => clear
    );
\rxeq_lf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_lf[5]_i_1\,
      D => \n_0_rxeq_lf[4]_i_1\,
      Q => rxeq_lf(4),
      R => clear
    );
\rxeq_lf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_lf[5]_i_1\,
      D => \n_0_rxeq_lf[5]_i_2\,
      Q => rxeq_lf(5),
      R => clear
    );
\rxeq_lffs_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(0),
      R => clear
    );
\rxeq_lffs_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(1),
      R => clear
    );
\rxeq_lffs_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(2),
      R => clear
    );
\rxeq_lffs_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(3),
      R => clear
    );
\rxeq_lffs_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(4),
      R => clear
    );
\rxeq_lffs_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(5),
      R => clear
    );
\rxeq_lffs_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(0),
      Q => rxeq_lffs_reg2(0),
      R => clear
    );
\rxeq_lffs_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(1),
      Q => rxeq_lffs_reg2(1),
      R => clear
    );
\rxeq_lffs_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(2),
      Q => rxeq_lffs_reg2(2),
      R => clear
    );
\rxeq_lffs_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(3),
      Q => rxeq_lffs_reg2(3),
      R => clear
    );
\rxeq_lffs_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(4),
      Q => rxeq_lffs_reg2(4),
      R => clear
    );
\rxeq_lffs_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(5),
      Q => rxeq_lffs_reg2(5),
      R => clear
    );
rxeq_new_txcoeff_req_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      O => n_0_rxeq_new_txcoeff_req_i_2
    );
rxeq_new_txcoeff_req_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_4_rxeq_scan_i,
      Q => rxeq_new_txcoeff_req,
      R => clear
    );
\rxeq_preset[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060FFFF00600000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => rxeq_preset_reg2(0),
      I3 => \n_0_rxeq_preset[2]_i_2\,
      I4 => \n_0_rxeq_preset[2]_i_3\,
      I5 => rxeq_preset(0),
      O => \n_0_rxeq_preset[0]_i_1\
    );
\rxeq_preset[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060FFFF00600000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => rxeq_preset_reg2(1),
      I3 => \n_0_rxeq_preset[2]_i_2\,
      I4 => \n_0_rxeq_preset[2]_i_3\,
      I5 => rxeq_preset(1),
      O => \n_0_rxeq_preset[1]_i_1\
    );
\rxeq_preset[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060FFFF00600000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => rxeq_preset_reg2(2),
      I3 => \n_0_rxeq_preset[2]_i_2\,
      I4 => \n_0_rxeq_preset[2]_i_3\,
      I5 => rxeq_preset(2),
      O => \n_0_rxeq_preset[2]_i_1\
    );
\rxeq_preset[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      O => \n_0_rxeq_preset[2]_i_2\
    );
\rxeq_preset[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F04FFFFF"
    )
    port map (
      I0 => rxeq_control_reg2(1),
      I1 => rxeq_control_reg2(0),
      I2 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I3 => \n_0_rxeq_preset[2]_i_2\,
      I4 => \n_0_rxeq_lf[5]_i_4\,
      O => \n_0_rxeq_preset[2]_i_3\
    );
\rxeq_preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_preset_reg1(0),
      R => clear
    );
\rxeq_preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_preset_reg1(1),
      R => clear
    );
\rxeq_preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_preset_reg1(2),
      R => clear
    );
\rxeq_preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_preset_reg1(0),
      Q => rxeq_preset_reg2(0),
      R => clear
    );
\rxeq_preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_preset_reg1(1),
      Q => rxeq_preset_reg2(1),
      R => clear
    );
\rxeq_preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_preset_reg1(2),
      Q => rxeq_preset_reg2(2),
      R => clear
    );
\rxeq_preset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxeq_preset[0]_i_1\,
      Q => rxeq_preset(0),
      R => clear
    );
\rxeq_preset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxeq_preset[1]_i_1\,
      Q => rxeq_preset(1),
      R => clear
    );
\rxeq_preset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxeq_preset[2]_i_1\,
      Q => rxeq_preset(2),
      R => clear
    );
rxeq_preset_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      O => n_0_rxeq_preset_valid_i_1
    );
rxeq_preset_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_0_rxeq_preset_valid_i_1,
      Q => rxeq_preset_valid,
      R => clear
    );
rxeq_scan_i: entity work.v7_pciev7_pcie_rxeq_scan_37
    port map (
      D(2) => n_1_rxeq_scan_i,
      D(1) => n_2_rxeq_scan_i,
      D(0) => n_3_rxeq_scan_i,
      I1 => I1,
      I10 => \n_0_FSM_onehot_fsm_rx[5]_i_2\,
      I11 => n_0_rxeq_new_txcoeff_req_i_2,
      I12 => \n_0_FSM_onehot_fsm_rx[6]_i_8\,
      I13 => \^o1\,
      I14(2 downto 0) => rxeq_preset(2 downto 0),
      I15(3 downto 0) => rxeq_txpreset(3 downto 0),
      I16(17 downto 0) => rxeq_txcoeff(17 downto 0),
      I17(5) => \n_0_rxeq_fs_reg[5]\,
      I17(4) => \n_0_rxeq_fs_reg[4]\,
      I17(3) => \n_0_rxeq_fs_reg[3]\,
      I17(2) => \n_0_rxeq_fs_reg[2]\,
      I17(1) => \n_0_rxeq_fs_reg[1]\,
      I17(0) => \n_0_rxeq_fs_reg[0]\,
      I18(5 downto 0) => rxeq_lf(5 downto 0),
      I2 => n_0_rxeq_adapt_done_reg_reg,
      I3 => \n_0_rxeq_lf[5]_i_3\,
      I4 => \n_0_FSM_onehot_fsm_rx[6]_i_5\,
      I5 => \n_0_FSM_onehot_fsm_rx[6]_i_4\,
      I6 => \n_0_FSM_onehot_fsm_rx[6]_i_3\,
      I7 => n_0_rxeq_adapt_done_reg_i_4,
      I8 => n_0_rxeq_adapt_done_reg_i_5,
      I9 => \n_0_FSM_onehot_fsm_rx[6]_i_2\,
      O1 => n_0_rxeq_scan_i,
      O2 => n_4_rxeq_scan_i,
      O3 => n_5_rxeq_scan_i,
      Q(3) => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      Q(2) => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      Q(1) => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      Q(0) => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      clear => clear,
      \out\(1 downto 0) => rxeq_control_reg2(1 downto 0),
      rxeq_adapt_done => rxeq_adapt_done,
      rxeq_new_txcoeff_req => rxeq_new_txcoeff_req,
      rxeq_preset_valid => rxeq_preset_valid
    );
\rxeq_txcoeff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(6),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txcoeff[0]_i_1\
    );
\rxeq_txcoeff[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(16),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txcoeff[10]_i_1\
    );
\rxeq_txcoeff[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(17),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txcoeff[11]_i_1\
    );
\rxeq_txcoeff[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(0),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txcoeff[12]_i_1\
    );
\rxeq_txcoeff[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(1),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txcoeff[13]_i_1\
    );
\rxeq_txcoeff[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(2),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txcoeff[14]_i_1\
    );
\rxeq_txcoeff[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(3),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txcoeff[15]_i_1\
    );
\rxeq_txcoeff[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(4),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txcoeff[16]_i_1\
    );
\rxeq_txcoeff[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(5),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txcoeff[17]_i_1\
    );
\rxeq_txcoeff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(7),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txcoeff[1]_i_1\
    );
\rxeq_txcoeff[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(8),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txcoeff[2]_i_1\
    );
\rxeq_txcoeff[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(9),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txcoeff[3]_i_1\
    );
\rxeq_txcoeff[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(10),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txcoeff[4]_i_1\
    );
\rxeq_txcoeff[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(11),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txcoeff[5]_i_1\
    );
\rxeq_txcoeff[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(12),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txcoeff[6]_i_1\
    );
\rxeq_txcoeff[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(13),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txcoeff[7]_i_1\
    );
\rxeq_txcoeff[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(14),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txcoeff[8]_i_1\
    );
\rxeq_txcoeff[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(15),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txcoeff[9]_i_1\
    );
\rxeq_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txcoeff[0]_i_1\,
      Q => rxeq_txcoeff(0),
      R => clear
    );
\rxeq_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txcoeff[10]_i_1\,
      Q => rxeq_txcoeff(10),
      R => clear
    );
\rxeq_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txcoeff[11]_i_1\,
      Q => rxeq_txcoeff(11),
      R => clear
    );
\rxeq_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txcoeff[12]_i_1\,
      Q => rxeq_txcoeff(12),
      R => clear
    );
\rxeq_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txcoeff[13]_i_1\,
      Q => rxeq_txcoeff(13),
      R => clear
    );
\rxeq_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txcoeff[14]_i_1\,
      Q => rxeq_txcoeff(14),
      R => clear
    );
\rxeq_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txcoeff[15]_i_1\,
      Q => rxeq_txcoeff(15),
      R => clear
    );
\rxeq_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txcoeff[16]_i_1\,
      Q => rxeq_txcoeff(16),
      R => clear
    );
\rxeq_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txcoeff[17]_i_1\,
      Q => rxeq_txcoeff(17),
      R => clear
    );
\rxeq_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txcoeff[1]_i_1\,
      Q => rxeq_txcoeff(1),
      R => clear
    );
\rxeq_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txcoeff[2]_i_1\,
      Q => rxeq_txcoeff(2),
      R => clear
    );
\rxeq_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txcoeff[3]_i_1\,
      Q => rxeq_txcoeff(3),
      R => clear
    );
\rxeq_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txcoeff[4]_i_1\,
      Q => rxeq_txcoeff(4),
      R => clear
    );
\rxeq_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txcoeff[5]_i_1\,
      Q => rxeq_txcoeff(5),
      R => clear
    );
\rxeq_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txcoeff[6]_i_1\,
      Q => rxeq_txcoeff(6),
      R => clear
    );
\rxeq_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txcoeff[7]_i_1\,
      Q => rxeq_txcoeff(7),
      R => clear
    );
\rxeq_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txcoeff[8]_i_1\,
      Q => rxeq_txcoeff(8),
      R => clear
    );
\rxeq_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txcoeff[9]_i_1\,
      Q => rxeq_txcoeff(9),
      R => clear
    );
\rxeq_txpreset[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txpreset_reg2(0),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txpreset[0]_i_1\
    );
\rxeq_txpreset[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txpreset_reg2(1),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txpreset[1]_i_1\
    );
\rxeq_txpreset[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txpreset_reg2(2),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txpreset[2]_i_1\
    );
\rxeq_txpreset[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8FFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I4 => \n_0_rxeq_txpreset[3]_i_3\,
      O => \n_0_rxeq_txpreset[3]_i_1\
    );
\rxeq_txpreset[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txpreset_reg2(3),
      I3 => \n_0_rxeq_txpreset[3]_i_4\,
      O => \n_0_rxeq_txpreset[3]_i_2\
    );
\rxeq_txpreset[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000010003FFFC"
    )
    port map (
      I0 => rxeq_control_reg2(1),
      I1 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      O => \n_0_rxeq_txpreset[3]_i_3\
    );
\rxeq_txpreset[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      O => \n_0_rxeq_txpreset[3]_i_4\
    );
\rxeq_txpreset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_txpreset_reg1(0),
      R => clear
    );
\rxeq_txpreset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_txpreset_reg1(1),
      R => clear
    );
\rxeq_txpreset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_txpreset_reg1(2),
      R => clear
    );
\rxeq_txpreset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_txpreset_reg1(3),
      R => clear
    );
\rxeq_txpreset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_txpreset_reg1(0),
      Q => rxeq_txpreset_reg2(0),
      R => clear
    );
\rxeq_txpreset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_txpreset_reg1(1),
      Q => rxeq_txpreset_reg2(1),
      R => clear
    );
\rxeq_txpreset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_txpreset_reg1(2),
      Q => rxeq_txpreset_reg2(2),
      R => clear
    );
\rxeq_txpreset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_txpreset_reg1(3),
      Q => rxeq_txpreset_reg2(3),
      R => clear
    );
\rxeq_txpreset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txpreset[0]_i_1\,
      Q => rxeq_txpreset(0),
      R => clear
    );
\rxeq_txpreset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txpreset[1]_i_1\,
      Q => rxeq_txpreset(1),
      R => clear
    );
\rxeq_txpreset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txpreset[2]_i_1\,
      Q => rxeq_txpreset(2),
      R => clear
    );
\rxeq_txpreset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1\,
      D => \n_0_rxeq_txpreset[3]_i_2\,
      Q => rxeq_txpreset(3),
      R => clear
    );
rxeq_user_en_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_en_reg1,
      R => clear
    );
rxeq_user_en_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_en_reg1,
      Q => rxeq_user_en_reg2,
      R => clear
    );
rxeq_user_mode_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_mode_reg1,
      R => clear
    );
rxeq_user_mode_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_mode_reg1,
      Q => rxeq_user_mode_reg2,
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(0),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(10),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(11),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(12),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(13),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(14),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(15),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(16),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(17),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(1),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(2),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(3),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(4),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(5),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(6),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(7),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(8),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(9),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(0),
      Q => rxeq_user_txcoeff_reg2(0),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(10),
      Q => rxeq_user_txcoeff_reg2(10),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(11),
      Q => rxeq_user_txcoeff_reg2(11),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(12),
      Q => rxeq_user_txcoeff_reg2(12),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(13),
      Q => rxeq_user_txcoeff_reg2(13),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(14),
      Q => rxeq_user_txcoeff_reg2(14),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(15),
      Q => rxeq_user_txcoeff_reg2(15),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(16),
      Q => rxeq_user_txcoeff_reg2(16),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(17),
      Q => rxeq_user_txcoeff_reg2(17),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(1),
      Q => rxeq_user_txcoeff_reg2(1),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(2),
      Q => rxeq_user_txcoeff_reg2(2),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(3),
      Q => rxeq_user_txcoeff_reg2(3),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(4),
      Q => rxeq_user_txcoeff_reg2(4),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(5),
      Q => rxeq_user_txcoeff_reg2(5),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(6),
      Q => rxeq_user_txcoeff_reg2(6),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(7),
      Q => rxeq_user_txcoeff_reg2(7),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(8),
      Q => rxeq_user_txcoeff_reg2(8),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(9),
      Q => rxeq_user_txcoeff_reg2(9),
      R => clear
    );
\txeq_control_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_control_reg1(0),
      R => clear
    );
\txeq_control_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_control_reg1(1),
      R => clear
    );
\txeq_control_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_control_reg1(0),
      Q => txeq_control_reg2(0),
      R => clear
    );
\txeq_control_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_control_reg1(1),
      Q => txeq_control_reg2(1),
      R => clear
    );
\txeq_deemph_reg1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(0),
      S => clear
    );
\txeq_deemph_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(1),
      R => clear
    );
\txeq_deemph_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(2),
      R => clear
    );
\txeq_deemph_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(3),
      R => clear
    );
\txeq_deemph_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(4),
      R => clear
    );
\txeq_deemph_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(5),
      R => clear
    );
\txeq_deemph_reg2_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_deemph_reg1(0),
      Q => txeq_deemph_reg2(0),
      S => clear
    );
\txeq_deemph_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_deemph_reg1(1),
      Q => txeq_deemph_reg2(1),
      R => clear
    );
\txeq_deemph_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_deemph_reg1(2),
      Q => txeq_deemph_reg2(2),
      R => clear
    );
\txeq_deemph_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_deemph_reg1(3),
      Q => txeq_deemph_reg2(3),
      R => clear
    );
\txeq_deemph_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_deemph_reg1(4),
      Q => txeq_deemph_reg2(4),
      R => clear
    );
\txeq_deemph_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_deemph_reg1(5),
      Q => txeq_deemph_reg2(5),
      R => clear
    );
\txeq_preset[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => txeq_preset_reg2(1),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[0]_i_1\
    );
\txeq_preset[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBEBAB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      I4 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[10]_i_1\
    );
\txeq_preset[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBEAAB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      I4 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[11]_i_1\
    );
\txeq_preset[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000027E"
    )
    port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[12]_i_1\
    );
\txeq_preset[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001004"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[13]_i_1\
    );
\txeq_preset[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000140"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(0),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[14]_i_1\
    );
\txeq_preset[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(1),
      O => \n_0_txeq_preset[15]_i_1__2\
    );
\txeq_preset[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => clear,
      O => \n_0_txeq_preset[16]_i_1\
    );
\txeq_preset[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
    port map (
      I0 => clear,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => n_0_txeq_preset_done_i_2,
      O => \n_0_txeq_preset[17]_i_1\
    );
\txeq_preset[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAEABB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      I4 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[17]_i_2\
    );
\txeq_preset[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000120"
    )
    port map (
      I0 => txeq_preset_reg2(1),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[1]_i_1\
    );
\txeq_preset[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => clear,
      O => \n_0_txeq_preset[2]_i_1\
    );
\txeq_preset[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000005E0"
    )
    port map (
      I0 => txeq_preset_reg2(1),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[3]_i_1\
    );
\txeq_preset[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001040"
    )
    port map (
      I0 => txeq_preset_reg2(3),
      I1 => txeq_preset_reg2(2),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(0),
      I4 => clear,
      O => \n_0_txeq_preset[7]_i_1\
    );
\txeq_preset[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBAEFB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(0),
      I3 => txeq_preset_reg2(2),
      I4 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[8]_i_1\
    );
\txeq_preset[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBEEAB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      I4 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[9]_i_1\
    );
txeq_preset_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I3 => n_0_txeq_preset_done_i_2,
      I4 => clear,
      O => n_0_txeq_preset_done_i_1
    );
txeq_preset_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => n_0_txeq_preset_done_i_2
    );
txeq_preset_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_0_txeq_preset_done_i_1,
      Q => txeq_preset_done,
      R => \<const0>\
    );
\txeq_preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_preset_reg1(0),
      R => clear
    );
\txeq_preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_preset_reg1(1),
      R => clear
    );
\txeq_preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_preset_reg1(2),
      R => clear
    );
\txeq_preset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_preset_reg1(3),
      R => clear
    );
\txeq_preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_preset_reg1(0),
      Q => txeq_preset_reg2(0),
      R => clear
    );
\txeq_preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_preset_reg1(1),
      Q => txeq_preset_reg2(1),
      R => clear
    );
\txeq_preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_preset_reg1(2),
      Q => txeq_preset_reg2(2),
      R => clear
    );
\txeq_preset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_preset_reg1(3),
      Q => txeq_preset_reg2(3),
      R => clear
    );
\txeq_preset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[0]_i_1\,
      Q => txeq_preset(0),
      R => \<const0>\
    );
\txeq_preset_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[10]_i_1\,
      Q => txeq_preset(10),
      R => \<const0>\
    );
\txeq_preset_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[11]_i_1\,
      Q => txeq_preset(11),
      R => \<const0>\
    );
\txeq_preset_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[12]_i_1\,
      Q => txeq_preset(12),
      R => \<const0>\
    );
\txeq_preset_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[13]_i_1\,
      Q => txeq_preset(13),
      R => \<const0>\
    );
\txeq_preset_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[14]_i_1\,
      Q => txeq_preset(14),
      R => \<const0>\
    );
\txeq_preset_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[15]_i_1__2\,
      Q => txeq_preset(15),
      R => \<const0>\
    );
\txeq_preset_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[16]_i_1\,
      Q => txeq_preset(16),
      R => \<const0>\
    );
\txeq_preset_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[17]_i_2\,
      Q => txeq_preset(17),
      R => \<const0>\
    );
\txeq_preset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[1]_i_1\,
      Q => txeq_preset(1),
      R => \<const0>\
    );
\txeq_preset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[2]_i_1\,
      Q => txeq_preset(2),
      R => \<const0>\
    );
\txeq_preset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[3]_i_1\,
      Q => txeq_preset(3),
      R => \<const0>\
    );
\txeq_preset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[7]_i_1\,
      Q => txeq_preset(7),
      R => \<const0>\
    );
\txeq_preset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[8]_i_1\,
      Q => txeq_preset(8),
      R => \<const0>\
    );
\txeq_preset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1\,
      D => \n_0_txeq_preset[9]_i_1\,
      Q => txeq_preset(9),
      R => \<const0>\
    );
\txeq_txcoeff[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
    port map (
      I0 => txeq_txcoeff(6),
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => txeq_preset(0),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I4 => data2(0),
      I5 => \n_0_txeq_txcoeff[18]_i_6\,
      O => \n_0_txeq_txcoeff[0]_i_1\
    );
\txeq_txcoeff[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[7]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => txeq_txcoeff(6),
      O => data2(0)
    );
\txeq_txcoeff[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[16]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => txeq_preset(10),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I4 => \n_0_txeq_txcoeff[10]_i_2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6\,
      O => \n_0_txeq_txcoeff[10]_i_1\
    );
\txeq_txcoeff[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[9]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => \n_0_txeq_txcoeff_reg[17]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[16]\,
      O => \n_0_txeq_txcoeff[10]_i_2\
    );
\txeq_txcoeff[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[17]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => txeq_preset(11),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I4 => \n_0_txeq_txcoeff[11]_i_2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6\,
      O => \n_0_txeq_txcoeff[11]_i_1\
    );
\txeq_txcoeff[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[10]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => \n_0_txeq_txcoeff_reg[18]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[17]\,
      O => \n_0_txeq_txcoeff[11]_i_2\
    );
\txeq_txcoeff[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[18]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => txeq_preset(12),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I4 => \n_0_txeq_txcoeff[12]_i_2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6\,
      O => \n_0_txeq_txcoeff[12]_i_1\
    );
\txeq_txcoeff[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[11]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => txeq_deemph_reg2(0),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[18]\,
      O => \n_0_txeq_txcoeff[12]_i_2\
    );
\txeq_txcoeff[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_deemph_reg2(0),
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => txeq_preset(13),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I4 => \n_0_txeq_txcoeff[13]_i_2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6\,
      O => \n_0_txeq_txcoeff[13]_i_1\
    );
\txeq_txcoeff[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[12]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => txeq_deemph_reg2(1),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_deemph_reg2(0),
      O => \n_0_txeq_txcoeff[13]_i_2\
    );
\txeq_txcoeff[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_deemph_reg2(1),
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => txeq_preset(14),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I4 => \n_0_txeq_txcoeff[14]_i_2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6\,
      O => \n_0_txeq_txcoeff[14]_i_1\
    );
\txeq_txcoeff[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => txeq_txcoeff(13),
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => txeq_deemph_reg2(2),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_deemph_reg2(1),
      O => \n_0_txeq_txcoeff[14]_i_2\
    );
\txeq_txcoeff[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_deemph_reg2(2),
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => txeq_preset(15),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I4 => \n_0_txeq_txcoeff[15]_i_2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6\,
      O => \n_0_txeq_txcoeff[15]_i_1\
    );
\txeq_txcoeff[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[14]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => txeq_deemph_reg2(3),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_deemph_reg2(2),
      O => \n_0_txeq_txcoeff[15]_i_2\
    );
\txeq_txcoeff[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_deemph_reg2(3),
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => txeq_preset(16),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I4 => \n_0_txeq_txcoeff[16]_i_2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6\,
      O => \n_0_txeq_txcoeff[16]_i_1\
    );
\txeq_txcoeff[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[15]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => txeq_deemph_reg2(4),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_deemph_reg2(3),
      O => \n_0_txeq_txcoeff[16]_i_2\
    );
\txeq_txcoeff[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_deemph_reg2(4),
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => txeq_preset(17),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I4 => \n_0_txeq_txcoeff[17]_i_2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6\,
      O => \n_0_txeq_txcoeff[17]_i_1\
    );
\txeq_txcoeff[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[16]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => txeq_deemph_reg2(5),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_deemph_reg2(4),
      O => \n_0_txeq_txcoeff[17]_i_2\
    );
\txeq_txcoeff[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAA5DFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I1 => txeq_control_reg2(1),
      I2 => txeq_control_reg2(0),
      I3 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I5 => \n_0_txeq_txcoeff[18]_i_3\,
      O => \n_0_txeq_txcoeff[18]_i_1\
    );
\txeq_txcoeff[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A4E40444"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[18]_i_4\,
      I1 => txeq_deemph_reg2(5),
      I2 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I3 => \n_0_txeq_txcoeff[18]_i_5\,
      I4 => \n_0_txeq_txcoeff_reg[17]\,
      I5 => \n_0_txeq_txcoeff[18]_i_6\,
      O => \n_0_txeq_txcoeff[18]_i_2\
    );
\txeq_txcoeff[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      O => \n_0_txeq_txcoeff[18]_i_3\
    );
\txeq_txcoeff[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000016"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      O => \n_0_txeq_txcoeff[18]_i_4\
    );
\txeq_txcoeff[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[18]_i_5\
    );
\txeq_txcoeff[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_txeq_txcoeff[18]_i_6\
    );
\txeq_txcoeff[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[7]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => txeq_preset(1),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I4 => \n_0_txeq_txcoeff[1]_i_2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6\,
      O => \n_0_txeq_txcoeff[1]_i_1\
    );
\txeq_txcoeff[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[0]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => \n_0_txeq_txcoeff_reg[8]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[7]\,
      O => \n_0_txeq_txcoeff[1]_i_2\
    );
\txeq_txcoeff[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[8]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => txeq_preset(2),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I4 => \n_0_txeq_txcoeff[2]_i_2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6\,
      O => \n_0_txeq_txcoeff[2]_i_1\
    );
\txeq_txcoeff[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[1]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => \n_0_txeq_txcoeff_reg[9]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[8]\,
      O => \n_0_txeq_txcoeff[2]_i_2\
    );
\txeq_txcoeff[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[9]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => txeq_preset(3),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I4 => \n_0_txeq_txcoeff[3]_i_2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6\,
      O => \n_0_txeq_txcoeff[3]_i_1\
    );
\txeq_txcoeff[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[2]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => \n_0_txeq_txcoeff_reg[10]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[9]\,
      O => \n_0_txeq_txcoeff[3]_i_2\
    );
\txeq_txcoeff[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[18]_i_4\,
      I1 => \n_0_txeq_txcoeff_reg[10]\,
      I2 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I3 => \n_0_txeq_txcoeff[4]_i_2\,
      I4 => \n_0_txeq_txcoeff_reg[3]\,
      I5 => \n_0_txeq_txcoeff[18]_i_6\,
      O => \n_0_txeq_txcoeff[4]_i_1\
    );
\txeq_txcoeff[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[11]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => \n_0_txeq_txcoeff_reg[10]\,
      O => \n_0_txeq_txcoeff[4]_i_2\
    );
\txeq_txcoeff[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[18]_i_4\,
      I1 => \n_0_txeq_txcoeff_reg[11]\,
      I2 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I3 => \n_0_txeq_txcoeff[5]_i_2\,
      I4 => \n_0_txeq_txcoeff_reg[4]\,
      I5 => \n_0_txeq_txcoeff[18]_i_6\,
      O => \n_0_txeq_txcoeff[5]_i_1\
    );
\txeq_txcoeff[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[12]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => \n_0_txeq_txcoeff_reg[11]\,
      O => \n_0_txeq_txcoeff[5]_i_2\
    );
\txeq_txcoeff[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[18]_i_4\,
      I1 => \n_0_txeq_txcoeff_reg[12]\,
      I2 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I3 => \n_0_txeq_txcoeff[6]_i_2\,
      I4 => \n_0_txeq_txcoeff_reg[5]\,
      I5 => \n_0_txeq_txcoeff[18]_i_6\,
      O => \n_0_txeq_txcoeff[6]_i_1\
    );
\txeq_txcoeff[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => txeq_txcoeff(13),
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => \n_0_txeq_txcoeff_reg[12]\,
      O => \n_0_txeq_txcoeff[6]_i_2\
    );
\txeq_txcoeff[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_txcoeff(13),
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => txeq_preset(7),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I4 => \n_0_txeq_txcoeff[7]_i_2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6\,
      O => \n_0_txeq_txcoeff[7]_i_1\
    );
\txeq_txcoeff[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => txeq_txcoeff(6),
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => \n_0_txeq_txcoeff_reg[14]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_txcoeff(13),
      O => \n_0_txeq_txcoeff[7]_i_2\
    );
\txeq_txcoeff[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[14]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => txeq_preset(8),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I4 => \n_0_txeq_txcoeff[8]_i_2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6\,
      O => \n_0_txeq_txcoeff[8]_i_1\
    );
\txeq_txcoeff[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[7]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => \n_0_txeq_txcoeff_reg[15]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[14]\,
      O => \n_0_txeq_txcoeff[8]_i_2\
    );
\txeq_txcoeff[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[15]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => txeq_preset(9),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2\,
      I4 => \n_0_txeq_txcoeff[9]_i_2\,
      I5 => \n_0_txeq_txcoeff[18]_i_6\,
      O => \n_0_txeq_txcoeff[9]_i_1\
    );
\txeq_txcoeff[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[8]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4\,
      I2 => \n_0_txeq_txcoeff_reg[16]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[15]\,
      O => \n_0_txeq_txcoeff[9]_i_2\
    );
\txeq_txcoeff_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000AA2000"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt[1]_i_2\,
      I1 => txeq_control_reg2(0),
      I2 => txeq_control_reg2(1),
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I5 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      O => \n_0_txeq_txcoeff_cnt[0]_i_1\
    );
\txeq_txcoeff_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080800"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt[1]_i_2\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      O => \n_0_txeq_txcoeff_cnt[1]_i_1\
    );
\txeq_txcoeff_cnt[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      O => \n_0_txeq_txcoeff_cnt[1]_i_2\
    );
\txeq_txcoeff_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txeq_txcoeff_cnt[0]_i_1\,
      Q => \n_0_txeq_txcoeff_cnt_reg[0]\,
      R => clear
    );
\txeq_txcoeff_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txeq_txcoeff_cnt[1]_i_1\,
      Q => \n_0_txeq_txcoeff_cnt_reg[1]\,
      R => clear
    );
\txeq_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[0]_i_1\,
      Q => \n_0_txeq_txcoeff_reg[0]\,
      R => clear
    );
\txeq_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[10]_i_1\,
      Q => \n_0_txeq_txcoeff_reg[10]\,
      R => clear
    );
\txeq_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[11]_i_1\,
      Q => \n_0_txeq_txcoeff_reg[11]\,
      R => clear
    );
\txeq_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[12]_i_1\,
      Q => \n_0_txeq_txcoeff_reg[12]\,
      R => clear
    );
\txeq_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[13]_i_1\,
      Q => txeq_txcoeff(13),
      R => clear
    );
\txeq_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[14]_i_1\,
      Q => \n_0_txeq_txcoeff_reg[14]\,
      R => clear
    );
\txeq_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[15]_i_1\,
      Q => \n_0_txeq_txcoeff_reg[15]\,
      R => clear
    );
\txeq_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[16]_i_1\,
      Q => \n_0_txeq_txcoeff_reg[16]\,
      R => clear
    );
\txeq_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[17]_i_1\,
      Q => \n_0_txeq_txcoeff_reg[17]\,
      R => clear
    );
\txeq_txcoeff_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[18]_i_2\,
      Q => \n_0_txeq_txcoeff_reg[18]\,
      R => clear
    );
\txeq_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[1]_i_1\,
      Q => \n_0_txeq_txcoeff_reg[1]\,
      R => clear
    );
\txeq_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[2]_i_1\,
      Q => \n_0_txeq_txcoeff_reg[2]\,
      R => clear
    );
\txeq_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[3]_i_1\,
      Q => \n_0_txeq_txcoeff_reg[3]\,
      R => clear
    );
\txeq_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[4]_i_1\,
      Q => \n_0_txeq_txcoeff_reg[4]\,
      R => clear
    );
\txeq_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[5]_i_1\,
      Q => \n_0_txeq_txcoeff_reg[5]\,
      R => clear
    );
\txeq_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[6]_i_1\,
      Q => txeq_txcoeff(6),
      R => clear
    );
\txeq_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[7]_i_1\,
      Q => \n_0_txeq_txcoeff_reg[7]\,
      R => clear
    );
\txeq_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[8]_i_1\,
      Q => \n_0_txeq_txcoeff_reg[8]\,
      R => clear
    );
\txeq_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1\,
      D => \n_0_txeq_txcoeff[9]_i_1\,
      Q => \n_0_txeq_txcoeff_reg[9]\,
      R => clear
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pipe_eq_27 is
  port (
    TXPRECURSOR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    TXMAINCURSOR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    TXPOSTCURSOR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O1 : out STD_LOGIC;
    clear : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_pipe_eq_27 : entity is "v7_pcie_pipe_eq";
end v7_pciev7_pcie_pipe_eq_27;

architecture STRUCTURE of v7_pciev7_pcie_pipe_eq_27 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal data2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gen3_reg1 : STD_LOGIC;
  signal gen3_reg2 : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_5__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_6__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_7__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_8__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_5__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[6]\ : STD_LOGIC;
  signal \n_0_rxeq_adapt_done_reg_i_4__0\ : STD_LOGIC;
  signal \n_0_rxeq_adapt_done_reg_i_5__0\ : STD_LOGIC;
  signal n_0_rxeq_adapt_done_reg_reg : STD_LOGIC;
  signal \n_0_rxeq_cnt[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_cnt[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_rxeq_cnt[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_cnt[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_cnt[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_rxeq_fs[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_fs[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_fs[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_fs[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_fs[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_fs[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_fs[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_rxeq_fs[5]_i_3__0\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[0]\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[1]\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[2]\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[3]\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[4]\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[5]\ : STD_LOGIC;
  signal \n_0_rxeq_lf[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_lf[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_lf[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_lf[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_lf[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_3__0\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_4__0\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_5__0\ : STD_LOGIC;
  signal \n_0_rxeq_new_txcoeff_req_i_2__0\ : STD_LOGIC;
  signal \n_0_rxeq_preset[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_preset[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_preset[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_preset[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_rxeq_preset[2]_i_3__0\ : STD_LOGIC;
  signal \n_0_rxeq_preset_valid_i_1__0\ : STD_LOGIC;
  signal n_0_rxeq_scan_i : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[17]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[15]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[17]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[17]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset_done_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset_done_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[10]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[13]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[14]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[16]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[17]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[17]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_3__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_4__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_5__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_6__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[9]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[0]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[10]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[11]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[12]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[14]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[15]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[16]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[17]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[18]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[1]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[2]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[3]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[4]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[5]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[7]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[8]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[9]\ : STD_LOGIC;
  signal n_1_rxeq_scan_i : STD_LOGIC;
  signal n_2_rxeq_scan_i : STD_LOGIC;
  signal n_3_rxeq_scan_i : STD_LOGIC;
  signal n_4_rxeq_scan_i : STD_LOGIC;
  signal n_5_rxeq_scan_i : STD_LOGIC;
  signal rxeq_adapt_done : STD_LOGIC;
  signal rxeq_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_control_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxeq_control_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxeq_lf : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_lffs_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_lffs_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_new_txcoeff_req : STD_LOGIC;
  signal rxeq_preset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_reg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_reg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_valid : STD_LOGIC;
  signal rxeq_txcoeff : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal rxeq_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_txpreset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_txpreset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_user_en_reg1 : STD_LOGIC;
  signal rxeq_user_en_reg2 : STD_LOGIC;
  signal rxeq_user_mode_reg1 : STD_LOGIC;
  signal rxeq_user_mode_reg2 : STD_LOGIC;
  signal rxeq_user_txcoeff_reg1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal rxeq_user_txcoeff_reg2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txeq_control_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txeq_control_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txeq_deemph_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal txeq_deemph_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal txeq_preset : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txeq_preset_done : STD_LOGIC;
  signal txeq_preset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txeq_preset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txeq_txcoeff : STD_LOGIC_VECTOR ( 13 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm_rx[3]_i_2__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm_rx[5]_i_2__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm_tx[6]_i_4__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm_tx[6]_i_5__0\ : label is "soft_lutpair95";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of gen3_reg1_reg : label is true;
  attribute ASYNC_REG of gen3_reg2_reg : label is true;
  attribute SOFT_HLUTNM of \rxeq_adapt_done_reg_i_4__0\ : label is "soft_lutpair101";
  attribute ASYNC_REG of \rxeq_control_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_control_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_control_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_control_reg2_reg[1]\ : label is true;
  attribute SOFT_HLUTNM of \rxeq_lf[5]_i_4__0\ : label is "soft_lutpair91";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[4]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[5]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[4]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[5]\ : label is true;
  attribute SOFT_HLUTNM of \rxeq_preset[2]_i_2__0\ : label is "soft_lutpair91";
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[2]\ : label is true;
  attribute SOFT_HLUTNM of \rxeq_txcoeff[0]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[10]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[11]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[1]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[2]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[3]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[4]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[5]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[6]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[7]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[8]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[9]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \rxeq_txpreset[3]_i_4__0\ : label is "soft_lutpair101";
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of rxeq_user_en_reg1_reg : label is true;
  attribute ASYNC_REG of rxeq_user_en_reg2_reg : label is true;
  attribute ASYNC_REG of rxeq_user_mode_reg1_reg : label is true;
  attribute ASYNC_REG of rxeq_user_mode_reg2_reg : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[10]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[11]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[12]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[13]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[14]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[15]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[16]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[17]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[4]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[5]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[6]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[7]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[8]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[9]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[10]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[11]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[12]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[13]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[14]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[15]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[16]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[17]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[4]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[5]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[6]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[7]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[8]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[9]\ : label is true;
  attribute ASYNC_REG of \txeq_control_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_control_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_control_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_control_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[4]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[5]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[4]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[5]\ : label is true;
  attribute SOFT_HLUTNM of \txeq_preset_done_i_1__0\ : label is "soft_lutpair93";
  attribute ASYNC_REG of \txeq_preset_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg2_reg[3]\ : label is true;
  attribute SOFT_HLUTNM of \txeq_txcoeff[18]_i_3__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \txeq_txcoeff[18]_i_5__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \txeq_txcoeff[5]_i_2__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \txeq_txcoeff[6]_i_2__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \txeq_txcoeff_cnt[1]_i_1__0\ : label is "soft_lutpair92";
begin
  O1 <= \^o1\;
\FSM_onehot_fsm_rx[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22232226"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx[6]_i_3__0\,
      I1 => \n_0_FSM_onehot_fsm_rx[6]_i_4__0\,
      I2 => rxeq_control_reg2(0),
      I3 => rxeq_control_reg2(1),
      I4 => \n_0_FSM_onehot_fsm_rx[6]_i_5__0\,
      O => \n_0_FSM_onehot_fsm_rx[1]_i_1__0\
    );
\FSM_onehot_fsm_rx[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05000C00"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx[3]_i_2__0\,
      I1 => rxeq_control_reg2(1),
      I2 => \n_0_FSM_onehot_fsm_rx[6]_i_5__0\,
      I3 => \n_0_FSM_onehot_fsm_rx[6]_i_4__0\,
      I4 => \n_0_FSM_onehot_fsm_rx[6]_i_3__0\,
      O => \n_0_FSM_onehot_fsm_rx[3]_i_1__0\
    );
\FSM_onehot_fsm_rx[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => rxeq_cnt(2),
      I1 => rxeq_cnt(1),
      I2 => rxeq_cnt(0),
      O => \n_0_FSM_onehot_fsm_rx[3]_i_2__0\
    );
\FSM_onehot_fsm_rx[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F04000000000000"
    )
    port map (
      I0 => rxeq_cnt(2),
      I1 => rxeq_cnt(1),
      I2 => rxeq_cnt(0),
      I3 => \n_0_FSM_onehot_fsm_rx[6]_i_5__0\,
      I4 => \n_0_FSM_onehot_fsm_rx[6]_i_4__0\,
      I5 => \n_0_FSM_onehot_fsm_rx[6]_i_3__0\,
      O => \n_0_FSM_onehot_fsm_rx[4]_i_1__0\
    );
\FSM_onehot_fsm_rx[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => rxeq_cnt(2),
      I1 => rxeq_cnt(1),
      I2 => rxeq_cnt(0),
      O => \n_0_FSM_onehot_fsm_rx[5]_i_2__0\
    );
\FSM_onehot_fsm_rx[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rxeq_control_reg2(1),
      I1 => rxeq_control_reg2(0),
      O => \n_0_FSM_onehot_fsm_rx[6]_i_2__0\
    );
\FSM_onehot_fsm_rx[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[0]\,
      I5 => \n_0_FSM_onehot_fsm_rx[6]_i_6__0\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_3__0\
    );
\FSM_onehot_fsm_rx[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010114"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx[6]_i_7__0\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_4__0\
    );
\FSM_onehot_fsm_rx[6]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000016"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_rx[6]_i_8__0\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[0]\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_5__0\
    );
\FSM_onehot_fsm_rx[6]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_6__0\
    );
\FSM_onehot_fsm_rx[6]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[0]\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_7__0\
    );
\FSM_onehot_fsm_rx[6]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_8__0\
    );
\FSM_onehot_fsm_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_fsm_rx_reg[0]\,
      R => clear
    );
\FSM_onehot_fsm_rx_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_rx[1]_i_1__0\,
      Q => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      S => clear
    );
\FSM_onehot_fsm_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_3_rxeq_scan_i,
      Q => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      R => clear
    );
\FSM_onehot_fsm_rx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_rx[3]_i_1__0\,
      Q => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      R => clear
    );
\FSM_onehot_fsm_rx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_rx[4]_i_1__0\,
      Q => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      R => clear
    );
\FSM_onehot_fsm_rx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_2_rxeq_scan_i,
      Q => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      R => clear
    );
\FSM_onehot_fsm_rx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_1_rxeq_scan_i,
      Q => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      R => clear
    );
\FSM_onehot_fsm_tx[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E0F0E0E0E1E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I2 => \n_0_FSM_onehot_fsm_tx[6]_i_3__0\,
      I3 => txeq_control_reg2(0),
      I4 => txeq_control_reg2(1),
      I5 => \n_0_FSM_onehot_fsm_tx[6]_i_4__0\,
      O => \n_0_FSM_onehot_fsm_tx[1]_i_1__0\
    );
\FSM_onehot_fsm_tx[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10BA000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[6]_i_4__0\,
      I1 => txeq_control_reg2(1),
      I2 => txeq_control_reg2(0),
      I3 => txeq_preset_done,
      I4 => \n_0_FSM_onehot_fsm_tx[6]_i_3__0\,
      I5 => \n_0_FSM_onehot_fsm_tx[6]_i_2__0\,
      O => \n_0_FSM_onehot_fsm_tx[2]_i_1__0\
    );
\FSM_onehot_fsm_tx[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222000030330000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[3]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_tx[6]_i_4__0\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_tx[6]_i_3__0\,
      I5 => \n_0_FSM_onehot_fsm_tx[6]_i_2__0\,
      O => \n_0_FSM_onehot_fsm_tx[3]_i_1__0\
    );
\FSM_onehot_fsm_tx[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => txeq_control_reg2(1),
      I1 => txeq_control_reg2(0),
      O => \n_0_FSM_onehot_fsm_tx[3]_i_2__0\
    );
\FSM_onehot_fsm_tx[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[6]_i_4__0\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I3 => \n_0_FSM_onehot_fsm_tx[6]_i_3__0\,
      I4 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      O => \n_0_FSM_onehot_fsm_tx[4]_i_1__0\
    );
\FSM_onehot_fsm_tx[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[6]_i_4__0\,
      I1 => txeq_control_reg2(1),
      I2 => txeq_control_reg2(0),
      I3 => \n_0_FSM_onehot_fsm_tx[6]_i_3__0\,
      I4 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      O => \n_0_FSM_onehot_fsm_tx[5]_i_1__0\
    );
\FSM_onehot_fsm_tx[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFF9"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      O => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\
    );
\FSM_onehot_fsm_tx[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE000F00FE000F0"
    )
    port map (
      I0 => txeq_control_reg2(0),
      I1 => txeq_control_reg2(1),
      I2 => \n_0_FSM_onehot_fsm_tx[6]_i_2__0\,
      I3 => \n_0_FSM_onehot_fsm_tx[6]_i_3__0\,
      I4 => \n_0_FSM_onehot_fsm_tx[6]_i_4__0\,
      I5 => txeq_preset_done,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_1__0\
    );
\FSM_onehot_fsm_tx[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_2__0\
    );
\FSM_onehot_fsm_tx[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[6]_i_5__0\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_3__0\
    );
\FSM_onehot_fsm_tx[6]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0016"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I3 => \n_0_txeq_preset_done_i_2__0\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_4__0\
    );
\FSM_onehot_fsm_tx[6]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_5__0\
    );
\FSM_onehot_fsm_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      R => clear
    );
\FSM_onehot_fsm_tx_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[1]_i_1__0\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      S => clear
    );
\FSM_onehot_fsm_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[2]_i_1__0\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      R => clear
    );
\FSM_onehot_fsm_tx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[3]_i_1__0\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      R => clear
    );
\FSM_onehot_fsm_tx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[4]_i_1__0\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      R => clear
    );
\FSM_onehot_fsm_tx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[5]_i_1__0\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      R => clear
    );
\FSM_onehot_fsm_tx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[6]_i_1__0\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      R => clear
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => gen3_reg1,
      R => clear
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => gen3_reg1,
      Q => gen3_reg2,
      R => clear
    );
\gtp_channel.gtpe2_channel_i_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[17]\,
      I1 => gen3_reg2,
      O => TXPOSTCURSOR(4)
    );
\gtp_channel.gtpe2_channel_i_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[16]\,
      I1 => gen3_reg2,
      O => TXPOSTCURSOR(3)
    );
\gtp_channel.gtpe2_channel_i_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[15]\,
      I1 => gen3_reg2,
      O => TXPOSTCURSOR(2)
    );
\gtp_channel.gtpe2_channel_i_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[14]\,
      I1 => gen3_reg2,
      O => TXPOSTCURSOR(1)
    );
\gtp_channel.gtpe2_channel_i_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => txeq_txcoeff(13),
      I1 => gen3_reg2,
      O => TXPOSTCURSOR(0)
    );
\gtp_channel.gtpe2_channel_i_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[4]\,
      I1 => gen3_reg2,
      O => TXPRECURSOR(4)
    );
\gtp_channel.gtpe2_channel_i_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[3]\,
      I1 => gen3_reg2,
      O => TXPRECURSOR(3)
    );
\gtp_channel.gtpe2_channel_i_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[2]\,
      I1 => gen3_reg2,
      O => TXPRECURSOR(2)
    );
\gtp_channel.gtpe2_channel_i_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[1]\,
      I1 => gen3_reg2,
      O => TXPRECURSOR(1)
    );
\gtp_channel.gtpe2_channel_i_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[0]\,
      I1 => gen3_reg2,
      O => TXPRECURSOR(0)
    );
\gtp_channel.gtpe2_channel_i_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[12]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(6)
    );
\gtp_channel.gtpe2_channel_i_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[11]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(5)
    );
\gtp_channel.gtpe2_channel_i_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[10]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(4)
    );
\gtp_channel.gtpe2_channel_i_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[9]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(3)
    );
\gtp_channel.gtpe2_channel_i_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[8]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(2)
    );
\gtp_channel.gtpe2_channel_i_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[7]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(1)
    );
\gtp_channel.gtpe2_channel_i_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => txeq_txcoeff(6),
      I1 => gen3_reg2,
      O => TXMAINCURSOR(0)
    );
\rxeq_adapt_done_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      O => rxeq_adapt_done
    );
rxeq_adapt_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_5_rxeq_scan_i,
      Q => \^o1\,
      R => clear
    );
\rxeq_adapt_done_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      O => \n_0_rxeq_adapt_done_reg_i_4__0\
    );
\rxeq_adapt_done_reg_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_adapt_done_reg_i_5__0\
    );
rxeq_adapt_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_0_rxeq_scan_i,
      Q => n_0_rxeq_adapt_done_reg_reg,
      R => \<const0>\
    );
\rxeq_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202002800000028"
    )
    port map (
      I0 => \n_0_rxeq_cnt[0]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I3 => rxeq_cnt(0),
      I4 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I5 => rxeq_control_reg2(1),
      O => \n_0_rxeq_cnt[0]_i_1__0\
    );
\rxeq_cnt[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      O => \n_0_rxeq_cnt[0]_i_2__0\
    );
\rxeq_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => \n_0_rxeq_cnt[2]_i_2__0\,
      I1 => rxeq_cnt(1),
      I2 => rxeq_cnt(0),
      O => \n_0_rxeq_cnt[1]_i_1__0\
    );
\rxeq_cnt[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
    port map (
      I0 => \n_0_rxeq_cnt[2]_i_2__0\,
      I1 => rxeq_cnt(0),
      I2 => rxeq_cnt(1),
      I3 => rxeq_cnt(2),
      O => \n_0_rxeq_cnt[2]_i_1__0\
    );
\rxeq_cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_cnt[2]_i_2__0\
    );
\rxeq_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxeq_cnt[0]_i_1__0\,
      Q => rxeq_cnt(0),
      R => clear
    );
\rxeq_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxeq_cnt[1]_i_1__0\,
      Q => rxeq_cnt(1),
      R => clear
    );
\rxeq_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxeq_cnt[2]_i_1__0\,
      Q => rxeq_cnt(2),
      R => clear
    );
\rxeq_control_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_control_reg1(0),
      R => clear
    );
\rxeq_control_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_control_reg1(1),
      R => clear
    );
\rxeq_control_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_control_reg1(0),
      Q => rxeq_control_reg2(0),
      R => clear
    );
\rxeq_control_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_control_reg1(1),
      Q => rxeq_control_reg2(1),
      R => clear
    );
\rxeq_fs[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_rxeq_new_txcoeff_req_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => rxeq_lffs_reg2(0),
      O => \n_0_rxeq_fs[0]_i_1__0\
    );
\rxeq_fs[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_rxeq_new_txcoeff_req_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => rxeq_lffs_reg2(1),
      O => \n_0_rxeq_fs[1]_i_1__0\
    );
\rxeq_fs[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_rxeq_new_txcoeff_req_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => rxeq_lffs_reg2(2),
      O => \n_0_rxeq_fs[2]_i_1__0\
    );
\rxeq_fs[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_rxeq_new_txcoeff_req_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => rxeq_lffs_reg2(3),
      O => \n_0_rxeq_fs[3]_i_1__0\
    );
\rxeq_fs[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_rxeq_new_txcoeff_req_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => rxeq_lffs_reg2(4),
      O => \n_0_rxeq_fs[4]_i_1__0\
    );
\rxeq_fs[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I4 => \n_0_rxeq_fs[5]_i_3__0\,
      O => \n_0_rxeq_fs[5]_i_1__0\
    );
\rxeq_fs[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(5),
      I2 => \n_0_rxeq_new_txcoeff_req_i_2__0\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_fs[5]_i_2__0\
    );
\rxeq_fs[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE1FFE1E1FFE1E1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_rxeq_txpreset[3]_i_4__0\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I3 => \n_0_rxeq_preset[2]_i_2__0\,
      I4 => rxeq_control_reg2(1),
      I5 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      O => \n_0_rxeq_fs[5]_i_3__0\
    );
\rxeq_fs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_fs[5]_i_1__0\,
      D => \n_0_rxeq_fs[0]_i_1__0\,
      Q => \n_0_rxeq_fs_reg[0]\,
      R => clear
    );
\rxeq_fs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_fs[5]_i_1__0\,
      D => \n_0_rxeq_fs[1]_i_1__0\,
      Q => \n_0_rxeq_fs_reg[1]\,
      R => clear
    );
\rxeq_fs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_fs[5]_i_1__0\,
      D => \n_0_rxeq_fs[2]_i_1__0\,
      Q => \n_0_rxeq_fs_reg[2]\,
      R => clear
    );
\rxeq_fs_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_fs[5]_i_1__0\,
      D => \n_0_rxeq_fs[3]_i_1__0\,
      Q => \n_0_rxeq_fs_reg[3]\,
      R => clear
    );
\rxeq_fs_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_fs[5]_i_1__0\,
      D => \n_0_rxeq_fs[4]_i_1__0\,
      Q => \n_0_rxeq_fs_reg[4]\,
      R => clear
    );
\rxeq_fs_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_fs[5]_i_1__0\,
      D => \n_0_rxeq_fs[5]_i_2__0\,
      Q => \n_0_rxeq_fs_reg[5]\,
      R => clear
    );
\rxeq_lf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(0),
      I2 => \n_0_rxeq_new_txcoeff_req_i_2__0\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[0]_i_1__0\
    );
\rxeq_lf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(1),
      I2 => \n_0_rxeq_new_txcoeff_req_i_2__0\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[1]_i_1__0\
    );
\rxeq_lf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(2),
      I2 => \n_0_rxeq_new_txcoeff_req_i_2__0\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[2]_i_1__0\
    );
\rxeq_lf[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(3),
      I2 => \n_0_rxeq_new_txcoeff_req_i_2__0\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[3]_i_1__0\
    );
\rxeq_lf[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(4),
      I2 => \n_0_rxeq_new_txcoeff_req_i_2__0\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[4]_i_1__0\
    );
\rxeq_lf[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBBFABBBABB"
    )
    port map (
      I0 => \n_0_rxeq_lf[5]_i_3__0\,
      I1 => \n_0_rxeq_lf[5]_i_4__0\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I3 => \n_0_rxeq_lf[5]_i_5__0\,
      I4 => \n_0_FSM_onehot_fsm_rx[5]_i_2__0\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      O => \n_0_rxeq_lf[5]_i_1__0\
    );
\rxeq_lf[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(5),
      I2 => \n_0_rxeq_new_txcoeff_req_i_2__0\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[5]_i_2__0\
    );
\rxeq_lf[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      O => \n_0_rxeq_lf[5]_i_3__0\
    );
\rxeq_lf[5]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000117"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      O => \n_0_rxeq_lf[5]_i_4__0\
    );
\rxeq_lf[5]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      O => \n_0_rxeq_lf[5]_i_5__0\
    );
\rxeq_lf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_lf[5]_i_1__0\,
      D => \n_0_rxeq_lf[0]_i_1__0\,
      Q => rxeq_lf(0),
      R => clear
    );
\rxeq_lf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_lf[5]_i_1__0\,
      D => \n_0_rxeq_lf[1]_i_1__0\,
      Q => rxeq_lf(1),
      R => clear
    );
\rxeq_lf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_lf[5]_i_1__0\,
      D => \n_0_rxeq_lf[2]_i_1__0\,
      Q => rxeq_lf(2),
      R => clear
    );
\rxeq_lf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_lf[5]_i_1__0\,
      D => \n_0_rxeq_lf[3]_i_1__0\,
      Q => rxeq_lf(3),
      R => clear
    );
\rxeq_lf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_lf[5]_i_1__0\,
      D => \n_0_rxeq_lf[4]_i_1__0\,
      Q => rxeq_lf(4),
      R => clear
    );
\rxeq_lf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_lf[5]_i_1__0\,
      D => \n_0_rxeq_lf[5]_i_2__0\,
      Q => rxeq_lf(5),
      R => clear
    );
\rxeq_lffs_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(0),
      R => clear
    );
\rxeq_lffs_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(1),
      R => clear
    );
\rxeq_lffs_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(2),
      R => clear
    );
\rxeq_lffs_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(3),
      R => clear
    );
\rxeq_lffs_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(4),
      R => clear
    );
\rxeq_lffs_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(5),
      R => clear
    );
\rxeq_lffs_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(0),
      Q => rxeq_lffs_reg2(0),
      R => clear
    );
\rxeq_lffs_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(1),
      Q => rxeq_lffs_reg2(1),
      R => clear
    );
\rxeq_lffs_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(2),
      Q => rxeq_lffs_reg2(2),
      R => clear
    );
\rxeq_lffs_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(3),
      Q => rxeq_lffs_reg2(3),
      R => clear
    );
\rxeq_lffs_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(4),
      Q => rxeq_lffs_reg2(4),
      R => clear
    );
\rxeq_lffs_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(5),
      Q => rxeq_lffs_reg2(5),
      R => clear
    );
\rxeq_new_txcoeff_req_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      O => \n_0_rxeq_new_txcoeff_req_i_2__0\
    );
rxeq_new_txcoeff_req_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_4_rxeq_scan_i,
      Q => rxeq_new_txcoeff_req,
      R => clear
    );
\rxeq_preset[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060FFFF00600000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => rxeq_preset_reg2(0),
      I3 => \n_0_rxeq_preset[2]_i_2__0\,
      I4 => \n_0_rxeq_preset[2]_i_3__0\,
      I5 => rxeq_preset(0),
      O => \n_0_rxeq_preset[0]_i_1__0\
    );
\rxeq_preset[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060FFFF00600000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => rxeq_preset_reg2(1),
      I3 => \n_0_rxeq_preset[2]_i_2__0\,
      I4 => \n_0_rxeq_preset[2]_i_3__0\,
      I5 => rxeq_preset(1),
      O => \n_0_rxeq_preset[1]_i_1__0\
    );
\rxeq_preset[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060FFFF00600000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => rxeq_preset_reg2(2),
      I3 => \n_0_rxeq_preset[2]_i_2__0\,
      I4 => \n_0_rxeq_preset[2]_i_3__0\,
      I5 => rxeq_preset(2),
      O => \n_0_rxeq_preset[2]_i_1__0\
    );
\rxeq_preset[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      O => \n_0_rxeq_preset[2]_i_2__0\
    );
\rxeq_preset[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F04FFFFF"
    )
    port map (
      I0 => rxeq_control_reg2(1),
      I1 => rxeq_control_reg2(0),
      I2 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I3 => \n_0_rxeq_preset[2]_i_2__0\,
      I4 => \n_0_rxeq_lf[5]_i_4__0\,
      O => \n_0_rxeq_preset[2]_i_3__0\
    );
\rxeq_preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_preset_reg1(0),
      R => clear
    );
\rxeq_preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_preset_reg1(1),
      R => clear
    );
\rxeq_preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_preset_reg1(2),
      R => clear
    );
\rxeq_preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_preset_reg1(0),
      Q => rxeq_preset_reg2(0),
      R => clear
    );
\rxeq_preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_preset_reg1(1),
      Q => rxeq_preset_reg2(1),
      R => clear
    );
\rxeq_preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_preset_reg1(2),
      Q => rxeq_preset_reg2(2),
      R => clear
    );
\rxeq_preset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxeq_preset[0]_i_1__0\,
      Q => rxeq_preset(0),
      R => clear
    );
\rxeq_preset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxeq_preset[1]_i_1__0\,
      Q => rxeq_preset(1),
      R => clear
    );
\rxeq_preset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxeq_preset[2]_i_1__0\,
      Q => rxeq_preset(2),
      R => clear
    );
\rxeq_preset_valid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      O => \n_0_rxeq_preset_valid_i_1__0\
    );
rxeq_preset_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxeq_preset_valid_i_1__0\,
      Q => rxeq_preset_valid,
      R => clear
    );
rxeq_scan_i: entity work.v7_pciev7_pcie_rxeq_scan_36
    port map (
      D(2) => n_1_rxeq_scan_i,
      D(1) => n_2_rxeq_scan_i,
      D(0) => n_3_rxeq_scan_i,
      I1 => I1,
      I10 => \n_0_FSM_onehot_fsm_rx[5]_i_2__0\,
      I11 => \n_0_rxeq_new_txcoeff_req_i_2__0\,
      I12 => \n_0_FSM_onehot_fsm_rx[6]_i_8__0\,
      I13 => \^o1\,
      I14(2 downto 0) => rxeq_preset(2 downto 0),
      I15(3 downto 0) => rxeq_txpreset(3 downto 0),
      I16(17 downto 0) => rxeq_txcoeff(17 downto 0),
      I17(5) => \n_0_rxeq_fs_reg[5]\,
      I17(4) => \n_0_rxeq_fs_reg[4]\,
      I17(3) => \n_0_rxeq_fs_reg[3]\,
      I17(2) => \n_0_rxeq_fs_reg[2]\,
      I17(1) => \n_0_rxeq_fs_reg[1]\,
      I17(0) => \n_0_rxeq_fs_reg[0]\,
      I18(5 downto 0) => rxeq_lf(5 downto 0),
      I2 => n_0_rxeq_adapt_done_reg_reg,
      I3 => \n_0_rxeq_lf[5]_i_3__0\,
      I4 => \n_0_FSM_onehot_fsm_rx[6]_i_5__0\,
      I5 => \n_0_FSM_onehot_fsm_rx[6]_i_4__0\,
      I6 => \n_0_FSM_onehot_fsm_rx[6]_i_3__0\,
      I7 => \n_0_rxeq_adapt_done_reg_i_4__0\,
      I8 => \n_0_rxeq_adapt_done_reg_i_5__0\,
      I9 => \n_0_FSM_onehot_fsm_rx[6]_i_2__0\,
      O1 => n_0_rxeq_scan_i,
      O2 => n_4_rxeq_scan_i,
      O3 => n_5_rxeq_scan_i,
      Q(3) => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      Q(2) => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      Q(1) => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      Q(0) => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      clear => clear,
      \out\(1 downto 0) => rxeq_control_reg2(1 downto 0),
      rxeq_adapt_done => rxeq_adapt_done,
      rxeq_new_txcoeff_req => rxeq_new_txcoeff_req,
      rxeq_preset_valid => rxeq_preset_valid
    );
\rxeq_txcoeff[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(6),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txcoeff[0]_i_1__0\
    );
\rxeq_txcoeff[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(16),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txcoeff[10]_i_1__0\
    );
\rxeq_txcoeff[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(17),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txcoeff[11]_i_1__0\
    );
\rxeq_txcoeff[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(0),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txcoeff[12]_i_1__0\
    );
\rxeq_txcoeff[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(1),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txcoeff[13]_i_1__0\
    );
\rxeq_txcoeff[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(2),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txcoeff[14]_i_1__0\
    );
\rxeq_txcoeff[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(3),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txcoeff[15]_i_1__0\
    );
\rxeq_txcoeff[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(4),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txcoeff[16]_i_1__0\
    );
\rxeq_txcoeff[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(5),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txcoeff[17]_i_1__0\
    );
\rxeq_txcoeff[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(7),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txcoeff[1]_i_1__0\
    );
\rxeq_txcoeff[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(8),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txcoeff[2]_i_1__0\
    );
\rxeq_txcoeff[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(9),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txcoeff[3]_i_1__0\
    );
\rxeq_txcoeff[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(10),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txcoeff[4]_i_1__0\
    );
\rxeq_txcoeff[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(11),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txcoeff[5]_i_1__0\
    );
\rxeq_txcoeff[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(12),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txcoeff[6]_i_1__0\
    );
\rxeq_txcoeff[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(13),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txcoeff[7]_i_1__0\
    );
\rxeq_txcoeff[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(14),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txcoeff[8]_i_1__0\
    );
\rxeq_txcoeff[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(15),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txcoeff[9]_i_1__0\
    );
\rxeq_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txcoeff[0]_i_1__0\,
      Q => rxeq_txcoeff(0),
      R => clear
    );
\rxeq_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txcoeff[10]_i_1__0\,
      Q => rxeq_txcoeff(10),
      R => clear
    );
\rxeq_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txcoeff[11]_i_1__0\,
      Q => rxeq_txcoeff(11),
      R => clear
    );
\rxeq_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txcoeff[12]_i_1__0\,
      Q => rxeq_txcoeff(12),
      R => clear
    );
\rxeq_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txcoeff[13]_i_1__0\,
      Q => rxeq_txcoeff(13),
      R => clear
    );
\rxeq_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txcoeff[14]_i_1__0\,
      Q => rxeq_txcoeff(14),
      R => clear
    );
\rxeq_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txcoeff[15]_i_1__0\,
      Q => rxeq_txcoeff(15),
      R => clear
    );
\rxeq_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txcoeff[16]_i_1__0\,
      Q => rxeq_txcoeff(16),
      R => clear
    );
\rxeq_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txcoeff[17]_i_1__0\,
      Q => rxeq_txcoeff(17),
      R => clear
    );
\rxeq_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txcoeff[1]_i_1__0\,
      Q => rxeq_txcoeff(1),
      R => clear
    );
\rxeq_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txcoeff[2]_i_1__0\,
      Q => rxeq_txcoeff(2),
      R => clear
    );
\rxeq_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txcoeff[3]_i_1__0\,
      Q => rxeq_txcoeff(3),
      R => clear
    );
\rxeq_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txcoeff[4]_i_1__0\,
      Q => rxeq_txcoeff(4),
      R => clear
    );
\rxeq_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txcoeff[5]_i_1__0\,
      Q => rxeq_txcoeff(5),
      R => clear
    );
\rxeq_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txcoeff[6]_i_1__0\,
      Q => rxeq_txcoeff(6),
      R => clear
    );
\rxeq_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txcoeff[7]_i_1__0\,
      Q => rxeq_txcoeff(7),
      R => clear
    );
\rxeq_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txcoeff[8]_i_1__0\,
      Q => rxeq_txcoeff(8),
      R => clear
    );
\rxeq_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txcoeff[9]_i_1__0\,
      Q => rxeq_txcoeff(9),
      R => clear
    );
\rxeq_txpreset[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txpreset_reg2(0),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txpreset[0]_i_1__0\
    );
\rxeq_txpreset[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txpreset_reg2(1),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txpreset[1]_i_1__0\
    );
\rxeq_txpreset[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txpreset_reg2(2),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txpreset[2]_i_1__0\
    );
\rxeq_txpreset[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8FFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I4 => \n_0_rxeq_txpreset[3]_i_3__0\,
      O => \n_0_rxeq_txpreset[3]_i_1__0\
    );
\rxeq_txpreset[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txpreset_reg2(3),
      I3 => \n_0_rxeq_txpreset[3]_i_4__0\,
      O => \n_0_rxeq_txpreset[3]_i_2__0\
    );
\rxeq_txpreset[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000010003FFFC"
    )
    port map (
      I0 => rxeq_control_reg2(1),
      I1 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      O => \n_0_rxeq_txpreset[3]_i_3__0\
    );
\rxeq_txpreset[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      O => \n_0_rxeq_txpreset[3]_i_4__0\
    );
\rxeq_txpreset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_txpreset_reg1(0),
      R => clear
    );
\rxeq_txpreset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_txpreset_reg1(1),
      R => clear
    );
\rxeq_txpreset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_txpreset_reg1(2),
      R => clear
    );
\rxeq_txpreset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_txpreset_reg1(3),
      R => clear
    );
\rxeq_txpreset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_txpreset_reg1(0),
      Q => rxeq_txpreset_reg2(0),
      R => clear
    );
\rxeq_txpreset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_txpreset_reg1(1),
      Q => rxeq_txpreset_reg2(1),
      R => clear
    );
\rxeq_txpreset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_txpreset_reg1(2),
      Q => rxeq_txpreset_reg2(2),
      R => clear
    );
\rxeq_txpreset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_txpreset_reg1(3),
      Q => rxeq_txpreset_reg2(3),
      R => clear
    );
\rxeq_txpreset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txpreset[0]_i_1__0\,
      Q => rxeq_txpreset(0),
      R => clear
    );
\rxeq_txpreset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txpreset[1]_i_1__0\,
      Q => rxeq_txpreset(1),
      R => clear
    );
\rxeq_txpreset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txpreset[2]_i_1__0\,
      Q => rxeq_txpreset(2),
      R => clear
    );
\rxeq_txpreset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__0\,
      D => \n_0_rxeq_txpreset[3]_i_2__0\,
      Q => rxeq_txpreset(3),
      R => clear
    );
rxeq_user_en_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_en_reg1,
      R => clear
    );
rxeq_user_en_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_en_reg1,
      Q => rxeq_user_en_reg2,
      R => clear
    );
rxeq_user_mode_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_mode_reg1,
      R => clear
    );
rxeq_user_mode_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_mode_reg1,
      Q => rxeq_user_mode_reg2,
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(0),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(10),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(11),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(12),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(13),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(14),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(15),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(16),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(17),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(1),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(2),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(3),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(4),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(5),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(6),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(7),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(8),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(9),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(0),
      Q => rxeq_user_txcoeff_reg2(0),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(10),
      Q => rxeq_user_txcoeff_reg2(10),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(11),
      Q => rxeq_user_txcoeff_reg2(11),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(12),
      Q => rxeq_user_txcoeff_reg2(12),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(13),
      Q => rxeq_user_txcoeff_reg2(13),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(14),
      Q => rxeq_user_txcoeff_reg2(14),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(15),
      Q => rxeq_user_txcoeff_reg2(15),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(16),
      Q => rxeq_user_txcoeff_reg2(16),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(17),
      Q => rxeq_user_txcoeff_reg2(17),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(1),
      Q => rxeq_user_txcoeff_reg2(1),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(2),
      Q => rxeq_user_txcoeff_reg2(2),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(3),
      Q => rxeq_user_txcoeff_reg2(3),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(4),
      Q => rxeq_user_txcoeff_reg2(4),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(5),
      Q => rxeq_user_txcoeff_reg2(5),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(6),
      Q => rxeq_user_txcoeff_reg2(6),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(7),
      Q => rxeq_user_txcoeff_reg2(7),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(8),
      Q => rxeq_user_txcoeff_reg2(8),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(9),
      Q => rxeq_user_txcoeff_reg2(9),
      R => clear
    );
\txeq_control_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_control_reg1(0),
      R => clear
    );
\txeq_control_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_control_reg1(1),
      R => clear
    );
\txeq_control_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_control_reg1(0),
      Q => txeq_control_reg2(0),
      R => clear
    );
\txeq_control_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_control_reg1(1),
      Q => txeq_control_reg2(1),
      R => clear
    );
\txeq_deemph_reg1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(0),
      S => clear
    );
\txeq_deemph_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(1),
      R => clear
    );
\txeq_deemph_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(2),
      R => clear
    );
\txeq_deemph_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(3),
      R => clear
    );
\txeq_deemph_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(4),
      R => clear
    );
\txeq_deemph_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(5),
      R => clear
    );
\txeq_deemph_reg2_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_deemph_reg1(0),
      Q => txeq_deemph_reg2(0),
      S => clear
    );
\txeq_deemph_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_deemph_reg1(1),
      Q => txeq_deemph_reg2(1),
      R => clear
    );
\txeq_deemph_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_deemph_reg1(2),
      Q => txeq_deemph_reg2(2),
      R => clear
    );
\txeq_deemph_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_deemph_reg1(3),
      Q => txeq_deemph_reg2(3),
      R => clear
    );
\txeq_deemph_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_deemph_reg1(4),
      Q => txeq_deemph_reg2(4),
      R => clear
    );
\txeq_deemph_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_deemph_reg1(5),
      Q => txeq_deemph_reg2(5),
      R => clear
    );
\txeq_preset[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => txeq_preset_reg2(1),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[0]_i_1__0\
    );
\txeq_preset[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBEBAB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      I4 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[10]_i_1__0\
    );
\txeq_preset[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBEAAB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      I4 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[11]_i_1__0\
    );
\txeq_preset[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000027E"
    )
    port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[12]_i_1__0\
    );
\txeq_preset[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001004"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[13]_i_1__0\
    );
\txeq_preset[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000140"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(0),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[14]_i_1__0\
    );
\txeq_preset[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(1),
      O => \n_0_txeq_preset[15]_i_1__1\
    );
\txeq_preset[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => clear,
      O => \n_0_txeq_preset[16]_i_1__0\
    );
\txeq_preset[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
    port map (
      I0 => clear,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_preset_done_i_2__0\,
      O => \n_0_txeq_preset[17]_i_1__0\
    );
\txeq_preset[17]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAEABB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      I4 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[17]_i_2__0\
    );
\txeq_preset[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000120"
    )
    port map (
      I0 => txeq_preset_reg2(1),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[1]_i_1__0\
    );
\txeq_preset[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => clear,
      O => \n_0_txeq_preset[2]_i_1__0\
    );
\txeq_preset[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000005E0"
    )
    port map (
      I0 => txeq_preset_reg2(1),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[3]_i_1__0\
    );
\txeq_preset[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001040"
    )
    port map (
      I0 => txeq_preset_reg2(3),
      I1 => txeq_preset_reg2(2),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(0),
      I4 => clear,
      O => \n_0_txeq_preset[7]_i_1__0\
    );
\txeq_preset[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBAEFB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(0),
      I3 => txeq_preset_reg2(2),
      I4 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[8]_i_1__0\
    );
\txeq_preset[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBEEAB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      I4 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[9]_i_1__0\
    );
\txeq_preset_done_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I3 => \n_0_txeq_preset_done_i_2__0\,
      I4 => clear,
      O => \n_0_txeq_preset_done_i_1__0\
    );
\txeq_preset_done_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_txeq_preset_done_i_2__0\
    );
txeq_preset_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txeq_preset_done_i_1__0\,
      Q => txeq_preset_done,
      R => \<const0>\
    );
\txeq_preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_preset_reg1(0),
      R => clear
    );
\txeq_preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_preset_reg1(1),
      R => clear
    );
\txeq_preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_preset_reg1(2),
      R => clear
    );
\txeq_preset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_preset_reg1(3),
      R => clear
    );
\txeq_preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_preset_reg1(0),
      Q => txeq_preset_reg2(0),
      R => clear
    );
\txeq_preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_preset_reg1(1),
      Q => txeq_preset_reg2(1),
      R => clear
    );
\txeq_preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_preset_reg1(2),
      Q => txeq_preset_reg2(2),
      R => clear
    );
\txeq_preset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_preset_reg1(3),
      Q => txeq_preset_reg2(3),
      R => clear
    );
\txeq_preset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[0]_i_1__0\,
      Q => txeq_preset(0),
      R => \<const0>\
    );
\txeq_preset_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[10]_i_1__0\,
      Q => txeq_preset(10),
      R => \<const0>\
    );
\txeq_preset_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[11]_i_1__0\,
      Q => txeq_preset(11),
      R => \<const0>\
    );
\txeq_preset_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[12]_i_1__0\,
      Q => txeq_preset(12),
      R => \<const0>\
    );
\txeq_preset_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[13]_i_1__0\,
      Q => txeq_preset(13),
      R => \<const0>\
    );
\txeq_preset_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[14]_i_1__0\,
      Q => txeq_preset(14),
      R => \<const0>\
    );
\txeq_preset_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[15]_i_1__1\,
      Q => txeq_preset(15),
      R => \<const0>\
    );
\txeq_preset_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[16]_i_1__0\,
      Q => txeq_preset(16),
      R => \<const0>\
    );
\txeq_preset_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[17]_i_2__0\,
      Q => txeq_preset(17),
      R => \<const0>\
    );
\txeq_preset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[1]_i_1__0\,
      Q => txeq_preset(1),
      R => \<const0>\
    );
\txeq_preset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[2]_i_1__0\,
      Q => txeq_preset(2),
      R => \<const0>\
    );
\txeq_preset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[3]_i_1__0\,
      Q => txeq_preset(3),
      R => \<const0>\
    );
\txeq_preset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[7]_i_1__0\,
      Q => txeq_preset(7),
      R => \<const0>\
    );
\txeq_preset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[8]_i_1__0\,
      Q => txeq_preset(8),
      R => \<const0>\
    );
\txeq_preset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__0\,
      D => \n_0_txeq_preset[9]_i_1__0\,
      Q => txeq_preset(9),
      R => \<const0>\
    );
\txeq_txcoeff[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
    port map (
      I0 => txeq_txcoeff(6),
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => txeq_preset(0),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I4 => data2(0),
      I5 => \n_0_txeq_txcoeff[18]_i_6__0\,
      O => \n_0_txeq_txcoeff[0]_i_1__0\
    );
\txeq_txcoeff[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[7]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => txeq_txcoeff(6),
      O => data2(0)
    );
\txeq_txcoeff[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[16]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => txeq_preset(10),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I4 => \n_0_txeq_txcoeff[10]_i_2__0\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__0\,
      O => \n_0_txeq_txcoeff[10]_i_1__0\
    );
\txeq_txcoeff[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[9]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => \n_0_txeq_txcoeff_reg[17]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[16]\,
      O => \n_0_txeq_txcoeff[10]_i_2__0\
    );
\txeq_txcoeff[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[17]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => txeq_preset(11),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I4 => \n_0_txeq_txcoeff[11]_i_2__0\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__0\,
      O => \n_0_txeq_txcoeff[11]_i_1__0\
    );
\txeq_txcoeff[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[10]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => \n_0_txeq_txcoeff_reg[18]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[17]\,
      O => \n_0_txeq_txcoeff[11]_i_2__0\
    );
\txeq_txcoeff[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[18]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => txeq_preset(12),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I4 => \n_0_txeq_txcoeff[12]_i_2__0\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__0\,
      O => \n_0_txeq_txcoeff[12]_i_1__0\
    );
\txeq_txcoeff[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[11]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => txeq_deemph_reg2(0),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[18]\,
      O => \n_0_txeq_txcoeff[12]_i_2__0\
    );
\txeq_txcoeff[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_deemph_reg2(0),
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => txeq_preset(13),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I4 => \n_0_txeq_txcoeff[13]_i_2__0\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__0\,
      O => \n_0_txeq_txcoeff[13]_i_1__0\
    );
\txeq_txcoeff[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[12]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => txeq_deemph_reg2(1),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_deemph_reg2(0),
      O => \n_0_txeq_txcoeff[13]_i_2__0\
    );
\txeq_txcoeff[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_deemph_reg2(1),
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => txeq_preset(14),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I4 => \n_0_txeq_txcoeff[14]_i_2__0\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__0\,
      O => \n_0_txeq_txcoeff[14]_i_1__0\
    );
\txeq_txcoeff[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => txeq_txcoeff(13),
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => txeq_deemph_reg2(2),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_deemph_reg2(1),
      O => \n_0_txeq_txcoeff[14]_i_2__0\
    );
\txeq_txcoeff[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_deemph_reg2(2),
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => txeq_preset(15),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I4 => \n_0_txeq_txcoeff[15]_i_2__0\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__0\,
      O => \n_0_txeq_txcoeff[15]_i_1__0\
    );
\txeq_txcoeff[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[14]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => txeq_deemph_reg2(3),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_deemph_reg2(2),
      O => \n_0_txeq_txcoeff[15]_i_2__0\
    );
\txeq_txcoeff[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_deemph_reg2(3),
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => txeq_preset(16),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I4 => \n_0_txeq_txcoeff[16]_i_2__0\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__0\,
      O => \n_0_txeq_txcoeff[16]_i_1__0\
    );
\txeq_txcoeff[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[15]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => txeq_deemph_reg2(4),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_deemph_reg2(3),
      O => \n_0_txeq_txcoeff[16]_i_2__0\
    );
\txeq_txcoeff[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_deemph_reg2(4),
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => txeq_preset(17),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I4 => \n_0_txeq_txcoeff[17]_i_2__0\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__0\,
      O => \n_0_txeq_txcoeff[17]_i_1__0\
    );
\txeq_txcoeff[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[16]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => txeq_deemph_reg2(5),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_deemph_reg2(4),
      O => \n_0_txeq_txcoeff[17]_i_2__0\
    );
\txeq_txcoeff[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAA5DFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I1 => txeq_control_reg2(1),
      I2 => txeq_control_reg2(0),
      I3 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I5 => \n_0_txeq_txcoeff[18]_i_3__0\,
      O => \n_0_txeq_txcoeff[18]_i_1__0\
    );
\txeq_txcoeff[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A4E40444"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I1 => txeq_deemph_reg2(5),
      I2 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I3 => \n_0_txeq_txcoeff[18]_i_5__0\,
      I4 => \n_0_txeq_txcoeff_reg[17]\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__0\,
      O => \n_0_txeq_txcoeff[18]_i_2__0\
    );
\txeq_txcoeff[18]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      O => \n_0_txeq_txcoeff[18]_i_3__0\
    );
\txeq_txcoeff[18]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000016"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      O => \n_0_txeq_txcoeff[18]_i_4__0\
    );
\txeq_txcoeff[18]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[18]_i_5__0\
    );
\txeq_txcoeff[18]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_txeq_txcoeff[18]_i_6__0\
    );
\txeq_txcoeff[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[7]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => txeq_preset(1),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I4 => \n_0_txeq_txcoeff[1]_i_2__0\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__0\,
      O => \n_0_txeq_txcoeff[1]_i_1__0\
    );
\txeq_txcoeff[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[0]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => \n_0_txeq_txcoeff_reg[8]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[7]\,
      O => \n_0_txeq_txcoeff[1]_i_2__0\
    );
\txeq_txcoeff[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[8]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => txeq_preset(2),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I4 => \n_0_txeq_txcoeff[2]_i_2__0\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__0\,
      O => \n_0_txeq_txcoeff[2]_i_1__0\
    );
\txeq_txcoeff[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[1]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => \n_0_txeq_txcoeff_reg[9]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[8]\,
      O => \n_0_txeq_txcoeff[2]_i_2__0\
    );
\txeq_txcoeff[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[9]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => txeq_preset(3),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I4 => \n_0_txeq_txcoeff[3]_i_2__0\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__0\,
      O => \n_0_txeq_txcoeff[3]_i_1__0\
    );
\txeq_txcoeff[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[2]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => \n_0_txeq_txcoeff_reg[10]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[9]\,
      O => \n_0_txeq_txcoeff[3]_i_2__0\
    );
\txeq_txcoeff[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I1 => \n_0_txeq_txcoeff_reg[10]\,
      I2 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I3 => \n_0_txeq_txcoeff[4]_i_2__0\,
      I4 => \n_0_txeq_txcoeff_reg[3]\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__0\,
      O => \n_0_txeq_txcoeff[4]_i_1__0\
    );
\txeq_txcoeff[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[11]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => \n_0_txeq_txcoeff_reg[10]\,
      O => \n_0_txeq_txcoeff[4]_i_2__0\
    );
\txeq_txcoeff[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I1 => \n_0_txeq_txcoeff_reg[11]\,
      I2 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I3 => \n_0_txeq_txcoeff[5]_i_2__0\,
      I4 => \n_0_txeq_txcoeff_reg[4]\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__0\,
      O => \n_0_txeq_txcoeff[5]_i_1__0\
    );
\txeq_txcoeff[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[12]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => \n_0_txeq_txcoeff_reg[11]\,
      O => \n_0_txeq_txcoeff[5]_i_2__0\
    );
\txeq_txcoeff[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I1 => \n_0_txeq_txcoeff_reg[12]\,
      I2 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I3 => \n_0_txeq_txcoeff[6]_i_2__0\,
      I4 => \n_0_txeq_txcoeff_reg[5]\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__0\,
      O => \n_0_txeq_txcoeff[6]_i_1__0\
    );
\txeq_txcoeff[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => txeq_txcoeff(13),
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => \n_0_txeq_txcoeff_reg[12]\,
      O => \n_0_txeq_txcoeff[6]_i_2__0\
    );
\txeq_txcoeff[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_txcoeff(13),
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => txeq_preset(7),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I4 => \n_0_txeq_txcoeff[7]_i_2__0\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__0\,
      O => \n_0_txeq_txcoeff[7]_i_1__0\
    );
\txeq_txcoeff[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => txeq_txcoeff(6),
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => \n_0_txeq_txcoeff_reg[14]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_txcoeff(13),
      O => \n_0_txeq_txcoeff[7]_i_2__0\
    );
\txeq_txcoeff[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[14]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => txeq_preset(8),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I4 => \n_0_txeq_txcoeff[8]_i_2__0\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__0\,
      O => \n_0_txeq_txcoeff[8]_i_1__0\
    );
\txeq_txcoeff[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[7]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => \n_0_txeq_txcoeff_reg[15]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[14]\,
      O => \n_0_txeq_txcoeff[8]_i_2__0\
    );
\txeq_txcoeff[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[15]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => txeq_preset(9),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__0\,
      I4 => \n_0_txeq_txcoeff[9]_i_2__0\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__0\,
      O => \n_0_txeq_txcoeff[9]_i_1__0\
    );
\txeq_txcoeff[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[8]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__0\,
      I2 => \n_0_txeq_txcoeff_reg[16]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[15]\,
      O => \n_0_txeq_txcoeff[9]_i_2__0\
    );
\txeq_txcoeff_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000AA2000"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt[1]_i_2__0\,
      I1 => txeq_control_reg2(0),
      I2 => txeq_control_reg2(1),
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I5 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      O => \n_0_txeq_txcoeff_cnt[0]_i_1__0\
    );
\txeq_txcoeff_cnt[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080800"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt[1]_i_2__0\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      O => \n_0_txeq_txcoeff_cnt[1]_i_1__0\
    );
\txeq_txcoeff_cnt[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      O => \n_0_txeq_txcoeff_cnt[1]_i_2__0\
    );
\txeq_txcoeff_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txeq_txcoeff_cnt[0]_i_1__0\,
      Q => \n_0_txeq_txcoeff_cnt_reg[0]\,
      R => clear
    );
\txeq_txcoeff_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txeq_txcoeff_cnt[1]_i_1__0\,
      Q => \n_0_txeq_txcoeff_cnt_reg[1]\,
      R => clear
    );
\txeq_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[0]_i_1__0\,
      Q => \n_0_txeq_txcoeff_reg[0]\,
      R => clear
    );
\txeq_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[10]_i_1__0\,
      Q => \n_0_txeq_txcoeff_reg[10]\,
      R => clear
    );
\txeq_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[11]_i_1__0\,
      Q => \n_0_txeq_txcoeff_reg[11]\,
      R => clear
    );
\txeq_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[12]_i_1__0\,
      Q => \n_0_txeq_txcoeff_reg[12]\,
      R => clear
    );
\txeq_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[13]_i_1__0\,
      Q => txeq_txcoeff(13),
      R => clear
    );
\txeq_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[14]_i_1__0\,
      Q => \n_0_txeq_txcoeff_reg[14]\,
      R => clear
    );
\txeq_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[15]_i_1__0\,
      Q => \n_0_txeq_txcoeff_reg[15]\,
      R => clear
    );
\txeq_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[16]_i_1__0\,
      Q => \n_0_txeq_txcoeff_reg[16]\,
      R => clear
    );
\txeq_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[17]_i_1__0\,
      Q => \n_0_txeq_txcoeff_reg[17]\,
      R => clear
    );
\txeq_txcoeff_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[18]_i_2__0\,
      Q => \n_0_txeq_txcoeff_reg[18]\,
      R => clear
    );
\txeq_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[1]_i_1__0\,
      Q => \n_0_txeq_txcoeff_reg[1]\,
      R => clear
    );
\txeq_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[2]_i_1__0\,
      Q => \n_0_txeq_txcoeff_reg[2]\,
      R => clear
    );
\txeq_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[3]_i_1__0\,
      Q => \n_0_txeq_txcoeff_reg[3]\,
      R => clear
    );
\txeq_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[4]_i_1__0\,
      Q => \n_0_txeq_txcoeff_reg[4]\,
      R => clear
    );
\txeq_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[5]_i_1__0\,
      Q => \n_0_txeq_txcoeff_reg[5]\,
      R => clear
    );
\txeq_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[6]_i_1__0\,
      Q => txeq_txcoeff(6),
      R => clear
    );
\txeq_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[7]_i_1__0\,
      Q => \n_0_txeq_txcoeff_reg[7]\,
      R => clear
    );
\txeq_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[8]_i_1__0\,
      Q => \n_0_txeq_txcoeff_reg[8]\,
      R => clear
    );
\txeq_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__0\,
      D => \n_0_txeq_txcoeff[9]_i_1__0\,
      Q => \n_0_txeq_txcoeff_reg[9]\,
      R => clear
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pipe_eq_29 is
  port (
    TXPRECURSOR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    TXMAINCURSOR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    TXPOSTCURSOR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O1 : out STD_LOGIC;
    clear : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_pipe_eq_29 : entity is "v7_pcie_pipe_eq";
end v7_pciev7_pcie_pipe_eq_29;

architecture STRUCTURE of v7_pciev7_pcie_pipe_eq_29 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal data2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gen3_reg1 : STD_LOGIC;
  signal gen3_reg2 : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[5]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_4__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_5__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_6__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_7__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx[6]_i_8__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_rx_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[5]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_4__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx[6]_i_5__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_fsm_tx_reg[6]\ : STD_LOGIC;
  signal \n_0_rxeq_adapt_done_reg_i_4__1\ : STD_LOGIC;
  signal \n_0_rxeq_adapt_done_reg_i_5__1\ : STD_LOGIC;
  signal n_0_rxeq_adapt_done_reg_reg : STD_LOGIC;
  signal \n_0_rxeq_cnt[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_cnt[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_rxeq_cnt[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_cnt[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_cnt[2]_i_2__1\ : STD_LOGIC;
  signal \n_0_rxeq_fs[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_fs[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_fs[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_fs[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_fs[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_fs[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_fs[5]_i_2__1\ : STD_LOGIC;
  signal \n_0_rxeq_fs[5]_i_3__1\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[0]\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[1]\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[2]\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[3]\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[4]\ : STD_LOGIC;
  signal \n_0_rxeq_fs_reg[5]\ : STD_LOGIC;
  signal \n_0_rxeq_lf[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_lf[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_lf[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_lf[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_lf[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_2__1\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_3__1\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_4__1\ : STD_LOGIC;
  signal \n_0_rxeq_lf[5]_i_5__1\ : STD_LOGIC;
  signal \n_0_rxeq_new_txcoeff_req_i_2__1\ : STD_LOGIC;
  signal \n_0_rxeq_preset[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_preset[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_preset[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_preset[2]_i_2__1\ : STD_LOGIC;
  signal \n_0_rxeq_preset[2]_i_3__1\ : STD_LOGIC;
  signal \n_0_rxeq_preset_valid_i_1__1\ : STD_LOGIC;
  signal n_0_rxeq_scan_i : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[14]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[15]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[16]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[17]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txcoeff[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[3]_i_3__1\ : STD_LOGIC;
  signal \n_0_rxeq_txpreset[3]_i_4__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[14]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_txeq_preset[16]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[17]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[17]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset_done_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_preset_done_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[10]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[11]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[12]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[13]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[14]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[14]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[15]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[15]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[16]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[16]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[17]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[17]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_3__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_4__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_5__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[18]_i_6__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[2]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[4]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[5]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[6]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[7]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[8]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff[9]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt_reg[0]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_cnt_reg[1]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[0]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[10]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[11]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[12]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[14]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[15]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[16]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[17]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[18]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[1]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[2]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[3]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[4]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[5]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[7]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[8]\ : STD_LOGIC;
  signal \n_0_txeq_txcoeff_reg[9]\ : STD_LOGIC;
  signal n_1_rxeq_scan_i : STD_LOGIC;
  signal n_2_rxeq_scan_i : STD_LOGIC;
  signal n_3_rxeq_scan_i : STD_LOGIC;
  signal n_4_rxeq_scan_i : STD_LOGIC;
  signal n_5_rxeq_scan_i : STD_LOGIC;
  signal rxeq_adapt_done : STD_LOGIC;
  signal rxeq_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_control_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxeq_control_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxeq_lf : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_lffs_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_lffs_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rxeq_new_txcoeff_req : STD_LOGIC;
  signal rxeq_preset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_reg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_reg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxeq_preset_valid : STD_LOGIC;
  signal rxeq_txcoeff : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal rxeq_txpreset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_txpreset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_txpreset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxeq_user_en_reg1 : STD_LOGIC;
  signal rxeq_user_en_reg2 : STD_LOGIC;
  signal rxeq_user_mode_reg1 : STD_LOGIC;
  signal rxeq_user_mode_reg2 : STD_LOGIC;
  signal rxeq_user_txcoeff_reg1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal rxeq_user_txcoeff_reg2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txeq_control_reg1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txeq_control_reg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txeq_deemph_reg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal txeq_deemph_reg2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal txeq_preset : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal txeq_preset_done : STD_LOGIC;
  signal txeq_preset_reg1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txeq_preset_reg2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txeq_txcoeff : STD_LOGIC_VECTOR ( 13 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm_rx[3]_i_2__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm_rx[5]_i_2__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm_tx[6]_i_4__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm_tx[6]_i_5__1\ : label is "soft_lutpair115";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of gen3_reg1_reg : label is true;
  attribute ASYNC_REG of gen3_reg2_reg : label is true;
  attribute SOFT_HLUTNM of \rxeq_adapt_done_reg_i_4__1\ : label is "soft_lutpair121";
  attribute ASYNC_REG of \rxeq_control_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_control_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_control_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_control_reg2_reg[1]\ : label is true;
  attribute SOFT_HLUTNM of \rxeq_lf[5]_i_4__1\ : label is "soft_lutpair111";
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[4]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg1_reg[5]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[4]\ : label is true;
  attribute ASYNC_REG of \rxeq_lffs_reg2_reg[5]\ : label is true;
  attribute SOFT_HLUTNM of \rxeq_preset[2]_i_2__1\ : label is "soft_lutpair111";
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_preset_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_preset_reg2_reg[2]\ : label is true;
  attribute SOFT_HLUTNM of \rxeq_txcoeff[0]_i_1__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[10]_i_1__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[11]_i_1__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[1]_i_1__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[2]_i_1__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[3]_i_1__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[4]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[5]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[6]_i_1__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[7]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[8]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \rxeq_txcoeff[9]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \rxeq_txpreset[3]_i_4__1\ : label is "soft_lutpair121";
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_txpreset_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of rxeq_user_en_reg1_reg : label is true;
  attribute ASYNC_REG of rxeq_user_en_reg2_reg : label is true;
  attribute ASYNC_REG of rxeq_user_mode_reg1_reg : label is true;
  attribute ASYNC_REG of rxeq_user_mode_reg2_reg : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[10]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[11]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[12]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[13]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[14]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[15]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[16]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[17]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[4]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[5]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[6]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[7]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[8]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg1_reg[9]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[10]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[11]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[12]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[13]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[14]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[15]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[16]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[17]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[4]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[5]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[6]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[7]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[8]\ : label is true;
  attribute ASYNC_REG of \rxeq_user_txcoeff_reg2_reg[9]\ : label is true;
  attribute ASYNC_REG of \txeq_control_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_control_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_control_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_control_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[4]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg1_reg[5]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[3]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[4]\ : label is true;
  attribute ASYNC_REG of \txeq_deemph_reg2_reg[5]\ : label is true;
  attribute SOFT_HLUTNM of \txeq_preset_done_i_1__1\ : label is "soft_lutpair113";
  attribute ASYNC_REG of \txeq_preset_reg1_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg1_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg1_reg[2]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg1_reg[3]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg2_reg[0]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg2_reg[1]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg2_reg[2]\ : label is true;
  attribute ASYNC_REG of \txeq_preset_reg2_reg[3]\ : label is true;
  attribute SOFT_HLUTNM of \txeq_txcoeff[18]_i_3__1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \txeq_txcoeff[18]_i_5__1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \txeq_txcoeff[5]_i_2__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \txeq_txcoeff[6]_i_2__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \txeq_txcoeff_cnt[1]_i_1__1\ : label is "soft_lutpair112";
begin
  O1 <= \^o1\;
\FSM_onehot_fsm_rx[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22232226"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx[6]_i_3__1\,
      I1 => \n_0_FSM_onehot_fsm_rx[6]_i_4__1\,
      I2 => rxeq_control_reg2(0),
      I3 => rxeq_control_reg2(1),
      I4 => \n_0_FSM_onehot_fsm_rx[6]_i_5__1\,
      O => \n_0_FSM_onehot_fsm_rx[1]_i_1__1\
    );
\FSM_onehot_fsm_rx[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05000C00"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx[3]_i_2__1\,
      I1 => rxeq_control_reg2(1),
      I2 => \n_0_FSM_onehot_fsm_rx[6]_i_5__1\,
      I3 => \n_0_FSM_onehot_fsm_rx[6]_i_4__1\,
      I4 => \n_0_FSM_onehot_fsm_rx[6]_i_3__1\,
      O => \n_0_FSM_onehot_fsm_rx[3]_i_1__1\
    );
\FSM_onehot_fsm_rx[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => rxeq_cnt(2),
      I1 => rxeq_cnt(1),
      I2 => rxeq_cnt(0),
      O => \n_0_FSM_onehot_fsm_rx[3]_i_2__1\
    );
\FSM_onehot_fsm_rx[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F04000000000000"
    )
    port map (
      I0 => rxeq_cnt(2),
      I1 => rxeq_cnt(1),
      I2 => rxeq_cnt(0),
      I3 => \n_0_FSM_onehot_fsm_rx[6]_i_5__1\,
      I4 => \n_0_FSM_onehot_fsm_rx[6]_i_4__1\,
      I5 => \n_0_FSM_onehot_fsm_rx[6]_i_3__1\,
      O => \n_0_FSM_onehot_fsm_rx[4]_i_1__1\
    );
\FSM_onehot_fsm_rx[5]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => rxeq_cnt(2),
      I1 => rxeq_cnt(1),
      I2 => rxeq_cnt(0),
      O => \n_0_FSM_onehot_fsm_rx[5]_i_2__1\
    );
\FSM_onehot_fsm_rx[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => rxeq_control_reg2(1),
      I1 => rxeq_control_reg2(0),
      O => \n_0_FSM_onehot_fsm_rx[6]_i_2__1\
    );
\FSM_onehot_fsm_rx[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[0]\,
      I5 => \n_0_FSM_onehot_fsm_rx[6]_i_6__1\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_3__1\
    );
\FSM_onehot_fsm_rx[6]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010114"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx[6]_i_7__1\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_4__1\
    );
\FSM_onehot_fsm_rx[6]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000016"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_rx[6]_i_8__1\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[0]\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_5__1\
    );
\FSM_onehot_fsm_rx[6]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_6__1\
    );
\FSM_onehot_fsm_rx[6]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[0]\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_7__1\
    );
\FSM_onehot_fsm_rx[6]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      O => \n_0_FSM_onehot_fsm_rx[6]_i_8__1\
    );
\FSM_onehot_fsm_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_fsm_rx_reg[0]\,
      R => clear
    );
\FSM_onehot_fsm_rx_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_rx[1]_i_1__1\,
      Q => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      S => clear
    );
\FSM_onehot_fsm_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_3_rxeq_scan_i,
      Q => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      R => clear
    );
\FSM_onehot_fsm_rx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_rx[3]_i_1__1\,
      Q => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      R => clear
    );
\FSM_onehot_fsm_rx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_rx[4]_i_1__1\,
      Q => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      R => clear
    );
\FSM_onehot_fsm_rx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_2_rxeq_scan_i,
      Q => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      R => clear
    );
\FSM_onehot_fsm_rx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_1_rxeq_scan_i,
      Q => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      R => clear
    );
\FSM_onehot_fsm_tx[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E0F0E0E0E1E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I2 => \n_0_FSM_onehot_fsm_tx[6]_i_3__1\,
      I3 => txeq_control_reg2(0),
      I4 => txeq_control_reg2(1),
      I5 => \n_0_FSM_onehot_fsm_tx[6]_i_4__1\,
      O => \n_0_FSM_onehot_fsm_tx[1]_i_1__1\
    );
\FSM_onehot_fsm_tx[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10BA000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[6]_i_4__1\,
      I1 => txeq_control_reg2(1),
      I2 => txeq_control_reg2(0),
      I3 => txeq_preset_done,
      I4 => \n_0_FSM_onehot_fsm_tx[6]_i_3__1\,
      I5 => \n_0_FSM_onehot_fsm_tx[6]_i_2__1\,
      O => \n_0_FSM_onehot_fsm_tx[2]_i_1__1\
    );
\FSM_onehot_fsm_tx[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222000030330000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[3]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_tx[6]_i_4__1\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_tx[6]_i_3__1\,
      I5 => \n_0_FSM_onehot_fsm_tx[6]_i_2__1\,
      O => \n_0_FSM_onehot_fsm_tx[3]_i_1__1\
    );
\FSM_onehot_fsm_tx[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => txeq_control_reg2(1),
      I1 => txeq_control_reg2(0),
      O => \n_0_FSM_onehot_fsm_tx[3]_i_2__1\
    );
\FSM_onehot_fsm_tx[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[6]_i_4__1\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I3 => \n_0_FSM_onehot_fsm_tx[6]_i_3__1\,
      I4 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      O => \n_0_FSM_onehot_fsm_tx[4]_i_1__1\
    );
\FSM_onehot_fsm_tx[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[6]_i_4__1\,
      I1 => txeq_control_reg2(1),
      I2 => txeq_control_reg2(0),
      I3 => \n_0_FSM_onehot_fsm_tx[6]_i_3__1\,
      I4 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      O => \n_0_FSM_onehot_fsm_tx[5]_i_1__1\
    );
\FSM_onehot_fsm_tx[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFF9"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      O => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\
    );
\FSM_onehot_fsm_tx[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE000F00FE000F0"
    )
    port map (
      I0 => txeq_control_reg2(0),
      I1 => txeq_control_reg2(1),
      I2 => \n_0_FSM_onehot_fsm_tx[6]_i_2__1\,
      I3 => \n_0_FSM_onehot_fsm_tx[6]_i_3__1\,
      I4 => \n_0_FSM_onehot_fsm_tx[6]_i_4__1\,
      I5 => txeq_preset_done,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_1__1\
    );
\FSM_onehot_fsm_tx[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_2__1\
    );
\FSM_onehot_fsm_tx[6]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx[6]_i_5__1\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_3__1\
    );
\FSM_onehot_fsm_tx[6]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0016"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I3 => \n_0_txeq_preset_done_i_2__1\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_4__1\
    );
\FSM_onehot_fsm_tx[6]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      O => \n_0_FSM_onehot_fsm_tx[6]_i_5__1\
    );
\FSM_onehot_fsm_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      R => clear
    );
\FSM_onehot_fsm_tx_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[1]_i_1__1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      S => clear
    );
\FSM_onehot_fsm_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[2]_i_1__1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      R => clear
    );
\FSM_onehot_fsm_tx_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[3]_i_1__1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      R => clear
    );
\FSM_onehot_fsm_tx_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[4]_i_1__1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      R => clear
    );
\FSM_onehot_fsm_tx_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[5]_i_1__1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      R => clear
    );
\FSM_onehot_fsm_tx_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_fsm_tx[6]_i_1__1\,
      Q => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      R => clear
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gen3_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => gen3_reg1,
      R => clear
    );
gen3_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => gen3_reg1,
      Q => gen3_reg2,
      R => clear
    );
\gtp_channel.gtpe2_channel_i_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[17]\,
      I1 => gen3_reg2,
      O => TXPOSTCURSOR(4)
    );
\gtp_channel.gtpe2_channel_i_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[16]\,
      I1 => gen3_reg2,
      O => TXPOSTCURSOR(3)
    );
\gtp_channel.gtpe2_channel_i_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[15]\,
      I1 => gen3_reg2,
      O => TXPOSTCURSOR(2)
    );
\gtp_channel.gtpe2_channel_i_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[14]\,
      I1 => gen3_reg2,
      O => TXPOSTCURSOR(1)
    );
\gtp_channel.gtpe2_channel_i_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => txeq_txcoeff(13),
      I1 => gen3_reg2,
      O => TXPOSTCURSOR(0)
    );
\gtp_channel.gtpe2_channel_i_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[4]\,
      I1 => gen3_reg2,
      O => TXPRECURSOR(4)
    );
\gtp_channel.gtpe2_channel_i_i_29__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[3]\,
      I1 => gen3_reg2,
      O => TXPRECURSOR(3)
    );
\gtp_channel.gtpe2_channel_i_i_30__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[2]\,
      I1 => gen3_reg2,
      O => TXPRECURSOR(2)
    );
\gtp_channel.gtpe2_channel_i_i_31__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[1]\,
      I1 => gen3_reg2,
      O => TXPRECURSOR(1)
    );
\gtp_channel.gtpe2_channel_i_i_32__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[0]\,
      I1 => gen3_reg2,
      O => TXPRECURSOR(0)
    );
\gtp_channel.gtpe2_channel_i_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[12]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(6)
    );
\gtp_channel.gtpe2_channel_i_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[11]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(5)
    );
\gtp_channel.gtpe2_channel_i_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[10]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(4)
    );
\gtp_channel.gtpe2_channel_i_i_36__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[9]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(3)
    );
\gtp_channel.gtpe2_channel_i_i_37__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[8]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(2)
    );
\gtp_channel.gtpe2_channel_i_i_38__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[7]\,
      I1 => gen3_reg2,
      O => TXMAINCURSOR(1)
    );
\gtp_channel.gtpe2_channel_i_i_39__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => txeq_txcoeff(6),
      I1 => gen3_reg2,
      O => TXMAINCURSOR(0)
    );
\rxeq_adapt_done_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      O => rxeq_adapt_done
    );
rxeq_adapt_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_5_rxeq_scan_i,
      Q => \^o1\,
      R => clear
    );
\rxeq_adapt_done_reg_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      O => \n_0_rxeq_adapt_done_reg_i_4__1\
    );
\rxeq_adapt_done_reg_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_adapt_done_reg_i_5__1\
    );
rxeq_adapt_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_0_rxeq_scan_i,
      Q => n_0_rxeq_adapt_done_reg_reg,
      R => \<const0>\
    );
\rxeq_cnt[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202002800000028"
    )
    port map (
      I0 => \n_0_rxeq_cnt[0]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I3 => rxeq_cnt(0),
      I4 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I5 => rxeq_control_reg2(1),
      O => \n_0_rxeq_cnt[0]_i_1__1\
    );
\rxeq_cnt[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      O => \n_0_rxeq_cnt[0]_i_2__1\
    );
\rxeq_cnt[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => \n_0_rxeq_cnt[2]_i_2__1\,
      I1 => rxeq_cnt(1),
      I2 => rxeq_cnt(0),
      O => \n_0_rxeq_cnt[1]_i_1__1\
    );
\rxeq_cnt[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
    port map (
      I0 => \n_0_rxeq_cnt[2]_i_2__1\,
      I1 => rxeq_cnt(0),
      I2 => rxeq_cnt(1),
      I3 => rxeq_cnt(2),
      O => \n_0_rxeq_cnt[2]_i_1__1\
    );
\rxeq_cnt[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_cnt[2]_i_2__1\
    );
\rxeq_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxeq_cnt[0]_i_1__1\,
      Q => rxeq_cnt(0),
      R => clear
    );
\rxeq_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxeq_cnt[1]_i_1__1\,
      Q => rxeq_cnt(1),
      R => clear
    );
\rxeq_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxeq_cnt[2]_i_1__1\,
      Q => rxeq_cnt(2),
      R => clear
    );
\rxeq_control_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_control_reg1(0),
      R => clear
    );
\rxeq_control_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_control_reg1(1),
      R => clear
    );
\rxeq_control_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_control_reg1(0),
      Q => rxeq_control_reg2(0),
      R => clear
    );
\rxeq_control_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_control_reg1(1),
      Q => rxeq_control_reg2(1),
      R => clear
    );
\rxeq_fs[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_rxeq_new_txcoeff_req_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => rxeq_lffs_reg2(0),
      O => \n_0_rxeq_fs[0]_i_1__1\
    );
\rxeq_fs[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_rxeq_new_txcoeff_req_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => rxeq_lffs_reg2(1),
      O => \n_0_rxeq_fs[1]_i_1__1\
    );
\rxeq_fs[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_rxeq_new_txcoeff_req_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => rxeq_lffs_reg2(2),
      O => \n_0_rxeq_fs[2]_i_1__1\
    );
\rxeq_fs[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_rxeq_new_txcoeff_req_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => rxeq_lffs_reg2(3),
      O => \n_0_rxeq_fs[3]_i_1__1\
    );
\rxeq_fs[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_rxeq_new_txcoeff_req_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I5 => rxeq_lffs_reg2(4),
      O => \n_0_rxeq_fs[4]_i_1__1\
    );
\rxeq_fs[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I4 => \n_0_rxeq_fs[5]_i_3__1\,
      O => \n_0_rxeq_fs[5]_i_1__1\
    );
\rxeq_fs[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(5),
      I2 => \n_0_rxeq_new_txcoeff_req_i_2__1\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_fs[5]_i_2__1\
    );
\rxeq_fs[5]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE1FFE1E1FFE1E1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_rxeq_txpreset[3]_i_4__1\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I3 => \n_0_rxeq_preset[2]_i_2__1\,
      I4 => rxeq_control_reg2(1),
      I5 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      O => \n_0_rxeq_fs[5]_i_3__1\
    );
\rxeq_fs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_fs[5]_i_1__1\,
      D => \n_0_rxeq_fs[0]_i_1__1\,
      Q => \n_0_rxeq_fs_reg[0]\,
      R => clear
    );
\rxeq_fs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_fs[5]_i_1__1\,
      D => \n_0_rxeq_fs[1]_i_1__1\,
      Q => \n_0_rxeq_fs_reg[1]\,
      R => clear
    );
\rxeq_fs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_fs[5]_i_1__1\,
      D => \n_0_rxeq_fs[2]_i_1__1\,
      Q => \n_0_rxeq_fs_reg[2]\,
      R => clear
    );
\rxeq_fs_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_fs[5]_i_1__1\,
      D => \n_0_rxeq_fs[3]_i_1__1\,
      Q => \n_0_rxeq_fs_reg[3]\,
      R => clear
    );
\rxeq_fs_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_fs[5]_i_1__1\,
      D => \n_0_rxeq_fs[4]_i_1__1\,
      Q => \n_0_rxeq_fs_reg[4]\,
      R => clear
    );
\rxeq_fs_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_fs[5]_i_1__1\,
      D => \n_0_rxeq_fs[5]_i_2__1\,
      Q => \n_0_rxeq_fs_reg[5]\,
      R => clear
    );
\rxeq_lf[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(0),
      I2 => \n_0_rxeq_new_txcoeff_req_i_2__1\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[0]_i_1__1\
    );
\rxeq_lf[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(1),
      I2 => \n_0_rxeq_new_txcoeff_req_i_2__1\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[1]_i_1__1\
    );
\rxeq_lf[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(2),
      I2 => \n_0_rxeq_new_txcoeff_req_i_2__1\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[2]_i_1__1\
    );
\rxeq_lf[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(3),
      I2 => \n_0_rxeq_new_txcoeff_req_i_2__1\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[3]_i_1__1\
    );
\rxeq_lf[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(4),
      I2 => \n_0_rxeq_new_txcoeff_req_i_2__1\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[4]_i_1__1\
    );
\rxeq_lf[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBBFABBBABB"
    )
    port map (
      I0 => \n_0_rxeq_lf[5]_i_3__1\,
      I1 => \n_0_rxeq_lf[5]_i_4__1\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I3 => \n_0_rxeq_lf[5]_i_5__1\,
      I4 => \n_0_FSM_onehot_fsm_rx[5]_i_2__1\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      O => \n_0_rxeq_lf[5]_i_1__1\
    );
\rxeq_lf[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => rxeq_lffs_reg2(5),
      I2 => \n_0_rxeq_new_txcoeff_req_i_2__1\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      O => \n_0_rxeq_lf[5]_i_2__1\
    );
\rxeq_lf[5]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      O => \n_0_rxeq_lf[5]_i_3__1\
    );
\rxeq_lf[5]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000117"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      O => \n_0_rxeq_lf[5]_i_4__1\
    );
\rxeq_lf[5]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      O => \n_0_rxeq_lf[5]_i_5__1\
    );
\rxeq_lf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_lf[5]_i_1__1\,
      D => \n_0_rxeq_lf[0]_i_1__1\,
      Q => rxeq_lf(0),
      R => clear
    );
\rxeq_lf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_lf[5]_i_1__1\,
      D => \n_0_rxeq_lf[1]_i_1__1\,
      Q => rxeq_lf(1),
      R => clear
    );
\rxeq_lf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_lf[5]_i_1__1\,
      D => \n_0_rxeq_lf[2]_i_1__1\,
      Q => rxeq_lf(2),
      R => clear
    );
\rxeq_lf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_lf[5]_i_1__1\,
      D => \n_0_rxeq_lf[3]_i_1__1\,
      Q => rxeq_lf(3),
      R => clear
    );
\rxeq_lf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_lf[5]_i_1__1\,
      D => \n_0_rxeq_lf[4]_i_1__1\,
      Q => rxeq_lf(4),
      R => clear
    );
\rxeq_lf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_lf[5]_i_1__1\,
      D => \n_0_rxeq_lf[5]_i_2__1\,
      Q => rxeq_lf(5),
      R => clear
    );
\rxeq_lffs_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(0),
      R => clear
    );
\rxeq_lffs_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(1),
      R => clear
    );
\rxeq_lffs_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(2),
      R => clear
    );
\rxeq_lffs_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(3),
      R => clear
    );
\rxeq_lffs_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(4),
      R => clear
    );
\rxeq_lffs_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_lffs_reg1(5),
      R => clear
    );
\rxeq_lffs_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(0),
      Q => rxeq_lffs_reg2(0),
      R => clear
    );
\rxeq_lffs_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(1),
      Q => rxeq_lffs_reg2(1),
      R => clear
    );
\rxeq_lffs_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(2),
      Q => rxeq_lffs_reg2(2),
      R => clear
    );
\rxeq_lffs_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(3),
      Q => rxeq_lffs_reg2(3),
      R => clear
    );
\rxeq_lffs_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(4),
      Q => rxeq_lffs_reg2(4),
      R => clear
    );
\rxeq_lffs_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_lffs_reg1(5),
      Q => rxeq_lffs_reg2(5),
      R => clear
    );
\rxeq_new_txcoeff_req_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      O => \n_0_rxeq_new_txcoeff_req_i_2__1\
    );
rxeq_new_txcoeff_req_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => n_4_rxeq_scan_i,
      Q => rxeq_new_txcoeff_req,
      R => clear
    );
\rxeq_preset[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060FFFF00600000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => rxeq_preset_reg2(0),
      I3 => \n_0_rxeq_preset[2]_i_2__1\,
      I4 => \n_0_rxeq_preset[2]_i_3__1\,
      I5 => rxeq_preset(0),
      O => \n_0_rxeq_preset[0]_i_1__1\
    );
\rxeq_preset[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060FFFF00600000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => rxeq_preset_reg2(1),
      I3 => \n_0_rxeq_preset[2]_i_2__1\,
      I4 => \n_0_rxeq_preset[2]_i_3__1\,
      I5 => rxeq_preset(1),
      O => \n_0_rxeq_preset[1]_i_1__1\
    );
\rxeq_preset[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060FFFF00600000"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I2 => rxeq_preset_reg2(2),
      I3 => \n_0_rxeq_preset[2]_i_2__1\,
      I4 => \n_0_rxeq_preset[2]_i_3__1\,
      I5 => rxeq_preset(2),
      O => \n_0_rxeq_preset[2]_i_1__1\
    );
\rxeq_preset[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      O => \n_0_rxeq_preset[2]_i_2__1\
    );
\rxeq_preset[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F04FFFFF"
    )
    port map (
      I0 => rxeq_control_reg2(1),
      I1 => rxeq_control_reg2(0),
      I2 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I3 => \n_0_rxeq_preset[2]_i_2__1\,
      I4 => \n_0_rxeq_lf[5]_i_4__1\,
      O => \n_0_rxeq_preset[2]_i_3__1\
    );
\rxeq_preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_preset_reg1(0),
      R => clear
    );
\rxeq_preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_preset_reg1(1),
      R => clear
    );
\rxeq_preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_preset_reg1(2),
      R => clear
    );
\rxeq_preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_preset_reg1(0),
      Q => rxeq_preset_reg2(0),
      R => clear
    );
\rxeq_preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_preset_reg1(1),
      Q => rxeq_preset_reg2(1),
      R => clear
    );
\rxeq_preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_preset_reg1(2),
      Q => rxeq_preset_reg2(2),
      R => clear
    );
\rxeq_preset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxeq_preset[0]_i_1__1\,
      Q => rxeq_preset(0),
      R => clear
    );
\rxeq_preset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxeq_preset[1]_i_1__1\,
      Q => rxeq_preset(1),
      R => clear
    );
\rxeq_preset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxeq_preset[2]_i_1__1\,
      Q => rxeq_preset(2),
      R => clear
    );
\rxeq_preset_valid_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      O => \n_0_rxeq_preset_valid_i_1__1\
    );
rxeq_preset_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_rxeq_preset_valid_i_1__1\,
      Q => rxeq_preset_valid,
      R => clear
    );
rxeq_scan_i: entity work.v7_pciev7_pcie_rxeq_scan
    port map (
      D(2) => n_1_rxeq_scan_i,
      D(1) => n_2_rxeq_scan_i,
      D(0) => n_3_rxeq_scan_i,
      I1 => I1,
      I10 => \n_0_FSM_onehot_fsm_rx[5]_i_2__1\,
      I11 => \n_0_rxeq_new_txcoeff_req_i_2__1\,
      I12 => \n_0_FSM_onehot_fsm_rx[6]_i_8__1\,
      I13 => \^o1\,
      I14(2 downto 0) => rxeq_preset(2 downto 0),
      I15(3 downto 0) => rxeq_txpreset(3 downto 0),
      I16(17 downto 0) => rxeq_txcoeff(17 downto 0),
      I17(5) => \n_0_rxeq_fs_reg[5]\,
      I17(4) => \n_0_rxeq_fs_reg[4]\,
      I17(3) => \n_0_rxeq_fs_reg[3]\,
      I17(2) => \n_0_rxeq_fs_reg[2]\,
      I17(1) => \n_0_rxeq_fs_reg[1]\,
      I17(0) => \n_0_rxeq_fs_reg[0]\,
      I18(5 downto 0) => rxeq_lf(5 downto 0),
      I2 => n_0_rxeq_adapt_done_reg_reg,
      I3 => \n_0_rxeq_lf[5]_i_3__1\,
      I4 => \n_0_FSM_onehot_fsm_rx[6]_i_5__1\,
      I5 => \n_0_FSM_onehot_fsm_rx[6]_i_4__1\,
      I6 => \n_0_FSM_onehot_fsm_rx[6]_i_3__1\,
      I7 => \n_0_rxeq_adapt_done_reg_i_4__1\,
      I8 => \n_0_rxeq_adapt_done_reg_i_5__1\,
      I9 => \n_0_FSM_onehot_fsm_rx[6]_i_2__1\,
      O1 => n_0_rxeq_scan_i,
      O2 => n_4_rxeq_scan_i,
      O3 => n_5_rxeq_scan_i,
      Q(3) => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      Q(2) => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      Q(1) => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      Q(0) => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      clear => clear,
      \out\(1 downto 0) => rxeq_control_reg2(1 downto 0),
      rxeq_adapt_done => rxeq_adapt_done,
      rxeq_new_txcoeff_req => rxeq_new_txcoeff_req,
      rxeq_preset_valid => rxeq_preset_valid
    );
\rxeq_txcoeff[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(6),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txcoeff[0]_i_1__1\
    );
\rxeq_txcoeff[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(16),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txcoeff[10]_i_1__1\
    );
\rxeq_txcoeff[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(17),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txcoeff[11]_i_1__1\
    );
\rxeq_txcoeff[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(0),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txcoeff[12]_i_1__1\
    );
\rxeq_txcoeff[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(1),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txcoeff[13]_i_1__1\
    );
\rxeq_txcoeff[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(2),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txcoeff[14]_i_1__1\
    );
\rxeq_txcoeff[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(3),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txcoeff[15]_i_1__1\
    );
\rxeq_txcoeff[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(4),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txcoeff[16]_i_1__1\
    );
\rxeq_txcoeff[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => txeq_deemph_reg2(5),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txcoeff[17]_i_1__1\
    );
\rxeq_txcoeff[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(7),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txcoeff[1]_i_1__1\
    );
\rxeq_txcoeff[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(8),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txcoeff[2]_i_1__1\
    );
\rxeq_txcoeff[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(9),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txcoeff[3]_i_1__1\
    );
\rxeq_txcoeff[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(10),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txcoeff[4]_i_1__1\
    );
\rxeq_txcoeff[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(11),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txcoeff[5]_i_1__1\
    );
\rxeq_txcoeff[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(12),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txcoeff[6]_i_1__1\
    );
\rxeq_txcoeff[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(13),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txcoeff[7]_i_1__1\
    );
\rxeq_txcoeff[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(14),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txcoeff[8]_i_1__1\
    );
\rxeq_txcoeff[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txcoeff(15),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txcoeff[9]_i_1__1\
    );
\rxeq_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txcoeff[0]_i_1__1\,
      Q => rxeq_txcoeff(0),
      R => clear
    );
\rxeq_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txcoeff[10]_i_1__1\,
      Q => rxeq_txcoeff(10),
      R => clear
    );
\rxeq_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txcoeff[11]_i_1__1\,
      Q => rxeq_txcoeff(11),
      R => clear
    );
\rxeq_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txcoeff[12]_i_1__1\,
      Q => rxeq_txcoeff(12),
      R => clear
    );
\rxeq_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txcoeff[13]_i_1__1\,
      Q => rxeq_txcoeff(13),
      R => clear
    );
\rxeq_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txcoeff[14]_i_1__1\,
      Q => rxeq_txcoeff(14),
      R => clear
    );
\rxeq_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txcoeff[15]_i_1__1\,
      Q => rxeq_txcoeff(15),
      R => clear
    );
\rxeq_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txcoeff[16]_i_1__1\,
      Q => rxeq_txcoeff(16),
      R => clear
    );
\rxeq_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txcoeff[17]_i_1__1\,
      Q => rxeq_txcoeff(17),
      R => clear
    );
\rxeq_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txcoeff[1]_i_1__1\,
      Q => rxeq_txcoeff(1),
      R => clear
    );
\rxeq_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txcoeff[2]_i_1__1\,
      Q => rxeq_txcoeff(2),
      R => clear
    );
\rxeq_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txcoeff[3]_i_1__1\,
      Q => rxeq_txcoeff(3),
      R => clear
    );
\rxeq_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txcoeff[4]_i_1__1\,
      Q => rxeq_txcoeff(4),
      R => clear
    );
\rxeq_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txcoeff[5]_i_1__1\,
      Q => rxeq_txcoeff(5),
      R => clear
    );
\rxeq_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txcoeff[6]_i_1__1\,
      Q => rxeq_txcoeff(6),
      R => clear
    );
\rxeq_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txcoeff[7]_i_1__1\,
      Q => rxeq_txcoeff(7),
      R => clear
    );
\rxeq_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txcoeff[8]_i_1__1\,
      Q => rxeq_txcoeff(8),
      R => clear
    );
\rxeq_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txcoeff[9]_i_1__1\,
      Q => rxeq_txcoeff(9),
      R => clear
    );
\rxeq_txpreset[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txpreset_reg2(0),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txpreset[0]_i_1__1\
    );
\rxeq_txpreset[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txpreset_reg2(1),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txpreset[1]_i_1__1\
    );
\rxeq_txpreset[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txpreset_reg2(2),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txpreset[2]_i_1__1\
    );
\rxeq_txpreset[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8FFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I4 => \n_0_rxeq_txpreset[3]_i_3__1\,
      O => \n_0_rxeq_txpreset[3]_i_1__1\
    );
\rxeq_txpreset[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[3]\,
      I2 => rxeq_txpreset_reg2(3),
      I3 => \n_0_rxeq_txpreset[3]_i_4__1\,
      O => \n_0_rxeq_txpreset[3]_i_2__1\
    );
\rxeq_txpreset[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000010003FFFC"
    )
    port map (
      I0 => rxeq_control_reg2(1),
      I1 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      I5 => \n_0_FSM_onehot_fsm_rx_reg[1]\,
      O => \n_0_rxeq_txpreset[3]_i_3__1\
    );
\rxeq_txpreset[3]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_rx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_rx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_rx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_rx_reg[2]\,
      O => \n_0_rxeq_txpreset[3]_i_4__1\
    );
\rxeq_txpreset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_txpreset_reg1(0),
      R => clear
    );
\rxeq_txpreset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_txpreset_reg1(1),
      R => clear
    );
\rxeq_txpreset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_txpreset_reg1(2),
      R => clear
    );
\rxeq_txpreset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_txpreset_reg1(3),
      R => clear
    );
\rxeq_txpreset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_txpreset_reg1(0),
      Q => rxeq_txpreset_reg2(0),
      R => clear
    );
\rxeq_txpreset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_txpreset_reg1(1),
      Q => rxeq_txpreset_reg2(1),
      R => clear
    );
\rxeq_txpreset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_txpreset_reg1(2),
      Q => rxeq_txpreset_reg2(2),
      R => clear
    );
\rxeq_txpreset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_txpreset_reg1(3),
      Q => rxeq_txpreset_reg2(3),
      R => clear
    );
\rxeq_txpreset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txpreset[0]_i_1__1\,
      Q => rxeq_txpreset(0),
      R => clear
    );
\rxeq_txpreset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txpreset[1]_i_1__1\,
      Q => rxeq_txpreset(1),
      R => clear
    );
\rxeq_txpreset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txpreset[2]_i_1__1\,
      Q => rxeq_txpreset(2),
      R => clear
    );
\rxeq_txpreset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_rxeq_txpreset[3]_i_1__1\,
      D => \n_0_rxeq_txpreset[3]_i_2__1\,
      Q => rxeq_txpreset(3),
      R => clear
    );
rxeq_user_en_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_en_reg1,
      R => clear
    );
rxeq_user_en_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_en_reg1,
      Q => rxeq_user_en_reg2,
      R => clear
    );
rxeq_user_mode_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_mode_reg1,
      R => clear
    );
rxeq_user_mode_reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_mode_reg1,
      Q => rxeq_user_mode_reg2,
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(0),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(10),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(11),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(12),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(13),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(14),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(15),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(16),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(17),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(1),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(2),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(3),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(4),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(5),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(6),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(7),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(8),
      R => clear
    );
\rxeq_user_txcoeff_reg1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => rxeq_user_txcoeff_reg1(9),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(0),
      Q => rxeq_user_txcoeff_reg2(0),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(10),
      Q => rxeq_user_txcoeff_reg2(10),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(11),
      Q => rxeq_user_txcoeff_reg2(11),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(12),
      Q => rxeq_user_txcoeff_reg2(12),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(13),
      Q => rxeq_user_txcoeff_reg2(13),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(14),
      Q => rxeq_user_txcoeff_reg2(14),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(15),
      Q => rxeq_user_txcoeff_reg2(15),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(16),
      Q => rxeq_user_txcoeff_reg2(16),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(17),
      Q => rxeq_user_txcoeff_reg2(17),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(1),
      Q => rxeq_user_txcoeff_reg2(1),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(2),
      Q => rxeq_user_txcoeff_reg2(2),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(3),
      Q => rxeq_user_txcoeff_reg2(3),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(4),
      Q => rxeq_user_txcoeff_reg2(4),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(5),
      Q => rxeq_user_txcoeff_reg2(5),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(6),
      Q => rxeq_user_txcoeff_reg2(6),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(7),
      Q => rxeq_user_txcoeff_reg2(7),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(8),
      Q => rxeq_user_txcoeff_reg2(8),
      R => clear
    );
\rxeq_user_txcoeff_reg2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => rxeq_user_txcoeff_reg1(9),
      Q => rxeq_user_txcoeff_reg2(9),
      R => clear
    );
\txeq_control_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_control_reg1(0),
      R => clear
    );
\txeq_control_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_control_reg1(1),
      R => clear
    );
\txeq_control_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_control_reg1(0),
      Q => txeq_control_reg2(0),
      R => clear
    );
\txeq_control_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_control_reg1(1),
      Q => txeq_control_reg2(1),
      R => clear
    );
\txeq_deemph_reg1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(0),
      S => clear
    );
\txeq_deemph_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(1),
      R => clear
    );
\txeq_deemph_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(2),
      R => clear
    );
\txeq_deemph_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(3),
      R => clear
    );
\txeq_deemph_reg1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(4),
      R => clear
    );
\txeq_deemph_reg1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_deemph_reg1(5),
      R => clear
    );
\txeq_deemph_reg2_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_deemph_reg1(0),
      Q => txeq_deemph_reg2(0),
      S => clear
    );
\txeq_deemph_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_deemph_reg1(1),
      Q => txeq_deemph_reg2(1),
      R => clear
    );
\txeq_deemph_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_deemph_reg1(2),
      Q => txeq_deemph_reg2(2),
      R => clear
    );
\txeq_deemph_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_deemph_reg1(3),
      Q => txeq_deemph_reg2(3),
      R => clear
    );
\txeq_deemph_reg2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_deemph_reg1(4),
      Q => txeq_deemph_reg2(4),
      R => clear
    );
\txeq_deemph_reg2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_deemph_reg1(5),
      Q => txeq_deemph_reg2(5),
      R => clear
    );
\txeq_preset[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => txeq_preset_reg2(1),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[0]_i_1__1\
    );
\txeq_preset[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBEBAB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      I4 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[10]_i_1__1\
    );
\txeq_preset[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBEAAB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      I4 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[11]_i_1__1\
    );
\txeq_preset[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000027E"
    )
    port map (
      I0 => txeq_preset_reg2(0),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[12]_i_1__1\
    );
\txeq_preset[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001004"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[13]_i_1__1\
    );
\txeq_preset[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000140"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(0),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[14]_i_1__1\
    );
\txeq_preset[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(3),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(1),
      O => \n_0_txeq_preset[15]_i_1__0\
    );
\txeq_preset[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => clear,
      O => \n_0_txeq_preset[16]_i_1__1\
    );
\txeq_preset[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
    port map (
      I0 => clear,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_txeq_preset_done_i_2__1\,
      O => \n_0_txeq_preset[17]_i_1__1\
    );
\txeq_preset[17]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAEABB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      I4 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[17]_i_2__1\
    );
\txeq_preset[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000120"
    )
    port map (
      I0 => txeq_preset_reg2(1),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[1]_i_1__1\
    );
\txeq_preset[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => txeq_preset_reg2(2),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(3),
      I3 => clear,
      O => \n_0_txeq_preset[2]_i_1__1\
    );
\txeq_preset[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000005E0"
    )
    port map (
      I0 => txeq_preset_reg2(1),
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(2),
      I3 => txeq_preset_reg2(3),
      I4 => clear,
      O => \n_0_txeq_preset[3]_i_1__1\
    );
\txeq_preset[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001040"
    )
    port map (
      I0 => txeq_preset_reg2(3),
      I1 => txeq_preset_reg2(2),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(0),
      I4 => clear,
      O => \n_0_txeq_preset[7]_i_1__1\
    );
\txeq_preset[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBAEFB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(1),
      I2 => txeq_preset_reg2(0),
      I3 => txeq_preset_reg2(2),
      I4 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[8]_i_1__1\
    );
\txeq_preset[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABBEEAB"
    )
    port map (
      I0 => clear,
      I1 => txeq_preset_reg2(0),
      I2 => txeq_preset_reg2(1),
      I3 => txeq_preset_reg2(2),
      I4 => txeq_preset_reg2(3),
      O => \n_0_txeq_preset[9]_i_1__1\
    );
\txeq_preset_done_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I3 => \n_0_txeq_preset_done_i_2__1\,
      I4 => clear,
      O => \n_0_txeq_preset_done_i_1__1\
    );
\txeq_preset_done_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[0]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_txeq_preset_done_i_2__1\
    );
txeq_preset_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txeq_preset_done_i_1__1\,
      Q => txeq_preset_done,
      R => \<const0>\
    );
\txeq_preset_reg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_preset_reg1(0),
      R => clear
    );
\txeq_preset_reg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_preset_reg1(1),
      R => clear
    );
\txeq_preset_reg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_preset_reg1(2),
      R => clear
    );
\txeq_preset_reg1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => \<const0>\,
      Q => txeq_preset_reg1(3),
      R => clear
    );
\txeq_preset_reg2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_preset_reg1(0),
      Q => txeq_preset_reg2(0),
      R => clear
    );
\txeq_preset_reg2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_preset_reg1(1),
      Q => txeq_preset_reg2(1),
      R => clear
    );
\txeq_preset_reg2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_preset_reg1(2),
      Q => txeq_preset_reg2(2),
      R => clear
    );
\txeq_preset_reg2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => I1,
      CE => \<const1>\,
      D => txeq_preset_reg1(3),
      Q => txeq_preset_reg2(3),
      R => clear
    );
\txeq_preset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[0]_i_1__1\,
      Q => txeq_preset(0),
      R => \<const0>\
    );
\txeq_preset_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[10]_i_1__1\,
      Q => txeq_preset(10),
      R => \<const0>\
    );
\txeq_preset_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[11]_i_1__1\,
      Q => txeq_preset(11),
      R => \<const0>\
    );
\txeq_preset_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[12]_i_1__1\,
      Q => txeq_preset(12),
      R => \<const0>\
    );
\txeq_preset_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[13]_i_1__1\,
      Q => txeq_preset(13),
      R => \<const0>\
    );
\txeq_preset_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[14]_i_1__1\,
      Q => txeq_preset(14),
      R => \<const0>\
    );
\txeq_preset_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[15]_i_1__0\,
      Q => txeq_preset(15),
      R => \<const0>\
    );
\txeq_preset_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[16]_i_1__1\,
      Q => txeq_preset(16),
      R => \<const0>\
    );
\txeq_preset_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[17]_i_2__1\,
      Q => txeq_preset(17),
      R => \<const0>\
    );
\txeq_preset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[1]_i_1__1\,
      Q => txeq_preset(1),
      R => \<const0>\
    );
\txeq_preset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[2]_i_1__1\,
      Q => txeq_preset(2),
      R => \<const0>\
    );
\txeq_preset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[3]_i_1__1\,
      Q => txeq_preset(3),
      R => \<const0>\
    );
\txeq_preset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[7]_i_1__1\,
      Q => txeq_preset(7),
      R => \<const0>\
    );
\txeq_preset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[8]_i_1__1\,
      Q => txeq_preset(8),
      R => \<const0>\
    );
\txeq_preset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_preset[17]_i_1__1\,
      D => \n_0_txeq_preset[9]_i_1__1\,
      Q => txeq_preset(9),
      R => \<const0>\
    );
\txeq_txcoeff[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
    port map (
      I0 => txeq_txcoeff(6),
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => txeq_preset(0),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I4 => data2(0),
      I5 => \n_0_txeq_txcoeff[18]_i_6__1\,
      O => \n_0_txeq_txcoeff[0]_i_1__1\
    );
\txeq_txcoeff[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[7]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => txeq_txcoeff(6),
      O => data2(0)
    );
\txeq_txcoeff[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[16]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => txeq_preset(10),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I4 => \n_0_txeq_txcoeff[10]_i_2__1\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__1\,
      O => \n_0_txeq_txcoeff[10]_i_1__1\
    );
\txeq_txcoeff[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[9]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => \n_0_txeq_txcoeff_reg[17]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[16]\,
      O => \n_0_txeq_txcoeff[10]_i_2__1\
    );
\txeq_txcoeff[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[17]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => txeq_preset(11),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I4 => \n_0_txeq_txcoeff[11]_i_2__1\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__1\,
      O => \n_0_txeq_txcoeff[11]_i_1__1\
    );
\txeq_txcoeff[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[10]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => \n_0_txeq_txcoeff_reg[18]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[17]\,
      O => \n_0_txeq_txcoeff[11]_i_2__1\
    );
\txeq_txcoeff[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[18]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => txeq_preset(12),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I4 => \n_0_txeq_txcoeff[12]_i_2__1\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__1\,
      O => \n_0_txeq_txcoeff[12]_i_1__1\
    );
\txeq_txcoeff[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[11]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => txeq_deemph_reg2(0),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[18]\,
      O => \n_0_txeq_txcoeff[12]_i_2__1\
    );
\txeq_txcoeff[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_deemph_reg2(0),
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => txeq_preset(13),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I4 => \n_0_txeq_txcoeff[13]_i_2__1\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__1\,
      O => \n_0_txeq_txcoeff[13]_i_1__1\
    );
\txeq_txcoeff[13]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[12]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => txeq_deemph_reg2(1),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_deemph_reg2(0),
      O => \n_0_txeq_txcoeff[13]_i_2__1\
    );
\txeq_txcoeff[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_deemph_reg2(1),
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => txeq_preset(14),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I4 => \n_0_txeq_txcoeff[14]_i_2__1\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__1\,
      O => \n_0_txeq_txcoeff[14]_i_1__1\
    );
\txeq_txcoeff[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => txeq_txcoeff(13),
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => txeq_deemph_reg2(2),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_deemph_reg2(1),
      O => \n_0_txeq_txcoeff[14]_i_2__1\
    );
\txeq_txcoeff[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_deemph_reg2(2),
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => txeq_preset(15),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I4 => \n_0_txeq_txcoeff[15]_i_2__1\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__1\,
      O => \n_0_txeq_txcoeff[15]_i_1__1\
    );
\txeq_txcoeff[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[14]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => txeq_deemph_reg2(3),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_deemph_reg2(2),
      O => \n_0_txeq_txcoeff[15]_i_2__1\
    );
\txeq_txcoeff[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_deemph_reg2(3),
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => txeq_preset(16),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I4 => \n_0_txeq_txcoeff[16]_i_2__1\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__1\,
      O => \n_0_txeq_txcoeff[16]_i_1__1\
    );
\txeq_txcoeff[16]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[15]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => txeq_deemph_reg2(4),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_deemph_reg2(3),
      O => \n_0_txeq_txcoeff[16]_i_2__1\
    );
\txeq_txcoeff[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_deemph_reg2(4),
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => txeq_preset(17),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I4 => \n_0_txeq_txcoeff[17]_i_2__1\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__1\,
      O => \n_0_txeq_txcoeff[17]_i_1__1\
    );
\txeq_txcoeff[17]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[16]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => txeq_deemph_reg2(5),
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_deemph_reg2(4),
      O => \n_0_txeq_txcoeff[17]_i_2__1\
    );
\txeq_txcoeff[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAA5DFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I1 => txeq_control_reg2(1),
      I2 => txeq_control_reg2(0),
      I3 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I5 => \n_0_txeq_txcoeff[18]_i_3__1\,
      O => \n_0_txeq_txcoeff[18]_i_1__1\
    );
\txeq_txcoeff[18]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A4E40444"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I1 => txeq_deemph_reg2(5),
      I2 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I3 => \n_0_txeq_txcoeff[18]_i_5__1\,
      I4 => \n_0_txeq_txcoeff_reg[17]\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__1\,
      O => \n_0_txeq_txcoeff[18]_i_2__1\
    );
\txeq_txcoeff[18]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      O => \n_0_txeq_txcoeff[18]_i_3__1\
    );
\txeq_txcoeff[18]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000016"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      O => \n_0_txeq_txcoeff[18]_i_4__1\
    );
\txeq_txcoeff[18]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      O => \n_0_txeq_txcoeff[18]_i_5__1\
    );
\txeq_txcoeff[18]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEF"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      I5 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      O => \n_0_txeq_txcoeff[18]_i_6__1\
    );
\txeq_txcoeff[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[7]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => txeq_preset(1),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I4 => \n_0_txeq_txcoeff[1]_i_2__1\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__1\,
      O => \n_0_txeq_txcoeff[1]_i_1__1\
    );
\txeq_txcoeff[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[0]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => \n_0_txeq_txcoeff_reg[8]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[7]\,
      O => \n_0_txeq_txcoeff[1]_i_2__1\
    );
\txeq_txcoeff[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[8]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => txeq_preset(2),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I4 => \n_0_txeq_txcoeff[2]_i_2__1\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__1\,
      O => \n_0_txeq_txcoeff[2]_i_1__1\
    );
\txeq_txcoeff[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[1]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => \n_0_txeq_txcoeff_reg[9]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[8]\,
      O => \n_0_txeq_txcoeff[2]_i_2__1\
    );
\txeq_txcoeff[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[9]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => txeq_preset(3),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I4 => \n_0_txeq_txcoeff[3]_i_2__1\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__1\,
      O => \n_0_txeq_txcoeff[3]_i_1__1\
    );
\txeq_txcoeff[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[2]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => \n_0_txeq_txcoeff_reg[10]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[9]\,
      O => \n_0_txeq_txcoeff[3]_i_2__1\
    );
\txeq_txcoeff[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I1 => \n_0_txeq_txcoeff_reg[10]\,
      I2 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I3 => \n_0_txeq_txcoeff[4]_i_2__1\,
      I4 => \n_0_txeq_txcoeff_reg[3]\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__1\,
      O => \n_0_txeq_txcoeff[4]_i_1__1\
    );
\txeq_txcoeff[4]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[11]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => \n_0_txeq_txcoeff_reg[10]\,
      O => \n_0_txeq_txcoeff[4]_i_2__1\
    );
\txeq_txcoeff[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I1 => \n_0_txeq_txcoeff_reg[11]\,
      I2 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I3 => \n_0_txeq_txcoeff[5]_i_2__1\,
      I4 => \n_0_txeq_txcoeff_reg[4]\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__1\,
      O => \n_0_txeq_txcoeff[5]_i_1__1\
    );
\txeq_txcoeff[5]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[12]\,
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => \n_0_txeq_txcoeff_reg[11]\,
      O => \n_0_txeq_txcoeff[5]_i_2__1\
    );
\txeq_txcoeff[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
    port map (
      I0 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I1 => \n_0_txeq_txcoeff_reg[12]\,
      I2 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I3 => \n_0_txeq_txcoeff[6]_i_2__1\,
      I4 => \n_0_txeq_txcoeff_reg[5]\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__1\,
      O => \n_0_txeq_txcoeff[6]_i_1__1\
    );
\txeq_txcoeff[6]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => txeq_txcoeff(13),
      I1 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I2 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I3 => \n_0_txeq_txcoeff_reg[12]\,
      O => \n_0_txeq_txcoeff[6]_i_2__1\
    );
\txeq_txcoeff[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => txeq_txcoeff(13),
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => txeq_preset(7),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I4 => \n_0_txeq_txcoeff[7]_i_2__1\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__1\,
      O => \n_0_txeq_txcoeff[7]_i_1__1\
    );
\txeq_txcoeff[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => txeq_txcoeff(6),
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => \n_0_txeq_txcoeff_reg[14]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => txeq_txcoeff(13),
      O => \n_0_txeq_txcoeff[7]_i_2__1\
    );
\txeq_txcoeff[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[14]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => txeq_preset(8),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I4 => \n_0_txeq_txcoeff[8]_i_2__1\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__1\,
      O => \n_0_txeq_txcoeff[8]_i_1__1\
    );
\txeq_txcoeff[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[7]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => \n_0_txeq_txcoeff_reg[15]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[14]\,
      O => \n_0_txeq_txcoeff[8]_i_2__1\
    );
\txeq_txcoeff[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[15]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => txeq_preset(9),
      I3 => \n_0_FSM_onehot_fsm_tx[5]_i_2__1\,
      I4 => \n_0_txeq_txcoeff[9]_i_2__1\,
      I5 => \n_0_txeq_txcoeff[18]_i_6__1\,
      O => \n_0_txeq_txcoeff[9]_i_1__1\
    );
\txeq_txcoeff[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_reg[8]\,
      I1 => \n_0_txeq_txcoeff[18]_i_4__1\,
      I2 => \n_0_txeq_txcoeff_reg[16]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I5 => \n_0_txeq_txcoeff_reg[15]\,
      O => \n_0_txeq_txcoeff[9]_i_2__1\
    );
\txeq_txcoeff_cnt[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000AA2000"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt[1]_i_2__1\,
      I1 => txeq_control_reg2(0),
      I2 => txeq_control_reg2(1),
      I3 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I4 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I5 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      O => \n_0_txeq_txcoeff_cnt[0]_i_1__1\
    );
\txeq_txcoeff_cnt[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080800"
    )
    port map (
      I0 => \n_0_txeq_txcoeff_cnt[1]_i_2__1\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[3]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[1]\,
      I3 => \n_0_txeq_txcoeff_cnt_reg[1]\,
      I4 => \n_0_txeq_txcoeff_cnt_reg[0]\,
      O => \n_0_txeq_txcoeff_cnt[1]_i_1__1\
    );
\txeq_txcoeff_cnt[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_fsm_tx_reg[5]\,
      I1 => \n_0_FSM_onehot_fsm_tx_reg[6]\,
      I2 => \n_0_FSM_onehot_fsm_tx_reg[4]\,
      I3 => \n_0_FSM_onehot_fsm_tx_reg[2]\,
      O => \n_0_txeq_txcoeff_cnt[1]_i_2__1\
    );
\txeq_txcoeff_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txeq_txcoeff_cnt[0]_i_1__1\,
      Q => \n_0_txeq_txcoeff_cnt_reg[0]\,
      R => clear
    );
\txeq_txcoeff_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \<const1>\,
      D => \n_0_txeq_txcoeff_cnt[1]_i_1__1\,
      Q => \n_0_txeq_txcoeff_cnt_reg[1]\,
      R => clear
    );
\txeq_txcoeff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[0]_i_1__1\,
      Q => \n_0_txeq_txcoeff_reg[0]\,
      R => clear
    );
\txeq_txcoeff_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[10]_i_1__1\,
      Q => \n_0_txeq_txcoeff_reg[10]\,
      R => clear
    );
\txeq_txcoeff_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[11]_i_1__1\,
      Q => \n_0_txeq_txcoeff_reg[11]\,
      R => clear
    );
\txeq_txcoeff_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[12]_i_1__1\,
      Q => \n_0_txeq_txcoeff_reg[12]\,
      R => clear
    );
\txeq_txcoeff_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[13]_i_1__1\,
      Q => txeq_txcoeff(13),
      R => clear
    );
\txeq_txcoeff_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[14]_i_1__1\,
      Q => \n_0_txeq_txcoeff_reg[14]\,
      R => clear
    );
\txeq_txcoeff_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[15]_i_1__1\,
      Q => \n_0_txeq_txcoeff_reg[15]\,
      R => clear
    );
\txeq_txcoeff_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[16]_i_1__1\,
      Q => \n_0_txeq_txcoeff_reg[16]\,
      R => clear
    );
\txeq_txcoeff_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[17]_i_1__1\,
      Q => \n_0_txeq_txcoeff_reg[17]\,
      R => clear
    );
\txeq_txcoeff_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[18]_i_2__1\,
      Q => \n_0_txeq_txcoeff_reg[18]\,
      R => clear
    );
\txeq_txcoeff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[1]_i_1__1\,
      Q => \n_0_txeq_txcoeff_reg[1]\,
      R => clear
    );
\txeq_txcoeff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[2]_i_1__1\,
      Q => \n_0_txeq_txcoeff_reg[2]\,
      R => clear
    );
\txeq_txcoeff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[3]_i_1__1\,
      Q => \n_0_txeq_txcoeff_reg[3]\,
      R => clear
    );
\txeq_txcoeff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[4]_i_1__1\,
      Q => \n_0_txeq_txcoeff_reg[4]\,
      R => clear
    );
\txeq_txcoeff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[5]_i_1__1\,
      Q => \n_0_txeq_txcoeff_reg[5]\,
      R => clear
    );
\txeq_txcoeff_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[6]_i_1__1\,
      Q => txeq_txcoeff(6),
      R => clear
    );
\txeq_txcoeff_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[7]_i_1__1\,
      Q => \n_0_txeq_txcoeff_reg[7]\,
      R => clear
    );
\txeq_txcoeff_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[8]_i_1__1\,
      Q => \n_0_txeq_txcoeff_reg[8]\,
      R => clear
    );
\txeq_txcoeff_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => I1,
      CE => \n_0_txeq_txcoeff[18]_i_1__1\,
      D => \n_0_txeq_txcoeff[9]_i_1__1\,
      Q => \n_0_txeq_txcoeff_reg[9]\,
      R => clear
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_axi_basic_top is
  port (
    trn_rdst_rdy : out STD_LOGIC;
    O1 : out STD_LOGIC;
    m_axis_rx_tlast : out STD_LOGIC;
    trn_teof : out STD_LOGIC;
    trn_tsrc_rdy : out STD_LOGIC;
    trn_trem : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    trn_tcfg_gnt : out STD_LOGIC;
    m_axis_rx_tuser : out STD_LOGIC_VECTOR ( 13 downto 0 );
    cfg_pm_turnoff_ok_n : out STD_LOGIC;
    trn_tsof : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_rx_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    O11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O12 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    trn_rsrc_dsc : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rsrc_rdy_filtered10_out : in STD_LOGIC;
    trn_rrem : in STD_LOGIC_VECTOR ( 0 to 0 );
    trn_reof : in STD_LOGIC;
    trn_rsof : in STD_LOGIC;
    trn_recrc_err : in STD_LOGIC;
    trn_rerrfwd : in STD_LOGIC;
    s_axis_tx_tlast : in STD_LOGIC;
    s_axis_tx_tvalid : in STD_LOGIC;
    s_axis_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_cfg_gnt : in STD_LOGIC;
    trn_tdst_rdy : in STD_LOGIC;
    I1 : in STD_LOGIC;
    cfg_turnoff_ok : in STD_LOGIC;
    tbuf_av_min_trig : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    m_axis_rx_tready : in STD_LOGIC;
    trn_tbuf_av : in STD_LOGIC_VECTOR ( 5 downto 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    s_axis_tx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tx_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I9 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_pcie_link_state : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_to_turnoff : in STD_LOGIC
  );
end v7_pciev7_pcie_axi_basic_top;

architecture STRUCTURE of v7_pciev7_pcie_axi_basic_top is
begin
rx_inst: entity work.v7_pciev7_pcie_axi_basic_rx
    port map (
      CLK => CLK,
      D(6 downto 0) => D(6 downto 0),
      E(0) => trn_rdst_rdy,
      I10(63 downto 0) => I10(63 downto 0),
      I2 => I2,
      O1 => O1,
      O3 => O3,
      Q(63 downto 0) => O9(63 downto 0),
      SR(0) => SR(0),
      m_axis_rx_tkeep(7 downto 0) => m_axis_rx_tkeep(7 downto 0),
      m_axis_rx_tlast => m_axis_rx_tlast,
      m_axis_rx_tready => m_axis_rx_tready,
      m_axis_rx_tuser(13 downto 0) => m_axis_rx_tuser(13 downto 0),
      rsrc_rdy_filtered10_out => rsrc_rdy_filtered10_out,
      trn_recrc_err => trn_recrc_err,
      trn_reof => trn_reof,
      trn_rerrfwd => trn_rerrfwd,
      trn_rrem(0) => trn_rrem(0),
      trn_rsof => trn_rsof,
      trn_rsrc_dsc => trn_rsrc_dsc
    );
tx_inst: entity work.v7_pciev7_pcie_axi_basic_tx
    port map (
      CLK => CLK,
      I1 => I1,
      I3 => I3,
      I4 => I4,
      I5 => I5,
      I6 => I6,
      I7 => I7,
      I8 => I8,
      I9 => I9,
      O1 => O2,
      O10(63 downto 0) => O10(63 downto 0),
      O11(3 downto 0) => O11(3 downto 0),
      O12(2 downto 0) => O12(2 downto 0),
      O2 => O5,
      O4 => O4,
      O6 => O6,
      O7 => O7,
      O8 => O8,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      cfg_pcie_link_state(2 downto 0) => cfg_pcie_link_state(2 downto 0),
      cfg_pm_turnoff_ok_n => cfg_pm_turnoff_ok_n,
      cfg_to_turnoff => cfg_to_turnoff,
      cfg_turnoff_ok => cfg_turnoff_ok,
      s_axis_tx_tdata(63 downto 0) => s_axis_tx_tdata(63 downto 0),
      s_axis_tx_tkeep(0) => s_axis_tx_tkeep(0),
      s_axis_tx_tlast => s_axis_tx_tlast,
      s_axis_tx_tuser(3 downto 0) => s_axis_tx_tuser(3 downto 0),
      s_axis_tx_tvalid => s_axis_tx_tvalid,
      tbuf_av_min_trig => tbuf_av_min_trig,
      trn_tbuf_av(5 downto 0) => trn_tbuf_av(5 downto 0),
      trn_tcfg_gnt => trn_tcfg_gnt,
      trn_tdst_rdy => trn_tdst_rdy,
      trn_teof => trn_teof,
      trn_trem(0) => trn_trem(0),
      trn_tsof => trn_tsof,
      trn_tsrc_rdy => trn_tsrc_rdy,
      tx_cfg_gnt => tx_cfg_gnt
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pcie_brams_7x is
  port (
    rdata : out STD_LOGIC_VECTOR ( 68 downto 0 );
    MIMTXWEN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    MIMTXREN : in STD_LOGIC;
    MIMTXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMTXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 68 downto 0 )
  );
end v7_pciev7_pcie_pcie_brams_7x;

architecture STRUCTURE of v7_pciev7_pcie_pcie_brams_7x is
begin
\brams[0].ram\: entity work.v7_pciev7_pcie_pcie_bram_7x_7
    port map (
      CLK => CLK,
      MIMTXRADDR(10 downto 0) => MIMTXRADDR(10 downto 0),
      MIMTXREN => MIMTXREN,
      MIMTXWADDR(10 downto 0) => MIMTXWADDR(10 downto 0),
      MIMTXWEN => MIMTXWEN,
      rdata(17 downto 0) => rdata(17 downto 0),
      wdata(17 downto 0) => wdata(17 downto 0)
    );
\brams[1].ram\: entity work.v7_pciev7_pcie_pcie_bram_7x_8
    port map (
      CLK => CLK,
      MIMTXRADDR(10 downto 0) => MIMTXRADDR(10 downto 0),
      MIMTXREN => MIMTXREN,
      MIMTXWADDR(10 downto 0) => MIMTXWADDR(10 downto 0),
      MIMTXWEN => MIMTXWEN,
      rdata(17 downto 0) => rdata(35 downto 18),
      wdata(17 downto 0) => wdata(35 downto 18)
    );
\brams[2].ram\: entity work.v7_pciev7_pcie_pcie_bram_7x_9
    port map (
      CLK => CLK,
      MIMTXRADDR(10 downto 0) => MIMTXRADDR(10 downto 0),
      MIMTXREN => MIMTXREN,
      MIMTXWADDR(10 downto 0) => MIMTXWADDR(10 downto 0),
      MIMTXWEN => MIMTXWEN,
      rdata(17 downto 0) => rdata(53 downto 36),
      wdata(17 downto 0) => wdata(53 downto 36)
    );
\brams[3].ram\: entity work.v7_pciev7_pcie_pcie_bram_7x_10
    port map (
      CLK => CLK,
      MIMTXRADDR(10 downto 0) => MIMTXRADDR(10 downto 0),
      MIMTXREN => MIMTXREN,
      MIMTXWADDR(10 downto 0) => MIMTXWADDR(10 downto 0),
      MIMTXWEN => MIMTXWEN,
      rdata(14 downto 0) => rdata(68 downto 54),
      wdata(14 downto 0) => wdata(68 downto 54)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pcie_brams_7x_0 is
  port (
    O1 : out STD_LOGIC_VECTOR ( 67 downto 0 );
    MIMRXWEN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    MIMRXREN : in STD_LOGIC;
    MIMRXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMRXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of v7_pciev7_pcie_pcie_brams_7x_0 : entity is "v7_pcie_pcie_brams_7x";
end v7_pciev7_pcie_pcie_brams_7x_0;

architecture STRUCTURE of v7_pciev7_pcie_pcie_brams_7x_0 is
begin
\brams[0].ram\: entity work.v7_pciev7_pcie_pcie_bram_7x
    port map (
      CLK => CLK,
      I1(17 downto 0) => I1(17 downto 0),
      MIMRXRADDR(10 downto 0) => MIMRXRADDR(10 downto 0),
      MIMRXREN => MIMRXREN,
      MIMRXWADDR(10 downto 0) => MIMRXWADDR(10 downto 0),
      MIMRXWEN => MIMRXWEN,
      O1(17 downto 0) => O1(17 downto 0)
    );
\brams[1].ram\: entity work.v7_pciev7_pcie_pcie_bram_7x_1
    port map (
      CLK => CLK,
      I1(17 downto 0) => I1(35 downto 18),
      MIMRXRADDR(10 downto 0) => MIMRXRADDR(10 downto 0),
      MIMRXREN => MIMRXREN,
      MIMRXWADDR(10 downto 0) => MIMRXWADDR(10 downto 0),
      MIMRXWEN => MIMRXWEN,
      O1(17 downto 0) => O1(35 downto 18)
    );
\brams[2].ram\: entity work.v7_pciev7_pcie_pcie_bram_7x_2
    port map (
      CLK => CLK,
      I1(17 downto 0) => I1(53 downto 36),
      MIMRXRADDR(10 downto 0) => MIMRXRADDR(10 downto 0),
      MIMRXREN => MIMRXREN,
      MIMRXWADDR(10 downto 0) => MIMRXWADDR(10 downto 0),
      MIMRXWEN => MIMRXWEN,
      O1(17 downto 0) => O1(53 downto 36)
    );
\brams[3].ram\: entity work.v7_pciev7_pcie_pcie_bram_7x_3
    port map (
      CLK => CLK,
      I1(13 downto 0) => I1(67 downto 54),
      MIMRXRADDR(10 downto 0) => MIMRXRADDR(10 downto 0),
      MIMRXREN => MIMRXREN,
      MIMRXWADDR(10 downto 0) => MIMRXWADDR(10 downto 0),
      MIMRXWEN => MIMRXWEN,
      O1(13 downto 0) => O1(67 downto 54)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pipe_wrapper is
  port (
    pipe_txoutclk_out : out STD_LOGIC;
    SYNC_MMCM_LOCK : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_RXCHANISALIGNED : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_122_out : out STD_LOGIC;
    PIPE_RXELECIDLE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_124_out : out STD_LOGIC;
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 63 downto 0 );
    PIPE_RXDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_RXDATAK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    QPLL_QPLLOUTCLK : out STD_LOGIC;
    QPLL_QPLLOUTREFCLK : out STD_LOGIC;
    p_84_out : out STD_LOGIC;
    p_86_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_46_out : out STD_LOGIC;
    p_48_out : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_8_out : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O16 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O17 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O18 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    QPLL_QPLLLOCK : out STD_LOGIC;
    PIPE_PHYSTATUS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_RXPOLARITY : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_tx_deemph : in STD_LOGIC;
    pipe_tx_rcvr_det : in STD_LOGIC;
    PIPE_TXELECIDLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_POWERDOWN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pipe_tx_margin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPE_TXDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    PIPE_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_TXDATAK : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 35 downto 0 );
    I8 : in STD_LOGIC;
    int_pclk_sel_slave : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I9 : in STD_LOGIC;
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_tx_rate : in STD_LOGIC;
    SYNC_TXDLYSRESETDONE : in STD_LOGIC;
    SYNC_RXDLYSRESETDONE : in STD_LOGIC;
    sys_clk : in STD_LOGIC
  );
end v7_pciev7_pcie_pipe_wrapper;

architecture STRUCTURE of v7_pciev7_pcie_pipe_wrapper is
  signal \<const1>\ : STD_LOGIC;
  signal DRP_START0 : STD_LOGIC;
  signal DRP_START015_out : STD_LOGIC;
  signal DRP_START04_out : STD_LOGIC;
  signal DRP_START09_out : STD_LOGIC;
  signal DRP_X160 : STD_LOGIC;
  signal DRP_X16011_out : STD_LOGIC;
  signal DRP_X16017_out : STD_LOGIC;
  signal DRP_X16019_out : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o8\ : STD_LOGIC;
  signal \^pipe_rxelecidle\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal PIPE_RXSTATUS : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \^qpll_qplllock\ : STD_LOGIC;
  signal \^qpll_qplloutclk\ : STD_LOGIC;
  signal \^qpll_qplloutrefclk\ : STD_LOGIC;
  signal \^sync_mmcm_lock\ : STD_LOGIC;
  signal SYNC_TXSYNC_START0 : STD_LOGIC;
  signal SYNC_TXSYNC_START013_out : STD_LOGIC;
  signal SYNC_TXSYNC_START02_out : STD_LOGIC;
  signal SYNC_TXSYNC_START07_out : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^ext_ch_gt_drpdo\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^ext_ch_gt_drprdy\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gt_rxchbondo[1]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gt_rxchbondo[2]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gt_rxchbondo[3]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gt_txphinitdone : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_0_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_0_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_0_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_0_pipe_lane[1].pipe_sync_i\ : STD_LOGIC;
  signal \n_0_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_0_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_0_pipe_lane[2].pipe_sync_i\ : STD_LOGIC;
  signal \n_0_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_0_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_0_pipe_lane[3].pipe_sync_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[0].pipe_user_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_10_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[0].gt_wrapper_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[1].gt_wrapper_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[2].gt_wrapper_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[3].gt_wrapper_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_11_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_12_pipe_lane[0].gt_wrapper_i\ : STD_LOGIC;
  signal \n_12_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_12_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_12_pipe_lane[1].gt_wrapper_i\ : STD_LOGIC;
  signal \n_12_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_12_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_12_pipe_lane[1].pipe_user_i\ : STD_LOGIC;
  signal \n_12_pipe_lane[2].gt_wrapper_i\ : STD_LOGIC;
  signal \n_12_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_12_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_12_pipe_lane[2].pipe_user_i\ : STD_LOGIC;
  signal \n_12_pipe_lane[3].gt_wrapper_i\ : STD_LOGIC;
  signal \n_12_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_12_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[0].gt_wrapper_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[0].pipe_user_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[1].gt_wrapper_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[2].gt_wrapper_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[2].pipe_user_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[3].gt_wrapper_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_13_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[0].gt_wrapper_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[1].gt_wrapper_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[2].gt_wrapper_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[3].gt_wrapper_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_14_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[0].gt_wrapper_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[1].pipe_user_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_15_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal \n_16_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_16_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_16_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_16_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_16_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_16_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_16_pipe_lane[2].pipe_user_i\ : STD_LOGIC;
  signal \n_16_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_16_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_17_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[1].gt_wrapper_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[2].gt_wrapper_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[3].gt_wrapper_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_18_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[1].gt_wrapper_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[2].gt_wrapper_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[3].gt_wrapper_i\ : STD_LOGIC;
  signal \n_19_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_1_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_1_pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i\ : STD_LOGIC;
  signal \n_1_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_1_pipe_lane[0].pipe_sync_i\ : STD_LOGIC;
  signal \n_1_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_1_pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i\ : STD_LOGIC;
  signal \n_1_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_1_pipe_lane[1].pipe_sync_i\ : STD_LOGIC;
  signal \n_1_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_1_pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i\ : STD_LOGIC;
  signal \n_1_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_1_pipe_lane[2].pipe_sync_i\ : STD_LOGIC;
  signal \n_1_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_1_pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i\ : STD_LOGIC;
  signal \n_1_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_1_pipe_lane[3].pipe_sync_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[0].gt_wrapper_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[1].gt_wrapper_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[2].gt_wrapper_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[3].gt_wrapper_i\ : STD_LOGIC;
  signal \n_20_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_21_pipe_lane[0].gt_wrapper_i\ : STD_LOGIC;
  signal \n_21_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_21_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_21_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_21_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_22_pipe_lane[0].gt_wrapper_i\ : STD_LOGIC;
  signal \n_22_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_22_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_22_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_22_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_23_pipe_lane[0].gt_wrapper_i\ : STD_LOGIC;
  signal \n_23_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_23_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_23_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_23_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_24_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_24_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_24_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_24_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_25_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_25_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_25_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_25_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_26_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_26_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_26_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_26_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_2_gtp_pipe_reset.gtp_pipe_reset_i\ : STD_LOGIC;
  signal \n_2_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_2_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_2_pipe_lane[0].pipe_sync_i\ : STD_LOGIC;
  signal \n_2_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_2_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_2_pipe_lane[1].pipe_sync_i\ : STD_LOGIC;
  signal \n_2_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_2_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_2_pipe_lane[2].pipe_sync_i\ : STD_LOGIC;
  signal \n_2_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_2_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_2_pipe_lane[3].pipe_sync_i\ : STD_LOGIC;
  signal \n_3_gtp_pipe_reset.gtp_pipe_reset_i\ : STD_LOGIC;
  signal \n_3_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_3_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_3_pipe_lane[0].pipe_sync_i\ : STD_LOGIC;
  signal \n_3_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_3_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_3_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_3_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_3_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_3_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_4_gtp_pipe_reset.gtp_pipe_reset_i\ : STD_LOGIC;
  signal \n_4_pipe_lane[0].gt_wrapper_i\ : STD_LOGIC;
  signal \n_4_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_4_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_4_pipe_lane[0].pipe_sync_i\ : STD_LOGIC;
  signal \n_4_pipe_lane[1].gt_wrapper_i\ : STD_LOGIC;
  signal \n_4_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_4_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_4_pipe_lane[2].gt_wrapper_i\ : STD_LOGIC;
  signal \n_4_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_4_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_4_pipe_lane[3].gt_wrapper_i\ : STD_LOGIC;
  signal \n_4_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_4_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_5_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_5_pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i\ : STD_LOGIC;
  signal \n_5_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_5_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_5_pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i\ : STD_LOGIC;
  signal \n_5_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_5_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_5_pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i\ : STD_LOGIC;
  signal \n_5_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_5_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_5_pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i\ : STD_LOGIC;
  signal \n_5_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_63_pipe_lane[1].gt_wrapper_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i\ : STD_LOGIC;
  signal \n_6_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_7_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_7_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_7_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_7_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_7_pipe_lane[1].pipe_user_i\ : STD_LOGIC;
  signal \n_7_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_7_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_7_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_7_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_8_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_8_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_8_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_8_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_8_pipe_lane[1].pipe_user_i\ : STD_LOGIC;
  signal \n_8_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_8_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_8_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_8_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_8_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal \n_9_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_9_pipe_lane[0].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_9_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_9_pipe_lane[1].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_9_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_9_pipe_lane[2].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_9_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\ : STD_LOGIC;
  signal \n_9_pipe_lane[3].pipe_eq.pipe_eq_i\ : STD_LOGIC;
  signal \n_9_pipe_lane[3].pipe_user_i\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in11_in_1 : STD_LOGIC;
  signal p_0_in11_in_5 : STD_LOGIC;
  signal p_0_in11_in_9 : STD_LOGIC;
  signal p_106_out : STD_LOGIC;
  signal p_107_out : STD_LOGIC;
  signal p_115_out : STD_LOGIC;
  signal p_117_out : STD_LOGIC;
  signal p_121_out : STD_LOGIC;
  signal p_123_out : STD_LOGIC;
  signal p_129_out : STD_LOGIC;
  signal p_134_out : STD_LOGIC;
  signal p_144_out : STD_LOGIC;
  signal p_145_out : STD_LOGIC;
  signal p_153_out : STD_LOGIC;
  signal p_155_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_1_in12_in : STD_LOGIC;
  signal p_1_in12_in_0 : STD_LOGIC;
  signal p_1_in12_in_4 : STD_LOGIC;
  signal p_1_in12_in_8 : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in_3 : STD_LOGIC;
  signal p_2_in_7 : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_3_in_10 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_3_in_2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_3_in_6 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_41_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC;
  signal p_68_out : STD_LOGIC;
  signal p_69_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC;
  signal p_79_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_83_out : STD_LOGIC;
  signal p_85_out : STD_LOGIC;
  signal p_91_out : STD_LOGIC;
  signal p_96_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal \^pipe_txoutclk_out\ : STD_LOGIC;
  signal qdrp_done : STD_LOGIC;
  signal qrst_drp_start : STD_LOGIC;
  signal qrst_ovrd : STD_LOGIC;
  signal reset_n_reg1 : STD_LOGIC;
  signal reset_n_reg2 : STD_LOGIC;
  signal rst_dclk_reset : STD_LOGIC;
  signal rst_drp_start : STD_LOGIC;
  signal rst_drp_x16 : STD_LOGIC;
  signal rst_gtreset : STD_LOGIC;
  signal rst_rxusrclk_reset : STD_LOGIC;
  signal rst_txsync_start : STD_LOGIC;
  signal rst_userrdy : STD_LOGIC;
  signal rxsyncallin : STD_LOGIC;
  signal txsyncallin : STD_LOGIC;
  signal user_active_lane : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_n_reg1_reg : label is true;
  attribute ASYNC_REG of reset_n_reg2_reg : label is true;
begin
  O1 <= \^o1\;
  O10(3 downto 0) <= \^o10\(3 downto 0);
  O8 <= \^o8\;
  PIPE_RXELECIDLE(3 downto 0) <= \^pipe_rxelecidle\(3 downto 0);
  QPLL_QPLLLOCK <= \^qpll_qplllock\;
  QPLL_QPLLOUTCLK <= \^qpll_qplloutclk\;
  QPLL_QPLLOUTREFCLK <= \^qpll_qplloutrefclk\;
  SYNC_MMCM_LOCK <= \^sync_mmcm_lock\;
  ext_ch_gt_drpdo(63 downto 0) <= \^ext_ch_gt_drpdo\(63 downto 0);
  ext_ch_gt_drprdy(3 downto 0) <= \^ext_ch_gt_drprdy\(3 downto 0);
  pipe_txoutclk_out <= \^pipe_txoutclk_out\;
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gtp_pipe_reset.gtp_pipe_reset_i\: entity work.v7_pciev7_pcie_gtp_pipe_reset
    port map (
      D(3) => p_41_out,
      D(2) => p_79_out,
      D(1) => p_117_out,
      D(0) => p_155_out,
      I1 => reset_n_reg2,
      I10 => \^sync_mmcm_lock\,
      I11(3) => p_15_out,
      I11(2) => p_53_out,
      I11(1) => p_91_out,
      I11(0) => p_129_out,
      I12(3) => p_31_out,
      I12(2) => p_69_out,
      I12(1) => p_107_out,
      I12(0) => p_145_out,
      I13(3) => \n_1_pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i\,
      I13(2) => \n_1_pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i\,
      I13(1) => \n_1_pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i\,
      I13(0) => \n_1_pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i\,
      I14(3) => p_39_out,
      I14(2) => p_77_out,
      I14(1) => p_115_out,
      I14(0) => p_153_out,
      I2 => \n_7_pipe_lane[1].pipe_user_i\,
      I3(0) => \n_9_pipe_lane[3].pipe_user_i\,
      I4(0) => \n_4_gtp_pipe_reset.gtp_pipe_reset_i\,
      I5 => \n_8_pipe_lane[3].pipe_user_i\,
      I6(0) => \n_3_gtp_pipe_reset.gtp_pipe_reset_i\,
      I7 => \^o1\,
      I8(3) => p_30_out,
      I8(2) => p_68_out,
      I8(1) => p_106_out,
      I8(0) => p_144_out,
      I9(3) => p_20_out,
      I9(2) => p_58_out,
      I9(1) => p_96_out,
      I9(0) => p_134_out,
      O1 => \n_2_gtp_pipe_reset.gtp_pipe_reset_i\,
      O2(0) => rst_rxusrclk_reset,
      Q(0) => \n_8_pipe_lane[1].pipe_user_i\,
      QPLL_QPLLLOCK => \^qpll_qplllock\,
      RST_DCLK_RESET => rst_dclk_reset,
      RST_DRP_START => rst_drp_start,
      RST_DRP_X16 => rst_drp_x16,
      SR(0) => p_0_in,
      clear => clear,
      rst_gtreset => rst_gtreset,
      rst_txsync_start => rst_txsync_start,
      rst_userrdy => rst_userrdy
    );
\pipe_clock_int.pipe_clock_i\: entity work.v7_pciev7_pcie_pipe_clock
    port map (
      D(3 downto 0) => \^o10\(3 downto 0),
      I1 => I1,
      I2 => I2,
      I3 => I3,
      O1 => \^o1\,
      O2 => O2,
      SYNC_MMCM_LOCK => \^sync_mmcm_lock\,
      int_pclk_sel_slave(3 downto 0) => int_pclk_sel_slave(3 downto 0),
      \out\(3 downto 0) => \out\(3 downto 0),
      pipe_txoutclk_out => \^pipe_txoutclk_out\
    );
\pipe_lane[0].gt_wrapper_i\: entity work.v7_pciev7_pcie_gt_wrapper_33
    port map (
      DRPADDR(8) => \n_0_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(7) => \n_1_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(6) => \n_2_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(5) => \n_3_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(4) => \n_4_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(3) => \n_5_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(2) => \n_6_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(1) => \n_7_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(0) => \n_8_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(15) => \n_11_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(14) => \n_12_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(13) => \n_13_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(12) => \n_14_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(11) => \n_15_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(10) => \n_16_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(9) => \n_17_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(8) => \n_18_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(7) => \n_19_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(6) => \n_20_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(5) => \n_21_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(4) => \n_22_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(3) => \n_23_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(2) => \n_24_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(1) => \n_25_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(0) => \n_26_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      I1 => \^o1\,
      I10 => \n_4_pipe_lane[0].pipe_sync_i\,
      I11(0) => p_129_out,
      I12 => \n_3_pipe_lane[0].pipe_sync_i\,
      I13 => \n_1_pipe_lane[0].pipe_sync_i\,
      I14 => \n_2_pipe_lane[0].pipe_sync_i\,
      I15 => I8,
      I16 => I4,
      I2 => \n_10_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      I3 => \n_9_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      I4(5 downto 3) => p_3_in_6(7 downto 5),
      I4(2 downto 0) => p_3_in_6(3 downto 1),
      I5 => \^qpll_qplloutclk\,
      I6 => \^qpll_qplloutrefclk\,
      I7 => \n_13_pipe_lane[0].pipe_user_i\,
      I8 => \n_10_pipe_lane[0].pipe_user_i\,
      I9(0) => p_134_out,
      O1 => \n_4_pipe_lane[0].gt_wrapper_i\,
      O10 => \n_23_pipe_lane[0].gt_wrapper_i\,
      O18(2 downto 0) => O18(2 downto 0),
      O2 => \n_11_pipe_lane[0].gt_wrapper_i\,
      O3 => \n_12_pipe_lane[0].gt_wrapper_i\,
      O4 => \n_13_pipe_lane[0].gt_wrapper_i\,
      O5 => \n_14_pipe_lane[0].gt_wrapper_i\,
      O6 => \n_15_pipe_lane[0].gt_wrapper_i\,
      O7 => \n_20_pipe_lane[0].gt_wrapper_i\,
      O8 => \n_21_pipe_lane[0].gt_wrapper_i\,
      O9 => \n_22_pipe_lane[0].gt_wrapper_i\,
      PIPE_POWERDOWN(1 downto 0) => PIPE_POWERDOWN(1 downto 0),
      PIPE_RXCHANISALIGNED(0) => PIPE_RXCHANISALIGNED(0),
      PIPE_RXDATA(15 downto 0) => PIPE_RXDATA(15 downto 0),
      PIPE_RXDATAK(1 downto 0) => PIPE_RXDATAK(1 downto 0),
      PIPE_RXELECIDLE(0) => \^pipe_rxelecidle\(0),
      PIPE_RXPOLARITY(0) => PIPE_RXPOLARITY(0),
      PIPE_TXCOMPLIANCE(0) => PIPE_TXCOMPLIANCE(0),
      PIPE_TXDATA(15 downto 0) => PIPE_TXDATA(15 downto 0),
      PIPE_TXDATAK(1 downto 0) => PIPE_TXDATAK(1 downto 0),
      PIPE_TXELECIDLE(0) => PIPE_TXELECIDLE(0),
      RXCHBONDO(3 downto 0) => \gt_rxchbondo[1]_0\(3 downto 0),
      RXRATE(0) => \n_6_pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i\,
      RXSTATUS(0) => PIPE_RXSTATUS(2),
      TXMAINCURSOR(6) => \n_5_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(5) => \n_6_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(4) => \n_7_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(3) => \n_8_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(2) => \n_9_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(1) => \n_10_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(0) => \n_11_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(4) => \n_12_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(3) => \n_13_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(2) => \n_14_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(1) => \n_15_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(0) => \n_16_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(4) => \n_0_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(3) => \n_1_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(2) => \n_2_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(1) => \n_3_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(0) => \n_4_pipe_lane[0].pipe_eq.pipe_eq_i\,
      ext_ch_gt_drpdo(15 downto 0) => \^ext_ch_gt_drpdo\(15 downto 0),
      ext_ch_gt_drprdy(0) => \^ext_ch_gt_drprdy\(0),
      gt_txphinitdone(0) => gt_txphinitdone(0),
      p_121_out => p_121_out,
      p_122_out => p_122_out,
      p_123_out => p_123_out,
      p_124_out => p_124_out,
      pci_exp_rxn(0) => pci_exp_rxn(0),
      pci_exp_rxp(0) => pci_exp_rxp(0),
      pci_exp_txn(0) => pci_exp_txn(0),
      pci_exp_txp(0) => pci_exp_txp(0),
      pipe_rxoutclk_out(0) => pipe_rxoutclk_out(0),
      pipe_tx_deemph => pipe_tx_deemph,
      pipe_tx_margin(2 downto 0) => pipe_tx_margin(2 downto 0),
      pipe_tx_rcvr_det => pipe_tx_rcvr_det,
      pipe_txoutclk_out => \^pipe_txoutclk_out\,
      rst_gtreset => rst_gtreset,
      rst_userrdy => rst_userrdy,
      rxsyncallin => rxsyncallin,
      txsyncallin => txsyncallin
    );
\pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\: entity work.v7_pciev7_pcie_gtp_pipe_drp_35
    port map (
      DRPADDR(8) => \n_0_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(7) => \n_1_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(6) => \n_2_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(5) => \n_3_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(4) => \n_4_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(3) => \n_5_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(2) => \n_6_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(1) => \n_7_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(0) => \n_8_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(15) => \n_11_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(14) => \n_12_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(13) => \n_13_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(12) => \n_14_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(11) => \n_15_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(10) => \n_16_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(9) => \n_17_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(8) => \n_18_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(7) => \n_19_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(6) => \n_20_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(5) => \n_21_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(4) => \n_22_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(3) => \n_23_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(2) => \n_24_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(1) => \n_25_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(0) => \n_26_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRP_DONE => p_144_out,
      DRP_START => DRP_START04_out,
      DRP_X16 => DRP_X160,
      I1 => \^o1\,
      O1 => \n_9_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      O2 => \n_10_pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i\,
      ext_ch_gt_drpaddr(8 downto 0) => ext_ch_gt_drpaddr(8 downto 0),
      ext_ch_gt_drpdi(15 downto 0) => ext_ch_gt_drpdi(15 downto 0),
      ext_ch_gt_drpdo(15 downto 0) => \^ext_ch_gt_drpdo\(15 downto 0),
      ext_ch_gt_drpen(0) => ext_ch_gt_drpen(0),
      ext_ch_gt_drprdy(0) => \^ext_ch_gt_drprdy\(0),
      ext_ch_gt_drpwe(0) => ext_ch_gt_drpwe(0),
      rst_dclk_reset => rst_dclk_reset
    );
\pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i\: entity work.v7_pciev7_pcie_gtp_pipe_rate_18
    port map (
      D(0) => \^o10\(0),
      DRP_DONE => p_144_out,
      DRP_START => DRP_START04_out,
      DRP_X16 => DRP_X160,
      I1 => \^o1\,
      RATE_PHYSTATUS => p_129_out,
      RATE_RXPMARESETDONE => p_134_out,
      RATE_RXRATEDONE => \n_11_pipe_lane[0].gt_wrapper_i\,
      RATE_TXRATEDONE => \n_20_pipe_lane[0].gt_wrapper_i\,
      RATE_TXSYNC_DONE => p_145_out,
      RST_DRP_START => rst_drp_start,
      RST_DRP_X16 => rst_drp_x16,
      RST_RATE_IDLE(0) => \n_1_pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i\,
      RXRATE(0) => \n_6_pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i\,
      SYNC_TXSYNC_START => SYNC_TXSYNC_START02_out,
      USER_RATE_DONE => \n_5_pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i\,
      clear => clear,
      pipe_tx_rate => pipe_tx_rate,
      rst_txsync_start => rst_txsync_start
    );
\pipe_lane[0].pipe_eq.pipe_eq_i\: entity work.v7_pciev7_pcie_pipe_eq_24
    port map (
      I1 => \^o1\,
      O1 => \n_17_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(6) => \n_5_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(5) => \n_6_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(4) => \n_7_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(3) => \n_8_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(2) => \n_9_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(1) => \n_10_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(0) => \n_11_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(4) => \n_12_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(3) => \n_13_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(2) => \n_14_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(1) => \n_15_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(0) => \n_16_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(4) => \n_0_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(3) => \n_1_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(2) => \n_2_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(1) => \n_3_pipe_lane[0].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(0) => \n_4_pipe_lane[0].pipe_eq.pipe_eq_i\,
      clear => clear
    );
\pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i\: entity work.v7_pciev7_pcie_gt_common
    port map (
      I1 => \^o1\,
      QPLL_DRP_DONE => qdrp_done,
      QPLL_DRP_OVRD => qrst_ovrd,
      QPLL_DRP_START => qrst_drp_start,
      QPLL_QPLLLOCK => \^qpll_qplllock\,
      QPLL_QPLLOUTCLK => \^qpll_qplloutclk\,
      QPLL_QPLLOUTREFCLK => \^qpll_qplloutrefclk\,
      RST_DCLK_RESET => rst_dclk_reset,
      clear => clear,
      sys_clk => sys_clk
    );
\pipe_lane[0].pipe_sync_i\: entity work.v7_pciev7_pcie_pipe_sync_32
    port map (
      I1 => \^o1\,
      I12(0) => p_145_out,
      I2 => \^sync_mmcm_lock\,
      O1 => \n_1_pipe_lane[0].pipe_sync_i\,
      O2 => \n_2_pipe_lane[0].pipe_sync_i\,
      O3 => \n_3_pipe_lane[0].pipe_sync_i\,
      O4 => \n_4_pipe_lane[0].pipe_sync_i\,
      PIPE_RXELECIDLE(0) => \^pipe_rxelecidle\(0),
      SYNC_RATE_IDLE => \n_1_pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i\,
      SYNC_RXCDRLOCK => p_153_out,
      SYNC_RXDLYSRESETDONE => SYNC_RXDLYSRESETDONE,
      SYNC_RXPHALIGNDONE_S => \n_63_pipe_lane[1].gt_wrapper_i\,
      SYNC_RXSYNCDONE => \n_13_pipe_lane[0].gt_wrapper_i\,
      SYNC_TXDLYSRESETDONE => SYNC_TXDLYSRESETDONE,
      SYNC_TXPHINITDONE => \n_12_pipe_lane[2].pipe_user_i\,
      SYNC_TXSYNCDONE => \n_22_pipe_lane[0].gt_wrapper_i\,
      SYNC_TXSYNC_START => SYNC_TXSYNC_START02_out,
      clear => clear,
      p_0_in11_in => p_0_in11_in_5,
      p_121_out => p_121_out,
      p_1_in12_in => p_1_in12_in_4,
      txsyncallin => txsyncallin,
      user_active_lane(0) => user_active_lane(0)
    );
\pipe_lane[0].pipe_user_i\: entity work.v7_pciev7_pcie_pipe_user_21
    port map (
      I1 => \n_15_pipe_lane[0].gt_wrapper_i\,
      I2 => \^o1\,
      I3 => \n_4_pipe_lane[0].gt_wrapper_i\,
      I4 => I4,
      O1(5 downto 3) => p_3_in_6(7 downto 5),
      O1(2 downto 0) => p_3_in_6(3 downto 1),
      O10(0) => \^o10\(0),
      O2 => \n_13_pipe_lane[0].pipe_user_i\,
      O9 => O9,
      PIPE_PHYSTATUS(0) => PIPE_PHYSTATUS(0),
      PIPE_RXELECIDLE(0) => \^pipe_rxelecidle\(0),
      PIPE_TXCOMPLIANCE(0) => PIPE_TXCOMPLIANCE(0),
      PIPE_TXELECIDLE(0) => PIPE_TXELECIDLE(0),
      RST_PHYSTATUS(0) => p_129_out,
      RST_RATE_IDLE(0) => \n_1_pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i\,
      RST_RESETDONE(0) => p_155_out,
      SR(0) => rst_rxusrclk_reset,
      SYNC_RXCDRLOCK => p_153_out,
      USER_OOBCLK => \n_10_pipe_lane[0].pipe_user_i\,
      USER_RATE_DONE => \n_5_pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i\,
      USER_RST_IDLE => \n_2_gtp_pipe_reset.gtp_pipe_reset_i\,
      USER_RXEQ_ADAPT_DONE => \n_17_pipe_lane[0].pipe_eq.pipe_eq_i\,
      USER_RXRESETDONE => \n_12_pipe_lane[0].gt_wrapper_i\,
      USER_RXSTATUS_IN => PIPE_RXSTATUS(2),
      USER_TXRESETDONE => \n_21_pipe_lane[0].gt_wrapper_i\,
      clear => clear,
      p_0_in11_in => p_0_in11_in_5,
      p_1_in12_in => p_1_in12_in_4,
      p_2_in => p_2_in_7,
      user_active_lane(0) => user_active_lane(0)
    );
\pipe_lane[1].gt_wrapper_i\: entity work.v7_pciev7_pcie_gt_wrapper_31
    port map (
      D(15 downto 0) => D(15 downto 0),
      DRPADDR(8) => \n_0_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(7) => \n_1_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(6) => \n_2_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(5) => \n_3_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(4) => \n_4_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(3) => \n_5_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(2) => \n_6_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(1) => \n_7_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(0) => \n_8_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(15) => \n_11_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(14) => \n_12_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(13) => \n_13_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(12) => \n_14_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(11) => \n_15_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(10) => \n_16_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(9) => \n_17_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(8) => \n_18_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(7) => \n_19_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(6) => \n_20_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(5) => \n_21_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(4) => \n_22_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(3) => \n_23_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(2) => \n_24_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(1) => \n_25_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(0) => \n_26_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      I1 => \^o1\,
      I10 => \n_12_pipe_lane[1].pipe_user_i\,
      I11(0) => p_91_out,
      I12 => \n_2_pipe_lane[1].pipe_sync_i\,
      I13 => \n_0_pipe_lane[1].pipe_sync_i\,
      I14 => \n_1_pipe_lane[1].pipe_sync_i\,
      I15 => \n_23_pipe_lane[0].gt_wrapper_i\,
      I16(3 downto 0) => \gt_rxchbondo[2]_1\(3 downto 0),
      I17 => I8,
      I18 => I5,
      I2 => \n_10_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      I3 => \n_9_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      I4(5 downto 3) => p_3_in_10(7 downto 5),
      I4(2 downto 0) => p_3_in_10(3 downto 1),
      I5 => \^qpll_qplloutclk\,
      I6 => \^qpll_qplloutrefclk\,
      I7 => \n_15_pipe_lane[1].pipe_user_i\,
      I8 => \n_14_pipe_lane[0].gt_wrapper_i\,
      I9(0) => p_96_out,
      O1 => \n_4_pipe_lane[1].gt_wrapper_i\,
      O17(2 downto 0) => O17(2 downto 0),
      O2 => \n_11_pipe_lane[1].gt_wrapper_i\,
      O3 => \n_12_pipe_lane[1].gt_wrapper_i\,
      O4 => \n_14_pipe_lane[1].gt_wrapper_i\,
      O5 => \n_18_pipe_lane[1].gt_wrapper_i\,
      O6 => \n_19_pipe_lane[1].gt_wrapper_i\,
      O7(1 downto 0) => O3(1 downto 0),
      PIPE_POWERDOWN(1 downto 0) => PIPE_POWERDOWN(3 downto 2),
      PIPE_RXCHANISALIGNED(0) => PIPE_RXCHANISALIGNED(1),
      PIPE_RXELECIDLE(0) => \^pipe_rxelecidle\(1),
      PIPE_RXPOLARITY(0) => PIPE_RXPOLARITY(1),
      PIPE_TXCOMPLIANCE(0) => PIPE_TXCOMPLIANCE(1),
      PIPE_TXDATA(15 downto 0) => PIPE_TXDATA(31 downto 16),
      PIPE_TXDATAK(1 downto 0) => PIPE_TXDATAK(3 downto 2),
      PIPE_TXELECIDLE(0) => PIPE_TXELECIDLE(1),
      RXCHBONDO(3 downto 0) => \gt_rxchbondo[1]_0\(3 downto 0),
      RXRATE(0) => \n_6_pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i\,
      RXSTATUS(0) => PIPE_RXSTATUS(5),
      SYNC_RXPHALIGNDONE_S => \n_63_pipe_lane[1].gt_wrapper_i\,
      SYNC_RXSYNCDONE => \n_13_pipe_lane[1].gt_wrapper_i\,
      SYNC_TXSYNCDONE => \n_20_pipe_lane[1].gt_wrapper_i\,
      TXMAINCURSOR(6) => \n_5_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(5) => \n_6_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(4) => \n_7_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(3) => \n_8_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(2) => \n_9_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(1) => \n_10_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(0) => \n_11_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(4) => \n_12_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(3) => \n_13_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(2) => \n_14_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(1) => \n_15_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(0) => \n_16_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(4) => \n_0_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(3) => \n_1_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(2) => \n_2_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(1) => \n_3_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(0) => \n_4_pipe_lane[1].pipe_eq.pipe_eq_i\,
      ext_ch_gt_drpdo(15 downto 0) => \^ext_ch_gt_drpdo\(31 downto 16),
      ext_ch_gt_drprdy(0) => \^ext_ch_gt_drprdy\(1),
      gt_txphinitdone(0) => gt_txphinitdone(1),
      p_45_out => p_45_out,
      p_7_out => p_7_out,
      p_83_out => p_83_out,
      p_84_out => p_84_out,
      p_85_out => p_85_out,
      p_86_out => p_86_out,
      pci_exp_rxn(0) => pci_exp_rxn(1),
      pci_exp_rxp(0) => pci_exp_rxp(1),
      pci_exp_txn(0) => pci_exp_txn(1),
      pci_exp_txp(0) => pci_exp_txp(1),
      pipe_rxoutclk_out(0) => pipe_rxoutclk_out(1),
      pipe_tx_margin(2 downto 0) => pipe_tx_margin(2 downto 0),
      pipe_tx_rcvr_det => pipe_tx_rcvr_det,
      rst_gtreset => rst_gtreset,
      rst_userrdy => rst_userrdy,
      rxsyncallin => rxsyncallin,
      txsyncallin => txsyncallin
    );
\pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\: entity work.v7_pciev7_pcie_gtp_pipe_drp_19
    port map (
      DRPADDR(8) => \n_0_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(7) => \n_1_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(6) => \n_2_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(5) => \n_3_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(4) => \n_4_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(3) => \n_5_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(2) => \n_6_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(1) => \n_7_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(0) => \n_8_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(15) => \n_11_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(14) => \n_12_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(13) => \n_13_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(12) => \n_14_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(11) => \n_15_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(10) => \n_16_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(9) => \n_17_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(8) => \n_18_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(7) => \n_19_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(6) => \n_20_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(5) => \n_21_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(4) => \n_22_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(3) => \n_23_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(2) => \n_24_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(1) => \n_25_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(0) => \n_26_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRP_DONE => p_106_out,
      DRP_START => DRP_START09_out,
      DRP_X16 => DRP_X16011_out,
      I1 => \^o1\,
      O1 => \n_9_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      O2 => \n_10_pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i\,
      RST_DCLK_RESET => rst_dclk_reset,
      ext_ch_gt_drpaddr(8 downto 0) => ext_ch_gt_drpaddr(17 downto 9),
      ext_ch_gt_drpdi(15 downto 0) => ext_ch_gt_drpdi(31 downto 16),
      ext_ch_gt_drpdo(15 downto 0) => \^ext_ch_gt_drpdo\(31 downto 16),
      ext_ch_gt_drpen(0) => ext_ch_gt_drpen(1),
      ext_ch_gt_drprdy(0) => \^ext_ch_gt_drprdy\(1),
      ext_ch_gt_drpwe(0) => ext_ch_gt_drpwe(1)
    );
\pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i\: entity work.v7_pciev7_pcie_gtp_pipe_rate_25
    port map (
      DRP_START09_out => DRP_START09_out,
      DRP_X16011_out => DRP_X16011_out,
      I1 => \^o1\,
      RATE_DRP_DONE => p_106_out,
      RATE_PHYSTATUS => p_91_out,
      RATE_RXPMARESETDONE => p_96_out,
      RATE_RXRATEDONE => \n_11_pipe_lane[1].gt_wrapper_i\,
      RATE_TXRATEDONE => \n_18_pipe_lane[1].gt_wrapper_i\,
      RATE_TXSYNC_DONE => p_107_out,
      RST_DRP_START => rst_drp_start,
      RST_DRP_X16 => rst_drp_x16,
      RST_RATE_IDLE(0) => \n_1_pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i\,
      RXRATE(0) => \n_6_pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i\,
      SYNC_TXSYNC_START => SYNC_TXSYNC_START07_out,
      USER_PCLK_SEL => \^o10\(1),
      USER_RATE_DONE => \n_5_pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i\,
      clear => clear,
      pipe_tx_rate => pipe_tx_rate,
      rst_txsync_start => rst_txsync_start
    );
\pipe_lane[1].pipe_eq.pipe_eq_i\: entity work.v7_pciev7_pcie_pipe_eq_27
    port map (
      I1 => \^o1\,
      O1 => \n_17_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(6) => \n_5_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(5) => \n_6_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(4) => \n_7_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(3) => \n_8_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(2) => \n_9_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(1) => \n_10_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(0) => \n_11_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(4) => \n_12_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(3) => \n_13_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(2) => \n_14_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(1) => \n_15_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(0) => \n_16_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(4) => \n_0_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(3) => \n_1_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(2) => \n_2_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(1) => \n_3_pipe_lane[1].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(0) => \n_4_pipe_lane[1].pipe_eq.pipe_eq_i\,
      clear => clear
    );
\pipe_lane[1].pipe_sync_i\: entity work.v7_pciev7_pcie_pipe_sync_34
    port map (
      I1 => \^o1\,
      I12(0) => p_107_out,
      I2 => \n_12_pipe_lane[2].pipe_user_i\,
      I3 => \^sync_mmcm_lock\,
      I4 => \n_63_pipe_lane[1].gt_wrapper_i\,
      O1 => \n_0_pipe_lane[1].pipe_sync_i\,
      O2 => \n_1_pipe_lane[1].pipe_sync_i\,
      O3 => \n_2_pipe_lane[1].pipe_sync_i\,
      PIPE_RXELECIDLE(0) => \^pipe_rxelecidle\(1),
      SYNC_RATE_IDLE => \n_1_pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i\,
      SYNC_RXCDRLOCK => p_115_out,
      SYNC_RXDLYSRESETDONE => SYNC_RXDLYSRESETDONE,
      SYNC_RXSYNCDONE => \n_13_pipe_lane[1].gt_wrapper_i\,
      SYNC_TXDLYSRESETDONE => SYNC_TXDLYSRESETDONE,
      SYNC_TXSYNCDONE => \n_20_pipe_lane[1].gt_wrapper_i\,
      SYNC_TXSYNC_START => SYNC_TXSYNC_START07_out,
      clear => clear,
      p_0_in11_in => p_0_in11_in_9,
      p_121_out => p_121_out,
      p_1_in12_in => p_1_in12_in_8,
      txsyncallin => txsyncallin
    );
\pipe_lane[1].pipe_user_i\: entity work.v7_pciev7_pcie_pipe_user_26
    port map (
      I1 => \n_14_pipe_lane[1].gt_wrapper_i\,
      I2 => \^o1\,
      I3 => \n_4_pipe_lane[1].gt_wrapper_i\,
      I4 => \n_2_gtp_pipe_reset.gtp_pipe_reset_i\,
      I5 => I5,
      I6(0) => \n_3_gtp_pipe_reset.gtp_pipe_reset_i\,
      O1(5 downto 3) => p_3_in_10(7 downto 5),
      O1(2 downto 0) => p_3_in_10(3 downto 1),
      O10(0) => \^o10\(1),
      O11 => O11,
      O14 => O14,
      O2 => \n_7_pipe_lane[1].pipe_user_i\,
      O3 => \n_15_pipe_lane[1].pipe_user_i\,
      PIPE_PHYSTATUS(0) => PIPE_PHYSTATUS(1),
      PIPE_RXELECIDLE(0) => \^pipe_rxelecidle\(1),
      PIPE_TXCOMPLIANCE(0) => PIPE_TXCOMPLIANCE(1),
      PIPE_TXELECIDLE(0) => PIPE_TXELECIDLE(1),
      Q(0) => \n_8_pipe_lane[1].pipe_user_i\,
      RST_PHYSTATUS(0) => p_91_out,
      RST_RATE_IDLE(0) => \n_1_pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i\,
      RST_RESETDONE(0) => p_117_out,
      SR(0) => rst_rxusrclk_reset,
      SYNC_RXCDRLOCK => p_115_out,
      USER_OOBCLK => \n_12_pipe_lane[1].pipe_user_i\,
      USER_RATE_DONE => \n_5_pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i\,
      USER_RXEQ_ADAPT_DONE => \n_17_pipe_lane[1].pipe_eq.pipe_eq_i\,
      USER_RXRESETDONE => \n_12_pipe_lane[1].gt_wrapper_i\,
      USER_RXSTATUS_IN => PIPE_RXSTATUS(5),
      USER_TXRESETDONE => \n_19_pipe_lane[1].gt_wrapper_i\,
      clear => clear,
      p_0_in11_in => p_0_in11_in_9,
      p_1_in12_in => p_1_in12_in_8,
      p_2_in => p_2_in_7,
      p_2_in_0 => p_2_in_3,
      p_2_in_1 => p_2_in
    );
\pipe_lane[2].gt_wrapper_i\: entity work.v7_pciev7_pcie_gt_wrapper_30
    port map (
      DRPADDR(8) => \n_0_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(7) => \n_1_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(6) => \n_2_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(5) => \n_3_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(4) => \n_4_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(3) => \n_5_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(2) => \n_6_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(1) => \n_7_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(0) => \n_8_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(15) => \n_11_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(14) => \n_12_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(13) => \n_13_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(12) => \n_14_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(11) => \n_15_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(10) => \n_16_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(9) => \n_17_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(8) => \n_18_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(7) => \n_19_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(6) => \n_20_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(5) => \n_21_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(4) => \n_22_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(3) => \n_23_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(2) => \n_24_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(1) => \n_25_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(0) => \n_26_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      I1 => \^o1\,
      I10 => \n_13_pipe_lane[2].pipe_user_i\,
      I11(0) => p_53_out,
      I12 => \n_2_pipe_lane[2].pipe_sync_i\,
      I13 => \n_0_pipe_lane[2].pipe_sync_i\,
      I14 => \n_1_pipe_lane[2].pipe_sync_i\,
      I15 => \n_23_pipe_lane[0].gt_wrapper_i\,
      I16(3 downto 0) => \gt_rxchbondo[2]_1\(3 downto 0),
      I17 => I8,
      I18 => I6,
      I2 => \n_10_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      I3 => \n_9_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      I4(5 downto 3) => p_3_in_2(7 downto 5),
      I4(2 downto 0) => p_3_in_2(3 downto 1),
      I5 => \^qpll_qplloutclk\,
      I6 => \^qpll_qplloutrefclk\,
      I7 => \n_16_pipe_lane[2].pipe_user_i\,
      I8 => \n_14_pipe_lane[0].gt_wrapper_i\,
      I9(0) => p_58_out,
      O1 => \n_4_pipe_lane[2].gt_wrapper_i\,
      O10(1 downto 0) => O5(1 downto 0),
      O16(2 downto 0) => O16(2 downto 0),
      O2 => \n_11_pipe_lane[2].gt_wrapper_i\,
      O3 => \n_12_pipe_lane[2].gt_wrapper_i\,
      O4 => \n_13_pipe_lane[2].gt_wrapper_i\,
      O5 => \n_14_pipe_lane[2].gt_wrapper_i\,
      O6 => \n_18_pipe_lane[2].gt_wrapper_i\,
      O7 => \n_19_pipe_lane[2].gt_wrapper_i\,
      O8 => \n_20_pipe_lane[2].gt_wrapper_i\,
      O9(15 downto 0) => O4(15 downto 0),
      PIPE_POWERDOWN(1 downto 0) => PIPE_POWERDOWN(5 downto 4),
      PIPE_RXCHANISALIGNED(0) => PIPE_RXCHANISALIGNED(2),
      PIPE_RXELECIDLE(0) => \^pipe_rxelecidle\(2),
      PIPE_RXPOLARITY(0) => PIPE_RXPOLARITY(2),
      PIPE_TXCOMPLIANCE(0) => PIPE_TXCOMPLIANCE(2),
      PIPE_TXDATA(15 downto 0) => PIPE_TXDATA(47 downto 32),
      PIPE_TXDATAK(1 downto 0) => PIPE_TXDATAK(5 downto 4),
      PIPE_TXELECIDLE(0) => PIPE_TXELECIDLE(2),
      RXCHBONDO(3 downto 0) => \gt_rxchbondo[3]_2\(3 downto 0),
      RXRATE(0) => \n_6_pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i\,
      RXSTATUS(0) => PIPE_RXSTATUS(8),
      TXMAINCURSOR(6) => \n_5_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(5) => \n_6_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(4) => \n_7_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(3) => \n_8_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(2) => \n_9_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(1) => \n_10_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(0) => \n_11_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(4) => \n_12_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(3) => \n_13_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(2) => \n_14_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(1) => \n_15_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(0) => \n_16_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(4) => \n_0_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(3) => \n_1_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(2) => \n_2_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(1) => \n_3_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(0) => \n_4_pipe_lane[2].pipe_eq.pipe_eq_i\,
      ext_ch_gt_drpdo(15 downto 0) => \^ext_ch_gt_drpdo\(47 downto 32),
      ext_ch_gt_drprdy(0) => \^ext_ch_gt_drprdy\(2),
      gt_txphinitdone(0) => gt_txphinitdone(2),
      p_45_out => p_45_out,
      p_46_out => p_46_out,
      p_47_out => p_47_out,
      p_48_out => p_48_out,
      pci_exp_rxn(0) => pci_exp_rxn(2),
      pci_exp_rxp(0) => pci_exp_rxp(2),
      pci_exp_txn(0) => pci_exp_txn(2),
      pci_exp_txp(0) => pci_exp_txp(2),
      pipe_rxoutclk_out(0) => pipe_rxoutclk_out(2),
      pipe_tx_margin(2 downto 0) => pipe_tx_margin(2 downto 0),
      pipe_tx_rcvr_det => pipe_tx_rcvr_det,
      rst_gtreset => rst_gtreset,
      rst_userrdy => rst_userrdy,
      rxsyncallin => rxsyncallin,
      txsyncallin => txsyncallin
    );
\pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\: entity work.v7_pciev7_pcie_gtp_pipe_drp_23
    port map (
      DRPADDR(8) => \n_0_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(7) => \n_1_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(6) => \n_2_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(5) => \n_3_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(4) => \n_4_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(3) => \n_5_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(2) => \n_6_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(1) => \n_7_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(0) => \n_8_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(15) => \n_11_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(14) => \n_12_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(13) => \n_13_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(12) => \n_14_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(11) => \n_15_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(10) => \n_16_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(9) => \n_17_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(8) => \n_18_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(7) => \n_19_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(6) => \n_20_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(5) => \n_21_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(4) => \n_22_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(3) => \n_23_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(2) => \n_24_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(1) => \n_25_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(0) => \n_26_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRP_DONE => p_68_out,
      DRP_START => DRP_START015_out,
      DRP_X16 => DRP_X16017_out,
      I1 => \^o1\,
      O1 => \n_9_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      O2 => \n_10_pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i\,
      RST_DCLK_RESET => rst_dclk_reset,
      ext_ch_gt_drpaddr(8 downto 0) => ext_ch_gt_drpaddr(26 downto 18),
      ext_ch_gt_drpdi(15 downto 0) => ext_ch_gt_drpdi(47 downto 32),
      ext_ch_gt_drpdo(15 downto 0) => \^ext_ch_gt_drpdo\(47 downto 32),
      ext_ch_gt_drpen(0) => ext_ch_gt_drpen(2),
      ext_ch_gt_drprdy(0) => \^ext_ch_gt_drprdy\(2),
      ext_ch_gt_drpwe(0) => ext_ch_gt_drpwe(2)
    );
\pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i\: entity work.v7_pciev7_pcie_gtp_pipe_rate
    port map (
      D(0) => \^o10\(2),
      DRP_DONE => p_68_out,
      DRP_START => DRP_START015_out,
      DRP_X16 => DRP_X16017_out,
      I1 => \^o1\,
      RATE_PHYSTATUS => p_53_out,
      RATE_RXPMARESETDONE => p_58_out,
      RATE_RXRATEDONE => \n_11_pipe_lane[2].gt_wrapper_i\,
      RATE_TXRATEDONE => \n_18_pipe_lane[2].gt_wrapper_i\,
      RATE_TXSYNC_DONE => p_69_out,
      RST_DRP_START => rst_drp_start,
      RST_DRP_X16 => rst_drp_x16,
      RST_RATE_IDLE(0) => \n_1_pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i\,
      RXRATE(0) => \n_6_pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i\,
      SYNC_TXSYNC_START => SYNC_TXSYNC_START013_out,
      USER_RATE_DONE => \n_5_pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i\,
      clear => clear,
      pipe_tx_rate => pipe_tx_rate,
      rst_txsync_start => rst_txsync_start
    );
\pipe_lane[2].pipe_eq.pipe_eq_i\: entity work.v7_pciev7_pcie_pipe_eq_29
    port map (
      I1 => \^o1\,
      O1 => \n_17_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(6) => \n_5_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(5) => \n_6_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(4) => \n_7_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(3) => \n_8_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(2) => \n_9_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(1) => \n_10_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(0) => \n_11_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(4) => \n_12_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(3) => \n_13_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(2) => \n_14_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(1) => \n_15_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(0) => \n_16_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(4) => \n_0_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(3) => \n_1_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(2) => \n_2_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(1) => \n_3_pipe_lane[2].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(0) => \n_4_pipe_lane[2].pipe_eq.pipe_eq_i\,
      clear => clear
    );
\pipe_lane[2].pipe_sync_i\: entity work.v7_pciev7_pcie_pipe_sync_28
    port map (
      I1 => \^o1\,
      O1 => \n_0_pipe_lane[2].pipe_sync_i\,
      O2 => \n_1_pipe_lane[2].pipe_sync_i\,
      O3 => \n_2_pipe_lane[2].pipe_sync_i\,
      PIPE_RXELECIDLE(0) => \^pipe_rxelecidle\(2),
      RST_RATE_IDLE(0) => \n_1_pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i\,
      RST_TXSYNC_DONE(0) => p_69_out,
      SYNC_MMCM_LOCK => \^sync_mmcm_lock\,
      SYNC_RXCDRLOCK => p_77_out,
      SYNC_RXDLYSRESETDONE => SYNC_RXDLYSRESETDONE,
      SYNC_RXPHALIGNDONE_M => p_121_out,
      SYNC_RXPHALIGNDONE_S => \n_63_pipe_lane[1].gt_wrapper_i\,
      SYNC_RXSYNCDONE => \n_13_pipe_lane[2].gt_wrapper_i\,
      SYNC_TXDLYSRESETDONE => SYNC_TXDLYSRESETDONE,
      SYNC_TXPHALIGNDONE => txsyncallin,
      SYNC_TXPHINITDONE => \n_12_pipe_lane[2].pipe_user_i\,
      SYNC_TXSYNCDONE => \n_20_pipe_lane[2].gt_wrapper_i\,
      SYNC_TXSYNC_START => SYNC_TXSYNC_START013_out,
      clear => clear,
      p_0_in11_in => p_0_in11_in_1,
      p_1_in12_in => p_1_in12_in_0
    );
\pipe_lane[2].pipe_user_i\: entity work.v7_pciev7_pcie_pipe_user_20
    port map (
      I1 => \n_14_pipe_lane[2].gt_wrapper_i\,
      I2 => \n_10_pipe_lane[3].pipe_user_i\,
      I3 => \n_13_pipe_lane[3].pipe_user_i\,
      I4 => \n_14_pipe_lane[3].pipe_user_i\,
      I5 => \^o1\,
      I6 => I6,
      I7 => \n_4_pipe_lane[2].gt_wrapper_i\,
      O1(5 downto 3) => p_3_in_2(7 downto 5),
      O1(2 downto 0) => p_3_in_2(3 downto 1),
      O10(0) => \^o10\(2),
      O12 => O12,
      O2 => \n_16_pipe_lane[2].pipe_user_i\,
      PIPE_PHYSTATUS(0) => PIPE_PHYSTATUS(2),
      PIPE_RXELECIDLE(0) => \^pipe_rxelecidle\(2),
      PIPE_TXCOMPLIANCE(0) => PIPE_TXCOMPLIANCE(2),
      PIPE_TXELECIDLE(0) => PIPE_TXELECIDLE(2),
      RST_PHYSTATUS(0) => p_53_out,
      RST_RATE_IDLE(0) => \n_1_pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i\,
      RST_RESETDONE(0) => p_79_out,
      SR(0) => rst_rxusrclk_reset,
      SYNC_RXCDRLOCK => p_77_out,
      SYNC_RXPHALIGNDONE_M => p_121_out,
      SYNC_TXPHALIGNDONE => txsyncallin,
      SYNC_TXPHINITDONE => \n_12_pipe_lane[2].pipe_user_i\,
      USER_OOBCLK => \n_13_pipe_lane[2].pipe_user_i\,
      USER_RATE_DONE => \n_5_pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i\,
      USER_RST_IDLE => \n_2_gtp_pipe_reset.gtp_pipe_reset_i\,
      USER_RXEQ_ADAPT_DONE => \n_17_pipe_lane[2].pipe_eq.pipe_eq_i\,
      USER_RXRESETDONE => \n_12_pipe_lane[2].gt_wrapper_i\,
      USER_RXSTATUS_IN => PIPE_RXSTATUS(8),
      USER_TXRESETDONE => \n_19_pipe_lane[2].gt_wrapper_i\,
      clear => clear,
      gt_txphinitdone(1) => gt_txphinitdone(2),
      gt_txphinitdone(0) => gt_txphinitdone(0),
      p_0_in11_in => p_0_in11_in_1,
      p_123_out => p_123_out,
      p_1_in12_in => p_1_in12_in_0,
      p_2_in => p_2_in_3,
      p_45_out => p_45_out,
      p_47_out => p_47_out,
      rxsyncallin => rxsyncallin,
      user_active_lane(0) => user_active_lane(0)
    );
\pipe_lane[3].gt_wrapper_i\: entity work.v7_pciev7_pcie_gt_wrapper
    port map (
      CLK => \^o1\,
      DRPADDR(8) => \n_0_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(7) => \n_1_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(6) => \n_2_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(5) => \n_3_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(4) => \n_4_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(3) => \n_5_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(2) => \n_6_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(1) => \n_7_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(0) => \n_8_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(15) => \n_11_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(14) => \n_12_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(13) => \n_13_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(12) => \n_14_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(11) => \n_15_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(10) => \n_16_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(9) => \n_17_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(8) => \n_18_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(7) => \n_19_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(6) => \n_20_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(5) => \n_21_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(4) => \n_22_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(3) => \n_23_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(2) => \n_24_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(1) => \n_25_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(0) => \n_26_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      I1 => \n_10_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      I10 => I7,
      I2 => \n_9_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      I3 => \n_18_pipe_lane[3].pipe_user_i\,
      I4 => \n_14_pipe_lane[0].gt_wrapper_i\,
      I5 => \n_2_pipe_lane[3].pipe_sync_i\,
      I6 => \n_0_pipe_lane[3].pipe_sync_i\,
      I7 => \n_1_pipe_lane[3].pipe_sync_i\,
      I8 => \n_23_pipe_lane[0].gt_wrapper_i\,
      I9 => I8,
      O1 => \n_4_pipe_lane[3].gt_wrapper_i\,
      O15(2 downto 0) => O15(2 downto 0),
      O2 => \n_14_pipe_lane[3].gt_wrapper_i\,
      O6(15 downto 0) => O6(15 downto 0),
      O7(1 downto 0) => O7(1 downto 0),
      PIPE_POWERDOWN(1 downto 0) => PIPE_POWERDOWN(7 downto 6),
      PIPE_RXCHANISALIGNED(0) => PIPE_RXCHANISALIGNED(3),
      PIPE_RXELECIDLE(0) => \^pipe_rxelecidle\(3),
      PIPE_RXPOLARITY(0) => PIPE_RXPOLARITY(3),
      PIPE_TXCOMPLIANCE(0) => PIPE_TXCOMPLIANCE(3),
      PIPE_TXDATA(15 downto 0) => PIPE_TXDATA(63 downto 48),
      PIPE_TXDATAK(1 downto 0) => PIPE_TXDATAK(7 downto 6),
      PIPE_TXELECIDLE(0) => PIPE_TXELECIDLE(3),
      QPLL_QPLLOUTCLK => \^qpll_qplloutclk\,
      QPLL_QPLLOUTREFCLK => \^qpll_qplloutrefclk\,
      RATE_PHYSTATUS => p_15_out,
      RATE_RXPMARESETDONE => p_20_out,
      RATE_RXRATEDONE => \n_11_pipe_lane[3].gt_wrapper_i\,
      RATE_TXRATEDONE => \n_18_pipe_lane[3].gt_wrapper_i\,
      RXCHBONDO(3 downto 0) => \gt_rxchbondo[3]_2\(3 downto 0),
      RXRATE(0) => \n_6_pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i\,
      SYNC_RXSYNCDONE => \n_13_pipe_lane[3].gt_wrapper_i\,
      SYNC_TXPHALIGNDONE => txsyncallin,
      SYNC_TXSYNCDONE => \n_20_pipe_lane[3].gt_wrapper_i\,
      TXMAINCURSOR(6) => \n_5_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(5) => \n_6_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(4) => \n_7_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(3) => \n_8_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(2) => \n_9_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(1) => \n_10_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(0) => \n_11_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(4) => \n_12_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(3) => \n_13_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(2) => \n_14_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(1) => \n_15_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(0) => \n_16_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(4) => \n_0_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(3) => \n_1_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(2) => \n_2_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(1) => \n_3_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(0) => \n_4_pipe_lane[3].pipe_eq.pipe_eq_i\,
      USER_OOBCLK => \n_15_pipe_lane[3].pipe_user_i\,
      USER_RXRESETDONE => \n_12_pipe_lane[3].gt_wrapper_i\,
      USER_RXSTATUS_IN => PIPE_RXSTATUS(11),
      USER_TXRESETDONE => \n_19_pipe_lane[3].gt_wrapper_i\,
      ext_ch_gt_drpdo(15 downto 0) => \^ext_ch_gt_drpdo\(63 downto 48),
      ext_ch_gt_drprdy(0) => \^ext_ch_gt_drprdy\(3),
      gt_txphinitdone(0) => gt_txphinitdone(3),
      p_10_out => p_10_out,
      p_3_in(5 downto 3) => p_3_in(7 downto 5),
      p_3_in(2 downto 0) => p_3_in(3 downto 1),
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      p_9_out => p_9_out,
      pci_exp_rxn(0) => pci_exp_rxn(3),
      pci_exp_rxp(0) => pci_exp_rxp(3),
      pci_exp_txn(0) => pci_exp_txn(3),
      pci_exp_txp(0) => pci_exp_txp(3),
      pipe_rxoutclk_out(0) => pipe_rxoutclk_out(3),
      pipe_tx_margin(2 downto 0) => pipe_tx_margin(2 downto 0),
      pipe_tx_rcvr_det => pipe_tx_rcvr_det,
      rst_gtreset => rst_gtreset,
      rst_userrdy => rst_userrdy,
      rxsyncallin => rxsyncallin
    );
\pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\: entity work.v7_pciev7_pcie_gtp_pipe_drp
    port map (
      CLK => \^o1\,
      DRPADDR(8) => \n_0_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(7) => \n_1_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(6) => \n_2_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(5) => \n_3_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(4) => \n_4_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(3) => \n_5_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(2) => \n_6_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(1) => \n_7_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPADDR(0) => \n_8_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(15) => \n_11_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(14) => \n_12_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(13) => \n_13_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(12) => \n_14_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(11) => \n_15_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(10) => \n_16_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(9) => \n_17_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(8) => \n_18_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(7) => \n_19_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(6) => \n_20_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(5) => \n_21_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(4) => \n_22_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(3) => \n_23_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(2) => \n_24_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(1) => \n_25_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRPDI(0) => \n_26_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      DRP_DONE => p_30_out,
      DRP_START => DRP_START0,
      DRP_X16 => DRP_X16019_out,
      O1 => \n_9_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      O2 => \n_10_pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i\,
      RST_DCLK_RESET => rst_dclk_reset,
      ext_ch_gt_drpaddr(8 downto 0) => ext_ch_gt_drpaddr(35 downto 27),
      ext_ch_gt_drpdi(15 downto 0) => ext_ch_gt_drpdi(63 downto 48),
      ext_ch_gt_drpdo(15 downto 0) => \^ext_ch_gt_drpdo\(63 downto 48),
      ext_ch_gt_drpen(0) => ext_ch_gt_drpen(3),
      ext_ch_gt_drprdy(0) => \^ext_ch_gt_drprdy\(3),
      ext_ch_gt_drpwe(0) => ext_ch_gt_drpwe(3)
    );
\pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i\: entity work.v7_pciev7_pcie_gtp_pipe_rate_22
    port map (
      D(0) => \^o10\(3),
      DRP_START0 => DRP_START0,
      DRP_X16019_out => DRP_X16019_out,
      I1 => \^o1\,
      O1 => \n_5_pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i\,
      RATE_DRP_DONE => p_30_out,
      RATE_PHYSTATUS => p_15_out,
      RATE_RXPMARESETDONE => p_20_out,
      RATE_RXRATEDONE => \n_11_pipe_lane[3].gt_wrapper_i\,
      RATE_TXRATEDONE => \n_18_pipe_lane[3].gt_wrapper_i\,
      RATE_TXSYNC_DONE => p_31_out,
      RST_DRP_START => rst_drp_start,
      RST_DRP_X16 => rst_drp_x16,
      RST_RATE_IDLE(0) => \n_1_pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i\,
      RXRATE(0) => \n_6_pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i\,
      SYNC_TXSYNC_START => SYNC_TXSYNC_START0,
      clear => clear,
      pipe_tx_rate => pipe_tx_rate,
      rst_txsync_start => rst_txsync_start
    );
\pipe_lane[3].pipe_eq.pipe_eq_i\: entity work.v7_pciev7_pcie_pipe_eq
    port map (
      CLK => \^o1\,
      TXMAINCURSOR(6) => \n_5_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(5) => \n_6_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(4) => \n_7_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(3) => \n_8_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(2) => \n_9_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(1) => \n_10_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXMAINCURSOR(0) => \n_11_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(4) => \n_12_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(3) => \n_13_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(2) => \n_14_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(1) => \n_15_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPOSTCURSOR(0) => \n_16_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(4) => \n_0_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(3) => \n_1_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(2) => \n_2_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(1) => \n_3_pipe_lane[3].pipe_eq.pipe_eq_i\,
      TXPRECURSOR(0) => \n_4_pipe_lane[3].pipe_eq.pipe_eq_i\,
      USER_RXEQ_ADAPT_DONE => \n_17_pipe_lane[3].pipe_eq.pipe_eq_i\,
      clear => clear
    );
\pipe_lane[3].pipe_sync_i\: entity work.v7_pciev7_pcie_pipe_sync
    port map (
      I1 => \^o1\,
      O1 => \n_0_pipe_lane[3].pipe_sync_i\,
      O2 => \n_1_pipe_lane[3].pipe_sync_i\,
      O3 => \n_2_pipe_lane[3].pipe_sync_i\,
      PIPE_RXELECIDLE(0) => \^pipe_rxelecidle\(3),
      RST_RATE_IDLE(0) => \n_1_pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i\,
      RST_TXSYNC_DONE(0) => p_31_out,
      SYNC_MMCM_LOCK => \^sync_mmcm_lock\,
      SYNC_RXCDRLOCK => p_39_out,
      SYNC_RXDLYSRESETDONE => SYNC_RXDLYSRESETDONE,
      SYNC_RXPHALIGNDONE_M => p_121_out,
      SYNC_RXPHALIGNDONE_S => \n_63_pipe_lane[1].gt_wrapper_i\,
      SYNC_RXSYNCDONE => \n_13_pipe_lane[3].gt_wrapper_i\,
      SYNC_TXDLYSRESETDONE => SYNC_TXDLYSRESETDONE,
      SYNC_TXPHALIGNDONE => txsyncallin,
      SYNC_TXPHINITDONE => \n_12_pipe_lane[2].pipe_user_i\,
      SYNC_TXSYNCDONE => \n_20_pipe_lane[3].gt_wrapper_i\,
      SYNC_TXSYNC_START => SYNC_TXSYNC_START0,
      clear => clear,
      p_0_in11_in => p_0_in11_in,
      p_1_in12_in => p_1_in12_in
    );
\pipe_lane[3].pipe_user_i\: entity work.v7_pciev7_pcie_pipe_user
    port map (
      D(0) => \^o10\(3),
      I1 => \n_14_pipe_lane[3].gt_wrapper_i\,
      I2 => \^o1\,
      I3 => \n_4_pipe_lane[3].gt_wrapper_i\,
      I4(0) => \n_4_gtp_pipe_reset.gtp_pipe_reset_i\,
      I7 => I7,
      O1(5 downto 3) => p_3_in(7 downto 5),
      O1(2 downto 0) => p_3_in(3 downto 1),
      O13 => O13,
      O2 => \n_8_pipe_lane[3].pipe_user_i\,
      O3 => \n_10_pipe_lane[3].pipe_user_i\,
      O4 => \n_13_pipe_lane[3].pipe_user_i\,
      O5 => \n_14_pipe_lane[3].pipe_user_i\,
      O6 => \n_18_pipe_lane[3].pipe_user_i\,
      PIPE_PHYSTATUS(0) => PIPE_PHYSTATUS(3),
      PIPE_RXELECIDLE(0) => \^pipe_rxelecidle\(3),
      PIPE_TXCOMPLIANCE(0) => PIPE_TXCOMPLIANCE(3),
      PIPE_TXELECIDLE(0) => PIPE_TXELECIDLE(3),
      Q(0) => \n_9_pipe_lane[3].pipe_user_i\,
      RATE_PHYSTATUS => p_15_out,
      RST_RATE_IDLE(0) => \n_1_pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i\,
      RST_RESETDONE(0) => p_41_out,
      SR(0) => rst_rxusrclk_reset,
      SYNC_RXCDRLOCK => p_39_out,
      USER_OOBCLK => \n_15_pipe_lane[3].pipe_user_i\,
      USER_RATE_DONE => \n_5_pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i\,
      USER_RST_IDLE => \n_2_gtp_pipe_reset.gtp_pipe_reset_i\,
      USER_RXEQ_ADAPT_DONE => \n_17_pipe_lane[3].pipe_eq.pipe_eq_i\,
      USER_RXRESETDONE => \n_12_pipe_lane[3].gt_wrapper_i\,
      USER_RXSTATUS_IN => PIPE_RXSTATUS(11),
      USER_TXRESETDONE => \n_19_pipe_lane[3].gt_wrapper_i\,
      clear => clear,
      gt_txphinitdone(1) => gt_txphinitdone(3),
      gt_txphinitdone(0) => gt_txphinitdone(1),
      p_0_in11_in => p_0_in11_in,
      p_0_in11_in_1 => p_0_in11_in_9,
      p_1_in12_in => p_1_in12_in,
      p_1_in12_in_0 => p_1_in12_in_8,
      p_2_in => p_2_in,
      p_7_out => p_7_out,
      p_83_out => p_83_out,
      p_85_out => p_85_out,
      p_9_out => p_9_out
    );
\qpll_reset.qpll_reset_i\: entity work.v7_pciev7_pcie_qpll_reset
    port map (
      I1 => reset_n_reg2,
      I2 => \^o1\,
      QPLL_QPLLLOCK => \^qpll_qplllock\,
      QRST_DRP_DONE(0) => qdrp_done,
      SR(0) => p_0_in,
      SYNC_MMCM_LOCK => \^sync_mmcm_lock\,
      pipe_tx_rate => pipe_tx_rate,
      qrst_drp_start => qrst_drp_start,
      qrst_ovrd => qrst_ovrd
    );
reset_n_reg1_reg: unisim.vcomponents.FDCE
    port map (
      C => \^o1\,
      CE => \<const1>\,
      CLR => \^o8\,
      D => \<const1>\,
      Q => reset_n_reg1
    );
reset_n_reg2_reg: unisim.vcomponents.FDCE
    port map (
      C => \^o1\,
      CE => \<const1>\,
      CLR => \^o8\,
      D => reset_n_reg1,
      Q => reset_n_reg2
    );
user_lnk_up_int_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => I9,
      O => \^o8\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_gt_top is
  port (
    PIPE_PCLK : out STD_LOGIC;
    pipe_rx0_valid : out STD_LOGIC;
    pipe_rx0_elec_idle : out STD_LOGIC;
    pipe_rx0_phy_status : out STD_LOGIC;
    pipe_rx1_valid : out STD_LOGIC;
    pipe_rx1_elec_idle : out STD_LOGIC;
    pipe_rx1_phy_status : out STD_LOGIC;
    pipe_rx2_valid : out STD_LOGIC;
    pipe_rx2_elec_idle : out STD_LOGIC;
    pipe_rx2_phy_status : out STD_LOGIC;
    pipe_rx3_valid : out STD_LOGIC;
    pipe_rx3_elec_idle : out STD_LOGIC;
    pipe_rx3_phy_status : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sys_rst_n : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPE_PCLK_LOCK : out STD_LOGIC;
    pipe_rx0_char_is_k : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx1_char_is_k : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx2_char_is_k : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx3_char_is_k : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_txoutclk_out : out STD_LOGIC;
    QPLL_QPLLLOCK : out STD_LOGIC;
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 63 downto 0 );
    QPLL_QPLLOUTCLK : out STD_LOGIC;
    QPLL_QPLLOUTREFCLK : out STD_LOGIC;
    pci_exp_txn : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_RXCHANISALIGNED : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O8 : out STD_LOGIC;
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 35 downto 0 );
    pl_ltssm_state : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pipe_tx_rate : in STD_LOGIC;
    PIPE_TXCOMPLIANCE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_TXELECIDLE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sys_clk : in STD_LOGIC;
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_RXPOLARITY : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_tx_deemph : in STD_LOGIC;
    pipe_tx_rcvr_det : in STD_LOGIC;
    PIPE_POWERDOWN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pipe_tx_margin : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PIPE_TXDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    PIPE_TXDATAK : in STD_LOGIC_VECTOR ( 7 downto 0 );
    int_pclk_sel_slave : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    pipe_mmcm_rst_n : in STD_LOGIC;
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end v7_pciev7_pcie_gt_top;

architecture STRUCTURE of v7_pciev7_pcie_gt_top is
  signal \<const1>\ : STD_LOGIC;
  signal GT_RXCHARISK : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal GT_RXDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^pipe_pclk\ : STD_LOGIC;
  signal \^pipe_pclk_lock\ : STD_LOGIC;
  signal PIPE_PHYSTATUS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal PIPE_RXELECIDLE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal all_phystatus_rst : STD_LOGIC;
  signal n_0_mmcm_i_i_1 : STD_LOGIC;
  signal \n_0_pclk_i1_bufgctrl.pclk_i1_i_1\ : STD_LOGIC;
  signal \n_0_pclk_sel_i_1__3\ : STD_LOGIC;
  signal n_0_phy_rdy_n_int_i_2 : STD_LOGIC;
  signal \n_0_pl_ltssm_state_q[5]_i_1\ : STD_LOGIC;
  signal n_0_rxdlysresetdone_reg1_i_1 : STD_LOGIC;
  signal n_0_txdlysresetdone_reg1_i_1 : STD_LOGIC;
  signal n_100_pipe_wrapper_i : STD_LOGIC;
  signal n_101_pipe_wrapper_i : STD_LOGIC;
  signal n_102_pipe_wrapper_i : STD_LOGIC;
  signal n_103_pipe_wrapper_i : STD_LOGIC;
  signal n_104_pipe_wrapper_i : STD_LOGIC;
  signal n_105_pipe_wrapper_i : STD_LOGIC;
  signal n_106_pipe_wrapper_i : STD_LOGIC;
  signal n_107_pipe_wrapper_i : STD_LOGIC;
  signal n_108_pipe_wrapper_i : STD_LOGIC;
  signal n_109_pipe_wrapper_i : STD_LOGIC;
  signal n_110_pipe_wrapper_i : STD_LOGIC;
  signal n_111_pipe_wrapper_i : STD_LOGIC;
  signal n_112_pipe_wrapper_i : STD_LOGIC;
  signal n_113_pipe_wrapper_i : STD_LOGIC;
  signal n_114_pipe_wrapper_i : STD_LOGIC;
  signal n_115_pipe_wrapper_i : STD_LOGIC;
  signal n_140_pipe_wrapper_i : STD_LOGIC;
  signal n_141_pipe_wrapper_i : STD_LOGIC;
  signal n_142_pipe_wrapper_i : STD_LOGIC;
  signal n_143_pipe_wrapper_i : STD_LOGIC;
  signal n_144_pipe_wrapper_i : STD_LOGIC;
  signal n_145_pipe_wrapper_i : STD_LOGIC;
  signal n_146_pipe_wrapper_i : STD_LOGIC;
  signal n_147_pipe_wrapper_i : STD_LOGIC;
  signal n_148_pipe_wrapper_i : STD_LOGIC;
  signal n_149_pipe_wrapper_i : STD_LOGIC;
  signal n_150_pipe_wrapper_i : STD_LOGIC;
  signal n_151_pipe_wrapper_i : STD_LOGIC;
  signal n_152_pipe_wrapper_i : STD_LOGIC;
  signal n_153_pipe_wrapper_i : STD_LOGIC;
  signal n_154_pipe_wrapper_i : STD_LOGIC;
  signal n_155_pipe_wrapper_i : STD_LOGIC;
  signal n_156_pipe_wrapper_i : STD_LOGIC;
  signal n_157_pipe_wrapper_i : STD_LOGIC;
  signal n_160_pipe_wrapper_i : STD_LOGIC;
  signal n_161_pipe_wrapper_i : STD_LOGIC;
  signal n_162_pipe_wrapper_i : STD_LOGIC;
  signal n_163_pipe_wrapper_i : STD_LOGIC;
  signal n_164_pipe_wrapper_i : STD_LOGIC;
  signal n_165_pipe_wrapper_i : STD_LOGIC;
  signal n_166_pipe_wrapper_i : STD_LOGIC;
  signal n_167_pipe_wrapper_i : STD_LOGIC;
  signal n_168_pipe_wrapper_i : STD_LOGIC;
  signal n_169_pipe_wrapper_i : STD_LOGIC;
  signal n_170_pipe_wrapper_i : STD_LOGIC;
  signal n_171_pipe_wrapper_i : STD_LOGIC;
  signal n_172_pipe_wrapper_i : STD_LOGIC;
  signal n_173_pipe_wrapper_i : STD_LOGIC;
  signal n_174_pipe_wrapper_i : STD_LOGIC;
  signal n_175_pipe_wrapper_i : STD_LOGIC;
  signal n_176_pipe_wrapper_i : STD_LOGIC;
  signal n_177_pipe_wrapper_i : STD_LOGIC;
  signal n_179_pipe_wrapper_i : STD_LOGIC;
  signal n_184_pipe_wrapper_i : STD_LOGIC;
  signal n_185_pipe_wrapper_i : STD_LOGIC;
  signal n_186_pipe_wrapper_i : STD_LOGIC;
  signal n_188_pipe_wrapper_i : STD_LOGIC;
  signal n_189_pipe_wrapper_i : STD_LOGIC;
  signal n_190_pipe_wrapper_i : STD_LOGIC;
  signal n_191_pipe_wrapper_i : STD_LOGIC;
  signal n_192_pipe_wrapper_i : STD_LOGIC;
  signal n_193_pipe_wrapper_i : STD_LOGIC;
  signal n_194_pipe_wrapper_i : STD_LOGIC;
  signal n_195_pipe_wrapper_i : STD_LOGIC;
  signal n_196_pipe_wrapper_i : STD_LOGIC;
  signal n_197_pipe_wrapper_i : STD_LOGIC;
  signal n_198_pipe_wrapper_i : STD_LOGIC;
  signal n_199_pipe_wrapper_i : STD_LOGIC;
  signal \n_3_gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst\ : STD_LOGIC;
  signal n_3_pipe_wrapper_i : STD_LOGIC;
  signal n_98_pipe_wrapper_i : STD_LOGIC;
  signal n_99_pipe_wrapper_i : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_122_out : STD_LOGIC;
  signal p_124_out : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_84_out : STD_LOGIC;
  signal p_86_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal phy_rdy_n_int : STD_LOGIC;
  signal \pipe_clock_int.pipe_clock_i/p_0_in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pipe_rx0_valid\ : STD_LOGIC;
  signal \^pipe_rx1_valid\ : STD_LOGIC;
  signal \^pipe_rx2_valid\ : STD_LOGIC;
  signal \^pipe_rx3_valid\ : STD_LOGIC;
  signal pl_ltssm_state_q : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal reg_clock_locked : STD_LOGIC;
begin
  PIPE_PCLK <= \^pipe_pclk\;
  PIPE_PCLK_LOCK <= \^pipe_pclk_lock\;
  pipe_rx0_valid <= \^pipe_rx0_valid\;
  pipe_rx1_valid <= \^pipe_rx1_valid\;
  pipe_rx2_valid <= \^pipe_rx2_valid\;
  pipe_rx3_valid <= \^pipe_rx3_valid\;
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst\: entity work.v7_pciev7_pcie_gt_rx_valid_filter_7x_15
    port map (
      D(2) => n_197_pipe_wrapper_i,
      D(1) => n_198_pipe_wrapper_i,
      D(0) => n_199_pipe_wrapper_i,
      I1 => n_179_pipe_wrapper_i,
      I2(5 downto 0) => pl_ltssm_state_q(5 downto 0),
      O1 => \^pipe_rx0_valid\,
      O2 => \n_3_gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst\,
      O3(15 downto 0) => O1(15 downto 0),
      O4(2 downto 0) => O2(2 downto 0),
      PIPE_PCLK => \^pipe_pclk\,
      PIPE_PHYSTATUS(0) => PIPE_PHYSTATUS(0),
      PIPE_RXDATA(15) => n_98_pipe_wrapper_i,
      PIPE_RXDATA(14) => n_99_pipe_wrapper_i,
      PIPE_RXDATA(13) => n_100_pipe_wrapper_i,
      PIPE_RXDATA(12) => n_101_pipe_wrapper_i,
      PIPE_RXDATA(11) => n_102_pipe_wrapper_i,
      PIPE_RXDATA(10) => n_103_pipe_wrapper_i,
      PIPE_RXDATA(9) => n_104_pipe_wrapper_i,
      PIPE_RXDATA(8) => n_105_pipe_wrapper_i,
      PIPE_RXDATA(7) => n_106_pipe_wrapper_i,
      PIPE_RXDATA(6) => n_107_pipe_wrapper_i,
      PIPE_RXDATA(5) => n_108_pipe_wrapper_i,
      PIPE_RXDATA(4) => n_109_pipe_wrapper_i,
      PIPE_RXDATA(3) => n_110_pipe_wrapper_i,
      PIPE_RXDATA(2) => n_111_pipe_wrapper_i,
      PIPE_RXDATA(1) => n_112_pipe_wrapper_i,
      PIPE_RXDATA(0) => n_113_pipe_wrapper_i,
      PIPE_RXDATAK(1) => n_114_pipe_wrapper_i,
      PIPE_RXDATAK(0) => n_115_pipe_wrapper_i,
      PIPE_RXELECIDLE(0) => PIPE_RXELECIDLE(0),
      Q => phy_rdy_n_int,
      pipe_rx0_char_is_k(1 downto 0) => pipe_rx0_char_is_k(1 downto 0),
      pipe_rx0_elec_idle => pipe_rx0_elec_idle,
      pipe_rx0_phy_status => pipe_rx0_phy_status
    );
\gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst\: entity work.v7_pciev7_pcie_gt_rx_valid_filter_7x_16
    port map (
      CLK => \^pipe_pclk\,
      D(15 downto 0) => GT_RXDATA(15 downto 0),
      I1 => \n_3_gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst\,
      I2 => n_184_pipe_wrapper_i,
      I3(1 downto 0) => GT_RXCHARISK(1 downto 0),
      I4(2) => n_194_pipe_wrapper_i,
      I4(1) => n_195_pipe_wrapper_i,
      I4(0) => n_196_pipe_wrapper_i,
      O1 => \^pipe_rx1_valid\,
      O2(15 downto 0) => O3(15 downto 0),
      O4(2 downto 0) => O4(2 downto 0),
      PIPE_PHYSTATUS(0) => PIPE_PHYSTATUS(1),
      PIPE_RXELECIDLE(0) => PIPE_RXELECIDLE(1),
      Q => phy_rdy_n_int,
      pipe_rx1_char_is_k(1 downto 0) => pipe_rx1_char_is_k(1 downto 0),
      pipe_rx1_elec_idle => pipe_rx1_elec_idle,
      pipe_rx1_phy_status => pipe_rx1_phy_status
    );
\gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst\: entity work.v7_pciev7_pcie_gt_rx_valid_filter_7x
    port map (
      D(2) => n_191_pipe_wrapper_i,
      D(1) => n_192_pipe_wrapper_i,
      D(0) => n_193_pipe_wrapper_i,
      I1 => \n_3_gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst\,
      I2 => n_185_pipe_wrapper_i,
      O1 => \^pipe_rx2_valid\,
      O2(15 downto 0) => Q(15 downto 0),
      O5(2 downto 0) => O5(2 downto 0),
      PIPE_PCLK => \^pipe_pclk\,
      PIPE_PHYSTATUS(0) => PIPE_PHYSTATUS(2),
      PIPE_RXDATA(15) => n_140_pipe_wrapper_i,
      PIPE_RXDATA(14) => n_141_pipe_wrapper_i,
      PIPE_RXDATA(13) => n_142_pipe_wrapper_i,
      PIPE_RXDATA(12) => n_143_pipe_wrapper_i,
      PIPE_RXDATA(11) => n_144_pipe_wrapper_i,
      PIPE_RXDATA(10) => n_145_pipe_wrapper_i,
      PIPE_RXDATA(9) => n_146_pipe_wrapper_i,
      PIPE_RXDATA(8) => n_147_pipe_wrapper_i,
      PIPE_RXDATA(7) => n_148_pipe_wrapper_i,
      PIPE_RXDATA(6) => n_149_pipe_wrapper_i,
      PIPE_RXDATA(5) => n_150_pipe_wrapper_i,
      PIPE_RXDATA(4) => n_151_pipe_wrapper_i,
      PIPE_RXDATA(3) => n_152_pipe_wrapper_i,
      PIPE_RXDATA(2) => n_153_pipe_wrapper_i,
      PIPE_RXDATA(1) => n_154_pipe_wrapper_i,
      PIPE_RXDATA(0) => n_155_pipe_wrapper_i,
      PIPE_RXDATAK(1) => n_156_pipe_wrapper_i,
      PIPE_RXDATAK(0) => n_157_pipe_wrapper_i,
      PIPE_RXELECIDLE(0) => PIPE_RXELECIDLE(2),
      Q => phy_rdy_n_int,
      pipe_rx2_char_is_k(1 downto 0) => pipe_rx2_char_is_k(1 downto 0),
      pipe_rx2_elec_idle => pipe_rx2_elec_idle,
      pipe_rx2_phy_status => pipe_rx2_phy_status
    );
\gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst\: entity work.v7_pciev7_pcie_gt_rx_valid_filter_7x_17
    port map (
      D(15) => n_160_pipe_wrapper_i,
      D(14) => n_161_pipe_wrapper_i,
      D(13) => n_162_pipe_wrapper_i,
      D(12) => n_163_pipe_wrapper_i,
      D(11) => n_164_pipe_wrapper_i,
      D(10) => n_165_pipe_wrapper_i,
      D(9) => n_166_pipe_wrapper_i,
      D(8) => n_167_pipe_wrapper_i,
      D(7) => n_168_pipe_wrapper_i,
      D(6) => n_169_pipe_wrapper_i,
      D(5) => n_170_pipe_wrapper_i,
      D(4) => n_171_pipe_wrapper_i,
      D(3) => n_172_pipe_wrapper_i,
      D(2) => n_173_pipe_wrapper_i,
      D(1) => n_174_pipe_wrapper_i,
      D(0) => n_175_pipe_wrapper_i,
      I1 => \^pipe_pclk\,
      I2 => n_186_pipe_wrapper_i,
      I3 => \n_3_gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst\,
      I4(1) => n_176_pipe_wrapper_i,
      I4(0) => n_177_pipe_wrapper_i,
      I5(2) => n_188_pipe_wrapper_i,
      I5(1) => n_189_pipe_wrapper_i,
      I5(0) => n_190_pipe_wrapper_i,
      O1 => \^pipe_rx3_valid\,
      O6(15 downto 0) => O6(15 downto 0),
      O7(2 downto 0) => O7(2 downto 0),
      PIPE_PHYSTATUS(0) => PIPE_PHYSTATUS(3),
      PIPE_RXELECIDLE(0) => PIPE_RXELECIDLE(3),
      Q => phy_rdy_n_int,
      pipe_rx3_char_is_k(1 downto 0) => pipe_rx3_char_is_k(1 downto 0),
      pipe_rx3_elec_idle => pipe_rx3_elec_idle,
      pipe_rx3_phy_status => pipe_rx3_phy_status
    );
mmcm_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => pipe_mmcm_rst_n,
      O => n_0_mmcm_i_i_1
    );
pcie_block_i_i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => phy_rdy_n_int,
      O => sys_rst_n
    );
\pclk_i1_bufgctrl.pclk_i1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_3_pipe_wrapper_i,
      O => \n_0_pclk_i1_bufgctrl.pclk_i1_i_1\
    );
\pclk_sel_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA880000000"
    )
    port map (
      I0 => pipe_mmcm_rst_n,
      I1 => \pipe_clock_int.pipe_clock_i/p_0_in\(1),
      I2 => \pipe_clock_int.pipe_clock_i/p_0_in\(0),
      I3 => \pipe_clock_int.pipe_clock_i/p_0_in\(2),
      I4 => \pipe_clock_int.pipe_clock_i/p_0_in\(3),
      I5 => n_3_pipe_wrapper_i,
      O => \n_0_pclk_sel_i_1__3\
    );
phy_rdy_n_int_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => reg_clock_locked,
      O => n_0_phy_rdy_n_int_i_2
    );
phy_rdy_n_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^pipe_pclk\,
      CE => \<const1>\,
      CLR => n_0_phy_rdy_n_int_i_2,
      D => all_phystatus_rst,
      Q => phy_rdy_n_int
    );
pipe_wrapper_i: entity work.v7_pciev7_pcie_pipe_wrapper
    port map (
      D(15 downto 0) => GT_RXDATA(15 downto 0),
      I1 => n_0_mmcm_i_i_1,
      I2 => \n_0_pclk_i1_bufgctrl.pclk_i1_i_1\,
      I3 => \n_0_pclk_sel_i_1__3\,
      I4 => \^pipe_rx0_valid\,
      I5 => \^pipe_rx1_valid\,
      I6 => \^pipe_rx2_valid\,
      I7 => \^pipe_rx3_valid\,
      I8 => \n_3_gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst\,
      I9 => I1,
      O1 => \^pipe_pclk\,
      O10(3 downto 0) => D(3 downto 0),
      O11 => n_184_pipe_wrapper_i,
      O12 => n_185_pipe_wrapper_i,
      O13 => n_186_pipe_wrapper_i,
      O14 => all_phystatus_rst,
      O15(2) => n_188_pipe_wrapper_i,
      O15(1) => n_189_pipe_wrapper_i,
      O15(0) => n_190_pipe_wrapper_i,
      O16(2) => n_191_pipe_wrapper_i,
      O16(1) => n_192_pipe_wrapper_i,
      O16(0) => n_193_pipe_wrapper_i,
      O17(2) => n_194_pipe_wrapper_i,
      O17(1) => n_195_pipe_wrapper_i,
      O17(0) => n_196_pipe_wrapper_i,
      O18(2) => n_197_pipe_wrapper_i,
      O18(1) => n_198_pipe_wrapper_i,
      O18(0) => n_199_pipe_wrapper_i,
      O2 => n_3_pipe_wrapper_i,
      O3(1 downto 0) => GT_RXCHARISK(1 downto 0),
      O4(15) => n_140_pipe_wrapper_i,
      O4(14) => n_141_pipe_wrapper_i,
      O4(13) => n_142_pipe_wrapper_i,
      O4(12) => n_143_pipe_wrapper_i,
      O4(11) => n_144_pipe_wrapper_i,
      O4(10) => n_145_pipe_wrapper_i,
      O4(9) => n_146_pipe_wrapper_i,
      O4(8) => n_147_pipe_wrapper_i,
      O4(7) => n_148_pipe_wrapper_i,
      O4(6) => n_149_pipe_wrapper_i,
      O4(5) => n_150_pipe_wrapper_i,
      O4(4) => n_151_pipe_wrapper_i,
      O4(3) => n_152_pipe_wrapper_i,
      O4(2) => n_153_pipe_wrapper_i,
      O4(1) => n_154_pipe_wrapper_i,
      O4(0) => n_155_pipe_wrapper_i,
      O5(1) => n_156_pipe_wrapper_i,
      O5(0) => n_157_pipe_wrapper_i,
      O6(15) => n_160_pipe_wrapper_i,
      O6(14) => n_161_pipe_wrapper_i,
      O6(13) => n_162_pipe_wrapper_i,
      O6(12) => n_163_pipe_wrapper_i,
      O6(11) => n_164_pipe_wrapper_i,
      O6(10) => n_165_pipe_wrapper_i,
      O6(9) => n_166_pipe_wrapper_i,
      O6(8) => n_167_pipe_wrapper_i,
      O6(7) => n_168_pipe_wrapper_i,
      O6(6) => n_169_pipe_wrapper_i,
      O6(5) => n_170_pipe_wrapper_i,
      O6(4) => n_171_pipe_wrapper_i,
      O6(3) => n_172_pipe_wrapper_i,
      O6(2) => n_173_pipe_wrapper_i,
      O6(1) => n_174_pipe_wrapper_i,
      O6(0) => n_175_pipe_wrapper_i,
      O7(1) => n_176_pipe_wrapper_i,
      O7(0) => n_177_pipe_wrapper_i,
      O8 => O8,
      O9 => n_179_pipe_wrapper_i,
      PIPE_PHYSTATUS(3 downto 0) => PIPE_PHYSTATUS(3 downto 0),
      PIPE_POWERDOWN(7 downto 0) => PIPE_POWERDOWN(7 downto 0),
      PIPE_RXCHANISALIGNED(3 downto 0) => PIPE_RXCHANISALIGNED(3 downto 0),
      PIPE_RXDATA(15) => n_98_pipe_wrapper_i,
      PIPE_RXDATA(14) => n_99_pipe_wrapper_i,
      PIPE_RXDATA(13) => n_100_pipe_wrapper_i,
      PIPE_RXDATA(12) => n_101_pipe_wrapper_i,
      PIPE_RXDATA(11) => n_102_pipe_wrapper_i,
      PIPE_RXDATA(10) => n_103_pipe_wrapper_i,
      PIPE_RXDATA(9) => n_104_pipe_wrapper_i,
      PIPE_RXDATA(8) => n_105_pipe_wrapper_i,
      PIPE_RXDATA(7) => n_106_pipe_wrapper_i,
      PIPE_RXDATA(6) => n_107_pipe_wrapper_i,
      PIPE_RXDATA(5) => n_108_pipe_wrapper_i,
      PIPE_RXDATA(4) => n_109_pipe_wrapper_i,
      PIPE_RXDATA(3) => n_110_pipe_wrapper_i,
      PIPE_RXDATA(2) => n_111_pipe_wrapper_i,
      PIPE_RXDATA(1) => n_112_pipe_wrapper_i,
      PIPE_RXDATA(0) => n_113_pipe_wrapper_i,
      PIPE_RXDATAK(1) => n_114_pipe_wrapper_i,
      PIPE_RXDATAK(0) => n_115_pipe_wrapper_i,
      PIPE_RXELECIDLE(3 downto 0) => PIPE_RXELECIDLE(3 downto 0),
      PIPE_RXPOLARITY(3 downto 0) => PIPE_RXPOLARITY(3 downto 0),
      PIPE_TXCOMPLIANCE(3 downto 0) => PIPE_TXCOMPLIANCE(3 downto 0),
      PIPE_TXDATA(63 downto 0) => PIPE_TXDATA(63 downto 0),
      PIPE_TXDATAK(7 downto 0) => PIPE_TXDATAK(7 downto 0),
      PIPE_TXELECIDLE(3 downto 0) => PIPE_TXELECIDLE(3 downto 0),
      QPLL_QPLLLOCK => QPLL_QPLLLOCK,
      QPLL_QPLLOUTCLK => QPLL_QPLLOUTCLK,
      QPLL_QPLLOUTREFCLK => QPLL_QPLLOUTREFCLK,
      SYNC_MMCM_LOCK => \^pipe_pclk_lock\,
      SYNC_RXDLYSRESETDONE => n_0_rxdlysresetdone_reg1_i_1,
      SYNC_TXDLYSRESETDONE => n_0_txdlysresetdone_reg1_i_1,
      ext_ch_gt_drpaddr(35 downto 0) => ext_ch_gt_drpaddr(35 downto 0),
      ext_ch_gt_drpdi(63 downto 0) => ext_ch_gt_drpdi(63 downto 0),
      ext_ch_gt_drpdo(63 downto 0) => ext_ch_gt_drpdo(63 downto 0),
      ext_ch_gt_drpen(3 downto 0) => ext_ch_gt_drpen(3 downto 0),
      ext_ch_gt_drprdy(3 downto 0) => ext_ch_gt_drprdy(3 downto 0),
      ext_ch_gt_drpwe(3 downto 0) => ext_ch_gt_drpwe(3 downto 0),
      int_pclk_sel_slave(3 downto 0) => int_pclk_sel_slave(3 downto 0),
      \out\(3 downto 0) => \pipe_clock_int.pipe_clock_i/p_0_in\(3 downto 0),
      p_10_out => p_10_out,
      p_122_out => p_122_out,
      p_124_out => p_124_out,
      p_46_out => p_46_out,
      p_48_out => p_48_out,
      p_84_out => p_84_out,
      p_86_out => p_86_out,
      p_8_out => p_8_out,
      pci_exp_rxn(3 downto 0) => pci_exp_rxn(3 downto 0),
      pci_exp_rxp(3 downto 0) => pci_exp_rxp(3 downto 0),
      pci_exp_txn(3 downto 0) => pci_exp_txn(3 downto 0),
      pci_exp_txp(3 downto 0) => pci_exp_txp(3 downto 0),
      pipe_rxoutclk_out(3 downto 0) => pipe_rxoutclk_out(3 downto 0),
      pipe_tx_deemph => pipe_tx_deemph,
      pipe_tx_margin(2 downto 0) => pipe_tx_margin(2 downto 0),
      pipe_tx_rate => pipe_tx_rate,
      pipe_tx_rcvr_det => pipe_tx_rcvr_det,
      pipe_txoutclk_out => pipe_txoutclk_out,
      sys_clk => sys_clk
    );
\pl_ltssm_state_q[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^pipe_pclk_lock\,
      O => \n_0_pl_ltssm_state_q[5]_i_1\
    );
\pl_ltssm_state_q_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^pipe_pclk\,
      CE => \<const1>\,
      CLR => \n_0_pl_ltssm_state_q[5]_i_1\,
      D => pl_ltssm_state(0),
      Q => pl_ltssm_state_q(0)
    );
\pl_ltssm_state_q_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^pipe_pclk\,
      CE => \<const1>\,
      CLR => \n_0_pl_ltssm_state_q[5]_i_1\,
      D => pl_ltssm_state(1),
      Q => pl_ltssm_state_q(1)
    );
\pl_ltssm_state_q_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^pipe_pclk\,
      CE => \<const1>\,
      CLR => \n_0_pl_ltssm_state_q[5]_i_1\,
      D => pl_ltssm_state(2),
      Q => pl_ltssm_state_q(2)
    );
\pl_ltssm_state_q_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^pipe_pclk\,
      CE => \<const1>\,
      CLR => \n_0_pl_ltssm_state_q[5]_i_1\,
      D => pl_ltssm_state(3),
      Q => pl_ltssm_state_q(3)
    );
\pl_ltssm_state_q_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^pipe_pclk\,
      CE => \<const1>\,
      CLR => \n_0_pl_ltssm_state_q[5]_i_1\,
      D => pl_ltssm_state(4),
      Q => pl_ltssm_state_q(4)
    );
\pl_ltssm_state_q_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^pipe_pclk\,
      CE => \<const1>\,
      CLR => \n_0_pl_ltssm_state_q[5]_i_1\,
      D => pl_ltssm_state(5),
      Q => pl_ltssm_state_q(5)
    );
reg_clock_locked_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => \^pipe_pclk\,
      CE => \<const1>\,
      CLR => \n_0_pl_ltssm_state_q[5]_i_1\,
      D => \<const1>\,
      Q => reg_clock_locked
    );
rxdlysresetdone_reg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => p_84_out,
      I1 => p_122_out,
      I2 => p_46_out,
      I3 => p_8_out,
      O => n_0_rxdlysresetdone_reg1_i_1
    );
txdlysresetdone_reg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => p_86_out,
      I1 => p_124_out,
      I2 => p_48_out,
      I3 => p_10_out,
      O => n_0_txdlysresetdone_reg1_i_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pcie_bram_top_7x is
  port (
    rdata : out STD_LOGIC_VECTOR ( 68 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 67 downto 0 );
    MIMTXWEN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    MIMTXREN : in STD_LOGIC;
    MIMTXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMTXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wdata : in STD_LOGIC_VECTOR ( 68 downto 0 );
    MIMRXWEN : in STD_LOGIC;
    MIMRXREN : in STD_LOGIC;
    MIMRXWADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    MIMRXRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
end v7_pciev7_pcie_pcie_bram_top_7x;

architecture STRUCTURE of v7_pciev7_pcie_pcie_bram_top_7x is
begin
pcie_brams_rx: entity work.v7_pciev7_pcie_pcie_brams_7x_0
    port map (
      CLK => CLK,
      I1(67 downto 0) => I1(67 downto 0),
      MIMRXRADDR(10 downto 0) => MIMRXRADDR(10 downto 0),
      MIMRXREN => MIMRXREN,
      MIMRXWADDR(10 downto 0) => MIMRXWADDR(10 downto 0),
      MIMRXWEN => MIMRXWEN,
      O1(67 downto 0) => O1(67 downto 0)
    );
pcie_brams_tx: entity work.v7_pciev7_pcie_pcie_brams_7x
    port map (
      CLK => CLK,
      MIMTXRADDR(10 downto 0) => MIMTXRADDR(10 downto 0),
      MIMTXREN => MIMTXREN,
      MIMTXWADDR(10 downto 0) => MIMTXWADDR(10 downto 0),
      MIMTXWEN => MIMTXWEN,
      rdata(68 downto 0) => rdata(68 downto 0),
      wdata(68 downto 0) => wdata(68 downto 0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pcie_7x is
  port (
    O3 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    trn_tbuf_av : out STD_LOGIC_VECTOR ( 5 downto 0 );
    tbuf_av_min_trig : out STD_LOGIC;
    O4 : out STD_LOGIC;
    cfg_mgmt_rd_wr_done : out STD_LOGIC;
    cfg_err_aer_headerlog_set : out STD_LOGIC;
    cfg_err_cpl_rdy : out STD_LOGIC;
    cfg_interrupt_rdy : out STD_LOGIC;
    cfg_received_func_lvl_rst : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_msg_received : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    cfg_pcie_link_state : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O9 : out STD_LOGIC;
    trn_rsof : out STD_LOGIC;
    trn_reof : out STD_LOGIC;
    trn_rsrc_dsc : out STD_LOGIC;
    rsrc_rdy_filtered10_out : out STD_LOGIC;
    cfg_aer_ecrc_check_en : out STD_LOGIC;
    cfg_aer_ecrc_gen_en : out STD_LOGIC;
    cfg_aer_rooterr_corr_err_received : out STD_LOGIC;
    cfg_aer_rooterr_corr_err_reporting_en : out STD_LOGIC;
    cfg_aer_rooterr_fatal_err_received : out STD_LOGIC;
    cfg_aer_rooterr_fatal_err_reporting_en : out STD_LOGIC;
    cfg_aer_rooterr_non_fatal_err_received : out STD_LOGIC;
    cfg_aer_rooterr_non_fatal_err_reporting_en : out STD_LOGIC;
    cfg_bridge_serr_en : out STD_LOGIC;
    cfg_command : out STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_dcommand2 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_dcommand : out STD_LOGIC_VECTOR ( 14 downto 0 );
    cfg_dstatus : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msienable : out STD_LOGIC;
    cfg_interrupt_msixenable : out STD_LOGIC;
    cfg_interrupt_msixfm : out STD_LOGIC;
    cfg_lcommand : out STD_LOGIC_VECTOR ( 10 downto 0 );
    cfg_lstatus : out STD_LOGIC_VECTOR ( 9 downto 0 );
    cfg_msg_received_assert_int_a : out STD_LOGIC;
    cfg_msg_received_assert_int_b : out STD_LOGIC;
    cfg_msg_received_assert_int_c : out STD_LOGIC;
    cfg_msg_received_assert_int_d : out STD_LOGIC;
    cfg_msg_received_deassert_int_a : out STD_LOGIC;
    cfg_msg_received_deassert_int_b : out STD_LOGIC;
    cfg_msg_received_deassert_int_c : out STD_LOGIC;
    cfg_msg_received_deassert_int_d : out STD_LOGIC;
    cfg_msg_received_err_cor : out STD_LOGIC;
    cfg_msg_received_err_fatal : out STD_LOGIC;
    cfg_msg_received_err_non_fatal : out STD_LOGIC;
    cfg_msg_received_pm_as_nak : out STD_LOGIC;
    cfg_to_turnoff : out STD_LOGIC;
    cfg_msg_received_pme_to_ack : out STD_LOGIC;
    cfg_msg_received_pm_pme : out STD_LOGIC;
    cfg_msg_received_setslotpowerlimit : out STD_LOGIC;
    cfg_pmcsr_pme_en : out STD_LOGIC;
    cfg_pmcsr_pme_status : out STD_LOGIC;
    cfg_root_control_pme_int_en : out STD_LOGIC;
    cfg_root_control_syserr_corr_err_en : out STD_LOGIC;
    cfg_root_control_syserr_fatal_err_en : out STD_LOGIC;
    cfg_root_control_syserr_non_fatal_err_en : out STD_LOGIC;
    cfg_slot_control_electromech_il_ctl_pulse : out STD_LOGIC;
    pcie_drp_rdy : out STD_LOGIC;
    PIPE_RXPOLARITY : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_TXCOMPLIANCE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_TXELECIDLE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_tx_deemph : out STD_LOGIC;
    pipe_tx_rate : out STD_LOGIC;
    pipe_tx_rcvr_det : out STD_LOGIC;
    pl_directed_change_done : out STD_LOGIC;
    pl_link_gen2_cap : out STD_LOGIC;
    pl_link_partner_gen2_supported : out STD_LOGIC;
    pl_link_upcfg_cap : out STD_LOGIC;
    pl_received_hot_rst : out STD_LOGIC;
    pl_sel_lnk_rate : out STD_LOGIC;
    trn_lnk_up : out STD_LOGIC;
    trn_recrc_err : out STD_LOGIC;
    trn_rerrfwd : out STD_LOGIC;
    trn_tcfg_req : out STD_LOGIC;
    tx_err_drop : out STD_LOGIC;
    fc_cpld : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fc_npd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fc_pd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    trn_rd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_msg_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcie_drp_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_TXDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_pmcsr_powerstate : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPE_TXDATAK : out STD_LOGIC_VECTOR ( 7 downto 0 );
    PIPE_POWERDOWN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pl_lane_reversal_mode : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_rx_pm_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_sel_lnk_width : out STD_LOGIC_VECTOR ( 1 downto 0 );
    trn_rrem : out STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_interrupt_mmenable : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_tx_margin : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pl_initial_link_width : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pl_tx_pm_state : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_mgmt_do : out STD_LOGIC_VECTOR ( 31 downto 0 );
    trn_tdst_rdy : out STD_LOGIC;
    pl_ltssm_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_vc_tcvc_map : out STD_LOGIC_VECTOR ( 6 downto 0 );
    cfg_interrupt_do : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_cplh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_nph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_ph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    trn_rbar_hit : out STD_LOGIC_VECTOR ( 6 downto 0 );
    bridge_reset_int : in STD_LOGIC;
    pl_phy_lnk_up : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    s_axis_tx_tvalid : in STD_LOGIC;
    s_axis_tx_tlast : in STD_LOGIC;
    I3 : in STD_LOGIC;
    cfg_trn_pending : in STD_LOGIC;
    cfg_mgmt_wr_rw1c_as_rw : in STD_LOGIC;
    cfg_mgmt_wr_readonly : in STD_LOGIC;
    cfg_mgmt_wr_en : in STD_LOGIC;
    cfg_mgmt_rd_en : in STD_LOGIC;
    cfg_err_malformed : in STD_LOGIC;
    cfg_err_cor : in STD_LOGIC;
    cfg_err_ur : in STD_LOGIC;
    cfg_err_ecrc : in STD_LOGIC;
    cfg_err_cpl_timeout : in STD_LOGIC;
    cfg_err_cpl_abort : in STD_LOGIC;
    cfg_err_cpl_unexpect : in STD_LOGIC;
    cfg_err_poisoned : in STD_LOGIC;
    cfg_err_atomic_egress_blocked : in STD_LOGIC;
    cfg_err_mc_blocked : in STD_LOGIC;
    cfg_err_internal_uncor : in STD_LOGIC;
    cfg_err_internal_cor : in STD_LOGIC;
    cfg_err_posted : in STD_LOGIC;
    cfg_err_locked : in STD_LOGIC;
    cfg_err_norecovery : in STD_LOGIC;
    cfg_interrupt : in STD_LOGIC;
    cfg_interrupt_assert : in STD_LOGIC;
    cfg_interrupt_stat : in STD_LOGIC;
    cfg_pm_halt_aspm_l0s : in STD_LOGIC;
    cfg_pm_halt_aspm_l1 : in STD_LOGIC;
    cfg_pm_force_state_en : in STD_LOGIC;
    cfg_pm_wake : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    trn_rdst_rdy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CLK : in STD_LOGIC;
    cfg_pm_turnoff_ok_n : in STD_LOGIC;
    pcie_drp_clk : in STD_LOGIC;
    pcie_drp_en : in STD_LOGIC;
    pcie_drp_we : in STD_LOGIC;
    PIPE_RXCHANISALIGNED : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rx0_elec_idle : in STD_LOGIC;
    pipe_rx0_phy_status : in STD_LOGIC;
    pipe_rx0_valid : in STD_LOGIC;
    pipe_rx1_elec_idle : in STD_LOGIC;
    pipe_rx1_phy_status : in STD_LOGIC;
    pipe_rx1_valid : in STD_LOGIC;
    pipe_rx2_elec_idle : in STD_LOGIC;
    pipe_rx2_phy_status : in STD_LOGIC;
    pipe_rx2_valid : in STD_LOGIC;
    pipe_rx3_elec_idle : in STD_LOGIC;
    pipe_rx3_phy_status : in STD_LOGIC;
    pipe_rx3_valid : in STD_LOGIC;
    pl_directed_link_auton : in STD_LOGIC;
    pl_directed_link_speed : in STD_LOGIC;
    pl_downstream_deemph_source : in STD_LOGIC;
    pl_transmit_hot_rst : in STD_LOGIC;
    pl_upstream_prefer_deemph : in STD_LOGIC;
    sys_rst_n : in STD_LOGIC;
    rx_np_ok : in STD_LOGIC;
    rx_np_req : in STD_LOGIC;
    trn_tcfg_gnt : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trn_teof : in STD_LOGIC;
    trn_tsof : in STD_LOGIC;
    trn_tsrc_rdy : in STD_LOGIC;
    cfg_err_aer_headerlog : in STD_LOGIC_VECTOR ( 127 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    pcie_drp_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rx0_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rx1_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rx2_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rx3_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_pm_force_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx0_char_is_k : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx1_char_is_k : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx2_char_is_k : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx3_char_is_k : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_directed_link_change : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_directed_link_width : in STD_LOGIC_VECTOR ( 1 downto 0 );
    trn_trem : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfg_ds_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rx0_status : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rx1_status : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rx2_status : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rx3_status : in STD_LOGIC_VECTOR ( 2 downto 0 );
    fc_sel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_mgmt_di : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_byte_en_n : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_err_tlp_cpl_header : in STD_LOGIC_VECTOR ( 47 downto 0 );
    cfg_aer_interrupt_msgnum : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_ds_device_number : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_pciecap_interrupt_msgnum : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_dsn : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_ds_bus_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_di : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcie_drp_addr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cfg_mgmt_dwaddr : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end v7_pciev7_pcie_pcie_7x;

architecture STRUCTURE of v7_pciev7_pcie_pcie_7x is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal MIMRXRADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal MIMRXREN : STD_LOGIC;
  signal MIMRXWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal MIMRXWEN : STD_LOGIC;
  signal MIMTXRADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal MIMTXREN : STD_LOGIC;
  signal MIMTXWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal MIMTXWEN : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal cfg_err_aer_headerlog_set_n : STD_LOGIC;
  signal cfg_err_atomic_egress_blocked_n : STD_LOGIC;
  signal cfg_err_cor_n : STD_LOGIC;
  signal cfg_err_cpl_abort_n : STD_LOGIC;
  signal cfg_err_cpl_rdy_n : STD_LOGIC;
  signal cfg_err_cpl_timeout_n : STD_LOGIC;
  signal cfg_err_cpl_unexpect_n : STD_LOGIC;
  signal cfg_err_ecrc_n : STD_LOGIC;
  signal cfg_err_internal_cor_n : STD_LOGIC;
  signal cfg_err_internal_uncor_n : STD_LOGIC;
  signal cfg_err_locked_n : STD_LOGIC;
  signal cfg_err_malformed_n : STD_LOGIC;
  signal cfg_err_mc_blocked_n : STD_LOGIC;
  signal cfg_err_norecovery_n : STD_LOGIC;
  signal cfg_err_poisoned_n : STD_LOGIC;
  signal cfg_err_posted_n : STD_LOGIC;
  signal cfg_err_ur_n : STD_LOGIC;
  signal cfg_interrupt_assert_n : STD_LOGIC;
  signal cfg_interrupt_n : STD_LOGIC;
  signal cfg_interrupt_rdy_n : STD_LOGIC;
  signal cfg_interrupt_stat_n : STD_LOGIC;
  signal cfg_mgmt_rd_en_n : STD_LOGIC;
  signal cfg_mgmt_rd_wr_done_n : STD_LOGIC;
  signal cfg_mgmt_wr_en_n : STD_LOGIC;
  signal cfg_mgmt_wr_readonly_n : STD_LOGIC;
  signal cfg_mgmt_wr_rw1c_as_rw_n : STD_LOGIC;
  signal \^cfg_msg_received\ : STD_LOGIC;
  signal \^cfg_pcie_link_state\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cfg_pm_force_state_en_n : STD_LOGIC;
  signal cfg_pm_halt_aspm_l0s_n : STD_LOGIC;
  signal cfg_pm_halt_aspm_l1_n : STD_LOGIC;
  signal cfg_pm_wake_n : STD_LOGIC;
  signal cfg_trn_pending_n : STD_LOGIC;
  signal n_0_pcie_bram_top : STD_LOGIC;
  signal n_0_tbuf_av_gap_thrtl_i_2 : STD_LOGIC;
  signal n_0_tbuf_av_gap_thrtl_i_3 : STD_LOGIC;
  signal n_0_tready_thrtl_xhdl1_i_10 : STD_LOGIC;
  signal n_0_trn_in_packet_i_2 : STD_LOGIC;
  signal n_0_trn_in_packet_i_3 : STD_LOGIC;
  signal n_1000_pcie_block_i : STD_LOGIC;
  signal n_1001_pcie_block_i : STD_LOGIC;
  signal n_1002_pcie_block_i : STD_LOGIC;
  signal n_1003_pcie_block_i : STD_LOGIC;
  signal n_1004_pcie_block_i : STD_LOGIC;
  signal n_1005_pcie_block_i : STD_LOGIC;
  signal n_1006_pcie_block_i : STD_LOGIC;
  signal n_1007_pcie_block_i : STD_LOGIC;
  signal n_1008_pcie_block_i : STD_LOGIC;
  signal n_1009_pcie_block_i : STD_LOGIC;
  signal n_100_pcie_block_i : STD_LOGIC;
  signal n_100_pcie_bram_top : STD_LOGIC;
  signal n_1010_pcie_block_i : STD_LOGIC;
  signal n_1011_pcie_block_i : STD_LOGIC;
  signal n_1012_pcie_block_i : STD_LOGIC;
  signal n_1013_pcie_block_i : STD_LOGIC;
  signal n_1014_pcie_block_i : STD_LOGIC;
  signal n_1015_pcie_block_i : STD_LOGIC;
  signal n_1016_pcie_block_i : STD_LOGIC;
  signal n_1017_pcie_block_i : STD_LOGIC;
  signal n_1018_pcie_block_i : STD_LOGIC;
  signal n_1019_pcie_block_i : STD_LOGIC;
  signal n_101_pcie_block_i : STD_LOGIC;
  signal n_101_pcie_bram_top : STD_LOGIC;
  signal n_1020_pcie_block_i : STD_LOGIC;
  signal n_1021_pcie_block_i : STD_LOGIC;
  signal n_1022_pcie_block_i : STD_LOGIC;
  signal n_1023_pcie_block_i : STD_LOGIC;
  signal n_1024_pcie_block_i : STD_LOGIC;
  signal n_1025_pcie_block_i : STD_LOGIC;
  signal n_1026_pcie_block_i : STD_LOGIC;
  signal n_1027_pcie_block_i : STD_LOGIC;
  signal n_1028_pcie_block_i : STD_LOGIC;
  signal n_1029_pcie_block_i : STD_LOGIC;
  signal n_102_pcie_block_i : STD_LOGIC;
  signal n_102_pcie_bram_top : STD_LOGIC;
  signal n_1030_pcie_block_i : STD_LOGIC;
  signal n_1031_pcie_block_i : STD_LOGIC;
  signal n_1032_pcie_block_i : STD_LOGIC;
  signal n_1033_pcie_block_i : STD_LOGIC;
  signal n_1034_pcie_block_i : STD_LOGIC;
  signal n_1035_pcie_block_i : STD_LOGIC;
  signal n_1036_pcie_block_i : STD_LOGIC;
  signal n_1037_pcie_block_i : STD_LOGIC;
  signal n_1038_pcie_block_i : STD_LOGIC;
  signal n_1039_pcie_block_i : STD_LOGIC;
  signal n_103_pcie_block_i : STD_LOGIC;
  signal n_103_pcie_bram_top : STD_LOGIC;
  signal n_1040_pcie_block_i : STD_LOGIC;
  signal n_1041_pcie_block_i : STD_LOGIC;
  signal n_1042_pcie_block_i : STD_LOGIC;
  signal n_1043_pcie_block_i : STD_LOGIC;
  signal n_1044_pcie_block_i : STD_LOGIC;
  signal n_1045_pcie_block_i : STD_LOGIC;
  signal n_1046_pcie_block_i : STD_LOGIC;
  signal n_1047_pcie_block_i : STD_LOGIC;
  signal n_1048_pcie_block_i : STD_LOGIC;
  signal n_1049_pcie_block_i : STD_LOGIC;
  signal n_104_pcie_block_i : STD_LOGIC;
  signal n_104_pcie_bram_top : STD_LOGIC;
  signal n_1050_pcie_block_i : STD_LOGIC;
  signal n_1051_pcie_block_i : STD_LOGIC;
  signal n_1052_pcie_block_i : STD_LOGIC;
  signal n_1053_pcie_block_i : STD_LOGIC;
  signal n_1054_pcie_block_i : STD_LOGIC;
  signal n_1055_pcie_block_i : STD_LOGIC;
  signal n_1056_pcie_block_i : STD_LOGIC;
  signal n_1057_pcie_block_i : STD_LOGIC;
  signal n_1058_pcie_block_i : STD_LOGIC;
  signal n_1059_pcie_block_i : STD_LOGIC;
  signal n_105_pcie_block_i : STD_LOGIC;
  signal n_105_pcie_bram_top : STD_LOGIC;
  signal n_1060_pcie_block_i : STD_LOGIC;
  signal n_1061_pcie_block_i : STD_LOGIC;
  signal n_1062_pcie_block_i : STD_LOGIC;
  signal n_1063_pcie_block_i : STD_LOGIC;
  signal n_1064_pcie_block_i : STD_LOGIC;
  signal n_1065_pcie_block_i : STD_LOGIC;
  signal n_1066_pcie_block_i : STD_LOGIC;
  signal n_1067_pcie_block_i : STD_LOGIC;
  signal n_1068_pcie_block_i : STD_LOGIC;
  signal n_1069_pcie_block_i : STD_LOGIC;
  signal n_106_pcie_block_i : STD_LOGIC;
  signal n_106_pcie_bram_top : STD_LOGIC;
  signal n_1070_pcie_block_i : STD_LOGIC;
  signal n_1071_pcie_block_i : STD_LOGIC;
  signal n_1072_pcie_block_i : STD_LOGIC;
  signal n_1073_pcie_block_i : STD_LOGIC;
  signal n_1074_pcie_block_i : STD_LOGIC;
  signal n_1075_pcie_block_i : STD_LOGIC;
  signal n_1076_pcie_block_i : STD_LOGIC;
  signal n_1077_pcie_block_i : STD_LOGIC;
  signal n_1078_pcie_block_i : STD_LOGIC;
  signal n_1079_pcie_block_i : STD_LOGIC;
  signal n_107_pcie_block_i : STD_LOGIC;
  signal n_107_pcie_bram_top : STD_LOGIC;
  signal n_1080_pcie_block_i : STD_LOGIC;
  signal n_1081_pcie_block_i : STD_LOGIC;
  signal n_1082_pcie_block_i : STD_LOGIC;
  signal n_1083_pcie_block_i : STD_LOGIC;
  signal n_1084_pcie_block_i : STD_LOGIC;
  signal n_1085_pcie_block_i : STD_LOGIC;
  signal n_1086_pcie_block_i : STD_LOGIC;
  signal n_1087_pcie_block_i : STD_LOGIC;
  signal n_1088_pcie_block_i : STD_LOGIC;
  signal n_1089_pcie_block_i : STD_LOGIC;
  signal n_108_pcie_block_i : STD_LOGIC;
  signal n_108_pcie_bram_top : STD_LOGIC;
  signal n_1090_pcie_block_i : STD_LOGIC;
  signal n_1091_pcie_block_i : STD_LOGIC;
  signal n_1092_pcie_block_i : STD_LOGIC;
  signal n_1093_pcie_block_i : STD_LOGIC;
  signal n_1094_pcie_block_i : STD_LOGIC;
  signal n_1095_pcie_block_i : STD_LOGIC;
  signal n_1096_pcie_block_i : STD_LOGIC;
  signal n_1097_pcie_block_i : STD_LOGIC;
  signal n_1098_pcie_block_i : STD_LOGIC;
  signal n_1099_pcie_block_i : STD_LOGIC;
  signal n_109_pcie_bram_top : STD_LOGIC;
  signal n_10_pcie_bram_top : STD_LOGIC;
  signal n_1100_pcie_block_i : STD_LOGIC;
  signal n_1101_pcie_block_i : STD_LOGIC;
  signal n_1102_pcie_block_i : STD_LOGIC;
  signal n_1103_pcie_block_i : STD_LOGIC;
  signal n_110_pcie_bram_top : STD_LOGIC;
  signal n_111_pcie_bram_top : STD_LOGIC;
  signal n_112_pcie_bram_top : STD_LOGIC;
  signal n_113_pcie_bram_top : STD_LOGIC;
  signal n_1143_pcie_block_i : STD_LOGIC;
  signal n_114_pcie_bram_top : STD_LOGIC;
  signal n_115_pcie_bram_top : STD_LOGIC;
  signal n_116_pcie_bram_top : STD_LOGIC;
  signal n_117_pcie_bram_top : STD_LOGIC;
  signal n_118_pcie_bram_top : STD_LOGIC;
  signal n_119_pcie_bram_top : STD_LOGIC;
  signal n_11_pcie_bram_top : STD_LOGIC;
  signal n_120_pcie_bram_top : STD_LOGIC;
  signal n_121_pcie_bram_top : STD_LOGIC;
  signal n_122_pcie_bram_top : STD_LOGIC;
  signal n_123_pcie_bram_top : STD_LOGIC;
  signal n_124_pcie_bram_top : STD_LOGIC;
  signal n_125_pcie_bram_top : STD_LOGIC;
  signal n_126_pcie_bram_top : STD_LOGIC;
  signal n_127_pcie_bram_top : STD_LOGIC;
  signal n_128_pcie_bram_top : STD_LOGIC;
  signal n_129_pcie_bram_top : STD_LOGIC;
  signal n_12_pcie_bram_top : STD_LOGIC;
  signal n_130_pcie_bram_top : STD_LOGIC;
  signal n_131_pcie_bram_top : STD_LOGIC;
  signal n_132_pcie_bram_top : STD_LOGIC;
  signal n_133_pcie_bram_top : STD_LOGIC;
  signal n_134_pcie_bram_top : STD_LOGIC;
  signal n_135_pcie_bram_top : STD_LOGIC;
  signal n_136_pcie_bram_top : STD_LOGIC;
  signal n_13_pcie_bram_top : STD_LOGIC;
  signal n_140_pcie_block_i : STD_LOGIC;
  signal n_141_pcie_block_i : STD_LOGIC;
  signal n_142_pcie_block_i : STD_LOGIC;
  signal n_143_pcie_block_i : STD_LOGIC;
  signal n_144_pcie_block_i : STD_LOGIC;
  signal n_145_pcie_block_i : STD_LOGIC;
  signal n_146_pcie_block_i : STD_LOGIC;
  signal n_14_pcie_bram_top : STD_LOGIC;
  signal n_155_pcie_block_i : STD_LOGIC;
  signal n_156_pcie_block_i : STD_LOGIC;
  signal n_157_pcie_block_i : STD_LOGIC;
  signal n_158_pcie_block_i : STD_LOGIC;
  signal n_159_pcie_block_i : STD_LOGIC;
  signal n_15_pcie_bram_top : STD_LOGIC;
  signal n_160_pcie_block_i : STD_LOGIC;
  signal n_169_pcie_block_i : STD_LOGIC;
  signal n_16_pcie_bram_top : STD_LOGIC;
  signal n_172_pcie_block_i : STD_LOGIC;
  signal n_173_pcie_block_i : STD_LOGIC;
  signal n_174_pcie_block_i : STD_LOGIC;
  signal n_175_pcie_block_i : STD_LOGIC;
  signal n_176_pcie_block_i : STD_LOGIC;
  signal n_177_pcie_block_i : STD_LOGIC;
  signal n_178_pcie_block_i : STD_LOGIC;
  signal n_179_pcie_block_i : STD_LOGIC;
  signal n_17_pcie_bram_top : STD_LOGIC;
  signal n_180_pcie_block_i : STD_LOGIC;
  signal n_181_pcie_block_i : STD_LOGIC;
  signal n_182_pcie_block_i : STD_LOGIC;
  signal n_183_pcie_block_i : STD_LOGIC;
  signal n_184_pcie_block_i : STD_LOGIC;
  signal n_185_pcie_block_i : STD_LOGIC;
  signal n_186_pcie_block_i : STD_LOGIC;
  signal n_187_pcie_block_i : STD_LOGIC;
  signal n_188_pcie_block_i : STD_LOGIC;
  signal n_189_pcie_block_i : STD_LOGIC;
  signal n_18_pcie_bram_top : STD_LOGIC;
  signal n_190_pcie_block_i : STD_LOGIC;
  signal n_191_pcie_block_i : STD_LOGIC;
  signal n_192_pcie_block_i : STD_LOGIC;
  signal n_193_pcie_block_i : STD_LOGIC;
  signal n_194_pcie_block_i : STD_LOGIC;
  signal n_195_pcie_block_i : STD_LOGIC;
  signal n_19_pcie_bram_top : STD_LOGIC;
  signal n_1_pcie_bram_top : STD_LOGIC;
  signal n_20_pcie_bram_top : STD_LOGIC;
  signal n_21_pcie_bram_top : STD_LOGIC;
  signal n_22_pcie_bram_top : STD_LOGIC;
  signal n_23_pcie_bram_top : STD_LOGIC;
  signal n_24_pcie_bram_top : STD_LOGIC;
  signal n_25_pcie_bram_top : STD_LOGIC;
  signal n_26_pcie_bram_top : STD_LOGIC;
  signal n_27_pcie_bram_top : STD_LOGIC;
  signal n_28_pcie_bram_top : STD_LOGIC;
  signal n_29_pcie_bram_top : STD_LOGIC;
  signal n_2_pcie_bram_top : STD_LOGIC;
  signal n_30_pcie_bram_top : STD_LOGIC;
  signal n_31_pcie_bram_top : STD_LOGIC;
  signal n_32_pcie_bram_top : STD_LOGIC;
  signal n_33_pcie_bram_top : STD_LOGIC;
  signal n_34_pcie_bram_top : STD_LOGIC;
  signal n_35_pcie_bram_top : STD_LOGIC;
  signal n_36_pcie_bram_top : STD_LOGIC;
  signal n_37_pcie_bram_top : STD_LOGIC;
  signal n_38_pcie_bram_top : STD_LOGIC;
  signal n_39_pcie_bram_top : STD_LOGIC;
  signal n_3_pcie_bram_top : STD_LOGIC;
  signal n_40_pcie_bram_top : STD_LOGIC;
  signal n_41_pcie_bram_top : STD_LOGIC;
  signal n_42_pcie_bram_top : STD_LOGIC;
  signal n_43_pcie_bram_top : STD_LOGIC;
  signal n_44_pcie_bram_top : STD_LOGIC;
  signal n_45_pcie_bram_top : STD_LOGIC;
  signal n_46_pcie_bram_top : STD_LOGIC;
  signal n_47_pcie_bram_top : STD_LOGIC;
  signal n_48_pcie_bram_top : STD_LOGIC;
  signal n_49_pcie_bram_top : STD_LOGIC;
  signal n_4_pcie_bram_top : STD_LOGIC;
  signal n_50_pcie_bram_top : STD_LOGIC;
  signal n_51_pcie_bram_top : STD_LOGIC;
  signal n_52_pcie_bram_top : STD_LOGIC;
  signal n_53_pcie_bram_top : STD_LOGIC;
  signal n_54_pcie_bram_top : STD_LOGIC;
  signal n_55_pcie_bram_top : STD_LOGIC;
  signal n_56_pcie_bram_top : STD_LOGIC;
  signal n_57_pcie_bram_top : STD_LOGIC;
  signal n_58_pcie_bram_top : STD_LOGIC;
  signal n_59_pcie_bram_top : STD_LOGIC;
  signal n_5_pcie_bram_top : STD_LOGIC;
  signal n_60_pcie_bram_top : STD_LOGIC;
  signal n_610_pcie_block_i : STD_LOGIC;
  signal n_611_pcie_block_i : STD_LOGIC;
  signal n_618_pcie_block_i : STD_LOGIC;
  signal n_619_pcie_block_i : STD_LOGIC;
  signal n_61_pcie_bram_top : STD_LOGIC;
  signal n_62_pcie_bram_top : STD_LOGIC;
  signal n_63_pcie_bram_top : STD_LOGIC;
  signal n_64_pcie_bram_top : STD_LOGIC;
  signal n_65_pcie_bram_top : STD_LOGIC;
  signal n_66_pcie_bram_top : STD_LOGIC;
  signal n_67_pcie_bram_top : STD_LOGIC;
  signal n_687_pcie_block_i : STD_LOGIC;
  signal n_688_pcie_block_i : STD_LOGIC;
  signal n_689_pcie_block_i : STD_LOGIC;
  signal n_68_pcie_bram_top : STD_LOGIC;
  signal n_690_pcie_block_i : STD_LOGIC;
  signal n_691_pcie_block_i : STD_LOGIC;
  signal n_69_pcie_bram_top : STD_LOGIC;
  signal n_6_pcie_bram_top : STD_LOGIC;
  signal n_704_pcie_block_i : STD_LOGIC;
  signal n_705_pcie_block_i : STD_LOGIC;
  signal n_706_pcie_block_i : STD_LOGIC;
  signal n_707_pcie_block_i : STD_LOGIC;
  signal n_708_pcie_block_i : STD_LOGIC;
  signal n_709_pcie_block_i : STD_LOGIC;
  signal n_70_pcie_bram_top : STD_LOGIC;
  signal n_710_pcie_block_i : STD_LOGIC;
  signal n_711_pcie_block_i : STD_LOGIC;
  signal n_712_pcie_block_i : STD_LOGIC;
  signal n_713_pcie_block_i : STD_LOGIC;
  signal n_714_pcie_block_i : STD_LOGIC;
  signal n_715_pcie_block_i : STD_LOGIC;
  signal n_716_pcie_block_i : STD_LOGIC;
  signal n_717_pcie_block_i : STD_LOGIC;
  signal n_718_pcie_block_i : STD_LOGIC;
  signal n_719_pcie_block_i : STD_LOGIC;
  signal n_71_pcie_bram_top : STD_LOGIC;
  signal n_720_pcie_block_i : STD_LOGIC;
  signal n_721_pcie_block_i : STD_LOGIC;
  signal n_722_pcie_block_i : STD_LOGIC;
  signal n_723_pcie_block_i : STD_LOGIC;
  signal n_724_pcie_block_i : STD_LOGIC;
  signal n_725_pcie_block_i : STD_LOGIC;
  signal n_726_pcie_block_i : STD_LOGIC;
  signal n_727_pcie_block_i : STD_LOGIC;
  signal n_728_pcie_block_i : STD_LOGIC;
  signal n_729_pcie_block_i : STD_LOGIC;
  signal n_72_pcie_block_i : STD_LOGIC;
  signal n_72_pcie_bram_top : STD_LOGIC;
  signal n_730_pcie_block_i : STD_LOGIC;
  signal n_731_pcie_block_i : STD_LOGIC;
  signal n_732_pcie_block_i : STD_LOGIC;
  signal n_733_pcie_block_i : STD_LOGIC;
  signal n_734_pcie_block_i : STD_LOGIC;
  signal n_735_pcie_block_i : STD_LOGIC;
  signal n_736_pcie_block_i : STD_LOGIC;
  signal n_737_pcie_block_i : STD_LOGIC;
  signal n_738_pcie_block_i : STD_LOGIC;
  signal n_739_pcie_block_i : STD_LOGIC;
  signal n_73_pcie_bram_top : STD_LOGIC;
  signal n_740_pcie_block_i : STD_LOGIC;
  signal n_741_pcie_block_i : STD_LOGIC;
  signal n_742_pcie_block_i : STD_LOGIC;
  signal n_743_pcie_block_i : STD_LOGIC;
  signal n_744_pcie_block_i : STD_LOGIC;
  signal n_745_pcie_block_i : STD_LOGIC;
  signal n_746_pcie_block_i : STD_LOGIC;
  signal n_747_pcie_block_i : STD_LOGIC;
  signal n_748_pcie_block_i : STD_LOGIC;
  signal n_749_pcie_block_i : STD_LOGIC;
  signal n_74_pcie_bram_top : STD_LOGIC;
  signal n_750_pcie_block_i : STD_LOGIC;
  signal n_751_pcie_block_i : STD_LOGIC;
  signal n_752_pcie_block_i : STD_LOGIC;
  signal n_753_pcie_block_i : STD_LOGIC;
  signal n_754_pcie_block_i : STD_LOGIC;
  signal n_755_pcie_block_i : STD_LOGIC;
  signal n_756_pcie_block_i : STD_LOGIC;
  signal n_757_pcie_block_i : STD_LOGIC;
  signal n_758_pcie_block_i : STD_LOGIC;
  signal n_759_pcie_block_i : STD_LOGIC;
  signal n_75_pcie_block_i : STD_LOGIC;
  signal n_75_pcie_bram_top : STD_LOGIC;
  signal n_760_pcie_block_i : STD_LOGIC;
  signal n_761_pcie_block_i : STD_LOGIC;
  signal n_762_pcie_block_i : STD_LOGIC;
  signal n_763_pcie_block_i : STD_LOGIC;
  signal n_764_pcie_block_i : STD_LOGIC;
  signal n_765_pcie_block_i : STD_LOGIC;
  signal n_766_pcie_block_i : STD_LOGIC;
  signal n_767_pcie_block_i : STD_LOGIC;
  signal n_768_pcie_block_i : STD_LOGIC;
  signal n_769_pcie_block_i : STD_LOGIC;
  signal n_76_pcie_block_i : STD_LOGIC;
  signal n_76_pcie_bram_top : STD_LOGIC;
  signal n_770_pcie_block_i : STD_LOGIC;
  signal n_771_pcie_block_i : STD_LOGIC;
  signal n_772_pcie_block_i : STD_LOGIC;
  signal n_773_pcie_block_i : STD_LOGIC;
  signal n_774_pcie_block_i : STD_LOGIC;
  signal n_775_pcie_block_i : STD_LOGIC;
  signal n_776_pcie_block_i : STD_LOGIC;
  signal n_777_pcie_block_i : STD_LOGIC;
  signal n_778_pcie_block_i : STD_LOGIC;
  signal n_779_pcie_block_i : STD_LOGIC;
  signal n_77_pcie_block_i : STD_LOGIC;
  signal n_77_pcie_bram_top : STD_LOGIC;
  signal n_780_pcie_block_i : STD_LOGIC;
  signal n_781_pcie_block_i : STD_LOGIC;
  signal n_782_pcie_block_i : STD_LOGIC;
  signal n_783_pcie_block_i : STD_LOGIC;
  signal n_784_pcie_block_i : STD_LOGIC;
  signal n_785_pcie_block_i : STD_LOGIC;
  signal n_786_pcie_block_i : STD_LOGIC;
  signal n_787_pcie_block_i : STD_LOGIC;
  signal n_788_pcie_block_i : STD_LOGIC;
  signal n_789_pcie_block_i : STD_LOGIC;
  signal n_78_pcie_block_i : STD_LOGIC;
  signal n_78_pcie_bram_top : STD_LOGIC;
  signal n_790_pcie_block_i : STD_LOGIC;
  signal n_791_pcie_block_i : STD_LOGIC;
  signal n_792_pcie_block_i : STD_LOGIC;
  signal n_793_pcie_block_i : STD_LOGIC;
  signal n_794_pcie_block_i : STD_LOGIC;
  signal n_795_pcie_block_i : STD_LOGIC;
  signal n_796_pcie_block_i : STD_LOGIC;
  signal n_797_pcie_block_i : STD_LOGIC;
  signal n_798_pcie_block_i : STD_LOGIC;
  signal n_799_pcie_block_i : STD_LOGIC;
  signal n_79_pcie_bram_top : STD_LOGIC;
  signal n_7_pcie_bram_top : STD_LOGIC;
  signal n_800_pcie_block_i : STD_LOGIC;
  signal n_801_pcie_block_i : STD_LOGIC;
  signal n_802_pcie_block_i : STD_LOGIC;
  signal n_803_pcie_block_i : STD_LOGIC;
  signal n_804_pcie_block_i : STD_LOGIC;
  signal n_805_pcie_block_i : STD_LOGIC;
  signal n_806_pcie_block_i : STD_LOGIC;
  signal n_807_pcie_block_i : STD_LOGIC;
  signal n_808_pcie_block_i : STD_LOGIC;
  signal n_809_pcie_block_i : STD_LOGIC;
  signal n_80_pcie_bram_top : STD_LOGIC;
  signal n_810_pcie_block_i : STD_LOGIC;
  signal n_811_pcie_block_i : STD_LOGIC;
  signal n_812_pcie_block_i : STD_LOGIC;
  signal n_813_pcie_block_i : STD_LOGIC;
  signal n_814_pcie_block_i : STD_LOGIC;
  signal n_815_pcie_block_i : STD_LOGIC;
  signal n_816_pcie_block_i : STD_LOGIC;
  signal n_817_pcie_block_i : STD_LOGIC;
  signal n_818_pcie_block_i : STD_LOGIC;
  signal n_819_pcie_block_i : STD_LOGIC;
  signal n_81_pcie_bram_top : STD_LOGIC;
  signal n_820_pcie_block_i : STD_LOGIC;
  signal n_821_pcie_block_i : STD_LOGIC;
  signal n_822_pcie_block_i : STD_LOGIC;
  signal n_823_pcie_block_i : STD_LOGIC;
  signal n_824_pcie_block_i : STD_LOGIC;
  signal n_825_pcie_block_i : STD_LOGIC;
  signal n_826_pcie_block_i : STD_LOGIC;
  signal n_827_pcie_block_i : STD_LOGIC;
  signal n_828_pcie_block_i : STD_LOGIC;
  signal n_829_pcie_block_i : STD_LOGIC;
  signal n_82_pcie_bram_top : STD_LOGIC;
  signal n_830_pcie_block_i : STD_LOGIC;
  signal n_831_pcie_block_i : STD_LOGIC;
  signal n_832_pcie_block_i : STD_LOGIC;
  signal n_833_pcie_block_i : STD_LOGIC;
  signal n_834_pcie_block_i : STD_LOGIC;
  signal n_835_pcie_block_i : STD_LOGIC;
  signal n_836_pcie_block_i : STD_LOGIC;
  signal n_837_pcie_block_i : STD_LOGIC;
  signal n_838_pcie_block_i : STD_LOGIC;
  signal n_839_pcie_block_i : STD_LOGIC;
  signal n_83_pcie_bram_top : STD_LOGIC;
  signal n_840_pcie_block_i : STD_LOGIC;
  signal n_841_pcie_block_i : STD_LOGIC;
  signal n_842_pcie_block_i : STD_LOGIC;
  signal n_843_pcie_block_i : STD_LOGIC;
  signal n_844_pcie_block_i : STD_LOGIC;
  signal n_845_pcie_block_i : STD_LOGIC;
  signal n_846_pcie_block_i : STD_LOGIC;
  signal n_847_pcie_block_i : STD_LOGIC;
  signal n_848_pcie_block_i : STD_LOGIC;
  signal n_849_pcie_block_i : STD_LOGIC;
  signal n_84_pcie_block_i : STD_LOGIC;
  signal n_84_pcie_bram_top : STD_LOGIC;
  signal n_850_pcie_block_i : STD_LOGIC;
  signal n_851_pcie_block_i : STD_LOGIC;
  signal n_852_pcie_block_i : STD_LOGIC;
  signal n_853_pcie_block_i : STD_LOGIC;
  signal n_854_pcie_block_i : STD_LOGIC;
  signal n_855_pcie_block_i : STD_LOGIC;
  signal n_856_pcie_block_i : STD_LOGIC;
  signal n_857_pcie_block_i : STD_LOGIC;
  signal n_858_pcie_block_i : STD_LOGIC;
  signal n_859_pcie_block_i : STD_LOGIC;
  signal n_85_pcie_block_i : STD_LOGIC;
  signal n_85_pcie_bram_top : STD_LOGIC;
  signal n_860_pcie_block_i : STD_LOGIC;
  signal n_861_pcie_block_i : STD_LOGIC;
  signal n_862_pcie_block_i : STD_LOGIC;
  signal n_863_pcie_block_i : STD_LOGIC;
  signal n_864_pcie_block_i : STD_LOGIC;
  signal n_865_pcie_block_i : STD_LOGIC;
  signal n_866_pcie_block_i : STD_LOGIC;
  signal n_867_pcie_block_i : STD_LOGIC;
  signal n_868_pcie_block_i : STD_LOGIC;
  signal n_869_pcie_block_i : STD_LOGIC;
  signal n_86_pcie_block_i : STD_LOGIC;
  signal n_86_pcie_bram_top : STD_LOGIC;
  signal n_870_pcie_block_i : STD_LOGIC;
  signal n_871_pcie_block_i : STD_LOGIC;
  signal n_872_pcie_block_i : STD_LOGIC;
  signal n_873_pcie_block_i : STD_LOGIC;
  signal n_874_pcie_block_i : STD_LOGIC;
  signal n_875_pcie_block_i : STD_LOGIC;
  signal n_876_pcie_block_i : STD_LOGIC;
  signal n_877_pcie_block_i : STD_LOGIC;
  signal n_878_pcie_block_i : STD_LOGIC;
  signal n_879_pcie_block_i : STD_LOGIC;
  signal n_87_pcie_block_i : STD_LOGIC;
  signal n_87_pcie_bram_top : STD_LOGIC;
  signal n_880_pcie_block_i : STD_LOGIC;
  signal n_881_pcie_block_i : STD_LOGIC;
  signal n_882_pcie_block_i : STD_LOGIC;
  signal n_883_pcie_block_i : STD_LOGIC;
  signal n_884_pcie_block_i : STD_LOGIC;
  signal n_885_pcie_block_i : STD_LOGIC;
  signal n_886_pcie_block_i : STD_LOGIC;
  signal n_887_pcie_block_i : STD_LOGIC;
  signal n_888_pcie_block_i : STD_LOGIC;
  signal n_889_pcie_block_i : STD_LOGIC;
  signal n_88_pcie_block_i : STD_LOGIC;
  signal n_88_pcie_bram_top : STD_LOGIC;
  signal n_890_pcie_block_i : STD_LOGIC;
  signal n_891_pcie_block_i : STD_LOGIC;
  signal n_892_pcie_block_i : STD_LOGIC;
  signal n_893_pcie_block_i : STD_LOGIC;
  signal n_894_pcie_block_i : STD_LOGIC;
  signal n_895_pcie_block_i : STD_LOGIC;
  signal n_896_pcie_block_i : STD_LOGIC;
  signal n_897_pcie_block_i : STD_LOGIC;
  signal n_898_pcie_block_i : STD_LOGIC;
  signal n_899_pcie_block_i : STD_LOGIC;
  signal n_89_pcie_block_i : STD_LOGIC;
  signal n_89_pcie_bram_top : STD_LOGIC;
  signal n_8_pcie_bram_top : STD_LOGIC;
  signal n_900_pcie_block_i : STD_LOGIC;
  signal n_901_pcie_block_i : STD_LOGIC;
  signal n_902_pcie_block_i : STD_LOGIC;
  signal n_903_pcie_block_i : STD_LOGIC;
  signal n_904_pcie_block_i : STD_LOGIC;
  signal n_905_pcie_block_i : STD_LOGIC;
  signal n_906_pcie_block_i : STD_LOGIC;
  signal n_907_pcie_block_i : STD_LOGIC;
  signal n_908_pcie_block_i : STD_LOGIC;
  signal n_909_pcie_block_i : STD_LOGIC;
  signal n_90_pcie_block_i : STD_LOGIC;
  signal n_90_pcie_bram_top : STD_LOGIC;
  signal n_910_pcie_block_i : STD_LOGIC;
  signal n_911_pcie_block_i : STD_LOGIC;
  signal n_912_pcie_block_i : STD_LOGIC;
  signal n_913_pcie_block_i : STD_LOGIC;
  signal n_914_pcie_block_i : STD_LOGIC;
  signal n_915_pcie_block_i : STD_LOGIC;
  signal n_916_pcie_block_i : STD_LOGIC;
  signal n_917_pcie_block_i : STD_LOGIC;
  signal n_918_pcie_block_i : STD_LOGIC;
  signal n_919_pcie_block_i : STD_LOGIC;
  signal n_91_pcie_block_i : STD_LOGIC;
  signal n_91_pcie_bram_top : STD_LOGIC;
  signal n_920_pcie_block_i : STD_LOGIC;
  signal n_921_pcie_block_i : STD_LOGIC;
  signal n_922_pcie_block_i : STD_LOGIC;
  signal n_923_pcie_block_i : STD_LOGIC;
  signal n_924_pcie_block_i : STD_LOGIC;
  signal n_925_pcie_block_i : STD_LOGIC;
  signal n_926_pcie_block_i : STD_LOGIC;
  signal n_927_pcie_block_i : STD_LOGIC;
  signal n_928_pcie_block_i : STD_LOGIC;
  signal n_929_pcie_block_i : STD_LOGIC;
  signal n_92_pcie_block_i : STD_LOGIC;
  signal n_92_pcie_bram_top : STD_LOGIC;
  signal n_930_pcie_block_i : STD_LOGIC;
  signal n_931_pcie_block_i : STD_LOGIC;
  signal n_932_pcie_block_i : STD_LOGIC;
  signal n_933_pcie_block_i : STD_LOGIC;
  signal n_934_pcie_block_i : STD_LOGIC;
  signal n_935_pcie_block_i : STD_LOGIC;
  signal n_936_pcie_block_i : STD_LOGIC;
  signal n_937_pcie_block_i : STD_LOGIC;
  signal n_938_pcie_block_i : STD_LOGIC;
  signal n_939_pcie_block_i : STD_LOGIC;
  signal n_93_pcie_block_i : STD_LOGIC;
  signal n_93_pcie_bram_top : STD_LOGIC;
  signal n_940_pcie_block_i : STD_LOGIC;
  signal n_941_pcie_block_i : STD_LOGIC;
  signal n_942_pcie_block_i : STD_LOGIC;
  signal n_943_pcie_block_i : STD_LOGIC;
  signal n_944_pcie_block_i : STD_LOGIC;
  signal n_945_pcie_block_i : STD_LOGIC;
  signal n_946_pcie_block_i : STD_LOGIC;
  signal n_947_pcie_block_i : STD_LOGIC;
  signal n_948_pcie_block_i : STD_LOGIC;
  signal n_949_pcie_block_i : STD_LOGIC;
  signal n_94_pcie_block_i : STD_LOGIC;
  signal n_94_pcie_bram_top : STD_LOGIC;
  signal n_950_pcie_block_i : STD_LOGIC;
  signal n_951_pcie_block_i : STD_LOGIC;
  signal n_952_pcie_block_i : STD_LOGIC;
  signal n_953_pcie_block_i : STD_LOGIC;
  signal n_954_pcie_block_i : STD_LOGIC;
  signal n_955_pcie_block_i : STD_LOGIC;
  signal n_956_pcie_block_i : STD_LOGIC;
  signal n_957_pcie_block_i : STD_LOGIC;
  signal n_958_pcie_block_i : STD_LOGIC;
  signal n_959_pcie_block_i : STD_LOGIC;
  signal n_95_pcie_block_i : STD_LOGIC;
  signal n_95_pcie_bram_top : STD_LOGIC;
  signal n_960_pcie_block_i : STD_LOGIC;
  signal n_961_pcie_block_i : STD_LOGIC;
  signal n_962_pcie_block_i : STD_LOGIC;
  signal n_963_pcie_block_i : STD_LOGIC;
  signal n_964_pcie_block_i : STD_LOGIC;
  signal n_965_pcie_block_i : STD_LOGIC;
  signal n_966_pcie_block_i : STD_LOGIC;
  signal n_967_pcie_block_i : STD_LOGIC;
  signal n_968_pcie_block_i : STD_LOGIC;
  signal n_969_pcie_block_i : STD_LOGIC;
  signal n_96_pcie_block_i : STD_LOGIC;
  signal n_96_pcie_bram_top : STD_LOGIC;
  signal n_970_pcie_block_i : STD_LOGIC;
  signal n_971_pcie_block_i : STD_LOGIC;
  signal n_972_pcie_block_i : STD_LOGIC;
  signal n_973_pcie_block_i : STD_LOGIC;
  signal n_974_pcie_block_i : STD_LOGIC;
  signal n_975_pcie_block_i : STD_LOGIC;
  signal n_976_pcie_block_i : STD_LOGIC;
  signal n_977_pcie_block_i : STD_LOGIC;
  signal n_978_pcie_block_i : STD_LOGIC;
  signal n_979_pcie_block_i : STD_LOGIC;
  signal n_97_pcie_bram_top : STD_LOGIC;
  signal n_980_pcie_block_i : STD_LOGIC;
  signal n_981_pcie_block_i : STD_LOGIC;
  signal n_982_pcie_block_i : STD_LOGIC;
  signal n_983_pcie_block_i : STD_LOGIC;
  signal n_984_pcie_block_i : STD_LOGIC;
  signal n_985_pcie_block_i : STD_LOGIC;
  signal n_986_pcie_block_i : STD_LOGIC;
  signal n_987_pcie_block_i : STD_LOGIC;
  signal n_988_pcie_block_i : STD_LOGIC;
  signal n_989_pcie_block_i : STD_LOGIC;
  signal n_98_pcie_block_i : STD_LOGIC;
  signal n_98_pcie_bram_top : STD_LOGIC;
  signal n_990_pcie_block_i : STD_LOGIC;
  signal n_991_pcie_block_i : STD_LOGIC;
  signal n_992_pcie_block_i : STD_LOGIC;
  signal n_993_pcie_block_i : STD_LOGIC;
  signal n_994_pcie_block_i : STD_LOGIC;
  signal n_995_pcie_block_i : STD_LOGIC;
  signal n_996_pcie_block_i : STD_LOGIC;
  signal n_997_pcie_block_i : STD_LOGIC;
  signal n_998_pcie_block_i : STD_LOGIC;
  signal n_999_pcie_block_i : STD_LOGIC;
  signal n_99_pcie_block_i : STD_LOGIC;
  signal n_99_pcie_bram_top : STD_LOGIC;
  signal n_9_pcie_bram_top : STD_LOGIC;
  signal pipe_rx4_polarity_i : STD_LOGIC;
  signal pipe_rx5_polarity_i : STD_LOGIC;
  signal pipe_rx6_polarity_i : STD_LOGIC;
  signal pipe_rx7_polarity_i : STD_LOGIC;
  signal pipe_tx4_char_is_k_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx4_compliance_i : STD_LOGIC;
  signal pipe_tx4_data_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_tx4_elec_idle_i : STD_LOGIC;
  signal pipe_tx4_powerdown_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx5_char_is_k_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx5_compliance_i : STD_LOGIC;
  signal pipe_tx5_data_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_tx5_elec_idle_i : STD_LOGIC;
  signal pipe_tx5_powerdown_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx6_char_is_k_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx6_compliance_i : STD_LOGIC;
  signal pipe_tx6_data_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_tx6_elec_idle_i : STD_LOGIC;
  signal pipe_tx6_powerdown_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx7_char_is_k_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx7_compliance_i : STD_LOGIC;
  signal pipe_tx7_data_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_tx7_elec_idle_i : STD_LOGIC;
  signal pipe_tx7_powerdown_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pl_phy_lnk_up_n : STD_LOGIC;
  signal received_func_lvl_rst_n : STD_LOGIC;
  signal \^trn_reof\ : STD_LOGIC;
  signal \^trn_rsof\ : STD_LOGIC;
  signal \^trn_rsrc_dsc\ : STD_LOGIC;
  signal trn_rsrc_rdy : STD_LOGIC;
  signal \^trn_tbuf_av\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal user_rst_n : STD_LOGIC;
  signal NLW_pcie_block_i_TRNRD_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 64 );
  signal NLW_pcie_block_i_TRNRREM_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_pcie_block_i_TRNTDSTRDY_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute box_type : string;
  attribute box_type of pcie_block_i : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of tbuf_av_min_thrtl_i_1 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of tready_thrtl_xhdl1_i_3 : label is "soft_lutpair133";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O8 <= \^o8\;
  cfg_msg_received <= \^cfg_msg_received\;
  cfg_pcie_link_state(2 downto 0) <= \^cfg_pcie_link_state\(2 downto 0);
  trn_reof <= \^trn_reof\;
  trn_rsof <= \^trn_rsof\;
  trn_rsrc_dsc <= \^trn_rsrc_dsc\;
  trn_tbuf_av(5 downto 0) <= \^trn_tbuf_av\(5 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\cfg_bus_number_d[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^cfg_msg_received\,
      O => E(0)
    );
cfg_err_aer_headerlog_set_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_err_aer_headerlog_set_n,
      O => cfg_err_aer_headerlog_set
    );
cfg_err_cpl_rdy_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_err_cpl_rdy_n,
      O => cfg_err_cpl_rdy
    );
cfg_interrupt_rdy_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_interrupt_rdy_n,
      O => cfg_interrupt_rdy
    );
cfg_mgmt_rd_wr_done_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_mgmt_rd_wr_done_n,
      O => cfg_mgmt_rd_wr_done
    );
cfg_received_func_lvl_rst_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => received_func_lvl_rst_n,
      O => cfg_received_func_lvl_rst
    );
pcie_block_i: unisim.vcomponents.PCIE_2_1
    generic map(
      AER_BASE_PTR => X"000",
      AER_CAP_ECRC_CHECK_CAPABLE => "FALSE",
      AER_CAP_ECRC_GEN_CAPABLE => "FALSE",
      AER_CAP_ID => X"0001",
      AER_CAP_MULTIHEADER => "FALSE",
      AER_CAP_NEXTPTR => X"000",
      AER_CAP_ON => "FALSE",
      AER_CAP_OPTIONAL_ERR_SUPPORT => X"000000",
      AER_CAP_PERMIT_ROOTERR_UPDATE => "FALSE",
      AER_CAP_VERSION => X"1",
      ALLOW_X8_GEN2 => "FALSE",
      BAR0 => X"FFFF0000",
      BAR1 => X"FFF00000",
      BAR2 => X"FFF80000",
      BAR3 => X"00000000",
      BAR4 => X"00000000",
      BAR5 => X"00000000",
      CAPABILITIES_PTR => X"40",
      CARDBUS_CIS_POINTER => X"00000000",
      CFG_ECRC_ERR_CPLSTAT => 0,
      CLASS_CODE => X"050000",
      CMD_INTX_IMPLEMENTED => "TRUE",
      CPL_TIMEOUT_DISABLE_SUPPORTED => "FALSE",
      CPL_TIMEOUT_RANGES_SUPPORTED => X"2",
      CRM_MODULE_RSTS => X"00",
      DEV_CAP2_ARI_FORWARDING_SUPPORTED => "FALSE",
      DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED => "FALSE",
      DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED => "FALSE",
      DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED => "FALSE",
      DEV_CAP2_CAS128_COMPLETER_SUPPORTED => "FALSE",
      DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED => "FALSE",
      DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED => "FALSE",
      DEV_CAP2_LTR_MECHANISM_SUPPORTED => "FALSE",
      DEV_CAP2_MAX_ENDEND_TLP_PREFIXES => X"0",
      DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING => "FALSE",
      DEV_CAP2_TPH_COMPLETER_SUPPORTED => X"0",
      DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE => "TRUE",
      DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE => "TRUE",
      DEV_CAP_ENDPOINT_L0S_LATENCY => 0,
      DEV_CAP_ENDPOINT_L1_LATENCY => 7,
      DEV_CAP_EXT_TAG_SUPPORTED => "FALSE",
      DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE => "FALSE",
      DEV_CAP_MAX_PAYLOAD_SUPPORTED => 2,
      DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT => 0,
      DEV_CAP_ROLE_BASED_ERROR => "TRUE",
      DEV_CAP_RSVD_14_12 => 0,
      DEV_CAP_RSVD_17_16 => 0,
      DEV_CAP_RSVD_31_29 => 0,
      DEV_CONTROL_AUX_POWER_SUPPORTED => "FALSE",
      DEV_CONTROL_EXT_TAG_DEFAULT => "FALSE",
      DISABLE_ASPM_L1_TIMER => "FALSE",
      DISABLE_BAR_FILTERING => "FALSE",
      DISABLE_ERR_MSG => "FALSE",
      DISABLE_ID_CHECK => "FALSE",
      DISABLE_LANE_REVERSAL => "TRUE",
      DISABLE_LOCKED_FILTER => "FALSE",
      DISABLE_PPM_FILTER => "FALSE",
      DISABLE_RX_POISONED_RESP => "FALSE",
      DISABLE_RX_TC_FILTER => "FALSE",
      DISABLE_SCRAMBLING => "FALSE",
      DNSTREAM_LINK_NUM => X"00",
      DSN_BASE_PTR => X"100",
      DSN_CAP_ID => X"0003",
      DSN_CAP_NEXTPTR => X"000",
      DSN_CAP_ON => "TRUE",
      DSN_CAP_VERSION => X"1",
      ENABLE_MSG_ROUTE => X"000",
      ENABLE_RX_TD_ECRC_TRIM => "FALSE",
      ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED => "FALSE",
      ENTER_RVRY_EI_L0 => "TRUE",
      EXIT_LOOPBACK_ON_EI => "TRUE",
      EXPANSION_ROM => X"00000000",
      EXT_CFG_CAP_PTR => X"3F",
      EXT_CFG_XP_CAP_PTR => X"3FF",
      HEADER_TYPE => X"00",
      INFER_EI => X"00",
      INTERRUPT_PIN => X"01",
      INTERRUPT_STAT_AUTO => "TRUE",
      IS_SWITCH => "FALSE",
      LAST_CONFIG_DWORD => X"3FF",
      LINK_CAP_ASPM_OPTIONALITY => "FALSE",
      LINK_CAP_ASPM_SUPPORT => 1,
      LINK_CAP_CLOCK_POWER_MANAGEMENT => "FALSE",
      LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP => "FALSE",
      LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 => 7,
      LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 => 7,
      LINK_CAP_L0S_EXIT_LATENCY_GEN1 => 7,
      LINK_CAP_L0S_EXIT_LATENCY_GEN2 => 7,
      LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 => 7,
      LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 => 7,
      LINK_CAP_L1_EXIT_LATENCY_GEN1 => 7,
      LINK_CAP_L1_EXIT_LATENCY_GEN2 => 7,
      LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP => "FALSE",
      LINK_CAP_MAX_LINK_SPEED => X"1",
      LINK_CAP_MAX_LINK_WIDTH => X"04",
      LINK_CAP_RSVD_23 => 0,
      LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE => "FALSE",
      LINK_CONTROL_RCB => 0,
      LINK_CTRL2_DEEMPHASIS => "FALSE",
      LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE => "FALSE",
      LINK_CTRL2_TARGET_LINK_SPEED => X"0",
      LINK_STATUS_SLOT_CLOCK_CONFIG => "FALSE",
      LL_ACK_TIMEOUT => X"0000",
      LL_ACK_TIMEOUT_EN => "FALSE",
      LL_ACK_TIMEOUT_FUNC => 0,
      LL_REPLAY_TIMEOUT => X"0000",
      LL_REPLAY_TIMEOUT_EN => "FALSE",
      LL_REPLAY_TIMEOUT_FUNC => 1,
      LTSSM_MAX_LINK_WIDTH => X"04",
      MPS_FORCE => "FALSE",
      MSIX_BASE_PTR => X"9C",
      MSIX_CAP_ID => X"11",
      MSIX_CAP_NEXTPTR => X"00",
      MSIX_CAP_ON => "FALSE",
      MSIX_CAP_PBA_BIR => 0,
      MSIX_CAP_PBA_OFFSET => X"00000000",
      MSIX_CAP_TABLE_BIR => 0,
      MSIX_CAP_TABLE_OFFSET => X"00000000",
      MSIX_CAP_TABLE_SIZE => X"000",
      MSI_BASE_PTR => X"48",
      MSI_CAP_64_BIT_ADDR_CAPABLE => "TRUE",
      MSI_CAP_ID => X"05",
      MSI_CAP_MULTIMSGCAP => 0,
      MSI_CAP_MULTIMSG_EXTENSION => 0,
      MSI_CAP_NEXTPTR => X"60",
      MSI_CAP_ON => "TRUE",
      MSI_CAP_PER_VECTOR_MASKING_CAPABLE => "FALSE",
      N_FTS_COMCLK_GEN1 => 255,
      N_FTS_COMCLK_GEN2 => 255,
      N_FTS_GEN1 => 255,
      N_FTS_GEN2 => 255,
      PCIE_BASE_PTR => X"60",
      PCIE_CAP_CAPABILITY_ID => X"10",
      PCIE_CAP_CAPABILITY_VERSION => X"2",
      PCIE_CAP_DEVICE_PORT_TYPE => X"0",
      PCIE_CAP_NEXTPTR => X"00",
      PCIE_CAP_ON => "TRUE",
      PCIE_CAP_RSVD_15_14 => 0,
      PCIE_CAP_SLOT_IMPLEMENTED => "FALSE",
      PCIE_REVISION => 2,
      PL_AUTO_CONFIG => 0,
      PL_FAST_TRAIN => "FALSE",
      PM_ASPML0S_TIMEOUT => X"0000",
      PM_ASPML0S_TIMEOUT_EN => "FALSE",
      PM_ASPML0S_TIMEOUT_FUNC => 0,
      PM_ASPM_FASTEXIT => "FALSE",
      PM_BASE_PTR => X"40",
      PM_CAP_AUXCURRENT => 0,
      PM_CAP_D1SUPPORT => "FALSE",
      PM_CAP_D2SUPPORT => "FALSE",
      PM_CAP_DSI => "FALSE",
      PM_CAP_ID => X"01",
      PM_CAP_NEXTPTR => X"48",
      PM_CAP_ON => "TRUE",
      PM_CAP_PMESUPPORT => X"0F",
      PM_CAP_PME_CLOCK => "FALSE",
      PM_CAP_RSVD_04 => 0,
      PM_CAP_VERSION => 3,
      PM_CSR_B2B3 => "FALSE",
      PM_CSR_BPCCEN => "FALSE",
      PM_CSR_NOSOFTRST => "TRUE",
      PM_DATA0 => X"00",
      PM_DATA1 => X"00",
      PM_DATA2 => X"00",
      PM_DATA3 => X"00",
      PM_DATA4 => X"00",
      PM_DATA5 => X"00",
      PM_DATA6 => X"00",
      PM_DATA7 => X"00",
      PM_DATA_SCALE0 => X"0",
      PM_DATA_SCALE1 => X"0",
      PM_DATA_SCALE2 => X"0",
      PM_DATA_SCALE3 => X"0",
      PM_DATA_SCALE4 => X"0",
      PM_DATA_SCALE5 => X"0",
      PM_DATA_SCALE6 => X"0",
      PM_DATA_SCALE7 => X"0",
      PM_MF => "FALSE",
      RBAR_BASE_PTR => X"000",
      RBAR_CAP_CONTROL_ENCODEDBAR0 => X"00",
      RBAR_CAP_CONTROL_ENCODEDBAR1 => X"00",
      RBAR_CAP_CONTROL_ENCODEDBAR2 => X"00",
      RBAR_CAP_CONTROL_ENCODEDBAR3 => X"00",
      RBAR_CAP_CONTROL_ENCODEDBAR4 => X"00",
      RBAR_CAP_CONTROL_ENCODEDBAR5 => X"00",
      RBAR_CAP_ID => X"0015",
      RBAR_CAP_INDEX0 => X"0",
      RBAR_CAP_INDEX1 => X"0",
      RBAR_CAP_INDEX2 => X"0",
      RBAR_CAP_INDEX3 => X"0",
      RBAR_CAP_INDEX4 => X"0",
      RBAR_CAP_INDEX5 => X"0",
      RBAR_CAP_NEXTPTR => X"000",
      RBAR_CAP_ON => "FALSE",
      RBAR_CAP_SUP0 => X"00000001",
      RBAR_CAP_SUP1 => X"00000001",
      RBAR_CAP_SUP2 => X"00000001",
      RBAR_CAP_SUP3 => X"00000001",
      RBAR_CAP_SUP4 => X"00000001",
      RBAR_CAP_SUP5 => X"00000001",
      RBAR_CAP_VERSION => X"1",
      RBAR_NUM => X"0",
      RECRC_CHK => 0,
      RECRC_CHK_TRIM => "FALSE",
      ROOT_CAP_CRS_SW_VISIBILITY => "FALSE",
      RP_AUTO_SPD => X"1",
      RP_AUTO_SPD_LOOPCNT => X"1F",
      SELECT_DLL_IF => "FALSE",
      SIM_VERSION => "1.0",
      SLOT_CAP_ATT_BUTTON_PRESENT => "FALSE",
      SLOT_CAP_ATT_INDICATOR_PRESENT => "FALSE",
      SLOT_CAP_ELEC_INTERLOCK_PRESENT => "FALSE",
      SLOT_CAP_HOTPLUG_CAPABLE => "FALSE",
      SLOT_CAP_HOTPLUG_SURPRISE => "FALSE",
      SLOT_CAP_MRL_SENSOR_PRESENT => "FALSE",
      SLOT_CAP_NO_CMD_COMPLETED_SUPPORT => "FALSE",
      SLOT_CAP_PHYSICAL_SLOT_NUM => X"0000",
      SLOT_CAP_POWER_CONTROLLER_PRESENT => "FALSE",
      SLOT_CAP_POWER_INDICATOR_PRESENT => "FALSE",
      SLOT_CAP_SLOT_POWER_LIMIT_SCALE => 0,
      SLOT_CAP_SLOT_POWER_LIMIT_VALUE => X"00",
      SPARE_BIT0 => 0,
      SPARE_BIT1 => 0,
      SPARE_BIT2 => 0,
      SPARE_BIT3 => 0,
      SPARE_BIT4 => 0,
      SPARE_BIT5 => 0,
      SPARE_BIT6 => 0,
      SPARE_BIT7 => 0,
      SPARE_BIT8 => 0,
      SPARE_BYTE0 => X"00",
      SPARE_BYTE1 => X"00",
      SPARE_BYTE2 => X"00",
      SPARE_BYTE3 => X"00",
      SPARE_WORD0 => X"00000000",
      SPARE_WORD1 => X"00000000",
      SPARE_WORD2 => X"00000000",
      SPARE_WORD3 => X"00000000",
      SSL_MESSAGE_AUTO => "FALSE",
      TECRC_EP_INV => "FALSE",
      TL_RBYPASS => "FALSE",
      TL_RX_RAM_RADDR_LATENCY => 0,
      TL_RX_RAM_RDATA_LATENCY => 2,
      TL_RX_RAM_WRITE_LATENCY => 0,
      TL_TFC_DISABLE => "FALSE",
      TL_TX_CHECKS_DISABLE => "FALSE",
      TL_TX_RAM_RADDR_LATENCY => 0,
      TL_TX_RAM_RDATA_LATENCY => 2,
      TL_TX_RAM_WRITE_LATENCY => 0,
      TRN_DW => "FALSE",
      TRN_NP_FC => "FALSE",
      UPCONFIG_CAPABLE => "TRUE",
      UPSTREAM_FACING => "TRUE",
      UR_ATOMIC => "FALSE",
      UR_CFG1 => "TRUE",
      UR_INV_REQ => "FALSE",
      UR_PRS_RESPONSE => "FALSE",
      USER_CLK2_DIV2 => "FALSE",
      USER_CLK_FREQ => 2,
      USE_RID_PINS => "FALSE",
      VC0_CPL_INFINITE => "TRUE",
      VC0_RX_RAM_LIMIT => X"07FF",
      VC0_TOTAL_CREDITS_CD => 461,
      VC0_TOTAL_CREDITS_CH => 36,
      VC0_TOTAL_CREDITS_NPD => 24,
      VC0_TOTAL_CREDITS_NPH => 12,
      VC0_TOTAL_CREDITS_PD => 437,
      VC0_TOTAL_CREDITS_PH => 32,
      VC0_TX_LASTPACKET => 29,
      VC_BASE_PTR => X"000",
      VC_CAP_ID => X"0002",
      VC_CAP_NEXTPTR => X"000",
      VC_CAP_ON => "FALSE",
      VC_CAP_REJECT_SNOOP_TRANSACTIONS => "FALSE",
      VC_CAP_VERSION => X"1",
      VSEC_BASE_PTR => X"000",
      VSEC_CAP_HDR_ID => X"1234",
      VSEC_CAP_HDR_LENGTH => X"018",
      VSEC_CAP_HDR_REVISION => X"1",
      VSEC_CAP_ID => X"000B",
      VSEC_CAP_IS_LINK_VISIBLE => "TRUE",
      VSEC_CAP_NEXTPTR => X"000",
      VSEC_CAP_ON => "FALSE",
      VSEC_CAP_VERSION => X"1"
    )
    port map (
      CFGAERECRCCHECKEN => cfg_aer_ecrc_check_en,
      CFGAERECRCGENEN => cfg_aer_ecrc_gen_en,
      CFGAERINTERRUPTMSGNUM(4 downto 0) => cfg_aer_interrupt_msgnum(4 downto 0),
      CFGAERROOTERRCORRERRRECEIVED => cfg_aer_rooterr_corr_err_received,
      CFGAERROOTERRCORRERRREPORTINGEN => cfg_aer_rooterr_corr_err_reporting_en,
      CFGAERROOTERRFATALERRRECEIVED => cfg_aer_rooterr_fatal_err_received,
      CFGAERROOTERRFATALERRREPORTINGEN => cfg_aer_rooterr_fatal_err_reporting_en,
      CFGAERROOTERRNONFATALERRRECEIVED => cfg_aer_rooterr_non_fatal_err_received,
      CFGAERROOTERRNONFATALERRREPORTINGEN => cfg_aer_rooterr_non_fatal_err_reporting_en,
      CFGBRIDGESERREN => cfg_bridge_serr_en,
      CFGCOMMANDBUSMASTERENABLE => cfg_command(2),
      CFGCOMMANDINTERRUPTDISABLE => cfg_command(4),
      CFGCOMMANDIOENABLE => cfg_command(0),
      CFGCOMMANDMEMENABLE => cfg_command(1),
      CFGCOMMANDSERREN => cfg_command(3),
      CFGDEVCONTROL2ARIFORWARDEN => cfg_dcommand2(5),
      CFGDEVCONTROL2ATOMICEGRESSBLOCK => cfg_dcommand2(7),
      CFGDEVCONTROL2ATOMICREQUESTEREN => cfg_dcommand2(6),
      CFGDEVCONTROL2CPLTIMEOUTDIS => cfg_dcommand2(4),
      CFGDEVCONTROL2CPLTIMEOUTVAL(3 downto 0) => cfg_dcommand2(3 downto 0),
      CFGDEVCONTROL2IDOCPLEN => cfg_dcommand2(9),
      CFGDEVCONTROL2IDOREQEN => cfg_dcommand2(8),
      CFGDEVCONTROL2LTREN => cfg_dcommand2(10),
      CFGDEVCONTROL2TLPPREFIXBLOCK => cfg_dcommand2(11),
      CFGDEVCONTROLAUXPOWEREN => cfg_dcommand(10),
      CFGDEVCONTROLCORRERRREPORTINGEN => cfg_dcommand(0),
      CFGDEVCONTROLENABLERO => cfg_dcommand(4),
      CFGDEVCONTROLEXTTAGEN => cfg_dcommand(8),
      CFGDEVCONTROLFATALERRREPORTINGEN => cfg_dcommand(2),
      CFGDEVCONTROLMAXPAYLOAD(2 downto 0) => cfg_dcommand(7 downto 5),
      CFGDEVCONTROLMAXREADREQ(2 downto 0) => cfg_dcommand(14 downto 12),
      CFGDEVCONTROLNONFATALREPORTINGEN => cfg_dcommand(1),
      CFGDEVCONTROLNOSNOOPEN => cfg_dcommand(11),
      CFGDEVCONTROLPHANTOMEN => cfg_dcommand(9),
      CFGDEVCONTROLURERRREPORTINGEN => cfg_dcommand(3),
      CFGDEVID(15) => \<const0>\,
      CFGDEVID(14) => \<const1>\,
      CFGDEVID(13) => \<const1>\,
      CFGDEVID(12) => \<const0>\,
      CFGDEVID(11) => \<const0>\,
      CFGDEVID(10) => \<const0>\,
      CFGDEVID(9) => \<const0>\,
      CFGDEVID(8) => \<const0>\,
      CFGDEVID(7) => \<const0>\,
      CFGDEVID(6) => \<const0>\,
      CFGDEVID(5) => \<const1>\,
      CFGDEVID(4) => \<const0>\,
      CFGDEVID(3) => \<const0>\,
      CFGDEVID(2) => \<const1>\,
      CFGDEVID(1) => \<const0>\,
      CFGDEVID(0) => \<const0>\,
      CFGDEVSTATUSCORRERRDETECTED => cfg_dstatus(0),
      CFGDEVSTATUSFATALERRDETECTED => cfg_dstatus(2),
      CFGDEVSTATUSNONFATALERRDETECTED => cfg_dstatus(1),
      CFGDEVSTATUSURDETECTED => cfg_dstatus(3),
      CFGDSBUSNUMBER(7 downto 0) => cfg_ds_bus_number(7 downto 0),
      CFGDSDEVICENUMBER(4 downto 0) => cfg_ds_device_number(4 downto 0),
      CFGDSFUNCTIONNUMBER(2 downto 0) => cfg_ds_function_number(2 downto 0),
      CFGDSN(63 downto 0) => cfg_dsn(63 downto 0),
      CFGERRACSN => \<const1>\,
      CFGERRAERHEADERLOG(127 downto 0) => cfg_err_aer_headerlog(127 downto 0),
      CFGERRAERHEADERLOGSETN => cfg_err_aer_headerlog_set_n,
      CFGERRATOMICEGRESSBLOCKEDN => cfg_err_atomic_egress_blocked_n,
      CFGERRCORN => cfg_err_cor_n,
      CFGERRCPLABORTN => cfg_err_cpl_abort_n,
      CFGERRCPLRDYN => cfg_err_cpl_rdy_n,
      CFGERRCPLTIMEOUTN => cfg_err_cpl_timeout_n,
      CFGERRCPLUNEXPECTN => cfg_err_cpl_unexpect_n,
      CFGERRECRCN => cfg_err_ecrc_n,
      CFGERRINTERNALCORN => cfg_err_internal_cor_n,
      CFGERRINTERNALUNCORN => cfg_err_internal_uncor_n,
      CFGERRLOCKEDN => cfg_err_locked_n,
      CFGERRMALFORMEDN => cfg_err_malformed_n,
      CFGERRMCBLOCKEDN => cfg_err_mc_blocked_n,
      CFGERRNORECOVERYN => cfg_err_norecovery_n,
      CFGERRPOISONEDN => cfg_err_poisoned_n,
      CFGERRPOSTEDN => cfg_err_posted_n,
      CFGERRTLPCPLHEADER(47 downto 0) => cfg_err_tlp_cpl_header(47 downto 0),
      CFGERRURN => cfg_err_ur_n,
      CFGFORCECOMMONCLOCKOFF => \<const0>\,
      CFGFORCEEXTENDEDSYNCON => \<const0>\,
      CFGFORCEMPS(2) => \<const0>\,
      CFGFORCEMPS(1) => \<const0>\,
      CFGFORCEMPS(0) => \<const0>\,
      CFGINTERRUPTASSERTN => cfg_interrupt_assert_n,
      CFGINTERRUPTDI(7 downto 0) => cfg_interrupt_di(7 downto 0),
      CFGINTERRUPTDO(7 downto 0) => cfg_interrupt_do(7 downto 0),
      CFGINTERRUPTMMENABLE(2 downto 0) => cfg_interrupt_mmenable(2 downto 0),
      CFGINTERRUPTMSIENABLE => cfg_interrupt_msienable,
      CFGINTERRUPTMSIXENABLE => cfg_interrupt_msixenable,
      CFGINTERRUPTMSIXFM => cfg_interrupt_msixfm,
      CFGINTERRUPTN => cfg_interrupt_n,
      CFGINTERRUPTRDYN => cfg_interrupt_rdy_n,
      CFGINTERRUPTSTATN => cfg_interrupt_stat_n,
      CFGLINKCONTROLASPMCONTROL(1 downto 0) => cfg_lcommand(1 downto 0),
      CFGLINKCONTROLAUTOBANDWIDTHINTEN => cfg_lcommand(10),
      CFGLINKCONTROLBANDWIDTHINTEN => cfg_lcommand(9),
      CFGLINKCONTROLCLOCKPMEN => cfg_lcommand(7),
      CFGLINKCONTROLCOMMONCLOCK => cfg_lcommand(5),
      CFGLINKCONTROLEXTENDEDSYNC => cfg_lcommand(6),
      CFGLINKCONTROLHWAUTOWIDTHDIS => cfg_lcommand(8),
      CFGLINKCONTROLLINKDISABLE => cfg_lcommand(3),
      CFGLINKCONTROLRCB => cfg_lcommand(2),
      CFGLINKCONTROLRETRAINLINK => cfg_lcommand(4),
      CFGLINKSTATUSAUTOBANDWIDTHSTATUS => cfg_lstatus(9),
      CFGLINKSTATUSBANDWIDTHSTATUS => cfg_lstatus(8),
      CFGLINKSTATUSCURRENTSPEED(1 downto 0) => cfg_lstatus(1 downto 0),
      CFGLINKSTATUSDLLACTIVE => cfg_lstatus(7),
      CFGLINKSTATUSLINKTRAINING => cfg_lstatus(6),
      CFGLINKSTATUSNEGOTIATEDWIDTH(3 downto 0) => cfg_lstatus(5 downto 2),
      CFGMGMTBYTEENN(3 downto 0) => cfg_mgmt_byte_en_n(3 downto 0),
      CFGMGMTDI(31 downto 0) => cfg_mgmt_di(31 downto 0),
      CFGMGMTDO(31 downto 0) => cfg_mgmt_do(31 downto 0),
      CFGMGMTDWADDR(9 downto 0) => cfg_mgmt_dwaddr(9 downto 0),
      CFGMGMTRDENN => cfg_mgmt_rd_en_n,
      CFGMGMTRDWRDONEN => cfg_mgmt_rd_wr_done_n,
      CFGMGMTWRENN => cfg_mgmt_wr_en_n,
      CFGMGMTWRREADONLYN => cfg_mgmt_wr_readonly_n,
      CFGMGMTWRRW1CASRWN => cfg_mgmt_wr_rw1c_as_rw_n,
      CFGMSGDATA(15 downto 0) => cfg_msg_data(15 downto 0),
      CFGMSGRECEIVED => \^cfg_msg_received\,
      CFGMSGRECEIVEDASSERTINTA => cfg_msg_received_assert_int_a,
      CFGMSGRECEIVEDASSERTINTB => cfg_msg_received_assert_int_b,
      CFGMSGRECEIVEDASSERTINTC => cfg_msg_received_assert_int_c,
      CFGMSGRECEIVEDASSERTINTD => cfg_msg_received_assert_int_d,
      CFGMSGRECEIVEDDEASSERTINTA => cfg_msg_received_deassert_int_a,
      CFGMSGRECEIVEDDEASSERTINTB => cfg_msg_received_deassert_int_b,
      CFGMSGRECEIVEDDEASSERTINTC => cfg_msg_received_deassert_int_c,
      CFGMSGRECEIVEDDEASSERTINTD => cfg_msg_received_deassert_int_d,
      CFGMSGRECEIVEDERRCOR => cfg_msg_received_err_cor,
      CFGMSGRECEIVEDERRFATAL => cfg_msg_received_err_fatal,
      CFGMSGRECEIVEDERRNONFATAL => cfg_msg_received_err_non_fatal,
      CFGMSGRECEIVEDPMASNAK => cfg_msg_received_pm_as_nak,
      CFGMSGRECEIVEDPMETO => cfg_to_turnoff,
      CFGMSGRECEIVEDPMETOACK => cfg_msg_received_pme_to_ack,
      CFGMSGRECEIVEDPMPME => cfg_msg_received_pm_pme,
      CFGMSGRECEIVEDSETSLOTPOWERLIMIT => cfg_msg_received_setslotpowerlimit,
      CFGMSGRECEIVEDUNLOCK => n_72_pcie_block_i,
      CFGPCIECAPINTERRUPTMSGNUM(4 downto 0) => cfg_pciecap_interrupt_msgnum(4 downto 0),
      CFGPCIELINKSTATE(2 downto 0) => \^cfg_pcie_link_state\(2 downto 0),
      CFGPMCSRPMEEN => cfg_pmcsr_pme_en,
      CFGPMCSRPMESTATUS => cfg_pmcsr_pme_status,
      CFGPMCSRPOWERSTATE(1 downto 0) => cfg_pmcsr_powerstate(1 downto 0),
      CFGPMFORCESTATE(1 downto 0) => cfg_pm_force_state(1 downto 0),
      CFGPMFORCESTATEENN => cfg_pm_force_state_en_n,
      CFGPMHALTASPML0SN => cfg_pm_halt_aspm_l0s_n,
      CFGPMHALTASPML1N => cfg_pm_halt_aspm_l1_n,
      CFGPMRCVASREQL1N => n_75_pcie_block_i,
      CFGPMRCVENTERL1N => n_76_pcie_block_i,
      CFGPMRCVENTERL23N => n_77_pcie_block_i,
      CFGPMRCVREQACKN => n_78_pcie_block_i,
      CFGPMSENDPMETON => \<const1>\,
      CFGPMTURNOFFOKN => cfg_pm_turnoff_ok_n,
      CFGPMWAKEN => cfg_pm_wake_n,
      CFGPORTNUMBER(7) => \<const0>\,
      CFGPORTNUMBER(6) => \<const0>\,
      CFGPORTNUMBER(5) => \<const0>\,
      CFGPORTNUMBER(4) => \<const0>\,
      CFGPORTNUMBER(3) => \<const0>\,
      CFGPORTNUMBER(2) => \<const0>\,
      CFGPORTNUMBER(1) => \<const0>\,
      CFGPORTNUMBER(0) => \<const0>\,
      CFGREVID(7) => \<const0>\,
      CFGREVID(6) => \<const0>\,
      CFGREVID(5) => \<const0>\,
      CFGREVID(4) => \<const0>\,
      CFGREVID(3) => \<const0>\,
      CFGREVID(2) => \<const1>\,
      CFGREVID(1) => \<const1>\,
      CFGREVID(0) => \<const0>\,
      CFGROOTCONTROLPMEINTEN => cfg_root_control_pme_int_en,
      CFGROOTCONTROLSYSERRCORRERREN => cfg_root_control_syserr_corr_err_en,
      CFGROOTCONTROLSYSERRFATALERREN => cfg_root_control_syserr_fatal_err_en,
      CFGROOTCONTROLSYSERRNONFATALERREN => cfg_root_control_syserr_non_fatal_err_en,
      CFGSLOTCONTROLELECTROMECHILCTLPULSE => cfg_slot_control_electromech_il_ctl_pulse,
      CFGSUBSYSID(15) => \<const1>\,
      CFGSUBSYSID(14) => \<const0>\,
      CFGSUBSYSID(13) => \<const1>\,
      CFGSUBSYSID(12) => \<const0>\,
      CFGSUBSYSID(11) => \<const1>\,
      CFGSUBSYSID(10) => \<const0>\,
      CFGSUBSYSID(9) => \<const1>\,
      CFGSUBSYSID(8) => \<const1>\,
      CFGSUBSYSID(7) => \<const1>\,
      CFGSUBSYSID(6) => \<const0>\,
      CFGSUBSYSID(5) => \<const1>\,
      CFGSUBSYSID(4) => \<const1>\,
      CFGSUBSYSID(3) => \<const0>\,
      CFGSUBSYSID(2) => \<const0>\,
      CFGSUBSYSID(1) => \<const1>\,
      CFGSUBSYSID(0) => \<const1>\,
      CFGSUBSYSVENDID(15) => \<const0>\,
      CFGSUBSYSVENDID(14) => \<const0>\,
      CFGSUBSYSVENDID(13) => \<const0>\,
      CFGSUBSYSVENDID(12) => \<const0>\,
      CFGSUBSYSVENDID(11) => \<const0>\,
      CFGSUBSYSVENDID(10) => \<const0>\,
      CFGSUBSYSVENDID(9) => \<const0>\,
      CFGSUBSYSVENDID(8) => \<const0>\,
      CFGSUBSYSVENDID(7) => \<const1>\,
      CFGSUBSYSVENDID(6) => \<const0>\,
      CFGSUBSYSVENDID(5) => \<const0>\,
      CFGSUBSYSVENDID(4) => \<const0>\,
      CFGSUBSYSVENDID(3) => \<const0>\,
      CFGSUBSYSVENDID(2) => \<const1>\,
      CFGSUBSYSVENDID(1) => \<const0>\,
      CFGSUBSYSVENDID(0) => \<const0>\,
      CFGTRANSACTION => n_84_pcie_block_i,
      CFGTRANSACTIONADDR(6) => n_1097_pcie_block_i,
      CFGTRANSACTIONADDR(5) => n_1098_pcie_block_i,
      CFGTRANSACTIONADDR(4) => n_1099_pcie_block_i,
      CFGTRANSACTIONADDR(3) => n_1100_pcie_block_i,
      CFGTRANSACTIONADDR(2) => n_1101_pcie_block_i,
      CFGTRANSACTIONADDR(1) => n_1102_pcie_block_i,
      CFGTRANSACTIONADDR(0) => n_1103_pcie_block_i,
      CFGTRANSACTIONTYPE => n_85_pcie_block_i,
      CFGTRNPENDINGN => cfg_trn_pending_n,
      CFGVCTCVCMAP(6 downto 0) => cfg_vc_tcvc_map(6 downto 0),
      CFGVENDID(15) => \<const0>\,
      CFGVENDID(14) => \<const0>\,
      CFGVENDID(13) => \<const0>\,
      CFGVENDID(12) => \<const1>\,
      CFGVENDID(11) => \<const0>\,
      CFGVENDID(10) => \<const0>\,
      CFGVENDID(9) => \<const0>\,
      CFGVENDID(8) => \<const0>\,
      CFGVENDID(7) => \<const1>\,
      CFGVENDID(6) => \<const1>\,
      CFGVENDID(5) => \<const1>\,
      CFGVENDID(4) => \<const0>\,
      CFGVENDID(3) => \<const1>\,
      CFGVENDID(2) => \<const1>\,
      CFGVENDID(1) => \<const1>\,
      CFGVENDID(0) => \<const0>\,
      CMRSTN => \<const1>\,
      CMSTICKYRSTN => \<const1>\,
      DBGMODE(1) => \<const0>\,
      DBGMODE(0) => \<const0>\,
      DBGSCLRA => n_86_pcie_block_i,
      DBGSCLRB => n_87_pcie_block_i,
      DBGSCLRC => n_88_pcie_block_i,
      DBGSCLRD => n_89_pcie_block_i,
      DBGSCLRE => n_90_pcie_block_i,
      DBGSCLRF => n_91_pcie_block_i,
      DBGSCLRG => n_92_pcie_block_i,
      DBGSCLRH => n_93_pcie_block_i,
      DBGSCLRI => n_94_pcie_block_i,
      DBGSCLRJ => n_95_pcie_block_i,
      DBGSCLRK => n_96_pcie_block_i,
      DBGSUBMODE => \<const0>\,
      DBGVECA(63) => n_704_pcie_block_i,
      DBGVECA(62) => n_705_pcie_block_i,
      DBGVECA(61) => n_706_pcie_block_i,
      DBGVECA(60) => n_707_pcie_block_i,
      DBGVECA(59) => n_708_pcie_block_i,
      DBGVECA(58) => n_709_pcie_block_i,
      DBGVECA(57) => n_710_pcie_block_i,
      DBGVECA(56) => n_711_pcie_block_i,
      DBGVECA(55) => n_712_pcie_block_i,
      DBGVECA(54) => n_713_pcie_block_i,
      DBGVECA(53) => n_714_pcie_block_i,
      DBGVECA(52) => n_715_pcie_block_i,
      DBGVECA(51) => n_716_pcie_block_i,
      DBGVECA(50) => n_717_pcie_block_i,
      DBGVECA(49) => n_718_pcie_block_i,
      DBGVECA(48) => n_719_pcie_block_i,
      DBGVECA(47) => n_720_pcie_block_i,
      DBGVECA(46) => n_721_pcie_block_i,
      DBGVECA(45) => n_722_pcie_block_i,
      DBGVECA(44) => n_723_pcie_block_i,
      DBGVECA(43) => n_724_pcie_block_i,
      DBGVECA(42) => n_725_pcie_block_i,
      DBGVECA(41) => n_726_pcie_block_i,
      DBGVECA(40) => n_727_pcie_block_i,
      DBGVECA(39) => n_728_pcie_block_i,
      DBGVECA(38) => n_729_pcie_block_i,
      DBGVECA(37) => n_730_pcie_block_i,
      DBGVECA(36) => n_731_pcie_block_i,
      DBGVECA(35) => n_732_pcie_block_i,
      DBGVECA(34) => n_733_pcie_block_i,
      DBGVECA(33) => n_734_pcie_block_i,
      DBGVECA(32) => n_735_pcie_block_i,
      DBGVECA(31) => n_736_pcie_block_i,
      DBGVECA(30) => n_737_pcie_block_i,
      DBGVECA(29) => n_738_pcie_block_i,
      DBGVECA(28) => n_739_pcie_block_i,
      DBGVECA(27) => n_740_pcie_block_i,
      DBGVECA(26) => n_741_pcie_block_i,
      DBGVECA(25) => n_742_pcie_block_i,
      DBGVECA(24) => n_743_pcie_block_i,
      DBGVECA(23) => n_744_pcie_block_i,
      DBGVECA(22) => n_745_pcie_block_i,
      DBGVECA(21) => n_746_pcie_block_i,
      DBGVECA(20) => n_747_pcie_block_i,
      DBGVECA(19) => n_748_pcie_block_i,
      DBGVECA(18) => n_749_pcie_block_i,
      DBGVECA(17) => n_750_pcie_block_i,
      DBGVECA(16) => n_751_pcie_block_i,
      DBGVECA(15) => n_752_pcie_block_i,
      DBGVECA(14) => n_753_pcie_block_i,
      DBGVECA(13) => n_754_pcie_block_i,
      DBGVECA(12) => n_755_pcie_block_i,
      DBGVECA(11) => n_756_pcie_block_i,
      DBGVECA(10) => n_757_pcie_block_i,
      DBGVECA(9) => n_758_pcie_block_i,
      DBGVECA(8) => n_759_pcie_block_i,
      DBGVECA(7) => n_760_pcie_block_i,
      DBGVECA(6) => n_761_pcie_block_i,
      DBGVECA(5) => n_762_pcie_block_i,
      DBGVECA(4) => n_763_pcie_block_i,
      DBGVECA(3) => n_764_pcie_block_i,
      DBGVECA(2) => n_765_pcie_block_i,
      DBGVECA(1) => n_766_pcie_block_i,
      DBGVECA(0) => n_767_pcie_block_i,
      DBGVECB(63) => n_768_pcie_block_i,
      DBGVECB(62) => n_769_pcie_block_i,
      DBGVECB(61) => n_770_pcie_block_i,
      DBGVECB(60) => n_771_pcie_block_i,
      DBGVECB(59) => n_772_pcie_block_i,
      DBGVECB(58) => n_773_pcie_block_i,
      DBGVECB(57) => n_774_pcie_block_i,
      DBGVECB(56) => n_775_pcie_block_i,
      DBGVECB(55) => n_776_pcie_block_i,
      DBGVECB(54) => n_777_pcie_block_i,
      DBGVECB(53) => n_778_pcie_block_i,
      DBGVECB(52) => n_779_pcie_block_i,
      DBGVECB(51) => n_780_pcie_block_i,
      DBGVECB(50) => n_781_pcie_block_i,
      DBGVECB(49) => n_782_pcie_block_i,
      DBGVECB(48) => n_783_pcie_block_i,
      DBGVECB(47) => n_784_pcie_block_i,
      DBGVECB(46) => n_785_pcie_block_i,
      DBGVECB(45) => n_786_pcie_block_i,
      DBGVECB(44) => n_787_pcie_block_i,
      DBGVECB(43) => n_788_pcie_block_i,
      DBGVECB(42) => n_789_pcie_block_i,
      DBGVECB(41) => n_790_pcie_block_i,
      DBGVECB(40) => n_791_pcie_block_i,
      DBGVECB(39) => n_792_pcie_block_i,
      DBGVECB(38) => n_793_pcie_block_i,
      DBGVECB(37) => n_794_pcie_block_i,
      DBGVECB(36) => n_795_pcie_block_i,
      DBGVECB(35) => n_796_pcie_block_i,
      DBGVECB(34) => n_797_pcie_block_i,
      DBGVECB(33) => n_798_pcie_block_i,
      DBGVECB(32) => n_799_pcie_block_i,
      DBGVECB(31) => n_800_pcie_block_i,
      DBGVECB(30) => n_801_pcie_block_i,
      DBGVECB(29) => n_802_pcie_block_i,
      DBGVECB(28) => n_803_pcie_block_i,
      DBGVECB(27) => n_804_pcie_block_i,
      DBGVECB(26) => n_805_pcie_block_i,
      DBGVECB(25) => n_806_pcie_block_i,
      DBGVECB(24) => n_807_pcie_block_i,
      DBGVECB(23) => n_808_pcie_block_i,
      DBGVECB(22) => n_809_pcie_block_i,
      DBGVECB(21) => n_810_pcie_block_i,
      DBGVECB(20) => n_811_pcie_block_i,
      DBGVECB(19) => n_812_pcie_block_i,
      DBGVECB(18) => n_813_pcie_block_i,
      DBGVECB(17) => n_814_pcie_block_i,
      DBGVECB(16) => n_815_pcie_block_i,
      DBGVECB(15) => n_816_pcie_block_i,
      DBGVECB(14) => n_817_pcie_block_i,
      DBGVECB(13) => n_818_pcie_block_i,
      DBGVECB(12) => n_819_pcie_block_i,
      DBGVECB(11) => n_820_pcie_block_i,
      DBGVECB(10) => n_821_pcie_block_i,
      DBGVECB(9) => n_822_pcie_block_i,
      DBGVECB(8) => n_823_pcie_block_i,
      DBGVECB(7) => n_824_pcie_block_i,
      DBGVECB(6) => n_825_pcie_block_i,
      DBGVECB(5) => n_826_pcie_block_i,
      DBGVECB(4) => n_827_pcie_block_i,
      DBGVECB(3) => n_828_pcie_block_i,
      DBGVECB(2) => n_829_pcie_block_i,
      DBGVECB(1) => n_830_pcie_block_i,
      DBGVECB(0) => n_831_pcie_block_i,
      DBGVECC(11) => n_172_pcie_block_i,
      DBGVECC(10) => n_173_pcie_block_i,
      DBGVECC(9) => n_174_pcie_block_i,
      DBGVECC(8) => n_175_pcie_block_i,
      DBGVECC(7) => n_176_pcie_block_i,
      DBGVECC(6) => n_177_pcie_block_i,
      DBGVECC(5) => n_178_pcie_block_i,
      DBGVECC(4) => n_179_pcie_block_i,
      DBGVECC(3) => n_180_pcie_block_i,
      DBGVECC(2) => n_181_pcie_block_i,
      DBGVECC(1) => n_182_pcie_block_i,
      DBGVECC(0) => n_183_pcie_block_i,
      DLRSTN => \<const1>\,
      DRPADDR(8 downto 0) => pcie_drp_addr(8 downto 0),
      DRPCLK => pcie_drp_clk,
      DRPDI(15 downto 0) => pcie_drp_di(15 downto 0),
      DRPDO(15 downto 0) => pcie_drp_do(15 downto 0),
      DRPEN => pcie_drp_en,
      DRPRDY => pcie_drp_rdy,
      DRPWE => pcie_drp_we,
      FUNCLVLRSTN => \<const1>\,
      LL2BADDLLPERR => n_98_pcie_block_i,
      LL2BADTLPERR => n_99_pcie_block_i,
      LL2LINKSTATUS(4) => n_687_pcie_block_i,
      LL2LINKSTATUS(3) => n_688_pcie_block_i,
      LL2LINKSTATUS(2) => n_689_pcie_block_i,
      LL2LINKSTATUS(1) => n_690_pcie_block_i,
      LL2LINKSTATUS(0) => n_691_pcie_block_i,
      LL2PROTOCOLERR => n_100_pcie_block_i,
      LL2RECEIVERERR => n_101_pcie_block_i,
      LL2REPLAYROERR => n_102_pcie_block_i,
      LL2REPLAYTOERR => n_103_pcie_block_i,
      LL2SENDASREQL1 => \<const0>\,
      LL2SENDENTERL1 => \<const0>\,
      LL2SENDENTERL23 => \<const0>\,
      LL2SENDPMACK => \<const0>\,
      LL2SUSPENDNOW => \<const0>\,
      LL2SUSPENDOK => n_104_pcie_block_i,
      LL2TFCINIT1SEQ => n_105_pcie_block_i,
      LL2TFCINIT2SEQ => n_106_pcie_block_i,
      LL2TLPRCV => \<const0>\,
      LL2TXIDLE => n_107_pcie_block_i,
      LNKCLKEN => n_108_pcie_block_i,
      MIMRXRADDR(12 downto 0) => MIMRXRADDR(12 downto 0),
      MIMRXRDATA(67) => n_69_pcie_bram_top,
      MIMRXRDATA(66) => n_70_pcie_bram_top,
      MIMRXRDATA(65) => n_71_pcie_bram_top,
      MIMRXRDATA(64) => n_72_pcie_bram_top,
      MIMRXRDATA(63) => n_73_pcie_bram_top,
      MIMRXRDATA(62) => n_74_pcie_bram_top,
      MIMRXRDATA(61) => n_75_pcie_bram_top,
      MIMRXRDATA(60) => n_76_pcie_bram_top,
      MIMRXRDATA(59) => n_77_pcie_bram_top,
      MIMRXRDATA(58) => n_78_pcie_bram_top,
      MIMRXRDATA(57) => n_79_pcie_bram_top,
      MIMRXRDATA(56) => n_80_pcie_bram_top,
      MIMRXRDATA(55) => n_81_pcie_bram_top,
      MIMRXRDATA(54) => n_82_pcie_bram_top,
      MIMRXRDATA(53) => n_83_pcie_bram_top,
      MIMRXRDATA(52) => n_84_pcie_bram_top,
      MIMRXRDATA(51) => n_85_pcie_bram_top,
      MIMRXRDATA(50) => n_86_pcie_bram_top,
      MIMRXRDATA(49) => n_87_pcie_bram_top,
      MIMRXRDATA(48) => n_88_pcie_bram_top,
      MIMRXRDATA(47) => n_89_pcie_bram_top,
      MIMRXRDATA(46) => n_90_pcie_bram_top,
      MIMRXRDATA(45) => n_91_pcie_bram_top,
      MIMRXRDATA(44) => n_92_pcie_bram_top,
      MIMRXRDATA(43) => n_93_pcie_bram_top,
      MIMRXRDATA(42) => n_94_pcie_bram_top,
      MIMRXRDATA(41) => n_95_pcie_bram_top,
      MIMRXRDATA(40) => n_96_pcie_bram_top,
      MIMRXRDATA(39) => n_97_pcie_bram_top,
      MIMRXRDATA(38) => n_98_pcie_bram_top,
      MIMRXRDATA(37) => n_99_pcie_bram_top,
      MIMRXRDATA(36) => n_100_pcie_bram_top,
      MIMRXRDATA(35) => n_101_pcie_bram_top,
      MIMRXRDATA(34) => n_102_pcie_bram_top,
      MIMRXRDATA(33) => n_103_pcie_bram_top,
      MIMRXRDATA(32) => n_104_pcie_bram_top,
      MIMRXRDATA(31) => n_105_pcie_bram_top,
      MIMRXRDATA(30) => n_106_pcie_bram_top,
      MIMRXRDATA(29) => n_107_pcie_bram_top,
      MIMRXRDATA(28) => n_108_pcie_bram_top,
      MIMRXRDATA(27) => n_109_pcie_bram_top,
      MIMRXRDATA(26) => n_110_pcie_bram_top,
      MIMRXRDATA(25) => n_111_pcie_bram_top,
      MIMRXRDATA(24) => n_112_pcie_bram_top,
      MIMRXRDATA(23) => n_113_pcie_bram_top,
      MIMRXRDATA(22) => n_114_pcie_bram_top,
      MIMRXRDATA(21) => n_115_pcie_bram_top,
      MIMRXRDATA(20) => n_116_pcie_bram_top,
      MIMRXRDATA(19) => n_117_pcie_bram_top,
      MIMRXRDATA(18) => n_118_pcie_bram_top,
      MIMRXRDATA(17) => n_119_pcie_bram_top,
      MIMRXRDATA(16) => n_120_pcie_bram_top,
      MIMRXRDATA(15) => n_121_pcie_bram_top,
      MIMRXRDATA(14) => n_122_pcie_bram_top,
      MIMRXRDATA(13) => n_123_pcie_bram_top,
      MIMRXRDATA(12) => n_124_pcie_bram_top,
      MIMRXRDATA(11) => n_125_pcie_bram_top,
      MIMRXRDATA(10) => n_126_pcie_bram_top,
      MIMRXRDATA(9) => n_127_pcie_bram_top,
      MIMRXRDATA(8) => n_128_pcie_bram_top,
      MIMRXRDATA(7) => n_129_pcie_bram_top,
      MIMRXRDATA(6) => n_130_pcie_bram_top,
      MIMRXRDATA(5) => n_131_pcie_bram_top,
      MIMRXRDATA(4) => n_132_pcie_bram_top,
      MIMRXRDATA(3) => n_133_pcie_bram_top,
      MIMRXRDATA(2) => n_134_pcie_bram_top,
      MIMRXRDATA(1) => n_135_pcie_bram_top,
      MIMRXRDATA(0) => n_136_pcie_bram_top,
      MIMRXREN => MIMRXREN,
      MIMRXWADDR(12 downto 0) => MIMRXWADDR(12 downto 0),
      MIMRXWDATA(67) => n_960_pcie_block_i,
      MIMRXWDATA(66) => n_961_pcie_block_i,
      MIMRXWDATA(65) => n_962_pcie_block_i,
      MIMRXWDATA(64) => n_963_pcie_block_i,
      MIMRXWDATA(63) => n_964_pcie_block_i,
      MIMRXWDATA(62) => n_965_pcie_block_i,
      MIMRXWDATA(61) => n_966_pcie_block_i,
      MIMRXWDATA(60) => n_967_pcie_block_i,
      MIMRXWDATA(59) => n_968_pcie_block_i,
      MIMRXWDATA(58) => n_969_pcie_block_i,
      MIMRXWDATA(57) => n_970_pcie_block_i,
      MIMRXWDATA(56) => n_971_pcie_block_i,
      MIMRXWDATA(55) => n_972_pcie_block_i,
      MIMRXWDATA(54) => n_973_pcie_block_i,
      MIMRXWDATA(53) => n_974_pcie_block_i,
      MIMRXWDATA(52) => n_975_pcie_block_i,
      MIMRXWDATA(51) => n_976_pcie_block_i,
      MIMRXWDATA(50) => n_977_pcie_block_i,
      MIMRXWDATA(49) => n_978_pcie_block_i,
      MIMRXWDATA(48) => n_979_pcie_block_i,
      MIMRXWDATA(47) => n_980_pcie_block_i,
      MIMRXWDATA(46) => n_981_pcie_block_i,
      MIMRXWDATA(45) => n_982_pcie_block_i,
      MIMRXWDATA(44) => n_983_pcie_block_i,
      MIMRXWDATA(43) => n_984_pcie_block_i,
      MIMRXWDATA(42) => n_985_pcie_block_i,
      MIMRXWDATA(41) => n_986_pcie_block_i,
      MIMRXWDATA(40) => n_987_pcie_block_i,
      MIMRXWDATA(39) => n_988_pcie_block_i,
      MIMRXWDATA(38) => n_989_pcie_block_i,
      MIMRXWDATA(37) => n_990_pcie_block_i,
      MIMRXWDATA(36) => n_991_pcie_block_i,
      MIMRXWDATA(35) => n_992_pcie_block_i,
      MIMRXWDATA(34) => n_993_pcie_block_i,
      MIMRXWDATA(33) => n_994_pcie_block_i,
      MIMRXWDATA(32) => n_995_pcie_block_i,
      MIMRXWDATA(31) => n_996_pcie_block_i,
      MIMRXWDATA(30) => n_997_pcie_block_i,
      MIMRXWDATA(29) => n_998_pcie_block_i,
      MIMRXWDATA(28) => n_999_pcie_block_i,
      MIMRXWDATA(27) => n_1000_pcie_block_i,
      MIMRXWDATA(26) => n_1001_pcie_block_i,
      MIMRXWDATA(25) => n_1002_pcie_block_i,
      MIMRXWDATA(24) => n_1003_pcie_block_i,
      MIMRXWDATA(23) => n_1004_pcie_block_i,
      MIMRXWDATA(22) => n_1005_pcie_block_i,
      MIMRXWDATA(21) => n_1006_pcie_block_i,
      MIMRXWDATA(20) => n_1007_pcie_block_i,
      MIMRXWDATA(19) => n_1008_pcie_block_i,
      MIMRXWDATA(18) => n_1009_pcie_block_i,
      MIMRXWDATA(17) => n_1010_pcie_block_i,
      MIMRXWDATA(16) => n_1011_pcie_block_i,
      MIMRXWDATA(15) => n_1012_pcie_block_i,
      MIMRXWDATA(14) => n_1013_pcie_block_i,
      MIMRXWDATA(13) => n_1014_pcie_block_i,
      MIMRXWDATA(12) => n_1015_pcie_block_i,
      MIMRXWDATA(11) => n_1016_pcie_block_i,
      MIMRXWDATA(10) => n_1017_pcie_block_i,
      MIMRXWDATA(9) => n_1018_pcie_block_i,
      MIMRXWDATA(8) => n_1019_pcie_block_i,
      MIMRXWDATA(7) => n_1020_pcie_block_i,
      MIMRXWDATA(6) => n_1021_pcie_block_i,
      MIMRXWDATA(5) => n_1022_pcie_block_i,
      MIMRXWDATA(4) => n_1023_pcie_block_i,
      MIMRXWDATA(3) => n_1024_pcie_block_i,
      MIMRXWDATA(2) => n_1025_pcie_block_i,
      MIMRXWDATA(1) => n_1026_pcie_block_i,
      MIMRXWDATA(0) => n_1027_pcie_block_i,
      MIMRXWEN => MIMRXWEN,
      MIMTXRADDR(12 downto 0) => MIMTXRADDR(12 downto 0),
      MIMTXRDATA(68) => n_0_pcie_bram_top,
      MIMTXRDATA(67) => n_1_pcie_bram_top,
      MIMTXRDATA(66) => n_2_pcie_bram_top,
      MIMTXRDATA(65) => n_3_pcie_bram_top,
      MIMTXRDATA(64) => n_4_pcie_bram_top,
      MIMTXRDATA(63) => n_5_pcie_bram_top,
      MIMTXRDATA(62) => n_6_pcie_bram_top,
      MIMTXRDATA(61) => n_7_pcie_bram_top,
      MIMTXRDATA(60) => n_8_pcie_bram_top,
      MIMTXRDATA(59) => n_9_pcie_bram_top,
      MIMTXRDATA(58) => n_10_pcie_bram_top,
      MIMTXRDATA(57) => n_11_pcie_bram_top,
      MIMTXRDATA(56) => n_12_pcie_bram_top,
      MIMTXRDATA(55) => n_13_pcie_bram_top,
      MIMTXRDATA(54) => n_14_pcie_bram_top,
      MIMTXRDATA(53) => n_15_pcie_bram_top,
      MIMTXRDATA(52) => n_16_pcie_bram_top,
      MIMTXRDATA(51) => n_17_pcie_bram_top,
      MIMTXRDATA(50) => n_18_pcie_bram_top,
      MIMTXRDATA(49) => n_19_pcie_bram_top,
      MIMTXRDATA(48) => n_20_pcie_bram_top,
      MIMTXRDATA(47) => n_21_pcie_bram_top,
      MIMTXRDATA(46) => n_22_pcie_bram_top,
      MIMTXRDATA(45) => n_23_pcie_bram_top,
      MIMTXRDATA(44) => n_24_pcie_bram_top,
      MIMTXRDATA(43) => n_25_pcie_bram_top,
      MIMTXRDATA(42) => n_26_pcie_bram_top,
      MIMTXRDATA(41) => n_27_pcie_bram_top,
      MIMTXRDATA(40) => n_28_pcie_bram_top,
      MIMTXRDATA(39) => n_29_pcie_bram_top,
      MIMTXRDATA(38) => n_30_pcie_bram_top,
      MIMTXRDATA(37) => n_31_pcie_bram_top,
      MIMTXRDATA(36) => n_32_pcie_bram_top,
      MIMTXRDATA(35) => n_33_pcie_bram_top,
      MIMTXRDATA(34) => n_34_pcie_bram_top,
      MIMTXRDATA(33) => n_35_pcie_bram_top,
      MIMTXRDATA(32) => n_36_pcie_bram_top,
      MIMTXRDATA(31) => n_37_pcie_bram_top,
      MIMTXRDATA(30) => n_38_pcie_bram_top,
      MIMTXRDATA(29) => n_39_pcie_bram_top,
      MIMTXRDATA(28) => n_40_pcie_bram_top,
      MIMTXRDATA(27) => n_41_pcie_bram_top,
      MIMTXRDATA(26) => n_42_pcie_bram_top,
      MIMTXRDATA(25) => n_43_pcie_bram_top,
      MIMTXRDATA(24) => n_44_pcie_bram_top,
      MIMTXRDATA(23) => n_45_pcie_bram_top,
      MIMTXRDATA(22) => n_46_pcie_bram_top,
      MIMTXRDATA(21) => n_47_pcie_bram_top,
      MIMTXRDATA(20) => n_48_pcie_bram_top,
      MIMTXRDATA(19) => n_49_pcie_bram_top,
      MIMTXRDATA(18) => n_50_pcie_bram_top,
      MIMTXRDATA(17) => n_51_pcie_bram_top,
      MIMTXRDATA(16) => n_52_pcie_bram_top,
      MIMTXRDATA(15) => n_53_pcie_bram_top,
      MIMTXRDATA(14) => n_54_pcie_bram_top,
      MIMTXRDATA(13) => n_55_pcie_bram_top,
      MIMTXRDATA(12) => n_56_pcie_bram_top,
      MIMTXRDATA(11) => n_57_pcie_bram_top,
      MIMTXRDATA(10) => n_58_pcie_bram_top,
      MIMTXRDATA(9) => n_59_pcie_bram_top,
      MIMTXRDATA(8) => n_60_pcie_bram_top,
      MIMTXRDATA(7) => n_61_pcie_bram_top,
      MIMTXRDATA(6) => n_62_pcie_bram_top,
      MIMTXRDATA(5) => n_63_pcie_bram_top,
      MIMTXRDATA(4) => n_64_pcie_bram_top,
      MIMTXRDATA(3) => n_65_pcie_bram_top,
      MIMTXRDATA(2) => n_66_pcie_bram_top,
      MIMTXRDATA(1) => n_67_pcie_bram_top,
      MIMTXRDATA(0) => n_68_pcie_bram_top,
      MIMTXREN => MIMTXREN,
      MIMTXWADDR(12 downto 0) => MIMTXWADDR(12 downto 0),
      MIMTXWDATA(68) => n_1028_pcie_block_i,
      MIMTXWDATA(67) => n_1029_pcie_block_i,
      MIMTXWDATA(66) => n_1030_pcie_block_i,
      MIMTXWDATA(65) => n_1031_pcie_block_i,
      MIMTXWDATA(64) => n_1032_pcie_block_i,
      MIMTXWDATA(63) => n_1033_pcie_block_i,
      MIMTXWDATA(62) => n_1034_pcie_block_i,
      MIMTXWDATA(61) => n_1035_pcie_block_i,
      MIMTXWDATA(60) => n_1036_pcie_block_i,
      MIMTXWDATA(59) => n_1037_pcie_block_i,
      MIMTXWDATA(58) => n_1038_pcie_block_i,
      MIMTXWDATA(57) => n_1039_pcie_block_i,
      MIMTXWDATA(56) => n_1040_pcie_block_i,
      MIMTXWDATA(55) => n_1041_pcie_block_i,
      MIMTXWDATA(54) => n_1042_pcie_block_i,
      MIMTXWDATA(53) => n_1043_pcie_block_i,
      MIMTXWDATA(52) => n_1044_pcie_block_i,
      MIMTXWDATA(51) => n_1045_pcie_block_i,
      MIMTXWDATA(50) => n_1046_pcie_block_i,
      MIMTXWDATA(49) => n_1047_pcie_block_i,
      MIMTXWDATA(48) => n_1048_pcie_block_i,
      MIMTXWDATA(47) => n_1049_pcie_block_i,
      MIMTXWDATA(46) => n_1050_pcie_block_i,
      MIMTXWDATA(45) => n_1051_pcie_block_i,
      MIMTXWDATA(44) => n_1052_pcie_block_i,
      MIMTXWDATA(43) => n_1053_pcie_block_i,
      MIMTXWDATA(42) => n_1054_pcie_block_i,
      MIMTXWDATA(41) => n_1055_pcie_block_i,
      MIMTXWDATA(40) => n_1056_pcie_block_i,
      MIMTXWDATA(39) => n_1057_pcie_block_i,
      MIMTXWDATA(38) => n_1058_pcie_block_i,
      MIMTXWDATA(37) => n_1059_pcie_block_i,
      MIMTXWDATA(36) => n_1060_pcie_block_i,
      MIMTXWDATA(35) => n_1061_pcie_block_i,
      MIMTXWDATA(34) => n_1062_pcie_block_i,
      MIMTXWDATA(33) => n_1063_pcie_block_i,
      MIMTXWDATA(32) => n_1064_pcie_block_i,
      MIMTXWDATA(31) => n_1065_pcie_block_i,
      MIMTXWDATA(30) => n_1066_pcie_block_i,
      MIMTXWDATA(29) => n_1067_pcie_block_i,
      MIMTXWDATA(28) => n_1068_pcie_block_i,
      MIMTXWDATA(27) => n_1069_pcie_block_i,
      MIMTXWDATA(26) => n_1070_pcie_block_i,
      MIMTXWDATA(25) => n_1071_pcie_block_i,
      MIMTXWDATA(24) => n_1072_pcie_block_i,
      MIMTXWDATA(23) => n_1073_pcie_block_i,
      MIMTXWDATA(22) => n_1074_pcie_block_i,
      MIMTXWDATA(21) => n_1075_pcie_block_i,
      MIMTXWDATA(20) => n_1076_pcie_block_i,
      MIMTXWDATA(19) => n_1077_pcie_block_i,
      MIMTXWDATA(18) => n_1078_pcie_block_i,
      MIMTXWDATA(17) => n_1079_pcie_block_i,
      MIMTXWDATA(16) => n_1080_pcie_block_i,
      MIMTXWDATA(15) => n_1081_pcie_block_i,
      MIMTXWDATA(14) => n_1082_pcie_block_i,
      MIMTXWDATA(13) => n_1083_pcie_block_i,
      MIMTXWDATA(12) => n_1084_pcie_block_i,
      MIMTXWDATA(11) => n_1085_pcie_block_i,
      MIMTXWDATA(10) => n_1086_pcie_block_i,
      MIMTXWDATA(9) => n_1087_pcie_block_i,
      MIMTXWDATA(8) => n_1088_pcie_block_i,
      MIMTXWDATA(7) => n_1089_pcie_block_i,
      MIMTXWDATA(6) => n_1090_pcie_block_i,
      MIMTXWDATA(5) => n_1091_pcie_block_i,
      MIMTXWDATA(4) => n_1092_pcie_block_i,
      MIMTXWDATA(3) => n_1093_pcie_block_i,
      MIMTXWDATA(2) => n_1094_pcie_block_i,
      MIMTXWDATA(1) => n_1095_pcie_block_i,
      MIMTXWDATA(0) => n_1096_pcie_block_i,
      MIMTXWEN => MIMTXWEN,
      PIPECLK => CLK,
      PIPERX0CHANISALIGNED => PIPE_RXCHANISALIGNED(0),
      PIPERX0CHARISK(1 downto 0) => pipe_rx0_char_is_k(1 downto 0),
      PIPERX0DATA(15 downto 0) => pipe_rx0_data(15 downto 0),
      PIPERX0ELECIDLE => pipe_rx0_elec_idle,
      PIPERX0PHYSTATUS => pipe_rx0_phy_status,
      PIPERX0POLARITY => PIPE_RXPOLARITY(0),
      PIPERX0STATUS(2 downto 0) => pipe_rx0_status(2 downto 0),
      PIPERX0VALID => pipe_rx0_valid,
      PIPERX1CHANISALIGNED => PIPE_RXCHANISALIGNED(1),
      PIPERX1CHARISK(1 downto 0) => pipe_rx1_char_is_k(1 downto 0),
      PIPERX1DATA(15 downto 0) => pipe_rx1_data(15 downto 0),
      PIPERX1ELECIDLE => pipe_rx1_elec_idle,
      PIPERX1PHYSTATUS => pipe_rx1_phy_status,
      PIPERX1POLARITY => PIPE_RXPOLARITY(1),
      PIPERX1STATUS(2 downto 0) => pipe_rx1_status(2 downto 0),
      PIPERX1VALID => pipe_rx1_valid,
      PIPERX2CHANISALIGNED => PIPE_RXCHANISALIGNED(2),
      PIPERX2CHARISK(1 downto 0) => pipe_rx2_char_is_k(1 downto 0),
      PIPERX2DATA(15 downto 0) => pipe_rx2_data(15 downto 0),
      PIPERX2ELECIDLE => pipe_rx2_elec_idle,
      PIPERX2PHYSTATUS => pipe_rx2_phy_status,
      PIPERX2POLARITY => PIPE_RXPOLARITY(2),
      PIPERX2STATUS(2 downto 0) => pipe_rx2_status(2 downto 0),
      PIPERX2VALID => pipe_rx2_valid,
      PIPERX3CHANISALIGNED => PIPE_RXCHANISALIGNED(3),
      PIPERX3CHARISK(1 downto 0) => pipe_rx3_char_is_k(1 downto 0),
      PIPERX3DATA(15 downto 0) => pipe_rx3_data(15 downto 0),
      PIPERX3ELECIDLE => pipe_rx3_elec_idle,
      PIPERX3PHYSTATUS => pipe_rx3_phy_status,
      PIPERX3POLARITY => PIPE_RXPOLARITY(3),
      PIPERX3STATUS(2 downto 0) => pipe_rx3_status(2 downto 0),
      PIPERX3VALID => pipe_rx3_valid,
      PIPERX4CHANISALIGNED => \<const0>\,
      PIPERX4CHARISK(1) => \<const0>\,
      PIPERX4CHARISK(0) => \<const0>\,
      PIPERX4DATA(15) => \<const0>\,
      PIPERX4DATA(14) => \<const0>\,
      PIPERX4DATA(13) => \<const0>\,
      PIPERX4DATA(12) => \<const0>\,
      PIPERX4DATA(11) => \<const0>\,
      PIPERX4DATA(10) => \<const0>\,
      PIPERX4DATA(9) => \<const0>\,
      PIPERX4DATA(8) => \<const0>\,
      PIPERX4DATA(7) => \<const0>\,
      PIPERX4DATA(6) => \<const0>\,
      PIPERX4DATA(5) => \<const0>\,
      PIPERX4DATA(4) => \<const0>\,
      PIPERX4DATA(3) => \<const0>\,
      PIPERX4DATA(2) => \<const0>\,
      PIPERX4DATA(1) => \<const0>\,
      PIPERX4DATA(0) => \<const0>\,
      PIPERX4ELECIDLE => \<const1>\,
      PIPERX4PHYSTATUS => \<const0>\,
      PIPERX4POLARITY => pipe_rx4_polarity_i,
      PIPERX4STATUS(2) => \<const0>\,
      PIPERX4STATUS(1) => \<const0>\,
      PIPERX4STATUS(0) => \<const0>\,
      PIPERX4VALID => \<const0>\,
      PIPERX5CHANISALIGNED => \<const0>\,
      PIPERX5CHARISK(1) => \<const0>\,
      PIPERX5CHARISK(0) => \<const0>\,
      PIPERX5DATA(15) => \<const0>\,
      PIPERX5DATA(14) => \<const0>\,
      PIPERX5DATA(13) => \<const0>\,
      PIPERX5DATA(12) => \<const0>\,
      PIPERX5DATA(11) => \<const0>\,
      PIPERX5DATA(10) => \<const0>\,
      PIPERX5DATA(9) => \<const0>\,
      PIPERX5DATA(8) => \<const0>\,
      PIPERX5DATA(7) => \<const0>\,
      PIPERX5DATA(6) => \<const0>\,
      PIPERX5DATA(5) => \<const0>\,
      PIPERX5DATA(4) => \<const0>\,
      PIPERX5DATA(3) => \<const0>\,
      PIPERX5DATA(2) => \<const0>\,
      PIPERX5DATA(1) => \<const0>\,
      PIPERX5DATA(0) => \<const0>\,
      PIPERX5ELECIDLE => \<const1>\,
      PIPERX5PHYSTATUS => \<const0>\,
      PIPERX5POLARITY => pipe_rx5_polarity_i,
      PIPERX5STATUS(2) => \<const0>\,
      PIPERX5STATUS(1) => \<const0>\,
      PIPERX5STATUS(0) => \<const0>\,
      PIPERX5VALID => \<const0>\,
      PIPERX6CHANISALIGNED => \<const0>\,
      PIPERX6CHARISK(1) => \<const0>\,
      PIPERX6CHARISK(0) => \<const0>\,
      PIPERX6DATA(15) => \<const0>\,
      PIPERX6DATA(14) => \<const0>\,
      PIPERX6DATA(13) => \<const0>\,
      PIPERX6DATA(12) => \<const0>\,
      PIPERX6DATA(11) => \<const0>\,
      PIPERX6DATA(10) => \<const0>\,
      PIPERX6DATA(9) => \<const0>\,
      PIPERX6DATA(8) => \<const0>\,
      PIPERX6DATA(7) => \<const0>\,
      PIPERX6DATA(6) => \<const0>\,
      PIPERX6DATA(5) => \<const0>\,
      PIPERX6DATA(4) => \<const0>\,
      PIPERX6DATA(3) => \<const0>\,
      PIPERX6DATA(2) => \<const0>\,
      PIPERX6DATA(1) => \<const0>\,
      PIPERX6DATA(0) => \<const0>\,
      PIPERX6ELECIDLE => \<const1>\,
      PIPERX6PHYSTATUS => \<const0>\,
      PIPERX6POLARITY => pipe_rx6_polarity_i,
      PIPERX6STATUS(2) => \<const0>\,
      PIPERX6STATUS(1) => \<const0>\,
      PIPERX6STATUS(0) => \<const0>\,
      PIPERX6VALID => \<const0>\,
      PIPERX7CHANISALIGNED => \<const0>\,
      PIPERX7CHARISK(1) => \<const0>\,
      PIPERX7CHARISK(0) => \<const0>\,
      PIPERX7DATA(15) => \<const0>\,
      PIPERX7DATA(14) => \<const0>\,
      PIPERX7DATA(13) => \<const0>\,
      PIPERX7DATA(12) => \<const0>\,
      PIPERX7DATA(11) => \<const0>\,
      PIPERX7DATA(10) => \<const0>\,
      PIPERX7DATA(9) => \<const0>\,
      PIPERX7DATA(8) => \<const0>\,
      PIPERX7DATA(7) => \<const0>\,
      PIPERX7DATA(6) => \<const0>\,
      PIPERX7DATA(5) => \<const0>\,
      PIPERX7DATA(4) => \<const0>\,
      PIPERX7DATA(3) => \<const0>\,
      PIPERX7DATA(2) => \<const0>\,
      PIPERX7DATA(1) => \<const0>\,
      PIPERX7DATA(0) => \<const0>\,
      PIPERX7ELECIDLE => \<const1>\,
      PIPERX7PHYSTATUS => \<const0>\,
      PIPERX7POLARITY => pipe_rx7_polarity_i,
      PIPERX7STATUS(2) => \<const0>\,
      PIPERX7STATUS(1) => \<const0>\,
      PIPERX7STATUS(0) => \<const0>\,
      PIPERX7VALID => \<const0>\,
      PIPETX0CHARISK(1 downto 0) => PIPE_TXDATAK(1 downto 0),
      PIPETX0COMPLIANCE => PIPE_TXCOMPLIANCE(0),
      PIPETX0DATA(15 downto 0) => PIPE_TXDATA(15 downto 0),
      PIPETX0ELECIDLE => PIPE_TXELECIDLE(0),
      PIPETX0POWERDOWN(1 downto 0) => PIPE_POWERDOWN(1 downto 0),
      PIPETX1CHARISK(1 downto 0) => PIPE_TXDATAK(3 downto 2),
      PIPETX1COMPLIANCE => PIPE_TXCOMPLIANCE(1),
      PIPETX1DATA(15 downto 0) => PIPE_TXDATA(31 downto 16),
      PIPETX1ELECIDLE => PIPE_TXELECIDLE(1),
      PIPETX1POWERDOWN(1 downto 0) => PIPE_POWERDOWN(3 downto 2),
      PIPETX2CHARISK(1 downto 0) => PIPE_TXDATAK(5 downto 4),
      PIPETX2COMPLIANCE => PIPE_TXCOMPLIANCE(2),
      PIPETX2DATA(15 downto 0) => PIPE_TXDATA(47 downto 32),
      PIPETX2ELECIDLE => PIPE_TXELECIDLE(2),
      PIPETX2POWERDOWN(1 downto 0) => PIPE_POWERDOWN(5 downto 4),
      PIPETX3CHARISK(1 downto 0) => PIPE_TXDATAK(7 downto 6),
      PIPETX3COMPLIANCE => PIPE_TXCOMPLIANCE(3),
      PIPETX3DATA(15 downto 0) => PIPE_TXDATA(63 downto 48),
      PIPETX3ELECIDLE => PIPE_TXELECIDLE(3),
      PIPETX3POWERDOWN(1 downto 0) => PIPE_POWERDOWN(7 downto 6),
      PIPETX4CHARISK(1 downto 0) => pipe_tx4_char_is_k_i(1 downto 0),
      PIPETX4COMPLIANCE => pipe_tx4_compliance_i,
      PIPETX4DATA(15 downto 0) => pipe_tx4_data_i(15 downto 0),
      PIPETX4ELECIDLE => pipe_tx4_elec_idle_i,
      PIPETX4POWERDOWN(1 downto 0) => pipe_tx4_powerdown_i(1 downto 0),
      PIPETX5CHARISK(1 downto 0) => pipe_tx5_char_is_k_i(1 downto 0),
      PIPETX5COMPLIANCE => pipe_tx5_compliance_i,
      PIPETX5DATA(15 downto 0) => pipe_tx5_data_i(15 downto 0),
      PIPETX5ELECIDLE => pipe_tx5_elec_idle_i,
      PIPETX5POWERDOWN(1 downto 0) => pipe_tx5_powerdown_i(1 downto 0),
      PIPETX6CHARISK(1 downto 0) => pipe_tx6_char_is_k_i(1 downto 0),
      PIPETX6COMPLIANCE => pipe_tx6_compliance_i,
      PIPETX6DATA(15 downto 0) => pipe_tx6_data_i(15 downto 0),
      PIPETX6ELECIDLE => pipe_tx6_elec_idle_i,
      PIPETX6POWERDOWN(1 downto 0) => pipe_tx6_powerdown_i(1 downto 0),
      PIPETX7CHARISK(1 downto 0) => pipe_tx7_char_is_k_i(1 downto 0),
      PIPETX7COMPLIANCE => pipe_tx7_compliance_i,
      PIPETX7DATA(15 downto 0) => pipe_tx7_data_i(15 downto 0),
      PIPETX7ELECIDLE => pipe_tx7_elec_idle_i,
      PIPETX7POWERDOWN(1 downto 0) => pipe_tx7_powerdown_i(1 downto 0),
      PIPETXDEEMPH => pipe_tx_deemph,
      PIPETXMARGIN(2 downto 0) => pipe_tx_margin(2 downto 0),
      PIPETXRATE => pipe_tx_rate,
      PIPETXRCVRDET => pipe_tx_rcvr_det,
      PIPETXRESET => n_140_pcie_block_i,
      PL2DIRECTEDLSTATE(4) => \<const0>\,
      PL2DIRECTEDLSTATE(3) => \<const0>\,
      PL2DIRECTEDLSTATE(2) => \<const0>\,
      PL2DIRECTEDLSTATE(1) => \<const0>\,
      PL2DIRECTEDLSTATE(0) => \<const0>\,
      PL2L0REQ => n_141_pcie_block_i,
      PL2LINKUP => n_142_pcie_block_i,
      PL2RECEIVERERR => n_143_pcie_block_i,
      PL2RECOVERY => n_144_pcie_block_i,
      PL2RXELECIDLE => n_145_pcie_block_i,
      PL2RXPMSTATE(1) => n_610_pcie_block_i,
      PL2RXPMSTATE(0) => n_611_pcie_block_i,
      PL2SUSPENDOK => n_146_pcie_block_i,
      PLDBGMODE(2) => \<const0>\,
      PLDBGMODE(1) => \<const0>\,
      PLDBGMODE(0) => \<const0>\,
      PLDBGVEC(11) => n_184_pcie_block_i,
      PLDBGVEC(10) => n_185_pcie_block_i,
      PLDBGVEC(9) => n_186_pcie_block_i,
      PLDBGVEC(8) => n_187_pcie_block_i,
      PLDBGVEC(7) => n_188_pcie_block_i,
      PLDBGVEC(6) => n_189_pcie_block_i,
      PLDBGVEC(5) => n_190_pcie_block_i,
      PLDBGVEC(4) => n_191_pcie_block_i,
      PLDBGVEC(3) => n_192_pcie_block_i,
      PLDBGVEC(2) => n_193_pcie_block_i,
      PLDBGVEC(1) => n_194_pcie_block_i,
      PLDBGVEC(0) => n_195_pcie_block_i,
      PLDIRECTEDCHANGEDONE => pl_directed_change_done,
      PLDIRECTEDLINKAUTON => pl_directed_link_auton,
      PLDIRECTEDLINKCHANGE(1 downto 0) => pl_directed_link_change(1 downto 0),
      PLDIRECTEDLINKSPEED => pl_directed_link_speed,
      PLDIRECTEDLINKWIDTH(1 downto 0) => pl_directed_link_width(1 downto 0),
      PLDIRECTEDLTSSMNEW(5) => \<const0>\,
      PLDIRECTEDLTSSMNEW(4) => \<const0>\,
      PLDIRECTEDLTSSMNEW(3) => \<const0>\,
      PLDIRECTEDLTSSMNEW(2) => \<const0>\,
      PLDIRECTEDLTSSMNEW(1) => \<const0>\,
      PLDIRECTEDLTSSMNEW(0) => \<const0>\,
      PLDIRECTEDLTSSMNEWVLD => \<const0>\,
      PLDIRECTEDLTSSMSTALL => \<const0>\,
      PLDOWNSTREAMDEEMPHSOURCE => pl_downstream_deemph_source,
      PLINITIALLINKWIDTH(2 downto 0) => pl_initial_link_width(2 downto 0),
      PLLANEREVERSALMODE(1 downto 0) => pl_lane_reversal_mode(1 downto 0),
      PLLINKGEN2CAP => pl_link_gen2_cap,
      PLLINKPARTNERGEN2SUPPORTED => pl_link_partner_gen2_supported,
      PLLINKUPCFGCAP => pl_link_upcfg_cap,
      PLLTSSMSTATE(5 downto 0) => pl_ltssm_state(5 downto 0),
      PLPHYLNKUPN => pl_phy_lnk_up_n,
      PLRECEIVEDHOTRST => pl_received_hot_rst,
      PLRSTN => \<const1>\,
      PLRXPMSTATE(1 downto 0) => pl_rx_pm_state(1 downto 0),
      PLSELLNKRATE => pl_sel_lnk_rate,
      PLSELLNKWIDTH(1 downto 0) => pl_sel_lnk_width(1 downto 0),
      PLTRANSMITHOTRST => pl_transmit_hot_rst,
      PLTXPMSTATE(2 downto 0) => pl_tx_pm_state(2 downto 0),
      PLUPSTREAMPREFERDEEMPH => pl_upstream_prefer_deemph,
      RECEIVEDFUNCLVLRSTN => received_func_lvl_rst_n,
      SYSRSTN => sys_rst_n,
      TL2ASPMSUSPENDCREDITCHECK => \<const0>\,
      TL2ASPMSUSPENDCREDITCHECKOK => n_155_pcie_block_i,
      TL2ASPMSUSPENDREQ => n_156_pcie_block_i,
      TL2ERRFCPE => n_157_pcie_block_i,
      TL2ERRHDR(63) => n_832_pcie_block_i,
      TL2ERRHDR(62) => n_833_pcie_block_i,
      TL2ERRHDR(61) => n_834_pcie_block_i,
      TL2ERRHDR(60) => n_835_pcie_block_i,
      TL2ERRHDR(59) => n_836_pcie_block_i,
      TL2ERRHDR(58) => n_837_pcie_block_i,
      TL2ERRHDR(57) => n_838_pcie_block_i,
      TL2ERRHDR(56) => n_839_pcie_block_i,
      TL2ERRHDR(55) => n_840_pcie_block_i,
      TL2ERRHDR(54) => n_841_pcie_block_i,
      TL2ERRHDR(53) => n_842_pcie_block_i,
      TL2ERRHDR(52) => n_843_pcie_block_i,
      TL2ERRHDR(51) => n_844_pcie_block_i,
      TL2ERRHDR(50) => n_845_pcie_block_i,
      TL2ERRHDR(49) => n_846_pcie_block_i,
      TL2ERRHDR(48) => n_847_pcie_block_i,
      TL2ERRHDR(47) => n_848_pcie_block_i,
      TL2ERRHDR(46) => n_849_pcie_block_i,
      TL2ERRHDR(45) => n_850_pcie_block_i,
      TL2ERRHDR(44) => n_851_pcie_block_i,
      TL2ERRHDR(43) => n_852_pcie_block_i,
      TL2ERRHDR(42) => n_853_pcie_block_i,
      TL2ERRHDR(41) => n_854_pcie_block_i,
      TL2ERRHDR(40) => n_855_pcie_block_i,
      TL2ERRHDR(39) => n_856_pcie_block_i,
      TL2ERRHDR(38) => n_857_pcie_block_i,
      TL2ERRHDR(37) => n_858_pcie_block_i,
      TL2ERRHDR(36) => n_859_pcie_block_i,
      TL2ERRHDR(35) => n_860_pcie_block_i,
      TL2ERRHDR(34) => n_861_pcie_block_i,
      TL2ERRHDR(33) => n_862_pcie_block_i,
      TL2ERRHDR(32) => n_863_pcie_block_i,
      TL2ERRHDR(31) => n_864_pcie_block_i,
      TL2ERRHDR(30) => n_865_pcie_block_i,
      TL2ERRHDR(29) => n_866_pcie_block_i,
      TL2ERRHDR(28) => n_867_pcie_block_i,
      TL2ERRHDR(27) => n_868_pcie_block_i,
      TL2ERRHDR(26) => n_869_pcie_block_i,
      TL2ERRHDR(25) => n_870_pcie_block_i,
      TL2ERRHDR(24) => n_871_pcie_block_i,
      TL2ERRHDR(23) => n_872_pcie_block_i,
      TL2ERRHDR(22) => n_873_pcie_block_i,
      TL2ERRHDR(21) => n_874_pcie_block_i,
      TL2ERRHDR(20) => n_875_pcie_block_i,
      TL2ERRHDR(19) => n_876_pcie_block_i,
      TL2ERRHDR(18) => n_877_pcie_block_i,
      TL2ERRHDR(17) => n_878_pcie_block_i,
      TL2ERRHDR(16) => n_879_pcie_block_i,
      TL2ERRHDR(15) => n_880_pcie_block_i,
      TL2ERRHDR(14) => n_881_pcie_block_i,
      TL2ERRHDR(13) => n_882_pcie_block_i,
      TL2ERRHDR(12) => n_883_pcie_block_i,
      TL2ERRHDR(11) => n_884_pcie_block_i,
      TL2ERRHDR(10) => n_885_pcie_block_i,
      TL2ERRHDR(9) => n_886_pcie_block_i,
      TL2ERRHDR(8) => n_887_pcie_block_i,
      TL2ERRHDR(7) => n_888_pcie_block_i,
      TL2ERRHDR(6) => n_889_pcie_block_i,
      TL2ERRHDR(5) => n_890_pcie_block_i,
      TL2ERRHDR(4) => n_891_pcie_block_i,
      TL2ERRHDR(3) => n_892_pcie_block_i,
      TL2ERRHDR(2) => n_893_pcie_block_i,
      TL2ERRHDR(1) => n_894_pcie_block_i,
      TL2ERRHDR(0) => n_895_pcie_block_i,
      TL2ERRMALFORMED => n_158_pcie_block_i,
      TL2ERRRXOVERFLOW => n_159_pcie_block_i,
      TL2PPMSUSPENDOK => n_160_pcie_block_i,
      TL2PPMSUSPENDREQ => \<const0>\,
      TLRSTN => \<const1>\,
      TRNFCCPLD(11 downto 0) => fc_cpld(11 downto 0),
      TRNFCCPLH(7 downto 0) => fc_cplh(7 downto 0),
      TRNFCNPD(11 downto 0) => fc_npd(11 downto 0),
      TRNFCNPH(7 downto 0) => fc_nph(7 downto 0),
      TRNFCPD(11 downto 0) => fc_pd(11 downto 0),
      TRNFCPH(7 downto 0) => fc_ph(7 downto 0),
      TRNFCSEL(2 downto 0) => fc_sel(2 downto 0),
      TRNLNKUP => trn_lnk_up,
      TRNRBARHIT(7) => n_1143_pcie_block_i,
      TRNRBARHIT(6 downto 0) => trn_rbar_hit(6 downto 0),
      TRNRD(127 downto 64) => NLW_pcie_block_i_TRNRD_UNCONNECTED(127 downto 64),
      TRNRD(63 downto 0) => trn_rd(63 downto 0),
      TRNRDLLPDATA(63) => n_896_pcie_block_i,
      TRNRDLLPDATA(62) => n_897_pcie_block_i,
      TRNRDLLPDATA(61) => n_898_pcie_block_i,
      TRNRDLLPDATA(60) => n_899_pcie_block_i,
      TRNRDLLPDATA(59) => n_900_pcie_block_i,
      TRNRDLLPDATA(58) => n_901_pcie_block_i,
      TRNRDLLPDATA(57) => n_902_pcie_block_i,
      TRNRDLLPDATA(56) => n_903_pcie_block_i,
      TRNRDLLPDATA(55) => n_904_pcie_block_i,
      TRNRDLLPDATA(54) => n_905_pcie_block_i,
      TRNRDLLPDATA(53) => n_906_pcie_block_i,
      TRNRDLLPDATA(52) => n_907_pcie_block_i,
      TRNRDLLPDATA(51) => n_908_pcie_block_i,
      TRNRDLLPDATA(50) => n_909_pcie_block_i,
      TRNRDLLPDATA(49) => n_910_pcie_block_i,
      TRNRDLLPDATA(48) => n_911_pcie_block_i,
      TRNRDLLPDATA(47) => n_912_pcie_block_i,
      TRNRDLLPDATA(46) => n_913_pcie_block_i,
      TRNRDLLPDATA(45) => n_914_pcie_block_i,
      TRNRDLLPDATA(44) => n_915_pcie_block_i,
      TRNRDLLPDATA(43) => n_916_pcie_block_i,
      TRNRDLLPDATA(42) => n_917_pcie_block_i,
      TRNRDLLPDATA(41) => n_918_pcie_block_i,
      TRNRDLLPDATA(40) => n_919_pcie_block_i,
      TRNRDLLPDATA(39) => n_920_pcie_block_i,
      TRNRDLLPDATA(38) => n_921_pcie_block_i,
      TRNRDLLPDATA(37) => n_922_pcie_block_i,
      TRNRDLLPDATA(36) => n_923_pcie_block_i,
      TRNRDLLPDATA(35) => n_924_pcie_block_i,
      TRNRDLLPDATA(34) => n_925_pcie_block_i,
      TRNRDLLPDATA(33) => n_926_pcie_block_i,
      TRNRDLLPDATA(32) => n_927_pcie_block_i,
      TRNRDLLPDATA(31) => n_928_pcie_block_i,
      TRNRDLLPDATA(30) => n_929_pcie_block_i,
      TRNRDLLPDATA(29) => n_930_pcie_block_i,
      TRNRDLLPDATA(28) => n_931_pcie_block_i,
      TRNRDLLPDATA(27) => n_932_pcie_block_i,
      TRNRDLLPDATA(26) => n_933_pcie_block_i,
      TRNRDLLPDATA(25) => n_934_pcie_block_i,
      TRNRDLLPDATA(24) => n_935_pcie_block_i,
      TRNRDLLPDATA(23) => n_936_pcie_block_i,
      TRNRDLLPDATA(22) => n_937_pcie_block_i,
      TRNRDLLPDATA(21) => n_938_pcie_block_i,
      TRNRDLLPDATA(20) => n_939_pcie_block_i,
      TRNRDLLPDATA(19) => n_940_pcie_block_i,
      TRNRDLLPDATA(18) => n_941_pcie_block_i,
      TRNRDLLPDATA(17) => n_942_pcie_block_i,
      TRNRDLLPDATA(16) => n_943_pcie_block_i,
      TRNRDLLPDATA(15) => n_944_pcie_block_i,
      TRNRDLLPDATA(14) => n_945_pcie_block_i,
      TRNRDLLPDATA(13) => n_946_pcie_block_i,
      TRNRDLLPDATA(12) => n_947_pcie_block_i,
      TRNRDLLPDATA(11) => n_948_pcie_block_i,
      TRNRDLLPDATA(10) => n_949_pcie_block_i,
      TRNRDLLPDATA(9) => n_950_pcie_block_i,
      TRNRDLLPDATA(8) => n_951_pcie_block_i,
      TRNRDLLPDATA(7) => n_952_pcie_block_i,
      TRNRDLLPDATA(6) => n_953_pcie_block_i,
      TRNRDLLPDATA(5) => n_954_pcie_block_i,
      TRNRDLLPDATA(4) => n_955_pcie_block_i,
      TRNRDLLPDATA(3) => n_956_pcie_block_i,
      TRNRDLLPDATA(2) => n_957_pcie_block_i,
      TRNRDLLPDATA(1) => n_958_pcie_block_i,
      TRNRDLLPDATA(0) => n_959_pcie_block_i,
      TRNRDLLPSRCRDY(1) => n_618_pcie_block_i,
      TRNRDLLPSRCRDY(0) => n_619_pcie_block_i,
      TRNRDSTRDY => trn_rdst_rdy,
      TRNRECRCERR => trn_recrc_err,
      TRNREOF => \^trn_reof\,
      TRNRERRFWD => trn_rerrfwd,
      TRNRFCPRET => \<const1>\,
      TRNRNPOK => rx_np_ok,
      TRNRNPREQ => rx_np_req,
      TRNRREM(1) => NLW_pcie_block_i_TRNRREM_UNCONNECTED(1),
      TRNRREM(0) => trn_rrem(0),
      TRNRSOF => \^trn_rsof\,
      TRNRSRCDSC => \^trn_rsrc_dsc\,
      TRNRSRCRDY => trn_rsrc_rdy,
      TRNTBUFAV(5 downto 0) => \^trn_tbuf_av\(5 downto 0),
      TRNTCFGGNT => trn_tcfg_gnt,
      TRNTCFGREQ => trn_tcfg_req,
      TRNTD(127) => \<const0>\,
      TRNTD(126) => \<const0>\,
      TRNTD(125) => \<const0>\,
      TRNTD(124) => \<const0>\,
      TRNTD(123) => \<const0>\,
      TRNTD(122) => \<const0>\,
      TRNTD(121) => \<const0>\,
      TRNTD(120) => \<const0>\,
      TRNTD(119) => \<const0>\,
      TRNTD(118) => \<const0>\,
      TRNTD(117) => \<const0>\,
      TRNTD(116) => \<const0>\,
      TRNTD(115) => \<const0>\,
      TRNTD(114) => \<const0>\,
      TRNTD(113) => \<const0>\,
      TRNTD(112) => \<const0>\,
      TRNTD(111) => \<const0>\,
      TRNTD(110) => \<const0>\,
      TRNTD(109) => \<const0>\,
      TRNTD(108) => \<const0>\,
      TRNTD(107) => \<const0>\,
      TRNTD(106) => \<const0>\,
      TRNTD(105) => \<const0>\,
      TRNTD(104) => \<const0>\,
      TRNTD(103) => \<const0>\,
      TRNTD(102) => \<const0>\,
      TRNTD(101) => \<const0>\,
      TRNTD(100) => \<const0>\,
      TRNTD(99) => \<const0>\,
      TRNTD(98) => \<const0>\,
      TRNTD(97) => \<const0>\,
      TRNTD(96) => \<const0>\,
      TRNTD(95) => \<const0>\,
      TRNTD(94) => \<const0>\,
      TRNTD(93) => \<const0>\,
      TRNTD(92) => \<const0>\,
      TRNTD(91) => \<const0>\,
      TRNTD(90) => \<const0>\,
      TRNTD(89) => \<const0>\,
      TRNTD(88) => \<const0>\,
      TRNTD(87) => \<const0>\,
      TRNTD(86) => \<const0>\,
      TRNTD(85) => \<const0>\,
      TRNTD(84) => \<const0>\,
      TRNTD(83) => \<const0>\,
      TRNTD(82) => \<const0>\,
      TRNTD(81) => \<const0>\,
      TRNTD(80) => \<const0>\,
      TRNTD(79) => \<const0>\,
      TRNTD(78) => \<const0>\,
      TRNTD(77) => \<const0>\,
      TRNTD(76) => \<const0>\,
      TRNTD(75) => \<const0>\,
      TRNTD(74) => \<const0>\,
      TRNTD(73) => \<const0>\,
      TRNTD(72) => \<const0>\,
      TRNTD(71) => \<const0>\,
      TRNTD(70) => \<const0>\,
      TRNTD(69) => \<const0>\,
      TRNTD(68) => \<const0>\,
      TRNTD(67) => \<const0>\,
      TRNTD(66) => \<const0>\,
      TRNTD(65) => \<const0>\,
      TRNTD(64) => \<const0>\,
      TRNTD(63 downto 32) => I10(31 downto 0),
      TRNTD(31 downto 0) => I10(63 downto 32),
      TRNTDLLPDATA(31) => \<const0>\,
      TRNTDLLPDATA(30) => \<const0>\,
      TRNTDLLPDATA(29) => \<const0>\,
      TRNTDLLPDATA(28) => \<const0>\,
      TRNTDLLPDATA(27) => \<const0>\,
      TRNTDLLPDATA(26) => \<const0>\,
      TRNTDLLPDATA(25) => \<const0>\,
      TRNTDLLPDATA(24) => \<const0>\,
      TRNTDLLPDATA(23) => \<const0>\,
      TRNTDLLPDATA(22) => \<const0>\,
      TRNTDLLPDATA(21) => \<const0>\,
      TRNTDLLPDATA(20) => \<const0>\,
      TRNTDLLPDATA(19) => \<const0>\,
      TRNTDLLPDATA(18) => \<const0>\,
      TRNTDLLPDATA(17) => \<const0>\,
      TRNTDLLPDATA(16) => \<const0>\,
      TRNTDLLPDATA(15) => \<const0>\,
      TRNTDLLPDATA(14) => \<const0>\,
      TRNTDLLPDATA(13) => \<const0>\,
      TRNTDLLPDATA(12) => \<const0>\,
      TRNTDLLPDATA(11) => \<const0>\,
      TRNTDLLPDATA(10) => \<const0>\,
      TRNTDLLPDATA(9) => \<const0>\,
      TRNTDLLPDATA(8) => \<const0>\,
      TRNTDLLPDATA(7) => \<const0>\,
      TRNTDLLPDATA(6) => \<const0>\,
      TRNTDLLPDATA(5) => \<const0>\,
      TRNTDLLPDATA(4) => \<const0>\,
      TRNTDLLPDATA(3) => \<const0>\,
      TRNTDLLPDATA(2) => \<const0>\,
      TRNTDLLPDATA(1) => \<const0>\,
      TRNTDLLPDATA(0) => \<const0>\,
      TRNTDLLPDSTRDY => n_169_pcie_block_i,
      TRNTDLLPSRCRDY => \<const0>\,
      TRNTDSTRDY(3 downto 1) => NLW_pcie_block_i_TRNTDSTRDY_UNCONNECTED(3 downto 1),
      TRNTDSTRDY(0) => trn_tdst_rdy,
      TRNTECRCGEN => I9(0),
      TRNTEOF => trn_teof,
      TRNTERRDROP => tx_err_drop,
      TRNTERRFWD => I9(1),
      TRNTREM(1) => \<const0>\,
      TRNTREM(0) => trn_trem(0),
      TRNTSOF => trn_tsof,
      TRNTSRCDSC => I9(3),
      TRNTSRCRDY => trn_tsrc_rdy,
      TRNTSTR => I9(2),
      USERCLK => CLK,
      USERCLK2 => CLK,
      USERRSTN => user_rst_n
    );
pcie_block_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_err_atomic_egress_blocked,
      O => cfg_err_atomic_egress_blocked_n
    );
pcie_block_i_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_err_malformed,
      O => cfg_err_malformed_n
    );
pcie_block_i_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_err_mc_blocked,
      O => cfg_err_mc_blocked_n
    );
pcie_block_i_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_err_norecovery,
      O => cfg_err_norecovery_n
    );
pcie_block_i_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_err_poisoned,
      O => cfg_err_poisoned_n
    );
pcie_block_i_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_err_posted,
      O => cfg_err_posted_n
    );
pcie_block_i_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_err_ur,
      O => cfg_err_ur_n
    );
pcie_block_i_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_interrupt_assert,
      O => cfg_interrupt_assert_n
    );
pcie_block_i_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_interrupt,
      O => cfg_interrupt_n
    );
pcie_block_i_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_interrupt_stat,
      O => cfg_interrupt_stat_n
    );
pcie_block_i_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_mgmt_rd_en,
      O => cfg_mgmt_rd_en_n
    );
pcie_block_i_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_err_cor,
      O => cfg_err_cor_n
    );
pcie_block_i_i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_mgmt_wr_en,
      O => cfg_mgmt_wr_en_n
    );
pcie_block_i_i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_mgmt_wr_readonly,
      O => cfg_mgmt_wr_readonly_n
    );
pcie_block_i_i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_mgmt_wr_rw1c_as_rw,
      O => cfg_mgmt_wr_rw1c_as_rw_n
    );
pcie_block_i_i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_pm_force_state_en,
      O => cfg_pm_force_state_en_n
    );
pcie_block_i_i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_pm_halt_aspm_l0s,
      O => cfg_pm_halt_aspm_l0s_n
    );
pcie_block_i_i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_pm_halt_aspm_l1,
      O => cfg_pm_halt_aspm_l1_n
    );
pcie_block_i_i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_pm_wake,
      O => cfg_pm_wake_n
    );
pcie_block_i_i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_trn_pending,
      O => cfg_trn_pending_n
    );
pcie_block_i_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_err_cpl_abort,
      O => cfg_err_cpl_abort_n
    );
pcie_block_i_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_err_cpl_timeout,
      O => cfg_err_cpl_timeout_n
    );
pcie_block_i_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_err_cpl_unexpect,
      O => cfg_err_cpl_unexpect_n
    );
pcie_block_i_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_err_ecrc,
      O => cfg_err_ecrc_n
    );
pcie_block_i_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_err_internal_cor,
      O => cfg_err_internal_cor_n
    );
pcie_block_i_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_err_internal_uncor,
      O => cfg_err_internal_uncor_n
    );
pcie_block_i_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_err_locked,
      O => cfg_err_locked_n
    );
pcie_bram_top: entity work.v7_pciev7_pcie_pcie_bram_top_7x
    port map (
      CLK => CLK,
      I1(67) => n_960_pcie_block_i,
      I1(66) => n_961_pcie_block_i,
      I1(65) => n_962_pcie_block_i,
      I1(64) => n_963_pcie_block_i,
      I1(63) => n_964_pcie_block_i,
      I1(62) => n_965_pcie_block_i,
      I1(61) => n_966_pcie_block_i,
      I1(60) => n_967_pcie_block_i,
      I1(59) => n_968_pcie_block_i,
      I1(58) => n_969_pcie_block_i,
      I1(57) => n_970_pcie_block_i,
      I1(56) => n_971_pcie_block_i,
      I1(55) => n_972_pcie_block_i,
      I1(54) => n_973_pcie_block_i,
      I1(53) => n_974_pcie_block_i,
      I1(52) => n_975_pcie_block_i,
      I1(51) => n_976_pcie_block_i,
      I1(50) => n_977_pcie_block_i,
      I1(49) => n_978_pcie_block_i,
      I1(48) => n_979_pcie_block_i,
      I1(47) => n_980_pcie_block_i,
      I1(46) => n_981_pcie_block_i,
      I1(45) => n_982_pcie_block_i,
      I1(44) => n_983_pcie_block_i,
      I1(43) => n_984_pcie_block_i,
      I1(42) => n_985_pcie_block_i,
      I1(41) => n_986_pcie_block_i,
      I1(40) => n_987_pcie_block_i,
      I1(39) => n_988_pcie_block_i,
      I1(38) => n_989_pcie_block_i,
      I1(37) => n_990_pcie_block_i,
      I1(36) => n_991_pcie_block_i,
      I1(35) => n_992_pcie_block_i,
      I1(34) => n_993_pcie_block_i,
      I1(33) => n_994_pcie_block_i,
      I1(32) => n_995_pcie_block_i,
      I1(31) => n_996_pcie_block_i,
      I1(30) => n_997_pcie_block_i,
      I1(29) => n_998_pcie_block_i,
      I1(28) => n_999_pcie_block_i,
      I1(27) => n_1000_pcie_block_i,
      I1(26) => n_1001_pcie_block_i,
      I1(25) => n_1002_pcie_block_i,
      I1(24) => n_1003_pcie_block_i,
      I1(23) => n_1004_pcie_block_i,
      I1(22) => n_1005_pcie_block_i,
      I1(21) => n_1006_pcie_block_i,
      I1(20) => n_1007_pcie_block_i,
      I1(19) => n_1008_pcie_block_i,
      I1(18) => n_1009_pcie_block_i,
      I1(17) => n_1010_pcie_block_i,
      I1(16) => n_1011_pcie_block_i,
      I1(15) => n_1012_pcie_block_i,
      I1(14) => n_1013_pcie_block_i,
      I1(13) => n_1014_pcie_block_i,
      I1(12) => n_1015_pcie_block_i,
      I1(11) => n_1016_pcie_block_i,
      I1(10) => n_1017_pcie_block_i,
      I1(9) => n_1018_pcie_block_i,
      I1(8) => n_1019_pcie_block_i,
      I1(7) => n_1020_pcie_block_i,
      I1(6) => n_1021_pcie_block_i,
      I1(5) => n_1022_pcie_block_i,
      I1(4) => n_1023_pcie_block_i,
      I1(3) => n_1024_pcie_block_i,
      I1(2) => n_1025_pcie_block_i,
      I1(1) => n_1026_pcie_block_i,
      I1(0) => n_1027_pcie_block_i,
      MIMRXRADDR(10 downto 0) => MIMRXRADDR(10 downto 0),
      MIMRXREN => MIMRXREN,
      MIMRXWADDR(10 downto 0) => MIMRXWADDR(10 downto 0),
      MIMRXWEN => MIMRXWEN,
      MIMTXRADDR(10 downto 0) => MIMTXRADDR(10 downto 0),
      MIMTXREN => MIMTXREN,
      MIMTXWADDR(10 downto 0) => MIMTXWADDR(10 downto 0),
      MIMTXWEN => MIMTXWEN,
      O1(67) => n_69_pcie_bram_top,
      O1(66) => n_70_pcie_bram_top,
      O1(65) => n_71_pcie_bram_top,
      O1(64) => n_72_pcie_bram_top,
      O1(63) => n_73_pcie_bram_top,
      O1(62) => n_74_pcie_bram_top,
      O1(61) => n_75_pcie_bram_top,
      O1(60) => n_76_pcie_bram_top,
      O1(59) => n_77_pcie_bram_top,
      O1(58) => n_78_pcie_bram_top,
      O1(57) => n_79_pcie_bram_top,
      O1(56) => n_80_pcie_bram_top,
      O1(55) => n_81_pcie_bram_top,
      O1(54) => n_82_pcie_bram_top,
      O1(53) => n_83_pcie_bram_top,
      O1(52) => n_84_pcie_bram_top,
      O1(51) => n_85_pcie_bram_top,
      O1(50) => n_86_pcie_bram_top,
      O1(49) => n_87_pcie_bram_top,
      O1(48) => n_88_pcie_bram_top,
      O1(47) => n_89_pcie_bram_top,
      O1(46) => n_90_pcie_bram_top,
      O1(45) => n_91_pcie_bram_top,
      O1(44) => n_92_pcie_bram_top,
      O1(43) => n_93_pcie_bram_top,
      O1(42) => n_94_pcie_bram_top,
      O1(41) => n_95_pcie_bram_top,
      O1(40) => n_96_pcie_bram_top,
      O1(39) => n_97_pcie_bram_top,
      O1(38) => n_98_pcie_bram_top,
      O1(37) => n_99_pcie_bram_top,
      O1(36) => n_100_pcie_bram_top,
      O1(35) => n_101_pcie_bram_top,
      O1(34) => n_102_pcie_bram_top,
      O1(33) => n_103_pcie_bram_top,
      O1(32) => n_104_pcie_bram_top,
      O1(31) => n_105_pcie_bram_top,
      O1(30) => n_106_pcie_bram_top,
      O1(29) => n_107_pcie_bram_top,
      O1(28) => n_108_pcie_bram_top,
      O1(27) => n_109_pcie_bram_top,
      O1(26) => n_110_pcie_bram_top,
      O1(25) => n_111_pcie_bram_top,
      O1(24) => n_112_pcie_bram_top,
      O1(23) => n_113_pcie_bram_top,
      O1(22) => n_114_pcie_bram_top,
      O1(21) => n_115_pcie_bram_top,
      O1(20) => n_116_pcie_bram_top,
      O1(19) => n_117_pcie_bram_top,
      O1(18) => n_118_pcie_bram_top,
      O1(17) => n_119_pcie_bram_top,
      O1(16) => n_120_pcie_bram_top,
      O1(15) => n_121_pcie_bram_top,
      O1(14) => n_122_pcie_bram_top,
      O1(13) => n_123_pcie_bram_top,
      O1(12) => n_124_pcie_bram_top,
      O1(11) => n_125_pcie_bram_top,
      O1(10) => n_126_pcie_bram_top,
      O1(9) => n_127_pcie_bram_top,
      O1(8) => n_128_pcie_bram_top,
      O1(7) => n_129_pcie_bram_top,
      O1(6) => n_130_pcie_bram_top,
      O1(5) => n_131_pcie_bram_top,
      O1(4) => n_132_pcie_bram_top,
      O1(3) => n_133_pcie_bram_top,
      O1(2) => n_134_pcie_bram_top,
      O1(1) => n_135_pcie_bram_top,
      O1(0) => n_136_pcie_bram_top,
      rdata(68) => n_0_pcie_bram_top,
      rdata(67) => n_1_pcie_bram_top,
      rdata(66) => n_2_pcie_bram_top,
      rdata(65) => n_3_pcie_bram_top,
      rdata(64) => n_4_pcie_bram_top,
      rdata(63) => n_5_pcie_bram_top,
      rdata(62) => n_6_pcie_bram_top,
      rdata(61) => n_7_pcie_bram_top,
      rdata(60) => n_8_pcie_bram_top,
      rdata(59) => n_9_pcie_bram_top,
      rdata(58) => n_10_pcie_bram_top,
      rdata(57) => n_11_pcie_bram_top,
      rdata(56) => n_12_pcie_bram_top,
      rdata(55) => n_13_pcie_bram_top,
      rdata(54) => n_14_pcie_bram_top,
      rdata(53) => n_15_pcie_bram_top,
      rdata(52) => n_16_pcie_bram_top,
      rdata(51) => n_17_pcie_bram_top,
      rdata(50) => n_18_pcie_bram_top,
      rdata(49) => n_19_pcie_bram_top,
      rdata(48) => n_20_pcie_bram_top,
      rdata(47) => n_21_pcie_bram_top,
      rdata(46) => n_22_pcie_bram_top,
      rdata(45) => n_23_pcie_bram_top,
      rdata(44) => n_24_pcie_bram_top,
      rdata(43) => n_25_pcie_bram_top,
      rdata(42) => n_26_pcie_bram_top,
      rdata(41) => n_27_pcie_bram_top,
      rdata(40) => n_28_pcie_bram_top,
      rdata(39) => n_29_pcie_bram_top,
      rdata(38) => n_30_pcie_bram_top,
      rdata(37) => n_31_pcie_bram_top,
      rdata(36) => n_32_pcie_bram_top,
      rdata(35) => n_33_pcie_bram_top,
      rdata(34) => n_34_pcie_bram_top,
      rdata(33) => n_35_pcie_bram_top,
      rdata(32) => n_36_pcie_bram_top,
      rdata(31) => n_37_pcie_bram_top,
      rdata(30) => n_38_pcie_bram_top,
      rdata(29) => n_39_pcie_bram_top,
      rdata(28) => n_40_pcie_bram_top,
      rdata(27) => n_41_pcie_bram_top,
      rdata(26) => n_42_pcie_bram_top,
      rdata(25) => n_43_pcie_bram_top,
      rdata(24) => n_44_pcie_bram_top,
      rdata(23) => n_45_pcie_bram_top,
      rdata(22) => n_46_pcie_bram_top,
      rdata(21) => n_47_pcie_bram_top,
      rdata(20) => n_48_pcie_bram_top,
      rdata(19) => n_49_pcie_bram_top,
      rdata(18) => n_50_pcie_bram_top,
      rdata(17) => n_51_pcie_bram_top,
      rdata(16) => n_52_pcie_bram_top,
      rdata(15) => n_53_pcie_bram_top,
      rdata(14) => n_54_pcie_bram_top,
      rdata(13) => n_55_pcie_bram_top,
      rdata(12) => n_56_pcie_bram_top,
      rdata(11) => n_57_pcie_bram_top,
      rdata(10) => n_58_pcie_bram_top,
      rdata(9) => n_59_pcie_bram_top,
      rdata(8) => n_60_pcie_bram_top,
      rdata(7) => n_61_pcie_bram_top,
      rdata(6) => n_62_pcie_bram_top,
      rdata(5) => n_63_pcie_bram_top,
      rdata(4) => n_64_pcie_bram_top,
      rdata(3) => n_65_pcie_bram_top,
      rdata(2) => n_66_pcie_bram_top,
      rdata(1) => n_67_pcie_bram_top,
      rdata(0) => n_68_pcie_bram_top,
      wdata(68) => n_1028_pcie_block_i,
      wdata(67) => n_1029_pcie_block_i,
      wdata(66) => n_1030_pcie_block_i,
      wdata(65) => n_1031_pcie_block_i,
      wdata(64) => n_1032_pcie_block_i,
      wdata(63) => n_1033_pcie_block_i,
      wdata(62) => n_1034_pcie_block_i,
      wdata(61) => n_1035_pcie_block_i,
      wdata(60) => n_1036_pcie_block_i,
      wdata(59) => n_1037_pcie_block_i,
      wdata(58) => n_1038_pcie_block_i,
      wdata(57) => n_1039_pcie_block_i,
      wdata(56) => n_1040_pcie_block_i,
      wdata(55) => n_1041_pcie_block_i,
      wdata(54) => n_1042_pcie_block_i,
      wdata(53) => n_1043_pcie_block_i,
      wdata(52) => n_1044_pcie_block_i,
      wdata(51) => n_1045_pcie_block_i,
      wdata(50) => n_1046_pcie_block_i,
      wdata(49) => n_1047_pcie_block_i,
      wdata(48) => n_1048_pcie_block_i,
      wdata(47) => n_1049_pcie_block_i,
      wdata(46) => n_1050_pcie_block_i,
      wdata(45) => n_1051_pcie_block_i,
      wdata(44) => n_1052_pcie_block_i,
      wdata(43) => n_1053_pcie_block_i,
      wdata(42) => n_1054_pcie_block_i,
      wdata(41) => n_1055_pcie_block_i,
      wdata(40) => n_1056_pcie_block_i,
      wdata(39) => n_1057_pcie_block_i,
      wdata(38) => n_1058_pcie_block_i,
      wdata(37) => n_1059_pcie_block_i,
      wdata(36) => n_1060_pcie_block_i,
      wdata(35) => n_1061_pcie_block_i,
      wdata(34) => n_1062_pcie_block_i,
      wdata(33) => n_1063_pcie_block_i,
      wdata(32) => n_1064_pcie_block_i,
      wdata(31) => n_1065_pcie_block_i,
      wdata(30) => n_1066_pcie_block_i,
      wdata(29) => n_1067_pcie_block_i,
      wdata(28) => n_1068_pcie_block_i,
      wdata(27) => n_1069_pcie_block_i,
      wdata(26) => n_1070_pcie_block_i,
      wdata(25) => n_1071_pcie_block_i,
      wdata(24) => n_1072_pcie_block_i,
      wdata(23) => n_1073_pcie_block_i,
      wdata(22) => n_1074_pcie_block_i,
      wdata(21) => n_1075_pcie_block_i,
      wdata(20) => n_1076_pcie_block_i,
      wdata(19) => n_1077_pcie_block_i,
      wdata(18) => n_1078_pcie_block_i,
      wdata(17) => n_1079_pcie_block_i,
      wdata(16) => n_1080_pcie_block_i,
      wdata(15) => n_1081_pcie_block_i,
      wdata(14) => n_1082_pcie_block_i,
      wdata(13) => n_1083_pcie_block_i,
      wdata(12) => n_1084_pcie_block_i,
      wdata(11) => n_1085_pcie_block_i,
      wdata(10) => n_1086_pcie_block_i,
      wdata(9) => n_1087_pcie_block_i,
      wdata(8) => n_1088_pcie_block_i,
      wdata(7) => n_1089_pcie_block_i,
      wdata(6) => n_1090_pcie_block_i,
      wdata(5) => n_1091_pcie_block_i,
      wdata(4) => n_1092_pcie_block_i,
      wdata(3) => n_1093_pcie_block_i,
      wdata(2) => n_1094_pcie_block_i,
      wdata(1) => n_1095_pcie_block_i,
      wdata(0) => n_1096_pcie_block_i
    );
pl_phy_lnk_up_q_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => pl_phy_lnk_up_n,
      O => O5
    );
ppm_L1_thrtl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE0000AAAA"
    )
    port map (
      I0 => \^o8\,
      I1 => \^cfg_pcie_link_state\(0),
      I2 => \^cfg_pcie_link_state\(1),
      I3 => \^cfg_pcie_link_state\(2),
      I4 => SR(0),
      I5 => I5,
      O => O7
    );
ppm_L1_thrtl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => \^cfg_pcie_link_state\(1),
      I1 => \^cfg_pcie_link_state\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \^cfg_pcie_link_state\(2),
      O => \^o8\
    );
tbuf_av_gap_thrtl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222F2FF22220200"
    )
    port map (
      I0 => \^o1\,
      I1 => SR(0),
      I2 => n_0_tbuf_av_gap_thrtl_i_2,
      I3 => n_0_tbuf_av_gap_thrtl_i_3,
      I4 => I6,
      I5 => I7,
      O => O9
    );
tbuf_av_gap_thrtl_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^trn_tbuf_av\(3),
      I1 => I3,
      I2 => \^trn_tbuf_av\(4),
      I3 => \^trn_tbuf_av\(2),
      O => n_0_tbuf_av_gap_thrtl_i_2
    );
tbuf_av_gap_thrtl_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^trn_tbuf_av\(5),
      I1 => \^trn_tbuf_av\(0),
      I2 => I8(1),
      I3 => I8(0),
      O => n_0_tbuf_av_gap_thrtl_i_3
    );
tbuf_av_min_thrtl_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^trn_tbuf_av\(5),
      I1 => \^trn_tbuf_av\(4),
      I2 => \^trn_tbuf_av\(3),
      I3 => \^trn_tbuf_av\(1),
      I4 => \^trn_tbuf_av\(2),
      O => tbuf_av_min_trig
    );
tready_thrtl_xhdl1_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
    port map (
      I0 => \^trn_tbuf_av\(3),
      I1 => \^trn_tbuf_av\(2),
      I2 => I2,
      I3 => s_axis_tx_tvalid,
      I4 => s_axis_tx_tlast,
      O => n_0_tready_thrtl_xhdl1_i_10
    );
tready_thrtl_xhdl1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^trn_tbuf_av\(2),
      I1 => \^trn_tbuf_av\(1),
      I2 => \^trn_tbuf_av\(3),
      I3 => \^trn_tbuf_av\(4),
      I4 => \^trn_tbuf_av\(5),
      O => O4
    );
tready_thrtl_xhdl1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
    port map (
      I0 => n_0_tbuf_av_gap_thrtl_i_2,
      I1 => n_0_tbuf_av_gap_thrtl_i_3,
      I2 => \^o2\,
      I3 => I1,
      O => \^o1\
    );
tready_thrtl_xhdl1_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
    port map (
      I0 => n_0_tready_thrtl_xhdl1_i_10,
      I1 => \^trn_tbuf_av\(1),
      I2 => \^trn_tbuf_av\(0),
      I3 => \^trn_tbuf_av\(4),
      I4 => \^trn_tbuf_av\(5),
      O => \^o2\
    );
trn_in_packet_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4744"
    )
    port map (
      I0 => SR(0),
      I1 => n_0_trn_in_packet_i_2,
      I2 => n_0_trn_in_packet_i_3,
      I3 => I4,
      O => O6
    );
trn_in_packet_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B00000000000"
    )
    port map (
      I0 => I4,
      I1 => \^trn_rsrc_dsc\,
      I2 => trn_rsrc_rdy,
      I3 => trn_rdst_rdy,
      I4 => \^trn_reof\,
      I5 => \^trn_rsof\,
      O => n_0_trn_in_packet_i_2
    );
trn_in_packet_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4000"
    )
    port map (
      I0 => \^trn_rsof\,
      I1 => trn_rsrc_rdy,
      I2 => \^trn_reof\,
      I3 => trn_rdst_rdy,
      I4 => \^trn_rsrc_dsc\,
      I5 => SR(0),
      O => n_0_trn_in_packet_i_3
    );
trn_rsrc_rdy_prev_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => trn_rsrc_rdy,
      I1 => \^trn_rsof\,
      I2 => \^trn_rsrc_dsc\,
      I3 => I4,
      O => rsrc_rdy_filtered10_out
    );
user_reset_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => bridge_reset_int,
      I1 => pl_phy_lnk_up,
      I2 => user_rst_n,
      O => O3
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciev7_pcie_pcie_top is
  port (
    O1 : out STD_LOGIC;
    m_axis_rx_tlast : out STD_LOGIC;
    trn_tcfg_req : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    trn_tbuf_av : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_mgmt_rd_wr_done : out STD_LOGIC;
    cfg_err_aer_headerlog_set : out STD_LOGIC;
    cfg_err_cpl_rdy : out STD_LOGIC;
    cfg_interrupt_rdy : out STD_LOGIC;
    cfg_received_func_lvl_rst : out STD_LOGIC;
    cfg_msg_received : out STD_LOGIC;
    O4 : out STD_LOGIC;
    cfg_pcie_link_state : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_rx_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_rx_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_rx_tuser : out STD_LOGIC_VECTOR ( 13 downto 0 );
    cfg_to_turnoff : out STD_LOGIC;
    cfg_bus_number : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_msg_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_device_number : out STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_function_number : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_aer_ecrc_check_en : out STD_LOGIC;
    cfg_aer_ecrc_gen_en : out STD_LOGIC;
    cfg_aer_rooterr_corr_err_received : out STD_LOGIC;
    cfg_aer_rooterr_corr_err_reporting_en : out STD_LOGIC;
    cfg_aer_rooterr_fatal_err_received : out STD_LOGIC;
    cfg_aer_rooterr_fatal_err_reporting_en : out STD_LOGIC;
    cfg_aer_rooterr_non_fatal_err_received : out STD_LOGIC;
    cfg_aer_rooterr_non_fatal_err_reporting_en : out STD_LOGIC;
    cfg_bridge_serr_en : out STD_LOGIC;
    cfg_command : out STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_dcommand2 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_dcommand : out STD_LOGIC_VECTOR ( 14 downto 0 );
    cfg_dstatus : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msienable : out STD_LOGIC;
    cfg_interrupt_msixenable : out STD_LOGIC;
    cfg_interrupt_msixfm : out STD_LOGIC;
    cfg_lcommand : out STD_LOGIC_VECTOR ( 10 downto 0 );
    cfg_lstatus : out STD_LOGIC_VECTOR ( 9 downto 0 );
    cfg_msg_received_assert_int_a : out STD_LOGIC;
    cfg_msg_received_assert_int_b : out STD_LOGIC;
    cfg_msg_received_assert_int_c : out STD_LOGIC;
    cfg_msg_received_assert_int_d : out STD_LOGIC;
    cfg_msg_received_deassert_int_a : out STD_LOGIC;
    cfg_msg_received_deassert_int_b : out STD_LOGIC;
    cfg_msg_received_deassert_int_c : out STD_LOGIC;
    cfg_msg_received_deassert_int_d : out STD_LOGIC;
    cfg_msg_received_err_cor : out STD_LOGIC;
    cfg_msg_received_err_fatal : out STD_LOGIC;
    cfg_msg_received_err_non_fatal : out STD_LOGIC;
    cfg_msg_received_pm_as_nak : out STD_LOGIC;
    cfg_msg_received_pme_to_ack : out STD_LOGIC;
    cfg_msg_received_pm_pme : out STD_LOGIC;
    cfg_msg_received_setslotpowerlimit : out STD_LOGIC;
    cfg_pmcsr_pme_en : out STD_LOGIC;
    cfg_pmcsr_pme_status : out STD_LOGIC;
    cfg_root_control_pme_int_en : out STD_LOGIC;
    cfg_root_control_syserr_corr_err_en : out STD_LOGIC;
    cfg_root_control_syserr_fatal_err_en : out STD_LOGIC;
    cfg_root_control_syserr_non_fatal_err_en : out STD_LOGIC;
    cfg_slot_control_electromech_il_ctl_pulse : out STD_LOGIC;
    pcie_drp_rdy : out STD_LOGIC;
    PIPE_RXPOLARITY : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_TXCOMPLIANCE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PIPE_TXELECIDLE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_tx_deemph : out STD_LOGIC;
    pipe_tx_rate : out STD_LOGIC;
    pipe_tx_rcvr_det : out STD_LOGIC;
    pl_directed_change_done : out STD_LOGIC;
    pl_link_gen2_cap : out STD_LOGIC;
    pl_link_partner_gen2_supported : out STD_LOGIC;
    pl_link_upcfg_cap : out STD_LOGIC;
    pl_received_hot_rst : out STD_LOGIC;
    pl_sel_lnk_rate : out STD_LOGIC;
    trn_lnk_up : out STD_LOGIC;
    tx_err_drop : out STD_LOGIC;
    fc_cpld : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fc_npd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fc_pd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    pcie_drp_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    PIPE_TXDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_pmcsr_powerstate : out STD_LOGIC_VECTOR ( 1 downto 0 );
    PIPE_TXDATAK : out STD_LOGIC_VECTOR ( 7 downto 0 );
    PIPE_POWERDOWN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pl_lane_reversal_mode : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_rx_pm_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_sel_lnk_width : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_mmenable : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_tx_margin : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pl_initial_link_width : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pl_tx_pm_state : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_mgmt_do : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pl_ltssm_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_vc_tcvc_map : out STD_LOGIC_VECTOR ( 6 downto 0 );
    cfg_interrupt_do : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_cplh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_nph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_ph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    s_axis_tx_tlast : in STD_LOGIC;
    s_axis_tx_tvalid : in STD_LOGIC;
    s_axis_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_cfg_gnt : in STD_LOGIC;
    cfg_turnoff_ok : in STD_LOGIC;
    bridge_reset_int : in STD_LOGIC;
    pl_phy_lnk_up : in STD_LOGIC;
    m_axis_rx_tready : in STD_LOGIC;
    cfg_trn_pending : in STD_LOGIC;
    cfg_mgmt_wr_rw1c_as_rw : in STD_LOGIC;
    cfg_mgmt_wr_readonly : in STD_LOGIC;
    cfg_mgmt_wr_en : in STD_LOGIC;
    cfg_mgmt_rd_en : in STD_LOGIC;
    cfg_err_malformed : in STD_LOGIC;
    cfg_err_cor : in STD_LOGIC;
    cfg_err_ur : in STD_LOGIC;
    cfg_err_ecrc : in STD_LOGIC;
    cfg_err_cpl_timeout : in STD_LOGIC;
    cfg_err_cpl_abort : in STD_LOGIC;
    cfg_err_cpl_unexpect : in STD_LOGIC;
    cfg_err_poisoned : in STD_LOGIC;
    cfg_err_atomic_egress_blocked : in STD_LOGIC;
    cfg_err_mc_blocked : in STD_LOGIC;
    cfg_err_internal_uncor : in STD_LOGIC;
    cfg_err_internal_cor : in STD_LOGIC;
    cfg_err_posted : in STD_LOGIC;
    cfg_err_locked : in STD_LOGIC;
    cfg_err_norecovery : in STD_LOGIC;
    cfg_interrupt : in STD_LOGIC;
    cfg_interrupt_assert : in STD_LOGIC;
    cfg_interrupt_stat : in STD_LOGIC;
    cfg_pm_halt_aspm_l0s : in STD_LOGIC;
    cfg_pm_halt_aspm_l1 : in STD_LOGIC;
    cfg_pm_force_state_en : in STD_LOGIC;
    cfg_pm_wake : in STD_LOGIC;
    I1 : in STD_LOGIC;
    s_axis_tx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tx_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pcie_drp_clk : in STD_LOGIC;
    pcie_drp_en : in STD_LOGIC;
    pcie_drp_we : in STD_LOGIC;
    PIPE_RXCHANISALIGNED : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rx0_elec_idle : in STD_LOGIC;
    pipe_rx0_phy_status : in STD_LOGIC;
    pipe_rx0_valid : in STD_LOGIC;
    pipe_rx1_elec_idle : in STD_LOGIC;
    pipe_rx1_phy_status : in STD_LOGIC;
    pipe_rx1_valid : in STD_LOGIC;
    pipe_rx2_elec_idle : in STD_LOGIC;
    pipe_rx2_phy_status : in STD_LOGIC;
    pipe_rx2_valid : in STD_LOGIC;
    pipe_rx3_elec_idle : in STD_LOGIC;
    pipe_rx3_phy_status : in STD_LOGIC;
    pipe_rx3_valid : in STD_LOGIC;
    pl_directed_link_auton : in STD_LOGIC;
    pl_directed_link_speed : in STD_LOGIC;
    pl_downstream_deemph_source : in STD_LOGIC;
    pl_transmit_hot_rst : in STD_LOGIC;
    pl_upstream_prefer_deemph : in STD_LOGIC;
    sys_rst_n : in STD_LOGIC;
    rx_np_ok : in STD_LOGIC;
    rx_np_req : in STD_LOGIC;
    cfg_err_aer_headerlog : in STD_LOGIC_VECTOR ( 127 downto 0 );
    pcie_drp_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rx0_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rx1_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rx2_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pipe_rx3_data : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_pm_force_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx0_char_is_k : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx1_char_is_k : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx2_char_is_k : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pipe_rx3_char_is_k : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_directed_link_change : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_directed_link_width : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_ds_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rx0_status : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rx1_status : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rx2_status : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rx3_status : in STD_LOGIC_VECTOR ( 2 downto 0 );
    fc_sel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_mgmt_di : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_byte_en_n : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_err_tlp_cpl_header : in STD_LOGIC_VECTOR ( 47 downto 0 );
    cfg_aer_interrupt_msgnum : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_ds_device_number : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_pciecap_interrupt_msgnum : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_dsn : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_ds_bus_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_di : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcie_drp_addr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cfg_mgmt_dwaddr : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end v7_pciev7_pcie_pcie_top;

architecture STRUCTURE of v7_pciev7_pcie_pcie_top is
  signal \^o2\ : STD_LOGIC;
  signal \^cfg_msg_data\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^cfg_pcie_link_state\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cfg_pm_turnoff_ok_n : STD_LOGIC;
  signal \^cfg_to_turnoff\ : STD_LOGIC;
  signal n_10_axi_basic_top_i : STD_LOGIC;
  signal n_10_pcie_7x_i : STD_LOGIC;
  signal n_11_axi_basic_top_i : STD_LOGIC;
  signal n_12_axi_basic_top_i : STD_LOGIC;
  signal n_16_pcie_7x_i : STD_LOGIC;
  signal n_19_pcie_7x_i : STD_LOGIC;
  signal n_1_pcie_7x_i : STD_LOGIC;
  signal n_20_pcie_7x_i : STD_LOGIC;
  signal n_21_pcie_7x_i : STD_LOGIC;
  signal n_25_pcie_7x_i : STD_LOGIC;
  signal n_2_pcie_7x_i : STD_LOGIC;
  signal n_7_axi_basic_top_i : STD_LOGIC;
  signal n_8_axi_basic_top_i : STD_LOGIC;
  signal n_9_axi_basic_top_i : STD_LOGIC;
  signal \rx_inst/rx_pipeline_inst/rsrc_rdy_filtered10_out\ : STD_LOGIC;
  signal trn_rbar_hit : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trn_rd : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal trn_rdst_rdy : STD_LOGIC;
  signal trn_recrc_err : STD_LOGIC;
  signal trn_reof : STD_LOGIC;
  signal trn_rerrfwd : STD_LOGIC;
  signal trn_rrem : STD_LOGIC;
  signal trn_rsof : STD_LOGIC;
  signal trn_rsrc_dsc : STD_LOGIC;
  signal \^trn_tbuf_av\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trn_tcfg_gnt : STD_LOGIC;
  signal \^trn_tcfg_req\ : STD_LOGIC;
  signal trn_td : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal trn_tdst_rdy : STD_LOGIC;
  signal trn_tecrc_gen : STD_LOGIC;
  signal trn_teof : STD_LOGIC;
  signal trn_terrfwd : STD_LOGIC;
  signal trn_trem : STD_LOGIC;
  signal trn_tsof : STD_LOGIC;
  signal trn_tsrc_dsc : STD_LOGIC;
  signal trn_tsrc_rdy : STD_LOGIC;
  signal trn_tstr : STD_LOGIC;
  signal \tx_inst/xhdl12.tx_thrl_ctl_inst/cfg_pcie_link_state_d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig\ : STD_LOGIC;
  signal \tx_inst/xhdl12.tx_thrl_ctl_inst/tbuf_av_d\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \tx_inst/xhdl12.tx_thrl_ctl_inst/tbuf_av_min_trig\ : STD_LOGIC;
begin
  O2 <= \^o2\;
  cfg_msg_data(15 downto 0) <= \^cfg_msg_data\(15 downto 0);
  cfg_pcie_link_state(2 downto 0) <= \^cfg_pcie_link_state\(2 downto 0);
  cfg_to_turnoff <= \^cfg_to_turnoff\;
  trn_tbuf_av(5 downto 0) <= \^trn_tbuf_av\(5 downto 0);
  trn_tcfg_req <= \^trn_tcfg_req\;
axi_basic_top_i: entity work.v7_pciev7_pcie_axi_basic_top
    port map (
      CLK => CLK,
      D(6 downto 0) => trn_rbar_hit(6 downto 0),
      I1 => \^trn_tcfg_req\,
      I10(63 downto 32) => trn_rd(31 downto 0),
      I10(31 downto 0) => trn_rd(63 downto 32),
      I2 => n_19_pcie_7x_i,
      I3 => n_20_pcie_7x_i,
      I4 => n_25_pcie_7x_i,
      I5 => n_2_pcie_7x_i,
      I6 => I1,
      I7 => n_10_pcie_7x_i,
      I8 => n_1_pcie_7x_i,
      I9 => n_21_pcie_7x_i,
      O1 => O1,
      O10(63 downto 32) => trn_td(31 downto 0),
      O10(31 downto 0) => trn_td(63 downto 32),
      O11(3) => trn_tsrc_dsc,
      O11(2) => trn_tstr,
      O11(1) => trn_terrfwd,
      O11(0) => trn_tecrc_gen,
      O12(2 downto 0) => \tx_inst/xhdl12.tx_thrl_ctl_inst/cfg_pcie_link_state_d\(2 downto 0),
      O2 => \^o2\,
      O3 => n_7_axi_basic_top_i,
      O4 => n_8_axi_basic_top_i,
      O5 => n_9_axi_basic_top_i,
      O6 => n_10_axi_basic_top_i,
      O7 => n_11_axi_basic_top_i,
      O8 => n_12_axi_basic_top_i,
      O9(63 downto 0) => m_axis_rx_tdata(63 downto 0),
      Q(1) => \tx_inst/xhdl12.tx_thrl_ctl_inst/tbuf_av_d\(5),
      Q(0) => \tx_inst/xhdl12.tx_thrl_ctl_inst/tbuf_av_d\(3),
      SR(0) => SR(0),
      cfg_pcie_link_state(2 downto 0) => \^cfg_pcie_link_state\(2 downto 0),
      cfg_pm_turnoff_ok_n => cfg_pm_turnoff_ok_n,
      cfg_to_turnoff => \^cfg_to_turnoff\,
      cfg_turnoff_ok => cfg_turnoff_ok,
      m_axis_rx_tkeep(7 downto 0) => m_axis_rx_tkeep(7 downto 0),
      m_axis_rx_tlast => m_axis_rx_tlast,
      m_axis_rx_tready => m_axis_rx_tready,
      m_axis_rx_tuser(13 downto 0) => m_axis_rx_tuser(13 downto 0),
      rsrc_rdy_filtered10_out => \rx_inst/rx_pipeline_inst/rsrc_rdy_filtered10_out\,
      s_axis_tx_tdata(63 downto 0) => s_axis_tx_tdata(63 downto 0),
      s_axis_tx_tkeep(0) => s_axis_tx_tkeep(0),
      s_axis_tx_tlast => s_axis_tx_tlast,
      s_axis_tx_tuser(3 downto 0) => s_axis_tx_tuser(3 downto 0),
      s_axis_tx_tvalid => s_axis_tx_tvalid,
      tbuf_av_min_trig => \tx_inst/xhdl12.tx_thrl_ctl_inst/tbuf_av_min_trig\,
      trn_rdst_rdy => trn_rdst_rdy,
      trn_recrc_err => trn_recrc_err,
      trn_reof => trn_reof,
      trn_rerrfwd => trn_rerrfwd,
      trn_rrem(0) => trn_rrem,
      trn_rsof => trn_rsof,
      trn_rsrc_dsc => trn_rsrc_dsc,
      trn_tbuf_av(5 downto 0) => \^trn_tbuf_av\(5 downto 0),
      trn_tcfg_gnt => trn_tcfg_gnt,
      trn_tdst_rdy => trn_tdst_rdy,
      trn_teof => trn_teof,
      trn_trem(0) => trn_trem,
      trn_tsof => trn_tsof,
      trn_tsrc_rdy => trn_tsrc_rdy,
      tx_cfg_gnt => tx_cfg_gnt
    );
\cfg_bus_number_d[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => I1,
      O => \tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig\
    );
\cfg_bus_number_d_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => n_16_pcie_7x_i,
      D => \^cfg_msg_data\(8),
      Q => cfg_bus_number(0),
      R => \tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig\
    );
\cfg_bus_number_d_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => n_16_pcie_7x_i,
      D => \^cfg_msg_data\(9),
      Q => cfg_bus_number(1),
      R => \tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig\
    );
\cfg_bus_number_d_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => n_16_pcie_7x_i,
      D => \^cfg_msg_data\(10),
      Q => cfg_bus_number(2),
      R => \tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig\
    );
\cfg_bus_number_d_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => n_16_pcie_7x_i,
      D => \^cfg_msg_data\(11),
      Q => cfg_bus_number(3),
      R => \tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig\
    );
\cfg_bus_number_d_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => n_16_pcie_7x_i,
      D => \^cfg_msg_data\(12),
      Q => cfg_bus_number(4),
      R => \tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig\
    );
\cfg_bus_number_d_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => n_16_pcie_7x_i,
      D => \^cfg_msg_data\(13),
      Q => cfg_bus_number(5),
      R => \tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig\
    );
\cfg_bus_number_d_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => n_16_pcie_7x_i,
      D => \^cfg_msg_data\(14),
      Q => cfg_bus_number(6),
      R => \tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig\
    );
\cfg_bus_number_d_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => n_16_pcie_7x_i,
      D => \^cfg_msg_data\(15),
      Q => cfg_bus_number(7),
      R => \tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig\
    );
\cfg_device_number_d_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => n_16_pcie_7x_i,
      D => \^cfg_msg_data\(3),
      Q => cfg_device_number(0),
      R => \tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig\
    );
\cfg_device_number_d_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => n_16_pcie_7x_i,
      D => \^cfg_msg_data\(4),
      Q => cfg_device_number(1),
      R => \tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig\
    );
\cfg_device_number_d_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => n_16_pcie_7x_i,
      D => \^cfg_msg_data\(5),
      Q => cfg_device_number(2),
      R => \tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig\
    );
\cfg_device_number_d_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => n_16_pcie_7x_i,
      D => \^cfg_msg_data\(6),
      Q => cfg_device_number(3),
      R => \tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig\
    );
\cfg_device_number_d_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => n_16_pcie_7x_i,
      D => \^cfg_msg_data\(7),
      Q => cfg_device_number(4),
      R => \tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig\
    );
\cfg_function_number_d_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => n_16_pcie_7x_i,
      D => \^cfg_msg_data\(0),
      Q => cfg_function_number(0),
      R => \tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig\
    );
\cfg_function_number_d_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => n_16_pcie_7x_i,
      D => \^cfg_msg_data\(1),
      Q => cfg_function_number(1),
      R => \tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig\
    );
\cfg_function_number_d_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => CLK,
      CE => n_16_pcie_7x_i,
      D => \^cfg_msg_data\(2),
      Q => cfg_function_number(2),
      R => \tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig\
    );
pcie_7x_i: entity work.v7_pciev7_pcie_pcie_7x
    port map (
      CLK => CLK,
      E(0) => n_16_pcie_7x_i,
      I1 => n_11_axi_basic_top_i,
      I10(63 downto 32) => trn_td(31 downto 0),
      I10(31 downto 0) => trn_td(63 downto 32),
      I2 => \^o2\,
      I3 => n_12_axi_basic_top_i,
      I4 => n_7_axi_basic_top_i,
      I5 => n_8_axi_basic_top_i,
      I6 => n_10_axi_basic_top_i,
      I7 => n_9_axi_basic_top_i,
      I8(1) => \tx_inst/xhdl12.tx_thrl_ctl_inst/tbuf_av_d\(5),
      I8(0) => \tx_inst/xhdl12.tx_thrl_ctl_inst/tbuf_av_d\(3),
      I9(3) => trn_tsrc_dsc,
      I9(2) => trn_tstr,
      I9(1) => trn_terrfwd,
      I9(0) => trn_tecrc_gen,
      O1 => n_1_pcie_7x_i,
      O2 => n_2_pcie_7x_i,
      O3 => O3,
      O4 => n_10_pcie_7x_i,
      O5 => O4,
      O6 => n_19_pcie_7x_i,
      O7 => n_20_pcie_7x_i,
      O8 => n_21_pcie_7x_i,
      O9 => n_25_pcie_7x_i,
      PIPE_POWERDOWN(7 downto 0) => PIPE_POWERDOWN(7 downto 0),
      PIPE_RXCHANISALIGNED(3 downto 0) => PIPE_RXCHANISALIGNED(3 downto 0),
      PIPE_RXPOLARITY(3 downto 0) => PIPE_RXPOLARITY(3 downto 0),
      PIPE_TXCOMPLIANCE(3 downto 0) => PIPE_TXCOMPLIANCE(3 downto 0),
      PIPE_TXDATA(63 downto 0) => PIPE_TXDATA(63 downto 0),
      PIPE_TXDATAK(7 downto 0) => PIPE_TXDATAK(7 downto 0),
      PIPE_TXELECIDLE(3 downto 0) => PIPE_TXELECIDLE(3 downto 0),
      Q(2 downto 0) => \tx_inst/xhdl12.tx_thrl_ctl_inst/cfg_pcie_link_state_d\(2 downto 0),
      SR(0) => SR(0),
      bridge_reset_int => bridge_reset_int,
      cfg_aer_ecrc_check_en => cfg_aer_ecrc_check_en,
      cfg_aer_ecrc_gen_en => cfg_aer_ecrc_gen_en,
      cfg_aer_interrupt_msgnum(4 downto 0) => cfg_aer_interrupt_msgnum(4 downto 0),
      cfg_aer_rooterr_corr_err_received => cfg_aer_rooterr_corr_err_received,
      cfg_aer_rooterr_corr_err_reporting_en => cfg_aer_rooterr_corr_err_reporting_en,
      cfg_aer_rooterr_fatal_err_received => cfg_aer_rooterr_fatal_err_received,
      cfg_aer_rooterr_fatal_err_reporting_en => cfg_aer_rooterr_fatal_err_reporting_en,
      cfg_aer_rooterr_non_fatal_err_received => cfg_aer_rooterr_non_fatal_err_received,
      cfg_aer_rooterr_non_fatal_err_reporting_en => cfg_aer_rooterr_non_fatal_err_reporting_en,
      cfg_bridge_serr_en => cfg_bridge_serr_en,
      cfg_command(4 downto 0) => cfg_command(4 downto 0),
      cfg_dcommand(14 downto 0) => cfg_dcommand(14 downto 0),
      cfg_dcommand2(11 downto 0) => cfg_dcommand2(11 downto 0),
      cfg_ds_bus_number(7 downto 0) => cfg_ds_bus_number(7 downto 0),
      cfg_ds_device_number(4 downto 0) => cfg_ds_device_number(4 downto 0),
      cfg_ds_function_number(2 downto 0) => cfg_ds_function_number(2 downto 0),
      cfg_dsn(63 downto 0) => cfg_dsn(63 downto 0),
      cfg_dstatus(3 downto 0) => cfg_dstatus(3 downto 0),
      cfg_err_aer_headerlog(127 downto 0) => cfg_err_aer_headerlog(127 downto 0),
      cfg_err_aer_headerlog_set => cfg_err_aer_headerlog_set,
      cfg_err_atomic_egress_blocked => cfg_err_atomic_egress_blocked,
      cfg_err_cor => cfg_err_cor,
      cfg_err_cpl_abort => cfg_err_cpl_abort,
      cfg_err_cpl_rdy => cfg_err_cpl_rdy,
      cfg_err_cpl_timeout => cfg_err_cpl_timeout,
      cfg_err_cpl_unexpect => cfg_err_cpl_unexpect,
      cfg_err_ecrc => cfg_err_ecrc,
      cfg_err_internal_cor => cfg_err_internal_cor,
      cfg_err_internal_uncor => cfg_err_internal_uncor,
      cfg_err_locked => cfg_err_locked,
      cfg_err_malformed => cfg_err_malformed,
      cfg_err_mc_blocked => cfg_err_mc_blocked,
      cfg_err_norecovery => cfg_err_norecovery,
      cfg_err_poisoned => cfg_err_poisoned,
      cfg_err_posted => cfg_err_posted,
      cfg_err_tlp_cpl_header(47 downto 0) => cfg_err_tlp_cpl_header(47 downto 0),
      cfg_err_ur => cfg_err_ur,
      cfg_interrupt => cfg_interrupt,
      cfg_interrupt_assert => cfg_interrupt_assert,
      cfg_interrupt_di(7 downto 0) => cfg_interrupt_di(7 downto 0),
      cfg_interrupt_do(7 downto 0) => cfg_interrupt_do(7 downto 0),
      cfg_interrupt_mmenable(2 downto 0) => cfg_interrupt_mmenable(2 downto 0),
      cfg_interrupt_msienable => cfg_interrupt_msienable,
      cfg_interrupt_msixenable => cfg_interrupt_msixenable,
      cfg_interrupt_msixfm => cfg_interrupt_msixfm,
      cfg_interrupt_rdy => cfg_interrupt_rdy,
      cfg_interrupt_stat => cfg_interrupt_stat,
      cfg_lcommand(10 downto 0) => cfg_lcommand(10 downto 0),
      cfg_lstatus(9 downto 0) => cfg_lstatus(9 downto 0),
      cfg_mgmt_byte_en_n(3 downto 0) => cfg_mgmt_byte_en_n(3 downto 0),
      cfg_mgmt_di(31 downto 0) => cfg_mgmt_di(31 downto 0),
      cfg_mgmt_do(31 downto 0) => cfg_mgmt_do(31 downto 0),
      cfg_mgmt_dwaddr(9 downto 0) => cfg_mgmt_dwaddr(9 downto 0),
      cfg_mgmt_rd_en => cfg_mgmt_rd_en,
      cfg_mgmt_rd_wr_done => cfg_mgmt_rd_wr_done,
      cfg_mgmt_wr_en => cfg_mgmt_wr_en,
      cfg_mgmt_wr_readonly => cfg_mgmt_wr_readonly,
      cfg_mgmt_wr_rw1c_as_rw => cfg_mgmt_wr_rw1c_as_rw,
      cfg_msg_data(15 downto 0) => \^cfg_msg_data\(15 downto 0),
      cfg_msg_received => cfg_msg_received,
      cfg_msg_received_assert_int_a => cfg_msg_received_assert_int_a,
      cfg_msg_received_assert_int_b => cfg_msg_received_assert_int_b,
      cfg_msg_received_assert_int_c => cfg_msg_received_assert_int_c,
      cfg_msg_received_assert_int_d => cfg_msg_received_assert_int_d,
      cfg_msg_received_deassert_int_a => cfg_msg_received_deassert_int_a,
      cfg_msg_received_deassert_int_b => cfg_msg_received_deassert_int_b,
      cfg_msg_received_deassert_int_c => cfg_msg_received_deassert_int_c,
      cfg_msg_received_deassert_int_d => cfg_msg_received_deassert_int_d,
      cfg_msg_received_err_cor => cfg_msg_received_err_cor,
      cfg_msg_received_err_fatal => cfg_msg_received_err_fatal,
      cfg_msg_received_err_non_fatal => cfg_msg_received_err_non_fatal,
      cfg_msg_received_pm_as_nak => cfg_msg_received_pm_as_nak,
      cfg_msg_received_pm_pme => cfg_msg_received_pm_pme,
      cfg_msg_received_pme_to_ack => cfg_msg_received_pme_to_ack,
      cfg_msg_received_setslotpowerlimit => cfg_msg_received_setslotpowerlimit,
      cfg_pcie_link_state(2 downto 0) => \^cfg_pcie_link_state\(2 downto 0),
      cfg_pciecap_interrupt_msgnum(4 downto 0) => cfg_pciecap_interrupt_msgnum(4 downto 0),
      cfg_pm_force_state(1 downto 0) => cfg_pm_force_state(1 downto 0),
      cfg_pm_force_state_en => cfg_pm_force_state_en,
      cfg_pm_halt_aspm_l0s => cfg_pm_halt_aspm_l0s,
      cfg_pm_halt_aspm_l1 => cfg_pm_halt_aspm_l1,
      cfg_pm_turnoff_ok_n => cfg_pm_turnoff_ok_n,
      cfg_pm_wake => cfg_pm_wake,
      cfg_pmcsr_pme_en => cfg_pmcsr_pme_en,
      cfg_pmcsr_pme_status => cfg_pmcsr_pme_status,
      cfg_pmcsr_powerstate(1 downto 0) => cfg_pmcsr_powerstate(1 downto 0),
      cfg_received_func_lvl_rst => cfg_received_func_lvl_rst,
      cfg_root_control_pme_int_en => cfg_root_control_pme_int_en,
      cfg_root_control_syserr_corr_err_en => cfg_root_control_syserr_corr_err_en,
      cfg_root_control_syserr_fatal_err_en => cfg_root_control_syserr_fatal_err_en,
      cfg_root_control_syserr_non_fatal_err_en => cfg_root_control_syserr_non_fatal_err_en,
      cfg_slot_control_electromech_il_ctl_pulse => cfg_slot_control_electromech_il_ctl_pulse,
      cfg_to_turnoff => \^cfg_to_turnoff\,
      cfg_trn_pending => cfg_trn_pending,
      cfg_vc_tcvc_map(6 downto 0) => cfg_vc_tcvc_map(6 downto 0),
      fc_cpld(11 downto 0) => fc_cpld(11 downto 0),
      fc_cplh(7 downto 0) => fc_cplh(7 downto 0),
      fc_npd(11 downto 0) => fc_npd(11 downto 0),
      fc_nph(7 downto 0) => fc_nph(7 downto 0),
      fc_pd(11 downto 0) => fc_pd(11 downto 0),
      fc_ph(7 downto 0) => fc_ph(7 downto 0),
      fc_sel(2 downto 0) => fc_sel(2 downto 0),
      pcie_drp_addr(8 downto 0) => pcie_drp_addr(8 downto 0),
      pcie_drp_clk => pcie_drp_clk,
      pcie_drp_di(15 downto 0) => pcie_drp_di(15 downto 0),
      pcie_drp_do(15 downto 0) => pcie_drp_do(15 downto 0),
      pcie_drp_en => pcie_drp_en,
      pcie_drp_rdy => pcie_drp_rdy,
      pcie_drp_we => pcie_drp_we,
      pipe_rx0_char_is_k(1 downto 0) => pipe_rx0_char_is_k(1 downto 0),
      pipe_rx0_data(15 downto 0) => pipe_rx0_data(15 downto 0),
      pipe_rx0_elec_idle => pipe_rx0_elec_idle,
      pipe_rx0_phy_status => pipe_rx0_phy_status,
      pipe_rx0_status(2 downto 0) => pipe_rx0_status(2 downto 0),
      pipe_rx0_valid => pipe_rx0_valid,
      pipe_rx1_char_is_k(1 downto 0) => pipe_rx1_char_is_k(1 downto 0),
      pipe_rx1_data(15 downto 0) => pipe_rx1_data(15 downto 0),
      pipe_rx1_elec_idle => pipe_rx1_elec_idle,
      pipe_rx1_phy_status => pipe_rx1_phy_status,
      pipe_rx1_status(2 downto 0) => pipe_rx1_status(2 downto 0),
      pipe_rx1_valid => pipe_rx1_valid,
      pipe_rx2_char_is_k(1 downto 0) => pipe_rx2_char_is_k(1 downto 0),
      pipe_rx2_data(15 downto 0) => pipe_rx2_data(15 downto 0),
      pipe_rx2_elec_idle => pipe_rx2_elec_idle,
      pipe_rx2_phy_status => pipe_rx2_phy_status,
      pipe_rx2_status(2 downto 0) => pipe_rx2_status(2 downto 0),
      pipe_rx2_valid => pipe_rx2_valid,
      pipe_rx3_char_is_k(1 downto 0) => pipe_rx3_char_is_k(1 downto 0),
      pipe_rx3_data(15 downto 0) => pipe_rx3_data(15 downto 0),
      pipe_rx3_elec_idle => pipe_rx3_elec_idle,
      pipe_rx3_phy_status => pipe_rx3_phy_status,
      pipe_rx3_status(2 downto 0) => pipe_rx3_status(2 downto 0),
      pipe_rx3_valid => pipe_rx3_valid,
      pipe_tx_deemph => pipe_tx_deemph,
      pipe_tx_margin(2 downto 0) => pipe_tx_margin(2 downto 0),
      pipe_tx_rate => pipe_tx_rate,
      pipe_tx_rcvr_det => pipe_tx_rcvr_det,
      pl_directed_change_done => pl_directed_change_done,
      pl_directed_link_auton => pl_directed_link_auton,
      pl_directed_link_change(1 downto 0) => pl_directed_link_change(1 downto 0),
      pl_directed_link_speed => pl_directed_link_speed,
      pl_directed_link_width(1 downto 0) => pl_directed_link_width(1 downto 0),
      pl_downstream_deemph_source => pl_downstream_deemph_source,
      pl_initial_link_width(2 downto 0) => pl_initial_link_width(2 downto 0),
      pl_lane_reversal_mode(1 downto 0) => pl_lane_reversal_mode(1 downto 0),
      pl_link_gen2_cap => pl_link_gen2_cap,
      pl_link_partner_gen2_supported => pl_link_partner_gen2_supported,
      pl_link_upcfg_cap => pl_link_upcfg_cap,
      pl_ltssm_state(5 downto 0) => pl_ltssm_state(5 downto 0),
      pl_phy_lnk_up => pl_phy_lnk_up,
      pl_received_hot_rst => pl_received_hot_rst,
      pl_rx_pm_state(1 downto 0) => pl_rx_pm_state(1 downto 0),
      pl_sel_lnk_rate => pl_sel_lnk_rate,
      pl_sel_lnk_width(1 downto 0) => pl_sel_lnk_width(1 downto 0),
      pl_transmit_hot_rst => pl_transmit_hot_rst,
      pl_tx_pm_state(2 downto 0) => pl_tx_pm_state(2 downto 0),
      pl_upstream_prefer_deemph => pl_upstream_prefer_deemph,
      rsrc_rdy_filtered10_out => \rx_inst/rx_pipeline_inst/rsrc_rdy_filtered10_out\,
      rx_np_ok => rx_np_ok,
      rx_np_req => rx_np_req,
      s_axis_tx_tlast => s_axis_tx_tlast,
      s_axis_tx_tvalid => s_axis_tx_tvalid,
      sys_rst_n => sys_rst_n,
      tbuf_av_min_trig => \tx_inst/xhdl12.tx_thrl_ctl_inst/tbuf_av_min_trig\,
      trn_lnk_up => trn_lnk_up,
      trn_rbar_hit(6 downto 0) => trn_rbar_hit(6 downto 0),
      trn_rd(63 downto 0) => trn_rd(63 downto 0),
      trn_rdst_rdy => trn_rdst_rdy,
      trn_recrc_err => trn_recrc_err,
      trn_reof => trn_reof,
      trn_rerrfwd => trn_rerrfwd,
      trn_rrem(0) => trn_rrem,
      trn_rsof => trn_rsof,
      trn_rsrc_dsc => trn_rsrc_dsc,
      trn_tbuf_av(5 downto 0) => \^trn_tbuf_av\(5 downto 0),
      trn_tcfg_gnt => trn_tcfg_gnt,
      trn_tcfg_req => \^trn_tcfg_req\,
      trn_tdst_rdy => trn_tdst_rdy,
      trn_teof => trn_teof,
      trn_trem(0) => trn_trem,
      trn_tsof => trn_tsof,
      trn_tsrc_rdy => trn_tsrc_rdy,
      tx_err_drop => tx_err_drop
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciepcie_7x_v2_2_core_top is
  port (
    pipe_pclk_sel_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pl_phy_lnk_up : out STD_LOGIC;
    user_reset_out : out STD_LOGIC;
    tx_buf_av : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axis_tx_tready : out STD_LOGIC;
    pl_received_hot_rst : out STD_LOGIC;
    EXT_CH_GT_DRPCLK : out STD_LOGIC;
    cfg_aer_ecrc_check_en : out STD_LOGIC;
    cfg_aer_ecrc_gen_en : out STD_LOGIC;
    cfg_aer_rooterr_corr_err_received : out STD_LOGIC;
    cfg_aer_rooterr_corr_err_reporting_en : out STD_LOGIC;
    cfg_aer_rooterr_fatal_err_received : out STD_LOGIC;
    cfg_aer_rooterr_fatal_err_reporting_en : out STD_LOGIC;
    cfg_aer_rooterr_non_fatal_err_received : out STD_LOGIC;
    cfg_aer_rooterr_non_fatal_err_reporting_en : out STD_LOGIC;
    cfg_bridge_serr_en : out STD_LOGIC;
    cfg_command : out STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_dcommand2 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_dcommand : out STD_LOGIC_VECTOR ( 14 downto 0 );
    cfg_dstatus : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_interrupt_msienable : out STD_LOGIC;
    cfg_interrupt_msixenable : out STD_LOGIC;
    cfg_interrupt_msixfm : out STD_LOGIC;
    cfg_lcommand : out STD_LOGIC_VECTOR ( 10 downto 0 );
    cfg_lstatus : out STD_LOGIC_VECTOR ( 9 downto 0 );
    cfg_msg_received : out STD_LOGIC;
    cfg_msg_received_assert_int_a : out STD_LOGIC;
    cfg_msg_received_assert_int_b : out STD_LOGIC;
    cfg_msg_received_assert_int_c : out STD_LOGIC;
    cfg_msg_received_assert_int_d : out STD_LOGIC;
    cfg_msg_received_deassert_int_a : out STD_LOGIC;
    cfg_msg_received_deassert_int_b : out STD_LOGIC;
    cfg_msg_received_deassert_int_c : out STD_LOGIC;
    cfg_msg_received_deassert_int_d : out STD_LOGIC;
    cfg_msg_received_err_cor : out STD_LOGIC;
    cfg_msg_received_err_fatal : out STD_LOGIC;
    cfg_msg_received_err_non_fatal : out STD_LOGIC;
    cfg_msg_received_pm_as_nak : out STD_LOGIC;
    cfg_to_turnoff : out STD_LOGIC;
    cfg_msg_received_pme_to_ack : out STD_LOGIC;
    cfg_msg_received_pm_pme : out STD_LOGIC;
    cfg_msg_received_setslotpowerlimit : out STD_LOGIC;
    cfg_pmcsr_pme_en : out STD_LOGIC;
    cfg_pmcsr_pme_status : out STD_LOGIC;
    cfg_root_control_pme_int_en : out STD_LOGIC;
    cfg_root_control_syserr_corr_err_en : out STD_LOGIC;
    cfg_root_control_syserr_fatal_err_en : out STD_LOGIC;
    cfg_root_control_syserr_non_fatal_err_en : out STD_LOGIC;
    cfg_slot_control_electromech_il_ctl_pulse : out STD_LOGIC;
    pcie_drp_rdy : out STD_LOGIC;
    pl_directed_change_done : out STD_LOGIC;
    pl_link_gen2_cap : out STD_LOGIC;
    pl_link_partner_gen2_supported : out STD_LOGIC;
    pl_link_upcfg_cap : out STD_LOGIC;
    pl_sel_lnk_rate : out STD_LOGIC;
    tx_cfg_req : out STD_LOGIC;
    tx_err_drop : out STD_LOGIC;
    fc_cpld : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fc_npd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fc_pd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cfg_msg_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcie_drp_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_pmcsr_powerstate : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_lane_reversal_mode : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_rx_pm_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_sel_lnk_width : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_interrupt_mmenable : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_pcie_link_state : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pl_initial_link_width : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pl_tx_pm_state : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_mgmt_do : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pl_ltssm_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cfg_vc_tcvc_map : out STD_LOGIC_VECTOR ( 6 downto 0 );
    cfg_interrupt_do : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_cplh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_nph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_ph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pipe_txoutclk_out : out STD_LOGIC;
    int_mmcm_lock_out : out STD_LOGIC;
    int_qplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 63 downto 0 );
    int_qplloutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_qplloutrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rxoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_rx_tvalid : out STD_LOGIC;
    m_axis_rx_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_rx_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_rx_tlast : out STD_LOGIC;
    m_axis_rx_tuser : out STD_LOGIC_VECTOR ( 13 downto 0 );
    user_lnk_up : out STD_LOGIC;
    cfg_bus_number : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_device_number : out STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_function_number : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_mgmt_rd_wr_done : out STD_LOGIC;
    cfg_err_aer_headerlog_set : out STD_LOGIC;
    cfg_err_cpl_rdy : out STD_LOGIC;
    cfg_interrupt_rdy : out STD_LOGIC;
    cfg_received_func_lvl_rst : out STD_LOGIC;
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 35 downto 0 );
    s_axis_tx_tvalid : in STD_LOGIC;
    s_axis_tx_tlast : in STD_LOGIC;
    m_axis_rx_tready : in STD_LOGIC;
    sys_rst_n : in STD_LOGIC;
    pcie_drp_clk : in STD_LOGIC;
    pcie_drp_en : in STD_LOGIC;
    pcie_drp_we : in STD_LOGIC;
    pl_directed_link_auton : in STD_LOGIC;
    pl_directed_link_speed : in STD_LOGIC;
    pl_downstream_deemph_source : in STD_LOGIC;
    pl_transmit_hot_rst : in STD_LOGIC;
    pl_upstream_prefer_deemph : in STD_LOGIC;
    rx_np_ok : in STD_LOGIC;
    rx_np_req : in STD_LOGIC;
    cfg_err_aer_headerlog : in STD_LOGIC_VECTOR ( 127 downto 0 );
    pcie_drp_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_pm_force_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_directed_link_change : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_directed_link_width : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_ds_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    fc_sel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_mgmt_di : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_err_tlp_cpl_header : in STD_LOGIC_VECTOR ( 47 downto 0 );
    cfg_aer_interrupt_msgnum : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_ds_device_number : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_pciecap_interrupt_msgnum : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_dsn : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_ds_bus_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_di : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pcie_drp_addr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cfg_mgmt_dwaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sys_clk : in STD_LOGIC;
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_pclk_sel_slave : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_mmcm_rst_n : in STD_LOGIC;
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_mgmt_byte_en : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tx_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tx_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_cfg_gnt : in STD_LOGIC;
    cfg_turnoff_ok : in STD_LOGIC;
    cfg_trn_pending : in STD_LOGIC;
    cfg_mgmt_wr_rw1c_as_rw : in STD_LOGIC;
    cfg_mgmt_wr_readonly : in STD_LOGIC;
    cfg_mgmt_wr_en : in STD_LOGIC;
    cfg_mgmt_rd_en : in STD_LOGIC;
    cfg_err_malformed : in STD_LOGIC;
    cfg_err_cor : in STD_LOGIC;
    cfg_err_ur : in STD_LOGIC;
    cfg_err_ecrc : in STD_LOGIC;
    cfg_err_cpl_timeout : in STD_LOGIC;
    cfg_err_cpl_abort : in STD_LOGIC;
    cfg_err_cpl_unexpect : in STD_LOGIC;
    cfg_err_poisoned : in STD_LOGIC;
    cfg_err_atomic_egress_blocked : in STD_LOGIC;
    cfg_err_mc_blocked : in STD_LOGIC;
    cfg_err_internal_uncor : in STD_LOGIC;
    cfg_err_internal_cor : in STD_LOGIC;
    cfg_err_posted : in STD_LOGIC;
    cfg_err_locked : in STD_LOGIC;
    cfg_err_norecovery : in STD_LOGIC;
    cfg_interrupt : in STD_LOGIC;
    cfg_interrupt_assert : in STD_LOGIC;
    cfg_interrupt_stat : in STD_LOGIC;
    cfg_pm_halt_aspm_l0s : in STD_LOGIC;
    cfg_pm_halt_aspm_l1 : in STD_LOGIC;
    cfg_pm_force_state_en : in STD_LOGIC;
    cfg_pm_wake : in STD_LOGIC
  );
end v7_pciepcie_7x_v2_2_core_top;

architecture STRUCTURE of v7_pciepcie_7x_v2_2_core_top is
  signal \<const1>\ : STD_LOGIC;
  signal \^ext_ch_gt_drpclk\ : STD_LOGIC;
  signal bridge_reset_int : STD_LOGIC;
  signal cfg_mgmt_byte_en_n : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal n_0_user_reset_out_i_1 : STD_LOGIC;
  signal n_17_pcie_top_i : STD_LOGIC;
  signal n_191_gt_top_i : STD_LOGIC;
  signal n_251_pcie_top_i : STD_LOGIC;
  signal n_4_pcie_top_i : STD_LOGIC;
  signal pipe_rx0_chanisaligned : STD_LOGIC;
  signal pipe_rx0_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx0_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_rx0_elec_idle : STD_LOGIC;
  signal pipe_rx0_phy_status : STD_LOGIC;
  signal pipe_rx0_polarity : STD_LOGIC;
  signal pipe_rx0_status : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx0_valid : STD_LOGIC;
  signal pipe_rx1_chanisaligned : STD_LOGIC;
  signal pipe_rx1_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx1_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_rx1_elec_idle : STD_LOGIC;
  signal pipe_rx1_phy_status : STD_LOGIC;
  signal pipe_rx1_polarity : STD_LOGIC;
  signal pipe_rx1_status : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx1_valid : STD_LOGIC;
  signal pipe_rx2_chanisaligned : STD_LOGIC;
  signal pipe_rx2_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx2_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_rx2_elec_idle : STD_LOGIC;
  signal pipe_rx2_phy_status : STD_LOGIC;
  signal pipe_rx2_polarity : STD_LOGIC;
  signal pipe_rx2_status : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx2_valid : STD_LOGIC;
  signal pipe_rx3_chanisaligned : STD_LOGIC;
  signal pipe_rx3_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_rx3_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_rx3_elec_idle : STD_LOGIC;
  signal pipe_rx3_phy_status : STD_LOGIC;
  signal pipe_rx3_polarity : STD_LOGIC;
  signal pipe_rx3_status : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_rx3_valid : STD_LOGIC;
  signal pipe_tx0_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx0_compliance : STD_LOGIC;
  signal pipe_tx0_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_tx0_elec_idle : STD_LOGIC;
  signal pipe_tx0_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx1_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx1_compliance : STD_LOGIC;
  signal pipe_tx1_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_tx1_elec_idle : STD_LOGIC;
  signal pipe_tx1_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx2_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx2_compliance : STD_LOGIC;
  signal pipe_tx2_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_tx2_elec_idle : STD_LOGIC;
  signal pipe_tx2_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx3_char_is_k : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx3_compliance : STD_LOGIC;
  signal pipe_tx3_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pipe_tx3_elec_idle : STD_LOGIC;
  signal pipe_tx3_powerdown : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pipe_tx_deemph : STD_LOGIC;
  signal pipe_tx_margin : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pipe_tx_rate : STD_LOGIC;
  signal pipe_tx_rcvr_det : STD_LOGIC;
  signal \^pl_ltssm_state\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^pl_phy_lnk_up\ : STD_LOGIC;
  signal \^pl_received_hot_rst\ : STD_LOGIC;
  signal sys_rst_n_0 : STD_LOGIC;
  signal trn_lnk_up : STD_LOGIC;
  signal \^user_lnk_up\ : STD_LOGIC;
  signal user_lnk_up_d : STD_LOGIC;
  signal \^user_reset_out\ : STD_LOGIC;
begin
  EXT_CH_GT_DRPCLK <= \^ext_ch_gt_drpclk\;
  pl_ltssm_state(5 downto 0) <= \^pl_ltssm_state\(5 downto 0);
  pl_phy_lnk_up <= \^pl_phy_lnk_up\;
  pl_received_hot_rst <= \^pl_received_hot_rst\;
  user_lnk_up <= \^user_lnk_up\;
  user_reset_out <= \^user_reset_out\;
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gt_top_i: entity work.v7_pciev7_pcie_gt_top
    port map (
      D(3 downto 0) => pipe_pclk_sel_out(3 downto 0),
      I1 => sys_rst_n,
      O1(15 downto 0) => pipe_rx0_data(15 downto 0),
      O2(2 downto 0) => pipe_rx0_status(2 downto 0),
      O3(15 downto 0) => pipe_rx1_data(15 downto 0),
      O4(2 downto 0) => pipe_rx1_status(2 downto 0),
      O5(2 downto 0) => pipe_rx2_status(2 downto 0),
      O6(15 downto 0) => pipe_rx3_data(15 downto 0),
      O7(2 downto 0) => pipe_rx3_status(2 downto 0),
      O8 => n_191_gt_top_i,
      PIPE_PCLK => \^ext_ch_gt_drpclk\,
      PIPE_PCLK_LOCK => int_mmcm_lock_out,
      PIPE_POWERDOWN(7 downto 6) => pipe_tx3_powerdown(1 downto 0),
      PIPE_POWERDOWN(5 downto 4) => pipe_tx2_powerdown(1 downto 0),
      PIPE_POWERDOWN(3 downto 2) => pipe_tx1_powerdown(1 downto 0),
      PIPE_POWERDOWN(1 downto 0) => pipe_tx0_powerdown(1 downto 0),
      PIPE_RXCHANISALIGNED(3) => pipe_rx3_chanisaligned,
      PIPE_RXCHANISALIGNED(2) => pipe_rx2_chanisaligned,
      PIPE_RXCHANISALIGNED(1) => pipe_rx1_chanisaligned,
      PIPE_RXCHANISALIGNED(0) => pipe_rx0_chanisaligned,
      PIPE_RXPOLARITY(3) => pipe_rx3_polarity,
      PIPE_RXPOLARITY(2) => pipe_rx2_polarity,
      PIPE_RXPOLARITY(1) => pipe_rx1_polarity,
      PIPE_RXPOLARITY(0) => pipe_rx0_polarity,
      PIPE_TXCOMPLIANCE(3) => pipe_tx3_compliance,
      PIPE_TXCOMPLIANCE(2) => pipe_tx2_compliance,
      PIPE_TXCOMPLIANCE(1) => pipe_tx1_compliance,
      PIPE_TXCOMPLIANCE(0) => pipe_tx0_compliance,
      PIPE_TXDATA(63 downto 48) => pipe_tx3_data(15 downto 0),
      PIPE_TXDATA(47 downto 32) => pipe_tx2_data(15 downto 0),
      PIPE_TXDATA(31 downto 16) => pipe_tx1_data(15 downto 0),
      PIPE_TXDATA(15 downto 0) => pipe_tx0_data(15 downto 0),
      PIPE_TXDATAK(7 downto 6) => pipe_tx3_char_is_k(1 downto 0),
      PIPE_TXDATAK(5 downto 4) => pipe_tx2_char_is_k(1 downto 0),
      PIPE_TXDATAK(3 downto 2) => pipe_tx1_char_is_k(1 downto 0),
      PIPE_TXDATAK(1 downto 0) => pipe_tx0_char_is_k(1 downto 0),
      PIPE_TXELECIDLE(3) => pipe_tx3_elec_idle,
      PIPE_TXELECIDLE(2) => pipe_tx2_elec_idle,
      PIPE_TXELECIDLE(1) => pipe_tx1_elec_idle,
      PIPE_TXELECIDLE(0) => pipe_tx0_elec_idle,
      Q(15 downto 0) => pipe_rx2_data(15 downto 0),
      QPLL_QPLLLOCK => int_qplllock_out(0),
      QPLL_QPLLOUTCLK => int_qplloutclk_out(0),
      QPLL_QPLLOUTREFCLK => int_qplloutrefclk_out(0),
      ext_ch_gt_drpaddr(35 downto 0) => ext_ch_gt_drpaddr(35 downto 0),
      ext_ch_gt_drpdi(63 downto 0) => ext_ch_gt_drpdi(63 downto 0),
      ext_ch_gt_drpdo(63 downto 0) => ext_ch_gt_drpdo(63 downto 0),
      ext_ch_gt_drpen(3 downto 0) => ext_ch_gt_drpen(3 downto 0),
      ext_ch_gt_drprdy(3 downto 0) => ext_ch_gt_drprdy(3 downto 0),
      ext_ch_gt_drpwe(3 downto 0) => ext_ch_gt_drpwe(3 downto 0),
      int_pclk_sel_slave(3 downto 0) => int_pclk_sel_slave(3 downto 0),
      pci_exp_rxn(3 downto 0) => pci_exp_rxn(3 downto 0),
      pci_exp_rxp(3 downto 0) => pci_exp_rxp(3 downto 0),
      pci_exp_txn(3 downto 0) => pci_exp_txn(3 downto 0),
      pci_exp_txp(3 downto 0) => pci_exp_txp(3 downto 0),
      pipe_mmcm_rst_n => pipe_mmcm_rst_n,
      pipe_rx0_char_is_k(1 downto 0) => pipe_rx0_char_is_k(1 downto 0),
      pipe_rx0_elec_idle => pipe_rx0_elec_idle,
      pipe_rx0_phy_status => pipe_rx0_phy_status,
      pipe_rx0_valid => pipe_rx0_valid,
      pipe_rx1_char_is_k(1 downto 0) => pipe_rx1_char_is_k(1 downto 0),
      pipe_rx1_elec_idle => pipe_rx1_elec_idle,
      pipe_rx1_phy_status => pipe_rx1_phy_status,
      pipe_rx1_valid => pipe_rx1_valid,
      pipe_rx2_char_is_k(1 downto 0) => pipe_rx2_char_is_k(1 downto 0),
      pipe_rx2_elec_idle => pipe_rx2_elec_idle,
      pipe_rx2_phy_status => pipe_rx2_phy_status,
      pipe_rx2_valid => pipe_rx2_valid,
      pipe_rx3_char_is_k(1 downto 0) => pipe_rx3_char_is_k(1 downto 0),
      pipe_rx3_elec_idle => pipe_rx3_elec_idle,
      pipe_rx3_phy_status => pipe_rx3_phy_status,
      pipe_rx3_valid => pipe_rx3_valid,
      pipe_rxoutclk_out(3 downto 0) => pipe_rxoutclk_out(3 downto 0),
      pipe_tx_deemph => pipe_tx_deemph,
      pipe_tx_margin(2 downto 0) => pipe_tx_margin(2 downto 0),
      pipe_tx_rate => pipe_tx_rate,
      pipe_tx_rcvr_det => pipe_tx_rcvr_det,
      pipe_txoutclk_out => pipe_txoutclk_out,
      pl_ltssm_state(5 downto 0) => \^pl_ltssm_state\(5 downto 0),
      sys_clk => sys_clk,
      sys_rst_n => sys_rst_n_0
    );
pcie_block_i_i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_mgmt_byte_en(3),
      O => cfg_mgmt_byte_en_n(3)
    );
pcie_block_i_i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_mgmt_byte_en(2),
      O => cfg_mgmt_byte_en_n(2)
    );
pcie_block_i_i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_mgmt_byte_en(1),
      O => cfg_mgmt_byte_en_n(1)
    );
pcie_block_i_i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cfg_mgmt_byte_en(0),
      O => cfg_mgmt_byte_en_n(0)
    );
pcie_top_i: entity work.v7_pciev7_pcie_pcie_top
    port map (
      CLK => \^ext_ch_gt_drpclk\,
      I1 => \^user_lnk_up\,
      O1 => m_axis_rx_tvalid,
      O2 => s_axis_tx_tready,
      O3 => n_4_pcie_top_i,
      O4 => n_17_pcie_top_i,
      PIPE_POWERDOWN(7 downto 6) => pipe_tx3_powerdown(1 downto 0),
      PIPE_POWERDOWN(5 downto 4) => pipe_tx2_powerdown(1 downto 0),
      PIPE_POWERDOWN(3 downto 2) => pipe_tx1_powerdown(1 downto 0),
      PIPE_POWERDOWN(1 downto 0) => pipe_tx0_powerdown(1 downto 0),
      PIPE_RXCHANISALIGNED(3) => pipe_rx3_chanisaligned,
      PIPE_RXCHANISALIGNED(2) => pipe_rx2_chanisaligned,
      PIPE_RXCHANISALIGNED(1) => pipe_rx1_chanisaligned,
      PIPE_RXCHANISALIGNED(0) => pipe_rx0_chanisaligned,
      PIPE_RXPOLARITY(3) => pipe_rx3_polarity,
      PIPE_RXPOLARITY(2) => pipe_rx2_polarity,
      PIPE_RXPOLARITY(1) => pipe_rx1_polarity,
      PIPE_RXPOLARITY(0) => pipe_rx0_polarity,
      PIPE_TXCOMPLIANCE(3) => pipe_tx3_compliance,
      PIPE_TXCOMPLIANCE(2) => pipe_tx2_compliance,
      PIPE_TXCOMPLIANCE(1) => pipe_tx1_compliance,
      PIPE_TXCOMPLIANCE(0) => pipe_tx0_compliance,
      PIPE_TXDATA(63 downto 48) => pipe_tx3_data(15 downto 0),
      PIPE_TXDATA(47 downto 32) => pipe_tx2_data(15 downto 0),
      PIPE_TXDATA(31 downto 16) => pipe_tx1_data(15 downto 0),
      PIPE_TXDATA(15 downto 0) => pipe_tx0_data(15 downto 0),
      PIPE_TXDATAK(7 downto 6) => pipe_tx3_char_is_k(1 downto 0),
      PIPE_TXDATAK(5 downto 4) => pipe_tx2_char_is_k(1 downto 0),
      PIPE_TXDATAK(3 downto 2) => pipe_tx1_char_is_k(1 downto 0),
      PIPE_TXDATAK(1 downto 0) => pipe_tx0_char_is_k(1 downto 0),
      PIPE_TXELECIDLE(3) => pipe_tx3_elec_idle,
      PIPE_TXELECIDLE(2) => pipe_tx2_elec_idle,
      PIPE_TXELECIDLE(1) => pipe_tx1_elec_idle,
      PIPE_TXELECIDLE(0) => pipe_tx0_elec_idle,
      SR(0) => \^user_reset_out\,
      bridge_reset_int => bridge_reset_int,
      cfg_aer_ecrc_check_en => cfg_aer_ecrc_check_en,
      cfg_aer_ecrc_gen_en => cfg_aer_ecrc_gen_en,
      cfg_aer_interrupt_msgnum(4 downto 0) => cfg_aer_interrupt_msgnum(4 downto 0),
      cfg_aer_rooterr_corr_err_received => cfg_aer_rooterr_corr_err_received,
      cfg_aer_rooterr_corr_err_reporting_en => cfg_aer_rooterr_corr_err_reporting_en,
      cfg_aer_rooterr_fatal_err_received => cfg_aer_rooterr_fatal_err_received,
      cfg_aer_rooterr_fatal_err_reporting_en => cfg_aer_rooterr_fatal_err_reporting_en,
      cfg_aer_rooterr_non_fatal_err_received => cfg_aer_rooterr_non_fatal_err_received,
      cfg_aer_rooterr_non_fatal_err_reporting_en => cfg_aer_rooterr_non_fatal_err_reporting_en,
      cfg_bridge_serr_en => cfg_bridge_serr_en,
      cfg_bus_number(7 downto 0) => cfg_bus_number(7 downto 0),
      cfg_command(4 downto 0) => cfg_command(4 downto 0),
      cfg_dcommand(14 downto 0) => cfg_dcommand(14 downto 0),
      cfg_dcommand2(11 downto 0) => cfg_dcommand2(11 downto 0),
      cfg_device_number(4 downto 0) => cfg_device_number(4 downto 0),
      cfg_ds_bus_number(7 downto 0) => cfg_ds_bus_number(7 downto 0),
      cfg_ds_device_number(4 downto 0) => cfg_ds_device_number(4 downto 0),
      cfg_ds_function_number(2 downto 0) => cfg_ds_function_number(2 downto 0),
      cfg_dsn(63 downto 0) => cfg_dsn(63 downto 0),
      cfg_dstatus(3 downto 0) => cfg_dstatus(3 downto 0),
      cfg_err_aer_headerlog(127 downto 0) => cfg_err_aer_headerlog(127 downto 0),
      cfg_err_aer_headerlog_set => cfg_err_aer_headerlog_set,
      cfg_err_atomic_egress_blocked => cfg_err_atomic_egress_blocked,
      cfg_err_cor => cfg_err_cor,
      cfg_err_cpl_abort => cfg_err_cpl_abort,
      cfg_err_cpl_rdy => cfg_err_cpl_rdy,
      cfg_err_cpl_timeout => cfg_err_cpl_timeout,
      cfg_err_cpl_unexpect => cfg_err_cpl_unexpect,
      cfg_err_ecrc => cfg_err_ecrc,
      cfg_err_internal_cor => cfg_err_internal_cor,
      cfg_err_internal_uncor => cfg_err_internal_uncor,
      cfg_err_locked => cfg_err_locked,
      cfg_err_malformed => cfg_err_malformed,
      cfg_err_mc_blocked => cfg_err_mc_blocked,
      cfg_err_norecovery => cfg_err_norecovery,
      cfg_err_poisoned => cfg_err_poisoned,
      cfg_err_posted => cfg_err_posted,
      cfg_err_tlp_cpl_header(47 downto 0) => cfg_err_tlp_cpl_header(47 downto 0),
      cfg_err_ur => cfg_err_ur,
      cfg_function_number(2 downto 0) => cfg_function_number(2 downto 0),
      cfg_interrupt => cfg_interrupt,
      cfg_interrupt_assert => cfg_interrupt_assert,
      cfg_interrupt_di(7 downto 0) => cfg_interrupt_di(7 downto 0),
      cfg_interrupt_do(7 downto 0) => cfg_interrupt_do(7 downto 0),
      cfg_interrupt_mmenable(2 downto 0) => cfg_interrupt_mmenable(2 downto 0),
      cfg_interrupt_msienable => cfg_interrupt_msienable,
      cfg_interrupt_msixenable => cfg_interrupt_msixenable,
      cfg_interrupt_msixfm => cfg_interrupt_msixfm,
      cfg_interrupt_rdy => cfg_interrupt_rdy,
      cfg_interrupt_stat => cfg_interrupt_stat,
      cfg_lcommand(10 downto 0) => cfg_lcommand(10 downto 0),
      cfg_lstatus(9 downto 0) => cfg_lstatus(9 downto 0),
      cfg_mgmt_byte_en_n(3 downto 0) => cfg_mgmt_byte_en_n(3 downto 0),
      cfg_mgmt_di(31 downto 0) => cfg_mgmt_di(31 downto 0),
      cfg_mgmt_do(31 downto 0) => cfg_mgmt_do(31 downto 0),
      cfg_mgmt_dwaddr(9 downto 0) => cfg_mgmt_dwaddr(9 downto 0),
      cfg_mgmt_rd_en => cfg_mgmt_rd_en,
      cfg_mgmt_rd_wr_done => cfg_mgmt_rd_wr_done,
      cfg_mgmt_wr_en => cfg_mgmt_wr_en,
      cfg_mgmt_wr_readonly => cfg_mgmt_wr_readonly,
      cfg_mgmt_wr_rw1c_as_rw => cfg_mgmt_wr_rw1c_as_rw,
      cfg_msg_data(15 downto 0) => cfg_msg_data(15 downto 0),
      cfg_msg_received => cfg_msg_received,
      cfg_msg_received_assert_int_a => cfg_msg_received_assert_int_a,
      cfg_msg_received_assert_int_b => cfg_msg_received_assert_int_b,
      cfg_msg_received_assert_int_c => cfg_msg_received_assert_int_c,
      cfg_msg_received_assert_int_d => cfg_msg_received_assert_int_d,
      cfg_msg_received_deassert_int_a => cfg_msg_received_deassert_int_a,
      cfg_msg_received_deassert_int_b => cfg_msg_received_deassert_int_b,
      cfg_msg_received_deassert_int_c => cfg_msg_received_deassert_int_c,
      cfg_msg_received_deassert_int_d => cfg_msg_received_deassert_int_d,
      cfg_msg_received_err_cor => cfg_msg_received_err_cor,
      cfg_msg_received_err_fatal => cfg_msg_received_err_fatal,
      cfg_msg_received_err_non_fatal => cfg_msg_received_err_non_fatal,
      cfg_msg_received_pm_as_nak => cfg_msg_received_pm_as_nak,
      cfg_msg_received_pm_pme => cfg_msg_received_pm_pme,
      cfg_msg_received_pme_to_ack => cfg_msg_received_pme_to_ack,
      cfg_msg_received_setslotpowerlimit => cfg_msg_received_setslotpowerlimit,
      cfg_pcie_link_state(2 downto 0) => cfg_pcie_link_state(2 downto 0),
      cfg_pciecap_interrupt_msgnum(4 downto 0) => cfg_pciecap_interrupt_msgnum(4 downto 0),
      cfg_pm_force_state(1 downto 0) => cfg_pm_force_state(1 downto 0),
      cfg_pm_force_state_en => cfg_pm_force_state_en,
      cfg_pm_halt_aspm_l0s => cfg_pm_halt_aspm_l0s,
      cfg_pm_halt_aspm_l1 => cfg_pm_halt_aspm_l1,
      cfg_pm_wake => cfg_pm_wake,
      cfg_pmcsr_pme_en => cfg_pmcsr_pme_en,
      cfg_pmcsr_pme_status => cfg_pmcsr_pme_status,
      cfg_pmcsr_powerstate(1 downto 0) => cfg_pmcsr_powerstate(1 downto 0),
      cfg_received_func_lvl_rst => cfg_received_func_lvl_rst,
      cfg_root_control_pme_int_en => cfg_root_control_pme_int_en,
      cfg_root_control_syserr_corr_err_en => cfg_root_control_syserr_corr_err_en,
      cfg_root_control_syserr_fatal_err_en => cfg_root_control_syserr_fatal_err_en,
      cfg_root_control_syserr_non_fatal_err_en => cfg_root_control_syserr_non_fatal_err_en,
      cfg_slot_control_electromech_il_ctl_pulse => cfg_slot_control_electromech_il_ctl_pulse,
      cfg_to_turnoff => cfg_to_turnoff,
      cfg_trn_pending => cfg_trn_pending,
      cfg_turnoff_ok => cfg_turnoff_ok,
      cfg_vc_tcvc_map(6 downto 0) => cfg_vc_tcvc_map(6 downto 0),
      fc_cpld(11 downto 0) => fc_cpld(11 downto 0),
      fc_cplh(7 downto 0) => fc_cplh(7 downto 0),
      fc_npd(11 downto 0) => fc_npd(11 downto 0),
      fc_nph(7 downto 0) => fc_nph(7 downto 0),
      fc_pd(11 downto 0) => fc_pd(11 downto 0),
      fc_ph(7 downto 0) => fc_ph(7 downto 0),
      fc_sel(2 downto 0) => fc_sel(2 downto 0),
      m_axis_rx_tdata(63 downto 0) => m_axis_rx_tdata(63 downto 0),
      m_axis_rx_tkeep(7 downto 0) => m_axis_rx_tkeep(7 downto 0),
      m_axis_rx_tlast => m_axis_rx_tlast,
      m_axis_rx_tready => m_axis_rx_tready,
      m_axis_rx_tuser(13 downto 0) => m_axis_rx_tuser(13 downto 0),
      pcie_drp_addr(8 downto 0) => pcie_drp_addr(8 downto 0),
      pcie_drp_clk => pcie_drp_clk,
      pcie_drp_di(15 downto 0) => pcie_drp_di(15 downto 0),
      pcie_drp_do(15 downto 0) => pcie_drp_do(15 downto 0),
      pcie_drp_en => pcie_drp_en,
      pcie_drp_rdy => pcie_drp_rdy,
      pcie_drp_we => pcie_drp_we,
      pipe_rx0_char_is_k(1 downto 0) => pipe_rx0_char_is_k(1 downto 0),
      pipe_rx0_data(15 downto 0) => pipe_rx0_data(15 downto 0),
      pipe_rx0_elec_idle => pipe_rx0_elec_idle,
      pipe_rx0_phy_status => pipe_rx0_phy_status,
      pipe_rx0_status(2 downto 0) => pipe_rx0_status(2 downto 0),
      pipe_rx0_valid => pipe_rx0_valid,
      pipe_rx1_char_is_k(1 downto 0) => pipe_rx1_char_is_k(1 downto 0),
      pipe_rx1_data(15 downto 0) => pipe_rx1_data(15 downto 0),
      pipe_rx1_elec_idle => pipe_rx1_elec_idle,
      pipe_rx1_phy_status => pipe_rx1_phy_status,
      pipe_rx1_status(2 downto 0) => pipe_rx1_status(2 downto 0),
      pipe_rx1_valid => pipe_rx1_valid,
      pipe_rx2_char_is_k(1 downto 0) => pipe_rx2_char_is_k(1 downto 0),
      pipe_rx2_data(15 downto 0) => pipe_rx2_data(15 downto 0),
      pipe_rx2_elec_idle => pipe_rx2_elec_idle,
      pipe_rx2_phy_status => pipe_rx2_phy_status,
      pipe_rx2_status(2 downto 0) => pipe_rx2_status(2 downto 0),
      pipe_rx2_valid => pipe_rx2_valid,
      pipe_rx3_char_is_k(1 downto 0) => pipe_rx3_char_is_k(1 downto 0),
      pipe_rx3_data(15 downto 0) => pipe_rx3_data(15 downto 0),
      pipe_rx3_elec_idle => pipe_rx3_elec_idle,
      pipe_rx3_phy_status => pipe_rx3_phy_status,
      pipe_rx3_status(2 downto 0) => pipe_rx3_status(2 downto 0),
      pipe_rx3_valid => pipe_rx3_valid,
      pipe_tx_deemph => pipe_tx_deemph,
      pipe_tx_margin(2 downto 0) => pipe_tx_margin(2 downto 0),
      pipe_tx_rate => pipe_tx_rate,
      pipe_tx_rcvr_det => pipe_tx_rcvr_det,
      pl_directed_change_done => pl_directed_change_done,
      pl_directed_link_auton => pl_directed_link_auton,
      pl_directed_link_change(1 downto 0) => pl_directed_link_change(1 downto 0),
      pl_directed_link_speed => pl_directed_link_speed,
      pl_directed_link_width(1 downto 0) => pl_directed_link_width(1 downto 0),
      pl_downstream_deemph_source => pl_downstream_deemph_source,
      pl_initial_link_width(2 downto 0) => pl_initial_link_width(2 downto 0),
      pl_lane_reversal_mode(1 downto 0) => pl_lane_reversal_mode(1 downto 0),
      pl_link_gen2_cap => pl_link_gen2_cap,
      pl_link_partner_gen2_supported => pl_link_partner_gen2_supported,
      pl_link_upcfg_cap => pl_link_upcfg_cap,
      pl_ltssm_state(5 downto 0) => \^pl_ltssm_state\(5 downto 0),
      pl_phy_lnk_up => \^pl_phy_lnk_up\,
      pl_received_hot_rst => n_251_pcie_top_i,
      pl_rx_pm_state(1 downto 0) => pl_rx_pm_state(1 downto 0),
      pl_sel_lnk_rate => pl_sel_lnk_rate,
      pl_sel_lnk_width(1 downto 0) => pl_sel_lnk_width(1 downto 0),
      pl_transmit_hot_rst => pl_transmit_hot_rst,
      pl_tx_pm_state(2 downto 0) => pl_tx_pm_state(2 downto 0),
      pl_upstream_prefer_deemph => pl_upstream_prefer_deemph,
      rx_np_ok => rx_np_ok,
      rx_np_req => rx_np_req,
      s_axis_tx_tdata(63 downto 0) => s_axis_tx_tdata(63 downto 0),
      s_axis_tx_tkeep(0) => s_axis_tx_tkeep(0),
      s_axis_tx_tlast => s_axis_tx_tlast,
      s_axis_tx_tuser(3 downto 0) => s_axis_tx_tuser(3 downto 0),
      s_axis_tx_tvalid => s_axis_tx_tvalid,
      sys_rst_n => sys_rst_n_0,
      trn_lnk_up => trn_lnk_up,
      trn_tbuf_av(5 downto 0) => tx_buf_av(5 downto 0),
      trn_tcfg_req => tx_cfg_req,
      tx_cfg_gnt => tx_cfg_gnt,
      tx_err_drop => tx_err_drop
    );
pl_phy_lnk_up_q_reg: unisim.vcomponents.FDRE
    port map (
      C => \^ext_ch_gt_drpclk\,
      CE => \<const1>\,
      D => n_17_pcie_top_i,
      Q => \^pl_phy_lnk_up\,
      R => n_191_gt_top_i
    );
pl_received_hot_rst_q_reg: unisim.vcomponents.FDRE
    port map (
      C => \^ext_ch_gt_drpclk\,
      CE => \<const1>\,
      D => n_251_pcie_top_i,
      Q => \^pl_received_hot_rst\,
      R => n_191_gt_top_i
    );
user_lnk_up_d_reg: unisim.vcomponents.FDRE
    port map (
      C => \^ext_ch_gt_drpclk\,
      CE => \<const1>\,
      D => trn_lnk_up,
      Q => user_lnk_up_d,
      R => n_191_gt_top_i
    );
user_lnk_up_int_reg: unisim.vcomponents.FDRE
    port map (
      C => \^ext_ch_gt_drpclk\,
      CE => \<const1>\,
      D => user_lnk_up_d,
      Q => \^user_lnk_up\,
      R => n_191_gt_top_i
    );
user_reset_int_reg: unisim.vcomponents.FDPE
    port map (
      C => \^ext_ch_gt_drpclk\,
      CE => \<const1>\,
      D => n_4_pcie_top_i,
      PRE => n_0_user_reset_out_i_1,
      Q => bridge_reset_int
    );
user_reset_out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^pl_received_hot_rst\,
      I1 => sys_rst_n,
      O => n_0_user_reset_out_i_1
    );
user_reset_out_reg: unisim.vcomponents.FDPE
    port map (
      C => \^ext_ch_gt_drpclk\,
      CE => \<const1>\,
      D => bridge_reset_int,
      PRE => n_0_user_reset_out_i_1,
      Q => \^user_reset_out\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pciepcie_7x_v2_2_top is
  port (
    pci_exp_txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_pclk_out_slave : out STD_LOGIC;
    int_pipe_rxusrclk_out : out STD_LOGIC;
    int_rxoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    int_dclk_out : out STD_LOGIC;
    int_userclk1_out : out STD_LOGIC;
    int_userclk2_out : out STD_LOGIC;
    int_oobclk_out : out STD_LOGIC;
    int_mmcm_lock_out : out STD_LOGIC;
    int_qplllock_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_qplloutclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_qplloutrefclk_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_pclk_sel_slave : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_pclk_in : in STD_LOGIC;
    pipe_rxusrclk_in : in STD_LOGIC;
    pipe_rxoutclk_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_dclk_in : in STD_LOGIC;
    pipe_userclk1_in : in STD_LOGIC;
    pipe_userclk2_in : in STD_LOGIC;
    pipe_oobclk_in : in STD_LOGIC;
    pipe_mmcm_lock_in : in STD_LOGIC;
    pipe_txoutclk_out : out STD_LOGIC;
    pipe_rxoutclk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_pclk_sel_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_gen3_out : out STD_LOGIC;
    user_clk_out : out STD_LOGIC;
    user_reset_out : out STD_LOGIC;
    user_lnk_up : out STD_LOGIC;
    user_app_rdy : out STD_LOGIC;
    tx_buf_av : out STD_LOGIC_VECTOR ( 5 downto 0 );
    tx_cfg_req : out STD_LOGIC;
    tx_err_drop : out STD_LOGIC;
    s_axis_tx_tready : out STD_LOGIC;
    s_axis_tx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tx_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tx_tlast : in STD_LOGIC;
    s_axis_tx_tvalid : in STD_LOGIC;
    s_axis_tx_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_gnt : in STD_LOGIC;
    m_axis_rx_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_rx_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_rx_tlast : out STD_LOGIC;
    m_axis_rx_tvalid : out STD_LOGIC;
    m_axis_rx_tready : in STD_LOGIC;
    m_axis_rx_tuser : out STD_LOGIC_VECTOR ( 21 downto 0 );
    rx_np_ok : in STD_LOGIC;
    rx_np_req : in STD_LOGIC;
    fc_cpld : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fc_cplh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_npd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fc_nph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_pd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fc_ph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_sel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_mgmt_do : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_rd_wr_done : out STD_LOGIC;
    cfg_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_command : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_dstatus : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_dcommand : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_lstatus : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_lcommand : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_dcommand2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_pcie_link_state : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_pmcsr_pme_en : out STD_LOGIC;
    cfg_pmcsr_powerstate : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_pmcsr_pme_status : out STD_LOGIC;
    cfg_received_func_lvl_rst : out STD_LOGIC;
    cfg_mgmt_di : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_byte_en : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_mgmt_dwaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    cfg_mgmt_wr_en : in STD_LOGIC;
    cfg_mgmt_rd_en : in STD_LOGIC;
    cfg_mgmt_wr_readonly : in STD_LOGIC;
    cfg_err_ecrc : in STD_LOGIC;
    cfg_err_ur : in STD_LOGIC;
    cfg_err_cpl_timeout : in STD_LOGIC;
    cfg_err_cpl_unexpect : in STD_LOGIC;
    cfg_err_cpl_abort : in STD_LOGIC;
    cfg_err_posted : in STD_LOGIC;
    cfg_err_cor : in STD_LOGIC;
    cfg_err_atomic_egress_blocked : in STD_LOGIC;
    cfg_err_internal_cor : in STD_LOGIC;
    cfg_err_malformed : in STD_LOGIC;
    cfg_err_mc_blocked : in STD_LOGIC;
    cfg_err_poisoned : in STD_LOGIC;
    cfg_err_norecovery : in STD_LOGIC;
    cfg_err_tlp_cpl_header : in STD_LOGIC_VECTOR ( 47 downto 0 );
    cfg_err_cpl_rdy : out STD_LOGIC;
    cfg_err_locked : in STD_LOGIC;
    cfg_err_acs : in STD_LOGIC;
    cfg_err_internal_uncor : in STD_LOGIC;
    cfg_trn_pending : in STD_LOGIC;
    cfg_pm_halt_aspm_l0s : in STD_LOGIC;
    cfg_pm_halt_aspm_l1 : in STD_LOGIC;
    cfg_pm_force_state_en : in STD_LOGIC;
    cfg_pm_force_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_dsn : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_interrupt : in STD_LOGIC;
    cfg_interrupt_rdy : out STD_LOGIC;
    cfg_interrupt_assert : in STD_LOGIC;
    cfg_interrupt_di : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_do : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_mmenable : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_interrupt_msienable : out STD_LOGIC;
    cfg_interrupt_msixenable : out STD_LOGIC;
    cfg_interrupt_msixfm : out STD_LOGIC;
    cfg_interrupt_stat : in STD_LOGIC;
    cfg_pciecap_interrupt_msgnum : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_to_turnoff : out STD_LOGIC;
    cfg_turnoff_ok : in STD_LOGIC;
    cfg_bus_number : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_device_number : out STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_function_number : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_pm_wake : in STD_LOGIC;
    cfg_pm_send_pme_to : in STD_LOGIC;
    cfg_ds_bus_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_ds_device_number : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_ds_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_mgmt_wr_rw1c_as_rw : in STD_LOGIC;
    cfg_msg_received : out STD_LOGIC;
    cfg_msg_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_bridge_serr_en : out STD_LOGIC;
    cfg_slot_control_electromech_il_ctl_pulse : out STD_LOGIC;
    cfg_root_control_syserr_corr_err_en : out STD_LOGIC;
    cfg_root_control_syserr_non_fatal_err_en : out STD_LOGIC;
    cfg_root_control_syserr_fatal_err_en : out STD_LOGIC;
    cfg_root_control_pme_int_en : out STD_LOGIC;
    cfg_aer_rooterr_corr_err_reporting_en : out STD_LOGIC;
    cfg_aer_rooterr_non_fatal_err_reporting_en : out STD_LOGIC;
    cfg_aer_rooterr_fatal_err_reporting_en : out STD_LOGIC;
    cfg_aer_rooterr_corr_err_received : out STD_LOGIC;
    cfg_aer_rooterr_non_fatal_err_received : out STD_LOGIC;
    cfg_aer_rooterr_fatal_err_received : out STD_LOGIC;
    cfg_msg_received_err_cor : out STD_LOGIC;
    cfg_msg_received_err_non_fatal : out STD_LOGIC;
    cfg_msg_received_err_fatal : out STD_LOGIC;
    cfg_msg_received_pm_as_nak : out STD_LOGIC;
    cfg_msg_received_pm_pme : out STD_LOGIC;
    cfg_msg_received_pme_to_ack : out STD_LOGIC;
    cfg_msg_received_assert_int_a : out STD_LOGIC;
    cfg_msg_received_assert_int_b : out STD_LOGIC;
    cfg_msg_received_assert_int_c : out STD_LOGIC;
    cfg_msg_received_assert_int_d : out STD_LOGIC;
    cfg_msg_received_deassert_int_a : out STD_LOGIC;
    cfg_msg_received_deassert_int_b : out STD_LOGIC;
    cfg_msg_received_deassert_int_c : out STD_LOGIC;
    cfg_msg_received_deassert_int_d : out STD_LOGIC;
    cfg_msg_received_setslotpowerlimit : out STD_LOGIC;
    pl_directed_link_change : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_directed_link_width : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_directed_link_speed : in STD_LOGIC;
    pl_directed_link_auton : in STD_LOGIC;
    pl_upstream_prefer_deemph : in STD_LOGIC;
    pl_sel_lnk_rate : out STD_LOGIC;
    pl_sel_lnk_width : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_ltssm_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pl_lane_reversal_mode : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_phy_lnk_up : out STD_LOGIC;
    pl_tx_pm_state : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pl_rx_pm_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_link_upcfg_cap : out STD_LOGIC;
    pl_link_gen2_cap : out STD_LOGIC;
    pl_link_partner_gen2_supported : out STD_LOGIC;
    pl_initial_link_width : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pl_directed_change_done : out STD_LOGIC;
    pl_received_hot_rst : out STD_LOGIC;
    pl_transmit_hot_rst : in STD_LOGIC;
    pl_downstream_deemph_source : in STD_LOGIC;
    cfg_err_aer_headerlog : in STD_LOGIC_VECTOR ( 127 downto 0 );
    cfg_aer_interrupt_msgnum : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_err_aer_headerlog_set : out STD_LOGIC;
    cfg_aer_ecrc_check_en : out STD_LOGIC;
    cfg_aer_ecrc_gen_en : out STD_LOGIC;
    cfg_vc_tcvc_map : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sys_clk : in STD_LOGIC;
    sys_rst_n : in STD_LOGIC;
    pipe_mmcm_rst_n : in STD_LOGIC;
    common_commands_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rx_0_sigs : in STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_rx_1_sigs : in STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_rx_2_sigs : in STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_rx_3_sigs : in STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_rx_4_sigs : in STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_rx_5_sigs : in STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_rx_6_sigs : in STD_LOGIC_VECTOR ( 24 downto 0 );
    pipe_rx_7_sigs : in STD_LOGIC_VECTOR ( 24 downto 0 );
    common_commands_out : out STD_LOGIC_VECTOR ( 11 downto 0 );
    pipe_tx_0_sigs : out STD_LOGIC_VECTOR ( 22 downto 0 );
    pipe_tx_1_sigs : out STD_LOGIC_VECTOR ( 22 downto 0 );
    pipe_tx_2_sigs : out STD_LOGIC_VECTOR ( 22 downto 0 );
    pipe_tx_3_sigs : out STD_LOGIC_VECTOR ( 22 downto 0 );
    pipe_tx_4_sigs : out STD_LOGIC_VECTOR ( 22 downto 0 );
    pipe_tx_5_sigs : out STD_LOGIC_VECTOR ( 22 downto 0 );
    pipe_tx_6_sigs : out STD_LOGIC_VECTOR ( 22 downto 0 );
    pipe_tx_7_sigs : out STD_LOGIC_VECTOR ( 22 downto 0 );
    startup_cfgclk : out STD_LOGIC;
    startup_cfgmclk : out STD_LOGIC;
    startup_eos : out STD_LOGIC;
    startup_preq : out STD_LOGIC;
    startup_clk : in STD_LOGIC;
    startup_gsr : in STD_LOGIC;
    startup_gts : in STD_LOGIC;
    startup_keyclearb : in STD_LOGIC;
    startup_pack : in STD_LOGIC;
    startup_usrcclko : in STD_LOGIC;
    startup_usrcclkts : in STD_LOGIC;
    startup_usrdoneo : in STD_LOGIC;
    startup_usrdonets : in STD_LOGIC;
    icap_clk : in STD_LOGIC;
    icap_csib : in STD_LOGIC;
    icap_rdwrb : in STD_LOGIC;
    icap_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icap_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    qpll_drp_crscode : in STD_LOGIC_VECTOR ( 11 downto 0 );
    qpll_drp_fsm : in STD_LOGIC_VECTOR ( 17 downto 0 );
    qpll_drp_done : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_drp_reset : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_qplllock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_qplloutclk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_qplloutrefclk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_qplld : out STD_LOGIC;
    qpll_qpllreset : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qpll_drp_clk : out STD_LOGIC;
    qpll_drp_rst_n : out STD_LOGIC;
    qpll_drp_ovrd : out STD_LOGIC;
    qpll_drp_gen3 : out STD_LOGIC;
    qpll_drp_start : out STD_LOGIC;
    pipe_txprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxprbssel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_txprbsforceerr : in STD_LOGIC;
    pipe_rxprbscntreset : in STD_LOGIC;
    pipe_loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pipe_rxprbserr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_rst_fsm : out STD_LOGIC_VECTOR ( 4 downto 0 );
    pipe_qrst_fsm : out STD_LOGIC_VECTOR ( 11 downto 0 );
    pipe_rate_fsm : out STD_LOGIC_VECTOR ( 19 downto 0 );
    pipe_sync_fsm_tx : out STD_LOGIC_VECTOR ( 23 downto 0 );
    pipe_sync_fsm_rx : out STD_LOGIC_VECTOR ( 27 downto 0 );
    pipe_drp_fsm : out STD_LOGIC_VECTOR ( 27 downto 0 );
    pipe_rst_idle : out STD_LOGIC;
    pipe_qrst_idle : out STD_LOGIC;
    pipe_rate_idle : out STD_LOGIC;
    gt_ch_drp_rdy : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pipe_debug : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ext_ch_gt_drpclk : out STD_LOGIC;
    ext_ch_gt_drpaddr : in STD_LOGIC_VECTOR ( 35 downto 0 );
    ext_ch_gt_drpen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drpdi : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ext_ch_gt_drpwe : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ext_ch_gt_drpdo : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ext_ch_gt_drprdy : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pcie_drp_clk : in STD_LOGIC;
    pcie_drp_en : in STD_LOGIC;
    pcie_drp_we : in STD_LOGIC;
    pcie_drp_addr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    pcie_drp_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcie_drp_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pcie_drp_rdy : out STD_LOGIC
  );
  attribute c_component_name : string;
  attribute c_component_name of v7_pciepcie_7x_v2_2_top : entity is "v7_pcie";
  attribute dev_port_type : string;
  attribute dev_port_type of v7_pciepcie_7x_v2_2_top : entity is "0000";
  attribute c_dev_port_type : string;
  attribute c_dev_port_type of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_header_type : string;
  attribute c_header_type of v7_pciepcie_7x_v2_2_top : entity is "00";
  attribute c_upstream_facing : string;
  attribute c_upstream_facing of v7_pciepcie_7x_v2_2_top : entity is "true";
  attribute max_lnk_wdt : string;
  attribute max_lnk_wdt of v7_pciepcie_7x_v2_2_top : entity is "000100";
  attribute c_max_lnk_wdt : string;
  attribute c_max_lnk_wdt of v7_pciepcie_7x_v2_2_top : entity is "01";
  attribute max_lnk_spd : string;
  attribute max_lnk_spd of v7_pciepcie_7x_v2_2_top : entity is "1";
  attribute c_gen1 : string;
  attribute c_gen1 of v7_pciepcie_7x_v2_2_top : entity is "false";
  attribute c_int_width : integer;
  attribute c_int_width of v7_pciepcie_7x_v2_2_top : entity is 64;
  attribute pci_exp_int_freq : integer;
  attribute pci_exp_int_freq of v7_pciepcie_7x_v2_2_top : entity is 2;
  attribute c_pcie_fast_config : integer;
  attribute c_pcie_fast_config of v7_pciepcie_7x_v2_2_top : entity is 0;
  attribute bar_0 : string;
  attribute bar_0 of v7_pciepcie_7x_v2_2_top : entity is "FFFF0000";
  attribute bar_1 : string;
  attribute bar_1 of v7_pciepcie_7x_v2_2_top : entity is "FFF00000";
  attribute bar_2 : string;
  attribute bar_2 of v7_pciepcie_7x_v2_2_top : entity is "FFF80000";
  attribute bar_3 : string;
  attribute bar_3 of v7_pciepcie_7x_v2_2_top : entity is "00000000";
  attribute bar_4 : string;
  attribute bar_4 of v7_pciepcie_7x_v2_2_top : entity is "00000000";
  attribute bar_5 : string;
  attribute bar_5 of v7_pciepcie_7x_v2_2_top : entity is "00000000";
  attribute xrom_bar : string;
  attribute xrom_bar of v7_pciepcie_7x_v2_2_top : entity is "00000000";
  attribute cost_table : integer;
  attribute cost_table of v7_pciepcie_7x_v2_2_top : entity is 1;
  attribute ven_id : string;
  attribute ven_id of v7_pciepcie_7x_v2_2_top : entity is "10EE";
  attribute dev_id : string;
  attribute dev_id of v7_pciepcie_7x_v2_2_top : entity is "6024";
  attribute rev_id : string;
  attribute rev_id of v7_pciepcie_7x_v2_2_top : entity is "06";
  attribute subsys_ven_id : string;
  attribute subsys_ven_id of v7_pciepcie_7x_v2_2_top : entity is "0084";
  attribute subsys_id : string;
  attribute subsys_id of v7_pciepcie_7x_v2_2_top : entity is "ABB3";
  attribute class_code : string;
  attribute class_code of v7_pciepcie_7x_v2_2_top : entity is "050000";
  attribute cardbus_cis_ptr : string;
  attribute cardbus_cis_ptr of v7_pciepcie_7x_v2_2_top : entity is "00000000";
  attribute cap_ver : string;
  attribute cap_ver of v7_pciepcie_7x_v2_2_top : entity is "2";
  attribute c_pcie_cap_slot_implemented : string;
  attribute c_pcie_cap_slot_implemented of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute mps : string;
  attribute mps of v7_pciepcie_7x_v2_2_top : entity is "010";
  attribute cmps : string;
  attribute cmps of v7_pciepcie_7x_v2_2_top : entity is "2";
  attribute ext_tag_fld_sup : string;
  attribute ext_tag_fld_sup of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_dev_control_ext_tag_default : string;
  attribute c_dev_control_ext_tag_default of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute phantm_func_sup : string;
  attribute phantm_func_sup of v7_pciepcie_7x_v2_2_top : entity is "00";
  attribute c_phantom_functions : string;
  attribute c_phantom_functions of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute ep_l0s_accpt_lat : string;
  attribute ep_l0s_accpt_lat of v7_pciepcie_7x_v2_2_top : entity is "000";
  attribute c_ep_l0s_accpt_lat : string;
  attribute c_ep_l0s_accpt_lat of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute ep_l1_accpt_lat : string;
  attribute ep_l1_accpt_lat of v7_pciepcie_7x_v2_2_top : entity is "111";
  attribute c_ep_l1_accpt_lat : string;
  attribute c_ep_l1_accpt_lat of v7_pciepcie_7x_v2_2_top : entity is "7";
  attribute c_cpl_timeout_disable_sup : string;
  attribute c_cpl_timeout_disable_sup of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_cpl_timeout_range : string;
  attribute c_cpl_timeout_range of v7_pciepcie_7x_v2_2_top : entity is "0010";
  attribute c_cpl_timeout_ranges_sup : string;
  attribute c_cpl_timeout_ranges_sup of v7_pciepcie_7x_v2_2_top : entity is "2";
  attribute c_buf_opt_bma : string;
  attribute c_buf_opt_bma of v7_pciepcie_7x_v2_2_top : entity is "true";
  attribute c_perf_level_high : string;
  attribute c_perf_level_high of v7_pciepcie_7x_v2_2_top : entity is "true";
  attribute c_tx_last_tlp : string;
  attribute c_tx_last_tlp of v7_pciepcie_7x_v2_2_top : entity is "29";
  attribute c_rx_ram_limit : string;
  attribute c_rx_ram_limit of v7_pciepcie_7x_v2_2_top : entity is "7FF";
  attribute c_fc_ph : string;
  attribute c_fc_ph of v7_pciepcie_7x_v2_2_top : entity is "32";
  attribute c_fc_pd : string;
  attribute c_fc_pd of v7_pciepcie_7x_v2_2_top : entity is "437";
  attribute c_fc_nph : string;
  attribute c_fc_nph of v7_pciepcie_7x_v2_2_top : entity is "12";
  attribute c_fc_npd : string;
  attribute c_fc_npd of v7_pciepcie_7x_v2_2_top : entity is "24";
  attribute c_fc_cplh : string;
  attribute c_fc_cplh of v7_pciepcie_7x_v2_2_top : entity is "36";
  attribute c_fc_cpld : string;
  attribute c_fc_cpld of v7_pciepcie_7x_v2_2_top : entity is "461";
  attribute c_cpl_inf : string;
  attribute c_cpl_inf of v7_pciepcie_7x_v2_2_top : entity is "true";
  attribute c_cpl_infinite : string;
  attribute c_cpl_infinite of v7_pciepcie_7x_v2_2_top : entity is "true";
  attribute c_surprise_dn_err_cap : string;
  attribute c_surprise_dn_err_cap of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_dll_lnk_actv_cap : string;
  attribute c_dll_lnk_actv_cap of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_lnk_bndwdt_notif : string;
  attribute c_lnk_bndwdt_notif of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_external_clocking : string;
  attribute c_external_clocking of v7_pciepcie_7x_v2_2_top : entity is "true";
  attribute c_trgt_lnk_spd : string;
  attribute c_trgt_lnk_spd of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_hw_auton_spd_disable : string;
  attribute c_hw_auton_spd_disable of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_de_emph : string;
  attribute c_de_emph of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute slot_clk : string;
  attribute slot_clk of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_rcb : string;
  attribute c_rcb of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_root_cap_crs : string;
  attribute c_root_cap_crs of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_slot_cap_attn_butn : string;
  attribute c_slot_cap_attn_butn of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_slot_cap_attn_ind : string;
  attribute c_slot_cap_attn_ind of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_slot_cap_pwr_ctrl : string;
  attribute c_slot_cap_pwr_ctrl of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_slot_cap_pwr_ind : string;
  attribute c_slot_cap_pwr_ind of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_slot_cap_hotplug_surprise : string;
  attribute c_slot_cap_hotplug_surprise of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_slot_cap_hotplug_cap : string;
  attribute c_slot_cap_hotplug_cap of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_slot_cap_mrl : string;
  attribute c_slot_cap_mrl of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_slot_cap_elec_interlock : string;
  attribute c_slot_cap_elec_interlock of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_slot_cap_no_cmd_comp_sup : string;
  attribute c_slot_cap_no_cmd_comp_sup of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_slot_cap_pwr_limit_value : string;
  attribute c_slot_cap_pwr_limit_value of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_slot_cap_pwr_limit_scale : string;
  attribute c_slot_cap_pwr_limit_scale of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_slot_cap_physical_slot_num : string;
  attribute c_slot_cap_physical_slot_num of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute intx : string;
  attribute intx of v7_pciepcie_7x_v2_2_top : entity is "true";
  attribute int_pin : string;
  attribute int_pin of v7_pciepcie_7x_v2_2_top : entity is "1";
  attribute c_msi_cap_on : string;
  attribute c_msi_cap_on of v7_pciepcie_7x_v2_2_top : entity is "true";
  attribute c_pm_cap_next_ptr : string;
  attribute c_pm_cap_next_ptr of v7_pciepcie_7x_v2_2_top : entity is "48";
  attribute c_msi_64b_addr : string;
  attribute c_msi_64b_addr of v7_pciepcie_7x_v2_2_top : entity is "true";
  attribute c_msi : string;
  attribute c_msi of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_msi_mult_msg_extn : string;
  attribute c_msi_mult_msg_extn of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_msi_per_vctr_mask_cap : string;
  attribute c_msi_per_vctr_mask_cap of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_msix_cap_on : string;
  attribute c_msix_cap_on of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_msix_next_ptr : string;
  attribute c_msix_next_ptr of v7_pciepcie_7x_v2_2_top : entity is "00";
  attribute c_pcie_cap_next_ptr : string;
  attribute c_pcie_cap_next_ptr of v7_pciepcie_7x_v2_2_top : entity is "00";
  attribute c_msix_table_size : string;
  attribute c_msix_table_size of v7_pciepcie_7x_v2_2_top : entity is "000";
  attribute c_msix_table_offset : string;
  attribute c_msix_table_offset of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_msix_table_bir : string;
  attribute c_msix_table_bir of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_msix_pba_offset : string;
  attribute c_msix_pba_offset of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_msix_pba_bir : string;
  attribute c_msix_pba_bir of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute dsi : string;
  attribute dsi of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_dsi_bool : string;
  attribute c_dsi_bool of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute d1_sup : string;
  attribute d1_sup of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_d1_support : string;
  attribute c_d1_support of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute d2_sup : string;
  attribute d2_sup of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_d2_support : string;
  attribute c_d2_support of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute pme_sup : string;
  attribute pme_sup of v7_pciepcie_7x_v2_2_top : entity is "0F";
  attribute c_pme_support : string;
  attribute c_pme_support of v7_pciepcie_7x_v2_2_top : entity is "0F";
  attribute no_soft_rst : string;
  attribute no_soft_rst of v7_pciepcie_7x_v2_2_top : entity is "true";
  attribute pwr_con_d0_state : string;
  attribute pwr_con_d0_state of v7_pciepcie_7x_v2_2_top : entity is "00";
  attribute con_scl_fctr_d0_state : string;
  attribute con_scl_fctr_d0_state of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute pwr_con_d1_state : string;
  attribute pwr_con_d1_state of v7_pciepcie_7x_v2_2_top : entity is "00";
  attribute con_scl_fctr_d1_state : string;
  attribute con_scl_fctr_d1_state of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute pwr_con_d2_state : string;
  attribute pwr_con_d2_state of v7_pciepcie_7x_v2_2_top : entity is "00";
  attribute con_scl_fctr_d2_state : string;
  attribute con_scl_fctr_d2_state of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute pwr_con_d3_state : string;
  attribute pwr_con_d3_state of v7_pciepcie_7x_v2_2_top : entity is "00";
  attribute con_scl_fctr_d3_state : string;
  attribute con_scl_fctr_d3_state of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute pwr_dis_d0_state : string;
  attribute pwr_dis_d0_state of v7_pciepcie_7x_v2_2_top : entity is "00";
  attribute dis_scl_fctr_d0_state : string;
  attribute dis_scl_fctr_d0_state of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute pwr_dis_d1_state : string;
  attribute pwr_dis_d1_state of v7_pciepcie_7x_v2_2_top : entity is "00";
  attribute dis_scl_fctr_d1_state : string;
  attribute dis_scl_fctr_d1_state of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute pwr_dis_d2_state : string;
  attribute pwr_dis_d2_state of v7_pciepcie_7x_v2_2_top : entity is "00";
  attribute dis_scl_fctr_d2_state : string;
  attribute dis_scl_fctr_d2_state of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute pwr_dis_d3_state : string;
  attribute pwr_dis_d3_state of v7_pciepcie_7x_v2_2_top : entity is "00";
  attribute dis_scl_fctr_d3_state : string;
  attribute dis_scl_fctr_d3_state of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_dsn_cap_enabled : string;
  attribute c_dsn_cap_enabled of v7_pciepcie_7x_v2_2_top : entity is "true";
  attribute c_dsn_base_ptr : string;
  attribute c_dsn_base_ptr of v7_pciepcie_7x_v2_2_top : entity is "100";
  attribute c_vc_cap_enabled : string;
  attribute c_vc_cap_enabled of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_vc_base_ptr : string;
  attribute c_vc_base_ptr of v7_pciepcie_7x_v2_2_top : entity is "000";
  attribute c_vc_cap_reject_snoop : string;
  attribute c_vc_cap_reject_snoop of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_vsec_cap_enabled : string;
  attribute c_vsec_cap_enabled of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_vsec_base_ptr : string;
  attribute c_vsec_base_ptr of v7_pciepcie_7x_v2_2_top : entity is "000";
  attribute c_vsec_next_ptr : string;
  attribute c_vsec_next_ptr of v7_pciepcie_7x_v2_2_top : entity is "000";
  attribute c_dsn_next_ptr : string;
  attribute c_dsn_next_ptr of v7_pciepcie_7x_v2_2_top : entity is "000";
  attribute c_vc_next_ptr : string;
  attribute c_vc_next_ptr of v7_pciepcie_7x_v2_2_top : entity is "000";
  attribute c_pci_cfg_space_addr : string;
  attribute c_pci_cfg_space_addr of v7_pciepcie_7x_v2_2_top : entity is "3F";
  attribute c_ext_pci_cfg_space_addr : string;
  attribute c_ext_pci_cfg_space_addr of v7_pciepcie_7x_v2_2_top : entity is "3FF";
  attribute c_last_cfg_dw : string;
  attribute c_last_cfg_dw of v7_pciepcie_7x_v2_2_top : entity is "10C";
  attribute c_enable_msg_route : string;
  attribute c_enable_msg_route of v7_pciepcie_7x_v2_2_top : entity is "00000000000";
  attribute bram_lat : string;
  attribute bram_lat of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_rx_raddr_lat : string;
  attribute c_rx_raddr_lat of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_rx_rdata_lat : string;
  attribute c_rx_rdata_lat of v7_pciepcie_7x_v2_2_top : entity is "2";
  attribute c_rx_write_lat : string;
  attribute c_rx_write_lat of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_tx_raddr_lat : string;
  attribute c_tx_raddr_lat of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_tx_rdata_lat : string;
  attribute c_tx_rdata_lat of v7_pciepcie_7x_v2_2_top : entity is "2";
  attribute c_tx_write_lat : string;
  attribute c_tx_write_lat of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_ll_ack_timeout_enable : string;
  attribute c_ll_ack_timeout_enable of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_ll_ack_timeout_function : string;
  attribute c_ll_ack_timeout_function of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_ll_ack_timeout : string;
  attribute c_ll_ack_timeout of v7_pciepcie_7x_v2_2_top : entity is "0000";
  attribute c_ll_replay_timeout_enable : string;
  attribute c_ll_replay_timeout_enable of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_ll_replay_timeout_func : string;
  attribute c_ll_replay_timeout_func of v7_pciepcie_7x_v2_2_top : entity is "1";
  attribute c_ll_replay_timeout : string;
  attribute c_ll_replay_timeout of v7_pciepcie_7x_v2_2_top : entity is "0000";
  attribute c_dis_lane_reverse : string;
  attribute c_dis_lane_reverse of v7_pciepcie_7x_v2_2_top : entity is "true";
  attribute c_upconfig_capable : string;
  attribute c_upconfig_capable of v7_pciepcie_7x_v2_2_top : entity is "true";
  attribute c_disable_scrambling : string;
  attribute c_disable_scrambling of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_disable_tx_aspm_l0s : string;
  attribute c_disable_tx_aspm_l0s of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_rev_gt_order : string;
  attribute c_rev_gt_order of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_pcie_dbg_ports : string;
  attribute c_pcie_dbg_ports of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute pci_exp_ref_freq : string;
  attribute pci_exp_ref_freq of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_xlnx_ref_board : string;
  attribute c_xlnx_ref_board of v7_pciepcie_7x_v2_2_top : entity is "AC701";
  attribute c_downstream_link_num : string;
  attribute c_downstream_link_num of v7_pciepcie_7x_v2_2_top : entity is "00";
  attribute c_pcie_blk_locn : string;
  attribute c_pcie_blk_locn of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_ur_atomic : string;
  attribute c_ur_atomic of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_dev_cap2_atomicop32_completer_supported : string;
  attribute c_dev_cap2_atomicop32_completer_supported of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_dev_cap2_atomicop64_completer_supported : string;
  attribute c_dev_cap2_atomicop64_completer_supported of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_dev_cap2_cas128_completer_supported : string;
  attribute c_dev_cap2_cas128_completer_supported of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_dev_cap2_tph_completer_supported : string;
  attribute c_dev_cap2_tph_completer_supported of v7_pciepcie_7x_v2_2_top : entity is "00";
  attribute c_dev_cap2_ari_forwarding_supported : string;
  attribute c_dev_cap2_ari_forwarding_supported of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_dev_cap2_atomicop_routing_supported : string;
  attribute c_dev_cap2_atomicop_routing_supported of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_link_cap_aspm_optionality : string;
  attribute c_link_cap_aspm_optionality of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_aer_cap_on : string;
  attribute c_aer_cap_on of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_aer_base_ptr : string;
  attribute c_aer_base_ptr of v7_pciepcie_7x_v2_2_top : entity is "000";
  attribute c_aer_cap_nextptr : string;
  attribute c_aer_cap_nextptr of v7_pciepcie_7x_v2_2_top : entity is "000";
  attribute c_aer_cap_ecrc_check_capable : string;
  attribute c_aer_cap_ecrc_check_capable of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_aer_cap_multiheader : string;
  attribute c_aer_cap_multiheader of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_aer_cap_permit_rooterr_update : string;
  attribute c_aer_cap_permit_rooterr_update of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_rbar_cap_on : string;
  attribute c_rbar_cap_on of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_rbar_base_ptr : string;
  attribute c_rbar_base_ptr of v7_pciepcie_7x_v2_2_top : entity is "000";
  attribute c_rbar_cap_nextptr : string;
  attribute c_rbar_cap_nextptr of v7_pciepcie_7x_v2_2_top : entity is "000";
  attribute c_rbar_num : string;
  attribute c_rbar_num of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_rbar_cap_sup0 : string;
  attribute c_rbar_cap_sup0 of v7_pciepcie_7x_v2_2_top : entity is "00001";
  attribute c_rbar_cap_index0 : string;
  attribute c_rbar_cap_index0 of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_rbar_cap_control_encodedbar0 : string;
  attribute c_rbar_cap_control_encodedbar0 of v7_pciepcie_7x_v2_2_top : entity is "00";
  attribute c_rbar_cap_sup1 : string;
  attribute c_rbar_cap_sup1 of v7_pciepcie_7x_v2_2_top : entity is "00001";
  attribute c_rbar_cap_index1 : string;
  attribute c_rbar_cap_index1 of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_rbar_cap_control_encodedbar1 : string;
  attribute c_rbar_cap_control_encodedbar1 of v7_pciepcie_7x_v2_2_top : entity is "00";
  attribute c_rbar_cap_sup2 : string;
  attribute c_rbar_cap_sup2 of v7_pciepcie_7x_v2_2_top : entity is "00001";
  attribute c_rbar_cap_index2 : string;
  attribute c_rbar_cap_index2 of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_rbar_cap_control_encodedbar2 : string;
  attribute c_rbar_cap_control_encodedbar2 of v7_pciepcie_7x_v2_2_top : entity is "00";
  attribute c_rbar_cap_sup3 : string;
  attribute c_rbar_cap_sup3 of v7_pciepcie_7x_v2_2_top : entity is "00001";
  attribute c_rbar_cap_index3 : string;
  attribute c_rbar_cap_index3 of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_rbar_cap_control_encodedbar3 : string;
  attribute c_rbar_cap_control_encodedbar3 of v7_pciepcie_7x_v2_2_top : entity is "00";
  attribute c_rbar_cap_sup4 : string;
  attribute c_rbar_cap_sup4 of v7_pciepcie_7x_v2_2_top : entity is "00001";
  attribute c_rbar_cap_index4 : string;
  attribute c_rbar_cap_index4 of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_rbar_cap_control_encodedbar4 : string;
  attribute c_rbar_cap_control_encodedbar4 of v7_pciepcie_7x_v2_2_top : entity is "00";
  attribute c_rbar_cap_sup5 : string;
  attribute c_rbar_cap_sup5 of v7_pciepcie_7x_v2_2_top : entity is "00001";
  attribute c_rbar_cap_index5 : string;
  attribute c_rbar_cap_index5 of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_rbar_cap_control_encodedbar5 : string;
  attribute c_rbar_cap_control_encodedbar5 of v7_pciepcie_7x_v2_2_top : entity is "00";
  attribute c_recrc_check : string;
  attribute c_recrc_check of v7_pciepcie_7x_v2_2_top : entity is "0";
  attribute c_recrc_check_trim : string;
  attribute c_recrc_check_trim of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_disable_rx_poisoned_resp : string;
  attribute c_disable_rx_poisoned_resp of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_trn_np_fc : string;
  attribute c_trn_np_fc of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_ur_inv_req : string;
  attribute c_ur_inv_req of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_ur_prs_response : string;
  attribute c_ur_prs_response of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_silicon_rev : string;
  attribute c_silicon_rev of v7_pciepcie_7x_v2_2_top : entity is "2";
  attribute c_aer_cap_optional_err_support : string;
  attribute c_aer_cap_optional_err_support of v7_pciepcie_7x_v2_2_top : entity is "000000";
  attribute PIPE_SIM : string;
  attribute PIPE_SIM of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute PCIE_EXT_CLK : string;
  attribute PCIE_EXT_CLK of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute PCIE_EXT_GT_COMMON : string;
  attribute PCIE_EXT_GT_COMMON of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute EXT_CH_GT_DRP : string;
  attribute EXT_CH_GT_DRP of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute TRANSCEIVER_CTRL_STATUS_PORTS : string;
  attribute TRANSCEIVER_CTRL_STATUS_PORTS of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute PL_INTERFACE : string;
  attribute PL_INTERFACE of v7_pciepcie_7x_v2_2_top : entity is "true";
  attribute CFG_MGMT_IF : string;
  attribute CFG_MGMT_IF of v7_pciepcie_7x_v2_2_top : entity is "true";
  attribute CFG_CTL_IF : string;
  attribute CFG_CTL_IF of v7_pciepcie_7x_v2_2_top : entity is "true";
  attribute CFG_STATUS_IF : string;
  attribute CFG_STATUS_IF of v7_pciepcie_7x_v2_2_top : entity is "true";
  attribute RCV_MSG_IF : string;
  attribute RCV_MSG_IF of v7_pciepcie_7x_v2_2_top : entity is "true";
  attribute CFG_FC_IF : string;
  attribute CFG_FC_IF of v7_pciepcie_7x_v2_2_top : entity is "true";
  attribute ERR_REPORTING_IF : string;
  attribute ERR_REPORTING_IF of v7_pciepcie_7x_v2_2_top : entity is "true";
  attribute SHARED_LOGIC_IN_CORE : string;
  attribute SHARED_LOGIC_IN_CORE of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute EXT_PIPE_INTERFACE : string;
  attribute EXT_PIPE_INTERFACE of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute c_aer_cap_ecrc_gen_capable : string;
  attribute c_aer_cap_ecrc_gen_capable of v7_pciepcie_7x_v2_2_top : entity is "FALSE";
  attribute LINK_CAP_MAX_LINK_WIDTH : integer;
  attribute LINK_CAP_MAX_LINK_WIDTH of v7_pciepcie_7x_v2_2_top : entity is 4;
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of v7_pciepcie_7x_v2_2_top : entity is 64;
  attribute KEEP_WIDTH : integer;
  attribute KEEP_WIDTH of v7_pciepcie_7x_v2_2_top : entity is 8;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of v7_pciepcie_7x_v2_2_top : entity is "yes";
end v7_pciepcie_7x_v2_2_top;

architecture STRUCTURE of v7_pciepcie_7x_v2_2_top is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^cfg_command\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^cfg_dcommand\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^cfg_dcommand2\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^cfg_dstatus\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^cfg_lcommand\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^cfg_lstatus\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^cfg_trn_pending\ : STD_LOGIC;
  signal \^int_qplllock_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^int_qplloutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^int_qplloutrefclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axis_rx_tuser\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \^user_clk_out\ : STD_LOGIC;
begin
  \^cfg_trn_pending\ <= cfg_trn_pending;
  cfg_command(15) <= \<const0>\;
  cfg_command(14) <= \<const0>\;
  cfg_command(13) <= \<const0>\;
  cfg_command(12) <= \<const0>\;
  cfg_command(11) <= \<const0>\;
  cfg_command(10) <= \^cfg_command\(10);
  cfg_command(9) <= \<const0>\;
  cfg_command(8) <= \^cfg_command\(8);
  cfg_command(7) <= \<const0>\;
  cfg_command(6) <= \<const0>\;
  cfg_command(5) <= \<const0>\;
  cfg_command(4) <= \<const0>\;
  cfg_command(3) <= \<const0>\;
  cfg_command(2 downto 0) <= \^cfg_command\(2 downto 0);
  cfg_dcommand(15) <= \<const0>\;
  cfg_dcommand(14 downto 0) <= \^cfg_dcommand\(14 downto 0);
  cfg_dcommand2(15) <= \<const0>\;
  cfg_dcommand2(14) <= \<const0>\;
  cfg_dcommand2(13) <= \<const0>\;
  cfg_dcommand2(12) <= \<const0>\;
  cfg_dcommand2(11 downto 0) <= \^cfg_dcommand2\(11 downto 0);
  cfg_dstatus(15) <= \<const0>\;
  cfg_dstatus(14) <= \<const0>\;
  cfg_dstatus(13) <= \<const0>\;
  cfg_dstatus(12) <= \<const0>\;
  cfg_dstatus(11) <= \<const0>\;
  cfg_dstatus(10) <= \<const0>\;
  cfg_dstatus(9) <= \<const0>\;
  cfg_dstatus(8) <= \<const0>\;
  cfg_dstatus(7) <= \<const0>\;
  cfg_dstatus(6) <= \<const0>\;
  cfg_dstatus(5) <= \^cfg_trn_pending\;
  cfg_dstatus(4) <= \<const0>\;
  cfg_dstatus(3 downto 0) <= \^cfg_dstatus\(3 downto 0);
  cfg_lcommand(15) <= \<const0>\;
  cfg_lcommand(14) <= \<const0>\;
  cfg_lcommand(13) <= \<const0>\;
  cfg_lcommand(12) <= \<const0>\;
  cfg_lcommand(11 downto 3) <= \^cfg_lcommand\(11 downto 3);
  cfg_lcommand(2) <= \<const0>\;
  cfg_lcommand(1 downto 0) <= \^cfg_lcommand\(1 downto 0);
  cfg_lstatus(15 downto 13) <= \^cfg_lstatus\(15 downto 13);
  cfg_lstatus(12) <= \<const0>\;
  cfg_lstatus(11) <= \^cfg_lstatus\(11);
  cfg_lstatus(10) <= \<const0>\;
  cfg_lstatus(9) <= \<const0>\;
  cfg_lstatus(8) <= \<const0>\;
  cfg_lstatus(7 downto 4) <= \^cfg_lstatus\(7 downto 4);
  cfg_lstatus(3) <= \<const0>\;
  cfg_lstatus(2) <= \<const0>\;
  cfg_lstatus(1 downto 0) <= \^cfg_lstatus\(1 downto 0);
  cfg_status(15) <= \<const0>\;
  cfg_status(14) <= \<const0>\;
  cfg_status(13) <= \<const0>\;
  cfg_status(12) <= \<const0>\;
  cfg_status(11) <= \<const0>\;
  cfg_status(10) <= \<const0>\;
  cfg_status(9) <= \<const0>\;
  cfg_status(8) <= \<const0>\;
  cfg_status(7) <= \<const0>\;
  cfg_status(6) <= \<const0>\;
  cfg_status(5) <= \<const0>\;
  cfg_status(4) <= \<const0>\;
  cfg_status(3) <= \<const0>\;
  cfg_status(2) <= \<const0>\;
  cfg_status(1) <= \<const0>\;
  cfg_status(0) <= \<const0>\;
  common_commands_out(11) <= \<const0>\;
  common_commands_out(10) <= \<const0>\;
  common_commands_out(9) <= \<const0>\;
  common_commands_out(8) <= \<const0>\;
  common_commands_out(7) <= \<const0>\;
  common_commands_out(6) <= \<const0>\;
  common_commands_out(5) <= \<const0>\;
  common_commands_out(4) <= \<const0>\;
  common_commands_out(3) <= \<const0>\;
  common_commands_out(2) <= \<const0>\;
  common_commands_out(1) <= \<const0>\;
  common_commands_out(0) <= \<const0>\;
  ext_ch_gt_drpclk <= \^user_clk_out\;
  gt_ch_drp_rdy(3) <= \<const0>\;
  gt_ch_drp_rdy(2) <= \<const0>\;
  gt_ch_drp_rdy(1) <= \<const0>\;
  gt_ch_drp_rdy(0) <= \<const0>\;
  icap_o(31) <= \<const0>\;
  icap_o(30) <= \<const0>\;
  icap_o(29) <= \<const0>\;
  icap_o(28) <= \<const0>\;
  icap_o(27) <= \<const0>\;
  icap_o(26) <= \<const0>\;
  icap_o(25) <= \<const0>\;
  icap_o(24) <= \<const0>\;
  icap_o(23) <= \<const0>\;
  icap_o(22) <= \<const0>\;
  icap_o(21) <= \<const0>\;
  icap_o(20) <= \<const0>\;
  icap_o(19) <= \<const0>\;
  icap_o(18) <= \<const0>\;
  icap_o(17) <= \<const0>\;
  icap_o(16) <= \<const0>\;
  icap_o(15) <= \<const0>\;
  icap_o(14) <= \<const0>\;
  icap_o(13) <= \<const0>\;
  icap_o(12) <= \<const0>\;
  icap_o(11) <= \<const0>\;
  icap_o(10) <= \<const0>\;
  icap_o(9) <= \<const0>\;
  icap_o(8) <= \<const0>\;
  icap_o(7) <= \<const0>\;
  icap_o(6) <= \<const0>\;
  icap_o(5) <= \<const0>\;
  icap_o(4) <= \<const0>\;
  icap_o(3) <= \<const0>\;
  icap_o(2) <= \<const0>\;
  icap_o(1) <= \<const0>\;
  icap_o(0) <= \<const0>\;
  int_dclk_out <= \^user_clk_out\;
  int_oobclk_out <= \^user_clk_out\;
  int_pclk_out_slave <= \<const0>\;
  int_pipe_rxusrclk_out <= \^user_clk_out\;
  int_qplllock_out(1) <= \<const0>\;
  int_qplllock_out(0) <= \^int_qplllock_out\(0);
  int_qplloutclk_out(1) <= \<const0>\;
  int_qplloutclk_out(0) <= \^int_qplloutclk_out\(0);
  int_qplloutrefclk_out(1) <= \<const0>\;
  int_qplloutrefclk_out(0) <= \^int_qplloutrefclk_out\(0);
  int_rxoutclk_out(3) <= \<const0>\;
  int_rxoutclk_out(2) <= \<const0>\;
  int_rxoutclk_out(1) <= \<const0>\;
  int_rxoutclk_out(0) <= \<const0>\;
  int_userclk1_out <= \^user_clk_out\;
  int_userclk2_out <= \^user_clk_out\;
  m_axis_rx_tuser(21) <= \^m_axis_rx_tuser\(21);
  m_axis_rx_tuser(20) <= \<const0>\;
  m_axis_rx_tuser(19 downto 17) <= \^m_axis_rx_tuser\(19 downto 17);
  m_axis_rx_tuser(16) <= \<const0>\;
  m_axis_rx_tuser(15) <= \<const0>\;
  m_axis_rx_tuser(14) <= \^m_axis_rx_tuser\(14);
  m_axis_rx_tuser(13) <= \<const0>\;
  m_axis_rx_tuser(12) <= \<const0>\;
  m_axis_rx_tuser(11) <= \<const0>\;
  m_axis_rx_tuser(10) <= \<const0>\;
  m_axis_rx_tuser(9) <= \<const0>\;
  m_axis_rx_tuser(8 downto 0) <= \^m_axis_rx_tuser\(8 downto 0);
  pipe_debug(31) <= \<const0>\;
  pipe_debug(30) <= \<const0>\;
  pipe_debug(29) <= \<const0>\;
  pipe_debug(28) <= \<const0>\;
  pipe_debug(27) <= \<const0>\;
  pipe_debug(26) <= \<const0>\;
  pipe_debug(25) <= \<const0>\;
  pipe_debug(24) <= \<const0>\;
  pipe_debug(23) <= \<const0>\;
  pipe_debug(22) <= \<const0>\;
  pipe_debug(21) <= \<const0>\;
  pipe_debug(20) <= \<const0>\;
  pipe_debug(19) <= \<const0>\;
  pipe_debug(18) <= \<const0>\;
  pipe_debug(17) <= \<const0>\;
  pipe_debug(16) <= \<const0>\;
  pipe_debug(15) <= \<const0>\;
  pipe_debug(14) <= \<const0>\;
  pipe_debug(13) <= \<const0>\;
  pipe_debug(12) <= \<const0>\;
  pipe_debug(11) <= \<const0>\;
  pipe_debug(10) <= \<const0>\;
  pipe_debug(9) <= \<const0>\;
  pipe_debug(8) <= \<const0>\;
  pipe_debug(7) <= \<const0>\;
  pipe_debug(6) <= \<const0>\;
  pipe_debug(5) <= \<const0>\;
  pipe_debug(4) <= \<const0>\;
  pipe_debug(3) <= \<const0>\;
  pipe_debug(2) <= \<const0>\;
  pipe_debug(1) <= \<const0>\;
  pipe_debug(0) <= \<const0>\;
  pipe_debug_0(3) <= \<const0>\;
  pipe_debug_0(2) <= \<const0>\;
  pipe_debug_0(1) <= \<const0>\;
  pipe_debug_0(0) <= \<const0>\;
  pipe_debug_1(3) <= \<const0>\;
  pipe_debug_1(2) <= \<const0>\;
  pipe_debug_1(1) <= \<const0>\;
  pipe_debug_1(0) <= \<const0>\;
  pipe_debug_2(3) <= \<const0>\;
  pipe_debug_2(2) <= \<const0>\;
  pipe_debug_2(1) <= \<const0>\;
  pipe_debug_2(0) <= \<const0>\;
  pipe_debug_3(3) <= \<const0>\;
  pipe_debug_3(2) <= \<const0>\;
  pipe_debug_3(1) <= \<const0>\;
  pipe_debug_3(0) <= \<const0>\;
  pipe_debug_4(3) <= \<const0>\;
  pipe_debug_4(2) <= \<const0>\;
  pipe_debug_4(1) <= \<const0>\;
  pipe_debug_4(0) <= \<const0>\;
  pipe_debug_5(3) <= \<const0>\;
  pipe_debug_5(2) <= \<const0>\;
  pipe_debug_5(1) <= \<const0>\;
  pipe_debug_5(0) <= \<const0>\;
  pipe_debug_6(3) <= \<const0>\;
  pipe_debug_6(2) <= \<const0>\;
  pipe_debug_6(1) <= \<const0>\;
  pipe_debug_6(0) <= \<const0>\;
  pipe_debug_7(3) <= \<const0>\;
  pipe_debug_7(2) <= \<const0>\;
  pipe_debug_7(1) <= \<const0>\;
  pipe_debug_7(0) <= \<const0>\;
  pipe_debug_8(3) <= \<const0>\;
  pipe_debug_8(2) <= \<const0>\;
  pipe_debug_8(1) <= \<const0>\;
  pipe_debug_8(0) <= \<const0>\;
  pipe_debug_9(3) <= \<const0>\;
  pipe_debug_9(2) <= \<const0>\;
  pipe_debug_9(1) <= \<const0>\;
  pipe_debug_9(0) <= \<const0>\;
  pipe_drp_fsm(27) <= \<const0>\;
  pipe_drp_fsm(26) <= \<const0>\;
  pipe_drp_fsm(25) <= \<const0>\;
  pipe_drp_fsm(24) <= \<const0>\;
  pipe_drp_fsm(23) <= \<const0>\;
  pipe_drp_fsm(22) <= \<const0>\;
  pipe_drp_fsm(21) <= \<const0>\;
  pipe_drp_fsm(20) <= \<const0>\;
  pipe_drp_fsm(19) <= \<const0>\;
  pipe_drp_fsm(18) <= \<const0>\;
  pipe_drp_fsm(17) <= \<const0>\;
  pipe_drp_fsm(16) <= \<const0>\;
  pipe_drp_fsm(15) <= \<const0>\;
  pipe_drp_fsm(14) <= \<const0>\;
  pipe_drp_fsm(13) <= \<const0>\;
  pipe_drp_fsm(12) <= \<const0>\;
  pipe_drp_fsm(11) <= \<const0>\;
  pipe_drp_fsm(10) <= \<const0>\;
  pipe_drp_fsm(9) <= \<const0>\;
  pipe_drp_fsm(8) <= \<const0>\;
  pipe_drp_fsm(7) <= \<const0>\;
  pipe_drp_fsm(6) <= \<const0>\;
  pipe_drp_fsm(5) <= \<const0>\;
  pipe_drp_fsm(4) <= \<const0>\;
  pipe_drp_fsm(3) <= \<const0>\;
  pipe_drp_fsm(2) <= \<const0>\;
  pipe_drp_fsm(1) <= \<const0>\;
  pipe_drp_fsm(0) <= \<const0>\;
  pipe_gen3_out <= \<const0>\;
  pipe_qrst_fsm(11) <= \<const0>\;
  pipe_qrst_fsm(10) <= \<const0>\;
  pipe_qrst_fsm(9) <= \<const0>\;
  pipe_qrst_fsm(8) <= \<const0>\;
  pipe_qrst_fsm(7) <= \<const0>\;
  pipe_qrst_fsm(6) <= \<const0>\;
  pipe_qrst_fsm(5) <= \<const0>\;
  pipe_qrst_fsm(4) <= \<const0>\;
  pipe_qrst_fsm(3) <= \<const0>\;
  pipe_qrst_fsm(2) <= \<const0>\;
  pipe_qrst_fsm(1) <= \<const0>\;
  pipe_qrst_fsm(0) <= \<const0>\;
  pipe_qrst_idle <= \<const0>\;
  pipe_rate_fsm(19) <= \<const0>\;
  pipe_rate_fsm(18) <= \<const0>\;
  pipe_rate_fsm(17) <= \<const0>\;
  pipe_rate_fsm(16) <= \<const0>\;
  pipe_rate_fsm(15) <= \<const0>\;
  pipe_rate_fsm(14) <= \<const0>\;
  pipe_rate_fsm(13) <= \<const0>\;
  pipe_rate_fsm(12) <= \<const0>\;
  pipe_rate_fsm(11) <= \<const0>\;
  pipe_rate_fsm(10) <= \<const0>\;
  pipe_rate_fsm(9) <= \<const0>\;
  pipe_rate_fsm(8) <= \<const0>\;
  pipe_rate_fsm(7) <= \<const0>\;
  pipe_rate_fsm(6) <= \<const0>\;
  pipe_rate_fsm(5) <= \<const0>\;
  pipe_rate_fsm(4) <= \<const0>\;
  pipe_rate_fsm(3) <= \<const0>\;
  pipe_rate_fsm(2) <= \<const0>\;
  pipe_rate_fsm(1) <= \<const0>\;
  pipe_rate_fsm(0) <= \<const0>\;
  pipe_rate_idle <= \<const0>\;
  pipe_rst_fsm(4) <= \<const0>\;
  pipe_rst_fsm(3) <= \<const0>\;
  pipe_rst_fsm(2) <= \<const0>\;
  pipe_rst_fsm(1) <= \<const0>\;
  pipe_rst_fsm(0) <= \<const0>\;
  pipe_rst_idle <= \<const0>\;
  pipe_rxprbserr(3) <= \<const0>\;
  pipe_rxprbserr(2) <= \<const0>\;
  pipe_rxprbserr(1) <= \<const0>\;
  pipe_rxprbserr(0) <= \<const0>\;
  pipe_sync_fsm_rx(27) <= \<const0>\;
  pipe_sync_fsm_rx(26) <= \<const0>\;
  pipe_sync_fsm_rx(25) <= \<const0>\;
  pipe_sync_fsm_rx(24) <= \<const0>\;
  pipe_sync_fsm_rx(23) <= \<const0>\;
  pipe_sync_fsm_rx(22) <= \<const0>\;
  pipe_sync_fsm_rx(21) <= \<const0>\;
  pipe_sync_fsm_rx(20) <= \<const0>\;
  pipe_sync_fsm_rx(19) <= \<const0>\;
  pipe_sync_fsm_rx(18) <= \<const0>\;
  pipe_sync_fsm_rx(17) <= \<const0>\;
  pipe_sync_fsm_rx(16) <= \<const0>\;
  pipe_sync_fsm_rx(15) <= \<const0>\;
  pipe_sync_fsm_rx(14) <= \<const0>\;
  pipe_sync_fsm_rx(13) <= \<const0>\;
  pipe_sync_fsm_rx(12) <= \<const0>\;
  pipe_sync_fsm_rx(11) <= \<const0>\;
  pipe_sync_fsm_rx(10) <= \<const0>\;
  pipe_sync_fsm_rx(9) <= \<const0>\;
  pipe_sync_fsm_rx(8) <= \<const0>\;
  pipe_sync_fsm_rx(7) <= \<const0>\;
  pipe_sync_fsm_rx(6) <= \<const0>\;
  pipe_sync_fsm_rx(5) <= \<const0>\;
  pipe_sync_fsm_rx(4) <= \<const0>\;
  pipe_sync_fsm_rx(3) <= \<const0>\;
  pipe_sync_fsm_rx(2) <= \<const0>\;
  pipe_sync_fsm_rx(1) <= \<const0>\;
  pipe_sync_fsm_rx(0) <= \<const0>\;
  pipe_sync_fsm_tx(23) <= \<const0>\;
  pipe_sync_fsm_tx(22) <= \<const0>\;
  pipe_sync_fsm_tx(21) <= \<const0>\;
  pipe_sync_fsm_tx(20) <= \<const0>\;
  pipe_sync_fsm_tx(19) <= \<const0>\;
  pipe_sync_fsm_tx(18) <= \<const0>\;
  pipe_sync_fsm_tx(17) <= \<const0>\;
  pipe_sync_fsm_tx(16) <= \<const0>\;
  pipe_sync_fsm_tx(15) <= \<const0>\;
  pipe_sync_fsm_tx(14) <= \<const0>\;
  pipe_sync_fsm_tx(13) <= \<const0>\;
  pipe_sync_fsm_tx(12) <= \<const0>\;
  pipe_sync_fsm_tx(11) <= \<const0>\;
  pipe_sync_fsm_tx(10) <= \<const0>\;
  pipe_sync_fsm_tx(9) <= \<const0>\;
  pipe_sync_fsm_tx(8) <= \<const0>\;
  pipe_sync_fsm_tx(7) <= \<const0>\;
  pipe_sync_fsm_tx(6) <= \<const0>\;
  pipe_sync_fsm_tx(5) <= \<const0>\;
  pipe_sync_fsm_tx(4) <= \<const0>\;
  pipe_sync_fsm_tx(3) <= \<const0>\;
  pipe_sync_fsm_tx(2) <= \<const0>\;
  pipe_sync_fsm_tx(1) <= \<const0>\;
  pipe_sync_fsm_tx(0) <= \<const0>\;
  pipe_tx_0_sigs(22) <= \<const0>\;
  pipe_tx_0_sigs(21) <= \<const0>\;
  pipe_tx_0_sigs(20) <= \<const0>\;
  pipe_tx_0_sigs(19) <= \<const0>\;
  pipe_tx_0_sigs(18) <= \<const0>\;
  pipe_tx_0_sigs(17) <= \<const0>\;
  pipe_tx_0_sigs(16) <= \<const0>\;
  pipe_tx_0_sigs(15) <= \<const0>\;
  pipe_tx_0_sigs(14) <= \<const0>\;
  pipe_tx_0_sigs(13) <= \<const0>\;
  pipe_tx_0_sigs(12) <= \<const0>\;
  pipe_tx_0_sigs(11) <= \<const0>\;
  pipe_tx_0_sigs(10) <= \<const0>\;
  pipe_tx_0_sigs(9) <= \<const0>\;
  pipe_tx_0_sigs(8) <= \<const0>\;
  pipe_tx_0_sigs(7) <= \<const0>\;
  pipe_tx_0_sigs(6) <= \<const0>\;
  pipe_tx_0_sigs(5) <= \<const0>\;
  pipe_tx_0_sigs(4) <= \<const0>\;
  pipe_tx_0_sigs(3) <= \<const0>\;
  pipe_tx_0_sigs(2) <= \<const0>\;
  pipe_tx_0_sigs(1) <= \<const0>\;
  pipe_tx_0_sigs(0) <= \<const0>\;
  pipe_tx_1_sigs(22) <= \<const0>\;
  pipe_tx_1_sigs(21) <= \<const0>\;
  pipe_tx_1_sigs(20) <= \<const0>\;
  pipe_tx_1_sigs(19) <= \<const0>\;
  pipe_tx_1_sigs(18) <= \<const0>\;
  pipe_tx_1_sigs(17) <= \<const0>\;
  pipe_tx_1_sigs(16) <= \<const0>\;
  pipe_tx_1_sigs(15) <= \<const0>\;
  pipe_tx_1_sigs(14) <= \<const0>\;
  pipe_tx_1_sigs(13) <= \<const0>\;
  pipe_tx_1_sigs(12) <= \<const0>\;
  pipe_tx_1_sigs(11) <= \<const0>\;
  pipe_tx_1_sigs(10) <= \<const0>\;
  pipe_tx_1_sigs(9) <= \<const0>\;
  pipe_tx_1_sigs(8) <= \<const0>\;
  pipe_tx_1_sigs(7) <= \<const0>\;
  pipe_tx_1_sigs(6) <= \<const0>\;
  pipe_tx_1_sigs(5) <= \<const0>\;
  pipe_tx_1_sigs(4) <= \<const0>\;
  pipe_tx_1_sigs(3) <= \<const0>\;
  pipe_tx_1_sigs(2) <= \<const0>\;
  pipe_tx_1_sigs(1) <= \<const0>\;
  pipe_tx_1_sigs(0) <= \<const0>\;
  pipe_tx_2_sigs(22) <= \<const0>\;
  pipe_tx_2_sigs(21) <= \<const0>\;
  pipe_tx_2_sigs(20) <= \<const0>\;
  pipe_tx_2_sigs(19) <= \<const0>\;
  pipe_tx_2_sigs(18) <= \<const0>\;
  pipe_tx_2_sigs(17) <= \<const0>\;
  pipe_tx_2_sigs(16) <= \<const0>\;
  pipe_tx_2_sigs(15) <= \<const0>\;
  pipe_tx_2_sigs(14) <= \<const0>\;
  pipe_tx_2_sigs(13) <= \<const0>\;
  pipe_tx_2_sigs(12) <= \<const0>\;
  pipe_tx_2_sigs(11) <= \<const0>\;
  pipe_tx_2_sigs(10) <= \<const0>\;
  pipe_tx_2_sigs(9) <= \<const0>\;
  pipe_tx_2_sigs(8) <= \<const0>\;
  pipe_tx_2_sigs(7) <= \<const0>\;
  pipe_tx_2_sigs(6) <= \<const0>\;
  pipe_tx_2_sigs(5) <= \<const0>\;
  pipe_tx_2_sigs(4) <= \<const0>\;
  pipe_tx_2_sigs(3) <= \<const0>\;
  pipe_tx_2_sigs(2) <= \<const0>\;
  pipe_tx_2_sigs(1) <= \<const0>\;
  pipe_tx_2_sigs(0) <= \<const0>\;
  pipe_tx_3_sigs(22) <= \<const0>\;
  pipe_tx_3_sigs(21) <= \<const0>\;
  pipe_tx_3_sigs(20) <= \<const0>\;
  pipe_tx_3_sigs(19) <= \<const0>\;
  pipe_tx_3_sigs(18) <= \<const0>\;
  pipe_tx_3_sigs(17) <= \<const0>\;
  pipe_tx_3_sigs(16) <= \<const0>\;
  pipe_tx_3_sigs(15) <= \<const0>\;
  pipe_tx_3_sigs(14) <= \<const0>\;
  pipe_tx_3_sigs(13) <= \<const0>\;
  pipe_tx_3_sigs(12) <= \<const0>\;
  pipe_tx_3_sigs(11) <= \<const0>\;
  pipe_tx_3_sigs(10) <= \<const0>\;
  pipe_tx_3_sigs(9) <= \<const0>\;
  pipe_tx_3_sigs(8) <= \<const0>\;
  pipe_tx_3_sigs(7) <= \<const0>\;
  pipe_tx_3_sigs(6) <= \<const0>\;
  pipe_tx_3_sigs(5) <= \<const0>\;
  pipe_tx_3_sigs(4) <= \<const0>\;
  pipe_tx_3_sigs(3) <= \<const0>\;
  pipe_tx_3_sigs(2) <= \<const0>\;
  pipe_tx_3_sigs(1) <= \<const0>\;
  pipe_tx_3_sigs(0) <= \<const0>\;
  pipe_tx_4_sigs(22) <= \<const0>\;
  pipe_tx_4_sigs(21) <= \<const0>\;
  pipe_tx_4_sigs(20) <= \<const0>\;
  pipe_tx_4_sigs(19) <= \<const0>\;
  pipe_tx_4_sigs(18) <= \<const0>\;
  pipe_tx_4_sigs(17) <= \<const0>\;
  pipe_tx_4_sigs(16) <= \<const0>\;
  pipe_tx_4_sigs(15) <= \<const0>\;
  pipe_tx_4_sigs(14) <= \<const0>\;
  pipe_tx_4_sigs(13) <= \<const0>\;
  pipe_tx_4_sigs(12) <= \<const0>\;
  pipe_tx_4_sigs(11) <= \<const0>\;
  pipe_tx_4_sigs(10) <= \<const0>\;
  pipe_tx_4_sigs(9) <= \<const0>\;
  pipe_tx_4_sigs(8) <= \<const0>\;
  pipe_tx_4_sigs(7) <= \<const0>\;
  pipe_tx_4_sigs(6) <= \<const0>\;
  pipe_tx_4_sigs(5) <= \<const0>\;
  pipe_tx_4_sigs(4) <= \<const0>\;
  pipe_tx_4_sigs(3) <= \<const0>\;
  pipe_tx_4_sigs(2) <= \<const0>\;
  pipe_tx_4_sigs(1) <= \<const0>\;
  pipe_tx_4_sigs(0) <= \<const0>\;
  pipe_tx_5_sigs(22) <= \<const0>\;
  pipe_tx_5_sigs(21) <= \<const0>\;
  pipe_tx_5_sigs(20) <= \<const0>\;
  pipe_tx_5_sigs(19) <= \<const0>\;
  pipe_tx_5_sigs(18) <= \<const0>\;
  pipe_tx_5_sigs(17) <= \<const0>\;
  pipe_tx_5_sigs(16) <= \<const0>\;
  pipe_tx_5_sigs(15) <= \<const0>\;
  pipe_tx_5_sigs(14) <= \<const0>\;
  pipe_tx_5_sigs(13) <= \<const0>\;
  pipe_tx_5_sigs(12) <= \<const0>\;
  pipe_tx_5_sigs(11) <= \<const0>\;
  pipe_tx_5_sigs(10) <= \<const0>\;
  pipe_tx_5_sigs(9) <= \<const0>\;
  pipe_tx_5_sigs(8) <= \<const0>\;
  pipe_tx_5_sigs(7) <= \<const0>\;
  pipe_tx_5_sigs(6) <= \<const0>\;
  pipe_tx_5_sigs(5) <= \<const0>\;
  pipe_tx_5_sigs(4) <= \<const0>\;
  pipe_tx_5_sigs(3) <= \<const0>\;
  pipe_tx_5_sigs(2) <= \<const0>\;
  pipe_tx_5_sigs(1) <= \<const0>\;
  pipe_tx_5_sigs(0) <= \<const0>\;
  pipe_tx_6_sigs(22) <= \<const0>\;
  pipe_tx_6_sigs(21) <= \<const0>\;
  pipe_tx_6_sigs(20) <= \<const0>\;
  pipe_tx_6_sigs(19) <= \<const0>\;
  pipe_tx_6_sigs(18) <= \<const0>\;
  pipe_tx_6_sigs(17) <= \<const0>\;
  pipe_tx_6_sigs(16) <= \<const0>\;
  pipe_tx_6_sigs(15) <= \<const0>\;
  pipe_tx_6_sigs(14) <= \<const0>\;
  pipe_tx_6_sigs(13) <= \<const0>\;
  pipe_tx_6_sigs(12) <= \<const0>\;
  pipe_tx_6_sigs(11) <= \<const0>\;
  pipe_tx_6_sigs(10) <= \<const0>\;
  pipe_tx_6_sigs(9) <= \<const0>\;
  pipe_tx_6_sigs(8) <= \<const0>\;
  pipe_tx_6_sigs(7) <= \<const0>\;
  pipe_tx_6_sigs(6) <= \<const0>\;
  pipe_tx_6_sigs(5) <= \<const0>\;
  pipe_tx_6_sigs(4) <= \<const0>\;
  pipe_tx_6_sigs(3) <= \<const0>\;
  pipe_tx_6_sigs(2) <= \<const0>\;
  pipe_tx_6_sigs(1) <= \<const0>\;
  pipe_tx_6_sigs(0) <= \<const0>\;
  pipe_tx_7_sigs(22) <= \<const0>\;
  pipe_tx_7_sigs(21) <= \<const0>\;
  pipe_tx_7_sigs(20) <= \<const0>\;
  pipe_tx_7_sigs(19) <= \<const0>\;
  pipe_tx_7_sigs(18) <= \<const0>\;
  pipe_tx_7_sigs(17) <= \<const0>\;
  pipe_tx_7_sigs(16) <= \<const0>\;
  pipe_tx_7_sigs(15) <= \<const0>\;
  pipe_tx_7_sigs(14) <= \<const0>\;
  pipe_tx_7_sigs(13) <= \<const0>\;
  pipe_tx_7_sigs(12) <= \<const0>\;
  pipe_tx_7_sigs(11) <= \<const0>\;
  pipe_tx_7_sigs(10) <= \<const0>\;
  pipe_tx_7_sigs(9) <= \<const0>\;
  pipe_tx_7_sigs(8) <= \<const0>\;
  pipe_tx_7_sigs(7) <= \<const0>\;
  pipe_tx_7_sigs(6) <= \<const0>\;
  pipe_tx_7_sigs(5) <= \<const0>\;
  pipe_tx_7_sigs(4) <= \<const0>\;
  pipe_tx_7_sigs(3) <= \<const0>\;
  pipe_tx_7_sigs(2) <= \<const0>\;
  pipe_tx_7_sigs(1) <= \<const0>\;
  pipe_tx_7_sigs(0) <= \<const0>\;
  qpll_drp_clk <= \<const0>\;
  qpll_drp_gen3 <= \<const0>\;
  qpll_drp_ovrd <= \<const0>\;
  qpll_drp_rst_n <= \<const0>\;
  qpll_drp_start <= \<const0>\;
  qpll_qplld <= \<const0>\;
  qpll_qpllreset(1) <= \<const0>\;
  qpll_qpllreset(0) <= \<const0>\;
  startup_cfgclk <= \<const0>\;
  startup_cfgmclk <= \<const0>\;
  startup_eos <= \<const0>\;
  startup_preq <= \<const0>\;
  user_app_rdy <= \<const1>\;
  user_clk_out <= \^user_clk_out\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
inst: entity work.v7_pciepcie_7x_v2_2_core_top
    port map (
      EXT_CH_GT_DRPCLK => \^user_clk_out\,
      cfg_aer_ecrc_check_en => cfg_aer_ecrc_check_en,
      cfg_aer_ecrc_gen_en => cfg_aer_ecrc_gen_en,
      cfg_aer_interrupt_msgnum(4 downto 0) => cfg_aer_interrupt_msgnum(4 downto 0),
      cfg_aer_rooterr_corr_err_received => cfg_aer_rooterr_corr_err_received,
      cfg_aer_rooterr_corr_err_reporting_en => cfg_aer_rooterr_corr_err_reporting_en,
      cfg_aer_rooterr_fatal_err_received => cfg_aer_rooterr_fatal_err_received,
      cfg_aer_rooterr_fatal_err_reporting_en => cfg_aer_rooterr_fatal_err_reporting_en,
      cfg_aer_rooterr_non_fatal_err_received => cfg_aer_rooterr_non_fatal_err_received,
      cfg_aer_rooterr_non_fatal_err_reporting_en => cfg_aer_rooterr_non_fatal_err_reporting_en,
      cfg_bridge_serr_en => cfg_bridge_serr_en,
      cfg_bus_number(7 downto 0) => cfg_bus_number(7 downto 0),
      cfg_command(4) => \^cfg_command\(10),
      cfg_command(3) => \^cfg_command\(8),
      cfg_command(2 downto 0) => \^cfg_command\(2 downto 0),
      cfg_dcommand(14 downto 0) => \^cfg_dcommand\(14 downto 0),
      cfg_dcommand2(11 downto 0) => \^cfg_dcommand2\(11 downto 0),
      cfg_device_number(4 downto 0) => cfg_device_number(4 downto 0),
      cfg_ds_bus_number(7 downto 0) => cfg_ds_bus_number(7 downto 0),
      cfg_ds_device_number(4 downto 0) => cfg_ds_device_number(4 downto 0),
      cfg_ds_function_number(2 downto 0) => cfg_ds_function_number(2 downto 0),
      cfg_dsn(63 downto 0) => cfg_dsn(63 downto 0),
      cfg_dstatus(3 downto 0) => \^cfg_dstatus\(3 downto 0),
      cfg_err_aer_headerlog(127 downto 0) => cfg_err_aer_headerlog(127 downto 0),
      cfg_err_aer_headerlog_set => cfg_err_aer_headerlog_set,
      cfg_err_atomic_egress_blocked => cfg_err_atomic_egress_blocked,
      cfg_err_cor => cfg_err_cor,
      cfg_err_cpl_abort => cfg_err_cpl_abort,
      cfg_err_cpl_rdy => cfg_err_cpl_rdy,
      cfg_err_cpl_timeout => cfg_err_cpl_timeout,
      cfg_err_cpl_unexpect => cfg_err_cpl_unexpect,
      cfg_err_ecrc => cfg_err_ecrc,
      cfg_err_internal_cor => cfg_err_internal_cor,
      cfg_err_internal_uncor => cfg_err_internal_uncor,
      cfg_err_locked => cfg_err_locked,
      cfg_err_malformed => cfg_err_malformed,
      cfg_err_mc_blocked => cfg_err_mc_blocked,
      cfg_err_norecovery => cfg_err_norecovery,
      cfg_err_poisoned => cfg_err_poisoned,
      cfg_err_posted => cfg_err_posted,
      cfg_err_tlp_cpl_header(47 downto 0) => cfg_err_tlp_cpl_header(47 downto 0),
      cfg_err_ur => cfg_err_ur,
      cfg_function_number(2 downto 0) => cfg_function_number(2 downto 0),
      cfg_interrupt => cfg_interrupt,
      cfg_interrupt_assert => cfg_interrupt_assert,
      cfg_interrupt_di(7 downto 0) => cfg_interrupt_di(7 downto 0),
      cfg_interrupt_do(7 downto 0) => cfg_interrupt_do(7 downto 0),
      cfg_interrupt_mmenable(2 downto 0) => cfg_interrupt_mmenable(2 downto 0),
      cfg_interrupt_msienable => cfg_interrupt_msienable,
      cfg_interrupt_msixenable => cfg_interrupt_msixenable,
      cfg_interrupt_msixfm => cfg_interrupt_msixfm,
      cfg_interrupt_rdy => cfg_interrupt_rdy,
      cfg_interrupt_stat => cfg_interrupt_stat,
      cfg_lcommand(10 downto 2) => \^cfg_lcommand\(11 downto 3),
      cfg_lcommand(1 downto 0) => \^cfg_lcommand\(1 downto 0),
      cfg_lstatus(9 downto 7) => \^cfg_lstatus\(15 downto 13),
      cfg_lstatus(6) => \^cfg_lstatus\(11),
      cfg_lstatus(5 downto 2) => \^cfg_lstatus\(7 downto 4),
      cfg_lstatus(1 downto 0) => \^cfg_lstatus\(1 downto 0),
      cfg_mgmt_byte_en(3 downto 0) => cfg_mgmt_byte_en(3 downto 0),
      cfg_mgmt_di(31 downto 0) => cfg_mgmt_di(31 downto 0),
      cfg_mgmt_do(31 downto 0) => cfg_mgmt_do(31 downto 0),
      cfg_mgmt_dwaddr(9 downto 0) => cfg_mgmt_dwaddr(9 downto 0),
      cfg_mgmt_rd_en => cfg_mgmt_rd_en,
      cfg_mgmt_rd_wr_done => cfg_mgmt_rd_wr_done,
      cfg_mgmt_wr_en => cfg_mgmt_wr_en,
      cfg_mgmt_wr_readonly => cfg_mgmt_wr_readonly,
      cfg_mgmt_wr_rw1c_as_rw => cfg_mgmt_wr_rw1c_as_rw,
      cfg_msg_data(15 downto 0) => cfg_msg_data(15 downto 0),
      cfg_msg_received => cfg_msg_received,
      cfg_msg_received_assert_int_a => cfg_msg_received_assert_int_a,
      cfg_msg_received_assert_int_b => cfg_msg_received_assert_int_b,
      cfg_msg_received_assert_int_c => cfg_msg_received_assert_int_c,
      cfg_msg_received_assert_int_d => cfg_msg_received_assert_int_d,
      cfg_msg_received_deassert_int_a => cfg_msg_received_deassert_int_a,
      cfg_msg_received_deassert_int_b => cfg_msg_received_deassert_int_b,
      cfg_msg_received_deassert_int_c => cfg_msg_received_deassert_int_c,
      cfg_msg_received_deassert_int_d => cfg_msg_received_deassert_int_d,
      cfg_msg_received_err_cor => cfg_msg_received_err_cor,
      cfg_msg_received_err_fatal => cfg_msg_received_err_fatal,
      cfg_msg_received_err_non_fatal => cfg_msg_received_err_non_fatal,
      cfg_msg_received_pm_as_nak => cfg_msg_received_pm_as_nak,
      cfg_msg_received_pm_pme => cfg_msg_received_pm_pme,
      cfg_msg_received_pme_to_ack => cfg_msg_received_pme_to_ack,
      cfg_msg_received_setslotpowerlimit => cfg_msg_received_setslotpowerlimit,
      cfg_pcie_link_state(2 downto 0) => cfg_pcie_link_state(2 downto 0),
      cfg_pciecap_interrupt_msgnum(4 downto 0) => cfg_pciecap_interrupt_msgnum(4 downto 0),
      cfg_pm_force_state(1 downto 0) => cfg_pm_force_state(1 downto 0),
      cfg_pm_force_state_en => cfg_pm_force_state_en,
      cfg_pm_halt_aspm_l0s => cfg_pm_halt_aspm_l0s,
      cfg_pm_halt_aspm_l1 => cfg_pm_halt_aspm_l1,
      cfg_pm_wake => cfg_pm_wake,
      cfg_pmcsr_pme_en => cfg_pmcsr_pme_en,
      cfg_pmcsr_pme_status => cfg_pmcsr_pme_status,
      cfg_pmcsr_powerstate(1 downto 0) => cfg_pmcsr_powerstate(1 downto 0),
      cfg_received_func_lvl_rst => cfg_received_func_lvl_rst,
      cfg_root_control_pme_int_en => cfg_root_control_pme_int_en,
      cfg_root_control_syserr_corr_err_en => cfg_root_control_syserr_corr_err_en,
      cfg_root_control_syserr_fatal_err_en => cfg_root_control_syserr_fatal_err_en,
      cfg_root_control_syserr_non_fatal_err_en => cfg_root_control_syserr_non_fatal_err_en,
      cfg_slot_control_electromech_il_ctl_pulse => cfg_slot_control_electromech_il_ctl_pulse,
      cfg_to_turnoff => cfg_to_turnoff,
      cfg_trn_pending => \^cfg_trn_pending\,
      cfg_turnoff_ok => cfg_turnoff_ok,
      cfg_vc_tcvc_map(6 downto 0) => cfg_vc_tcvc_map(6 downto 0),
      ext_ch_gt_drpaddr(35 downto 0) => ext_ch_gt_drpaddr(35 downto 0),
      ext_ch_gt_drpdi(63 downto 0) => ext_ch_gt_drpdi(63 downto 0),
      ext_ch_gt_drpdo(63 downto 0) => ext_ch_gt_drpdo(63 downto 0),
      ext_ch_gt_drpen(3 downto 0) => ext_ch_gt_drpen(3 downto 0),
      ext_ch_gt_drprdy(3 downto 0) => ext_ch_gt_drprdy(3 downto 0),
      ext_ch_gt_drpwe(3 downto 0) => ext_ch_gt_drpwe(3 downto 0),
      fc_cpld(11 downto 0) => fc_cpld(11 downto 0),
      fc_cplh(7 downto 0) => fc_cplh(7 downto 0),
      fc_npd(11 downto 0) => fc_npd(11 downto 0),
      fc_nph(7 downto 0) => fc_nph(7 downto 0),
      fc_pd(11 downto 0) => fc_pd(11 downto 0),
      fc_ph(7 downto 0) => fc_ph(7 downto 0),
      fc_sel(2 downto 0) => fc_sel(2 downto 0),
      int_mmcm_lock_out => int_mmcm_lock_out,
      int_pclk_sel_slave(3 downto 0) => int_pclk_sel_slave(3 downto 0),
      int_qplllock_out(0) => \^int_qplllock_out\(0),
      int_qplloutclk_out(0) => \^int_qplloutclk_out\(0),
      int_qplloutrefclk_out(0) => \^int_qplloutrefclk_out\(0),
      m_axis_rx_tdata(63 downto 0) => m_axis_rx_tdata(63 downto 0),
      m_axis_rx_tkeep(7 downto 0) => m_axis_rx_tkeep(7 downto 0),
      m_axis_rx_tlast => m_axis_rx_tlast,
      m_axis_rx_tready => m_axis_rx_tready,
      m_axis_rx_tuser(13) => \^m_axis_rx_tuser\(21),
      m_axis_rx_tuser(12 downto 10) => \^m_axis_rx_tuser\(19 downto 17),
      m_axis_rx_tuser(9) => \^m_axis_rx_tuser\(14),
      m_axis_rx_tuser(8 downto 0) => \^m_axis_rx_tuser\(8 downto 0),
      m_axis_rx_tvalid => m_axis_rx_tvalid,
      pci_exp_rxn(3 downto 0) => pci_exp_rxn(3 downto 0),
      pci_exp_rxp(3 downto 0) => pci_exp_rxp(3 downto 0),
      pci_exp_txn(3 downto 0) => pci_exp_txn(3 downto 0),
      pci_exp_txp(3 downto 0) => pci_exp_txp(3 downto 0),
      pcie_drp_addr(8 downto 0) => pcie_drp_addr(8 downto 0),
      pcie_drp_clk => pcie_drp_clk,
      pcie_drp_di(15 downto 0) => pcie_drp_di(15 downto 0),
      pcie_drp_do(15 downto 0) => pcie_drp_do(15 downto 0),
      pcie_drp_en => pcie_drp_en,
      pcie_drp_rdy => pcie_drp_rdy,
      pcie_drp_we => pcie_drp_we,
      pipe_mmcm_rst_n => pipe_mmcm_rst_n,
      pipe_pclk_sel_out(3 downto 0) => pipe_pclk_sel_out(3 downto 0),
      pipe_rxoutclk_out(3 downto 0) => pipe_rxoutclk_out(3 downto 0),
      pipe_txoutclk_out => pipe_txoutclk_out,
      pl_directed_change_done => pl_directed_change_done,
      pl_directed_link_auton => pl_directed_link_auton,
      pl_directed_link_change(1 downto 0) => pl_directed_link_change(1 downto 0),
      pl_directed_link_speed => pl_directed_link_speed,
      pl_directed_link_width(1 downto 0) => pl_directed_link_width(1 downto 0),
      pl_downstream_deemph_source => pl_downstream_deemph_source,
      pl_initial_link_width(2 downto 0) => pl_initial_link_width(2 downto 0),
      pl_lane_reversal_mode(1 downto 0) => pl_lane_reversal_mode(1 downto 0),
      pl_link_gen2_cap => pl_link_gen2_cap,
      pl_link_partner_gen2_supported => pl_link_partner_gen2_supported,
      pl_link_upcfg_cap => pl_link_upcfg_cap,
      pl_ltssm_state(5 downto 0) => pl_ltssm_state(5 downto 0),
      pl_phy_lnk_up => pl_phy_lnk_up,
      pl_received_hot_rst => pl_received_hot_rst,
      pl_rx_pm_state(1 downto 0) => pl_rx_pm_state(1 downto 0),
      pl_sel_lnk_rate => pl_sel_lnk_rate,
      pl_sel_lnk_width(1 downto 0) => pl_sel_lnk_width(1 downto 0),
      pl_transmit_hot_rst => pl_transmit_hot_rst,
      pl_tx_pm_state(2 downto 0) => pl_tx_pm_state(2 downto 0),
      pl_upstream_prefer_deemph => pl_upstream_prefer_deemph,
      rx_np_ok => rx_np_ok,
      rx_np_req => rx_np_req,
      s_axis_tx_tdata(63 downto 0) => s_axis_tx_tdata(63 downto 0),
      s_axis_tx_tkeep(0) => s_axis_tx_tkeep(7),
      s_axis_tx_tlast => s_axis_tx_tlast,
      s_axis_tx_tready => s_axis_tx_tready,
      s_axis_tx_tuser(3 downto 0) => s_axis_tx_tuser(3 downto 0),
      s_axis_tx_tvalid => s_axis_tx_tvalid,
      sys_clk => sys_clk,
      sys_rst_n => sys_rst_n,
      tx_buf_av(5 downto 0) => tx_buf_av(5 downto 0),
      tx_cfg_gnt => tx_cfg_gnt,
      tx_cfg_req => tx_cfg_req,
      tx_err_drop => tx_err_drop,
      user_lnk_up => user_lnk_up,
      user_reset_out => user_reset_out
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity v7_pcie is
  port (
    pci_exp_txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_txn : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pci_exp_rxn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    user_clk_out : out STD_LOGIC;
    user_reset_out : out STD_LOGIC;
    user_lnk_up : out STD_LOGIC;
    user_app_rdy : out STD_LOGIC;
    tx_buf_av : out STD_LOGIC_VECTOR ( 5 downto 0 );
    tx_cfg_req : out STD_LOGIC;
    tx_err_drop : out STD_LOGIC;
    s_axis_tx_tready : out STD_LOGIC;
    s_axis_tx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tx_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tx_tlast : in STD_LOGIC;
    s_axis_tx_tvalid : in STD_LOGIC;
    s_axis_tx_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_cfg_gnt : in STD_LOGIC;
    m_axis_rx_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_rx_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_rx_tlast : out STD_LOGIC;
    m_axis_rx_tvalid : out STD_LOGIC;
    m_axis_rx_tready : in STD_LOGIC;
    m_axis_rx_tuser : out STD_LOGIC_VECTOR ( 21 downto 0 );
    rx_np_ok : in STD_LOGIC;
    rx_np_req : in STD_LOGIC;
    fc_cpld : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fc_cplh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_npd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fc_nph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_pd : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fc_ph : out STD_LOGIC_VECTOR ( 7 downto 0 );
    fc_sel : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_mgmt_do : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_rd_wr_done : out STD_LOGIC;
    cfg_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_command : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_dstatus : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_dcommand : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_lstatus : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_lcommand : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_dcommand2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_pcie_link_state : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_pmcsr_pme_en : out STD_LOGIC;
    cfg_pmcsr_powerstate : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_pmcsr_pme_status : out STD_LOGIC;
    cfg_received_func_lvl_rst : out STD_LOGIC;
    cfg_mgmt_di : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cfg_mgmt_byte_en : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cfg_mgmt_dwaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    cfg_mgmt_wr_en : in STD_LOGIC;
    cfg_mgmt_rd_en : in STD_LOGIC;
    cfg_mgmt_wr_readonly : in STD_LOGIC;
    cfg_err_ecrc : in STD_LOGIC;
    cfg_err_ur : in STD_LOGIC;
    cfg_err_cpl_timeout : in STD_LOGIC;
    cfg_err_cpl_unexpect : in STD_LOGIC;
    cfg_err_cpl_abort : in STD_LOGIC;
    cfg_err_posted : in STD_LOGIC;
    cfg_err_cor : in STD_LOGIC;
    cfg_err_atomic_egress_blocked : in STD_LOGIC;
    cfg_err_internal_cor : in STD_LOGIC;
    cfg_err_malformed : in STD_LOGIC;
    cfg_err_mc_blocked : in STD_LOGIC;
    cfg_err_poisoned : in STD_LOGIC;
    cfg_err_norecovery : in STD_LOGIC;
    cfg_err_tlp_cpl_header : in STD_LOGIC_VECTOR ( 47 downto 0 );
    cfg_err_cpl_rdy : out STD_LOGIC;
    cfg_err_locked : in STD_LOGIC;
    cfg_err_acs : in STD_LOGIC;
    cfg_err_internal_uncor : in STD_LOGIC;
    cfg_trn_pending : in STD_LOGIC;
    cfg_pm_halt_aspm_l0s : in STD_LOGIC;
    cfg_pm_halt_aspm_l1 : in STD_LOGIC;
    cfg_pm_force_state_en : in STD_LOGIC;
    cfg_pm_force_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cfg_dsn : in STD_LOGIC_VECTOR ( 63 downto 0 );
    cfg_interrupt : in STD_LOGIC;
    cfg_interrupt_rdy : out STD_LOGIC;
    cfg_interrupt_assert : in STD_LOGIC;
    cfg_interrupt_di : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_do : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_interrupt_mmenable : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_interrupt_msienable : out STD_LOGIC;
    cfg_interrupt_msixenable : out STD_LOGIC;
    cfg_interrupt_msixfm : out STD_LOGIC;
    cfg_interrupt_stat : in STD_LOGIC;
    cfg_pciecap_interrupt_msgnum : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_to_turnoff : out STD_LOGIC;
    cfg_turnoff_ok : in STD_LOGIC;
    cfg_bus_number : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_device_number : out STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_function_number : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_pm_wake : in STD_LOGIC;
    cfg_pm_send_pme_to : in STD_LOGIC;
    cfg_ds_bus_number : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cfg_ds_device_number : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_ds_function_number : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cfg_mgmt_wr_rw1c_as_rw : in STD_LOGIC;
    cfg_msg_received : out STD_LOGIC;
    cfg_msg_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cfg_bridge_serr_en : out STD_LOGIC;
    cfg_slot_control_electromech_il_ctl_pulse : out STD_LOGIC;
    cfg_root_control_syserr_corr_err_en : out STD_LOGIC;
    cfg_root_control_syserr_non_fatal_err_en : out STD_LOGIC;
    cfg_root_control_syserr_fatal_err_en : out STD_LOGIC;
    cfg_root_control_pme_int_en : out STD_LOGIC;
    cfg_aer_rooterr_corr_err_reporting_en : out STD_LOGIC;
    cfg_aer_rooterr_non_fatal_err_reporting_en : out STD_LOGIC;
    cfg_aer_rooterr_fatal_err_reporting_en : out STD_LOGIC;
    cfg_aer_rooterr_corr_err_received : out STD_LOGIC;
    cfg_aer_rooterr_non_fatal_err_received : out STD_LOGIC;
    cfg_aer_rooterr_fatal_err_received : out STD_LOGIC;
    cfg_msg_received_err_cor : out STD_LOGIC;
    cfg_msg_received_err_non_fatal : out STD_LOGIC;
    cfg_msg_received_err_fatal : out STD_LOGIC;
    cfg_msg_received_pm_as_nak : out STD_LOGIC;
    cfg_msg_received_pm_pme : out STD_LOGIC;
    cfg_msg_received_pme_to_ack : out STD_LOGIC;
    cfg_msg_received_assert_int_a : out STD_LOGIC;
    cfg_msg_received_assert_int_b : out STD_LOGIC;
    cfg_msg_received_assert_int_c : out STD_LOGIC;
    cfg_msg_received_assert_int_d : out STD_LOGIC;
    cfg_msg_received_deassert_int_a : out STD_LOGIC;
    cfg_msg_received_deassert_int_b : out STD_LOGIC;
    cfg_msg_received_deassert_int_c : out STD_LOGIC;
    cfg_msg_received_deassert_int_d : out STD_LOGIC;
    cfg_msg_received_setslotpowerlimit : out STD_LOGIC;
    pl_directed_link_change : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_directed_link_width : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_directed_link_speed : in STD_LOGIC;
    pl_directed_link_auton : in STD_LOGIC;
    pl_upstream_prefer_deemph : in STD_LOGIC;
    pl_sel_lnk_rate : out STD_LOGIC;
    pl_sel_lnk_width : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_ltssm_state : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pl_lane_reversal_mode : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_phy_lnk_up : out STD_LOGIC;
    pl_tx_pm_state : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pl_rx_pm_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pl_link_upcfg_cap : out STD_LOGIC;
    pl_link_gen2_cap : out STD_LOGIC;
    pl_link_partner_gen2_supported : out STD_LOGIC;
    pl_initial_link_width : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pl_directed_change_done : out STD_LOGIC;
    pl_received_hot_rst : out STD_LOGIC;
    pl_transmit_hot_rst : in STD_LOGIC;
    pl_downstream_deemph_source : in STD_LOGIC;
    cfg_err_aer_headerlog : in STD_LOGIC_VECTOR ( 127 downto 0 );
    cfg_aer_interrupt_msgnum : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cfg_err_aer_headerlog_set : out STD_LOGIC;
    cfg_aer_ecrc_check_en : out STD_LOGIC;
    cfg_aer_ecrc_gen_en : out STD_LOGIC;
    cfg_vc_tcvc_map : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sys_clk : in STD_LOGIC;
    sys_rst_n : in STD_LOGIC;
    startup_cfgclk : out STD_LOGIC;
    startup_cfgmclk : out STD_LOGIC;
    startup_eos : out STD_LOGIC;
    startup_preq : out STD_LOGIC;
    startup_clk : in STD_LOGIC;
    startup_gsr : in STD_LOGIC;
    startup_gts : in STD_LOGIC;
    startup_keyclearb : in STD_LOGIC;
    startup_pack : in STD_LOGIC;
    startup_usrcclko : in STD_LOGIC;
    startup_usrcclkts : in STD_LOGIC;
    startup_usrdoneo : in STD_LOGIC;
    startup_usrdonets : in STD_LOGIC;
    icap_clk : in STD_LOGIC;
    icap_csib : in STD_LOGIC;
    icap_rdwrb : in STD_LOGIC;
    icap_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icap_o : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of v7_pcie : entity is true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of v7_pcie : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of v7_pcie : entity is "pcie_7x_v2_2_top,Vivado 2013.3";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of v7_pcie : entity is "v7_pcie,pcie_7x_v2_2_top,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of v7_pcie : entity is "v7_pcie,pcie_7x_v2_2_top,{x_ipProduct=Vivado 2013.3,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=pcie_7x,x_ipVersion=2.2,x_ipCoreRevision=0,x_ipLanguage=VHDL,c_component_name=v7_pcie,dev_port_type=0000,c_dev_port_type=0,c_header_type=00,c_upstream_facing=TRUE,max_lnk_wdt=000100,c_max_lnk_wdt=01,max_lnk_spd=1,c_gen1=false,c_int_width=64,pci_exp_int_freq=2,c_pcie_fast_config=0,bar_0=FFFF0000,bar_1=FFF00000,bar_2=FFF80000,bar_3=00000000,bar_4=00000000,bar_5=00000000,xrom_bar=00000000,cost_table=1,ven_id=10EE,dev_id=6024,rev_id=06,subsys_ven_id=0084,subsys_id=ABB3,class_code=050000,cardbus_cis_ptr=00000000,cap_ver=2,c_pcie_cap_slot_implemented=FALSE,mps=010,cmps=2,ext_tag_fld_sup=FALSE,c_dev_control_ext_tag_default=FALSE,phantm_func_sup=00,c_phantom_functions=0,ep_l0s_accpt_lat=000,c_ep_l0s_accpt_lat=0,ep_l1_accpt_lat=111,c_ep_l1_accpt_lat=7,c_cpl_timeout_disable_sup=FALSE,c_cpl_timeout_range=0010,c_cpl_timeout_ranges_sup=2,c_buf_opt_bma=TRUE,c_perf_level_high=TRUE,c_tx_last_tlp=29,c_rx_ram_limit=7FF,c_fc_ph=32,c_fc_pd=437,c_fc_nph=12,c_fc_npd=24,c_fc_cplh=36,c_fc_cpld=461,c_cpl_inf=TRUE,c_cpl_infinite=TRUE,c_surprise_dn_err_cap=FALSE,c_dll_lnk_actv_cap=FALSE,c_lnk_bndwdt_notif=FALSE,c_external_clocking=TRUE,c_trgt_lnk_spd=0,c_hw_auton_spd_disable=FALSE,c_de_emph=FALSE,slot_clk=FALSE,c_rcb=0,c_root_cap_crs=FALSE,c_slot_cap_attn_butn=FALSE,c_slot_cap_attn_ind=FALSE,c_slot_cap_pwr_ctrl=FALSE,c_slot_cap_pwr_ind=FALSE,c_slot_cap_hotplug_surprise=FALSE,c_slot_cap_hotplug_cap=FALSE,c_slot_cap_mrl=FALSE,c_slot_cap_elec_interlock=FALSE,c_slot_cap_no_cmd_comp_sup=FALSE,c_slot_cap_pwr_limit_value=0,c_slot_cap_pwr_limit_scale=0,c_slot_cap_physical_slot_num=0,intx=TRUE,int_pin=1,c_msi_cap_on=TRUE,c_pm_cap_next_ptr=48,c_msi_64b_addr=TRUE,c_msi=0,c_msi_mult_msg_extn=0,c_msi_per_vctr_mask_cap=FALSE,c_msix_cap_on=FALSE,c_msix_next_ptr=00,c_pcie_cap_next_ptr=00,c_msix_table_size=000,c_msix_table_offset=0,c_msix_table_bir=0,c_msix_pba_offset=0,c_msix_pba_bir=0,dsi=0,c_dsi_bool=FALSE,d1_sup=0,c_d1_support=FALSE,d2_sup=0,c_d2_support=FALSE,pme_sup=0F,c_pme_support=0F,no_soft_rst=TRUE,pwr_con_d0_state=00,con_scl_fctr_d0_state=0,pwr_con_d1_state=00,con_scl_fctr_d1_state=0,pwr_con_d2_state=00,con_scl_fctr_d2_state=0,pwr_con_d3_state=00,con_scl_fctr_d3_state=0,pwr_dis_d0_state=00,dis_scl_fctr_d0_state=0,pwr_dis_d1_state=00,dis_scl_fctr_d1_state=0,pwr_dis_d2_state=00,dis_scl_fctr_d2_state=0,pwr_dis_d3_state=00,dis_scl_fctr_d3_state=0,c_dsn_cap_enabled=TRUE,c_dsn_base_ptr=100,c_vc_cap_enabled=FALSE,c_vc_base_ptr=000,c_vc_cap_reject_snoop=FALSE,c_vsec_cap_enabled=FALSE,c_vsec_base_ptr=000,c_vsec_next_ptr=000,c_dsn_next_ptr=000,c_vc_next_ptr=000,c_pci_cfg_space_addr=3F,c_ext_pci_cfg_space_addr=3FF,c_last_cfg_dw=10C,c_enable_msg_route=00000000000,bram_lat=0,c_rx_raddr_lat=0,c_rx_rdata_lat=2,c_rx_write_lat=0,c_tx_raddr_lat=0,c_tx_rdata_lat=2,c_tx_write_lat=0,c_ll_ack_timeout_enable=FALSE,c_ll_ack_timeout_function=0,c_ll_ack_timeout=0000,c_ll_replay_timeout_enable=FALSE,c_ll_replay_timeout_func=1,c_ll_replay_timeout=0000,c_dis_lane_reverse=TRUE,c_upconfig_capable=TRUE,c_disable_scrambling=FALSE,c_disable_tx_aspm_l0s=FALSE,c_rev_gt_order=FALSE,c_pcie_dbg_ports=FALSE,pci_exp_ref_freq=0,c_xlnx_ref_board=AC701,c_downstream_link_num=00,c_pcie_blk_locn=0,c_ur_atomic=FALSE,c_dev_cap2_atomicop32_completer_supported=FALSE,c_dev_cap2_atomicop64_completer_supported=FALSE,c_dev_cap2_cas128_completer_supported=FALSE,c_dev_cap2_tph_completer_supported=00,c_dev_cap2_ari_forwarding_supported=FALSE,c_dev_cap2_atomicop_routing_supported=FALSE,c_link_cap_aspm_optionality=FALSE,c_aer_cap_on=FALSE,c_aer_base_ptr=000,c_aer_cap_nextptr=000,c_aer_cap_ecrc_check_capable=FALSE,c_aer_cap_ecrc_gen_capable=FALSE,c_aer_cap_multiheader=FALSE,c_aer_cap_permit_rooterr_update=FALSE,c_rbar_cap_on=FALSE,c_rbar_base_ptr=000,c_rbar_cap_nextptr=000,c_rbar_num=0,c_rbar_cap_sup0=00001,c_rbar_cap_index0=0,c_rbar_cap_control_encodedbar0=00,c_rbar_cap_sup1=00001,c_rbar_cap_index1=0,c_rbar_cap_control_encodedbar1=00,c_rbar_cap_sup2=00001,c_rbar_cap_index2=0,c_rbar_cap_control_encodedbar2=00,c_rbar_cap_sup3=00001,c_rbar_cap_index3=0,c_rbar_cap_control_encodedbar3=00,c_rbar_cap_sup4=00001,c_rbar_cap_index4=0,c_rbar_cap_control_encodedbar4=00,c_rbar_cap_sup5=00001,c_rbar_cap_index5=0,c_rbar_cap_control_encodedbar5=00,c_recrc_check=0,c_recrc_check_trim=FALSE,c_disable_rx_poisoned_resp=FALSE,c_trn_np_fc=FALSE,c_ur_inv_req=FALSE,c_ur_prs_response=FALSE,c_silicon_rev=2,c_aer_cap_optional_err_support=000000,LINK_CAP_MAX_LINK_WIDTH=4,C_DATA_WIDTH=64,PIPE_SIM=FALSE,PCIE_EXT_CLK=FALSE,PCIE_EXT_GT_COMMON=FALSE,EXT_CH_GT_DRP=FALSE,TRANSCEIVER_CTRL_STATUS_PORTS=FALSE,SHARED_LOGIC_IN_CORE=FALSE,ERR_REPORTING_IF=TRUE,PL_INTERFACE=TRUE,CFG_MGMT_IF=TRUE,CFG_CTL_IF=TRUE,CFG_STATUS_IF=TRUE,RCV_MSG_IF=TRUE,CFG_FC_IF=TRUE,EXT_PIPE_INTERFACE=FALSE,KEEP_WIDTH=8}";
end v7_pcie;

architecture STRUCTURE of v7_pcie is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal NLW_U0_ext_ch_gt_drpclk_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_int_dclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_int_mmcm_lock_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_int_oobclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_int_pclk_out_slave_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_int_pipe_rxusrclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_int_userclk1_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_int_userclk2_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_pcie_drp_rdy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_pipe_gen3_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_pipe_qrst_idle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_pipe_rate_idle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_pipe_rst_idle_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_pipe_txoutclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_qpll_drp_clk_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_qpll_drp_gen3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_qpll_drp_ovrd_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_qpll_drp_rst_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_qpll_drp_start_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_qpll_qplld_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_common_commands_out_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_ext_ch_gt_drpdo_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_ext_ch_gt_drprdy_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_gt_ch_drp_rdy_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_int_qplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_int_qplloutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_int_qplloutrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_int_rxoutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_pcie_drp_do_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_pipe_debug_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_pipe_debug_0_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_pipe_debug_1_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_pipe_debug_2_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_pipe_debug_3_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_pipe_debug_4_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_pipe_debug_5_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_pipe_debug_6_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_pipe_debug_7_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_pipe_debug_8_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_pipe_debug_9_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_pipe_drp_fsm_UNCONNECTED : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal NLW_U0_pipe_pclk_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_pipe_qrst_fsm_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_pipe_rate_fsm_UNCONNECTED : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal NLW_U0_pipe_rst_fsm_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_pipe_rxoutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_pipe_rxprbserr_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_pipe_sync_fsm_rx_UNCONNECTED : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal NLW_U0_pipe_sync_fsm_tx_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_pipe_tx_0_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal NLW_U0_pipe_tx_1_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal NLW_U0_pipe_tx_2_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal NLW_U0_pipe_tx_3_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal NLW_U0_pipe_tx_4_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal NLW_U0_pipe_tx_5_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal NLW_U0_pipe_tx_6_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal NLW_U0_pipe_tx_7_sigs_UNCONNECTED : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal NLW_U0_qpll_qpllreset_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CFG_CTL_IF : string;
  attribute CFG_CTL_IF of U0 : label is "true";
  attribute CFG_FC_IF : string;
  attribute CFG_FC_IF of U0 : label is "true";
  attribute CFG_MGMT_IF : string;
  attribute CFG_MGMT_IF of U0 : label is "true";
  attribute CFG_STATUS_IF : string;
  attribute CFG_STATUS_IF of U0 : label is "true";
  attribute CLASS_CODE : string;
  attribute CLASS_CODE of U0 : label is "050000";
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of U0 : label is 64;
  attribute ERR_REPORTING_IF : string;
  attribute ERR_REPORTING_IF of U0 : label is "true";
  attribute EXT_CH_GT_DRP : string;
  attribute EXT_CH_GT_DRP of U0 : label is "FALSE";
  attribute EXT_PIPE_INTERFACE : string;
  attribute EXT_PIPE_INTERFACE of U0 : label is "FALSE";
  attribute KEEP_WIDTH : integer;
  attribute KEEP_WIDTH of U0 : label is 8;
  attribute LINK_CAP_MAX_LINK_WIDTH : integer;
  attribute LINK_CAP_MAX_LINK_WIDTH of U0 : label is 4;
  attribute PCIE_EXT_CLK : string;
  attribute PCIE_EXT_CLK of U0 : label is "FALSE";
  attribute PCIE_EXT_GT_COMMON : string;
  attribute PCIE_EXT_GT_COMMON of U0 : label is "FALSE";
  attribute PIPE_SIM : string;
  attribute PIPE_SIM of U0 : label is "FALSE";
  attribute PL_INTERFACE : string;
  attribute PL_INTERFACE of U0 : label is "true";
  attribute RCV_MSG_IF : string;
  attribute RCV_MSG_IF of U0 : label is "true";
  attribute SHARED_LOGIC_IN_CORE : string;
  attribute SHARED_LOGIC_IN_CORE of U0 : label is "FALSE";
  attribute TRANSCEIVER_CTRL_STATUS_PORTS : string;
  attribute TRANSCEIVER_CTRL_STATUS_PORTS of U0 : label is "FALSE";
  attribute bar_0 : string;
  attribute bar_0 of U0 : label is "FFFF0000";
  attribute bar_1 : string;
  attribute bar_1 of U0 : label is "FFF00000";
  attribute bar_2 : string;
  attribute bar_2 of U0 : label is "FFF80000";
  attribute bar_3 : string;
  attribute bar_3 of U0 : label is "00000000";
  attribute bar_4 : string;
  attribute bar_4 of U0 : label is "00000000";
  attribute bar_5 : string;
  attribute bar_5 of U0 : label is "00000000";
  attribute bram_lat : string;
  attribute bram_lat of U0 : label is "0";
  attribute c_aer_base_ptr : string;
  attribute c_aer_base_ptr of U0 : label is "000";
  attribute c_aer_cap_ecrc_check_capable : string;
  attribute c_aer_cap_ecrc_check_capable of U0 : label is "FALSE";
  attribute c_aer_cap_ecrc_gen_capable : string;
  attribute c_aer_cap_ecrc_gen_capable of U0 : label is "FALSE";
  attribute c_aer_cap_multiheader : string;
  attribute c_aer_cap_multiheader of U0 : label is "FALSE";
  attribute c_aer_cap_nextptr : string;
  attribute c_aer_cap_nextptr of U0 : label is "000";
  attribute c_aer_cap_on : string;
  attribute c_aer_cap_on of U0 : label is "FALSE";
  attribute c_aer_cap_optional_err_support : string;
  attribute c_aer_cap_optional_err_support of U0 : label is "000000";
  attribute c_aer_cap_permit_rooterr_update : string;
  attribute c_aer_cap_permit_rooterr_update of U0 : label is "FALSE";
  attribute c_buf_opt_bma : string;
  attribute c_buf_opt_bma of U0 : label is "true";
  attribute c_component_name : string;
  attribute c_component_name of U0 : label is "v7_pcie";
  attribute c_cpl_inf : string;
  attribute c_cpl_inf of U0 : label is "true";
  attribute c_cpl_infinite : string;
  attribute c_cpl_infinite of U0 : label is "true";
  attribute c_cpl_timeout_disable_sup : string;
  attribute c_cpl_timeout_disable_sup of U0 : label is "FALSE";
  attribute c_cpl_timeout_range : string;
  attribute c_cpl_timeout_range of U0 : label is "0010";
  attribute c_cpl_timeout_ranges_sup : string;
  attribute c_cpl_timeout_ranges_sup of U0 : label is "2";
  attribute c_d1_support : string;
  attribute c_d1_support of U0 : label is "FALSE";
  attribute c_d2_support : string;
  attribute c_d2_support of U0 : label is "FALSE";
  attribute c_de_emph : string;
  attribute c_de_emph of U0 : label is "FALSE";
  attribute c_dev_cap2_ari_forwarding_supported : string;
  attribute c_dev_cap2_ari_forwarding_supported of U0 : label is "FALSE";
  attribute c_dev_cap2_atomicop32_completer_supported : string;
  attribute c_dev_cap2_atomicop32_completer_supported of U0 : label is "FALSE";
  attribute c_dev_cap2_atomicop64_completer_supported : string;
  attribute c_dev_cap2_atomicop64_completer_supported of U0 : label is "FALSE";
  attribute c_dev_cap2_atomicop_routing_supported : string;
  attribute c_dev_cap2_atomicop_routing_supported of U0 : label is "FALSE";
  attribute c_dev_cap2_cas128_completer_supported : string;
  attribute c_dev_cap2_cas128_completer_supported of U0 : label is "FALSE";
  attribute c_dev_cap2_tph_completer_supported : string;
  attribute c_dev_cap2_tph_completer_supported of U0 : label is "00";
  attribute c_dev_control_ext_tag_default : string;
  attribute c_dev_control_ext_tag_default of U0 : label is "FALSE";
  attribute c_dev_port_type : string;
  attribute c_dev_port_type of U0 : label is "0";
  attribute c_dis_lane_reverse : string;
  attribute c_dis_lane_reverse of U0 : label is "true";
  attribute c_disable_rx_poisoned_resp : string;
  attribute c_disable_rx_poisoned_resp of U0 : label is "FALSE";
  attribute c_disable_scrambling : string;
  attribute c_disable_scrambling of U0 : label is "FALSE";
  attribute c_disable_tx_aspm_l0s : string;
  attribute c_disable_tx_aspm_l0s of U0 : label is "FALSE";
  attribute c_dll_lnk_actv_cap : string;
  attribute c_dll_lnk_actv_cap of U0 : label is "FALSE";
  attribute c_downstream_link_num : string;
  attribute c_downstream_link_num of U0 : label is "00";
  attribute c_dsi_bool : string;
  attribute c_dsi_bool of U0 : label is "FALSE";
  attribute c_dsn_base_ptr : string;
  attribute c_dsn_base_ptr of U0 : label is "100";
  attribute c_dsn_cap_enabled : string;
  attribute c_dsn_cap_enabled of U0 : label is "true";
  attribute c_dsn_next_ptr : string;
  attribute c_dsn_next_ptr of U0 : label is "000";
  attribute c_enable_msg_route : string;
  attribute c_enable_msg_route of U0 : label is "00000000000";
  attribute c_ep_l0s_accpt_lat : string;
  attribute c_ep_l0s_accpt_lat of U0 : label is "0";
  attribute c_ep_l1_accpt_lat : string;
  attribute c_ep_l1_accpt_lat of U0 : label is "7";
  attribute c_ext_pci_cfg_space_addr : string;
  attribute c_ext_pci_cfg_space_addr of U0 : label is "3FF";
  attribute c_external_clocking : string;
  attribute c_external_clocking of U0 : label is "true";
  attribute c_fc_cpld : string;
  attribute c_fc_cpld of U0 : label is "461";
  attribute c_fc_cplh : string;
  attribute c_fc_cplh of U0 : label is "36";
  attribute c_fc_npd : string;
  attribute c_fc_npd of U0 : label is "24";
  attribute c_fc_nph : string;
  attribute c_fc_nph of U0 : label is "12";
  attribute c_fc_pd : string;
  attribute c_fc_pd of U0 : label is "437";
  attribute c_fc_ph : string;
  attribute c_fc_ph of U0 : label is "32";
  attribute c_gen1 : string;
  attribute c_gen1 of U0 : label is "false";
  attribute c_header_type : string;
  attribute c_header_type of U0 : label is "00";
  attribute c_hw_auton_spd_disable : string;
  attribute c_hw_auton_spd_disable of U0 : label is "FALSE";
  attribute c_int_width : integer;
  attribute c_int_width of U0 : label is 64;
  attribute c_last_cfg_dw : string;
  attribute c_last_cfg_dw of U0 : label is "10C";
  attribute c_link_cap_aspm_optionality : string;
  attribute c_link_cap_aspm_optionality of U0 : label is "FALSE";
  attribute c_ll_ack_timeout : string;
  attribute c_ll_ack_timeout of U0 : label is "0000";
  attribute c_ll_ack_timeout_enable : string;
  attribute c_ll_ack_timeout_enable of U0 : label is "FALSE";
  attribute c_ll_ack_timeout_function : string;
  attribute c_ll_ack_timeout_function of U0 : label is "0";
  attribute c_ll_replay_timeout : string;
  attribute c_ll_replay_timeout of U0 : label is "0000";
  attribute c_ll_replay_timeout_enable : string;
  attribute c_ll_replay_timeout_enable of U0 : label is "FALSE";
  attribute c_ll_replay_timeout_func : string;
  attribute c_ll_replay_timeout_func of U0 : label is "1";
  attribute c_lnk_bndwdt_notif : string;
  attribute c_lnk_bndwdt_notif of U0 : label is "FALSE";
  attribute c_max_lnk_wdt : string;
  attribute c_max_lnk_wdt of U0 : label is "01";
  attribute c_msi : string;
  attribute c_msi of U0 : label is "0";
  attribute c_msi_64b_addr : string;
  attribute c_msi_64b_addr of U0 : label is "true";
  attribute c_msi_cap_on : string;
  attribute c_msi_cap_on of U0 : label is "true";
  attribute c_msi_mult_msg_extn : string;
  attribute c_msi_mult_msg_extn of U0 : label is "0";
  attribute c_msi_per_vctr_mask_cap : string;
  attribute c_msi_per_vctr_mask_cap of U0 : label is "FALSE";
  attribute c_msix_cap_on : string;
  attribute c_msix_cap_on of U0 : label is "FALSE";
  attribute c_msix_next_ptr : string;
  attribute c_msix_next_ptr of U0 : label is "00";
  attribute c_msix_pba_bir : string;
  attribute c_msix_pba_bir of U0 : label is "0";
  attribute c_msix_pba_offset : string;
  attribute c_msix_pba_offset of U0 : label is "0";
  attribute c_msix_table_bir : string;
  attribute c_msix_table_bir of U0 : label is "0";
  attribute c_msix_table_offset : string;
  attribute c_msix_table_offset of U0 : label is "0";
  attribute c_msix_table_size : string;
  attribute c_msix_table_size of U0 : label is "000";
  attribute c_pci_cfg_space_addr : string;
  attribute c_pci_cfg_space_addr of U0 : label is "3F";
  attribute c_pcie_blk_locn : string;
  attribute c_pcie_blk_locn of U0 : label is "0";
  attribute c_pcie_cap_next_ptr : string;
  attribute c_pcie_cap_next_ptr of U0 : label is "00";
  attribute c_pcie_cap_slot_implemented : string;
  attribute c_pcie_cap_slot_implemented of U0 : label is "FALSE";
  attribute c_pcie_dbg_ports : string;
  attribute c_pcie_dbg_ports of U0 : label is "FALSE";
  attribute c_pcie_fast_config : integer;
  attribute c_pcie_fast_config of U0 : label is 0;
  attribute c_perf_level_high : string;
  attribute c_perf_level_high of U0 : label is "true";
  attribute c_phantom_functions : string;
  attribute c_phantom_functions of U0 : label is "0";
  attribute c_pm_cap_next_ptr : string;
  attribute c_pm_cap_next_ptr of U0 : label is "48";
  attribute c_pme_support : string;
  attribute c_pme_support of U0 : label is "0F";
  attribute c_rbar_base_ptr : string;
  attribute c_rbar_base_ptr of U0 : label is "000";
  attribute c_rbar_cap_control_encodedbar0 : string;
  attribute c_rbar_cap_control_encodedbar0 of U0 : label is "00";
  attribute c_rbar_cap_control_encodedbar1 : string;
  attribute c_rbar_cap_control_encodedbar1 of U0 : label is "00";
  attribute c_rbar_cap_control_encodedbar2 : string;
  attribute c_rbar_cap_control_encodedbar2 of U0 : label is "00";
  attribute c_rbar_cap_control_encodedbar3 : string;
  attribute c_rbar_cap_control_encodedbar3 of U0 : label is "00";
  attribute c_rbar_cap_control_encodedbar4 : string;
  attribute c_rbar_cap_control_encodedbar4 of U0 : label is "00";
  attribute c_rbar_cap_control_encodedbar5 : string;
  attribute c_rbar_cap_control_encodedbar5 of U0 : label is "00";
  attribute c_rbar_cap_index0 : string;
  attribute c_rbar_cap_index0 of U0 : label is "0";
  attribute c_rbar_cap_index1 : string;
  attribute c_rbar_cap_index1 of U0 : label is "0";
  attribute c_rbar_cap_index2 : string;
  attribute c_rbar_cap_index2 of U0 : label is "0";
  attribute c_rbar_cap_index3 : string;
  attribute c_rbar_cap_index3 of U0 : label is "0";
  attribute c_rbar_cap_index4 : string;
  attribute c_rbar_cap_index4 of U0 : label is "0";
  attribute c_rbar_cap_index5 : string;
  attribute c_rbar_cap_index5 of U0 : label is "0";
  attribute c_rbar_cap_nextptr : string;
  attribute c_rbar_cap_nextptr of U0 : label is "000";
  attribute c_rbar_cap_on : string;
  attribute c_rbar_cap_on of U0 : label is "FALSE";
  attribute c_rbar_cap_sup0 : string;
  attribute c_rbar_cap_sup0 of U0 : label is "00001";
  attribute c_rbar_cap_sup1 : string;
  attribute c_rbar_cap_sup1 of U0 : label is "00001";
  attribute c_rbar_cap_sup2 : string;
  attribute c_rbar_cap_sup2 of U0 : label is "00001";
  attribute c_rbar_cap_sup3 : string;
  attribute c_rbar_cap_sup3 of U0 : label is "00001";
  attribute c_rbar_cap_sup4 : string;
  attribute c_rbar_cap_sup4 of U0 : label is "00001";
  attribute c_rbar_cap_sup5 : string;
  attribute c_rbar_cap_sup5 of U0 : label is "00001";
  attribute c_rbar_num : string;
  attribute c_rbar_num of U0 : label is "0";
  attribute c_rcb : string;
  attribute c_rcb of U0 : label is "0";
  attribute c_recrc_check : string;
  attribute c_recrc_check of U0 : label is "0";
  attribute c_recrc_check_trim : string;
  attribute c_recrc_check_trim of U0 : label is "FALSE";
  attribute c_rev_gt_order : string;
  attribute c_rev_gt_order of U0 : label is "FALSE";
  attribute c_root_cap_crs : string;
  attribute c_root_cap_crs of U0 : label is "FALSE";
  attribute c_rx_raddr_lat : string;
  attribute c_rx_raddr_lat of U0 : label is "0";
  attribute c_rx_ram_limit : string;
  attribute c_rx_ram_limit of U0 : label is "7FF";
  attribute c_rx_rdata_lat : string;
  attribute c_rx_rdata_lat of U0 : label is "2";
  attribute c_rx_write_lat : string;
  attribute c_rx_write_lat of U0 : label is "0";
  attribute c_silicon_rev : string;
  attribute c_silicon_rev of U0 : label is "2";
  attribute c_slot_cap_attn_butn : string;
  attribute c_slot_cap_attn_butn of U0 : label is "FALSE";
  attribute c_slot_cap_attn_ind : string;
  attribute c_slot_cap_attn_ind of U0 : label is "FALSE";
  attribute c_slot_cap_elec_interlock : string;
  attribute c_slot_cap_elec_interlock of U0 : label is "FALSE";
  attribute c_slot_cap_hotplug_cap : string;
  attribute c_slot_cap_hotplug_cap of U0 : label is "FALSE";
  attribute c_slot_cap_hotplug_surprise : string;
  attribute c_slot_cap_hotplug_surprise of U0 : label is "FALSE";
  attribute c_slot_cap_mrl : string;
  attribute c_slot_cap_mrl of U0 : label is "FALSE";
  attribute c_slot_cap_no_cmd_comp_sup : string;
  attribute c_slot_cap_no_cmd_comp_sup of U0 : label is "FALSE";
  attribute c_slot_cap_physical_slot_num : string;
  attribute c_slot_cap_physical_slot_num of U0 : label is "0";
  attribute c_slot_cap_pwr_ctrl : string;
  attribute c_slot_cap_pwr_ctrl of U0 : label is "FALSE";
  attribute c_slot_cap_pwr_ind : string;
  attribute c_slot_cap_pwr_ind of U0 : label is "FALSE";
  attribute c_slot_cap_pwr_limit_scale : string;
  attribute c_slot_cap_pwr_limit_scale of U0 : label is "0";
  attribute c_slot_cap_pwr_limit_value : string;
  attribute c_slot_cap_pwr_limit_value of U0 : label is "0";
  attribute c_surprise_dn_err_cap : string;
  attribute c_surprise_dn_err_cap of U0 : label is "FALSE";
  attribute c_trgt_lnk_spd : string;
  attribute c_trgt_lnk_spd of U0 : label is "0";
  attribute c_trn_np_fc : string;
  attribute c_trn_np_fc of U0 : label is "FALSE";
  attribute c_tx_last_tlp : string;
  attribute c_tx_last_tlp of U0 : label is "29";
  attribute c_tx_raddr_lat : string;
  attribute c_tx_raddr_lat of U0 : label is "0";
  attribute c_tx_rdata_lat : string;
  attribute c_tx_rdata_lat of U0 : label is "2";
  attribute c_tx_write_lat : string;
  attribute c_tx_write_lat of U0 : label is "0";
  attribute c_upconfig_capable : string;
  attribute c_upconfig_capable of U0 : label is "true";
  attribute c_upstream_facing : string;
  attribute c_upstream_facing of U0 : label is "true";
  attribute c_ur_atomic : string;
  attribute c_ur_atomic of U0 : label is "FALSE";
  attribute c_ur_inv_req : string;
  attribute c_ur_inv_req of U0 : label is "FALSE";
  attribute c_ur_prs_response : string;
  attribute c_ur_prs_response of U0 : label is "FALSE";
  attribute c_vc_base_ptr : string;
  attribute c_vc_base_ptr of U0 : label is "000";
  attribute c_vc_cap_enabled : string;
  attribute c_vc_cap_enabled of U0 : label is "FALSE";
  attribute c_vc_cap_reject_snoop : string;
  attribute c_vc_cap_reject_snoop of U0 : label is "FALSE";
  attribute c_vc_next_ptr : string;
  attribute c_vc_next_ptr of U0 : label is "000";
  attribute c_vsec_base_ptr : string;
  attribute c_vsec_base_ptr of U0 : label is "000";
  attribute c_vsec_cap_enabled : string;
  attribute c_vsec_cap_enabled of U0 : label is "FALSE";
  attribute c_vsec_next_ptr : string;
  attribute c_vsec_next_ptr of U0 : label is "000";
  attribute c_xlnx_ref_board : string;
  attribute c_xlnx_ref_board of U0 : label is "AC701";
  attribute cap_ver : string;
  attribute cap_ver of U0 : label is "2";
  attribute cardbus_cis_ptr : string;
  attribute cardbus_cis_ptr of U0 : label is "00000000";
  attribute cmps : string;
  attribute cmps of U0 : label is "2";
  attribute con_scl_fctr_d0_state : string;
  attribute con_scl_fctr_d0_state of U0 : label is "0";
  attribute con_scl_fctr_d1_state : string;
  attribute con_scl_fctr_d1_state of U0 : label is "0";
  attribute con_scl_fctr_d2_state : string;
  attribute con_scl_fctr_d2_state of U0 : label is "0";
  attribute con_scl_fctr_d3_state : string;
  attribute con_scl_fctr_d3_state of U0 : label is "0";
  attribute cost_table : integer;
  attribute cost_table of U0 : label is 1;
  attribute d1_sup : string;
  attribute d1_sup of U0 : label is "0";
  attribute d2_sup : string;
  attribute d2_sup of U0 : label is "0";
  attribute dev_id : string;
  attribute dev_id of U0 : label is "6024";
  attribute dev_port_type : string;
  attribute dev_port_type of U0 : label is "0000";
  attribute dis_scl_fctr_d0_state : string;
  attribute dis_scl_fctr_d0_state of U0 : label is "0";
  attribute dis_scl_fctr_d1_state : string;
  attribute dis_scl_fctr_d1_state of U0 : label is "0";
  attribute dis_scl_fctr_d2_state : string;
  attribute dis_scl_fctr_d2_state of U0 : label is "0";
  attribute dis_scl_fctr_d3_state : string;
  attribute dis_scl_fctr_d3_state of U0 : label is "0";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute dsi : string;
  attribute dsi of U0 : label is "0";
  attribute ep_l0s_accpt_lat : string;
  attribute ep_l0s_accpt_lat of U0 : label is "000";
  attribute ep_l1_accpt_lat : string;
  attribute ep_l1_accpt_lat of U0 : label is "111";
  attribute ext_tag_fld_sup : string;
  attribute ext_tag_fld_sup of U0 : label is "FALSE";
  attribute int_pin : string;
  attribute int_pin of U0 : label is "1";
  attribute intx : string;
  attribute intx of U0 : label is "true";
  attribute max_lnk_spd : string;
  attribute max_lnk_spd of U0 : label is "1";
  attribute max_lnk_wdt : string;
  attribute max_lnk_wdt of U0 : label is "000100";
  attribute mps : string;
  attribute mps of U0 : label is "010";
  attribute no_soft_rst : string;
  attribute no_soft_rst of U0 : label is "true";
  attribute pci_exp_int_freq : integer;
  attribute pci_exp_int_freq of U0 : label is 2;
  attribute pci_exp_ref_freq : string;
  attribute pci_exp_ref_freq of U0 : label is "0";
  attribute phantm_func_sup : string;
  attribute phantm_func_sup of U0 : label is "00";
  attribute pme_sup : string;
  attribute pme_sup of U0 : label is "0F";
  attribute pwr_con_d0_state : string;
  attribute pwr_con_d0_state of U0 : label is "00";
  attribute pwr_con_d1_state : string;
  attribute pwr_con_d1_state of U0 : label is "00";
  attribute pwr_con_d2_state : string;
  attribute pwr_con_d2_state of U0 : label is "00";
  attribute pwr_con_d3_state : string;
  attribute pwr_con_d3_state of U0 : label is "00";
  attribute pwr_dis_d0_state : string;
  attribute pwr_dis_d0_state of U0 : label is "00";
  attribute pwr_dis_d1_state : string;
  attribute pwr_dis_d1_state of U0 : label is "00";
  attribute pwr_dis_d2_state : string;
  attribute pwr_dis_d2_state of U0 : label is "00";
  attribute pwr_dis_d3_state : string;
  attribute pwr_dis_d3_state of U0 : label is "00";
  attribute rev_id : string;
  attribute rev_id of U0 : label is "06";
  attribute slot_clk : string;
  attribute slot_clk of U0 : label is "FALSE";
  attribute subsys_id : string;
  attribute subsys_id of U0 : label is "ABB3";
  attribute subsys_ven_id : string;
  attribute subsys_ven_id of U0 : label is "0084";
  attribute ven_id : string;
  attribute ven_id of U0 : label is "10EE";
  attribute xrom_bar : string;
  attribute xrom_bar of U0 : label is "00000000";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
U0: entity work.v7_pciepcie_7x_v2_2_top
    port map (
      cfg_aer_ecrc_check_en => cfg_aer_ecrc_check_en,
      cfg_aer_ecrc_gen_en => cfg_aer_ecrc_gen_en,
      cfg_aer_interrupt_msgnum(4 downto 0) => cfg_aer_interrupt_msgnum(4 downto 0),
      cfg_aer_rooterr_corr_err_received => cfg_aer_rooterr_corr_err_received,
      cfg_aer_rooterr_corr_err_reporting_en => cfg_aer_rooterr_corr_err_reporting_en,
      cfg_aer_rooterr_fatal_err_received => cfg_aer_rooterr_fatal_err_received,
      cfg_aer_rooterr_fatal_err_reporting_en => cfg_aer_rooterr_fatal_err_reporting_en,
      cfg_aer_rooterr_non_fatal_err_received => cfg_aer_rooterr_non_fatal_err_received,
      cfg_aer_rooterr_non_fatal_err_reporting_en => cfg_aer_rooterr_non_fatal_err_reporting_en,
      cfg_bridge_serr_en => cfg_bridge_serr_en,
      cfg_bus_number(7 downto 0) => cfg_bus_number(7 downto 0),
      cfg_command(15 downto 0) => cfg_command(15 downto 0),
      cfg_dcommand(15 downto 0) => cfg_dcommand(15 downto 0),
      cfg_dcommand2(15 downto 0) => cfg_dcommand2(15 downto 0),
      cfg_device_number(4 downto 0) => cfg_device_number(4 downto 0),
      cfg_ds_bus_number(7 downto 0) => cfg_ds_bus_number(7 downto 0),
      cfg_ds_device_number(4 downto 0) => cfg_ds_device_number(4 downto 0),
      cfg_ds_function_number(2 downto 0) => cfg_ds_function_number(2 downto 0),
      cfg_dsn(63 downto 0) => cfg_dsn(63 downto 0),
      cfg_dstatus(15 downto 0) => cfg_dstatus(15 downto 0),
      cfg_err_acs => cfg_err_acs,
      cfg_err_aer_headerlog(127 downto 0) => cfg_err_aer_headerlog(127 downto 0),
      cfg_err_aer_headerlog_set => cfg_err_aer_headerlog_set,
      cfg_err_atomic_egress_blocked => cfg_err_atomic_egress_blocked,
      cfg_err_cor => cfg_err_cor,
      cfg_err_cpl_abort => cfg_err_cpl_abort,
      cfg_err_cpl_rdy => cfg_err_cpl_rdy,
      cfg_err_cpl_timeout => cfg_err_cpl_timeout,
      cfg_err_cpl_unexpect => cfg_err_cpl_unexpect,
      cfg_err_ecrc => cfg_err_ecrc,
      cfg_err_internal_cor => cfg_err_internal_cor,
      cfg_err_internal_uncor => cfg_err_internal_uncor,
      cfg_err_locked => cfg_err_locked,
      cfg_err_malformed => cfg_err_malformed,
      cfg_err_mc_blocked => cfg_err_mc_blocked,
      cfg_err_norecovery => cfg_err_norecovery,
      cfg_err_poisoned => cfg_err_poisoned,
      cfg_err_posted => cfg_err_posted,
      cfg_err_tlp_cpl_header(47 downto 0) => cfg_err_tlp_cpl_header(47 downto 0),
      cfg_err_ur => cfg_err_ur,
      cfg_function_number(2 downto 0) => cfg_function_number(2 downto 0),
      cfg_interrupt => cfg_interrupt,
      cfg_interrupt_assert => cfg_interrupt_assert,
      cfg_interrupt_di(7 downto 0) => cfg_interrupt_di(7 downto 0),
      cfg_interrupt_do(7 downto 0) => cfg_interrupt_do(7 downto 0),
      cfg_interrupt_mmenable(2 downto 0) => cfg_interrupt_mmenable(2 downto 0),
      cfg_interrupt_msienable => cfg_interrupt_msienable,
      cfg_interrupt_msixenable => cfg_interrupt_msixenable,
      cfg_interrupt_msixfm => cfg_interrupt_msixfm,
      cfg_interrupt_rdy => cfg_interrupt_rdy,
      cfg_interrupt_stat => cfg_interrupt_stat,
      cfg_lcommand(15 downto 0) => cfg_lcommand(15 downto 0),
      cfg_lstatus(15 downto 0) => cfg_lstatus(15 downto 0),
      cfg_mgmt_byte_en(3 downto 0) => cfg_mgmt_byte_en(3 downto 0),
      cfg_mgmt_di(31 downto 0) => cfg_mgmt_di(31 downto 0),
      cfg_mgmt_do(31 downto 0) => cfg_mgmt_do(31 downto 0),
      cfg_mgmt_dwaddr(9 downto 0) => cfg_mgmt_dwaddr(9 downto 0),
      cfg_mgmt_rd_en => cfg_mgmt_rd_en,
      cfg_mgmt_rd_wr_done => cfg_mgmt_rd_wr_done,
      cfg_mgmt_wr_en => cfg_mgmt_wr_en,
      cfg_mgmt_wr_readonly => cfg_mgmt_wr_readonly,
      cfg_mgmt_wr_rw1c_as_rw => cfg_mgmt_wr_rw1c_as_rw,
      cfg_msg_data(15 downto 0) => cfg_msg_data(15 downto 0),
      cfg_msg_received => cfg_msg_received,
      cfg_msg_received_assert_int_a => cfg_msg_received_assert_int_a,
      cfg_msg_received_assert_int_b => cfg_msg_received_assert_int_b,
      cfg_msg_received_assert_int_c => cfg_msg_received_assert_int_c,
      cfg_msg_received_assert_int_d => cfg_msg_received_assert_int_d,
      cfg_msg_received_deassert_int_a => cfg_msg_received_deassert_int_a,
      cfg_msg_received_deassert_int_b => cfg_msg_received_deassert_int_b,
      cfg_msg_received_deassert_int_c => cfg_msg_received_deassert_int_c,
      cfg_msg_received_deassert_int_d => cfg_msg_received_deassert_int_d,
      cfg_msg_received_err_cor => cfg_msg_received_err_cor,
      cfg_msg_received_err_fatal => cfg_msg_received_err_fatal,
      cfg_msg_received_err_non_fatal => cfg_msg_received_err_non_fatal,
      cfg_msg_received_pm_as_nak => cfg_msg_received_pm_as_nak,
      cfg_msg_received_pm_pme => cfg_msg_received_pm_pme,
      cfg_msg_received_pme_to_ack => cfg_msg_received_pme_to_ack,
      cfg_msg_received_setslotpowerlimit => cfg_msg_received_setslotpowerlimit,
      cfg_pcie_link_state(2 downto 0) => cfg_pcie_link_state(2 downto 0),
      cfg_pciecap_interrupt_msgnum(4 downto 0) => cfg_pciecap_interrupt_msgnum(4 downto 0),
      cfg_pm_force_state(1 downto 0) => cfg_pm_force_state(1 downto 0),
      cfg_pm_force_state_en => cfg_pm_force_state_en,
      cfg_pm_halt_aspm_l0s => cfg_pm_halt_aspm_l0s,
      cfg_pm_halt_aspm_l1 => cfg_pm_halt_aspm_l1,
      cfg_pm_send_pme_to => cfg_pm_send_pme_to,
      cfg_pm_wake => cfg_pm_wake,
      cfg_pmcsr_pme_en => cfg_pmcsr_pme_en,
      cfg_pmcsr_pme_status => cfg_pmcsr_pme_status,
      cfg_pmcsr_powerstate(1 downto 0) => cfg_pmcsr_powerstate(1 downto 0),
      cfg_received_func_lvl_rst => cfg_received_func_lvl_rst,
      cfg_root_control_pme_int_en => cfg_root_control_pme_int_en,
      cfg_root_control_syserr_corr_err_en => cfg_root_control_syserr_corr_err_en,
      cfg_root_control_syserr_fatal_err_en => cfg_root_control_syserr_fatal_err_en,
      cfg_root_control_syserr_non_fatal_err_en => cfg_root_control_syserr_non_fatal_err_en,
      cfg_slot_control_electromech_il_ctl_pulse => cfg_slot_control_electromech_il_ctl_pulse,
      cfg_status(15 downto 0) => cfg_status(15 downto 0),
      cfg_to_turnoff => cfg_to_turnoff,
      cfg_trn_pending => cfg_trn_pending,
      cfg_turnoff_ok => cfg_turnoff_ok,
      cfg_vc_tcvc_map(6 downto 0) => cfg_vc_tcvc_map(6 downto 0),
      common_commands_in(3) => \<const0>\,
      common_commands_in(2) => \<const0>\,
      common_commands_in(1) => \<const0>\,
      common_commands_in(0) => \<const0>\,
      common_commands_out(11 downto 0) => NLW_U0_common_commands_out_UNCONNECTED(11 downto 0),
      ext_ch_gt_drpaddr(35) => \<const0>\,
      ext_ch_gt_drpaddr(34) => \<const0>\,
      ext_ch_gt_drpaddr(33) => \<const0>\,
      ext_ch_gt_drpaddr(32) => \<const0>\,
      ext_ch_gt_drpaddr(31) => \<const0>\,
      ext_ch_gt_drpaddr(30) => \<const0>\,
      ext_ch_gt_drpaddr(29) => \<const0>\,
      ext_ch_gt_drpaddr(28) => \<const0>\,
      ext_ch_gt_drpaddr(27) => \<const0>\,
      ext_ch_gt_drpaddr(26) => \<const0>\,
      ext_ch_gt_drpaddr(25) => \<const0>\,
      ext_ch_gt_drpaddr(24) => \<const0>\,
      ext_ch_gt_drpaddr(23) => \<const0>\,
      ext_ch_gt_drpaddr(22) => \<const0>\,
      ext_ch_gt_drpaddr(21) => \<const0>\,
      ext_ch_gt_drpaddr(20) => \<const0>\,
      ext_ch_gt_drpaddr(19) => \<const0>\,
      ext_ch_gt_drpaddr(18) => \<const0>\,
      ext_ch_gt_drpaddr(17) => \<const0>\,
      ext_ch_gt_drpaddr(16) => \<const0>\,
      ext_ch_gt_drpaddr(15) => \<const0>\,
      ext_ch_gt_drpaddr(14) => \<const0>\,
      ext_ch_gt_drpaddr(13) => \<const0>\,
      ext_ch_gt_drpaddr(12) => \<const0>\,
      ext_ch_gt_drpaddr(11) => \<const0>\,
      ext_ch_gt_drpaddr(10) => \<const0>\,
      ext_ch_gt_drpaddr(9) => \<const0>\,
      ext_ch_gt_drpaddr(8) => \<const0>\,
      ext_ch_gt_drpaddr(7) => \<const0>\,
      ext_ch_gt_drpaddr(6) => \<const0>\,
      ext_ch_gt_drpaddr(5) => \<const0>\,
      ext_ch_gt_drpaddr(4) => \<const0>\,
      ext_ch_gt_drpaddr(3) => \<const0>\,
      ext_ch_gt_drpaddr(2) => \<const0>\,
      ext_ch_gt_drpaddr(1) => \<const0>\,
      ext_ch_gt_drpaddr(0) => \<const0>\,
      ext_ch_gt_drpclk => NLW_U0_ext_ch_gt_drpclk_UNCONNECTED,
      ext_ch_gt_drpdi(63) => \<const0>\,
      ext_ch_gt_drpdi(62) => \<const0>\,
      ext_ch_gt_drpdi(61) => \<const0>\,
      ext_ch_gt_drpdi(60) => \<const0>\,
      ext_ch_gt_drpdi(59) => \<const0>\,
      ext_ch_gt_drpdi(58) => \<const0>\,
      ext_ch_gt_drpdi(57) => \<const0>\,
      ext_ch_gt_drpdi(56) => \<const0>\,
      ext_ch_gt_drpdi(55) => \<const0>\,
      ext_ch_gt_drpdi(54) => \<const0>\,
      ext_ch_gt_drpdi(53) => \<const0>\,
      ext_ch_gt_drpdi(52) => \<const0>\,
      ext_ch_gt_drpdi(51) => \<const0>\,
      ext_ch_gt_drpdi(50) => \<const0>\,
      ext_ch_gt_drpdi(49) => \<const0>\,
      ext_ch_gt_drpdi(48) => \<const0>\,
      ext_ch_gt_drpdi(47) => \<const0>\,
      ext_ch_gt_drpdi(46) => \<const0>\,
      ext_ch_gt_drpdi(45) => \<const0>\,
      ext_ch_gt_drpdi(44) => \<const0>\,
      ext_ch_gt_drpdi(43) => \<const0>\,
      ext_ch_gt_drpdi(42) => \<const0>\,
      ext_ch_gt_drpdi(41) => \<const0>\,
      ext_ch_gt_drpdi(40) => \<const0>\,
      ext_ch_gt_drpdi(39) => \<const0>\,
      ext_ch_gt_drpdi(38) => \<const0>\,
      ext_ch_gt_drpdi(37) => \<const0>\,
      ext_ch_gt_drpdi(36) => \<const0>\,
      ext_ch_gt_drpdi(35) => \<const0>\,
      ext_ch_gt_drpdi(34) => \<const0>\,
      ext_ch_gt_drpdi(33) => \<const0>\,
      ext_ch_gt_drpdi(32) => \<const0>\,
      ext_ch_gt_drpdi(31) => \<const0>\,
      ext_ch_gt_drpdi(30) => \<const0>\,
      ext_ch_gt_drpdi(29) => \<const0>\,
      ext_ch_gt_drpdi(28) => \<const0>\,
      ext_ch_gt_drpdi(27) => \<const0>\,
      ext_ch_gt_drpdi(26) => \<const0>\,
      ext_ch_gt_drpdi(25) => \<const0>\,
      ext_ch_gt_drpdi(24) => \<const0>\,
      ext_ch_gt_drpdi(23) => \<const0>\,
      ext_ch_gt_drpdi(22) => \<const0>\,
      ext_ch_gt_drpdi(21) => \<const0>\,
      ext_ch_gt_drpdi(20) => \<const0>\,
      ext_ch_gt_drpdi(19) => \<const0>\,
      ext_ch_gt_drpdi(18) => \<const0>\,
      ext_ch_gt_drpdi(17) => \<const0>\,
      ext_ch_gt_drpdi(16) => \<const0>\,
      ext_ch_gt_drpdi(15) => \<const0>\,
      ext_ch_gt_drpdi(14) => \<const0>\,
      ext_ch_gt_drpdi(13) => \<const0>\,
      ext_ch_gt_drpdi(12) => \<const0>\,
      ext_ch_gt_drpdi(11) => \<const0>\,
      ext_ch_gt_drpdi(10) => \<const0>\,
      ext_ch_gt_drpdi(9) => \<const0>\,
      ext_ch_gt_drpdi(8) => \<const0>\,
      ext_ch_gt_drpdi(7) => \<const0>\,
      ext_ch_gt_drpdi(6) => \<const0>\,
      ext_ch_gt_drpdi(5) => \<const0>\,
      ext_ch_gt_drpdi(4) => \<const0>\,
      ext_ch_gt_drpdi(3) => \<const0>\,
      ext_ch_gt_drpdi(2) => \<const0>\,
      ext_ch_gt_drpdi(1) => \<const0>\,
      ext_ch_gt_drpdi(0) => \<const0>\,
      ext_ch_gt_drpdo(63 downto 0) => NLW_U0_ext_ch_gt_drpdo_UNCONNECTED(63 downto 0),
      ext_ch_gt_drpen(3) => \<const0>\,
      ext_ch_gt_drpen(2) => \<const0>\,
      ext_ch_gt_drpen(1) => \<const0>\,
      ext_ch_gt_drpen(0) => \<const0>\,
      ext_ch_gt_drprdy(3 downto 0) => NLW_U0_ext_ch_gt_drprdy_UNCONNECTED(3 downto 0),
      ext_ch_gt_drpwe(3) => \<const0>\,
      ext_ch_gt_drpwe(2) => \<const0>\,
      ext_ch_gt_drpwe(1) => \<const0>\,
      ext_ch_gt_drpwe(0) => \<const0>\,
      fc_cpld(11 downto 0) => fc_cpld(11 downto 0),
      fc_cplh(7 downto 0) => fc_cplh(7 downto 0),
      fc_npd(11 downto 0) => fc_npd(11 downto 0),
      fc_nph(7 downto 0) => fc_nph(7 downto 0),
      fc_pd(11 downto 0) => fc_pd(11 downto 0),
      fc_ph(7 downto 0) => fc_ph(7 downto 0),
      fc_sel(2 downto 0) => fc_sel(2 downto 0),
      gt_ch_drp_rdy(3 downto 0) => NLW_U0_gt_ch_drp_rdy_UNCONNECTED(3 downto 0),
      icap_clk => icap_clk,
      icap_csib => icap_csib,
      icap_i(31 downto 0) => icap_i(31 downto 0),
      icap_o(31 downto 0) => icap_o(31 downto 0),
      icap_rdwrb => icap_rdwrb,
      int_dclk_out => NLW_U0_int_dclk_out_UNCONNECTED,
      int_mmcm_lock_out => NLW_U0_int_mmcm_lock_out_UNCONNECTED,
      int_oobclk_out => NLW_U0_int_oobclk_out_UNCONNECTED,
      int_pclk_out_slave => NLW_U0_int_pclk_out_slave_UNCONNECTED,
      int_pclk_sel_slave(3) => \<const0>\,
      int_pclk_sel_slave(2) => \<const0>\,
      int_pclk_sel_slave(1) => \<const0>\,
      int_pclk_sel_slave(0) => \<const0>\,
      int_pipe_rxusrclk_out => NLW_U0_int_pipe_rxusrclk_out_UNCONNECTED,
      int_qplllock_out(1 downto 0) => NLW_U0_int_qplllock_out_UNCONNECTED(1 downto 0),
      int_qplloutclk_out(1 downto 0) => NLW_U0_int_qplloutclk_out_UNCONNECTED(1 downto 0),
      int_qplloutrefclk_out(1 downto 0) => NLW_U0_int_qplloutrefclk_out_UNCONNECTED(1 downto 0),
      int_rxoutclk_out(3 downto 0) => NLW_U0_int_rxoutclk_out_UNCONNECTED(3 downto 0),
      int_userclk1_out => NLW_U0_int_userclk1_out_UNCONNECTED,
      int_userclk2_out => NLW_U0_int_userclk2_out_UNCONNECTED,
      m_axis_rx_tdata(63 downto 0) => m_axis_rx_tdata(63 downto 0),
      m_axis_rx_tkeep(7 downto 0) => m_axis_rx_tkeep(7 downto 0),
      m_axis_rx_tlast => m_axis_rx_tlast,
      m_axis_rx_tready => m_axis_rx_tready,
      m_axis_rx_tuser(21 downto 0) => m_axis_rx_tuser(21 downto 0),
      m_axis_rx_tvalid => m_axis_rx_tvalid,
      pci_exp_rxn(3 downto 0) => pci_exp_rxn(3 downto 0),
      pci_exp_rxp(3 downto 0) => pci_exp_rxp(3 downto 0),
      pci_exp_txn(3 downto 0) => pci_exp_txn(3 downto 0),
      pci_exp_txp(3 downto 0) => pci_exp_txp(3 downto 0),
      pcie_drp_addr(8) => \<const0>\,
      pcie_drp_addr(7) => \<const0>\,
      pcie_drp_addr(6) => \<const0>\,
      pcie_drp_addr(5) => \<const0>\,
      pcie_drp_addr(4) => \<const0>\,
      pcie_drp_addr(3) => \<const0>\,
      pcie_drp_addr(2) => \<const0>\,
      pcie_drp_addr(1) => \<const0>\,
      pcie_drp_addr(0) => \<const0>\,
      pcie_drp_clk => \<const1>\,
      pcie_drp_di(15) => \<const0>\,
      pcie_drp_di(14) => \<const0>\,
      pcie_drp_di(13) => \<const0>\,
      pcie_drp_di(12) => \<const0>\,
      pcie_drp_di(11) => \<const0>\,
      pcie_drp_di(10) => \<const0>\,
      pcie_drp_di(9) => \<const0>\,
      pcie_drp_di(8) => \<const0>\,
      pcie_drp_di(7) => \<const0>\,
      pcie_drp_di(6) => \<const0>\,
      pcie_drp_di(5) => \<const0>\,
      pcie_drp_di(4) => \<const0>\,
      pcie_drp_di(3) => \<const0>\,
      pcie_drp_di(2) => \<const0>\,
      pcie_drp_di(1) => \<const0>\,
      pcie_drp_di(0) => \<const0>\,
      pcie_drp_do(15 downto 0) => NLW_U0_pcie_drp_do_UNCONNECTED(15 downto 0),
      pcie_drp_en => \<const0>\,
      pcie_drp_rdy => NLW_U0_pcie_drp_rdy_UNCONNECTED,
      pcie_drp_we => \<const0>\,
      pipe_dclk_in => \<const0>\,
      pipe_debug(31 downto 0) => NLW_U0_pipe_debug_UNCONNECTED(31 downto 0),
      pipe_debug_0(3 downto 0) => NLW_U0_pipe_debug_0_UNCONNECTED(3 downto 0),
      pipe_debug_1(3 downto 0) => NLW_U0_pipe_debug_1_UNCONNECTED(3 downto 0),
      pipe_debug_2(3 downto 0) => NLW_U0_pipe_debug_2_UNCONNECTED(3 downto 0),
      pipe_debug_3(3 downto 0) => NLW_U0_pipe_debug_3_UNCONNECTED(3 downto 0),
      pipe_debug_4(3 downto 0) => NLW_U0_pipe_debug_4_UNCONNECTED(3 downto 0),
      pipe_debug_5(3 downto 0) => NLW_U0_pipe_debug_5_UNCONNECTED(3 downto 0),
      pipe_debug_6(3 downto 0) => NLW_U0_pipe_debug_6_UNCONNECTED(3 downto 0),
      pipe_debug_7(3 downto 0) => NLW_U0_pipe_debug_7_UNCONNECTED(3 downto 0),
      pipe_debug_8(3 downto 0) => NLW_U0_pipe_debug_8_UNCONNECTED(3 downto 0),
      pipe_debug_9(3 downto 0) => NLW_U0_pipe_debug_9_UNCONNECTED(3 downto 0),
      pipe_drp_fsm(27 downto 0) => NLW_U0_pipe_drp_fsm_UNCONNECTED(27 downto 0),
      pipe_gen3_out => NLW_U0_pipe_gen3_out_UNCONNECTED,
      pipe_loopback(2) => \<const0>\,
      pipe_loopback(1) => \<const0>\,
      pipe_loopback(0) => \<const0>\,
      pipe_mmcm_lock_in => \<const1>\,
      pipe_mmcm_rst_n => \<const1>\,
      pipe_oobclk_in => \<const0>\,
      pipe_pclk_in => \<const0>\,
      pipe_pclk_sel_out(3 downto 0) => NLW_U0_pipe_pclk_sel_out_UNCONNECTED(3 downto 0),
      pipe_qrst_fsm(11 downto 0) => NLW_U0_pipe_qrst_fsm_UNCONNECTED(11 downto 0),
      pipe_qrst_idle => NLW_U0_pipe_qrst_idle_UNCONNECTED,
      pipe_rate_fsm(19 downto 0) => NLW_U0_pipe_rate_fsm_UNCONNECTED(19 downto 0),
      pipe_rate_idle => NLW_U0_pipe_rate_idle_UNCONNECTED,
      pipe_rst_fsm(4 downto 0) => NLW_U0_pipe_rst_fsm_UNCONNECTED(4 downto 0),
      pipe_rst_idle => NLW_U0_pipe_rst_idle_UNCONNECTED,
      pipe_rx_0_sigs(24) => \<const0>\,
      pipe_rx_0_sigs(23) => \<const0>\,
      pipe_rx_0_sigs(22) => \<const0>\,
      pipe_rx_0_sigs(21) => \<const0>\,
      pipe_rx_0_sigs(20) => \<const0>\,
      pipe_rx_0_sigs(19) => \<const0>\,
      pipe_rx_0_sigs(18) => \<const0>\,
      pipe_rx_0_sigs(17) => \<const0>\,
      pipe_rx_0_sigs(16) => \<const0>\,
      pipe_rx_0_sigs(15) => \<const0>\,
      pipe_rx_0_sigs(14) => \<const0>\,
      pipe_rx_0_sigs(13) => \<const0>\,
      pipe_rx_0_sigs(12) => \<const0>\,
      pipe_rx_0_sigs(11) => \<const0>\,
      pipe_rx_0_sigs(10) => \<const0>\,
      pipe_rx_0_sigs(9) => \<const0>\,
      pipe_rx_0_sigs(8) => \<const0>\,
      pipe_rx_0_sigs(7) => \<const0>\,
      pipe_rx_0_sigs(6) => \<const0>\,
      pipe_rx_0_sigs(5) => \<const0>\,
      pipe_rx_0_sigs(4) => \<const0>\,
      pipe_rx_0_sigs(3) => \<const0>\,
      pipe_rx_0_sigs(2) => \<const0>\,
      pipe_rx_0_sigs(1) => \<const0>\,
      pipe_rx_0_sigs(0) => \<const0>\,
      pipe_rx_1_sigs(24) => \<const0>\,
      pipe_rx_1_sigs(23) => \<const0>\,
      pipe_rx_1_sigs(22) => \<const0>\,
      pipe_rx_1_sigs(21) => \<const0>\,
      pipe_rx_1_sigs(20) => \<const0>\,
      pipe_rx_1_sigs(19) => \<const0>\,
      pipe_rx_1_sigs(18) => \<const0>\,
      pipe_rx_1_sigs(17) => \<const0>\,
      pipe_rx_1_sigs(16) => \<const0>\,
      pipe_rx_1_sigs(15) => \<const0>\,
      pipe_rx_1_sigs(14) => \<const0>\,
      pipe_rx_1_sigs(13) => \<const0>\,
      pipe_rx_1_sigs(12) => \<const0>\,
      pipe_rx_1_sigs(11) => \<const0>\,
      pipe_rx_1_sigs(10) => \<const0>\,
      pipe_rx_1_sigs(9) => \<const0>\,
      pipe_rx_1_sigs(8) => \<const0>\,
      pipe_rx_1_sigs(7) => \<const0>\,
      pipe_rx_1_sigs(6) => \<const0>\,
      pipe_rx_1_sigs(5) => \<const0>\,
      pipe_rx_1_sigs(4) => \<const0>\,
      pipe_rx_1_sigs(3) => \<const0>\,
      pipe_rx_1_sigs(2) => \<const0>\,
      pipe_rx_1_sigs(1) => \<const0>\,
      pipe_rx_1_sigs(0) => \<const0>\,
      pipe_rx_2_sigs(24) => \<const0>\,
      pipe_rx_2_sigs(23) => \<const0>\,
      pipe_rx_2_sigs(22) => \<const0>\,
      pipe_rx_2_sigs(21) => \<const0>\,
      pipe_rx_2_sigs(20) => \<const0>\,
      pipe_rx_2_sigs(19) => \<const0>\,
      pipe_rx_2_sigs(18) => \<const0>\,
      pipe_rx_2_sigs(17) => \<const0>\,
      pipe_rx_2_sigs(16) => \<const0>\,
      pipe_rx_2_sigs(15) => \<const0>\,
      pipe_rx_2_sigs(14) => \<const0>\,
      pipe_rx_2_sigs(13) => \<const0>\,
      pipe_rx_2_sigs(12) => \<const0>\,
      pipe_rx_2_sigs(11) => \<const0>\,
      pipe_rx_2_sigs(10) => \<const0>\,
      pipe_rx_2_sigs(9) => \<const0>\,
      pipe_rx_2_sigs(8) => \<const0>\,
      pipe_rx_2_sigs(7) => \<const0>\,
      pipe_rx_2_sigs(6) => \<const0>\,
      pipe_rx_2_sigs(5) => \<const0>\,
      pipe_rx_2_sigs(4) => \<const0>\,
      pipe_rx_2_sigs(3) => \<const0>\,
      pipe_rx_2_sigs(2) => \<const0>\,
      pipe_rx_2_sigs(1) => \<const0>\,
      pipe_rx_2_sigs(0) => \<const0>\,
      pipe_rx_3_sigs(24) => \<const0>\,
      pipe_rx_3_sigs(23) => \<const0>\,
      pipe_rx_3_sigs(22) => \<const0>\,
      pipe_rx_3_sigs(21) => \<const0>\,
      pipe_rx_3_sigs(20) => \<const0>\,
      pipe_rx_3_sigs(19) => \<const0>\,
      pipe_rx_3_sigs(18) => \<const0>\,
      pipe_rx_3_sigs(17) => \<const0>\,
      pipe_rx_3_sigs(16) => \<const0>\,
      pipe_rx_3_sigs(15) => \<const0>\,
      pipe_rx_3_sigs(14) => \<const0>\,
      pipe_rx_3_sigs(13) => \<const0>\,
      pipe_rx_3_sigs(12) => \<const0>\,
      pipe_rx_3_sigs(11) => \<const0>\,
      pipe_rx_3_sigs(10) => \<const0>\,
      pipe_rx_3_sigs(9) => \<const0>\,
      pipe_rx_3_sigs(8) => \<const0>\,
      pipe_rx_3_sigs(7) => \<const0>\,
      pipe_rx_3_sigs(6) => \<const0>\,
      pipe_rx_3_sigs(5) => \<const0>\,
      pipe_rx_3_sigs(4) => \<const0>\,
      pipe_rx_3_sigs(3) => \<const0>\,
      pipe_rx_3_sigs(2) => \<const0>\,
      pipe_rx_3_sigs(1) => \<const0>\,
      pipe_rx_3_sigs(0) => \<const0>\,
      pipe_rx_4_sigs(24) => \<const0>\,
      pipe_rx_4_sigs(23) => \<const0>\,
      pipe_rx_4_sigs(22) => \<const0>\,
      pipe_rx_4_sigs(21) => \<const0>\,
      pipe_rx_4_sigs(20) => \<const0>\,
      pipe_rx_4_sigs(19) => \<const0>\,
      pipe_rx_4_sigs(18) => \<const0>\,
      pipe_rx_4_sigs(17) => \<const0>\,
      pipe_rx_4_sigs(16) => \<const0>\,
      pipe_rx_4_sigs(15) => \<const0>\,
      pipe_rx_4_sigs(14) => \<const0>\,
      pipe_rx_4_sigs(13) => \<const0>\,
      pipe_rx_4_sigs(12) => \<const0>\,
      pipe_rx_4_sigs(11) => \<const0>\,
      pipe_rx_4_sigs(10) => \<const0>\,
      pipe_rx_4_sigs(9) => \<const0>\,
      pipe_rx_4_sigs(8) => \<const0>\,
      pipe_rx_4_sigs(7) => \<const0>\,
      pipe_rx_4_sigs(6) => \<const0>\,
      pipe_rx_4_sigs(5) => \<const0>\,
      pipe_rx_4_sigs(4) => \<const0>\,
      pipe_rx_4_sigs(3) => \<const0>\,
      pipe_rx_4_sigs(2) => \<const0>\,
      pipe_rx_4_sigs(1) => \<const0>\,
      pipe_rx_4_sigs(0) => \<const0>\,
      pipe_rx_5_sigs(24) => \<const0>\,
      pipe_rx_5_sigs(23) => \<const0>\,
      pipe_rx_5_sigs(22) => \<const0>\,
      pipe_rx_5_sigs(21) => \<const0>\,
      pipe_rx_5_sigs(20) => \<const0>\,
      pipe_rx_5_sigs(19) => \<const0>\,
      pipe_rx_5_sigs(18) => \<const0>\,
      pipe_rx_5_sigs(17) => \<const0>\,
      pipe_rx_5_sigs(16) => \<const0>\,
      pipe_rx_5_sigs(15) => \<const0>\,
      pipe_rx_5_sigs(14) => \<const0>\,
      pipe_rx_5_sigs(13) => \<const0>\,
      pipe_rx_5_sigs(12) => \<const0>\,
      pipe_rx_5_sigs(11) => \<const0>\,
      pipe_rx_5_sigs(10) => \<const0>\,
      pipe_rx_5_sigs(9) => \<const0>\,
      pipe_rx_5_sigs(8) => \<const0>\,
      pipe_rx_5_sigs(7) => \<const0>\,
      pipe_rx_5_sigs(6) => \<const0>\,
      pipe_rx_5_sigs(5) => \<const0>\,
      pipe_rx_5_sigs(4) => \<const0>\,
      pipe_rx_5_sigs(3) => \<const0>\,
      pipe_rx_5_sigs(2) => \<const0>\,
      pipe_rx_5_sigs(1) => \<const0>\,
      pipe_rx_5_sigs(0) => \<const0>\,
      pipe_rx_6_sigs(24) => \<const0>\,
      pipe_rx_6_sigs(23) => \<const0>\,
      pipe_rx_6_sigs(22) => \<const0>\,
      pipe_rx_6_sigs(21) => \<const0>\,
      pipe_rx_6_sigs(20) => \<const0>\,
      pipe_rx_6_sigs(19) => \<const0>\,
      pipe_rx_6_sigs(18) => \<const0>\,
      pipe_rx_6_sigs(17) => \<const0>\,
      pipe_rx_6_sigs(16) => \<const0>\,
      pipe_rx_6_sigs(15) => \<const0>\,
      pipe_rx_6_sigs(14) => \<const0>\,
      pipe_rx_6_sigs(13) => \<const0>\,
      pipe_rx_6_sigs(12) => \<const0>\,
      pipe_rx_6_sigs(11) => \<const0>\,
      pipe_rx_6_sigs(10) => \<const0>\,
      pipe_rx_6_sigs(9) => \<const0>\,
      pipe_rx_6_sigs(8) => \<const0>\,
      pipe_rx_6_sigs(7) => \<const0>\,
      pipe_rx_6_sigs(6) => \<const0>\,
      pipe_rx_6_sigs(5) => \<const0>\,
      pipe_rx_6_sigs(4) => \<const0>\,
      pipe_rx_6_sigs(3) => \<const0>\,
      pipe_rx_6_sigs(2) => \<const0>\,
      pipe_rx_6_sigs(1) => \<const0>\,
      pipe_rx_6_sigs(0) => \<const0>\,
      pipe_rx_7_sigs(24) => \<const0>\,
      pipe_rx_7_sigs(23) => \<const0>\,
      pipe_rx_7_sigs(22) => \<const0>\,
      pipe_rx_7_sigs(21) => \<const0>\,
      pipe_rx_7_sigs(20) => \<const0>\,
      pipe_rx_7_sigs(19) => \<const0>\,
      pipe_rx_7_sigs(18) => \<const0>\,
      pipe_rx_7_sigs(17) => \<const0>\,
      pipe_rx_7_sigs(16) => \<const0>\,
      pipe_rx_7_sigs(15) => \<const0>\,
      pipe_rx_7_sigs(14) => \<const0>\,
      pipe_rx_7_sigs(13) => \<const0>\,
      pipe_rx_7_sigs(12) => \<const0>\,
      pipe_rx_7_sigs(11) => \<const0>\,
      pipe_rx_7_sigs(10) => \<const0>\,
      pipe_rx_7_sigs(9) => \<const0>\,
      pipe_rx_7_sigs(8) => \<const0>\,
      pipe_rx_7_sigs(7) => \<const0>\,
      pipe_rx_7_sigs(6) => \<const0>\,
      pipe_rx_7_sigs(5) => \<const0>\,
      pipe_rx_7_sigs(4) => \<const0>\,
      pipe_rx_7_sigs(3) => \<const0>\,
      pipe_rx_7_sigs(2) => \<const0>\,
      pipe_rx_7_sigs(1) => \<const0>\,
      pipe_rx_7_sigs(0) => \<const0>\,
      pipe_rxoutclk_in(3) => \<const0>\,
      pipe_rxoutclk_in(2) => \<const0>\,
      pipe_rxoutclk_in(1) => \<const0>\,
      pipe_rxoutclk_in(0) => \<const0>\,
      pipe_rxoutclk_out(3 downto 0) => NLW_U0_pipe_rxoutclk_out_UNCONNECTED(3 downto 0),
      pipe_rxprbscntreset => \<const0>\,
      pipe_rxprbserr(3 downto 0) => NLW_U0_pipe_rxprbserr_UNCONNECTED(3 downto 0),
      pipe_rxprbssel(2) => \<const0>\,
      pipe_rxprbssel(1) => \<const0>\,
      pipe_rxprbssel(0) => \<const0>\,
      pipe_rxusrclk_in => \<const0>\,
      pipe_sync_fsm_rx(27 downto 0) => NLW_U0_pipe_sync_fsm_rx_UNCONNECTED(27 downto 0),
      pipe_sync_fsm_tx(23 downto 0) => NLW_U0_pipe_sync_fsm_tx_UNCONNECTED(23 downto 0),
      pipe_tx_0_sigs(22 downto 0) => NLW_U0_pipe_tx_0_sigs_UNCONNECTED(22 downto 0),
      pipe_tx_1_sigs(22 downto 0) => NLW_U0_pipe_tx_1_sigs_UNCONNECTED(22 downto 0),
      pipe_tx_2_sigs(22 downto 0) => NLW_U0_pipe_tx_2_sigs_UNCONNECTED(22 downto 0),
      pipe_tx_3_sigs(22 downto 0) => NLW_U0_pipe_tx_3_sigs_UNCONNECTED(22 downto 0),
      pipe_tx_4_sigs(22 downto 0) => NLW_U0_pipe_tx_4_sigs_UNCONNECTED(22 downto 0),
      pipe_tx_5_sigs(22 downto 0) => NLW_U0_pipe_tx_5_sigs_UNCONNECTED(22 downto 0),
      pipe_tx_6_sigs(22 downto 0) => NLW_U0_pipe_tx_6_sigs_UNCONNECTED(22 downto 0),
      pipe_tx_7_sigs(22 downto 0) => NLW_U0_pipe_tx_7_sigs_UNCONNECTED(22 downto 0),
      pipe_txoutclk_out => NLW_U0_pipe_txoutclk_out_UNCONNECTED,
      pipe_txprbsforceerr => \<const0>\,
      pipe_txprbssel(2) => \<const0>\,
      pipe_txprbssel(1) => \<const0>\,
      pipe_txprbssel(0) => \<const0>\,
      pipe_userclk1_in => \<const1>\,
      pipe_userclk2_in => \<const0>\,
      pl_directed_change_done => pl_directed_change_done,
      pl_directed_link_auton => pl_directed_link_auton,
      pl_directed_link_change(1 downto 0) => pl_directed_link_change(1 downto 0),
      pl_directed_link_speed => pl_directed_link_speed,
      pl_directed_link_width(1 downto 0) => pl_directed_link_width(1 downto 0),
      pl_downstream_deemph_source => pl_downstream_deemph_source,
      pl_initial_link_width(2 downto 0) => pl_initial_link_width(2 downto 0),
      pl_lane_reversal_mode(1 downto 0) => pl_lane_reversal_mode(1 downto 0),
      pl_link_gen2_cap => pl_link_gen2_cap,
      pl_link_partner_gen2_supported => pl_link_partner_gen2_supported,
      pl_link_upcfg_cap => pl_link_upcfg_cap,
      pl_ltssm_state(5 downto 0) => pl_ltssm_state(5 downto 0),
      pl_phy_lnk_up => pl_phy_lnk_up,
      pl_received_hot_rst => pl_received_hot_rst,
      pl_rx_pm_state(1 downto 0) => pl_rx_pm_state(1 downto 0),
      pl_sel_lnk_rate => pl_sel_lnk_rate,
      pl_sel_lnk_width(1 downto 0) => pl_sel_lnk_width(1 downto 0),
      pl_transmit_hot_rst => pl_transmit_hot_rst,
      pl_tx_pm_state(2 downto 0) => pl_tx_pm_state(2 downto 0),
      pl_upstream_prefer_deemph => pl_upstream_prefer_deemph,
      qpll_drp_clk => NLW_U0_qpll_drp_clk_UNCONNECTED,
      qpll_drp_crscode(11) => \<const0>\,
      qpll_drp_crscode(10) => \<const0>\,
      qpll_drp_crscode(9) => \<const0>\,
      qpll_drp_crscode(8) => \<const0>\,
      qpll_drp_crscode(7) => \<const0>\,
      qpll_drp_crscode(6) => \<const0>\,
      qpll_drp_crscode(5) => \<const0>\,
      qpll_drp_crscode(4) => \<const0>\,
      qpll_drp_crscode(3) => \<const0>\,
      qpll_drp_crscode(2) => \<const0>\,
      qpll_drp_crscode(1) => \<const0>\,
      qpll_drp_crscode(0) => \<const0>\,
      qpll_drp_done(1) => \<const0>\,
      qpll_drp_done(0) => \<const0>\,
      qpll_drp_fsm(17) => \<const0>\,
      qpll_drp_fsm(16) => \<const0>\,
      qpll_drp_fsm(15) => \<const0>\,
      qpll_drp_fsm(14) => \<const0>\,
      qpll_drp_fsm(13) => \<const0>\,
      qpll_drp_fsm(12) => \<const0>\,
      qpll_drp_fsm(11) => \<const0>\,
      qpll_drp_fsm(10) => \<const0>\,
      qpll_drp_fsm(9) => \<const0>\,
      qpll_drp_fsm(8) => \<const0>\,
      qpll_drp_fsm(7) => \<const0>\,
      qpll_drp_fsm(6) => \<const0>\,
      qpll_drp_fsm(5) => \<const0>\,
      qpll_drp_fsm(4) => \<const0>\,
      qpll_drp_fsm(3) => \<const0>\,
      qpll_drp_fsm(2) => \<const0>\,
      qpll_drp_fsm(1) => \<const0>\,
      qpll_drp_fsm(0) => \<const0>\,
      qpll_drp_gen3 => NLW_U0_qpll_drp_gen3_UNCONNECTED,
      qpll_drp_ovrd => NLW_U0_qpll_drp_ovrd_UNCONNECTED,
      qpll_drp_reset(1) => \<const0>\,
      qpll_drp_reset(0) => \<const0>\,
      qpll_drp_rst_n => NLW_U0_qpll_drp_rst_n_UNCONNECTED,
      qpll_drp_start => NLW_U0_qpll_drp_start_UNCONNECTED,
      qpll_qplld => NLW_U0_qpll_qplld_UNCONNECTED,
      qpll_qplllock(1) => \<const0>\,
      qpll_qplllock(0) => \<const0>\,
      qpll_qplloutclk(1) => \<const0>\,
      qpll_qplloutclk(0) => \<const0>\,
      qpll_qplloutrefclk(1) => \<const0>\,
      qpll_qplloutrefclk(0) => \<const0>\,
      qpll_qpllreset(1 downto 0) => NLW_U0_qpll_qpllreset_UNCONNECTED(1 downto 0),
      rx_np_ok => rx_np_ok,
      rx_np_req => rx_np_req,
      s_axis_tx_tdata(63 downto 0) => s_axis_tx_tdata(63 downto 0),
      s_axis_tx_tkeep(7 downto 0) => s_axis_tx_tkeep(7 downto 0),
      s_axis_tx_tlast => s_axis_tx_tlast,
      s_axis_tx_tready => s_axis_tx_tready,
      s_axis_tx_tuser(3 downto 0) => s_axis_tx_tuser(3 downto 0),
      s_axis_tx_tvalid => s_axis_tx_tvalid,
      startup_cfgclk => startup_cfgclk,
      startup_cfgmclk => startup_cfgmclk,
      startup_clk => startup_clk,
      startup_eos => startup_eos,
      startup_gsr => startup_gsr,
      startup_gts => startup_gts,
      startup_keyclearb => startup_keyclearb,
      startup_pack => startup_pack,
      startup_preq => startup_preq,
      startup_usrcclko => startup_usrcclko,
      startup_usrcclkts => startup_usrcclkts,
      startup_usrdoneo => startup_usrdoneo,
      startup_usrdonets => startup_usrdonets,
      sys_clk => sys_clk,
      sys_rst_n => sys_rst_n,
      tx_buf_av(5 downto 0) => tx_buf_av(5 downto 0),
      tx_cfg_gnt => tx_cfg_gnt,
      tx_cfg_req => tx_cfg_req,
      tx_err_drop => tx_err_drop,
      user_app_rdy => user_app_rdy,
      user_clk_out => user_clk_out,
      user_lnk_up => user_lnk_up,
      user_reset_out => user_reset_out
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
