Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 00:15:15 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_17_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 Delay1No6_instance/Y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.747ns (22.684%)  route 2.546ns (77.316%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 5.866 - 4.000 ) 
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.424ns (routing 0.338ns, distribution 1.086ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.309ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=5070, routed)        1.424     2.361    Delay1No6_instance/clk_IBUF_BUFG
    SLICE_X136Y410       FDCE                                         r  Delay1No6_instance/Y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y410       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.440 r  Delay1No6_instance/Y_reg[25]/Q
                         net (fo=6, routed)           0.531     2.971    Delay1No6_instance/Q[25]
    SLICE_X127Y401       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.070 r  Delay1No6_instance/shiftedFracY_d1[33]_i_5__0/O
                         net (fo=4, routed)           0.330     3.400    Delay1No6_instance/shiftedFracY_d1[33]_i_5__0_n_0
    SLICE_X126Y400       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     3.451 r  Delay1No6_instance/shiftedFracY_d1[49]_i_13__0/O
                         net (fo=3, routed)           0.305     3.756    Delay1No6_instance/shiftedFracY_d1[49]_i_13__0_n_0
    SLICE_X128Y400       LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.103     3.859 r  Delay1No6_instance/shiftedFracY_d1[32]_i_15__0/O
                         net (fo=1, routed)           0.165     4.024    Delay1No6_instance/shiftedFracY_d1[32]_i_15__0_n_0
    SLICE_X128Y400       LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     4.076 r  Delay1No6_instance/shiftedFracY_d1[32]_i_8__0/O
                         net (fo=4, routed)           0.110     4.186    Delay1No6_instance/shiftedFracY_d1[32]_i_8__0_n_0
    SLICE_X127Y400       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.309 r  Delay1No6_instance/shiftedFracY_d1[49]_i_3__0/O
                         net (fo=3, routed)           0.247     4.556    Delay1No6_instance/Sum10_1_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X126Y400       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     4.646 r  Delay1No6_instance/shiftedFracY_d1[33]_i_3__0/O
                         net (fo=48, routed)          0.490     5.136    Delay1No7_instance/shiftVal__5[1]
    SLICE_X131Y397       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     5.235 r  Delay1No7_instance/shiftedFracY_d1[8]_i_1__0/O
                         net (fo=2, routed)           0.317     5.552    Delay1No6_instance/Y_reg[26]_0[2]
    SLICE_X127Y399       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     5.603 r  Delay1No6_instance/shiftedFracY_d1[24]_i_1__0/O
                         net (fo=1, routed)           0.051     5.654    Sum10_1_impl_instance/FPAddSubOp_instance/D[13]
    SLICE_X127Y399       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=5070, routed)        1.219     5.866    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X127Y399       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/C
                         clock pessimism              0.373     6.238    
                         clock uncertainty           -0.035     6.203    
    SLICE_X127Y399       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.228    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          6.228    
                         arrival time                          -5.654    
  -------------------------------------------------------------------
                         slack                                  0.574    




