-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=8;
DEPTH=256;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
	0  :  FF;
	1  :  FF;
	2  :  FF;
	3  :  FF;
	4  :  FF;
	5  :  FF;
	6  :  FF;
	7  :  FF;
	8  :  55;
	9  :  AA;
	10  :  22;
	11  :  00;
	12  :  00;
	13  :  0F;
	14  :  0F;
	15  :  0F;
	16  :  00;
	17  :  00;
	18  :  00;
	19  :  00;
	20  :  00;
	21  :  00;
	22  :  00;
	23  :  00;
	24  :  00;
	25  :  00;
	26  :  00;
	27  :  00;
	28  :  00;
	29  :  00;
	30  :  00;
	31  :  00;
	32  :  00;
	33  :  00;
	34  :  00;
	35  :  00;
	36  :  00;
	37  :  00;
	38  :  00;
	39  :  00;
	40  :  00;
	41  :  00;
	42  :  00;
	43  :  00;
	44  :  00;
	45  :  00;
	46  :  00;
	47  :  00;
	48  :  00;
	49  :  00;
	50  :  00;
	51  :  00;
	52  :  00;
	53  :  00;
	54  :  00;
	55  :  00;
	56  :  00;
	57  :  00;
	58  :  00;
	59  :  00;
	60  :  00;
	61  :  00;
	62  :  00;
	63  :  00;
	[64..255] : 00;
END;
