-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity correlator is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    phaseClass_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cor_phaseClass15i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of correlator is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal phaseClass_V_read_read_fu_1070_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp1_fu_1356_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp1_reg_5850 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_fu_1362_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_reg_5855 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp3_fu_1380_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp3_reg_5860 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp7_fu_1390_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp7_reg_5865 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp8_fu_1396_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp8_reg_5870 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp9_fu_1414_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp9_reg_5875 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp13_fu_1424_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp13_reg_5880 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp14_fu_1430_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp14_reg_5885 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp15_fu_1448_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp15_reg_5890 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp19_fu_1458_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp19_reg_5895 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp20_fu_1464_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp20_reg_5900 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp21_fu_1482_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp21_reg_5905 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp25_fu_1604_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp25_reg_5910 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp26_fu_1610_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp26_reg_5915 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp27_fu_1628_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp27_reg_5920 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp31_fu_1638_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp31_reg_5925 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp32_fu_1644_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp32_reg_5930 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp33_fu_1662_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp33_reg_5935 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp37_fu_1672_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp37_reg_5940 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp38_fu_1678_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp38_reg_5945 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp39_fu_1696_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp39_reg_5950 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp43_fu_1706_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp43_reg_5955 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp44_fu_1712_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp44_reg_5960 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp45_fu_1730_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp45_reg_5965 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp49_fu_1852_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp49_reg_5970 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp50_fu_1858_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp50_reg_5975 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp51_fu_1876_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp51_reg_5980 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp55_fu_1886_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp55_reg_5985 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp56_fu_1892_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp56_reg_5990 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp57_fu_1910_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp57_reg_5995 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp61_fu_1920_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp61_reg_6000 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp62_fu_1926_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp62_reg_6005 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp63_fu_1944_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp63_reg_6010 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp67_fu_1954_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp67_reg_6015 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp68_fu_1960_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp68_reg_6020 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp69_fu_1978_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp69_reg_6025 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp73_fu_2100_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp73_reg_6030 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp74_fu_2106_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp74_reg_6035 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp75_fu_2124_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp75_reg_6040 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp79_fu_2134_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp79_reg_6045 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp80_fu_2140_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp80_reg_6050 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp81_fu_2158_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp81_reg_6055 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp85_fu_2168_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp85_reg_6060 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp86_fu_2174_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp86_reg_6065 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp87_fu_2192_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp87_reg_6070 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp91_fu_2202_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp91_reg_6075 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp92_fu_2208_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp92_reg_6080 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp93_fu_2226_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp93_reg_6085 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp97_fu_2348_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp97_reg_6090 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp98_fu_2354_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp98_reg_6095 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp99_fu_2372_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp99_reg_6100 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp103_fu_2382_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp103_reg_6105 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp104_fu_2388_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp104_reg_6110 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp105_fu_2406_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp105_reg_6115 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp109_fu_2416_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp109_reg_6120 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp110_fu_2422_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp110_reg_6125 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp111_fu_2440_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp111_reg_6130 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp115_fu_2450_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp115_reg_6135 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp116_fu_2456_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp116_reg_6140 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp117_fu_2474_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp117_reg_6145 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp121_fu_2596_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp121_reg_6150 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp122_fu_2602_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp122_reg_6155 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp123_fu_2620_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp123_reg_6160 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp127_fu_2630_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp127_reg_6165 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp128_fu_2636_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp128_reg_6170 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp129_fu_2654_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp129_reg_6175 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp133_fu_2664_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp133_reg_6180 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp134_fu_2670_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp134_reg_6185 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp135_fu_2688_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp135_reg_6190 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp139_fu_2698_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp139_reg_6195 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp140_fu_2704_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp140_reg_6200 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp141_fu_2722_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp141_reg_6205 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp145_fu_2844_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp145_reg_6210 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp146_fu_2850_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp146_reg_6215 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp147_fu_2868_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp147_reg_6220 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp151_fu_2878_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp151_reg_6225 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp152_fu_2884_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp152_reg_6230 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp153_fu_2902_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp153_reg_6235 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp157_fu_2912_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp157_reg_6240 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp158_fu_2918_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp158_reg_6245 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp159_fu_2936_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp159_reg_6250 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp163_fu_2946_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp163_reg_6255 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp164_fu_2952_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp164_reg_6260 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp165_fu_2970_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp165_reg_6265 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp169_fu_3092_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp169_reg_6270 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp170_fu_3098_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp170_reg_6275 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp171_fu_3116_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp171_reg_6280 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp175_fu_3126_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp175_reg_6285 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp176_fu_3132_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp176_reg_6290 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp177_fu_3150_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp177_reg_6295 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp181_fu_3160_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp181_reg_6300 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp182_fu_3166_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp182_reg_6305 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp183_fu_3184_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp183_reg_6310 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp187_fu_3194_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp187_reg_6315 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp188_fu_3200_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp188_reg_6320 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp189_fu_3218_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp189_reg_6325 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp193_fu_3340_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp193_reg_6330 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp194_fu_3346_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp194_reg_6335 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp195_fu_3364_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp195_reg_6340 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp199_fu_3374_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp199_reg_6345 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp200_fu_3380_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp200_reg_6350 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp201_fu_3398_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp201_reg_6355 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp205_fu_3408_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp205_reg_6360 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp206_fu_3414_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp206_reg_6365 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp207_fu_3432_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp207_reg_6370 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp211_fu_3442_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp211_reg_6375 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp212_fu_3448_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp212_reg_6380 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp213_fu_3466_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp213_reg_6385 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp217_fu_3588_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp217_reg_6390 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp218_fu_3594_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp218_reg_6395 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp219_fu_3612_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp219_reg_6400 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp223_fu_3622_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp223_reg_6405 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp224_fu_3628_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp224_reg_6410 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp225_fu_3646_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp225_reg_6415 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp229_fu_3656_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp229_reg_6420 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp230_fu_3662_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp230_reg_6425 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp231_fu_3680_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp231_reg_6430 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp235_fu_3690_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp235_reg_6435 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp236_fu_3696_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp236_reg_6440 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp237_fu_3714_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp237_reg_6445 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp241_fu_3836_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp241_reg_6450 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp242_fu_3842_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp242_reg_6455 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp243_fu_3860_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp243_reg_6460 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp247_fu_3870_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp247_reg_6465 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp248_fu_3876_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp248_reg_6470 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp249_fu_3894_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp249_reg_6475 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp253_fu_3904_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp253_reg_6480 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp254_fu_3910_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp254_reg_6485 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp255_fu_3928_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp255_reg_6490 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp259_fu_3938_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp259_reg_6495 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp260_fu_3944_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp260_reg_6500 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp261_fu_3962_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp261_reg_6505 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp265_fu_4084_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp265_reg_6510 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp266_fu_4090_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp266_reg_6515 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp267_fu_4108_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp267_reg_6520 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp271_fu_4118_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp271_reg_6525 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp272_fu_4124_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp272_reg_6530 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp273_fu_4142_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp273_reg_6535 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp277_fu_4152_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp277_reg_6540 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp278_fu_4158_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp278_reg_6545 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp279_fu_4176_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp279_reg_6550 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp283_fu_4186_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp283_reg_6555 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp284_fu_4192_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp284_reg_6560 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp285_fu_4210_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp285_reg_6565 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp289_fu_4332_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp289_reg_6570 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp290_fu_4338_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp290_reg_6575 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp291_fu_4356_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp291_reg_6580 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp295_fu_4366_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp295_reg_6585 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp296_fu_4372_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp296_reg_6590 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp297_fu_4390_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp297_reg_6595 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp301_fu_4400_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp301_reg_6600 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp302_fu_4406_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp302_reg_6605 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp303_fu_4424_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp303_reg_6610 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp307_fu_4434_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp307_reg_6615 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp308_fu_4440_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp308_reg_6620 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp309_fu_4458_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp309_reg_6625 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp313_fu_4580_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp313_reg_6630 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp314_fu_4586_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp314_reg_6635 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp315_fu_4604_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp315_reg_6640 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp319_fu_4614_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp319_reg_6645 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp320_fu_4620_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp320_reg_6650 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp321_fu_4638_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp321_reg_6655 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp325_fu_4648_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp325_reg_6660 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp326_fu_4654_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp326_reg_6665 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp327_fu_4672_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp327_reg_6670 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp331_fu_4682_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp331_reg_6675 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp332_fu_4688_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp332_reg_6680 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp333_fu_4706_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp333_reg_6685 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp337_fu_4828_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp337_reg_6690 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp338_fu_4834_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp338_reg_6695 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp339_fu_4852_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp339_reg_6700 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp343_fu_4862_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp343_reg_6705 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp344_fu_4868_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp344_reg_6710 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp345_fu_4886_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp345_reg_6715 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp349_fu_4896_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp349_reg_6720 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp350_fu_4902_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp350_reg_6725 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp351_fu_4920_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp351_reg_6730 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp355_fu_4930_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp355_reg_6735 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp356_fu_4936_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp356_reg_6740 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp357_fu_4954_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp357_reg_6745 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp361_fu_5076_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp361_reg_6750 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp362_fu_5082_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp362_reg_6755 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp363_fu_5100_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp363_reg_6760 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp367_fu_5110_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp367_reg_6765 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp368_fu_5116_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp368_reg_6770 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp369_fu_5134_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp369_reg_6775 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp373_fu_5144_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp373_reg_6780 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp374_fu_5150_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp374_reg_6785 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp375_fu_5168_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp375_reg_6790 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp379_fu_5178_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp379_reg_6795 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp380_fu_5184_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp380_reg_6800 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp381_fu_5202_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp381_reg_6805 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_15_2_fu_5212_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal corHelperQPos_V_15_2_fu_5221_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_15_5_fu_5230_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_15_5_fu_5239_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_14_2_fu_5248_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_14_2_fu_5257_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_14_5_fu_5266_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_14_5_fu_5275_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_13_2_fu_5284_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_13_2_fu_5293_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_13_5_fu_5302_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_13_5_fu_5311_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_12_2_fu_5320_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_12_2_fu_5329_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_12_5_fu_5338_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_12_5_fu_5347_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_11_2_fu_5356_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_11_2_fu_5365_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_11_5_fu_5374_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_11_5_fu_5383_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_10_2_fu_5392_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_10_2_fu_5401_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_10_5_fu_5410_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_10_5_fu_5419_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_9_2_fu_5428_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_9_2_fu_5437_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_9_5_fu_5446_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_9_5_fu_5455_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_8_2_fu_5464_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_8_2_fu_5473_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_8_5_fu_5482_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_8_5_fu_5491_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_7_2_fu_5500_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_7_2_fu_5509_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_7_5_fu_5518_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_7_5_fu_5527_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_6_2_fu_5536_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_6_2_fu_5545_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_6_5_fu_5554_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_6_5_fu_5563_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_5_2_fu_5572_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_5_2_fu_5581_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_5_5_fu_5590_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_5_5_fu_5599_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_4_2_fu_5608_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_4_2_fu_5617_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_4_5_fu_5626_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_4_5_fu_5635_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_3_2_fu_5644_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_3_2_fu_5653_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_3_5_fu_5662_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_3_5_fu_5671_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_2_2_fu_5680_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_2_2_fu_5689_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_2_5_fu_5698_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_2_5_fu_5707_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_1_2_fu_5716_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_1_2_fu_5725_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_1_5_fu_5734_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_1_5_fu_5743_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_6_fu_5752_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_6_fu_5761_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_6_fu_5770_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_6_fu_5779_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal resi_V_2_fu_5802_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal resi_V_2_reg_7130 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal resq_V_2_fu_5822_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal resq_V_2_reg_7136 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_01915_s_reg_1076 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_01909_s_reg_1117 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_01903_s_reg_1158 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_01925_s_reg_1199 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp5_fu_1374_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp4_fu_1368_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp11_fu_1408_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp10_fu_1402_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp17_fu_1442_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp16_fu_1436_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp23_fu_1476_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp22_fu_1470_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp29_fu_1622_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp28_fu_1616_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp35_fu_1656_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp34_fu_1650_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp41_fu_1690_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp40_fu_1684_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp47_fu_1724_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp46_fu_1718_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp53_fu_1870_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp52_fu_1864_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp59_fu_1904_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp58_fu_1898_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp65_fu_1938_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp64_fu_1932_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp71_fu_1972_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp70_fu_1966_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp77_fu_2118_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp76_fu_2112_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp83_fu_2152_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp82_fu_2146_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp89_fu_2186_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp88_fu_2180_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp95_fu_2220_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp94_fu_2214_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp101_fu_2366_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp100_fu_2360_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp107_fu_2400_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp106_fu_2394_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp113_fu_2434_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp112_fu_2428_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp119_fu_2468_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp118_fu_2462_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp125_fu_2614_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp124_fu_2608_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp131_fu_2648_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp130_fu_2642_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp137_fu_2682_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp136_fu_2676_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp143_fu_2716_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp142_fu_2710_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp149_fu_2862_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp148_fu_2856_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp155_fu_2896_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp154_fu_2890_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp161_fu_2930_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp160_fu_2924_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp167_fu_2964_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp166_fu_2958_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp173_fu_3110_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp172_fu_3104_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp179_fu_3144_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp178_fu_3138_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp185_fu_3178_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp184_fu_3172_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp191_fu_3212_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp190_fu_3206_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp197_fu_3358_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp196_fu_3352_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp203_fu_3392_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp202_fu_3386_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp209_fu_3426_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp208_fu_3420_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp215_fu_3460_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp214_fu_3454_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp221_fu_3606_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp220_fu_3600_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp227_fu_3640_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp226_fu_3634_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp233_fu_3674_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp232_fu_3668_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp239_fu_3708_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp238_fu_3702_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp245_fu_3854_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp244_fu_3848_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp251_fu_3888_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp250_fu_3882_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp257_fu_3922_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp256_fu_3916_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp263_fu_3956_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp262_fu_3950_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp269_fu_4102_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp268_fu_4096_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp275_fu_4136_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp274_fu_4130_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp281_fu_4170_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp280_fu_4164_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp287_fu_4204_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp286_fu_4198_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp293_fu_4350_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp292_fu_4344_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp299_fu_4384_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp298_fu_4378_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp305_fu_4418_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp304_fu_4412_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp311_fu_4452_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp310_fu_4446_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp317_fu_4598_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp316_fu_4592_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp323_fu_4632_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp322_fu_4626_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp329_fu_4666_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp328_fu_4660_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp335_fu_4700_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp334_fu_4694_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp341_fu_4846_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp340_fu_4840_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp347_fu_4880_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp346_fu_4874_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp353_fu_4914_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp352_fu_4908_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp359_fu_4948_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp358_fu_4942_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp365_fu_5094_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp364_fu_5088_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp371_fu_5128_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp370_fu_5122_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp377_fu_5162_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp376_fu_5156_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp383_fu_5196_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp382_fu_5190_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_5208_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp6_fu_5217_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp12_fu_5226_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp18_fu_5235_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp24_fu_5244_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp30_fu_5253_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp36_fu_5262_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp42_fu_5271_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp48_fu_5280_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp54_fu_5289_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp60_fu_5298_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp66_fu_5307_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp72_fu_5316_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp78_fu_5325_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp84_fu_5334_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp90_fu_5343_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp96_fu_5352_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp102_fu_5361_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp108_fu_5370_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp114_fu_5379_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp120_fu_5388_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp126_fu_5397_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp132_fu_5406_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp138_fu_5415_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp144_fu_5424_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp150_fu_5433_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp156_fu_5442_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp162_fu_5451_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp168_fu_5460_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp174_fu_5469_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp180_fu_5478_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp186_fu_5487_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp192_fu_5496_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp198_fu_5505_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp204_fu_5514_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp210_fu_5523_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp216_fu_5532_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp222_fu_5541_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp228_fu_5550_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp234_fu_5559_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp240_fu_5568_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp246_fu_5577_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp252_fu_5586_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp258_fu_5595_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp264_fu_5604_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp270_fu_5613_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp276_fu_5622_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp282_fu_5631_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp288_fu_5640_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp294_fu_5649_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp300_fu_5658_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp306_fu_5667_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp312_fu_5676_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp318_fu_5685_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp324_fu_5694_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp330_fu_5703_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp336_fu_5712_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp342_fu_5721_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp348_fu_5730_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp354_fu_5739_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp360_fu_5748_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp366_fu_5757_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp372_fu_5766_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp378_fu_5775_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_5784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal resi_V_fu_5790_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal resi_V_1_fu_5796_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal resq_V_fu_5810_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal resq_V_1_fu_5816_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5841_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5836_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal p_Result_s_fu_5830_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);

    component correlateTop_mul_bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    correlateTop_mul_bkb_U516 : component correlateTop_mul_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => resi_V_2_reg_7130,
        din1 => resi_V_2_reg_7130,
        ce => ap_const_logic_1,
        dout => grp_fu_5836_p2);

    correlateTop_mul_bkb_U517 : component correlateTop_mul_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => resq_V_2_reg_7136,
        din1 => resq_V_2_reg_7136,
        ce => ap_const_logic_1,
        dout => grp_fu_5841_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_return_preg <= p_Result_s_fu_5830_p3;
                end if; 
            end if;
        end if;
    end process;


    p_01903_s_reg_1158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_6_fu_5779_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_1_5_fu_5743_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_2_5_fu_5707_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_3_5_fu_5671_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_4_5_fu_5635_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_5_5_fu_5599_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_6_5_fu_5563_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_7_5_fu_5527_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_8_5_fu_5491_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_9_5_fu_5455_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_10_5_fu_5419_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_11_5_fu_5383_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_12_5_fu_5347_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_13_5_fu_5311_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_14_5_fu_5275_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_15_5_fu_5239_p2;
            elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                p_01903_s_reg_1158 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_01909_s_reg_1117_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_6_fu_5752_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_1_2_fu_5716_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_2_2_fu_5680_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_3_2_fu_5644_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_4_2_fu_5608_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_5_2_fu_5572_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_6_2_fu_5536_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_7_2_fu_5500_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_8_2_fu_5464_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_9_2_fu_5428_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_10_2_fu_5392_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_11_2_fu_5356_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_12_2_fu_5320_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_13_2_fu_5284_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_14_2_fu_5248_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_15_2_fu_5212_p2;
            elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                p_01909_s_reg_1117 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_01915_s_reg_1076_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_6_fu_5770_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_1_5_fu_5734_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_2_5_fu_5698_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_3_5_fu_5662_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_4_5_fu_5626_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_5_5_fu_5590_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_6_5_fu_5554_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_7_5_fu_5518_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_8_5_fu_5482_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_9_5_fu_5446_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_10_5_fu_5410_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_11_5_fu_5374_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_12_5_fu_5338_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_13_5_fu_5302_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_14_5_fu_5266_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_15_5_fu_5230_p2;
            elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                p_01915_s_reg_1076 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_01925_s_reg_1199_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_6_fu_5761_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_1_2_fu_5725_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_2_2_fu_5689_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_3_2_fu_5653_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_4_2_fu_5617_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_5_2_fu_5581_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_6_2_fu_5545_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_7_2_fu_5509_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_8_2_fu_5473_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_9_2_fu_5437_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_10_2_fu_5401_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_11_2_fu_5365_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_12_2_fu_5329_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_13_2_fu_5293_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_14_2_fu_5257_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_15_2_fu_5221_p2;
            elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                p_01925_s_reg_1199 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                resi_V_2_reg_7130 <= resi_V_2_fu_5802_p3;
                resq_V_2_reg_7136 <= resq_V_2_fu_5822_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp103_reg_6105 <= tmp103_fu_2382_p2;
                tmp104_reg_6110 <= tmp104_fu_2388_p2;
                tmp105_reg_6115 <= tmp105_fu_2406_p2;
                tmp109_reg_6120 <= tmp109_fu_2416_p2;
                tmp110_reg_6125 <= tmp110_fu_2422_p2;
                tmp111_reg_6130 <= tmp111_fu_2440_p2;
                tmp115_reg_6135 <= tmp115_fu_2450_p2;
                tmp116_reg_6140 <= tmp116_fu_2456_p2;
                tmp117_reg_6145 <= tmp117_fu_2474_p2;
                tmp97_reg_6090 <= tmp97_fu_2348_p2;
                tmp98_reg_6095 <= tmp98_fu_2354_p2;
                tmp99_reg_6100 <= tmp99_fu_2372_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp121_reg_6150 <= tmp121_fu_2596_p2;
                tmp122_reg_6155 <= tmp122_fu_2602_p2;
                tmp123_reg_6160 <= tmp123_fu_2620_p2;
                tmp127_reg_6165 <= tmp127_fu_2630_p2;
                tmp128_reg_6170 <= tmp128_fu_2636_p2;
                tmp129_reg_6175 <= tmp129_fu_2654_p2;
                tmp133_reg_6180 <= tmp133_fu_2664_p2;
                tmp134_reg_6185 <= tmp134_fu_2670_p2;
                tmp135_reg_6190 <= tmp135_fu_2688_p2;
                tmp139_reg_6195 <= tmp139_fu_2698_p2;
                tmp140_reg_6200 <= tmp140_fu_2704_p2;
                tmp141_reg_6205 <= tmp141_fu_2722_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp13_reg_5880 <= tmp13_fu_1424_p2;
                tmp14_reg_5885 <= tmp14_fu_1430_p2;
                tmp15_reg_5890 <= tmp15_fu_1448_p2;
                tmp19_reg_5895 <= tmp19_fu_1458_p2;
                tmp1_reg_5850 <= tmp1_fu_1356_p2;
                tmp20_reg_5900 <= tmp20_fu_1464_p2;
                tmp21_reg_5905 <= tmp21_fu_1482_p2;
                tmp2_reg_5855 <= tmp2_fu_1362_p2;
                tmp3_reg_5860 <= tmp3_fu_1380_p2;
                tmp7_reg_5865 <= tmp7_fu_1390_p2;
                tmp8_reg_5870 <= tmp8_fu_1396_p2;
                tmp9_reg_5875 <= tmp9_fu_1414_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp145_reg_6210 <= tmp145_fu_2844_p2;
                tmp146_reg_6215 <= tmp146_fu_2850_p2;
                tmp147_reg_6220 <= tmp147_fu_2868_p2;
                tmp151_reg_6225 <= tmp151_fu_2878_p2;
                tmp152_reg_6230 <= tmp152_fu_2884_p2;
                tmp153_reg_6235 <= tmp153_fu_2902_p2;
                tmp157_reg_6240 <= tmp157_fu_2912_p2;
                tmp158_reg_6245 <= tmp158_fu_2918_p2;
                tmp159_reg_6250 <= tmp159_fu_2936_p2;
                tmp163_reg_6255 <= tmp163_fu_2946_p2;
                tmp164_reg_6260 <= tmp164_fu_2952_p2;
                tmp165_reg_6265 <= tmp165_fu_2970_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp169_reg_6270 <= tmp169_fu_3092_p2;
                tmp170_reg_6275 <= tmp170_fu_3098_p2;
                tmp171_reg_6280 <= tmp171_fu_3116_p2;
                tmp175_reg_6285 <= tmp175_fu_3126_p2;
                tmp176_reg_6290 <= tmp176_fu_3132_p2;
                tmp177_reg_6295 <= tmp177_fu_3150_p2;
                tmp181_reg_6300 <= tmp181_fu_3160_p2;
                tmp182_reg_6305 <= tmp182_fu_3166_p2;
                tmp183_reg_6310 <= tmp183_fu_3184_p2;
                tmp187_reg_6315 <= tmp187_fu_3194_p2;
                tmp188_reg_6320 <= tmp188_fu_3200_p2;
                tmp189_reg_6325 <= tmp189_fu_3218_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp193_reg_6330 <= tmp193_fu_3340_p2;
                tmp194_reg_6335 <= tmp194_fu_3346_p2;
                tmp195_reg_6340 <= tmp195_fu_3364_p2;
                tmp199_reg_6345 <= tmp199_fu_3374_p2;
                tmp200_reg_6350 <= tmp200_fu_3380_p2;
                tmp201_reg_6355 <= tmp201_fu_3398_p2;
                tmp205_reg_6360 <= tmp205_fu_3408_p2;
                tmp206_reg_6365 <= tmp206_fu_3414_p2;
                tmp207_reg_6370 <= tmp207_fu_3432_p2;
                tmp211_reg_6375 <= tmp211_fu_3442_p2;
                tmp212_reg_6380 <= tmp212_fu_3448_p2;
                tmp213_reg_6385 <= tmp213_fu_3466_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp217_reg_6390 <= tmp217_fu_3588_p2;
                tmp218_reg_6395 <= tmp218_fu_3594_p2;
                tmp219_reg_6400 <= tmp219_fu_3612_p2;
                tmp223_reg_6405 <= tmp223_fu_3622_p2;
                tmp224_reg_6410 <= tmp224_fu_3628_p2;
                tmp225_reg_6415 <= tmp225_fu_3646_p2;
                tmp229_reg_6420 <= tmp229_fu_3656_p2;
                tmp230_reg_6425 <= tmp230_fu_3662_p2;
                tmp231_reg_6430 <= tmp231_fu_3680_p2;
                tmp235_reg_6435 <= tmp235_fu_3690_p2;
                tmp236_reg_6440 <= tmp236_fu_3696_p2;
                tmp237_reg_6445 <= tmp237_fu_3714_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp241_reg_6450 <= tmp241_fu_3836_p2;
                tmp242_reg_6455 <= tmp242_fu_3842_p2;
                tmp243_reg_6460 <= tmp243_fu_3860_p2;
                tmp247_reg_6465 <= tmp247_fu_3870_p2;
                tmp248_reg_6470 <= tmp248_fu_3876_p2;
                tmp249_reg_6475 <= tmp249_fu_3894_p2;
                tmp253_reg_6480 <= tmp253_fu_3904_p2;
                tmp254_reg_6485 <= tmp254_fu_3910_p2;
                tmp255_reg_6490 <= tmp255_fu_3928_p2;
                tmp259_reg_6495 <= tmp259_fu_3938_p2;
                tmp260_reg_6500 <= tmp260_fu_3944_p2;
                tmp261_reg_6505 <= tmp261_fu_3962_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp25_reg_5910 <= tmp25_fu_1604_p2;
                tmp26_reg_5915 <= tmp26_fu_1610_p2;
                tmp27_reg_5920 <= tmp27_fu_1628_p2;
                tmp31_reg_5925 <= tmp31_fu_1638_p2;
                tmp32_reg_5930 <= tmp32_fu_1644_p2;
                tmp33_reg_5935 <= tmp33_fu_1662_p2;
                tmp37_reg_5940 <= tmp37_fu_1672_p2;
                tmp38_reg_5945 <= tmp38_fu_1678_p2;
                tmp39_reg_5950 <= tmp39_fu_1696_p2;
                tmp43_reg_5955 <= tmp43_fu_1706_p2;
                tmp44_reg_5960 <= tmp44_fu_1712_p2;
                tmp45_reg_5965 <= tmp45_fu_1730_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp265_reg_6510 <= tmp265_fu_4084_p2;
                tmp266_reg_6515 <= tmp266_fu_4090_p2;
                tmp267_reg_6520 <= tmp267_fu_4108_p2;
                tmp271_reg_6525 <= tmp271_fu_4118_p2;
                tmp272_reg_6530 <= tmp272_fu_4124_p2;
                tmp273_reg_6535 <= tmp273_fu_4142_p2;
                tmp277_reg_6540 <= tmp277_fu_4152_p2;
                tmp278_reg_6545 <= tmp278_fu_4158_p2;
                tmp279_reg_6550 <= tmp279_fu_4176_p2;
                tmp283_reg_6555 <= tmp283_fu_4186_p2;
                tmp284_reg_6560 <= tmp284_fu_4192_p2;
                tmp285_reg_6565 <= tmp285_fu_4210_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp289_reg_6570 <= tmp289_fu_4332_p2;
                tmp290_reg_6575 <= tmp290_fu_4338_p2;
                tmp291_reg_6580 <= tmp291_fu_4356_p2;
                tmp295_reg_6585 <= tmp295_fu_4366_p2;
                tmp296_reg_6590 <= tmp296_fu_4372_p2;
                tmp297_reg_6595 <= tmp297_fu_4390_p2;
                tmp301_reg_6600 <= tmp301_fu_4400_p2;
                tmp302_reg_6605 <= tmp302_fu_4406_p2;
                tmp303_reg_6610 <= tmp303_fu_4424_p2;
                tmp307_reg_6615 <= tmp307_fu_4434_p2;
                tmp308_reg_6620 <= tmp308_fu_4440_p2;
                tmp309_reg_6625 <= tmp309_fu_4458_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp313_reg_6630 <= tmp313_fu_4580_p2;
                tmp314_reg_6635 <= tmp314_fu_4586_p2;
                tmp315_reg_6640 <= tmp315_fu_4604_p2;
                tmp319_reg_6645 <= tmp319_fu_4614_p2;
                tmp320_reg_6650 <= tmp320_fu_4620_p2;
                tmp321_reg_6655 <= tmp321_fu_4638_p2;
                tmp325_reg_6660 <= tmp325_fu_4648_p2;
                tmp326_reg_6665 <= tmp326_fu_4654_p2;
                tmp327_reg_6670 <= tmp327_fu_4672_p2;
                tmp331_reg_6675 <= tmp331_fu_4682_p2;
                tmp332_reg_6680 <= tmp332_fu_4688_p2;
                tmp333_reg_6685 <= tmp333_fu_4706_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp337_reg_6690 <= tmp337_fu_4828_p2;
                tmp338_reg_6695 <= tmp338_fu_4834_p2;
                tmp339_reg_6700 <= tmp339_fu_4852_p2;
                tmp343_reg_6705 <= tmp343_fu_4862_p2;
                tmp344_reg_6710 <= tmp344_fu_4868_p2;
                tmp345_reg_6715 <= tmp345_fu_4886_p2;
                tmp349_reg_6720 <= tmp349_fu_4896_p2;
                tmp350_reg_6725 <= tmp350_fu_4902_p2;
                tmp351_reg_6730 <= tmp351_fu_4920_p2;
                tmp355_reg_6735 <= tmp355_fu_4930_p2;
                tmp356_reg_6740 <= tmp356_fu_4936_p2;
                tmp357_reg_6745 <= tmp357_fu_4954_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp361_reg_6750 <= tmp361_fu_5076_p2;
                tmp362_reg_6755 <= tmp362_fu_5082_p2;
                tmp363_reg_6760 <= tmp363_fu_5100_p2;
                tmp367_reg_6765 <= tmp367_fu_5110_p2;
                tmp368_reg_6770 <= tmp368_fu_5116_p2;
                tmp369_reg_6775 <= tmp369_fu_5134_p2;
                tmp373_reg_6780 <= tmp373_fu_5144_p2;
                tmp374_reg_6785 <= tmp374_fu_5150_p2;
                tmp375_reg_6790 <= tmp375_fu_5168_p2;
                tmp379_reg_6795 <= tmp379_fu_5178_p2;
                tmp380_reg_6800 <= tmp380_fu_5184_p2;
                tmp381_reg_6805 <= tmp381_fu_5202_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp49_reg_5970 <= tmp49_fu_1852_p2;
                tmp50_reg_5975 <= tmp50_fu_1858_p2;
                tmp51_reg_5980 <= tmp51_fu_1876_p2;
                tmp55_reg_5985 <= tmp55_fu_1886_p2;
                tmp56_reg_5990 <= tmp56_fu_1892_p2;
                tmp57_reg_5995 <= tmp57_fu_1910_p2;
                tmp61_reg_6000 <= tmp61_fu_1920_p2;
                tmp62_reg_6005 <= tmp62_fu_1926_p2;
                tmp63_reg_6010 <= tmp63_fu_1944_p2;
                tmp67_reg_6015 <= tmp67_fu_1954_p2;
                tmp68_reg_6020 <= tmp68_fu_1960_p2;
                tmp69_reg_6025 <= tmp69_fu_1978_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp73_reg_6030 <= tmp73_fu_2100_p2;
                tmp74_reg_6035 <= tmp74_fu_2106_p2;
                tmp75_reg_6040 <= tmp75_fu_2124_p2;
                tmp79_reg_6045 <= tmp79_fu_2134_p2;
                tmp80_reg_6050 <= tmp80_fu_2140_p2;
                tmp81_reg_6055 <= tmp81_fu_2158_p2;
                tmp85_reg_6060 <= tmp85_fu_2168_p2;
                tmp86_reg_6065 <= tmp86_fu_2174_p2;
                tmp87_reg_6070 <= tmp87_fu_2192_p2;
                tmp91_reg_6075 <= tmp91_fu_2202_p2;
                tmp92_reg_6080 <= tmp92_fu_2208_p2;
                tmp93_reg_6085 <= tmp93_fu_2226_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_const_boolean_1 = ap_const_boolean_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_CS_fsm_state6, p_Result_s_fu_5830_p3, ap_return_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_return <= p_Result_s_fu_5830_p3;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;

    corHelperINeg_V_10_5_fu_5410_p2 <= std_logic_vector(unsigned(tmp135_reg_6190) + unsigned(tmp132_fu_5406_p2));
    corHelperINeg_V_11_5_fu_5374_p2 <= std_logic_vector(unsigned(tmp111_reg_6130) + unsigned(tmp108_fu_5370_p2));
    corHelperINeg_V_12_5_fu_5338_p2 <= std_logic_vector(unsigned(tmp87_reg_6070) + unsigned(tmp84_fu_5334_p2));
    corHelperINeg_V_13_5_fu_5302_p2 <= std_logic_vector(unsigned(tmp63_reg_6010) + unsigned(tmp60_fu_5298_p2));
    corHelperINeg_V_14_5_fu_5266_p2 <= std_logic_vector(unsigned(tmp39_reg_5950) + unsigned(tmp36_fu_5262_p2));
    corHelperINeg_V_15_5_fu_5230_p2 <= std_logic_vector(unsigned(tmp15_reg_5890) + unsigned(tmp12_fu_5226_p2));
    corHelperINeg_V_1_5_fu_5734_p2 <= std_logic_vector(unsigned(tmp351_reg_6730) + unsigned(tmp348_fu_5730_p2));
    corHelperINeg_V_2_5_fu_5698_p2 <= std_logic_vector(unsigned(tmp327_reg_6670) + unsigned(tmp324_fu_5694_p2));
    corHelperINeg_V_3_5_fu_5662_p2 <= std_logic_vector(unsigned(tmp303_reg_6610) + unsigned(tmp300_fu_5658_p2));
    corHelperINeg_V_4_5_fu_5626_p2 <= std_logic_vector(unsigned(tmp279_reg_6550) + unsigned(tmp276_fu_5622_p2));
    corHelperINeg_V_5_5_fu_5590_p2 <= std_logic_vector(unsigned(tmp255_reg_6490) + unsigned(tmp252_fu_5586_p2));
    corHelperINeg_V_6_5_fu_5554_p2 <= std_logic_vector(unsigned(tmp231_reg_6430) + unsigned(tmp228_fu_5550_p2));
    corHelperINeg_V_6_fu_5770_p2 <= std_logic_vector(unsigned(tmp375_reg_6790) + unsigned(tmp372_fu_5766_p2));
    corHelperINeg_V_7_5_fu_5518_p2 <= std_logic_vector(unsigned(tmp207_reg_6370) + unsigned(tmp204_fu_5514_p2));
    corHelperINeg_V_8_5_fu_5482_p2 <= std_logic_vector(unsigned(tmp183_reg_6310) + unsigned(tmp180_fu_5478_p2));
    corHelperINeg_V_9_5_fu_5446_p2 <= std_logic_vector(unsigned(tmp159_reg_6250) + unsigned(tmp156_fu_5442_p2));
    corHelperIPos_V_10_2_fu_5392_p2 <= std_logic_vector(unsigned(tmp123_reg_6160) + unsigned(tmp120_fu_5388_p2));
    corHelperIPos_V_11_2_fu_5356_p2 <= std_logic_vector(unsigned(tmp99_reg_6100) + unsigned(tmp96_fu_5352_p2));
    corHelperIPos_V_12_2_fu_5320_p2 <= std_logic_vector(unsigned(tmp75_reg_6040) + unsigned(tmp72_fu_5316_p2));
    corHelperIPos_V_13_2_fu_5284_p2 <= std_logic_vector(unsigned(tmp51_reg_5980) + unsigned(tmp48_fu_5280_p2));
    corHelperIPos_V_14_2_fu_5248_p2 <= std_logic_vector(unsigned(tmp27_reg_5920) + unsigned(tmp24_fu_5244_p2));
    corHelperIPos_V_15_2_fu_5212_p2 <= std_logic_vector(unsigned(tmp3_reg_5860) + unsigned(tmp_fu_5208_p2));
    corHelperIPos_V_1_2_fu_5716_p2 <= std_logic_vector(unsigned(tmp339_reg_6700) + unsigned(tmp336_fu_5712_p2));
    corHelperIPos_V_2_2_fu_5680_p2 <= std_logic_vector(unsigned(tmp315_reg_6640) + unsigned(tmp312_fu_5676_p2));
    corHelperIPos_V_3_2_fu_5644_p2 <= std_logic_vector(unsigned(tmp291_reg_6580) + unsigned(tmp288_fu_5640_p2));
    corHelperIPos_V_4_2_fu_5608_p2 <= std_logic_vector(unsigned(tmp267_reg_6520) + unsigned(tmp264_fu_5604_p2));
    corHelperIPos_V_5_2_fu_5572_p2 <= std_logic_vector(unsigned(tmp243_reg_6460) + unsigned(tmp240_fu_5568_p2));
    corHelperIPos_V_6_2_fu_5536_p2 <= std_logic_vector(unsigned(tmp219_reg_6400) + unsigned(tmp216_fu_5532_p2));
    corHelperIPos_V_6_fu_5752_p2 <= std_logic_vector(unsigned(tmp363_reg_6760) + unsigned(tmp360_fu_5748_p2));
    corHelperIPos_V_7_2_fu_5500_p2 <= std_logic_vector(unsigned(tmp195_reg_6340) + unsigned(tmp192_fu_5496_p2));
    corHelperIPos_V_8_2_fu_5464_p2 <= std_logic_vector(unsigned(tmp171_reg_6280) + unsigned(tmp168_fu_5460_p2));
    corHelperIPos_V_9_2_fu_5428_p2 <= std_logic_vector(unsigned(tmp147_reg_6220) + unsigned(tmp144_fu_5424_p2));
    corHelperQNeg_V_10_5_fu_5419_p2 <= std_logic_vector(unsigned(tmp141_reg_6205) + unsigned(tmp138_fu_5415_p2));
    corHelperQNeg_V_11_5_fu_5383_p2 <= std_logic_vector(unsigned(tmp117_reg_6145) + unsigned(tmp114_fu_5379_p2));
    corHelperQNeg_V_12_5_fu_5347_p2 <= std_logic_vector(unsigned(tmp93_reg_6085) + unsigned(tmp90_fu_5343_p2));
    corHelperQNeg_V_13_5_fu_5311_p2 <= std_logic_vector(unsigned(tmp69_reg_6025) + unsigned(tmp66_fu_5307_p2));
    corHelperQNeg_V_14_5_fu_5275_p2 <= std_logic_vector(unsigned(tmp45_reg_5965) + unsigned(tmp42_fu_5271_p2));
    corHelperQNeg_V_15_5_fu_5239_p2 <= std_logic_vector(unsigned(tmp21_reg_5905) + unsigned(tmp18_fu_5235_p2));
    corHelperQNeg_V_1_5_fu_5743_p2 <= std_logic_vector(unsigned(tmp357_reg_6745) + unsigned(tmp354_fu_5739_p2));
    corHelperQNeg_V_2_5_fu_5707_p2 <= std_logic_vector(unsigned(tmp333_reg_6685) + unsigned(tmp330_fu_5703_p2));
    corHelperQNeg_V_3_5_fu_5671_p2 <= std_logic_vector(unsigned(tmp309_reg_6625) + unsigned(tmp306_fu_5667_p2));
    corHelperQNeg_V_4_5_fu_5635_p2 <= std_logic_vector(unsigned(tmp285_reg_6565) + unsigned(tmp282_fu_5631_p2));
    corHelperQNeg_V_5_5_fu_5599_p2 <= std_logic_vector(unsigned(tmp261_reg_6505) + unsigned(tmp258_fu_5595_p2));
    corHelperQNeg_V_6_5_fu_5563_p2 <= std_logic_vector(unsigned(tmp237_reg_6445) + unsigned(tmp234_fu_5559_p2));
    corHelperQNeg_V_6_fu_5779_p2 <= std_logic_vector(unsigned(tmp381_reg_6805) + unsigned(tmp378_fu_5775_p2));
    corHelperQNeg_V_7_5_fu_5527_p2 <= std_logic_vector(unsigned(tmp213_reg_6385) + unsigned(tmp210_fu_5523_p2));
    corHelperQNeg_V_8_5_fu_5491_p2 <= std_logic_vector(unsigned(tmp189_reg_6325) + unsigned(tmp186_fu_5487_p2));
    corHelperQNeg_V_9_5_fu_5455_p2 <= std_logic_vector(unsigned(tmp165_reg_6265) + unsigned(tmp162_fu_5451_p2));
    corHelperQPos_V_10_2_fu_5401_p2 <= std_logic_vector(unsigned(tmp129_reg_6175) + unsigned(tmp126_fu_5397_p2));
    corHelperQPos_V_11_2_fu_5365_p2 <= std_logic_vector(unsigned(tmp105_reg_6115) + unsigned(tmp102_fu_5361_p2));
    corHelperQPos_V_12_2_fu_5329_p2 <= std_logic_vector(unsigned(tmp81_reg_6055) + unsigned(tmp78_fu_5325_p2));
    corHelperQPos_V_13_2_fu_5293_p2 <= std_logic_vector(unsigned(tmp57_reg_5995) + unsigned(tmp54_fu_5289_p2));
    corHelperQPos_V_14_2_fu_5257_p2 <= std_logic_vector(unsigned(tmp33_reg_5935) + unsigned(tmp30_fu_5253_p2));
    corHelperQPos_V_15_2_fu_5221_p2 <= std_logic_vector(unsigned(tmp9_reg_5875) + unsigned(tmp6_fu_5217_p2));
    corHelperQPos_V_1_2_fu_5725_p2 <= std_logic_vector(unsigned(tmp345_reg_6715) + unsigned(tmp342_fu_5721_p2));
    corHelperQPos_V_2_2_fu_5689_p2 <= std_logic_vector(unsigned(tmp321_reg_6655) + unsigned(tmp318_fu_5685_p2));
    corHelperQPos_V_3_2_fu_5653_p2 <= std_logic_vector(unsigned(tmp297_reg_6595) + unsigned(tmp294_fu_5649_p2));
    corHelperQPos_V_4_2_fu_5617_p2 <= std_logic_vector(unsigned(tmp273_reg_6535) + unsigned(tmp270_fu_5613_p2));
    corHelperQPos_V_5_2_fu_5581_p2 <= std_logic_vector(unsigned(tmp249_reg_6475) + unsigned(tmp246_fu_5577_p2));
    corHelperQPos_V_6_2_fu_5545_p2 <= std_logic_vector(unsigned(tmp225_reg_6415) + unsigned(tmp222_fu_5541_p2));
    corHelperQPos_V_6_fu_5761_p2 <= std_logic_vector(unsigned(tmp369_reg_6775) + unsigned(tmp366_fu_5757_p2));
    corHelperQPos_V_7_2_fu_5509_p2 <= std_logic_vector(unsigned(tmp201_reg_6355) + unsigned(tmp198_fu_5505_p2));
    corHelperQPos_V_8_2_fu_5473_p2 <= std_logic_vector(unsigned(tmp177_reg_6295) + unsigned(tmp174_fu_5469_p2));
    corHelperQPos_V_9_2_fu_5437_p2 <= std_logic_vector(unsigned(tmp153_reg_6235) + unsigned(tmp150_fu_5433_p2));
    p_Result_s_fu_5830_p3 <= (grp_fu_5841_p2 & grp_fu_5836_p2);
    phaseClass_V_read_read_fu_1070_p2 <= phaseClass_V;
    resi_V_1_fu_5796_p2 <= std_logic_vector(unsigned(p_01915_s_reg_1076) - unsigned(p_01909_s_reg_1117));
    resi_V_2_fu_5802_p3 <= 
        resi_V_fu_5790_p2 when (tmp_s_fu_5784_p2(0) = '1') else 
        resi_V_1_fu_5796_p2;
    resi_V_fu_5790_p2 <= std_logic_vector(unsigned(p_01909_s_reg_1117) - unsigned(p_01915_s_reg_1076));
    resq_V_1_fu_5816_p2 <= std_logic_vector(unsigned(p_01903_s_reg_1158) - unsigned(p_01925_s_reg_1199));
    resq_V_2_fu_5822_p3 <= 
        resq_V_fu_5810_p2 when (tmp_s_fu_5784_p2(0) = '1') else 
        resq_V_1_fu_5816_p2;
    resq_V_fu_5810_p2 <= std_logic_vector(unsigned(p_01925_s_reg_1199) - unsigned(p_01903_s_reg_1158));
    tmp100_fu_2360_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_6) + unsigned(cor_phaseClass11i_V_4));
    tmp101_fu_2366_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_3) + unsigned(cor_phaseClass11i_V_1));
    tmp102_fu_5361_p2 <= std_logic_vector(unsigned(tmp104_reg_6110) + unsigned(tmp103_reg_6105));
    tmp103_fu_2382_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_10) + unsigned(cor_phaseClass11q_V_11));
    tmp104_fu_2388_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_9) + unsigned(cor_phaseClass11q_V_8));
    tmp105_fu_2406_p2 <= std_logic_vector(unsigned(tmp107_fu_2400_p2) + unsigned(tmp106_fu_2394_p2));
    tmp106_fu_2394_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_6) + unsigned(cor_phaseClass11q_V_4));
    tmp107_fu_2400_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_3) + unsigned(cor_phaseClass11q_V_1));
    tmp108_fu_5370_p2 <= std_logic_vector(unsigned(tmp110_reg_6125) + unsigned(tmp109_reg_6120));
    tmp109_fu_2416_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_14) + unsigned(cor_phaseClass11i_V_15));
    tmp10_fu_1402_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_6) + unsigned(cor_phaseClass15q_V_4));
    tmp110_fu_2422_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_13) + unsigned(cor_phaseClass11i_V_12));
    tmp111_fu_2440_p2 <= std_logic_vector(unsigned(tmp113_fu_2434_p2) + unsigned(tmp112_fu_2428_p2));
    tmp112_fu_2428_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_7) + unsigned(cor_phaseClass11i_V_5));
    tmp113_fu_2434_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_2) + unsigned(cor_phaseClass11i_V_s));
    tmp114_fu_5379_p2 <= std_logic_vector(unsigned(tmp116_reg_6140) + unsigned(tmp115_reg_6135));
    tmp115_fu_2450_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_14) + unsigned(cor_phaseClass11q_V_15));
    tmp116_fu_2456_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_13) + unsigned(cor_phaseClass11q_V_12));
    tmp117_fu_2474_p2 <= std_logic_vector(unsigned(tmp119_fu_2468_p2) + unsigned(tmp118_fu_2462_p2));
    tmp118_fu_2462_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_7) + unsigned(cor_phaseClass11q_V_5));
    tmp119_fu_2468_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_2) + unsigned(cor_phaseClass11q_V_s));
    tmp11_fu_1408_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_3) + unsigned(cor_phaseClass15q_V_1));
    tmp120_fu_5388_p2 <= std_logic_vector(unsigned(tmp122_reg_6155) + unsigned(tmp121_reg_6150));
    tmp121_fu_2596_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_10) + unsigned(cor_phaseClass10i_V_11));
    tmp122_fu_2602_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_9) + unsigned(cor_phaseClass10i_V_8));
    tmp123_fu_2620_p2 <= std_logic_vector(unsigned(tmp125_fu_2614_p2) + unsigned(tmp124_fu_2608_p2));
    tmp124_fu_2608_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_6) + unsigned(cor_phaseClass10i_V_4));
    tmp125_fu_2614_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_3) + unsigned(cor_phaseClass10i_V_1));
    tmp126_fu_5397_p2 <= std_logic_vector(unsigned(tmp128_reg_6170) + unsigned(tmp127_reg_6165));
    tmp127_fu_2630_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_10) + unsigned(cor_phaseClass10q_V_11));
    tmp128_fu_2636_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_9) + unsigned(cor_phaseClass10q_V_8));
    tmp129_fu_2654_p2 <= std_logic_vector(unsigned(tmp131_fu_2648_p2) + unsigned(tmp130_fu_2642_p2));
    tmp12_fu_5226_p2 <= std_logic_vector(unsigned(tmp14_reg_5885) + unsigned(tmp13_reg_5880));
    tmp130_fu_2642_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_6) + unsigned(cor_phaseClass10q_V_4));
    tmp131_fu_2648_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_3) + unsigned(cor_phaseClass10q_V_1));
    tmp132_fu_5406_p2 <= std_logic_vector(unsigned(tmp134_reg_6185) + unsigned(tmp133_reg_6180));
    tmp133_fu_2664_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_14) + unsigned(cor_phaseClass10i_V_15));
    tmp134_fu_2670_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_13) + unsigned(cor_phaseClass10i_V_12));
    tmp135_fu_2688_p2 <= std_logic_vector(unsigned(tmp137_fu_2682_p2) + unsigned(tmp136_fu_2676_p2));
    tmp136_fu_2676_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_7) + unsigned(cor_phaseClass10i_V_5));
    tmp137_fu_2682_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_2) + unsigned(cor_phaseClass10i_V_s));
    tmp138_fu_5415_p2 <= std_logic_vector(unsigned(tmp140_reg_6200) + unsigned(tmp139_reg_6195));
    tmp139_fu_2698_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_14) + unsigned(cor_phaseClass10q_V_15));
    tmp13_fu_1424_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_14) + unsigned(cor_phaseClass15i_V_15));
    tmp140_fu_2704_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_13) + unsigned(cor_phaseClass10q_V_12));
    tmp141_fu_2722_p2 <= std_logic_vector(unsigned(tmp143_fu_2716_p2) + unsigned(tmp142_fu_2710_p2));
    tmp142_fu_2710_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_7) + unsigned(cor_phaseClass10q_V_5));
    tmp143_fu_2716_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_2) + unsigned(cor_phaseClass10q_V_s));
    tmp144_fu_5424_p2 <= std_logic_vector(unsigned(tmp146_reg_6215) + unsigned(tmp145_reg_6210));
    tmp145_fu_2844_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_10) + unsigned(cor_phaseClass9i_V_11));
    tmp146_fu_2850_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_9) + unsigned(cor_phaseClass9i_V_8));
    tmp147_fu_2868_p2 <= std_logic_vector(unsigned(tmp149_fu_2862_p2) + unsigned(tmp148_fu_2856_p2));
    tmp148_fu_2856_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_6) + unsigned(cor_phaseClass9i_V_4));
    tmp149_fu_2862_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_3) + unsigned(cor_phaseClass9i_V_1));
    tmp14_fu_1430_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_13) + unsigned(cor_phaseClass15i_V_12));
    tmp150_fu_5433_p2 <= std_logic_vector(unsigned(tmp152_reg_6230) + unsigned(tmp151_reg_6225));
    tmp151_fu_2878_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_10) + unsigned(cor_phaseClass9q_V_11));
    tmp152_fu_2884_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_9) + unsigned(cor_phaseClass9q_V_8));
    tmp153_fu_2902_p2 <= std_logic_vector(unsigned(tmp155_fu_2896_p2) + unsigned(tmp154_fu_2890_p2));
    tmp154_fu_2890_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_6) + unsigned(cor_phaseClass9q_V_4));
    tmp155_fu_2896_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_3) + unsigned(cor_phaseClass9q_V_1));
    tmp156_fu_5442_p2 <= std_logic_vector(unsigned(tmp158_reg_6245) + unsigned(tmp157_reg_6240));
    tmp157_fu_2912_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_14) + unsigned(cor_phaseClass9i_V_15));
    tmp158_fu_2918_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_13) + unsigned(cor_phaseClass9i_V_12));
    tmp159_fu_2936_p2 <= std_logic_vector(unsigned(tmp161_fu_2930_p2) + unsigned(tmp160_fu_2924_p2));
    tmp15_fu_1448_p2 <= std_logic_vector(unsigned(tmp17_fu_1442_p2) + unsigned(tmp16_fu_1436_p2));
    tmp160_fu_2924_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_7) + unsigned(cor_phaseClass9i_V_5));
    tmp161_fu_2930_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_2) + unsigned(cor_phaseClass9i_V_0));
    tmp162_fu_5451_p2 <= std_logic_vector(unsigned(tmp164_reg_6260) + unsigned(tmp163_reg_6255));
    tmp163_fu_2946_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_14) + unsigned(cor_phaseClass9q_V_15));
    tmp164_fu_2952_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_13) + unsigned(cor_phaseClass9q_V_12));
    tmp165_fu_2970_p2 <= std_logic_vector(unsigned(tmp167_fu_2964_p2) + unsigned(tmp166_fu_2958_p2));
    tmp166_fu_2958_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_7) + unsigned(cor_phaseClass9q_V_5));
    tmp167_fu_2964_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_2) + unsigned(cor_phaseClass9q_V_0));
    tmp168_fu_5460_p2 <= std_logic_vector(unsigned(tmp170_reg_6275) + unsigned(tmp169_reg_6270));
    tmp169_fu_3092_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_10) + unsigned(cor_phaseClass8i_V_11));
    tmp16_fu_1436_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_7) + unsigned(cor_phaseClass15i_V_5));
    tmp170_fu_3098_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_9) + unsigned(cor_phaseClass8i_V_8));
    tmp171_fu_3116_p2 <= std_logic_vector(unsigned(tmp173_fu_3110_p2) + unsigned(tmp172_fu_3104_p2));
    tmp172_fu_3104_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_6) + unsigned(cor_phaseClass8i_V_4));
    tmp173_fu_3110_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_3) + unsigned(cor_phaseClass8i_V_1));
    tmp174_fu_5469_p2 <= std_logic_vector(unsigned(tmp176_reg_6290) + unsigned(tmp175_reg_6285));
    tmp175_fu_3126_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_10) + unsigned(cor_phaseClass8q_V_11));
    tmp176_fu_3132_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_9) + unsigned(cor_phaseClass8q_V_8));
    tmp177_fu_3150_p2 <= std_logic_vector(unsigned(tmp179_fu_3144_p2) + unsigned(tmp178_fu_3138_p2));
    tmp178_fu_3138_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_6) + unsigned(cor_phaseClass8q_V_4));
    tmp179_fu_3144_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_3) + unsigned(cor_phaseClass8q_V_1));
    tmp17_fu_1442_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_2) + unsigned(cor_phaseClass15i_V_s));
    tmp180_fu_5478_p2 <= std_logic_vector(unsigned(tmp182_reg_6305) + unsigned(tmp181_reg_6300));
    tmp181_fu_3160_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_14) + unsigned(cor_phaseClass8i_V_15));
    tmp182_fu_3166_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_13) + unsigned(cor_phaseClass8i_V_12));
    tmp183_fu_3184_p2 <= std_logic_vector(unsigned(tmp185_fu_3178_p2) + unsigned(tmp184_fu_3172_p2));
    tmp184_fu_3172_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_7) + unsigned(cor_phaseClass8i_V_5));
    tmp185_fu_3178_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_2) + unsigned(cor_phaseClass8i_V_0));
    tmp186_fu_5487_p2 <= std_logic_vector(unsigned(tmp188_reg_6320) + unsigned(tmp187_reg_6315));
    tmp187_fu_3194_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_14) + unsigned(cor_phaseClass8q_V_15));
    tmp188_fu_3200_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_13) + unsigned(cor_phaseClass8q_V_12));
    tmp189_fu_3218_p2 <= std_logic_vector(unsigned(tmp191_fu_3212_p2) + unsigned(tmp190_fu_3206_p2));
    tmp18_fu_5235_p2 <= std_logic_vector(unsigned(tmp20_reg_5900) + unsigned(tmp19_reg_5895));
    tmp190_fu_3206_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_7) + unsigned(cor_phaseClass8q_V_5));
    tmp191_fu_3212_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_2) + unsigned(cor_phaseClass8q_V_0));
    tmp192_fu_5496_p2 <= std_logic_vector(unsigned(tmp194_reg_6335) + unsigned(tmp193_reg_6330));
    tmp193_fu_3340_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_10) + unsigned(cor_phaseClass7i_V_11));
    tmp194_fu_3346_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_9) + unsigned(cor_phaseClass7i_V_8));
    tmp195_fu_3364_p2 <= std_logic_vector(unsigned(tmp197_fu_3358_p2) + unsigned(tmp196_fu_3352_p2));
    tmp196_fu_3352_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_6) + unsigned(cor_phaseClass7i_V_4));
    tmp197_fu_3358_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_3) + unsigned(cor_phaseClass7i_V_1));
    tmp198_fu_5505_p2 <= std_logic_vector(unsigned(tmp200_reg_6350) + unsigned(tmp199_reg_6345));
    tmp199_fu_3374_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_10) + unsigned(cor_phaseClass7q_V_11));
    tmp19_fu_1458_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_14) + unsigned(cor_phaseClass15q_V_15));
    tmp1_fu_1356_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_10) + unsigned(cor_phaseClass15i_V_11));
    tmp200_fu_3380_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_9) + unsigned(cor_phaseClass7q_V_8));
    tmp201_fu_3398_p2 <= std_logic_vector(unsigned(tmp203_fu_3392_p2) + unsigned(tmp202_fu_3386_p2));
    tmp202_fu_3386_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_6) + unsigned(cor_phaseClass7q_V_4));
    tmp203_fu_3392_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_3) + unsigned(cor_phaseClass7q_V_1));
    tmp204_fu_5514_p2 <= std_logic_vector(unsigned(tmp206_reg_6365) + unsigned(tmp205_reg_6360));
    tmp205_fu_3408_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_14) + unsigned(cor_phaseClass7i_V_15));
    tmp206_fu_3414_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_13) + unsigned(cor_phaseClass7i_V_12));
    tmp207_fu_3432_p2 <= std_logic_vector(unsigned(tmp209_fu_3426_p2) + unsigned(tmp208_fu_3420_p2));
    tmp208_fu_3420_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_7) + unsigned(cor_phaseClass7i_V_5));
    tmp209_fu_3426_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_2) + unsigned(cor_phaseClass7i_V_0));
    tmp20_fu_1464_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_13) + unsigned(cor_phaseClass15q_V_12));
    tmp210_fu_5523_p2 <= std_logic_vector(unsigned(tmp212_reg_6380) + unsigned(tmp211_reg_6375));
    tmp211_fu_3442_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_14) + unsigned(cor_phaseClass7q_V_15));
    tmp212_fu_3448_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_13) + unsigned(cor_phaseClass7q_V_12));
    tmp213_fu_3466_p2 <= std_logic_vector(unsigned(tmp215_fu_3460_p2) + unsigned(tmp214_fu_3454_p2));
    tmp214_fu_3454_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_7) + unsigned(cor_phaseClass7q_V_5));
    tmp215_fu_3460_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_2) + unsigned(cor_phaseClass7q_V_0));
    tmp216_fu_5532_p2 <= std_logic_vector(unsigned(tmp218_reg_6395) + unsigned(tmp217_reg_6390));
    tmp217_fu_3588_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_10) + unsigned(cor_phaseClass6i_V_11));
    tmp218_fu_3594_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_9) + unsigned(cor_phaseClass6i_V_8));
    tmp219_fu_3612_p2 <= std_logic_vector(unsigned(tmp221_fu_3606_p2) + unsigned(tmp220_fu_3600_p2));
    tmp21_fu_1482_p2 <= std_logic_vector(unsigned(tmp23_fu_1476_p2) + unsigned(tmp22_fu_1470_p2));
    tmp220_fu_3600_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_6) + unsigned(cor_phaseClass6i_V_4));
    tmp221_fu_3606_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_3) + unsigned(cor_phaseClass6i_V_1));
    tmp222_fu_5541_p2 <= std_logic_vector(unsigned(tmp224_reg_6410) + unsigned(tmp223_reg_6405));
    tmp223_fu_3622_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_10) + unsigned(cor_phaseClass6q_V_11));
    tmp224_fu_3628_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_9) + unsigned(cor_phaseClass6q_V_8));
    tmp225_fu_3646_p2 <= std_logic_vector(unsigned(tmp227_fu_3640_p2) + unsigned(tmp226_fu_3634_p2));
    tmp226_fu_3634_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_6) + unsigned(cor_phaseClass6q_V_4));
    tmp227_fu_3640_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_3) + unsigned(cor_phaseClass6q_V_1));
    tmp228_fu_5550_p2 <= std_logic_vector(unsigned(tmp230_reg_6425) + unsigned(tmp229_reg_6420));
    tmp229_fu_3656_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_14) + unsigned(cor_phaseClass6i_V_15));
    tmp22_fu_1470_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_7) + unsigned(cor_phaseClass15q_V_5));
    tmp230_fu_3662_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_13) + unsigned(cor_phaseClass6i_V_12));
    tmp231_fu_3680_p2 <= std_logic_vector(unsigned(tmp233_fu_3674_p2) + unsigned(tmp232_fu_3668_p2));
    tmp232_fu_3668_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_7) + unsigned(cor_phaseClass6i_V_5));
    tmp233_fu_3674_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_2) + unsigned(cor_phaseClass6i_V_0));
    tmp234_fu_5559_p2 <= std_logic_vector(unsigned(tmp236_reg_6440) + unsigned(tmp235_reg_6435));
    tmp235_fu_3690_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_14) + unsigned(cor_phaseClass6q_V_15));
    tmp236_fu_3696_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_13) + unsigned(cor_phaseClass6q_V_12));
    tmp237_fu_3714_p2 <= std_logic_vector(unsigned(tmp239_fu_3708_p2) + unsigned(tmp238_fu_3702_p2));
    tmp238_fu_3702_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_7) + unsigned(cor_phaseClass6q_V_5));
    tmp239_fu_3708_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_2) + unsigned(cor_phaseClass6q_V_0));
    tmp23_fu_1476_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_2) + unsigned(cor_phaseClass15q_V_s));
    tmp240_fu_5568_p2 <= std_logic_vector(unsigned(tmp242_reg_6455) + unsigned(tmp241_reg_6450));
    tmp241_fu_3836_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_10) + unsigned(cor_phaseClass5i_V_11));
    tmp242_fu_3842_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_9) + unsigned(cor_phaseClass5i_V_8));
    tmp243_fu_3860_p2 <= std_logic_vector(unsigned(tmp245_fu_3854_p2) + unsigned(tmp244_fu_3848_p2));
    tmp244_fu_3848_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_6) + unsigned(cor_phaseClass5i_V_4));
    tmp245_fu_3854_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_3) + unsigned(cor_phaseClass5i_V_1));
    tmp246_fu_5577_p2 <= std_logic_vector(unsigned(tmp248_reg_6470) + unsigned(tmp247_reg_6465));
    tmp247_fu_3870_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_10) + unsigned(cor_phaseClass5q_V_11));
    tmp248_fu_3876_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_9) + unsigned(cor_phaseClass5q_V_8));
    tmp249_fu_3894_p2 <= std_logic_vector(unsigned(tmp251_fu_3888_p2) + unsigned(tmp250_fu_3882_p2));
    tmp24_fu_5244_p2 <= std_logic_vector(unsigned(tmp26_reg_5915) + unsigned(tmp25_reg_5910));
    tmp250_fu_3882_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_6) + unsigned(cor_phaseClass5q_V_4));
    tmp251_fu_3888_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_3) + unsigned(cor_phaseClass5q_V_1));
    tmp252_fu_5586_p2 <= std_logic_vector(unsigned(tmp254_reg_6485) + unsigned(tmp253_reg_6480));
    tmp253_fu_3904_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_14) + unsigned(cor_phaseClass5i_V_15));
    tmp254_fu_3910_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_13) + unsigned(cor_phaseClass5i_V_12));
    tmp255_fu_3928_p2 <= std_logic_vector(unsigned(tmp257_fu_3922_p2) + unsigned(tmp256_fu_3916_p2));
    tmp256_fu_3916_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_7) + unsigned(cor_phaseClass5i_V_5));
    tmp257_fu_3922_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_2) + unsigned(cor_phaseClass5i_V_0));
    tmp258_fu_5595_p2 <= std_logic_vector(unsigned(tmp260_reg_6500) + unsigned(tmp259_reg_6495));
    tmp259_fu_3938_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_14) + unsigned(cor_phaseClass5q_V_15));
    tmp25_fu_1604_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_10) + unsigned(cor_phaseClass14i_V_11));
    tmp260_fu_3944_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_13) + unsigned(cor_phaseClass5q_V_12));
    tmp261_fu_3962_p2 <= std_logic_vector(unsigned(tmp263_fu_3956_p2) + unsigned(tmp262_fu_3950_p2));
    tmp262_fu_3950_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_7) + unsigned(cor_phaseClass5q_V_5));
    tmp263_fu_3956_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_2) + unsigned(cor_phaseClass5q_V_0));
    tmp264_fu_5604_p2 <= std_logic_vector(unsigned(tmp266_reg_6515) + unsigned(tmp265_reg_6510));
    tmp265_fu_4084_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_10) + unsigned(cor_phaseClass4i_V_11));
    tmp266_fu_4090_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_9) + unsigned(cor_phaseClass4i_V_8));
    tmp267_fu_4108_p2 <= std_logic_vector(unsigned(tmp269_fu_4102_p2) + unsigned(tmp268_fu_4096_p2));
    tmp268_fu_4096_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_6) + unsigned(cor_phaseClass4i_V_4));
    tmp269_fu_4102_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_3) + unsigned(cor_phaseClass4i_V_1));
    tmp26_fu_1610_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_9) + unsigned(cor_phaseClass14i_V_8));
    tmp270_fu_5613_p2 <= std_logic_vector(unsigned(tmp272_reg_6530) + unsigned(tmp271_reg_6525));
    tmp271_fu_4118_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_10) + unsigned(cor_phaseClass4q_V_11));
    tmp272_fu_4124_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_9) + unsigned(cor_phaseClass4q_V_8));
    tmp273_fu_4142_p2 <= std_logic_vector(unsigned(tmp275_fu_4136_p2) + unsigned(tmp274_fu_4130_p2));
    tmp274_fu_4130_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_6) + unsigned(cor_phaseClass4q_V_4));
    tmp275_fu_4136_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_3) + unsigned(cor_phaseClass4q_V_1));
    tmp276_fu_5622_p2 <= std_logic_vector(unsigned(tmp278_reg_6545) + unsigned(tmp277_reg_6540));
    tmp277_fu_4152_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_14) + unsigned(cor_phaseClass4i_V_15));
    tmp278_fu_4158_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_13) + unsigned(cor_phaseClass4i_V_12));
    tmp279_fu_4176_p2 <= std_logic_vector(unsigned(tmp281_fu_4170_p2) + unsigned(tmp280_fu_4164_p2));
    tmp27_fu_1628_p2 <= std_logic_vector(unsigned(tmp29_fu_1622_p2) + unsigned(tmp28_fu_1616_p2));
    tmp280_fu_4164_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_7) + unsigned(cor_phaseClass4i_V_5));
    tmp281_fu_4170_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_2) + unsigned(cor_phaseClass4i_V_0));
    tmp282_fu_5631_p2 <= std_logic_vector(unsigned(tmp284_reg_6560) + unsigned(tmp283_reg_6555));
    tmp283_fu_4186_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_14) + unsigned(cor_phaseClass4q_V_15));
    tmp284_fu_4192_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_13) + unsigned(cor_phaseClass4q_V_12));
    tmp285_fu_4210_p2 <= std_logic_vector(unsigned(tmp287_fu_4204_p2) + unsigned(tmp286_fu_4198_p2));
    tmp286_fu_4198_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_7) + unsigned(cor_phaseClass4q_V_5));
    tmp287_fu_4204_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_2) + unsigned(cor_phaseClass4q_V_0));
    tmp288_fu_5640_p2 <= std_logic_vector(unsigned(tmp290_reg_6575) + unsigned(tmp289_reg_6570));
    tmp289_fu_4332_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_10) + unsigned(cor_phaseClass3i_V_11));
    tmp28_fu_1616_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_6) + unsigned(cor_phaseClass14i_V_4));
    tmp290_fu_4338_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_9) + unsigned(cor_phaseClass3i_V_8));
    tmp291_fu_4356_p2 <= std_logic_vector(unsigned(tmp293_fu_4350_p2) + unsigned(tmp292_fu_4344_p2));
    tmp292_fu_4344_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_6) + unsigned(cor_phaseClass3i_V_4));
    tmp293_fu_4350_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_3) + unsigned(cor_phaseClass3i_V_1));
    tmp294_fu_5649_p2 <= std_logic_vector(unsigned(tmp296_reg_6590) + unsigned(tmp295_reg_6585));
    tmp295_fu_4366_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_10) + unsigned(cor_phaseClass3q_V_11));
    tmp296_fu_4372_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_9) + unsigned(cor_phaseClass3q_V_8));
    tmp297_fu_4390_p2 <= std_logic_vector(unsigned(tmp299_fu_4384_p2) + unsigned(tmp298_fu_4378_p2));
    tmp298_fu_4378_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_6) + unsigned(cor_phaseClass3q_V_4));
    tmp299_fu_4384_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_3) + unsigned(cor_phaseClass3q_V_1));
    tmp29_fu_1622_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_3) + unsigned(cor_phaseClass14i_V_1));
    tmp2_fu_1362_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_9) + unsigned(cor_phaseClass15i_V_8));
    tmp300_fu_5658_p2 <= std_logic_vector(unsigned(tmp302_reg_6605) + unsigned(tmp301_reg_6600));
    tmp301_fu_4400_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_14) + unsigned(cor_phaseClass3i_V_15));
    tmp302_fu_4406_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_13) + unsigned(cor_phaseClass3i_V_12));
    tmp303_fu_4424_p2 <= std_logic_vector(unsigned(tmp305_fu_4418_p2) + unsigned(tmp304_fu_4412_p2));
    tmp304_fu_4412_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_7) + unsigned(cor_phaseClass3i_V_5));
    tmp305_fu_4418_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_2) + unsigned(cor_phaseClass3i_V_0));
    tmp306_fu_5667_p2 <= std_logic_vector(unsigned(tmp308_reg_6620) + unsigned(tmp307_reg_6615));
    tmp307_fu_4434_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_14) + unsigned(cor_phaseClass3q_V_15));
    tmp308_fu_4440_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_13) + unsigned(cor_phaseClass3q_V_12));
    tmp309_fu_4458_p2 <= std_logic_vector(unsigned(tmp311_fu_4452_p2) + unsigned(tmp310_fu_4446_p2));
    tmp30_fu_5253_p2 <= std_logic_vector(unsigned(tmp32_reg_5930) + unsigned(tmp31_reg_5925));
    tmp310_fu_4446_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_7) + unsigned(cor_phaseClass3q_V_5));
    tmp311_fu_4452_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_2) + unsigned(cor_phaseClass3q_V_0));
    tmp312_fu_5676_p2 <= std_logic_vector(unsigned(tmp314_reg_6635) + unsigned(tmp313_reg_6630));
    tmp313_fu_4580_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_10) + unsigned(cor_phaseClass2i_V_11));
    tmp314_fu_4586_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_9) + unsigned(cor_phaseClass2i_V_8));
    tmp315_fu_4604_p2 <= std_logic_vector(unsigned(tmp317_fu_4598_p2) + unsigned(tmp316_fu_4592_p2));
    tmp316_fu_4592_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_6) + unsigned(cor_phaseClass2i_V_4));
    tmp317_fu_4598_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_3) + unsigned(cor_phaseClass2i_V_1));
    tmp318_fu_5685_p2 <= std_logic_vector(unsigned(tmp320_reg_6650) + unsigned(tmp319_reg_6645));
    tmp319_fu_4614_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_10) + unsigned(cor_phaseClass2q_V_11));
    tmp31_fu_1638_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_10) + unsigned(cor_phaseClass14q_V_11));
    tmp320_fu_4620_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_9) + unsigned(cor_phaseClass2q_V_8));
    tmp321_fu_4638_p2 <= std_logic_vector(unsigned(tmp323_fu_4632_p2) + unsigned(tmp322_fu_4626_p2));
    tmp322_fu_4626_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_6) + unsigned(cor_phaseClass2q_V_4));
    tmp323_fu_4632_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_3) + unsigned(cor_phaseClass2q_V_1));
    tmp324_fu_5694_p2 <= std_logic_vector(unsigned(tmp326_reg_6665) + unsigned(tmp325_reg_6660));
    tmp325_fu_4648_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_14) + unsigned(cor_phaseClass2i_V_15));
    tmp326_fu_4654_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_13) + unsigned(cor_phaseClass2i_V_12));
    tmp327_fu_4672_p2 <= std_logic_vector(unsigned(tmp329_fu_4666_p2) + unsigned(tmp328_fu_4660_p2));
    tmp328_fu_4660_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_7) + unsigned(cor_phaseClass2i_V_5));
    tmp329_fu_4666_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_2) + unsigned(cor_phaseClass2i_V_0));
    tmp32_fu_1644_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_9) + unsigned(cor_phaseClass14q_V_8));
    tmp330_fu_5703_p2 <= std_logic_vector(unsigned(tmp332_reg_6680) + unsigned(tmp331_reg_6675));
    tmp331_fu_4682_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_14) + unsigned(cor_phaseClass2q_V_15));
    tmp332_fu_4688_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_13) + unsigned(cor_phaseClass2q_V_12));
    tmp333_fu_4706_p2 <= std_logic_vector(unsigned(tmp335_fu_4700_p2) + unsigned(tmp334_fu_4694_p2));
    tmp334_fu_4694_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_7) + unsigned(cor_phaseClass2q_V_5));
    tmp335_fu_4700_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_2) + unsigned(cor_phaseClass2q_V_0));
    tmp336_fu_5712_p2 <= std_logic_vector(unsigned(tmp338_reg_6695) + unsigned(tmp337_reg_6690));
    tmp337_fu_4828_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_10) + unsigned(cor_phaseClass1i_V_11));
    tmp338_fu_4834_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_9) + unsigned(cor_phaseClass1i_V_8));
    tmp339_fu_4852_p2 <= std_logic_vector(unsigned(tmp341_fu_4846_p2) + unsigned(tmp340_fu_4840_p2));
    tmp33_fu_1662_p2 <= std_logic_vector(unsigned(tmp35_fu_1656_p2) + unsigned(tmp34_fu_1650_p2));
    tmp340_fu_4840_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_6) + unsigned(cor_phaseClass1i_V_4));
    tmp341_fu_4846_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_3) + unsigned(cor_phaseClass1i_V_1));
    tmp342_fu_5721_p2 <= std_logic_vector(unsigned(tmp344_reg_6710) + unsigned(tmp343_reg_6705));
    tmp343_fu_4862_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_10) + unsigned(cor_phaseClass1q_V_11));
    tmp344_fu_4868_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_9) + unsigned(cor_phaseClass1q_V_8));
    tmp345_fu_4886_p2 <= std_logic_vector(unsigned(tmp347_fu_4880_p2) + unsigned(tmp346_fu_4874_p2));
    tmp346_fu_4874_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_6) + unsigned(cor_phaseClass1q_V_4));
    tmp347_fu_4880_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_3) + unsigned(cor_phaseClass1q_V_1));
    tmp348_fu_5730_p2 <= std_logic_vector(unsigned(tmp350_reg_6725) + unsigned(tmp349_reg_6720));
    tmp349_fu_4896_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_14) + unsigned(cor_phaseClass1i_V_15));
    tmp34_fu_1650_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_6) + unsigned(cor_phaseClass14q_V_4));
    tmp350_fu_4902_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_13) + unsigned(cor_phaseClass1i_V_12));
    tmp351_fu_4920_p2 <= std_logic_vector(unsigned(tmp353_fu_4914_p2) + unsigned(tmp352_fu_4908_p2));
    tmp352_fu_4908_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_7) + unsigned(cor_phaseClass1i_V_5));
    tmp353_fu_4914_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_2) + unsigned(cor_phaseClass1i_V_0));
    tmp354_fu_5739_p2 <= std_logic_vector(unsigned(tmp356_reg_6740) + unsigned(tmp355_reg_6735));
    tmp355_fu_4930_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_14) + unsigned(cor_phaseClass1q_V_15));
    tmp356_fu_4936_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_13) + unsigned(cor_phaseClass1q_V_12));
    tmp357_fu_4954_p2 <= std_logic_vector(unsigned(tmp359_fu_4948_p2) + unsigned(tmp358_fu_4942_p2));
    tmp358_fu_4942_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_7) + unsigned(cor_phaseClass1q_V_5));
    tmp359_fu_4948_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_2) + unsigned(cor_phaseClass1q_V_0));
    tmp35_fu_1656_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_3) + unsigned(cor_phaseClass14q_V_1));
    tmp360_fu_5748_p2 <= std_logic_vector(unsigned(tmp362_reg_6755) + unsigned(tmp361_reg_6750));
    tmp361_fu_5076_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_10) + unsigned(cor_phaseClass0i_V_11));
    tmp362_fu_5082_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_9) + unsigned(cor_phaseClass0i_V_8));
    tmp363_fu_5100_p2 <= std_logic_vector(unsigned(tmp365_fu_5094_p2) + unsigned(tmp364_fu_5088_p2));
    tmp364_fu_5088_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_6) + unsigned(cor_phaseClass0i_V_4));
    tmp365_fu_5094_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_3) + unsigned(cor_phaseClass0i_V_1));
    tmp366_fu_5757_p2 <= std_logic_vector(unsigned(tmp368_reg_6770) + unsigned(tmp367_reg_6765));
    tmp367_fu_5110_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_10) + unsigned(cor_phaseClass0q_V_11));
    tmp368_fu_5116_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_9) + unsigned(cor_phaseClass0q_V_8));
    tmp369_fu_5134_p2 <= std_logic_vector(unsigned(tmp371_fu_5128_p2) + unsigned(tmp370_fu_5122_p2));
    tmp36_fu_5262_p2 <= std_logic_vector(unsigned(tmp38_reg_5945) + unsigned(tmp37_reg_5940));
    tmp370_fu_5122_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_6) + unsigned(cor_phaseClass0q_V_4));
    tmp371_fu_5128_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_3) + unsigned(cor_phaseClass0q_V_1));
    tmp372_fu_5766_p2 <= std_logic_vector(unsigned(tmp374_reg_6785) + unsigned(tmp373_reg_6780));
    tmp373_fu_5144_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_14) + unsigned(cor_phaseClass0i_V_15));
    tmp374_fu_5150_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_13) + unsigned(cor_phaseClass0i_V_12));
    tmp375_fu_5168_p2 <= std_logic_vector(unsigned(tmp377_fu_5162_p2) + unsigned(tmp376_fu_5156_p2));
    tmp376_fu_5156_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_7) + unsigned(cor_phaseClass0i_V_5));
    tmp377_fu_5162_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_2) + unsigned(cor_phaseClass0i_V_0));
    tmp378_fu_5775_p2 <= std_logic_vector(unsigned(tmp380_reg_6800) + unsigned(tmp379_reg_6795));
    tmp379_fu_5178_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_14) + unsigned(cor_phaseClass0q_V_15));
    tmp37_fu_1672_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_14) + unsigned(cor_phaseClass14i_V_15));
    tmp380_fu_5184_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_13) + unsigned(cor_phaseClass0q_V_12));
    tmp381_fu_5202_p2 <= std_logic_vector(unsigned(tmp383_fu_5196_p2) + unsigned(tmp382_fu_5190_p2));
    tmp382_fu_5190_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_7) + unsigned(cor_phaseClass0q_V_5));
    tmp383_fu_5196_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_2) + unsigned(cor_phaseClass0q_V_0));
    tmp38_fu_1678_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_13) + unsigned(cor_phaseClass14i_V_12));
    tmp39_fu_1696_p2 <= std_logic_vector(unsigned(tmp41_fu_1690_p2) + unsigned(tmp40_fu_1684_p2));
    tmp3_fu_1380_p2 <= std_logic_vector(unsigned(tmp5_fu_1374_p2) + unsigned(tmp4_fu_1368_p2));
    tmp40_fu_1684_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_7) + unsigned(cor_phaseClass14i_V_5));
    tmp41_fu_1690_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_2) + unsigned(cor_phaseClass14i_V_s));
    tmp42_fu_5271_p2 <= std_logic_vector(unsigned(tmp44_reg_5960) + unsigned(tmp43_reg_5955));
    tmp43_fu_1706_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_14) + unsigned(cor_phaseClass14q_V_15));
    tmp44_fu_1712_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_13) + unsigned(cor_phaseClass14q_V_12));
    tmp45_fu_1730_p2 <= std_logic_vector(unsigned(tmp47_fu_1724_p2) + unsigned(tmp46_fu_1718_p2));
    tmp46_fu_1718_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_7) + unsigned(cor_phaseClass14q_V_5));
    tmp47_fu_1724_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_2) + unsigned(cor_phaseClass14q_V_s));
    tmp48_fu_5280_p2 <= std_logic_vector(unsigned(tmp50_reg_5975) + unsigned(tmp49_reg_5970));
    tmp49_fu_1852_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_10) + unsigned(cor_phaseClass13i_V_11));
    tmp4_fu_1368_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_6) + unsigned(cor_phaseClass15i_V_4));
    tmp50_fu_1858_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_9) + unsigned(cor_phaseClass13i_V_8));
    tmp51_fu_1876_p2 <= std_logic_vector(unsigned(tmp53_fu_1870_p2) + unsigned(tmp52_fu_1864_p2));
    tmp52_fu_1864_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_6) + unsigned(cor_phaseClass13i_V_4));
    tmp53_fu_1870_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_3) + unsigned(cor_phaseClass13i_V_1));
    tmp54_fu_5289_p2 <= std_logic_vector(unsigned(tmp56_reg_5990) + unsigned(tmp55_reg_5985));
    tmp55_fu_1886_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_10) + unsigned(cor_phaseClass13q_V_11));
    tmp56_fu_1892_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_9) + unsigned(cor_phaseClass13q_V_8));
    tmp57_fu_1910_p2 <= std_logic_vector(unsigned(tmp59_fu_1904_p2) + unsigned(tmp58_fu_1898_p2));
    tmp58_fu_1898_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_6) + unsigned(cor_phaseClass13q_V_4));
    tmp59_fu_1904_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_3) + unsigned(cor_phaseClass13q_V_1));
    tmp5_fu_1374_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_3) + unsigned(cor_phaseClass15i_V_1));
    tmp60_fu_5298_p2 <= std_logic_vector(unsigned(tmp62_reg_6005) + unsigned(tmp61_reg_6000));
    tmp61_fu_1920_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_14) + unsigned(cor_phaseClass13i_V_15));
    tmp62_fu_1926_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_13) + unsigned(cor_phaseClass13i_V_12));
    tmp63_fu_1944_p2 <= std_logic_vector(unsigned(tmp65_fu_1938_p2) + unsigned(tmp64_fu_1932_p2));
    tmp64_fu_1932_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_7) + unsigned(cor_phaseClass13i_V_5));
    tmp65_fu_1938_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_2) + unsigned(cor_phaseClass13i_V_s));
    tmp66_fu_5307_p2 <= std_logic_vector(unsigned(tmp68_reg_6020) + unsigned(tmp67_reg_6015));
    tmp67_fu_1954_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_14) + unsigned(cor_phaseClass13q_V_15));
    tmp68_fu_1960_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_13) + unsigned(cor_phaseClass13q_V_12));
    tmp69_fu_1978_p2 <= std_logic_vector(unsigned(tmp71_fu_1972_p2) + unsigned(tmp70_fu_1966_p2));
    tmp6_fu_5217_p2 <= std_logic_vector(unsigned(tmp8_reg_5870) + unsigned(tmp7_reg_5865));
    tmp70_fu_1966_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_7) + unsigned(cor_phaseClass13q_V_5));
    tmp71_fu_1972_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_2) + unsigned(cor_phaseClass13q_V_s));
    tmp72_fu_5316_p2 <= std_logic_vector(unsigned(tmp74_reg_6035) + unsigned(tmp73_reg_6030));
    tmp73_fu_2100_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_10) + unsigned(cor_phaseClass12i_V_11));
    tmp74_fu_2106_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_9) + unsigned(cor_phaseClass12i_V_8));
    tmp75_fu_2124_p2 <= std_logic_vector(unsigned(tmp77_fu_2118_p2) + unsigned(tmp76_fu_2112_p2));
    tmp76_fu_2112_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_6) + unsigned(cor_phaseClass12i_V_4));
    tmp77_fu_2118_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_3) + unsigned(cor_phaseClass12i_V_1));
    tmp78_fu_5325_p2 <= std_logic_vector(unsigned(tmp80_reg_6050) + unsigned(tmp79_reg_6045));
    tmp79_fu_2134_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_10) + unsigned(cor_phaseClass12q_V_11));
    tmp7_fu_1390_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_10) + unsigned(cor_phaseClass15q_V_11));
    tmp80_fu_2140_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_9) + unsigned(cor_phaseClass12q_V_8));
    tmp81_fu_2158_p2 <= std_logic_vector(unsigned(tmp83_fu_2152_p2) + unsigned(tmp82_fu_2146_p2));
    tmp82_fu_2146_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_6) + unsigned(cor_phaseClass12q_V_4));
    tmp83_fu_2152_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_3) + unsigned(cor_phaseClass12q_V_1));
    tmp84_fu_5334_p2 <= std_logic_vector(unsigned(tmp86_reg_6065) + unsigned(tmp85_reg_6060));
    tmp85_fu_2168_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_14) + unsigned(cor_phaseClass12i_V_15));
    tmp86_fu_2174_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_13) + unsigned(cor_phaseClass12i_V_12));
    tmp87_fu_2192_p2 <= std_logic_vector(unsigned(tmp89_fu_2186_p2) + unsigned(tmp88_fu_2180_p2));
    tmp88_fu_2180_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_7) + unsigned(cor_phaseClass12i_V_5));
    tmp89_fu_2186_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_2) + unsigned(cor_phaseClass12i_V_s));
    tmp8_fu_1396_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_9) + unsigned(cor_phaseClass15q_V_8));
    tmp90_fu_5343_p2 <= std_logic_vector(unsigned(tmp92_reg_6080) + unsigned(tmp91_reg_6075));
    tmp91_fu_2202_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_14) + unsigned(cor_phaseClass12q_V_15));
    tmp92_fu_2208_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_13) + unsigned(cor_phaseClass12q_V_12));
    tmp93_fu_2226_p2 <= std_logic_vector(unsigned(tmp95_fu_2220_p2) + unsigned(tmp94_fu_2214_p2));
    tmp94_fu_2214_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_7) + unsigned(cor_phaseClass12q_V_5));
    tmp95_fu_2220_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_2) + unsigned(cor_phaseClass12q_V_s));
    tmp96_fu_5352_p2 <= std_logic_vector(unsigned(tmp98_reg_6095) + unsigned(tmp97_reg_6090));
    tmp97_fu_2348_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_10) + unsigned(cor_phaseClass11i_V_11));
    tmp98_fu_2354_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_9) + unsigned(cor_phaseClass11i_V_8));
    tmp99_fu_2372_p2 <= std_logic_vector(unsigned(tmp101_fu_2366_p2) + unsigned(tmp100_fu_2360_p2));
    tmp9_fu_1414_p2 <= std_logic_vector(unsigned(tmp11_fu_1408_p2) + unsigned(tmp10_fu_1402_p2));
    tmp_fu_5208_p2 <= std_logic_vector(unsigned(tmp2_reg_5855) + unsigned(tmp1_reg_5850));
    tmp_s_fu_5784_p2 <= "1" when (signed(p_01909_s_reg_1117) > signed(p_01915_s_reg_1076)) else "0";
end behav;
