// Seed: 935355097
`celldefine
module module_0 (
    output logic id_0,
    output id_1
);
  assign id_0 = id_2(1 - 1);
endmodule
