// Seed: 2995151589
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  bit  id_3;
  wire id_4;
  always @(posedge -1 or id_3) if (-1) id_3 <= 1'b0;
endmodule
module module_1 #(
    parameter id_10 = 32'd98
) (
    input  uwire id_0,
    input  tri0  id_1,
    output tri1  id_2,
    output wire  id_3,
    output tri   id_4
    , _id_10,
    input  tri1  id_5,
    input  tri   id_6,
    input  tri1  id_7,
    input  tri0  id_8
);
  wire [-1 : id_10] id_11;
  logic [-1 : -1] id_12;
  ;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  wire id_13;
  wire id_14;
endmodule
