{
	"DESIGN_NAME": "counter",
	"VERILOG_FILES": ["dir::sram_null.v", "dir::counter.v"],
	"CLOCK_PORT": "clk",
	"CLOCK_PERIOD": 5.0,
	"FALLBACK_SDC_FILE": "dir::counter.sdc",
	"//FP_SIZING": "absolute",
	"//DIE_AREA": "0 0 700 600",
	"MAX_FANOUT_CONSTRAINT": 5,
	"MAX_TRANSITION_CONSTRAINT": 0.5,
	"RUN_POST_GPL_DESIGN_REPAIR": true,
	"GRT_RESIZER_SETUP_MAX_BUFFER_PCT": 50,
	"RUN_POST_GRT_RESIZER_TIMING": true,
	"MACROS": {
  		"sky130_sram_256byte_1rw1r_32x64_8": {
      			"instances": {
          			"u_mem0": {
              				"location": [
                  				100,
                  				100
              				],
              				"orientation": "N"
          			}
      			},
      			"instances": {
          			"u_mem1": {
              				"location": [
                  				200,
                  				100
              				],
              				"orientation": "N"
          			}
      			},
      			"instances": {
          			"u_mem2": {
              				"location": [
                  				200,
                  				100
              				],
              				"orientation": "N"
          			}
      			},
      			"instances": {
          			"u_mem3": {
              				"location": [
                  				200,
                  				200
              				],
              				"orientation": "N"
          			}
      			},
      			"gds": [
          			"dir::./RAM/sky130_sram_256byte_1rw1r_32x64_8.gds"
      			],
      			"lef": [
          			"dir::./RAM/sky130_sram_256byte_1rw1r_32x64_8.lef"
      			]
  		}
	},
	"FP_PDN_MACRO_HOOKS": ["u_mem0 vccd1 vssd1 vccd1 vssd1",
		               "u_mem1 vccd1 vssd1 vccd1 vssd1",
		               "u_mem2 vccd1 vssd1 vccd1 vssd1",
		               "u_mem3 vccd1 vssd1 vccd1 vssd1"],
	"SYNTH_POWER_DEFINE": "USE_POWER_PINS",
	"FP_PDN_CHECK_NODES": false,
	"MAGIC_CAPTURE_ERRORS": false,
	"RUN_KLAYOUT_DRC": false,
	"//MAGIC_DRC_USE_GDS": false,
	"RUN_KLAYOUT_XOR": false,
	"RUN_MAGIC_DRC": false,
	"//PL_TARGET_DENSITY_PCT": 50
}
