19:07:12 INFO  : Launching XSCT server: xsct -n  -interactive /home/me/Workspace/Hardware/Vitis/EEPROM_I2C/temp_xsdb_launch_script.tcl
19:07:12 INFO  : Platform repository initialization has completed.
19:07:12 INFO  : Registering command handlers for Vitis TCF services
19:07:14 INFO  : XSCT server has started successfully.
19:07:14 INFO  : plnx-install-location is set to ''
19:07:14 INFO  : Successfully done setting XSCT server connection channel  
19:07:14 INFO  : Successfully done query RDI_DATADIR 
19:07:14 INFO  : Successfully done setting workspace for the tool. 
19:11:10 INFO  : Result from executing command 'getProjects': design_1_wrapper
19:11:10 INFO  : Result from executing command 'getPlatforms': 
19:12:40 INFO  : Example project xiicps_eeprom_polled_example_1 has been created successfully.
19:17:19 INFO  : Result from executing command 'getProjects': design_1_wrapper
19:17:19 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/me/Workspace/Hardware/Vitis/EEPROM_I2C/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
19:17:22 INFO  : Checking for BSP changes to sync application flags for project 'xiicps_eeprom_polled_example_1'...
19:17:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:17:40 INFO  : 'jtag frequency' command is executed.
19:17:40 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:17:40 INFO  : Context for 'APU' is selected.
19:17:40 INFO  : System reset is completed.
19:17:43 INFO  : 'after 3000' command is executed.
19:17:43 INFO  : Context for 'APU' is selected.
19:17:43 INFO  : Hardware design and registers information is loaded from '/home/me/Workspace/Hardware/Vitis/EEPROM_I2C/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:17:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:43 INFO  : Context for 'APU' is selected.
19:17:43 INFO  : Boot mode is read from the target.
19:17:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:17:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:17:44 INFO  : The application '/home/me/Workspace/Hardware/Vitis/EEPROM_I2C/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:17:44 INFO  : 'set bp_17_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:17:45 INFO  : 'con -block -timeout 60' command is executed.
19:17:45 INFO  : 'bpremove $bp_17_44_fsbl_bp' command is executed.
19:17:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:17:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:17:45 INFO  : The application '/home/me/Workspace/Hardware/Vitis/EEPROM_I2C/xiicps_eeprom_polled_example_1/Debug/xiicps_eeprom_polled_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
19:17:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/me/Workspace/Hardware/Vitis/EEPROM_I2C/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/me/Workspace/Hardware/Vitis/EEPROM_I2C/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_17_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/me/Workspace/Hardware/Vitis/EEPROM_I2C/xiicps_eeprom_polled_example_1/Debug/xiicps_eeprom_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:17:45 INFO  : 'con' command is executed.
19:17:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:17:45 INFO  : Launch script is exported to file '/home/me/Workspace/Hardware/Vitis/EEPROM_I2C/xiicps_eeprom_polled_example_1_system/_ide/scripts/debugger_xiicps_eeprom_polled_example_1-default.tcl'
19:19:10 INFO  : Checking for BSP changes to sync application flags for project 'xiicps_eeprom_polled_example_1'...
19:19:27 INFO  : Disconnected from the channel tcfchan#2.
19:19:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:28 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:19:28 INFO  : 'jtag frequency' command is executed.
19:19:28 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:19:28 INFO  : Context for 'APU' is selected.
19:19:28 INFO  : System reset is completed.
19:19:31 INFO  : 'after 3000' command is executed.
19:19:31 INFO  : Context for 'APU' is selected.
19:19:31 INFO  : Hardware design and registers information is loaded from '/home/me/Workspace/Hardware/Vitis/EEPROM_I2C/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:19:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:32 INFO  : Context for 'APU' is selected.
19:19:32 INFO  : Boot mode is read from the target.
19:19:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:19:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:19:32 INFO  : The application '/home/me/Workspace/Hardware/Vitis/EEPROM_I2C/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:19:32 INFO  : 'set bp_19_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:19:33 INFO  : 'con -block -timeout 60' command is executed.
19:19:33 INFO  : 'bpremove $bp_19_32_fsbl_bp' command is executed.
19:19:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:19:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:19:34 INFO  : The application '/home/me/Workspace/Hardware/Vitis/EEPROM_I2C/xiicps_eeprom_polled_example_1/Debug/xiicps_eeprom_polled_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
19:19:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/me/Workspace/Hardware/Vitis/EEPROM_I2C/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/me/Workspace/Hardware/Vitis/EEPROM_I2C/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_19_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/me/Workspace/Hardware/Vitis/EEPROM_I2C/xiicps_eeprom_polled_example_1/Debug/xiicps_eeprom_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:19:34 INFO  : 'con' command is executed.
19:19:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:19:34 INFO  : Launch script is exported to file '/home/me/Workspace/Hardware/Vitis/EEPROM_I2C/xiicps_eeprom_polled_example_1_system/_ide/scripts/debugger_xiicps_eeprom_polled_example_1-default.tcl'
19:21:28 INFO  : Checking for BSP changes to sync application flags for project 'xiicps_eeprom_polled_example_1'...
19:21:38 INFO  : Disconnected from the channel tcfchan#3.
19:21:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:39 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
19:21:39 INFO  : 'jtag frequency' command is executed.
19:21:39 INFO  : Sourcing of '/tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:21:39 INFO  : Context for 'APU' is selected.
19:21:39 INFO  : System reset is completed.
19:21:42 INFO  : 'after 3000' command is executed.
19:21:42 INFO  : Context for 'APU' is selected.
19:21:42 INFO  : Hardware design and registers information is loaded from '/home/me/Workspace/Hardware/Vitis/EEPROM_I2C/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:21:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:42 INFO  : Context for 'APU' is selected.
19:21:42 INFO  : Boot mode is read from the target.
19:21:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:21:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:21:43 INFO  : The application '/home/me/Workspace/Hardware/Vitis/EEPROM_I2C/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:21:43 INFO  : 'set bp_21_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:21:44 INFO  : 'con -block -timeout 60' command is executed.
19:21:44 INFO  : 'bpremove $bp_21_43_fsbl_bp' command is executed.
19:21:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:21:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:21:45 INFO  : The application '/home/me/Workspace/Hardware/Vitis/EEPROM_I2C/xiicps_eeprom_polled_example_1/Debug/xiicps_eeprom_polled_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
19:21:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:21:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2021.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/me/Workspace/Hardware/Vitis/EEPROM_I2C/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/me/Workspace/Hardware/Vitis/EEPROM_I2C/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_21_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/me/Workspace/Hardware/Vitis/EEPROM_I2C/xiicps_eeprom_polled_example_1/Debug/xiicps_eeprom_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:21:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:21:45 INFO  : 'con' command is executed.
19:21:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:21:45 INFO  : Launch script is exported to file '/home/me/Workspace/Hardware/Vitis/EEPROM_I2C/xiicps_eeprom_polled_example_1_system/_ide/scripts/debugger_xiicps_eeprom_polled_example_1-default.tcl'
19:32:49 INFO  : Disconnected from the channel tcfchan#4.
10:29:34 INFO  : Launching XSCT server: xsct -n  -interactive /home/me/Workspace/Hardware/Vitis/EEPROM_I2C/temp_xsdb_launch_script.tcl
10:29:35 INFO  : Platform repository initialization has completed.
10:29:36 INFO  : Registering command handlers for Vitis TCF services
10:29:36 INFO  : XSCT server has started successfully.
10:29:36 INFO  : Successfully done setting XSCT server connection channel  
10:29:36 INFO  : plnx-install-location is set to ''
10:29:36 INFO  : Successfully done setting workspace for the tool. 
10:29:36 INFO  : Successfully done query RDI_DATADIR 
12:18:12 INFO  : Launching XSCT server: xsct -n  -interactive /home/me/Workspace/Hardware/Vitis/EEPROM_I2C/temp_xsdb_launch_script.tcl
12:18:13 INFO  : Platform repository initialization has completed.
12:18:13 INFO  : Registering command handlers for Vitis TCF services
12:18:14 INFO  : XSCT server has started successfully.
12:18:14 INFO  : plnx-install-location is set to ''
12:18:14 INFO  : Successfully done setting XSCT server connection channel  
12:18:14 INFO  : Successfully done query RDI_DATADIR 
12:18:14 INFO  : Successfully done setting workspace for the tool. 
12:22:01 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_1_wrapper_1
12:22:01 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/me/Workspace/Hardware/Vitis/EEPROM_I2C/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
12:22:01 WARN  : An unexpected exception occurred in the module 'platform project logging'
12:22:02 INFO  : Platform 'design_1_wrapper_1' is added to custom repositories.
12:22:09 INFO  : Platform 'design_1_wrapper_1' is added to custom repositories.
12:38:16 INFO  : Example project xaxidma_example_simple_poll_1 has been created successfully.
12:38:51 INFO  : Result from executing command 'removePlatformRepo': 
16:09:23 INFO  : Launching XSCT server: xsct -n  -interactive /home/me/Workspace/Hardware/Vitis/EEPROM_I2C/temp_xsdb_launch_script.tcl
16:09:24 INFO  : Platform repository initialization has completed.
16:09:24 INFO  : Registering command handlers for Vitis TCF services
16:09:25 INFO  : XSCT server has started successfully.
16:09:25 INFO  : Successfully done setting XSCT server connection channel  
16:09:25 INFO  : plnx-install-location is set to ''
16:09:25 INFO  : Successfully done setting workspace for the tool. 
16:09:25 INFO  : Successfully done query RDI_DATADIR 
