0.7
2020.2
Dec 15 2024
09:05:09
C:/FPGA/logtel/lab14_PLL_ILA/lab14_PLL_ILA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1741944533,verilog,,,,clk_wiz_0,,,../../../../lab14_PLL_ILA.ip_user_files/ipstatic,,,,,
C:/FPGA/logtel/lab14_PLL_ILA/lab14_PLL_ILA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1741945535,verilog,,C:/FPGA/logtel/lab14_PLL_ILA/lab14_PLL_ILA.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../lab14_PLL_ILA.ip_user_files/ipstatic,,,,,
C:/FPGA/logtel/lab14_PLL_ILA/lab14_PLL_ILA.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/FPGA/logtel/lab14_PLL_ILA/lab14_PLL_ILA.srcs/sim_1/imports/new/PLL_CLK_tb.vhd,1741945535,vhdl,,,,pll_clk_tb,,,,,,,,
C:/FPGA/logtel/lab14_PLL_ILA/lab14_PLL_ILA.srcs/sources_1/imports/new/PLL_CLK.vhd,1741946880,vhdl,,,,pll_clk,,,,,,,,
