msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-Date:2023-12-"
"01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME "
"<EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN <LL@li.org>Plural-"
"Forms:nplurals=1; plural=0;MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"Report-Msgid-Bugs-To: EMAIL@ADDRESSPOT-Creation-Date:2023-12-02 00:23+0800PO-"
"Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME <EMAIL@ADDRESS"
">Language-Team:LANGUAGE <LL@li.org>MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"PO-Revision-Date: 2023-12-02 16:43+0000\n"
"Last-Translator: Readon <xydarcher@qq.com>\n"
"Language-Team: Chinese (Simplified) <https://hosted.weblate.org/projects/"
"spinaldoc-rtd/spinalhdldesign-errorsclock_crossing_violation/zh_Hans/>\n"
"Language: zh_CN\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bitGenerated-By:Babel 2.13.1\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"X-Generator: Weblate 5.3-dev\n"

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:3
msgid "Clock crossing violation"
msgstr "时钟交叉违规"

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:6
msgid "Introduction"
msgstr "介绍"

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:8
msgid ""
"SpinalHDL will check that every register of your design only depends "
"(through combinational logic paths) on registers which use the same or a "
"synchronous clock domain."
msgstr "SpinalHDL 将检查您设计的每个寄存器是否仅依赖于（通过组合逻辑路径）使用相同或同步时钟域的寄存器。"

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:11
msgid "Example"
msgstr "例子"

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:13
msgid "The following code:"
msgstr "下面的代码："

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:28
msgid "will throw:"
msgstr "会抛出："

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:42
msgid "There are multiple possible fixes, listed below:"
msgstr "有多种可能的修复方法，如下所示："

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:44
msgid ":ref:`crossClockDomain tags <crossclockdomain-tag>`"
msgstr ":ref:`crossClockDomain 标签 <crossclockdomain-tag>`"

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:45
#, fuzzy
msgid ":ref:`setSynchronousWith method <setsynchronouswith>`"
msgstr ":ref:`setSynchronousWith 方法 <setsynchronouswith>`"

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:46
msgid ":ref:`BufferCC type <buffercc>`"
msgstr ":ref:`BufferCC 类型 <buffercc>`"

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:51
msgid "crossClockDomain tag"
msgstr "跨时钟域标签"

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:53
msgid ""
"The ``crossClockDomain`` tag can be used to communicate \"It's alright, "
"don't panic about this specific clock crossing\" to the SpinalHDL compiler."
msgstr "“crossClockDomain” 标签可用于向 SpinalHDL 编译器传达“没关系，不要对这个特定的时钟交叉感到恐慌”。"

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:72
#, fuzzy
msgid "setSynchronousWith"
msgstr "设置同步方式"

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:74
msgid ""
"You can also specify that two clock domains are synchronous together by "
"using the ``setSynchronousWith`` method of one of the ``ClockDomain`` "
"objects."
msgstr "您还可以使用“ClockDomain”对象之一的“setSynchronousWith”方法指定两个时钟域同步。"

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:94
msgid "BufferCC"
msgstr "缓冲区CC"

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:96
msgid ""
"When exchanging single-bit signals (such as ``Bool`` types), or Gray-coded "
"values, you can use ``BufferCC`` to safely cross different ``ClockDomain`` "
"regions."
msgstr "当交换单位信号（例如“Bool”类型）或格雷编码值时，您可以使用“BufferCC”安全地跨越不同的“ClockDomain”区域。"

#: ../../SpinalHDL/Design errors/clock_crossing_violation.rst:99
msgid ""
"Do not use ``BufferCC`` with multi-bit signals, as there is a risk of "
"corrupted reads on the receiving side if the clocks are asynchronous. See "
"the :ref:`Clock Domains <clock_domain>` page for more details."
msgstr ""
"不要将“BufferCC”与多位信号一起使用，因为如果时钟异步，则接收端存在读取损坏的风险。有关更多详细信息，请参阅时钟域 "
"<clock_domain>` 页面。"
