Analysis & Synthesis report for Xmit
Tue Nov 29 12:46:18 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |in_FSM|tren:transmitenable|curr
 10. State Machine - |in_FSM|pakstak:packetstack|currst
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for inbuff:inbuff_comp|dcfifo:dcfifo_component
 17. Source assignments for inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated
 18. Source assignments for inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_nv6:rdptr_g1p
 19. Source assignments for inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_jdc:wrptr_g1p
 20. Source assignments for inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram
 21. Source assignments for inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 22. Source assignments for inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12
 23. Source assignments for inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 24. Source assignments for inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15
 25. Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component
 26. Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated
 27. Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_fu6:rdptr_g1p
 28. Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_bcc:wrptr_g1p
 29. Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram
 30. Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 31. Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12
 32. Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 33. Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15
 34. Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component
 35. Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated
 36. Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_nv6:rdptr_g1p
 37. Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_jdc:wrptr_g1p
 38. Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|altsyncram_s2d1:fifo_ram
 39. Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 40. Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6
 41. Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 42. Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9
 43. Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component
 44. Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated
 45. Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_nv6:rdptr_g1p
 46. Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_jdc:wrptr_g1p
 47. Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|altsyncram_s2d1:fifo_ram
 48. Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 49. Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6
 50. Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 51. Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9
 52. Parameter Settings for User Entity Instance: inbuff:inbuff_comp|dcfifo:dcfifo_component
 53. Parameter Settings for User Entity Instance: inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component
 54. Parameter Settings for User Entity Instance: FIFO_1:inbuff_priority|dcfifo:dcfifo_component
 55. Parameter Settings for User Entity Instance: FIFO_1:inbuff_stop|dcfifo:dcfifo_component
 56. dcfifo Parameter Settings by Entity Instance
 57. Port Connectivity Checks: "FIFO_1:inbuff_stop"
 58. Port Connectivity Checks: "FIFO_1:inbuff_priority"
 59. Port Connectivity Checks: "inbuffcon:inbuffcon_comp"
 60. Port Connectivity Checks: "inbuff:inbuff_comp"
 61. Post-Synthesis Netlist Statistics for Top Partition
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov 29 12:46:18 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; Xmit                                        ;
; Top-level Entity Name           ; in_FSM                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 454                                         ;
; Total pins                      ; 106                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 11,264                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; in_FSM             ; Xmit               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+-----------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+-----------------------------------+------------------------------------------------------------------------------------+---------+
; in_FSM.vhd                       ; yes             ; User VHDL File                    ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd                ;         ;
; pakstak.vhd                      ; yes             ; User VHDL File                    ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/pakstak.vhd               ;         ;
; tren.vhd                         ; yes             ; User VHDL File                    ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/tren.vhd                  ;         ;
; inbuff.vhd                       ; yes             ; Auto-Found Wizard-Generated File  ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuff.vhd                ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                      ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf                     ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                      ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc                ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                      ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                      ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                      ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_graycounter.inc              ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                      ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.inc                   ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                      ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_gray2bin.inc                 ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                      ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dffpipe.inc                    ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                      ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_sync_fifo.inc              ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                      ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc                ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                      ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram_fifo.inc            ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                      ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                 ;         ;
; db/dcfifo_s3q1.tdf               ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_s3q1.tdf        ;         ;
; db/a_graycounter_nv6.tdf         ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/a_graycounter_nv6.tdf  ;         ;
; db/a_graycounter_jdc.tdf         ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/a_graycounter_jdc.tdf  ;         ;
; db/altsyncram_a3d1.tdf           ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/altsyncram_a3d1.tdf    ;         ;
; db/alt_synch_pipe_8pl.tdf        ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_8pl.tdf ;         ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dffpipe_pe9.tdf        ;         ;
; db/alt_synch_pipe_9pl.tdf        ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_9pl.tdf ;         ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dffpipe_qe9.tdf        ;         ;
; db/cmpr_906.tdf                  ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/cmpr_906.tdf           ;         ;
; inbuffcon.vhd                    ; yes             ; Auto-Found Wizard-Generated File  ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuffcon.vhd             ;         ;
; db/dcfifo_r6q1.tdf               ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_r6q1.tdf        ;         ;
; db/a_graycounter_fu6.tdf         ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/a_graycounter_fu6.tdf  ;         ;
; db/a_graycounter_bcc.tdf         ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/a_graycounter_bcc.tdf  ;         ;
; db/altsyncram_46d1.tdf           ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/altsyncram_46d1.tdf    ;         ;
; db/alt_synch_pipe_0ol.tdf        ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_0ol.tdf ;         ;
; db/dffpipe_hd9.tdf               ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dffpipe_hd9.tdf        ;         ;
; db/alt_synch_pipe_1ol.tdf        ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_1ol.tdf ;         ;
; db/dffpipe_id9.tdf               ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dffpipe_id9.tdf        ;         ;
; db/cmpr_1v5.tdf                  ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/cmpr_1v5.tdf           ;         ;
; fifo_1.vhd                       ; yes             ; Auto-Found Wizard-Generated File  ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/fifo_1.vhd                ;         ;
; db/dcfifo_e3q1.tdf               ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_e3q1.tdf        ;         ;
; db/altsyncram_s2d1.tdf           ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/altsyncram_s2d1.tdf    ;         ;
; db/alt_synch_pipe_apl.tdf        ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_apl.tdf ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dffpipe_re9.tdf        ;         ;
; db/alt_synch_pipe_bpl.tdf        ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_bpl.tdf ;         ;
; db/dffpipe_se9.tdf               ; yes             ; Auto-Generated Megafunction       ; C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dffpipe_se9.tdf        ;         ;
+----------------------------------+-----------------+-----------------------------------+------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 262         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 256         ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 106         ;
;     -- 5 input functions                    ; 33          ;
;     -- 4 input functions                    ; 27          ;
;     -- <=3 input functions                  ; 90          ;
;                                             ;             ;
; Dedicated logic registers                   ; 454         ;
;                                             ;             ;
; I/O pins                                    ; 106         ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 11264       ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 517         ;
; Total fan-out                               ; 3547        ;
; Average fan-out                             ; 3.71        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Entity Name        ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |in_FSM                                   ; 256 (40)          ; 454 (49)     ; 11264             ; 0          ; 106  ; 0            ; |in_FSM                                                                                                                              ; in_FSM             ; work         ;
;    |FIFO_1:inbuff_priority|               ; 47 (0)            ; 96 (0)       ; 512               ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_priority                                                                                                       ; FIFO_1             ; work         ;
;       |dcfifo:dcfifo_component|           ; 47 (0)            ; 96 (0)       ; 512               ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_priority|dcfifo:dcfifo_component                                                                               ; dcfifo             ; work         ;
;          |dcfifo_e3q1:auto_generated|     ; 47 (5)            ; 96 (30)      ; 512               ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated                                                    ; dcfifo_e3q1        ; work         ;
;             |a_graycounter_jdc:wrptr_g1p| ; 16 (16)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_jdc:wrptr_g1p                        ; a_graycounter_jdc  ; work         ;
;             |a_graycounter_nv6:rdptr_g1p| ; 17 (17)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_nv6:rdptr_g1p                        ; a_graycounter_nv6  ; work         ;
;             |alt_synch_pipe_apl:rs_dgwp|  ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp                         ; alt_synch_pipe_apl ; work         ;
;                |dffpipe_re9:dffpipe6|     ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6    ; dffpipe_re9        ; work         ;
;             |alt_synch_pipe_bpl:ws_dgrp|  ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                         ; alt_synch_pipe_bpl ; work         ;
;                |dffpipe_se9:dffpipe9|     ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9    ; dffpipe_se9        ; work         ;
;             |altsyncram_s2d1:fifo_ram|    ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|altsyncram_s2d1:fifo_ram                           ; altsyncram_s2d1    ; work         ;
;             |cmpr_906:rdempty_eq_comp|    ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|cmpr_906:rdempty_eq_comp                           ; cmpr_906           ; work         ;
;             |cmpr_906:wrfull_eq_comp|     ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|cmpr_906:wrfull_eq_comp                            ; cmpr_906           ; work         ;
;    |FIFO_1:inbuff_stop|                   ; 47 (0)            ; 96 (0)       ; 512               ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_stop                                                                                                           ; FIFO_1             ; work         ;
;       |dcfifo:dcfifo_component|           ; 47 (0)            ; 96 (0)       ; 512               ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_stop|dcfifo:dcfifo_component                                                                                   ; dcfifo             ; work         ;
;          |dcfifo_e3q1:auto_generated|     ; 47 (5)            ; 96 (30)      ; 512               ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated                                                        ; dcfifo_e3q1        ; work         ;
;             |a_graycounter_jdc:wrptr_g1p| ; 16 (16)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_jdc:wrptr_g1p                            ; a_graycounter_jdc  ; work         ;
;             |a_graycounter_nv6:rdptr_g1p| ; 17 (17)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_nv6:rdptr_g1p                            ; a_graycounter_nv6  ; work         ;
;             |alt_synch_pipe_apl:rs_dgwp|  ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp                             ; alt_synch_pipe_apl ; work         ;
;                |dffpipe_re9:dffpipe6|     ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6        ; dffpipe_re9        ; work         ;
;             |alt_synch_pipe_bpl:ws_dgrp|  ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                             ; alt_synch_pipe_bpl ; work         ;
;                |dffpipe_se9:dffpipe9|     ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9        ; dffpipe_se9        ; work         ;
;             |altsyncram_s2d1:fifo_ram|    ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|altsyncram_s2d1:fifo_ram                               ; altsyncram_s2d1    ; work         ;
;             |cmpr_906:rdempty_eq_comp|    ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|cmpr_906:rdempty_eq_comp                               ; cmpr_906           ; work         ;
;             |cmpr_906:wrfull_eq_comp|     ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|cmpr_906:wrfull_eq_comp                                ; cmpr_906           ; work         ;
;    |inbuff:inbuff_comp|                   ; 47 (0)            ; 96 (0)       ; 4096              ; 0          ; 0    ; 0            ; |in_FSM|inbuff:inbuff_comp                                                                                                           ; inbuff             ; work         ;
;       |dcfifo:dcfifo_component|           ; 47 (0)            ; 96 (0)       ; 4096              ; 0          ; 0    ; 0            ; |in_FSM|inbuff:inbuff_comp|dcfifo:dcfifo_component                                                                                   ; dcfifo             ; work         ;
;          |dcfifo_s3q1:auto_generated|     ; 47 (5)            ; 96 (30)      ; 4096              ; 0          ; 0    ; 0            ; |in_FSM|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated                                                        ; dcfifo_s3q1        ; work         ;
;             |a_graycounter_jdc:wrptr_g1p| ; 16 (16)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_jdc:wrptr_g1p                            ; a_graycounter_jdc  ; work         ;
;             |a_graycounter_nv6:rdptr_g1p| ; 17 (17)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_nv6:rdptr_g1p                            ; a_graycounter_nv6  ; work         ;
;             |alt_synch_pipe_8pl:rs_dgwp|  ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                             ; alt_synch_pipe_8pl ; work         ;
;                |dffpipe_pe9:dffpipe12|    ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12       ; dffpipe_pe9        ; work         ;
;             |alt_synch_pipe_9pl:ws_dgrp|  ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                             ; alt_synch_pipe_9pl ; work         ;
;                |dffpipe_qe9:dffpipe15|    ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15       ; dffpipe_qe9        ; work         ;
;             |altsyncram_a3d1:fifo_ram|    ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |in_FSM|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram                               ; altsyncram_a3d1    ; work         ;
;             |cmpr_906:rdempty_eq_comp|    ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|cmpr_906:rdempty_eq_comp                               ; cmpr_906           ; work         ;
;             |cmpr_906:wrfull_eq_comp|     ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|cmpr_906:wrfull_eq_comp                                ; cmpr_906           ; work         ;
;    |inbuffcon:inbuffcon_comp|             ; 42 (0)            ; 87 (0)       ; 6144              ; 0          ; 0    ; 0            ; |in_FSM|inbuffcon:inbuffcon_comp                                                                                                     ; inbuffcon          ; work         ;
;       |dcfifo:dcfifo_component|           ; 42 (0)            ; 87 (0)       ; 6144              ; 0          ; 0    ; 0            ; |in_FSM|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_r6q1:auto_generated|     ; 42 (5)            ; 87 (27)      ; 6144              ; 0          ; 0    ; 0            ; |in_FSM|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated                                                  ; dcfifo_r6q1        ; work         ;
;             |a_graycounter_bcc:wrptr_g1p| ; 14 (14)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_bcc:wrptr_g1p                      ; a_graycounter_bcc  ; work         ;
;             |a_graycounter_fu6:rdptr_g1p| ; 16 (16)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_fu6:rdptr_g1p                      ; a_graycounter_fu6  ; work         ;
;             |alt_synch_pipe_0ol:rs_dgwp|  ; 0 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                       ; alt_synch_pipe_0ol ; work         ;
;                |dffpipe_hd9:dffpipe12|    ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12 ; dffpipe_hd9        ; work         ;
;             |alt_synch_pipe_1ol:ws_dgrp|  ; 0 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                       ; alt_synch_pipe_1ol ; work         ;
;                |dffpipe_id9:dffpipe15|    ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15 ; dffpipe_id9        ; work         ;
;             |altsyncram_46d1:fifo_ram|    ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |in_FSM|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram                         ; altsyncram_46d1    ; work         ;
;             |cmpr_1v5:rdempty_eq_comp|    ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|cmpr_1v5:rdempty_eq_comp                         ; cmpr_1v5           ; work         ;
;             |cmpr_1v5:wrfull_eq_comp|     ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|cmpr_1v5:wrfull_eq_comp                          ; cmpr_1v5           ; work         ;
;    |pakstak:packetstack|                  ; 31 (31)           ; 28 (28)      ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|pakstak:packetstack                                                                                                          ; pakstak            ; work         ;
;    |tren:transmitenable|                  ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |in_FSM|tren:transmitenable                                                                                                          ; tren               ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|altsyncram_s2d1:fifo_ram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 512          ; 1            ; 512          ; 1            ; 512  ; None ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|altsyncram_s2d1:fifo_ram|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 512          ; 1            ; 512          ; 1            ; 512  ; None ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+--------------------------------------------------+
; State Machine - |in_FSM|tren:transmitenable|curr ;
+--------+--------+--------+-----------------------+
; Name   ; curr.c ; curr.b ; curr.a                ;
+--------+--------+--------+-----------------------+
; curr.a ; 0      ; 0      ; 0                     ;
; curr.b ; 0      ; 1      ; 1                     ;
; curr.c ; 1      ; 0      ; 1                     ;
+--------+--------+--------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |in_FSM|pakstak:packetstack|currst                                                                                                                                                                                                                                                     ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; currst.z ; currst.y ; currst.x ; currst.w ; currst.v ; currst.u ; currst.t ; currst.s ; currst.r ; currst.q ; currst.p ; currst.o ; currst.n ; currst.m ; currst.l ; currst.k ; currst.j ; currst.i ; currst.h ; currst.g ; currst.f ; currst.e ; currst.d ; currst.c ; currst.b ; currst.a ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; currst.a ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; currst.b ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; currst.c ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; currst.d ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; currst.e ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; currst.f ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.g ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.h ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.i ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.j ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.k ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.l ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.m ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.n ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.o ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.p ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.q ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.r ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.s ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.t ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.u ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.v ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.w ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.x ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.y ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.z ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[8] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[6] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[7] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[4] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[5] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[2] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[3] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[0] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[1] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[8] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[6] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[7] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[4] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[5] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[8]        ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[9]        ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[6]        ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[7]        ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[4]        ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[5]        ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[2]        ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[3]        ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[0]        ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[1]        ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[8]         ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[9]         ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[6]         ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[7]         ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[4]         ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[5]         ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[2]         ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[3]         ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[0]         ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[1]         ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[8]    ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[9]    ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[6]    ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[7]    ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[4]    ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[5]    ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[2]    ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[3]    ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[0]    ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[1]    ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[8]     ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[9]     ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[6]     ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[7]     ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[4]     ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[5]     ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[2]     ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[3]     ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[0]     ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[1]     ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1]       ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[8] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[6] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[7] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[4] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[5] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[2] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[3] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[0] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[1] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[8] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[6] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[7] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[4] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[5] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[8]        ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[9]        ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[6]        ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[7]        ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[4]        ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[5]        ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[2]        ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[3]        ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[0]        ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[1]        ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[8]         ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[9]         ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[6]         ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[7]         ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[4]         ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[5]         ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[2]         ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[3]         ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[0]         ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[1]         ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[8]    ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[9]    ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[6]    ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[7]    ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[4]    ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[5]    ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[2]    ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[3]    ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[0]    ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[1]    ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[8]     ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[9]     ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[6]     ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[7]     ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[4]     ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[5]     ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[2]     ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[3]     ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[0]     ; yes                                                              ; yes                                        ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[1]     ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0]       ; yes                                                              ; yes                                        ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1]       ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; tren:transmitenable|curr.c            ; Lost fanout                            ;
; tren:transmitenable|stopl             ; Merged with pakstak:packetstack|outonl ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 454   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 451   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 143   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                  ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------+---------+
; cntit[11]                                                                                                          ; 2       ;
; cntit[10]                                                                                                          ; 2       ;
; cntit[9]                                                                                                           ; 2       ;
; cntit[8]                                                                                                           ; 2       ;
; cntit[7]                                                                                                           ; 2       ;
; cntit[6]                                                                                                           ; 2       ;
; cntit[5]                                                                                                           ; 2       ;
; cntit[4]                                                                                                           ; 2       ;
; cntit[3]                                                                                                           ; 2       ;
; cntit[2]                                                                                                           ; 2       ;
; cntit[1]                                                                                                           ; 2       ;
; cntit[0]                                                                                                           ; 2       ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0 ; 6       ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0       ; 9       ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0   ; 9       ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0       ; 9       ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0 ; 7       ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_fu6:rdptr_g1p|parity6    ; 3       ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0       ; 9       ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6          ; 2       ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0   ; 9       ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6      ; 2       ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0       ; 9       ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6          ; 2       ;
; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_bcc:wrptr_g1p|parity9    ; 5       ;
; FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9          ; 5       ;
; FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9      ; 5       ;
; inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9          ; 5       ;
; Total number of inverted registers = 28                                                                            ;         ;
+--------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |in_FSM|cntit[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |in_FSM|tren:transmitenable|ncurr.b ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |in_FSM|pakstak:packetstack|currst  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for inbuff:inbuff_comp|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------+
; Assignment                      ; Value ; From ; To               ;
+---------------------------------+-------+------+------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                ;
+---------------------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------+
; Assignment                            ; Value ; From ; To                                    ;
+---------------------------------------+-------+------+---------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                               ;
+---------------------------------------+-------+------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------+
; Assignment                      ; Value ; From ; To                     ;
+---------------------------------+-------+------+------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                      ;
+---------------------------------+-------+------+------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------+
; Assignment                            ; Value ; From ; To                                          ;
+---------------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                           ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                     ;
+---------------------------------------+-------+------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_fu6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_bcc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------+
; Assignment                      ; Value ; From ; To                   ;
+---------------------------------+-------+------+----------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                    ;
+---------------------------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------+
; Assignment                            ; Value ; From ; To                                        ;
+---------------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                   ;
+---------------------------------------+-------+------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|altsyncram_s2d1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------+
; Assignment                      ; Value ; From ; To               ;
+---------------------------------+-------+------+------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                ;
+---------------------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------+
; Assignment                            ; Value ; From ; To                                    ;
+---------------------------------------+-------+------+---------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                               ;
+---------------------------------------+-------+------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                  ;
+----------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|altsyncram_s2d1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inbuff:inbuff_comp|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------+
; Parameter Name          ; Value       ; Type                                            ;
+-------------------------+-------------+-------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                         ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH               ; 8           ; Signed Integer                                  ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                  ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                         ;
; USE_EAB                 ; ON          ; Untyped                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                         ;
; ENABLE_ECC              ; FALSE       ; Untyped                                         ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                         ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                         ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                  ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                         ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                         ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                         ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                         ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                         ;
; CBXI_PARAMETER          ; dcfifo_s3q1 ; Untyped                                         ;
+-------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                  ;
+-------------------------+-------------+-------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                        ;
; LPM_WIDTH               ; 24          ; Signed Integer                                        ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                        ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                               ;
; USE_EAB                 ; ON          ; Untyped                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                               ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                               ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                               ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                        ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                               ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                               ;
; CBXI_PARAMETER          ; dcfifo_r6q1 ; Untyped                                               ;
+-------------------------+-------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_1:inbuff_priority|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                ;
+-------------------------+-------------+-----------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                      ;
; LPM_WIDTH               ; 1           ; Signed Integer                                      ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                      ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                             ;
; USE_EAB                 ; ON          ; Untyped                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                             ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                      ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                             ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                             ;
; CBXI_PARAMETER          ; dcfifo_e3q1 ; Untyped                                             ;
+-------------------------+-------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_1:inbuff_stop|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------+
; Parameter Name          ; Value       ; Type                                            ;
+-------------------------+-------------+-------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                         ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH               ; 1           ; Signed Integer                                  ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                  ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                         ;
; USE_EAB                 ; ON          ; Untyped                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                         ;
; ENABLE_ECC              ; FALSE       ; Untyped                                         ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                         ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                         ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                  ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                         ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                         ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                         ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                         ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                         ;
; CBXI_PARAMETER          ; dcfifo_e3q1 ; Untyped                                         ;
+-------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                  ;
+----------------------------+--------------------------------------------------+
; Name                       ; Value                                            ;
+----------------------------+--------------------------------------------------+
; Number of entity instances ; 4                                                ;
; Entity Instance            ; inbuff:inbuff_comp|dcfifo:dcfifo_component       ;
;     -- FIFO Type           ; Dual Clock                                       ;
;     -- LPM_WIDTH           ; 8                                                ;
;     -- LPM_NUMWORDS        ; 512                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                              ;
;     -- USE_EAB             ; ON                                               ;
; Entity Instance            ; inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                       ;
;     -- LPM_WIDTH           ; 24                                               ;
;     -- LPM_NUMWORDS        ; 256                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                              ;
;     -- USE_EAB             ; ON                                               ;
; Entity Instance            ; FIFO_1:inbuff_priority|dcfifo:dcfifo_component   ;
;     -- FIFO Type           ; Dual Clock                                       ;
;     -- LPM_WIDTH           ; 1                                                ;
;     -- LPM_NUMWORDS        ; 512                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                              ;
;     -- USE_EAB             ; ON                                               ;
; Entity Instance            ; FIFO_1:inbuff_stop|dcfifo:dcfifo_component       ;
;     -- FIFO Type           ; Dual Clock                                       ;
;     -- LPM_WIDTH           ; 1                                                ;
;     -- LPM_NUMWORDS        ; 512                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                              ;
;     -- USE_EAB             ; ON                                               ;
+----------------------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_1:inbuff_stop"                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; data    ; Input  ; Info     ; Connecting a non-array bit to a single-element array                                ;
; q       ; Output ; Info     ; Connecting a non-array bit to a single-element array                                ;
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_1:inbuff_priority"                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; data    ; Input  ; Info     ; Connecting a non-array bit to a single-element array                                ;
; q       ; Output ; Info     ; Connecting a non-array bit to a single-element array                                ;
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "inbuffcon:inbuffcon_comp"                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "inbuff:inbuff_comp"                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 454                         ;
;     CLR               ; 311                         ;
;     ENA               ; 3                           ;
;     ENA CLR           ; 140                         ;
; arriav_lcell_comb     ; 256                         ;
;     arith             ; 23                          ;
;         1 data inputs ; 23                          ;
;     normal            ; 233                         ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 27                          ;
;         5 data inputs ; 33                          ;
;         6 data inputs ; 106                         ;
; boundary_port         ; 106                         ;
; stratixv_ram_block    ; 34                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.07                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Nov 29 12:46:05 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Xmit -c Xmit
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file shift_register_4.vhd
    Info (12022): Found design unit 1: shift_register_4-SYN File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/shift_register_4.vhd Line: 56
    Info (12023): Found entity 1: shift_register_4 File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/shift_register_4.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file xmittop.vhd
    Info (12022): Found design unit 1: xmitTop-rtl File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/xmitTop.vhd Line: 20
    Info (12023): Found entity 1: xmitTop File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/xmitTop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file in_fsm.vhd
    Info (12022): Found design unit 1: in_FSM-arch File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd Line: 34
    Info (12023): Found entity 1: in_FSM File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd Line: 5
Warning (12019): Can't analyze file -- file main_FSM.v is missing
Info (12021): Found 2 design units, including 1 entities, in source file fifo_8.vhd
    Info (12022): Found design unit 1: fifo_8-SYN File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/fifo_8.vhd Line: 59
    Info (12023): Found entity 1: fifo_8 File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/fifo_8.vhd Line: 43
Warning (12019): Can't analyze file -- file input_fsm.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file out_fsm.vhd
    Info (12022): Found design unit 1: out_FSM-rtl File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/out_FSM.vhd Line: 20
    Info (12023): Found entity 1: out_FSM File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/out_FSM.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file output_buffer.vhd
    Info (12022): Found design unit 1: output_buffer-SYN File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/output_buffer.vhd Line: 59
    Info (12023): Found entity 1: output_buffer File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/output_buffer.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file out_fsm_tester.v
    Info (12023): Found entity 1: out_FSM_tester File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/out_FSM_tester.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file pakstak.vhd
    Info (12022): Found design unit 1: pakstak-arch File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/pakstak.vhd Line: 16
    Info (12023): Found entity 1: pakstak File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/pakstak.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file tren.vhd
    Info (12022): Found design unit 1: tren-arch File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/tren.vhd Line: 14
    Info (12023): Found entity 1: tren File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/tren.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file pakstaktren.vhd
    Info (12022): Found design unit 1: pakstaktren-arch File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/pakstaktren.vhd Line: 16
    Info (12023): Found entity 1: pakstaktren File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/pakstaktren.vhd Line: 4
Warning (10236): Verilog HDL Implicit Net warning at out_FSM_tester.v(13): created implicit net for "clock" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/out_FSM_tester.v Line: 13
Info (12127): Elaborating entity "in_FSM" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at in_FSM.vhd(46): used explicit default value for signal "hi" because signal was never assigned a value File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd Line: 46
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(47): object "emptyd" assigned a value but never read File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd Line: 47
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(47): object "emptyc" assigned a value but never read File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd Line: 47
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(47): object "empty_priority" assigned a value but never read File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd Line: 47
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(47): object "empty_stop" assigned a value but never read File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd Line: 47
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(48): object "fulld" assigned a value but never read File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(48): object "fullc" assigned a value but never read File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(48): object "full_priority" assigned a value but never read File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(48): object "full_stop" assigned a value but never read File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(49): object "incountdone" assigned a value but never read File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd Line: 49
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(50): object "outcountdone" assigned a value but never read File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd Line: 50
Warning (12125): Using design file inbuff.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: inbuff-SYN File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuff.vhd Line: 59
    Info (12023): Found entity 1: inbuff File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuff.vhd Line: 43
Info (12128): Elaborating entity "inbuff" for hierarchy "inbuff:inbuff_comp" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd Line: 260
Info (12128): Elaborating entity "dcfifo" for hierarchy "inbuff:inbuff_comp|dcfifo:dcfifo_component" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuff.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "inbuff:inbuff_comp|dcfifo:dcfifo_component" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuff.vhd Line: 101
Info (12133): Instantiated megafunction "inbuff:inbuff_comp|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuff.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_s3q1.tdf
    Info (12023): Found entity 1: dcfifo_s3q1 File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_s3q1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_s3q1" for hierarchy "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf
    Info (12023): Found entity 1: a_graycounter_nv6 File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/a_graycounter_nv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_nv6" for hierarchy "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_nv6:rdptr_g1p" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_s3q1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf
    Info (12023): Found entity 1: a_graycounter_jdc File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/a_graycounter_jdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_jdc" for hierarchy "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|a_graycounter_jdc:wrptr_g1p" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_s3q1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a3d1.tdf
    Info (12023): Found entity 1: altsyncram_a3d1 File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/altsyncram_a3d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a3d1" for hierarchy "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|altsyncram_a3d1:fifo_ram" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_s3q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_8pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_s3q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe12" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_8pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_s3q1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe15" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf
    Info (12023): Found entity 1: cmpr_906 File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/cmpr_906.tdf Line: 23
Info (12128): Elaborating entity "cmpr_906" for hierarchy "inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_s3q1:auto_generated|cmpr_906:rdempty_eq_comp" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_s3q1.tdf Line: 61
Warning (12125): Using design file inbuffcon.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: inbuffcon-SYN File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuffcon.vhd Line: 59
    Info (12023): Found entity 1: inbuffcon File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuffcon.vhd Line: 43
Info (12128): Elaborating entity "inbuffcon" for hierarchy "inbuffcon:inbuffcon_comp" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd Line: 273
Info (12128): Elaborating entity "dcfifo" for hierarchy "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuffcon.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuffcon.vhd Line: 101
Info (12133): Instantiated megafunction "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/inbuffcon.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_r6q1.tdf
    Info (12023): Found entity 1: dcfifo_r6q1 File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_r6q1" for hierarchy "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf
    Info (12023): Found entity 1: a_graycounter_fu6 File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/a_graycounter_fu6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_fu6" for hierarchy "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_fu6:rdptr_g1p" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf
    Info (12023): Found entity 1: a_graycounter_bcc File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/a_graycounter_bcc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_bcc" for hierarchy "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|a_graycounter_bcc:wrptr_g1p" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_46d1.tdf
    Info (12023): Found entity 1: altsyncram_46d1 File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/altsyncram_46d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_46d1" for hierarchy "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|altsyncram_46d1:fifo_ram" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_0ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dffpipe_hd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_0ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_1ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dffpipe_id9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_1ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf
    Info (12023): Found entity 1: cmpr_1v5 File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/cmpr_1v5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_1v5" for hierarchy "inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_r6q1:auto_generated|cmpr_1v5:rdempty_eq_comp" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_r6q1.tdf Line: 61
Warning (12125): Using design file fifo_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: fifo_1-SYN File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/fifo_1.vhd Line: 59
    Info (12023): Found entity 1: FIFO_1 File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/fifo_1.vhd Line: 43
Info (12128): Elaborating entity "FIFO_1" for hierarchy "FIFO_1:inbuff_priority" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd Line: 286
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFO_1:inbuff_priority|dcfifo:dcfifo_component" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/fifo_1.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "FIFO_1:inbuff_priority|dcfifo:dcfifo_component" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/fifo_1.vhd Line: 101
Info (12133): Instantiated megafunction "FIFO_1:inbuff_priority|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/fifo_1.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_e3q1.tdf
    Info (12023): Found entity 1: dcfifo_e3q1 File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_e3q1" for hierarchy "FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s2d1.tdf
    Info (12023): Found entity 1: altsyncram_s2d1 File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/altsyncram_s2d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s2d1" for hierarchy "FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|altsyncram_s2d1:fifo_ram" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_bpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dcfifo_e3q1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_e3q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/db/alt_synch_pipe_bpl.tdf Line: 35
Info (12128): Elaborating entity "pakstak" for hierarchy "pakstak:packetstack" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd Line: 312
Info (12128): Elaborating entity "tren" for hierarchy "tren:transmitenable" File: C:/Users/Kevin/Desktop/Fall2016/ECE559/Project/xlit/Xmit/in_FSM.vhd Line: 321
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 699 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 41 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 559 logic cells
    Info (21064): Implemented 34 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 970 megabytes
    Info: Processing ended: Tue Nov 29 12:46:18 2016
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:27


