brcmf_chip_resetcore	,	F_29
cc_caps	,	V_205
prepare	,	V_216
bxinfo	,	V_99
cpu_found	,	V_57
wrapbase	,	V_22
brcmf_chip_ca7_set_active	,	F_62
len	,	V_47
brcmf_chip_attach	,	F_50
brcmf_chip_ai_coredisable	,	F_10
"RAM: base=0x%x size=%d (0x%x) sr=%d (0x%x)\n"	,	L_11
pmu	,	V_204
ARMCR4_TCBBNB_MASK	,	V_103
totb	,	V_98
"RAM size is incorrect\n"	,	L_13
BRCM_CC_43602_CHIP_ID	,	V_120
ctx	,	V_8
BCM4329_CORE_ARM_BASE	,	V_197
" [%-2d] core 0x%x:%-2d base 0x%08x wrap 0x%08x\n"	,	L_4
"ccrev=%d, pmurev=%d, pmucaps=0x%x\n"	,	L_20
D11_BCMA_IOCTL_PHYRESET	,	V_222
ARMCR4_TCBBNB_SHIFT	,	V_104
iscoreup	,	V_190
SOCRAM_BANKINFO_SZBASE	,	V_73
read32	,	V_7
"SB chip is not supported\n"	,	L_17
"found %s chip: BCM%s, rev=%d\n"	,	L_14
SOCRAM_BANKINFO_RETNTRAM_MASK	,	V_74
BCMA_CORE_PMU	,	V_181
brcmf_chip_get_pmu	,	F_49
GFP_KERNEL	,	V_50
DMP_MASTER_PORT_NUM_S	,	V_143
"%x"	,	L_3
DMP_SLAVE_TYPE_SWRAP	,	V_145
brcmf_chip_core_read32	,	F_22
SYSMEMREGOFFS	,	F_31
"SB"	,	L_15
CID_REV_MASK	,	V_184
eromaddr	,	V_131
BCM4329_CORE_SOCRAM_BASE	,	V_196
usleep_range	,	F_11
brcmf_chip_get_raminfo	,	F_34
"chip backplane type %u is not supported\n"	,	L_18
brcmf_chip_dmp_erom_scan	,	F_39
PCAP_REV_MASK	,	V_212
SPINWAIT	,	F_8
SOCRAM_BANKINFO_SZMASK	,	V_72
BRCM_CC_4350_CHIP_ID	,	V_112
BCMA_CORE_CHIPCOMMON	,	V_193
"Enter\n"	,	L_22
BRCM_CC_43569_CHIP_ID	,	V_116
"unknown id: %u\n"	,	L_19
DMP_DESC_MASTER_PORT	,	V_141
brcmf_chip_sb_corerev	,	F_1
brcmf_chip_name	,	F_14
srsize	,	V_77
SSB_TMSHIGH_BUSY	,	V_33
arm	,	V_226
coredisable	,	V_191
sr	,	V_75
brcmf_chip_tcm_rambase	,	F_33
BCMA_IOCTL_FGC	,	V_24
DMP_SLAVE_TYPE	,	V_154
cc	,	V_203
chip	,	V_14
address	,	V_13
u8	,	T_4
brcmf_chip_socram_banksize	,	F_24
ci	,	V_2
brcmf_core_priv	,	V_12
SSB_IMSTATE_TO	,	V_43
BRCM_CC_4371_CHIP_ID	,	V_121
"RAM base not provided with ARM CA7 core\n"	,	L_9
i	,	V_82
eromptr	,	V_166
brcmf_chip_priv	,	V_1
SRCI_SRNB_SHIFT	,	V_84
BRCM_CC_4329_CHIP_ID	,	V_189
buf	,	V_46
brcmf_chip_get_chipcommon	,	F_56
"SOCRAM core is down after reset?\n"	,	L_21
desc_type	,	V_158
CID_ID_MASK	,	V_183
DMP_SLAVE_SIZE_TYPE	,	V_150
BRCM_CC_4358_CHIP_ID	,	V_118
wrap	,	V_163
CC_CAP_PMU	,	V_209
capabilities_ext	,	V_208
ERR_PTR	,	F_17
pmucapabilities_ext	,	V_234
DMP_SLAVE_SIZE_TYPE_S	,	V_151
SOCI_AI	,	V_199
PMU_RCTL_LOGIC_DISABLE_MASK	,	V_238
regdata	,	V_5
brcmf_chip_sb_resetcore	,	F_12
SSB_TMSLOW_FGC	,	V_38
chipcontrol_data	,	V_232
fmt	,	V_48
INFO	,	V_59
INIT_LIST_HEAD	,	F_51
nmp	,	V_159
"RAM base not provided with ARM CR4 core\n"	,	L_8
reg	,	V_66
DMP_SLAVE_SIZE_4K	,	V_153
ARMCR4_BANKINFO	,	V_106
nmw	,	V_161
BRCM_CC_43570_CHIP_ID	,	V_117
brcmf_dbg	,	F_21
wraptype	,	V_140
PMU_RCTL_MACPHY_DISABLE_MASK	,	V_237
ret	,	V_21
rev	,	V_11
stype	,	V_138
SBCOREREV	,	F_3
count	,	V_44
PCAPEXT_SR_SUPPORTED_MASK	,	V_235
chiprev	,	V_90
SOCI_SB	,	V_188
list	,	V_53
DMP_DESC_EMPTY	,	V_168
brcmf_chip_ca7_set_passive	,	F_61
ops	,	V_6
brcmf_chip_socram_ramsize	,	F_26
DMP_SLAVE_SIZE_DESC	,	V_152
DMP_SLAVE_ADDR_BASE	,	V_157
BRCM_CC_4345_CHIP_ID	,	V_109
name	,	V_124
idx	,	V_58
SSB_TMSLOW_CLOCK	,	V_20
chipid	,	V_45
desc	,	V_136
ARMCR4_BSZ_MULT	,	V_108
brcmf_chip_get_core	,	F_35
BCMA_RESET_CTL	,	V_26
postreset	,	V_40
CID_TYPE_SHIFT	,	V_187
ARMCR4_BANKIDX	,	V_105
brcmf_chip_cr4_set_active	,	F_60
brcmf_chip_add_core	,	F_15
chipcontrol_addr	,	V_231
SSB_IDLOW_INITIATOR	,	V_35
CID_TYPE_MASK	,	V_186
"No memory cores found\n"	,	L_10
sbtmstatehigh	,	V_32
list_del	,	F_54
kzalloc	,	F_16
DMP_COMP_REVISION_S	,	V_180
mem_core	,	V_125
BRCM_CC_43567_CHIP_ID	,	V_115
ARMCR4_BCMA_IOCTL_CPUHALT	,	V_201
bankpda	,	V_224
brcmf_err	,	F_9
pmurev	,	V_211
ARMCR4_CAP	,	V_100
capabilities	,	V_206
retent	,	V_81
DMP_DESC_VALID	,	V_167
bankidx	,	V_69
BCMA_CC_CAP_EXT_AOB_PRESENT	,	V_221
BRCM_CC_4339_CHIP_ID	,	V_111
BIT	,	F_65
DMP_DESC_ADDRSIZE_GT32	,	V_133
"unknown chip: %s\n"	,	L_7
EILSEQ	,	V_146
SOCRAM_BANKIDX_MEMTYPE_SHIFT	,	V_71
CID_REV_SHIFT	,	V_185
sysmem	,	V_92
DMP_COMP_PARTNUM	,	V_169
retention_ctl	,	V_236
brcmf_chip_cr4_set_passive	,	F_59
setup	,	V_214
D11_BCMA_IOCTL_PHYCLOCKEN	,	V_223
pub	,	V_15
coreinfo	,	V_78
base	,	V_9
ENOMEM	,	V_51
banksize	,	V_67
ARMCR4_BSZ_MASK	,	V_107
sztype	,	V_139
SSB_TMSLOW_RESET	,	V_17
nab	,	V_96
brcmf_chip_disable_arm	,	F_45
brcmf_chip_detach	,	F_52
SOCRAMREGOFFS	,	F_25
cores	,	V_54
socitype	,	V_182
"CPU core not detected\n"	,	L_5
tmp	,	V_220
"RAM size is undetermined\n"	,	L_12
"core state still busy\n"	,	L_1
SSB_IMSTATE_IBE	,	V_42
BRCM_CC_4334_CHIP_ID	,	V_89
id	,	V_52
BCMA_CORE_ARM_CM3	,	V_60
DMP_COMP_NUM_SWRAP	,	V_177
ARMCR4_TCBANB_MASK	,	V_101
BRCM_CC_4366_CHIP_ID	,	V_123
brcmf_chip_cores_check	,	F_19
val	,	V_30
BCMA_RESET_CTL_RESET	,	V_27
list_for_each_entry_safe	,	F_53
need_socram	,	V_55
brcmf_chip_cm3_set_active	,	F_58
nbb	,	V_97
BCMA_CORE_SYS_MEM	,	V_129
brcmf_chip_sb_iscoreup	,	F_4
fail	,	V_219
mpnum	,	V_137
brcmf_core	,	V_3
reset	,	V_29
DMP_DESC_EOT	,	V_147
corecap	,	V_95
BRCMF_CHIP_MAX_MEMSIZE	,	V_130
DMP_COMP_NUM_MPORT_S	,	V_172
DMP_SLAVE_TYPE_S	,	V_155
SOCRAM_MEMTYPE_RAM	,	V_70
ENODEV	,	V_65
brcmf_chip_sysmem_ramsize	,	F_30
kfree	,	F_55
DMP_COMP_NUM_SPORT_S	,	V_174
DMP_COMP_NUM_SWRAP_S	,	V_178
brcmf_chip_ai_iscoreup	,	F_5
nsp	,	V_160
list_add_tail	,	F_18
brcmf_chip_iscoreup	,	F_28
DMP_COMP_NUM_SPORT	,	V_173
nsw	,	V_162
sbimstate	,	V_36
prereset	,	V_28
DMP_DESC_ADDRESS	,	V_134
brcmf_chip_setup	,	F_47
CORE_SB	,	F_2
u16	,	T_3
DMP_COMP_PARTNUM_S	,	V_170
ramsize	,	V_76
brcmf_chip_set_active	,	F_63
sr_control1	,	V_233
BRCM_CC_4354_CHIP_ID	,	V_113
sbidhigh	,	V_10
err	,	V_164
brcmf_chip_tcm_ramsize	,	F_32
DMP_DESC_COMPONENT	,	V_149
SSB_TMSLOW_REJECT	,	V_18
EFAULT	,	V_148
pmucapabilities	,	V_210
brcmf_chip_sr_capable	,	F_64
uint	,	T_2
"AXI"	,	L_16
EINVAL	,	V_128
rstvec	,	V_225
CORE_CC_REG	,	F_40
udelay	,	F_7
SRCI_SRBSZ_MASK	,	V_85
brcmf_chip_cm3_set_passive	,	F_57
sbtmstatelow	,	V_16
brcmf_chip_coredisable	,	F_46
BRCM_CC_43241_CHIP_ID	,	V_230
BCMA_IOCTL_CLK	,	V_25
BCMA_CORE_INTERNAL_MEM	,	V_61
DMP_SLAVE_TYPE_MWRAP	,	V_144
DMP_COMP_REVISION	,	V_179
list_first_entry	,	F_48
DMP_COMP_NUM_MPORT	,	V_171
SSB_IMSTATE_REJECT	,	V_19
SRCI_LSS_MASK	,	V_86
BCM4329_CORE_BUS_BASE	,	V_195
u32	,	T_1
brcmf_chip	,	V_202
DMP_COMP_NUM_MWRAP_S	,	V_176
has_socram	,	V_56
pmucaps	,	V_213
cr4	,	V_94
brcmf_chip_set_passive	,	F_44
BCMA_IOCTL	,	V_23
BCMA_CORE_ARM_CR4	,	V_62
BCMA_CORE_SDIO_DEV	,	V_194
num_cores	,	V_218
cpu	,	V_200
SSB_IMSTATE_BUSY	,	V_37
brcmf_chip_ai_resetcore	,	F_13
BCMA_CORE_ARM_CA7	,	V_63
brcmf_chip_recognition	,	F_43
DMP_MASTER_PORT_NUM	,	V_142
PTR_ERR	,	F_42
core	,	V_4
brcmf_chip_sb_coredisable	,	F_6
nb	,	V_79
SR_BSZ_BASE	,	V_88
BRCM_CC_4359_CHIP_ID	,	V_119
activate	,	V_217
brcmf_chip_core_write32	,	F_23
coreid	,	V_49
list_for_each_entry	,	F_20
SSB_TMSHIGH_SERR	,	V_41
pmu_cc3_mask	,	V_229
memsize	,	V_93
ENXIO	,	V_64
resetcore	,	V_192
SRCI_LSS_SHIFT	,	V_87
DMP_DESC_TYPE_MSK	,	V_132
lss	,	V_80
"%d"	,	L_2
DMP_SLAVE_TYPE_SLAVE	,	V_156
brcmf_buscore_ops	,	V_215
bankinfo	,	V_68
BRCM_CC_43430_CHIP_ID	,	V_91
mem	,	V_126
SRCI_SRNB_MASK	,	V_83
BRCM_CC_4365_CHIP_ID	,	V_122
rambase	,	V_127
"RAM core not provided with ARM CM3 core\n"	,	L_6
in_reset_configure	,	V_39
BRCM_CC_4335_CHIP_ID	,	V_110
regbase	,	V_135
addr	,	V_228
brcmf_chip_dmp_get_regaddr	,	F_38
brcmf_chip_dmp_get_desc	,	F_37
TRACE	,	V_227
BRCM_CC_4356_CHIP_ID	,	V_114
SI_ENUM_BASE	,	V_165
BCMA_CORE_80211	,	V_198
WARN_ON	,	F_27
ARMCR4_TCBANB_SHIFT	,	V_102
cc_caps_ext	,	V_207
container_of	,	F_36
sbidlow	,	V_34
write32	,	V_31
DMP_COMP_NUM_MWRAP	,	V_175
IS_ERR	,	F_41
