---------------------------------------------------------------------
--
--  Fichero:
--    lab6.vhd  12/09/2023
--
--    (c) J.M. Mendias
--    Diseño Automático de Sistemas
--    Facultad de Informática. Universidad Complutense de Madrid
--
--  Propósito:
--    Laboratorio 6: Pong
--
--  Notas de diseño:
--
---------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;

entity lab6pong is
  port ( 
    clk     : in  std_logic;
    rst     : in  std_logic;
    ps2Clk  : in  std_logic;
    ps2Data : in  std_logic;
    hSync   : out std_logic;
    vSync   : out std_logic;
    RGB     : out std_logic_vector(3*4-1 downto 0)
  );
end lab6pong;

---------------------------------------------------------------------

library ieee;
use ieee.numeric_std.all;
use work.common.all;

architecture syn of lab6pong is

  constant FREQ_KHZ : natural := 100_000;  -- frecuencia de operacion en KHz
  constant VGA_KHZ  : natural := 25_000;   -- frecuencia de envio de pixeles a la VGA en KHz
  constant FREQ_DIV : natural := FREQ_KHZ/VGA_KHZ; 
  
  signal yRight : unsigned(7 downto 0) := to_unsigned( 8, 8 );
  signal yLeft  : unsigned(7 downto 0) := to_unsigned( 112 - 16, 8 );
  signal yBall  : unsigned(7 downto 0) := to_unsigned( 60, 8 );
  signal xBall  : unsigned(7 downto 0) := to_unsigned( 79, 8 );
  signal qP, aP, pP, lP, spcP: boolean := false;

  signal rstSync : std_logic;
  signal data: std_logic_vector(7 downto 0);
  signal dataRdy: std_logic;
  
  signal color : std_logic_vector(3 downto 0);
  signal campoJuego, raquetaDer, raquetaIzq, pelota: std_logic;
  signal mover, finPartida, reiniciar: boolean;

  signal lineAux, pixelAux : std_logic_vector(9 downto 0);  
  signal line, pixel : unsigned(7 downto 0);


begin
 
  rstSynchronizer : synchronizer
    generic map ( STAGES => 2, XPOL => '0' )
    port map ( clk => clk, x => rst, xSync => rstSync );

  ------------------  
 
  ps2KeyboardInterface : ps2receiver
    port map ( clk => clk, rst => rstSync, dataRdy => dataRdy, data => data, ps2Clk => ps2Clk, ps2Data => ps2Data );   
   
  keyboardScanner:
  process (clk)
    type states is (keyON, keyOFF);
    variable state : states := KeyON;
  begin
    if rising_edge(clk) then
      if rstSync='1' then--or reiniciar then
        state:= keyON;
        qP <= false;
        lP <= false;
        aP <= false;
        pP <= false;
        spcP <= false;
      elsif dataRdy='1' then
        case state is
          when keyON =>
            case data is
              when X"F0" => state := keyOFF;
              when X"15" => qP <= true;
              when X"4B" => lP <= true;--
              when X"1C" => aP <= true;--
              when X"4D" => pP <= true;--
              when X"29" => spcP <= true;--??????
              when others => null;
            end case;
          when keyOFF =>
            state := keyON;
            case data is
              when X"15" => qP <= false;
              when X"4B" => lP <= false;--
              when X"1C" => aP <= false;--
              when X"4D" => pP <= false;--
              when X"29" => spcP <= false;--??????
              when others => null;
            end case;
        end case;
      end if;
    end if;
  end process;        

------------------  

  screenInteface: vgaRefresher
    generic map ( FREQ_DIV => FREQ_DIV )
    port map ( clk => clk, line => lineAux, pixel => pixelAux, R => color, G => color, B => color, hSync => hSync, vSync => vSync, RGB => RGB );

  pixel <= unsigned(pixelAux(9 downto 2)); ----
  line  <= unsigned(lineAux(9 downto 2)); ---
  
  color <= "1111" when (pelota or campoJuego or raquetaDer or raquetaIzq) = '1' else "0000";

 ------------------
  
  campoJuego <= '1' when (line = 7 or line = 112 or (pixel = 79 and ((line >= 8 and line < 16) or (line >= 24 and line < 32) or (line >= 40 and line < 48)or (line >= 56 and line < 64) or (line >= 72 and line < 80) or (line >= 88 and line < 96) or (line >= 104 and line < (112))))) else '0'; 
  raquetaIzq <= '1' when pixel = 8 and line >= yLeft and line < yLeft + 16 else '0';
  raquetaDer <= '1' when pixel = 159 - 8 and line >= yRight and line < yRight + 16 else '0';
  pelota <= '1' when pixel = xBall and line = yBall else '0';
  finPartida <= (xBall = 0 or xBall = 159);------
  --reiniciar  <= spcP;   
  
------------------
  pulseGen:
  process (clk)
    constant CYCLES : natural := hz2cycles(FREQ_KHZ, 50);
    variable count  : natural range 0 to CYCLES-1 := 0;
  begin
    reiniciar <= false;  
    if count=0 then 
        mover <= true;
    else 
        mover <= false;
    end if;
 
  if rising_edge(clk) then
    if not finPartida then
        if rstSync = '1' then
            count := 0;
        else
            count := (count + 1) mod CYCLES;
        end if;
    else
        mover <= false;
        if spcP then
            reiniciar <= spcP;
        end if;
    end if;
  end if;  
end process;    
        
------------------

  yRightRegister:
  process (clk)
  begin
    if rising_edge(clk) then
        if rstSync = '1' or reiniciar then
            yRight <= to_unsigned( 8, 8 );
        elsif mover then--and not finPartida then
            if pP and yRight > 8 then
                yRight <= yRight - 1;
            elsif lP and yRight + 16 <= 111 then
                yRight <= yRight + 1;
            end if;
        end if;
    end if;
  end process;
  
  yLeftRegister:
  process (clk)
  begin
    if rising_edge(clk) then
        if rstSync = '1' or reiniciar then 
            yLeft <= to_unsigned( 112 - 16, 8);
        elsif mover then--and not finPartida then
            if qP and yLeft > 8 then
                yLeft <= yLeft - 1;
            elsif aP and yLeft + 16 <= 111 then
                yLeft <= yLeft + 1;
            end if;
        end if;
    end if;
  end process;
  
------------------
  
  xBallRegister:
  process (clk)
    type sense is (left, right);
    variable dir: sense := left;
  begin
    if rising_edge(clk) then
        if rstSync = '1' or reiniciar then 
            xBall <= to_unsigned(79,8);
            dir := left;
        elsif mover then
            case dir is
                when left => xBall <= xBall - 1;
                when right => xBall <= xBall + 1;
           end case;
            if (xBall = 9 and yBall >= yLeft and yBall < yLeft + 16) then
                dir := right;
            elsif (xBall = 150 and yBall >= yRight and yBall < yRight + 16) then 
                dir := left;
            end if;        
         end if;
    end if;    
  end process;

  yBallRegister:
  process (clk)
    type sense is (up, down);
    variable dir: sense := up;
  begin
  if rising_edge(clk) then 
    if rstSync = '1' or reiniciar then 
            yBall <= to_unsigned(60, 8);
            dir := down;
        elsif mover then
            case dir is
                when up => yBall <= yBall - 1;
                when down => yBall <= yBall + 1;
           end case;
            if (yBall = 8)then  --para el que bote
                dir := down;
            elsif (yBall = 111 ) then 
                dir := up;
            end if;       
        end if;   
    end if; 
  end process;

end syn;

