$version Generated by VerilatedVcd $end
$date Mon Jul  5 21:42:04 2021 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  1 $ reset $end
  $scope module BundleLiteralSpec_Anon $end
   $var wire  1 # clock $end
   $var wire  6 % r [5:0] $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b000000 %
#1
1#
b101010 %
#2
#3
#4
#5
#6
0#
#7
#8
#9
#10
0$
