Analysis & Synthesis report for DatapathTest
Thu Feb 08 02:55:08 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm2"
 10. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm1"
 11. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[31]"
 12. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[30]"
 13. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[29]"
 14. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[28]"
 15. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[27]"
 16. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[26]"
 17. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[25]"
 18. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[24]"
 19. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[23]"
 20. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[22]"
 21. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[21]"
 22. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[20]"
 23. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[19]"
 24. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[18]"
 25. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[17]"
 26. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[16]"
 27. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[15]"
 28. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[14]"
 29. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[13]"
 30. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[12]"
 31. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[11]"
 32. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[10]"
 33. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[9]"
 34. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[8]"
 35. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[7]"
 36. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[6]"
 37. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[5]"
 38. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[4]"
 39. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[3]"
 40. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[2]"
 41. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[1]"
 42. Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[0]"
 43. Port Connectivity Checks: "ALU:ourAlu|Min:m7|Minus32:m1"
 44. Port Connectivity Checks: "ALU:ourAlu|Minus32:m6|Adder32:a1"
 45. Port Connectivity Checks: "ALU:ourAlu|Minus32:m6"
 46. Port Connectivity Checks: "ALU:ourAlu|Adder32:m5"
 47. Port Connectivity Checks: "ALU:ourAlu"
 48. Port Connectivity Checks: "registerfile:rf"
 49. Port Connectivity Checks: "data_memory:dataMem"
 50. Port Connectivity Checks: "data_memory:instMem"
 51. Port Connectivity Checks: "Mux2:m2[1]"
 52. Port Connectivity Checks: "Mux2:m2[0]"
 53. Port Connectivity Checks: "Adder32:a2"
 54. Port Connectivity Checks: "Adder32:a1|Mux8:comb_7"
 55. Port Connectivity Checks: "Adder32:a1"
 56. Port Connectivity Checks: "Reg32:PC|mydff:d1[31]"
 57. Port Connectivity Checks: "Reg32:PC|mydff:d1[30]"
 58. Port Connectivity Checks: "Reg32:PC|mydff:d1[29]"
 59. Port Connectivity Checks: "Reg32:PC|mydff:d1[28]"
 60. Port Connectivity Checks: "Reg32:PC|mydff:d1[27]"
 61. Port Connectivity Checks: "Reg32:PC|mydff:d1[26]"
 62. Port Connectivity Checks: "Reg32:PC|mydff:d1[25]"
 63. Port Connectivity Checks: "Reg32:PC|mydff:d1[24]"
 64. Port Connectivity Checks: "Reg32:PC|mydff:d1[23]"
 65. Port Connectivity Checks: "Reg32:PC|mydff:d1[22]"
 66. Port Connectivity Checks: "Reg32:PC|mydff:d1[21]"
 67. Port Connectivity Checks: "Reg32:PC|mydff:d1[20]"
 68. Port Connectivity Checks: "Reg32:PC|mydff:d1[19]"
 69. Port Connectivity Checks: "Reg32:PC|mydff:d1[18]"
 70. Port Connectivity Checks: "Reg32:PC|mydff:d1[17]"
 71. Port Connectivity Checks: "Reg32:PC|mydff:d1[16]"
 72. Port Connectivity Checks: "Reg32:PC|mydff:d1[15]"
 73. Port Connectivity Checks: "Reg32:PC|mydff:d1[14]"
 74. Port Connectivity Checks: "Reg32:PC|mydff:d1[13]"
 75. Port Connectivity Checks: "Reg32:PC|mydff:d1[12]"
 76. Port Connectivity Checks: "Reg32:PC|mydff:d1[11]"
 77. Port Connectivity Checks: "Reg32:PC|mydff:d1[10]"
 78. Port Connectivity Checks: "Reg32:PC|mydff:d1[9]"
 79. Port Connectivity Checks: "Reg32:PC|mydff:d1[8]"
 80. Port Connectivity Checks: "Reg32:PC|mydff:d1[7]"
 81. Port Connectivity Checks: "Reg32:PC|mydff:d1[6]"
 82. Port Connectivity Checks: "Reg32:PC|mydff:d1[5]"
 83. Port Connectivity Checks: "Reg32:PC|mydff:d1[4]"
 84. Port Connectivity Checks: "Reg32:PC|mydff:d1[3]"
 85. Port Connectivity Checks: "Reg32:PC|mydff:d1[2]"
 86. Port Connectivity Checks: "Reg32:PC|mydff:d1[1]"
 87. Port Connectivity Checks: "Reg32:PC|mydff:d1[0]"
 88. Port Connectivity Checks: "Reg32:PC"
 89. Post-Synthesis Netlist Statistics for Top Partition
 90. Elapsed Time Per Partition
 91. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Feb 08 02:55:08 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; DatapathTest                                ;
; Top-level Entity Name           ; Datapath                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 2                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Datapath           ; DatapathTest       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                      ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+
; Datapath.v                       ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Datapath.v     ;         ;
; Minus32.v                        ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Minus32.v      ;         ;
; Adder32.v                        ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Adder32.v      ;         ;
; RegisterFile.v                   ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/RegisterFile.v ;         ;
; Reg32.v                          ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Reg32.v        ;         ;
; dff.v                            ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/dff.v          ;         ;
; Memory.v                         ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Memory.v       ;         ;
; Control.v                        ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v      ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v          ;         ;
; Min.v                            ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Min.v          ;         ;
; MyNor.v                          ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/MyNor.v        ;         ;
; MyXor.v                          ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/MyXor.v        ;         ;
; MyAnd.v                          ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/MyAnd.v        ;         ;
; MyOr.v                           ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/MyOr.v         ;         ;
; LeftShifter.v                    ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LeftShifter.v  ;         ;
; Mux16.v                          ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Mux16.v        ;         ;
; Mux8.v                           ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Mux8.v         ;         ;
; LF16.v                           ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LF16.v         ;         ;
; LF8.v                            ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LF8.v          ;         ;
; LF4.v                            ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LF4.v          ;         ;
; LF2.v                            ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LF2.v          ;         ;
; LF1.v                            ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LF1.v          ;         ;
; Mux4.v                           ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Mux4.v         ;         ;
; SignExtender.v                   ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/SignExtender.v ;         ;
; Mux2.v                           ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Mux2.v         ;         ;
; FullAdder.v                      ; yes             ; User Verilog HDL File  ; //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/FullAdder.v    ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |Datapath                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 2    ; 0            ; |Datapath           ; Datapath    ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm2"                                                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d4   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; d5   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; d0   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d1   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d2   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d3   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d6   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d7   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d8   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d9   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d10  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d11  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm1"                                                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d4   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; d5   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; d8   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; d0   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d1   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d2   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d3   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d6   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d7   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d9   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d10  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d11  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[31]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[30]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[29]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[28]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[27]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[26]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[25]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[24]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[23]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[22]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[21]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[20]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[19]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[18]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[17]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[16]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[15]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[14]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[13]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[12]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[11]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[10]"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[9]"                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[8]"                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[7]"                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[6]"                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[5]"                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[4]"                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[3]"                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[2]"                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[1]"                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Mux16:mm[0]"                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d12  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d13  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d14  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; d15  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Min:m7|Minus32:m1"                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cin      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; A[30..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; cout     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Minus32:m6|Adder32:a1"                                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; y[31..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; y[0]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; cin      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; cout     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Minus32:m6"                                                                                                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; overflow ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND. ;
; cout     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND. ;
; cin      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu|Adder32:m5"                                                                                                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; overflow ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND. ;
; cout     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND. ;
; cin      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ourAlu"                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sign     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; carry    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerfile:rf"                                                                                                                                    ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Read1    ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "Read1[5..5]" will be connected to GND.    ;
; Read2    ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "Read2[5..5]" will be connected to GND.    ;
; WriteReg ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "WriteReg[5..5]" will be connected to GND. ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_memory:dataMem"                                                                                                                                  ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; mem_write_data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_memory:instMem"                                                                                                                                  ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; mem_write_en   ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; mem_read       ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; mem_write_data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "Mux2:m2[1]" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; d1   ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "Mux2:m2[0]" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; d1   ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder32:a2"                                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; cin      ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; A        ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "A[31..1]" have no fanouts ;
; cout     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
; overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "Adder32:a1|Mux8:comb_7" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; d0   ; Input ; Info     ; Stuck at VCC             ;
; d4   ; Input ; Info     ; Stuck at GND             ;
; d5   ; Input ; Info     ; Stuck at GND             ;
; d6   ; Input ; Info     ; Stuck at GND             ;
; d7   ; Input ; Info     ; Stuck at GND             ;
; d2   ; Input ; Info     ; Stuck at GND             ;
; d3   ; Input ; Info     ; Stuck at VCC             ;
; d1   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder32:a1"                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; y[31..3] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; y[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; y[2]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; cin      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; cout     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[31]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[30]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[29]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[28]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[27]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[26]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[25]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[24]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[23]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[22]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[21]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[20]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[19]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[18]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[17]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[16]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[15]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[14]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[13]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[12]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[11]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[10]"                                                                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[9]"                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[8]"                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[7]"                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[6]"                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[5]"                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[4]"                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[3]"                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[2]"                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[1]"                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC|mydff:d1[0]"                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; QBar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC"                                                                                                                                     ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; preset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Feb 08 02:54:04 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off p2 -c DatapathTest
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file datapathtest.v
    Info (12023): Found entity 1: DatapathTest File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/DatapathTest.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: Datapath File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file minus32.v
    Info (12023): Found entity 1: Minus32 File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Minus32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder32.v
    Info (12023): Found entity 1: Adder32 File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Adder32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: registerfile File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/RegisterFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg32.v
    Info (12023): Found entity 1: Reg32 File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Reg32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dff.v
    Info (12023): Found entity 1: mydff File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/dff.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: data_memory File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: Control File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file min.v
    Info (12023): Found entity 1: Min File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Min.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mynor.v
    Info (12023): Found entity 1: MyNor File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/MyNor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file myxor.v
    Info (12023): Found entity 1: MyXor File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/MyXor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file myand.v
    Info (12023): Found entity 1: MyAnd File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/MyAnd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file myor.v
    Info (12023): Found entity 1: MyOr File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/MyOr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file leftshifter.v
    Info (12023): Found entity 1: LeftShifter File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LeftShifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux16.v
    Info (12023): Found entity 1: Mux16 File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Mux16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux8.v
    Info (12023): Found entity 1: Mux8 File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Mux8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file addern.v
    Info (12023): Found entity 1: AdderN File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/AdderN.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ars1.v
    Info (12023): Found entity 1: ARS1 File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ARS1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lf16.v
    Info (12023): Found entity 1: LF16 File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LF16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder65.v
    Info (12023): Found entity 1: Adder65 File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Adder65.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lf8.v
    Info (12023): Found entity 1: LF8 File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LF8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lf32.v
    Info (12023): Found entity 1: LF32 File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LF32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lrs2.v
    Info (12023): Found entity 1: LRS2 File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LRS2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lrs4.v
    Info (12023): Found entity 1: LRS4 File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LRS4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lrs8.v
    Info (12023): Found entity 1: LRS8 File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LRS8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lrs16.v
    Info (12023): Found entity 1: LRS16 File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LRS16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lf4.v
    Info (12023): Found entity 1: LF4 File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LF4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lf2.v
    Info (12023): Found entity 1: LF2 File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LF2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fulladdert.v
    Info (12023): Found entity 1: tb_fulladder File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/fulladderT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lrs1.v
    Info (12023): Found entity 1: LRS1 File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LRS1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lf1.v
    Info (12023): Found entity 1: LF1 File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LF1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4.v
    Info (12023): Found entity 1: Mux4 File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Mux4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextender.v
    Info (12023): Found entity 1: SignExtender File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/SignExtender.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: Mux2 File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Mux2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.v
    Info (12023): Found entity 1: FullAdder File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/FullAdder.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(35): created implicit net for "pcBranched" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Datapath.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at Adder32.v(15): created implicit net for "isNegative" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Adder32.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at Adder32.v(16): created implicit net for "signsVary" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Adder32.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at Adder32.v(17): created implicit net for "isPositive" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Adder32.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at dff.v(3): created implicit net for "nClk" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/dff.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at dff.v(4): created implicit net for "n1o" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/dff.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at dff.v(4): created implicit net for "n4o" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/dff.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at dff.v(4): created implicit net for "n2o" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/dff.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at dff.v(6): created implicit net for "n3o" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/dff.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at Mux16.v(3): created implicit net for "m1o" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Mux16.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at Mux16.v(4): created implicit net for "m2o" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Mux16.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at Mux8.v(3): created implicit net for "m1o" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Mux8.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at Mux8.v(4): created implicit net for "m2o" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Mux8.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at Adder65.v(15): created implicit net for "isNegative" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Adder65.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at Adder65.v(16): created implicit net for "signsVary" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Adder65.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at Adder65.v(17): created implicit net for "isPositive" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Adder65.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at Mux4.v(9): created implicit net for "m1o" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Mux4.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at Mux4.v(10): created implicit net for "m2o" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Mux4.v Line: 10
Critical Warning (10846): Verilog HDL Instantiation warning at Mux8.v(3): instance has no name File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Mux8.v Line: 3
Critical Warning (10846): Verilog HDL Instantiation warning at Mux8.v(4): instance has no name File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Mux8.v Line: 4
Critical Warning (10846): Verilog HDL Instantiation warning at Adder32.v(19): instance has no name File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Adder32.v Line: 19
Critical Warning (10846): Verilog HDL Instantiation warning at LeftShifter.v(18): instance has no name File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LeftShifter.v Line: 18
Critical Warning (10846): Verilog HDL Instantiation warning at LeftShifter.v(22): instance has no name File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LeftShifter.v Line: 22
Critical Warning (10846): Verilog HDL Instantiation warning at LeftShifter.v(26): instance has no name File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LeftShifter.v Line: 26
Critical Warning (10846): Verilog HDL Instantiation warning at LeftShifter.v(30): instance has no name File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LeftShifter.v Line: 30
Critical Warning (10846): Verilog HDL Instantiation warning at ALU.v(31): instance has no name File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 31
Critical Warning (10846): Verilog HDL Instantiation warning at Mux16.v(3): instance has no name File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Mux16.v Line: 3
Critical Warning (10846): Verilog HDL Instantiation warning at Mux16.v(4): instance has no name File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Mux16.v Line: 4
Info (12127): Elaborating entity "Datapath" for the top level hierarchy
Info (12128): Elaborating entity "Mux2" for hierarchy "Mux2:m56[0]" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Datapath.v Line: 23
Info (12128): Elaborating entity "SignExtender" for hierarchy "SignExtender:se" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Datapath.v Line: 25
Info (12128): Elaborating entity "LF2" for hierarchy "LF2:lf" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Datapath.v Line: 26
Info (12128): Elaborating entity "LF1" for hierarchy "LF2:lf|LF1:l" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LF2.v Line: 4
Info (12128): Elaborating entity "Control" for hierarchy "Control:ct" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Datapath.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at Control.v(26): inferring latch(es) for variable "RegWrite", which holds its previous value in one or more paths through the always construct File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at Control.v(26): inferring latch(es) for variable "ALUOp", which holds its previous value in one or more paths through the always construct File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at Control.v(26): inferring latch(es) for variable "jumpSrc", which holds its previous value in one or more paths through the always construct File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at Control.v(26): inferring latch(es) for variable "PCSrc", which holds its previous value in one or more paths through the always construct File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at Control.v(26): inferring latch(es) for variable "MemWrite", which holds its previous value in one or more paths through the always construct File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at Control.v(26): inferring latch(es) for variable "MemtoReg", which holds its previous value in one or more paths through the always construct File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at Control.v(26): inferring latch(es) for variable "MemRead", which holds its previous value in one or more paths through the always construct File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at Control.v(26): inferring latch(es) for variable "RegDst", which holds its previous value in one or more paths through the always construct File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at Control.v(26): inferring latch(es) for variable "ALUSrc", which holds its previous value in one or more paths through the always construct File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at Control.v(26): inferring latch(es) for variable "shift_amount", which holds its previous value in one or more paths through the always construct File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 26
Info (10041): Inferred latch for "shift_amount[0]" at Control.v(248) File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 248
Info (10041): Inferred latch for "shift_amount[1]" at Control.v(248) File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 248
Info (10041): Inferred latch for "shift_amount[2]" at Control.v(248) File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 248
Info (10041): Inferred latch for "shift_amount[3]" at Control.v(248) File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 248
Info (10041): Inferred latch for "shift_amount[4]" at Control.v(248) File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 248
Info (10041): Inferred latch for "ALUSrc" at Control.v(248) File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 248
Info (10041): Inferred latch for "RegDst" at Control.v(248) File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 248
Info (10041): Inferred latch for "MemRead" at Control.v(248) File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 248
Info (10041): Inferred latch for "MemtoReg" at Control.v(248) File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 248
Info (10041): Inferred latch for "MemWrite" at Control.v(248) File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 248
Info (10041): Inferred latch for "PCSrc" at Control.v(248) File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 248
Info (10041): Inferred latch for "jumpSrc" at Control.v(248) File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 248
Info (10041): Inferred latch for "ALUOp[0]" at Control.v(248) File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 248
Info (10041): Inferred latch for "ALUOp[1]" at Control.v(248) File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 248
Info (10041): Inferred latch for "ALUOp[2]" at Control.v(248) File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 248
Info (10041): Inferred latch for "ALUOp[3]" at Control.v(248) File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 248
Info (10041): Inferred latch for "RegWrite" at Control.v(248) File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Control.v Line: 248
Info (12128): Elaborating entity "Reg32" for hierarchy "Reg32:PC" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Datapath.v Line: 31
Info (12128): Elaborating entity "mydff" for hierarchy "Reg32:PC|mydff:d1[0]" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Reg32.v Line: 2
Info (12128): Elaborating entity "Adder32" for hierarchy "Adder32:a1" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Datapath.v Line: 33
Info (12128): Elaborating entity "FullAdder" for hierarchy "Adder32:a1|FullAdder:fadd[0]" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Adder32.v Line: 13
Info (12128): Elaborating entity "Mux8" for hierarchy "Adder32:a1|Mux8:comb_7" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Adder32.v Line: 19
Info (12128): Elaborating entity "Mux4" for hierarchy "Adder32:a1|Mux8:comb_7|Mux4:comb_3" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Mux8.v Line: 3
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:instMem" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Datapath.v Line: 43
Info (12128): Elaborating entity "registerfile" for hierarchy "registerfile:rf" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Datapath.v Line: 50
Info (10648): Verilog HDL Display System Task info at RegisterFile.v(34): t0 =         123 t1 =           0 t2 =  4294967286 t3 =           0 t4 =           0 t5 =           0 t6 =           0 t7 =           0 s0 =           0 File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/RegisterFile.v Line: 34
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ourAlu" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Datapath.v Line: 54
Info (12128): Elaborating entity "MyOr" for hierarchy "ALU:ourAlu|MyOr:m1" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 15
Info (12128): Elaborating entity "MyAnd" for hierarchy "ALU:ourAlu|MyAnd:m2" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 16
Info (12128): Elaborating entity "MyXor" for hierarchy "ALU:ourAlu|MyXor:m3" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 17
Info (12128): Elaborating entity "MyNor" for hierarchy "ALU:ourAlu|MyNor:m4" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 18
Info (12128): Elaborating entity "Minus32" for hierarchy "ALU:ourAlu|Minus32:m6" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 20
Info (12128): Elaborating entity "Min" for hierarchy "ALU:ourAlu|Min:m7" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 21
Info (12128): Elaborating entity "LeftShifter" for hierarchy "ALU:ourAlu|LeftShifter:comb_7" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 31
Info (12128): Elaborating entity "LF4" for hierarchy "ALU:ourAlu|LeftShifter:comb_7|LF4:comb_4" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LeftShifter.v Line: 22
Info (12128): Elaborating entity "LF8" for hierarchy "ALU:ourAlu|LeftShifter:comb_7|LF8:comb_5" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LeftShifter.v Line: 26
Info (12128): Elaborating entity "LF16" for hierarchy "ALU:ourAlu|LeftShifter:comb_7|LF16:comb_6" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/LeftShifter.v Line: 30
Info (12128): Elaborating entity "Mux16" for hierarchy "ALU:ourAlu|Mux16:mm[0]" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 35
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ALU:ourAlu|myaddof[31]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[30]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[29]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[28]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[27]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[26]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[25]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[24]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[23]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[22]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[21]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[20]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[19]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[18]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[17]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[16]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[15]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[14]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[13]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[12]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[11]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[10]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[9]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[8]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[7]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[6]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[5]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[4]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[3]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[2]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddof[1]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[31]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[30]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[29]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[28]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[27]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[26]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[25]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[24]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[23]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[22]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[21]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[20]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[19]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[18]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[17]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[16]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[15]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[14]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[13]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[12]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[11]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[10]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[9]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[8]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[7]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[6]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[5]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[4]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[3]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[2]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|mysubof[1]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[31]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[30]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[29]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[28]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[27]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[26]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[25]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[24]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[23]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[22]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[21]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[20]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[19]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[18]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[17]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[16]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[15]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[14]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[13]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[12]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[11]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[10]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[9]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[8]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[7]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[6]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[5]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[4]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[3]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[2]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myaddcarry[1]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[31]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[30]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[29]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[28]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[27]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[26]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[25]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[24]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[23]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[22]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[21]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[20]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[19]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[18]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[17]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[16]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[15]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[14]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[13]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[12]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[11]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[10]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[9]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[8]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[7]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[6]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[5]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[4]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[3]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[2]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
    Warning (12110): Net "ALU:ourAlu|myminuscarry[1]" is missing source, defaulting to GND File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/ALU.v Line: 13
Warning (12241): 77 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Datapath.v Line: 1
    Warning (15610): No output dependent on input pin "Reset" File: //Mac/AllFiles/Base/- GDrive/Verilog/Project SMIPS/Datapath.v Line: 1
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 168 warnings
    Info: Peak virtual memory: 870 megabytes
    Info: Processing ended: Thu Feb 08 02:55:08 2018
    Info: Elapsed time: 00:01:04
    Info: Total CPU time (on all processors): 00:00:58


