;LEADER: 12 
;HEADER: 
;CODE  : ASCII 
;FILE  : mpu6050-layout-1-2.drl for board G:/Cadence Allegro/My_Prj/MPU6050_MODEULE/PCB/#Taaaaeb11656.tmp ... layers TOP and BOTTOM
;   Holesize 1. = 12.000000 Tolerance = +0.000000/-0.000000 PLATED MILS Quantity = 74
;   Holesize 2. = 39.402000 Tolerance = +0.000000/-0.000000 PLATED MILS Quantity = 6
%
G90
X00025Y00026
X00025Y00065
X00075Y00026
R02X00050
X00270Y00040
R02X00050
X00445Y00064
X00495Y00062
X00605Y00050
R03X00050
X00755Y00150
X00755Y00100
X00705Y00150
X00705Y00100
X00655Y00100
X00434Y00191
X00395Y00191
X00356Y00191
X00299Y00130
X00269Y00130
X00260Y00176
X00210Y00176
X00025Y00165
X00025Y00115
X00025Y00215
X00025Y00265
X00075Y00215
X00075Y00265
X00210Y00215
X00210Y00265
X00260Y00215
X00260Y00265
X00356Y00230
X00356Y00269
X00395Y00230
X00395Y00269
X00434Y00230
X00434Y00269
X00513Y00211
X00540Y00211
X00579Y00211
X00606Y00211
X00606Y00261
X00656Y00211
X00656Y00261
X00755Y00200
X00755Y00250
X00755Y00350
X00755Y00300
X00656Y00311
X00755Y00450
X00755Y00400
X00518Y00428
X00480Y00465
X00395Y00452
X00270Y00425
X00220Y00445
X00220Y00403
X00169Y00471
X00169Y00421
X00065Y00456
X00037Y00457
X00030Y00520
X00030Y00565
X00075Y00520
X00075Y00565
X00140Y00565
X00185Y00565
X00755Y00500
X00755Y00550
M00
X00140Y00520
R05X00100
M30
