# cpu-project
Implementing a MIPS 5-stage pipeline CPU in Logism
