// Seed: 2701554205
macromodule module_0 ();
  assign id_1 = -1'h0;
  assign id_2 = 1;
  assign id_1 = id_1 == -1;
  integer id_3 (.id_0(id_1));
  uwire id_4 = -1;
  id_5(
      .id_0(id_4), .id_1(), .id_2(id_1), .id_3({1 || -1{1}}), .id_4(1), .id_5(1)
  ); id_6(
      -1'b0
  );
  assign id_5 = ~-1;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  wire id_2 = id_2;
  wire id_4;
  assign id_3 = id_1;
  wire id_5;
  wire id_6;
  wire id_7, id_8;
  module_0 modCall_1 ();
  always return id_4;
  assign id_2 = id_4;
  assign id_4 = id_5;
endmodule
