<profile>

<section name = "Vitis HLS Report for 'interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'" level="0">
<item name = "Date">Fri Jun  7 02:24:46 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">m2</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.618 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">408964, 408964, 4.090 ms, 4.090 ms, 408964, 408964, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3">408962, 408962, 4, 1, 1, 408960, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 397, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 99, -</column>
<column name="Register">-, -, 205, 32, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_10ns_8ns_8ns_18_4_1_U10">mac_muladd_10ns_8ns_8ns_18_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln44_1_fu_306_p2">+, 0, 0, 26, 19, 18</column>
<column name="add_ln44_2_fu_178_p2">+, 0, 0, 26, 19, 1</column>
<column name="add_ln44_fu_385_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln45_1_fu_333_p2">+, 0, 0, 26, 19, 8</column>
<column name="add_ln45_2_fu_263_p2">+, 0, 0, 25, 18, 1</column>
<column name="add_ln45_fu_225_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln46_fu_257_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln47_1_fu_422_p2">+, 0, 0, 19, 19, 19</column>
<column name="add_ln48_fu_361_p2">+, 0, 0, 26, 19, 1</column>
<column name="sub_ln47_fu_416_p2">-, 0, 0, 19, 19, 19</column>
<column name="and_ln44_fu_219_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln44_fu_172_p2">icmp, 0, 0, 14, 19, 18</column>
<column name="icmp_ln45_fu_193_p2">icmp, 0, 0, 13, 18, 18</column>
<column name="icmp_ln46_fu_213_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="or_ln45_fu_231_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln44_1_fu_199_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln44_2_fu_319_p3">select, 0, 0, 19, 1, 19</column>
<column name="select_ln44_3_fu_391_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln44_4_fu_326_p3">select, 0, 0, 19, 1, 19</column>
<column name="select_ln44_fu_312_p3">select, 0, 0, 19, 1, 19</column>
<column name="select_ln45_1_fu_237_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln45_2_fu_245_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln45_3_fu_346_p3">select, 0, 0, 19, 1, 19</column>
<column name="select_ln45_4_fu_269_p3">select, 0, 0, 18, 1, 1</column>
<column name="select_ln45_fu_339_p3">select, 0, 0, 19, 1, 19</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln44_fu_207_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i_fu_78">9, 2, 10, 20</column>
<column name="idx_2_fu_82">9, 2, 19, 38</column>
<column name="idx_fu_74">9, 2, 19, 38</column>
<column name="indvar_flatten23_fu_86">9, 2, 18, 36</column>
<column name="indvar_flatten39_fu_98">9, 2, 19, 38</column>
<column name="indvars_iv192_fu_94">9, 2, 19, 38</column>
<column name="j_fu_70">9, 2, 8, 16</column>
<column name="k_fu_90">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln44_reg_516">1, 0, 1, 0</column>
<column name="and_ln44_reg_516_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="i_fu_78">10, 0, 10, 0</column>
<column name="icmp_ln45_reg_508">1, 0, 1, 0</column>
<column name="idx_2_fu_82">19, 0, 19, 0</column>
<column name="idx_fu_74">19, 0, 19, 0</column>
<column name="indvar_flatten23_fu_86">18, 0, 18, 0</column>
<column name="indvar_flatten39_fu_98">19, 0, 19, 0</column>
<column name="indvars_iv192_fu_94">19, 0, 19, 0</column>
<column name="j_fu_70">8, 0, 8, 0</column>
<column name="k_fu_90">2, 0, 2, 0</column>
<column name="select_ln45_1_reg_522">8, 0, 8, 0</column>
<column name="select_ln45_1_reg_522_pp0_iter2_reg">8, 0, 8, 0</column>
<column name="icmp_ln45_reg_508">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3, return value</column>
<column name="y_Addr_A">out, 32, bram, y, array</column>
<column name="y_EN_A">out, 1, bram, y, array</column>
<column name="y_WEN_A">out, 1, bram, y, array</column>
<column name="y_Din_A">out, 8, bram, y, array</column>
<column name="y_Dout_A">in, 8, bram, y, array</column>
<column name="temp_V_address0">out, 19, ap_memory, temp_V, array</column>
<column name="temp_V_ce0">out, 1, ap_memory, temp_V, array</column>
<column name="temp_V_q0">in, 8, ap_memory, temp_V, array</column>
</table>
</item>
</section>
</profile>
