// qsys_top_avmm_bridge_512_0.v

// Generated using ACDS version 20.3 158

`timescale 1 ps / 1 ps
module qsys_top_avmm_bridge_512_0 (
		input  wire         refclk,                    //            refclk.clk,                       Check User Guide for details
		output wire         coreclkout_hip,            //    coreclkout_hip.clk,                       Check User Guide for details
		input  wire         npor,                      //              npor.npor,                      Check User Guide for details
		input  wire         pin_perst,                 //                  .pin_perst,                 Check User Guide for details
		output wire         app_nreset_status,         // app_nreset_status.reset_n,                   Check User Guide for details
		input  wire         ninit_done,                //        ninit_done.ninit_done,                Check User Guide for details
		output wire [1:0]   bam_pfnum_o,               //       bam_conduit.pfnum,                     Check User Guide for details
		output wire [2:0]   bam_bar_o,                 //                  .barnum,                    Check User Guide for details
		input  wire         bam_waitrequest_i,         //        bam_master.waitrequest,               Check User Guide for details
		output wire [19:0]  bam_address_o,             //                  .address,                   Check User Guide for details
		output wire [63:0]  bam_byteenable_o,          //                  .byteenable,                Check User Guide for details
		output wire         bam_read_o,                //                  .read,                      Check User Guide for details
		input  wire [511:0] bam_readdata_i,            //                  .readdata,                  Check User Guide for details
		input  wire         bam_readdatavalid_i,       //                  .readdatavalid,             Check User Guide for details
		output wire         bam_write_o,               //                  .write,                     Check User Guide for details
		output wire [511:0] bam_writedata_o,           //                  .writedata,                 Check User Guide for details
		output wire [3:0]   bam_burstcount_o,          //                  .burstcount,                Check User Guide for details
		input  wire [1:0]   bam_response_i,            //                  .response,                  Check User Guide for details
		input  wire         bam_writeresponsevalid_i,  //                  .writeresponsevalid,        Check User Guide for details
		input  wire         flr_pf_done_i,             //          flr_ctrl.flr_pf_done,               Check User Guide for details
		output wire         flr_pf_active_o,           //                  .flr_pf_active,             Check User Guide for details
		output wire [3:0]   bus_master_enable_o,       // bus_master_enable.bus_master_enable,         Check User Guide for details
		input  wire         simu_mode_pipe,            //          hip_ctrl.simu_mode_pipe,            Check User Guide for details
		input  wire [66:0]  test_in,                   //                  .test_in,                   Check User Guide for details
		input  wire         sim_pipe_pclk_in,          //          hip_pipe.sim_pipe_pclk_in,          Check User Guide for details
		output wire [1:0]   sim_pipe_rate,             //                  .sim_pipe_rate,             Check User Guide for details
		output wire [5:0]   sim_ltssmstate,            //                  .sim_ltssmstate,            Check User Guide for details
		output wire [31:0]  txdata0,                   //                  .txdata0,                   Check User Guide for details
		output wire [31:0]  txdata1,                   //                  .txdata1,                   Check User Guide for details
		output wire [31:0]  txdata2,                   //                  .txdata2,                   Check User Guide for details
		output wire [31:0]  txdata3,                   //                  .txdata3,                   Check User Guide for details
		output wire [31:0]  txdata4,                   //                  .txdata4,                   Check User Guide for details
		output wire [31:0]  txdata5,                   //                  .txdata5,                   Check User Guide for details
		output wire [31:0]  txdata6,                   //                  .txdata6,                   Check User Guide for details
		output wire [31:0]  txdata7,                   //                  .txdata7,                   Check User Guide for details
		output wire [31:0]  txdata8,                   //                  .txdata8,                   Check User Guide for details
		output wire [31:0]  txdata9,                   //                  .txdata9,                   Check User Guide for details
		output wire [31:0]  txdata10,                  //                  .txdata10,                  Check User Guide for details
		output wire [31:0]  txdata11,                  //                  .txdata11,                  Check User Guide for details
		output wire [31:0]  txdata12,                  //                  .txdata12,                  Check User Guide for details
		output wire [31:0]  txdata13,                  //                  .txdata13,                  Check User Guide for details
		output wire [31:0]  txdata14,                  //                  .txdata14,                  Check User Guide for details
		output wire [31:0]  txdata15,                  //                  .txdata15,                  Check User Guide for details
		output wire [3:0]   txdatak0,                  //                  .txdatak0,                  Check User Guide for details
		output wire [3:0]   txdatak1,                  //                  .txdatak1,                  Check User Guide for details
		output wire [3:0]   txdatak2,                  //                  .txdatak2,                  Check User Guide for details
		output wire [3:0]   txdatak3,                  //                  .txdatak3,                  Check User Guide for details
		output wire [3:0]   txdatak4,                  //                  .txdatak4,                  Check User Guide for details
		output wire [3:0]   txdatak5,                  //                  .txdatak5,                  Check User Guide for details
		output wire [3:0]   txdatak6,                  //                  .txdatak6,                  Check User Guide for details
		output wire [3:0]   txdatak7,                  //                  .txdatak7,                  Check User Guide for details
		output wire [3:0]   txdatak8,                  //                  .txdatak8,                  Check User Guide for details
		output wire [3:0]   txdatak9,                  //                  .txdatak9,                  Check User Guide for details
		output wire [3:0]   txdatak10,                 //                  .txdatak10,                 Check User Guide for details
		output wire [3:0]   txdatak11,                 //                  .txdatak11,                 Check User Guide for details
		output wire [3:0]   txdatak12,                 //                  .txdatak12,                 Check User Guide for details
		output wire [3:0]   txdatak13,                 //                  .txdatak13,                 Check User Guide for details
		output wire [3:0]   txdatak14,                 //                  .txdatak14,                 Check User Guide for details
		output wire [3:0]   txdatak15,                 //                  .txdatak15,                 Check User Guide for details
		output wire         txcompl0,                  //                  .txcompl0,                  Check User Guide for details
		output wire         txcompl1,                  //                  .txcompl1,                  Check User Guide for details
		output wire         txcompl2,                  //                  .txcompl2,                  Check User Guide for details
		output wire         txcompl3,                  //                  .txcompl3,                  Check User Guide for details
		output wire         txcompl4,                  //                  .txcompl4,                  Check User Guide for details
		output wire         txcompl5,                  //                  .txcompl5,                  Check User Guide for details
		output wire         txcompl6,                  //                  .txcompl6,                  Check User Guide for details
		output wire         txcompl7,                  //                  .txcompl7,                  Check User Guide for details
		output wire         txcompl8,                  //                  .txcompl8,                  Check User Guide for details
		output wire         txcompl9,                  //                  .txcompl9,                  Check User Guide for details
		output wire         txcompl10,                 //                  .txcompl10,                 Check User Guide for details
		output wire         txcompl11,                 //                  .txcompl11,                 Check User Guide for details
		output wire         txcompl12,                 //                  .txcompl12,                 Check User Guide for details
		output wire         txcompl13,                 //                  .txcompl13,                 Check User Guide for details
		output wire         txcompl14,                 //                  .txcompl14,                 Check User Guide for details
		output wire         txcompl15,                 //                  .txcompl15,                 Check User Guide for details
		output wire         txelecidle0,               //                  .txelecidle0,               Check User Guide for details
		output wire         txelecidle1,               //                  .txelecidle1,               Check User Guide for details
		output wire         txelecidle2,               //                  .txelecidle2,               Check User Guide for details
		output wire         txelecidle3,               //                  .txelecidle3,               Check User Guide for details
		output wire         txelecidle4,               //                  .txelecidle4,               Check User Guide for details
		output wire         txelecidle5,               //                  .txelecidle5,               Check User Guide for details
		output wire         txelecidle6,               //                  .txelecidle6,               Check User Guide for details
		output wire         txelecidle7,               //                  .txelecidle7,               Check User Guide for details
		output wire         txelecidle8,               //                  .txelecidle8,               Check User Guide for details
		output wire         txelecidle9,               //                  .txelecidle9,               Check User Guide for details
		output wire         txelecidle10,              //                  .txelecidle10,              Check User Guide for details
		output wire         txelecidle11,              //                  .txelecidle11,              Check User Guide for details
		output wire         txelecidle12,              //                  .txelecidle12,              Check User Guide for details
		output wire         txelecidle13,              //                  .txelecidle13,              Check User Guide for details
		output wire         txelecidle14,              //                  .txelecidle14,              Check User Guide for details
		output wire         txelecidle15,              //                  .txelecidle15,              Check User Guide for details
		output wire         txdetectrx0,               //                  .txdetectrx0,               Check User Guide for details
		output wire         txdetectrx1,               //                  .txdetectrx1,               Check User Guide for details
		output wire         txdetectrx2,               //                  .txdetectrx2,               Check User Guide for details
		output wire         txdetectrx3,               //                  .txdetectrx3,               Check User Guide for details
		output wire         txdetectrx4,               //                  .txdetectrx4,               Check User Guide for details
		output wire         txdetectrx5,               //                  .txdetectrx5,               Check User Guide for details
		output wire         txdetectrx6,               //                  .txdetectrx6,               Check User Guide for details
		output wire         txdetectrx7,               //                  .txdetectrx7,               Check User Guide for details
		output wire         txdetectrx8,               //                  .txdetectrx8,               Check User Guide for details
		output wire         txdetectrx9,               //                  .txdetectrx9,               Check User Guide for details
		output wire         txdetectrx10,              //                  .txdetectrx10,              Check User Guide for details
		output wire         txdetectrx11,              //                  .txdetectrx11,              Check User Guide for details
		output wire         txdetectrx12,              //                  .txdetectrx12,              Check User Guide for details
		output wire         txdetectrx13,              //                  .txdetectrx13,              Check User Guide for details
		output wire         txdetectrx14,              //                  .txdetectrx14,              Check User Guide for details
		output wire         txdetectrx15,              //                  .txdetectrx15,              Check User Guide for details
		output wire [1:0]   powerdown0,                //                  .powerdown0,                Check User Guide for details
		output wire [1:0]   powerdown1,                //                  .powerdown1,                Check User Guide for details
		output wire [1:0]   powerdown2,                //                  .powerdown2,                Check User Guide for details
		output wire [1:0]   powerdown3,                //                  .powerdown3,                Check User Guide for details
		output wire [1:0]   powerdown4,                //                  .powerdown4,                Check User Guide for details
		output wire [1:0]   powerdown5,                //                  .powerdown5,                Check User Guide for details
		output wire [1:0]   powerdown6,                //                  .powerdown6,                Check User Guide for details
		output wire [1:0]   powerdown7,                //                  .powerdown7,                Check User Guide for details
		output wire [1:0]   powerdown8,                //                  .powerdown8,                Check User Guide for details
		output wire [1:0]   powerdown9,                //                  .powerdown9,                Check User Guide for details
		output wire [1:0]   powerdown10,               //                  .powerdown10,               Check User Guide for details
		output wire [1:0]   powerdown11,               //                  .powerdown11,               Check User Guide for details
		output wire [1:0]   powerdown12,               //                  .powerdown12,               Check User Guide for details
		output wire [1:0]   powerdown13,               //                  .powerdown13,               Check User Guide for details
		output wire [1:0]   powerdown14,               //                  .powerdown14,               Check User Guide for details
		output wire [1:0]   powerdown15,               //                  .powerdown15,               Check User Guide for details
		output wire [2:0]   txmargin0,                 //                  .txmargin0,                 Check User Guide for details
		output wire [2:0]   txmargin1,                 //                  .txmargin1,                 Check User Guide for details
		output wire [2:0]   txmargin2,                 //                  .txmargin2,                 Check User Guide for details
		output wire [2:0]   txmargin3,                 //                  .txmargin3,                 Check User Guide for details
		output wire [2:0]   txmargin4,                 //                  .txmargin4,                 Check User Guide for details
		output wire [2:0]   txmargin5,                 //                  .txmargin5,                 Check User Guide for details
		output wire [2:0]   txmargin6,                 //                  .txmargin6,                 Check User Guide for details
		output wire [2:0]   txmargin7,                 //                  .txmargin7,                 Check User Guide for details
		output wire [2:0]   txmargin8,                 //                  .txmargin8,                 Check User Guide for details
		output wire [2:0]   txmargin9,                 //                  .txmargin9,                 Check User Guide for details
		output wire [2:0]   txmargin10,                //                  .txmargin10,                Check User Guide for details
		output wire [2:0]   txmargin11,                //                  .txmargin11,                Check User Guide for details
		output wire [2:0]   txmargin12,                //                  .txmargin12,                Check User Guide for details
		output wire [2:0]   txmargin13,                //                  .txmargin13,                Check User Guide for details
		output wire [2:0]   txmargin14,                //                  .txmargin14,                Check User Guide for details
		output wire [2:0]   txmargin15,                //                  .txmargin15,                Check User Guide for details
		output wire         txdeemph0,                 //                  .txdeemph0,                 Check User Guide for details
		output wire         txdeemph1,                 //                  .txdeemph1,                 Check User Guide for details
		output wire         txdeemph2,                 //                  .txdeemph2,                 Check User Guide for details
		output wire         txdeemph3,                 //                  .txdeemph3,                 Check User Guide for details
		output wire         txdeemph4,                 //                  .txdeemph4,                 Check User Guide for details
		output wire         txdeemph5,                 //                  .txdeemph5,                 Check User Guide for details
		output wire         txdeemph6,                 //                  .txdeemph6,                 Check User Guide for details
		output wire         txdeemph7,                 //                  .txdeemph7,                 Check User Guide for details
		output wire         txdeemph8,                 //                  .txdeemph8,                 Check User Guide for details
		output wire         txdeemph9,                 //                  .txdeemph9,                 Check User Guide for details
		output wire         txdeemph10,                //                  .txdeemph10,                Check User Guide for details
		output wire         txdeemph11,                //                  .txdeemph11,                Check User Guide for details
		output wire         txdeemph12,                //                  .txdeemph12,                Check User Guide for details
		output wire         txdeemph13,                //                  .txdeemph13,                Check User Guide for details
		output wire         txdeemph14,                //                  .txdeemph14,                Check User Guide for details
		output wire         txdeemph15,                //                  .txdeemph15,                Check User Guide for details
		output wire         txswing0,                  //                  .txswing0,                  Check User Guide for details
		output wire         txswing1,                  //                  .txswing1,                  Check User Guide for details
		output wire         txswing2,                  //                  .txswing2,                  Check User Guide for details
		output wire         txswing3,                  //                  .txswing3,                  Check User Guide for details
		output wire         txswing4,                  //                  .txswing4,                  Check User Guide for details
		output wire         txswing5,                  //                  .txswing5,                  Check User Guide for details
		output wire         txswing6,                  //                  .txswing6,                  Check User Guide for details
		output wire         txswing7,                  //                  .txswing7,                  Check User Guide for details
		output wire         txswing8,                  //                  .txswing8,                  Check User Guide for details
		output wire         txswing9,                  //                  .txswing9,                  Check User Guide for details
		output wire         txswing10,                 //                  .txswing10,                 Check User Guide for details
		output wire         txswing11,                 //                  .txswing11,                 Check User Guide for details
		output wire         txswing12,                 //                  .txswing12,                 Check User Guide for details
		output wire         txswing13,                 //                  .txswing13,                 Check User Guide for details
		output wire         txswing14,                 //                  .txswing14,                 Check User Guide for details
		output wire         txswing15,                 //                  .txswing15,                 Check User Guide for details
		output wire [1:0]   txsynchd0,                 //                  .txsynchd0,                 Check User Guide for details
		output wire [1:0]   txsynchd1,                 //                  .txsynchd1,                 Check User Guide for details
		output wire [1:0]   txsynchd2,                 //                  .txsynchd2,                 Check User Guide for details
		output wire [1:0]   txsynchd3,                 //                  .txsynchd3,                 Check User Guide for details
		output wire [1:0]   txsynchd4,                 //                  .txsynchd4,                 Check User Guide for details
		output wire [1:0]   txsynchd5,                 //                  .txsynchd5,                 Check User Guide for details
		output wire [1:0]   txsynchd6,                 //                  .txsynchd6,                 Check User Guide for details
		output wire [1:0]   txsynchd7,                 //                  .txsynchd7,                 Check User Guide for details
		output wire [1:0]   txsynchd8,                 //                  .txsynchd8,                 Check User Guide for details
		output wire [1:0]   txsynchd9,                 //                  .txsynchd9,                 Check User Guide for details
		output wire [1:0]   txsynchd10,                //                  .txsynchd10,                Check User Guide for details
		output wire [1:0]   txsynchd11,                //                  .txsynchd11,                Check User Guide for details
		output wire [1:0]   txsynchd12,                //                  .txsynchd12,                Check User Guide for details
		output wire [1:0]   txsynchd13,                //                  .txsynchd13,                Check User Guide for details
		output wire [1:0]   txsynchd14,                //                  .txsynchd14,                Check User Guide for details
		output wire [1:0]   txsynchd15,                //                  .txsynchd15,                Check User Guide for details
		output wire         txblkst0,                  //                  .txblkst0,                  Check User Guide for details
		output wire         txblkst1,                  //                  .txblkst1,                  Check User Guide for details
		output wire         txblkst2,                  //                  .txblkst2,                  Check User Guide for details
		output wire         txblkst3,                  //                  .txblkst3,                  Check User Guide for details
		output wire         txblkst4,                  //                  .txblkst4,                  Check User Guide for details
		output wire         txblkst5,                  //                  .txblkst5,                  Check User Guide for details
		output wire         txblkst6,                  //                  .txblkst6,                  Check User Guide for details
		output wire         txblkst7,                  //                  .txblkst7,                  Check User Guide for details
		output wire         txblkst8,                  //                  .txblkst8,                  Check User Guide for details
		output wire         txblkst9,                  //                  .txblkst9,                  Check User Guide for details
		output wire         txblkst10,                 //                  .txblkst10,                 Check User Guide for details
		output wire         txblkst11,                 //                  .txblkst11,                 Check User Guide for details
		output wire         txblkst12,                 //                  .txblkst12,                 Check User Guide for details
		output wire         txblkst13,                 //                  .txblkst13,                 Check User Guide for details
		output wire         txblkst14,                 //                  .txblkst14,                 Check User Guide for details
		output wire         txblkst15,                 //                  .txblkst15,                 Check User Guide for details
		output wire         txdataskip0,               //                  .txdataskip0,               Check User Guide for details
		output wire         txdataskip1,               //                  .txdataskip1,               Check User Guide for details
		output wire         txdataskip2,               //                  .txdataskip2,               Check User Guide for details
		output wire         txdataskip3,               //                  .txdataskip3,               Check User Guide for details
		output wire         txdataskip4,               //                  .txdataskip4,               Check User Guide for details
		output wire         txdataskip5,               //                  .txdataskip5,               Check User Guide for details
		output wire         txdataskip6,               //                  .txdataskip6,               Check User Guide for details
		output wire         txdataskip7,               //                  .txdataskip7,               Check User Guide for details
		output wire         txdataskip8,               //                  .txdataskip8,               Check User Guide for details
		output wire         txdataskip9,               //                  .txdataskip9,               Check User Guide for details
		output wire         txdataskip10,              //                  .txdataskip10,              Check User Guide for details
		output wire         txdataskip11,              //                  .txdataskip11,              Check User Guide for details
		output wire         txdataskip12,              //                  .txdataskip12,              Check User Guide for details
		output wire         txdataskip13,              //                  .txdataskip13,              Check User Guide for details
		output wire         txdataskip14,              //                  .txdataskip14,              Check User Guide for details
		output wire         txdataskip15,              //                  .txdataskip15,              Check User Guide for details
		output wire [1:0]   rate0,                     //                  .rate0,                     Check User Guide for details
		output wire [1:0]   rate1,                     //                  .rate1,                     Check User Guide for details
		output wire [1:0]   rate2,                     //                  .rate2,                     Check User Guide for details
		output wire [1:0]   rate3,                     //                  .rate3,                     Check User Guide for details
		output wire [1:0]   rate4,                     //                  .rate4,                     Check User Guide for details
		output wire [1:0]   rate5,                     //                  .rate5,                     Check User Guide for details
		output wire [1:0]   rate6,                     //                  .rate6,                     Check User Guide for details
		output wire [1:0]   rate7,                     //                  .rate7,                     Check User Guide for details
		output wire [1:0]   rate8,                     //                  .rate8,                     Check User Guide for details
		output wire [1:0]   rate9,                     //                  .rate9,                     Check User Guide for details
		output wire [1:0]   rate10,                    //                  .rate10,                    Check User Guide for details
		output wire [1:0]   rate11,                    //                  .rate11,                    Check User Guide for details
		output wire [1:0]   rate12,                    //                  .rate12,                    Check User Guide for details
		output wire [1:0]   rate13,                    //                  .rate13,                    Check User Guide for details
		output wire [1:0]   rate14,                    //                  .rate14,                    Check User Guide for details
		output wire [1:0]   rate15,                    //                  .rate15,                    Check User Guide for details
		output wire         rxpolarity0,               //                  .rxpolarity0,               Check User Guide for details
		output wire         rxpolarity1,               //                  .rxpolarity1,               Check User Guide for details
		output wire         rxpolarity2,               //                  .rxpolarity2,               Check User Guide for details
		output wire         rxpolarity3,               //                  .rxpolarity3,               Check User Guide for details
		output wire         rxpolarity4,               //                  .rxpolarity4,               Check User Guide for details
		output wire         rxpolarity5,               //                  .rxpolarity5,               Check User Guide for details
		output wire         rxpolarity6,               //                  .rxpolarity6,               Check User Guide for details
		output wire         rxpolarity7,               //                  .rxpolarity7,               Check User Guide for details
		output wire         rxpolarity8,               //                  .rxpolarity8,               Check User Guide for details
		output wire         rxpolarity9,               //                  .rxpolarity9,               Check User Guide for details
		output wire         rxpolarity10,              //                  .rxpolarity10,              Check User Guide for details
		output wire         rxpolarity11,              //                  .rxpolarity11,              Check User Guide for details
		output wire         rxpolarity12,              //                  .rxpolarity12,              Check User Guide for details
		output wire         rxpolarity13,              //                  .rxpolarity13,              Check User Guide for details
		output wire         rxpolarity14,              //                  .rxpolarity14,              Check User Guide for details
		output wire         rxpolarity15,              //                  .rxpolarity15,              Check User Guide for details
		output wire [2:0]   currentrxpreset0,          //                  .currentrxpreset0,          Check User Guide for details
		output wire [2:0]   currentrxpreset1,          //                  .currentrxpreset1,          Check User Guide for details
		output wire [2:0]   currentrxpreset2,          //                  .currentrxpreset2,          Check User Guide for details
		output wire [2:0]   currentrxpreset3,          //                  .currentrxpreset3,          Check User Guide for details
		output wire [2:0]   currentrxpreset4,          //                  .currentrxpreset4,          Check User Guide for details
		output wire [2:0]   currentrxpreset5,          //                  .currentrxpreset5,          Check User Guide for details
		output wire [2:0]   currentrxpreset6,          //                  .currentrxpreset6,          Check User Guide for details
		output wire [2:0]   currentrxpreset7,          //                  .currentrxpreset7,          Check User Guide for details
		output wire [2:0]   currentrxpreset8,          //                  .currentrxpreset8,          Check User Guide for details
		output wire [2:0]   currentrxpreset9,          //                  .currentrxpreset9,          Check User Guide for details
		output wire [2:0]   currentrxpreset10,         //                  .currentrxpreset10,         Check User Guide for details
		output wire [2:0]   currentrxpreset11,         //                  .currentrxpreset11,         Check User Guide for details
		output wire [2:0]   currentrxpreset12,         //                  .currentrxpreset12,         Check User Guide for details
		output wire [2:0]   currentrxpreset13,         //                  .currentrxpreset13,         Check User Guide for details
		output wire [2:0]   currentrxpreset14,         //                  .currentrxpreset14,         Check User Guide for details
		output wire [2:0]   currentrxpreset15,         //                  .currentrxpreset15,         Check User Guide for details
		output wire [17:0]  currentcoeff0,             //                  .currentcoeff0,             Check User Guide for details
		output wire [17:0]  currentcoeff1,             //                  .currentcoeff1,             Check User Guide for details
		output wire [17:0]  currentcoeff2,             //                  .currentcoeff2,             Check User Guide for details
		output wire [17:0]  currentcoeff3,             //                  .currentcoeff3,             Check User Guide for details
		output wire [17:0]  currentcoeff4,             //                  .currentcoeff4,             Check User Guide for details
		output wire [17:0]  currentcoeff5,             //                  .currentcoeff5,             Check User Guide for details
		output wire [17:0]  currentcoeff6,             //                  .currentcoeff6,             Check User Guide for details
		output wire [17:0]  currentcoeff7,             //                  .currentcoeff7,             Check User Guide for details
		output wire [17:0]  currentcoeff8,             //                  .currentcoeff8,             Check User Guide for details
		output wire [17:0]  currentcoeff9,             //                  .currentcoeff9,             Check User Guide for details
		output wire [17:0]  currentcoeff10,            //                  .currentcoeff10,            Check User Guide for details
		output wire [17:0]  currentcoeff11,            //                  .currentcoeff11,            Check User Guide for details
		output wire [17:0]  currentcoeff12,            //                  .currentcoeff12,            Check User Guide for details
		output wire [17:0]  currentcoeff13,            //                  .currentcoeff13,            Check User Guide for details
		output wire [17:0]  currentcoeff14,            //                  .currentcoeff14,            Check User Guide for details
		output wire [17:0]  currentcoeff15,            //                  .currentcoeff15,            Check User Guide for details
		output wire         rxeqeval0,                 //                  .rxeqeval0,                 Check User Guide for details
		output wire         rxeqeval1,                 //                  .rxeqeval1,                 Check User Guide for details
		output wire         rxeqeval2,                 //                  .rxeqeval2,                 Check User Guide for details
		output wire         rxeqeval3,                 //                  .rxeqeval3,                 Check User Guide for details
		output wire         rxeqeval4,                 //                  .rxeqeval4,                 Check User Guide for details
		output wire         rxeqeval5,                 //                  .rxeqeval5,                 Check User Guide for details
		output wire         rxeqeval6,                 //                  .rxeqeval6,                 Check User Guide for details
		output wire         rxeqeval7,                 //                  .rxeqeval7,                 Check User Guide for details
		output wire         rxeqeval8,                 //                  .rxeqeval8,                 Check User Guide for details
		output wire         rxeqeval9,                 //                  .rxeqeval9,                 Check User Guide for details
		output wire         rxeqeval10,                //                  .rxeqeval10,                Check User Guide for details
		output wire         rxeqeval11,                //                  .rxeqeval11,                Check User Guide for details
		output wire         rxeqeval12,                //                  .rxeqeval12,                Check User Guide for details
		output wire         rxeqeval13,                //                  .rxeqeval13,                Check User Guide for details
		output wire         rxeqeval14,                //                  .rxeqeval14,                Check User Guide for details
		output wire         rxeqeval15,                //                  .rxeqeval15,                Check User Guide for details
		output wire         rxeqinprogress0,           //                  .rxeqinprogress0,           Check User Guide for details
		output wire         rxeqinprogress1,           //                  .rxeqinprogress1,           Check User Guide for details
		output wire         rxeqinprogress2,           //                  .rxeqinprogress2,           Check User Guide for details
		output wire         rxeqinprogress3,           //                  .rxeqinprogress3,           Check User Guide for details
		output wire         rxeqinprogress4,           //                  .rxeqinprogress4,           Check User Guide for details
		output wire         rxeqinprogress5,           //                  .rxeqinprogress5,           Check User Guide for details
		output wire         rxeqinprogress6,           //                  .rxeqinprogress6,           Check User Guide for details
		output wire         rxeqinprogress7,           //                  .rxeqinprogress7,           Check User Guide for details
		output wire         rxeqinprogress8,           //                  .rxeqinprogress8,           Check User Guide for details
		output wire         rxeqinprogress9,           //                  .rxeqinprogress9,           Check User Guide for details
		output wire         rxeqinprogress10,          //                  .rxeqinprogress10,          Check User Guide for details
		output wire         rxeqinprogress11,          //                  .rxeqinprogress11,          Check User Guide for details
		output wire         rxeqinprogress12,          //                  .rxeqinprogress12,          Check User Guide for details
		output wire         rxeqinprogress13,          //                  .rxeqinprogress13,          Check User Guide for details
		output wire         rxeqinprogress14,          //                  .rxeqinprogress14,          Check User Guide for details
		output wire         rxeqinprogress15,          //                  .rxeqinprogress15,          Check User Guide for details
		output wire         invalidreq0,               //                  .invalidreq0,               Check User Guide for details
		output wire         invalidreq1,               //                  .invalidreq1,               Check User Guide for details
		output wire         invalidreq2,               //                  .invalidreq2,               Check User Guide for details
		output wire         invalidreq3,               //                  .invalidreq3,               Check User Guide for details
		output wire         invalidreq4,               //                  .invalidreq4,               Check User Guide for details
		output wire         invalidreq5,               //                  .invalidreq5,               Check User Guide for details
		output wire         invalidreq6,               //                  .invalidreq6,               Check User Guide for details
		output wire         invalidreq7,               //                  .invalidreq7,               Check User Guide for details
		output wire         invalidreq8,               //                  .invalidreq8,               Check User Guide for details
		output wire         invalidreq9,               //                  .invalidreq9,               Check User Guide for details
		output wire         invalidreq10,              //                  .invalidreq10,              Check User Guide for details
		output wire         invalidreq11,              //                  .invalidreq11,              Check User Guide for details
		output wire         invalidreq12,              //                  .invalidreq12,              Check User Guide for details
		output wire         invalidreq13,              //                  .invalidreq13,              Check User Guide for details
		output wire         invalidreq14,              //                  .invalidreq14,              Check User Guide for details
		output wire         invalidreq15,              //                  .invalidreq15,              Check User Guide for details
		input  wire [31:0]  rxdata0,                   //                  .rxdata0,                   Check User Guide for details
		input  wire [31:0]  rxdata1,                   //                  .rxdata1,                   Check User Guide for details
		input  wire [31:0]  rxdata2,                   //                  .rxdata2,                   Check User Guide for details
		input  wire [31:0]  rxdata3,                   //                  .rxdata3,                   Check User Guide for details
		input  wire [31:0]  rxdata4,                   //                  .rxdata4,                   Check User Guide for details
		input  wire [31:0]  rxdata5,                   //                  .rxdata5,                   Check User Guide for details
		input  wire [31:0]  rxdata6,                   //                  .rxdata6,                   Check User Guide for details
		input  wire [31:0]  rxdata7,                   //                  .rxdata7,                   Check User Guide for details
		input  wire [31:0]  rxdata8,                   //                  .rxdata8,                   Check User Guide for details
		input  wire [31:0]  rxdata9,                   //                  .rxdata9,                   Check User Guide for details
		input  wire [31:0]  rxdata10,                  //                  .rxdata10,                  Check User Guide for details
		input  wire [31:0]  rxdata11,                  //                  .rxdata11,                  Check User Guide for details
		input  wire [31:0]  rxdata12,                  //                  .rxdata12,                  Check User Guide for details
		input  wire [31:0]  rxdata13,                  //                  .rxdata13,                  Check User Guide for details
		input  wire [31:0]  rxdata14,                  //                  .rxdata14,                  Check User Guide for details
		input  wire [31:0]  rxdata15,                  //                  .rxdata15,                  Check User Guide for details
		input  wire [3:0]   rxdatak0,                  //                  .rxdatak0,                  Check User Guide for details
		input  wire [3:0]   rxdatak1,                  //                  .rxdatak1,                  Check User Guide for details
		input  wire [3:0]   rxdatak2,                  //                  .rxdatak2,                  Check User Guide for details
		input  wire [3:0]   rxdatak3,                  //                  .rxdatak3,                  Check User Guide for details
		input  wire [3:0]   rxdatak4,                  //                  .rxdatak4,                  Check User Guide for details
		input  wire [3:0]   rxdatak5,                  //                  .rxdatak5,                  Check User Guide for details
		input  wire [3:0]   rxdatak6,                  //                  .rxdatak6,                  Check User Guide for details
		input  wire [3:0]   rxdatak7,                  //                  .rxdatak7,                  Check User Guide for details
		input  wire [3:0]   rxdatak8,                  //                  .rxdatak8,                  Check User Guide for details
		input  wire [3:0]   rxdatak9,                  //                  .rxdatak9,                  Check User Guide for details
		input  wire [3:0]   rxdatak10,                 //                  .rxdatak10,                 Check User Guide for details
		input  wire [3:0]   rxdatak11,                 //                  .rxdatak11,                 Check User Guide for details
		input  wire [3:0]   rxdatak12,                 //                  .rxdatak12,                 Check User Guide for details
		input  wire [3:0]   rxdatak13,                 //                  .rxdatak13,                 Check User Guide for details
		input  wire [3:0]   rxdatak14,                 //                  .rxdatak14,                 Check User Guide for details
		input  wire [3:0]   rxdatak15,                 //                  .rxdatak15,                 Check User Guide for details
		input  wire         phystatus0,                //                  .phystatus0,                Check User Guide for details
		input  wire         phystatus1,                //                  .phystatus1,                Check User Guide for details
		input  wire         phystatus2,                //                  .phystatus2,                Check User Guide for details
		input  wire         phystatus3,                //                  .phystatus3,                Check User Guide for details
		input  wire         phystatus4,                //                  .phystatus4,                Check User Guide for details
		input  wire         phystatus5,                //                  .phystatus5,                Check User Guide for details
		input  wire         phystatus6,                //                  .phystatus6,                Check User Guide for details
		input  wire         phystatus7,                //                  .phystatus7,                Check User Guide for details
		input  wire         phystatus8,                //                  .phystatus8,                Check User Guide for details
		input  wire         phystatus9,                //                  .phystatus9,                Check User Guide for details
		input  wire         phystatus10,               //                  .phystatus10,               Check User Guide for details
		input  wire         phystatus11,               //                  .phystatus11,               Check User Guide for details
		input  wire         phystatus12,               //                  .phystatus12,               Check User Guide for details
		input  wire         phystatus13,               //                  .phystatus13,               Check User Guide for details
		input  wire         phystatus14,               //                  .phystatus14,               Check User Guide for details
		input  wire         phystatus15,               //                  .phystatus15,               Check User Guide for details
		input  wire         rxvalid0,                  //                  .rxvalid0,                  Check User Guide for details
		input  wire         rxvalid1,                  //                  .rxvalid1,                  Check User Guide for details
		input  wire         rxvalid2,                  //                  .rxvalid2,                  Check User Guide for details
		input  wire         rxvalid3,                  //                  .rxvalid3,                  Check User Guide for details
		input  wire         rxvalid4,                  //                  .rxvalid4,                  Check User Guide for details
		input  wire         rxvalid5,                  //                  .rxvalid5,                  Check User Guide for details
		input  wire         rxvalid6,                  //                  .rxvalid6,                  Check User Guide for details
		input  wire         rxvalid7,                  //                  .rxvalid7,                  Check User Guide for details
		input  wire         rxvalid8,                  //                  .rxvalid8,                  Check User Guide for details
		input  wire         rxvalid9,                  //                  .rxvalid9,                  Check User Guide for details
		input  wire         rxvalid10,                 //                  .rxvalid10,                 Check User Guide for details
		input  wire         rxvalid11,                 //                  .rxvalid11,                 Check User Guide for details
		input  wire         rxvalid12,                 //                  .rxvalid12,                 Check User Guide for details
		input  wire         rxvalid13,                 //                  .rxvalid13,                 Check User Guide for details
		input  wire         rxvalid14,                 //                  .rxvalid14,                 Check User Guide for details
		input  wire         rxvalid15,                 //                  .rxvalid15,                 Check User Guide for details
		input  wire [2:0]   rxstatus0,                 //                  .rxstatus0,                 Check User Guide for details
		input  wire [2:0]   rxstatus1,                 //                  .rxstatus1,                 Check User Guide for details
		input  wire [2:0]   rxstatus2,                 //                  .rxstatus2,                 Check User Guide for details
		input  wire [2:0]   rxstatus3,                 //                  .rxstatus3,                 Check User Guide for details
		input  wire [2:0]   rxstatus4,                 //                  .rxstatus4,                 Check User Guide for details
		input  wire [2:0]   rxstatus5,                 //                  .rxstatus5,                 Check User Guide for details
		input  wire [2:0]   rxstatus6,                 //                  .rxstatus6,                 Check User Guide for details
		input  wire [2:0]   rxstatus7,                 //                  .rxstatus7,                 Check User Guide for details
		input  wire [2:0]   rxstatus8,                 //                  .rxstatus8,                 Check User Guide for details
		input  wire [2:0]   rxstatus9,                 //                  .rxstatus9,                 Check User Guide for details
		input  wire [2:0]   rxstatus10,                //                  .rxstatus10,                Check User Guide for details
		input  wire [2:0]   rxstatus11,                //                  .rxstatus11,                Check User Guide for details
		input  wire [2:0]   rxstatus12,                //                  .rxstatus12,                Check User Guide for details
		input  wire [2:0]   rxstatus13,                //                  .rxstatus13,                Check User Guide for details
		input  wire [2:0]   rxstatus14,                //                  .rxstatus14,                Check User Guide for details
		input  wire [2:0]   rxstatus15,                //                  .rxstatus15,                Check User Guide for details
		input  wire         rxelecidle0,               //                  .rxelecidle0,               Check User Guide for details
		input  wire         rxelecidle1,               //                  .rxelecidle1,               Check User Guide for details
		input  wire         rxelecidle2,               //                  .rxelecidle2,               Check User Guide for details
		input  wire         rxelecidle3,               //                  .rxelecidle3,               Check User Guide for details
		input  wire         rxelecidle4,               //                  .rxelecidle4,               Check User Guide for details
		input  wire         rxelecidle5,               //                  .rxelecidle5,               Check User Guide for details
		input  wire         rxelecidle6,               //                  .rxelecidle6,               Check User Guide for details
		input  wire         rxelecidle7,               //                  .rxelecidle7,               Check User Guide for details
		input  wire         rxelecidle8,               //                  .rxelecidle8,               Check User Guide for details
		input  wire         rxelecidle9,               //                  .rxelecidle9,               Check User Guide for details
		input  wire         rxelecidle10,              //                  .rxelecidle10,              Check User Guide for details
		input  wire         rxelecidle11,              //                  .rxelecidle11,              Check User Guide for details
		input  wire         rxelecidle12,              //                  .rxelecidle12,              Check User Guide for details
		input  wire         rxelecidle13,              //                  .rxelecidle13,              Check User Guide for details
		input  wire         rxelecidle14,              //                  .rxelecidle14,              Check User Guide for details
		input  wire         rxelecidle15,              //                  .rxelecidle15,              Check User Guide for details
		input  wire [1:0]   rxsynchd0,                 //                  .rxsynchd0,                 Check User Guide for details
		input  wire [1:0]   rxsynchd1,                 //                  .rxsynchd1,                 Check User Guide for details
		input  wire [1:0]   rxsynchd2,                 //                  .rxsynchd2,                 Check User Guide for details
		input  wire [1:0]   rxsynchd3,                 //                  .rxsynchd3,                 Check User Guide for details
		input  wire [1:0]   rxsynchd4,                 //                  .rxsynchd4,                 Check User Guide for details
		input  wire [1:0]   rxsynchd5,                 //                  .rxsynchd5,                 Check User Guide for details
		input  wire [1:0]   rxsynchd6,                 //                  .rxsynchd6,                 Check User Guide for details
		input  wire [1:0]   rxsynchd7,                 //                  .rxsynchd7,                 Check User Guide for details
		input  wire [1:0]   rxsynchd8,                 //                  .rxsynchd8,                 Check User Guide for details
		input  wire [1:0]   rxsynchd9,                 //                  .rxsynchd9,                 Check User Guide for details
		input  wire [1:0]   rxsynchd10,                //                  .rxsynchd10,                Check User Guide for details
		input  wire [1:0]   rxsynchd11,                //                  .rxsynchd11,                Check User Guide for details
		input  wire [1:0]   rxsynchd12,                //                  .rxsynchd12,                Check User Guide for details
		input  wire [1:0]   rxsynchd13,                //                  .rxsynchd13,                Check User Guide for details
		input  wire [1:0]   rxsynchd14,                //                  .rxsynchd14,                Check User Guide for details
		input  wire [1:0]   rxsynchd15,                //                  .rxsynchd15,                Check User Guide for details
		input  wire         rxblkst0,                  //                  .rxblkst0,                  Check User Guide for details
		input  wire         rxblkst1,                  //                  .rxblkst1,                  Check User Guide for details
		input  wire         rxblkst2,                  //                  .rxblkst2,                  Check User Guide for details
		input  wire         rxblkst3,                  //                  .rxblkst3,                  Check User Guide for details
		input  wire         rxblkst4,                  //                  .rxblkst4,                  Check User Guide for details
		input  wire         rxblkst5,                  //                  .rxblkst5,                  Check User Guide for details
		input  wire         rxblkst6,                  //                  .rxblkst6,                  Check User Guide for details
		input  wire         rxblkst7,                  //                  .rxblkst7,                  Check User Guide for details
		input  wire         rxblkst8,                  //                  .rxblkst8,                  Check User Guide for details
		input  wire         rxblkst9,                  //                  .rxblkst9,                  Check User Guide for details
		input  wire         rxblkst10,                 //                  .rxblkst10,                 Check User Guide for details
		input  wire         rxblkst11,                 //                  .rxblkst11,                 Check User Guide for details
		input  wire         rxblkst12,                 //                  .rxblkst12,                 Check User Guide for details
		input  wire         rxblkst13,                 //                  .rxblkst13,                 Check User Guide for details
		input  wire         rxblkst14,                 //                  .rxblkst14,                 Check User Guide for details
		input  wire         rxblkst15,                 //                  .rxblkst15,                 Check User Guide for details
		input  wire         rxdataskip0,               //                  .rxdataskip0,               Check User Guide for details
		input  wire         rxdataskip1,               //                  .rxdataskip1,               Check User Guide for details
		input  wire         rxdataskip2,               //                  .rxdataskip2,               Check User Guide for details
		input  wire         rxdataskip3,               //                  .rxdataskip3,               Check User Guide for details
		input  wire         rxdataskip4,               //                  .rxdataskip4,               Check User Guide for details
		input  wire         rxdataskip5,               //                  .rxdataskip5,               Check User Guide for details
		input  wire         rxdataskip6,               //                  .rxdataskip6,               Check User Guide for details
		input  wire         rxdataskip7,               //                  .rxdataskip7,               Check User Guide for details
		input  wire         rxdataskip8,               //                  .rxdataskip8,               Check User Guide for details
		input  wire         rxdataskip9,               //                  .rxdataskip9,               Check User Guide for details
		input  wire         rxdataskip10,              //                  .rxdataskip10,              Check User Guide for details
		input  wire         rxdataskip11,              //                  .rxdataskip11,              Check User Guide for details
		input  wire         rxdataskip12,              //                  .rxdataskip12,              Check User Guide for details
		input  wire         rxdataskip13,              //                  .rxdataskip13,              Check User Guide for details
		input  wire         rxdataskip14,              //                  .rxdataskip14,              Check User Guide for details
		input  wire         rxdataskip15,              //                  .rxdataskip15,              Check User Guide for details
		input  wire [5:0]   dirfeedback0,              //                  .dirfeedback0,              Check User Guide for details
		input  wire [5:0]   dirfeedback1,              //                  .dirfeedback1,              Check User Guide for details
		input  wire [5:0]   dirfeedback2,              //                  .dirfeedback2,              Check User Guide for details
		input  wire [5:0]   dirfeedback3,              //                  .dirfeedback3,              Check User Guide for details
		input  wire [5:0]   dirfeedback4,              //                  .dirfeedback4,              Check User Guide for details
		input  wire [5:0]   dirfeedback5,              //                  .dirfeedback5,              Check User Guide for details
		input  wire [5:0]   dirfeedback6,              //                  .dirfeedback6,              Check User Guide for details
		input  wire [5:0]   dirfeedback7,              //                  .dirfeedback7,              Check User Guide for details
		input  wire [5:0]   dirfeedback8,              //                  .dirfeedback8,              Check User Guide for details
		input  wire [5:0]   dirfeedback9,              //                  .dirfeedback9,              Check User Guide for details
		input  wire [5:0]   dirfeedback10,             //                  .dirfeedback10,             Check User Guide for details
		input  wire [5:0]   dirfeedback11,             //                  .dirfeedback11,             Check User Guide for details
		input  wire [5:0]   dirfeedback12,             //                  .dirfeedback12,             Check User Guide for details
		input  wire [5:0]   dirfeedback13,             //                  .dirfeedback13,             Check User Guide for details
		input  wire [5:0]   dirfeedback14,             //                  .dirfeedback14,             Check User Guide for details
		input  wire [5:0]   dirfeedback15,             //                  .dirfeedback15,             Check User Guide for details
		input  wire         sim_pipe_mask_tx_pll_lock, //                  .sim_pipe_mask_tx_pll_lock, Check User Guide for details
		input  wire         rx_in0,                    //        hip_serial.rx_in0,                    Check User Guide for details
		input  wire         rx_in1,                    //                  .rx_in1,                    Check User Guide for details
		input  wire         rx_in2,                    //                  .rx_in2,                    Check User Guide for details
		input  wire         rx_in3,                    //                  .rx_in3,                    Check User Guide for details
		input  wire         rx_in4,                    //                  .rx_in4,                    Check User Guide for details
		input  wire         rx_in5,                    //                  .rx_in5,                    Check User Guide for details
		input  wire         rx_in6,                    //                  .rx_in6,                    Check User Guide for details
		input  wire         rx_in7,                    //                  .rx_in7,                    Check User Guide for details
		input  wire         rx_in8,                    //                  .rx_in8,                    Check User Guide for details
		input  wire         rx_in9,                    //                  .rx_in9,                    Check User Guide for details
		input  wire         rx_in10,                   //                  .rx_in10,                   Check User Guide for details
		input  wire         rx_in11,                   //                  .rx_in11,                   Check User Guide for details
		input  wire         rx_in12,                   //                  .rx_in12,                   Check User Guide for details
		input  wire         rx_in13,                   //                  .rx_in13,                   Check User Guide for details
		input  wire         rx_in14,                   //                  .rx_in14,                   Check User Guide for details
		input  wire         rx_in15,                   //                  .rx_in15,                   Check User Guide for details
		output wire         tx_out0,                   //                  .tx_out0,                   Check User Guide for details
		output wire         tx_out1,                   //                  .tx_out1,                   Check User Guide for details
		output wire         tx_out2,                   //                  .tx_out2,                   Check User Guide for details
		output wire         tx_out3,                   //                  .tx_out3,                   Check User Guide for details
		output wire         tx_out4,                   //                  .tx_out4,                   Check User Guide for details
		output wire         tx_out5,                   //                  .tx_out5,                   Check User Guide for details
		output wire         tx_out6,                   //                  .tx_out6,                   Check User Guide for details
		output wire         tx_out7,                   //                  .tx_out7,                   Check User Guide for details
		output wire         tx_out8,                   //                  .tx_out8,                   Check User Guide for details
		output wire         tx_out9,                   //                  .tx_out9,                   Check User Guide for details
		output wire         tx_out10,                  //                  .tx_out10,                  Check User Guide for details
		output wire         tx_out11,                  //                  .tx_out11,                  Check User Guide for details
		output wire         tx_out12,                  //                  .tx_out12,                  Check User Guide for details
		output wire         tx_out13,                  //                  .tx_out13,                  Check User Guide for details
		output wire         tx_out14,                  //                  .tx_out14,                  Check User Guide for details
		output wire         tx_out15,                  //                  .tx_out15,                  Check User Guide for details
		output wire [1:0]   tl_cfg_func_o,             //         config_tl.tl_cfg_func,               Check User Guide for details
		output wire [3:0]   tl_cfg_add_o,              //                  .tl_cfg_add,                Check User Guide for details
		output wire [31:0]  tl_cfg_ctl_o               //                  .tl_cfg_ctl,                Check User Guide for details
	);

	qsys_top_avmm_bridge_512_0_avmm_bridge_512_2020_4sfhkta #(
		.enable_512adapter_hwtcl                                                         (1),
		.enable_pcie_cv_fix                                                              (0),
		.enable_rx_buffer_limit_ports_hwtcl                                              (1),
		.en_order_rx_posted_cpl_hwtcl                                                    (1),
		.total_pf_count_hwtcl                                                            (1),
		.total_pf_count_width_hwtcl                                                      (1),
		.enable_sriov_hwtcl                                                              (0),
		.total_vf_count_hwtcl                                                            (0),
		.total_vf_count_width_hwtcl                                                      (1),
		.pf0_bar0_address_width_hwtcl                                                    (20),
		.pf0_bar1_address_width_hwtcl                                                    (0),
		.pf0_bar2_address_width_hwtcl                                                    (0),
		.pf0_bar3_address_width_hwtcl                                                    (0),
		.pf0_bar4_address_width_hwtcl                                                    (0),
		.pf0_bar5_address_width_hwtcl                                                    (0),
		.pf0_expansion_base_address_register_hwtcl                                       (0),
		.pf0_sriov_vf_bar0_address_width_hwtcl                                           (0),
		.pf0_sriov_vf_bar1_address_width_hwtcl                                           (0),
		.pf0_sriov_vf_bar2_address_width_hwtcl                                           (0),
		.pf0_sriov_vf_bar3_address_width_hwtcl                                           (0),
		.pf0_sriov_vf_bar4_address_width_hwtcl                                           (0),
		.pf0_sriov_vf_bar5_address_width_hwtcl                                           (0),
		.pf1_bar0_address_width_hwtcl                                                    (0),
		.pf1_bar1_address_width_hwtcl                                                    (0),
		.pf1_bar2_address_width_hwtcl                                                    (0),
		.pf1_bar3_address_width_hwtcl                                                    (0),
		.pf1_bar4_address_width_hwtcl                                                    (0),
		.pf1_bar5_address_width_hwtcl                                                    (0),
		.pf1_expansion_base_address_register_hwtcl                                       (0),
		.pf1_sriov_vf_bar0_address_width_hwtcl                                           (0),
		.pf1_sriov_vf_bar1_address_width_hwtcl                                           (0),
		.pf1_sriov_vf_bar2_address_width_hwtcl                                           (0),
		.pf1_sriov_vf_bar3_address_width_hwtcl                                           (0),
		.pf1_sriov_vf_bar4_address_width_hwtcl                                           (0),
		.pf1_sriov_vf_bar5_address_width_hwtcl                                           (0),
		.pf2_bar0_address_width_hwtcl                                                    (0),
		.pf2_bar1_address_width_hwtcl                                                    (0),
		.pf2_bar2_address_width_hwtcl                                                    (0),
		.pf2_bar3_address_width_hwtcl                                                    (0),
		.pf2_bar4_address_width_hwtcl                                                    (0),
		.pf2_bar5_address_width_hwtcl                                                    (0),
		.pf2_expansion_base_address_register_hwtcl                                       (0),
		.pf2_sriov_vf_bar0_address_width_hwtcl                                           (0),
		.pf2_sriov_vf_bar1_address_width_hwtcl                                           (0),
		.pf2_sriov_vf_bar2_address_width_hwtcl                                           (0),
		.pf2_sriov_vf_bar3_address_width_hwtcl                                           (0),
		.pf2_sriov_vf_bar4_address_width_hwtcl                                           (0),
		.pf2_sriov_vf_bar5_address_width_hwtcl                                           (0),
		.pf3_bar0_address_width_hwtcl                                                    (0),
		.pf3_bar1_address_width_hwtcl                                                    (0),
		.pf3_bar2_address_width_hwtcl                                                    (0),
		.pf3_bar3_address_width_hwtcl                                                    (0),
		.pf3_bar4_address_width_hwtcl                                                    (0),
		.pf3_bar5_address_width_hwtcl                                                    (0),
		.pf3_expansion_base_address_register_hwtcl                                       (0),
		.pf3_sriov_vf_bar0_address_width_hwtcl                                           (0),
		.pf3_sriov_vf_bar1_address_width_hwtcl                                           (0),
		.pf3_sriov_vf_bar2_address_width_hwtcl                                           (0),
		.pf3_sriov_vf_bar3_address_width_hwtcl                                           (0),
		.pf3_sriov_vf_bar4_address_width_hwtcl                                           (0),
		.pf3_sriov_vf_bar5_address_width_hwtcl                                           (0),
		.enable_read_mover_hwtcl                                                         (0),
		.read_mover_address_width_hwtcl                                                  (64),
		.enable_write_mover_hwtcl                                                        (0),
		.write_mover_address_width_hwtcl                                                 (64),
		.enable_root_port_hwtcl                                                          (0),
		.enable_advanced_interrupt_hwtcl                                                 (0),
		.enable_bursting_slave_hwtcl                                                     (0),
		.bursting_slave_address_width_hwtcl                                              (64),
		.enable_bursting_master_hwtcl                                                    (1),
		.bursting_master_address_width_hwtcl                                             (20),
		.enable_legacy_interrupt_hwtcl                                                   (0),
		.pfnum_width_hwtcl                                                               (2),
		.vfnum_width_hwtcl                                                               (11),
		.virtual_maxpayload_size_hwtcl                                                   (128),
		.hip_reconfig_hwtcl                                                              (0),
		.xcvr_reconfig_hwtcl                                                             (0),
		.xcvr_adme_hwtcl                                                                 (0),
		.pcie_link_inspector_hwtcl                                                       (0),
		.pcie_link_inspector_avmm_hwtcl                                                  (0),
		.enable_test_out_hwtcl                                                           (0),
		.enable_completion_checking_hwtcl                                                (0),
		.pf0_vf_ats_cap_enable_hwtcl                                                     (0),
		.pf1_vf_ats_cap_enable_hwtcl                                                     (0),
		.pf2_vf_ats_cap_enable_hwtcl                                                     (0),
		.pf3_vf_ats_cap_enable_hwtcl                                                     (0),
		.pf0_vf_tph_cap_enable_hwtcl                                                     (0),
		.pf1_vf_tph_cap_enable_hwtcl                                                     (0),
		.pf2_vf_tph_cap_enable_hwtcl                                                     (0),
		.pf3_vf_tph_cap_enable_hwtcl                                                     (0),
		.cvp_jtag0                                                                       (0),
		.cvp_jtag1                                                                       (0),
		.cvp_jtag2                                                                       (0),
		.cvp_jtag3                                                                       (0),
		.pf0_cardbus_cis_pointer                                                         (0),
		.pf0_mask_radm_2                                                                 (3),
		.pf0_sn_ser_num_reg_1_dw                                                         (0),
		.pf0_sn_ser_num_reg_2_dw                                                         (0),
		.pf0_sriov_sup_page_size                                                         (0),
		.pf1_cardbus_cis_pointer                                                         (0),
		.pf1_sn_ser_num_reg_1_dw                                                         (0),
		.pf1_sn_ser_num_reg_2_dw                                                         (0),
		.pf1_sriov_sup_page_size                                                         (0),
		.pf2_cardbus_cis_pointer                                                         (0),
		.pf2_sn_ser_num_reg_1_dw                                                         (0),
		.pf2_sn_ser_num_reg_2_dw                                                         (0),
		.pf2_sriov_sup_page_size                                                         (0),
		.pf3_cardbus_cis_pointer                                                         (0),
		.pf3_sn_ser_num_reg_1_dw                                                         (0),
		.pf3_sn_ser_num_reg_2_dw                                                         (0),
		.pf3_sriov_sup_page_size                                                         (0),
		.test_in_hi                                                                      (0),
		.test_in_lo                                                                      (0),
		.device_family                                                                   ("Stratix 10"),
		.adp_bypass                                                                      ("false"),
		.aux_warm_reset_ctl                                                              ("true"),
		.cfg_blk_crs_en                                                                  ("false"),
		.cfg_dbi_pf0_table_size                                                          (262),
		.cfg_dbi_pf1_start_addr                                                          (320),
		.cfg_g3_pset_coeff_0                                                             (64320),
		.cfg_g3_pset_coeff_1                                                             (44160),
		.cfg_g3_pset_coeff_10                                                            (84480),
		.cfg_g3_pset_coeff_2                                                             (52224),
		.cfg_g3_pset_coeff_3                                                             (36096),
		.cfg_g3_pset_coeff_4                                                             (3840),
		.cfg_g3_pset_coeff_5                                                             (3462),
		.cfg_g3_pset_coeff_6                                                             (3336),
		.cfg_g3_pset_coeff_7                                                             (51846),
		.cfg_g3_pset_coeff_8                                                             (35592),
		.cfg_g3_pset_coeff_9                                                             (3210),
		.clkmod_gen3_hclk_div_sel                                                        ("hclk_div2"),
		.clkmod_gen3_hclk_source_sel                                                     ("hclk_1"),
		.clkmod_hip_clk_dis                                                              ("false"),
		.clkmod_pclk_sel                                                                 ("pclk_ch7"),
		.clkmod_pld_clk_out_sel                                                          ("div1"),
		.clkmod_pld_clk_out_sel_2x                                                       ("aib2x_div1"),
		.clock_ctl_rsvd_3                                                                ("false"),
		.clock_ctl_rsvd_5                                                                ("false"),
		.clrhip_not_rst_sticky                                                           ("false"),
		.crs_override                                                                    ("false"),
		.crs_override_value                                                              ("true"),
		.cvp_blocking_dis                                                                ("false"),
		.cvp_clk_sel                                                                     ("false"),
		.cvp_data_compressed                                                             ("false"),
		.cvp_data_encrypted                                                              ("false"),
		.cvp_extra                                                                       ("false"),
		.cvp_hard_reset_bypass                                                           ("false"),
		.cvp_hip_clk_sel_default                                                         ("false"),
		.cvp_intf_reset_ctl                                                              (2),
		.cvp_irq_en                                                                      ("false"),
		.cvp_mode_default                                                                ("false"),
		.cvp_mode_gating_dis                                                             ("false"),
		.cvp_rate_sel                                                                    ("false"),
		.cvp_user_id                                                                     (0),
		.cvp_vsec_id                                                                     (4466),
		.cvp_vsec_rev                                                                    (0),
		.cvp_warm_rst_ready_force_bit0                                                   ("false"),
		.cvp_warm_rst_ready_force_bit1                                                   ("false"),
		.cvp_warm_rst_req_ena                                                            ("disable"),
		.cvp_write_mask_ctl                                                              (3),
		.device_type                                                                     ("dev_nep"),
		.ecc_chk_val                                                                     ("true"),
		.ecc_gen_val                                                                     ("false"),
		.eco_flops                                                                       (0),
		.eqctrl_adp_ctle                                                                 ("false"),
		.eqctrl_ctle_val                                                                 ("ctle_val_0"),
		.eqctrl_dir_mode_en                                                              ("false"),
		.eqctrl_fom_mode_en                                                              ("false"),
		.eqctrl_legacy_mode_en                                                           ("false"),
		.eqctrl_num_fom_cycles                                                           (0),
		.eqctrl_use_dsp_rxpreset                                                         ("false"),
		.func_mode                                                                       ("enable"),
		.gpio_irq                                                                        (0),
		.hip_pcs_chnl_en                                                                 (65535),
		.hrc_chnl_cal_done_active                                                        ("chnl_cal_done_0_to_15"),
		.hrc_chnl_en                                                                     (65535),
		.hrc_chnl_txpll_master_cgb_rst_en                                                (128),
		.hrc_chnl_txpll_rst_en                                                           (384),
		.hrc_en_pcs_fifo_err                                                             ("false"),
		.hrc_force_inactive_rst                                                          ("false"),
		.hrc_fref_clk_active                                                             ("fref_clk_sel_0"),
		.hrc_mask_tx_pll_lock_active                                                     ("mask_tx_pll_lock_7"),
		.hrc_pll_cal_done_active                                                         ("pll_cal_done_78"),
		.hrc_pll_perst_en                                                                ("disable"),
		.hrc_pma_perst_en                                                                ("level"),
		.hrc_rstctl_1ms                                                                  (0),
		.hrc_rstctl_1us                                                                  (0),
		.hrc_rstctl_timer_type_a                                                         ("fref_cyc_a"),
		.hrc_rstctl_timer_type_f                                                         ("fref_cyc_f"),
		.hrc_rstctl_timer_type_g                                                         ("fref_cyc_g"),
		.hrc_rstctl_timer_type_h                                                         ("fref_cyc_h"),
		.hrc_rstctl_timer_type_i                                                         ("fref_cyc_i"),
		.hrc_rstctl_timer_type_j                                                         ("fref_cyc_j"),
		.hrc_rstctl_timer_value_a                                                        (10),
		.hrc_rstctl_timer_value_f                                                        (10),
		.hrc_rstctl_timer_value_g                                                        (2),
		.hrc_rstctl_timer_value_h                                                        (4),
		.hrc_rstctl_timer_value_i                                                        (20),
		.hrc_rstctl_timer_value_j                                                        (20),
		.hrc_rx_pcs_rst_n_active                                                         ("rx_pcs_rst_0_to_15"),
		.hrc_rx_pll_lock_active                                                          ("rx_pll_lock_0_to_15"),
		.hrc_rx_pma_rstb_active                                                          ("rx_pma_rstb_0_to_15"),
		.hrc_soft_rstctrl_clr                                                            ("false"),
		.hrc_soft_rstctrl_en                                                             ("disable"),
		.hrc_tx_lc_pll_rstb_active                                                       ("tx_lc_pll_rstb_78"),
		.hrc_tx_lcff_pll_lock_active                                                     ("tx_lcff_pll_lock_78"),
		.hrc_tx_pcs_rst_n_active                                                         ("tx_pcs_rst_0_to_15"),
		.irq_misc_ctrl                                                                   (0),
		.k_phy_misc_ctrl_rsvd_0_5                                                        (32),
		.k_phy_misc_ctrl_rsvd_13_15                                                      (0),
		.pf0_ack_n_fts                                                                   (255),
		.pf0_adv_err_int_msg_num                                                         (0),
		.pf0_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                      (258),
		.pf0_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                      (259),
		.pf0_aer_cap_root_err_status_off_addr_byte0                                      (304),
		.pf0_aer_cap_version                                                             (2),
		.pf0_aer_next_offset                                                             (328),
		.pf0_ari_cap_ari_base_addr_byte2                                                 (378),
		.pf0_ari_cap_ari_base_addr_byte3                                                 (379),
		.pf0_ari_cap_version                                                             (1),
		.pf0_ari_next_offset                                                             (392),
		.pf0_ats_cap_ats_cap_hdr_reg_addr_byte2                                          (646),
		.pf0_ats_cap_ats_cap_hdr_reg_addr_byte3                                          (647),
		.pf0_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                (648),
		.pf0_ats_cap_version                                                             (1),
		.pf0_ats_capabilities_ctrl_reg_rsvdp_7                                           ("false"),
		.pf0_ats_next_offset                                                             (0),
		.pf0_auto_lane_flip_ctrl_en                                                      ("disable"),
		.pf0_aux_clk_freq                                                                (500),
		.pf0_aux_clk_freq_off_rsvdp_10                                                   (0),
		.pf0_aux_curr                                                                    (0),
		.pf0_bar0_mem_io                                                                 ("pf0_bar0_mem"),
		.pf0_bar0_prefetch                                                               ("true"),
		.pf0_bar0_start                                                                  (0),
		.pf0_bar0_type                                                                   ("pf0_bar0_mem64"),
		.pf0_bar1_mem_io                                                                 ("pf0_bar1_mem"),
		.pf0_bar1_prefetch                                                               ("false"),
		.pf0_bar1_start                                                                  (0),
		.pf0_bar1_type                                                                   ("pf0_bar1_mem32"),
		.pf0_bar2_mem_io                                                                 ("pf0_bar2_mem"),
		.pf0_bar2_prefetch                                                               ("false"),
		.pf0_bar2_start                                                                  (0),
		.pf0_bar2_type                                                                   ("pf0_bar2_mem32"),
		.pf0_bar3_mem_io                                                                 ("pf0_bar3_mem"),
		.pf0_bar3_prefetch                                                               ("false"),
		.pf0_bar3_start                                                                  (0),
		.pf0_bar3_type                                                                   ("pf0_bar3_mem32"),
		.pf0_bar4_mem_io                                                                 ("pf0_bar4_mem"),
		.pf0_bar4_prefetch                                                               ("false"),
		.pf0_bar4_start                                                                  (0),
		.pf0_bar4_type                                                                   ("pf0_bar4_mem32"),
		.pf0_bar5_mem_io                                                                 ("pf0_bar5_mem"),
		.pf0_bar5_prefetch                                                               ("false"),
		.pf0_bar5_start                                                                  (0),
		.pf0_bar5_type                                                                   ("pf0_bar5_mem32"),
		.pf0_base_class_code                                                             (0),
		.pf0_cap_id_nxt_ptr_reg_rsvdp_20                                                 ("false"),
		.pf0_cap_pointer                                                                 (64),
		.pf0_common_clk_n_fts                                                            (255),
		.pf0_con_status_reg_rsvdp_2                                                      ("false"),
		.pf0_con_status_reg_rsvdp_4                                                      (0),
		.pf0_config_phy_tx_change                                                        ("pf0_full_swing"),
		.pf0_config_tx_comp_rx                                                           ("false"),
		.pf0_cross_link_active                                                           ("false"),
		.pf0_cross_link_en                                                               ("false"),
		.pf0_d1_support                                                                  ("pf0_d1_not_supported"),
		.pf0_d2_support                                                                  ("pf0_d2_not_supported"),
		.pf0_dbi_reserved_0                                                              (0),
		.pf0_dbi_reserved_1                                                              (0),
		.pf0_dbi_reserved_10                                                             (0),
		.pf0_dbi_reserved_11                                                             (0),
		.pf0_dbi_reserved_12                                                             (0),
		.pf0_dbi_reserved_13                                                             (0),
		.pf0_dbi_reserved_14                                                             (0),
		.pf0_dbi_reserved_15                                                             (0),
		.pf0_dbi_reserved_16                                                             (0),
		.pf0_dbi_reserved_17                                                             (0),
		.pf0_dbi_reserved_18                                                             (0),
		.pf0_dbi_reserved_19                                                             (0),
		.pf0_dbi_reserved_2                                                              (0),
		.pf0_dbi_reserved_20                                                             (0),
		.pf0_dbi_reserved_21                                                             (0),
		.pf0_dbi_reserved_22                                                             (0),
		.pf0_dbi_reserved_23                                                             (0),
		.pf0_dbi_reserved_24                                                             (0),
		.pf0_dbi_reserved_25                                                             (0),
		.pf0_dbi_reserved_26                                                             (0),
		.pf0_dbi_reserved_27                                                             (0),
		.pf0_dbi_reserved_28                                                             (0),
		.pf0_dbi_reserved_29                                                             (0),
		.pf0_dbi_reserved_3                                                              (0),
		.pf0_dbi_reserved_30                                                             (0),
		.pf0_dbi_reserved_31                                                             (0),
		.pf0_dbi_reserved_32                                                             (0),
		.pf0_dbi_reserved_33                                                             (0),
		.pf0_dbi_reserved_34                                                             (0),
		.pf0_dbi_reserved_35                                                             (0),
		.pf0_dbi_reserved_36                                                             (0),
		.pf0_dbi_reserved_37                                                             (0),
		.pf0_dbi_reserved_38                                                             (0),
		.pf0_dbi_reserved_39                                                             (0),
		.pf0_dbi_reserved_4                                                              (0),
		.pf0_dbi_reserved_40                                                             (0),
		.pf0_dbi_reserved_41                                                             (0),
		.pf0_dbi_reserved_42                                                             (0),
		.pf0_dbi_reserved_43                                                             (0),
		.pf0_dbi_reserved_44                                                             (0),
		.pf0_dbi_reserved_45                                                             (0),
		.pf0_dbi_reserved_46                                                             (0),
		.pf0_dbi_reserved_47                                                             (0),
		.pf0_dbi_reserved_48                                                             (0),
		.pf0_dbi_reserved_49                                                             (0),
		.pf0_dbi_reserved_5                                                              (0),
		.pf0_dbi_reserved_50                                                             (0),
		.pf0_dbi_reserved_51                                                             (0),
		.pf0_dbi_reserved_52                                                             (0),
		.pf0_dbi_reserved_53                                                             (0),
		.pf0_dbi_reserved_54                                                             (0),
		.pf0_dbi_reserved_55                                                             (0),
		.pf0_dbi_reserved_56                                                             (0),
		.pf0_dbi_reserved_57                                                             (0),
		.pf0_dbi_reserved_6                                                              (0),
		.pf0_dbi_reserved_7                                                              (0),
		.pf0_dbi_reserved_8                                                              (0),
		.pf0_dbi_reserved_9                                                              (0),
		.pf0_dbi_ro_wr_en                                                                ("enable"),
		.pf0_device_capabilities_reg_rsvdp_12                                            (0),
		.pf0_device_capabilities_reg_rsvdp_16                                            (0),
		.pf0_device_capabilities_reg_rsvdp_29                                            (0),
		.pf0_direct_speed_change                                                         ("pf0_auto_speed_chg"),
		.pf0_disable_fc_wd_timer                                                         ("enable"),
		.pf0_disable_scrambler_gen_3                                                     ("enable"),
		.pf0_dll_link_en                                                                 ("enable"),
		.pf0_dsi                                                                         ("pf0_not_required"),
		.pf0_dsp_rx_preset_hint0                                                         (0),
		.pf0_dsp_rx_preset_hint1                                                         (0),
		.pf0_dsp_rx_preset_hint10                                                        (0),
		.pf0_dsp_rx_preset_hint11                                                        (0),
		.pf0_dsp_rx_preset_hint12                                                        (0),
		.pf0_dsp_rx_preset_hint13                                                        (0),
		.pf0_dsp_rx_preset_hint14                                                        (0),
		.pf0_dsp_rx_preset_hint15                                                        (0),
		.pf0_dsp_rx_preset_hint2                                                         (0),
		.pf0_dsp_rx_preset_hint3                                                         (0),
		.pf0_dsp_rx_preset_hint4                                                         (0),
		.pf0_dsp_rx_preset_hint5                                                         (0),
		.pf0_dsp_rx_preset_hint6                                                         (0),
		.pf0_dsp_rx_preset_hint7                                                         (0),
		.pf0_dsp_rx_preset_hint8                                                         (0),
		.pf0_dsp_rx_preset_hint9                                                         (0),
		.pf0_dsp_tx_preset0                                                              (0),
		.pf0_dsp_tx_preset1                                                              (0),
		.pf0_dsp_tx_preset10                                                             (0),
		.pf0_dsp_tx_preset11                                                             (0),
		.pf0_dsp_tx_preset12                                                             (0),
		.pf0_dsp_tx_preset13                                                             (0),
		.pf0_dsp_tx_preset14                                                             (0),
		.pf0_dsp_tx_preset15                                                             (0),
		.pf0_dsp_tx_preset2                                                              (0),
		.pf0_dsp_tx_preset3                                                              (0),
		.pf0_dsp_tx_preset4                                                              (0),
		.pf0_dsp_tx_preset5                                                              (0),
		.pf0_dsp_tx_preset6                                                              (0),
		.pf0_dsp_tx_preset7                                                              (0),
		.pf0_dsp_tx_preset8                                                              (0),
		.pf0_dsp_tx_preset9                                                              (0),
		.pf0_eidle_timer                                                                 (0),
		.pf0_eq_eieos_cnt                                                                ("enable"),
		.pf0_eq_phase_2_3                                                                ("enable"),
		.pf0_eq_redo                                                                     ("enable"),
		.pf0_exp_rom_bar_mask_reg_rsvdp_1                                                (0),
		.pf0_exp_rom_base_addr_reg_rsvdp_1                                               (0),
		.pf0_fast_link_mode                                                              ("false"),
		.pf0_fast_training_seq                                                           (255),
		.pf0_forward_user_vsec                                                           ("false"),
		.pf0_gen1_ei_inference                                                           ("pf0_use_rx_eidle"),
		.pf0_gen2_ctrl_off_rsvdp_22                                                      (0),
		.pf0_gen3_dc_balance_disable                                                     ("enable"),
		.pf0_gen3_dllp_xmt_delay_disable                                                 ("enable"),
		.pf0_gen3_eq_control_off_rsvdp_26                                                (0),
		.pf0_gen3_eq_control_off_rsvdp_6                                                 (0),
		.pf0_gen3_eq_eval_2ms_disable                                                    ("pf0_abort"),
		.pf0_gen3_eq_fb_mode                                                             ("pf0_dir_chg"),
		.pf0_gen3_eq_fb_mode_dir_change_off_rsvdp_18                                     (0),
		.pf0_gen3_eq_fmdc_max_post_cusror_delta                                          (2),
		.pf0_gen3_eq_fmdc_max_pre_cusror_delta                                           (2),
		.pf0_gen3_eq_fmdc_n_evals                                                        (4),
		.pf0_gen3_eq_fmdc_t_min_phase23                                                  (2),
		.pf0_gen3_eq_fom_inc_initial_eval                                                ("pf0_ignore_init_fom"),
		.pf0_gen3_eq_local_fs                                                            (60),
		.pf0_gen3_eq_local_fs_lf_off_rsvdp_12                                            (0),
		.pf0_gen3_eq_local_lf                                                            (20),
		.pf0_gen3_eq_phase23_exit_mode                                                   ("pf0_next_rec_speed"),
		.pf0_gen3_eq_pset_req_as_coef                                                    ("false"),
		.pf0_gen3_eq_pset_req_vec                                                        (256),
		.pf0_gen3_equalization_disable                                                   ("enable"),
		.pf0_gen3_related_off_rsvdp_1                                                    (0),
		.pf0_gen3_related_off_rsvdp_13                                                   (0),
		.pf0_gen3_related_off_rsvdp_19                                                   (0),
		.pf0_gen3_zrxdc_noncompl                                                         ("pf0_compliant"),
		.pf0_global_inval_spprtd                                                         ("false"),
		.pf0_header_type                                                                 (0),
		.pf0_int_pin                                                                     ("pf0_inta"),
		.pf0_invalidate_q_depth                                                          (0),
		.pf0_lane_equalization_control01_reg_rsvdp_15                                    ("false"),
		.pf0_lane_equalization_control01_reg_rsvdp_23                                    ("false"),
		.pf0_lane_equalization_control01_reg_rsvdp_31                                    ("false"),
		.pf0_lane_equalization_control01_reg_rsvdp_7                                     ("false"),
		.pf0_lane_equalization_control1011_reg_rsvdp_15                                  ("false"),
		.pf0_lane_equalization_control1011_reg_rsvdp_23                                  ("false"),
		.pf0_lane_equalization_control1011_reg_rsvdp_31                                  ("false"),
		.pf0_lane_equalization_control1011_reg_rsvdp_7                                   ("false"),
		.pf0_lane_equalization_control1213_reg_rsvdp_15                                  ("false"),
		.pf0_lane_equalization_control1213_reg_rsvdp_23                                  ("false"),
		.pf0_lane_equalization_control1213_reg_rsvdp_31                                  ("false"),
		.pf0_lane_equalization_control1213_reg_rsvdp_7                                   ("false"),
		.pf0_lane_equalization_control1415_reg_rsvdp_15                                  ("false"),
		.pf0_lane_equalization_control1415_reg_rsvdp_23                                  ("false"),
		.pf0_lane_equalization_control1415_reg_rsvdp_31                                  ("false"),
		.pf0_lane_equalization_control1415_reg_rsvdp_7                                   ("false"),
		.pf0_lane_equalization_control23_reg_rsvdp_15                                    ("false"),
		.pf0_lane_equalization_control23_reg_rsvdp_23                                    ("false"),
		.pf0_lane_equalization_control23_reg_rsvdp_31                                    ("false"),
		.pf0_lane_equalization_control23_reg_rsvdp_7                                     ("false"),
		.pf0_lane_equalization_control45_reg_rsvdp_15                                    ("false"),
		.pf0_lane_equalization_control45_reg_rsvdp_23                                    ("false"),
		.pf0_lane_equalization_control45_reg_rsvdp_31                                    ("false"),
		.pf0_lane_equalization_control45_reg_rsvdp_7                                     ("false"),
		.pf0_lane_equalization_control67_reg_rsvdp_15                                    ("false"),
		.pf0_lane_equalization_control67_reg_rsvdp_23                                    ("false"),
		.pf0_lane_equalization_control67_reg_rsvdp_31                                    ("false"),
		.pf0_lane_equalization_control67_reg_rsvdp_7                                     ("false"),
		.pf0_lane_equalization_control89_reg_rsvdp_15                                    ("false"),
		.pf0_lane_equalization_control89_reg_rsvdp_23                                    ("false"),
		.pf0_lane_equalization_control89_reg_rsvdp_31                                    ("false"),
		.pf0_lane_equalization_control89_reg_rsvdp_7                                     ("false"),
		.pf0_link_capabilities_reg_rsvdp_23                                              ("false"),
		.pf0_link_capable                                                                ("pf0_conn_x16"),
		.pf0_link_control_link_status_reg_rsvdp_12                                       (0),
		.pf0_link_control_link_status_reg_rsvdp_2                                        ("false"),
		.pf0_link_control_link_status_reg_rsvdp_25                                       (0),
		.pf0_link_control_link_status_reg_rsvdp_9                                        ("false"),
		.pf0_link_disable                                                                ("false"),
		.pf0_link_num                                                                    (0),
		.pf0_loopback_enable                                                             ("false"),
		.pf0_mask_radm_1                                                                 (8200),
		.pf0_max_func_num                                                                ("pf0_one_function"),
		.pf0_misc_control_1_off_rsvdp_1                                                  (0),
		.pf0_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                             (81),
		.pf0_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                             (82),
		.pf0_msix_cap_msix_pba_offset_reg_addr_byte0                                     (184),
		.pf0_msix_cap_msix_pba_offset_reg_addr_byte1                                     (185),
		.pf0_msix_cap_msix_pba_offset_reg_addr_byte2                                     (186),
		.pf0_msix_cap_msix_pba_offset_reg_addr_byte3                                     (187),
		.pf0_msix_cap_msix_table_offset_reg_addr_byte0                                   (180),
		.pf0_msix_cap_msix_table_offset_reg_addr_byte1                                   (181),
		.pf0_msix_cap_msix_table_offset_reg_addr_byte2                                   (182),
		.pf0_msix_cap_msix_table_offset_reg_addr_byte3                                   (183),
		.pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                           (177),
		.pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                           (178),
		.pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                           (179),
		.pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                (2097330),
		.pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                (2097331),
		.pf0_multi_func                                                                  ("false"),
		.pf0_no_soft_rst                                                                 ("pf0_not_internally_reset"),
		.pf0_num_of_lanes                                                                (16),
		.pf0_page_aligned_req                                                            ("false"),
		.pf0_pci_msi_64_bit_addr_cap                                                     ("false"),
		.pf0_pci_msi_cap_next_offset                                                     (112),
		.pf0_pci_msi_enable                                                              ("false"),
		.pf0_pci_msi_multiple_msg_cap                                                    ("pf0_msi_vec_4"),
		.pf0_pci_msi_multiple_msg_en                                                     (0),
		.pf0_pci_msix_bir                                                                (0),
		.pf0_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                      (0),
		.pf0_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                (0),
		.pf0_pci_msix_cap_next_offset                                                    (0),
		.pf0_pci_msix_enable                                                             ("false"),
		.pf0_pci_msix_enable_vfcomm_cs2                                                  ("false"),
		.pf0_pci_msix_function_mask                                                      ("false"),
		.pf0_pci_msix_function_mask_vfcomm_cs2                                           ("false"),
		.pf0_pci_msix_pba                                                                (0),
		.pf0_pci_msix_pba_offset                                                         (0),
		.pf0_pci_msix_table_offset                                                       (0),
		.pf0_pci_msix_table_size                                                         (0),
		.pf0_pci_msix_table_size_vfcomm_cs2                                              (0),
		.pf0_pci_type0_bar0_enabled                                                      ("enable"),
		.pf0_pci_type0_bar1_dummy_mask_7_1                                               (127),
		.pf0_pci_type0_bar1_enabled                                                      ("disable"),
		.pf0_pci_type0_bar2_enabled                                                      ("disable"),
		.pf0_pci_type0_bar3_dummy_mask_7_1                                               (127),
		.pf0_pci_type0_bar3_enabled                                                      ("disable"),
		.pf0_pci_type0_bar4_enabled                                                      ("disable"),
		.pf0_pci_type0_bar5_dummy_mask_7_1                                               (127),
		.pf0_pci_type0_bar5_enabled                                                      ("disable"),
		.pf0_pci_type0_device_id                                                         (1313),
		.pf0_pci_type0_vendor_id                                                         (6538),
		.pf0_pcie_cap_active_state_link_pm_control                                       ("pf0_aspm_dis"),
		.pf0_pcie_cap_active_state_link_pm_support                                       ("pf0_no_aspm"),
		.pf0_pcie_cap_aspm_opt_compliance                                                ("true"),
		.pf0_pcie_cap_attention_indicator                                                ("false"),
		.pf0_pcie_cap_attention_indicator_button                                         ("false"),
		.pf0_pcie_cap_aux_power_pm_en                                                    ("false"),
		.pf0_pcie_cap_clock_power_man                                                    ("pf0_refclk_remove_not_ok"),
		.pf0_pcie_cap_common_clk_config                                                  ("false"),
		.pf0_pcie_cap_crs_sw_visibility                                                  ("false"),
		.pf0_pcie_cap_device_capabilities_reg_addr_byte0                                 (116),
		.pf0_pcie_cap_device_capabilities_reg_addr_byte1                                 (117),
		.pf0_pcie_cap_device_control_device_status_addr_byte1                            (121),
		.pf0_pcie_cap_dll_active                                                         ("false"),
		.pf0_pcie_cap_dll_active_rep_cap                                                 ("false"),
		.pf0_pcie_cap_electromech_interlock                                              ("false"),
		.pf0_pcie_cap_en_clk_power_man                                                   ("pf0_clkreq_dis"),
		.pf0_pcie_cap_en_no_snoop                                                        ("false"),
		.pf0_pcie_cap_enter_compliance                                                   ("false"),
		.pf0_pcie_cap_ep_l0s_accpt_latency                                               (0),
		.pf0_pcie_cap_ep_l1_accpt_latency                                                (0),
		.pf0_pcie_cap_ext_tag_en                                                         ("false"),
		.pf0_pcie_cap_ext_tag_supp                                                       ("pf0_supported"),
		.pf0_pcie_cap_extended_synch                                                     ("false"),
		.pf0_pcie_cap_flr_cap                                                            ("pf0_capable"),
		.pf0_pcie_cap_hot_plug_capable                                                   ("false"),
		.pf0_pcie_cap_hot_plug_surprise                                                  ("false"),
		.pf0_pcie_cap_hw_auto_speed_disable                                              ("false"),
		.pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                             ("false"),
		.pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                         ("false"),
		.pf0_pcie_cap_initiate_flr                                                       ("false"),
		.pf0_pcie_cap_l0s_exit_latency_commclk_dis                                       (0),
		.pf0_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                   (0),
		.pf0_pcie_cap_l1_exit_latency_commclk_dis                                        (0),
		.pf0_pcie_cap_l1_exit_latency_commclk_ena_cs2                                    (0),
		.pf0_pcie_cap_link_auto_bw_int_en                                                ("false"),
		.pf0_pcie_cap_link_auto_bw_status                                                ("false"),
		.pf0_pcie_cap_link_bw_man_int_en                                                 ("false"),
		.pf0_pcie_cap_link_bw_man_status                                                 ("false"),
		.pf0_pcie_cap_link_bw_not_cap                                                    ("false"),
		.pf0_pcie_cap_link_capabilities_reg_addr_byte0                                   (124),
		.pf0_pcie_cap_link_capabilities_reg_addr_byte1                                   (125),
		.pf0_pcie_cap_link_capabilities_reg_addr_byte2                                   (126),
		.pf0_pcie_cap_link_capabilities_reg_addr_byte3                                   (127),
		.pf0_pcie_cap_link_control2_link_status2_reg_addr_byte0                          (12583072),
		.pf0_pcie_cap_link_control_link_status_reg_addr_byte0                            (4194432),
		.pf0_pcie_cap_link_control_link_status_reg_addr_byte1                            (4194433),
		.pf0_pcie_cap_link_control_link_status_reg_addr_byte2                            (4194434),
		.pf0_pcie_cap_link_disable                                                       ("false"),
		.pf0_pcie_cap_link_training                                                      ("false"),
		.pf0_pcie_cap_max_link_speed                                                     ("pf0_max_8gts"),
		.pf0_pcie_cap_max_link_width                                                     ("pf0_x16"),
		.pf0_pcie_cap_max_payload_size                                                   ("pf0_payload_128"),
		.pf0_pcie_cap_max_read_req_size                                                  (2),
		.pf0_pcie_cap_mrl_sensor                                                         ("false"),
		.pf0_pcie_cap_nego_link_width                                                    ("true"),
		.pf0_pcie_cap_next_ptr                                                           (0),
		.pf0_pcie_cap_no_cmd_cpl_support                                                 ("false"),
		.pf0_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1              (113),
		.pf0_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3              (115),
		.pf0_pcie_cap_phantom_func_en                                                    ("false"),
		.pf0_pcie_cap_phantom_func_support                                               (0),
		.pf0_pcie_cap_phy_slot_num                                                       (0),
		.pf0_pcie_cap_port_num                                                           (1),
		.pf0_pcie_cap_power_controller                                                   ("false"),
		.pf0_pcie_cap_power_indicator                                                    ("false"),
		.pf0_pcie_cap_rcb                                                                ("pf0_rcb_64"),
		.pf0_pcie_cap_retrain_link                                                       ("false"),
		.pf0_pcie_cap_role_based_err_report                                              ("true"),
		.pf0_pcie_cap_root_control_root_capabilities_reg_addr_byte2                      (142),
		.pf0_pcie_cap_sel_deemphasis                                                     ("pf0_minus_6db"),
		.pf0_pcie_cap_shadow_link_capabilities_reg_addr_byte0                            (2097276),
		.pf0_pcie_cap_shadow_link_capabilities_reg_addr_byte1                            (2097277),
		.pf0_pcie_cap_slot_capabilities_reg_addr_byte0                                   (132),
		.pf0_pcie_cap_slot_capabilities_reg_addr_byte1                                   (133),
		.pf0_pcie_cap_slot_capabilities_reg_addr_byte2                                   (134),
		.pf0_pcie_cap_slot_capabilities_reg_addr_byte3                                   (135),
		.pf0_pcie_cap_slot_clk_config                                                    ("true"),
		.pf0_pcie_cap_slot_power_limit_scale                                             (0),
		.pf0_pcie_cap_slot_power_limit_value                                             (0),
		.pf0_pcie_cap_surprise_down_err_rep_cap                                          ("false"),
		.pf0_pcie_cap_target_link_speed                                                  ("pf0_trgt_gen3"),
		.pf0_pcie_cap_tx_margin                                                          ("false"),
		.pf0_pcie_int_msg_num                                                            (0),
		.pf0_pcie_slot_imp                                                               ("pf0_not_implemented"),
		.pf0_pipe_loopback                                                               ("disable"),
		.pf0_pipe_loopback_control_off_rsvdp_27                                          (0),
		.pf0_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                        (65),
		.pf0_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                        (66),
		.pf0_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                        (67),
		.pf0_pm_cap_con_status_reg_addr_byte0                                            (68),
		.pf0_pm_next_pointer                                                             (80),
		.pf0_pm_spec_ver                                                                 (3),
		.pf0_pme_clk                                                                     ("false"),
		.pf0_pme_support                                                                 (0),
		.pf0_port_link_ctrl_off_rsvdp_4                                                  ("false"),
		.pf0_port_logic_ack_f_aspm_ctrl_off_addr_byte1                                   (1805),
		.pf0_port_logic_ack_f_aspm_ctrl_off_addr_byte2                                   (1806),
		.pf0_port_logic_aux_clk_freq_off_addr_byte0                                      (2880),
		.pf0_port_logic_aux_clk_freq_off_addr_byte1                                      (2881),
		.pf0_port_logic_filter_mask_2_off_addr_byte0                                     (1824),
		.pf0_port_logic_filter_mask_2_off_addr_byte1                                     (1825),
		.pf0_port_logic_filter_mask_2_off_addr_byte2                                     (1826),
		.pf0_port_logic_filter_mask_2_off_addr_byte3                                     (1827),
		.pf0_port_logic_gen2_ctrl_off_addr_byte0                                         (2060),
		.pf0_port_logic_gen2_ctrl_off_addr_byte1                                         (2061),
		.pf0_port_logic_gen2_ctrl_off_addr_byte2                                         (4196366),
		.pf0_port_logic_gen3_eq_control_off_addr_byte0                                   (2216),
		.pf0_port_logic_gen3_eq_control_off_addr_byte1                                   (2217),
		.pf0_port_logic_gen3_eq_control_off_addr_byte2                                   (2218),
		.pf0_port_logic_gen3_eq_control_off_addr_byte3                                   (2219),
		.pf0_port_logic_gen3_eq_fb_mode_dir_change_off_addr_byte0                        (2220),
		.pf0_port_logic_gen3_eq_fb_mode_dir_change_off_addr_byte1                        (2221),
		.pf0_port_logic_gen3_eq_fb_mode_dir_change_off_addr_byte2                        (2222),
		.pf0_port_logic_gen3_eq_local_fs_lf_off_addr_byte0                               (2196),
		.pf0_port_logic_gen3_eq_local_fs_lf_off_addr_byte1                               (2197),
		.pf0_port_logic_gen3_related_off_addr_byte0                                      (2192),
		.pf0_port_logic_gen3_related_off_addr_byte1                                      (2193),
		.pf0_port_logic_gen3_related_off_addr_byte2                                      (2194),
		.pf0_port_logic_misc_control_1_off_addr_byte0                                    (2236),
		.pf0_port_logic_pipe_loopback_control_off_addr_byte3                             (2235),
		.pf0_port_logic_port_force_off_addr_byte0                                        (1800),
		.pf0_port_logic_port_link_ctrl_off_addr_byte0                                    (1808),
		.pf0_port_logic_port_link_ctrl_off_addr_byte2                                    (1810),
		.pf0_port_logic_queue_status_off_addr_byte2                                      (1854),
		.pf0_port_logic_queue_status_off_addr_byte3                                      (1855),
		.pf0_port_logic_symbol_timer_filter_1_off_addr_byte0                             (1820),
		.pf0_port_logic_symbol_timer_filter_1_off_addr_byte1                             (1821),
		.pf0_port_logic_symbol_timer_filter_1_off_addr_byte2                             (1822),
		.pf0_port_logic_symbol_timer_filter_1_off_addr_byte3                             (1823),
		.pf0_port_logic_timer_ctrl_max_func_num_off_addr_byte0                           (1816),
		.pf0_port_logic_vc0_cpl_rx_q_ctrl_off_addr_byte0                                 (1872),
		.pf0_port_logic_vc0_cpl_rx_q_ctrl_off_addr_byte1                                 (1873),
		.pf0_port_logic_vc0_cpl_rx_q_ctrl_off_addr_byte2                                 (1874),
		.pf0_port_logic_vc0_np_rx_q_ctrl_off_addr_byte0                                  (1868),
		.pf0_port_logic_vc0_np_rx_q_ctrl_off_addr_byte1                                  (1869),
		.pf0_port_logic_vc0_np_rx_q_ctrl_off_addr_byte2                                  (1870),
		.pf0_port_logic_vc0_p_rx_q_ctrl_off_addr_byte0                                   (1864),
		.pf0_port_logic_vc0_p_rx_q_ctrl_off_addr_byte1                                   (1865),
		.pf0_port_logic_vc0_p_rx_q_ctrl_off_addr_byte2                                   (1866),
		.pf0_power_state                                                                 (0),
		.pf0_pre_det_lane                                                                ("pf0_det_all_lanes"),
		.pf0_program_interface                                                           (0),
		.pf0_queue_status_off_rsvdp_29                                                   (0),
		.pf0_reserved4                                                                   ("false"),
		.pf0_reserved6                                                                   ("false"),
		.pf0_reserved8                                                                   ("false"),
		.pf0_reserved_0_addr                                                             (0),
		.pf0_reserved_10_addr                                                            (0),
		.pf0_reserved_11_addr                                                            (0),
		.pf0_reserved_12_addr                                                            (0),
		.pf0_reserved_13_addr                                                            (0),
		.pf0_reserved_14_addr                                                            (0),
		.pf0_reserved_15_addr                                                            (0),
		.pf0_reserved_16_addr                                                            (0),
		.pf0_reserved_17_addr                                                            (0),
		.pf0_reserved_18_addr                                                            (0),
		.pf0_reserved_19_addr                                                            (0),
		.pf0_reserved_1_addr                                                             (0),
		.pf0_reserved_20_addr                                                            (0),
		.pf0_reserved_21_addr                                                            (0),
		.pf0_reserved_22_addr                                                            (0),
		.pf0_reserved_23_addr                                                            (0),
		.pf0_reserved_24_addr                                                            (0),
		.pf0_reserved_25_addr                                                            (0),
		.pf0_reserved_26_addr                                                            (0),
		.pf0_reserved_27_addr                                                            (0),
		.pf0_reserved_28_addr                                                            (0),
		.pf0_reserved_29_addr                                                            (0),
		.pf0_reserved_2_addr                                                             (0),
		.pf0_reserved_30_addr                                                            (0),
		.pf0_reserved_31_addr                                                            (0),
		.pf0_reserved_32_addr                                                            (0),
		.pf0_reserved_33_addr                                                            (0),
		.pf0_reserved_34_addr                                                            (0),
		.pf0_reserved_35_addr                                                            (0),
		.pf0_reserved_36_addr                                                            (0),
		.pf0_reserved_37_addr                                                            (0),
		.pf0_reserved_38_addr                                                            (0),
		.pf0_reserved_39_addr                                                            (0),
		.pf0_reserved_3_addr                                                             (0),
		.pf0_reserved_40_addr                                                            (0),
		.pf0_reserved_41_addr                                                            (0),
		.pf0_reserved_42_addr                                                            (0),
		.pf0_reserved_43_addr                                                            (0),
		.pf0_reserved_44_addr                                                            (0),
		.pf0_reserved_45_addr                                                            (0),
		.pf0_reserved_46_addr                                                            (0),
		.pf0_reserved_47_addr                                                            (0),
		.pf0_reserved_48_addr                                                            (0),
		.pf0_reserved_49_addr                                                            (0),
		.pf0_reserved_4_addr                                                             (0),
		.pf0_reserved_50_addr                                                            (0),
		.pf0_reserved_51_addr                                                            (0),
		.pf0_reserved_52_addr                                                            (0),
		.pf0_reserved_53_addr                                                            (0),
		.pf0_reserved_54_addr                                                            (0),
		.pf0_reserved_55_addr                                                            (0),
		.pf0_reserved_56_addr                                                            (0),
		.pf0_reserved_57_addr                                                            (0),
		.pf0_reserved_5_addr                                                             (0),
		.pf0_reserved_6_addr                                                             (0),
		.pf0_reserved_7_addr                                                             (0),
		.pf0_reserved_8_addr                                                             (0),
		.pf0_reserved_9_addr                                                             (0),
		.pf0_reset_assert                                                                ("false"),
		.pf0_revision_id                                                                 (1),
		.pf0_rom_bar_enable                                                              ("disable"),
		.pf0_rom_bar_enabled                                                             ("disable"),
		.pf0_root_control_root_capabilities_reg_rsvdp_17                                 (0),
		.pf0_root_err_status_off_rsvdp_7                                                 (0),
		.pf0_rp_exp_rom_bar_mask_reg_rp_rom_rsvdp_1                                      (0),
		.pf0_rp_rom_bar_enabled                                                          ("disable"),
		.pf0_rxeq_ph01_en                                                                ("enable"),
		.pf0_rxstatus_value                                                              (0),
		.pf0_scramble_disable                                                            ("false"),
		.pf0_sel_deemphasis                                                              ("pf0_minus_3db_ctl"),
		.pf0_shadow_link_capabilities_reg_shadow_rsvdp_23                                ("false"),
		.pf0_shadow_pcie_cap_active_state_link_pm_support                                (0),
		.pf0_shadow_pcie_cap_aspm_opt_compliance                                         ("false"),
		.pf0_shadow_pcie_cap_clock_power_man                                             ("false"),
		.pf0_shadow_pcie_cap_dll_active_rep_cap                                          ("false"),
		.pf0_shadow_pcie_cap_link_bw_not_cap                                             ("false"),
		.pf0_shadow_pcie_cap_max_link_width                                              (0),
		.pf0_shadow_pcie_cap_surprise_down_err_rep_cap                                   ("false"),
		.pf0_shadow_sriov_vf_stride_ari_cs2                                              (0),
		.pf0_skp_int_val                                                                 (640),
		.pf0_sn_cap_ser_num_reg_dw_1_addr_byte0                                          (364),
		.pf0_sn_cap_ser_num_reg_dw_1_addr_byte1                                          (365),
		.pf0_sn_cap_ser_num_reg_dw_1_addr_byte2                                          (366),
		.pf0_sn_cap_ser_num_reg_dw_1_addr_byte3                                          (367),
		.pf0_sn_cap_ser_num_reg_dw_2_addr_byte0                                          (368),
		.pf0_sn_cap_ser_num_reg_dw_2_addr_byte1                                          (369),
		.pf0_sn_cap_ser_num_reg_dw_2_addr_byte2                                          (370),
		.pf0_sn_cap_ser_num_reg_dw_2_addr_byte3                                          (371),
		.pf0_sn_cap_sn_base_addr_byte2                                                   (362),
		.pf0_sn_cap_sn_base_addr_byte3                                                   (363),
		.pf0_sn_cap_version                                                              (1),
		.pf0_sn_next_offset                                                              (0),
		.pf0_spcie_cap_lane_equalization_control01_reg_addr_byte0                        (404),
		.pf0_spcie_cap_lane_equalization_control01_reg_addr_byte1                        (405),
		.pf0_spcie_cap_lane_equalization_control01_reg_addr_byte2                        (406),
		.pf0_spcie_cap_lane_equalization_control01_reg_addr_byte3                        (407),
		.pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte0                      (424),
		.pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte1                      (425),
		.pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte2                      (426),
		.pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte3                      (427),
		.pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte0                      (428),
		.pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte1                      (429),
		.pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte2                      (430),
		.pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte3                      (431),
		.pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte0                      (432),
		.pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte1                      (433),
		.pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte2                      (434),
		.pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte3                      (435),
		.pf0_spcie_cap_lane_equalization_control23_reg_addr_byte0                        (408),
		.pf0_spcie_cap_lane_equalization_control23_reg_addr_byte1                        (409),
		.pf0_spcie_cap_lane_equalization_control23_reg_addr_byte2                        (410),
		.pf0_spcie_cap_lane_equalization_control23_reg_addr_byte3                        (411),
		.pf0_spcie_cap_lane_equalization_control45_reg_addr_byte0                        (412),
		.pf0_spcie_cap_lane_equalization_control45_reg_addr_byte1                        (413),
		.pf0_spcie_cap_lane_equalization_control45_reg_addr_byte2                        (414),
		.pf0_spcie_cap_lane_equalization_control45_reg_addr_byte3                        (415),
		.pf0_spcie_cap_lane_equalization_control67_reg_addr_byte0                        (416),
		.pf0_spcie_cap_lane_equalization_control67_reg_addr_byte1                        (417),
		.pf0_spcie_cap_lane_equalization_control67_reg_addr_byte2                        (418),
		.pf0_spcie_cap_lane_equalization_control67_reg_addr_byte3                        (419),
		.pf0_spcie_cap_lane_equalization_control89_reg_addr_byte0                        (420),
		.pf0_spcie_cap_lane_equalization_control89_reg_addr_byte1                        (421),
		.pf0_spcie_cap_lane_equalization_control89_reg_addr_byte2                        (422),
		.pf0_spcie_cap_lane_equalization_control89_reg_addr_byte3                        (423),
		.pf0_spcie_cap_spcie_cap_header_reg_addr_byte2                                   (394),
		.pf0_spcie_cap_spcie_cap_header_reg_addr_byte3                                   (395),
		.pf0_spcie_cap_version                                                           (1),
		.pf0_spcie_next_offset                                                           (2944),
		.pf0_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                               (2097604),
		.pf0_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                               (2097605),
		.pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                        (2097612),
		.pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                        (2097613),
		.pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                        (2097614),
		.pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                        (2097615),
		.pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                     (2097628),
		.pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                     (2097629),
		.pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                     (2097630),
		.pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                     (2097631),
		.pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                     (2097632),
		.pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                     (2097633),
		.pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                     (2097634),
		.pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                     (2097635),
		.pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                     (2097636),
		.pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                     (2097637),
		.pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                     (2097638),
		.pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                     (2097639),
		.pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                     (2097640),
		.pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                     (2097641),
		.pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                     (2097642),
		.pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                     (2097643),
		.pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                     (2097644),
		.pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                     (2097645),
		.pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                     (2097646),
		.pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                     (2097647),
		.pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                     (2097648),
		.pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                     (2097649),
		.pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                     (2097650),
		.pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                     (2097651),
		.pf0_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                  (2097632),
		.pf0_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                  (2097640),
		.pf0_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                  (2097648),
		.pf0_sriov_cap_sriov_base_reg_addr_byte2                                         (442),
		.pf0_sriov_cap_sriov_base_reg_addr_byte3                                         (443),
		.pf0_sriov_cap_sriov_initial_vfs_addr_byte0                                      (452),
		.pf0_sriov_cap_sriov_initial_vfs_addr_byte1                                      (453),
		.pf0_sriov_cap_sriov_vf_offset_position_addr_byte0                               (460),
		.pf0_sriov_cap_sriov_vf_offset_position_addr_byte1                               (461),
		.pf0_sriov_cap_sriov_vf_offset_position_addr_byte2                               (462),
		.pf0_sriov_cap_sriov_vf_offset_position_addr_byte3                               (463),
		.pf0_sriov_cap_sup_page_sizes_reg_addr_byte0                                     (468),
		.pf0_sriov_cap_sup_page_sizes_reg_addr_byte1                                     (469),
		.pf0_sriov_cap_sup_page_sizes_reg_addr_byte2                                     (470),
		.pf0_sriov_cap_sup_page_sizes_reg_addr_byte3                                     (471),
		.pf0_sriov_cap_version                                                           (1),
		.pf0_sriov_cap_vf_bar0_reg_addr_byte0                                            (476),
		.pf0_sriov_cap_vf_bar1_reg_addr_byte0                                            (480),
		.pf0_sriov_cap_vf_bar2_reg_addr_byte0                                            (484),
		.pf0_sriov_cap_vf_bar3_reg_addr_byte0                                            (488),
		.pf0_sriov_cap_vf_bar4_reg_addr_byte0                                            (492),
		.pf0_sriov_cap_vf_bar5_reg_addr_byte0                                            (496),
		.pf0_sriov_cap_vf_device_id_reg_addr_byte2                                       (466),
		.pf0_sriov_cap_vf_device_id_reg_addr_byte3                                       (467),
		.pf0_sriov_initial_vfs_ari_cs2                                                   (0),
		.pf0_sriov_initial_vfs_nonari                                                    (0),
		.pf0_sriov_next_offset                                                           (0),
		.pf0_sriov_vf_bar0_prefetch                                                      ("false"),
		.pf0_sriov_vf_bar0_start                                                         (0),
		.pf0_sriov_vf_bar0_type                                                          ("pf0_sriov_vf_bar0_mem32"),
		.pf0_sriov_vf_bar1_dummy_mask_7_1                                                (127),
		.pf0_sriov_vf_bar1_enabled                                                       ("disable"),
		.pf0_sriov_vf_bar1_prefetch                                                      ("false"),
		.pf0_sriov_vf_bar1_start                                                         (0),
		.pf0_sriov_vf_bar1_type                                                          ("pf0_sriov_vf_bar1_mem32"),
		.pf0_sriov_vf_bar2_prefetch                                                      ("false"),
		.pf0_sriov_vf_bar2_start                                                         (0),
		.pf0_sriov_vf_bar2_type                                                          ("pf0_sriov_vf_bar2_mem32"),
		.pf0_sriov_vf_bar3_dummy_mask_7_1                                                (127),
		.pf0_sriov_vf_bar3_enabled                                                       ("disable"),
		.pf0_sriov_vf_bar3_prefetch                                                      ("false"),
		.pf0_sriov_vf_bar3_start                                                         (0),
		.pf0_sriov_vf_bar3_type                                                          ("pf0_sriov_vf_bar3_mem32"),
		.pf0_sriov_vf_bar4_prefetch                                                      ("false"),
		.pf0_sriov_vf_bar4_start                                                         (0),
		.pf0_sriov_vf_bar4_type                                                          ("pf0_sriov_vf_bar4_mem32"),
		.pf0_sriov_vf_bar5_dummy_mask_7_1                                                (127),
		.pf0_sriov_vf_bar5_enabled                                                       ("disable"),
		.pf0_sriov_vf_bar5_prefetch                                                      ("false"),
		.pf0_sriov_vf_bar5_start                                                         (0),
		.pf0_sriov_vf_bar5_type                                                          ("pf0_sriov_vf_bar5_mem32"),
		.pf0_sriov_vf_device_id                                                          (0),
		.pf0_sriov_vf_offset_ari_cs2                                                     (0),
		.pf0_sriov_vf_offset_nonari                                                      (0),
		.pf0_sriov_vf_stride_nonari                                                      (0),
		.pf0_subclass_code                                                               (0),
		.pf0_subsys_dev_id                                                               (0),
		.pf0_subsys_vendor_id                                                            (0),
		.pf0_timer_mod_flow_control                                                      (0),
		.pf0_timer_mod_flow_control_en                                                   ("disable"),
		.pf0_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                      (506),
		.pf0_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                      (507),
		.pf0_tph_cap_tph_req_cap_reg_addr_byte0                                          (508),
		.pf0_tph_cap_tph_req_cap_reg_addr_byte1                                          (509),
		.pf0_tph_cap_tph_req_cap_reg_addr_byte2                                          (510),
		.pf0_tph_cap_tph_req_cap_reg_addr_byte3                                          (511),
		.pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                               (2097660),
		.pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                               (2097661),
		.pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                               (2097662),
		.pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                               (2097663),
		.pf0_tph_req_cap_int_vec                                                         ("disable"),
		.pf0_tph_req_cap_int_vec_vfcomm_cs2                                              ("disable"),
		.pf0_tph_req_cap_reg_rsvdp_11                                                    (0),
		.pf0_tph_req_cap_reg_rsvdp_27                                                    (0),
		.pf0_tph_req_cap_reg_rsvdp_3                                                     (0),
		.pf0_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                              (0),
		.pf0_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                              (0),
		.pf0_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                               (0),
		.pf0_tph_req_cap_st_table_loc_0                                                  ("pf0_not_in_tph_struct"),
		.pf0_tph_req_cap_st_table_loc_0_vfcomm_cs2                                       ("pf0_in_tph_struct_vf"),
		.pf0_tph_req_cap_st_table_loc_1                                                  ("pf0_not_in_msix_table"),
		.pf0_tph_req_cap_st_table_loc_1_vfcomm_cs2                                       ("pf0_not_in_msix_table_vf"),
		.pf0_tph_req_cap_st_table_size                                                   (0),
		.pf0_tph_req_cap_st_table_size_vfcomm_cs2                                        (0),
		.pf0_tph_req_cap_ver                                                             (1),
		.pf0_tph_req_device_spec                                                         ("disable"),
		.pf0_tph_req_device_spec_vfcomm_cs2                                              ("disable"),
		.pf0_tph_req_extended_tph                                                        ("disable"),
		.pf0_tph_req_extended_tph_vfcomm_cs2                                             ("disable"),
		.pf0_tph_req_next_ptr                                                            (0),
		.pf0_tph_req_no_st_mode                                                          ("true"),
		.pf0_tph_req_no_st_mode_vfcomm_cs2                                               ("true"),
		.pf0_type0_hdr_bar0_mask_reg_addr_byte0                                          (2097168),
		.pf0_type0_hdr_bar0_mask_reg_addr_byte1                                          (2097169),
		.pf0_type0_hdr_bar0_mask_reg_addr_byte2                                          (2097170),
		.pf0_type0_hdr_bar0_mask_reg_addr_byte3                                          (2097171),
		.pf0_type0_hdr_bar0_reg_addr_byte0                                               (16),
		.pf0_type0_hdr_bar1_enable_reg_addr_byte0                                        (2097172),
		.pf0_type0_hdr_bar1_mask_reg_addr_byte0                                          (2097172),
		.pf0_type0_hdr_bar1_mask_reg_addr_byte1                                          (2097173),
		.pf0_type0_hdr_bar1_mask_reg_addr_byte2                                          (2097174),
		.pf0_type0_hdr_bar1_mask_reg_addr_byte3                                          (2097175),
		.pf0_type0_hdr_bar1_reg_addr_byte0                                               (20),
		.pf0_type0_hdr_bar2_mask_reg_addr_byte0                                          (2097176),
		.pf0_type0_hdr_bar2_mask_reg_addr_byte1                                          (2097177),
		.pf0_type0_hdr_bar2_mask_reg_addr_byte2                                          (2097178),
		.pf0_type0_hdr_bar2_mask_reg_addr_byte3                                          (2097179),
		.pf0_type0_hdr_bar2_reg_addr_byte0                                               (24),
		.pf0_type0_hdr_bar3_enable_reg_addr_byte0                                        (2097180),
		.pf0_type0_hdr_bar3_mask_reg_addr_byte0                                          (2097180),
		.pf0_type0_hdr_bar3_mask_reg_addr_byte1                                          (2097181),
		.pf0_type0_hdr_bar3_mask_reg_addr_byte2                                          (2097182),
		.pf0_type0_hdr_bar3_mask_reg_addr_byte3                                          (2097183),
		.pf0_type0_hdr_bar3_reg_addr_byte0                                               (28),
		.pf0_type0_hdr_bar4_mask_reg_addr_byte0                                          (2097184),
		.pf0_type0_hdr_bar4_mask_reg_addr_byte1                                          (2097185),
		.pf0_type0_hdr_bar4_mask_reg_addr_byte2                                          (2097186),
		.pf0_type0_hdr_bar4_mask_reg_addr_byte3                                          (2097187),
		.pf0_type0_hdr_bar4_reg_addr_byte0                                               (32),
		.pf0_type0_hdr_bar5_enable_reg_addr_byte0                                        (2097188),
		.pf0_type0_hdr_bar5_mask_reg_addr_byte0                                          (2097188),
		.pf0_type0_hdr_bar5_mask_reg_addr_byte1                                          (2097189),
		.pf0_type0_hdr_bar5_mask_reg_addr_byte2                                          (2097190),
		.pf0_type0_hdr_bar5_mask_reg_addr_byte3                                          (2097191),
		.pf0_type0_hdr_bar5_reg_addr_byte0                                               (36),
		.pf0_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2           (14),
		.pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                    (40),
		.pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                    (41),
		.pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                    (42),
		.pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                    (43),
		.pf0_type0_hdr_class_code_revision_id_addr_byte0                                 (8),
		.pf0_type0_hdr_class_code_revision_id_addr_byte1                                 (9),
		.pf0_type0_hdr_class_code_revision_id_addr_byte2                                 (10),
		.pf0_type0_hdr_class_code_revision_id_addr_byte3                                 (11),
		.pf0_type0_hdr_device_id_vendor_id_reg_addr_byte0                                (0),
		.pf0_type0_hdr_device_id_vendor_id_reg_addr_byte1                                (1),
		.pf0_type0_hdr_device_id_vendor_id_reg_addr_byte2                                (2),
		.pf0_type0_hdr_device_id_vendor_id_reg_addr_byte3                                (3),
		.pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                   (2097200),
		.pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                   (2097201),
		.pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                   (2097202),
		.pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                   (2097203),
		.pf0_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                  (48),
		.pf0_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1 (61),
		.pf0_type0_hdr_pci_cap_ptr_reg_addr_byte0                                        (52),
		.pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte0                                (2097208),
		.pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte1                                (2097209),
		.pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte2                                (2097210),
		.pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte3                                (2097211),
		.pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                   (44),
		.pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                   (45),
		.pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                   (46),
		.pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                   (47),
		.pf0_usp_rx_preset_hint0                                                         (7),
		.pf0_usp_rx_preset_hint1                                                         (7),
		.pf0_usp_rx_preset_hint10                                                        (7),
		.pf0_usp_rx_preset_hint11                                                        (7),
		.pf0_usp_rx_preset_hint12                                                        (7),
		.pf0_usp_rx_preset_hint13                                                        (7),
		.pf0_usp_rx_preset_hint14                                                        (7),
		.pf0_usp_rx_preset_hint15                                                        (7),
		.pf0_usp_rx_preset_hint2                                                         (7),
		.pf0_usp_rx_preset_hint3                                                         (7),
		.pf0_usp_rx_preset_hint4                                                         (7),
		.pf0_usp_rx_preset_hint5                                                         (7),
		.pf0_usp_rx_preset_hint6                                                         (7),
		.pf0_usp_rx_preset_hint7                                                         (7),
		.pf0_usp_rx_preset_hint8                                                         (7),
		.pf0_usp_rx_preset_hint9                                                         (7),
		.pf0_usp_tx_preset0                                                              (15),
		.pf0_usp_tx_preset1                                                              (15),
		.pf0_usp_tx_preset10                                                             (15),
		.pf0_usp_tx_preset11                                                             (15),
		.pf0_usp_tx_preset12                                                             (15),
		.pf0_usp_tx_preset13                                                             (15),
		.pf0_usp_tx_preset14                                                             (15),
		.pf0_usp_tx_preset15                                                             (15),
		.pf0_usp_tx_preset2                                                              (15),
		.pf0_usp_tx_preset3                                                              (15),
		.pf0_usp_tx_preset4                                                              (15),
		.pf0_usp_tx_preset5                                                              (15),
		.pf0_usp_tx_preset6                                                              (15),
		.pf0_usp_tx_preset7                                                              (15),
		.pf0_usp_tx_preset8                                                              (15),
		.pf0_usp_tx_preset9                                                              (15),
		.pf0_vc0_cpl_data_credit                                                         (0),
		.pf0_vc0_cpl_header_credit                                                       (0),
		.pf0_vc0_cpl_tlp_q_mode                                                          (1),
		.pf0_vc0_np_data_credit                                                          (230),
		.pf0_vc0_np_header_credit                                                        (115),
		.pf0_vc0_np_tlp_q_mode                                                           (1),
		.pf0_vc0_p_data_credit                                                           (750),
		.pf0_vc0_p_header_credit                                                         (127),
		.pf0_vc0_p_tlp_q_mode                                                            (1),
		.pf0_vc_cap_vc_base_addr_byte2                                                   (330),
		.pf0_vc_cap_vc_base_addr_byte3                                                   (331),
		.pf0_vc_cap_version                                                              (1),
		.pf0_vc_next_offset                                                              (392),
		.pf0_vendor_specific_dllp_req                                                    ("false"),
		.pf0_vf_bar0_reg_rsvdp_0                                                         ("false"),
		.pf0_vf_bar1_reg_rsvdp_0                                                         ("false"),
		.pf0_vf_bar2_reg_rsvdp_0                                                         ("false"),
		.pf0_vf_bar3_reg_rsvdp_0                                                         ("false"),
		.pf0_vf_bar4_reg_rsvdp_0                                                         ("false"),
		.pf0_vf_bar5_reg_rsvdp_0                                                         ("false"),
		.pf1_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                      (4354),
		.pf1_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                      (4355),
		.pf1_aer_cap_version                                                             (2),
		.pf1_aer_next_offset                                                             (0),
		.pf1_ari_cap_ari_base_addr_byte2                                                 (4474),
		.pf1_ari_cap_ari_base_addr_byte3                                                 (4475),
		.pf1_ari_cap_version                                                             (1),
		.pf1_ari_next_offset                                                             (0),
		.pf1_ats_cap_ats_cap_hdr_reg_addr_byte2                                          (4742),
		.pf1_ats_cap_ats_cap_hdr_reg_addr_byte3                                          (4743),
		.pf1_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                (4744),
		.pf1_ats_cap_version                                                             (1),
		.pf1_ats_capabilities_ctrl_reg_rsvdp_7                                           ("false"),
		.pf1_ats_next_offset                                                             (0),
		.pf1_aux_curr                                                                    (0),
		.pf1_bar0_mem_io                                                                 ("pf1_bar0_mem"),
		.pf1_bar0_prefetch                                                               ("false"),
		.pf1_bar0_start                                                                  (0),
		.pf1_bar0_type                                                                   ("pf1_bar0_mem32"),
		.pf1_bar1_mem_io                                                                 ("pf1_bar1_mem"),
		.pf1_bar1_prefetch                                                               ("false"),
		.pf1_bar1_start                                                                  (0),
		.pf1_bar1_type                                                                   ("pf1_bar1_mem32"),
		.pf1_bar2_mem_io                                                                 ("pf1_bar2_mem"),
		.pf1_bar2_prefetch                                                               ("false"),
		.pf1_bar2_start                                                                  (0),
		.pf1_bar2_type                                                                   ("pf1_bar2_mem32"),
		.pf1_bar3_mem_io                                                                 ("pf1_bar3_mem"),
		.pf1_bar3_prefetch                                                               ("false"),
		.pf1_bar3_start                                                                  (0),
		.pf1_bar3_type                                                                   ("pf1_bar3_mem32"),
		.pf1_bar4_mem_io                                                                 ("pf1_bar4_mem"),
		.pf1_bar4_prefetch                                                               ("false"),
		.pf1_bar4_start                                                                  (0),
		.pf1_bar4_type                                                                   ("pf1_bar4_mem32"),
		.pf1_bar5_mem_io                                                                 ("pf1_bar5_mem"),
		.pf1_bar5_prefetch                                                               ("false"),
		.pf1_bar5_start                                                                  (0),
		.pf1_bar5_type                                                                   ("pf1_bar5_mem32"),
		.pf1_base_class_code                                                             (0),
		.pf1_cap_id_nxt_ptr_reg_rsvdp_20                                                 ("false"),
		.pf1_cap_pointer                                                                 (64),
		.pf1_con_status_reg_rsvdp_2                                                      ("false"),
		.pf1_con_status_reg_rsvdp_4                                                      (0),
		.pf1_d1_support                                                                  ("pf1_d1_not_supported"),
		.pf1_d2_support                                                                  ("pf1_d2_not_supported"),
		.pf1_dbi_reserved_0                                                              (0),
		.pf1_dbi_reserved_1                                                              (0),
		.pf1_dbi_reserved_10                                                             (0),
		.pf1_dbi_reserved_11                                                             (0),
		.pf1_dbi_reserved_12                                                             (0),
		.pf1_dbi_reserved_13                                                             (0),
		.pf1_dbi_reserved_14                                                             (0),
		.pf1_dbi_reserved_15                                                             (0),
		.pf1_dbi_reserved_16                                                             (0),
		.pf1_dbi_reserved_17                                                             (0),
		.pf1_dbi_reserved_18                                                             (0),
		.pf1_dbi_reserved_19                                                             (0),
		.pf1_dbi_reserved_2                                                              (0),
		.pf1_dbi_reserved_3                                                              (0),
		.pf1_dbi_reserved_4                                                              (0),
		.pf1_dbi_reserved_5                                                              (0),
		.pf1_dbi_reserved_6                                                              (0),
		.pf1_dbi_reserved_7                                                              (0),
		.pf1_dbi_reserved_8                                                              (0),
		.pf1_dbi_reserved_9                                                              (0),
		.pf1_device_capabilities_reg_rsvdp_12                                            (0),
		.pf1_device_capabilities_reg_rsvdp_16                                            (0),
		.pf1_device_capabilities_reg_rsvdp_29                                            (0),
		.pf1_dsi                                                                         ("pf1_not_required"),
		.pf1_exp_rom_bar_mask_reg_rsvdp_1                                                (0),
		.pf1_exp_rom_base_addr_reg_rsvdp_1                                               (0),
		.pf1_forward_user_vsec                                                           ("false"),
		.pf1_global_inval_spprtd                                                         ("false"),
		.pf1_header_type                                                                 (0),
		.pf1_int_pin                                                                     ("pf1_no_int"),
		.pf1_invalidate_q_depth                                                          (0),
		.pf1_link_capabilities_reg_rsvdp_23                                              ("false"),
		.pf1_link_control_link_status_reg_rsvdp_12                                       (0),
		.pf1_link_control_link_status_reg_rsvdp_2                                        ("false"),
		.pf1_link_control_link_status_reg_rsvdp_25                                       (0),
		.pf1_link_control_link_status_reg_rsvdp_9                                        ("false"),
		.pf1_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                             (4177),
		.pf1_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                             (4178),
		.pf1_msix_cap_msix_pba_offset_reg_addr_byte0                                     (4280),
		.pf1_msix_cap_msix_pba_offset_reg_addr_byte1                                     (4281),
		.pf1_msix_cap_msix_pba_offset_reg_addr_byte2                                     (4282),
		.pf1_msix_cap_msix_pba_offset_reg_addr_byte3                                     (4283),
		.pf1_msix_cap_msix_table_offset_reg_addr_byte0                                   (4276),
		.pf1_msix_cap_msix_table_offset_reg_addr_byte1                                   (4277),
		.pf1_msix_cap_msix_table_offset_reg_addr_byte2                                   (4278),
		.pf1_msix_cap_msix_table_offset_reg_addr_byte3                                   (4279),
		.pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                           (4273),
		.pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                           (4274),
		.pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                           (4275),
		.pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                (2101426),
		.pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                (2101427),
		.pf1_multi_func                                                                  ("false"),
		.pf1_no_soft_rst                                                                 ("pf1_internally_reset"),
		.pf1_page_aligned_req                                                            ("false"),
		.pf1_pci_msi_64_bit_addr_cap                                                     ("false"),
		.pf1_pci_msi_cap_next_offset                                                     (112),
		.pf1_pci_msi_enable                                                              ("false"),
		.pf1_pci_msi_multiple_msg_cap                                                    ("pf1_msi_vec_1"),
		.pf1_pci_msi_multiple_msg_en                                                     (0),
		.pf1_pci_msix_bir                                                                (0),
		.pf1_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                      (0),
		.pf1_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                (0),
		.pf1_pci_msix_cap_next_offset                                                    (0),
		.pf1_pci_msix_enable                                                             ("false"),
		.pf1_pci_msix_enable_vfcomm_cs2                                                  ("false"),
		.pf1_pci_msix_function_mask                                                      ("false"),
		.pf1_pci_msix_function_mask_vfcomm_cs2                                           ("false"),
		.pf1_pci_msix_pba                                                                (0),
		.pf1_pci_msix_pba_offset                                                         (0),
		.pf1_pci_msix_table_offset                                                       (0),
		.pf1_pci_msix_table_size                                                         (0),
		.pf1_pci_msix_table_size_vfcomm_cs2                                              (0),
		.pf1_pci_type0_bar0_enabled                                                      ("disable"),
		.pf1_pci_type0_bar1_dummy_mask_7_1                                               (127),
		.pf1_pci_type0_bar1_enabled                                                      ("disable"),
		.pf1_pci_type0_bar2_enabled                                                      ("disable"),
		.pf1_pci_type0_bar3_dummy_mask_7_1                                               (127),
		.pf1_pci_type0_bar3_enabled                                                      ("disable"),
		.pf1_pci_type0_bar4_enabled                                                      ("disable"),
		.pf1_pci_type0_bar5_dummy_mask_7_1                                               (127),
		.pf1_pci_type0_bar5_enabled                                                      ("disable"),
		.pf1_pci_type0_device_id                                                         (0),
		.pf1_pci_type0_vendor_id                                                         (0),
		.pf1_pcie_cap_active_state_link_pm_control                                       ("pf1_aspm_dis"),
		.pf1_pcie_cap_active_state_link_pm_support                                       ("pf1_no_aspm"),
		.pf1_pcie_cap_aspm_opt_compliance                                                ("true"),
		.pf1_pcie_cap_aux_power_pm_en                                                    ("false"),
		.pf1_pcie_cap_clock_power_man                                                    ("pf1_refclk_remove_not_ok"),
		.pf1_pcie_cap_common_clk_config                                                  ("false"),
		.pf1_pcie_cap_device_capabilities_reg_addr_byte0                                 (4212),
		.pf1_pcie_cap_device_capabilities_reg_addr_byte1                                 (4213),
		.pf1_pcie_cap_device_control_device_status_addr_byte1                            (4217),
		.pf1_pcie_cap_dll_active                                                         ("false"),
		.pf1_pcie_cap_dll_active_rep_cap                                                 ("false"),
		.pf1_pcie_cap_en_clk_power_man                                                   ("pf1_clkreq_dis"),
		.pf1_pcie_cap_en_no_snoop                                                        ("false"),
		.pf1_pcie_cap_enter_compliance                                                   ("false"),
		.pf1_pcie_cap_ep_l0s_accpt_latency                                               (0),
		.pf1_pcie_cap_ep_l1_accpt_latency                                                (0),
		.pf1_pcie_cap_ext_tag_en                                                         ("false"),
		.pf1_pcie_cap_ext_tag_supp                                                       ("pf1_not_supported"),
		.pf1_pcie_cap_extended_synch                                                     ("false"),
		.pf1_pcie_cap_flr_cap                                                            ("pf1_not_capable"),
		.pf1_pcie_cap_hw_auto_speed_disable                                              ("false"),
		.pf1_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                             ("false"),
		.pf1_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                         ("false"),
		.pf1_pcie_cap_initiate_flr                                                       ("false"),
		.pf1_pcie_cap_l0s_exit_latency_commclk_dis                                       (0),
		.pf1_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                   (0),
		.pf1_pcie_cap_l1_exit_latency_commclk_dis                                        (0),
		.pf1_pcie_cap_l1_exit_latency_commclk_ena_cs2                                    (0),
		.pf1_pcie_cap_link_auto_bw_int_en                                                ("false"),
		.pf1_pcie_cap_link_auto_bw_status                                                ("false"),
		.pf1_pcie_cap_link_bw_man_int_en                                                 ("false"),
		.pf1_pcie_cap_link_bw_man_status                                                 ("false"),
		.pf1_pcie_cap_link_bw_not_cap                                                    ("false"),
		.pf1_pcie_cap_link_capabilities_reg_addr_byte0                                   (4220),
		.pf1_pcie_cap_link_capabilities_reg_addr_byte1                                   (4221),
		.pf1_pcie_cap_link_capabilities_reg_addr_byte2                                   (4222),
		.pf1_pcie_cap_link_capabilities_reg_addr_byte3                                   (4223),
		.pf1_pcie_cap_link_control2_link_status2_reg_addr_byte0                          (12587168),
		.pf1_pcie_cap_link_control_link_status_reg_addr_byte0                            (4198528),
		.pf1_pcie_cap_link_control_link_status_reg_addr_byte1                            (4198529),
		.pf1_pcie_cap_link_control_link_status_reg_addr_byte2                            (4198530),
		.pf1_pcie_cap_link_disable                                                       ("false"),
		.pf1_pcie_cap_link_training                                                      ("false"),
		.pf1_pcie_cap_max_link_speed                                                     ("pf1_max_8gts"),
		.pf1_pcie_cap_max_link_width                                                     ("pf1_x16"),
		.pf1_pcie_cap_max_payload_size                                                   ("pf1_payload_128"),
		.pf1_pcie_cap_max_read_req_size                                                  (2),
		.pf1_pcie_cap_nego_link_width                                                    ("true"),
		.pf1_pcie_cap_next_ptr                                                           (0),
		.pf1_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1              (4209),
		.pf1_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3              (4211),
		.pf1_pcie_cap_phantom_func_en                                                    ("false"),
		.pf1_pcie_cap_phantom_func_support                                               (0),
		.pf1_pcie_cap_port_num                                                           (0),
		.pf1_pcie_cap_rcb                                                                ("pf1_rcb_64"),
		.pf1_pcie_cap_retrain_link                                                       ("false"),
		.pf1_pcie_cap_role_based_err_report                                              ("true"),
		.pf1_pcie_cap_sel_deemphasis                                                     ("pf1_minus_6db"),
		.pf1_pcie_cap_shadow_link_capabilities_reg_addr_byte0                            (2101372),
		.pf1_pcie_cap_shadow_link_capabilities_reg_addr_byte1                            (2101373),
		.pf1_pcie_cap_slot_clk_config                                                    ("false"),
		.pf1_pcie_cap_surprise_down_err_rep_cap                                          ("false"),
		.pf1_pcie_cap_target_link_speed                                                  ("pf1_trgt_gen3"),
		.pf1_pcie_cap_tx_margin                                                          ("false"),
		.pf1_pcie_int_msg_num                                                            (0),
		.pf1_pcie_slot_imp                                                               ("pf1_not_implemented"),
		.pf1_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                        (4161),
		.pf1_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                        (4162),
		.pf1_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                        (4163),
		.pf1_pm_cap_con_status_reg_addr_byte0                                            (4164),
		.pf1_pm_next_pointer                                                             (80),
		.pf1_pm_spec_ver                                                                 (3),
		.pf1_pme_clk                                                                     ("false"),
		.pf1_pme_support                                                                 (0),
		.pf1_power_state                                                                 (0),
		.pf1_program_interface                                                           (0),
		.pf1_reserved_0_addr                                                             (0),
		.pf1_reserved_10_addr                                                            (0),
		.pf1_reserved_11_addr                                                            (0),
		.pf1_reserved_12_addr                                                            (0),
		.pf1_reserved_13_addr                                                            (0),
		.pf1_reserved_14_addr                                                            (0),
		.pf1_reserved_15_addr                                                            (0),
		.pf1_reserved_16_addr                                                            (0),
		.pf1_reserved_17_addr                                                            (0),
		.pf1_reserved_18_addr                                                            (0),
		.pf1_reserved_19_addr                                                            (0),
		.pf1_reserved_1_addr                                                             (0),
		.pf1_reserved_2_addr                                                             (0),
		.pf1_reserved_3_addr                                                             (0),
		.pf1_reserved_4_addr                                                             (0),
		.pf1_reserved_5_addr                                                             (0),
		.pf1_reserved_6_addr                                                             (0),
		.pf1_reserved_7_addr                                                             (0),
		.pf1_reserved_8_addr                                                             (0),
		.pf1_reserved_9_addr                                                             (0),
		.pf1_revision_id                                                                 (0),
		.pf1_rom_bar_enable                                                              ("disable"),
		.pf1_rom_bar_enabled                                                             ("disable"),
		.pf1_shadow_link_capabilities_reg_shadow_rsvdp_23                                ("false"),
		.pf1_shadow_pcie_cap_active_state_link_pm_support                                (0),
		.pf1_shadow_pcie_cap_aspm_opt_compliance                                         ("false"),
		.pf1_shadow_pcie_cap_clock_power_man                                             ("false"),
		.pf1_shadow_pcie_cap_dll_active_rep_cap                                          ("false"),
		.pf1_shadow_pcie_cap_link_bw_not_cap                                             ("false"),
		.pf1_shadow_pcie_cap_max_link_width                                              (0),
		.pf1_shadow_pcie_cap_surprise_down_err_rep_cap                                   ("false"),
		.pf1_shadow_sriov_vf_stride_ari_cs2                                              (0),
		.pf1_sn_cap_ser_num_reg_dw_1_addr_byte0                                          (4460),
		.pf1_sn_cap_ser_num_reg_dw_1_addr_byte1                                          (4461),
		.pf1_sn_cap_ser_num_reg_dw_1_addr_byte2                                          (4462),
		.pf1_sn_cap_ser_num_reg_dw_1_addr_byte3                                          (4463),
		.pf1_sn_cap_ser_num_reg_dw_2_addr_byte0                                          (4464),
		.pf1_sn_cap_ser_num_reg_dw_2_addr_byte1                                          (4465),
		.pf1_sn_cap_ser_num_reg_dw_2_addr_byte2                                          (4466),
		.pf1_sn_cap_ser_num_reg_dw_2_addr_byte3                                          (4467),
		.pf1_sn_cap_sn_base_addr_byte2                                                   (4458),
		.pf1_sn_cap_sn_base_addr_byte3                                                   (4459),
		.pf1_sn_cap_version                                                              (1),
		.pf1_sn_next_offset                                                              (0),
		.pf1_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                               (2101700),
		.pf1_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                               (2101701),
		.pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                        (2101708),
		.pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                        (2101709),
		.pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                        (2101710),
		.pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                        (2101711),
		.pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                     (2101724),
		.pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                     (2101725),
		.pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                     (2101726),
		.pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                     (2101727),
		.pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                     (2101728),
		.pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                     (2101729),
		.pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                     (2101730),
		.pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                     (2101731),
		.pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                     (2101732),
		.pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                     (2101733),
		.pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                     (2101734),
		.pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                     (2101735),
		.pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                     (2101736),
		.pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                     (2101737),
		.pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                     (2101738),
		.pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                     (2101739),
		.pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                     (2101740),
		.pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                     (2101741),
		.pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                     (2101742),
		.pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                     (2101743),
		.pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                     (2101744),
		.pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                     (2101745),
		.pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                     (2101746),
		.pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                     (2101747),
		.pf1_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                  (2101728),
		.pf1_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                  (2101736),
		.pf1_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                  (2101744),
		.pf1_sriov_cap_sriov_base_reg_addr_byte2                                         (4538),
		.pf1_sriov_cap_sriov_base_reg_addr_byte3                                         (4539),
		.pf1_sriov_cap_sriov_initial_vfs_addr_byte0                                      (4548),
		.pf1_sriov_cap_sriov_initial_vfs_addr_byte1                                      (4549),
		.pf1_sriov_cap_sriov_vf_offset_position_addr_byte0                               (4556),
		.pf1_sriov_cap_sriov_vf_offset_position_addr_byte1                               (4557),
		.pf1_sriov_cap_sriov_vf_offset_position_addr_byte2                               (4558),
		.pf1_sriov_cap_sriov_vf_offset_position_addr_byte3                               (4559),
		.pf1_sriov_cap_sup_page_sizes_reg_addr_byte0                                     (4564),
		.pf1_sriov_cap_sup_page_sizes_reg_addr_byte1                                     (4565),
		.pf1_sriov_cap_sup_page_sizes_reg_addr_byte2                                     (4566),
		.pf1_sriov_cap_sup_page_sizes_reg_addr_byte3                                     (4567),
		.pf1_sriov_cap_version                                                           (1),
		.pf1_sriov_cap_vf_bar0_reg_addr_byte0                                            (4572),
		.pf1_sriov_cap_vf_bar1_reg_addr_byte0                                            (4576),
		.pf1_sriov_cap_vf_bar2_reg_addr_byte0                                            (4580),
		.pf1_sriov_cap_vf_bar3_reg_addr_byte0                                            (4584),
		.pf1_sriov_cap_vf_bar4_reg_addr_byte0                                            (4588),
		.pf1_sriov_cap_vf_bar5_reg_addr_byte0                                            (4592),
		.pf1_sriov_cap_vf_device_id_reg_addr_byte2                                       (4562),
		.pf1_sriov_cap_vf_device_id_reg_addr_byte3                                       (4563),
		.pf1_sriov_initial_vfs_ari_cs2                                                   (0),
		.pf1_sriov_initial_vfs_nonari                                                    (0),
		.pf1_sriov_next_offset                                                           (0),
		.pf1_sriov_vf_bar0_prefetch                                                      ("false"),
		.pf1_sriov_vf_bar0_start                                                         (0),
		.pf1_sriov_vf_bar0_type                                                          ("pf1_sriov_vf_bar0_mem32"),
		.pf1_sriov_vf_bar1_dummy_mask_7_1                                                (127),
		.pf1_sriov_vf_bar1_enabled                                                       ("disable"),
		.pf1_sriov_vf_bar1_prefetch                                                      ("false"),
		.pf1_sriov_vf_bar1_start                                                         (0),
		.pf1_sriov_vf_bar1_type                                                          ("pf1_sriov_vf_bar1_mem32"),
		.pf1_sriov_vf_bar2_prefetch                                                      ("false"),
		.pf1_sriov_vf_bar2_start                                                         (0),
		.pf1_sriov_vf_bar2_type                                                          ("pf1_sriov_vf_bar2_mem32"),
		.pf1_sriov_vf_bar3_dummy_mask_7_1                                                (127),
		.pf1_sriov_vf_bar3_enabled                                                       ("disable"),
		.pf1_sriov_vf_bar3_prefetch                                                      ("false"),
		.pf1_sriov_vf_bar3_start                                                         (0),
		.pf1_sriov_vf_bar3_type                                                          ("pf1_sriov_vf_bar3_mem32"),
		.pf1_sriov_vf_bar4_prefetch                                                      ("false"),
		.pf1_sriov_vf_bar4_start                                                         (0),
		.pf1_sriov_vf_bar4_type                                                          ("pf1_sriov_vf_bar4_mem32"),
		.pf1_sriov_vf_bar5_dummy_mask_7_1                                                (127),
		.pf1_sriov_vf_bar5_enabled                                                       ("disable"),
		.pf1_sriov_vf_bar5_prefetch                                                      ("false"),
		.pf1_sriov_vf_bar5_start                                                         (0),
		.pf1_sriov_vf_bar5_type                                                          ("pf1_sriov_vf_bar5_mem32"),
		.pf1_sriov_vf_device_id                                                          (0),
		.pf1_sriov_vf_offset_ari_cs2                                                     (0),
		.pf1_sriov_vf_offset_position_nonari                                             (0),
		.pf1_sriov_vf_stride_nonari                                                      (0),
		.pf1_subclass_code                                                               (0),
		.pf1_subsys_dev_id                                                               (0),
		.pf1_subsys_vendor_id                                                            (0),
		.pf1_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                      (4602),
		.pf1_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                      (4603),
		.pf1_tph_cap_tph_req_cap_reg_addr_byte0                                          (4604),
		.pf1_tph_cap_tph_req_cap_reg_addr_byte1                                          (4605),
		.pf1_tph_cap_tph_req_cap_reg_addr_byte2                                          (4606),
		.pf1_tph_cap_tph_req_cap_reg_addr_byte3                                          (4607),
		.pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                               (2101756),
		.pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                               (2101757),
		.pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                               (2101758),
		.pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                               (2101759),
		.pf1_tph_req_cap_int_vec                                                         ("disable"),
		.pf1_tph_req_cap_int_vec_vfcomm_cs2                                              ("disable"),
		.pf1_tph_req_cap_reg_rsvdp_11                                                    (0),
		.pf1_tph_req_cap_reg_rsvdp_27                                                    (0),
		.pf1_tph_req_cap_reg_rsvdp_3                                                     (0),
		.pf1_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                              (0),
		.pf1_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                              (0),
		.pf1_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                               (0),
		.pf1_tph_req_cap_st_table_loc_0                                                  ("pf1_not_in_tph_struct"),
		.pf1_tph_req_cap_st_table_loc_0_vfcomm_cs2                                       ("pf1_not_in_tph_struct_vf"),
		.pf1_tph_req_cap_st_table_loc_1                                                  ("pf1_not_in_msix_table"),
		.pf1_tph_req_cap_st_table_loc_1_vfcomm_cs2                                       ("pf1_not_in_msix_table_vf"),
		.pf1_tph_req_cap_st_table_size                                                   (0),
		.pf1_tph_req_cap_st_table_size_vfcomm_cs2                                        (0),
		.pf1_tph_req_cap_ver                                                             (1),
		.pf1_tph_req_device_spec                                                         ("disable"),
		.pf1_tph_req_device_spec_vfcomm_cs2                                              ("disable"),
		.pf1_tph_req_extended_tph                                                        ("disable"),
		.pf1_tph_req_extended_tph_vfcomm_cs2                                             ("disable"),
		.pf1_tph_req_next_ptr                                                            (0),
		.pf1_tph_req_no_st_mode                                                          ("true"),
		.pf1_tph_req_no_st_mode_vfcomm_cs2                                               ("true"),
		.pf1_type0_hdr_bar0_mask_reg_addr_byte0                                          (2101264),
		.pf1_type0_hdr_bar0_mask_reg_addr_byte1                                          (2101265),
		.pf1_type0_hdr_bar0_mask_reg_addr_byte2                                          (2101266),
		.pf1_type0_hdr_bar0_mask_reg_addr_byte3                                          (2101267),
		.pf1_type0_hdr_bar0_reg_addr_byte0                                               (4112),
		.pf1_type0_hdr_bar1_enable_reg_addr_byte0                                        (2101268),
		.pf1_type0_hdr_bar1_mask_reg_addr_byte0                                          (2101268),
		.pf1_type0_hdr_bar1_mask_reg_addr_byte1                                          (2101269),
		.pf1_type0_hdr_bar1_mask_reg_addr_byte2                                          (2101270),
		.pf1_type0_hdr_bar1_mask_reg_addr_byte3                                          (2101271),
		.pf1_type0_hdr_bar1_reg_addr_byte0                                               (4116),
		.pf1_type0_hdr_bar2_mask_reg_addr_byte0                                          (2101272),
		.pf1_type0_hdr_bar2_mask_reg_addr_byte1                                          (2101273),
		.pf1_type0_hdr_bar2_mask_reg_addr_byte2                                          (2101274),
		.pf1_type0_hdr_bar2_mask_reg_addr_byte3                                          (2101275),
		.pf1_type0_hdr_bar2_reg_addr_byte0                                               (4120),
		.pf1_type0_hdr_bar3_enable_reg_addr_byte0                                        (2101276),
		.pf1_type0_hdr_bar3_mask_reg_addr_byte0                                          (2101276),
		.pf1_type0_hdr_bar3_mask_reg_addr_byte1                                          (2101277),
		.pf1_type0_hdr_bar3_mask_reg_addr_byte2                                          (2101278),
		.pf1_type0_hdr_bar3_mask_reg_addr_byte3                                          (2101279),
		.pf1_type0_hdr_bar3_reg_addr_byte0                                               (4124),
		.pf1_type0_hdr_bar4_mask_reg_addr_byte0                                          (2101280),
		.pf1_type0_hdr_bar4_mask_reg_addr_byte1                                          (2101281),
		.pf1_type0_hdr_bar4_mask_reg_addr_byte2                                          (2101282),
		.pf1_type0_hdr_bar4_mask_reg_addr_byte3                                          (2101283),
		.pf1_type0_hdr_bar4_reg_addr_byte0                                               (4128),
		.pf1_type0_hdr_bar5_enable_reg_addr_byte0                                        (2101284),
		.pf1_type0_hdr_bar5_mask_reg_addr_byte0                                          (2101284),
		.pf1_type0_hdr_bar5_mask_reg_addr_byte1                                          (2101285),
		.pf1_type0_hdr_bar5_mask_reg_addr_byte2                                          (2101286),
		.pf1_type0_hdr_bar5_mask_reg_addr_byte3                                          (2101287),
		.pf1_type0_hdr_bar5_reg_addr_byte0                                               (4132),
		.pf1_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2           (4110),
		.pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                    (4136),
		.pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                    (4137),
		.pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                    (4138),
		.pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                    (4139),
		.pf1_type0_hdr_class_code_revision_id_addr_byte0                                 (4104),
		.pf1_type0_hdr_class_code_revision_id_addr_byte1                                 (4105),
		.pf1_type0_hdr_class_code_revision_id_addr_byte2                                 (4106),
		.pf1_type0_hdr_class_code_revision_id_addr_byte3                                 (4107),
		.pf1_type0_hdr_device_id_vendor_id_reg_addr_byte0                                (4096),
		.pf1_type0_hdr_device_id_vendor_id_reg_addr_byte1                                (4097),
		.pf1_type0_hdr_device_id_vendor_id_reg_addr_byte2                                (4098),
		.pf1_type0_hdr_device_id_vendor_id_reg_addr_byte3                                (4099),
		.pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                   (2101296),
		.pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                   (2101297),
		.pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                   (2101298),
		.pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                   (2101299),
		.pf1_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                  (4144),
		.pf1_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1 (4157),
		.pf1_type0_hdr_pci_cap_ptr_reg_addr_byte0                                        (4148),
		.pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                   (4140),
		.pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                   (4141),
		.pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                   (4142),
		.pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                   (4143),
		.pf1_vf_bar0_reg_rsvdp_0                                                         ("false"),
		.pf1_vf_bar1_reg_rsvdp_0                                                         ("false"),
		.pf1_vf_bar2_reg_rsvdp_0                                                         ("false"),
		.pf1_vf_bar3_reg_rsvdp_0                                                         ("false"),
		.pf1_vf_bar4_reg_rsvdp_0                                                         ("false"),
		.pf1_vf_bar5_reg_rsvdp_0                                                         ("false"),
		.pipe_ctrl                                                                       (16787995),
		.pld_aib_loopback_en                                                             ("false"),
		.pld_aux_gate_en                                                                 ("true"),
		.pld_aux_prog_en                                                                 ("false"),
		.pld_crs_en                                                                      ("false"),
		.pld_rx_cpl_bufflimit_bypass                                                     ("false"),
		.pld_rx_np_bufflimit_bypass                                                      ("false"),
		.pld_rx_parity_ena                                                               ("enable"),
		.pld_rx_posted_bufflimit_bypass                                                  ("false"),
		.pld_tx_fifo_dyn_empty_dis                                                       ("false"),
		.pld_tx_fifo_empty_threshold_1                                                   (3),
		.pld_tx_fifo_empty_threshold_2                                                   (12),
		.pld_tx_fifo_empty_threshold_3                                                   (15),
		.pld_tx_fifo_full_threshold                                                      (40),
		.pld_tx_parity_ena                                                               ("enable"),
		.powerdown_mode                                                                  ("powerup"),
		.rx_lane_flip_en                                                                 ("false"),
		.sim_mode                                                                        ("enable"),
		.ssm_aux_prog_en                                                                 ("false"),
		.sup_mode                                                                        ("user_mode"),
		.test_in_override                                                                ("false"),
		.tx_avst_dsk_en                                                                  ("enable"),
		.tx_lane_flip_en                                                                 ("false"),
		.user_mode_del_count                                                             (5),
		.valid_ecc_err_rpt_en                                                            ("true"),
		.virtual_drop_vendor0_msg                                                        ("false"),
		.virtual_drop_vendor1_msg                                                        ("false"),
		.virtual_ep_native                                                               ("native"),
		.virtual_gen2_pma_pll_usage                                                      ("not_applicable"),
		.virtual_hrdrstctrl_en                                                           ("enable"),
		.virtual_link_rate                                                               ("gen3"),
		.virtual_link_width                                                              ("x16"),
		.virtual_maxpayload_size                                                         ("max_payload_128"),
		.virtual_pf0_ats_cap_enable                                                      ("disable"),
		.virtual_pf0_io_decode                                                           ("io32"),
		.virtual_pf0_msi_enable                                                          ("enable"),
		.virtual_pf0_msix_enable                                                         ("disable"),
		.virtual_pf0_pb_cap_enable                                                       ("disable"),
		.virtual_pf0_prefetch_decode                                                     ("pref64"),
		.virtual_pf0_sn_cap_enable                                                       ("disable"),
		.virtual_pf0_sriov_enable                                                        ("disable"),
		.virtual_pf0_sriov_num_vf_ari                                                    (0),
		.virtual_pf0_sriov_num_vf_non_ari                                                (0),
		.virtual_pf0_sriov_vf_bar0_enabled                                               ("disable"),
		.virtual_pf0_sriov_vf_bar1_enabled                                               ("disable"),
		.virtual_pf0_sriov_vf_bar2_enabled                                               ("disable"),
		.virtual_pf0_sriov_vf_bar3_enabled                                               ("disable"),
		.virtual_pf0_sriov_vf_bar4_enabled                                               ("disable"),
		.virtual_pf0_sriov_vf_bar5_enabled                                               ("disable"),
		.virtual_pf0_tph_cap_enable                                                      ("disable"),
		.virtual_pf0_user_vsec_cap_enable                                                ("disable"),
		.virtual_pf1_ats_cap_enable                                                      ("disable"),
		.virtual_pf1_enable                                                              ("disable"),
		.virtual_pf1_msi_enable                                                          ("disable"),
		.virtual_pf1_msix_enable                                                         ("disable"),
		.virtual_pf1_pb_cap_enable                                                       ("disable"),
		.virtual_pf1_sn_cap_enable                                                       ("disable"),
		.virtual_pf1_sriov_enable                                                        ("disable"),
		.virtual_pf1_sriov_num_vf_ari                                                    (0),
		.virtual_pf1_sriov_num_vf_non_ari                                                (0),
		.virtual_pf1_sriov_vf_bar0_enabled                                               ("disable"),
		.virtual_pf1_sriov_vf_bar1_enabled                                               ("disable"),
		.virtual_pf1_sriov_vf_bar2_enabled                                               ("disable"),
		.virtual_pf1_sriov_vf_bar3_enabled                                               ("disable"),
		.virtual_pf1_sriov_vf_bar4_enabled                                               ("disable"),
		.virtual_pf1_sriov_vf_bar5_enabled                                               ("disable"),
		.virtual_pf1_tph_cap_enable                                                      ("disable"),
		.virtual_pf1_user_vsec_cap_enable                                                ("disable"),
		.virtual_phase23_txpreset                                                        ("preset8"),
		.virtual_rp_ep_mode                                                              ("ep"),
		.virtual_txeq_mode                                                               ("eq_pipe_dir_mode"),
		.virtual_uc_calibration_en                                                       ("enable"),
		.vsec_legacy_interr_mask_en                                                      ("false"),
		.vsec_next_offset                                                                (0),
		.silicon_rev                                                                     ("14nm5bcr2eb"),
		.cdts_intf_sel                                                                   ("true"),
		.cfg_dbi_pf1_table_size                                                          (1),
		.cfg_dbi_pf2_start_addr                                                          (512),
		.cfg_dbi_pf2_table_size                                                          (1),
		.cfg_dbi_pf3_start_addr                                                          (704),
		.cfg_dbi_pf3_table_size                                                          (1),
		.hrc_mcgb_rst_mask                                                               ("true"),
		.hrc_pwrup_seq_mask                                                              ("true"),
		.hrc_rst_asrt_seq_en                                                             ("true"),
		.hrc_rx_seq_en                                                                   ("true"),
		.hrc_rx_seq_sel                                                                  ("ns_320"),
		.hrc_spd_change_value                                                            ("big_delay0"),
		.hrc_tx_seq_en                                                                   ("true"),
		.pf0_pcie_cap_device_capabilities_reg_addr_byte3                                 (119),
		.pf1_pcie_cap_device_capabilities_reg_addr_byte3                                 (4215),
		.pf2_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                      (8450),
		.pf2_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                      (8451),
		.pf2_aer_cap_version                                                             (2),
		.pf2_aer_next_offset                                                             (0),
		.pf2_ari_cap_ari_base_addr_byte2                                                 (8570),
		.pf2_ari_cap_ari_base_addr_byte3                                                 (8571),
		.pf2_ari_cap_version                                                             (1),
		.pf2_ari_next_offset                                                             (0),
		.pf2_ats_cap_ats_cap_hdr_reg_addr_byte2                                          (8838),
		.pf2_ats_cap_ats_cap_hdr_reg_addr_byte3                                          (8839),
		.pf2_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                (8840),
		.pf2_ats_cap_version                                                             (1),
		.pf2_ats_capabilities_ctrl_reg_rsvdp_7                                           ("false"),
		.pf2_ats_next_offset                                                             (0),
		.pf2_aux_curr                                                                    (0),
		.pf2_bar0_mem_io                                                                 ("pf2_bar0_mem"),
		.pf2_bar0_prefetch                                                               ("false"),
		.pf2_bar0_start                                                                  (0),
		.pf2_bar0_type                                                                   ("pf2_bar0_mem32"),
		.pf2_bar1_mem_io                                                                 ("pf2_bar1_mem"),
		.pf2_bar1_prefetch                                                               ("false"),
		.pf2_bar1_start                                                                  (0),
		.pf2_bar1_type                                                                   ("pf2_bar1_mem32"),
		.pf2_bar2_mem_io                                                                 ("pf2_bar2_mem"),
		.pf2_bar2_prefetch                                                               ("false"),
		.pf2_bar2_start                                                                  (0),
		.pf2_bar2_type                                                                   ("pf2_bar2_mem32"),
		.pf2_bar3_mem_io                                                                 ("pf2_bar3_mem"),
		.pf2_bar3_prefetch                                                               ("false"),
		.pf2_bar3_start                                                                  (0),
		.pf2_bar3_type                                                                   ("pf2_bar3_mem32"),
		.pf2_bar4_mem_io                                                                 ("pf2_bar4_mem"),
		.pf2_bar4_prefetch                                                               ("false"),
		.pf2_bar4_start                                                                  (0),
		.pf2_bar4_type                                                                   ("pf2_bar4_mem32"),
		.pf2_bar5_mem_io                                                                 ("pf2_bar5_mem"),
		.pf2_bar5_prefetch                                                               ("false"),
		.pf2_bar5_start                                                                  (0),
		.pf2_bar5_type                                                                   ("pf2_bar5_mem32"),
		.pf2_base_class_code                                                             (0),
		.pf2_cap_id_nxt_ptr_reg_rsvdp_20                                                 ("false"),
		.pf2_cap_pointer                                                                 (64),
		.pf2_con_status_reg_rsvdp_2                                                      ("false"),
		.pf2_con_status_reg_rsvdp_4                                                      (0),
		.pf2_d1_support                                                                  ("pf2_d1_not_supported"),
		.pf2_d2_support                                                                  ("pf2_d2_not_supported"),
		.pf2_dbi_reserved_0                                                              (0),
		.pf2_dbi_reserved_1                                                              (0),
		.pf2_dbi_reserved_10                                                             (0),
		.pf2_dbi_reserved_11                                                             (0),
		.pf2_dbi_reserved_12                                                             (0),
		.pf2_dbi_reserved_13                                                             (0),
		.pf2_dbi_reserved_14                                                             (0),
		.pf2_dbi_reserved_15                                                             (0),
		.pf2_dbi_reserved_16                                                             (0),
		.pf2_dbi_reserved_17                                                             (0),
		.pf2_dbi_reserved_18                                                             (0),
		.pf2_dbi_reserved_19                                                             (0),
		.pf2_dbi_reserved_2                                                              (0),
		.pf2_dbi_reserved_3                                                              (0),
		.pf2_dbi_reserved_4                                                              (0),
		.pf2_dbi_reserved_5                                                              (0),
		.pf2_dbi_reserved_6                                                              (0),
		.pf2_dbi_reserved_7                                                              (0),
		.pf2_dbi_reserved_8                                                              (0),
		.pf2_dbi_reserved_9                                                              (0),
		.pf2_device_capabilities_reg_rsvdp_12                                            (0),
		.pf2_device_capabilities_reg_rsvdp_16                                            (0),
		.pf2_device_capabilities_reg_rsvdp_29                                            (0),
		.pf2_dsi                                                                         ("pf2_not_required"),
		.pf2_exp_rom_bar_mask_reg_rsvdp_1                                                (0),
		.pf2_exp_rom_base_addr_reg_rsvdp_1                                               (0),
		.pf2_forward_user_vsec                                                           ("false"),
		.pf2_global_inval_spprtd                                                         ("false"),
		.pf2_header_type                                                                 (0),
		.pf2_int_pin                                                                     ("pf2_no_int"),
		.pf2_invalidate_q_depth                                                          (0),
		.pf2_link_capabilities_reg_rsvdp_23                                              ("false"),
		.pf2_link_control_link_status_reg_rsvdp_12                                       (0),
		.pf2_link_control_link_status_reg_rsvdp_2                                        ("false"),
		.pf2_link_control_link_status_reg_rsvdp_25                                       (0),
		.pf2_link_control_link_status_reg_rsvdp_9                                        ("false"),
		.pf2_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                             (8273),
		.pf2_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                             (8274),
		.pf2_msix_cap_msix_pba_offset_reg_addr_byte0                                     (8376),
		.pf2_msix_cap_msix_pba_offset_reg_addr_byte1                                     (8377),
		.pf2_msix_cap_msix_pba_offset_reg_addr_byte2                                     (8378),
		.pf2_msix_cap_msix_pba_offset_reg_addr_byte3                                     (8379),
		.pf2_msix_cap_msix_table_offset_reg_addr_byte0                                   (8372),
		.pf2_msix_cap_msix_table_offset_reg_addr_byte1                                   (8373),
		.pf2_msix_cap_msix_table_offset_reg_addr_byte2                                   (8374),
		.pf2_msix_cap_msix_table_offset_reg_addr_byte3                                   (8375),
		.pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                           (8369),
		.pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                           (8370),
		.pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                           (8371),
		.pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                (2105522),
		.pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                (2105523),
		.pf2_multi_func                                                                  ("false"),
		.pf2_no_soft_rst                                                                 ("pf2_internally_reset"),
		.pf2_page_aligned_req                                                            ("false"),
		.pf2_pci_msi_64_bit_addr_cap                                                     ("false"),
		.pf2_pci_msi_cap_next_offset                                                     (112),
		.pf2_pci_msi_enable                                                              ("false"),
		.pf2_pci_msi_multiple_msg_cap                                                    ("pf2_msi_vec_1"),
		.pf2_pci_msi_multiple_msg_en                                                     (0),
		.pf2_pci_msix_bir                                                                (0),
		.pf2_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                      (0),
		.pf2_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                (0),
		.pf2_pci_msix_cap_next_offset                                                    (0),
		.pf2_pci_msix_enable                                                             ("false"),
		.pf2_pci_msix_enable_vfcomm_cs2                                                  ("false"),
		.pf2_pci_msix_function_mask                                                      ("false"),
		.pf2_pci_msix_function_mask_vfcomm_cs2                                           ("false"),
		.pf2_pci_msix_pba                                                                (0),
		.pf2_pci_msix_pba_offset                                                         (0),
		.pf2_pci_msix_table_offset                                                       (0),
		.pf2_pci_msix_table_size                                                         (0),
		.pf2_pci_msix_table_size_vfcomm_cs2                                              (0),
		.pf2_pci_type0_bar0_enabled                                                      ("disable"),
		.pf2_pci_type0_bar1_dummy_mask_7_1                                               (127),
		.pf2_pci_type0_bar1_enabled                                                      ("disable"),
		.pf2_pci_type0_bar2_enabled                                                      ("disable"),
		.pf2_pci_type0_bar3_dummy_mask_7_1                                               (127),
		.pf2_pci_type0_bar3_enabled                                                      ("disable"),
		.pf2_pci_type0_bar4_enabled                                                      ("disable"),
		.pf2_pci_type0_bar5_dummy_mask_7_1                                               (127),
		.pf2_pci_type0_bar5_enabled                                                      ("disable"),
		.pf2_pci_type0_device_id                                                         (0),
		.pf2_pci_type0_vendor_id                                                         (0),
		.pf2_pcie_cap_active_state_link_pm_control                                       ("pf2_aspm_dis"),
		.pf2_pcie_cap_active_state_link_pm_support                                       ("pf2_no_aspm"),
		.pf2_pcie_cap_aspm_opt_compliance                                                ("true"),
		.pf2_pcie_cap_aux_power_pm_en                                                    ("false"),
		.pf2_pcie_cap_clock_power_man                                                    ("pf2_refclk_remove_not_ok"),
		.pf2_pcie_cap_common_clk_config                                                  ("false"),
		.pf2_pcie_cap_device_capabilities_reg_addr_byte0                                 (8308),
		.pf2_pcie_cap_device_capabilities_reg_addr_byte1                                 (8309),
		.pf2_pcie_cap_device_capabilities_reg_addr_byte3                                 (8311),
		.pf2_pcie_cap_device_control_device_status_addr_byte1                            (8313),
		.pf2_pcie_cap_dll_active                                                         ("false"),
		.pf2_pcie_cap_dll_active_rep_cap                                                 ("false"),
		.pf2_pcie_cap_en_clk_power_man                                                   ("pf2_clkreq_dis"),
		.pf2_pcie_cap_en_no_snoop                                                        ("false"),
		.pf2_pcie_cap_enter_compliance                                                   ("false"),
		.pf2_pcie_cap_ep_l0s_accpt_latency                                               (0),
		.pf2_pcie_cap_ep_l1_accpt_latency                                                (0),
		.pf2_pcie_cap_ext_tag_en                                                         ("false"),
		.pf2_pcie_cap_ext_tag_supp                                                       ("pf2_not_supported"),
		.pf2_pcie_cap_extended_synch                                                     ("false"),
		.pf2_pcie_cap_flr_cap                                                            ("pf2_not_capable"),
		.pf2_pcie_cap_hw_auto_speed_disable                                              ("false"),
		.pf2_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                             ("false"),
		.pf2_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                         ("false"),
		.pf2_pcie_cap_initiate_flr                                                       ("false"),
		.pf2_pcie_cap_l0s_exit_latency_commclk_dis                                       (0),
		.pf2_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                   (0),
		.pf2_pcie_cap_l1_exit_latency_commclk_dis                                        (0),
		.pf2_pcie_cap_l1_exit_latency_commclk_ena_cs2                                    (0),
		.pf2_pcie_cap_link_auto_bw_int_en                                                ("false"),
		.pf2_pcie_cap_link_auto_bw_status                                                ("false"),
		.pf2_pcie_cap_link_bw_man_int_en                                                 ("false"),
		.pf2_pcie_cap_link_bw_man_status                                                 ("false"),
		.pf2_pcie_cap_link_bw_not_cap                                                    ("false"),
		.pf2_pcie_cap_link_capabilities_reg_addr_byte0                                   (8316),
		.pf2_pcie_cap_link_capabilities_reg_addr_byte1                                   (8317),
		.pf2_pcie_cap_link_capabilities_reg_addr_byte2                                   (8318),
		.pf2_pcie_cap_link_capabilities_reg_addr_byte3                                   (8319),
		.pf2_pcie_cap_link_control2_link_status2_reg_addr_byte0                          (12591264),
		.pf2_pcie_cap_link_control_link_status_reg_addr_byte0                            (4202624),
		.pf2_pcie_cap_link_control_link_status_reg_addr_byte1                            (4202625),
		.pf2_pcie_cap_link_control_link_status_reg_addr_byte2                            (4202626),
		.pf2_pcie_cap_link_disable                                                       ("false"),
		.pf2_pcie_cap_link_training                                                      ("false"),
		.pf2_pcie_cap_max_link_speed                                                     ("pf2_max_8gts"),
		.pf2_pcie_cap_max_link_width                                                     ("pf2_x16"),
		.pf2_pcie_cap_max_payload_size                                                   ("pf2_payload_128"),
		.pf2_pcie_cap_max_read_req_size                                                  (2),
		.pf2_pcie_cap_nego_link_width                                                    ("true"),
		.pf2_pcie_cap_next_ptr                                                           (0),
		.pf2_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1              (8305),
		.pf2_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3              (8307),
		.pf2_pcie_cap_phantom_func_en                                                    ("false"),
		.pf2_pcie_cap_phantom_func_support                                               (0),
		.pf2_pcie_cap_port_num                                                           (0),
		.pf2_pcie_cap_rcb                                                                ("pf2_rcb_64"),
		.pf2_pcie_cap_retrain_link                                                       ("false"),
		.pf2_pcie_cap_role_based_err_report                                              ("true"),
		.pf2_pcie_cap_sel_deemphasis                                                     ("pf2_minus_6db"),
		.pf2_pcie_cap_shadow_link_capabilities_reg_addr_byte0                            (2105468),
		.pf2_pcie_cap_shadow_link_capabilities_reg_addr_byte1                            (2105469),
		.pf2_pcie_cap_slot_clk_config                                                    ("false"),
		.pf2_pcie_cap_surprise_down_err_rep_cap                                          ("false"),
		.pf2_pcie_cap_target_link_speed                                                  ("pf2_trgt_gen3"),
		.pf2_pcie_cap_tx_margin                                                          ("false"),
		.pf2_pcie_int_msg_num                                                            (0),
		.pf2_pcie_slot_imp                                                               ("pf2_not_implemented"),
		.pf2_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                        (8257),
		.pf2_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                        (8258),
		.pf2_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                        (8259),
		.pf2_pm_cap_con_status_reg_addr_byte0                                            (8260),
		.pf2_pm_next_pointer                                                             (80),
		.pf2_pm_spec_ver                                                                 (3),
		.pf2_pme_clk                                                                     ("false"),
		.pf2_pme_support                                                                 (0),
		.pf2_power_state                                                                 (0),
		.pf2_program_interface                                                           (0),
		.pf2_reserved_0_addr                                                             (0),
		.pf2_reserved_10_addr                                                            (0),
		.pf2_reserved_11_addr                                                            (0),
		.pf2_reserved_12_addr                                                            (0),
		.pf2_reserved_13_addr                                                            (0),
		.pf2_reserved_14_addr                                                            (0),
		.pf2_reserved_15_addr                                                            (0),
		.pf2_reserved_16_addr                                                            (0),
		.pf2_reserved_17_addr                                                            (0),
		.pf2_reserved_18_addr                                                            (0),
		.pf2_reserved_19_addr                                                            (0),
		.pf2_reserved_1_addr                                                             (0),
		.pf2_reserved_2_addr                                                             (0),
		.pf2_reserved_3_addr                                                             (0),
		.pf2_reserved_4_addr                                                             (0),
		.pf2_reserved_5_addr                                                             (0),
		.pf2_reserved_6_addr                                                             (0),
		.pf2_reserved_7_addr                                                             (0),
		.pf2_reserved_8_addr                                                             (0),
		.pf2_reserved_9_addr                                                             (0),
		.pf2_revision_id                                                                 (0),
		.pf2_rom_bar_enable                                                              ("disable"),
		.pf2_rom_bar_enabled                                                             ("disable"),
		.pf2_shadow_link_capabilities_reg_shadow_rsvdp_23                                ("false"),
		.pf2_shadow_pcie_cap_active_state_link_pm_support                                (0),
		.pf2_shadow_pcie_cap_aspm_opt_compliance                                         ("false"),
		.pf2_shadow_pcie_cap_clock_power_man                                             ("false"),
		.pf2_shadow_pcie_cap_dll_active_rep_cap                                          ("false"),
		.pf2_shadow_pcie_cap_link_bw_not_cap                                             ("false"),
		.pf2_shadow_pcie_cap_max_link_width                                              (0),
		.pf2_shadow_pcie_cap_surprise_down_err_rep_cap                                   ("false"),
		.pf2_shadow_sriov_vf_stride_ari_cs2                                              (0),
		.pf2_sn_cap_ser_num_reg_dw_1_addr_byte0                                          (8556),
		.pf2_sn_cap_ser_num_reg_dw_1_addr_byte1                                          (8557),
		.pf2_sn_cap_ser_num_reg_dw_1_addr_byte2                                          (8558),
		.pf2_sn_cap_ser_num_reg_dw_1_addr_byte3                                          (8559),
		.pf2_sn_cap_ser_num_reg_dw_2_addr_byte0                                          (8560),
		.pf2_sn_cap_ser_num_reg_dw_2_addr_byte1                                          (8561),
		.pf2_sn_cap_ser_num_reg_dw_2_addr_byte2                                          (8562),
		.pf2_sn_cap_ser_num_reg_dw_2_addr_byte3                                          (8563),
		.pf2_sn_cap_sn_base_addr_byte2                                                   (8554),
		.pf2_sn_cap_sn_base_addr_byte3                                                   (8555),
		.pf2_sn_cap_version                                                              (1),
		.pf2_sn_next_offset                                                              (0),
		.pf2_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                               (2105796),
		.pf2_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                               (2105797),
		.pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                        (2105804),
		.pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                        (2105805),
		.pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                        (2105806),
		.pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                        (2105807),
		.pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                     (2105820),
		.pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                     (2105821),
		.pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                     (2105822),
		.pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                     (2105823),
		.pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                     (2105824),
		.pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                     (2105825),
		.pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                     (2105826),
		.pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                     (2105827),
		.pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                     (2105828),
		.pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                     (2105829),
		.pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                     (2105830),
		.pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                     (2105831),
		.pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                     (2105832),
		.pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                     (2105833),
		.pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                     (2105834),
		.pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                     (2105835),
		.pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                     (2105836),
		.pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                     (2105837),
		.pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                     (2105838),
		.pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                     (2105839),
		.pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                     (2105840),
		.pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                     (2105841),
		.pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                     (2105842),
		.pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                     (2105843),
		.pf2_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                  (2105824),
		.pf2_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                  (2105832),
		.pf2_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                  (2105840),
		.pf2_sriov_cap_sriov_base_reg_addr_byte2                                         (8634),
		.pf2_sriov_cap_sriov_base_reg_addr_byte3                                         (8635),
		.pf2_sriov_cap_sriov_initial_vfs_addr_byte0                                      (8644),
		.pf2_sriov_cap_sriov_initial_vfs_addr_byte1                                      (8645),
		.pf2_sriov_cap_sriov_vf_offset_position_addr_byte0                               (8652),
		.pf2_sriov_cap_sriov_vf_offset_position_addr_byte1                               (8653),
		.pf2_sriov_cap_sriov_vf_offset_position_addr_byte2                               (8654),
		.pf2_sriov_cap_sriov_vf_offset_position_addr_byte3                               (8655),
		.pf2_sriov_cap_sup_page_sizes_reg_addr_byte0                                     (8660),
		.pf2_sriov_cap_sup_page_sizes_reg_addr_byte1                                     (8661),
		.pf2_sriov_cap_sup_page_sizes_reg_addr_byte2                                     (8662),
		.pf2_sriov_cap_sup_page_sizes_reg_addr_byte3                                     (8663),
		.pf2_sriov_cap_version                                                           (1),
		.pf2_sriov_cap_vf_bar0_reg_addr_byte0                                            (8668),
		.pf2_sriov_cap_vf_bar1_reg_addr_byte0                                            (8672),
		.pf2_sriov_cap_vf_bar2_reg_addr_byte0                                            (8676),
		.pf2_sriov_cap_vf_bar3_reg_addr_byte0                                            (8680),
		.pf2_sriov_cap_vf_bar4_reg_addr_byte0                                            (8684),
		.pf2_sriov_cap_vf_bar5_reg_addr_byte0                                            (8688),
		.pf2_sriov_cap_vf_device_id_reg_addr_byte2                                       (8658),
		.pf2_sriov_cap_vf_device_id_reg_addr_byte3                                       (8659),
		.pf2_sriov_initial_vfs_ari_cs2                                                   (0),
		.pf2_sriov_initial_vfs_nonari                                                    (0),
		.pf2_sriov_next_offset                                                           (0),
		.pf2_sriov_vf_bar0_prefetch                                                      ("false"),
		.pf2_sriov_vf_bar0_start                                                         (0),
		.pf2_sriov_vf_bar0_type                                                          ("pf2_sriov_vf_bar0_mem32"),
		.pf2_sriov_vf_bar1_dummy_mask_7_1                                                (127),
		.pf2_sriov_vf_bar1_enabled                                                       ("disable"),
		.pf2_sriov_vf_bar1_prefetch                                                      ("false"),
		.pf2_sriov_vf_bar1_start                                                         (0),
		.pf2_sriov_vf_bar1_type                                                          ("pf2_sriov_vf_bar1_mem32"),
		.pf2_sriov_vf_bar2_prefetch                                                      ("false"),
		.pf2_sriov_vf_bar2_start                                                         (0),
		.pf2_sriov_vf_bar2_type                                                          ("pf2_sriov_vf_bar2_mem32"),
		.pf2_sriov_vf_bar3_dummy_mask_7_1                                                (127),
		.pf2_sriov_vf_bar3_enabled                                                       ("disable"),
		.pf2_sriov_vf_bar3_prefetch                                                      ("false"),
		.pf2_sriov_vf_bar3_start                                                         (0),
		.pf2_sriov_vf_bar3_type                                                          ("pf2_sriov_vf_bar3_mem32"),
		.pf2_sriov_vf_bar4_prefetch                                                      ("false"),
		.pf2_sriov_vf_bar4_start                                                         (0),
		.pf2_sriov_vf_bar4_type                                                          ("pf2_sriov_vf_bar4_mem32"),
		.pf2_sriov_vf_bar5_dummy_mask_7_1                                                (127),
		.pf2_sriov_vf_bar5_enabled                                                       ("disable"),
		.pf2_sriov_vf_bar5_prefetch                                                      ("false"),
		.pf2_sriov_vf_bar5_start                                                         (0),
		.pf2_sriov_vf_bar5_type                                                          ("pf2_sriov_vf_bar5_mem32"),
		.pf2_sriov_vf_device_id                                                          (0),
		.pf2_sriov_vf_offset_ari_cs2                                                     (0),
		.pf2_sriov_vf_offset_position_nonari                                             (0),
		.pf2_sriov_vf_stride_nonari                                                      (0),
		.pf2_subclass_code                                                               (0),
		.pf2_subsys_dev_id                                                               (0),
		.pf2_subsys_vendor_id                                                            (0),
		.pf2_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                      (8698),
		.pf2_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                      (8699),
		.pf2_tph_cap_tph_req_cap_reg_addr_byte0                                          (8700),
		.pf2_tph_cap_tph_req_cap_reg_addr_byte1                                          (8701),
		.pf2_tph_cap_tph_req_cap_reg_addr_byte2                                          (8702),
		.pf2_tph_cap_tph_req_cap_reg_addr_byte3                                          (8703),
		.pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                               (2105852),
		.pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                               (2105853),
		.pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                               (2105854),
		.pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                               (2105855),
		.pf2_tph_req_cap_int_vec                                                         ("disable"),
		.pf2_tph_req_cap_int_vec_vfcomm_cs2                                              ("disable"),
		.pf2_tph_req_cap_reg_rsvdp_11                                                    (0),
		.pf2_tph_req_cap_reg_rsvdp_27                                                    (0),
		.pf2_tph_req_cap_reg_rsvdp_3                                                     (0),
		.pf2_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                              (0),
		.pf2_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                              (0),
		.pf2_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                               (0),
		.pf2_tph_req_cap_st_table_loc_0                                                  ("pf2_not_in_tph_struct"),
		.pf2_tph_req_cap_st_table_loc_0_vfcomm_cs2                                       ("pf2_not_in_tph_struct_vf"),
		.pf2_tph_req_cap_st_table_loc_1                                                  ("pf2_not_in_msix_table"),
		.pf2_tph_req_cap_st_table_loc_1_vfcomm_cs2                                       ("pf2_not_in_msix_table_vf"),
		.pf2_tph_req_cap_st_table_size                                                   (0),
		.pf2_tph_req_cap_st_table_size_vfcomm_cs2                                        (0),
		.pf2_tph_req_cap_ver                                                             (1),
		.pf2_tph_req_device_spec                                                         ("disable"),
		.pf2_tph_req_device_spec_vfcomm_cs2                                              ("disable"),
		.pf2_tph_req_extended_tph                                                        ("disable"),
		.pf2_tph_req_extended_tph_vfcomm_cs2                                             ("disable"),
		.pf2_tph_req_next_ptr                                                            (0),
		.pf2_tph_req_no_st_mode                                                          ("true"),
		.pf2_tph_req_no_st_mode_vfcomm_cs2                                               ("true"),
		.pf2_type0_hdr_bar0_mask_reg_addr_byte0                                          (2105360),
		.pf2_type0_hdr_bar0_mask_reg_addr_byte1                                          (2105361),
		.pf2_type0_hdr_bar0_mask_reg_addr_byte2                                          (2105362),
		.pf2_type0_hdr_bar0_mask_reg_addr_byte3                                          (2105363),
		.pf2_type0_hdr_bar0_reg_addr_byte0                                               (8208),
		.pf2_type0_hdr_bar1_enable_reg_addr_byte0                                        (2105364),
		.pf2_type0_hdr_bar1_mask_reg_addr_byte0                                          (2105364),
		.pf2_type0_hdr_bar1_mask_reg_addr_byte1                                          (2105365),
		.pf2_type0_hdr_bar1_mask_reg_addr_byte2                                          (2105366),
		.pf2_type0_hdr_bar1_mask_reg_addr_byte3                                          (2105367),
		.pf2_type0_hdr_bar1_reg_addr_byte0                                               (8212),
		.pf2_type0_hdr_bar2_mask_reg_addr_byte0                                          (2105368),
		.pf2_type0_hdr_bar2_mask_reg_addr_byte1                                          (2105369),
		.pf2_type0_hdr_bar2_mask_reg_addr_byte2                                          (2105370),
		.pf2_type0_hdr_bar2_mask_reg_addr_byte3                                          (2105371),
		.pf2_type0_hdr_bar2_reg_addr_byte0                                               (8216),
		.pf2_type0_hdr_bar3_enable_reg_addr_byte0                                        (2105372),
		.pf2_type0_hdr_bar3_mask_reg_addr_byte0                                          (2105372),
		.pf2_type0_hdr_bar3_mask_reg_addr_byte1                                          (2105373),
		.pf2_type0_hdr_bar3_mask_reg_addr_byte2                                          (2105374),
		.pf2_type0_hdr_bar3_mask_reg_addr_byte3                                          (2105375),
		.pf2_type0_hdr_bar3_reg_addr_byte0                                               (8220),
		.pf2_type0_hdr_bar4_mask_reg_addr_byte0                                          (2105376),
		.pf2_type0_hdr_bar4_mask_reg_addr_byte1                                          (2105377),
		.pf2_type0_hdr_bar4_mask_reg_addr_byte2                                          (2105378),
		.pf2_type0_hdr_bar4_mask_reg_addr_byte3                                          (2105379),
		.pf2_type0_hdr_bar4_reg_addr_byte0                                               (8224),
		.pf2_type0_hdr_bar5_enable_reg_addr_byte0                                        (2105380),
		.pf2_type0_hdr_bar5_mask_reg_addr_byte0                                          (2105380),
		.pf2_type0_hdr_bar5_mask_reg_addr_byte1                                          (2105381),
		.pf2_type0_hdr_bar5_mask_reg_addr_byte2                                          (2105382),
		.pf2_type0_hdr_bar5_mask_reg_addr_byte3                                          (2105383),
		.pf2_type0_hdr_bar5_reg_addr_byte0                                               (8228),
		.pf2_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2           (8206),
		.pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                    (8232),
		.pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                    (8233),
		.pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                    (8234),
		.pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                    (8235),
		.pf2_type0_hdr_class_code_revision_id_addr_byte0                                 (8200),
		.pf2_type0_hdr_class_code_revision_id_addr_byte1                                 (8201),
		.pf2_type0_hdr_class_code_revision_id_addr_byte2                                 (8202),
		.pf2_type0_hdr_class_code_revision_id_addr_byte3                                 (8203),
		.pf2_type0_hdr_device_id_vendor_id_reg_addr_byte0                                (8192),
		.pf2_type0_hdr_device_id_vendor_id_reg_addr_byte1                                (8193),
		.pf2_type0_hdr_device_id_vendor_id_reg_addr_byte2                                (8194),
		.pf2_type0_hdr_device_id_vendor_id_reg_addr_byte3                                (8195),
		.pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                   (2105392),
		.pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                   (2105393),
		.pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                   (2105394),
		.pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                   (2105395),
		.pf2_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                  (8240),
		.pf2_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1 (8253),
		.pf2_type0_hdr_pci_cap_ptr_reg_addr_byte0                                        (8244),
		.pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                   (8236),
		.pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                   (8237),
		.pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                   (8238),
		.pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                   (8239),
		.pf2_vf_bar0_reg_rsvdp_0                                                         ("false"),
		.pf2_vf_bar1_reg_rsvdp_0                                                         ("false"),
		.pf2_vf_bar2_reg_rsvdp_0                                                         ("false"),
		.pf2_vf_bar3_reg_rsvdp_0                                                         ("false"),
		.pf2_vf_bar4_reg_rsvdp_0                                                         ("false"),
		.pf2_vf_bar5_reg_rsvdp_0                                                         ("false"),
		.pf3_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                      (12546),
		.pf3_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                      (12547),
		.pf3_aer_cap_version                                                             (2),
		.pf3_aer_next_offset                                                             (0),
		.pf3_ari_cap_ari_base_addr_byte2                                                 (12666),
		.pf3_ari_cap_ari_base_addr_byte3                                                 (12667),
		.pf3_ari_cap_version                                                             (1),
		.pf3_ari_next_offset                                                             (0),
		.pf3_ats_cap_ats_cap_hdr_reg_addr_byte2                                          (12934),
		.pf3_ats_cap_ats_cap_hdr_reg_addr_byte3                                          (12935),
		.pf3_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                (12936),
		.pf3_ats_cap_version                                                             (1),
		.pf3_ats_capabilities_ctrl_reg_rsvdp_7                                           ("false"),
		.pf3_ats_next_offset                                                             (0),
		.pf3_aux_curr                                                                    (0),
		.pf3_bar0_mem_io                                                                 ("pf3_bar0_mem"),
		.pf3_bar0_prefetch                                                               ("false"),
		.pf3_bar0_start                                                                  (0),
		.pf3_bar0_type                                                                   ("pf3_bar0_mem32"),
		.pf3_bar1_mem_io                                                                 ("pf3_bar1_mem"),
		.pf3_bar1_prefetch                                                               ("false"),
		.pf3_bar1_start                                                                  (0),
		.pf3_bar1_type                                                                   ("pf3_bar1_mem32"),
		.pf3_bar2_mem_io                                                                 ("pf3_bar2_mem"),
		.pf3_bar2_prefetch                                                               ("false"),
		.pf3_bar2_start                                                                  (0),
		.pf3_bar2_type                                                                   ("pf3_bar2_mem32"),
		.pf3_bar3_mem_io                                                                 ("pf3_bar3_mem"),
		.pf3_bar3_prefetch                                                               ("false"),
		.pf3_bar3_start                                                                  (0),
		.pf3_bar3_type                                                                   ("pf3_bar3_mem32"),
		.pf3_bar4_mem_io                                                                 ("pf3_bar4_mem"),
		.pf3_bar4_prefetch                                                               ("false"),
		.pf3_bar4_start                                                                  (0),
		.pf3_bar4_type                                                                   ("pf3_bar4_mem32"),
		.pf3_bar5_mem_io                                                                 ("pf3_bar5_mem"),
		.pf3_bar5_prefetch                                                               ("false"),
		.pf3_bar5_start                                                                  (0),
		.pf3_bar5_type                                                                   ("pf3_bar5_mem32"),
		.pf3_base_class_code                                                             (0),
		.pf3_cap_id_nxt_ptr_reg_rsvdp_20                                                 ("false"),
		.pf3_cap_pointer                                                                 (64),
		.pf3_con_status_reg_rsvdp_2                                                      ("false"),
		.pf3_con_status_reg_rsvdp_4                                                      (0),
		.pf3_d1_support                                                                  ("pf3_d1_not_supported"),
		.pf3_d2_support                                                                  ("pf3_d2_not_supported"),
		.pf3_dbi_reserved_0                                                              (0),
		.pf3_dbi_reserved_1                                                              (0),
		.pf3_dbi_reserved_10                                                             (0),
		.pf3_dbi_reserved_11                                                             (0),
		.pf3_dbi_reserved_12                                                             (0),
		.pf3_dbi_reserved_13                                                             (0),
		.pf3_dbi_reserved_14                                                             (0),
		.pf3_dbi_reserved_15                                                             (0),
		.pf3_dbi_reserved_16                                                             (0),
		.pf3_dbi_reserved_17                                                             (0),
		.pf3_dbi_reserved_18                                                             (0),
		.pf3_dbi_reserved_19                                                             (0),
		.pf3_dbi_reserved_2                                                              (0),
		.pf3_dbi_reserved_3                                                              (0),
		.pf3_dbi_reserved_4                                                              (0),
		.pf3_dbi_reserved_5                                                              (0),
		.pf3_dbi_reserved_6                                                              (0),
		.pf3_dbi_reserved_7                                                              (0),
		.pf3_dbi_reserved_8                                                              (0),
		.pf3_dbi_reserved_9                                                              (0),
		.pf3_device_capabilities_reg_rsvdp_12                                            (0),
		.pf3_device_capabilities_reg_rsvdp_16                                            (0),
		.pf3_device_capabilities_reg_rsvdp_29                                            (0),
		.pf3_dsi                                                                         ("pf3_not_required"),
		.pf3_exp_rom_bar_mask_reg_rsvdp_1                                                (0),
		.pf3_exp_rom_base_addr_reg_rsvdp_1                                               (0),
		.pf3_forward_user_vsec                                                           ("false"),
		.pf3_global_inval_spprtd                                                         ("false"),
		.pf3_header_type                                                                 (0),
		.pf3_int_pin                                                                     ("pf3_no_int"),
		.pf3_invalidate_q_depth                                                          (0),
		.pf3_link_capabilities_reg_rsvdp_23                                              ("false"),
		.pf3_link_control_link_status_reg_rsvdp_12                                       (0),
		.pf3_link_control_link_status_reg_rsvdp_2                                        ("false"),
		.pf3_link_control_link_status_reg_rsvdp_25                                       (0),
		.pf3_link_control_link_status_reg_rsvdp_9                                        ("false"),
		.pf3_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                             (12369),
		.pf3_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                             (12370),
		.pf3_msix_cap_msix_pba_offset_reg_addr_byte0                                     (12472),
		.pf3_msix_cap_msix_pba_offset_reg_addr_byte1                                     (12473),
		.pf3_msix_cap_msix_pba_offset_reg_addr_byte2                                     (12474),
		.pf3_msix_cap_msix_pba_offset_reg_addr_byte3                                     (12475),
		.pf3_msix_cap_msix_table_offset_reg_addr_byte0                                   (12468),
		.pf3_msix_cap_msix_table_offset_reg_addr_byte1                                   (12469),
		.pf3_msix_cap_msix_table_offset_reg_addr_byte2                                   (12470),
		.pf3_msix_cap_msix_table_offset_reg_addr_byte3                                   (12471),
		.pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                           (12465),
		.pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                           (12466),
		.pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                           (12467),
		.pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                (2109618),
		.pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                (2109619),
		.pf3_multi_func                                                                  ("false"),
		.pf3_no_soft_rst                                                                 ("pf3_internally_reset"),
		.pf3_page_aligned_req                                                            ("false"),
		.pf3_pci_msi_64_bit_addr_cap                                                     ("false"),
		.pf3_pci_msi_cap_next_offset                                                     (112),
		.pf3_pci_msi_enable                                                              ("false"),
		.pf3_pci_msi_multiple_msg_cap                                                    ("pf3_msi_vec_1"),
		.pf3_pci_msi_multiple_msg_en                                                     (0),
		.pf3_pci_msix_bir                                                                (0),
		.pf3_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                      (0),
		.pf3_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                (0),
		.pf3_pci_msix_cap_next_offset                                                    (0),
		.pf3_pci_msix_enable                                                             ("false"),
		.pf3_pci_msix_enable_vfcomm_cs2                                                  ("false"),
		.pf3_pci_msix_function_mask                                                      ("false"),
		.pf3_pci_msix_function_mask_vfcomm_cs2                                           ("false"),
		.pf3_pci_msix_pba                                                                (0),
		.pf3_pci_msix_pba_offset                                                         (0),
		.pf3_pci_msix_table_offset                                                       (0),
		.pf3_pci_msix_table_size                                                         (0),
		.pf3_pci_msix_table_size_vfcomm_cs2                                              (0),
		.pf3_pci_type0_bar0_enabled                                                      ("disable"),
		.pf3_pci_type0_bar1_dummy_mask_7_1                                               (127),
		.pf3_pci_type0_bar1_enabled                                                      ("disable"),
		.pf3_pci_type0_bar2_enabled                                                      ("disable"),
		.pf3_pci_type0_bar3_dummy_mask_7_1                                               (127),
		.pf3_pci_type0_bar3_enabled                                                      ("disable"),
		.pf3_pci_type0_bar4_enabled                                                      ("disable"),
		.pf3_pci_type0_bar5_dummy_mask_7_1                                               (127),
		.pf3_pci_type0_bar5_enabled                                                      ("disable"),
		.pf3_pci_type0_device_id                                                         (0),
		.pf3_pci_type0_vendor_id                                                         (0),
		.pf3_pcie_cap_active_state_link_pm_control                                       ("pf3_aspm_dis"),
		.pf3_pcie_cap_active_state_link_pm_support                                       ("pf3_no_aspm"),
		.pf3_pcie_cap_aspm_opt_compliance                                                ("true"),
		.pf3_pcie_cap_aux_power_pm_en                                                    ("false"),
		.pf3_pcie_cap_clock_power_man                                                    ("pf3_refclk_remove_not_ok"),
		.pf3_pcie_cap_common_clk_config                                                  ("false"),
		.pf3_pcie_cap_device_capabilities_reg_addr_byte0                                 (12404),
		.pf3_pcie_cap_device_capabilities_reg_addr_byte1                                 (12405),
		.pf3_pcie_cap_device_capabilities_reg_addr_byte3                                 (12407),
		.pf3_pcie_cap_device_control_device_status_addr_byte1                            (12409),
		.pf3_pcie_cap_dll_active                                                         ("false"),
		.pf3_pcie_cap_dll_active_rep_cap                                                 ("false"),
		.pf3_pcie_cap_en_clk_power_man                                                   ("pf3_clkreq_dis"),
		.pf3_pcie_cap_en_no_snoop                                                        ("false"),
		.pf3_pcie_cap_enter_compliance                                                   ("false"),
		.pf3_pcie_cap_ep_l0s_accpt_latency                                               (0),
		.pf3_pcie_cap_ep_l1_accpt_latency                                                (0),
		.pf3_pcie_cap_ext_tag_en                                                         ("false"),
		.pf3_pcie_cap_ext_tag_supp                                                       ("pf3_not_supported"),
		.pf3_pcie_cap_extended_synch                                                     ("false"),
		.pf3_pcie_cap_flr_cap                                                            ("pf3_not_capable"),
		.pf3_pcie_cap_hw_auto_speed_disable                                              ("false"),
		.pf3_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                             ("false"),
		.pf3_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                         ("false"),
		.pf3_pcie_cap_initiate_flr                                                       ("false"),
		.pf3_pcie_cap_l0s_exit_latency_commclk_dis                                       (0),
		.pf3_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                   (0),
		.pf3_pcie_cap_l1_exit_latency_commclk_dis                                        (0),
		.pf3_pcie_cap_l1_exit_latency_commclk_ena_cs2                                    (0),
		.pf3_pcie_cap_link_auto_bw_int_en                                                ("false"),
		.pf3_pcie_cap_link_auto_bw_status                                                ("false"),
		.pf3_pcie_cap_link_bw_man_int_en                                                 ("false"),
		.pf3_pcie_cap_link_bw_man_status                                                 ("false"),
		.pf3_pcie_cap_link_bw_not_cap                                                    ("false"),
		.pf3_pcie_cap_link_capabilities_reg_addr_byte0                                   (12412),
		.pf3_pcie_cap_link_capabilities_reg_addr_byte1                                   (12413),
		.pf3_pcie_cap_link_capabilities_reg_addr_byte2                                   (12414),
		.pf3_pcie_cap_link_capabilities_reg_addr_byte3                                   (12415),
		.pf3_pcie_cap_link_control2_link_status2_reg_addr_byte0                          (12595360),
		.pf3_pcie_cap_link_control_link_status_reg_addr_byte0                            (4206720),
		.pf3_pcie_cap_link_control_link_status_reg_addr_byte1                            (4206721),
		.pf3_pcie_cap_link_control_link_status_reg_addr_byte2                            (4206722),
		.pf3_pcie_cap_link_disable                                                       ("false"),
		.pf3_pcie_cap_link_training                                                      ("false"),
		.pf3_pcie_cap_max_link_speed                                                     ("pf3_max_8gts"),
		.pf3_pcie_cap_max_link_width                                                     ("pf3_x16"),
		.pf3_pcie_cap_max_payload_size                                                   ("pf3_payload_128"),
		.pf3_pcie_cap_max_read_req_size                                                  (2),
		.pf3_pcie_cap_nego_link_width                                                    ("true"),
		.pf3_pcie_cap_next_ptr                                                           (0),
		.pf3_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1              (12401),
		.pf3_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3              (12403),
		.pf3_pcie_cap_phantom_func_en                                                    ("false"),
		.pf3_pcie_cap_phantom_func_support                                               (0),
		.pf3_pcie_cap_port_num                                                           (0),
		.pf3_pcie_cap_rcb                                                                ("pf3_rcb_64"),
		.pf3_pcie_cap_retrain_link                                                       ("false"),
		.pf3_pcie_cap_role_based_err_report                                              ("true"),
		.pf3_pcie_cap_sel_deemphasis                                                     ("pf3_minus_6db"),
		.pf3_pcie_cap_shadow_link_capabilities_reg_addr_byte0                            (2109564),
		.pf3_pcie_cap_shadow_link_capabilities_reg_addr_byte1                            (2109565),
		.pf3_pcie_cap_slot_clk_config                                                    ("false"),
		.pf3_pcie_cap_surprise_down_err_rep_cap                                          ("false"),
		.pf3_pcie_cap_target_link_speed                                                  ("pf3_trgt_gen3"),
		.pf3_pcie_cap_tx_margin                                                          ("false"),
		.pf3_pcie_int_msg_num                                                            (0),
		.pf3_pcie_slot_imp                                                               ("pf3_not_implemented"),
		.pf3_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                        (12353),
		.pf3_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                        (12354),
		.pf3_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                        (12355),
		.pf3_pm_cap_con_status_reg_addr_byte0                                            (12356),
		.pf3_pm_next_pointer                                                             (80),
		.pf3_pm_spec_ver                                                                 (3),
		.pf3_pme_clk                                                                     ("false"),
		.pf3_pme_support                                                                 (0),
		.pf3_power_state                                                                 (0),
		.pf3_program_interface                                                           (0),
		.pf3_reserved_0_addr                                                             (0),
		.pf3_reserved_10_addr                                                            (0),
		.pf3_reserved_11_addr                                                            (0),
		.pf3_reserved_12_addr                                                            (0),
		.pf3_reserved_13_addr                                                            (0),
		.pf3_reserved_14_addr                                                            (0),
		.pf3_reserved_15_addr                                                            (0),
		.pf3_reserved_16_addr                                                            (0),
		.pf3_reserved_17_addr                                                            (0),
		.pf3_reserved_18_addr                                                            (0),
		.pf3_reserved_19_addr                                                            (0),
		.pf3_reserved_1_addr                                                             (0),
		.pf3_reserved_2_addr                                                             (0),
		.pf3_reserved_3_addr                                                             (0),
		.pf3_reserved_4_addr                                                             (0),
		.pf3_reserved_5_addr                                                             (0),
		.pf3_reserved_6_addr                                                             (0),
		.pf3_reserved_7_addr                                                             (0),
		.pf3_reserved_8_addr                                                             (0),
		.pf3_reserved_9_addr                                                             (0),
		.pf3_revision_id                                                                 (0),
		.pf3_rom_bar_enable                                                              ("disable"),
		.pf3_rom_bar_enabled                                                             ("disable"),
		.pf3_shadow_link_capabilities_reg_shadow_rsvdp_23                                ("false"),
		.pf3_shadow_pcie_cap_active_state_link_pm_support                                (0),
		.pf3_shadow_pcie_cap_aspm_opt_compliance                                         ("false"),
		.pf3_shadow_pcie_cap_clock_power_man                                             ("false"),
		.pf3_shadow_pcie_cap_dll_active_rep_cap                                          ("false"),
		.pf3_shadow_pcie_cap_link_bw_not_cap                                             ("false"),
		.pf3_shadow_pcie_cap_max_link_width                                              (0),
		.pf3_shadow_pcie_cap_surprise_down_err_rep_cap                                   ("false"),
		.pf3_shadow_sriov_vf_stride_ari_cs2                                              (0),
		.pf3_sn_cap_ser_num_reg_dw_1_addr_byte0                                          (12652),
		.pf3_sn_cap_ser_num_reg_dw_1_addr_byte1                                          (12653),
		.pf3_sn_cap_ser_num_reg_dw_1_addr_byte2                                          (12654),
		.pf3_sn_cap_ser_num_reg_dw_1_addr_byte3                                          (12655),
		.pf3_sn_cap_ser_num_reg_dw_2_addr_byte0                                          (12656),
		.pf3_sn_cap_ser_num_reg_dw_2_addr_byte1                                          (12657),
		.pf3_sn_cap_ser_num_reg_dw_2_addr_byte2                                          (12658),
		.pf3_sn_cap_ser_num_reg_dw_2_addr_byte3                                          (12659),
		.pf3_sn_cap_sn_base_addr_byte2                                                   (12650),
		.pf3_sn_cap_sn_base_addr_byte3                                                   (12651),
		.pf3_sn_cap_version                                                              (1),
		.pf3_sn_next_offset                                                              (0),
		.pf3_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                               (2109892),
		.pf3_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                               (2109893),
		.pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                        (2109900),
		.pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                        (2109901),
		.pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                        (2109902),
		.pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                        (2109903),
		.pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                     (2109916),
		.pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                     (2109917),
		.pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                     (2109918),
		.pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                     (2109919),
		.pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                     (2109920),
		.pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                     (2109921),
		.pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                     (2109922),
		.pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                     (2109923),
		.pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                     (2109924),
		.pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                     (2109925),
		.pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                     (2109926),
		.pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                     (2109927),
		.pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                     (2109928),
		.pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                     (2109929),
		.pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                     (2109930),
		.pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                     (2109931),
		.pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                     (2109932),
		.pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                     (2109933),
		.pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                     (2109934),
		.pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                     (2109935),
		.pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                     (2109936),
		.pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                     (2109937),
		.pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                     (2109938),
		.pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                     (2109939),
		.pf3_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                  (2109920),
		.pf3_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                  (2109928),
		.pf3_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                  (2109936),
		.pf3_sriov_cap_sriov_base_reg_addr_byte2                                         (12730),
		.pf3_sriov_cap_sriov_base_reg_addr_byte3                                         (12731),
		.pf3_sriov_cap_sriov_initial_vfs_addr_byte0                                      (12740),
		.pf3_sriov_cap_sriov_initial_vfs_addr_byte1                                      (12741),
		.pf3_sriov_cap_sriov_vf_offset_position_addr_byte0                               (12748),
		.pf3_sriov_cap_sriov_vf_offset_position_addr_byte1                               (12749),
		.pf3_sriov_cap_sriov_vf_offset_position_addr_byte2                               (12750),
		.pf3_sriov_cap_sriov_vf_offset_position_addr_byte3                               (12751),
		.pf3_sriov_cap_sup_page_sizes_reg_addr_byte0                                     (12756),
		.pf3_sriov_cap_sup_page_sizes_reg_addr_byte1                                     (12757),
		.pf3_sriov_cap_sup_page_sizes_reg_addr_byte2                                     (12758),
		.pf3_sriov_cap_sup_page_sizes_reg_addr_byte3                                     (12759),
		.pf3_sriov_cap_version                                                           (1),
		.pf3_sriov_cap_vf_bar0_reg_addr_byte0                                            (12764),
		.pf3_sriov_cap_vf_bar1_reg_addr_byte0                                            (12768),
		.pf3_sriov_cap_vf_bar2_reg_addr_byte0                                            (12772),
		.pf3_sriov_cap_vf_bar3_reg_addr_byte0                                            (12776),
		.pf3_sriov_cap_vf_bar4_reg_addr_byte0                                            (12780),
		.pf3_sriov_cap_vf_bar5_reg_addr_byte0                                            (12784),
		.pf3_sriov_cap_vf_device_id_reg_addr_byte2                                       (12754),
		.pf3_sriov_cap_vf_device_id_reg_addr_byte3                                       (12755),
		.pf3_sriov_initial_vfs_ari_cs2                                                   (0),
		.pf3_sriov_initial_vfs_nonari                                                    (0),
		.pf3_sriov_next_offset                                                           (0),
		.pf3_sriov_vf_bar0_prefetch                                                      ("false"),
		.pf3_sriov_vf_bar0_start                                                         (0),
		.pf3_sriov_vf_bar0_type                                                          ("pf3_sriov_vf_bar0_mem32"),
		.pf3_sriov_vf_bar1_dummy_mask_7_1                                                (127),
		.pf3_sriov_vf_bar1_enabled                                                       ("disable"),
		.pf3_sriov_vf_bar1_prefetch                                                      ("false"),
		.pf3_sriov_vf_bar1_start                                                         (0),
		.pf3_sriov_vf_bar1_type                                                          ("pf3_sriov_vf_bar1_mem32"),
		.pf3_sriov_vf_bar2_prefetch                                                      ("false"),
		.pf3_sriov_vf_bar2_start                                                         (0),
		.pf3_sriov_vf_bar2_type                                                          ("pf3_sriov_vf_bar2_mem32"),
		.pf3_sriov_vf_bar3_dummy_mask_7_1                                                (127),
		.pf3_sriov_vf_bar3_enabled                                                       ("disable"),
		.pf3_sriov_vf_bar3_prefetch                                                      ("false"),
		.pf3_sriov_vf_bar3_start                                                         (0),
		.pf3_sriov_vf_bar3_type                                                          ("pf3_sriov_vf_bar3_mem32"),
		.pf3_sriov_vf_bar4_prefetch                                                      ("false"),
		.pf3_sriov_vf_bar4_start                                                         (0),
		.pf3_sriov_vf_bar4_type                                                          ("pf3_sriov_vf_bar4_mem32"),
		.pf3_sriov_vf_bar5_dummy_mask_7_1                                                (127),
		.pf3_sriov_vf_bar5_enabled                                                       ("disable"),
		.pf3_sriov_vf_bar5_prefetch                                                      ("false"),
		.pf3_sriov_vf_bar5_start                                                         (0),
		.pf3_sriov_vf_bar5_type                                                          ("pf3_sriov_vf_bar5_mem32"),
		.pf3_sriov_vf_device_id                                                          (0),
		.pf3_sriov_vf_offset_ari_cs2                                                     (0),
		.pf3_sriov_vf_offset_position_nonari                                             (0),
		.pf3_sriov_vf_stride_nonari                                                      (0),
		.pf3_subclass_code                                                               (0),
		.pf3_subsys_dev_id                                                               (0),
		.pf3_subsys_vendor_id                                                            (0),
		.pf3_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                      (12794),
		.pf3_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                      (12795),
		.pf3_tph_cap_tph_req_cap_reg_addr_byte0                                          (12796),
		.pf3_tph_cap_tph_req_cap_reg_addr_byte1                                          (12797),
		.pf3_tph_cap_tph_req_cap_reg_addr_byte2                                          (12798),
		.pf3_tph_cap_tph_req_cap_reg_addr_byte3                                          (12799),
		.pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                               (2109948),
		.pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                               (2109949),
		.pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                               (2109950),
		.pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                               (2109951),
		.pf3_tph_req_cap_int_vec                                                         ("disable"),
		.pf3_tph_req_cap_int_vec_vfcomm_cs2                                              ("disable"),
		.pf3_tph_req_cap_reg_rsvdp_11                                                    (0),
		.pf3_tph_req_cap_reg_rsvdp_27                                                    (0),
		.pf3_tph_req_cap_reg_rsvdp_3                                                     (0),
		.pf3_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                              (0),
		.pf3_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                              (0),
		.pf3_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                               (0),
		.pf3_tph_req_cap_st_table_loc_0                                                  ("pf3_not_in_tph_struct"),
		.pf3_tph_req_cap_st_table_loc_0_vfcomm_cs2                                       ("pf3_not_in_tph_struct_vf"),
		.pf3_tph_req_cap_st_table_loc_1                                                  ("pf3_not_in_msix_table"),
		.pf3_tph_req_cap_st_table_loc_1_vfcomm_cs2                                       ("pf3_not_in_msix_table_vf"),
		.pf3_tph_req_cap_st_table_size                                                   (0),
		.pf3_tph_req_cap_st_table_size_vfcomm_cs2                                        (0),
		.pf3_tph_req_cap_ver                                                             (1),
		.pf3_tph_req_device_spec                                                         ("disable"),
		.pf3_tph_req_device_spec_vfcomm_cs2                                              ("disable"),
		.pf3_tph_req_extended_tph                                                        ("disable"),
		.pf3_tph_req_extended_tph_vfcomm_cs2                                             ("disable"),
		.pf3_tph_req_next_ptr                                                            (0),
		.pf3_tph_req_no_st_mode                                                          ("true"),
		.pf3_tph_req_no_st_mode_vfcomm_cs2                                               ("true"),
		.pf3_type0_hdr_bar0_mask_reg_addr_byte0                                          (2109456),
		.pf3_type0_hdr_bar0_mask_reg_addr_byte1                                          (2109457),
		.pf3_type0_hdr_bar0_mask_reg_addr_byte2                                          (2109458),
		.pf3_type0_hdr_bar0_mask_reg_addr_byte3                                          (2109459),
		.pf3_type0_hdr_bar0_reg_addr_byte0                                               (12304),
		.pf3_type0_hdr_bar1_enable_reg_addr_byte0                                        (2109460),
		.pf3_type0_hdr_bar1_mask_reg_addr_byte0                                          (2109460),
		.pf3_type0_hdr_bar1_mask_reg_addr_byte1                                          (2109461),
		.pf3_type0_hdr_bar1_mask_reg_addr_byte2                                          (2109462),
		.pf3_type0_hdr_bar1_mask_reg_addr_byte3                                          (2109463),
		.pf3_type0_hdr_bar1_reg_addr_byte0                                               (12308),
		.pf3_type0_hdr_bar2_mask_reg_addr_byte0                                          (2109464),
		.pf3_type0_hdr_bar2_mask_reg_addr_byte1                                          (2109465),
		.pf3_type0_hdr_bar2_mask_reg_addr_byte2                                          (2109466),
		.pf3_type0_hdr_bar2_mask_reg_addr_byte3                                          (2109467),
		.pf3_type0_hdr_bar2_reg_addr_byte0                                               (12312),
		.pf3_type0_hdr_bar3_enable_reg_addr_byte0                                        (2109468),
		.pf3_type0_hdr_bar3_mask_reg_addr_byte0                                          (2109468),
		.pf3_type0_hdr_bar3_mask_reg_addr_byte1                                          (2109469),
		.pf3_type0_hdr_bar3_mask_reg_addr_byte2                                          (2109470),
		.pf3_type0_hdr_bar3_mask_reg_addr_byte3                                          (2109471),
		.pf3_type0_hdr_bar3_reg_addr_byte0                                               (12316),
		.pf3_type0_hdr_bar4_mask_reg_addr_byte0                                          (2109472),
		.pf3_type0_hdr_bar4_mask_reg_addr_byte1                                          (2109473),
		.pf3_type0_hdr_bar4_mask_reg_addr_byte2                                          (2109474),
		.pf3_type0_hdr_bar4_mask_reg_addr_byte3                                          (2109475),
		.pf3_type0_hdr_bar4_reg_addr_byte0                                               (12320),
		.pf3_type0_hdr_bar5_enable_reg_addr_byte0                                        (2109476),
		.pf3_type0_hdr_bar5_mask_reg_addr_byte0                                          (2109476),
		.pf3_type0_hdr_bar5_mask_reg_addr_byte1                                          (2109477),
		.pf3_type0_hdr_bar5_mask_reg_addr_byte2                                          (2109478),
		.pf3_type0_hdr_bar5_mask_reg_addr_byte3                                          (2109479),
		.pf3_type0_hdr_bar5_reg_addr_byte0                                               (12324),
		.pf3_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2           (12302),
		.pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                    (12328),
		.pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                    (12329),
		.pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                    (12330),
		.pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                    (12331),
		.pf3_type0_hdr_class_code_revision_id_addr_byte0                                 (12296),
		.pf3_type0_hdr_class_code_revision_id_addr_byte1                                 (12297),
		.pf3_type0_hdr_class_code_revision_id_addr_byte2                                 (12298),
		.pf3_type0_hdr_class_code_revision_id_addr_byte3                                 (12299),
		.pf3_type0_hdr_device_id_vendor_id_reg_addr_byte0                                (12288),
		.pf3_type0_hdr_device_id_vendor_id_reg_addr_byte1                                (12289),
		.pf3_type0_hdr_device_id_vendor_id_reg_addr_byte2                                (12290),
		.pf3_type0_hdr_device_id_vendor_id_reg_addr_byte3                                (12291),
		.pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                   (2109488),
		.pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                   (2109489),
		.pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                   (2109490),
		.pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                   (2109491),
		.pf3_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                  (12336),
		.pf3_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1 (12349),
		.pf3_type0_hdr_pci_cap_ptr_reg_addr_byte0                                        (12340),
		.pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                   (12332),
		.pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                   (12333),
		.pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                   (12334),
		.pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                   (12335),
		.pf3_vf_bar0_reg_rsvdp_0                                                         ("false"),
		.pf3_vf_bar1_reg_rsvdp_0                                                         ("false"),
		.pf3_vf_bar2_reg_rsvdp_0                                                         ("false"),
		.pf3_vf_bar3_reg_rsvdp_0                                                         ("false"),
		.pf3_vf_bar4_reg_rsvdp_0                                                         ("false"),
		.pf3_vf_bar5_reg_rsvdp_0                                                         ("false"),
		.virtual_pf2_ats_cap_enable                                                      ("disable"),
		.virtual_pf2_enable                                                              ("disable"),
		.virtual_pf2_msi_enable                                                          ("disable"),
		.virtual_pf2_msix_enable                                                         ("disable"),
		.virtual_pf2_pb_cap_enable                                                       ("disable"),
		.virtual_pf2_sn_cap_enable                                                       ("disable"),
		.virtual_pf2_sriov_enable                                                        ("disable"),
		.virtual_pf2_sriov_num_vf_ari                                                    (0),
		.virtual_pf2_sriov_num_vf_non_ari                                                (0),
		.virtual_pf2_sriov_vf_bar0_enabled                                               ("disable"),
		.virtual_pf2_sriov_vf_bar1_enabled                                               ("disable"),
		.virtual_pf2_sriov_vf_bar2_enabled                                               ("disable"),
		.virtual_pf2_sriov_vf_bar3_enabled                                               ("disable"),
		.virtual_pf2_sriov_vf_bar4_enabled                                               ("disable"),
		.virtual_pf2_sriov_vf_bar5_enabled                                               ("disable"),
		.virtual_pf2_tph_cap_enable                                                      ("disable"),
		.virtual_pf2_user_vsec_cap_enable                                                ("disable"),
		.virtual_pf3_ats_cap_enable                                                      ("disable"),
		.virtual_pf3_enable                                                              ("disable"),
		.virtual_pf3_msi_enable                                                          ("disable"),
		.virtual_pf3_msix_enable                                                         ("disable"),
		.virtual_pf3_pb_cap_enable                                                       ("disable"),
		.virtual_pf3_sn_cap_enable                                                       ("disable"),
		.virtual_pf3_sriov_enable                                                        ("disable"),
		.virtual_pf3_sriov_num_vf_ari                                                    (0),
		.virtual_pf3_sriov_num_vf_non_ari                                                (0),
		.virtual_pf3_sriov_vf_bar0_enabled                                               ("disable"),
		.virtual_pf3_sriov_vf_bar1_enabled                                               ("disable"),
		.virtual_pf3_sriov_vf_bar2_enabled                                               ("disable"),
		.virtual_pf3_sriov_vf_bar3_enabled                                               ("disable"),
		.virtual_pf3_sriov_vf_bar4_enabled                                               ("disable"),
		.virtual_pf3_sriov_vf_bar5_enabled                                               ("disable"),
		.virtual_pf3_tph_cap_enable                                                      ("disable"),
		.virtual_pf3_user_vsec_cap_enable                                                ("disable")
	) avmm_bridge_512_0 (
		.refclk                        (refclk),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //   input,    width = 1,            refclk.clk
		.coreclkout_hip                (coreclkout_hip),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        //  output,    width = 1,    coreclkout_hip.clk
		.npor                          (npor),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  //   input,    width = 1,              npor.npor
		.pin_perst                     (pin_perst),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 1,                  .pin_perst
		.app_nreset_status             (app_nreset_status),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     //  output,    width = 1, app_nreset_status.reset_n
		.ninit_done                    (ninit_done),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 1,        ninit_done.ninit_done
		.bam_pfnum_o                   (bam_pfnum_o),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 2,       bam_conduit.pfnum
		.bam_bar_o                     (bam_bar_o),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 3,                  .barnum
		.bam_waitrequest_i             (bam_waitrequest_i),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     //   input,    width = 1,        bam_master.waitrequest
		.bam_address_o                 (bam_address_o),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //  output,   width = 20,                  .address
		.bam_byteenable_o              (bam_byteenable_o),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      //  output,   width = 64,                  .byteenable
		.bam_read_o                    (bam_read_o),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 1,                  .read
		.bam_readdata_i                (bam_readdata_i),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        //   input,  width = 512,                  .readdata
		.bam_readdatavalid_i           (bam_readdatavalid_i),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   //   input,    width = 1,                  .readdatavalid
		.bam_write_o                   (bam_write_o),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .write
		.bam_writedata_o               (bam_writedata_o),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       //  output,  width = 512,                  .writedata
		.bam_burstcount_o              (bam_burstcount_o),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      //  output,    width = 4,                  .burstcount
		.bam_response_i                (bam_response_i),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        //   input,    width = 2,                  .response
		.bam_writeresponsevalid_i      (bam_writeresponsevalid_i),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  .writeresponsevalid
		.flr_pf_done_i                 (flr_pf_done_i),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //   input,    width = 1,          flr_ctrl.flr_pf_done
		.flr_pf_active_o               (flr_pf_active_o),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       //  output,    width = 1,                  .flr_pf_active
		.bus_master_enable_o           (bus_master_enable_o),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   //  output,    width = 4, bus_master_enable.bus_master_enable
		.simu_mode_pipe                (simu_mode_pipe),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        //   input,    width = 1,          hip_ctrl.simu_mode_pipe
		.test_in                       (test_in),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,   width = 67,                  .test_in
		.sim_pipe_pclk_in              (sim_pipe_pclk_in),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      //   input,    width = 1,          hip_pipe.sim_pipe_pclk_in
		.sim_pipe_rate                 (sim_pipe_rate),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //  output,    width = 2,                  .sim_pipe_rate
		.sim_ltssmstate                (sim_ltssmstate),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        //  output,    width = 6,                  .sim_ltssmstate
		.txdata0                       (txdata0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,   width = 32,                  .txdata0
		.txdata1                       (txdata1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,   width = 32,                  .txdata1
		.txdata2                       (txdata2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,   width = 32,                  .txdata2
		.txdata3                       (txdata3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,   width = 32,                  .txdata3
		.txdata4                       (txdata4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,   width = 32,                  .txdata4
		.txdata5                       (txdata5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,   width = 32,                  .txdata5
		.txdata6                       (txdata6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,   width = 32,                  .txdata6
		.txdata7                       (txdata7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,   width = 32,                  .txdata7
		.txdata8                       (txdata8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,   width = 32,                  .txdata8
		.txdata9                       (txdata9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,   width = 32,                  .txdata9
		.txdata10                      (txdata10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,   width = 32,                  .txdata10
		.txdata11                      (txdata11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,   width = 32,                  .txdata11
		.txdata12                      (txdata12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,   width = 32,                  .txdata12
		.txdata13                      (txdata13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,   width = 32,                  .txdata13
		.txdata14                      (txdata14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,   width = 32,                  .txdata14
		.txdata15                      (txdata15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,   width = 32,                  .txdata15
		.txdatak0                      (txdatak0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 4,                  .txdatak0
		.txdatak1                      (txdatak1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 4,                  .txdatak1
		.txdatak2                      (txdatak2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 4,                  .txdatak2
		.txdatak3                      (txdatak3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 4,                  .txdatak3
		.txdatak4                      (txdatak4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 4,                  .txdatak4
		.txdatak5                      (txdatak5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 4,                  .txdatak5
		.txdatak6                      (txdatak6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 4,                  .txdatak6
		.txdatak7                      (txdatak7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 4,                  .txdatak7
		.txdatak8                      (txdatak8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 4,                  .txdatak8
		.txdatak9                      (txdatak9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 4,                  .txdatak9
		.txdatak10                     (txdatak10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 4,                  .txdatak10
		.txdatak11                     (txdatak11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 4,                  .txdatak11
		.txdatak12                     (txdatak12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 4,                  .txdatak12
		.txdatak13                     (txdatak13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 4,                  .txdatak13
		.txdatak14                     (txdatak14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 4,                  .txdatak14
		.txdatak15                     (txdatak15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 4,                  .txdatak15
		.txcompl0                      (txcompl0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txcompl0
		.txcompl1                      (txcompl1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txcompl1
		.txcompl2                      (txcompl2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txcompl2
		.txcompl3                      (txcompl3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txcompl3
		.txcompl4                      (txcompl4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txcompl4
		.txcompl5                      (txcompl5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txcompl5
		.txcompl6                      (txcompl6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txcompl6
		.txcompl7                      (txcompl7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txcompl7
		.txcompl8                      (txcompl8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txcompl8
		.txcompl9                      (txcompl9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txcompl9
		.txcompl10                     (txcompl10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txcompl10
		.txcompl11                     (txcompl11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txcompl11
		.txcompl12                     (txcompl12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txcompl12
		.txcompl13                     (txcompl13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txcompl13
		.txcompl14                     (txcompl14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txcompl14
		.txcompl15                     (txcompl15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txcompl15
		.txelecidle0                   (txelecidle0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txelecidle0
		.txelecidle1                   (txelecidle1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txelecidle1
		.txelecidle2                   (txelecidle2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txelecidle2
		.txelecidle3                   (txelecidle3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txelecidle3
		.txelecidle4                   (txelecidle4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txelecidle4
		.txelecidle5                   (txelecidle5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txelecidle5
		.txelecidle6                   (txelecidle6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txelecidle6
		.txelecidle7                   (txelecidle7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txelecidle7
		.txelecidle8                   (txelecidle8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txelecidle8
		.txelecidle9                   (txelecidle9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txelecidle9
		.txelecidle10                  (txelecidle10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .txelecidle10
		.txelecidle11                  (txelecidle11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .txelecidle11
		.txelecidle12                  (txelecidle12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .txelecidle12
		.txelecidle13                  (txelecidle13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .txelecidle13
		.txelecidle14                  (txelecidle14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .txelecidle14
		.txelecidle15                  (txelecidle15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .txelecidle15
		.txdetectrx0                   (txdetectrx0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txdetectrx0
		.txdetectrx1                   (txdetectrx1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txdetectrx1
		.txdetectrx2                   (txdetectrx2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txdetectrx2
		.txdetectrx3                   (txdetectrx3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txdetectrx3
		.txdetectrx4                   (txdetectrx4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txdetectrx4
		.txdetectrx5                   (txdetectrx5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txdetectrx5
		.txdetectrx6                   (txdetectrx6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txdetectrx6
		.txdetectrx7                   (txdetectrx7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txdetectrx7
		.txdetectrx8                   (txdetectrx8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txdetectrx8
		.txdetectrx9                   (txdetectrx9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txdetectrx9
		.txdetectrx10                  (txdetectrx10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .txdetectrx10
		.txdetectrx11                  (txdetectrx11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .txdetectrx11
		.txdetectrx12                  (txdetectrx12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .txdetectrx12
		.txdetectrx13                  (txdetectrx13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .txdetectrx13
		.txdetectrx14                  (txdetectrx14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .txdetectrx14
		.txdetectrx15                  (txdetectrx15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .txdetectrx15
		.powerdown0                    (powerdown0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 2,                  .powerdown0
		.powerdown1                    (powerdown1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 2,                  .powerdown1
		.powerdown2                    (powerdown2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 2,                  .powerdown2
		.powerdown3                    (powerdown3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 2,                  .powerdown3
		.powerdown4                    (powerdown4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 2,                  .powerdown4
		.powerdown5                    (powerdown5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 2,                  .powerdown5
		.powerdown6                    (powerdown6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 2,                  .powerdown6
		.powerdown7                    (powerdown7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 2,                  .powerdown7
		.powerdown8                    (powerdown8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 2,                  .powerdown8
		.powerdown9                    (powerdown9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 2,                  .powerdown9
		.powerdown10                   (powerdown10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 2,                  .powerdown10
		.powerdown11                   (powerdown11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 2,                  .powerdown11
		.powerdown12                   (powerdown12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 2,                  .powerdown12
		.powerdown13                   (powerdown13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 2,                  .powerdown13
		.powerdown14                   (powerdown14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 2,                  .powerdown14
		.powerdown15                   (powerdown15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 2,                  .powerdown15
		.txmargin0                     (txmargin0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 3,                  .txmargin0
		.txmargin1                     (txmargin1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 3,                  .txmargin1
		.txmargin2                     (txmargin2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 3,                  .txmargin2
		.txmargin3                     (txmargin3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 3,                  .txmargin3
		.txmargin4                     (txmargin4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 3,                  .txmargin4
		.txmargin5                     (txmargin5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 3,                  .txmargin5
		.txmargin6                     (txmargin6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 3,                  .txmargin6
		.txmargin7                     (txmargin7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 3,                  .txmargin7
		.txmargin8                     (txmargin8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 3,                  .txmargin8
		.txmargin9                     (txmargin9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 3,                  .txmargin9
		.txmargin10                    (txmargin10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 3,                  .txmargin10
		.txmargin11                    (txmargin11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 3,                  .txmargin11
		.txmargin12                    (txmargin12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 3,                  .txmargin12
		.txmargin13                    (txmargin13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 3,                  .txmargin13
		.txmargin14                    (txmargin14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 3,                  .txmargin14
		.txmargin15                    (txmargin15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 3,                  .txmargin15
		.txdeemph0                     (txdeemph0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txdeemph0
		.txdeemph1                     (txdeemph1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txdeemph1
		.txdeemph2                     (txdeemph2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txdeemph2
		.txdeemph3                     (txdeemph3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txdeemph3
		.txdeemph4                     (txdeemph4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txdeemph4
		.txdeemph5                     (txdeemph5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txdeemph5
		.txdeemph6                     (txdeemph6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txdeemph6
		.txdeemph7                     (txdeemph7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txdeemph7
		.txdeemph8                     (txdeemph8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txdeemph8
		.txdeemph9                     (txdeemph9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txdeemph9
		.txdeemph10                    (txdeemph10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 1,                  .txdeemph10
		.txdeemph11                    (txdeemph11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 1,                  .txdeemph11
		.txdeemph12                    (txdeemph12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 1,                  .txdeemph12
		.txdeemph13                    (txdeemph13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 1,                  .txdeemph13
		.txdeemph14                    (txdeemph14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 1,                  .txdeemph14
		.txdeemph15                    (txdeemph15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 1,                  .txdeemph15
		.txswing0                      (txswing0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txswing0
		.txswing1                      (txswing1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txswing1
		.txswing2                      (txswing2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txswing2
		.txswing3                      (txswing3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txswing3
		.txswing4                      (txswing4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txswing4
		.txswing5                      (txswing5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txswing5
		.txswing6                      (txswing6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txswing6
		.txswing7                      (txswing7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txswing7
		.txswing8                      (txswing8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txswing8
		.txswing9                      (txswing9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txswing9
		.txswing10                     (txswing10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txswing10
		.txswing11                     (txswing11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txswing11
		.txswing12                     (txswing12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txswing12
		.txswing13                     (txswing13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txswing13
		.txswing14                     (txswing14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txswing14
		.txswing15                     (txswing15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txswing15
		.txsynchd0                     (txsynchd0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 2,                  .txsynchd0
		.txsynchd1                     (txsynchd1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 2,                  .txsynchd1
		.txsynchd2                     (txsynchd2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 2,                  .txsynchd2
		.txsynchd3                     (txsynchd3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 2,                  .txsynchd3
		.txsynchd4                     (txsynchd4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 2,                  .txsynchd4
		.txsynchd5                     (txsynchd5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 2,                  .txsynchd5
		.txsynchd6                     (txsynchd6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 2,                  .txsynchd6
		.txsynchd7                     (txsynchd7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 2,                  .txsynchd7
		.txsynchd8                     (txsynchd8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 2,                  .txsynchd8
		.txsynchd9                     (txsynchd9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 2,                  .txsynchd9
		.txsynchd10                    (txsynchd10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 2,                  .txsynchd10
		.txsynchd11                    (txsynchd11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 2,                  .txsynchd11
		.txsynchd12                    (txsynchd12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 2,                  .txsynchd12
		.txsynchd13                    (txsynchd13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 2,                  .txsynchd13
		.txsynchd14                    (txsynchd14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 2,                  .txsynchd14
		.txsynchd15                    (txsynchd15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 2,                  .txsynchd15
		.txblkst0                      (txblkst0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txblkst0
		.txblkst1                      (txblkst1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txblkst1
		.txblkst2                      (txblkst2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txblkst2
		.txblkst3                      (txblkst3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txblkst3
		.txblkst4                      (txblkst4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txblkst4
		.txblkst5                      (txblkst5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txblkst5
		.txblkst6                      (txblkst6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txblkst6
		.txblkst7                      (txblkst7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txblkst7
		.txblkst8                      (txblkst8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txblkst8
		.txblkst9                      (txblkst9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .txblkst9
		.txblkst10                     (txblkst10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txblkst10
		.txblkst11                     (txblkst11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txblkst11
		.txblkst12                     (txblkst12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txblkst12
		.txblkst13                     (txblkst13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txblkst13
		.txblkst14                     (txblkst14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txblkst14
		.txblkst15                     (txblkst15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .txblkst15
		.txdataskip0                   (txdataskip0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txdataskip0
		.txdataskip1                   (txdataskip1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txdataskip1
		.txdataskip2                   (txdataskip2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txdataskip2
		.txdataskip3                   (txdataskip3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txdataskip3
		.txdataskip4                   (txdataskip4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txdataskip4
		.txdataskip5                   (txdataskip5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txdataskip5
		.txdataskip6                   (txdataskip6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txdataskip6
		.txdataskip7                   (txdataskip7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txdataskip7
		.txdataskip8                   (txdataskip8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txdataskip8
		.txdataskip9                   (txdataskip9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .txdataskip9
		.txdataskip10                  (txdataskip10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .txdataskip10
		.txdataskip11                  (txdataskip11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .txdataskip11
		.txdataskip12                  (txdataskip12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .txdataskip12
		.txdataskip13                  (txdataskip13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .txdataskip13
		.txdataskip14                  (txdataskip14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .txdataskip14
		.txdataskip15                  (txdataskip15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .txdataskip15
		.rate0                         (rate0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 //  output,    width = 2,                  .rate0
		.rate1                         (rate1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 //  output,    width = 2,                  .rate1
		.rate2                         (rate2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 //  output,    width = 2,                  .rate2
		.rate3                         (rate3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 //  output,    width = 2,                  .rate3
		.rate4                         (rate4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 //  output,    width = 2,                  .rate4
		.rate5                         (rate5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 //  output,    width = 2,                  .rate5
		.rate6                         (rate6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 //  output,    width = 2,                  .rate6
		.rate7                         (rate7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 //  output,    width = 2,                  .rate7
		.rate8                         (rate8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 //  output,    width = 2,                  .rate8
		.rate9                         (rate9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 //  output,    width = 2,                  .rate9
		.rate10                        (rate10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //  output,    width = 2,                  .rate10
		.rate11                        (rate11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //  output,    width = 2,                  .rate11
		.rate12                        (rate12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //  output,    width = 2,                  .rate12
		.rate13                        (rate13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //  output,    width = 2,                  .rate13
		.rate14                        (rate14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //  output,    width = 2,                  .rate14
		.rate15                        (rate15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //  output,    width = 2,                  .rate15
		.rxpolarity0                   (rxpolarity0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .rxpolarity0
		.rxpolarity1                   (rxpolarity1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .rxpolarity1
		.rxpolarity2                   (rxpolarity2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .rxpolarity2
		.rxpolarity3                   (rxpolarity3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .rxpolarity3
		.rxpolarity4                   (rxpolarity4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .rxpolarity4
		.rxpolarity5                   (rxpolarity5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .rxpolarity5
		.rxpolarity6                   (rxpolarity6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .rxpolarity6
		.rxpolarity7                   (rxpolarity7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .rxpolarity7
		.rxpolarity8                   (rxpolarity8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .rxpolarity8
		.rxpolarity9                   (rxpolarity9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .rxpolarity9
		.rxpolarity10                  (rxpolarity10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .rxpolarity10
		.rxpolarity11                  (rxpolarity11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .rxpolarity11
		.rxpolarity12                  (rxpolarity12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .rxpolarity12
		.rxpolarity13                  (rxpolarity13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .rxpolarity13
		.rxpolarity14                  (rxpolarity14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .rxpolarity14
		.rxpolarity15                  (rxpolarity15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .rxpolarity15
		.currentrxpreset0              (currentrxpreset0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      //  output,    width = 3,                  .currentrxpreset0
		.currentrxpreset1              (currentrxpreset1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      //  output,    width = 3,                  .currentrxpreset1
		.currentrxpreset2              (currentrxpreset2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      //  output,    width = 3,                  .currentrxpreset2
		.currentrxpreset3              (currentrxpreset3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      //  output,    width = 3,                  .currentrxpreset3
		.currentrxpreset4              (currentrxpreset4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      //  output,    width = 3,                  .currentrxpreset4
		.currentrxpreset5              (currentrxpreset5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      //  output,    width = 3,                  .currentrxpreset5
		.currentrxpreset6              (currentrxpreset6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      //  output,    width = 3,                  .currentrxpreset6
		.currentrxpreset7              (currentrxpreset7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      //  output,    width = 3,                  .currentrxpreset7
		.currentrxpreset8              (currentrxpreset8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      //  output,    width = 3,                  .currentrxpreset8
		.currentrxpreset9              (currentrxpreset9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      //  output,    width = 3,                  .currentrxpreset9
		.currentrxpreset10             (currentrxpreset10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     //  output,    width = 3,                  .currentrxpreset10
		.currentrxpreset11             (currentrxpreset11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     //  output,    width = 3,                  .currentrxpreset11
		.currentrxpreset12             (currentrxpreset12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     //  output,    width = 3,                  .currentrxpreset12
		.currentrxpreset13             (currentrxpreset13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     //  output,    width = 3,                  .currentrxpreset13
		.currentrxpreset14             (currentrxpreset14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     //  output,    width = 3,                  .currentrxpreset14
		.currentrxpreset15             (currentrxpreset15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     //  output,    width = 3,                  .currentrxpreset15
		.currentcoeff0                 (currentcoeff0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //  output,   width = 18,                  .currentcoeff0
		.currentcoeff1                 (currentcoeff1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //  output,   width = 18,                  .currentcoeff1
		.currentcoeff2                 (currentcoeff2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //  output,   width = 18,                  .currentcoeff2
		.currentcoeff3                 (currentcoeff3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //  output,   width = 18,                  .currentcoeff3
		.currentcoeff4                 (currentcoeff4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //  output,   width = 18,                  .currentcoeff4
		.currentcoeff5                 (currentcoeff5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //  output,   width = 18,                  .currentcoeff5
		.currentcoeff6                 (currentcoeff6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //  output,   width = 18,                  .currentcoeff6
		.currentcoeff7                 (currentcoeff7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //  output,   width = 18,                  .currentcoeff7
		.currentcoeff8                 (currentcoeff8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //  output,   width = 18,                  .currentcoeff8
		.currentcoeff9                 (currentcoeff9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //  output,   width = 18,                  .currentcoeff9
		.currentcoeff10                (currentcoeff10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        //  output,   width = 18,                  .currentcoeff10
		.currentcoeff11                (currentcoeff11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        //  output,   width = 18,                  .currentcoeff11
		.currentcoeff12                (currentcoeff12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        //  output,   width = 18,                  .currentcoeff12
		.currentcoeff13                (currentcoeff13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        //  output,   width = 18,                  .currentcoeff13
		.currentcoeff14                (currentcoeff14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        //  output,   width = 18,                  .currentcoeff14
		.currentcoeff15                (currentcoeff15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        //  output,   width = 18,                  .currentcoeff15
		.rxeqeval0                     (rxeqeval0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .rxeqeval0
		.rxeqeval1                     (rxeqeval1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .rxeqeval1
		.rxeqeval2                     (rxeqeval2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .rxeqeval2
		.rxeqeval3                     (rxeqeval3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .rxeqeval3
		.rxeqeval4                     (rxeqeval4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .rxeqeval4
		.rxeqeval5                     (rxeqeval5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .rxeqeval5
		.rxeqeval6                     (rxeqeval6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .rxeqeval6
		.rxeqeval7                     (rxeqeval7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .rxeqeval7
		.rxeqeval8                     (rxeqeval8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .rxeqeval8
		.rxeqeval9                     (rxeqeval9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                  .rxeqeval9
		.rxeqeval10                    (rxeqeval10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 1,                  .rxeqeval10
		.rxeqeval11                    (rxeqeval11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 1,                  .rxeqeval11
		.rxeqeval12                    (rxeqeval12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 1,                  .rxeqeval12
		.rxeqeval13                    (rxeqeval13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 1,                  .rxeqeval13
		.rxeqeval14                    (rxeqeval14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 1,                  .rxeqeval14
		.rxeqeval15                    (rxeqeval15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 1,                  .rxeqeval15
		.rxeqinprogress0               (rxeqinprogress0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       //  output,    width = 1,                  .rxeqinprogress0
		.rxeqinprogress1               (rxeqinprogress1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       //  output,    width = 1,                  .rxeqinprogress1
		.rxeqinprogress2               (rxeqinprogress2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       //  output,    width = 1,                  .rxeqinprogress2
		.rxeqinprogress3               (rxeqinprogress3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       //  output,    width = 1,                  .rxeqinprogress3
		.rxeqinprogress4               (rxeqinprogress4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       //  output,    width = 1,                  .rxeqinprogress4
		.rxeqinprogress5               (rxeqinprogress5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       //  output,    width = 1,                  .rxeqinprogress5
		.rxeqinprogress6               (rxeqinprogress6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       //  output,    width = 1,                  .rxeqinprogress6
		.rxeqinprogress7               (rxeqinprogress7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       //  output,    width = 1,                  .rxeqinprogress7
		.rxeqinprogress8               (rxeqinprogress8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       //  output,    width = 1,                  .rxeqinprogress8
		.rxeqinprogress9               (rxeqinprogress9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       //  output,    width = 1,                  .rxeqinprogress9
		.rxeqinprogress10              (rxeqinprogress10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      //  output,    width = 1,                  .rxeqinprogress10
		.rxeqinprogress11              (rxeqinprogress11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      //  output,    width = 1,                  .rxeqinprogress11
		.rxeqinprogress12              (rxeqinprogress12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      //  output,    width = 1,                  .rxeqinprogress12
		.rxeqinprogress13              (rxeqinprogress13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      //  output,    width = 1,                  .rxeqinprogress13
		.rxeqinprogress14              (rxeqinprogress14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      //  output,    width = 1,                  .rxeqinprogress14
		.rxeqinprogress15              (rxeqinprogress15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      //  output,    width = 1,                  .rxeqinprogress15
		.invalidreq0                   (invalidreq0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .invalidreq0
		.invalidreq1                   (invalidreq1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .invalidreq1
		.invalidreq2                   (invalidreq2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .invalidreq2
		.invalidreq3                   (invalidreq3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .invalidreq3
		.invalidreq4                   (invalidreq4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .invalidreq4
		.invalidreq5                   (invalidreq5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .invalidreq5
		.invalidreq6                   (invalidreq6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .invalidreq6
		.invalidreq7                   (invalidreq7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .invalidreq7
		.invalidreq8                   (invalidreq8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .invalidreq8
		.invalidreq9                   (invalidreq9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1,                  .invalidreq9
		.invalidreq10                  (invalidreq10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .invalidreq10
		.invalidreq11                  (invalidreq11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .invalidreq11
		.invalidreq12                  (invalidreq12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .invalidreq12
		.invalidreq13                  (invalidreq13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .invalidreq13
		.invalidreq14                  (invalidreq14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .invalidreq14
		.invalidreq15                  (invalidreq15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 1,                  .invalidreq15
		.rxdata0                       (rxdata0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,   width = 32,                  .rxdata0
		.rxdata1                       (rxdata1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,   width = 32,                  .rxdata1
		.rxdata2                       (rxdata2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,   width = 32,                  .rxdata2
		.rxdata3                       (rxdata3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,   width = 32,                  .rxdata3
		.rxdata4                       (rxdata4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,   width = 32,                  .rxdata4
		.rxdata5                       (rxdata5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,   width = 32,                  .rxdata5
		.rxdata6                       (rxdata6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,   width = 32,                  .rxdata6
		.rxdata7                       (rxdata7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,   width = 32,                  .rxdata7
		.rxdata8                       (rxdata8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,   width = 32,                  .rxdata8
		.rxdata9                       (rxdata9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,   width = 32,                  .rxdata9
		.rxdata10                      (rxdata10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,   width = 32,                  .rxdata10
		.rxdata11                      (rxdata11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,   width = 32,                  .rxdata11
		.rxdata12                      (rxdata12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,   width = 32,                  .rxdata12
		.rxdata13                      (rxdata13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,   width = 32,                  .rxdata13
		.rxdata14                      (rxdata14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,   width = 32,                  .rxdata14
		.rxdata15                      (rxdata15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,   width = 32,                  .rxdata15
		.rxdatak0                      (rxdatak0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 4,                  .rxdatak0
		.rxdatak1                      (rxdatak1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 4,                  .rxdatak1
		.rxdatak2                      (rxdatak2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 4,                  .rxdatak2
		.rxdatak3                      (rxdatak3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 4,                  .rxdatak3
		.rxdatak4                      (rxdatak4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 4,                  .rxdatak4
		.rxdatak5                      (rxdatak5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 4,                  .rxdatak5
		.rxdatak6                      (rxdatak6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 4,                  .rxdatak6
		.rxdatak7                      (rxdatak7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 4,                  .rxdatak7
		.rxdatak8                      (rxdatak8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 4,                  .rxdatak8
		.rxdatak9                      (rxdatak9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 4,                  .rxdatak9
		.rxdatak10                     (rxdatak10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 4,                  .rxdatak10
		.rxdatak11                     (rxdatak11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 4,                  .rxdatak11
		.rxdatak12                     (rxdatak12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 4,                  .rxdatak12
		.rxdatak13                     (rxdatak13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 4,                  .rxdatak13
		.rxdatak14                     (rxdatak14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 4,                  .rxdatak14
		.rxdatak15                     (rxdatak15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 4,                  .rxdatak15
		.phystatus0                    (phystatus0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 1,                  .phystatus0
		.phystatus1                    (phystatus1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 1,                  .phystatus1
		.phystatus2                    (phystatus2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 1,                  .phystatus2
		.phystatus3                    (phystatus3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 1,                  .phystatus3
		.phystatus4                    (phystatus4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 1,                  .phystatus4
		.phystatus5                    (phystatus5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 1,                  .phystatus5
		.phystatus6                    (phystatus6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 1,                  .phystatus6
		.phystatus7                    (phystatus7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 1,                  .phystatus7
		.phystatus8                    (phystatus8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 1,                  .phystatus8
		.phystatus9                    (phystatus9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 1,                  .phystatus9
		.phystatus10                   (phystatus10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .phystatus10
		.phystatus11                   (phystatus11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .phystatus11
		.phystatus12                   (phystatus12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .phystatus12
		.phystatus13                   (phystatus13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .phystatus13
		.phystatus14                   (phystatus14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .phystatus14
		.phystatus15                   (phystatus15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .phystatus15
		.rxvalid0                      (rxvalid0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  .rxvalid0
		.rxvalid1                      (rxvalid1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  .rxvalid1
		.rxvalid2                      (rxvalid2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  .rxvalid2
		.rxvalid3                      (rxvalid3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  .rxvalid3
		.rxvalid4                      (rxvalid4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  .rxvalid4
		.rxvalid5                      (rxvalid5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  .rxvalid5
		.rxvalid6                      (rxvalid6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  .rxvalid6
		.rxvalid7                      (rxvalid7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  .rxvalid7
		.rxvalid8                      (rxvalid8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  .rxvalid8
		.rxvalid9                      (rxvalid9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  .rxvalid9
		.rxvalid10                     (rxvalid10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 1,                  .rxvalid10
		.rxvalid11                     (rxvalid11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 1,                  .rxvalid11
		.rxvalid12                     (rxvalid12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 1,                  .rxvalid12
		.rxvalid13                     (rxvalid13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 1,                  .rxvalid13
		.rxvalid14                     (rxvalid14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 1,                  .rxvalid14
		.rxvalid15                     (rxvalid15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 1,                  .rxvalid15
		.rxstatus0                     (rxstatus0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 3,                  .rxstatus0
		.rxstatus1                     (rxstatus1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 3,                  .rxstatus1
		.rxstatus2                     (rxstatus2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 3,                  .rxstatus2
		.rxstatus3                     (rxstatus3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 3,                  .rxstatus3
		.rxstatus4                     (rxstatus4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 3,                  .rxstatus4
		.rxstatus5                     (rxstatus5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 3,                  .rxstatus5
		.rxstatus6                     (rxstatus6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 3,                  .rxstatus6
		.rxstatus7                     (rxstatus7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 3,                  .rxstatus7
		.rxstatus8                     (rxstatus8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 3,                  .rxstatus8
		.rxstatus9                     (rxstatus9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 3,                  .rxstatus9
		.rxstatus10                    (rxstatus10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 3,                  .rxstatus10
		.rxstatus11                    (rxstatus11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 3,                  .rxstatus11
		.rxstatus12                    (rxstatus12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 3,                  .rxstatus12
		.rxstatus13                    (rxstatus13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 3,                  .rxstatus13
		.rxstatus14                    (rxstatus14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 3,                  .rxstatus14
		.rxstatus15                    (rxstatus15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 3,                  .rxstatus15
		.rxelecidle0                   (rxelecidle0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .rxelecidle0
		.rxelecidle1                   (rxelecidle1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .rxelecidle1
		.rxelecidle2                   (rxelecidle2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .rxelecidle2
		.rxelecidle3                   (rxelecidle3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .rxelecidle3
		.rxelecidle4                   (rxelecidle4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .rxelecidle4
		.rxelecidle5                   (rxelecidle5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .rxelecidle5
		.rxelecidle6                   (rxelecidle6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .rxelecidle6
		.rxelecidle7                   (rxelecidle7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .rxelecidle7
		.rxelecidle8                   (rxelecidle8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .rxelecidle8
		.rxelecidle9                   (rxelecidle9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .rxelecidle9
		.rxelecidle10                  (rxelecidle10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 1,                  .rxelecidle10
		.rxelecidle11                  (rxelecidle11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 1,                  .rxelecidle11
		.rxelecidle12                  (rxelecidle12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 1,                  .rxelecidle12
		.rxelecidle13                  (rxelecidle13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 1,                  .rxelecidle13
		.rxelecidle14                  (rxelecidle14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 1,                  .rxelecidle14
		.rxelecidle15                  (rxelecidle15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 1,                  .rxelecidle15
		.rxsynchd0                     (rxsynchd0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 2,                  .rxsynchd0
		.rxsynchd1                     (rxsynchd1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 2,                  .rxsynchd1
		.rxsynchd2                     (rxsynchd2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 2,                  .rxsynchd2
		.rxsynchd3                     (rxsynchd3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 2,                  .rxsynchd3
		.rxsynchd4                     (rxsynchd4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 2,                  .rxsynchd4
		.rxsynchd5                     (rxsynchd5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 2,                  .rxsynchd5
		.rxsynchd6                     (rxsynchd6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 2,                  .rxsynchd6
		.rxsynchd7                     (rxsynchd7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 2,                  .rxsynchd7
		.rxsynchd8                     (rxsynchd8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 2,                  .rxsynchd8
		.rxsynchd9                     (rxsynchd9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 2,                  .rxsynchd9
		.rxsynchd10                    (rxsynchd10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 2,                  .rxsynchd10
		.rxsynchd11                    (rxsynchd11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 2,                  .rxsynchd11
		.rxsynchd12                    (rxsynchd12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 2,                  .rxsynchd12
		.rxsynchd13                    (rxsynchd13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 2,                  .rxsynchd13
		.rxsynchd14                    (rxsynchd14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 2,                  .rxsynchd14
		.rxsynchd15                    (rxsynchd15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 2,                  .rxsynchd15
		.rxblkst0                      (rxblkst0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  .rxblkst0
		.rxblkst1                      (rxblkst1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  .rxblkst1
		.rxblkst2                      (rxblkst2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  .rxblkst2
		.rxblkst3                      (rxblkst3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  .rxblkst3
		.rxblkst4                      (rxblkst4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  .rxblkst4
		.rxblkst5                      (rxblkst5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  .rxblkst5
		.rxblkst6                      (rxblkst6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  .rxblkst6
		.rxblkst7                      (rxblkst7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  .rxblkst7
		.rxblkst8                      (rxblkst8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  .rxblkst8
		.rxblkst9                      (rxblkst9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  .rxblkst9
		.rxblkst10                     (rxblkst10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 1,                  .rxblkst10
		.rxblkst11                     (rxblkst11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 1,                  .rxblkst11
		.rxblkst12                     (rxblkst12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 1,                  .rxblkst12
		.rxblkst13                     (rxblkst13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 1,                  .rxblkst13
		.rxblkst14                     (rxblkst14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 1,                  .rxblkst14
		.rxblkst15                     (rxblkst15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 1,                  .rxblkst15
		.rxdataskip0                   (rxdataskip0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .rxdataskip0
		.rxdataskip1                   (rxdataskip1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .rxdataskip1
		.rxdataskip2                   (rxdataskip2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .rxdataskip2
		.rxdataskip3                   (rxdataskip3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .rxdataskip3
		.rxdataskip4                   (rxdataskip4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .rxdataskip4
		.rxdataskip5                   (rxdataskip5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .rxdataskip5
		.rxdataskip6                   (rxdataskip6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .rxdataskip6
		.rxdataskip7                   (rxdataskip7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .rxdataskip7
		.rxdataskip8                   (rxdataskip8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .rxdataskip8
		.rxdataskip9                   (rxdataskip9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                  .rxdataskip9
		.rxdataskip10                  (rxdataskip10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 1,                  .rxdataskip10
		.rxdataskip11                  (rxdataskip11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 1,                  .rxdataskip11
		.rxdataskip12                  (rxdataskip12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 1,                  .rxdataskip12
		.rxdataskip13                  (rxdataskip13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 1,                  .rxdataskip13
		.rxdataskip14                  (rxdataskip14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 1,                  .rxdataskip14
		.rxdataskip15                  (rxdataskip15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 1,                  .rxdataskip15
		.dirfeedback0                  (dirfeedback0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 6,                  .dirfeedback0
		.dirfeedback1                  (dirfeedback1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 6,                  .dirfeedback1
		.dirfeedback2                  (dirfeedback2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 6,                  .dirfeedback2
		.dirfeedback3                  (dirfeedback3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 6,                  .dirfeedback3
		.dirfeedback4                  (dirfeedback4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 6,                  .dirfeedback4
		.dirfeedback5                  (dirfeedback5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 6,                  .dirfeedback5
		.dirfeedback6                  (dirfeedback6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 6,                  .dirfeedback6
		.dirfeedback7                  (dirfeedback7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 6,                  .dirfeedback7
		.dirfeedback8                  (dirfeedback8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 6,                  .dirfeedback8
		.dirfeedback9                  (dirfeedback9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //   input,    width = 6,                  .dirfeedback9
		.dirfeedback10                 (dirfeedback10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //   input,    width = 6,                  .dirfeedback10
		.dirfeedback11                 (dirfeedback11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //   input,    width = 6,                  .dirfeedback11
		.dirfeedback12                 (dirfeedback12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //   input,    width = 6,                  .dirfeedback12
		.dirfeedback13                 (dirfeedback13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //   input,    width = 6,                  .dirfeedback13
		.dirfeedback14                 (dirfeedback14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //   input,    width = 6,                  .dirfeedback14
		.dirfeedback15                 (dirfeedback15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //   input,    width = 6,                  .dirfeedback15
		.sim_pipe_mask_tx_pll_lock     (sim_pipe_mask_tx_pll_lock),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 1,                  .sim_pipe_mask_tx_pll_lock
		.rx_in0                        (rx_in0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //   input,    width = 1,        hip_serial.rx_in0
		.rx_in1                        (rx_in1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //   input,    width = 1,                  .rx_in1
		.rx_in2                        (rx_in2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //   input,    width = 1,                  .rx_in2
		.rx_in3                        (rx_in3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //   input,    width = 1,                  .rx_in3
		.rx_in4                        (rx_in4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //   input,    width = 1,                  .rx_in4
		.rx_in5                        (rx_in5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //   input,    width = 1,                  .rx_in5
		.rx_in6                        (rx_in6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //   input,    width = 1,                  .rx_in6
		.rx_in7                        (rx_in7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //   input,    width = 1,                  .rx_in7
		.rx_in8                        (rx_in8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //   input,    width = 1,                  .rx_in8
		.rx_in9                        (rx_in9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //   input,    width = 1,                  .rx_in9
		.rx_in10                       (rx_in10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,    width = 1,                  .rx_in10
		.rx_in11                       (rx_in11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,    width = 1,                  .rx_in11
		.rx_in12                       (rx_in12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,    width = 1,                  .rx_in12
		.rx_in13                       (rx_in13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,    width = 1,                  .rx_in13
		.rx_in14                       (rx_in14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,    width = 1,                  .rx_in14
		.rx_in15                       (rx_in15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,    width = 1,                  .rx_in15
		.tx_out0                       (tx_out0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,    width = 1,                  .tx_out0
		.tx_out1                       (tx_out1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,    width = 1,                  .tx_out1
		.tx_out2                       (tx_out2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,    width = 1,                  .tx_out2
		.tx_out3                       (tx_out3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,    width = 1,                  .tx_out3
		.tx_out4                       (tx_out4),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,    width = 1,                  .tx_out4
		.tx_out5                       (tx_out5),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,    width = 1,                  .tx_out5
		.tx_out6                       (tx_out6),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,    width = 1,                  .tx_out6
		.tx_out7                       (tx_out7),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,    width = 1,                  .tx_out7
		.tx_out8                       (tx_out8),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,    width = 1,                  .tx_out8
		.tx_out9                       (tx_out9),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,    width = 1,                  .tx_out9
		.tx_out10                      (tx_out10),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .tx_out10
		.tx_out11                      (tx_out11),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .tx_out11
		.tx_out12                      (tx_out12),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .tx_out12
		.tx_out13                      (tx_out13),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .tx_out13
		.tx_out14                      (tx_out14),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .tx_out14
		.tx_out15                      (tx_out15),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 1,                  .tx_out15
		.tl_cfg_func_o                 (tl_cfg_func_o),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //  output,    width = 2,         config_tl.tl_cfg_func
		.tl_cfg_add_o                  (tl_cfg_add_o),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,    width = 4,                  .tl_cfg_add
		.tl_cfg_ctl_o                  (tl_cfg_ctl_o),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          //  output,   width = 32,                  .tl_cfg_ctl
		.pld_warm_rst_rdy              (1'b1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.link_req_rst_n                (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.wrdm_vfactive_o               (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.wrdm_pfnum_o                  (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.wrdm_vfnum_o                  (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.wrdm_waitrequest_i            (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.wrdm_read_o                   (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.wrdm_address_o                (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.wrdm_burstcount_o             (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.wrdm_byteenable_o             (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.wrdm_readdatavalid_i          (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.wrdm_readdata_i               (512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), // (terminated),                                 
		.wrdm_response_i               (2'b00),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 // (terminated),                                 
		.wrdm_desc_ready_o             (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.wrdm_desc_valid_i             (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.wrdm_desc_data_i              (174'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),                                                                                                                                                                                                                                                                                                                                                   // (terminated),                                 
		.wrdm_prio_ready_o             (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.wrdm_prio_valid_i             (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.wrdm_prio_data_i              (174'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),                                                                                                                                                                                                                                                                                                                                                   // (terminated),                                 
		.wrdm_tx_valid_o               (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.wrdm_tx_data_o                (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.rddm_vfactive_o               (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.rddm_pfnum_o                  (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.rddm_vfnum_o                  (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.rddm_waitrequest_i            (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.rddm_write_o                  (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.rddm_address_o                (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.rddm_burstcount_o             (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.rddm_byteenable_o             (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.rddm_writedata_o              (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.rddm_desc_ready_o             (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.rddm_desc_valid_i             (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.rddm_desc_data_i              (174'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),                                                                                                                                                                                                                                                                                                                                                   // (terminated),                                 
		.rddm_prio_ready_o             (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.rddm_prio_valid_i             (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.rddm_prio_data_i              (174'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),                                                                                                                                                                                                                                                                                                                                                   // (terminated),                                 
		.rddm_tx_valid_o               (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.rddm_tx_data_o                (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.bas_vfactive_i                (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.bas_pfnum_i                   (2'b00),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 // (terminated),                                 
		.bas_vfnum_i                   (11'b00000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       // (terminated),                                 
		.bas_waitrequest_o             (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.bas_address_i                 (64'b0000000000000000000000000000000000000000000000000000000000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.bas_byteenable_i              (64'b0000000000000000000000000000000000000000000000000000000000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.bas_read_i                    (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.bas_readdata_o                (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.bas_readdatavalid_o           (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.bas_write_i                   (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.bas_writedata_i               (512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), // (terminated),                                 
		.bas_burstcount_i              (4'b0000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               // (terminated),                                 
		.bas_response_o                (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.bam_vfactive_o                (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.bam_vfnum_o                   (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.cs_waitrequest_o              (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.cs_address_i                  (29'b00000000000000000000000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     // (terminated),                                 
		.cs_byteenable_i               (4'b0000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               // (terminated),                                 
		.cs_read_i                     (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.cs_readdata_o                 (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.cs_readdatavalid_o            (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.cs_writeresponsevalid_o       (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.cs_write_i                    (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.cs_writedata_i                (32'b00000000000000000000000000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.cs_response_o                 (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.intx_req_i                    (4'b0000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               // (terminated),                                 
		.int_status                    (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.int_status_common             (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.derr_cor_ext_rpl              (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.derr_rpl                      (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.derr_cor_ext_rcv              (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.derr_uncor_ext_rcv            (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.ltssmstate                    (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.link_up                       (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.currentspeed                  (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.lane_act                      (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.ceb_ack                       (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.ceb_din                       (32'b00000000000000000000000000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.ceb_addr                      (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.ceb_req                       (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.ceb_dout                      (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.ceb_wr                        (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.ceb_vf_num                    (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.ceb_vf_active                 (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.hip_reconfig_clk              (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.hip_reconfig_rst_n            (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.hip_reconfig_address          (21'b000000000000000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             // (terminated),                                 
		.hip_reconfig_read             (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.hip_reconfig_readdata         (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.hip_reconfig_readdatavalid    (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.hip_reconfig_write            (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.hip_reconfig_writedata        (8'b00000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           // (terminated),                                 
		.hip_reconfig_waitrequest      (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.xcvr_reconfig_clk             (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.xcvr_reconfig_reset           (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.xcvr_reconfig_address         (15'b000000000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   // (terminated),                                 
		.xcvr_reconfig_read            (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.xcvr_reconfig_readdata        (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.xcvr_reconfig_write           (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.xcvr_reconfig_writedata       (32'b00000000000000000000000000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.xcvr_reconfig_waitrequest     (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.reconfig_pll0_clk             (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.reconfig_pll0_reset           (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.reconfig_pll0_address         (11'b00000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       // (terminated),                                 
		.reconfig_pll0_read            (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.reconfig_pll0_readdata        (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.reconfig_pll0_write           (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.reconfig_pll0_writedata       (32'b00000000000000000000000000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.reconfig_pll0_waitrequest     (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.reconfig_pll1_clk             (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.reconfig_pll1_reset           (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.reconfig_pll1_address         (11'b00000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       // (terminated),                                 
		.reconfig_pll1_read            (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.reconfig_pll1_readdata        (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.reconfig_pll1_write           (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.reconfig_pll1_writedata       (32'b00000000000000000000000000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.reconfig_pll1_waitrequest     (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.aux_test_out                  (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.test_out                      (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.pli_avmm_master_clk           (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.pli_avmm_master_reset         (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.pli_avmm_master_write         (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.pli_avmm_master_read          (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.pli_avmm_master_address       (20'b00000000000000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              // (terminated),                                 
		.pli_avmm_master_writedata     (32'b00000000000000000000000000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.pli_avmm_master_waitrequest   (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.pli_avmm_master_readdatavalid (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.pli_avmm_master_readdata      (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.ceb_cdm_convert_data          (32'b00000000000000000000000000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.ceb_func_num                  (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.vf_cfg_valid_o                (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.vf_cfg_pfnum_o                (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.vf_cfg_vfnum_o                (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.vf_cfg_data_o                 (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.vf_cfg_vfactive_o             (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.vf_cfg_req_all_i              (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.flr_rcvd_vf_o                 (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.flr_rcvd_pf_num_o             (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.flr_rcvd_vf_num_o             (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                 
		.flr_completed_vf_i            (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.flr_completed_pf_num_i        (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                 
		.flr_completed_vf_num_i        (1'b0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   // (terminated),                                 
	);

endmodule
