
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xzdec_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400b20 <.init>:
  400b20:	stp	x29, x30, [sp, #-16]!
  400b24:	mov	x29, sp
  400b28:	bl	400ef8 <ferror@plt+0x248>
  400b2c:	ldp	x29, x30, [sp], #16
  400b30:	ret

Disassembly of section .plt:

0000000000400b40 <exit@plt-0x20>:
  400b40:	stp	x16, x30, [sp, #-16]!
  400b44:	adrp	x16, 411000 <ferror@plt+0x10350>
  400b48:	ldr	x17, [x16, #4088]
  400b4c:	add	x16, x16, #0xff8
  400b50:	br	x17
  400b54:	nop
  400b58:	nop
  400b5c:	nop

0000000000400b60 <exit@plt>:
  400b60:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b64:	ldr	x17, [x16]
  400b68:	add	x16, x16, #0x0
  400b6c:	br	x17

0000000000400b70 <lzma_code@plt>:
  400b70:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b74:	ldr	x17, [x16, #8]
  400b78:	add	x16, x16, #0x8
  400b7c:	br	x17

0000000000400b80 <fputc@plt>:
  400b80:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b84:	ldr	x17, [x16, #16]
  400b88:	add	x16, x16, #0x10
  400b8c:	br	x17

0000000000400b90 <fclose@plt>:
  400b90:	adrp	x16, 412000 <ferror@plt+0x11350>
  400b94:	ldr	x17, [x16, #24]
  400b98:	add	x16, x16, #0x18
  400b9c:	br	x17

0000000000400ba0 <fopen@plt>:
  400ba0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400ba4:	ldr	x17, [x16, #32]
  400ba8:	add	x16, x16, #0x20
  400bac:	br	x17

0000000000400bb0 <__libc_start_main@plt>:
  400bb0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bb4:	ldr	x17, [x16, #40]
  400bb8:	add	x16, x16, #0x28
  400bbc:	br	x17

0000000000400bc0 <memset@plt>:
  400bc0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bc4:	ldr	x17, [x16, #48]
  400bc8:	add	x16, x16, #0x30
  400bcc:	br	x17

0000000000400bd0 <strerror@plt>:
  400bd0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bd4:	ldr	x17, [x16, #56]
  400bd8:	add	x16, x16, #0x38
  400bdc:	br	x17

0000000000400be0 <lzma_version_string@plt>:
  400be0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400be4:	ldr	x17, [x16, #64]
  400be8:	add	x16, x16, #0x40
  400bec:	br	x17

0000000000400bf0 <__gmon_start__@plt>:
  400bf0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400bf4:	ldr	x17, [x16, #72]
  400bf8:	add	x16, x16, #0x48
  400bfc:	br	x17

0000000000400c00 <abort@plt>:
  400c00:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c04:	ldr	x17, [x16, #80]
  400c08:	add	x16, x16, #0x50
  400c0c:	br	x17

0000000000400c10 <feof@plt>:
  400c10:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c14:	ldr	x17, [x16, #88]
  400c18:	add	x16, x16, #0x58
  400c1c:	br	x17

0000000000400c20 <lzma_stream_decoder@plt>:
  400c20:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c24:	ldr	x17, [x16, #96]
  400c28:	add	x16, x16, #0x60
  400c2c:	br	x17

0000000000400c30 <getopt_long@plt>:
  400c30:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c34:	ldr	x17, [x16, #104]
  400c38:	add	x16, x16, #0x68
  400c3c:	br	x17

0000000000400c40 <strcmp@plt>:
  400c40:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c44:	ldr	x17, [x16, #112]
  400c48:	add	x16, x16, #0x70
  400c4c:	br	x17

0000000000400c50 <fread@plt>:
  400c50:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c54:	ldr	x17, [x16, #120]
  400c58:	add	x16, x16, #0x78
  400c5c:	br	x17

0000000000400c60 <fwrite@plt>:
  400c60:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c64:	ldr	x17, [x16, #128]
  400c68:	add	x16, x16, #0x80
  400c6c:	br	x17

0000000000400c70 <vfprintf@plt>:
  400c70:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c74:	ldr	x17, [x16, #136]
  400c78:	add	x16, x16, #0x88
  400c7c:	br	x17

0000000000400c80 <printf@plt>:
  400c80:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c84:	ldr	x17, [x16, #144]
  400c88:	add	x16, x16, #0x90
  400c8c:	br	x17

0000000000400c90 <__errno_location@plt>:
  400c90:	adrp	x16, 412000 <ferror@plt+0x11350>
  400c94:	ldr	x17, [x16, #152]
  400c98:	add	x16, x16, #0x98
  400c9c:	br	x17

0000000000400ca0 <fprintf@plt>:
  400ca0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400ca4:	ldr	x17, [x16, #160]
  400ca8:	add	x16, x16, #0xa0
  400cac:	br	x17

0000000000400cb0 <ferror@plt>:
  400cb0:	adrp	x16, 412000 <ferror@plt+0x11350>
  400cb4:	ldr	x17, [x16, #168]
  400cb8:	add	x16, x16, #0xa8
  400cbc:	br	x17

Disassembly of section .text:

0000000000400cc0 <.text>:
  400cc0:	stp	x29, x30, [sp, #-224]!
  400cc4:	mov	x29, sp
  400cc8:	stp	x19, x20, [sp, #16]
  400ccc:	adrp	x19, 401000 <ferror@plt+0x350>
  400cd0:	add	x19, x19, #0x7f8
  400cd4:	mov	x20, x1
  400cd8:	stp	x21, x22, [sp, #32]
  400cdc:	mov	w21, w0
  400ce0:	adrp	x22, 401000 <ferror@plt+0x350>
  400ce4:	mov	x0, x1
  400ce8:	add	x22, x22, #0x7e8
  400cec:	stp	x23, x24, [sp, #48]
  400cf0:	add	x24, x19, #0x140
  400cf4:	adrp	x23, 412000 <ferror@plt+0x11350>
  400cf8:	str	x25, [sp, #64]
  400cfc:	bl	40127c <ferror@plt+0x5cc>
  400d00:	mov	x3, x19
  400d04:	mov	x2, x24
  400d08:	mov	x1, x20
  400d0c:	mov	w0, w21
  400d10:	mov	x4, #0x0                   	// #0
  400d14:	bl	400c30 <getopt_long@plt>
  400d18:	cmn	w0, #0x1
  400d1c:	b.ne	400d9c <ferror@plt+0xec>  // b.any
  400d20:	adrp	x19, 412000 <ferror@plt+0x11350>
  400d24:	add	x0, sp, #0x58
  400d28:	mov	x2, #0x88                  	// #136
  400d2c:	mov	w1, #0x0                   	// #0
  400d30:	bl	400bc0 <memset@plt>
  400d34:	ldr	w0, [x19, #216]
  400d38:	cmp	w0, w21
  400d3c:	b.eq	400e30 <ferror@plt+0x180>  // b.none
  400d40:	adrp	x23, 401000 <ferror@plt+0x350>
  400d44:	adrp	x24, 401000 <ferror@plt+0x350>
  400d48:	adrp	x25, 401000 <ferror@plt+0x350>
  400d4c:	add	x23, x23, #0x79b
  400d50:	add	x24, x24, #0x79d
  400d54:	add	x25, x25, #0x793
  400d58:	ldrsw	x0, [x19, #216]
  400d5c:	mov	x1, x23
  400d60:	ldr	x22, [x20, x0, lsl #3]
  400d64:	mov	x0, x22
  400d68:	bl	400c40 <strcmp@plt>
  400d6c:	cbnz	w0, 400e4c <ferror@plt+0x19c>
  400d70:	adrp	x0, 412000 <ferror@plt+0x11350>
  400d74:	mov	x2, x25
  400d78:	ldr	x1, [x0, #232]
  400d7c:	add	x0, sp, #0x58
  400d80:	bl	401074 <ferror@plt+0x3c4>
  400d84:	ldr	w0, [x19, #216]
  400d88:	add	w0, w0, #0x1
  400d8c:	str	w0, [x19, #216]
  400d90:	cmp	w0, w21
  400d94:	b.lt	400d58 <ferror@plt+0xa8>  // b.tstop
  400d98:	b	400e08 <ferror@plt+0x158>
  400d9c:	cmp	w0, #0x71
  400da0:	b.gt	400dbc <ferror@plt+0x10c>
  400da4:	cmp	w0, #0x62
  400da8:	b.gt	400dc4 <ferror@plt+0x114>
  400dac:	cmp	w0, #0x51
  400db0:	b.eq	400d00 <ferror@plt+0x50>  // b.none
  400db4:	cmp	w0, #0x56
  400db8:	b.eq	400e1c <ferror@plt+0x16c>  // b.none
  400dbc:	mov	w0, #0x1                   	// #1
  400dc0:	bl	400b60 <exit@plt>
  400dc4:	sub	w4, w0, #0x63
  400dc8:	cmp	w4, #0xe
  400dcc:	b.hi	400dbc <ferror@plt+0x10c>  // b.pmore
  400dd0:	ldrb	w0, [x22, w4, uxtw]
  400dd4:	adr	x1, 400de0 <ferror@plt+0x130>
  400dd8:	add	x0, x1, w0, sxtb #2
  400ddc:	br	x0
  400de0:	ldr	w0, [x23, #192]
  400de4:	cbz	w0, 400d00 <ferror@plt+0x50>
  400de8:	sub	w0, w0, #0x1
  400dec:	str	w0, [x23, #192]
  400df0:	b	400d00 <ferror@plt+0x50>
  400df4:	adrp	x0, 412000 <ferror@plt+0x11350>
  400df8:	ldr	x1, [x0, #200]
  400dfc:	adrp	x0, 401000 <ferror@plt+0x350>
  400e00:	add	x0, x0, #0x4c9
  400e04:	bl	400c80 <printf@plt>
  400e08:	adrp	x0, 412000 <ferror@plt+0x11350>
  400e0c:	mov	w1, #0x1                   	// #1
  400e10:	ldr	w2, [x0, #192]
  400e14:	mov	w0, #0x0                   	// #0
  400e18:	bl	40128c <ferror@plt+0x5dc>
  400e1c:	bl	400be0 <lzma_version_string@plt>
  400e20:	mov	x1, x0
  400e24:	adrp	x0, 401000 <ferror@plt+0x350>
  400e28:	add	x0, x0, #0x770
  400e2c:	b	400e04 <ferror@plt+0x154>
  400e30:	adrp	x0, 412000 <ferror@plt+0x11350>
  400e34:	adrp	x2, 401000 <ferror@plt+0x350>
  400e38:	add	x2, x2, #0x793
  400e3c:	ldr	x1, [x0, #232]
  400e40:	add	x0, sp, #0x58
  400e44:	bl	401074 <ferror@plt+0x3c4>
  400e48:	b	400e08 <ferror@plt+0x158>
  400e4c:	mov	x0, x22
  400e50:	mov	x1, x24
  400e54:	bl	400ba0 <fopen@plt>
  400e58:	mov	x22, x0
  400e5c:	ldrsw	x0, [x19, #216]
  400e60:	cbnz	x22, 400e8c <ferror@plt+0x1dc>
  400e64:	ldr	x19, [x20, x0, lsl #3]
  400e68:	bl	400c90 <__errno_location@plt>
  400e6c:	ldr	w0, [x0]
  400e70:	bl	400bd0 <strerror@plt>
  400e74:	mov	x2, x0
  400e78:	mov	x1, x19
  400e7c:	adrp	x0, 401000 <ferror@plt+0x350>
  400e80:	add	x0, x0, #0x4c2
  400e84:	bl	400fb4 <ferror@plt+0x304>
  400e88:	b	400dbc <ferror@plt+0x10c>
  400e8c:	ldr	x2, [x20, x0, lsl #3]
  400e90:	mov	x1, x22
  400e94:	add	x0, sp, #0x58
  400e98:	bl	401074 <ferror@plt+0x3c4>
  400e9c:	mov	x0, x22
  400ea0:	bl	400b90 <fclose@plt>
  400ea4:	b	400d84 <ferror@plt+0xd4>
  400ea8:	mov	x29, #0x0                   	// #0
  400eac:	mov	x30, #0x0                   	// #0
  400eb0:	mov	x5, x0
  400eb4:	ldr	x1, [sp]
  400eb8:	add	x2, sp, #0x8
  400ebc:	mov	x6, sp
  400ec0:	movz	x0, #0x0, lsl #48
  400ec4:	movk	x0, #0x0, lsl #32
  400ec8:	movk	x0, #0x40, lsl #16
  400ecc:	movk	x0, #0xcc0
  400ed0:	movz	x3, #0x0, lsl #48
  400ed4:	movk	x3, #0x0, lsl #32
  400ed8:	movk	x3, #0x40, lsl #16
  400edc:	movk	x3, #0x1350
  400ee0:	movz	x4, #0x0, lsl #48
  400ee4:	movk	x4, #0x0, lsl #32
  400ee8:	movk	x4, #0x40, lsl #16
  400eec:	movk	x4, #0x13d0
  400ef0:	bl	400bb0 <__libc_start_main@plt>
  400ef4:	bl	400c00 <abort@plt>
  400ef8:	adrp	x0, 411000 <ferror@plt+0x10350>
  400efc:	ldr	x0, [x0, #4064]
  400f00:	cbz	x0, 400f08 <ferror@plt+0x258>
  400f04:	b	400bf0 <__gmon_start__@plt>
  400f08:	ret
  400f0c:	nop
  400f10:	adrp	x0, 412000 <ferror@plt+0x11350>
  400f14:	add	x0, x0, #0xc8
  400f18:	adrp	x1, 412000 <ferror@plt+0x11350>
  400f1c:	add	x1, x1, #0xc8
  400f20:	cmp	x1, x0
  400f24:	b.eq	400f3c <ferror@plt+0x28c>  // b.none
  400f28:	adrp	x1, 401000 <ferror@plt+0x350>
  400f2c:	ldr	x1, [x1, #1008]
  400f30:	cbz	x1, 400f3c <ferror@plt+0x28c>
  400f34:	mov	x16, x1
  400f38:	br	x16
  400f3c:	ret
  400f40:	adrp	x0, 412000 <ferror@plt+0x11350>
  400f44:	add	x0, x0, #0xc8
  400f48:	adrp	x1, 412000 <ferror@plt+0x11350>
  400f4c:	add	x1, x1, #0xc8
  400f50:	sub	x1, x1, x0
  400f54:	lsr	x2, x1, #63
  400f58:	add	x1, x2, x1, asr #3
  400f5c:	cmp	xzr, x1, asr #1
  400f60:	asr	x1, x1, #1
  400f64:	b.eq	400f7c <ferror@plt+0x2cc>  // b.none
  400f68:	adrp	x2, 401000 <ferror@plt+0x350>
  400f6c:	ldr	x2, [x2, #1016]
  400f70:	cbz	x2, 400f7c <ferror@plt+0x2cc>
  400f74:	mov	x16, x2
  400f78:	br	x16
  400f7c:	ret
  400f80:	stp	x29, x30, [sp, #-32]!
  400f84:	mov	x29, sp
  400f88:	str	x19, [sp, #16]
  400f8c:	adrp	x19, 412000 <ferror@plt+0x11350>
  400f90:	ldrb	w0, [x19, #240]
  400f94:	cbnz	w0, 400fa4 <ferror@plt+0x2f4>
  400f98:	bl	400f10 <ferror@plt+0x260>
  400f9c:	mov	w0, #0x1                   	// #1
  400fa0:	strb	w0, [x19, #240]
  400fa4:	ldr	x19, [sp, #16]
  400fa8:	ldp	x29, x30, [sp], #32
  400fac:	ret
  400fb0:	b	400f40 <ferror@plt+0x290>
  400fb4:	stp	x29, x30, [sp, #-288]!
  400fb8:	mov	x29, sp
  400fbc:	stp	x19, x20, [sp, #16]
  400fc0:	mov	x20, x0
  400fc4:	add	x0, sp, #0x120
  400fc8:	stp	x0, x0, [sp, #64]
  400fcc:	add	x0, sp, #0xe0
  400fd0:	str	x0, [sp, #80]
  400fd4:	mov	w0, #0xffffffc8            	// #-56
  400fd8:	str	w0, [sp, #88]
  400fdc:	mov	w0, #0xffffff80            	// #-128
  400fe0:	str	w0, [sp, #92]
  400fe4:	adrp	x0, 412000 <ferror@plt+0x11350>
  400fe8:	str	q0, [sp, #96]
  400fec:	ldr	w0, [x0, #192]
  400ff0:	str	q1, [sp, #112]
  400ff4:	str	q2, [sp, #128]
  400ff8:	str	q3, [sp, #144]
  400ffc:	str	q4, [sp, #160]
  401000:	str	q5, [sp, #176]
  401004:	str	q6, [sp, #192]
  401008:	str	q7, [sp, #208]
  40100c:	stp	x1, x2, [sp, #232]
  401010:	stp	x3, x4, [sp, #248]
  401014:	stp	x5, x6, [sp, #264]
  401018:	str	x7, [sp, #280]
  40101c:	cbz	w0, 401068 <ferror@plt+0x3b8>
  401020:	adrp	x19, 412000 <ferror@plt+0x11350>
  401024:	adrp	x0, 412000 <ferror@plt+0x11350>
  401028:	adrp	x1, 401000 <ferror@plt+0x350>
  40102c:	add	x1, x1, #0x400
  401030:	ldr	x2, [x0, #200]
  401034:	ldr	x0, [x19, #208]
  401038:	bl	400ca0 <fprintf@plt>
  40103c:	ldp	x0, x1, [sp, #64]
  401040:	stp	x0, x1, [sp, #32]
  401044:	add	x2, sp, #0x20
  401048:	ldp	x0, x1, [sp, #80]
  40104c:	stp	x0, x1, [sp, #48]
  401050:	ldr	x0, [x19, #208]
  401054:	mov	x1, x20
  401058:	bl	400c70 <vfprintf@plt>
  40105c:	ldr	x1, [x19, #208]
  401060:	mov	w0, #0xa                   	// #10
  401064:	bl	400b80 <fputc@plt>
  401068:	ldp	x19, x20, [sp, #16]
  40106c:	ldp	x29, x30, [sp], #288
  401070:	ret
  401074:	mov	x12, #0x4070                	// #16496
  401078:	sub	sp, sp, x12
  40107c:	stp	x29, x30, [sp]
  401080:	mov	x29, sp
  401084:	stp	x19, x20, [sp, #16]
  401088:	mov	x19, x0
  40108c:	stp	x21, x22, [sp, #32]
  401090:	mov	x21, x2
  401094:	mov	w2, #0x8                   	// #8
  401098:	stp	x23, x24, [sp, #48]
  40109c:	mov	x24, x1
  4010a0:	mov	x1, #0xffffffffffffffff    	// #-1
  4010a4:	stp	x25, x26, [sp, #64]
  4010a8:	stp	x27, x28, [sp, #80]
  4010ac:	bl	400c20 <lzma_stream_decoder@plt>
  4010b0:	mov	w22, w0
  4010b4:	cbz	w0, 4010e8 <ferror@plt+0x438>
  4010b8:	cmp	w0, #0x5
  4010bc:	b.ne	4010dc <ferror@plt+0x42c>  // b.any
  4010c0:	mov	w0, #0xc                   	// #12
  4010c4:	bl	400bd0 <strerror@plt>
  4010c8:	mov	x1, x0
  4010cc:	adrp	x0, 401000 <ferror@plt+0x350>
  4010d0:	add	x0, x0, #0x49b
  4010d4:	bl	400fb4 <ferror@plt+0x304>
  4010d8:	b	401158 <ferror@plt+0x4a8>
  4010dc:	adrp	x1, 401000 <ferror@plt+0x350>
  4010e0:	add	x1, x1, #0x405
  4010e4:	b	4010cc <ferror@plt+0x41c>
  4010e8:	add	x26, sp, #0x70
  4010ec:	mov	x0, #0x2070                	// #8304
  4010f0:	mov	x23, #0x2000                	// #8192
  4010f4:	add	x25, sp, x0
  4010f8:	mov	w27, #0x3                   	// #3
  4010fc:	adrp	x28, 412000 <ferror@plt+0x11350>
  401100:	str	xzr, [x19, #8]
  401104:	stp	x25, x23, [x19, #24]
  401108:	ldr	x0, [x19, #8]
  40110c:	cbnz	x0, 401170 <ferror@plt+0x4c0>
  401110:	str	x26, [x19]
  401114:	mov	x3, x24
  401118:	mov	x0, x26
  40111c:	mov	x2, #0x2000                	// #8192
  401120:	mov	x1, #0x1                   	// #1
  401124:	bl	400c50 <fread@plt>
  401128:	str	x0, [x19, #8]
  40112c:	mov	x0, x24
  401130:	bl	400cb0 <ferror@plt>
  401134:	cbz	w0, 401160 <ferror@plt+0x4b0>
  401138:	bl	400c90 <__errno_location@plt>
  40113c:	ldr	w0, [x0]
  401140:	bl	400bd0 <strerror@plt>
  401144:	mov	x2, x0
  401148:	mov	x1, x21
  40114c:	adrp	x0, 401000 <ferror@plt+0x350>
  401150:	add	x0, x0, #0x47d
  401154:	bl	400fb4 <ferror@plt+0x304>
  401158:	mov	w0, #0x1                   	// #1
  40115c:	bl	400b60 <exit@plt>
  401160:	mov	x0, x24
  401164:	bl	400c10 <feof@plt>
  401168:	cmp	w0, #0x0
  40116c:	csel	w22, w22, w27, eq  // eq = none
  401170:	mov	w1, w22
  401174:	mov	x0, x19
  401178:	bl	400b70 <lzma_code@plt>
  40117c:	mov	w20, w0
  401180:	ldr	x2, [x19, #32]
  401184:	cbz	x2, 40118c <ferror@plt+0x4dc>
  401188:	cbz	w0, 401108 <ferror@plt+0x458>
  40118c:	ldr	x3, [x28, #224]
  401190:	sub	x2, x23, x2
  401194:	mov	x0, x25
  401198:	mov	x1, #0x1                   	// #1
  40119c:	str	x2, [sp, #104]
  4011a0:	bl	400c60 <fwrite@plt>
  4011a4:	ldr	x2, [sp, #104]
  4011a8:	cmp	x0, x2
  4011ac:	b.eq	4011cc <ferror@plt+0x51c>  // b.none
  4011b0:	bl	400c90 <__errno_location@plt>
  4011b4:	ldr	w0, [x0]
  4011b8:	bl	400bd0 <strerror@plt>
  4011bc:	mov	x1, x0
  4011c0:	adrp	x0, 401000 <ferror@plt+0x350>
  4011c4:	add	x0, x0, #0x49e
  4011c8:	b	4010d4 <ferror@plt+0x424>
  4011cc:	stp	x25, x23, [x19, #24]
  4011d0:	cbz	w20, 401108 <ferror@plt+0x458>
  4011d4:	cmp	w20, #0x1
  4011d8:	b.eq	401258 <ferror@plt+0x5a8>  // b.none
  4011dc:	sub	w20, w20, #0x5
  4011e0:	cmp	w20, #0x5
  4011e4:	b.hi	401240 <ferror@plt+0x590>  // b.pmore
  4011e8:	adrp	x0, 401000 <ferror@plt+0x350>
  4011ec:	add	x0, x0, #0x7e0
  4011f0:	ldrb	w0, [x0, w20, uxtw]
  4011f4:	adr	x1, 401200 <ferror@plt+0x550>
  4011f8:	add	x0, x1, w0, sxtb #2
  4011fc:	br	x0
  401200:	adrp	x0, 401000 <ferror@plt+0x350>
  401204:	add	x2, x0, #0x45d
  401208:	adrp	x0, 401000 <ferror@plt+0x350>
  40120c:	mov	x1, x21
  401210:	add	x0, x0, #0x4c2
  401214:	b	401154 <ferror@plt+0x4a4>
  401218:	mov	w0, #0xc                   	// #12
  40121c:	bl	400bd0 <strerror@plt>
  401220:	mov	x2, x0
  401224:	b	401208 <ferror@plt+0x558>
  401228:	adrp	x0, 401000 <ferror@plt+0x350>
  40122c:	add	x2, x0, #0x435
  401230:	b	401208 <ferror@plt+0x558>
  401234:	adrp	x0, 401000 <ferror@plt+0x350>
  401238:	add	x2, x0, #0x445
  40123c:	b	401208 <ferror@plt+0x558>
  401240:	adrp	x0, 401000 <ferror@plt+0x350>
  401244:	add	x2, x0, #0x405
  401248:	b	401208 <ferror@plt+0x558>
  40124c:	adrp	x0, 401000 <ferror@plt+0x350>
  401250:	add	x2, x0, #0x41a
  401254:	b	401208 <ferror@plt+0x558>
  401258:	mov	x12, #0x4070                	// #16496
  40125c:	ldp	x29, x30, [sp]
  401260:	ldp	x19, x20, [sp, #16]
  401264:	ldp	x21, x22, [sp, #32]
  401268:	ldp	x23, x24, [sp, #48]
  40126c:	ldp	x25, x26, [sp, #64]
  401270:	ldp	x27, x28, [sp, #80]
  401274:	add	sp, sp, x12
  401278:	ret
  40127c:	ldr	x1, [x0]
  401280:	adrp	x0, 412000 <ferror@plt+0x11350>
  401284:	str	x1, [x0, #200]
  401288:	ret
  40128c:	stp	x29, x30, [sp, #-64]!
  401290:	cmp	w0, w1
  401294:	mov	x29, sp
  401298:	stp	x19, x20, [sp, #16]
  40129c:	mov	w19, w1
  4012a0:	stp	x21, x22, [sp, #32]
  4012a4:	str	x23, [sp, #48]
  4012a8:	b.eq	401318 <ferror@plt+0x668>  // b.none
  4012ac:	adrp	x22, 412000 <ferror@plt+0x11350>
  4012b0:	mov	w21, w0
  4012b4:	mov	w23, w2
  4012b8:	ldr	x0, [x22, #224]
  4012bc:	bl	400cb0 <ferror@plt>
  4012c0:	mov	w20, w0
  4012c4:	ldr	x0, [x22, #224]
  4012c8:	adrp	x22, 412000 <ferror@plt+0x11350>
  4012cc:	bl	400b90 <fclose@plt>
  4012d0:	orr	w20, w20, w0
  4012d4:	cbz	w20, 40132c <ferror@plt+0x67c>
  4012d8:	cbz	w23, 401318 <ferror@plt+0x668>
  4012dc:	adrp	x1, 412000 <ferror@plt+0x11350>
  4012e0:	ldr	x20, [x22, #208]
  4012e4:	ldr	x21, [x1, #200]
  4012e8:	cbz	w0, 401320 <ferror@plt+0x670>
  4012ec:	bl	400c90 <__errno_location@plt>
  4012f0:	ldr	w0, [x0]
  4012f4:	bl	400bd0 <strerror@plt>
  4012f8:	mov	x4, x0
  4012fc:	adrp	x3, 401000 <ferror@plt+0x350>
  401300:	adrp	x1, 401000 <ferror@plt+0x350>
  401304:	add	x3, x3, #0x950
  401308:	mov	x2, x21
  40130c:	add	x1, x1, #0x972
  401310:	mov	x0, x20
  401314:	bl	400ca0 <fprintf@plt>
  401318:	mov	w0, w19
  40131c:	bl	400b60 <exit@plt>
  401320:	adrp	x4, 401000 <ferror@plt+0x350>
  401324:	add	x4, x4, #0x942
  401328:	b	4012fc <ferror@plt+0x64c>
  40132c:	ldr	x0, [x22, #208]
  401330:	bl	400cb0 <ferror@plt>
  401334:	mov	w20, w0
  401338:	ldr	x0, [x22, #208]
  40133c:	bl	400b90 <fclose@plt>
  401340:	orr	w20, w20, w0
  401344:	cmp	w20, #0x0
  401348:	csel	w19, w19, w21, ne  // ne = any
  40134c:	b	401318 <ferror@plt+0x668>
  401350:	stp	x29, x30, [sp, #-64]!
  401354:	mov	x29, sp
  401358:	stp	x19, x20, [sp, #16]
  40135c:	adrp	x20, 411000 <ferror@plt+0x10350>
  401360:	add	x20, x20, #0xdd0
  401364:	stp	x21, x22, [sp, #32]
  401368:	adrp	x21, 411000 <ferror@plt+0x10350>
  40136c:	add	x21, x21, #0xdc8
  401370:	sub	x20, x20, x21
  401374:	mov	w22, w0
  401378:	stp	x23, x24, [sp, #48]
  40137c:	mov	x23, x1
  401380:	mov	x24, x2
  401384:	bl	400b20 <exit@plt-0x40>
  401388:	cmp	xzr, x20, asr #3
  40138c:	b.eq	4013b8 <ferror@plt+0x708>  // b.none
  401390:	asr	x20, x20, #3
  401394:	mov	x19, #0x0                   	// #0
  401398:	ldr	x3, [x21, x19, lsl #3]
  40139c:	mov	x2, x24
  4013a0:	add	x19, x19, #0x1
  4013a4:	mov	x1, x23
  4013a8:	mov	w0, w22
  4013ac:	blr	x3
  4013b0:	cmp	x20, x19
  4013b4:	b.ne	401398 <ferror@plt+0x6e8>  // b.any
  4013b8:	ldp	x19, x20, [sp, #16]
  4013bc:	ldp	x21, x22, [sp, #32]
  4013c0:	ldp	x23, x24, [sp, #48]
  4013c4:	ldp	x29, x30, [sp], #64
  4013c8:	ret
  4013cc:	nop
  4013d0:	ret

Disassembly of section .fini:

00000000004013d4 <.fini>:
  4013d4:	stp	x29, x30, [sp, #-16]!
  4013d8:	mov	x29, sp
  4013dc:	ldp	x29, x30, [sp], #16
  4013e0:	ret
