// Seed: 225161164
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout tri id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = -1;
  assign id_4 = id_5;
  parameter id_6 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd64,
    parameter id_2 = 32'd28
) (
    input supply1 id_0,
    input tri _id_1,
    input tri _id_2
);
  wire [id_2 : id_1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd58
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  input wire _id_3;
  output wire id_2;
  output wire id_1;
  logic [-1 : -1  -  id_3] id_5 = -1 == -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule
