

================================================================
== Vitis HLS Report for 'radix'
================================================================
* Date:           Wed Dec  7 16:13:43 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Radix
* Solution:       radix01 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.233 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_radix_Pipeline_VITIS_LOOP_68_1_fu_163  |radix_Pipeline_VITIS_LOOP_68_1  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_radix_Pipeline_VITIS_LOOP_9_1_fu_172   |radix_Pipeline_VITIS_LOOP_9_1   |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
        |grp_radix_Pipeline_VITIS_LOOP_20_1_fu_179  |radix_Pipeline_VITIS_LOOP_20_1  |       86|       86|  0.860 us|  0.860 us|   86|   86|       no|
        |grp_radix_Pipeline_VITIS_LOOP_26_2_fu_187  |radix_Pipeline_VITIS_LOOP_26_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_radix_Pipeline_VITIS_LOOP_30_3_fu_193  |radix_Pipeline_VITIS_LOOP_30_3  |       89|       89|  0.890 us|  0.890 us|   89|   89|       no|
        |grp_radix_Pipeline_VITIS_LOOP_34_4_fu_200  |radix_Pipeline_VITIS_LOOP_34_4  |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        |grp_radix_Pipeline_VITIS_LOOP_38_5_fu_206  |radix_Pipeline_VITIS_LOOP_38_5  |       89|       89|  0.890 us|  0.890 us|   89|   89|       no|
        |grp_radix_Pipeline_VITIS_LOOP_43_6_fu_214  |radix_Pipeline_VITIS_LOOP_43_6  |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       70|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     -|    15871|    12897|    0|
|Memory               |        0|     -|      112|        9|    0|
|Multiplexer          |        -|     -|        -|     1082|    -|
|Register             |        -|     -|      311|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    16294|    14058|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        1|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                            |control_s_axi                   |        0|   0|    64|    72|    0|
    |grp_radix_Pipeline_VITIS_LOOP_20_1_fu_179  |radix_Pipeline_VITIS_LOOP_20_1  |        0|   0|  4855|  4044|    0|
    |grp_radix_Pipeline_VITIS_LOOP_26_2_fu_187  |radix_Pipeline_VITIS_LOOP_26_2  |        0|   0|     5|    57|    0|
    |grp_radix_Pipeline_VITIS_LOOP_30_3_fu_193  |radix_Pipeline_VITIS_LOOP_30_3  |        0|   0|  4763|  3727|    0|
    |grp_radix_Pipeline_VITIS_LOOP_34_4_fu_200  |radix_Pipeline_VITIS_LOOP_34_4  |        0|   0|    42|   107|    0|
    |grp_radix_Pipeline_VITIS_LOOP_38_5_fu_206  |radix_Pipeline_VITIS_LOOP_38_5  |        0|   0|  4859|  3750|    0|
    |grp_radix_Pipeline_VITIS_LOOP_43_6_fu_214  |radix_Pipeline_VITIS_LOOP_43_6  |        0|   0|    28|   156|    0|
    |grp_radix_Pipeline_VITIS_LOOP_68_1_fu_163  |radix_Pipeline_VITIS_LOOP_68_1  |        0|   0|    14|    81|    0|
    |grp_radix_Pipeline_VITIS_LOOP_9_1_fu_172   |radix_Pipeline_VITIS_LOOP_9_1   |        0|   0|    59|   189|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U33             |sdiv_32ns_32ns_32_36_seq_1      |        0|   0|   394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U34             |sdiv_32ns_32ns_32_36_seq_1      |        0|   0|   394|   238|    0|
    |srem_32ns_5ns_5_36_seq_1_U35               |srem_32ns_5ns_5_36_seq_1        |        0|   0|   394|   238|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                      |                                |        0|   0| 15871| 12897|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |count_U   |count_RAM_AUTO_1R1W   |        0|  64|   3|    0|     6|   32|     1|          192|
    |output_U  |output_RAM_AUTO_1R1W  |        0|  32|   5|    0|     9|   32|     1|          288|
    |vla13_U   |vla13_RAM_AUTO_1R1W   |        0|  16|   1|    0|     8|    8|     1|           64|
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                      |        0| 112|   9|    0|    23|   72|     3|          544|
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |place_fu_278_p2      |         +|   0|  0|  39|          32|          32|
    |icmp_ln53_fu_262_p2  |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln71_fu_228_p2  |      icmp|   0|  0|  11|           8|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  70|          72|          39|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  683|        130|    1|        130|
    |count_address0   |   31|          6|    3|         18|
    |count_ce0        |   31|          6|    1|          6|
    |count_ce1        |    9|          2|    1|          2|
    |count_d0         |   26|          5|   32|        160|
    |count_we0        |   26|          5|    1|          5|
    |output_address0  |   14|          3|    4|         12|
    |output_ce0       |   14|          3|    1|          3|
    |output_we0       |    9|          2|    1|          2|
    |place_1_fu_72    |    9|          2|   32|         64|
    |vla13_address0   |   59|         11|    3|         33|
    |vla13_address1   |   54|         10|    3|         30|
    |vla13_ce0        |   43|          8|    1|          8|
    |vla13_ce1        |   37|          7|    1|          7|
    |vla13_d0         |   14|          3|    8|         24|
    |vla13_we0        |   14|          3|    1|          3|
    |vla13_we1        |    9|          2|    1|          2|
    +-----------------+-----+-----------+-----+-----------+
    |Total            | 1082|        208|   95|        509|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                          |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                               |  129|   0|  129|          0|
    |count_load_reg_422                                      |   32|   0|   32|          0|
    |grp_radix_Pipeline_VITIS_LOOP_20_1_fu_179_ap_start_reg  |    1|   0|    1|          0|
    |grp_radix_Pipeline_VITIS_LOOP_26_2_fu_187_ap_start_reg  |    1|   0|    1|          0|
    |grp_radix_Pipeline_VITIS_LOOP_30_3_fu_193_ap_start_reg  |    1|   0|    1|          0|
    |grp_radix_Pipeline_VITIS_LOOP_34_4_fu_200_ap_start_reg  |    1|   0|    1|          0|
    |grp_radix_Pipeline_VITIS_LOOP_38_5_fu_206_ap_start_reg  |    1|   0|    1|          0|
    |grp_radix_Pipeline_VITIS_LOOP_43_6_fu_214_ap_start_reg  |    1|   0|    1|          0|
    |grp_radix_Pipeline_VITIS_LOOP_68_1_fu_163_ap_start_reg  |    1|   0|    1|          0|
    |grp_radix_Pipeline_VITIS_LOOP_9_1_fu_172_ap_start_reg   |    1|   0|    1|          0|
    |icmp_ln71_reg_345                                       |    1|   0|    1|          0|
    |input_r_read_reg_340                                    |    8|   0|    8|          0|
    |max_reg_380                                             |   32|   0|   32|          0|
    |place_1_fu_72                                           |   32|   0|   32|          0|
    |place_2_reg_393                                         |   32|   0|   32|          0|
    |reg_220                                                 |    8|   0|    8|          0|
    |reg_224                                                 |    8|   0|    8|          0|
    |trunc_ln18_reg_414                                      |    5|   0|    5|          0|
    |vla13_load_2_reg_370                                    |    8|   0|    8|          0|
    |vla13_load_3_reg_375                                    |    8|   0|    8|          0|
    +--------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                   |  311|   0|  311|          0|
    +--------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    5|       s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    5|       s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         radix|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         radix|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|         radix|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 129
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%place_1 = alloca i32 1"   --->   Operation 130 'alloca' 'place_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%max_5_loc = alloca i64 1"   --->   Operation 131 'alloca' 'max_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%max_2_loc = alloca i64 1"   --->   Operation 132 'alloca' 'max_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.73ns)   --->   "%vla13 = alloca i64 1" [../../Code/radix/radix.c:66]   --->   Operation 133 'alloca' 'vla13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 134 [1/1] (0.73ns)   --->   "%count = alloca i64 1" [../../Code/radix/radix.c:24]   --->   Operation 134 'alloca' 'count' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 135 [1/1] (0.73ns)   --->   "%output = alloca i64 1" [../../Code/radix/radix.c:17]   --->   Operation 135 'alloca' 'output' <Predicate = true> <Delay = 0.73>
ST_1 : Operation 136 [1/1] (1.00ns)   --->   "%input_r_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %input_r" [../../Code/radix/radix.c:69]   --->   Operation 136 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 137 [1/1] (0.70ns)   --->   "%icmp_ln71 = icmp_eq  i8 %input_r_read, i8 44" [../../Code/radix/radix.c:71]   --->   Operation 137 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [2/2] (0.73ns)   --->   "%call_ln71 = call void @radix_Pipeline_VITIS_LOOP_68_1, i1 %icmp_ln71, i8 %vla13, i8 %input_r_read" [../../Code/radix/radix.c:71]   --->   Operation 138 'call' 'call_ln71' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 139 [1/1] (0.46ns)   --->   "%store_ln53 = store i32 1, i32 %place_1" [../../Code/radix/radix.c:53]   --->   Operation 139 'store' 'store_ln53' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln71 = call void @radix_Pipeline_VITIS_LOOP_68_1, i1 %icmp_ln71, i8 %vla13, i8 %input_r_read" [../../Code/radix/radix.c:71]   --->   Operation 140 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%vla13_addr = getelementptr i8 %vla13, i64 0, i64 0" [../../Code/radix/radix.c:8]   --->   Operation 141 'getelementptr' 'vla13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [2/2] (0.73ns)   --->   "%vla13_load = load i3 %vla13_addr" [../../Code/radix/radix.c:8]   --->   Operation 142 'load' 'vla13_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%vla13_addr_1 = getelementptr i8 %vla13, i64 0, i64 1" [../../Code/radix/radix.c:8]   --->   Operation 143 'getelementptr' 'vla13_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [2/2] (0.73ns)   --->   "%vla13_load_1 = load i3 %vla13_addr_1" [../../Code/radix/radix.c:8]   --->   Operation 144 'load' 'vla13_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 145 [1/2] (0.73ns)   --->   "%vla13_load = load i3 %vla13_addr" [../../Code/radix/radix.c:8]   --->   Operation 145 'load' 'vla13_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 146 [1/2] (0.73ns)   --->   "%vla13_load_1 = load i3 %vla13_addr_1" [../../Code/radix/radix.c:8]   --->   Operation 146 'load' 'vla13_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%vla13_addr_2 = getelementptr i8 %vla13, i64 0, i64 2" [../../Code/radix/radix.c:8]   --->   Operation 147 'getelementptr' 'vla13_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [2/2] (0.73ns)   --->   "%vla13_load_2 = load i3 %vla13_addr_2" [../../Code/radix/radix.c:8]   --->   Operation 148 'load' 'vla13_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%vla13_addr_3 = getelementptr i8 %vla13, i64 0, i64 3" [../../Code/radix/radix.c:8]   --->   Operation 149 'getelementptr' 'vla13_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [2/2] (0.73ns)   --->   "%vla13_load_3 = load i3 %vla13_addr_3" [../../Code/radix/radix.c:8]   --->   Operation 150 'load' 'vla13_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 151 [1/2] (0.73ns)   --->   "%vla13_load_2 = load i3 %vla13_addr_2" [../../Code/radix/radix.c:8]   --->   Operation 151 'load' 'vla13_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 152 [1/2] (0.73ns)   --->   "%vla13_load_3 = load i3 %vla13_addr_3" [../../Code/radix/radix.c:8]   --->   Operation 152 'load' 'vla13_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 0.46>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%max = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %vla13_load_3, i8 %vla13_load_2, i8 %vla13_load_1, i8 %vla13_load" [../../Code/radix/radix.c:8]   --->   Operation 153 'bitconcatenate' 'max' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [2/2] (0.46ns)   --->   "%call_ln8 = call void @radix_Pipeline_VITIS_LOOP_9_1, i32 %max, i8 %vla13, i32 %max_2_loc" [../../Code/radix/radix.c:8]   --->   Operation 154 'call' 'call_ln8' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.18>
ST_7 : Operation 155 [1/2] (1.18ns)   --->   "%call_ln8 = call void @radix_Pipeline_VITIS_LOOP_9_1, i32 %max, i8 %vla13, i32 %max_2_loc" [../../Code/radix/radix.c:8]   --->   Operation 155 'call' 'call_ln8' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%spectopmodule_ln57 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [../../Code/radix/radix.c:57]   --->   Operation 156 'spectopmodule' 'spectopmodule_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%max_2_loc_load = load i32 %max_2_loc"   --->   Operation 164 'load' 'max_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%count_addr = getelementptr i32 %count, i64 0, i64 0"   --->   Operation 165 'getelementptr' 'count_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.cond.i" [../../Code/radix/radix.c:53]   --->   Operation 166 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.43>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%place_2 = load i32 %place_1" [../../Code/radix/radix.c:53]   --->   Operation 167 'load' 'place_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [36/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 168 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.43>
ST_10 : Operation 169 [35/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 169 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.43>
ST_11 : Operation 170 [34/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 170 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.43>
ST_12 : Operation 171 [33/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 171 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.43>
ST_13 : Operation 172 [32/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 172 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.43>
ST_14 : Operation 173 [31/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 173 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.43>
ST_15 : Operation 174 [30/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 174 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.43>
ST_16 : Operation 175 [29/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 175 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.43>
ST_17 : Operation 176 [28/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 176 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.43>
ST_18 : Operation 177 [27/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 177 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.43>
ST_19 : Operation 178 [26/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 178 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.43>
ST_20 : Operation 179 [25/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 179 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.43>
ST_21 : Operation 180 [24/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 180 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.43>
ST_22 : Operation 181 [23/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 181 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.43>
ST_23 : Operation 182 [22/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 182 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.43>
ST_24 : Operation 183 [21/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 183 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.43>
ST_25 : Operation 184 [20/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 184 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.43>
ST_26 : Operation 185 [19/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 185 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.43>
ST_27 : Operation 186 [18/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 186 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.43>
ST_28 : Operation 187 [17/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 187 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.43>
ST_29 : Operation 188 [16/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 188 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.43>
ST_30 : Operation 189 [15/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 189 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.43>
ST_31 : Operation 190 [14/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 190 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.43>
ST_32 : Operation 191 [13/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 191 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.43>
ST_33 : Operation 192 [12/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 192 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.43>
ST_34 : Operation 193 [11/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 193 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.43>
ST_35 : Operation 194 [10/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 194 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.43>
ST_36 : Operation 195 [9/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 195 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.43>
ST_37 : Operation 196 [8/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 196 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.43>
ST_38 : Operation 197 [7/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 197 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.43>
ST_39 : Operation 198 [6/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 198 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.43>
ST_40 : Operation 199 [5/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 199 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.43>
ST_41 : Operation 200 [4/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 200 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.43>
ST_42 : Operation 201 [3/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 201 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.43>
ST_43 : Operation 202 [2/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 202 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.23>
ST_44 : Operation 203 [1/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 203 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 204 [1/1] (0.80ns)   --->   "%icmp_ln53 = icmp_sgt  i32 %sdiv_ln53, i32 0" [../../Code/radix/radix.c:53]   --->   Operation 204 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %radixsort.exit, void %for.inc.i" [../../Code/radix/radix.c:53]   --->   Operation 205 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 206 [2/2] (0.73ns)   --->   "%vla13_load_8 = load i3 %vla13_addr" [../../Code/radix/radix.c:18]   --->   Operation 206 'load' 'vla13_load_8' <Predicate = (icmp_ln53)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_44 : Operation 207 [2/2] (0.73ns)   --->   "%vla13_load_9 = load i3 %vla13_addr_1" [../../Code/radix/radix.c:18]   --->   Operation 207 'load' 'vla13_load_9' <Predicate = (icmp_ln53)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_44 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node place)   --->   "%shl_ln53 = shl i32 %place_2, i32 3" [../../Code/radix/radix.c:53]   --->   Operation 208 'shl' 'shl_ln53' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_44 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node place)   --->   "%shl_ln53_1 = shl i32 %place_2, i32 1" [../../Code/radix/radix.c:53]   --->   Operation 209 'shl' 'shl_ln53_1' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_44 : Operation 210 [1/1] (1.14ns) (out node of the LUT)   --->   "%place = add i32 %shl_ln53, i32 %shl_ln53_1" [../../Code/radix/radix.c:53]   --->   Operation 210 'add' 'place' <Predicate = (icmp_ln53)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 211 [1/1] (0.46ns)   --->   "%store_ln53 = store i32 %place, i32 %place_1" [../../Code/radix/radix.c:53]   --->   Operation 211 'store' 'store_ln53' <Predicate = (icmp_ln53)> <Delay = 0.46>
ST_44 : Operation 212 [1/1] (1.00ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.s_axilite.i8P0A, i8 %output_r, i8 0" [../../Code/radix/radix.c:89]   --->   Operation 212 'write' 'write_ln89' <Predicate = (!icmp_ln53)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_44 : Operation 213 [1/1] (0.00ns)   --->   "%ret_ln90 = ret" [../../Code/radix/radix.c:90]   --->   Operation 213 'ret' 'ret_ln90' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 0.73>
ST_45 : Operation 214 [1/2] (0.73ns)   --->   "%vla13_load_8 = load i3 %vla13_addr" [../../Code/radix/radix.c:18]   --->   Operation 214 'load' 'vla13_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_45 : Operation 215 [1/2] (0.73ns)   --->   "%vla13_load_9 = load i3 %vla13_addr_1" [../../Code/radix/radix.c:18]   --->   Operation 215 'load' 'vla13_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_45 : Operation 216 [2/2] (0.73ns)   --->   "%vla13_load_10 = load i3 %vla13_addr_2" [../../Code/radix/radix.c:18]   --->   Operation 216 'load' 'vla13_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_45 : Operation 217 [2/2] (0.73ns)   --->   "%vla13_load_11 = load i3 %vla13_addr_3" [../../Code/radix/radix.c:18]   --->   Operation 217 'load' 'vla13_load_11' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 46 <SV = 45> <Delay = 2.16>
ST_46 : Operation 218 [1/2] (0.73ns)   --->   "%vla13_load_10 = load i3 %vla13_addr_2" [../../Code/radix/radix.c:18]   --->   Operation 218 'load' 'vla13_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_46 : Operation 219 [1/2] (0.73ns)   --->   "%vla13_load_11 = load i3 %vla13_addr_3" [../../Code/radix/radix.c:18]   --->   Operation 219 'load' 'vla13_load_11' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_46 : Operation 220 [1/1] (0.00ns)   --->   "%or_ln18_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %vla13_load_11, i8 %vla13_load_10, i8 %vla13_load_9, i8 %vla13_load_8" [../../Code/radix/radix.c:18]   --->   Operation 220 'bitconcatenate' 'or_ln18_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 221 [36/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 221 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.43>
ST_47 : Operation 222 [35/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 222 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.43>
ST_48 : Operation 223 [34/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 223 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.43>
ST_49 : Operation 224 [33/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 224 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.43>
ST_50 : Operation 225 [32/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 225 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.43>
ST_51 : Operation 226 [31/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 226 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.43>
ST_52 : Operation 227 [30/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 227 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.43>
ST_53 : Operation 228 [29/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 228 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.43>
ST_54 : Operation 229 [28/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 229 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.43>
ST_55 : Operation 230 [27/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 230 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.43>
ST_56 : Operation 231 [26/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 231 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.43>
ST_57 : Operation 232 [25/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 232 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.43>
ST_58 : Operation 233 [24/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 233 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.43>
ST_59 : Operation 234 [23/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 234 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.43>
ST_60 : Operation 235 [22/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 235 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.43>
ST_61 : Operation 236 [21/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 236 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.43>
ST_62 : Operation 237 [20/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 237 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.43>
ST_63 : Operation 238 [19/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 238 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.43>
ST_64 : Operation 239 [18/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 239 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 1.43>
ST_65 : Operation 240 [17/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 240 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 1.43>
ST_66 : Operation 241 [16/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 241 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 1.43>
ST_67 : Operation 242 [15/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 242 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 1.43>
ST_68 : Operation 243 [14/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 243 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 1.43>
ST_69 : Operation 244 [13/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 244 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 1.43>
ST_70 : Operation 245 [12/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 245 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 1.43>
ST_71 : Operation 246 [11/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 246 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 1.43>
ST_72 : Operation 247 [10/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 247 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 1.43>
ST_73 : Operation 248 [9/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 248 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 1.43>
ST_74 : Operation 249 [8/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 249 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 1.43>
ST_75 : Operation 250 [7/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 250 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 1.43>
ST_76 : Operation 251 [6/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 251 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 1.43>
ST_77 : Operation 252 [5/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 252 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 1.43>
ST_78 : Operation 253 [4/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 253 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 1.43>
ST_79 : Operation 254 [3/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 254 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 1.43>
ST_80 : Operation 255 [2/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 255 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.86>
ST_81 : Operation 256 [1/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %or_ln18_2, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 256 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 257 [36/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 257 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 1.43>
ST_82 : Operation 258 [35/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 258 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 1.43>
ST_83 : Operation 259 [34/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 259 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 1.43>
ST_84 : Operation 260 [33/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 260 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 1.43>
ST_85 : Operation 261 [32/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 261 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 1.43>
ST_86 : Operation 262 [31/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 262 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 1.43>
ST_87 : Operation 263 [30/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 263 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 1.43>
ST_88 : Operation 264 [29/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 264 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 1.43>
ST_89 : Operation 265 [28/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 265 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 1.43>
ST_90 : Operation 266 [27/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 266 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 1.43>
ST_91 : Operation 267 [26/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 267 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 1.43>
ST_92 : Operation 268 [25/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 268 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 1.43>
ST_93 : Operation 269 [24/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 269 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 1.43>
ST_94 : Operation 270 [23/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 270 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 1.43>
ST_95 : Operation 271 [22/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 271 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 1.43>
ST_96 : Operation 272 [21/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 272 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 1.43>
ST_97 : Operation 273 [20/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 273 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 1.43>
ST_98 : Operation 274 [19/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 274 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 1.43>
ST_99 : Operation 275 [18/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 275 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 1.43>
ST_100 : Operation 276 [17/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 276 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 1.43>
ST_101 : Operation 277 [16/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 277 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 1.43>
ST_102 : Operation 278 [15/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 278 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 1.43>
ST_103 : Operation 279 [14/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 279 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 1.43>
ST_104 : Operation 280 [13/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 280 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 1.43>
ST_105 : Operation 281 [12/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 281 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 1.43>
ST_106 : Operation 282 [11/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 282 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 1.43>
ST_107 : Operation 283 [10/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 283 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 1.43>
ST_108 : Operation 284 [9/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 284 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 1.43>
ST_109 : Operation 285 [8/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 285 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 1.43>
ST_110 : Operation 286 [7/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 286 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 1.43>
ST_111 : Operation 287 [6/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 287 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 1.43>
ST_112 : Operation 288 [5/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 288 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 1.43>
ST_113 : Operation 289 [4/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 289 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 1.43>
ST_114 : Operation 290 [3/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 290 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 1.43>
ST_115 : Operation 291 [2/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 291 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 1.89>
ST_116 : Operation 292 [1/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 292 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i5 %max_4" [../../Code/radix/radix.c:18]   --->   Operation 293 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 294 [2/2] (0.46ns)   --->   "%call_ln18 = call void @radix_Pipeline_VITIS_LOOP_20_1, i5 %trunc_ln18, i8 %vla13, i32 %place_2, i32 %max_5_loc" [../../Code/radix/radix.c:18]   --->   Operation 294 'call' 'call_ln18' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 117 <SV = 116> <Delay = 0.00>
ST_117 : Operation 295 [1/2] (0.00ns)   --->   "%call_ln18 = call void @radix_Pipeline_VITIS_LOOP_20_1, i5 %trunc_ln18, i8 %vla13, i32 %place_2, i32 %max_5_loc" [../../Code/radix/radix.c:18]   --->   Operation 295 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 118 <SV = 117> <Delay = 1.53>
ST_118 : Operation 296 [1/1] (0.00ns)   --->   "%max_5_loc_load = load i32 %max_5_loc"   --->   Operation 296 'load' 'max_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 297 [2/2] (1.53ns)   --->   "%call_ln0 = call void @radix_Pipeline_VITIS_LOOP_26_2, i32 %max_5_loc_load, i32 %count"   --->   Operation 297 'call' 'call_ln0' <Predicate = true> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 119 <SV = 118> <Delay = 0.00>
ST_119 : Operation 298 [1/2] (0.00ns)   --->   "%call_ln0 = call void @radix_Pipeline_VITIS_LOOP_26_2, i32 %max_5_loc_load, i32 %count"   --->   Operation 298 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 120 <SV = 119> <Delay = 0.00>
ST_120 : Operation 299 [2/2] (0.00ns)   --->   "%call_ln66 = call void @radix_Pipeline_VITIS_LOOP_30_3, i8 %vla13, i32 %place_2, i32 %count" [../../Code/radix/radix.c:66]   --->   Operation 299 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 121 <SV = 120> <Delay = 0.00>
ST_121 : Operation 300 [1/2] (0.00ns)   --->   "%call_ln66 = call void @radix_Pipeline_VITIS_LOOP_30_3, i8 %vla13, i32 %place_2, i32 %count" [../../Code/radix/radix.c:66]   --->   Operation 300 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 122 <SV = 121> <Delay = 0.73>
ST_122 : Operation 301 [2/2] (0.73ns)   --->   "%count_load = load i3 %count_addr"   --->   Operation 301 'load' 'count_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 123 <SV = 122> <Delay = 0.73>
ST_123 : Operation 302 [1/2] (0.73ns)   --->   "%count_load = load i3 %count_addr"   --->   Operation 302 'load' 'count_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 124 <SV = 123> <Delay = 0.46>
ST_124 : Operation 303 [2/2] (0.46ns)   --->   "%call_ln0 = call void @radix_Pipeline_VITIS_LOOP_34_4, i32 %count_load, i32 %count"   --->   Operation 303 'call' 'call_ln0' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 125 <SV = 124> <Delay = 0.00>
ST_125 : Operation 304 [1/2] (0.00ns)   --->   "%call_ln0 = call void @radix_Pipeline_VITIS_LOOP_34_4, i32 %count_load, i32 %count"   --->   Operation 304 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 126 <SV = 125> <Delay = 0.00>
ST_126 : Operation 305 [2/2] (0.00ns)   --->   "%call_ln66 = call void @radix_Pipeline_VITIS_LOOP_38_5, i8 %vla13, i32 %place_2, i32 %count, i32 %output" [../../Code/radix/radix.c:66]   --->   Operation 305 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 126> <Delay = 0.00>
ST_127 : Operation 306 [1/2] (0.00ns)   --->   "%call_ln66 = call void @radix_Pipeline_VITIS_LOOP_38_5, i8 %vla13, i32 %place_2, i32 %count, i32 %output" [../../Code/radix/radix.c:66]   --->   Operation 306 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 128 <SV = 127> <Delay = 0.00>
ST_128 : Operation 307 [2/2] (0.00ns)   --->   "%call_ln17 = call void @radix_Pipeline_VITIS_LOOP_43_6, i32 %output, i8 %vla13" [../../Code/radix/radix.c:17]   --->   Operation 307 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 128> <Delay = 0.00>
ST_129 : Operation 308 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../../Code/radix/radix.c:16]   --->   Operation 308 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 309 [1/2] (0.00ns)   --->   "%call_ln17 = call void @radix_Pipeline_VITIS_LOOP_43_6, i32 %output, i8 %vla13" [../../Code/radix/radix.c:17]   --->   Operation 309 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_129 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.cond.i" [../../Code/radix/radix.c:53]   --->   Operation 310 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
place_1            (alloca        ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
max_5_loc          (alloca        ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
max_2_loc          (alloca        ) [ 0011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vla13              (alloca        ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
count              (alloca        ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
output             (alloca        ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
input_r_read       (read          ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln71          (icmp          ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln53         (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln71          (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vla13_addr         (getelementptr ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
vla13_addr_1       (getelementptr ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
vla13_load         (load          ) [ 0000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vla13_load_1       (load          ) [ 0000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vla13_addr_2       (getelementptr ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
vla13_addr_3       (getelementptr ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
vla13_load_2       (load          ) [ 0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vla13_load_3       (load          ) [ 0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
max                (bitconcatenate) [ 0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln8           (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln57 (spectopmodule ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
max_2_loc_load     (load          ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
count_addr         (getelementptr ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln53            (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
place_2            (load          ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
sdiv_ln53          (sdiv          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln53          (icmp          ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln53            (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln53           (shl           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln53_1         (shl           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
place              (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln53         (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln89         (write         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln90           (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vla13_load_8       (load          ) [ 0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vla13_load_9       (load          ) [ 0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vla13_load_10      (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vla13_load_11      (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln18_2          (bitconcatenate) [ 0000000000000000000000000000000000000000000000011111111111111111111111111111111111000000000000000000000000000000000000000000000000]
sdiv_ln18          (sdiv          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111110000000000000]
max_4              (srem          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln18         (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000]
call_ln18          (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
max_5_loc_load     (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000]
call_ln0           (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln66          (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
count_load         (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000]
call_ln0           (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln66          (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln16  (specloopname  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln17          (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln53            (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_Pipeline_VITIS_LOOP_68_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_Pipeline_VITIS_LOOP_9_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_Pipeline_VITIS_LOOP_20_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_Pipeline_VITIS_LOOP_26_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_Pipeline_VITIS_LOOP_30_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_Pipeline_VITIS_LOOP_34_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_Pipeline_VITIS_LOOP_38_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_Pipeline_VITIS_LOOP_43_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="place_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="place_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="max_5_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="115"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_5_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="max_2_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_2_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="vla13_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vla13/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="count_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="output_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input_r_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln89_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln89/44 "/>
</bind>
</comp>

<comp id="110" class="1004" name="vla13_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla13_addr/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="0"/>
<pin id="122" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="123" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="124" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
<pin id="125" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vla13_load/3 vla13_load_1/3 vla13_load_2/4 vla13_load_3/4 vla13_load_8/44 vla13_load_9/44 vla13_load_10/45 vla13_load_11/45 "/>
</bind>
</comp>

<comp id="127" class="1004" name="vla13_addr_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla13_addr_1/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="vla13_addr_2_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="3" slack="0"/>
<pin id="139" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla13_addr_2/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="vla13_addr_3_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="3" slack="0"/>
<pin id="147" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla13_addr_3/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="count_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="1" index="3" bw="3" slack="114"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_addr/8 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="114"/>
<pin id="160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/122 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_radix_Pipeline_VITIS_LOOP_68_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="8" slack="0"/>
<pin id="167" dir="0" index="3" bw="8" slack="0"/>
<pin id="168" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln71/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_radix_Pipeline_VITIS_LOOP_9_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="176" dir="0" index="3" bw="32" slack="5"/>
<pin id="177" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln8/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_radix_Pipeline_VITIS_LOOP_20_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="5" slack="0"/>
<pin id="182" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="183" dir="0" index="3" bw="32" slack="107"/>
<pin id="184" dir="0" index="4" bw="32" slack="115"/>
<pin id="185" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/116 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_radix_Pipeline_VITIS_LOOP_26_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/118 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_radix_Pipeline_VITIS_LOOP_30_3_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="32" slack="111"/>
<pin id="197" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/120 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_radix_Pipeline_VITIS_LOOP_34_4_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="1"/>
<pin id="203" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/124 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_radix_Pipeline_VITIS_LOOP_38_5_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="32" slack="117"/>
<pin id="210" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="212" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/126 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_radix_Pipeline_VITIS_LOOP_43_6_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/128 "/>
</bind>
</comp>

<comp id="220" class="1005" name="reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="1"/>
<pin id="222" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="vla13_load vla13_load_8 "/>
</bind>
</comp>

<comp id="224" class="1005" name="reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="1"/>
<pin id="226" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="vla13_load_1 vla13_load_9 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln71_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln53_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="max_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="1"/>
<pin id="243" dir="0" index="2" bw="8" slack="1"/>
<pin id="244" dir="0" index="3" bw="8" slack="2"/>
<pin id="245" dir="0" index="4" bw="8" slack="2"/>
<pin id="246" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="max/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="max_2_loc_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="7"/>
<pin id="253" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_2_loc_load/8 "/>
</bind>
</comp>

<comp id="254" class="1004" name="place_2_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="8"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="place_2/9 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln53/9 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln53_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/44 "/>
</bind>
</comp>

<comp id="268" class="1004" name="shl_ln53_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="1" bw="3" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln53/44 "/>
</bind>
</comp>

<comp id="273" class="1004" name="shl_ln53_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln53_1/44 "/>
</bind>
</comp>

<comp id="278" class="1004" name="place_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="place/44 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln53_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="43"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/44 "/>
</bind>
</comp>

<comp id="289" class="1004" name="or_ln18_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="0" index="2" bw="8" slack="0"/>
<pin id="293" dir="0" index="3" bw="8" slack="1"/>
<pin id="294" dir="0" index="4" bw="8" slack="1"/>
<pin id="295" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln18_2/46 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="37"/>
<pin id="304" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln18/46 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="5" slack="0"/>
<pin id="309" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="max_4/81 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln18_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/116 "/>
</bind>
</comp>

<comp id="317" class="1004" name="max_5_loc_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="117"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_5_loc_load/118 "/>
</bind>
</comp>

<comp id="321" class="1005" name="place_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="place_1 "/>
</bind>
</comp>

<comp id="328" class="1005" name="max_5_loc_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="115"/>
<pin id="330" dir="1" index="1" bw="32" slack="115"/>
</pin_list>
<bind>
<opset="max_5_loc "/>
</bind>
</comp>

<comp id="334" class="1005" name="max_2_loc_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="5"/>
<pin id="336" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="max_2_loc "/>
</bind>
</comp>

<comp id="340" class="1005" name="input_r_read_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="1"/>
<pin id="342" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="345" class="1005" name="icmp_ln71_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln71 "/>
</bind>
</comp>

<comp id="350" class="1005" name="vla13_addr_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="1"/>
<pin id="352" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="vla13_addr "/>
</bind>
</comp>

<comp id="355" class="1005" name="vla13_addr_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="1"/>
<pin id="357" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="vla13_addr_1 "/>
</bind>
</comp>

<comp id="360" class="1005" name="vla13_addr_2_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="1"/>
<pin id="362" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="vla13_addr_2 "/>
</bind>
</comp>

<comp id="365" class="1005" name="vla13_addr_3_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="1"/>
<pin id="367" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="vla13_addr_3 "/>
</bind>
</comp>

<comp id="370" class="1005" name="vla13_load_2_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="1"/>
<pin id="372" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="vla13_load_2 "/>
</bind>
</comp>

<comp id="375" class="1005" name="vla13_load_3_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="vla13_load_3 "/>
</bind>
</comp>

<comp id="380" class="1005" name="max_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max "/>
</bind>
</comp>

<comp id="388" class="1005" name="count_addr_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="114"/>
<pin id="390" dir="1" index="1" bw="3" slack="114"/>
</pin_list>
<bind>
<opset="count_addr "/>
</bind>
</comp>

<comp id="393" class="1005" name="place_2_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="37"/>
<pin id="395" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opset="place_2 "/>
</bind>
</comp>

<comp id="404" class="1005" name="or_ln18_2_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln18_2 "/>
</bind>
</comp>

<comp id="409" class="1005" name="sdiv_ln18_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln18 "/>
</bind>
</comp>

<comp id="414" class="1005" name="trunc_ln18_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="1"/>
<pin id="416" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18 "/>
</bind>
</comp>

<comp id="422" class="1005" name="count_load_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="50" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="52" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="126"><net_src comp="110" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="84" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="171"><net_src comp="96" pin="2"/><net_sink comp="163" pin=3"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="186"><net_src comp="56" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="192"><net_src comp="58" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="199"><net_src comp="60" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="213"><net_src comp="64" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="219"><net_src comp="66" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="117" pin="7"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="117" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="96" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="228" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="224" pin="1"/><net_sink comp="240" pin=3"/></net>

<net id="249"><net_src comp="220" pin="1"/><net_sink comp="240" pin=4"/></net>

<net id="250"><net_src comp="240" pin="5"/><net_sink comp="172" pin=1"/></net>

<net id="261"><net_src comp="254" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="257" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="34" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="4" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="268" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="296"><net_src comp="20" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="117" pin="3"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="117" pin="7"/><net_sink comp="289" pin=2"/></net>

<net id="299"><net_src comp="224" pin="1"/><net_sink comp="289" pin=3"/></net>

<net id="300"><net_src comp="220" pin="1"/><net_sink comp="289" pin=4"/></net>

<net id="305"><net_src comp="289" pin="5"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="301" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="54" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="324"><net_src comp="72" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="331"><net_src comp="76" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="179" pin=4"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="337"><net_src comp="80" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="172" pin=3"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="343"><net_src comp="96" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="163" pin=3"/></net>

<net id="348"><net_src comp="228" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="353"><net_src comp="110" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="358"><net_src comp="127" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="363"><net_src comp="135" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="368"><net_src comp="143" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="373"><net_src comp="117" pin="7"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="378"><net_src comp="117" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="383"><net_src comp="240" pin="5"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="391"><net_src comp="151" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="396"><net_src comp="254" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="179" pin=3"/></net>

<net id="399"><net_src comp="393" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="400"><net_src comp="393" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="407"><net_src comp="289" pin="5"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="412"><net_src comp="301" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="417"><net_src comp="312" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="425"><net_src comp="158" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="200" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {44 }
 - Input state : 
	Port: radix : input_r | {1 }
  - Chain level:
	State 1
		call_ln71 : 1
		store_ln53 : 1
	State 2
	State 3
		vla13_load : 1
		vla13_load_1 : 1
	State 4
		vla13_load_2 : 1
		vla13_load_3 : 1
	State 5
	State 6
		call_ln8 : 1
	State 7
	State 8
	State 9
		sdiv_ln53 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		icmp_ln53 : 1
		br_ln53 : 2
		store_ln53 : 1
	State 45
	State 46
		or_ln18_2 : 1
		sdiv_ln18 : 2
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
		max_4 : 1
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
		trunc_ln18 : 1
		call_ln18 : 2
	State 117
	State 118
		call_ln0 : 1
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|          | grp_radix_Pipeline_VITIS_LOOP_68_1_fu_163 |    0    |    12   |    36   |
|          |  grp_radix_Pipeline_VITIS_LOOP_9_1_fu_172 | 1.08857 |    68   |   113   |
|          | grp_radix_Pipeline_VITIS_LOOP_20_1_fu_179 | 2.00857 |   4730  |   3607  |
|   call   | grp_radix_Pipeline_VITIS_LOOP_26_2_fu_187 |    0    |    3    |    30   |
|          | grp_radix_Pipeline_VITIS_LOOP_30_3_fu_193 | 2.46857 |   4798  |   3664  |
|          | grp_radix_Pipeline_VITIS_LOOP_34_4_fu_200 |   0.46  |    39   |    69   |
|          | grp_radix_Pipeline_VITIS_LOOP_38_5_fu_206 | 2.46857 |   4798  |   3655  |
|          | grp_radix_Pipeline_VITIS_LOOP_43_6_fu_214 |   2.3   |    29   |    66   |
|----------|-------------------------------------------|---------|---------|---------|
|   sdiv   |                 grp_fu_257                |    0    |   394   |   238   |
|          |                 grp_fu_301                |    0    |   394   |   238   |
|----------|-------------------------------------------|---------|---------|---------|
|   srem   |                 grp_fu_306                |    0    |   394   |   238   |
|----------|-------------------------------------------|---------|---------|---------|
|    add   |                place_fu_278               |    0    |    0    |    39   |
|----------|-------------------------------------------|---------|---------|---------|
|   icmp   |              icmp_ln71_fu_228             |    0    |    0    |    11   |
|          |              icmp_ln53_fu_262             |    0    |    0    |    20   |
|----------|-------------------------------------------|---------|---------|---------|
|   read   |          input_r_read_read_fu_96          |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   write  |          write_ln89_write_fu_102          |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|bitconcatenate|                 max_fu_240                |    0    |    0    |    0    |
|          |              or_ln18_2_fu_289             |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|    shl   |              shl_ln53_fu_268              |    0    |    0    |    0    |
|          |             shl_ln53_1_fu_273             |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   trunc  |             trunc_ln18_fu_312             |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           | 10.7943 |  15659  |  12024  |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
| count|    0   |   64   |    3   |    0   |
|output|    0   |   32   |    5   |    0   |
| vla13|    0   |   16   |    1   |    0   |
+------+--------+--------+--------+--------+
| Total|    0   |   112  |    9   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| count_addr_reg_388 |    3   |
| count_load_reg_422 |   32   |
|  icmp_ln71_reg_345 |    1   |
|input_r_read_reg_340|    8   |
|  max_2_loc_reg_334 |   32   |
|  max_5_loc_reg_328 |   32   |
|     max_reg_380    |   32   |
|  or_ln18_2_reg_404 |   32   |
|   place_1_reg_321  |   32   |
|   place_2_reg_393  |   32   |
|       reg_220      |    8   |
|       reg_224      |    8   |
|  sdiv_ln18_reg_409 |   32   |
| trunc_ln18_reg_414 |    5   |
|vla13_addr_1_reg_355|    3   |
|vla13_addr_2_reg_360|    3   |
|vla13_addr_3_reg_365|    3   |
| vla13_addr_reg_350 |    3   |
|vla13_load_2_reg_370|    8   |
|vla13_load_3_reg_375|    8   |
+--------------------+--------+
|        Total       |   317  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------|------|------|------|--------||---------||---------|
|             grp_access_fu_117             |  p0  |   4  |   3  |   12   ||    20   |
|             grp_access_fu_117             |  p2  |   4  |   0  |    0   ||    20   |
| grp_radix_Pipeline_VITIS_LOOP_68_1_fu_163 |  p1  |   2  |   1  |    2   ||    9    |
| grp_radix_Pipeline_VITIS_LOOP_68_1_fu_163 |  p3  |   2  |   8  |   16   ||    9    |
|  grp_radix_Pipeline_VITIS_LOOP_9_1_fu_172 |  p1  |   2  |  32  |   64   ||    9    |
| grp_radix_Pipeline_VITIS_LOOP_20_1_fu_179 |  p1  |   2  |   5  |   10   ||    9    |
|                 grp_fu_301                |  p0  |   2  |  32  |   64   ||    9    |
|                 grp_fu_306                |  p0  |   2  |  32  |   64   ||    9    |
|-------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                   |      |      |      |   232  || 3.84857 ||    94   |
|-------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |  15659 |  12024 |    -   |
|   Memory  |    0   |    -   |   112  |    9   |    0   |
|Multiplexer|    -   |    3   |    -   |   94   |    -   |
|  Register |    -   |    -   |   317  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   14   |  16088 |  12127 |    0   |
+-----------+--------+--------+--------+--------+--------+
