#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Mar 28 16:29:19 2025
# Process ID: 12012
# Current directory: D:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11268 D:\Programs\Workspace\Xilinx_Prj\ZYNQ_CNN\ZYNQ_CNN.xpr
# Log file: D:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/vivado.log
# Journal file: D:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN\vivado.jou
# Running On: LAPTOP-DUUNQKAE, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project D:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ZYNQ_CNN.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ZYNQ_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}
save_project_as PL_CNN D:/Programs/Workspace/Xilinx_Prj/PL_CNN -exclude_run_results -force
export_ip_user_files -of_objects  [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/img_buffer_controller.v] -no_script -reset -force -quiet
remove_files  D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/img_buffer_controller.v
file delete -force D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/img_buffer_controller.v
update_module_reference ZYNQ_CORE_img_buffer_controller_0_0
delete_bd_objs [get_bd_nets binarizer_0_bin_data_flag] [get_bd_nets vio_0_probe_out0] [get_bd_nets img_buffer_controller_0_bram_din] [get_bd_nets xlslice_0_Dout] [get_bd_nets img_buffer_controller_0_ps_data_ready] [get_bd_nets img_buffer_controller_0_bram_we] [get_bd_nets img_buffer_controller_0_bram_addr] [get_bd_cells img_buffer_controller_0]
delete_bd_objs [get_bd_cells vio_0]
delete_bd_objs [get_bd_cells xlslice_0]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells blk_mem_gen_1]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_cells axi_gpio_0]
startgroup
set_property CONFIG.NUM_MI {2} [get_bd_cells ps7_0_axi_periph]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells xlconstant_1]
undo
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
save_bd_design
regenerate_bd_layout
make_wrapper -files [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
launch_runs synth_1 -jobs 5
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ZYNQ_CORE_wrapper.xsa
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Memory_Type {Simple_Dual_Port_RAM} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {28} \
  CONFIG.Write_Width_A {1} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
file delete -force d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0
file delete -force d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/ip/blk_mem_gen_0
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Memory_Type {Simple_Dual_Port_RAM} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {28} \
  CONFIG.Write_Width_A {1} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
file delete -force d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0
file delete -force d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/ip/blk_mem_gen_0
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name data_ram_ip
set_property -dict [list \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Enable_B {Use_ENB_Pin} \
  CONFIG.Memory_Type {Simple_Dual_Port_RAM} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {28} \
  CONFIG.Write_Width_A {1} \
] [get_ips data_ram_ip]
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci]
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0
set_property -dict [list \
  CONFIG.Input_Data_Width {32} \
  CONFIG.Input_Depth {32} \
  CONFIG.Performance_Options {First_Word_Fall_Through} \
] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0
set_property -dict [list \
  CONFIG.PortAType {Unsigned} \
  CONFIG.PortAWidth {8} \
  CONFIG.PortBWidth {16} \
] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_b_ip
set_property -dict [list \
  CONFIG.Coe_File {D:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_b.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {30} \
] [get_ips rom_b_ip]
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci]
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_w0_ip
set_property -dict [list \
  CONFIG.Coe_File {D:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h0.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {150} \
] [get_ips rom_w0_ip]
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci]
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci]
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_w1_ip
set_property -dict [list \
  CONFIG.Coe_File {D:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h1.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {150} \
] [get_ips rom_w1_ip]
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci]
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_w2_ip
set_property -dict [list \
  CONFIG.Coe_File {D:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h2.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {150} \
] [get_ips rom_w2_ip]
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci]
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci]
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Coe_File {D:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h3.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {150} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_w4_ip
set_property -dict [list \
  CONFIG.Coe_File {D:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h4.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {150} \
] [get_ips rom_w4_ip]
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci]
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci]
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
file delete -force d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0
file delete -force d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/ip/blk_mem_gen_0
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_w3_ip
set_property -dict [list \
  CONFIG.Coe_File {D:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h3.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {150} \
] [get_ips rom_w3_ip]
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci]
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci]
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close [ open D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/cnn_top.v w ]
add_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/cnn_top.v
update_compile_order -fileset sources_1
close [ open D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/downsample.v w ]
add_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/downsample.v
close [ open D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/data_ram.v w ]
add_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/data_ram.v
close [ open D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/param_rom.v w ]
add_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/param_rom.v
close [ open D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/conv_cal.v w ]
add_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/conv_cal.v
close [ open D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/pool_layer.v w ]
add_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/pool_layer.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_conv_cal.v w ]
add_files -fileset sim_1 D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_conv_cal.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_img_buffer_controller.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_img_buffer_controller.v
file delete -force D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_img_buffer_controller.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_conv_cal.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_conv_cal.v
file delete -force D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_conv_cal.v
update_module_reference ZYNQ_CORE_border_adder_0_0
update_module_reference ZYNQ_CORE_binarizer_0_0
