# Reading D:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do demonstrate_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset {D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/speed_select.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module speed_select
# 
# Top level modules:
# 	speed_select
# vlog -vlog01compat -work work +incdir+D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset {D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/my_uart_tx.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module my_uart_tx
# 
# Top level modules:
# 	my_uart_tx
# vlog -vlog01compat -work work +incdir+D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset {D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/switch.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module switch
# 
# Top level modules:
# 	switch
# vlog -vlog01compat -work work +incdir+D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset {D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/demonstrate.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module demonstrate
# 
# Top level modules:
# 	demonstrate
# vlog -vlog01compat -work work +incdir+D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset {D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/LTC231512.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module LTC231512
# 
# Top level modules:
# 	LTC231512
# vlog -vlog01compat -work work +incdir+D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset {D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/switch_ctrl.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module switch_ctrl
# 
# Top level modules:
# 	switch_ctrl
# vlog -vlog01compat -work work +incdir+D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset {D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/AD_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AD_FIFO
# 
# Top level modules:
# 	AD_FIFO
# vlog -vlog01compat -work work +incdir+D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset {D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/max1452_top.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module max1452_top
# 
# Top level modules:
# 	max1452_top
# 
# vlog -vlog01compat -work work +incdir+D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/simulation/modelsim {D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/simulation/modelsim/switch.vt}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module switch_vlg_tst
# 
# Top level modules:
# 	switch_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  switch_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps switch_vlg_tst 
# Loading work.switch_vlg_tst
# Loading work.switch
# ** Warning: (vsim-3017) D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/simulation/modelsim/switch.vt(31): [TFMPC] - Too few port connections. Expected 11, found 10.
# 
#         Region: /switch_vlg_tst/i1
# ** Error: (vsim-3063) D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/simulation/modelsim/switch.vt(31): Port 'F2_4ADD_A' not found in the connected module (4th connection).
# 
#         Region: /switch_vlg_tst/i1
# ** Error: (vsim-3063) D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/simulation/modelsim/switch.vt(31): Port 'F2_4ADD_B' not found in the connected module (5th connection).
# 
#         Region: /switch_vlg_tst/i1
# ** Warning: (vsim-3015) D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/simulation/modelsim/switch.vt(31): [PCDPC] - Port size (6 or 6) does not match connection size (5) for port 'addr'. The port definition is at: D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/switch.v(3).
# 
#         Region: /switch_vlg_tst/i1
# ** Warning: (vsim-3722) D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/simulation/modelsim/switch.vt(31): [TFMPC] - Missing connection for port 'F3_8ADD_A'.
# 
# ** Warning: (vsim-3722) D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/simulation/modelsim/switch.vt(31): [TFMPC] - Missing connection for port 'F3_8ADD_B'.
# 
# ** Warning: (vsim-3722) D:/altera/project/513PROJECT/demonstrate_V009_debounce_keyreset/simulation/modelsim/switch.vt(31): [TFMPC] - Missing connection for port 'F3_8ADD_C'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./demonstrate_run_msim_rtl_verilog.do PAUSED at line 19
