<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Line split page</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    }  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Line split page</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-center">
Go <a href="mod1934.html#l32">back</a>
<pre class="code"><br clear=all>
<span style="margin-left:8px;"></span>58                      initial begin
<span style="margin-left:8px;"></span>59         1/1          forever  begin
<span style="margin-left:8px;"></span>60         1/1              if(`RTL_PATH_SOC_SS.memory_ss.PAD_MEM_CTL[29] == 0 &amp;&amp; `RTL_PATH_SOC_SS.memory_ss.PAD_MEM_CTL[28] == 1)begin
<span style="margin-left:8px;"></span>61         1/1              RAS_fifo[count] = `RTL_PATH_SOC_SS.memory_ss.PAD_MEM_CTL[26:11];
<span style="margin-left:8px;"></span>62         1/1              count = count+1;
<span style="margin-left:8px;"></span>63                          end
<span style="margin-left:8px;"></span>64         1/1              else if (`RTL_PATH_SOC_SS.memory_ss.PAD_MEM_CTL[29] == 1 &amp;&amp; `RTL_PATH_SOC_SS.memory_ss.PAD_MEM_CTL[28] == 0) begin
<span style="margin-left:8px;"></span>65         1/1                CAS_fifo[count] = `RTL_PATH_SOC_SS.memory_ss.PAD_MEM_CTL[26:11];
<span style="margin-left:8px;"></span>66         1/1                count = count+1;
<span style="margin-left:8px;"></span>67                          end
<span style="margin-left:8px;"></span>68         1/1              else if(count == 1000)
<span style="margin-left:8px;"></span>69         <font color = "red">0/1     ==>        break;</font>
                        MISSING_ELSE
<span style="margin-left:8px;"></span>70         2/2              #1;
<span style="margin-left:8px;"></span>71                        end
<span style="margin-left:8px;"></span>72                      end
<span style="margin-left:8px;"></span>73                      
<span style="margin-left:8px;"></span>74                      `ifdef SPI_VIP_INCLUDE
<span style="margin-left:8px;"></span>75                        svt_spi_if       svt_spi_vif_inst(SystemClock,reset);
<span style="margin-left:8px;"></span>76                      `endif
<span style="margin-left:8px;"></span>77                      
<span style="margin-left:8px;"></span>78                      `ifdef GBE_VIP_INCLUDE
<span style="margin-left:8px;"></span>79                      /////////////////////////////////////////////////////////////////////
<span style="margin-left:8px;"></span>80                        /** Signal to generate the clock */
<span style="margin-left:8px;"></span>81                        bit reference_clk         ;
<span style="margin-left:8px;"></span>82                        bit serial_caui_25g_clk_tx;
<span style="margin-left:8px;"></span>83                        bit serial_caui_25g_clk_rx;
<span style="margin-left:8px;"></span>84                        bit gmii_rx_clk           ;
<span style="margin-left:8px;"></span>85                        bit gmii_tx_clk           ;
<span style="margin-left:8px;"></span>86                        bit rgmii_rx_clk          ;
<span style="margin-left:8px;"></span>87                        bit rgmii_tx_clk          ;
<span style="margin-left:8px;"></span>88                        bit mii_100M_tx_clk ;
<span style="margin-left:8px;"></span>89                        bit mii_100M_rx_clk ;
<span style="margin-left:8px;"></span>90                        bit mii_10M_tx_clk  ;
<span style="margin-left:8px;"></span>91                        bit mii_10M_rx_clk  ;
<span style="margin-left:8px;"></span>92                        bit xgmii_tx_clk         ;
<span style="margin-left:8px;"></span>93                        bit xgmii_rx_clk         ;
<span style="margin-left:8px;"></span>94                        bit ptp_system_clk       ;
<span style="margin-left:8px;"></span>95                        bit xlgmii_tx_clk        ;
<span style="margin-left:8px;"></span>96                        bit xlgmii_rx_clk        ;
<span style="margin-left:8px;"></span>97                        bit xxgmii_tx_clk        ;
<span style="margin-left:8px;"></span>98                        bit xxgmii_rx_clk        ;
<span style="margin-left:8px;"></span>99                        bit tbi_tx_clk           ;
<span style="margin-left:8px;"></span>100                       bit tbi_rx_clk           ;
<span style="margin-left:8px;"></span>101                       bit rmii_tx_clk          ;
<span style="margin-left:8px;"></span>102                       bit rmii_rx_clk          ;
<span style="margin-left:8px;"></span>103                       bit gmii_rmii_tx_clk     ;
<span style="margin-left:8px;"></span>104                       bit gmii_rmii_rx_clk     ;
<span style="margin-left:8px;"></span>105                       bit xfbi_rx_clk          ;
<span style="margin-left:8px;"></span>106                       bit xfbi_tx_clk          ;
<span style="margin-left:8px;"></span>107                       bit xsbi_tx_clk          ;
<span style="margin-left:8px;"></span>108                       bit xsbi_rx_clk          ;
<span style="margin-left:8px;"></span>109                       bit gmii_mdc             ;
<span style="margin-left:8px;"></span>110                       bit serial_tx_baser_clk  ;
<span style="margin-left:8px;"></span>111                       bit serial_rx_baser_clk  ;
<span style="margin-left:8px;"></span>112                       bit serial_tx_basex_clk  ;
<span style="margin-left:8px;"></span>113                       bit serial_rx_basex_clk  ;
<span style="margin-left:8px;"></span>114                       bit serial_tx_base4x_clk ;
<span style="margin-left:8px;"></span>115                       bit serial_rx_base4x_clk ;
<span style="margin-left:8px;"></span>116                       bit vsbi_rx_clk          ;
<span style="margin-left:8px;"></span>117                       bit vsbi_tx_clk          ;
<span style="margin-left:8px;"></span>118                       bit cgmii_tx_clk         ;
<span style="margin-left:8px;"></span>119                       bit cgmii_rx_clk         ;
<span style="margin-left:8px;"></span>120                       bit clk_66t_tx           ;
<span style="margin-left:8px;"></span>121                       bit clk_66t_rx           ;
<span style="margin-left:8px;"></span>122                       bit clk_40t_tx           ;
<span style="margin-left:8px;"></span>123                       bit clk_40t_rx           ;
<span style="margin-left:8px;"></span>124                       bit caui_64b_clk         ;
<span style="margin-left:8px;"></span>125                       bit mdio_clk             ;
<span style="margin-left:8px;"></span>126                       bit qsgmii_sync_status   ;
<span style="margin-left:8px;"></span>127                       bit qsgmii_sync_status_tx;
<span style="margin-left:8px;"></span>128                       bit qsgmii_sync_status_rx;
<span style="margin-left:8px;"></span>129                     
<span style="margin-left:8px;"></span>130                         initial begin
<span style="margin-left:8px;"></span>131                         reference_clk         = 1'b0;
<span style="margin-left:8px;"></span>132                         gmii_rx_clk           = 1'b0;
<span style="margin-left:8px;"></span>133                         gmii_tx_clk           = 1'b0;
<span style="margin-left:8px;"></span>134                         rgmii_rx_clk          = 1'b0;
<span style="margin-left:8px;"></span>135                         rgmii_tx_clk          = 1'b0;
<span style="margin-left:8px;"></span>136                         mii_100M_tx_clk       = 1'b0;
<span style="margin-left:8px;"></span>137                         mii_100M_rx_clk       = 1'b0;
<span style="margin-left:8px;"></span>138                         mii_10M_tx_clk        = 1'b0;
<span style="margin-left:8px;"></span>139                         mii_10M_rx_clk        = 1'b0;
<span style="margin-left:8px;"></span>140                         xgmii_tx_clk          = 1'b0;
<span style="margin-left:8px;"></span>141                         xgmii_rx_clk          = 1'b0;
<span style="margin-left:8px;"></span>142                         ptp_system_clk        = 1'b0;
<span style="margin-left:8px;"></span>143                         xlgmii_tx_clk         = 1'b0;
<span style="margin-left:8px;"></span>144                         xlgmii_rx_clk         = 1'b0;
<span style="margin-left:8px;"></span>145                         xxgmii_tx_clk         = 1'b0;
<span style="margin-left:8px;"></span>146                         xxgmii_rx_clk         = 1'b0;
<span style="margin-left:8px;"></span>147                         tbi_tx_clk            = 1'b0;
<span style="margin-left:8px;"></span>148                         tbi_rx_clk            = 1'b0;
<span style="margin-left:8px;"></span>149                         rmii_tx_clk           = 1'b0;
<span style="margin-left:8px;"></span>150                         rmii_rx_clk           = 1'b0;
<span style="margin-left:8px;"></span>151                         gmii_rmii_tx_clk      = 1'b0;
<span style="margin-left:8px;"></span>152                         gmii_rmii_rx_clk      = 1'b0;
<span style="margin-left:8px;"></span>153                         xfbi_rx_clk           = 1'b0;
<span style="margin-left:8px;"></span>154                         xfbi_tx_clk           = 1'b0;
<span style="margin-left:8px;"></span>155                         xsbi_tx_clk           = 1'b0;
<span style="margin-left:8px;"></span>156                         xsbi_rx_clk           = 1'b0;
<span style="margin-left:8px;"></span>157                         gmii_mdc              = 1'b0;
<span style="margin-left:8px;"></span>158                         serial_tx_baser_clk   = 1'b0;
<span style="margin-left:8px;"></span>159                         serial_rx_baser_clk   = 1'b0;
<span style="margin-left:8px;"></span>160                         serial_tx_basex_clk   = 1'b0;
<span style="margin-left:8px;"></span>161                         serial_rx_basex_clk   = 1'b0;
<span style="margin-left:8px;"></span>162                         serial_tx_base4x_clk  = 1'b0;
<span style="margin-left:8px;"></span>163                         serial_rx_base4x_clk  = 1'b0;
<span style="margin-left:8px;"></span>164                         vsbi_rx_clk           = 1'b0;
<span style="margin-left:8px;"></span>165                         vsbi_tx_clk           = 1'b0;
<span style="margin-left:8px;"></span>166                         cgmii_tx_clk          = 1'b0;
<span style="margin-left:8px;"></span>167                         cgmii_rx_clk          = 1'b0;
<span style="margin-left:8px;"></span>168                         clk_66t_tx            = 1'b0;
<span style="margin-left:8px;"></span>169                         clk_66t_rx            = 1'b0;
<span style="margin-left:8px;"></span>170                         clk_40t_tx            = 1'b0;
<span style="margin-left:8px;"></span>171                         clk_40t_rx            = 1'b0;
<span style="margin-left:8px;"></span>172                         caui_64b_clk          = 1'b0;
<span style="margin-left:8px;"></span>173                         mdio_clk              = 1'b0;
<span style="margin-left:8px;"></span>174                         qsgmii_sync_status    = 1'b0;
<span style="margin-left:8px;"></span>175                         qsgmii_sync_status_tx = 1'b0;
<span style="margin-left:8px;"></span>176                         qsgmii_sync_status_rx = 1'b0;
<span style="margin-left:8px;"></span>177                       end
<span style="margin-left:8px;"></span>178                     
<span style="margin-left:8px;"></span>179                       /** Clock Generation. */
<span style="margin-left:8px;"></span>180                       always #`SVT_ETHERNET_XLGMII_CLOCK                      xlgmii_tx_clk        = ~xlgmii_tx_clk           ;
<span style="margin-left:8px;"></span>181                       always #`SVT_ETHERNET_XLGMII_CLOCK                      xlgmii_rx_clk        = ~xlgmii_rx_clk           ;
<span style="margin-left:8px;"></span>182                       always #`SVT_ETHERNET_XGMII_CLOCK                       xgmii_tx_clk         = ~xgmii_tx_clk            ;
<span style="margin-left:8px;"></span>183                       always #`SVT_ETHERNET_XGMII_CLOCK                       xgmii_rx_clk         = ~xgmii_rx_clk            ;
<span style="margin-left:8px;"></span>184                       always #`SVT_ETHERNET_PTP_SYS_CLOCK 	                  ptp_system_clk       = ~ptp_system_clk          ;
<span style="margin-left:8px;"></span>185                       always #`SVT_ETHERNET_XXGMII_CLOCK                      xxgmii_tx_clk        = ~xxgmii_tx_clk           ;
<span style="margin-left:8px;"></span>186                       always #`SVT_ETHERNET_XXGMII_CLOCK                      xxgmii_rx_clk        = ~xxgmii_rx_clk           ;
<span style="margin-left:8px;"></span>187                       always #`SVT_ETHERNET_FBI_CLOCK                         xfbi_tx_clk          = ~xfbi_tx_clk             ;
<span style="margin-left:8px;"></span>188                       always #`SVT_ETHERNET_FBI_CLOCK                         xfbi_rx_clk          = ~xfbi_rx_clk             ;
<span style="margin-left:8px;"></span>189                       always #`SVT_ETHERNET_XSBI_CLOCK                        xsbi_tx_clk          = ~xsbi_tx_clk             ;
<span style="margin-left:8px;"></span>190                       always #`SVT_ETHERNET_XSBI_CLOCK                        xsbi_rx_clk          = ~xsbi_rx_clk             ;
<span style="margin-left:8px;"></span>191                       always #`SVT_ETHERNET_GMII_CLOCK                        gmii_tx_clk          = ~gmii_tx_clk             ;
<span style="margin-left:8px;"></span>192                       always #`SVT_ETHERNET_GMII_CLOCK                        gmii_rx_clk          = ~gmii_rx_clk             ;
<span style="margin-left:8px;"></span>193                       always #`SVT_ETHERNET_GMII_CLOCK                        rgmii_tx_clk         = ~rgmii_tx_clk            ;
<span style="margin-left:8px;"></span>194                       always #`SVT_ETHERNET_GMII_CLOCK                        rgmii_rx_clk         = ~rgmii_rx_clk            ;
<span style="margin-left:8px;"></span>195                       always #`SVT_ETHERNET_25MHZ_CLOCK                       mii_100M_tx_clk      = ~mii_100M_tx_clk         ;
<span style="margin-left:8px;"></span>196                       always #`SVT_ETHERNET_25MHZ_CLOCK                       mii_100M_rx_clk      = ~mii_100M_rx_clk         ;
<span style="margin-left:8px;"></span>197                       always #`SVT_ETHERNET_2PT5_MHZ_CLOCK                    mii_10M_tx_clk       = ~mii_10M_tx_clk          ;
<span style="margin-left:8px;"></span>198                       always #`SVT_ETHERNET_2PT5_MHZ_CLOCK                    mii_10M_rx_clk       = ~mii_10M_rx_clk          ;
<span style="margin-left:8px;"></span>199                       always #`SVT_ETHERNET_TBI_CLOCK                         tbi_tx_clk           = ~tbi_tx_clk              ;
<span style="margin-left:8px;"></span>200                       always #`SVT_ETHERNET_TBI_CLOCK                         tbi_rx_clk           = ~tbi_rx_clk              ;
<span style="margin-left:8px;"></span>201                       always #`SVT_ETHERNET_REFERENCE_CLOCK                   reference_clk        = ~reference_clk           ;
<span style="margin-left:8px;"></span>202                       always #`SVT_ETHERNET_SERIAL_CAUI_25G_CLOCK             serial_caui_25g_clk_tx = ~serial_caui_25g_clk_tx;
<span style="margin-left:8px;"></span>203                       always #`SVT_ETHERNET_SERIAL_CAUI_25G_CLOCK             serial_caui_25g_clk_rx = ~serial_caui_25g_clk_rx;
<span style="margin-left:8px;"></span>204                       always #`SVT_ETHERNET_KR4_FEC_66_CLOCK                  clk_66t_tx             = ~clk_66t_tx            ;
<span style="margin-left:8px;"></span>205                       always #`SVT_ETHERNET_KR4_FEC_66_CLOCK                  clk_66t_rx             = ~clk_66t_rx            ;
<span style="margin-left:8px;"></span>206                       always #`SVT_ETHERNET_KR4_FEC_40_CLOCK                  clk_40t_tx             = ~clk_40t_tx            ;
<span style="margin-left:8px;"></span>207                       always #`SVT_ETHERNET_KR4_FEC_40_CLOCK                  clk_40t_rx             = ~clk_40t_rx            ;
<span style="margin-left:8px;"></span>208                       always #`SVT_ETHERNET_SERIAL_BASER_CLOCK                serial_tx_baser_clk    = ~serial_tx_baser_clk   ;
<span style="margin-left:8px;"></span>209                       always #`SVT_ETHERNET_SERIAL_BASER_CLOCK                serial_rx_baser_clk    = ~serial_rx_baser_clk   ;
<span style="margin-left:8px;"></span>210                       always #`SVT_ETHERNET_SERIAL_BASE4X_CLOCK               serial_tx_base4x_clk   = ~serial_tx_base4x_clk  ;
<span style="margin-left:8px;"></span>211                       always #`SVT_ETHERNET_SERIAL_BASE4X_CLOCK               serial_rx_base4x_clk   = ~serial_rx_base4x_clk  ;
<span style="margin-left:8px;"></span>212                       always #`SVT_ETHERNET_SERIAL_BASEX_CLOCK                serial_tx_basex_clk    = ~serial_tx_basex_clk   ;
<span style="margin-left:8px;"></span>213                       always #`SVT_ETHERNET_SERIAL_BASEX_CLOCK                serial_rx_basex_clk    = ~serial_rx_basex_clk   ;
<span style="margin-left:8px;"></span>214                       always #`SVT_ETHERNET_RMII_CLOCK                        rmii_tx_clk            = ~rmii_tx_clk           ;
<span style="margin-left:8px;"></span>215                       always #`SVT_ETHERNET_RMII_CLOCK                        rmii_rx_clk            = ~rmii_rx_clk           ;
<span style="margin-left:8px;"></span>216                       always #`SVT_ETHERNET_GMII_RMII_CLOCK                   gmii_rmii_rx_clk       = ~gmii_rmii_rx_clk      ;
<span style="margin-left:8px;"></span>217                       always #`SVT_ETHERNET_GMII_RMII_CLOCK                   gmii_rmii_tx_clk       = ~gmii_rmii_tx_clk      ;
<span style="margin-left:8px;"></span>218                       always #`SVT_ETHERNET_VSBI_CLOCK                        vsbi_tx_clk            = ~vsbi_tx_clk           ;
<span style="margin-left:8px;"></span>219                       always #`SVT_ETHERNET_VSBI_CLOCK                        vsbi_rx_clk            = ~vsbi_rx_clk           ;
<span style="margin-left:8px;"></span>220                       always #`SVT_ETHERNET_CGMII_CLOCK                       cgmii_tx_clk           = ~cgmii_tx_clk          ;
<span style="margin-left:8px;"></span>221                       always #`SVT_ETHERNET_CGMII_CLOCK                       cgmii_rx_clk           = ~cgmii_rx_clk          ;
<span style="margin-left:8px;"></span>222                       always #`SVT_ETHERNET_MDIO_CLOCK                        mdio_clk               = ~mdio_clk              ;
<span style="margin-left:8px;"></span>223                       always #`SVT_ETHERNET_CAUI_64B_PARALLEL_CLOCK           caui_64b_clk           = !(caui_64b_clk)        ;
<span style="margin-left:8px;"></span>224                          /** PHY Interface  Clocks */
<span style="margin-left:8px;"></span>225                       assign  phy_ethernet_if.cgmii_tx_clk           =  cgmii_tx_clk          ;
<span style="margin-left:8px;"></span>226                       assign  phy_ethernet_if.xgmii_tx_clk           =  xgmii_tx_clk          ;
<span style="margin-left:8px;"></span>227                       assign  phy_ethernet_if.vsbi_rx_clk            =  vsbi_rx_clk           ;
<span style="margin-left:8px;"></span>228                       assign  phy_ethernet_if.rmii_tx_clk            =  rmii_tx_clk           ;
<span style="margin-left:8px;"></span>229                       assign  phy_ethernet_if.xlgmii_tx_clk          =  xlgmii_tx_clk         ;
<span style="margin-left:8px;"></span>230                       assign  phy_ethernet_if.serial_rx_basex_clk    =  serial_rx_basex_clk   ;
<span style="margin-left:8px;"></span>231                       assign  phy_ethernet_if.gmii_tx_clk            =  gmii_tx_clk           ;
<span style="margin-left:8px;"></span>232                       assign  phy_ethernet_if.reference_clk          =  reference_clk         ;
<span style="margin-left:8px;"></span>233                       assign  phy_ethernet_if.serial_caui_25g_clk_tx =  serial_caui_25g_clk_tx;
<span style="margin-left:8px;"></span>234                       assign  phy_ethernet_if.serial_caui_25g_clk_rx =  serial_caui_25g_clk_rx;
<span style="margin-left:8px;"></span>235                       assign  phy_ethernet_if.xgmii_rx_clk           =  xgmii_rx_clk          ;
<span style="margin-left:8px;"></span>236                       assign  phy_ethernet_if.cgmii_rx_clk           =  cgmii_rx_clk          ;
<span style="margin-left:8px;"></span>237                       assign  phy_ethernet_if.vsbi_tx_clk            =  vsbi_tx_clk           ;
<span style="margin-left:8px;"></span>238                       assign  phy_ethernet_if.xsbi_rx_clk            =  xsbi_rx_clk           ;
<span style="margin-left:8px;"></span>239                       assign  phy_ethernet_if.xsbi_tx_clk            =  xsbi_tx_clk           ;
<span style="margin-left:8px;"></span>240                       assign  phy_ethernet_if.serial_tx_basex_clk    =  serial_tx_basex_clk   ;
<span style="margin-left:8px;"></span>241                       assign  phy_ethernet_if.xlgmii_rx_clk          =  xlgmii_rx_clk         ;
<span style="margin-left:8px;"></span>242                       assign  phy_ethernet_if.gmii_rx_clk            =  gmii_rx_clk           ;
<span style="margin-left:8px;"></span>243                       //assign  phy_ethernet_if.rgmii_tx_clk          =  rgmii_tx_clk         ;
<span style="margin-left:8px;"></span>244                       //assign  phy_ethernet_if.rgmii_rx_clk          =  rgmii_rx_clk         ;
<span style="margin-left:8px;"></span>245                       assign  phy_ethernet_if.mii_100M_tx_clk        =  mii_100M_tx_clk       ;
<span style="margin-left:8px;"></span>246                       assign  phy_ethernet_if.mii_100M_rx_clk        =  mii_100M_rx_clk       ;
<span style="margin-left:8px;"></span>247                       assign  phy_ethernet_if.mii_10M_tx_clk         =  mii_10M_tx_clk        ;
<span style="margin-left:8px;"></span>248                       assign  phy_ethernet_if.mii_10M_rx_clk         =  mii_10M_rx_clk        ;
<span style="margin-left:8px;"></span>249                       assign  phy_ethernet_if.serial_rx_baser_clk    =  serial_rx_baser_clk   ;
<span style="margin-left:8px;"></span>250                       assign  phy_ethernet_if.gmii_rmii_tx_clk       =  gmii_rmii_tx_clk      ;
<span style="margin-left:8px;"></span>251                       assign  phy_ethernet_if.serial_tx_base4x_clk   =  serial_tx_base4x_clk  ;
<span style="margin-left:8px;"></span>252                     //  assign  phy_ethernet_if.mdio_clk               =  mdio_clk              ;
<span style="margin-left:8px;"></span>253                       assign  phy_ethernet_if.rmii_rx_clk            =  rmii_rx_clk           ;
<span style="margin-left:8px;"></span>254                       assign  phy_ethernet_if.serial_rx_base4x_clk   =  serial_rx_base4x_clk  ;
<span style="margin-left:8px;"></span>255                       assign  phy_ethernet_if.serial_tx_baser_clk    =  serial_tx_baser_clk   ;
<span style="margin-left:8px;"></span>256                       assign  phy_ethernet_if.xfbi_tx_clk            =  xfbi_tx_clk           ;
<span style="margin-left:8px;"></span>257                       assign  phy_ethernet_if.gmii_rmii_rx_clk       =  gmii_rmii_rx_clk      ;
<span style="margin-left:8px;"></span>258                       assign  phy_ethernet_if.xfbi_rx_clk            =  xfbi_rx_clk           ;
<span style="margin-left:8px;"></span>259                     /////////////////////////////////////////////////////////////////////
<span style="margin-left:8px;"></span>260                     //assign phy_ethernet_if.reference_clk = gbe_ref_clk;
<span style="margin-left:8px;"></span>261                     svt_ethernet_txrx_if phy_ethernet_if(reference_clk);
<span style="margin-left:8px;"></span>262                     initial
<span style="margin-left:8px;"></span>263                     begin
<span style="margin-left:8px;"></span>264                       phy_ethernet_if.reset = 0;
<span style="margin-left:8px;"></span>265                       repeat(1000) @(posedge phy_ethernet_if.gmii_rx_clk);
<span style="margin-left:8px;"></span>266                       phy_ethernet_if.reset = 1;
<span style="margin-left:8px;"></span>267                       repeat( 1) @(posedge phy_ethernet_if.gmii_rx_clk);
<span style="margin-left:8px;"></span>268                       phy_ethernet_if.reset = 0;
<span style="margin-left:8px;"></span>269                     end
<span style="margin-left:8px;"></span>270                     
<span style="margin-left:8px;"></span>271                     /** The 2 instances below are necessary to be instantiated in the user's top level testbench */
<span style="margin-left:8px;"></span>272                     
<span style="margin-left:8px;"></span>273                     /** Instatiate SV Wrapper for Ethernet PHY Txrx Model and pass the VIP ethernet interface in the argument list */
<span style="margin-left:8px;"></span>274                     svt_ethernet_xxm_bfm_driver ethernet_phy_txrx(phy_ethernet_if);
<span style="margin-left:8px;"></span>275                     
<span style="margin-left:8px;"></span>276                     /** Instatiate SV Wrapper for Ethernet PHY Monitor Model and pass the VIP ethernet interface in the argument list */
<span style="margin-left:8px;"></span>277                     svt_ethernet_xxm_mon_chk_driver ethernet_phy_mon(phy_ethernet_if);
<span style="margin-left:8px;"></span>278                     `endif
<span style="margin-left:8px;"></span>279                     `ifdef USB_VIP_INCLUDE
<span style="margin-left:8px;"></span>280                       wire usb_dp, usb_dm, usb_id, usb_vbus;
<span style="margin-left:8px;"></span>281                       reg usb_ip_vip_sync;
<span style="margin-left:8px;"></span>282                       reg usb_vip_clk;
<span style="margin-left:8px;"></span>283                       initial
<span style="margin-left:8px;"></span>284                       begin
<span style="margin-left:8px;"></span>285                         usb_vip_clk = 1'b0;
<span style="margin-left:8px;"></span>286                         usb_ip_vip_sync = 1'b0;
<span style="margin-left:8px;"></span>287                         forever begin
<span style="margin-left:8px;"></span>288                             #260ps  usb_vip_clk = ~usb_vip_clk;
<span style="margin-left:8px;"></span>289                         end
<span style="margin-left:8px;"></span>290                       end
<span style="margin-left:8px;"></span>291                     `endif
<span style="margin-left:8px;"></span>292                     `ifdef BCPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>293                     svt_ahb_if svt_ahb_vif_inst();
<span style="margin-left:8px;"></span>294                       assign svt_ahb_vif_inst.hclk =                 `RTL_PATH_CONFIG_SS.clk_bcpu;
<span style="margin-left:8px;"></span>295                       assign svt_ahb_vif_inst.hresetn =              `RTL_PATH_CONFIG_SS.rst_n_bcpu;
<span style="margin-left:8px;"></span>296                       assign svt_ahb_vif_inst.master_if[0].hclk =    `RTL_PATH_CONFIG_SS.clk_bcpu;
<span style="margin-left:8px;"></span>297                       assign svt_ahb_vif_inst.master_if[0].hresetn = `RTL_PATH_CONFIG_SS.rst_n_bcpu_bus;
<span style="margin-left:8px;"></span>298                       assign svt_ahb_vif_inst.master_if[0].hrdata  = `RTL_PATH_CONFIG_SS.bcpu_m0_hrdata;
<span style="margin-left:8px;"></span>299                       assign svt_ahb_vif_inst.master_if[0].hready  = `RTL_PATH_CONFIG_SS.bcpu_m0_hready;
<span style="margin-left:8px;"></span>300                       assign svt_ahb_vif_inst.master_if[0].hresp   = `RTL_PATH_CONFIG_SS.bcpu_m0_hresp;
<span style="margin-left:8px;"></span>301                       initial begin
<span style="margin-left:8px;"></span>302        1/1              force `RTL_PATH_CONFIG_SS.bcpu_m0_haddr  = svt_ahb_vif_inst.master_if[0].haddr;
<span style="margin-left:8px;"></span>303        1/1              force `RTL_PATH_CONFIG_SS.bcpu_m0_hburst = svt_ahb_vif_inst.master_if[0].hburst;
<span style="margin-left:8px;"></span>304        1/1              force `RTL_PATH_CONFIG_SS.bcpu_m0_hprot  = svt_ahb_vif_inst.master_if[0].hprot;
<span style="margin-left:8px;"></span>305        1/1              force `RTL_PATH_CONFIG_SS.bcpu_m0_hsize  = svt_ahb_vif_inst.master_if[0].hsize;
<span style="margin-left:8px;"></span>306        1/1              force `RTL_PATH_CONFIG_SS.bcpu_m0_htrans = svt_ahb_vif_inst.master_if[0].htrans;
<span style="margin-left:8px;"></span>307        1/1              force `RTL_PATH_CONFIG_SS.bcpu_m0_hwdata = svt_ahb_vif_inst.master_if[0].hwdata;
<span style="margin-left:8px;"></span>308        1/1              force `RTL_PATH_CONFIG_SS.bcpu_m0_hwrite = svt_ahb_vif_inst.master_if[0].hwrite;
<span style="margin-left:8px;"></span>309                       end
<span style="margin-left:8px;"></span>310                     
<span style="margin-left:8px;"></span>311                     `endif
<span style="margin-left:8px;"></span>312                     
<span style="margin-left:8px;"></span>313                     //   bit comp_clk;
<span style="margin-left:8px;"></span>314                     
<span style="margin-left:8px;"></span>315                     // initial
<span style="margin-left:8px;"></span>316                     // begin
<span style="margin-left:8px;"></span>317                     //   comp_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>318                     //   @(posedge `RTL_PATH_SOC_SS.memory_ss.ddr_sys_clk);
<span style="margin-left:8px;"></span>319                     //   comp_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>320                     //   forever begin
<span style="margin-left:8px;"></span>321                     //       #2500ps  comp_clk = ~comp_clk;
<span style="margin-left:8px;"></span>322                     //   end
<span style="margin-left:8px;"></span>323                     // end
<span style="margin-left:8px;"></span>324                     
<span style="margin-left:8px;"></span>325                     //   `ifdef LPDDR3
<span style="margin-left:8px;"></span>326                     //   bit ddr_clk,phy_clk;
<span style="margin-left:8px;"></span>327                     // initial begin
<span style="margin-left:8px;"></span>328                     //   force `RTL_PATH_SOC_SS.memory_ss.ddr_sys_clk = ddr_clk;
<span style="margin-left:8px;"></span>329                     //   force `RTL_PATH_SOC_SS.memory_ss.ddr_phy_clk = phy_clk;
<span style="margin-left:8px;"></span>330                     // end
<span style="margin-left:8px;"></span>331                     
<span style="margin-left:8px;"></span>332                     // initial begin
<span style="margin-left:8px;"></span>333                     //   ddr_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>334                     //   @(posedge `RTL_PATH_SOC_SS.config_ss.clk_ddr_ctl);
<span style="margin-left:8px;"></span>335                     //   ddr_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>336                     //   forever begin
<span style="margin-left:8px;"></span>337                     //     #938000fs  ddr_clk = ~ddr_clk;
<span style="margin-left:8px;"></span>338                     //   end
<span style="margin-left:8px;"></span>339                     // end
<span style="margin-left:8px;"></span>340                     
<span style="margin-left:8px;"></span>341                     // initial begin
<span style="margin-left:8px;"></span>342                     //   phy_clk &lt;= 1'b0;
<span style="margin-left:8px;"></span>343                     //   @(posedge ddr_clk);
<span style="margin-left:8px;"></span>344                     //   #1ps;
<span style="margin-left:8px;"></span>345                     //   phy_clk &lt;= 1'b1;
<span style="margin-left:8px;"></span>346                     //   forever begin
<span style="margin-left:8px;"></span>347                     //     #469000fs  phy_clk = ~phy_clk;
<span style="margin-left:8px;"></span>348                     //   end
<span style="margin-left:8px;"></span>349                     // end
<span style="margin-left:8px;"></span>350                     // `endif
<span style="margin-left:8px;"></span>351                       `ifdef LPDDR4
<span style="margin-left:8px;"></span>352                       logic en_change_freq,freq_changed;
<span style="margin-left:8px;"></span>353                       integer sw_freq_period;
<span style="margin-left:8px;"></span>354                       `endif
<span style="margin-left:8px;"></span>355                     
<span style="margin-left:8px;"></span>356                       `ifdef TB_DRIVER
<span style="margin-left:8px;"></span>357                       `ifdef LPDDR4
<span style="margin-left:8px;"></span>358                       bit ddr_clk_400mhz;
<span style="margin-left:8px;"></span>359                       initial
<span style="margin-left:8px;"></span>360                       ddr_clk_400mhz &lt;= 1'b0;
<span style="margin-left:8px;"></span>361                       always #1250000fs   ddr_clk_400mhz = ~ddr_clk_400mhz;
<span style="margin-left:8px;"></span>362                       
<span style="margin-left:8px;"></span>363                       bit ddr_clk_25mhz;
<span style="margin-left:8px;"></span>364                       initial
<span style="margin-left:8px;"></span>365                       ddr_clk_25mhz &lt;= 1'b0;
<span style="margin-left:8px;"></span>366                       always #20000ps   ddr_clk_25mhz = ~ddr_clk_25mhz;
<span style="margin-left:8px;"></span>367                       
<span style="margin-left:8px;"></span>368                       bit phy_clk_800mhz;
<span style="margin-left:8px;"></span>369                       initial begin
<span style="margin-left:8px;"></span>370                         phy_clk_800mhz &lt;= 1'b0;
<span style="margin-left:8px;"></span>371                       // @(posedge ddr_clk_800mhz);
<span style="margin-left:8px;"></span>372                       // #1ps;
<span style="margin-left:8px;"></span>373                       // phy_clk_1600mhz &lt;= 1'b1;
<span style="margin-left:8px;"></span>374                       forever begin
<span style="margin-left:8px;"></span>375                         #625000fs  phy_clk_800mhz = ~phy_clk_800mhz;
<span style="margin-left:8px;"></span>376                       end
<span style="margin-left:8px;"></span>377                       end
<span style="margin-left:8px;"></span>378                       // always #625000fs   phy_clk_800mhz = ~phy_clk_800mhz;
<span style="margin-left:8px;"></span>379                       
<span style="margin-left:8px;"></span>380                       bit phy_clk_50mhz;
<span style="margin-left:8px;"></span>381                       initial begin
<span style="margin-left:8px;"></span>382                         phy_clk_50mhz &lt;= 1'b0;
<span style="margin-left:8px;"></span>383                       // @(posedge ddr_clk_25mhz);
<span style="margin-left:8px;"></span>384                       // #1ps;
<span style="margin-left:8px;"></span>385                       // phy_clk_50mhz &lt;= 1'b1;
<span style="margin-left:8px;"></span>386                       forever begin
<span style="margin-left:8px;"></span>387                         #10000ps  phy_clk_50mhz = ~phy_clk_50mhz;
<span style="margin-left:8px;"></span>388                       end
<span style="margin-left:8px;"></span>389                       end
<span style="margin-left:8px;"></span>390                       // always #9000ps   phy_clk_55mhz = ~phy_clk_55mhz;
<span style="margin-left:8px;"></span>391                       bit set_clk_fs0;
<span style="margin-left:8px;"></span>392                       bit set_clks;
<span style="margin-left:8px;"></span>393                       always @(set_clk_fs0)
<span style="margin-left:8px;"></span>394                       #15ns set_clks &lt;= set_clk_fs0;
<span style="margin-left:8px;"></span>395                       assign `RTL_PATH_MEM_SS.ddr_sys_clk          =  set_clks? ddr_clk_400mhz : ddr_clk_25mhz;
<span style="margin-left:8px;"></span>396                       assign `RTL_PATH_MEM_SS.ddr_phy_clk          =  set_clks? phy_clk_800mhz : phy_clk_50mhz;
<span style="margin-left:8px;"></span>397                       `endif
<span style="margin-left:8px;"></span>398                       `endif
<span style="margin-left:8px;"></span>399                     
<span style="margin-left:8px;"></span>400                     `ifdef BYPASS_PLL
<span style="margin-left:8px;"></span>401                     reg aresetn;
<span style="margin-left:8px;"></span>402                     bit CLOCK;
<span style="margin-left:8px;"></span>403                     
<span style="margin-left:8px;"></span>404                     bit clk_0;
<span style="margin-left:8px;"></span>405                     bit clk_1;
<span style="margin-left:8px;"></span>406                     //bit clk_133;
<span style="margin-left:8px;"></span>407                     
<span style="margin-left:8px;"></span>408                     	initial
<span style="margin-left:8px;"></span>409                     		begin
<span style="margin-left:8px;"></span>410                     			CLOCK   &lt;= 1'b0;
<span style="margin-left:8px;"></span>411                     			aresetn &lt;=  1'b0;
<span style="margin-left:8px;"></span>412                     			repeat(5) @(posedge CLOCK);
<span style="margin-left:8px;"></span>413                     			aresetn &lt;= 1'b1;
<span style="margin-left:8px;"></span>414                     		end
<span style="margin-left:8px;"></span>415                     
<span style="margin-left:8px;"></span>416                     	always #12.5 CLOCK = ~CLOCK;
<span style="margin-left:8px;"></span>417                     
<span style="margin-left:8px;"></span>418                     initial
<span style="margin-left:8px;"></span>419                     begin
<span style="margin-left:8px;"></span>420                       clk_0 &lt;= 1'b0;
<span style="margin-left:8px;"></span>421                       clk_1 &lt;= 1'b0;
<span style="margin-left:8px;"></span>422                     end
<span style="margin-left:8px;"></span>423                     always #0.935  clk_0 = ~clk_0;   //533MHz
<span style="margin-left:8px;"></span>424                     always #0.312  clk_1 = ~clk_1;   //1.6GHz
<span style="margin-left:8px;"></span>425                     `endif
<span style="margin-left:8px;"></span>426                     
<span style="margin-left:8px;"></span>427                     //GbE rgmii phy clocks
<span style="margin-left:8px;"></span>428                     bit clk_125mhz;
<span style="margin-left:8px;"></span>429                     initial
<span style="margin-left:8px;"></span>430        1/1          clk_125mhz &lt;= 1'b0;
<span style="margin-left:8px;"></span>431        2/2          always #4ns   clk_125mhz = ~clk_125mhz;
<span style="margin-left:8px;"></span>432                     
<span style="margin-left:8px;"></span>433                     bit clk_25mhz;
<span style="margin-left:8px;"></span>434                     initial
<span style="margin-left:8px;"></span>435        1/1          clk_25mhz &lt;= 1'b0;
<span style="margin-left:8px;"></span>436        2/2          always #20ns   clk_25mhz = ~clk_25mhz;
<span style="margin-left:8px;"></span>437                     
<span style="margin-left:8px;"></span>438                     bit clk_2_5mhz;
<span style="margin-left:8px;"></span>439                     initial
<span style="margin-left:8px;"></span>440        1/1          clk_2_5mhz &lt;= 1'b0;
<span style="margin-left:8px;"></span>441        2/2          always #200ns   clk_2_5mhz = ~clk_2_5mhz;
<span style="margin-left:8px;"></span>442                     
<span style="margin-left:8px;"></span>443                     wire         clk_125mhz_d;
<span style="margin-left:8px;"></span>444                     assign #1ns  clk_125mhz_d = clk_125mhz;//clock skew
<span style="margin-left:8px;"></span>445                     
<span style="margin-left:8px;"></span>446                     `ifdef GBE_VIP_INCLUDE
<span style="margin-left:8px;"></span>447                     assign  phy_ethernet_if.rgmii_tx_clk          = (`RTL_PATH_CONFIG_SS.gbe_u.gem_top_u.speed_mode == 2 ) ? clk_125mhz   :
<span style="margin-left:8px;"></span>448                                                                     (`RTL_PATH_CONFIG_SS.gbe_u.gem_top_u.speed_mode == 1 ) ? clk_25mhz    :
<span style="margin-left:8px;"></span>449                                                                                                                              clk_2_5mhz   ;
<span style="margin-left:8px;"></span>450                     assign  phy_ethernet_if.rgmii_rx_clk          = (`RTL_PATH_CONFIG_SS.gbe_u.gem_top_u.speed_mode == 2 ) ? clk_125mhz   :
<span style="margin-left:8px;"></span>451                                                                     (`RTL_PATH_CONFIG_SS.gbe_u.gem_top_u.speed_mode == 1 ) ? clk_25mhz    :
<span style="margin-left:8px;"></span>452                                                                                                                              clk_2_5mhz   ;
<span style="margin-left:8px;"></span>453                     `endif
<span style="margin-left:8px;"></span>454                     
<span style="margin-left:8px;"></span>455                     initial
<span style="margin-left:8px;"></span>456                     begin
<span style="margin-left:8px;"></span>457        2/2            #5us;
<span style="margin-left:8px;"></span>458        1/1            $display(&quot;|-|`RTL_PATH_CONFIG_SS.gbe_u.gem_top_u.speed_mode | %0d&quot;, `RTL_PATH_CONFIG_SS.gbe_u.gem_top_u.speed_mode);
<span style="margin-left:8px;"></span>459                     end
<span style="margin-left:8px;"></span>460                     
<span style="margin-left:8px;"></span>461                     `ifdef UART_VIP_INCLUDE
<span style="margin-left:8px;"></span>462                     // UART Interface
<span style="margin-left:8px;"></span>463                     svt_uart_if uart_if(`RTL_PATH_CONFIG_SS.clk_uart);
<span style="margin-left:8px;"></span>464                     // UART VIP WRAPPERS
<span style="margin-left:8px;"></span>465                     
<span style="margin-left:8px;"></span>466                     svt_uart_bfm_wrapper  #(.UV_DEVICE_TYPE(`UV_DCE)) Bfm0 (uart_if);
<span style="margin-left:8px;"></span>467                     
<span style="margin-left:8px;"></span>468                     assign uart_if.rst = ~`RTL_PATH_CONFIG_SS.uart0.presetn;
<span style="margin-left:8px;"></span>469                     `endif
<span style="margin-left:8px;"></span>470                     
<span style="margin-left:8px;"></span>471                     // Jtag Interface 
<span style="margin-left:8px;"></span>472                     wire jtag_clk;
<span style="margin-left:8px;"></span>473                     reg jtag_clk0;
<span style="margin-left:8px;"></span>474        1/1          initial jtag_clk0 &lt;= 1'b0;
<span style="margin-left:8px;"></span>475        2/2          always #0.935ns jtag_clk0 = ~jtag_clk0;  // 533Mhz  #0.935     //133MHz 3.7593ns
<span style="margin-left:8px;"></span>476                     assign jtag_clk = jtag_clk0;
<span style="margin-left:8px;"></span>477                     uvc_jtag_if jtag_if();
<span style="margin-left:8px;"></span>478                     
<span style="margin-left:8px;"></span>479                     bit clk_1066;
<span style="margin-left:8px;"></span>480        1/1          initial clk_1066 &lt;= 1'b0;
<span style="margin-left:8px;"></span>481        2/2          always #469ps clk_1066 = ~clk_1066;
<span style="margin-left:8px;"></span>482                     
<span style="margin-left:8px;"></span>483                     `ifdef ACPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>484                     v_ip_axi_if #(.AXI_DATA_WIDTH(64)) axi_if(
<span style="margin-left:8px;"></span>485                       .aclk     (`RTL_PATH_SOC_SS.config_ss_clk_acpu_sig),//(clk_0), //(config_ss_env_intf.rs_pll_intf.clk_fout[3]),
<span style="margin-left:8px;"></span>486                       .aresetn  (`RTL_PATH_SOC_SS.config_ss_rst_n_acpu_sig)
<span style="margin-left:8px;"></span>487                     );
<span style="margin-left:8px;"></span>488                     
<span style="margin-left:8px;"></span>489                     
<span style="margin-left:8px;"></span>490                     
<span style="margin-left:8px;"></span>491                     initial begin
<span style="margin-left:8px;"></span>492        1/1            force `RTL_PATH_SOC_SS.acpu_awid_sig    = axi_if.awid;
<span style="margin-left:8px;"></span>493        1/1            force `RTL_PATH_SOC_SS.acpu_awaddr_sig  = axi_if.awaddr;
<span style="margin-left:8px;"></span>494        1/1            force `RTL_PATH_SOC_SS.acpu_awlen_sig   = axi_if.awlen;
<span style="margin-left:8px;"></span>495        1/1            force `RTL_PATH_SOC_SS.acpu_awsize_sig  = axi_if.awsize;
<span style="margin-left:8px;"></span>496        1/1            force `RTL_PATH_SOC_SS.acpu_awburst_sig = axi_if.awburst;
<span style="margin-left:8px;"></span>497        1/1            force `RTL_PATH_SOC_SS.acpu_awlock_sig  = axi_if.awlock;
<span style="margin-left:8px;"></span>498        1/1            force `RTL_PATH_SOC_SS.acpu_awcache_sig = axi_if.awcache;
<span style="margin-left:8px;"></span>499        1/1            force `RTL_PATH_SOC_SS.acpu_awprot_sig  = axi_if.awprot;
<span style="margin-left:8px;"></span>500                       //force `RTL_PATH_SOC_SS.acpu_m0_awqos   = axi_if.awqos;
<span style="margin-left:8px;"></span>501                       //force `RTL_PATH_SOC_SS.acpu_m0_awregion= axi_if.awregion;
<span style="margin-left:8px;"></span>502                       //force `RTL_PATH_SOC_SS.acpu_m0_awuser  = axi_if.awuser;
<span style="margin-left:8px;"></span>503        1/1            force `RTL_PATH_SOC_SS.acpu_awvalid_sig = axi_if.awvalid;
<span style="margin-left:8px;"></span>504                     end
<span style="margin-left:8px;"></span>505                     
<span style="margin-left:8px;"></span>506                     assign axi_if.awready = `RTL_PATH_SOC_SS.flexnoc_acpu_axi_m0_aw_ready_sig;
<span style="margin-left:8px;"></span>507                     
<span style="margin-left:8px;"></span>508                     initial begin
<span style="margin-left:8px;"></span>509                     //force `RTL_PATH_SOC_SS.acpu_m0_wid     = axi_if.wid;
<span style="margin-left:8px;"></span>510        1/1          		force `RTL_PATH_SOC_SS.acpu_wdata_sig   = axi_if.wdata;
<span style="margin-left:8px;"></span>511                     //  force `RTL_PATH_SOC_SS.acpu_wstrb_sig   = 'hffff_ffff;
<span style="margin-left:8px;"></span>512        1/1          		force `RTL_PATH_SOC_SS.acpu_wstrb_sig   = axi_if.wstrb[7:0];
<span style="margin-left:8px;"></span>513                     
<span style="margin-left:8px;"></span>514                     //force `RTL_PATH_SOC_SS.acpu_m0_wstrb   = axi_if.wstrb;
<span style="margin-left:8px;"></span>515        1/1          		force `RTL_PATH_SOC_SS.acpu_wlast_sig   = axi_if.wlast;
<span style="margin-left:8px;"></span>516                     //force `RTL_PATH_SOC_SS.acpu_wuser_sig   = axi_if.wuser;
<span style="margin-left:8px;"></span>517        1/1          		force `RTL_PATH_SOC_SS.acpu_wvalid_sig  = axi_if.wvalid;
<span style="margin-left:8px;"></span>518                     	end
<span style="margin-left:8px;"></span>519                     
<span style="margin-left:8px;"></span>520                     	assign axi_if.wready = `RTL_PATH_SOC_SS.flexnoc_acpu_axi_m0_w_ready_sig;
<span style="margin-left:8px;"></span>521                     
<span style="margin-left:8px;"></span>522                     	assign axi_if.bid   = `RTL_PATH_SOC_SS.flexnoc_acpu_axi_m0_b_id_sig;
<span style="margin-left:8px;"></span>523                     	assign axi_if.bresp = `RTL_PATH_SOC_SS.flexnoc_acpu_axi_m0_b_resp_sig;
<span style="margin-left:8px;"></span>524                     //assign axi_if.buser   = 64'b0;
<span style="margin-left:8px;"></span>525                     	assign axi_if.bvalid = `RTL_PATH_SOC_SS.flexnoc_acpu_axi_m0_b_valid_sig;
<span style="margin-left:8px;"></span>526                     
<span style="margin-left:8px;"></span>527                     	initial begin
<span style="margin-left:8px;"></span>528        1/1          		force `RTL_PATH_SOC_SS.acpu_bready_sig  = axi_if.bready;
<span style="margin-left:8px;"></span>529        1/1          		force `RTL_PATH_SOC_SS.acpu_arid_sig    = axi_if.arid;
<span style="margin-left:8px;"></span>530        1/1          		force `RTL_PATH_SOC_SS.acpu_araddr_sig  = axi_if.araddr;
<span style="margin-left:8px;"></span>531        1/1          		force `RTL_PATH_SOC_SS.acpu_arlen_sig   = axi_if.arlen;
<span style="margin-left:8px;"></span>532        1/1          		force `RTL_PATH_SOC_SS.acpu_arsize_sig  = axi_if.arsize;
<span style="margin-left:8px;"></span>533        1/1          		force `RTL_PATH_SOC_SS.acpu_arburst_sig = axi_if.arburst;
<span style="margin-left:8px;"></span>534        1/1          		force `RTL_PATH_SOC_SS.acpu_arlock_sig  = axi_if.arlock;
<span style="margin-left:8px;"></span>535        1/1          		force `RTL_PATH_SOC_SS.acpu_arcache_sig = axi_if.arcache;
<span style="margin-left:8px;"></span>536        1/1          		force `RTL_PATH_SOC_SS.acpu_arprot_sig  = axi_if.arprot;
<span style="margin-left:8px;"></span>537                     		// assign `RTL_PATH_SOC_SS.acpu_m0_arqos   = axi_if.arqos;
<span style="margin-left:8px;"></span>538                     		// assign `RTL_PATH_SOC_SS.acpu_m0_arregion= axi_if.arregion;
<span style="margin-left:8px;"></span>539                     		//assign `RTL_PATH_SOC_SS.acpu_m0_aruser  = axi_if.aruser;
<span style="margin-left:8px;"></span>540        1/1          		force `RTL_PATH_SOC_SS.acpu_arvalid_sig = axi_if.arvalid;
<span style="margin-left:8px;"></span>541        1/1          		force `RTL_PATH_SOC_SS.acpu_rready_sig  = axi_if.rready;
<span style="margin-left:8px;"></span>542                     	end
<span style="margin-left:8px;"></span>543                     
<span style="margin-left:8px;"></span>544                     	assign axi_if.arready = `RTL_PATH_SOC_SS.flexnoc_acpu_axi_m0_ar_ready_sig;
<span style="margin-left:8px;"></span>545                     
<span style="margin-left:8px;"></span>546                     	assign axi_if.rid    = `RTL_PATH_SOC_SS.flexnoc_acpu_axi_m0_r_id_sig;
<span style="margin-left:8px;"></span>547                     	assign axi_if.rdata  = `RTL_PATH_SOC_SS.flexnoc_acpu_axi_m0_r_data_sig;
<span style="margin-left:8px;"></span>548                     	assign axi_if.rresp  = `RTL_PATH_SOC_SS.flexnoc_acpu_axi_m0_r_resp_sig;
<span style="margin-left:8px;"></span>549                     	assign axi_if.rlast  = `RTL_PATH_SOC_SS.flexnoc_acpu_axi_m0_r_last_sig;
<span style="margin-left:8px;"></span>550                     	assign axi_if.ruser  = 0;
<span style="margin-left:8px;"></span>551                     	assign axi_if.rvalid = `RTL_PATH_SOC_SS.flexnoc_acpu_axi_m0_r_valid_sig;
<span style="margin-left:8px;"></span>552                     
<span style="margin-left:8px;"></span>553                     `endif
<span style="margin-left:8px;"></span>554                     
<span style="margin-left:8px;"></span>555                     /** SPI data and control signals  */
<span style="margin-left:8px;"></span>556                       wire  spi_mosi_real_pad;
<span style="margin-left:8px;"></span>557                       wire  spi_miso_real_pad;
<span style="margin-left:8px;"></span>558                       wire  spi_wp_n_real_pad;
<span style="margin-left:8px;"></span>559                       wire  spi_hold_n_real_pad;
<span style="margin-left:8px;"></span>560                       wire  spi_cs_n_real_pad;
<span style="margin-left:8px;"></span>561                       wire  spi_clk_real_pad;
<span style="margin-left:8px;"></span>562                       //
<span style="margin-left:8px;"></span>563                       wire spi_clk_oe;
<span style="margin-left:8px;"></span>564                       wire spi_cs_n_oe;
<span style="margin-left:8px;"></span>565                       wire spi_mosi_oe;
<span style="margin-left:8px;"></span>566                       wire spi_miso_oe;
<span style="margin-left:8px;"></span>567                       wire spi_hold_n_oe;
<span style="margin-left:8px;"></span>568                       wire spi_wp_n_oe;
<span style="margin-left:8px;"></span>569                       //
<span style="margin-left:8px;"></span>570                       wire flash_mosi;
<span style="margin-left:8px;"></span>571                       wire flash_miso;
<span style="margin-left:8px;"></span>572                       wire flash_wp_n;
<span style="margin-left:8px;"></span>573                       wire flash_hold_n;
<span style="margin-left:8px;"></span>574                       wire flash_sclk;
<span style="margin-left:8px;"></span>575                       //
<span style="margin-left:8px;"></span>576                       wire uvc_mosi;
<span style="margin-left:8px;"></span>577                       wire uvc_miso;
<span style="margin-left:8px;"></span>578                       wire uvc_wp_n;
<span style="margin-left:8px;"></span>579                       wire uvc_hold_n;
<span style="margin-left:8px;"></span>580                       wire uvc_sclk;
<span style="margin-left:8px;"></span>581                     
<span style="margin-left:8px;"></span>582                       assign spi_cs_n_oe    = `RTL_PATH_CONFIG_SS.spi_cs_n_oe;
<span style="margin-left:8px;"></span>583                       assign spi_mosi_oe    = `RTL_PATH_CONFIG_SS.spi_mosi_oe;
<span style="margin-left:8px;"></span>584                       assign spi_miso_oe    = `RTL_PATH_CONFIG_SS.spi_miso_oe;
<span style="margin-left:8px;"></span>585                       assign spi_hold_n_oe  = `RTL_PATH_CONFIG_SS.spi_hold_n_oe;
<span style="margin-left:8px;"></span>586                       assign spi_wp_n_oe    = `RTL_PATH_CONFIG_SS.spi_wp_n_oe;
<span style="margin-left:8px;"></span>587                       assign spi_clk_oe     = `RTL_PATH_CONFIG_SS.spi_clk_oe;
<span style="margin-left:8px;"></span>588                     
<span style="margin-left:8px;"></span>589                       bit uvc_active;
<span style="margin-left:8px;"></span>590        1/1            initial uvc_active = 1'b0;
<span style="margin-left:8px;"></span>591                     
<span style="margin-left:8px;"></span>592                       uvc_spi_if spi_slave_model_if(uvc_mosi,uvc_miso,uvc_wp_n,uvc_hold_n);
<span style="margin-left:8px;"></span>593                       assign spi_slave_model_if.ext_clk = SystemClock;
<span style="margin-left:8px;"></span>594                       assign spi_slave_model_if.ext_resetn = reset;
<span style="margin-left:8px;"></span>595                       // 
<span style="margin-left:8px;"></span>596                       assign spi_slave_model_if.sck = uvc_sclk;
<span style="margin-left:8px;"></span>597                       assign spi_slave_model_if.csn = spi_cs_n_real_pad;
<span style="margin-left:8px;"></span>598                       //
<span style="margin-left:8px;"></span>599                       property qspi_irq_connectivity_check(int sig_1, int sig_2, bit sig_3 = 0);
<span style="margin-left:8px;"></span>600                         @(posedge SystemClock) disable iff(!reset || sig_3) $changed(sig_1) ##1 sig_1==$past(sig_1) |=&gt; (sig_2 == sig_1);
<span style="margin-left:8px;"></span>601                       endproperty
<span style="margin-left:8px;"></span>602                       QSPI_Irq: assert property (qspi_irq_connectivity_check(`RTL_PATH_CONFIG_SS.qspi_irq, `RTL_PATH_CONFIG_SS.scu.soc_scu_irq_control.qspi_irq));
<span style="margin-left:8px;"></span>603                       //
<span style="margin-left:8px;"></span>604                       property dma_irq_connectivity_check(int sig_1, int sig_2, bit sig_3 = 0);
<span style="margin-left:8px;"></span>605                         @(posedge `RTL_PATH_CONFIG_SS.clk_dma) disable iff(!`RTL_PATH_CONFIG_SS.rst_n_dma || sig_3) $changed(sig_1) ##1 sig_1==$past(sig_1) |=&gt; (sig_2 == sig_1);
<span style="margin-left:8px;"></span>606                       endproperty
<span style="margin-left:8px;"></span>607                       DMA_irq: assert property (dma_irq_connectivity_check(`RTL_PATH_CONFIG_SS.dma_irq, `RTL_PATH_CONFIG_SS.scu.soc_scu_irq_control.dma_irq));
<span style="margin-left:8px;"></span>608                       //
<span style="margin-left:8px;"></span>609                       assign spi_mosi_real_pad   = spi_mosi_oe ? 'hz : (uvc_active ? uvc_mosi:flash_mosi);
<span style="margin-left:8px;"></span>610                       assign uvc_mosi   = spi_mosi_oe ? (uvc_active ? spi_mosi_real_pad : 'hz) : 'hz;
<span style="margin-left:8px;"></span>611                       assign flash_mosi = spi_mosi_oe ? (~uvc_active ? spi_mosi_real_pad : 'hz) : 'hz;
<span style="margin-left:8px;"></span>612                       //
<span style="margin-left:8px;"></span>613                       assign spi_miso_real_pad   = spi_miso_oe ? 'hz : (uvc_active ? uvc_miso:flash_miso);
<span style="margin-left:8px;"></span>614                       assign uvc_miso   = spi_miso_oe ? (uvc_active ? spi_miso_real_pad : 'hz) : 'hz;
<span style="margin-left:8px;"></span>615                       assign flash_miso = spi_miso_oe ? (~uvc_active ? spi_miso_real_pad : 'hz) : 'hz;
<span style="margin-left:8px;"></span>616                       //
<span style="margin-left:8px;"></span>617                       assign spi_wp_n_real_pad   = spi_wp_n_oe ? 'hz : (uvc_active ? uvc_wp_n:flash_wp_n);
<span style="margin-left:8px;"></span>618                       assign uvc_wp_n   = spi_wp_n_oe ? (uvc_active ? spi_wp_n_real_pad : 'hz) : 'hz;
<span style="margin-left:8px;"></span>619                       assign flash_wp_n = spi_wp_n_oe ? (~uvc_active ? spi_wp_n_real_pad : 'hz) : 'hz;
<span style="margin-left:8px;"></span>620                       //
<span style="margin-left:8px;"></span>621                       assign spi_hold_n_real_pad   = spi_hold_n_oe ? 'hz : (uvc_active ? uvc_hold_n:flash_hold_n);
<span style="margin-left:8px;"></span>622                       assign uvc_hold_n   = spi_hold_n_oe ? (uvc_active ? spi_hold_n_real_pad : 'hz) : 'hz;
<span style="margin-left:8px;"></span>623                       assign flash_hold_n = spi_hold_n_oe ? (~uvc_active ? spi_hold_n_real_pad : 'hz) : 'hz;
<span style="margin-left:8px;"></span>624                       // clock
<span style="margin-left:8px;"></span>625                       assign uvc_sclk   = spi_clk_oe ? spi_clk_real_pad : 1'b0;
<span style="margin-left:8px;"></span>626                       assign flash_sclk = spi_clk_oe ? spi_clk_real_pad : 1'b0;
<span style="margin-left:8px;"></span>627                       // //
<span style="margin-left:8px;"></span>628                       `ifdef SPI_VIP_INCLUDE
<span style="margin-left:8px;"></span>629                       assign spi_clk_real_pad       = ~svt_spi_vif_inst.oe_n[0] ? svt_spi_vif_inst.sclk: 'hz;
<span style="margin-left:8px;"></span>630                       assign spi_cs_n_real_pad      = ~svt_spi_vif_inst.oe_n[0] ? svt_spi_vif_inst.ss_n[0]: 'hz;
<span style="margin-left:8px;"></span>631                       //
<span style="margin-left:8px;"></span>632                       assign spi_mosi_real_pad      = (~svt_spi_vif_inst.oe_n[0] ? svt_spi_vif_inst.mosi[0] : 'hz);
<span style="margin-left:8px;"></span>633                       `endif
<span style="margin-left:8px;"></span>634                     
<span style="margin-left:8px;"></span>635                       spi_flash spi_flash_model_inst(
<span style="margin-left:8px;"></span>636                         .SCLK   (flash_sclk),
<span style="margin-left:8px;"></span>637                         .CS     (spi_cs_n_real_pad),
<span style="margin-left:8px;"></span>638                         .SI     (flash_mosi),
<span style="margin-left:8px;"></span>639                         .SO     (flash_miso),
<span style="margin-left:8px;"></span>640                         .WP     (flash_wp_n),
<span style="margin-left:8px;"></span>641                         .RESET  (`RTL_PATH_CONFIG_SS.rst_n_per),
<span style="margin-left:8px;"></span>642                         .SIO3   (flash_hold_n)
<span style="margin-left:8px;"></span>643                       );
<span style="margin-left:8px;"></span>644                     
<span style="margin-left:8px;"></span>645                     `ifdef FPGA_BFMs_INCLUDE
<span style="margin-left:8px;"></span>646                     bit fpga_clk0;
<span style="margin-left:8px;"></span>647                     bit fpga_clk1;
<span style="margin-left:8px;"></span>648                     bit [3:0] dma_req_fpga;
<span style="margin-left:8px;"></span>649                     bit [3:0] dma_ack_fpga;
<span style="margin-left:8px;"></span>650                     
<span style="margin-left:8px;"></span>651                     initial
<span style="margin-left:8px;"></span>652                     begin
<span style="margin-left:8px;"></span>653        1/1            fpga_clk0 &lt;= 1'b0;
<span style="margin-left:8px;"></span>654        1/1            fpga_clk1 &lt;= 1'b0;
<span style="margin-left:8px;"></span>655        1/1            dma_req_fpga = 4'h0;
<span style="margin-left:8px;"></span>656                     end
<span style="margin-left:8px;"></span>657        2/2          always #1.25ns  fpga_clk0 = ~fpga_clk0;   //400MHz
<span style="margin-left:8px;"></span>658        2/2          always #1.25ns  fpga_clk1 = ~fpga_clk1;   //400MHz
<span style="margin-left:8px;"></span>659                     
<span style="margin-left:8px;"></span>660                     v_ip_axi_if #(.AXI_DATA_WIDTH(64)) fpga_axi0_if(
<span style="margin-left:8px;"></span>661                       .aclk     (fpga_clk0),
<span style="margin-left:8px;"></span>662                       .aresetn  (`RTL_PATH_SOC_SS.rst_n_fpga0)
<span style="margin-left:8px;"></span>663                     );
<span style="margin-left:8px;"></span>664                     
<span style="margin-left:8px;"></span>665                     v_ip_axi_if #(.AXI_DATA_WIDTH(32)) fpga_axi1_if(
<span style="margin-left:8px;"></span>666                       .aclk     (fpga_clk1),
<span style="margin-left:8px;"></span>667                       .aresetn  (`RTL_PATH_SOC_SS.rst_n_fpga1)
<span style="margin-left:8px;"></span>668                     );
<span style="margin-left:8px;"></span>669                     `endif
<span style="margin-left:8px;"></span>670                     
<span style="margin-left:8px;"></span>671                     	/** Instantiate SV Interface for Master and connect the system clock */
<span style="margin-left:8px;"></span>672                     	uvc_i2c_if i2c_if ();
<span style="margin-left:8px;"></span>673                         gpt_intf   gpt_if ();
<span style="margin-left:8px;"></span>674                     //Connecting the VIP to XMR of GPT
<span style="margin-left:8px;"></span>675                       assign gpt_if.clk       = `RTL_PATH_CONFIG_SS.clk_apb_ug;
<span style="margin-left:8px;"></span>676                       assign gpt_if.extclk    = `RTL_PATH_CONFIG_SS.clk_apb_ug;
<span style="margin-left:8px;"></span>677                       assign gpt_if.gpt_intr  = `RTL_PATH_CONFIG_SS.gpt.pit_intr;
<span style="margin-left:8px;"></span>678                       assign gpt_if.ch0_pwm   = `RTL_PATH_CONFIG_SS.gpt.ch0_pwm;
<span style="margin-left:8px;"></span>679                       assign gpt_if.ch0_pwmoe = `RTL_PATH_CONFIG_SS.gpt.ch0_pwmoe;
<span style="margin-left:8px;"></span>680                       assign gpt_if.ch1_pwm   = `RTL_PATH_CONFIG_SS.gpt.ch1_pwm;
<span style="margin-left:8px;"></span>681                       assign gpt_if.ch1_pwmoe = `RTL_PATH_CONFIG_SS.gpt.ch1_pwmoe;
<span style="margin-left:8px;"></span>682                       assign gpt_if.ch2_pwm   = `RTL_PATH_CONFIG_SS.gpt.ch2_pwm;
<span style="margin-left:8px;"></span>683                       assign gpt_if.ch2_pwmoe = `RTL_PATH_CONFIG_SS.gpt.ch2_pwmoe;
<span style="margin-left:8px;"></span>684                       assign gpt_if.ch3_pwm   = `RTL_PATH_CONFIG_SS.gpt.ch3_pwm;
<span style="margin-left:8px;"></span>685                       assign gpt_if.ch3_pwmoe = `RTL_PATH_CONFIG_SS.gpt.ch3_pwmoe;
<span style="margin-left:8px;"></span>686                       initial begin
<span style="margin-left:8px;"></span>687        1/1              force `RTL_PATH_CONFIG_SS.gpt.pit_pause = gpt_if.gpt_pause; 
<span style="margin-left:8px;"></span>688        1/1              force `RTL_PATH_CONFIG_SS.rtc_clk = gpt_if.extclk;
<span style="margin-left:8px;"></span>689                       end
<span style="margin-left:8px;"></span>690                     
<span style="margin-left:8px;"></span>691                     
<span style="margin-left:8px;"></span>692                       acpu_wdt_intf acpu_wdt_if ();
<span style="margin-left:8px;"></span>693                       bcpu_wdt_intf bcpu_wdt_if();
<span style="margin-left:8px;"></span>694                       
<span style="margin-left:8px;"></span>695                     /** WDT data and control signals signals  */
<span style="margin-left:8px;"></span>696                       /////////////////////////////////////////
<span style="margin-left:8px;"></span>697                     //ACPU WDT
<span style="margin-left:8px;"></span>698                     /////////////////////////////////////////
<span style="margin-left:8px;"></span>699                      
<span style="margin-left:8px;"></span>700                       initial begin
<span style="margin-left:8px;"></span>701        1/1              assign acpu_wdt_if.clk       = `RTL_PATH_CONFIG_SS.acpu_wdt.pclk;
<span style="margin-left:8px;"></span>702        1/1              assign acpu_wdt_if.reset     = `RTL_PATH_CONFIG_SS.acpu_wdt.presetn;
<span style="margin-left:8px;"></span>703        1/1              assign acpu_wdt_if.wdt_rst   = `RTL_PATH_CONFIG_SS.acpu_wdt.wdt_rst;
<span style="margin-left:8px;"></span>704        1/1              assign acpu_wdt_if.wdt_int   = `RTL_PATH_CONFIG_SS.acpu_wdt.wdt_int;
<span style="margin-left:8px;"></span>705        1/1              assign acpu_wdt_if.s1   = `RTL_PATH_CONFIG_SS.acpu_wdt.s28;
<span style="margin-left:8px;"></span>706        1/1              assign  acpu_wdt_if.wdt_pause = `RTL_PATH_CONFIG_SS.acpu_wdt.wdt_pause; 
<span style="margin-left:8px;"></span>707                         // @(posedge acpu_wdt_if.clk);
<span style="margin-left:8px;"></span>708                     end
<span style="margin-left:8px;"></span>709                     /////////////////////////////////////////
<span style="margin-left:8px;"></span>710                     //BCPU WDT
<span style="margin-left:8px;"></span>711                     /////////////////////////////////////////
<span style="margin-left:8px;"></span>712                     initial begin
<span style="margin-left:8px;"></span>713        1/1            assign bcpu_wdt_if.clk       = `RTL_PATH_CONFIG_SS.bcpu_wdt.pclk;
<span style="margin-left:8px;"></span>714        1/1            assign bcpu_wdt_if.reset          = `RTL_PATH_CONFIG_SS.bcpu_wdt.presetn;
<span style="margin-left:8px;"></span>715        1/1            assign bcpu_wdt_if.bcpu_wdt_rst   = `RTL_PATH_CONFIG_SS.bcpu_wdt.wdt_rst;
<span style="margin-left:8px;"></span>716        1/1            assign bcpu_wdt_if.bcpu_wdt_int   = `RTL_PATH_CONFIG_SS.bcpu_wdt.wdt_int;
<span style="margin-left:8px;"></span>717        1/1            assign bcpu_wdt_if.s1   = `RTL_PATH_CONFIG_SS.bcpu_wdt.s28;
<span style="margin-left:8px;"></span>718        1/1            assign bcpu_wdt_if.bcpu_wdt_pause = `RTL_PATH_CONFIG_SS.bcpu_wdt.wdt_pause; 
<span style="margin-left:8px;"></span>719                       // @(posedge acpu_wdt_if.clk);
<span style="margin-left:8px;"></span>720                       end
<span style="margin-left:8px;"></span>721                     /** I2C data and control signals signals  */
<span style="margin-left:8px;"></span>722                     	logic scl_o        ;
<span style="margin-left:8px;"></span>723                     	logic sda_o        ;
<span style="margin-left:8px;"></span>724                     	logic scl_i        ;
<span style="margin-left:8px;"></span>725                     	logic sda_i        ;
<span style="margin-left:8px;"></span>726                     
<span style="margin-left:8px;"></span>727                     //`ifdef I2C_VIP_INCLUDE
<span style="margin-left:8px;"></span>728                       assign i2c_if.clk    = `RTL_PATH_CONFIG_SS.clk_i2c;
<span style="margin-left:8px;"></span>729                     	assign i2c_if.resetn = `RTL_PATH_CONFIG_SS.rst_n_per;
<span style="margin-left:8px;"></span>730                       assign i2c_if.sda_o  = `RTL_PATH_CONFIG_SS.sda_o;
<span style="margin-left:8px;"></span>731                       assign i2c_if.i2c_intr = `RTL_PATH_CONFIG_SS.i2c_irq;
<span style="margin-left:8px;"></span>732                     
<span style="margin-left:8px;"></span>733                     	pullup p1 (i2c_if.sda);
<span style="margin-left:8px;"></span>734                     	pullup p2 (i2c_if.scl);
<span style="margin-left:8px;"></span>735                     
<span style="margin-left:8px;"></span>736                       logic ph_s, ph_d, ph_a, ph_p;
<span style="margin-left:8px;"></span>737                       assign ph_s = `RTL_PATH_CONFIG_SS.i2c_u.u_apbslv.phase_S;
<span style="margin-left:8px;"></span>738                       assign ph_d = `RTL_PATH_CONFIG_SS.i2c_u.u_apbslv.phase_dat;
<span style="margin-left:8px;"></span>739                       assign ph_a = `RTL_PATH_CONFIG_SS.i2c_u.u_apbslv.phase_adr;
<span style="margin-left:8px;"></span>740                       assign ph_p = `RTL_PATH_CONFIG_SS.i2c_u.u_apbslv.phase_P;
<span style="margin-left:8px;"></span>741                       i2c_checker check(
<span style="margin-left:8px;"></span>742                     	.clk(i2c_if.clk), .reset(i2c_if.resetn),
<span style="margin-left:8px;"></span>743                     	.phase_start(ph_s), .phase_data(ph_d), .phase_addr(ph_a), .phase_stop(ph_p),
<span style="margin-left:8px;"></span>744                     	.start_cond(i2c_if.start_cond), .stop_cond(i2c_if.stop_cond)
<span style="margin-left:8px;"></span>745                     	);
<span style="margin-left:8px;"></span>746                     
<span style="margin-left:8px;"></span>747                       gpio_if gpio_vif (.pclk(`RTL_PATH_CONFIG_SS.gpio.pclk),
<span style="margin-left:8px;"></span>748                                         .ext_clk(`RTL_PATH_CONFIG_SS.gpio.pclk),
<span style="margin-left:8px;"></span>749                                         .p_resetn(`RTL_PATH_CONFIG_SS.gpio.presetn)
<span style="margin-left:8px;"></span>750                                       );
<span style="margin-left:8px;"></span>751                     
<span style="margin-left:8px;"></span>752                       `ifdef PAD_VIP_INCLUDE
<span style="margin-left:8px;"></span>753                         bit switch_debounce;
<span style="margin-left:8px;"></span>754                         initial begin
<span style="margin-left:8px;"></span>755                           wait(!switch_debounce);
<span style="margin-left:8px;"></span>756                           @(posedge gpio_vif.pclk);
<span style="margin-left:8px;"></span>757                           while(switch_debounce == 1'b0) begin
<span style="margin-left:8px;"></span>758                             force `RTL_PATH_CONFIG_SS.gpio.extclk = 1'b1;
<span style="margin-left:8px;"></span>759                             repeat(2) @(posedge gpio_vif.pclk);
<span style="margin-left:8px;"></span>760                             force `RTL_PATH_CONFIG_SS.gpio.extclk = 1'b0;
<span style="margin-left:8px;"></span>761                             repeat(2) @(posedge gpio_vif.pclk);
<span style="margin-left:8px;"></span>762                           end
<span style="margin-left:8px;"></span>763                           release `RTL_PATH_CONFIG_SS.gpio.extclk;
<span style="margin-left:8px;"></span>764                           release `RTL_PATH_CONFIG_SS.gpio.atcgpio100_apbslv.gpio_db_clk;
<span style="margin-left:8px;"></span>765                         end
<span style="margin-left:8px;"></span>766                       `endif
<span style="margin-left:8px;"></span>767                     
<span style="margin-left:8px;"></span>768                       // GPIO pad pins
<span style="margin-left:8px;"></span>769                       wire [31:0] PE, IE, C, DS0, DS1, I, OEN, PS, SL, ST0, ST1, HE, DS2, ST,PU, PD;
<span style="margin-left:8px;"></span>770                       wire [31:0] PAD;
<span style="margin-left:8px;"></span>771                       wire [7:0]  IO_MUX_PAD;
<span style="margin-left:8px;"></span>772                       wire [31:0] EXT_PAD;
<span style="margin-left:8px;"></span>773                     
<span style="margin-left:8px;"></span>774                     	bit [31:0] seed;
<span style="margin-left:8px;"></span>775                     
<span style="margin-left:8px;"></span>776                     	initial begin
<span style="margin-left:8px;"></span>777        1/1          		seed = $get_initial_random_seed();
<img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC" onclick="var macroSpan=$(this).next().next('#macro_790045688_778');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAWklEQVQoU2P8DwQMeAATPkmQHOPdu3f/d3R0MEhJSaGoffHiBUNeXh4DA8iK5ORkkDUoODAwECT1H6wABIqLi+EKEhMTYcIIBSCRtLS0/0FBQXBJEIORYl8AAFaWVAK2EPn+AAAAAElFTkSuQmCC';} else {macroSpan.css('display', 'none');this.src='data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAYAAADED76LAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsQAAA7EAZUrDhsAAAAZdEVYdFNvZnR3YXJlAEFkb2JlIEltYWdlUmVhZHlxyWU8AAAAV0lEQVQoU4VP2w3AIAi8dg3ngwVwDSZAR3MVak2KiamJ98Pd5Xjh+dBaC7rUayi8YGa4O0opQ07cwVJKqLUi57wPhKuqIKL/hKVttyI8EYGZzcjxSJze7GaHXHvKclWLAAAAAElFTkSuQmCC';}">778        <span onclick="var macroSpan=$(this).next('#macro_790045688_778');if (macroSpan.css('display')=='none') {macroSpan.css('display', 'block');} else {macroSpan.css('display', 'none');}">2/2          		`uvm_info(&quot;DBG&quot;, $sformatf(&quot;SEED = %0d&quot;, seed), UVM_NONE)<br/></span><span id="macro_790045688_778" style="background-color:#F0F0F0; display:block;"><span style="margin-left:8px;"></span><a href="/nfs_cadtools/synopsys/vcs_all/S-2021.09-SP2/etc/uvm-1.2/macros/uvm_message_defines.svh" target="_blank">uvm_info("DBG", $sformatf("SEED = %0d", seed), UVM_NONE):</a>
<span style="margin-left:8px;"></span>778.1                   `ifdef ZEMI4UVM 
<span style="margin-left:8px;"></span>778.2                         (* zemi4_uvm_attribute=1 *) 
<span style="margin-left:8px;"></span>778.3                      `endif 
<span style="margin-left:8px;"></span>778.4                      begin 
<span style="margin-left:8px;"></span>778.5                        if (uvm_report_enabled(UVM_NONE,UVM_INFO,&quot;DBG&quot;)) 
<span style="margin-left:8px;"></span>778.6      1/1                 uvm_report_info (&quot;DBG&quot;, $sformatf(&quot;SEED = %0d&quot;, seed), UVM_NONE, &quot;/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/DV/subsystem_level/config_ss_verif_env/tb_src/gemini_tb.sv&quot;, 778, &quot;&quot;, 1); 
<span style="margin-left:8px;"></span>778.7                      end</span>                   <font color = "red">==>  MISSING_ELSE</font>
<span style="margin-left:8px;"></span>779                     
<span style="margin-left:8px;"></span>780        1/1          		config_ss_env_intf.wait_init();
<span style="margin-left:8px;"></span>781                     
<span style="margin-left:8px;"></span>782        1/1          		uvm_config_db#(virtual config_ss_env_if)::set(uvm_root::get(), &quot;uvm_test_top&quot;, &quot;config_ss_vif&quot;, config_ss_env_intf);
<span style="margin-left:8px;"></span>783                     
<span style="margin-left:8px;"></span>784                       `ifdef UART_VIP_INCLUDE
<span style="margin-left:8px;"></span>785                         uvm_config_db#(virtual svt_uart_if)::set(null,&quot;*.env.uart_env&quot;,&quot;uart_vif&quot;, uart_if);
<span style="margin-left:8px;"></span>786                       `endif
<span style="margin-left:8px;"></span>787                     
<span style="margin-left:8px;"></span>788        1/1             uvm_config_db#(virtual uvc_jtag_if)::set(null,&quot;*&quot;,&quot;vif&quot;, jtag_if);
<span style="margin-left:8px;"></span>789                     
<span style="margin-left:8px;"></span>790                     
<span style="margin-left:8px;"></span>791                       `ifdef ACPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>792                         // axi vif set
<span style="margin-left:8px;"></span>793        1/1              uvm_config_db#(virtual v_ip_axi_if #(.AXI_DATA_WIDTH(64)))::set(uvm_root::get(), &quot;uvm_test_top.env&quot;, &quot;axi_if&quot;, axi_if);
<span style="margin-left:8px;"></span>794                       `endif
<span style="margin-left:8px;"></span>795                     
<span style="margin-left:8px;"></span>796                       `ifdef FPGA_BFMs_INCLUDE
<span style="margin-left:8px;"></span>797                         // FPGA vifs set
<span style="margin-left:8px;"></span>798        1/1              uvm_config_db#(virtual v_ip_axi_if #(.AXI_DATA_WIDTH(64)))::set(uvm_root::get(), &quot;uvm_test_top.env&quot;, &quot;fpga_axi0_if&quot;, fpga_axi0_if);
<span style="margin-left:8px;"></span>799        1/1              uvm_config_db#(virtual v_ip_axi_if #(.AXI_DATA_WIDTH(32)))::set(uvm_root::get(), &quot;uvm_test_top.env&quot;, &quot;fpga_axi1_if&quot;, fpga_axi1_if);
<span style="margin-left:8px;"></span>800                       `endif
<span style="margin-left:8px;"></span>801                     
<span style="margin-left:8px;"></span>802                       `ifdef BCPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>803        1/1          		uvm_config_db#(virtual svt_ahb_if)::set(uvm_root::get(), &quot;uvm_test_top.env.ahb_system_env&quot;, &quot;vif&quot;, svt_ahb_vif_inst);
<span style="margin-left:8px;"></span>804                       `endif
<span style="margin-left:8px;"></span>805                     		/** Set the Master Interface to factory */
<span style="margin-left:8px;"></span>806        1/1          		uvm_config_db#(virtual uvc_i2c_if)::set(uvm_root::get(), &quot;uvm_test_top.env.i2c_env&quot;, &quot;vif&quot;, i2c_if);
<span style="margin-left:8px;"></span>807                     
<span style="margin-left:8px;"></span>808                         `ifdef DEVICE_X32
<span style="margin-left:8px;"></span>809        1/1              uvm_config_db#(virtual axi4_ddr0_128_if)::set(uvm_root::get(), &quot;*&quot;, &quot;ddr_axi0&quot;, ddr_axi0);
<span style="margin-left:8px;"></span>810        1/1              uvm_config_db#(virtual axi4_ddr1_128_if)::set(uvm_root::get(), &quot;*&quot;, &quot;ddr_axi1&quot;, ddr_axi1);
<span style="margin-left:8px;"></span>811        1/1              uvm_config_db#(virtual axi4_ddr2_128_if)::set(uvm_root::get(), &quot;*&quot;, &quot;ddr_axi2&quot;, ddr_axi2);
<span style="margin-left:8px;"></span>812        1/1              uvm_config_db#(virtual axi4_ddr3_128_if)::set(uvm_root::get(), &quot;*&quot;, &quot;ddr_axi3&quot;, ddr_axi3);
<span style="margin-left:8px;"></span>813                         `elsif DEVICE_X16
<span style="margin-left:8px;"></span>814                         uvm_config_db#(virtual axi4_ddr0_64_if)::set(uvm_root::get(), &quot;*&quot;, &quot;ddr_axi0&quot;, ddr_axi0);
<span style="margin-left:8px;"></span>815                         uvm_config_db#(virtual axi4_ddr1_64_if)::set(uvm_root::get(), &quot;*&quot;, &quot;ddr_axi1&quot;, ddr_axi1);
<span style="margin-left:8px;"></span>816                         uvm_config_db#(virtual axi4_ddr2_64_if)::set(uvm_root::get(), &quot;*&quot;, &quot;ddr_axi2&quot;, ddr_axi2);
<span style="margin-left:8px;"></span>817                         uvm_config_db#(virtual axi4_ddr3_64_if)::set(uvm_root::get(), &quot;*&quot;, &quot;ddr_axi3&quot;, ddr_axi3);
<span style="margin-left:8px;"></span>818                         `endif
<span style="margin-left:8px;"></span>819                         
<span style="margin-left:8px;"></span>820        1/1              uvm_config_db#(virtual  gpt_intf)::set(uvm_root::get(), &quot;uvm_test_top.env.gpt_env&quot;, &quot;vif&quot;, gpt_if);
<span style="margin-left:8px;"></span>821        1/1              uvm_config_db#(virtual acpu_wdt_intf)::set(uvm_root::get(), &quot;uvm_test_top.env.wdt_env&quot;, &quot;acpu_wdt_if&quot;, acpu_wdt_if);
<span style="margin-left:8px;"></span>822        1/1          		uvm_config_db#(virtual bcpu_wdt_intf)::set(uvm_root::get(), &quot;uvm_test_top.env.wdt_env&quot;, &quot;bcpu_wdt_if&quot;, bcpu_wdt_if);
<span style="margin-left:8px;"></span>823                     `ifdef GBE_VIP_INCLUDE
<span style="margin-left:8px;"></span>824                         uvm_config_db#(virtual svt_ethernet_txrx_if)::set(uvm_root::get(),&quot;uvm_test_top.env.gbe_phy_agnt&quot;, &quot;if_port&quot;, phy_ethernet_if);
<span style="margin-left:8px;"></span>825                     `endif
<span style="margin-left:8px;"></span>826                     
<span style="margin-left:8px;"></span>827                         // GPIO interface
<span style="margin-left:8px;"></span>828        1/1              uvm_config_db #(virtual gpio_if):: set(uvm_root::get(),&quot;*&quot;,&quot;gpio_vif&quot;,gpio_vif);
<span style="margin-left:8px;"></span>829                     
<span style="margin-left:8px;"></span>830                         `ifdef SPI_VIP_INCLUDE
<span style="margin-left:8px;"></span>831                     
<span style="margin-left:8px;"></span>832                         uvm_config_db#(virtual svt_spi_if)::set(uvm_root::get(), &quot;uvm_test_top.env.spi_agnt&quot;, &quot;vif&quot;, svt_spi_vif_inst);
<span style="margin-left:8px;"></span>833                     
<span style="margin-left:8px;"></span>834                     `endif
<span style="margin-left:8px;"></span>835                         //
<span style="margin-left:8px;"></span>836        1/1              uvm_config_db#(virtual uvc_spi_if)::set(uvm_root::get(),&quot;uvm_test_top.env.spi_slave_agent&quot;,&quot;vif&quot;, spi_slave_model_if);
<span style="margin-left:8px;"></span>837                     
<span style="margin-left:8px;"></span>838                         // FCB is no longer used for FPGA configuration, the ccff interface is used
<span style="margin-left:8px;"></span>839        1/1          		uvm_config_db#(virtual fcb_config_interface)::set(uvm_root::get(), &quot;uvm_test_top.env.fcb_config&quot;, &quot;vif&quot;, fcb_config_if);
<span style="margin-left:8px;"></span>840        1/1          		uvm_config_db#(virtual pcb_interface)::set(uvm_root::get(),&quot;uvm_test_top.env.pcb.mon&quot;,&quot;vif&quot;,pcb_if);
<span style="margin-left:8px;"></span>841        1/1          		run_test();
<span style="margin-left:8px;"></span>842                     	end
<span style="margin-left:8px;"></span>843                     
<span style="margin-left:8px;"></span>844                       // FCB is no longer used for FPGA configuration, the ccff interface is used
<span style="margin-left:8px;"></span>845                       // initial
<span style="margin-left:8px;"></span>846                       // begin
<span style="margin-left:8px;"></span>847                       //   `uvm_info(&quot;FCB CONFIG DONE TRIG WAIT&quot;,&quot;&quot;, UVM_LOW)
<span style="margin-left:8px;"></span>848                       //   wait(`RTL_PATH_SOC_SS.soc_fpga_intf_u.fcb_u.cfg_done_o);
<span style="margin-left:8px;"></span>849                       //   `uvm_info(&quot;FCB CONFIG DONE TRIGGERED&quot;,&quot;&quot;, UVM_LOW)
<span style="margin-left:8px;"></span>850                       // end
<span style="margin-left:8px;"></span>851                     
<span style="margin-left:8px;"></span>852        1/1          	initial $timeformat(-9, 1, &quot;ns&quot;, 4);
<span style="margin-left:8px;"></span>853                     
<span style="margin-left:8px;"></span>854                     `ifndef ACPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>855                       acpu_mem_init acpu_mem_init ();
<span style="margin-left:8px;"></span>856                     
<span style="margin-left:8px;"></span>857                     `ifdef NDS_AXI_ARUSER_SUPPORT
<span style="margin-left:8px;"></span>858                       `ifdef NDS_AXI_ARUSER_WIDTH
<span style="margin-left:8px;"></span>859                         parameter NDS_AXI_ARUSER_WIDTH = `NDS_AXI_ARUSER_WIDTH;
<span style="margin-left:8px;"></span>860                       `else
<span style="margin-left:8px;"></span>861                         parameter NDS_AXI_ARUSER_WIDTH = 1;
<span style="margin-left:8px;"></span>862                       `endif
<span style="margin-left:8px;"></span>863                     `else
<span style="margin-left:8px;"></span>864                       parameter NDS_AXI_ARUSER_WIDTH = 0;
<span style="margin-left:8px;"></span>865                     `endif
<span style="margin-left:8px;"></span>866                     
<span style="margin-left:8px;"></span>867                     `ifdef NDS_AXI_AWUSER_SUPPORT
<span style="margin-left:8px;"></span>868                       `ifdef NDS_AXI_AWUSER_WIDTH
<span style="margin-left:8px;"></span>869                         parameter NDS_AXI_AWUSER_WIDTH = `NDS_AXI_AWUSER_WIDTH;
<span style="margin-left:8px;"></span>870                       `else
<span style="margin-left:8px;"></span>871                         parameter NDS_AXI_AWUSER_WIDTH = 1;
<span style="margin-left:8px;"></span>872                       `endif
<span style="margin-left:8px;"></span>873                     `else
<span style="margin-left:8px;"></span>874                       parameter NDS_AXI_AWUSER_WIDTH = 0;
<span style="margin-left:8px;"></span>875                     `endif
<span style="margin-left:8px;"></span>876                     
<span style="margin-left:8px;"></span>877                     axi_monitor #(
<span style="margin-left:8px;"></span>878                     	.ADDR_WIDTH      (32                            ), //NDS_BIU_ADDR_WIDTH
<span style="margin-left:8px;"></span>879                     	.ARUSER_WIDTH    (NDS_AXI_ARUSER_WIDTH          ),
<span style="margin-left:8px;"></span>880                     	.AWUSER_WIDTH    (NDS_AXI_AWUSER_WIDTH          ),
<span style="margin-left:8px;"></span>881                     	.AXI4            (1                             ),
<span style="margin-left:8px;"></span>882                     	.DATA_WIDTH      (3                             ), //$clog2(`NDS_BIU_DATA_WIDTH/8) log2 64/8  = 3
<span style="margin-left:8px;"></span>883                     	.ID_WIDTH        (4                             ), //`ATCBMC300_ID_WIDTH
<span style="margin-left:8px;"></span>884                     	.MASTER_ID       (10                            ),
<span style="margin-left:8px;"></span>885                     	.WAIT_ARREADY    (150                           ),
<span style="margin-left:8px;"></span>886                     	.WAIT_AWREADY    (150                           ),
<span style="margin-left:8px;"></span>887                     	.WAIT_READ_DATA_LIMIT(300                       ),
<span style="margin-left:8px;"></span>888                     	.WAIT_RREADY     (150                           ),
<span style="margin-left:8px;"></span>889                     	.WAIT_WREADY     (150                           )
<span style="margin-left:8px;"></span>890                     ) axi_monitor (
<span style="margin-left:8px;"></span>891                     	.aclk    (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.lm_clk         ),
<span style="margin-left:8px;"></span>892                     	.aresetn (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.core_reset_n   ),
<span style="margin-left:8px;"></span>893                     	.awid    (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.awid           ),
<span style="margin-left:8px;"></span>894                     	.awaddr  (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.awaddr         ),
<span style="margin-left:8px;"></span>895                     	.awlen   (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.awlen          ),
<span style="margin-left:8px;"></span>896                     	.awsize  (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.awsize         ),
<span style="margin-left:8px;"></span>897                     	.awburst (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.awburst        ),
<span style="margin-left:8px;"></span>898                     	.awlock  ({1'b0,`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.awlock}  ),
<span style="margin-left:8px;"></span>899                     	.awcache (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.awcache        ),
<span style="margin-left:8px;"></span>900                     	.awprot  (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.awprot         ),
<span style="margin-left:8px;"></span>901                     	.awvalid (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.awvalid        ),
<span style="margin-left:8px;"></span>902                     	.awready (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.awready        ),
<span style="margin-left:8px;"></span>903                        `ifdef NDS_AXI_AWREGION_SUPPORT
<span style="margin-left:8px;"></span>904                     	.awregion(4'h0),
<span style="margin-left:8px;"></span>905                        `endif
<span style="margin-left:8px;"></span>906                        `ifdef NDS_AXI_AWQOS_SUPPORT
<span style="margin-left:8px;"></span>907                     	.awqos   (4'h0),
<span style="margin-left:8px;"></span>908                        `endif
<span style="margin-left:8px;"></span>909                        `ifdef NDS_AXI_AWUSER_SUPPORT
<span style="margin-left:8px;"></span>910                     	.awuser  ('h0),
<span style="margin-left:8px;"></span>911                        `endif
<span style="margin-left:8px;"></span>912                     	.wid     ({4{1'b0}}), //{`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.awid[3:0]}
<span style="margin-left:8px;"></span>913                     	.wdata   (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.wdata          ),
<span style="margin-left:8px;"></span>914                     	.wstrb   (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.wstrb          ),
<span style="margin-left:8px;"></span>915                     	.wlast   (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.wlast          ),
<span style="margin-left:8px;"></span>916                     	.wvalid  (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.wvalid         ),
<span style="margin-left:8px;"></span>917                     	.wready  (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.wready         ),
<span style="margin-left:8px;"></span>918                        `ifdef NDS_AXI_WUSER_SUPPORT
<span style="margin-left:8px;"></span>919                     	.wuser   ('h0),
<span style="margin-left:8px;"></span>920                        `endif
<span style="margin-left:8px;"></span>921                     	.bid     (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.bid            ),
<span style="margin-left:8px;"></span>922                     	.bresp   (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.bresp          ),
<span style="margin-left:8px;"></span>923                     	.bvalid  (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.bvalid         ),
<span style="margin-left:8px;"></span>924                     	.bready  (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.bready         ),
<span style="margin-left:8px;"></span>925                        `ifdef NDS_AXI_BUSER_SUPPORT
<span style="margin-left:8px;"></span>926                     	.buser   ('h0),
<span style="margin-left:8px;"></span>927                        `endif
<span style="margin-left:8px;"></span>928                     	.arid    (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.arid           ),
<span style="margin-left:8px;"></span>929                     	.araddr  (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.araddr         ),
<span style="margin-left:8px;"></span>930                     	.arlen   (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.arlen          ),
<span style="margin-left:8px;"></span>931                     	.arsize  (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.arsize         ),
<span style="margin-left:8px;"></span>932                     	.arburst (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.arburst        ),
<span style="margin-left:8px;"></span>933                     	.arlock  ({1'b0,`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.arlock}  ),
<span style="margin-left:8px;"></span>934                     	.arcache (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.arcache        ),
<span style="margin-left:8px;"></span>935                     	.arprot  (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.arprot         ),
<span style="margin-left:8px;"></span>936                     	.arvalid (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.arvalid        ),
<span style="margin-left:8px;"></span>937                     	.arready (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.arready        ),
<span style="margin-left:8px;"></span>938                        `ifdef NDS_AXI_ARREGION_SUPPORT
<span style="margin-left:8px;"></span>939                     	.arregion('h0),
<span style="margin-left:8px;"></span>940                        `endif
<span style="margin-left:8px;"></span>941                        `ifdef NDS_AXI_ARQOS_SUPPORT
<span style="margin-left:8px;"></span>942                     	.arqos   ('h0),
<span style="margin-left:8px;"></span>943                        `endif
<span style="margin-left:8px;"></span>944                        `ifdef NDS_AXI_ARUSER_SUPPORT
<span style="margin-left:8px;"></span>945                     	.aruser  ('h0),
<span style="margin-left:8px;"></span>946                        `endif
<span style="margin-left:8px;"></span>947                     	.rid     (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.rid            ),
<span style="margin-left:8px;"></span>948                     	.rdata   (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.rdata          ),
<span style="margin-left:8px;"></span>949                     	.rresp   (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.rresp          ),
<span style="margin-left:8px;"></span>950                     	.rlast   (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.rlast          ),
<span style="margin-left:8px;"></span>951                     	.rvalid  (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.rvalid         ),
<span style="margin-left:8px;"></span>952                        `ifdef NDS_AXI_RUSER_SUPPORT
<span style="margin-left:8px;"></span>953                     	.ruser   ('h0),
<span style="margin-left:8px;"></span>954                        `endif
<span style="margin-left:8px;"></span>955                     	.rready  (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.rready         )
<span style="margin-left:8px;"></span>956                     );
<span style="margin-left:8px;"></span>957                     
<span style="margin-left:8px;"></span>958                     `ifdef NDS_AE350_MULTI_HART
<span style="margin-left:8px;"></span>959                       `ifdef AE350_ONLY_HART0_RESETRUN
<span style="margin-left:8px;"></span>960                         `ifdef NDS_HART0_RUN
<span style="margin-left:8px;"></span>961                           parameter RUN_HART_NUM = 1;
<span style="margin-left:8px;"></span>962                         `else
<span style="margin-left:8px;"></span>963                           parameter RUN_HART_NUM = 2;
<span style="margin-left:8px;"></span>964                         `endif
<span style="margin-left:8px;"></span>965                       `else
<span style="margin-left:8px;"></span>966                         parameter RUN_HART_NUM = `NDS_NHART;
<span style="margin-left:8px;"></span>967                       `endif
<span style="margin-left:8px;"></span>968                     `else
<span style="margin-left:8px;"></span>969                       parameter RUN_HART_NUM = 1;
<span style="margin-left:8px;"></span>970                     `endif
<span style="margin-left:8px;"></span>971                     
<span style="margin-left:8px;"></span>972                     wire [31:0] sys2hbmc_haddr;
<span style="margin-left:8px;"></span>973                     wire [2:0] sys2hbmc_hburst;
<span style="margin-left:8px;"></span>974                     wire [3:0] sys2hbmc_hprot;
<span style="margin-left:8px;"></span>975                     wire [2:0] sys2hbmc_hsize;
<span style="margin-left:8px;"></span>976                     wire [1:0] sys2hbmc_htrans;
<span style="margin-left:8px;"></span>977                     wire [63:0] sys2hbmc_hwdata;
<span style="margin-left:8px;"></span>978                     wire sys2hbmc_hwrite;
<span style="margin-left:8px;"></span>979                     wire hbmc2sys_hready;
<span style="margin-left:8px;"></span>980                     wire [63:0] hbmc2sys_hrdata;
<span style="margin-left:8px;"></span>981                     wire [1:0] hbmc2sys_hresp;
<span style="margin-left:8px;"></span>982                     
<span style="margin-left:8px;"></span>983                     atcaxi2ahb200 #(
<span style="margin-left:8px;"></span>984                     	.ADDR_WIDTH      (32),
<span style="margin-left:8px;"></span>985                     	.DATA_WIDTH      (64),
<span style="margin-left:8px;"></span>986                     	.ID_WIDTH        (4)
<span style="margin-left:8px;"></span>987                     ) axi2ahb_hbmc (
<span style="margin-left:8px;"></span>988                     	.araddr (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.araddr  ),
<span style="margin-left:8px;"></span>989                     	.arburst(`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.arburst ),
<span style="margin-left:8px;"></span>990                     	.arcache(`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.arcache ),
<span style="margin-left:8px;"></span>991                     	.arid   (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.arid    ),
<span style="margin-left:8px;"></span>992                     	.arlen  (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.arlen   ),
<span style="margin-left:8px;"></span>993                     	.arlock (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.arlock  ),
<span style="margin-left:8px;"></span>994                     	.arprot (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.arprot  ),
<span style="margin-left:8px;"></span>995                     	.arready(),
<span style="margin-left:8px;"></span>996                     	.arsize (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.arsize  ),
<span style="margin-left:8px;"></span>997                     	.arvalid(`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.arvalid ),
<span style="margin-left:8px;"></span>998                     	.awaddr (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.awaddr  ),
<span style="margin-left:8px;"></span>999                     	.awburst(`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.awburst ),
<span style="margin-left:8px;"></span>1000                    	.awcache(`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.awcache ),
<span style="margin-left:8px;"></span>1001                    	.awid   (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.awid    ),
<span style="margin-left:8px;"></span>1002                    	.awlen  (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.awlen   ),
<span style="margin-left:8px;"></span>1003                    	.awlock (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.awlock  ),
<span style="margin-left:8px;"></span>1004                    	.awprot (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.awprot  ),
<span style="margin-left:8px;"></span>1005                    	.awready(),
<span style="margin-left:8px;"></span>1006                    	.awsize (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.awsize  ),
<span style="margin-left:8px;"></span>1007                    	.awvalid(`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.awvalid ),
<span style="margin-left:8px;"></span>1008                    	.bid    (),
<span style="margin-left:8px;"></span>1009                    	.bready (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.bready  ),
<span style="margin-left:8px;"></span>1010                    	.bresp  (),
<span style="margin-left:8px;"></span>1011                    	.bvalid (),
<span style="margin-left:8px;"></span>1012                    	.rdata  (),
<span style="margin-left:8px;"></span>1013                    	.rid    (),
<span style="margin-left:8px;"></span>1014                    	.rlast  (),
<span style="margin-left:8px;"></span>1015                    	.rready (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.rready  ),
<span style="margin-left:8px;"></span>1016                    	.rresp  (),
<span style="margin-left:8px;"></span>1017                    	.rvalid (),
<span style="margin-left:8px;"></span>1018                    	.wdata  (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.wdata   ),
<span style="margin-left:8px;"></span>1019                    	.wlast  (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.wlast   ),
<span style="margin-left:8px;"></span>1020                    	.wready (),
<span style="margin-left:8px;"></span>1021                    	.wstrb  (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.wstrb   ),
<span style="margin-left:8px;"></span>1022                    	.wvalid (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.wvalid  ),
<span style="margin-left:8px;"></span>1023                    	.hclk   (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.lm_clk  ), //hclk
<span style="margin-left:8px;"></span>1024                    	.hresetn(`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.core_reset_n), //hresetn
<span style="margin-left:8px;"></span>1025                    	.aclk   (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.lm_clk      ),
<span style="margin-left:8px;"></span>1026                    	.aresetn(`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.core_reset_n),
<span style="margin-left:8px;"></span>1027                    	.haddr  (sys2hbmc_haddr   ),
<span style="margin-left:8px;"></span>1028                    	.hburst (sys2hbmc_hburst  ),
<span style="margin-left:8px;"></span>1029                    	.hprot  (sys2hbmc_hprot   ),
<span style="margin-left:8px;"></span>1030                    	.hrdata (hbmc2sys_hrdata  ),
<span style="margin-left:8px;"></span>1031                    	.hready (hbmc2sys_hready  ),
<span style="margin-left:8px;"></span>1032                    	.hresp  (hbmc2sys_hresp[0]),
<span style="margin-left:8px;"></span>1033                    	.hsize  (sys2hbmc_hsize   ),
<span style="margin-left:8px;"></span>1034                    	.htrans (sys2hbmc_htrans  ),
<span style="margin-left:8px;"></span>1035                    	.hwdata (sys2hbmc_hwdata  ),
<span style="margin-left:8px;"></span>1036                    	.hwrite (sys2hbmc_hwrite  )
<span style="margin-left:8px;"></span>1037                    );
<span style="margin-left:8px;"></span>1038                    
<span style="margin-left:8px;"></span>1039                    acpu_ahb_sim_control #(
<span style="margin-left:8px;"></span>1040                    	.BASE            (32'h80038000), // SRAM3 + offset
<span style="margin-left:8px;"></span>1041                    	.HMASTER_START   (4'd0        ),
<span style="margin-left:8px;"></span>1042                    	.RUN_HART_NUM    (RUN_HART_NUM)
<span style="margin-left:8px;"></span>1043                    ) acpu_sim_control (
<span style="margin-left:8px;"></span>1044                    	.hclk   (`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.lm_clk       ),
<span style="margin-left:8px;"></span>1045                    	.hresetn(`RTL_PATH_SOC_SS.acpu.u_kv_core_top0.core_reset_n ),
<span style="margin-left:8px;"></span>1046                    	.haddr  (sys2hbmc_haddr    ),
<span style="margin-left:8px;"></span>1047                    	.htrans (sys2hbmc_htrans   ),
<span style="margin-left:8px;"></span>1048                    	.hwrite (sys2hbmc_hwrite   ),
<span style="margin-left:8px;"></span>1049                    	.hsize  (sys2hbmc_hsize    ),
<span style="margin-left:8px;"></span>1050                    	.hburst (sys2hbmc_hburst   ),
<span style="margin-left:8px;"></span>1051                    	.hprot  (sys2hbmc_hprot    ),
<span style="margin-left:8px;"></span>1052                    	.hwdata (sys2hbmc_hwdata   ),
<span style="margin-left:8px;"></span>1053                    	.hreadyi(1'h1),
<span style="margin-left:8px;"></span>1054                    	.hsel   (1'h1),
<span style="margin-left:8px;"></span>1055                    	.hmaster(4'h0),
<span style="margin-left:8px;"></span>1056                    	.hrdata (hbmc2sys_hrdata),
<span style="margin-left:8px;"></span>1057                    	.hresp  (hbmc2sys_hresp ),
<span style="margin-left:8px;"></span>1058                    	.hready (hbmc2sys_hready),
<span style="margin-left:8px;"></span>1059                    	.hsplit (),
<span style="margin-left:8px;"></span>1060                      .test_finished(config_ss_env_intf.acpu_test_finished)
<span style="margin-left:8px;"></span>1061                    );
<span style="margin-left:8px;"></span>1062                    `endif
<span style="margin-left:8px;"></span>1063                    
<span style="margin-left:8px;"></span>1064                    `ifndef BCPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>1065                      bcpu_mem_init bcpu_mem_init ();
<span style="margin-left:8px;"></span>1066                    
<span style="margin-left:8px;"></span>1067                      defparam ahb_monitor_dmi.ADDR_WIDTH = 32;
<span style="margin-left:8px;"></span>1068                      defparam ahb_monitor_dmi.ID = 3;
<span style="margin-left:8px;"></span>1069                      defparam ahb_monitor_dmi.AHB_LITE = 1;
<span style="margin-left:8px;"></span>1070                      defparam ahb_monitor_dmi.FORBID_UNKNOWN_READ_DATA = 1;
<span style="margin-left:8px;"></span>1071                    
<span style="margin-left:8px;"></span>1072                      ahb_monitor ahb_monitor_dmi (
<span style="margin-left:8px;"></span>1073                        .hclk       ( `RTL_PATH_CONFIG_SS.bcpu.n22_core_top.core_clk     ),
<span style="margin-left:8px;"></span>1074                        .hresetn    ( `RTL_PATH_CONFIG_SS.bcpu.n22_core_top.core_reset_n ),
<span style="margin-left:8px;"></span>1075                        .hmaster    ( 4'd0                                               ),
<span style="margin-left:8px;"></span>1076                        .hmastlock  ( 1'b0                                               ),
<span style="margin-left:8px;"></span>1077                        .hselx      ( 32'h1                                              ),
<span style="margin-left:8px;"></span>1078                        .haddr      ( `RTL_PATH_CONFIG_SS.bcpu.n22_core_top.haddr        ),
<span style="margin-left:8px;"></span>1079                        .htrans     ( `RTL_PATH_CONFIG_SS.bcpu.n22_core_top.htrans       ),
<span style="margin-left:8px;"></span>1080                        .hwrite     ( `RTL_PATH_CONFIG_SS.bcpu.n22_core_top.hwrite       ),
<span style="margin-left:8px;"></span>1081                        .hsize      ( `RTL_PATH_CONFIG_SS.bcpu.n22_core_top.hsize        ),
<span style="margin-left:8px;"></span>1082                        .hburst     ( `RTL_PATH_CONFIG_SS.bcpu.n22_core_top.hburst       ),
<span style="margin-left:8px;"></span>1083                        .hprot      ( `RTL_PATH_CONFIG_SS.bcpu.n22_core_top.hprot        ),
<span style="margin-left:8px;"></span>1084                        .hwdata     ( `RTL_PATH_CONFIG_SS.bcpu.n22_core_top.hwdata       ),
<span style="margin-left:8px;"></span>1085                        .hrdata     ( `RTL_PATH_CONFIG_SS.bcpu.n22_core_top.hrdata       ),
<span style="margin-left:8px;"></span>1086                        .hready     ( `RTL_PATH_CONFIG_SS.bcpu.n22_core_top.hready       ),
<span style="margin-left:8px;"></span>1087                        .hresp      ( {1'b0,`RTL_PATH_CONFIG_SS.bcpu.n22_core_top.hresp} ),
<span style="margin-left:8px;"></span>1088                        .hllsc_req  ( 1'b0                                               ),
<span style="margin-left:8px;"></span>1089                        .hllsc_error( 1'b0                                               ),
<span style="margin-left:8px;"></span>1090                        .hm0_hbusreq( 1'b0                                               ),
<span style="margin-left:8px;"></span>1091                        .hm0_hlock  ( 1'b0                                               ),
<span style="margin-left:8px;"></span>1092                        .hm1_hbusreq( 1'b0                                               ),
<span style="margin-left:8px;"></span>1093                        .hm1_hlock  ( 1'b0                                               ),
<span style="margin-left:8px;"></span>1094                        .hm2_hbusreq( 1'b0                                               ),
<span style="margin-left:8px;"></span>1095                        .hm2_hlock  ( 1'b0                                               ),
<span style="margin-left:8px;"></span>1096                        .hm3_hbusreq( 1'b0                                               ),
<span style="margin-left:8px;"></span>1097                        .hm3_hlock  ( 1'b0                                               )
<span style="margin-left:8px;"></span>1098                      );
<span style="margin-left:8px;"></span>1099                    
<span style="margin-left:8px;"></span>1100                      defparam bcpu_sim_control.BASE = 32'h80000;
<span style="margin-left:8px;"></span>1101                      defparam bcpu_sim_control.HMASTER_START = 4'd0;
<span style="margin-left:8px;"></span>1102                      bcpu_ahb_sim_control bcpu_sim_control (
<span style="margin-left:8px;"></span>1103                        .hclk              ( `RTL_PATH_CONFIG_SS.bcpu.n22_core_top.core_clk     ),
<span style="margin-left:8px;"></span>1104                        .hresetn           ( `RTL_PATH_CONFIG_SS.bcpu.n22_core_top.core_reset_n ),
<span style="margin-left:8px;"></span>1105                        .haddr             ( `RTL_PATH_CONFIG_SS.bcpu.n22_core_top.haddr        ),
<span style="margin-left:8px;"></span>1106                        .htrans            ( `RTL_PATH_CONFIG_SS.bcpu.n22_core_top.htrans       ),
<span style="margin-left:8px;"></span>1107                        .hwrite            ( `RTL_PATH_CONFIG_SS.bcpu.n22_core_top.hwrite       ),
<span style="margin-left:8px;"></span>1108                        .hsize             ( `RTL_PATH_CONFIG_SS.bcpu.n22_core_top.hsize        ),
<span style="margin-left:8px;"></span>1109                        .hburst            ( `RTL_PATH_CONFIG_SS.bcpu.n22_core_top.hburst       ),
<span style="margin-left:8px;"></span>1110                        .hprot             ( `RTL_PATH_CONFIG_SS.bcpu.n22_core_top.hprot        ),
<span style="margin-left:8px;"></span>1111                        .hwdata            ( `RTL_PATH_CONFIG_SS.bcpu.n22_core_top.hwdata       ),
<span style="margin-left:8px;"></span>1112                        .hreadyi           ( `RTL_PATH_CONFIG_SS.bcpu.n22_core_top.hready       ),
<span style="margin-left:8px;"></span>1113                        .hsel              ( 1'b1                                               ),
<span style="margin-left:8px;"></span>1114                        .hmaster           ( 4'h0                                               ),
<span style="margin-left:8px;"></span>1115                        .hrdata            (                                                    ),
<span style="margin-left:8px;"></span>1116                        .hresp             (                                                    ),
<span style="margin-left:8px;"></span>1117                        .hready            (                                                    ),
<span style="margin-left:8px;"></span>1118                        .hsplit            (                                                    ),
<span style="margin-left:8px;"></span>1119                        .test_finished     ( config_ss_env_intf.bcpu_test_finished              )
<span style="margin-left:8px;"></span>1120                      );
<span style="margin-left:8px;"></span>1121                    
<span style="margin-left:8px;"></span>1122                      defparam bcpu_instn_pipe_mon.XLEN = 32;
<span style="margin-left:8px;"></span>1123                      defparam bcpu_instn_pipe_mon.VALEN = 32;
<span style="margin-left:8px;"></span>1124                      defparam bcpu_instn_pipe_mon.EXTVALEN = 32;
<span style="margin-left:8px;"></span>1125                      defparam bcpu_instn_pipe_mon.PALEN = 32;
<span style="margin-left:8px;"></span>1126                      defparam bcpu_instn_pipe_mon.FLEN  = 0;
<span style="margin-left:8px;"></span>1127                      bcpu_instn_pipe_mon bcpu_instn_pipe_mon();
<span style="margin-left:8px;"></span>1128                    `endif
<span style="margin-left:8px;"></span>1129                    
<span style="margin-left:8px;"></span>1130                    	`include &quot;config_ss_sys_intf_inc.sv&quot;
<span style="margin-left:8px;"></span>1131                    
<span style="margin-left:8px;"></span>1132                    	//`include &quot;config_ss_periph_intf_inc.sv&quot;
<span style="margin-left:8px;"></span>1133                    
<span style="margin-left:8px;"></span>1134                    `ifndef PAD_VIP_INCLUDE
<span style="margin-left:8px;"></span>1135                    bit autoflow_en = 1'b0;
<span style="margin-left:8px;"></span>1136                    bit uart0_1_vip = 1'b0;  // 0 for uart0 and 1 for uart1
<span style="margin-left:8px;"></span>1137                    bit uart0_1_ip = 1'b0; 
<span style="margin-left:8px;"></span>1138                    wire vip0_tx;
<span style="margin-left:8px;"></span>1139                    wire vip0_rts;
<span style="margin-left:8px;"></span>1140                    wire ip0_rts;
<span style="margin-left:8px;"></span>1141                    wire ip0_tx;
<span style="margin-left:8px;"></span>1142                    wire vip1_tx;
<span style="margin-left:8px;"></span>1143                    wire vip1_rts;
<span style="margin-left:8px;"></span>1144                    wire ip1_rts;
<span style="margin-left:8px;"></span>1145                    wire ip1_tx;
<span style="margin-left:8px;"></span>1146                    `ifdef UART_VIP_INCLUDE
<span style="margin-left:8px;"></span>1147                    
<span style="margin-left:8px;"></span>1148                    assign vip0_tx  = (!uart0_1_vip) ? uart_if.sin : 1'b1;
<span style="margin-left:8px;"></span>1149                    assign vip1_tx  = (uart0_1_vip) ? uart_if.sin : 1'b1;
<span style="margin-left:8px;"></span>1150                    assign vip0_rts =  (!uart0_1_vip) ? uart_if.rts : 1'b0;
<span style="margin-left:8px;"></span>1151                    assign vip1_rts =  (uart0_1_vip) ? uart_if.rts : 1'b0;
<span style="margin-left:8px;"></span>1152                    
<span style="margin-left:8px;"></span>1153                    assign uart_if.sout  = (!uart0_1_vip) ? ip0_tx : ip1_tx;
<span style="margin-left:8px;"></span>1154                    assign uart_if.cts = (!uart0_1_vip) ? ((autoflow_en)? ip0_rts : ~ip0_rts) : ((autoflow_en)? ip1_rts : ~ip1_rts);
<span style="margin-left:8px;"></span>1155                    
<span style="margin-left:8px;"></span>1156                    `endif
<span style="margin-left:8px;"></span>1157                    `endif
<span style="margin-left:8px;"></span>1158                    
<span style="margin-left:8px;"></span>1159                    
<span style="margin-left:8px;"></span>1160                    `ifdef DDR_PHY_CLK
<span style="margin-left:8px;"></span>1161                    always@(config_ss_env_intf.rs_pll_intf.rst_por)
<span style="margin-left:8px;"></span>1162                    begin
<span style="margin-left:8px;"></span>1163                      if(config_ss_env_intf.rs_pll_intf.rst_por)
<span style="margin-left:8px;"></span>1164                     	 $assertkill;
<span style="margin-left:8px;"></span>1165                    end
<span style="margin-left:8px;"></span>1166                      `endif
<span style="margin-left:8px;"></span>1167                    
<span style="margin-left:8px;"></span>1168                      reg   [ 3:0] rgmii_rxd_buff   ;
<span style="margin-left:8px;"></span>1169                      reg          rgmii_rx_ctl_buff;
<span style="margin-left:8px;"></span>1170                      bit          buffer_en = 0    ;
<span style="margin-left:8px;"></span>1171                    
<span style="margin-left:8px;"></span>1172                    	wire [ 3:0] rgmii_txd        ;
<span style="margin-left:8px;"></span>1173                    	wire        rgmii_tx_ctl     ;
<span style="margin-left:8px;"></span>1174                      wire [ 3:0] rgmii_rxd        ;
<span style="margin-left:8px;"></span>1175                      wire        rgmii_rx_ctl     ;
<span style="margin-left:8px;"></span>1176                      wire        rgmii_rxc        ;
<span style="margin-left:8px;"></span>1177                    
<span style="margin-left:8px;"></span>1178                    	logic        rgmii_rx_ctl_vip ;
<span style="margin-left:8px;"></span>1179                      logic [ 3:0] rgmii_rxd_vip    ;
<span style="margin-left:8px;"></span>1180                      bit          clk_skew_en = 0  ;
<span style="margin-left:8px;"></span>1181                    
<span style="margin-left:8px;"></span>1182                      bit          rgmii_rxc_125mhz ;
<span style="margin-left:8px;"></span>1183                    
<span style="margin-left:8px;"></span>1184                      assign rgmii_rxc_125mhz = clk_skew_en ? clk_125mhz_d : clk_125mhz;
<span style="margin-left:8px;"></span>1185                    
<span style="margin-left:8px;"></span>1186                      assign rgmii_rxc     =  (`RTL_PATH_CONFIG_SS.gbe_u.gem_top_u.speed_mode == 2 )        ? rgmii_rxc_125mhz  :
<span style="margin-left:8px;"></span>1187                                              (`RTL_PATH_CONFIG_SS.gbe_u.gem_top_u.speed_mode == 1 )        ? clk_25mhz         :
<span style="margin-left:8px;"></span>1188                                                                                                              clk_2_5mhz        ;
<span style="margin-left:8px;"></span>1189                      assign rgmii_rxd     =  !`RTL_PATH_CONFIG_SS.gbe_u.gem_top_u.loopback                 ? rgmii_rxd_vip     :
<span style="margin-left:8px;"></span>1190                                               `RTL_PATH_CONFIG_SS.gbe_u.gem_top_u.half_duplex &amp;&amp; buffer_en ? rgmii_rxd_buff    :
<span style="margin-left:8px;"></span>1191                                                                                                              rgmii_txd         ;
<span style="margin-left:8px;"></span>1192                      assign rgmii_rx_ctl  =  !`RTL_PATH_CONFIG_SS.gbe_u.gem_top_u.loopback                 ? rgmii_rx_ctl_vip  :
<span style="margin-left:8px;"></span>1193                                               `RTL_PATH_CONFIG_SS.gbe_u.gem_top_u.half_duplex &amp;&amp; buffer_en ? rgmii_rx_ctl_buff :
<span style="margin-left:8px;"></span>1194                                                                                                              rgmii_tx_ctl      ;
<span style="margin-left:8px;"></span>1195                    wire gbe_irq_assert_disable=0;
<span style="margin-left:8px;"></span>1196                    always@(posedge rgmii_rxc) begin
<span style="margin-left:8px;"></span>1197       1/1            if(!gbe_irq_assert_disable)
<span style="margin-left:8px;"></span>1198                        GBE_INT_CHECK:assert (`RTL_PATH_SOC_SS.config_ss.gbe_u.ethernet_int == `RTL_PATH_SOC_SS.config_ss.scu.soc_scu_irq_control.emac_irq);
                        MISSING_ELSE
<span style="margin-left:8px;"></span>1199                      //GBE_RGMII_CLK_CHECK:assert (`RTL_PATH_SOC_SS.RGMII_TXC == `RTL_PATH_SOC_SS.RGMII_RXC);
<span style="margin-left:8px;"></span>1200                    end
<span style="margin-left:8px;"></span>1201                    
<span style="margin-left:8px;"></span>1202                    `ifdef GBE_VIP_INCLUDE
<span style="margin-left:8px;"></span>1203                      assign phy_ethernet_if.rx_lane[3:0] = !`RTL_PATH_CONFIG_SS.gbe_u.gem_top_u.loopback ? rgmii_txd    : '0;
<span style="margin-left:8px;"></span>1204                      assign phy_ethernet_if.rx_lane[4]   = !`RTL_PATH_CONFIG_SS.gbe_u.gem_top_u.loopback ? rgmii_tx_ctl : '0;
<span style="margin-left:8px;"></span>1205                    
<span style="margin-left:8px;"></span>1206                      assign rgmii_rxd_vip    = phy_ethernet_if.tx_lane[3:0];
<span style="margin-left:8px;"></span>1207                      assign rgmii_rx_ctl_vip = phy_ethernet_if.tx_lane[4]  ;
<span style="margin-left:8px;"></span>1208                    `else
<span style="margin-left:8px;"></span>1209                      assign rgmii_rxd_vip    = '0;
<span style="margin-left:8px;"></span>1210                      assign rgmii_rx_ctl_vip = '0;
<span style="margin-left:8px;"></span>1211                    `endif
<span style="margin-left:8px;"></span>1212                    
<span style="margin-left:8px;"></span>1213                    bit [3:0] ethpkt_Queue[$];
<span style="margin-left:8px;"></span>1214                    bit [31:0] cnt;
<span style="margin-left:8px;"></span>1215                    reg rgmii_tx_ctl_reg;
<span style="margin-left:8px;"></span>1216                    bit tx_done;
<span style="margin-left:8px;"></span>1217                    reg rx_send_en;
<span style="margin-left:8px;"></span>1218                    
<span style="margin-left:8px;"></span>1219                    assign tx_done = rgmii_tx_ctl_reg &amp; !rgmii_tx_ctl;
<span style="margin-left:8px;"></span>1220                    always@(posedge rgmii_rxc or negedge rgmii_rxc)
<span style="margin-left:8px;"></span>1221       1/1            rgmii_tx_ctl_reg &lt;= rgmii_tx_ctl;
<span style="margin-left:8px;"></span>1222                    
<span style="margin-left:8px;"></span>1223                    always@(posedge rgmii_rxc or negedge rgmii_rxc)
<span style="margin-left:8px;"></span>1224       1/1            if(tx_done)
<span style="margin-left:8px;"></span>1225       <font color = "red">0/1     ==>      cnt &lt;= 100;</font>
<span style="margin-left:8px;"></span>1226       1/1            else if (cnt &gt; '0)
<span style="margin-left:8px;"></span>1227       <font color = "red">0/1     ==>      cnt &lt;= cnt - 1'b1;</font>
                        MISSING_ELSE
<span style="margin-left:8px;"></span>1228                    
<span style="margin-left:8px;"></span>1229                    always@(posedge rgmii_rxc or negedge rgmii_rxc)
<span style="margin-left:8px;"></span>1230       1/1            if ((cnt == 32'd1) &amp;&amp; (ethpkt_Queue.size()&gt;0) &amp;&amp; `RTL_PATH_CONFIG_SS.gbe_u.gem_top_u.half_duplex)
<span style="margin-left:8px;"></span>1231       <font color = "red">0/1     ==>      rx_send_en &lt;= 1'b1;</font>
<span style="margin-left:8px;"></span>1232       1/1            else if(ethpkt_Queue.size() == 0)
<span style="margin-left:8px;"></span>1233       1/1              rx_send_en &lt;= 1'b0;
                   <font color = "red">==>  MISSING_ELSE</font>
<span style="margin-left:8px;"></span>1234                    
<span style="margin-left:8px;"></span>1235                    always@(posedge rgmii_rxc or negedge rgmii_rxc)
<span style="margin-left:8px;"></span>1236       1/1            if(rgmii_tx_ctl &amp;&amp; `RTL_PATH_CONFIG_SS.gbe_u.gem_top_u.half_duplex)
<span style="margin-left:8px;"></span>1237       <font color = "red">0/1     ==>      ethpkt_Queue.push_back(rgmii_txd);</font>
                        MISSING_ELSE
<span style="margin-left:8px;"></span>1238                    
<span style="margin-left:8px;"></span>1239                    
<span style="margin-left:8px;"></span>1240                    always@(posedge rgmii_rxc or negedge rgmii_rxc)
<span style="margin-left:8px;"></span>1241       1/1            if(rx_send_en &amp;&amp; ethpkt_Queue.size()&gt;0 &amp;&amp; !rgmii_tx_ctl &amp;&amp; `RTL_PATH_CONFIG_SS.gbe_u.gem_top_u.half_duplex)
<span style="margin-left:8px;"></span>1242                      begin
<span style="margin-left:8px;"></span>1243       <font color = "red">0/1     ==>      rgmii_rxd_buff    &lt;= ethpkt_Queue.pop_front();</font>
<span style="margin-left:8px;"></span>1244       <font color = "red">0/1     ==>      rgmii_rx_ctl_buff &lt;= 1'b1;</font>
<span style="margin-left:8px;"></span>1245                      end
<span style="margin-left:8px;"></span>1246                      else
<span style="margin-left:8px;"></span>1247                      begin
<span style="margin-left:8px;"></span>1248       1/1              rgmii_rxd_buff    &lt;= 4'h0;
<span style="margin-left:8px;"></span>1249       1/1              rgmii_rx_ctl_buff &lt;= 1'b0;
<span style="margin-left:8px;"></span>1250                      end
<span style="margin-left:8px;"></span>1251                    
<span style="margin-left:8px;"></span>1252                    wire mdio_mdc;
<span style="margin-left:8px;"></span>1253                    
<span style="margin-left:8px;"></span>1254                    `ifdef GBE_VIP_INCLUDE
<span style="margin-left:8px;"></span>1255                    assign phy_ethernet_if.mdio_clk = mdio_mdc;
<span style="margin-left:8px;"></span>1256                    `endif//GBE_VIP_INCLUDE
<span style="margin-left:8px;"></span>1257                    
<span style="margin-left:8px;"></span>1258                    `ifndef PAD_VIP_INCLUDE
<span style="margin-left:8px;"></span>1259                    `ifdef GBE_VIP_INCLUDE
<span style="margin-left:8px;"></span>1260                    pullup p_mdio_dinout_inst (phy_ethernet_if.mdio_dinout);
<span style="margin-left:8px;"></span>1261                    `endif
<span style="margin-left:8px;"></span>1262                    pullup p_rgmii_rxd0_inst   (rgmii_rxd[0]);
<span style="margin-left:8px;"></span>1263                    pullup p_rgmii_rxd1_inst   (rgmii_rxd[1]);
<span style="margin-left:8px;"></span>1264                    pullup p_rgmii_rxd2_inst   (rgmii_rxd[2]);
<span style="margin-left:8px;"></span>1265                    pullup p_rgmii_rxd3_inst   (rgmii_rxd[3]);
<span style="margin-left:8px;"></span>1266                    `endif
<span style="margin-left:8px;"></span>1267                    
<span style="margin-left:8px;"></span>1268                    wire CLKSEL_0;
<span style="margin-left:8px;"></span>1269                    wire CLKSEL_1;
<span style="margin-left:8px;"></span>1270                    wire XIN;
<span style="margin-left:8px;"></span>1271                    wire RST_N;
<span style="margin-left:8px;"></span>1272                    wire BOOTM0, BOOTM1, BOOTM2;
<span style="margin-left:8px;"></span>1273                    wire TESTMODE;
<span style="margin-left:8px;"></span>1274                    
<span style="margin-left:8px;"></span>1275                    wire [15:0] fpga_input_irq;
<span style="margin-left:8px;"></span>1276                    
<span style="margin-left:8px;"></span>1277                    assign CLKSEL_0 = bit'(config_ss_env_intf.clk_sel[0]);
<span style="margin-left:8px;"></span>1278                    assign CLKSEL_1 = bit'(config_ss_env_intf.clk_sel[1]);
<span style="margin-left:8px;"></span>1279                    assign XIN = config_ss_env_intf.rs_pll_intf.fref;
<span style="margin-left:8px;"></span>1280                    assign RST_N = config_ss_env_intf.rs_pll_intf.rst_por;
<span style="margin-left:8px;"></span>1281                    assign BOOTM0 = bit'(config_ss_env_intf.boot_mode[0]);
<span style="margin-left:8px;"></span>1282                    assign BOOTM1 = bit'(config_ss_env_intf.boot_mode[1]);
<span style="margin-left:8px;"></span>1283                    assign BOOTM2 = bit'(config_ss_env_intf.boot_mode[2]);
<span style="margin-left:8px;"></span>1284                    assign TESTMODE = config_ss_env_intf.test_mode;
<span style="margin-left:8px;"></span>1285                    assign config_ss_env_intf.clk_osc_intf.clock  = `RTL_PATH_CONFIG_SS.clk_osc;
<span style="margin-left:8px;"></span>1286                    assign fpga_input_irq = config_ss_env_intf.fpga_input_irq;
<span style="margin-left:8px;"></span>1287                    
<span style="margin-left:8px;"></span>1288                    wire [31:0] fpga_ahb_s0_haddr;
<span style="margin-left:8px;"></span>1289                    wire [2:0] fpga_ahb_s0_hburst;
<span style="margin-left:8px;"></span>1290                    wire fpga_ahb_s0_hmastlock; // 
<span style="margin-left:8px;"></span>1291                    wire [3:0] fpga_ahb_s0_hprot;
<span style="margin-left:8px;"></span>1292                    wire [31:0] fpga_ahb_s0_hrdata;
<span style="margin-left:8px;"></span>1293                    wire fpga_ahb_s0_hready;
<span style="margin-left:8px;"></span>1294                    wire fpga_ahb_s0_hresp;
<span style="margin-left:8px;"></span>1295                    wire fpga_ahb_s0_hsel;
<span style="margin-left:8px;"></span>1296                    wire [2:0] fpga_ahb_s0_hsize;
<span style="margin-left:8px;"></span>1297                    wire [1:0] fpga_ahb_s0_htrans;
<span style="margin-left:8px;"></span>1298                    wire [3:0] fpga_ahb_s0_hwbe;
<span style="margin-left:8px;"></span>1299                    wire [31:0]fpga_ahb_s0_hwdata;
<span style="margin-left:8px;"></span>1300                    wire fpga_ahb_s0_hwrite;
<span style="margin-left:8px;"></span>1301                    
<span style="margin-left:8px;"></span>1302                    // AHB Slave- FPGA
<span style="margin-left:8px;"></span>1303                    
<span style="margin-left:8px;"></span>1304                    logic wr_en1;     
<span style="margin-left:8px;"></span>1305                    logic [`ADDR_WIDTH-1:0] addr1;
<span style="margin-left:8px;"></span>1306                    logic [`DATA_WIDTH-1:0] w_data1;
<span style="margin-left:8px;"></span>1307                    logic [3:0] mem_mask1;
<span style="margin-left:8px;"></span>1308                    logic [`DATA_WIDTH-1:0] r_data1;
<span style="margin-left:8px;"></span>1309                    
<span style="margin-left:8px;"></span>1310                      // // AHB Slave 1 instance
<span style="margin-left:8px;"></span>1311                    AhbSlave u_AhbSlave1(
<span style="margin-left:8px;"></span>1312                      .h_clk       (config_ss_env_intf.clk_fpga_s_intf.clock       ),
<span style="margin-left:8px;"></span>1313                      .h_reset_n   (config_ss_env_intf.rs_pll_intf.rst_por    ),
<span style="margin-left:8px;"></span>1314                      .h_addr      (fpga_ahb_s0_haddr),
<span style="margin-left:8px;"></span>1315                      .h_write     (fpga_ahb_s0_hwrite),
<span style="margin-left:8px;"></span>1316                      .h_size      (fpga_ahb_s0_hsize ),
<span style="margin-left:8px;"></span>1317                      .h_burst     (fpga_ahb_s0_hburst),
<span style="margin-left:8px;"></span>1318                      .h_trans     (fpga_ahb_s0_htrans),
<span style="margin-left:8px;"></span>1319                       //  .h_mast_lock (h_mastr_lock_m),
<span style="margin-left:8px;"></span>1320                      .h_ready     (  '1   ),
<span style="margin-left:8px;"></span>1321                      .h_sel_0     (fpga_ahb_s0_hsel     ),
<span style="margin-left:8px;"></span>1322                      .ahb_slverr  (ahb_slverr  ),
<span style="margin-left:8px;"></span>1323                      .h_wdata     (fpga_ahb_s0_hwdata   ),
<span style="margin-left:8px;"></span>1324                      .h_rdata     (fpga_ahb_s0_hrdata    ),
<span style="margin-left:8px;"></span>1325                      .h_resp      (fpga_ahb_s0_hresp      ),
<span style="margin-left:8px;"></span>1326                      .h_ready_out (fpga_ahb_s0_hready ),
<span style="margin-left:8px;"></span>1327                      .wr_en       (wr_en1       ),
<span style="margin-left:8px;"></span>1328                      .mem_mask    (mem_mask1    ),
<span style="margin-left:8px;"></span>1329                      .addr        (addr1        ),
<span style="margin-left:8px;"></span>1330                      .w_data      (w_data1      ),
<span style="margin-left:8px;"></span>1331                      .r_data      (r_data1      )           
<span style="margin-left:8px;"></span>1332                      );
<span style="margin-left:8px;"></span>1333                    
<span style="margin-left:8px;"></span>1334                    // // AHB Slave 1 memory instance 
<span style="margin-left:8px;"></span>1335                      SlaveMem u_SlaveMem1(
<span style="margin-left:8px;"></span>1336                        .h_clk     (config_ss_env_intf.clk_fpga_s_intf.clock     ),
<span style="margin-left:8px;"></span>1337                        .h_reset_n (config_ss_env_intf.rs_pll_intf.rst_por ),
<span style="margin-left:8px;"></span>1338                        .wr_en     (wr_en1     ),
<span style="margin-left:8px;"></span>1339                        .addr      (addr1      ),
<span style="margin-left:8px;"></span>1340                        .w_data    (w_data1    ),
<span style="margin-left:8px;"></span>1341                        .mem_mask  (mem_mask1  ),
<span style="margin-left:8px;"></span>1342                        .r_data    (r_data1    )
<span style="margin-left:8px;"></span>1343                      );
<span style="margin-left:8px;"></span>1344                    
<span style="margin-left:8px;"></span>1345                    bit dft_en;
<span style="margin-left:8px;"></span>1346                    wire test_mode;
<span style="margin-left:8px;"></span>1347                    assign test_mode = (dft_en)? 1'b1 : TESTMODE ;
<span style="margin-left:8px;"></span>1348                    
<span style="margin-left:8px;"></span>1349                    //TODO:AY: Complete the connections with the tb signals 
<span style="margin-left:8px;"></span>1350                    
<span style="margin-left:8px;"></span>1351                     gemini DUT (
<span style="margin-left:8px;"></span>1352                    					.RST_N      (RST_N),
<span style="margin-left:8px;"></span>1353                    					.XIN        (XIN),
<span style="margin-left:8px;"></span>1354                    					//.REF_CLK_1  (),  //TODO:AY:
<span style="margin-left:8px;"></span>1355                    					//.REF_CLK_2  (),  //TODO:AY:
<span style="margin-left:8px;"></span>1356                    					//.REF_CLK_3  (),  //TODO:AY:
<span style="margin-left:8px;"></span>1357                    					//.REF_CLK_4  (),  //TODO:AY:
<span style="margin-left:8px;"></span>1358                    					.TESTMODE   (test_mode),
<span style="margin-left:8px;"></span>1359                    					.BOOTM0     (BOOTM0),
<span style="margin-left:8px;"></span>1360                    					.BOOTM1     (BOOTM1),
<span style="margin-left:8px;"></span>1361                    					.BOOTM2     (BOOTM2),
<span style="margin-left:8px;"></span>1362                    					.CLKSEL_0   (CLKSEL_0),
<span style="margin-left:8px;"></span>1363                    					.CLKSEL_1   (CLKSEL_1),
<span style="margin-left:8px;"></span>1364                    `ifndef PAD_VIP_INCLUDE
<span style="margin-left:8px;"></span>1365                              .JTAG_TDI  (jtag_if.tdi),
<span style="margin-left:8px;"></span>1366                              .JTAG_TDO  (jtag_if.tdo),
<span style="margin-left:8px;"></span>1367                              .JTAG_TMS  (jtag_if.tms),
<span style="margin-left:8px;"></span>1368                              .JTAG_TCK  (jtag_if.tck),
<span style="margin-left:8px;"></span>1369                              .JTAG_TRSTN(jtag_if.trstn),
<span style="margin-left:8px;"></span>1370                    `else
<span style="margin-left:8px;"></span>1371                              .JTAG_TDI  (EXT_PAD[17]),
<span style="margin-left:8px;"></span>1372                              .JTAG_TDO  (EXT_PAD[18]),
<span style="margin-left:8px;"></span>1373                              .JTAG_TMS  (EXT_PAD[19]),
<span style="margin-left:8px;"></span>1374                              .JTAG_TCK  (EXT_PAD[20]),
<span style="margin-left:8px;"></span>1375                              .JTAG_TRSTN(EXT_PAD[21]),
<span style="margin-left:8px;"></span>1376                    `endif
<span style="margin-left:8px;"></span>1377                    //FPGA Dedicated GPIO
<span style="margin-left:8px;"></span>1378                    					.GPIO_A_0   (PAD[0]),
<span style="margin-left:8px;"></span>1379                    					.GPIO_A_1   (PAD[1]),
<span style="margin-left:8px;"></span>1380                    					.GPIO_A_2   (PAD[2]),
<span style="margin-left:8px;"></span>1381                    					.GPIO_A_3   (PAD[3]),
<span style="margin-left:8px;"></span>1382                    					.GPIO_A_4   (PAD[4]),
<span style="margin-left:8px;"></span>1383                    					.GPIO_A_5   (PAD[5]),
<span style="margin-left:8px;"></span>1384                    					.GPIO_A_6   (PAD[6]),
<span style="margin-left:8px;"></span>1385                    					.GPIO_A_7   (PAD[7]),
<span style="margin-left:8px;"></span>1386                    //GPIO and Alt func IO
<span style="margin-left:8px;"></span>1387                          `ifdef UART_VIP_INCLUDE
<span style="margin-left:8px;"></span>1388                              .GPIO_B_0   (ip0_tx),
<span style="margin-left:8px;"></span>1389                              .GPIO_B_1   (vip0_tx),
<span style="margin-left:8px;"></span>1390                          `elsif PAD_VIP_INCLUDE
<span style="margin-left:8px;"></span>1391                              .GPIO_B_0   (IO_MUX_PAD[0]),  // UART0_TX
<span style="margin-left:8px;"></span>1392                              .GPIO_B_1   (IO_MUX_PAD[1]),  // UART0_RX
<span style="margin-left:8px;"></span>1393                          `endif
<span style="margin-left:8px;"></span>1394                          `ifdef UART_VIP_INCLUDE
<span style="margin-left:8px;"></span>1395                              .GPIO_B_2   (ip1_tx),
<span style="margin-left:8px;"></span>1396                              .GPIO_B_3   (vip1_tx),
<span style="margin-left:8px;"></span>1397                          `else
<span style="margin-left:8px;"></span>1398                              .GPIO_B_2   (PAD[8]),
<span style="margin-left:8px;"></span>1399                              .GPIO_B_3   (PAD[9]),
<span style="margin-left:8px;"></span>1400                          `endif
<span style="margin-left:8px;"></span>1401                          `ifdef PAD_VIP_INCLUDE
<span style="margin-left:8px;"></span>1402                              .GPIO_B_4   (IO_MUX_PAD[2]),  // SPI_CS
<span style="margin-left:8px;"></span>1403                          `else
<span style="margin-left:8px;"></span>1404                              .GPIO_B_4   (spi_cs_n_real_pad),
<span style="margin-left:8px;"></span>1405                          `endif
<span style="margin-left:8px;"></span>1406                              .GPIO_B_5   (PAD[10]),
<span style="margin-left:8px;"></span>1407                          `ifdef PAD_VIP_INCLUDE
<span style="margin-left:8px;"></span>1408                              .GPIO_B_6   (IO_MUX_PAD[3]),  // SPI_MOSI (DQ0)
<span style="margin-left:8px;"></span>1409                              .GPIO_B_7   (IO_MUX_PAD[4]),  // SPI_MISO (DQ1)
<span style="margin-left:8px;"></span>1410                              .GPIO_B_8   (IO_MUX_PAD[5]),  // SPI_DQ2
<span style="margin-left:8px;"></span>1411                              .GPIO_B_9   (IO_MUX_PAD[6]),  // SPI_DQ3
<span style="margin-left:8px;"></span>1412                          `else
<span style="margin-left:8px;"></span>1413                              .GPIO_B_6   (spi_mosi_real_pad),
<span style="margin-left:8px;"></span>1414                              .GPIO_B_7   (spi_miso_real_pad),
<span style="margin-left:8px;"></span>1415                              .GPIO_B_8   (spi_wp_n_real_pad),
<span style="margin-left:8px;"></span>1416                              .GPIO_B_9   (spi_hold_n_real_pad),
<span style="margin-left:8px;"></span>1417                          `endif
<span style="margin-left:8px;"></span>1418                    					.GPIO_B_10  (PAD[11]),
<span style="margin-left:8px;"></span>1419                          `ifdef PAD_VIP_INCLUDE
<span style="margin-left:8px;"></span>1420                              .GPIO_B_11  (IO_MUX_PAD[7]),  // I2C_SDA
<span style="margin-left:8px;"></span>1421                          `endif
<span style="margin-left:8px;"></span>1422                          `ifdef I2C_SDA_PAD
<span style="margin-left:8px;"></span>1423                              .GPIO_B_11  (i2c_if.sda),
<span style="margin-left:8px;"></span>1424                          `endif
<span style="margin-left:8px;"></span>1425                    					.GPIO_B_12  (PAD[12]),
<span style="margin-left:8px;"></span>1426                    					.GPIO_B_13  (PAD[13]),
<span style="margin-left:8px;"></span>1427                    					.GPIO_B_14  (PAD[14]),
<span style="margin-left:8px;"></span>1428                    					.GPIO_B_15  (PAD[15]),
<span style="margin-left:8px;"></span>1429                    					.GPIO_C_0   (PAD[16]),
<span style="margin-left:8px;"></span>1430                    					.GPIO_C_1   (PAD[17]),
<span style="margin-left:8px;"></span>1431                    					.GPIO_C_2   (PAD[18]),
<span style="margin-left:8px;"></span>1432                    					.GPIO_C_3   (PAD[19]),
<span style="margin-left:8px;"></span>1433                          `ifdef UART_VIP_INCLUDE
<span style="margin-left:8px;"></span>1434                              .GPIO_C_4   (vip0_rts),
<span style="margin-left:8px;"></span>1435                              .GPIO_C_5   (ip0_rts),
<span style="margin-left:8px;"></span>1436                              .GPIO_C_6   (vip1_rts),
<span style="margin-left:8px;"></span>1437                              .GPIO_C_7   (ip1_rts),
<span style="margin-left:8px;"></span>1438                          `else
<span style="margin-left:8px;"></span>1439                              .GPIO_C_4   (PAD[20]),
<span style="margin-left:8px;"></span>1440                              .GPIO_C_5   (PAD[21]),
<span style="margin-left:8px;"></span>1441                              .GPIO_C_6   (PAD[22]),
<span style="margin-left:8px;"></span>1442                              .GPIO_C_7   (PAD[23]),
<span style="margin-left:8px;"></span>1443                          `endif
<span style="margin-left:8px;"></span>1444                    					.GPIO_C_8   (PAD[24]),
<span style="margin-left:8px;"></span>1445                    					.GPIO_C_9   (PAD[25]),
<span style="margin-left:8px;"></span>1446                    					.GPIO_C_10  (PAD[26]),
<span style="margin-left:8px;"></span>1447                    					.GPIO_C_11  (PAD[27]),
<span style="margin-left:8px;"></span>1448                    					.GPIO_C_12  (PAD[28]),
<span style="margin-left:8px;"></span>1449                    					.GPIO_C_13  (PAD[29]),
<span style="margin-left:8px;"></span>1450                    					.GPIO_C_14  (PAD[30]),
<span style="margin-left:8px;"></span>1451                    					.GPIO_C_15  (PAD[31]),
<span style="margin-left:8px;"></span>1452                          `ifdef PAD_VIP_INCLUDE      
<span style="margin-left:8px;"></span>1453                              .GPT_RTC    (EXT_PAD[12]),
<span style="margin-left:8px;"></span>1454                          `else
<span style="margin-left:8px;"></span>1455                              .GPT_RTC    (),
<span style="margin-left:8px;"></span>1456                          `endif
<span style="margin-left:8px;"></span>1457                          `ifdef PAD_VIP_INCLUDE
<span style="margin-left:8px;"></span>1458                              .I2C_SCL    (EXT_PAD[13]),
<span style="margin-left:8px;"></span>1459                          `endif
<span style="margin-left:8px;"></span>1460                          `ifdef I2C_SDA_PAD
<span style="margin-left:8px;"></span>1461                              .I2C_SCL    (i2c_if.scl),
<span style="margin-left:8px;"></span>1462                          `endif
<span style="margin-left:8px;"></span>1463                          `ifdef PAD_VIP_INCLUDE      
<span style="margin-left:8px;"></span>1464                              .SPI_SCLK   (EXT_PAD[14]),
<span style="margin-left:8px;"></span>1465                          `else
<span style="margin-left:8px;"></span>1466                              .SPI_SCLK   (spi_clk_real_pad),
<span style="margin-left:8px;"></span>1467                          `endif
<span style="margin-left:8px;"></span>1468                    
<span style="margin-left:8px;"></span>1469                    //RGMII IO
<span style="margin-left:8px;"></span>1470                    `ifdef PAD_VIP_INCLUDE
<span style="margin-left:8px;"></span>1471                          .RGMII_TXD0                 (EXT_PAD[0]),
<span style="margin-left:8px;"></span>1472                          .RGMII_TXD1                 (EXT_PAD[1]),
<span style="margin-left:8px;"></span>1473                          .RGMII_TXD2                 (EXT_PAD[2]),
<span style="margin-left:8px;"></span>1474                          .RGMII_TXD3                 (EXT_PAD[3]),
<span style="margin-left:8px;"></span>1475                          .RGMII_TX_CTL               (EXT_PAD[4]),
<span style="margin-left:8px;"></span>1476                          .RGMII_TXC                  (EXT_PAD[5]),
<span style="margin-left:8px;"></span>1477                          .RGMII_RXD0                 (EXT_PAD[6]),
<span style="margin-left:8px;"></span>1478                          .RGMII_RXD1                 (EXT_PAD[7]),
<span style="margin-left:8px;"></span>1479                          .RGMII_RXD2                 (EXT_PAD[8]),
<span style="margin-left:8px;"></span>1480                          .RGMII_RXD3                 (EXT_PAD[9]),
<span style="margin-left:8px;"></span>1481                          .RGMII_RX_CTL               (EXT_PAD[10]),
<span style="margin-left:8px;"></span>1482                          .RGMII_RXC                  (EXT_PAD[11]),
<span style="margin-left:8px;"></span>1483                    
<span style="margin-left:8px;"></span>1484                          .MDIO_MDC                   (EXT_PAD[15]),
<span style="margin-left:8px;"></span>1485                          .MDIO_DATA                  (EXT_PAD[16]),
<span style="margin-left:8px;"></span>1486                    `else
<span style="margin-left:8px;"></span>1487                          .RGMII_TXD0                 (rgmii_txd[0]),
<span style="margin-left:8px;"></span>1488                          .RGMII_TXD1                 (rgmii_txd[1]),
<span style="margin-left:8px;"></span>1489                          .RGMII_TXD2                 (rgmii_txd[2]),
<span style="margin-left:8px;"></span>1490                          .RGMII_TXD3                 (rgmii_txd[3]),
<span style="margin-left:8px;"></span>1491                          .RGMII_TX_CTL               (rgmii_tx_ctl),
<span style="margin-left:8px;"></span>1492                          .RGMII_TXC                  (),//rgmii_rxc
<span style="margin-left:8px;"></span>1493                          .RGMII_RXD0                 (rgmii_rxd[0]),
<span style="margin-left:8px;"></span>1494                          .RGMII_RXD1                 (rgmii_rxd[1]),
<span style="margin-left:8px;"></span>1495                          .RGMII_RXD2                 (rgmii_rxd[2]),
<span style="margin-left:8px;"></span>1496                          .RGMII_RXD3                 (rgmii_rxd[3]),
<span style="margin-left:8px;"></span>1497                          .RGMII_RX_CTL               (rgmii_rx_ctl),
<span style="margin-left:8px;"></span>1498                          .RGMII_RXC                  (rgmii_rxc),
<span style="margin-left:8px;"></span>1499                    
<span style="margin-left:8px;"></span>1500                          .MDIO_MDC                   (mdio_mdc),
<span style="margin-left:8px;"></span>1501                    `ifdef GBE_VIP_INCLUDE
<span style="margin-left:8px;"></span>1502                          .MDIO_DATA                  (phy_ethernet_if.mdio_dinout),
<span style="margin-left:8px;"></span>1503                    `else
<span style="margin-left:8px;"></span>1504                          .MDIO_DATA                  (1'b1),
<span style="margin-left:8px;"></span>1505                    `endif     
<span style="margin-left:8px;"></span>1506                    `endif
<span style="margin-left:8px;"></span>1507                    //USB IO
<span style="margin-left:8px;"></span>1508                    // USB interface signals
<span style="margin-left:8px;"></span>1509                              `ifdef USB_VIP_HOST_AGENT //Connected: Shamaim
<span style="margin-left:8px;"></span>1510                              .USB_DP                     (config_ss_env_intf.host_usb_if.usb_20_serial_if.dp),
<span style="margin-left:8px;"></span>1511                              .USB_DN                     (config_ss_env_intf.host_usb_if.usb_20_serial_if.dm),
<span style="margin-left:8px;"></span>1512                              .USB_ID                     (),
<span style="margin-left:8px;"></span>1513                              .USB_VBUS                   (config_ss_env_intf.host_usb_if.usb_20_serial_if.vbus),
<span style="margin-left:8px;"></span>1514                              .USB_RTRIM                  ( 1'b1), 
<span style="margin-left:8px;"></span>1515                              `elsif USB_VIP_DEVICE_AGENT
<span style="margin-left:8px;"></span>1516                              .USB_DP                     (config_ss_env_intf.dev_usb_if.usb_20_serial_if.dp),
<span style="margin-left:8px;"></span>1517                              .USB_DN                     (config_ss_env_intf.dev_usb_if.usb_20_serial_if.dm),
<span style="margin-left:8px;"></span>1518                              .USB_ID                     (1'b0),
<span style="margin-left:8px;"></span>1519                              .USB_VBUS                   (`RTL_PATH_CONFIG_SS.usb_ctl_phy.utmidrvvbus),
<span style="margin-left:8px;"></span>1520                              .USB_RTRIM                  ( 1'b1), 
<span style="margin-left:8px;"></span>1521                              `else
<span style="margin-left:8px;"></span>1522                              .USB_DP                     (),
<span style="margin-left:8px;"></span>1523                              .USB_DN                     (),
<span style="margin-left:8px;"></span>1524                              .USB_ID                     (),
<span style="margin-left:8px;"></span>1525                              .USB_VBUS                   (),
<span style="margin-left:8px;"></span>1526                              .USB_RTRIM                  (), 
<span style="margin-left:8px;"></span>1527                              `endif
<span style="margin-left:8px;"></span>1528                    //DDR IO
<span style="margin-left:8px;"></span>1529                    					.PAD_MEM_DQS_N_0 (ddr_model.mem_DQS_N[0]),
<span style="margin-left:8px;"></span>1530                    					.PAD_MEM_DQS_N_1 (ddr_model.mem_DQS_N[1]),
<span style="margin-left:8px;"></span>1531                    					.PAD_MEM_DQS_N_2 (ddr_model.mem_DQS_N[2]),
<span style="margin-left:8px;"></span>1532                    					.PAD_MEM_DQS_N_3 (ddr_model.mem_DQS_N[3]),
<span style="margin-left:8px;"></span>1533                    					.PAD_MEM_DQS_0 (ddr_model.mem_DQS[0]),
<span style="margin-left:8px;"></span>1534                    					.PAD_MEM_DQS_1 (ddr_model.mem_DQS[1]),
<span style="margin-left:8px;"></span>1535                    					.PAD_MEM_DQS_2 (ddr_model.mem_DQS[2]),
<span style="margin-left:8px;"></span>1536                    					.PAD_MEM_DQS_3 (ddr_model.mem_DQS[3]),
<span style="margin-left:8px;"></span>1537                    					.PAD_MEM_DQ_0 (ddr_model.mem_DQ[0]),
<span style="margin-left:8px;"></span>1538                    					.PAD_MEM_DQ_1 (ddr_model.mem_DQ[1]),
<span style="margin-left:8px;"></span>1539                    					.PAD_MEM_DQ_2 (ddr_model.mem_DQ[2]),
<span style="margin-left:8px;"></span>1540                    					.PAD_MEM_DQ_3 (ddr_model.mem_DQ[3]),
<span style="margin-left:8px;"></span>1541                    					.PAD_MEM_DQ_4 (ddr_model.mem_DQ[4]),
<span style="margin-left:8px;"></span>1542                    					.PAD_MEM_DQ_5 (ddr_model.mem_DQ[5]),
<span style="margin-left:8px;"></span>1543                    					.PAD_MEM_DQ_6 (ddr_model.mem_DQ[6]),
<span style="margin-left:8px;"></span>1544                    					.PAD_MEM_DQ_7 (ddr_model.mem_DQ[7]),
<span style="margin-left:8px;"></span>1545                    					.PAD_MEM_DQ_8 (ddr_model.mem_DQ[8]),
<span style="margin-left:8px;"></span>1546                    					.PAD_MEM_DQ_9 (ddr_model.mem_DQ[9]),
<span style="margin-left:8px;"></span>1547                    					.PAD_MEM_DQ_10 (ddr_model.mem_DQ[10]),
<span style="margin-left:8px;"></span>1548                    					.PAD_MEM_DQ_11 (ddr_model.mem_DQ[11]),
<span style="margin-left:8px;"></span>1549                    					.PAD_MEM_DQ_12 (ddr_model.mem_DQ[12]),
<span style="margin-left:8px;"></span>1550                    					.PAD_MEM_DQ_13 (ddr_model.mem_DQ[13]),
<span style="margin-left:8px;"></span>1551                    					.PAD_MEM_DQ_14 (ddr_model.mem_DQ[14]),
<span style="margin-left:8px;"></span>1552                    					.PAD_MEM_DQ_15 (ddr_model.mem_DQ[15]),
<span style="margin-left:8px;"></span>1553                    					.PAD_MEM_DQ_16 (ddr_model.mem_DQ[16]),
<span style="margin-left:8px;"></span>1554                    					.PAD_MEM_DQ_17 (ddr_model.mem_DQ[17]),
<span style="margin-left:8px;"></span>1555                    					.PAD_MEM_DQ_18 (ddr_model.mem_DQ[18]),
<span style="margin-left:8px;"></span>1556                    					.PAD_MEM_DQ_19 (ddr_model.mem_DQ[19]),
<span style="margin-left:8px;"></span>1557                    					.PAD_MEM_DQ_20 (ddr_model.mem_DQ[20]),
<span style="margin-left:8px;"></span>1558                    					.PAD_MEM_DQ_21 (ddr_model.mem_DQ[21]),
<span style="margin-left:8px;"></span>1559                    					.PAD_MEM_DQ_22 (ddr_model.mem_DQ[22]),
<span style="margin-left:8px;"></span>1560                    					.PAD_MEM_DQ_23 (ddr_model.mem_DQ[23]),
<span style="margin-left:8px;"></span>1561                    					.PAD_MEM_DQ_24 (ddr_model.mem_DQ[24]),
<span style="margin-left:8px;"></span>1562                    					.PAD_MEM_DQ_25 (ddr_model.mem_DQ[25]),
<span style="margin-left:8px;"></span>1563                    					.PAD_MEM_DQ_26 (ddr_model.mem_DQ[26]),
<span style="margin-left:8px;"></span>1564                    					.PAD_MEM_DQ_27 (ddr_model.mem_DQ[27]),
<span style="margin-left:8px;"></span>1565                    					.PAD_MEM_DQ_28 (ddr_model.mem_DQ[28]),
<span style="margin-left:8px;"></span>1566                    					.PAD_MEM_DQ_29 (ddr_model.mem_DQ[29]),
<span style="margin-left:8px;"></span>1567                    					.PAD_MEM_DQ_30 (ddr_model.mem_DQ[30]),
<span style="margin-left:8px;"></span>1568                    					.PAD_MEM_DQ_31 (ddr_model.mem_DQ[31]),
<span style="margin-left:8px;"></span>1569                    					.PAD_MEM_DM_0  (ddr_model.mem_DM [0]),
<span style="margin-left:8px;"></span>1570                    					.PAD_MEM_DM_1  (ddr_model.mem_DM [1]),
<span style="margin-left:8px;"></span>1571                    					.PAD_MEM_DM_2  (ddr_model.mem_DM [2]),
<span style="margin-left:8px;"></span>1572                    					.PAD_MEM_DM_3  (ddr_model.mem_DM [3]),
<span style="margin-left:8px;"></span>1573                    					.PAD_MEM_CLK_0 (ddr_model.mem_CLK[0]),
<span style="margin-left:8px;"></span>1574                    					.PAD_MEM_CLK_1 (ddr_model.mem_CLK[1]),
<span style="margin-left:8px;"></span>1575                    					.PAD_MEM_CLK_N_0 (ddr_model.mem_CLK_N[0]),
<span style="margin-left:8px;"></span>1576                    					.PAD_MEM_CLK_N_1 (ddr_model.mem_CLK_N[1]),
<span style="margin-left:8px;"></span>1577                    					.PAD_MEM_CTL_0 (ddr_model.mem_CTL[0]),
<span style="margin-left:8px;"></span>1578                    					.PAD_MEM_CTL_1 (ddr_model.mem_CTL[1]),
<span style="margin-left:8px;"></span>1579                    					.PAD_MEM_CTL_2 (ddr_model.mem_CTL[2]),
<span style="margin-left:8px;"></span>1580                    					.PAD_MEM_CTL_3 (ddr_model.mem_CTL[3]),
<span style="margin-left:8px;"></span>1581                    					.PAD_MEM_CTL_4 (ddr_model.mem_CTL[4]),
<span style="margin-left:8px;"></span>1582                    					.PAD_MEM_CTL_5 (ddr_model.mem_CTL[5]),
<span style="margin-left:8px;"></span>1583                    					.PAD_MEM_CTL_6 (ddr_model.mem_CTL[6]),
<span style="margin-left:8px;"></span>1584                    					.PAD_MEM_CTL_7 (ddr_model.mem_CTL[7]),
<span style="margin-left:8px;"></span>1585                    					.PAD_MEM_CTL_8 (ddr_model.mem_CTL[8]),
<span style="margin-left:8px;"></span>1586                    					.PAD_MEM_CTL_9 (ddr_model.mem_CTL[9]),
<span style="margin-left:8px;"></span>1587                    					.PAD_MEM_CTL_10 (ddr_model.mem_CTL[10]),
<span style="margin-left:8px;"></span>1588                    					.PAD_MEM_CTL_11 (ddr_model.mem_CTL[11]),
<span style="margin-left:8px;"></span>1589                    					.PAD_MEM_CTL_12 (ddr_model.mem_CTL[12]),
<span style="margin-left:8px;"></span>1590                    					.PAD_MEM_CTL_13 (ddr_model.mem_CTL[13]),
<span style="margin-left:8px;"></span>1591                    					.PAD_MEM_CTL_14 (ddr_model.mem_CTL[14]),
<span style="margin-left:8px;"></span>1592                    					.PAD_MEM_CTL_15 (ddr_model.mem_CTL[15]),
<span style="margin-left:8px;"></span>1593                    					.PAD_MEM_CTL_16 (ddr_model.mem_CTL[16]),
<span style="margin-left:8px;"></span>1594                    					.PAD_MEM_CTL_17 (ddr_model.mem_CTL[17]),
<span style="margin-left:8px;"></span>1595                    					.PAD_MEM_CTL_18 (ddr_model.mem_CTL[18]),
<span style="margin-left:8px;"></span>1596                    					.PAD_MEM_CTL_19 (ddr_model.mem_CTL[19]),
<span style="margin-left:8px;"></span>1597                    					.PAD_MEM_CTL_20 (ddr_model.mem_CTL[20]),
<span style="margin-left:8px;"></span>1598                    					.PAD_MEM_CTL_21 (ddr_model.mem_CTL[21]),
<span style="margin-left:8px;"></span>1599                    					.PAD_MEM_CTL_22 (ddr_model.mem_CTL[22]),
<span style="margin-left:8px;"></span>1600                    					.PAD_MEM_CTL_23 (ddr_model.mem_CTL[23]),
<span style="margin-left:8px;"></span>1601                    					.PAD_MEM_CTL_24 (ddr_model.mem_CTL[24]),
<span style="margin-left:8px;"></span>1602                    					.PAD_MEM_CTL_25 (ddr_model.mem_CTL[25]),
<span style="margin-left:8px;"></span>1603                    					.PAD_MEM_CTL_26 (ddr_model.mem_CTL[26]),
<span style="margin-left:8px;"></span>1604                    					.PAD_MEM_CTL_27 (ddr_model.mem_CTL[27]),
<span style="margin-left:8px;"></span>1605                    					.PAD_MEM_CTL_28 (ddr_model.mem_CTL[28]),
<span style="margin-left:8px;"></span>1606                    					.PAD_MEM_CTL_29 (ddr_model.mem_CTL[29])
<span style="margin-left:8px;"></span>1607                    	);
<span style="margin-left:8px;"></span>1608                    
<span style="margin-left:8px;"></span>1609                    initial begin
<span style="margin-left:8px;"></span>1610                    `ifdef FPGA_BFMs_INCLUDE
<span style="margin-left:8px;"></span>1611                        // input FPGA clocks
<span style="margin-left:8px;"></span>1612       1/1              force `RTL_PATH_SOC_SS.clk_fpga_fabric_m0 = fpga_clk0;
<span style="margin-left:8px;"></span>1613                         //if(!uvm_hdl_force (&quot;`RTL_PATH_SOC_SS.clk_fpga_fabric_m0&quot;,fpga_clk0))
<span style="margin-left:8px;"></span>1614                         //   `uvm_fatal(&quot;CM_BUSY_SEQ&quot;,&quot;uvm_hdl_force failure of signalname&quot;);
<span style="margin-left:8px;"></span>1615       1/1              force `RTL_PATH_SOC_SS.clk_fpga_fabric_m1 = fpga_clk1;
<span style="margin-left:8px;"></span>1616                    `else
<span style="margin-left:8px;"></span>1617                          // input FPGA clocks
<span style="margin-left:8px;"></span>1618                        force `RTL_PATH_SOC_SS.clk_fpga_fabric_m0 = config_ss_env_intf.clk_fpga0_intf.clock;
<span style="margin-left:8px;"></span>1619                        force `RTL_PATH_SOC_SS.clk_fpga_fabric_m1 = config_ss_env_intf.clk_fpga1_intf.clock;
<span style="margin-left:8px;"></span>1620                    `endif
<span style="margin-left:8px;"></span>1621       1/1              force `RTL_PATH_SOC_SS.clk_fpga_fabric_s0 = config_ss_env_intf.clk_fpga_s_intf.clock;
<span style="margin-left:8px;"></span>1622                           // .clk_fpga_fabric_fcb_pcb(fpga_clk0),
<span style="margin-left:8px;"></span>1623       1/1              force `RTL_PATH_SOC_SS.clk_fpga_fabric_irq = fpga_clk0;
<span style="margin-left:8px;"></span>1624       1/1              force `RTL_PATH_SOC_SS.clk_fpga_fabric_dma = fpga_clk0;
<span style="margin-left:8px;"></span>1625                        //force `RTL_PATH_SOC_SS.rst_n_fpga_fabric_m0 = config_ss_env_intf.rs_pll_intf.rst_por;
<span style="margin-left:8px;"></span>1626                        //force `RTL_PATH_SOC_SS.rst_n_fpga_fabric_m1 = config_ss_env_intf.rs_pll_intf.rst_por;
<span style="margin-left:8px;"></span>1627                        //force `RTL_PATH_SOC_SS.rst_n_fpga_fabric_s0 = config_ss_env_intf.rs_pll_intf.rst_por;
<span style="margin-left:8px;"></span>1628                            // .rst_n_fpga_fabric_fcb_pcb(config_ss_env_intf.rs_pll_intf.rst_por),
<span style="margin-left:8px;"></span>1629       1/1              force `RTL_PATH_SOC_SS.rst_n_fpga_fabric_irq = config_ss_env_intf.rs_pll_intf.rst_por;
<span style="margin-left:8px;"></span>1630       1/1              force `RTL_PATH_SOC_SS.rst_n_fpga_fabric_dma = config_ss_env_intf.rs_pll_intf.rst_por;
<span style="margin-left:8px;"></span>1631                          // I2C interface signals
<span style="margin-left:8px;"></span>1632                          
<span style="margin-left:8px;"></span>1633                          //force `RTL_PATH_SOC_SS.pit_pause = gpt_if.gpt_pause;
<span style="margin-left:8px;"></span>1634                         
<span style="margin-left:8px;"></span>1635                          // USB interface signals
<span style="margin-left:8px;"></span>1636                          `ifdef USB_VIP_INCLUDE
<span style="margin-left:8px;"></span>1637                             //force `RTL_PATH_SOC_SS.soc_config_ss.usb_vbus = config_ss_env_intf.host_usb_if.usb_20_serial_if.vbus;
<span style="margin-left:8px;"></span>1638                             //force `RTL_PATH_SOC_SS.usb_rtrim  = 1'b1; 
<span style="margin-left:8px;"></span>1639                          `endif
<span style="margin-left:8px;"></span>1640                          
<span style="margin-left:8px;"></span>1641                            // configuration interface signals
<span style="margin-left:8px;"></span>1642                           //FCB
<span style="margin-left:8px;"></span>1643                       //    force `RTL_PATH_SOC_SS.fcb_clk_i = '{default : 'h0};
<span style="margin-left:8px;"></span>1644       1/1                force `RTL_PATH_SOC_SS.fcb_data_i = fcb_config_if.data_i/*'{default : 'h0}*/;
<span style="margin-left:8px;"></span>1645                       //    force `RTL_PATH_SOC_SS.icb_clk_i = '{default : 'h0};
<span style="margin-left:8px;"></span>1646       1/1                 force `RTL_PATH_SOC_SS.icb_data_i = 1'b0;
<span style="margin-left:8px;"></span>1647                           //PCB
<span style="margin-left:8px;"></span>1648                       //    force `RTL_PATH_SOC_SS.pl_data_i =  pcb_if.pl_data_i;
<span style="margin-left:8px;"></span>1649                          // ccb
<span style="margin-left:8px;"></span>1650                       //    force `RTL_PATH_SOC_SS.ccb_pll0_lock  = 'h0;
<span style="margin-left:8px;"></span>1651                       //    force `RTL_PATH_SOC_SS.ccb_pll0_dskewcallock = 'h0;
<span style="margin-left:8px;"></span>1652                       //    force `RTL_PATH_SOC_SS.ccb_pll0_dskewcalout = 'h0;
<span style="margin-left:8px;"></span>1653                       //    force `RTL_PATH_SOC_SS.ccb_pll1_lock = 'h0;
<span style="margin-left:8px;"></span>1654                       //    force `RTL_PATH_SOC_SS.ccb_pll1_dskewcallock =    'h0;
<span style="margin-left:8px;"></span>1655                       //    force `RTL_PATH_SOC_SS.ccb_pll1_dskewcalout =     'h0;
<span style="margin-left:8px;"></span>1656                       //    force `RTL_PATH_SOC_SS.ccb_pll2_lock         =    'h0;
<span style="margin-left:8px;"></span>1657                       //    force `RTL_PATH_SOC_SS.ccb_pll2_dskewcallock =    'h0;
<span style="margin-left:8px;"></span>1658                       //    force `RTL_PATH_SOC_SS.ccb_pll2_dskewcalout  =    'h0;
<span style="margin-left:8px;"></span>1659                       //    force `RTL_PATH_SOC_SS.ccb_pll3_lock         =    'h0;
<span style="margin-left:8px;"></span>1660                       //    force `RTL_PATH_SOC_SS.ccb_pll3_dskewcallock =    'h0;
<span style="margin-left:8px;"></span>1661                       //    force `RTL_PATH_SOC_SS.ccb_pll3_dskewcalout  =    'h0;
<span style="margin-left:8px;"></span>1662                        
<span style="margin-left:8px;"></span>1663                    
<span style="margin-left:8px;"></span>1664                        // FPGA signals
<span style="margin-left:8px;"></span>1665                        //interrupts
<span style="margin-left:8px;"></span>1666                        //force `RTL_PATH_SOC_SS.fpga_irq_src = '0;
<span style="margin-left:8px;"></span>1667                        //force `RTL_PATH_SOC_SS.fpga_irq_set = '0;
<span style="margin-left:8px;"></span>1668                        // DMA request/acknowledge pairs for FPGA hardware handshake
<span style="margin-left:8px;"></span>1669       1/1              force `RTL_PATH_SOC_SS.dma_req_fpga = dma_req_fpga;
<span style="margin-left:8px;"></span>1670       1/1              force dma_ack_fpga = `RTL_PATH_SOC_SS.dma_ack_fpga;
<span style="margin-left:8px;"></span>1671                     end
<span style="margin-left:8px;"></span>1672                    
<span style="margin-left:8px;"></span>1673                        //assign pcb_if.pl_data_o = `RTL_PATH_SOC_SS.pl_data_o;
<span style="margin-left:8px;"></span>1674                        //assign pcb_if.pl_addr_o = `RTL_PATH_SOC_SS.pl_addr_o;
<span style="margin-left:8px;"></span>1675                        //assign pcb_if.pl_ena_o  = `RTL_PATH_SOC_SS.pl_ena_o;   
<span style="margin-left:8px;"></span>1676                        //assign pcb_if.pl_clk_o  = `RTL_PATH_SOC_SS.pl_clk_o;    
<span style="margin-left:8px;"></span>1677                        //assign pcb_if.pl_ren_o  = `RTL_PATH_SOC_SS.pl_ren_o;   
<span style="margin-left:8px;"></span>1678                        //assign pcb_if.pl_wen_o  = `RTL_PATH_SOC_SS.pl_wen_o;
<span style="margin-left:8px;"></span>1679                    
<span style="margin-left:8px;"></span>1680                        `ifdef FPGA_BFMs_INCLUDE
<span style="margin-left:8px;"></span>1681                         // FPGA AHB Slave   
<span style="margin-left:8px;"></span>1682                        assign fpga_ahb_s0_haddr     = `RTL_PATH_SOC_SS.fpga_ahb_s0_haddr;
<span style="margin-left:8px;"></span>1683                        assign fpga_ahb_s0_hburst    = `RTL_PATH_SOC_SS.fpga_ahb_s0_hburst;
<span style="margin-left:8px;"></span>1684                        assign fpga_ahb_s0_hmastlock = `RTL_PATH_SOC_SS.fpga_ahb_s0_hmastlock;
<span style="margin-left:8px;"></span>1685                        assign fpga_ahb_s0_hprot     = `RTL_PATH_SOC_SS.fpga_ahb_s0_hprot;
<span style="margin-left:8px;"></span>1686       1/1              initial force  `RTL_PATH_SOC_SS.fpga_ahb_s0_hrdata     =    fpga_ahb_s0_hrdata;
<span style="margin-left:8px;"></span>1687       1/1              initial force  `RTL_PATH_SOC_SS.fpga_ahb_s0_hready     =    fpga_ahb_s0_hready;
<span style="margin-left:8px;"></span>1688       1/1              initial force  `RTL_PATH_SOC_SS.fpga_ahb_s0_hresp      =    fpga_ahb_s0_hresp;
<span style="margin-left:8px;"></span>1689                        assign fpga_ahb_s0_hsel      = `RTL_PATH_SOC_SS.fpga_ahb_s0_hsel  ;
<span style="margin-left:8px;"></span>1690                        assign fpga_ahb_s0_hsize     = `RTL_PATH_SOC_SS.fpga_ahb_s0_hsize ;
<span style="margin-left:8px;"></span>1691                        assign fpga_ahb_s0_htrans    = `RTL_PATH_SOC_SS.fpga_ahb_s0_htrans;
<span style="margin-left:8px;"></span>1692                        assign fpga_ahb_s0_hwbe      = `RTL_PATH_SOC_SS.fpga_ahb_s0_hwbe  ;
<span style="margin-left:8px;"></span>1693                        assign fpga_ahb_s0_hwdata    = `RTL_PATH_SOC_SS.fpga_ahb_s0_hwdata;
<span style="margin-left:8px;"></span>1694                        assign fpga_ahb_s0_hwrite    = `RTL_PATH_SOC_SS.fpga_ahb_s0_hwrite;
<span style="margin-left:8px;"></span>1695                    
<span style="margin-left:8px;"></span>1696                        // FPGA AXI Master 0  //TODO: AY need to check if 'assign' works here or we use force
<span style="margin-left:8px;"></span>1697                        initial begin
<span style="margin-left:8px;"></span>1698       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_ar_addr    =    fpga_axi0_if.araddr;
<span style="margin-left:8px;"></span>1699       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_ar_burst   =    fpga_axi0_if.arburst;
<span style="margin-left:8px;"></span>1700       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_ar_cache   =    fpga_axi0_if.arcache;
<span style="margin-left:8px;"></span>1701       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_ar_id      =    fpga_axi0_if.arid;
<span style="margin-left:8px;"></span>1702       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_ar_len     =    fpga_axi0_if.arlen;
<span style="margin-left:8px;"></span>1703       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_ar_lock    =    fpga_axi0_if.arlock ;
<span style="margin-left:8px;"></span>1704       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_ar_prot     =   fpga_axi0_if.arprot ;
<span style="margin-left:8px;"></span>1705                        end
<span style="margin-left:8px;"></span>1706                        assign  fpga_axi0_if.arready = `RTL_PATH_SOC_SS.fpga_axi_m0_ar_ready ;
<span style="margin-left:8px;"></span>1707                        initial begin
<span style="margin-left:8px;"></span>1708       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_ar_size     =   fpga_axi0_if.arsize ;
<span style="margin-left:8px;"></span>1709       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_ar_valid    =   fpga_axi0_if.arvalid;
<span style="margin-left:8px;"></span>1710       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_aw_addr     =   fpga_axi0_if.awaddr ;
<span style="margin-left:8px;"></span>1711       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_aw_burst    =   fpga_axi0_if.awburst;
<span style="margin-left:8px;"></span>1712       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_aw_cache    =   fpga_axi0_if.awcache;
<span style="margin-left:8px;"></span>1713       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_aw_id       =   fpga_axi0_if.awid   ;
<span style="margin-left:8px;"></span>1714       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_aw_len      =   fpga_axi0_if.awlen  ;
<span style="margin-left:8px;"></span>1715       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_aw_lock     =   fpga_axi0_if.awlock ;
<span style="margin-left:8px;"></span>1716       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_aw_prot     =   fpga_axi0_if.awprot ;
<span style="margin-left:8px;"></span>1717                        end
<span style="margin-left:8px;"></span>1718                        assign fpga_axi0_if.awready = `RTL_PATH_SOC_SS.fpga_axi_m0_aw_ready ;
<span style="margin-left:8px;"></span>1719                        initial begin
<span style="margin-left:8px;"></span>1720       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_aw_size     =   fpga_axi0_if.awsize ;
<span style="margin-left:8px;"></span>1721       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_aw_valid    =   fpga_axi0_if.awvalid ;
<span style="margin-left:8px;"></span>1722                        end
<span style="margin-left:8px;"></span>1723                        assign fpga_axi0_if.bid = `RTL_PATH_SOC_SS.fpga_axi_m0_b_id;
<span style="margin-left:8px;"></span>1724       1/1              initial force `RTL_PATH_SOC_SS.fpga_axi_m0_b_ready     =   fpga_axi0_if.bready  ;
<span style="margin-left:8px;"></span>1725                        assign fpga_axi0_if.bresp   = `RTL_PATH_SOC_SS.fpga_axi_m0_b_resp       ;
<span style="margin-left:8px;"></span>1726                        assign fpga_axi0_if.bvalid  = `RTL_PATH_SOC_SS.fpga_axi_m0_b_valid      ;
<span style="margin-left:8px;"></span>1727                        assign fpga_axi0_if.rdata   = `RTL_PATH_SOC_SS.fpga_axi_m0_r_data       ;
<span style="margin-left:8px;"></span>1728                        assign fpga_axi0_if.rid     = `RTL_PATH_SOC_SS.fpga_axi_m0_r_id         ;
<span style="margin-left:8px;"></span>1729                        assign fpga_axi0_if.rlast   = `RTL_PATH_SOC_SS.fpga_axi_m0_r_last       ;
<span style="margin-left:8px;"></span>1730       1/1              initial force `RTL_PATH_SOC_SS.fpga_axi_m0_r_ready     =    fpga_axi0_if.rready ;
<span style="margin-left:8px;"></span>1731                        assign fpga_axi0_if.rresp   = `RTL_PATH_SOC_SS.fpga_axi_m0_r_resp       ;
<span style="margin-left:8px;"></span>1732                        assign fpga_axi0_if.rvalid  = `RTL_PATH_SOC_SS.fpga_axi_m0_r_valid      ;
<span style="margin-left:8px;"></span>1733                        initial begin
<span style="margin-left:8px;"></span>1734       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_w_data      =    fpga_axi0_if.wdata   ;
<span style="margin-left:8px;"></span>1735       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_w_last      =    fpga_axi0_if.wlast   ;
<span style="margin-left:8px;"></span>1736                        end
<span style="margin-left:8px;"></span>1737                        assign fpga_axi0_if.wready = `RTL_PATH_SOC_SS.fpga_axi_m0_w_ready        ;
<span style="margin-left:8px;"></span>1738                        initial begin
<span style="margin-left:8px;"></span>1739       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_w_strb      =    fpga_axi0_if.wstrb   ;
<span style="margin-left:8px;"></span>1740       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m0_w_valid     =    fpga_axi0_if.wvalid  ;
<span style="margin-left:8px;"></span>1741                        end
<span style="margin-left:8px;"></span>1742                        // FPGA AXI Master 1
<span style="margin-left:8px;"></span>1743                        initial begin
<span style="margin-left:8px;"></span>1744       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_ar_addr     =    fpga_axi1_if.araddr  ;
<span style="margin-left:8px;"></span>1745       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_ar_burst    =    fpga_axi1_if.arburst ;
<span style="margin-left:8px;"></span>1746       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_ar_cache    =    fpga_axi1_if.arcache ;
<span style="margin-left:8px;"></span>1747       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_ar_id       =    fpga_axi1_if.arid    ;
<span style="margin-left:8px;"></span>1748       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_ar_len      =    fpga_axi1_if.arlen   ;
<span style="margin-left:8px;"></span>1749       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_ar_lock     =    fpga_axi1_if.arlock  ;
<span style="margin-left:8px;"></span>1750       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_ar_prot     =    fpga_axi1_if.arprot  ;
<span style="margin-left:8px;"></span>1751                        end
<span style="margin-left:8px;"></span>1752                        assign fpga_axi1_if.arready = `RTL_PATH_SOC_SS.fpga_axi_m1_ar_ready   ;
<span style="margin-left:8px;"></span>1753                        initial begin 
<span style="margin-left:8px;"></span>1754       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_ar_size     =    fpga_axi1_if.arsize  ;
<span style="margin-left:8px;"></span>1755       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_ar_valid    =    fpga_axi1_if.arvalid ;
<span style="margin-left:8px;"></span>1756       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_aw_addr     =    fpga_axi1_if.awaddr  ;
<span style="margin-left:8px;"></span>1757       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_aw_burst    =    fpga_axi1_if.awburst ;
<span style="margin-left:8px;"></span>1758       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_aw_cache    =    fpga_axi1_if.awcache ;
<span style="margin-left:8px;"></span>1759       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_aw_id       =    fpga_axi1_if.awid    ;
<span style="margin-left:8px;"></span>1760       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_aw_len      =    fpga_axi1_if.awlen   ;
<span style="margin-left:8px;"></span>1761       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_aw_lock     =    fpga_axi1_if.awlock  ;
<span style="margin-left:8px;"></span>1762       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_aw_prot     =    fpga_axi1_if.awprot  ;
<span style="margin-left:8px;"></span>1763                        end
<span style="margin-left:8px;"></span>1764                        assign  fpga_axi1_if.awready = `RTL_PATH_SOC_SS.fpga_axi_m1_aw_ready  ;
<span style="margin-left:8px;"></span>1765                        initial begin
<span style="margin-left:8px;"></span>1766       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_aw_size     =    fpga_axi1_if.awsize  ;
<span style="margin-left:8px;"></span>1767       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_aw_valid    =    fpga_axi1_if.awvalid ;
<span style="margin-left:8px;"></span>1768                        end
<span style="margin-left:8px;"></span>1769                        assign fpga_axi1_if.bid  = `RTL_PATH_SOC_SS.fpga_axi_m1_b_id             ;
<span style="margin-left:8px;"></span>1770       1/1              initial force `RTL_PATH_SOC_SS.fpga_axi_m1_b_ready     =    fpga_axi1_if.bready  ;
<span style="margin-left:8px;"></span>1771                        assign fpga_axi1_if.bresp   =  `RTL_PATH_SOC_SS.fpga_axi_m1_b_resp       ;
<span style="margin-left:8px;"></span>1772                        assign fpga_axi1_if.bvalid  =  `RTL_PATH_SOC_SS.fpga_axi_m1_b_valid      ;
<span style="margin-left:8px;"></span>1773                        assign fpga_axi1_if.rdata   =  `RTL_PATH_SOC_SS.fpga_axi_m1_r_data       ;
<span style="margin-left:8px;"></span>1774                        assign fpga_axi1_if.rid     =  `RTL_PATH_SOC_SS.fpga_axi_m1_r_id         ;
<span style="margin-left:8px;"></span>1775                        assign fpga_axi1_if.rlast   =  `RTL_PATH_SOC_SS.fpga_axi_m1_r_last       ;
<span style="margin-left:8px;"></span>1776       1/1              initial force `RTL_PATH_SOC_SS.fpga_axi_m1_r_ready     =    fpga_axi1_if.rready  ;
<span style="margin-left:8px;"></span>1777                        assign  fpga_axi1_if.rresp   =  `RTL_PATH_SOC_SS.fpga_axi_m1_r_resp      ;
<span style="margin-left:8px;"></span>1778                        assign  fpga_axi1_if.rvalid  =  `RTL_PATH_SOC_SS.fpga_axi_m1_r_valid     ;
<span style="margin-left:8px;"></span>1779                        initial begin
<span style="margin-left:8px;"></span>1780       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_w_data      =    fpga_axi1_if.wdata   ;
<span style="margin-left:8px;"></span>1781       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_w_last      =    fpga_axi1_if.wlast   ;
<span style="margin-left:8px;"></span>1782                        end
<span style="margin-left:8px;"></span>1783                        assign  fpga_axi1_if.wready = `RTL_PATH_SOC_SS.fpga_axi_m1_w_ready       ;
<span style="margin-left:8px;"></span>1784                        initial begin
<span style="margin-left:8px;"></span>1785       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_w_strb      =    fpga_axi1_if.wstrb   ;
<span style="margin-left:8px;"></span>1786       1/1                force `RTL_PATH_SOC_SS.fpga_axi_m1_w_valid     =    fpga_axi1_if.wvalid  ;
<span style="margin-left:8px;"></span>1787                        end
<span style="margin-left:8px;"></span>1788                    `endif
<span style="margin-left:8px;"></span>1789                    
<span style="margin-left:8px;"></span>1790                    
<span style="margin-left:8px;"></span>1791                    //---------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1792                    // PL outputs
<span style="margin-left:8px;"></span>1793                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1794                      logic PL_INIT_o, PL_ENA_o, PL_REN_o, PL_CLK_o;
<span style="margin-left:8px;"></span>1795                      logic [1:0]  PL_WEN_o;
<span style="margin-left:8px;"></span>1796                      logic [31:0] PL_ADDR_o;
<span style="margin-left:8px;"></span>1797                    
<span style="margin-left:8px;"></span>1798                      bit pad_io_mux_ctrl = 1'b1;
<span style="margin-left:8px;"></span>1799                      // PADs Configuration and Integration As per TMSC-GPIO Model
<span style="margin-left:8px;"></span>1800                      assign HE 	= `he_PadStatus;
<span style="margin-left:8px;"></span>1801                      assign ST1 	= `st0_PadStatus;
<span style="margin-left:8px;"></span>1802                      assign ST0 	= `st0_PadStatus;
<span style="margin-left:8px;"></span>1803                      assign SL 	= `sl_PadStatus;
<span style="margin-left:8px;"></span>1804                      assign IE   = `ie_PadStatus;
<span style="margin-left:8px;"></span>1805                    
<span style="margin-left:8px;"></span>1806                      // GPIO Model Instantiation as per 32 - GPIO PADs Registers
<span style="margin-left:8px;"></span>1807                      reg [39:0] pads;
<span style="margin-left:8px;"></span>1808                      reg [31:0] ext_pads;
<span style="margin-left:8px;"></span>1809                      reg uart0_sin, uart1_sin;
<span style="margin-left:8px;"></span>1810                    
<span style="margin-left:8px;"></span>1811                      `ifdef PAD_VIP_INCLUDE
<span style="margin-left:8px;"></span>1812                        `ifdef SPI_VIP_INCLUDE
<span style="margin-left:8px;"></span>1813                        assign spi_flash_model_inst.CS   = PAD[12];
<span style="margin-left:8px;"></span>1814                        assign spi_flash_model_inst.SI   = PAD[6];
<span style="margin-left:8px;"></span>1815                        assign spi_flash_model_inst.SO   = PAD[7];
<span style="margin-left:8px;"></span>1816                        assign spi_flash_model_inst.WP   = PAD[8];
<span style="margin-left:8px;"></span>1817                        assign spi_flash_model_inst.SIO3 = PAD[9];
<span style="margin-left:8px;"></span>1818                    
<span style="margin-left:8px;"></span>1819                        `endif
<span style="margin-left:8px;"></span>1820                          
<span style="margin-left:8px;"></span>1821                      always @ (*) begin
<span style="margin-left:8px;"></span>1822                        if (pad_io_mux_ctrl == 1) begin
<span style="margin-left:8px;"></span>1823                          `ifdef PAD_VIP_INCLUDE
<span style="margin-left:8px;"></span>1824                            `ifdef UART_VIP_INCLUDE
<span style="margin-left:8px;"></span>1825                    //          pads[0] = uart0_if.sout;
<span style="margin-left:8px;"></span>1826                              uart0_sin = PAD[1];
<span style="margin-left:8px;"></span>1827                    //          pads[2] = uart1_if.sout;
<span style="margin-left:8px;"></span>1828                              uart1_sin = PAD[3];
<span style="margin-left:8px;"></span>1829                            `endif
<span style="margin-left:8px;"></span>1830                            `ifdef I2C_VIP_INCLUDE
<span style="margin-left:8px;"></span>1831                              pads[11] = i2c_if.sda;
<span style="margin-left:8px;"></span>1832                              i2c_if.sda = PAD[11];
<span style="margin-left:8px;"></span>1833                            `endif
<span style="margin-left:8px;"></span>1834                            `ifdef SPI_VIP_INCLUDE
<span style="margin-left:8px;"></span>1835                              pads[4] = spi_flash_model_inst.CS;
<span style="margin-left:8px;"></span>1836                              pads[6] = spi_flash_model_inst.SI;
<span style="margin-left:8px;"></span>1837                              pads[7] = spi_flash_model_inst.SO;
<span style="margin-left:8px;"></span>1838                              pads[8] = spi_flash_model_inst.WP;
<span style="margin-left:8px;"></span>1839                              pads[9] = spi_flash_model_inst.SIO3;
<span style="margin-left:8px;"></span>1840                            `endif
<span style="margin-left:8px;"></span>1841                          `endif
<span style="margin-left:8px;"></span>1842                        end
<span style="margin-left:8px;"></span>1843                        else begin
<span style="margin-left:8px;"></span>1844                          for (int j = 0; j &lt; 32; j++) begin
<span style="margin-left:8px;"></span>1845                            pads[j] = gpio_vif.o_gpio_pads[j];
<span style="margin-left:8px;"></span>1846                            gpio_vif.i_gpio_pads[j] = PAD[j];
<span style="margin-left:8px;"></span>1847                          end
<span style="margin-left:8px;"></span>1848                          for (int j = 0; j &lt; 8; j++) begin
<span style="margin-left:8px;"></span>1849                            pads[32+j] = gpio_vif.o_gpio_pads[32+j];
<span style="margin-left:8px;"></span>1850                            gpio_vif.i_gpio_pads[32+j] = IO_MUX_PAD[j];
<span style="margin-left:8px;"></span>1851                          end
<span style="margin-left:8px;"></span>1852                          for (int j = 0; j &lt;= 31; j++) begin
<span style="margin-left:8px;"></span>1853                            ext_pads[j] = gpio_vif.o_ext_gpio_pads[j];
<span style="margin-left:8px;"></span>1854                            gpio_vif.i_ext_gpio_pads[j] = EXT_PAD[j];
<span style="margin-left:8px;"></span>1855                          end
<span style="margin-left:8px;"></span>1856                        end
<span style="margin-left:8px;"></span>1857                      end
<span style="margin-left:8px;"></span>1858                    
<span style="margin-left:8px;"></span>1859                        `ifdef UART_VIP_INCLUDE
<span style="margin-left:8px;"></span>1860                    //      assign uart0_if.sin = uart0_sin;
<span style="margin-left:8px;"></span>1861                    //      assign uart1_if.sin = uart1_sin;
<span style="margin-left:8px;"></span>1862                        `endif
<span style="margin-left:8px;"></span>1863                      `endif
<span style="margin-left:8px;"></span>1864                    
<span style="margin-left:8px;"></span>1865                      // for gpio pads GPIO_A_0 - GPIO_A_7
<span style="margin-left:8px;"></span>1866                      generate
<span style="margin-left:8px;"></span>1867                        for (genvar a=0; a&lt;8; a=a+1) begin
<span style="margin-left:8px;"></span>1868                          assign PAD[a] = ~`RTL_PATH_CONFIG_SS.pads_inst.pad_oen[a] ? 'z : pads[a];
<span style="margin-left:8px;"></span>1869                        end
<span style="margin-left:8px;"></span>1870                      endgenerate
<span style="margin-left:8px;"></span>1871                    
<span style="margin-left:8px;"></span>1872                      // for gpio pads GPIO_B_0 - GPIO_B_15
<span style="margin-left:8px;"></span>1873                      // IO-MUX functionality
<span style="margin-left:8px;"></span>1874                      assign PAD[32] = ~`RTL_PATH_CONFIG_SS.pads_inst.pad_oen[8]  ? 'z : pads[8];
<span style="margin-left:8px;"></span>1875                      assign PAD[33] = ~`RTL_PATH_CONFIG_SS.pads_inst.pad_oen[9]  ? 'z : pads[9];
<span style="margin-left:8px;"></span>1876                      assign PAD[34] = ~`RTL_PATH_CONFIG_SS.pads_inst.pad_oen[12] ? 'z : pads[12];
<span style="margin-left:8px;"></span>1877                      assign PAD[35] = ~`RTL_PATH_CONFIG_SS.pads_inst.pad_oen[14] ? 'z : pads[14];
<span style="margin-left:8px;"></span>1878                      assign PAD[36] = ~`RTL_PATH_CONFIG_SS.pads_inst.pad_oen[15] ? 'z : pads[15];
<span style="margin-left:8px;"></span>1879                      assign PAD[37] = ~`RTL_PATH_CONFIG_SS.pads_inst.pad_oen[16] ? 'z : pads[16];
<span style="margin-left:8px;"></span>1880                      assign PAD[38] = ~`RTL_PATH_CONFIG_SS.pads_inst.pad_oen[17] ? 'z : pads[17];
<span style="margin-left:8px;"></span>1881                      assign PAD[39] = ~`RTL_PATH_CONFIG_SS.pads_inst.pad_oen[19] ? 'z : pads[19];
<span style="margin-left:8px;"></span>1882                    
<span style="margin-left:8px;"></span>1883                      // default GPIO functionality
<span style="margin-left:8px;"></span>1884                      assign PAD[8]  = ~`RTL_PATH_CONFIG_SS.pads_inst.pad_oen[10] ? 'z : pads[10];
<span style="margin-left:8px;"></span>1885                      assign PAD[9]  = ~`RTL_PATH_CONFIG_SS.pads_inst.pad_oen[11] ? 'z : pads[11];
<span style="margin-left:8px;"></span>1886                      assign PAD[10] = ~`RTL_PATH_CONFIG_SS.pads_inst.pad_oen[13] ? 'z : pads[13];
<span style="margin-left:8px;"></span>1887                      assign PAD[11] = ~`RTL_PATH_CONFIG_SS.pads_inst.pad_oen[18] ? 'z : pads[18];
<span style="margin-left:8px;"></span>1888                      assign PAD[12] = ~`RTL_PATH_CONFIG_SS.pads_inst.pad_oen[20] ? 'z : pads[20];
<span style="margin-left:8px;"></span>1889                      assign PAD[13] = ~`RTL_PATH_CONFIG_SS.pads_inst.pad_oen[21] ? 'z : pads[21];
<span style="margin-left:8px;"></span>1890                      assign PAD[14] = ~`RTL_PATH_CONFIG_SS.pads_inst.pad_oen[22] ? 'z : pads[22];
<span style="margin-left:8px;"></span>1891                      assign PAD[15] = ~`RTL_PATH_CONFIG_SS.pads_inst.pad_oen[23] ? 'z : pads[23];
<span style="margin-left:8px;"></span>1892                    
<span style="margin-left:8px;"></span>1893                      // for gpio pads GPIO_C_0 - GPIO_C_15
<span style="margin-left:8px;"></span>1894                      generate
<span style="margin-left:8px;"></span>1895                        for (genvar c=16; c&lt;32; c=c+1) begin
<span style="margin-left:8px;"></span>1896                          assign PAD[c] = ~`RTL_PATH_CONFIG_SS.pads_inst.pad_oen[c+8] ? 'z : pads[c+8];
<span style="margin-left:8px;"></span>1897                        end
<span style="margin-left:8px;"></span>1898                      endgenerate
<span style="margin-left:8px;"></span>1899                    
<span style="margin-left:8px;"></span>1900                      // GPIO PAD pull en, pull dir, drive strength assignment
<span style="margin-left:8px;"></span>1901                      assign gpio_vif.gpio_pad_pull_en        = `RTL_PATH_CONFIG_SS.scu.pad_ctrl_u.pad_pull_en;
<span style="margin-left:8px;"></span>1902                      assign gpio_vif.gpio_pad_pull_dir       = `RTL_PATH_CONFIG_SS.scu.pad_ctrl_u.pad_pull_dir;
<span style="margin-left:8px;"></span>1903                      assign gpio_vif.gpio_pad_drive_str_ds0  = `RTL_PATH_CONFIG_SS.scu.pad_ctrl_u.pad_ds0;
<span style="margin-left:8px;"></span>1904                      assign gpio_vif.gpio_pad_drive_str_ds1  = `RTL_PATH_CONFIG_SS.scu.pad_ctrl_u.pad_ds1;
<span style="margin-left:8px;"></span>1905                    
<span style="margin-left:8px;"></span>1906                      // GPIO PAD pin assignment force for test bcpu_bfm_gpio_config_loopback_test
<span style="margin-left:8px;"></span>1907                      bit switch_loopback;
<span style="margin-left:8px;"></span>1908                      bit [15:0] temp_gpio_pad_data;
<span style="margin-left:8px;"></span>1909                    
<span style="margin-left:8px;"></span>1910                      initial begin
<span style="margin-left:8px;"></span>1911       <font color = "red">1/2     ==>      wait(switch_loopback);</font>
<span style="margin-left:8px;"></span>1912       <font color = "red">0/1     ==>      force `RTL_PATH_CONFIG_SS.gpio.gpio_out = PAD[15:0] &lt;&lt; 16;</font>
<span style="margin-left:8px;"></span>1913       <font color = "red">0/2     ==>      wait(!switch_loopback);</font>
<span style="margin-left:8px;"></span>1914       <font color = "red">0/1     ==>      release `RTL_PATH_CONFIG_SS.gpio.gpio_out;</font>
<span style="margin-left:8px;"></span>1915                      end
<span style="margin-left:8px;"></span>1916                    
<span style="margin-left:8px;"></span>1917                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1918                    // Providing paddr and pclk to pcb assertions
<span style="margin-left:8px;"></span>1919                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1920                      `ifdef BCPU_BFM_INCLUDE
<span style="margin-left:8px;"></span>1921                      logic [7:0] wait_states = 0;
<span style="margin-left:8px;"></span>1922                      assign pcb_if.paddr = svt_ahb_vif_inst.master_if[0].haddr;
<span style="margin-left:8px;"></span>1923                      assign pcb_if.pclk = `RTL_PATH_SOC_SS.soc_fpga_intf_u.config_controller_u.clk;
<span style="margin-left:8px;"></span>1924                      assign pcb_if.wait_states = wait_states;
<span style="margin-left:8px;"></span>1925                      always @(posedge pcb_if.pclk) begin
<span style="margin-left:8px;"></span>1926       1/1              if(`RTL_PATH_SOC_SS.soc_fpga_intf_u.config_controller_u.apb_en)begin
<span style="margin-left:8px;"></span>1927       1/1                if(!`RTL_PATH_SOC_SS.soc_fpga_intf_u.config_controller_u.apb_ready)
<span style="margin-left:8px;"></span>1928       1/1                  wait_states++;
                        MISSING_ELSE
<span style="margin-left:8px;"></span>1929                        end
                        MISSING_ELSE
<span style="margin-left:8px;"></span>1930       2/2              if(svt_ahb_vif_inst.master_if[0].hready) wait_states &lt;= 0;
                        MISSING_ELSE
<span style="margin-left:8px;"></span>1931                      end
<span style="margin-left:8px;"></span>1932                      `endif
<span style="margin-left:8px;"></span>1933                    
<span style="margin-left:8px;"></span>1934                    `ifdef BRAM_MODEL_INCLUDE
<span style="margin-left:8px;"></span>1935                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1936                    // Failing bist
<span style="margin-left:8px;"></span>1937                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1938                      bit 					fail_bist	=	0;
<span style="margin-left:8px;"></span>1939                      logic [35:0] 	pl_data_o;
<span style="margin-left:8px;"></span>1940                    	logic [73:0]	pcb_fabric_pl_data_in,fabric_brams_pl_data_in;
<span style="margin-left:8px;"></span>1941                    	logic [35:0] 	pcb_fabric_pl_data_out[7];
<span style="margin-left:8px;"></span>1942                      
<span style="margin-left:8px;"></span>1943                    	assign pcb_fabric_pl_data_in 		= `RTL_PATH_SOC_SS.PL_IN_19;
<span style="margin-left:8px;"></span>1944                    	assign pl_data_o 							 	= fail_bist ? $urandom() : pcb_fabric_pl_data_in[35:0]; 
<span style="margin-left:8px;"></span>1945                    	assign pcb_if.pl_data_i 			 	= `RTL_PATH_SOC_SS.soc_fpga_intf_u.config_controller_u.pl_data_i;
<span style="margin-left:8px;"></span>1946                    	assign fabric_brams_pl_data_in 	= {pcb_fabric_pl_data_in[73:36],pl_data_o};	
<span style="margin-left:8px;"></span>1947                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1948                    // BRAM Model
<span style="margin-left:8px;"></span>1949                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1950                    	initial begin
<span style="margin-left:8px;"></span>1951                    		force	 `RTL_PATH_SOC_SS.PL_DATA_OUT_19 = pcb_fabric_pl_data_out[0];
<span style="margin-left:8px;"></span>1952                    		force	 `RTL_PATH_SOC_SS.PL_DATA_OUT_27 = pcb_fabric_pl_data_out[1];
<span style="margin-left:8px;"></span>1953                    		force	 `RTL_PATH_SOC_SS.PL_DATA_OUT_35 = pcb_fabric_pl_data_out[2];
<span style="margin-left:8px;"></span>1954                    		force	 `RTL_PATH_SOC_SS.PL_DATA_OUT_43 = pcb_fabric_pl_data_out[3];
<span style="margin-left:8px;"></span>1955                    		force	 `RTL_PATH_SOC_SS.PL_DATA_OUT_51 = pcb_fabric_pl_data_out[4];
<span style="margin-left:8px;"></span>1956                    		force	 `RTL_PATH_SOC_SS.PL_DATA_OUT_59 = pcb_fabric_pl_data_out[5];
<span style="margin-left:8px;"></span>1957                    		force	 `RTL_PATH_SOC_SS.PL_DATA_OUT_67 = pcb_fabric_pl_data_out[6];
<span style="margin-left:8px;"></span>1958                    	end	
<span style="margin-left:8px;"></span>1959                    
<span style="margin-left:8px;"></span>1960                    	assign 	pcb_if.pl_data_o   		= pcb_fabric_pl_data_in[35:0];
<span style="margin-left:8px;"></span>1961                    	assign 	pcb_if.pl_addr_o   		= pcb_fabric_pl_data_in[67:36];
<span style="margin-left:8px;"></span>1962                    	assign 	pcb_if.pl_wen_o    		= pcb_fabric_pl_data_in[69:68];
<span style="margin-left:8px;"></span>1963                    	assign 	pcb_if.pl_clk_o    		= pcb_fabric_pl_data_in[70];
<span style="margin-left:8px;"></span>1964                    	assign 	pcb_if.pl_ren_o    		= pcb_fabric_pl_data_in[71];
<span style="margin-left:8px;"></span>1965                    	assign 	pcb_if.pl_ena_o    		= pcb_fabric_pl_data_in[72];
<span style="margin-left:8px;"></span>1966                    	assign 	pcb_if.pl_init_o   		= pcb_fabric_pl_data_in[73];
<span style="margin-left:8px;"></span>1967                    
<span style="margin-left:8px;"></span>1968                     	bram_dchain_model #(
<span style="margin-left:8px;"></span>1969                    		.ROWS    (`RTL_PATH_SOC_SS.soc_fpga_intf_u.config_controller_u.ROWS),
<span style="margin-left:8px;"></span>1970                        .COLUMNS (`RTL_PATH_SOC_SS.soc_fpga_intf_u.config_controller_u.COLUMNS),
<span style="margin-left:8px;"></span>1971                        .R_OFFSET(10'd2),
<span style="margin-left:8px;"></span>1972                        .C_OFFSET(10'd19),
<span style="margin-left:8px;"></span>1973                        .R_STRIDE(10'd3),
<span style="margin-left:8px;"></span>1974                        .C_STRIDE(10'd8)
<span style="margin-left:8px;"></span>1975                    	)
<span style="margin-left:8px;"></span>1976                    	brams(
<span style="margin-left:8px;"></span>1977                        .GRESET_i(~`RTL_PATH_SOC_SS.global_reset_fpga),
<span style="margin-left:8px;"></span>1978                    	  .PL_INT_DATA(fabric_brams_pl_data_in),
<span style="margin-left:8px;"></span>1979                    	  .PL_DATA_o0(pcb_fabric_pl_data_out[0]),
<span style="margin-left:8px;"></span>1980                    		.PL_DATA_o1(pcb_fabric_pl_data_out[1]),
<span style="margin-left:8px;"></span>1981                    		.PL_DATA_o2(pcb_fabric_pl_data_out[2]),
<span style="margin-left:8px;"></span>1982                    		.PL_DATA_o3(pcb_fabric_pl_data_out[3]),
<span style="margin-left:8px;"></span>1983                    		.PL_DATA_o4(pcb_fabric_pl_data_out[4]),
<span style="margin-left:8px;"></span>1984                    		.PL_DATA_o5(pcb_fabric_pl_data_out[5]),
<span style="margin-left:8px;"></span>1985                    		.PL_DATA_o6(pcb_fabric_pl_data_out[6])
<span style="margin-left:8px;"></span>1986                    	);
<span style="margin-left:8px;"></span>1987                    `endif	
<span style="margin-left:8px;"></span>1988                    //---------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1989                    // USB 2.0 Assertions
<span style="margin-left:8px;"></span>1990                    //-----------------------------------------------------------------------------
<span style="margin-left:8px;"></span>1991                    `ifdef USB_VIP_INCLUDE
<span style="margin-left:8px;"></span>1992                      usb_interconnect USB_BRIDGE(
<span style="margin-left:8px;"></span>1993                        `include &quot;usr_envs/USB/includes/usb_interconnect_interface.sv&quot;
<span style="margin-left:8px;"></span>1994                      );
<span style="margin-left:8px;"></span>1995                      usb_assertions USB_ASSERT(
<span style="margin-left:8px;"></span>1996                        `include &quot;usr_envs/USB/includes/usb_assertion_interface.sv&quot;
<span style="margin-left:8px;"></span>1997                      );
<span style="margin-left:8px;"></span>1998                      `ifdef USB_VIP_DEVICE_AGENT
<span style="margin-left:8px;"></span>1999                        assign config_ss_env_intf.host_usb_if.usb_20_serial_if.vbus = `RTL_PATH_CONFIG_SS.usb_ctl_phy.utmidrvvbus;
<span style="margin-left:8px;"></span>2000                      `endif
<span style="margin-left:8px;"></span>2001                    `endif
<span style="margin-left:8px;"></span>2002                    
<span style="margin-left:8px;"></span>2003                    `ifdef VCD
<span style="margin-left:8px;"></span>2004                    initial
<span style="margin-left:8px;"></span>2005                    begin
<span style="margin-left:8px;"></span>2006                      $dumpfile(&quot;tb_waves.vcd&quot;);
<span style="margin-left:8px;"></span>2007                      $dumpvars();
<span style="margin-left:8px;"></span>2008                    end
<span style="margin-left:8px;"></span>2009                    `endif
<span style="margin-left:8px;"></span>2010                    
<span style="margin-left:8px;"></span>2011                    `ifdef FSDB
<span style="margin-left:8px;"></span>2012                    initial begin
<span style="margin-left:8px;"></span>2013                      $fsdbDumpfile(&quot;tb_waves.fsdb&quot;);
<span style="margin-left:8px;"></span>2014                      $fsdbDumpvars(0,&quot;+struct&quot;,&quot;+mda&quot;,&quot;+all&quot;);
<span style="margin-left:8px;"></span>2015                    end
<span style="margin-left:8px;"></span>2016                    `endif
<span style="margin-left:8px;"></span>2017                    
<span style="margin-left:8px;"></span>2018                    `ifdef VPD
<span style="margin-left:8px;"></span>2019                    initial
<span style="margin-left:8px;"></span>2020                    begin
<span style="margin-left:8px;"></span>2021                      $vcdplusfile(&quot;tb_waves.vpd&quot;);
<span style="margin-left:8px;"></span>2022                      $vcdpluson(0,gemini_tb);
<span style="margin-left:8px;"></span>2023                    end
<span style="margin-left:8px;"></span>2024                    `endif
<span style="margin-left:8px;"></span>2025                    // integer i;
<span style="margin-left:8px;"></span>2026                    
<span style="margin-left:8px;"></span>2027                    initial begin
<span style="margin-left:8px;"></span>2028                      //force `MEM_SS.sramb0_awlen[7:4] = 4'h0;
<span style="margin-left:8px;"></span>2029       1/1            for (int i = 0; i &lt; 128 ; i=i+1)
<span style="margin-left:8px;"></span>2030       1/1              `MEM_SS.sram4b.bank0_cntl.w_data_fifo.mem[i] = 'b0;
<span style="margin-left:8px;"></span>2031                    end
<span style="margin-left:8px;"></span>2032                    int dump_sram_bank2 = 0;
<span style="margin-left:8px;"></span>2033                    initial begin
<span style="margin-left:8px;"></span>2034       <font color = "red">1/2     ==>    wait(dump_sram_bank2);</font>
<span style="margin-left:8px;"></span>2035       <font color = "red">0/1     ==>  	$writememh(&quot;acpu_img_loaded_into_sram_bank2.txt&quot;, `MEM_SS.sram4b.sram_bank2.memArray);</font>
<span style="margin-left:8px;"></span>2036                    end
<span style="margin-left:8px;"></span>2037                    
<span style="margin-left:8px;"></span>2038                    //bind AF_IO_H pad_model pad_model_u (.*);
<span style="margin-left:8px;"></span>2039                    
<span style="margin-left:8px;"></span>2040                    // PUfcc assertion module instatiate
<span style="margin-left:8px;"></span>2041                    pufcc_assertions PUFcc_ASSERT (`include `PUFCC_INTF_PATH);
<span style="margin-left:8px;"></span>2042                    // PUFcc internal memories load files
<span style="margin-left:8px;"></span>2043                    defparam `PUF_OTP_CORE.EMTC_write_file = 0;
<span style="margin-left:8px;"></span>2044                    initial begin
<span style="margin-left:8px;"></span>2045       2/2            #10;
<span style="margin-left:8px;"></span>2046                      //BLANK CHIP WITHOUT FAULT
<span style="margin-left:8px;"></span>2047       1/1            if($test$plusargs(&quot;PUF_BLANK_GOOD&quot;)) begin
<span style="margin-left:8px;"></span>2048       <font color = "red">0/1     ==>      $display(&quot;BLANK CHIP WITHOUT FAULT&quot;);</font>
<span style="margin-left:8px;"></span>2049       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;.dat&quot;          },`PUF_OTP_CORE.MEM_MAIN);</font>
<span style="margin-left:8px;"></span>2050       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_TR.dat&quot;       },`PUF_OTP_CORE.MEM_TR);</font>
<span style="margin-left:8px;"></span>2051       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_TC.dat&quot;       },`PUF_OTP_CORE.MEM_TC);</font>
<span style="margin-left:8px;"></span>2052       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_IF.dat&quot;       },`PUF_OTP_CORE.MEM_IF);</font>
<span style="margin-left:8px;"></span>2053       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_REP.dat&quot;      },`PUF_OTP_CORE.MEM_REP);</font>
<span style="margin-left:8px;"></span>2054       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_PUF.dat&quot;      },`PUF_OTP_CORE.MEM_PUF);</font>
<span style="margin-left:8px;"></span>2055       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_PUFORG.dat&quot;   },`PUF_OTP_CORE.MEM_PUFORG);</font>
<span style="margin-left:8px;"></span>2056                      end
<span style="margin-left:8px;"></span>2057                       //BLANK CHIP WITH FAULT
<span style="margin-left:8px;"></span>2058       1/1            else if($test$plusargs(&quot;PUF_BLANK_FAULT&quot;)) begin
<span style="margin-left:8px;"></span>2059       <font color = "red">0/1     ==>      $display(&quot;BLANK CHIP WITH FAULT&quot;);</font>
<span style="margin-left:8px;"></span>2060       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_F2.dat&quot;       },`PUF_OTP_CORE.MEM_MAIN);</font>
<span style="margin-left:8px;"></span>2061       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_TR.dat&quot;       },`PUF_OTP_CORE.MEM_TR);</font>
<span style="margin-left:8px;"></span>2062       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_TC.dat&quot;       },`PUF_OTP_CORE.MEM_TC);</font>
<span style="margin-left:8px;"></span>2063       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_IF.dat&quot;       },`PUF_OTP_CORE.MEM_IF);</font>
<span style="margin-left:8px;"></span>2064       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_REP.dat&quot;      },`PUF_OTP_CORE.MEM_REP);</font>
<span style="margin-left:8px;"></span>2065       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_PUF_F2.dat&quot;   },`PUF_OTP_CORE.MEM_PUF);</font>
<span style="margin-left:8px;"></span>2066       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_PUFORG.dat&quot;   },`PUF_OTP_CORE.MEM_PUFORG);</font>
<span style="margin-left:8px;"></span>2067                      end
<span style="margin-left:8px;"></span>2068                       //GOOD CHIP WITH REPAIR
<span style="margin-left:8px;"></span>2069                       //GOOD CHIP WITHOUT LOCK
<span style="margin-left:8px;"></span>2070       1/1             else if($test$plusargs(&quot;PUF_GOOD_WOLCK&quot;)) begin
<span style="margin-left:8px;"></span>2071       <font color = "red">0/1     ==>      $display(&quot;GOOD CHIP WITHOUT LOCK&quot;);</font>
<span style="margin-left:8px;"></span>2072       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;.dat&quot;          },`PUF_OTP_CORE.MEM_MAIN);</font>
<span style="margin-left:8px;"></span>2073       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_TR.dat&quot;       },`PUF_OTP_CORE.MEM_TR);</font>
<span style="margin-left:8px;"></span>2074       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_TC.dat&quot;       },`PUF_OTP_CORE.MEM_TC);</font>
<span style="margin-left:8px;"></span>2075       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_IF_ULK.dat&quot;   },`PUF_OTP_CORE.MEM_IF);</font>
<span style="margin-left:8px;"></span>2076       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_REP.dat&quot;      },`PUF_OTP_CORE.MEM_REP);</font>
<span style="margin-left:8px;"></span>2077       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_PUF_RN.dat&quot;   },`PUF_OTP_CORE.MEM_PUF);</font>
<span style="margin-left:8px;"></span>2078       <font color = "red">0/1     ==>      $readmemh({`PUF_OTP_DAT_PATH, &quot;_PUF_RN.dat&quot;   },`PUF_OTP_CORE.MEM_PUFORG);</font>
<span style="margin-left:8px;"></span>2079                      end
<span style="margin-left:8px;"></span>2080                       //GOOD CHIP WITHOUT FAULT
<span style="margin-left:8px;"></span>2081                       else begin
<span style="margin-left:8px;"></span>2082       1/1              $display(&quot;Good Chip Without Fault&quot;);
<span style="margin-left:8px;"></span>2083       1/1              $readmemh({`PUF_OTP_DAT_PATH, &quot;.dat&quot;          },`PUF_OTP_CORE.MEM_MAIN);
<span style="margin-left:8px;"></span>2084       1/1              $readmemh({`PUF_OTP_DAT_PATH, &quot;_TR.dat&quot;       },`PUF_OTP_CORE.MEM_TR);
<span style="margin-left:8px;"></span>2085       1/1              $readmemh({`PUF_OTP_DAT_PATH, &quot;_TC.dat&quot;       },`PUF_OTP_CORE.MEM_TC);
<span style="margin-left:8px;"></span>2086       1/1              $readmemh({`PUF_OTP_DAT_PATH, &quot;_IF_LCK.dat&quot;   },`PUF_OTP_CORE.MEM_IF);
<span style="margin-left:8px;"></span>2087       1/1              $readmemh({`PUF_OTP_DAT_PATH, &quot;_REP_OK.dat&quot;   },`PUF_OTP_CORE.MEM_REP);
<span style="margin-left:8px;"></span>2088       1/1              $readmemh({`PUF_OTP_DAT_PATH, &quot;_PUF_RN.dat&quot;   },`PUF_OTP_CORE.MEM_PUF);
<span style="margin-left:8px;"></span>2089       1/1              $readmemh({`PUF_OTP_DAT_PATH, &quot;_PUF_RN.dat&quot;   },`PUF_OTP_CORE.MEM_PUFORG);
</pre>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
