<?xml version="1.0" encoding="UTF-8"?>
<!--Created by Liquid XML 2008 (www.liquid-technologies.com) for ALTERA CORPORATION-->
<ProgramExecution xmlns:xs="http://www.w3.org/2001/XMLSchema-instance">
	<QuartusExecution>
		<AddressBits>32</AddressBits>
		<Compilation>
			<CompileID>94257908307.136329459701</CompileID>
			<DeviceFamily>Cyclone II</DeviceFamily>
			<IncrementalCompilation>FULL_INCREMENTAL_COMPILATION</IncrementalCompilation>
			<TopLevelEntityName>MIcrocontroller</TopLevelEntityName>
		</Compilation>
		<DateInvoked>2013/03/14 12:56:39</DateInvoked>
		<ElapsedTime>40</ElapsedTime>
		<IP>127.0.0.1</IP>
		<IsInternal>false</IsInternal>
		<IsQt>false</IsQt>
		<License>
			<Edition>Full Version</Edition>
			<LicenseHostID>0015f2358a53</LicenseHostID>
		</License>
		<Machine>
			<CPUCountLogical>1</CPUCountLogical>
			<CPUCountPhysical>1</CPUCountPhysical>
			<CPUSpeed>1500</CPUSpeed>
			<Hostname>asusa3500l</Hostname>
			<NIC>
				<Address>0015f2358a53</Address>
			</NIC>
			<OS>Windows XP</OS>
			<OSAddressBits>32</OSAddressBits>
			<OSVersion>5.1</OSVersion>
			<Platform>windows</Platform>
			<ScreenResolution>unknown</ScreenResolution>
			<TotalPhysicalRAM>758</TotalPhysicalRAM>
			<TotalVirtualRAM>1100</TotalVirtualRAM>
		</Machine>
		<Name>quartus_map</Name>
		<PeakMemoryUsed>266</PeakMemoryUsed>
		<ProjectRevision>
			<ProjectName>MIcrocontroller</ProjectName>
			<Revision>MIcrocontroller</Revision>
		</ProjectRevision>
		<QuartusInstallation>
			<InstallationID>94257908307.13624697090024</InstallationID>
			<Version>
				<Build>208</Build>
				<BuildSite>SJ</BuildSite>
				<BuildSuffix/>
				<Edition>Full Version</Edition>
				<ServicePack>1</ServicePack>
				<VersionNumber>11</VersionNumber>
			</Version>
		</QuartusInstallation>
		<QuartusUser>
			<AlteraUserName/>
			<FAEContactName/>
			<TalkbackStatus>
				<DateSet/>
				<TalkbackOn>false</TalkbackOn>
			</TalkbackStatus>
			<UserID>94257908307.136246829203848</UserID>
			<UserName>Borko</UserName>
		</QuartusUser>
		<SynthesisSummary>
			<QuartusGUISessionID>225066307976054.136329374403588</QuartusGUISessionID>
			<Successful>true</Successful>
			<SynthesisAdderDetails>
				<AdderCount>1</AdderCount>
				<AdderDetailsIndex>0</AdderDetailsIndex>
				<OperandWidth>7</OperandWidth>
			</SynthesisAdderDetails>
			<SynthesisAdderDetails>
				<AdderCount>3</AdderCount>
				<AdderDetailsIndex>1</AdderDetailsIndex>
				<OperandWidth>8</OperandWidth>
			</SynthesisAdderDetails>
			<SynthesisAdderDetails>
				<AdderCount>2</AdderCount>
				<AdderDetailsIndex>2</AdderDetailsIndex>
				<OperandWidth>9</OperandWidth>
			</SynthesisAdderDetails>
			<SynthesisAdderDetails>
				<AdderCount>1</AdderCount>
				<AdderDetailsIndex>3</AdderDetailsIndex>
				<OperandWidth>19</OperandWidth>
			</SynthesisAdderDetails>
			<SynthesisDeviceUsageSummary>
				<SynthesisDeviceUsageSummaryName>
					<Name>Total registers</Name>
				</SynthesisDeviceUsageSummaryName>
				<Value>90</Value>
			</SynthesisDeviceUsageSummary>
			<SynthesisDeviceUsageSummary>
				<SynthesisDeviceUsageSummaryName>
					<Name>Total logic elements</Name>
				</SynthesisDeviceUsageSummaryName>
				<Value>416</Value>
			</SynthesisDeviceUsageSummary>
			<SynthesisDeviceUsageSummary>
				<SynthesisDeviceUsageSummaryName>
					<Name>Total combinational functions</Name>
				</SynthesisDeviceUsageSummaryName>
				<Value>397</Value>
			</SynthesisDeviceUsageSummary>
			<SynthesisDeviceUsageSummary>
				<SynthesisDeviceUsageSummaryName>
					<Name>Dedicated logic registers</Name>
				</SynthesisDeviceUsageSummaryName>
				<Value>90</Value>
			</SynthesisDeviceUsageSummary>
			<SynthesisDeviceUsageSummary>
				<SynthesisDeviceUsageSummaryName>
					<Name>Total pins</Name>
				</SynthesisDeviceUsageSummaryName>
				<Value>45</Value>
			</SynthesisDeviceUsageSummary>
			<SynthesisDeviceUsageSummary>
				<SynthesisDeviceUsageSummaryName>
					<Name>Total virtual pins</Name>
				</SynthesisDeviceUsageSummaryName>
				<Value>0</Value>
			</SynthesisDeviceUsageSummary>
			<SynthesisDeviceUsageSummary>
				<SynthesisDeviceUsageSummaryName>
					<Name>Total memory bits</Name>
				</SynthesisDeviceUsageSummaryName>
				<Value>3328</Value>
			</SynthesisDeviceUsageSummary>
			<SynthesisDeviceUsageSummary>
				<SynthesisDeviceUsageSummaryName>
					<Name>Embedded Multiplier 9-bit elements</Name>
				</SynthesisDeviceUsageSummaryName>
				<Value>0</Value>
			</SynthesisDeviceUsageSummary>
			<SynthesisDeviceUsageSummary>
				<SynthesisDeviceUsageSummaryName>
					<Name>Total PLLs</Name>
				</SynthesisDeviceUsageSummaryName>
				<Value>0</Value>
			</SynthesisDeviceUsageSummary>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>0</Counter>
					<Name>SMART_RECOMPILE</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>0</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>1</Counter>
					<Name>FLOW_DISABLE_ASSEMBLER</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>1</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>2</Counter>
					<Name>FLOW_ENABLE_POWER_ANALYZER</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>2</Counter>
					<Value>ON</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>3</Counter>
					<Name>OPTIMIZE_POWER_DURING_SYNTHESIS</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>3</Counter>
					<Value>NORMAL COMPILATION</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>4</Counter>
					<Name>ENABLE_DRC_SETTINGS</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>4</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>5</Counter>
					<Name>RAPID_RECOMPILE_MODE</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>5</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>6</Counter>
					<Name>PROJECT_SHOW_ENTITY_NAME</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>6</Counter>
					<Value>ON</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>7</Counter>
					<Name>ENABLE_REDUCED_MEMORY_MODE</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>7</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>8</Counter>
					<Name>AUTO_EXPORT_VER_COMPATIBLE_DB</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>8</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>9</Counter>
					<Name>SYNTH_TIMING_DRIVEN_SYNTHESIS</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>9</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>10</Counter>
					<Name>SYNTHESIS_EFFORT</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>10</Counter>
					<Value>AUTO</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>11</Counter>
					<Name>OPTIMIZATION_SETTING</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>11</Counter>
					<Value>BALANCED</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>12</Counter>
					<Name>VERILOG_INPUT_VERSION</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>12</Counter>
					<Value>VERILOG_2001</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>13</Counter>
					<Name>VHDL_INPUT_VERSION</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>13</Counter>
					<Value>VHDL_1993</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>14</Counter>
					<Name>EDA_DESIGN_ENTRY_SYNTHESIS_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>14</Counter>
					<Value>Design Compiler</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>15</Counter>
					<Name>EDA_SIMULATION_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>15</Counter>
					<Value>ModelSim-Altera (VHDL)</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>16</Counter>
					<Name>EDA_TIMING_ANALYSIS_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>16</Counter>
					<Value>&lt;None&gt;</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>17</Counter>
					<Name>EDA_BOARD_DESIGN_TIMING_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>17</Counter>
					<Value>&lt;None&gt;</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>18</Counter>
					<Name>EDA_BOARD_DESIGN_SYMBOL_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>18</Counter>
					<Value>&lt;None&gt;</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>19</Counter>
					<Name>EDA_BOARD_DESIGN_SIGNAL_INTEGRITY_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>19</Counter>
					<Value>&lt;None&gt;</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>20</Counter>
					<Name>EDA_BOARD_DESIGN_BOUNDARY_SCAN_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>20</Counter>
					<Value>&lt;None&gt;</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>21</Counter>
					<Name>EDA_BOARD_DESIGN_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>21</Counter>
					<Value>&lt;None&gt;</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>22</Counter>
					<Name>EDA_FORMAL_VERIFICATION_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>22</Counter>
					<Value>&lt;None&gt;</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>23</Counter>
					<Name>EDA_RESYNTHESIS_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>23</Counter>
					<Value>&lt;None&gt;</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>24</Counter>
					<Name>RESYNTHESIS_RETIMING</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>24</Counter>
					<Value>FULL</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>25</Counter>
					<Name>RESYNTHESIS_OPTIMIZATION_EFFORT</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>25</Counter>
					<Value>NORMAL</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>26</Counter>
					<Name>RESYNTHESIS_PHYSICAL_SYNTHESIS</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>26</Counter>
					<Value>NORMAL</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>27</Counter>
					<Name>EDA_USER_COMPILED_SIMULATION_LIBRARY_DIRECTORY</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>27</Counter>
					<Value>&lt;None&gt;</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>28</Counter>
					<Name>EDA_LAUNCH_CMD_LINE_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>28</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>29</Counter>
					<Name>EDA_NATIVELINK_GENERATE_SCRIPT_ONLY</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>29</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>30</Counter>
					<Name>EDA_TRUNCATE_LONG_HIERARCHY_PATHS</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>30</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>31</Counter>
					<Name>EDA_FLATTEN_BUSES</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>31</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>32</Counter>
					<Name>EDA_MAINTAIN_DESIGN_HIERARCHY</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>32</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>33</Counter>
					<Name>EDA_GENERATE_FUNCTIONAL_NETLIST</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>33</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>34</Counter>
					<Name>EDA_WRITE_DEVICE_CONTROL_PORTS</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>34</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>35</Counter>
					<Name>EDA_SETUP_HOLD_DETECTION_INPUT_REGISTERS_BIDIR_PINS_DISABLED</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>35</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>36</Counter>
					<Name>EDA_WRITER_DONT_WRITE_TOP_ENTITY</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>36</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>37</Counter>
					<Name>EDA_VHDL_ARCH_NAME</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>37</Counter>
					<Value>structure</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>38</Counter>
					<Name>EDA_GENERATE_RTL_SIMULATION_COMMAND_SCRIPT</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>38</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>39</Counter>
					<Name>EDA_GENERATE_GATE_LEVEL_SIMULATION_COMMAND_SCRIPT</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>39</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>40</Counter>
					<Name>RESYNTHESIS_RETIMING</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>40</Counter>
					<Value>FULL</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>41</Counter>
					<Name>RESYNTHESIS_OPTIMIZATION_EFFORT</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>41</Counter>
					<Value>NORMAL</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>42</Counter>
					<Name>RESYNTHESIS_PHYSICAL_SYNTHESIS</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>42</Counter>
					<Value>NORMAL</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>43</Counter>
					<Name>EDA_USER_COMPILED_SIMULATION_LIBRARY_DIRECTORY</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>43</Counter>
					<Value>&lt;None&gt;</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>44</Counter>
					<Name>EDA_LAUNCH_CMD_LINE_TOOL</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>44</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>45</Counter>
					<Name>EDA_NATIVELINK_GENERATE_SCRIPT_ONLY</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>45</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>46</Counter>
					<Name>EDA_TRUNCATE_LONG_HIERARCHY_PATHS</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>46</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>47</Counter>
					<Name>EDA_FLATTEN_BUSES</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>47</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>48</Counter>
					<Name>EDA_MAINTAIN_DESIGN_HIERARCHY</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>48</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>49</Counter>
					<Name>EDA_GENERATE_FUNCTIONAL_NETLIST</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>49</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>50</Counter>
					<Name>EDA_WRITE_DEVICE_CONTROL_PORTS</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>50</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>51</Counter>
					<Name>EDA_SETUP_HOLD_DETECTION_INPUT_REGISTERS_BIDIR_PINS_DISABLED</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>51</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>52</Counter>
					<Name>EDA_WRITER_DONT_WRITE_TOP_ENTITY</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>52</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>53</Counter>
					<Name>EDA_VHDL_ARCH_NAME</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>53</Counter>
					<Value>structure</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>54</Counter>
					<Name>EDA_GENERATE_RTL_SIMULATION_COMMAND_SCRIPT</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>54</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisSettings>
				<SynthesisSettingName>
					<Counter>55</Counter>
					<Name>EDA_GENERATE_GATE_LEVEL_SIMULATION_COMMAND_SCRIPT</Name>
				</SynthesisSettingName>
				<SynthesisSettingValue>
					<Counter>55</Counter>
					<Value>OFF</Value>
				</SynthesisSettingValue>
			</SynthesisSettings>
			<SynthesisShiftRegisterCandidates>
				<AbsorptionCandidateCount>1</AbsorptionCandidateCount>
				<EvaluatedRegisterCount>79</EvaluatedRegisterCount>
				<RegisterALOADNotGNDCount>0</RegisterALOADNotGNDCount>
				<RegisterCLRNotGNDCount>0</RegisterCLRNotGNDCount>
				<RegisterFeedingClockCount>0</RegisterFeedingClockCount>
				<RegisterInMiddleOfShiftRegisterCount>0</RegisterInMiddleOfShiftRegisterCount>
				<RegisterOnCriticalPathCount>0</RegisterOnCriticalPathCount>
				<RegisterPRESETNotGNDCount>0</RegisterPRESETNotGNDCount>
				<RegisterWithDifferentCLRCount>0</RegisterWithDifferentCLRCount>
				<RegisterWithDifferentClockCount>0</RegisterWithDifferentClockCount>
				<RegisterWithDifferentClockEnableCount>0</RegisterWithDifferentClockEnableCount>
			</SynthesisShiftRegisterCandidates>
			<SynthesisSourceFiles>
				<FileTypeCount>13</FileTypeCount>
				<SourceFileType>VHDL</SourceFileType>
			</SynthesisSourceFiles>
			<SynthesisSourceFiles>
				<FileTypeCount>17</FileTypeCount>
				<SourceFileType>AHDL</SourceFileType>
			</SynthesisSourceFiles>
		</SynthesisSummary>
	</QuartusExecution>
	<SchemaVersion>schema_2011-03-02</SchemaVersion>
</ProgramExecution>
