Global frequency set at 1000000000000 ticks per second
Redirecting stdout to /data/home/rwa116/Project/CMPT750-Proj-Benchmark/results/X86/spec2017/641.leela_s/TimingSimpleCPU/LTAGE/simout
Redirecting stderr to /data/home/rwa116/Project/CMPT750-Proj-Benchmark/results/X86/spec2017/641.leela_s/TimingSimpleCPU/LTAGE/simerr
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Nov  5 2023 03:49:49
gem5 started Nov 11 2023 22:57:22
gem5 executing on ARCH-750, pid 3913588
command line: /data/home/jiatangz/CMPT750-Proj/build/X86/gem5.opt -re --outdir=/data/home/rwa116/Project/CMPT750-Proj-Benchmark/results/X86/spec2017/641.leela_s/TimingSimpleCPU/LTAGE /data/home/jiatangz/CMPT750-Proj/configs/example/se.py --cpu-type=TimingSimpleCPU --bp-type=LTAGE --cmd=/data/home/rwa116/Project/spec/benchspec/CPU/641.leela_s/build/build_base_mytest-m64.0000/leela_s '--options=ref.sgf > ref.out 2>> ref.err' --sys-clock=4GHz --warmup-insts=1000000 --maxinsts=10000000

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
Exiting @ tick 724782427000 because a thread reached the max instruction count
