// Seed: 166471630
module module_0;
  wire id_1;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    output wor id_2,
    input wand id_3,
    input wor id_4,
    input tri1 id_5,
    input tri1 id_6
);
  assign id_2 = id_3 && id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    input wor id_1,
    output wand id_2,
    input supply0 id_3,
    output logic id_4,
    output wor id_5,
    output tri1 id_6,
    input uwire id_7
);
  always @(posedge 1, posedge 1) begin : LABEL_0
    id_4 <= 1 != (id_7);
  end
  module_0 modCall_1 ();
endmodule
