INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CAO/fulladder1/fulladder1.sim/sim_1/impl/func/xsim/full_adder_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CAO/FullAdder/FullAdder.srcs/sources_1/new/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_tb
