EDA Netlist Writer report for alu_rf
<<<<<<< Updated upstream
<<<<<<< Updated upstream
<<<<<<< Updated upstream
<<<<<<< Updated upstream
Tue Oct 24 16:09:18 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
=======
<<<<<<< Updated upstream
Thu Oct 26 17:34:08 2023
=======
Fri Oct 27 15:19:10 2023
>>>>>>> Stashed changes
=======
Sat Oct 28 15:08:02 2023
>>>>>>> Stashed changes
=======
Thu Nov 02 16:18:48 2023
>>>>>>> Stashed changes
=======
Thu Nov 09 16:23:54 2023
>>>>>>> Stashed changes
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
>>>>>>> Stashed changes


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
<<<<<<< Updated upstream
<<<<<<< Updated upstream
<<<<<<< Updated upstream
<<<<<<< Updated upstream
; EDA Netlist Writer Status ; Successful - Tue Oct 24 16:09:18 2023 ;
=======
; EDA Netlist Writer Status ; Successful - Thu Nov 09 16:23:54 2023 ;
>>>>>>> Stashed changes
; Revision Name             ; alu_rf                                ;
; Top-level Entity Name     ; Datapath                              ;
=======
<<<<<<< Updated upstream
; EDA Netlist Writer Status ; Successful - Thu Oct 26 17:34:08 2023 ;
=======
; EDA Netlist Writer Status ; Successful - Fri Oct 27 15:19:10 2023 ;
>>>>>>> Stashed changes
; Revision Name             ; alu_rf                                ;
; Top-level Entity Name     ; datapathFSM                           ;
>>>>>>> Stashed changes
=======
; EDA Netlist Writer Status ; Successful - Sat Oct 28 15:08:02 2023 ;
; Revision Name             ; alu_rf                                ;
; Top-level Entity Name     ; datapathFSM                           ;
>>>>>>> Stashed changes
=======
; EDA Netlist Writer Status ; Successful - Thu Nov 02 16:18:48 2023 ;
; Revision Name             ; alu_rf                                ;
; Top-level Entity Name     ; datapathFSM                           ;
>>>>>>> Stashed changes
; Family                    ; Cyclone V                             ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Option                                                                                            ; Setting                   ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (Verilog) ;
; Generate functional simulation netlist                                                            ; On                        ;
; Truncate long hierarchy paths                                                                     ; Off                       ;
; Map illegal HDL characters                                                                        ; Off                       ;
; Flatten buses into individual nodes                                                               ; Off                       ;
; Maintain hierarchy                                                                                ; Off                       ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                       ;
; Enable glitch filtering                                                                           ; Off                       ;
; Do not write top level VHDL entity                                                                ; Off                       ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                       ;
; Architecture name in VHDL output netlist                                                          ; structure                 ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                       ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                       ;
+---------------------------------------------------------------------------------------------------+---------------------------+


<<<<<<< Updated upstream
<<<<<<< Updated upstream
<<<<<<< Updated upstream
<<<<<<< Updated upstream
+-----------------------------------------------------------+
; Simulation Generated Files                                ;
+-----------------------------------------------------------+
; Generated Files                                           ;
+-----------------------------------------------------------+
; C:/Data/School/ECE 3710/ALU/simulation/modelsim/alu_rf.vo ;
+-----------------------------------------------------------+
=======
=======
>>>>>>> Stashed changes
=======
>>>>>>> Stashed changes
=======
>>>>>>> Stashed changes
+-------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                ;
+-------------------------------------------------------------------------------------------+
; Generated Files                                                                           ;
+-------------------------------------------------------------------------------------------+
; C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/simulation/modelsim/alu_rf.vo ;
+-------------------------------------------------------------------------------------------+
<<<<<<< Updated upstream
<<<<<<< Updated upstream
<<<<<<< Updated upstream
>>>>>>> Stashed changes
=======
>>>>>>> Stashed changes
=======
>>>>>>> Stashed changes
=======
>>>>>>> Stashed changes


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
<<<<<<< Updated upstream
<<<<<<< Updated upstream
<<<<<<< Updated upstream
<<<<<<< Updated upstream
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Oct 24 16:09:17 2023
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file alu_rf.vo in folder "C:/Data/School/ECE 3710/ALU/simulation/modelsim/" for EDA simulation tool
=======
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
<<<<<<< Updated upstream
    Info: Processing started: Thu Oct 26 17:34:07 2023
=======
    Info: Processing started: Fri Oct 27 15:19:07 2023
>>>>>>> Stashed changes
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file alu_rf.vo in folder "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/simulation/modelsim/" for EDA simulation tool
>>>>>>> Stashed changes
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
<<<<<<< Updated upstream
    Info: Peak virtual memory: 4726 megabytes
    Info: Processing ended: Tue Oct 24 16:09:18 2023
    Info: Elapsed time: 00:00:01
=======
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Oct 28 15:08:00 2023
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file alu_rf.vo in folder "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/simulation/modelsim/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4721 megabytes
    Info: Processing ended: Sat Oct 28 15:08:02 2023
    Info: Elapsed time: 00:00:02
>>>>>>> Stashed changes
    Info: Total CPU time (on all processors): 00:00:01
=======
    Info: Peak virtual memory: 4719 megabytes
    Info: Processing ended: Fri Oct 27 15:19:10 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02
>>>>>>> Stashed changes
=======
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 02 16:18:47 2023
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file alu_rf.vo in folder "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/simulation/modelsim/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4732 megabytes
    Info: Processing ended: Thu Nov 02 16:18:48 2023
=======
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 09 16:23:53 2023
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf
Info (204019): Generated file alu_rf.vo in folder "C:/Users/alexa/Documents/3710/BananaMachine/Bananachine/ALU/simulation/modelsim/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4713 megabytes
    Info: Processing ended: Thu Nov 09 16:23:54 2023
>>>>>>> Stashed changes
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
>>>>>>> Stashed changes


