<stg><name>sha256_verify</name>


<trans_list>

<trans id="19" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="20" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="21" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="22" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
entry:6 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="584" op_2_bw="0">
<![CDATA[
entry:7 %call_ln0 = call void @sha256_verify_Pipeline_VITIS_LOOP_108_1, i584 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="8" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="584" op_2_bw="0">
<![CDATA[
entry:7 %call_ln0 = call void @sha256_verify_Pipeline_VITIS_LOOP_108_1, i584 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="9" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:8 %empty_5 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="10" st_id="4" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
entry:9 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="11" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln94 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln94"/></StgValue>
</operation>

<operation id="12" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln94 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln94"/></StgValue>
</operation>

<operation id="13" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="584" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i584 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="584">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i584 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="5" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
entry:9 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="18" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0">
<![CDATA[
entry:10 %ret_ln117 = ret

]]></Node>
<StgValue><ssdm name="ret_ln117"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="23" name="input_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r"/></StgValue>
</port>
<port id="24" name="output_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="26" from="_ssdm_op_Wait" to="empty" fromId="25" toId="6">
</dataflow>
<dataflow id="28" from="sha256_verify_Pipeline_VITIS_LOOP_108_1" to="call_ln0" fromId="27" toId="7">
</dataflow>
<dataflow id="29" from="input_r" to="call_ln0" fromId="23" toId="7">
</dataflow>
<dataflow id="30" from="sha256_verify_Pipeline_VITIS_LOOP_108_1" to="call_ln0" fromId="27" toId="8">
</dataflow>
<dataflow id="31" from="input_r" to="call_ln0" fromId="23" toId="8">
</dataflow>
<dataflow id="32" from="_ssdm_op_Wait" to="empty_5" fromId="25" toId="9">
</dataflow>
<dataflow id="34" from="_ssdm_op_Write.axis.volatile.i8P128A" to="write_ln174" fromId="33" toId="10">
</dataflow>
<dataflow id="35" from="output_r" to="write_ln174" fromId="24" toId="10">
</dataflow>
<dataflow id="37" from="StgValue_36" to="write_ln174" fromId="36" toId="10">
</dataflow>
<dataflow id="39" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln94" fromId="38" toId="11">
</dataflow>
<dataflow id="41" from="empty_2" to="spectopmodule_ln94" fromId="40" toId="11">
</dataflow>
<dataflow id="43" from="_ssdm_op_SpecInterface" to="specinterface_ln94" fromId="42" toId="12">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specinterface_ln94" fromId="44" toId="12">
</dataflow>
<dataflow id="47" from="empty_3" to="specinterface_ln94" fromId="46" toId="12">
</dataflow>
<dataflow id="48" from="StgValue_44" to="specinterface_ln94" fromId="44" toId="12">
</dataflow>
<dataflow id="49" from="StgValue_44" to="specinterface_ln94" fromId="44" toId="12">
</dataflow>
<dataflow id="51" from="empty_1" to="specinterface_ln94" fromId="50" toId="12">
</dataflow>
<dataflow id="52" from="StgValue_44" to="specinterface_ln94" fromId="44" toId="12">
</dataflow>
<dataflow id="53" from="StgValue_44" to="specinterface_ln94" fromId="44" toId="12">
</dataflow>
<dataflow id="54" from="empty_1" to="specinterface_ln94" fromId="50" toId="12">
</dataflow>
<dataflow id="55" from="empty_1" to="specinterface_ln94" fromId="50" toId="12">
</dataflow>
<dataflow id="56" from="empty_1" to="specinterface_ln94" fromId="50" toId="12">
</dataflow>
<dataflow id="57" from="StgValue_44" to="specinterface_ln94" fromId="44" toId="12">
</dataflow>
<dataflow id="58" from="StgValue_44" to="specinterface_ln94" fromId="44" toId="12">
</dataflow>
<dataflow id="59" from="StgValue_44" to="specinterface_ln94" fromId="44" toId="12">
</dataflow>
<dataflow id="60" from="StgValue_44" to="specinterface_ln94" fromId="44" toId="12">
</dataflow>
<dataflow id="61" from="empty_1" to="specinterface_ln94" fromId="50" toId="12">
</dataflow>
<dataflow id="62" from="empty_1" to="specinterface_ln94" fromId="50" toId="12">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specinterface_ln94" fromId="63" toId="12">
</dataflow>
<dataflow id="65" from="StgValue_44" to="specinterface_ln94" fromId="44" toId="12">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="42" toId="13">
</dataflow>
<dataflow id="67" from="input_r" to="specinterface_ln0" fromId="23" toId="13">
</dataflow>
<dataflow id="69" from="empty" to="specinterface_ln0" fromId="68" toId="13">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="13">
</dataflow>
<dataflow id="72" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="13">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="73" toId="13">
</dataflow>
<dataflow id="75" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="13">
</dataflow>
<dataflow id="76" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="13">
</dataflow>
<dataflow id="77" from="empty_1" to="specinterface_ln0" fromId="50" toId="13">
</dataflow>
<dataflow id="78" from="empty_1" to="specinterface_ln0" fromId="50" toId="13">
</dataflow>
<dataflow id="79" from="empty_1" to="specinterface_ln0" fromId="50" toId="13">
</dataflow>
<dataflow id="80" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="13">
</dataflow>
<dataflow id="81" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="13">
</dataflow>
<dataflow id="82" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="13">
</dataflow>
<dataflow id="83" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="13">
</dataflow>
<dataflow id="84" from="empty_1" to="specinterface_ln0" fromId="50" toId="13">
</dataflow>
<dataflow id="85" from="empty_1" to="specinterface_ln0" fromId="50" toId="13">
</dataflow>
<dataflow id="86" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="13">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="88" toId="14">
</dataflow>
<dataflow id="90" from="input_r" to="specbitsmap_ln0" fromId="23" toId="14">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="42" toId="15">
</dataflow>
<dataflow id="92" from="output_r" to="specinterface_ln0" fromId="24" toId="15">
</dataflow>
<dataflow id="93" from="empty" to="specinterface_ln0" fromId="68" toId="15">
</dataflow>
<dataflow id="94" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="15">
</dataflow>
<dataflow id="95" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="15">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="73" toId="15">
</dataflow>
<dataflow id="97" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="15">
</dataflow>
<dataflow id="98" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="15">
</dataflow>
<dataflow id="99" from="empty_1" to="specinterface_ln0" fromId="50" toId="15">
</dataflow>
<dataflow id="100" from="empty_1" to="specinterface_ln0" fromId="50" toId="15">
</dataflow>
<dataflow id="101" from="empty_1" to="specinterface_ln0" fromId="50" toId="15">
</dataflow>
<dataflow id="102" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="15">
</dataflow>
<dataflow id="103" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="15">
</dataflow>
<dataflow id="104" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="15">
</dataflow>
<dataflow id="105" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="15">
</dataflow>
<dataflow id="106" from="empty_1" to="specinterface_ln0" fromId="50" toId="15">
</dataflow>
<dataflow id="107" from="empty_1" to="specinterface_ln0" fromId="50" toId="15">
</dataflow>
<dataflow id="108" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="15">
</dataflow>
<dataflow id="109" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="15">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="88" toId="16">
</dataflow>
<dataflow id="111" from="output_r" to="specbitsmap_ln0" fromId="24" toId="16">
</dataflow>
<dataflow id="112" from="_ssdm_op_Write.axis.volatile.i8P128A" to="write_ln174" fromId="33" toId="17">
</dataflow>
<dataflow id="113" from="output_r" to="write_ln174" fromId="24" toId="17">
</dataflow>
<dataflow id="114" from="StgValue_36" to="write_ln174" fromId="36" toId="17">
</dataflow>
</dataflows>


</stg>
