{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 10:11:44 2021 " "Info: Processing started: Sun May 09 10:11:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off count2 -c count2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off count2 -c count2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK " "Info: Assuming node \"CK\" is an undefined clock" {  } { { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -8 24 192 8 "CK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CK register register inst inst 380.08 MHz Internal " "Info: Clock \"CK\" Internal fmax is restricted to 380.08 MHz between source register \"inst\" and destination register \"inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.253 ns + Longest register register " "Info: + Longest register to register delay is 1.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LCFF_X16_Y14_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y14_N9; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -88 392 472 -24 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.322 ns) 0.694 ns select2-1:inst2\|inst3~165 2 COMB LCCOMB_X16_Y14_N30 1 " "Info: 2: + IC(0.372 ns) + CELL(0.322 ns) = 0.694 ns; Loc. = LCCOMB_X16_Y14_N30; Fanout = 1; COMB Node = 'select2-1:inst2\|inst3~165'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { inst select2-1:inst2|inst3~165 } "NODE_NAME" } } { "select2-1.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/select2-1.bdf" { { 152 592 656 200 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.178 ns) 1.157 ns select2-1:inst2\|inst3~166 3 COMB LCCOMB_X16_Y14_N8 1 " "Info: 3: + IC(0.285 ns) + CELL(0.178 ns) = 1.157 ns; Loc. = LCCOMB_X16_Y14_N8; Fanout = 1; COMB Node = 'select2-1:inst2\|inst3~166'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { select2-1:inst2|inst3~165 select2-1:inst2|inst3~166 } "NODE_NAME" } } { "select2-1.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/select2-1.bdf" { { 152 592 656 200 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.253 ns inst 4 REG LCFF_X16_Y14_N9 3 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.253 ns; Loc. = LCFF_X16_Y14_N9; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { select2-1:inst2|inst3~166 inst } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -88 392 472 -24 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 47.57 % ) " "Info: Total cell delay = 0.596 ns ( 47.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.657 ns ( 52.43 % ) " "Info: Total interconnect delay = 0.657 ns ( 52.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { inst select2-1:inst2|inst3~165 select2-1:inst2|inst3~166 inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.253 ns" { inst {} select2-1:inst2|inst3~165 {} select2-1:inst2|inst3~166 {} inst {} } { 0.000ns 0.372ns 0.285ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.658 ns + Shortest register " "Info: + Shortest clock path from clock \"CK\" to destination register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -8 24 192 8 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns CK~clkctrl 2 COMB CLKCTRL_G6 2 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 2; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CK CK~clkctrl } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -8 24 192 8 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.602 ns) 2.658 ns inst 3 REG LCFF_X16_Y14_N9 3 " "Info: 3: + IC(0.852 ns) + CELL(0.602 ns) = 2.658 ns; Loc. = LCFF_X16_Y14_N9; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { CK~clkctrl inst } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -88 392 472 -24 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 63.13 % ) " "Info: Total cell delay = 1.678 ns ( 63.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 36.87 % ) " "Info: Total interconnect delay = 0.980 ns ( 36.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CK CK~clkctrl inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.128ns 0.852ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 2.658 ns - Longest register " "Info: - Longest clock path from clock \"CK\" to source register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -8 24 192 8 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns CK~clkctrl 2 COMB CLKCTRL_G6 2 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 2; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CK CK~clkctrl } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -8 24 192 8 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.602 ns) 2.658 ns inst 3 REG LCFF_X16_Y14_N9 3 " "Info: 3: + IC(0.852 ns) + CELL(0.602 ns) = 2.658 ns; Loc. = LCFF_X16_Y14_N9; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { CK~clkctrl inst } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -88 392 472 -24 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 63.13 % ) " "Info: Total cell delay = 1.678 ns ( 63.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 36.87 % ) " "Info: Total interconnect delay = 0.980 ns ( 36.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CK CK~clkctrl inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.128ns 0.852ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CK CK~clkctrl inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.128ns 0.852ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.128ns 0.852ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -88 392 472 -24 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -88 392 472 -24 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { inst select2-1:inst2|inst3~165 select2-1:inst2|inst3~166 inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.253 ns" { inst {} select2-1:inst2|inst3~165 {} select2-1:inst2|inst3~166 {} inst {} } { 0.000ns 0.372ns 0.285ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CK CK~clkctrl inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.128ns 0.852ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.128ns 0.852ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst {} } {  } {  } "" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -88 392 472 -24 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst EN CK 5.490 ns register " "Info: tsu for register \"inst\" (data pin = \"EN\", clock pin = \"CK\") is 5.490 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.186 ns + Longest pin register " "Info: + Longest pin to register delay is 8.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns EN 1 PIN PIN_208 2 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_208; Fanout = 2; PIN Node = 'EN'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 448 24 192 464 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.159 ns) + CELL(0.545 ns) 7.627 ns select2-1:inst2\|inst3~165 2 COMB LCCOMB_X16_Y14_N30 1 " "Info: 2: + IC(6.159 ns) + CELL(0.545 ns) = 7.627 ns; Loc. = LCCOMB_X16_Y14_N30; Fanout = 1; COMB Node = 'select2-1:inst2\|inst3~165'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.704 ns" { EN select2-1:inst2|inst3~165 } "NODE_NAME" } } { "select2-1.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/select2-1.bdf" { { 152 592 656 200 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.178 ns) 8.090 ns select2-1:inst2\|inst3~166 3 COMB LCCOMB_X16_Y14_N8 1 " "Info: 3: + IC(0.285 ns) + CELL(0.178 ns) = 8.090 ns; Loc. = LCCOMB_X16_Y14_N8; Fanout = 1; COMB Node = 'select2-1:inst2\|inst3~166'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { select2-1:inst2|inst3~165 select2-1:inst2|inst3~166 } "NODE_NAME" } } { "select2-1.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/select2-1.bdf" { { 152 592 656 200 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.186 ns inst 4 REG LCFF_X16_Y14_N9 3 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.186 ns; Loc. = LCFF_X16_Y14_N9; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { select2-1:inst2|inst3~166 inst } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -88 392 472 -24 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.742 ns ( 21.28 % ) " "Info: Total cell delay = 1.742 ns ( 21.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.444 ns ( 78.72 % ) " "Info: Total interconnect delay = 6.444 ns ( 78.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.186 ns" { EN select2-1:inst2|inst3~165 select2-1:inst2|inst3~166 inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.186 ns" { EN {} EN~combout {} select2-1:inst2|inst3~165 {} select2-1:inst2|inst3~166 {} inst {} } { 0.000ns 0.000ns 6.159ns 0.285ns 0.000ns } { 0.000ns 0.923ns 0.545ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -88 392 472 -24 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.658 ns - Shortest register " "Info: - Shortest clock path from clock \"CK\" to destination register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -8 24 192 8 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns CK~clkctrl 2 COMB CLKCTRL_G6 2 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 2; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CK CK~clkctrl } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -8 24 192 8 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.602 ns) 2.658 ns inst 3 REG LCFF_X16_Y14_N9 3 " "Info: 3: + IC(0.852 ns) + CELL(0.602 ns) = 2.658 ns; Loc. = LCFF_X16_Y14_N9; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { CK~clkctrl inst } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -88 392 472 -24 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 63.13 % ) " "Info: Total cell delay = 1.678 ns ( 63.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 36.87 % ) " "Info: Total interconnect delay = 0.980 ns ( 36.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CK CK~clkctrl inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.128ns 0.852ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.186 ns" { EN select2-1:inst2|inst3~165 select2-1:inst2|inst3~166 inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.186 ns" { EN {} EN~combout {} select2-1:inst2|inst3~165 {} select2-1:inst2|inst3~166 {} inst {} } { 0.000ns 0.000ns 6.159ns 0.285ns 0.000ns } { 0.000ns 0.923ns 0.545ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CK CK~clkctrl inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.128ns 0.852ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CK CN inst1 8.943 ns register " "Info: tco from clock \"CK\" to destination pin \"CN\" through register \"inst1\" is 8.943 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 2.658 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to source register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -8 24 192 8 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns CK~clkctrl 2 COMB CLKCTRL_G6 2 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 2; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CK CK~clkctrl } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -8 24 192 8 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.602 ns) 2.658 ns inst1 3 REG LCFF_X16_Y14_N19 4 " "Info: 3: + IC(0.852 ns) + CELL(0.602 ns) = 2.658 ns; Loc. = LCFF_X16_Y14_N19; Fanout = 4; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { CK~clkctrl inst1 } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -88 656 736 -24 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 63.13 % ) " "Info: Total cell delay = 1.678 ns ( 63.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 36.87 % ) " "Info: Total interconnect delay = 0.980 ns ( 36.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CK CK~clkctrl inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CK {} CK~combout {} CK~clkctrl {} inst1 {} } { 0.000ns 0.000ns 0.128ns 0.852ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -88 656 736 -24 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.008 ns + Longest register pin " "Info: + Longest register to pin delay is 6.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst1 1 REG LCFF_X16_Y14_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y14_N19; Fanout = 4; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1 } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -88 656 736 -24 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.592 ns) + CELL(0.178 ns) 0.770 ns inst9 2 COMB LCCOMB_X16_Y14_N20 1 " "Info: 2: + IC(0.592 ns) + CELL(0.178 ns) = 0.770 ns; Loc. = LCCOMB_X16_Y14_N20; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { inst1 inst9 } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -136 840 904 -88 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.348 ns) + CELL(2.890 ns) 6.008 ns CN 3 PIN PIN_33 0 " "Info: 3: + IC(2.348 ns) + CELL(2.890 ns) = 6.008 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'CN'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.238 ns" { inst9 CN } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -120 920 1096 -104 "CN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.068 ns ( 51.07 % ) " "Info: Total cell delay = 3.068 ns ( 51.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.940 ns ( 48.93 % ) " "Info: Total interconnect delay = 2.940 ns ( 48.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.008 ns" { inst1 inst9 CN } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.008 ns" { inst1 {} inst9 {} CN {} } { 0.000ns 0.592ns 2.348ns } { 0.000ns 0.178ns 2.890ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CK CK~clkctrl inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CK {} CK~combout {} CK~clkctrl {} inst1 {} } { 0.000ns 0.000ns 0.128ns 0.852ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.008 ns" { inst1 inst9 CN } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.008 ns" { inst1 {} inst9 {} CN {} } { 0.000ns 0.592ns 2.348ns } { 0.000ns 0.178ns 2.890ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst1 D0 CK 0.295 ns register " "Info: th for register \"inst1\" (data pin = \"D0\", clock pin = \"CK\") is 0.295 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.658 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to destination register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -8 24 192 8 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns CK~clkctrl 2 COMB CLKCTRL_G6 2 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 2; COMB Node = 'CK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CK CK~clkctrl } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -8 24 192 8 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.602 ns) 2.658 ns inst1 3 REG LCFF_X16_Y14_N19 4 " "Info: 3: + IC(0.852 ns) + CELL(0.602 ns) = 2.658 ns; Loc. = LCFF_X16_Y14_N19; Fanout = 4; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { CK~clkctrl inst1 } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -88 656 736 -24 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 63.13 % ) " "Info: Total cell delay = 1.678 ns ( 63.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 36.87 % ) " "Info: Total interconnect delay = 0.980 ns ( 36.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CK CK~clkctrl inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CK {} CK~combout {} CK~clkctrl {} inst1 {} } { 0.000ns 0.000ns 0.128ns 0.852ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -88 656 736 -24 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.649 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns D0 1 PIN PIN_130 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_130; Fanout = 1; PIN Node = 'D0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { 512 24 192 528 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.178 ns) 2.553 ns select2-1:inst3\|inst3~40 2 COMB LCCOMB_X16_Y14_N18 1 " "Info: 2: + IC(1.299 ns) + CELL(0.178 ns) = 2.553 ns; Loc. = LCCOMB_X16_Y14_N18; Fanout = 1; COMB Node = 'select2-1:inst3\|inst3~40'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { D0 select2-1:inst3|inst3~40 } "NODE_NAME" } } { "select2-1.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/select2-1.bdf" { { 152 592 656 200 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.649 ns inst1 3 REG LCFF_X16_Y14_N19 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.649 ns; Loc. = LCFF_X16_Y14_N19; Fanout = 4; REG Node = 'inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { select2-1:inst3|inst3~40 inst1 } "NODE_NAME" } } { "count2.bdf" "" { Schematic "F:/3_YrhLzx/pre_counter/count2/count2.bdf" { { -88 656 736 -24 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.350 ns ( 50.96 % ) " "Info: Total cell delay = 1.350 ns ( 50.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.299 ns ( 49.04 % ) " "Info: Total interconnect delay = 1.299 ns ( 49.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { D0 select2-1:inst3|inst3~40 inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { D0 {} D0~combout {} select2-1:inst3|inst3~40 {} inst1 {} } { 0.000ns 0.000ns 1.299ns 0.000ns } { 0.000ns 1.076ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CK CK~clkctrl inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CK {} CK~combout {} CK~clkctrl {} inst1 {} } { 0.000ns 0.000ns 0.128ns 0.852ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { D0 select2-1:inst3|inst3~40 inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { D0 {} D0~combout {} select2-1:inst3|inst3~40 {} inst1 {} } { 0.000ns 0.000ns 1.299ns 0.000ns } { 0.000ns 1.076ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 10:11:45 2021 " "Info: Processing ended: Sun May 09 10:11:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
