

================================================================
== Vitis HLS Report for 'shakeXOF_32u_s'
================================================================
* Date:           Mon Nov 17 18:41:19 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.913 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      158|  5.000 ns|  0.790 us|    1|  158|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_SHAKE_MAIN          |      156|      156|       157|          -|          -|     1|        no|
        | + LOOP_SHAKE_DIGEST_NBLK  |       24|       24|        24|          -|          -|     1|        no|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 174
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 174 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 151 135 2 174 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 167 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 134 
174 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endDigestStrm_i, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %digestStrm_i, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endMsgLenStrm_i, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %msgLenStrm_i, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msgStrm_i, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] ( I:1.42ns O:1.42ns )   --->   "%endFlag = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm_i" [./sha3.hpp:416]   --->   Operation 180 'read' 'endFlag' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln419 = br i1 %endFlag, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7.preheader, void %while.end" [./sha3.hpp:419]   --->   Operation 181 'br' 'br_ln419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln420 = br void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7" [./sha3.hpp:420]   --->   Operation 182 'br' 'br_ln420' <Predicate = (!endFlag)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.68>
ST_2 : Operation 183 [1/1] ( I:1.40ns O:1.40ns )   --->   "%msgLen = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %msgLenStrm_i" [./sha3.hpp:422]   --->   Operation 183 'read' 'msgLen' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 184 [132/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 184 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.27>
ST_3 : Operation 185 [131/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 185 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.27>
ST_4 : Operation 186 [130/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 186 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.27>
ST_5 : Operation 187 [129/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 187 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.27>
ST_6 : Operation 188 [128/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 188 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.27>
ST_7 : Operation 189 [127/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 189 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.27>
ST_8 : Operation 190 [126/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 190 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.27>
ST_9 : Operation 191 [125/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 191 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.27>
ST_10 : Operation 192 [124/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 192 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.27>
ST_11 : Operation 193 [123/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 193 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.27>
ST_12 : Operation 194 [122/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 194 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.27>
ST_13 : Operation 195 [121/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 195 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.27>
ST_14 : Operation 196 [120/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 196 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.27>
ST_15 : Operation 197 [119/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 197 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.27>
ST_16 : Operation 198 [118/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 198 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.27>
ST_17 : Operation 199 [117/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 199 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.27>
ST_18 : Operation 200 [116/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 200 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.27>
ST_19 : Operation 201 [115/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 201 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.27>
ST_20 : Operation 202 [114/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 202 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.27>
ST_21 : Operation 203 [113/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 203 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.27>
ST_22 : Operation 204 [112/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 204 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.27>
ST_23 : Operation 205 [111/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 205 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.27>
ST_24 : Operation 206 [110/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 206 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.27>
ST_25 : Operation 207 [109/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 207 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.27>
ST_26 : Operation 208 [108/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 208 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.27>
ST_27 : Operation 209 [107/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 209 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.27>
ST_28 : Operation 210 [106/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 210 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.27>
ST_29 : Operation 211 [105/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 211 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.27>
ST_30 : Operation 212 [104/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 212 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.27>
ST_31 : Operation 213 [103/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 213 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.27>
ST_32 : Operation 214 [102/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 214 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.27>
ST_33 : Operation 215 [101/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 215 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.27>
ST_34 : Operation 216 [100/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 216 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.27>
ST_35 : Operation 217 [99/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 217 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.27>
ST_36 : Operation 218 [98/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 218 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.27>
ST_37 : Operation 219 [97/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 219 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.27>
ST_38 : Operation 220 [96/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 220 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.27>
ST_39 : Operation 221 [95/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 221 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.27>
ST_40 : Operation 222 [94/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 222 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.27>
ST_41 : Operation 223 [93/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 223 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.27>
ST_42 : Operation 224 [92/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 224 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.27>
ST_43 : Operation 225 [91/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 225 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.27>
ST_44 : Operation 226 [90/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 226 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.27>
ST_45 : Operation 227 [89/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 227 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.27>
ST_46 : Operation 228 [88/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 228 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.27>
ST_47 : Operation 229 [87/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 229 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.27>
ST_48 : Operation 230 [86/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 230 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.27>
ST_49 : Operation 231 [85/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 231 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.27>
ST_50 : Operation 232 [84/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 232 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.27>
ST_51 : Operation 233 [83/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 233 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.27>
ST_52 : Operation 234 [82/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 234 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.27>
ST_53 : Operation 235 [81/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 235 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.27>
ST_54 : Operation 236 [80/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 236 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.27>
ST_55 : Operation 237 [79/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 237 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.27>
ST_56 : Operation 238 [78/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 238 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.27>
ST_57 : Operation 239 [77/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 239 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.27>
ST_58 : Operation 240 [76/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 240 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.27>
ST_59 : Operation 241 [75/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 241 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.27>
ST_60 : Operation 242 [74/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 242 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.27>
ST_61 : Operation 243 [73/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 243 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.27>
ST_62 : Operation 244 [72/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 244 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.27>
ST_63 : Operation 245 [71/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 245 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.27>
ST_64 : Operation 246 [70/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 246 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 1.27>
ST_65 : Operation 247 [69/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 247 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 1.27>
ST_66 : Operation 248 [68/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 248 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 1.27>
ST_67 : Operation 249 [67/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 249 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 1.27>
ST_68 : Operation 250 [66/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 250 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 1.27>
ST_69 : Operation 251 [65/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 251 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 1.27>
ST_70 : Operation 252 [64/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 252 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 1.27>
ST_71 : Operation 253 [63/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 253 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 1.27>
ST_72 : Operation 254 [62/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 254 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 1.27>
ST_73 : Operation 255 [61/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 255 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 1.27>
ST_74 : Operation 256 [60/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 256 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 1.27>
ST_75 : Operation 257 [59/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 257 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 1.27>
ST_76 : Operation 258 [58/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 258 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 1.27>
ST_77 : Operation 259 [57/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 259 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 1.27>
ST_78 : Operation 260 [56/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 260 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 1.27>
ST_79 : Operation 261 [55/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 261 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 1.27>
ST_80 : Operation 262 [54/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 262 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 1.27>
ST_81 : Operation 263 [53/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 263 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 1.27>
ST_82 : Operation 264 [52/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 264 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 1.27>
ST_83 : Operation 265 [51/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 265 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 1.27>
ST_84 : Operation 266 [50/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 266 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 1.27>
ST_85 : Operation 267 [49/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 267 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 1.27>
ST_86 : Operation 268 [48/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 268 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 1.27>
ST_87 : Operation 269 [47/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 269 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 1.27>
ST_88 : Operation 270 [46/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 270 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 1.27>
ST_89 : Operation 271 [45/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 271 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 1.27>
ST_90 : Operation 272 [44/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 272 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 1.27>
ST_91 : Operation 273 [43/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 273 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 1.27>
ST_92 : Operation 274 [42/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 274 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 1.27>
ST_93 : Operation 275 [41/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 275 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 1.27>
ST_94 : Operation 276 [40/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 276 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 1.27>
ST_95 : Operation 277 [39/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 277 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 1.27>
ST_96 : Operation 278 [38/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 278 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 1.27>
ST_97 : Operation 279 [37/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 279 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 1.27>
ST_98 : Operation 280 [36/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 280 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 1.27>
ST_99 : Operation 281 [35/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 281 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 1.27>
ST_100 : Operation 282 [34/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 282 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 1.27>
ST_101 : Operation 283 [33/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 283 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 1.27>
ST_102 : Operation 284 [32/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 284 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 1.27>
ST_103 : Operation 285 [31/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 285 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 1.27>
ST_104 : Operation 286 [30/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 286 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 1.27>
ST_105 : Operation 287 [29/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 287 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 1.27>
ST_106 : Operation 288 [28/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 288 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 1.27>
ST_107 : Operation 289 [27/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 289 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 1.27>
ST_108 : Operation 290 [26/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 290 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 1.27>
ST_109 : Operation 291 [25/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 291 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 1.27>
ST_110 : Operation 292 [24/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 292 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 1.27>
ST_111 : Operation 293 [23/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 293 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 1.27>
ST_112 : Operation 294 [22/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 294 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 1.27>
ST_113 : Operation 295 [21/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 295 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 1.27>
ST_114 : Operation 296 [20/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 296 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 1.27>
ST_115 : Operation 297 [19/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 297 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 1.27>
ST_116 : Operation 298 [18/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 298 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 1.27>
ST_117 : Operation 299 [17/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 299 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 1.27>
ST_118 : Operation 300 [16/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 300 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 1.27>
ST_119 : Operation 301 [15/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 301 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 1.27>
ST_120 : Operation 302 [14/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 302 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 1.27>
ST_121 : Operation 303 [13/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 303 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 1.27>
ST_122 : Operation 304 [12/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 304 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 1.27>
ST_123 : Operation 305 [11/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 305 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 1.27>
ST_124 : Operation 306 [10/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 306 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 1.27>
ST_125 : Operation 307 [9/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 307 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 1.27>
ST_126 : Operation 308 [8/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 308 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 1.27>
ST_127 : Operation 309 [7/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 309 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 1.27>
ST_128 : Operation 310 [6/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 310 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 1.27>
ST_129 : Operation 311 [5/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 311 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 1.27>
ST_130 : Operation 312 [4/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 312 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 1.27>
ST_131 : Operation 313 [3/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 313 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 1.27>
ST_132 : Operation 314 [2/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 314 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 2.73>
ST_133 : Operation 315 [1/1] (0.00ns)   --->   "%speclooptripcount_ln420 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1" [./sha3.hpp:420]   --->   Operation 315 'speclooptripcount' 'speclooptripcount_ln420' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 316 [1/1] (0.00ns)   --->   "%specloopname_ln419 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45" [./sha3.hpp:419]   --->   Operation 316 'specloopname' 'specloopname_ln419' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 317 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73" [./sha3.hpp:425]   --->   Operation 317 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 318 [1/132] (1.27ns)   --->   "%blkNumReg = udiv i128 %msgLen, i128 136" [./sha3.hpp:425]   --->   Operation 318 'udiv' 'blkNumReg' <Predicate = true> <Delay = 1.27> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 131> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln427 = trunc i128 %blkNumReg" [./sha3.hpp:427]   --->   Operation 319 'trunc' 'trunc_ln427' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 320 [1/1] (0.00ns)   --->   "%specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i128 %blkNumReg, i64 14, i64 0, i64 18446744073709551615" [./sha3.hpp:427]   --->   Operation 320 'specfucore' 'specfucore_ln427' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 321 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin5" [./sha3.hpp:425]   --->   Operation 321 'specregionend' 'rend6' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 322 [1/1] (1.45ns)   --->   "%add_ln447 = add i121 %trunc_ln427, i121 1" [./sha3.hpp:447]   --->   Operation 322 'add' 'add_ln447' <Predicate = true> <Delay = 1.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 323 [1/1] (0.38ns)   --->   "%br_ln447 = br void %for.body9" [./sha3.hpp:447]   --->   Operation 323 'br' 'br_ln447' <Predicate = true> <Delay = 0.38>

State 134 <SV = 133> <Delay = 2.88>
ST_134 : Operation 324 [1/1] (0.00ns)   --->   "%stateArray_24_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_200, void %for.inc138"   --->   Operation 324 'phi' 'stateArray_24_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 325 [1/1] (0.00ns)   --->   "%stateArray_23_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_199, void %for.inc138"   --->   Operation 325 'phi' 'stateArray_23_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 326 [1/1] (0.00ns)   --->   "%stateArray_22_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_198, void %for.inc138"   --->   Operation 326 'phi' 'stateArray_22_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 327 [1/1] (0.00ns)   --->   "%stateArray_21_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_197, void %for.inc138"   --->   Operation 327 'phi' 'stateArray_21_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 328 [1/1] (0.00ns)   --->   "%stateArray_20_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_196, void %for.inc138"   --->   Operation 328 'phi' 'stateArray_20_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 329 [1/1] (0.00ns)   --->   "%stateArray_19_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_195, void %for.inc138"   --->   Operation 329 'phi' 'stateArray_19_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 330 [1/1] (0.00ns)   --->   "%stateArray_18_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_194, void %for.inc138"   --->   Operation 330 'phi' 'stateArray_18_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 331 [1/1] (0.00ns)   --->   "%stateArray_17_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_193, void %for.inc138"   --->   Operation 331 'phi' 'stateArray_17_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 332 [1/1] (0.00ns)   --->   "%stateArray_16_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_192, void %for.inc138"   --->   Operation 332 'phi' 'stateArray_16_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 333 [1/1] (0.00ns)   --->   "%stateArray_15_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_191, void %for.inc138"   --->   Operation 333 'phi' 'stateArray_15_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 334 [1/1] (0.00ns)   --->   "%stateArray_14_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_190, void %for.inc138"   --->   Operation 334 'phi' 'stateArray_14_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 335 [1/1] (0.00ns)   --->   "%stateArray_13_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_189, void %for.inc138"   --->   Operation 335 'phi' 'stateArray_13_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 336 [1/1] (0.00ns)   --->   "%stateArray_12_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_188, void %for.inc138"   --->   Operation 336 'phi' 'stateArray_12_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 337 [1/1] (0.00ns)   --->   "%stateArray_11_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_187, void %for.inc138"   --->   Operation 337 'phi' 'stateArray_11_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 338 [1/1] (0.00ns)   --->   "%stateArray_10_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_186, void %for.inc138"   --->   Operation 338 'phi' 'stateArray_10_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 339 [1/1] (0.00ns)   --->   "%stateArray_9_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_185, void %for.inc138"   --->   Operation 339 'phi' 'stateArray_9_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 340 [1/1] (0.00ns)   --->   "%stateArray_8_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_184, void %for.inc138"   --->   Operation 340 'phi' 'stateArray_8_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 341 [1/1] (0.00ns)   --->   "%stateArray_7_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_183, void %for.inc138"   --->   Operation 341 'phi' 'stateArray_7_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 342 [1/1] (0.00ns)   --->   "%stateArray_6_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_182, void %for.inc138"   --->   Operation 342 'phi' 'stateArray_6_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 343 [1/1] (0.00ns)   --->   "%stateArray_5_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_181, void %for.inc138"   --->   Operation 343 'phi' 'stateArray_5_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 344 [1/1] (0.00ns)   --->   "%stateArray_4_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_180, void %for.inc138"   --->   Operation 344 'phi' 'stateArray_4_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 345 [1/1] (0.00ns)   --->   "%stateArray_3_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_179, void %for.inc138"   --->   Operation 345 'phi' 'stateArray_3_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 346 [1/1] (0.00ns)   --->   "%stateArray_2_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_178, void %for.inc138"   --->   Operation 346 'phi' 'stateArray_2_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 347 [1/1] (0.00ns)   --->   "%stateArray_1_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_177, void %for.inc138"   --->   Operation 347 'phi' 'stateArray_1_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 348 [1/1] (0.00ns)   --->   "%stateArray_0 = phi i64 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i64 %stateArray_176, void %for.inc138"   --->   Operation 348 'phi' 'stateArray_0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 349 [1/1] (0.00ns)   --->   "%n = phi i121 0, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i121 %n_2, void %for.inc138"   --->   Operation 349 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 350 [1/1] (0.00ns)   --->   "%left_4 = phi i128 %msgLen, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, i128 %left_1, void %for.inc138"   --->   Operation 350 'phi' 'left_4' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 351 [1/1] (1.45ns)   --->   "%icmp_ln447 = icmp_eq  i121 %n, i121 %add_ln447" [./sha3.hpp:447]   --->   Operation 351 'icmp' 'icmp_ln447' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 352 [1/1] (1.45ns)   --->   "%n_2 = add i121 %n, i121 1" [./sha3.hpp:447]   --->   Operation 352 'add' 'n_2' <Predicate = true> <Delay = 1.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln447 = br i1 %icmp_ln447, void %for.body9.split, void %for.inc154" [./sha3.hpp:447]   --->   Operation 353 'br' 'br_ln447' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 354 [1/1] (0.00ns)   --->   "%speclooptripcount_ln448 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1" [./sha3.hpp:448]   --->   Operation 354 'speclooptripcount' 'speclooptripcount_ln448' <Predicate = (!icmp_ln447)> <Delay = 0.00>
ST_134 : Operation 355 [1/1] (0.00ns)   --->   "%specloopname_ln447 = specloopname void @_ssdm_op_SpecLoopName, void @empty_71" [./sha3.hpp:447]   --->   Operation 355 'specloopname' 'specloopname_ln447' <Predicate = (!icmp_ln447)> <Delay = 0.00>
ST_134 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i125 @_ssdm_op_PartSelect.i125.i128.i32.i32, i128 %left_4, i32 3, i32 127" [./sha3.hpp:450]   --->   Operation 356 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln447)> <Delay = 0.00>
ST_134 : Operation 357 [1/1] (1.49ns)   --->   "%icmp_ln450 = icmp_ugt  i128 %left_4, i128 135" [./sha3.hpp:450]   --->   Operation 357 'icmp' 'icmp_ln450' <Predicate = (!icmp_ln447)> <Delay = 1.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln450 = br i1 %icmp_ln450, void %LOOP_GEN_LAST_BLK, void %for.inc21" [./sha3.hpp:450]   --->   Operation 358 'br' 'br_ln450' <Predicate = (!icmp_ln447)> <Delay = 0.00>
ST_134 : Operation 359 [1/1] (0.00ns)   --->   "%e = trunc i128 %left_4" [./sha3.hpp:422]   --->   Operation 359 'trunc' 'e' <Predicate = (!icmp_ln447 & !icmp_ln450)> <Delay = 0.00>
ST_134 : Operation 360 [1/1] (0.57ns)   --->   "%cmp_i_i369 = icmp_eq  i3 %e, i3 0" [./sha3.hpp:422]   --->   Operation 360 'icmp' 'cmp_i_i369' <Predicate = (!icmp_ln447 & !icmp_ln450)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 361 [1/1] (0.57ns)   --->   "%cmp_i_i354 = icmp_eq  i3 %e, i3 1" [./sha3.hpp:422]   --->   Operation 361 'icmp' 'cmp_i_i354' <Predicate = (!icmp_ln447 & !icmp_ln450)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 362 [1/1] (0.57ns)   --->   "%cmp_i_i323 = icmp_eq  i3 %e, i3 2" [./sha3.hpp:422]   --->   Operation 362 'icmp' 'cmp_i_i323' <Predicate = (!icmp_ln447 & !icmp_ln450)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 363 [1/1] (0.57ns)   --->   "%cmp_i_i292 = icmp_eq  i3 %e, i3 3" [./sha3.hpp:422]   --->   Operation 363 'icmp' 'cmp_i_i292' <Predicate = (!icmp_ln447 & !icmp_ln450)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 364 [1/1] (0.57ns)   --->   "%cmp_i_i261 = icmp_eq  i3 %e, i3 4" [./sha3.hpp:422]   --->   Operation 364 'icmp' 'cmp_i_i261' <Predicate = (!icmp_ln447 & !icmp_ln450)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 365 [1/1] (0.57ns)   --->   "%cmp_i_i230 = icmp_eq  i3 %e, i3 5" [./sha3.hpp:422]   --->   Operation 365 'icmp' 'cmp_i_i230' <Predicate = (!icmp_ln447 & !icmp_ln450)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 366 [1/1] (0.57ns)   --->   "%cmp_i_i199 = icmp_eq  i3 %e, i3 6" [./sha3.hpp:422]   --->   Operation 366 'icmp' 'cmp_i_i199' <Predicate = (!icmp_ln447 & !icmp_ln450)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 367 [1/1] (1.48ns)   --->   "%icmp_ln468 = icmp_eq  i125 %trunc_ln3, i125 0" [./sha3.hpp:468]   --->   Operation 367 'icmp' 'icmp_ln468' <Predicate = (!icmp_ln447 & !icmp_ln450)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln468 = br i1 %icmp_ln468, void %if.then32, void %if.then41" [./sha3.hpp:468]   --->   Operation 368 'br' 'br_ln468' <Predicate = (!icmp_ln447 & !icmp_ln450)> <Delay = 0.00>
ST_134 : Operation 369 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_17 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:470]   --->   Operation 369 'read' 'msgReg_17' <Predicate = (!icmp_ln447 & !icmp_ln450 & !icmp_ln468)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_134 : Operation 370 [1/1] (0.28ns)   --->   "%xor_ln471 = xor i64 %msgReg_17, i64 %stateArray_0" [./sha3.hpp:471]   --->   Operation 370 'xor' 'xor_ln471' <Predicate = (!icmp_ln447 & !icmp_ln450 & !icmp_ln468)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 371 [1/1] (0.61ns)   --->   "%br_ln472 = br void %for.inc133" [./sha3.hpp:472]   --->   Operation 371 'br' 'br_ln472' <Predicate = (!icmp_ln447 & !icmp_ln450 & !icmp_ln468)> <Delay = 0.61>
ST_134 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %cmp_i_i369, void %if.else49, void %if.then44" [./sha3.hpp:475]   --->   Operation 372 'br' 'br_ln475' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468)> <Delay = 0.00>
ST_134 : Operation 373 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_18 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:481]   --->   Operation 373 'read' 'msgReg_18' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_134 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %cmp_i_i354, void %if.else59, void %if.then51" [./sha3.hpp:478]   --->   Operation 374 'br' 'br_ln478' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369)> <Delay = 0.00>
ST_134 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln484 = br i1 %cmp_i_i323, void %if.else69, void %if.then61" [./sha3.hpp:484]   --->   Operation 375 'br' 'br_ln484' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354)> <Delay = 0.00>
ST_134 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln490 = br i1 %cmp_i_i292, void %if.else79, void %if.then71" [./sha3.hpp:490]   --->   Operation 376 'br' 'br_ln490' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323)> <Delay = 0.00>
ST_134 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln496 = br i1 %cmp_i_i261, void %if.else89, void %if.then81" [./sha3.hpp:496]   --->   Operation 377 'br' 'br_ln496' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292)> <Delay = 0.00>
ST_134 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %cmp_i_i230, void %if.else99, void %if.then91" [./sha3.hpp:502]   --->   Operation 378 'br' 'br_ln502' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261)> <Delay = 0.00>
ST_134 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %cmp_i_i199, void %if.else109, void %if.then101" [./sha3.hpp:508]   --->   Operation 379 'br' 'br_ln508' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230)> <Delay = 0.00>
ST_134 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln519 = trunc i64 %msgReg_18" [./sha3.hpp:519]   --->   Operation 380 'trunc' 'trunc_ln519' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199)> <Delay = 0.00>
ST_134 : Operation 381 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i56, i1 1, i56 %trunc_ln519" [./sha3.hpp:519]   --->   Operation 381 'bitconcatenate' 'or_ln3' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199)> <Delay = 0.00>
ST_134 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln519 = sext i57 %or_ln3" [./sha3.hpp:519]   --->   Operation 382 'sext' 'sext_ln519' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199)> <Delay = 0.00>
ST_134 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln519 = zext i61 %sext_ln519" [./sha3.hpp:519]   --->   Operation 383 'zext' 'zext_ln519' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199)> <Delay = 0.00>
ST_134 : Operation 384 [1/1] (0.28ns)   --->   "%xor_ln519 = xor i64 %stateArray_0, i64 %zext_ln519" [./sha3.hpp:519]   --->   Operation 384 'xor' 'xor_ln519' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 385 [1/1] (0.61ns)   --->   "%br_ln0 = br void %for.inc133"   --->   Operation 385 'br' 'br_ln0' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199)> <Delay = 0.61>
ST_134 : Operation 386 [1/1] (0.00ns)   --->   "%trunc_ln513 = trunc i64 %msgReg_18" [./sha3.hpp:513]   --->   Operation 386 'trunc' 'trunc_ln513' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199)> <Delay = 0.00>
ST_134 : Operation 387 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 1, i48 %trunc_ln513" [./sha3.hpp:513]   --->   Operation 387 'bitconcatenate' 'or_ln2' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199)> <Delay = 0.00>
ST_134 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln513 = sext i49 %or_ln2" [./sha3.hpp:513]   --->   Operation 388 'sext' 'sext_ln513' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199)> <Delay = 0.00>
ST_134 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i53 %sext_ln513" [./sha3.hpp:513]   --->   Operation 389 'zext' 'zext_ln513' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199)> <Delay = 0.00>
ST_134 : Operation 390 [1/1] (0.28ns)   --->   "%xor_ln513 = xor i64 %stateArray_0, i64 %zext_ln513" [./sha3.hpp:513]   --->   Operation 390 'xor' 'xor_ln513' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 391 [1/1] (0.61ns)   --->   "%br_ln514 = br void %for.inc133" [./sha3.hpp:514]   --->   Operation 391 'br' 'br_ln514' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199)> <Delay = 0.61>
ST_134 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln507 = trunc i64 %msgReg_18" [./sha3.hpp:507]   --->   Operation 392 'trunc' 'trunc_ln507' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230)> <Delay = 0.00>
ST_134 : Operation 393 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i40, i1 1, i40 %trunc_ln507" [./sha3.hpp:507]   --->   Operation 393 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230)> <Delay = 0.00>
ST_134 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln507 = sext i41 %or_ln1" [./sha3.hpp:507]   --->   Operation 394 'sext' 'sext_ln507' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230)> <Delay = 0.00>
ST_134 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln507 = zext i45 %sext_ln507" [./sha3.hpp:507]   --->   Operation 395 'zext' 'zext_ln507' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230)> <Delay = 0.00>
ST_134 : Operation 396 [1/1] (0.28ns)   --->   "%xor_ln507 = xor i64 %stateArray_0, i64 %zext_ln507" [./sha3.hpp:507]   --->   Operation 396 'xor' 'xor_ln507' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 397 [1/1] (0.61ns)   --->   "%br_ln508 = br void %for.inc133" [./sha3.hpp:508]   --->   Operation 397 'br' 'br_ln508' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230)> <Delay = 0.61>
ST_134 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln501 = trunc i64 %msgReg_18" [./sha3.hpp:501]   --->   Operation 398 'trunc' 'trunc_ln501' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261)> <Delay = 0.00>
ST_134 : Operation 399 [1/1] (0.00ns)   --->   "%or_ln9 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %trunc_ln501" [./sha3.hpp:501]   --->   Operation 399 'bitconcatenate' 'or_ln9' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261)> <Delay = 0.00>
ST_134 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln501 = sext i33 %or_ln9" [./sha3.hpp:501]   --->   Operation 400 'sext' 'sext_ln501' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261)> <Delay = 0.00>
ST_134 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i37 %sext_ln501" [./sha3.hpp:501]   --->   Operation 401 'zext' 'zext_ln501' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261)> <Delay = 0.00>
ST_134 : Operation 402 [1/1] (0.28ns)   --->   "%xor_ln501 = xor i64 %stateArray_0, i64 %zext_ln501" [./sha3.hpp:501]   --->   Operation 402 'xor' 'xor_ln501' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 403 [1/1] (0.61ns)   --->   "%br_ln502 = br void %for.inc133" [./sha3.hpp:502]   --->   Operation 403 'br' 'br_ln502' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261)> <Delay = 0.61>
ST_134 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln495 = trunc i64 %msgReg_18" [./sha3.hpp:495]   --->   Operation 404 'trunc' 'trunc_ln495' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292)> <Delay = 0.00>
ST_134 : Operation 405 [1/1] (0.00ns)   --->   "%or_ln8 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %trunc_ln495" [./sha3.hpp:495]   --->   Operation 405 'bitconcatenate' 'or_ln8' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292)> <Delay = 0.00>
ST_134 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln495 = sext i25 %or_ln8" [./sha3.hpp:495]   --->   Operation 406 'sext' 'sext_ln495' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292)> <Delay = 0.00>
ST_134 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln495 = zext i29 %sext_ln495" [./sha3.hpp:495]   --->   Operation 407 'zext' 'zext_ln495' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292)> <Delay = 0.00>
ST_134 : Operation 408 [1/1] (0.28ns)   --->   "%xor_ln495 = xor i64 %stateArray_0, i64 %zext_ln495" [./sha3.hpp:495]   --->   Operation 408 'xor' 'xor_ln495' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 409 [1/1] (0.61ns)   --->   "%br_ln496 = br void %for.inc133" [./sha3.hpp:496]   --->   Operation 409 'br' 'br_ln496' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292)> <Delay = 0.61>
ST_134 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln489 = trunc i64 %msgReg_18" [./sha3.hpp:489]   --->   Operation 410 'trunc' 'trunc_ln489' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & cmp_i_i323)> <Delay = 0.00>
ST_134 : Operation 411 [1/1] (0.00ns)   --->   "%or_ln7 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %trunc_ln489" [./sha3.hpp:489]   --->   Operation 411 'bitconcatenate' 'or_ln7' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & cmp_i_i323)> <Delay = 0.00>
ST_134 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln489 = sext i17 %or_ln7" [./sha3.hpp:489]   --->   Operation 412 'sext' 'sext_ln489' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & cmp_i_i323)> <Delay = 0.00>
ST_134 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln489 = zext i21 %sext_ln489" [./sha3.hpp:489]   --->   Operation 413 'zext' 'zext_ln489' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & cmp_i_i323)> <Delay = 0.00>
ST_134 : Operation 414 [1/1] (0.28ns)   --->   "%xor_ln489 = xor i64 %stateArray_0, i64 %zext_ln489" [./sha3.hpp:489]   --->   Operation 414 'xor' 'xor_ln489' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & cmp_i_i323)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 415 [1/1] (0.61ns)   --->   "%br_ln490 = br void %for.inc133" [./sha3.hpp:490]   --->   Operation 415 'br' 'br_ln490' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & !cmp_i_i354 & cmp_i_i323)> <Delay = 0.61>
ST_134 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln483 = trunc i64 %msgReg_18" [./sha3.hpp:483]   --->   Operation 416 'trunc' 'trunc_ln483' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & cmp_i_i354)> <Delay = 0.00>
ST_134 : Operation 417 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %trunc_ln483" [./sha3.hpp:483]   --->   Operation 417 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & cmp_i_i354)> <Delay = 0.00>
ST_134 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln483 = sext i9 %or_ln" [./sha3.hpp:483]   --->   Operation 418 'sext' 'sext_ln483' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & cmp_i_i354)> <Delay = 0.00>
ST_134 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln483 = zext i13 %sext_ln483" [./sha3.hpp:483]   --->   Operation 419 'zext' 'zext_ln483' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & cmp_i_i354)> <Delay = 0.00>
ST_134 : Operation 420 [1/1] (0.28ns)   --->   "%xor_ln483 = xor i64 %stateArray_0, i64 %zext_ln483" [./sha3.hpp:483]   --->   Operation 420 'xor' 'xor_ln483' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & cmp_i_i354)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 421 [1/1] (0.61ns)   --->   "%br_ln484 = br void %for.inc133" [./sha3.hpp:484]   --->   Operation 421 'br' 'br_ln484' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & !cmp_i_i369 & cmp_i_i354)> <Delay = 0.61>
ST_134 : Operation 422 [1/1] (0.28ns)   --->   "%xor_ln477 = xor i64 %stateArray_0, i64 31" [./sha3.hpp:477]   --->   Operation 422 'xor' 'xor_ln477' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & cmp_i_i369)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 423 [1/1] (0.61ns)   --->   "%br_ln478 = br void %for.inc133" [./sha3.hpp:478]   --->   Operation 423 'br' 'br_ln478' <Predicate = (!icmp_ln447 & !icmp_ln450 & icmp_ln468 & cmp_i_i369)> <Delay = 0.61>
ST_134 : Operation 424 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:456]   --->   Operation 424 'read' 'msgReg' <Predicate = (!icmp_ln447 & icmp_ln450)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_134 : Operation 425 [1/1] (0.28ns)   --->   "%stateArray = xor i64 %msgReg, i64 %stateArray_0" [./sha3.hpp:457]   --->   Operation 425 'xor' 'stateArray' <Predicate = (!icmp_ln447 & icmp_ln450)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 426 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %stateArray_3_0, i64 %stateArray_2_0, i64 %stateArray_1_0, i64 %stateArray_0" [./sha3.hpp:550]   --->   Operation 426 'bitconcatenate' 'tmp' <Predicate = (icmp_ln447)> <Delay = 0.00>
ST_134 : Operation 427 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln550 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %digestStrm_i, i256 %tmp" [./sha3.hpp:550]   --->   Operation 427 'write' 'write_ln550' <Predicate = (icmp_ln447)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_134 : Operation 428 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln551 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endDigestStrm_i, i1 0" [./sha3.hpp:551]   --->   Operation 428 'write' 'write_ln551' <Predicate = (icmp_ln447)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_134 : Operation 429 [1/1] ( I:1.42ns O:1.42ns )   --->   "%endFlag_1 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm_i" [./sha3.hpp:554]   --->   Operation 429 'read' 'endFlag_1' <Predicate = (icmp_ln447)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_134 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln419 = br i1 %endFlag_1, void %fpga_resource_hint.LOOP_INIT_STATE_ARRAYS.7, void %while.end.loopexit" [./sha3.hpp:419]   --->   Operation 430 'br' 'br_ln419' <Predicate = (icmp_ln447)> <Delay = 0.00>
ST_134 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.end"   --->   Operation 431 'br' 'br_ln0' <Predicate = (icmp_ln447 & endFlag_1)> <Delay = 0.00>

State 135 <SV = 134> <Delay = 2.85>
ST_135 : Operation 432 [1/1] (0.00ns)   --->   "%stateArray_53 = phi i64 %xor_ln471, void %if.then32, i64 %xor_ln477, void %if.then44, i64 %xor_ln483, void %if.then51, i64 %xor_ln489, void %if.then61, i64 %xor_ln495, void %if.then71, i64 %xor_ln501, void %if.then81, i64 %xor_ln507, void %if.then91, i64 %xor_ln519, void %if.else109, i64 %xor_ln513, void %if.then101" [./sha3.hpp:471]   --->   Operation 432 'phi' 'stateArray_53' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i124 @_ssdm_op_PartSelect.i124.i128.i32.i32, i128 %left_4, i32 4, i32 127" [./sha3.hpp:468]   --->   Operation 433 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 434 [1/1] (1.47ns)   --->   "%icmp_ln468_1 = icmp_eq  i124 %tmp_26, i124 0" [./sha3.hpp:468]   --->   Operation 434 'icmp' 'icmp_ln468_1' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln468 = br i1 %icmp_ln468_1, void %if.then32.1, void %if.else38.1" [./sha3.hpp:468]   --->   Operation 435 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 436 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_19 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:470]   --->   Operation 436 'read' 'msgReg_19' <Predicate = (!icmp_ln468_1)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_135 : Operation 437 [1/1] (0.28ns)   --->   "%stateArray_160 = xor i64 %msgReg_19, i64 %stateArray_1_0" [./sha3.hpp:471]   --->   Operation 437 'xor' 'stateArray_160' <Predicate = (!icmp_ln468_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 438 [1/1] (0.61ns)   --->   "%br_ln472 = br void %for.inc133.1" [./sha3.hpp:472]   --->   Operation 438 'br' 'br_ln472' <Predicate = (!icmp_ln468_1)> <Delay = 0.61>
ST_135 : Operation 439 [1/1] (1.48ns)   --->   "%icmp_ln472 = icmp_eq  i125 %trunc_ln3, i125 1" [./sha3.hpp:472]   --->   Operation 439 'icmp' 'icmp_ln472' <Predicate = (icmp_ln468_1)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 440 [1/1] (0.61ns)   --->   "%br_ln472 = br i1 %icmp_ln472, void %for.inc133.1, void %if.then41.1" [./sha3.hpp:472]   --->   Operation 440 'br' 'br_ln472' <Predicate = (icmp_ln468_1)> <Delay = 0.61>
ST_135 : Operation 441 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %cmp_i_i369, void %if.else49.1, void %if.then44.1" [./sha3.hpp:475]   --->   Operation 441 'br' 'br_ln475' <Predicate = (icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 442 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_20 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:481]   --->   Operation 442 'read' 'msgReg_20' <Predicate = (!cmp_i_i369 & icmp_ln468_1 & icmp_ln472)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_135 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %cmp_i_i354, void %if.else59.1, void %if.then51.1" [./sha3.hpp:478]   --->   Operation 443 'br' 'br_ln478' <Predicate = (!cmp_i_i369 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln484 = br i1 %cmp_i_i323, void %if.else69.1, void %if.then61.1" [./sha3.hpp:484]   --->   Operation 444 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln490 = br i1 %cmp_i_i292, void %if.else79.1, void %if.then71.1" [./sha3.hpp:490]   --->   Operation 445 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln496 = br i1 %cmp_i_i261, void %if.else89.1, void %if.then81.1" [./sha3.hpp:496]   --->   Operation 446 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %cmp_i_i230, void %if.else99.1, void %if.then91.1" [./sha3.hpp:502]   --->   Operation 447 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %cmp_i_i199, void %if.else109.1, void %if.then101.1" [./sha3.hpp:508]   --->   Operation 448 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln519_1 = trunc i64 %msgReg_20" [./sha3.hpp:519]   --->   Operation 449 'trunc' 'trunc_ln519_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 450 [1/1] (0.00ns)   --->   "%or_ln519_1 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i56, i1 1, i56 %trunc_ln519_1" [./sha3.hpp:519]   --->   Operation 450 'bitconcatenate' 'or_ln519_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln519_1 = sext i57 %or_ln519_1" [./sha3.hpp:519]   --->   Operation 451 'sext' 'sext_ln519_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln519_1 = zext i61 %sext_ln519_1" [./sha3.hpp:519]   --->   Operation 452 'zext' 'zext_ln519_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 453 [1/1] (0.28ns)   --->   "%xor_ln519_1 = xor i64 %stateArray_1_0, i64 %zext_ln519_1" [./sha3.hpp:519]   --->   Operation 453 'xor' 'xor_ln519_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 454 [1/1] (0.61ns)   --->   "%br_ln0 = br void %for.inc133.1"   --->   Operation 454 'br' 'br_ln0' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.61>
ST_135 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln513_1 = trunc i64 %msgReg_20" [./sha3.hpp:513]   --->   Operation 455 'trunc' 'trunc_ln513_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 456 [1/1] (0.00ns)   --->   "%or_ln513_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 1, i48 %trunc_ln513_1" [./sha3.hpp:513]   --->   Operation 456 'bitconcatenate' 'or_ln513_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln513_1 = sext i49 %or_ln513_1" [./sha3.hpp:513]   --->   Operation 457 'sext' 'sext_ln513_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln513_1 = zext i53 %sext_ln513_1" [./sha3.hpp:513]   --->   Operation 458 'zext' 'zext_ln513_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 459 [1/1] (0.28ns)   --->   "%xor_ln513_1 = xor i64 %stateArray_1_0, i64 %zext_ln513_1" [./sha3.hpp:513]   --->   Operation 459 'xor' 'xor_ln513_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 460 [1/1] (0.61ns)   --->   "%br_ln514 = br void %for.inc133.1" [./sha3.hpp:514]   --->   Operation 460 'br' 'br_ln514' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.61>
ST_135 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln507_1 = trunc i64 %msgReg_20" [./sha3.hpp:507]   --->   Operation 461 'trunc' 'trunc_ln507_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 462 [1/1] (0.00ns)   --->   "%or_ln507_1 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i40, i1 1, i40 %trunc_ln507_1" [./sha3.hpp:507]   --->   Operation 462 'bitconcatenate' 'or_ln507_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln507_1 = sext i41 %or_ln507_1" [./sha3.hpp:507]   --->   Operation 463 'sext' 'sext_ln507_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln507_1 = zext i45 %sext_ln507_1" [./sha3.hpp:507]   --->   Operation 464 'zext' 'zext_ln507_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 465 [1/1] (0.28ns)   --->   "%xor_ln507_1 = xor i64 %stateArray_1_0, i64 %zext_ln507_1" [./sha3.hpp:507]   --->   Operation 465 'xor' 'xor_ln507_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 466 [1/1] (0.61ns)   --->   "%br_ln508 = br void %for.inc133.1" [./sha3.hpp:508]   --->   Operation 466 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.61>
ST_135 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln501_1 = trunc i64 %msgReg_20" [./sha3.hpp:501]   --->   Operation 467 'trunc' 'trunc_ln501_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 468 [1/1] (0.00ns)   --->   "%or_ln501_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %trunc_ln501_1" [./sha3.hpp:501]   --->   Operation 468 'bitconcatenate' 'or_ln501_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln501_1 = sext i33 %or_ln501_1" [./sha3.hpp:501]   --->   Operation 469 'sext' 'sext_ln501_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln501_1 = zext i37 %sext_ln501_1" [./sha3.hpp:501]   --->   Operation 470 'zext' 'zext_ln501_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 471 [1/1] (0.28ns)   --->   "%xor_ln501_1 = xor i64 %stateArray_1_0, i64 %zext_ln501_1" [./sha3.hpp:501]   --->   Operation 471 'xor' 'xor_ln501_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 472 [1/1] (0.61ns)   --->   "%br_ln502 = br void %for.inc133.1" [./sha3.hpp:502]   --->   Operation 472 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.61>
ST_135 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln495_1 = trunc i64 %msgReg_20" [./sha3.hpp:495]   --->   Operation 473 'trunc' 'trunc_ln495_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 474 [1/1] (0.00ns)   --->   "%or_ln495_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %trunc_ln495_1" [./sha3.hpp:495]   --->   Operation 474 'bitconcatenate' 'or_ln495_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln495_1 = sext i25 %or_ln495_1" [./sha3.hpp:495]   --->   Operation 475 'sext' 'sext_ln495_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln495_1 = zext i29 %sext_ln495_1" [./sha3.hpp:495]   --->   Operation 476 'zext' 'zext_ln495_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 477 [1/1] (0.28ns)   --->   "%xor_ln495_1 = xor i64 %stateArray_1_0, i64 %zext_ln495_1" [./sha3.hpp:495]   --->   Operation 477 'xor' 'xor_ln495_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 478 [1/1] (0.61ns)   --->   "%br_ln496 = br void %for.inc133.1" [./sha3.hpp:496]   --->   Operation 478 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.61>
ST_135 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln489_1 = trunc i64 %msgReg_20" [./sha3.hpp:489]   --->   Operation 479 'trunc' 'trunc_ln489_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 480 [1/1] (0.00ns)   --->   "%or_ln489_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %trunc_ln489_1" [./sha3.hpp:489]   --->   Operation 480 'bitconcatenate' 'or_ln489_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln489_1 = sext i17 %or_ln489_1" [./sha3.hpp:489]   --->   Operation 481 'sext' 'sext_ln489_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln489_1 = zext i21 %sext_ln489_1" [./sha3.hpp:489]   --->   Operation 482 'zext' 'zext_ln489_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 483 [1/1] (0.28ns)   --->   "%xor_ln489_1 = xor i64 %stateArray_1_0, i64 %zext_ln489_1" [./sha3.hpp:489]   --->   Operation 483 'xor' 'xor_ln489_1' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 484 [1/1] (0.61ns)   --->   "%br_ln490 = br void %for.inc133.1" [./sha3.hpp:490]   --->   Operation 484 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.61>
ST_135 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln483_1 = trunc i64 %msgReg_20" [./sha3.hpp:483]   --->   Operation 485 'trunc' 'trunc_ln483_1' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 486 [1/1] (0.00ns)   --->   "%or_ln483_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %trunc_ln483_1" [./sha3.hpp:483]   --->   Operation 486 'bitconcatenate' 'or_ln483_1' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln483_1 = sext i9 %or_ln483_1" [./sha3.hpp:483]   --->   Operation 487 'sext' 'sext_ln483_1' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln483_1 = zext i13 %sext_ln483_1" [./sha3.hpp:483]   --->   Operation 488 'zext' 'zext_ln483_1' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.00>
ST_135 : Operation 489 [1/1] (0.28ns)   --->   "%xor_ln483_1 = xor i64 %stateArray_1_0, i64 %zext_ln483_1" [./sha3.hpp:483]   --->   Operation 489 'xor' 'xor_ln483_1' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 490 [1/1] (0.61ns)   --->   "%br_ln484 = br void %for.inc133.1" [./sha3.hpp:484]   --->   Operation 490 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.61>
ST_135 : Operation 491 [1/1] (0.28ns)   --->   "%xor_ln477_1 = xor i64 %stateArray_1_0, i64 31" [./sha3.hpp:477]   --->   Operation 491 'xor' 'xor_ln477_1' <Predicate = (cmp_i_i369 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 492 [1/1] (0.61ns)   --->   "%br_ln478 = br void %for.inc133.1" [./sha3.hpp:478]   --->   Operation 492 'br' 'br_ln478' <Predicate = (cmp_i_i369 & icmp_ln468_1 & icmp_ln472)> <Delay = 0.61>

State 136 <SV = 135> <Delay = 2.87>
ST_136 : Operation 493 [1/1] (0.00ns)   --->   "%stateArray_1_3 = phi i64 %stateArray_160, void %if.then32.1, i64 %stateArray_1_0, void %if.else38.1, i64 %xor_ln477_1, void %if.then44.1, i64 %xor_ln483_1, void %if.then51.1, i64 %xor_ln489_1, void %if.then61.1, i64 %xor_ln495_1, void %if.then71.1, i64 %xor_ln501_1, void %if.then81.1, i64 %xor_ln507_1, void %if.then91.1, i64 %xor_ln519_1, void %if.else109.1, i64 %xor_ln513_1, void %if.then101.1"   --->   Operation 493 'phi' 'stateArray_1_3' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 494 [1/1] (1.49ns)   --->   "%icmp_ln468_2 = icmp_ugt  i128 %left_4, i128 23" [./sha3.hpp:468]   --->   Operation 494 'icmp' 'icmp_ln468_2' <Predicate = true> <Delay = 1.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 495 [1/1] (0.00ns)   --->   "%br_ln468 = br i1 %icmp_ln468_2, void %if.else38.2, void %if.then32.2" [./sha3.hpp:468]   --->   Operation 495 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 496 [1/1] (1.48ns)   --->   "%icmp_ln472_1 = icmp_eq  i125 %trunc_ln3, i125 2" [./sha3.hpp:472]   --->   Operation 496 'icmp' 'icmp_ln472_1' <Predicate = (!icmp_ln468_2)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 497 [1/1] (0.61ns)   --->   "%br_ln472 = br i1 %icmp_ln472_1, void %for.inc133.2, void %if.then41.2" [./sha3.hpp:472]   --->   Operation 497 'br' 'br_ln472' <Predicate = (!icmp_ln468_2)> <Delay = 0.61>
ST_136 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %cmp_i_i369, void %if.else49.2, void %if.then44.2" [./sha3.hpp:475]   --->   Operation 498 'br' 'br_ln475' <Predicate = (!icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 499 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_22 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:481]   --->   Operation 499 'read' 'msgReg_22' <Predicate = (!cmp_i_i369 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_136 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %cmp_i_i354, void %if.else59.2, void %if.then51.2" [./sha3.hpp:478]   --->   Operation 500 'br' 'br_ln478' <Predicate = (!cmp_i_i369 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 501 [1/1] (0.00ns)   --->   "%br_ln484 = br i1 %cmp_i_i323, void %if.else69.2, void %if.then61.2" [./sha3.hpp:484]   --->   Operation 501 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln490 = br i1 %cmp_i_i292, void %if.else79.2, void %if.then71.2" [./sha3.hpp:490]   --->   Operation 502 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 503 [1/1] (0.00ns)   --->   "%br_ln496 = br i1 %cmp_i_i261, void %if.else89.2, void %if.then81.2" [./sha3.hpp:496]   --->   Operation 503 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %cmp_i_i230, void %if.else99.2, void %if.then91.2" [./sha3.hpp:502]   --->   Operation 504 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 505 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %cmp_i_i199, void %if.else109.2, void %if.then101.2" [./sha3.hpp:508]   --->   Operation 505 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln519_2 = trunc i64 %msgReg_22" [./sha3.hpp:519]   --->   Operation 506 'trunc' 'trunc_ln519_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 507 [1/1] (0.00ns)   --->   "%or_ln519_2 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i56, i1 1, i56 %trunc_ln519_2" [./sha3.hpp:519]   --->   Operation 507 'bitconcatenate' 'or_ln519_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln519_2 = sext i57 %or_ln519_2" [./sha3.hpp:519]   --->   Operation 508 'sext' 'sext_ln519_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln519_2 = zext i61 %sext_ln519_2" [./sha3.hpp:519]   --->   Operation 509 'zext' 'zext_ln519_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 510 [1/1] (0.28ns)   --->   "%xor_ln519_2 = xor i64 %stateArray_2_0, i64 %zext_ln519_2" [./sha3.hpp:519]   --->   Operation 510 'xor' 'xor_ln519_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 511 [1/1] (0.61ns)   --->   "%br_ln0 = br void %for.inc133.2"   --->   Operation 511 'br' 'br_ln0' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.61>
ST_136 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln513_2 = trunc i64 %msgReg_22" [./sha3.hpp:513]   --->   Operation 512 'trunc' 'trunc_ln513_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 513 [1/1] (0.00ns)   --->   "%or_ln513_2 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 1, i48 %trunc_ln513_2" [./sha3.hpp:513]   --->   Operation 513 'bitconcatenate' 'or_ln513_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln513_2 = sext i49 %or_ln513_2" [./sha3.hpp:513]   --->   Operation 514 'sext' 'sext_ln513_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln513_2 = zext i53 %sext_ln513_2" [./sha3.hpp:513]   --->   Operation 515 'zext' 'zext_ln513_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 516 [1/1] (0.28ns)   --->   "%xor_ln513_2 = xor i64 %stateArray_2_0, i64 %zext_ln513_2" [./sha3.hpp:513]   --->   Operation 516 'xor' 'xor_ln513_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 517 [1/1] (0.61ns)   --->   "%br_ln514 = br void %for.inc133.2" [./sha3.hpp:514]   --->   Operation 517 'br' 'br_ln514' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.61>
ST_136 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln507_2 = trunc i64 %msgReg_22" [./sha3.hpp:507]   --->   Operation 518 'trunc' 'trunc_ln507_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 519 [1/1] (0.00ns)   --->   "%or_ln507_2 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i40, i1 1, i40 %trunc_ln507_2" [./sha3.hpp:507]   --->   Operation 519 'bitconcatenate' 'or_ln507_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln507_2 = sext i41 %or_ln507_2" [./sha3.hpp:507]   --->   Operation 520 'sext' 'sext_ln507_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln507_2 = zext i45 %sext_ln507_2" [./sha3.hpp:507]   --->   Operation 521 'zext' 'zext_ln507_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 522 [1/1] (0.28ns)   --->   "%xor_ln507_2 = xor i64 %stateArray_2_0, i64 %zext_ln507_2" [./sha3.hpp:507]   --->   Operation 522 'xor' 'xor_ln507_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 523 [1/1] (0.61ns)   --->   "%br_ln508 = br void %for.inc133.2" [./sha3.hpp:508]   --->   Operation 523 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.61>
ST_136 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln501_2 = trunc i64 %msgReg_22" [./sha3.hpp:501]   --->   Operation 524 'trunc' 'trunc_ln501_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 525 [1/1] (0.00ns)   --->   "%or_ln501_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %trunc_ln501_2" [./sha3.hpp:501]   --->   Operation 525 'bitconcatenate' 'or_ln501_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln501_2 = sext i33 %or_ln501_2" [./sha3.hpp:501]   --->   Operation 526 'sext' 'sext_ln501_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln501_2 = zext i37 %sext_ln501_2" [./sha3.hpp:501]   --->   Operation 527 'zext' 'zext_ln501_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 528 [1/1] (0.28ns)   --->   "%xor_ln501_2 = xor i64 %stateArray_2_0, i64 %zext_ln501_2" [./sha3.hpp:501]   --->   Operation 528 'xor' 'xor_ln501_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 529 [1/1] (0.61ns)   --->   "%br_ln502 = br void %for.inc133.2" [./sha3.hpp:502]   --->   Operation 529 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.61>
ST_136 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln495_2 = trunc i64 %msgReg_22" [./sha3.hpp:495]   --->   Operation 530 'trunc' 'trunc_ln495_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 531 [1/1] (0.00ns)   --->   "%or_ln495_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %trunc_ln495_2" [./sha3.hpp:495]   --->   Operation 531 'bitconcatenate' 'or_ln495_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln495_2 = sext i25 %or_ln495_2" [./sha3.hpp:495]   --->   Operation 532 'sext' 'sext_ln495_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln495_2 = zext i29 %sext_ln495_2" [./sha3.hpp:495]   --->   Operation 533 'zext' 'zext_ln495_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 534 [1/1] (0.28ns)   --->   "%xor_ln495_2 = xor i64 %stateArray_2_0, i64 %zext_ln495_2" [./sha3.hpp:495]   --->   Operation 534 'xor' 'xor_ln495_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 535 [1/1] (0.61ns)   --->   "%br_ln496 = br void %for.inc133.2" [./sha3.hpp:496]   --->   Operation 535 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.61>
ST_136 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln489_2 = trunc i64 %msgReg_22" [./sha3.hpp:489]   --->   Operation 536 'trunc' 'trunc_ln489_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 537 [1/1] (0.00ns)   --->   "%or_ln489_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %trunc_ln489_2" [./sha3.hpp:489]   --->   Operation 537 'bitconcatenate' 'or_ln489_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln489_2 = sext i17 %or_ln489_2" [./sha3.hpp:489]   --->   Operation 538 'sext' 'sext_ln489_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln489_2 = zext i21 %sext_ln489_2" [./sha3.hpp:489]   --->   Operation 539 'zext' 'zext_ln489_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 540 [1/1] (0.28ns)   --->   "%xor_ln489_2 = xor i64 %stateArray_2_0, i64 %zext_ln489_2" [./sha3.hpp:489]   --->   Operation 540 'xor' 'xor_ln489_2' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 541 [1/1] (0.61ns)   --->   "%br_ln490 = br void %for.inc133.2" [./sha3.hpp:490]   --->   Operation 541 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.61>
ST_136 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln483_2 = trunc i64 %msgReg_22" [./sha3.hpp:483]   --->   Operation 542 'trunc' 'trunc_ln483_2' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 543 [1/1] (0.00ns)   --->   "%or_ln483_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %trunc_ln483_2" [./sha3.hpp:483]   --->   Operation 543 'bitconcatenate' 'or_ln483_2' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln483_2 = sext i9 %or_ln483_2" [./sha3.hpp:483]   --->   Operation 544 'sext' 'sext_ln483_2' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln483_2 = zext i13 %sext_ln483_2" [./sha3.hpp:483]   --->   Operation 545 'zext' 'zext_ln483_2' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.00>
ST_136 : Operation 546 [1/1] (0.28ns)   --->   "%xor_ln483_2 = xor i64 %stateArray_2_0, i64 %zext_ln483_2" [./sha3.hpp:483]   --->   Operation 546 'xor' 'xor_ln483_2' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 547 [1/1] (0.61ns)   --->   "%br_ln484 = br void %for.inc133.2" [./sha3.hpp:484]   --->   Operation 547 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.61>
ST_136 : Operation 548 [1/1] (0.28ns)   --->   "%xor_ln477_2 = xor i64 %stateArray_2_0, i64 31" [./sha3.hpp:477]   --->   Operation 548 'xor' 'xor_ln477_2' <Predicate = (cmp_i_i369 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 549 [1/1] (0.61ns)   --->   "%br_ln478 = br void %for.inc133.2" [./sha3.hpp:478]   --->   Operation 549 'br' 'br_ln478' <Predicate = (cmp_i_i369 & !icmp_ln468_2 & icmp_ln472_1)> <Delay = 0.61>
ST_136 : Operation 550 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_21 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:470]   --->   Operation 550 'read' 'msgReg_21' <Predicate = (icmp_ln468_2)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_136 : Operation 551 [1/1] (0.28ns)   --->   "%stateArray_161 = xor i64 %msgReg_21, i64 %stateArray_2_0" [./sha3.hpp:471]   --->   Operation 551 'xor' 'stateArray_161' <Predicate = (icmp_ln468_2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 552 [1/1] (0.61ns)   --->   "%br_ln472 = br void %for.inc133.2" [./sha3.hpp:472]   --->   Operation 552 'br' 'br_ln472' <Predicate = (icmp_ln468_2)> <Delay = 0.61>

State 137 <SV = 136> <Delay = 2.85>
ST_137 : Operation 553 [1/1] (0.00ns)   --->   "%stateArray_2_3 = phi i64 %stateArray_161, void %if.then32.2, i64 %stateArray_2_0, void %if.else38.2, i64 %xor_ln477_2, void %if.then44.2, i64 %xor_ln483_2, void %if.then51.2, i64 %xor_ln489_2, void %if.then61.2, i64 %xor_ln495_2, void %if.then71.2, i64 %xor_ln501_2, void %if.then81.2, i64 %xor_ln507_2, void %if.then91.2, i64 %xor_ln519_2, void %if.else109.2, i64 %xor_ln513_2, void %if.then101.2"   --->   Operation 553 'phi' 'stateArray_2_3' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i123 @_ssdm_op_PartSelect.i123.i128.i32.i32, i128 %left_4, i32 5, i32 127" [./sha3.hpp:468]   --->   Operation 554 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 555 [1/1] (1.46ns)   --->   "%icmp_ln468_3 = icmp_eq  i123 %tmp_27, i123 0" [./sha3.hpp:468]   --->   Operation 555 'icmp' 'icmp_ln468_3' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln468 = br i1 %icmp_ln468_3, void %if.then32.3, void %if.else38.3" [./sha3.hpp:468]   --->   Operation 556 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 557 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_23 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:470]   --->   Operation 557 'read' 'msgReg_23' <Predicate = (!icmp_ln468_3)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_137 : Operation 558 [1/1] (0.28ns)   --->   "%stateArray_162 = xor i64 %msgReg_23, i64 %stateArray_3_0" [./sha3.hpp:471]   --->   Operation 558 'xor' 'stateArray_162' <Predicate = (!icmp_ln468_3)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 559 [1/1] (0.61ns)   --->   "%br_ln472 = br void %for.inc133.3" [./sha3.hpp:472]   --->   Operation 559 'br' 'br_ln472' <Predicate = (!icmp_ln468_3)> <Delay = 0.61>
ST_137 : Operation 560 [1/1] (1.48ns)   --->   "%icmp_ln472_2 = icmp_eq  i125 %trunc_ln3, i125 3" [./sha3.hpp:472]   --->   Operation 560 'icmp' 'icmp_ln472_2' <Predicate = (icmp_ln468_3)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 561 [1/1] (0.61ns)   --->   "%br_ln472 = br i1 %icmp_ln472_2, void %for.inc133.3, void %if.then41.3" [./sha3.hpp:472]   --->   Operation 561 'br' 'br_ln472' <Predicate = (icmp_ln468_3)> <Delay = 0.61>
ST_137 : Operation 562 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %cmp_i_i369, void %if.else49.3, void %if.then44.3" [./sha3.hpp:475]   --->   Operation 562 'br' 'br_ln475' <Predicate = (icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 563 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_24 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:481]   --->   Operation 563 'read' 'msgReg_24' <Predicate = (!cmp_i_i369 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_137 : Operation 564 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %cmp_i_i354, void %if.else59.3, void %if.then51.3" [./sha3.hpp:478]   --->   Operation 564 'br' 'br_ln478' <Predicate = (!cmp_i_i369 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln484 = br i1 %cmp_i_i323, void %if.else69.3, void %if.then61.3" [./sha3.hpp:484]   --->   Operation 565 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln490 = br i1 %cmp_i_i292, void %if.else79.3, void %if.then71.3" [./sha3.hpp:490]   --->   Operation 566 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 567 [1/1] (0.00ns)   --->   "%br_ln496 = br i1 %cmp_i_i261, void %if.else89.3, void %if.then81.3" [./sha3.hpp:496]   --->   Operation 567 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 568 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %cmp_i_i230, void %if.else99.3, void %if.then91.3" [./sha3.hpp:502]   --->   Operation 568 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 569 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %cmp_i_i199, void %if.else109.3, void %if.then101.3" [./sha3.hpp:508]   --->   Operation 569 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln519_3 = trunc i64 %msgReg_24" [./sha3.hpp:519]   --->   Operation 570 'trunc' 'trunc_ln519_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 571 [1/1] (0.00ns)   --->   "%or_ln519_3 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i56, i1 1, i56 %trunc_ln519_3" [./sha3.hpp:519]   --->   Operation 571 'bitconcatenate' 'or_ln519_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln519_3 = sext i57 %or_ln519_3" [./sha3.hpp:519]   --->   Operation 572 'sext' 'sext_ln519_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln519_3 = zext i61 %sext_ln519_3" [./sha3.hpp:519]   --->   Operation 573 'zext' 'zext_ln519_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 574 [1/1] (0.28ns)   --->   "%xor_ln519_3 = xor i64 %stateArray_3_0, i64 %zext_ln519_3" [./sha3.hpp:519]   --->   Operation 574 'xor' 'xor_ln519_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 575 [1/1] (0.61ns)   --->   "%br_ln0 = br void %for.inc133.3"   --->   Operation 575 'br' 'br_ln0' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.61>
ST_137 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln513_3 = trunc i64 %msgReg_24" [./sha3.hpp:513]   --->   Operation 576 'trunc' 'trunc_ln513_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 577 [1/1] (0.00ns)   --->   "%or_ln513_3 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 1, i48 %trunc_ln513_3" [./sha3.hpp:513]   --->   Operation 577 'bitconcatenate' 'or_ln513_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln513_3 = sext i49 %or_ln513_3" [./sha3.hpp:513]   --->   Operation 578 'sext' 'sext_ln513_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln513_3 = zext i53 %sext_ln513_3" [./sha3.hpp:513]   --->   Operation 579 'zext' 'zext_ln513_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 580 [1/1] (0.28ns)   --->   "%xor_ln513_3 = xor i64 %stateArray_3_0, i64 %zext_ln513_3" [./sha3.hpp:513]   --->   Operation 580 'xor' 'xor_ln513_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 581 [1/1] (0.61ns)   --->   "%br_ln514 = br void %for.inc133.3" [./sha3.hpp:514]   --->   Operation 581 'br' 'br_ln514' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.61>
ST_137 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln507_3 = trunc i64 %msgReg_24" [./sha3.hpp:507]   --->   Operation 582 'trunc' 'trunc_ln507_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 583 [1/1] (0.00ns)   --->   "%or_ln507_3 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i40, i1 1, i40 %trunc_ln507_3" [./sha3.hpp:507]   --->   Operation 583 'bitconcatenate' 'or_ln507_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln507_3 = sext i41 %or_ln507_3" [./sha3.hpp:507]   --->   Operation 584 'sext' 'sext_ln507_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln507_3 = zext i45 %sext_ln507_3" [./sha3.hpp:507]   --->   Operation 585 'zext' 'zext_ln507_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 586 [1/1] (0.28ns)   --->   "%xor_ln507_3 = xor i64 %stateArray_3_0, i64 %zext_ln507_3" [./sha3.hpp:507]   --->   Operation 586 'xor' 'xor_ln507_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 587 [1/1] (0.61ns)   --->   "%br_ln508 = br void %for.inc133.3" [./sha3.hpp:508]   --->   Operation 587 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.61>
ST_137 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln501_3 = trunc i64 %msgReg_24" [./sha3.hpp:501]   --->   Operation 588 'trunc' 'trunc_ln501_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 589 [1/1] (0.00ns)   --->   "%or_ln501_3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %trunc_ln501_3" [./sha3.hpp:501]   --->   Operation 589 'bitconcatenate' 'or_ln501_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln501_3 = sext i33 %or_ln501_3" [./sha3.hpp:501]   --->   Operation 590 'sext' 'sext_ln501_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln501_3 = zext i37 %sext_ln501_3" [./sha3.hpp:501]   --->   Operation 591 'zext' 'zext_ln501_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 592 [1/1] (0.28ns)   --->   "%xor_ln501_3 = xor i64 %stateArray_3_0, i64 %zext_ln501_3" [./sha3.hpp:501]   --->   Operation 592 'xor' 'xor_ln501_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 593 [1/1] (0.61ns)   --->   "%br_ln502 = br void %for.inc133.3" [./sha3.hpp:502]   --->   Operation 593 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.61>
ST_137 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln495_3 = trunc i64 %msgReg_24" [./sha3.hpp:495]   --->   Operation 594 'trunc' 'trunc_ln495_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 595 [1/1] (0.00ns)   --->   "%or_ln495_3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %trunc_ln495_3" [./sha3.hpp:495]   --->   Operation 595 'bitconcatenate' 'or_ln495_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln495_3 = sext i25 %or_ln495_3" [./sha3.hpp:495]   --->   Operation 596 'sext' 'sext_ln495_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln495_3 = zext i29 %sext_ln495_3" [./sha3.hpp:495]   --->   Operation 597 'zext' 'zext_ln495_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 598 [1/1] (0.28ns)   --->   "%xor_ln495_3 = xor i64 %stateArray_3_0, i64 %zext_ln495_3" [./sha3.hpp:495]   --->   Operation 598 'xor' 'xor_ln495_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 599 [1/1] (0.61ns)   --->   "%br_ln496 = br void %for.inc133.3" [./sha3.hpp:496]   --->   Operation 599 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.61>
ST_137 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln489_3 = trunc i64 %msgReg_24" [./sha3.hpp:489]   --->   Operation 600 'trunc' 'trunc_ln489_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 601 [1/1] (0.00ns)   --->   "%or_ln489_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %trunc_ln489_3" [./sha3.hpp:489]   --->   Operation 601 'bitconcatenate' 'or_ln489_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln489_3 = sext i17 %or_ln489_3" [./sha3.hpp:489]   --->   Operation 602 'sext' 'sext_ln489_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln489_3 = zext i21 %sext_ln489_3" [./sha3.hpp:489]   --->   Operation 603 'zext' 'zext_ln489_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 604 [1/1] (0.28ns)   --->   "%xor_ln489_3 = xor i64 %stateArray_3_0, i64 %zext_ln489_3" [./sha3.hpp:489]   --->   Operation 604 'xor' 'xor_ln489_3' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 605 [1/1] (0.61ns)   --->   "%br_ln490 = br void %for.inc133.3" [./sha3.hpp:490]   --->   Operation 605 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.61>
ST_137 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln483_3 = trunc i64 %msgReg_24" [./sha3.hpp:483]   --->   Operation 606 'trunc' 'trunc_ln483_3' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 607 [1/1] (0.00ns)   --->   "%or_ln483_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %trunc_ln483_3" [./sha3.hpp:483]   --->   Operation 607 'bitconcatenate' 'or_ln483_3' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln483_3 = sext i9 %or_ln483_3" [./sha3.hpp:483]   --->   Operation 608 'sext' 'sext_ln483_3' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln483_3 = zext i13 %sext_ln483_3" [./sha3.hpp:483]   --->   Operation 609 'zext' 'zext_ln483_3' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.00>
ST_137 : Operation 610 [1/1] (0.28ns)   --->   "%xor_ln483_3 = xor i64 %stateArray_3_0, i64 %zext_ln483_3" [./sha3.hpp:483]   --->   Operation 610 'xor' 'xor_ln483_3' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 611 [1/1] (0.61ns)   --->   "%br_ln484 = br void %for.inc133.3" [./sha3.hpp:484]   --->   Operation 611 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.61>
ST_137 : Operation 612 [1/1] (0.28ns)   --->   "%xor_ln477_3 = xor i64 %stateArray_3_0, i64 31" [./sha3.hpp:477]   --->   Operation 612 'xor' 'xor_ln477_3' <Predicate = (cmp_i_i369 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 613 [1/1] (0.61ns)   --->   "%br_ln478 = br void %for.inc133.3" [./sha3.hpp:478]   --->   Operation 613 'br' 'br_ln478' <Predicate = (cmp_i_i369 & icmp_ln468_3 & icmp_ln472_2)> <Delay = 0.61>

State 138 <SV = 137> <Delay = 2.87>
ST_138 : Operation 614 [1/1] (0.00ns)   --->   "%stateArray_3_3 = phi i64 %stateArray_162, void %if.then32.3, i64 %stateArray_3_0, void %if.else38.3, i64 %xor_ln477_3, void %if.then44.3, i64 %xor_ln483_3, void %if.then51.3, i64 %xor_ln489_3, void %if.then61.3, i64 %xor_ln495_3, void %if.then71.3, i64 %xor_ln501_3, void %if.then81.3, i64 %xor_ln507_3, void %if.then91.3, i64 %xor_ln519_3, void %if.else109.3, i64 %xor_ln513_3, void %if.then101.3"   --->   Operation 614 'phi' 'stateArray_3_3' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 615 [1/1] (1.49ns)   --->   "%icmp_ln468_4 = icmp_ugt  i128 %left_4, i128 39" [./sha3.hpp:468]   --->   Operation 615 'icmp' 'icmp_ln468_4' <Predicate = true> <Delay = 1.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 616 [1/1] (0.00ns)   --->   "%br_ln468 = br i1 %icmp_ln468_4, void %if.else38.4, void %if.then32.4" [./sha3.hpp:468]   --->   Operation 616 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 617 [1/1] (1.48ns)   --->   "%icmp_ln472_3 = icmp_eq  i125 %trunc_ln3, i125 4" [./sha3.hpp:472]   --->   Operation 617 'icmp' 'icmp_ln472_3' <Predicate = (!icmp_ln468_4)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 618 [1/1] (0.61ns)   --->   "%br_ln472 = br i1 %icmp_ln472_3, void %for.inc133.4, void %if.then41.4" [./sha3.hpp:472]   --->   Operation 618 'br' 'br_ln472' <Predicate = (!icmp_ln468_4)> <Delay = 0.61>
ST_138 : Operation 619 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %cmp_i_i369, void %if.else49.4, void %if.then44.4" [./sha3.hpp:475]   --->   Operation 619 'br' 'br_ln475' <Predicate = (!icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 620 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_26 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:481]   --->   Operation 620 'read' 'msgReg_26' <Predicate = (!cmp_i_i369 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_138 : Operation 621 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %cmp_i_i354, void %if.else59.4, void %if.then51.4" [./sha3.hpp:478]   --->   Operation 621 'br' 'br_ln478' <Predicate = (!cmp_i_i369 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 622 [1/1] (0.00ns)   --->   "%br_ln484 = br i1 %cmp_i_i323, void %if.else69.4, void %if.then61.4" [./sha3.hpp:484]   --->   Operation 622 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 623 [1/1] (0.00ns)   --->   "%br_ln490 = br i1 %cmp_i_i292, void %if.else79.4, void %if.then71.4" [./sha3.hpp:490]   --->   Operation 623 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 624 [1/1] (0.00ns)   --->   "%br_ln496 = br i1 %cmp_i_i261, void %if.else89.4, void %if.then81.4" [./sha3.hpp:496]   --->   Operation 624 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 625 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %cmp_i_i230, void %if.else99.4, void %if.then91.4" [./sha3.hpp:502]   --->   Operation 625 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 626 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %cmp_i_i199, void %if.else109.4, void %if.then101.4" [./sha3.hpp:508]   --->   Operation 626 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln519_4 = trunc i64 %msgReg_26" [./sha3.hpp:519]   --->   Operation 627 'trunc' 'trunc_ln519_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 628 [1/1] (0.00ns)   --->   "%or_ln519_4 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i56, i1 1, i56 %trunc_ln519_4" [./sha3.hpp:519]   --->   Operation 628 'bitconcatenate' 'or_ln519_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln519_4 = sext i57 %or_ln519_4" [./sha3.hpp:519]   --->   Operation 629 'sext' 'sext_ln519_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln519_4 = zext i61 %sext_ln519_4" [./sha3.hpp:519]   --->   Operation 630 'zext' 'zext_ln519_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 631 [1/1] (0.28ns)   --->   "%xor_ln519_4 = xor i64 %stateArray_4_0, i64 %zext_ln519_4" [./sha3.hpp:519]   --->   Operation 631 'xor' 'xor_ln519_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 632 [1/1] (0.61ns)   --->   "%br_ln0 = br void %for.inc133.4"   --->   Operation 632 'br' 'br_ln0' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.61>
ST_138 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln513_4 = trunc i64 %msgReg_26" [./sha3.hpp:513]   --->   Operation 633 'trunc' 'trunc_ln513_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 634 [1/1] (0.00ns)   --->   "%or_ln513_4 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 1, i48 %trunc_ln513_4" [./sha3.hpp:513]   --->   Operation 634 'bitconcatenate' 'or_ln513_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln513_4 = sext i49 %or_ln513_4" [./sha3.hpp:513]   --->   Operation 635 'sext' 'sext_ln513_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln513_4 = zext i53 %sext_ln513_4" [./sha3.hpp:513]   --->   Operation 636 'zext' 'zext_ln513_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 637 [1/1] (0.28ns)   --->   "%xor_ln513_4 = xor i64 %stateArray_4_0, i64 %zext_ln513_4" [./sha3.hpp:513]   --->   Operation 637 'xor' 'xor_ln513_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 638 [1/1] (0.61ns)   --->   "%br_ln514 = br void %for.inc133.4" [./sha3.hpp:514]   --->   Operation 638 'br' 'br_ln514' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.61>
ST_138 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln507_4 = trunc i64 %msgReg_26" [./sha3.hpp:507]   --->   Operation 639 'trunc' 'trunc_ln507_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 640 [1/1] (0.00ns)   --->   "%or_ln507_4 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i40, i1 1, i40 %trunc_ln507_4" [./sha3.hpp:507]   --->   Operation 640 'bitconcatenate' 'or_ln507_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln507_4 = sext i41 %or_ln507_4" [./sha3.hpp:507]   --->   Operation 641 'sext' 'sext_ln507_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln507_4 = zext i45 %sext_ln507_4" [./sha3.hpp:507]   --->   Operation 642 'zext' 'zext_ln507_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 643 [1/1] (0.28ns)   --->   "%xor_ln507_4 = xor i64 %stateArray_4_0, i64 %zext_ln507_4" [./sha3.hpp:507]   --->   Operation 643 'xor' 'xor_ln507_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 644 [1/1] (0.61ns)   --->   "%br_ln508 = br void %for.inc133.4" [./sha3.hpp:508]   --->   Operation 644 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.61>
ST_138 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln501_4 = trunc i64 %msgReg_26" [./sha3.hpp:501]   --->   Operation 645 'trunc' 'trunc_ln501_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 646 [1/1] (0.00ns)   --->   "%or_ln501_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %trunc_ln501_4" [./sha3.hpp:501]   --->   Operation 646 'bitconcatenate' 'or_ln501_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln501_4 = sext i33 %or_ln501_4" [./sha3.hpp:501]   --->   Operation 647 'sext' 'sext_ln501_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln501_4 = zext i37 %sext_ln501_4" [./sha3.hpp:501]   --->   Operation 648 'zext' 'zext_ln501_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 649 [1/1] (0.28ns)   --->   "%xor_ln501_4 = xor i64 %stateArray_4_0, i64 %zext_ln501_4" [./sha3.hpp:501]   --->   Operation 649 'xor' 'xor_ln501_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 650 [1/1] (0.61ns)   --->   "%br_ln502 = br void %for.inc133.4" [./sha3.hpp:502]   --->   Operation 650 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.61>
ST_138 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln495_4 = trunc i64 %msgReg_26" [./sha3.hpp:495]   --->   Operation 651 'trunc' 'trunc_ln495_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 652 [1/1] (0.00ns)   --->   "%or_ln495_4 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %trunc_ln495_4" [./sha3.hpp:495]   --->   Operation 652 'bitconcatenate' 'or_ln495_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln495_4 = sext i25 %or_ln495_4" [./sha3.hpp:495]   --->   Operation 653 'sext' 'sext_ln495_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln495_4 = zext i29 %sext_ln495_4" [./sha3.hpp:495]   --->   Operation 654 'zext' 'zext_ln495_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 655 [1/1] (0.28ns)   --->   "%xor_ln495_4 = xor i64 %stateArray_4_0, i64 %zext_ln495_4" [./sha3.hpp:495]   --->   Operation 655 'xor' 'xor_ln495_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 656 [1/1] (0.61ns)   --->   "%br_ln496 = br void %for.inc133.4" [./sha3.hpp:496]   --->   Operation 656 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.61>
ST_138 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln489_4 = trunc i64 %msgReg_26" [./sha3.hpp:489]   --->   Operation 657 'trunc' 'trunc_ln489_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 658 [1/1] (0.00ns)   --->   "%or_ln489_4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %trunc_ln489_4" [./sha3.hpp:489]   --->   Operation 658 'bitconcatenate' 'or_ln489_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln489_4 = sext i17 %or_ln489_4" [./sha3.hpp:489]   --->   Operation 659 'sext' 'sext_ln489_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln489_4 = zext i21 %sext_ln489_4" [./sha3.hpp:489]   --->   Operation 660 'zext' 'zext_ln489_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 661 [1/1] (0.28ns)   --->   "%xor_ln489_4 = xor i64 %stateArray_4_0, i64 %zext_ln489_4" [./sha3.hpp:489]   --->   Operation 661 'xor' 'xor_ln489_4' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 662 [1/1] (0.61ns)   --->   "%br_ln490 = br void %for.inc133.4" [./sha3.hpp:490]   --->   Operation 662 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.61>
ST_138 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln483_4 = trunc i64 %msgReg_26" [./sha3.hpp:483]   --->   Operation 663 'trunc' 'trunc_ln483_4' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 664 [1/1] (0.00ns)   --->   "%or_ln483_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %trunc_ln483_4" [./sha3.hpp:483]   --->   Operation 664 'bitconcatenate' 'or_ln483_4' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln483_4 = sext i9 %or_ln483_4" [./sha3.hpp:483]   --->   Operation 665 'sext' 'sext_ln483_4' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln483_4 = zext i13 %sext_ln483_4" [./sha3.hpp:483]   --->   Operation 666 'zext' 'zext_ln483_4' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.00>
ST_138 : Operation 667 [1/1] (0.28ns)   --->   "%xor_ln483_4 = xor i64 %stateArray_4_0, i64 %zext_ln483_4" [./sha3.hpp:483]   --->   Operation 667 'xor' 'xor_ln483_4' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 668 [1/1] (0.61ns)   --->   "%br_ln484 = br void %for.inc133.4" [./sha3.hpp:484]   --->   Operation 668 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.61>
ST_138 : Operation 669 [1/1] (0.28ns)   --->   "%xor_ln477_4 = xor i64 %stateArray_4_0, i64 31" [./sha3.hpp:477]   --->   Operation 669 'xor' 'xor_ln477_4' <Predicate = (cmp_i_i369 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 670 [1/1] (0.61ns)   --->   "%br_ln478 = br void %for.inc133.4" [./sha3.hpp:478]   --->   Operation 670 'br' 'br_ln478' <Predicate = (cmp_i_i369 & !icmp_ln468_4 & icmp_ln472_3)> <Delay = 0.61>
ST_138 : Operation 671 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_25 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:470]   --->   Operation 671 'read' 'msgReg_25' <Predicate = (icmp_ln468_4)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_138 : Operation 672 [1/1] (0.28ns)   --->   "%stateArray_163 = xor i64 %msgReg_25, i64 %stateArray_4_0" [./sha3.hpp:471]   --->   Operation 672 'xor' 'stateArray_163' <Predicate = (icmp_ln468_4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 673 [1/1] (0.61ns)   --->   "%br_ln472 = br void %for.inc133.4" [./sha3.hpp:472]   --->   Operation 673 'br' 'br_ln472' <Predicate = (icmp_ln468_4)> <Delay = 0.61>

State 139 <SV = 138> <Delay = 2.87>
ST_139 : Operation 674 [1/1] (0.00ns)   --->   "%stateArray_4_3 = phi i64 %stateArray_163, void %if.then32.4, i64 %stateArray_4_0, void %if.else38.4, i64 %xor_ln477_4, void %if.then44.4, i64 %xor_ln483_4, void %if.then51.4, i64 %xor_ln489_4, void %if.then61.4, i64 %xor_ln495_4, void %if.then71.4, i64 %xor_ln501_4, void %if.then81.4, i64 %xor_ln507_4, void %if.then91.4, i64 %xor_ln519_4, void %if.else109.4, i64 %xor_ln513_4, void %if.then101.4"   --->   Operation 674 'phi' 'stateArray_4_3' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 675 [1/1] (1.49ns)   --->   "%icmp_ln468_5 = icmp_ugt  i128 %left_4, i128 47" [./sha3.hpp:468]   --->   Operation 675 'icmp' 'icmp_ln468_5' <Predicate = true> <Delay = 1.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 676 [1/1] (0.00ns)   --->   "%br_ln468 = br i1 %icmp_ln468_5, void %if.else38.5, void %if.then32.5" [./sha3.hpp:468]   --->   Operation 676 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 677 [1/1] (1.48ns)   --->   "%icmp_ln472_4 = icmp_eq  i125 %trunc_ln3, i125 5" [./sha3.hpp:472]   --->   Operation 677 'icmp' 'icmp_ln472_4' <Predicate = (!icmp_ln468_5)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 678 [1/1] (0.61ns)   --->   "%br_ln472 = br i1 %icmp_ln472_4, void %for.inc133.5, void %if.then41.5" [./sha3.hpp:472]   --->   Operation 678 'br' 'br_ln472' <Predicate = (!icmp_ln468_5)> <Delay = 0.61>
ST_139 : Operation 679 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %cmp_i_i369, void %if.else49.5, void %if.then44.5" [./sha3.hpp:475]   --->   Operation 679 'br' 'br_ln475' <Predicate = (!icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 680 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_28 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:481]   --->   Operation 680 'read' 'msgReg_28' <Predicate = (!cmp_i_i369 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_139 : Operation 681 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %cmp_i_i354, void %if.else59.5, void %if.then51.5" [./sha3.hpp:478]   --->   Operation 681 'br' 'br_ln478' <Predicate = (!cmp_i_i369 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 682 [1/1] (0.00ns)   --->   "%br_ln484 = br i1 %cmp_i_i323, void %if.else69.5, void %if.then61.5" [./sha3.hpp:484]   --->   Operation 682 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 683 [1/1] (0.00ns)   --->   "%br_ln490 = br i1 %cmp_i_i292, void %if.else79.5, void %if.then71.5" [./sha3.hpp:490]   --->   Operation 683 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 684 [1/1] (0.00ns)   --->   "%br_ln496 = br i1 %cmp_i_i261, void %if.else89.5, void %if.then81.5" [./sha3.hpp:496]   --->   Operation 684 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 685 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %cmp_i_i230, void %if.else99.5, void %if.then91.5" [./sha3.hpp:502]   --->   Operation 685 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 686 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %cmp_i_i199, void %if.else109.5, void %if.then101.5" [./sha3.hpp:508]   --->   Operation 686 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln519_5 = trunc i64 %msgReg_28" [./sha3.hpp:519]   --->   Operation 687 'trunc' 'trunc_ln519_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 688 [1/1] (0.00ns)   --->   "%or_ln519_5 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i56, i1 1, i56 %trunc_ln519_5" [./sha3.hpp:519]   --->   Operation 688 'bitconcatenate' 'or_ln519_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln519_5 = sext i57 %or_ln519_5" [./sha3.hpp:519]   --->   Operation 689 'sext' 'sext_ln519_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln519_5 = zext i61 %sext_ln519_5" [./sha3.hpp:519]   --->   Operation 690 'zext' 'zext_ln519_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 691 [1/1] (0.28ns)   --->   "%xor_ln519_5 = xor i64 %stateArray_5_0, i64 %zext_ln519_5" [./sha3.hpp:519]   --->   Operation 691 'xor' 'xor_ln519_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 692 [1/1] (0.61ns)   --->   "%br_ln0 = br void %for.inc133.5"   --->   Operation 692 'br' 'br_ln0' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.61>
ST_139 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln513_5 = trunc i64 %msgReg_28" [./sha3.hpp:513]   --->   Operation 693 'trunc' 'trunc_ln513_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 694 [1/1] (0.00ns)   --->   "%or_ln513_5 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 1, i48 %trunc_ln513_5" [./sha3.hpp:513]   --->   Operation 694 'bitconcatenate' 'or_ln513_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln513_5 = sext i49 %or_ln513_5" [./sha3.hpp:513]   --->   Operation 695 'sext' 'sext_ln513_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln513_5 = zext i53 %sext_ln513_5" [./sha3.hpp:513]   --->   Operation 696 'zext' 'zext_ln513_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 697 [1/1] (0.28ns)   --->   "%xor_ln513_5 = xor i64 %stateArray_5_0, i64 %zext_ln513_5" [./sha3.hpp:513]   --->   Operation 697 'xor' 'xor_ln513_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 698 [1/1] (0.61ns)   --->   "%br_ln514 = br void %for.inc133.5" [./sha3.hpp:514]   --->   Operation 698 'br' 'br_ln514' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.61>
ST_139 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln507_5 = trunc i64 %msgReg_28" [./sha3.hpp:507]   --->   Operation 699 'trunc' 'trunc_ln507_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 700 [1/1] (0.00ns)   --->   "%or_ln507_5 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i40, i1 1, i40 %trunc_ln507_5" [./sha3.hpp:507]   --->   Operation 700 'bitconcatenate' 'or_ln507_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln507_5 = sext i41 %or_ln507_5" [./sha3.hpp:507]   --->   Operation 701 'sext' 'sext_ln507_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln507_5 = zext i45 %sext_ln507_5" [./sha3.hpp:507]   --->   Operation 702 'zext' 'zext_ln507_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 703 [1/1] (0.28ns)   --->   "%xor_ln507_5 = xor i64 %stateArray_5_0, i64 %zext_ln507_5" [./sha3.hpp:507]   --->   Operation 703 'xor' 'xor_ln507_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 704 [1/1] (0.61ns)   --->   "%br_ln508 = br void %for.inc133.5" [./sha3.hpp:508]   --->   Operation 704 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.61>
ST_139 : Operation 705 [1/1] (0.00ns)   --->   "%trunc_ln501_5 = trunc i64 %msgReg_28" [./sha3.hpp:501]   --->   Operation 705 'trunc' 'trunc_ln501_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 706 [1/1] (0.00ns)   --->   "%or_ln501_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %trunc_ln501_5" [./sha3.hpp:501]   --->   Operation 706 'bitconcatenate' 'or_ln501_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln501_5 = sext i33 %or_ln501_5" [./sha3.hpp:501]   --->   Operation 707 'sext' 'sext_ln501_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln501_5 = zext i37 %sext_ln501_5" [./sha3.hpp:501]   --->   Operation 708 'zext' 'zext_ln501_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 709 [1/1] (0.28ns)   --->   "%xor_ln501_5 = xor i64 %stateArray_5_0, i64 %zext_ln501_5" [./sha3.hpp:501]   --->   Operation 709 'xor' 'xor_ln501_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 710 [1/1] (0.61ns)   --->   "%br_ln502 = br void %for.inc133.5" [./sha3.hpp:502]   --->   Operation 710 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.61>
ST_139 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln495_5 = trunc i64 %msgReg_28" [./sha3.hpp:495]   --->   Operation 711 'trunc' 'trunc_ln495_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 712 [1/1] (0.00ns)   --->   "%or_ln495_5 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %trunc_ln495_5" [./sha3.hpp:495]   --->   Operation 712 'bitconcatenate' 'or_ln495_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln495_5 = sext i25 %or_ln495_5" [./sha3.hpp:495]   --->   Operation 713 'sext' 'sext_ln495_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln495_5 = zext i29 %sext_ln495_5" [./sha3.hpp:495]   --->   Operation 714 'zext' 'zext_ln495_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 715 [1/1] (0.28ns)   --->   "%xor_ln495_5 = xor i64 %stateArray_5_0, i64 %zext_ln495_5" [./sha3.hpp:495]   --->   Operation 715 'xor' 'xor_ln495_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 716 [1/1] (0.61ns)   --->   "%br_ln496 = br void %for.inc133.5" [./sha3.hpp:496]   --->   Operation 716 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.61>
ST_139 : Operation 717 [1/1] (0.00ns)   --->   "%trunc_ln489_5 = trunc i64 %msgReg_28" [./sha3.hpp:489]   --->   Operation 717 'trunc' 'trunc_ln489_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 718 [1/1] (0.00ns)   --->   "%or_ln489_5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %trunc_ln489_5" [./sha3.hpp:489]   --->   Operation 718 'bitconcatenate' 'or_ln489_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln489_5 = sext i17 %or_ln489_5" [./sha3.hpp:489]   --->   Operation 719 'sext' 'sext_ln489_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln489_5 = zext i21 %sext_ln489_5" [./sha3.hpp:489]   --->   Operation 720 'zext' 'zext_ln489_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 721 [1/1] (0.28ns)   --->   "%xor_ln489_5 = xor i64 %stateArray_5_0, i64 %zext_ln489_5" [./sha3.hpp:489]   --->   Operation 721 'xor' 'xor_ln489_5' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 722 [1/1] (0.61ns)   --->   "%br_ln490 = br void %for.inc133.5" [./sha3.hpp:490]   --->   Operation 722 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.61>
ST_139 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln483_5 = trunc i64 %msgReg_28" [./sha3.hpp:483]   --->   Operation 723 'trunc' 'trunc_ln483_5' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 724 [1/1] (0.00ns)   --->   "%or_ln483_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %trunc_ln483_5" [./sha3.hpp:483]   --->   Operation 724 'bitconcatenate' 'or_ln483_5' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln483_5 = sext i9 %or_ln483_5" [./sha3.hpp:483]   --->   Operation 725 'sext' 'sext_ln483_5' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln483_5 = zext i13 %sext_ln483_5" [./sha3.hpp:483]   --->   Operation 726 'zext' 'zext_ln483_5' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.00>
ST_139 : Operation 727 [1/1] (0.28ns)   --->   "%xor_ln483_5 = xor i64 %stateArray_5_0, i64 %zext_ln483_5" [./sha3.hpp:483]   --->   Operation 727 'xor' 'xor_ln483_5' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 728 [1/1] (0.61ns)   --->   "%br_ln484 = br void %for.inc133.5" [./sha3.hpp:484]   --->   Operation 728 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.61>
ST_139 : Operation 729 [1/1] (0.28ns)   --->   "%xor_ln477_5 = xor i64 %stateArray_5_0, i64 31" [./sha3.hpp:477]   --->   Operation 729 'xor' 'xor_ln477_5' <Predicate = (cmp_i_i369 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 730 [1/1] (0.61ns)   --->   "%br_ln478 = br void %for.inc133.5" [./sha3.hpp:478]   --->   Operation 730 'br' 'br_ln478' <Predicate = (cmp_i_i369 & !icmp_ln468_5 & icmp_ln472_4)> <Delay = 0.61>
ST_139 : Operation 731 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_27 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:470]   --->   Operation 731 'read' 'msgReg_27' <Predicate = (icmp_ln468_5)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_139 : Operation 732 [1/1] (0.28ns)   --->   "%stateArray_164 = xor i64 %msgReg_27, i64 %stateArray_5_0" [./sha3.hpp:471]   --->   Operation 732 'xor' 'stateArray_164' <Predicate = (icmp_ln468_5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 733 [1/1] (0.61ns)   --->   "%br_ln472 = br void %for.inc133.5" [./sha3.hpp:472]   --->   Operation 733 'br' 'br_ln472' <Predicate = (icmp_ln468_5)> <Delay = 0.61>

State 140 <SV = 139> <Delay = 2.87>
ST_140 : Operation 734 [1/1] (0.00ns)   --->   "%stateArray_5_3 = phi i64 %stateArray_164, void %if.then32.5, i64 %stateArray_5_0, void %if.else38.5, i64 %xor_ln477_5, void %if.then44.5, i64 %xor_ln483_5, void %if.then51.5, i64 %xor_ln489_5, void %if.then61.5, i64 %xor_ln495_5, void %if.then71.5, i64 %xor_ln501_5, void %if.then81.5, i64 %xor_ln507_5, void %if.then91.5, i64 %xor_ln519_5, void %if.else109.5, i64 %xor_ln513_5, void %if.then101.5"   --->   Operation 734 'phi' 'stateArray_5_3' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 735 [1/1] (1.49ns)   --->   "%icmp_ln468_6 = icmp_ugt  i128 %left_4, i128 55" [./sha3.hpp:468]   --->   Operation 735 'icmp' 'icmp_ln468_6' <Predicate = true> <Delay = 1.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 736 [1/1] (0.00ns)   --->   "%br_ln468 = br i1 %icmp_ln468_6, void %if.else38.6, void %if.then32.6" [./sha3.hpp:468]   --->   Operation 736 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 737 [1/1] (1.48ns)   --->   "%icmp_ln472_5 = icmp_eq  i125 %trunc_ln3, i125 6" [./sha3.hpp:472]   --->   Operation 737 'icmp' 'icmp_ln472_5' <Predicate = (!icmp_ln468_6)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 738 [1/1] (0.61ns)   --->   "%br_ln472 = br i1 %icmp_ln472_5, void %for.inc133.6, void %if.then41.6" [./sha3.hpp:472]   --->   Operation 738 'br' 'br_ln472' <Predicate = (!icmp_ln468_6)> <Delay = 0.61>
ST_140 : Operation 739 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %cmp_i_i369, void %if.else49.6, void %if.then44.6" [./sha3.hpp:475]   --->   Operation 739 'br' 'br_ln475' <Predicate = (!icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 740 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_30 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:481]   --->   Operation 740 'read' 'msgReg_30' <Predicate = (!cmp_i_i369 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_140 : Operation 741 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %cmp_i_i354, void %if.else59.6, void %if.then51.6" [./sha3.hpp:478]   --->   Operation 741 'br' 'br_ln478' <Predicate = (!cmp_i_i369 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 742 [1/1] (0.00ns)   --->   "%br_ln484 = br i1 %cmp_i_i323, void %if.else69.6, void %if.then61.6" [./sha3.hpp:484]   --->   Operation 742 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 743 [1/1] (0.00ns)   --->   "%br_ln490 = br i1 %cmp_i_i292, void %if.else79.6, void %if.then71.6" [./sha3.hpp:490]   --->   Operation 743 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 744 [1/1] (0.00ns)   --->   "%br_ln496 = br i1 %cmp_i_i261, void %if.else89.6, void %if.then81.6" [./sha3.hpp:496]   --->   Operation 744 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 745 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %cmp_i_i230, void %if.else99.6, void %if.then91.6" [./sha3.hpp:502]   --->   Operation 745 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 746 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %cmp_i_i199, void %if.else109.6, void %if.then101.6" [./sha3.hpp:508]   --->   Operation 746 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln519_6 = trunc i64 %msgReg_30" [./sha3.hpp:519]   --->   Operation 747 'trunc' 'trunc_ln519_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 748 [1/1] (0.00ns)   --->   "%or_ln519_6 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i56, i1 1, i56 %trunc_ln519_6" [./sha3.hpp:519]   --->   Operation 748 'bitconcatenate' 'or_ln519_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln519_6 = sext i57 %or_ln519_6" [./sha3.hpp:519]   --->   Operation 749 'sext' 'sext_ln519_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln519_6 = zext i61 %sext_ln519_6" [./sha3.hpp:519]   --->   Operation 750 'zext' 'zext_ln519_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 751 [1/1] (0.28ns)   --->   "%xor_ln519_6 = xor i64 %stateArray_6_0, i64 %zext_ln519_6" [./sha3.hpp:519]   --->   Operation 751 'xor' 'xor_ln519_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 752 [1/1] (0.61ns)   --->   "%br_ln0 = br void %for.inc133.6"   --->   Operation 752 'br' 'br_ln0' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.61>
ST_140 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln513_6 = trunc i64 %msgReg_30" [./sha3.hpp:513]   --->   Operation 753 'trunc' 'trunc_ln513_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 754 [1/1] (0.00ns)   --->   "%or_ln513_6 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 1, i48 %trunc_ln513_6" [./sha3.hpp:513]   --->   Operation 754 'bitconcatenate' 'or_ln513_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln513_6 = sext i49 %or_ln513_6" [./sha3.hpp:513]   --->   Operation 755 'sext' 'sext_ln513_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln513_6 = zext i53 %sext_ln513_6" [./sha3.hpp:513]   --->   Operation 756 'zext' 'zext_ln513_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 757 [1/1] (0.28ns)   --->   "%xor_ln513_6 = xor i64 %stateArray_6_0, i64 %zext_ln513_6" [./sha3.hpp:513]   --->   Operation 757 'xor' 'xor_ln513_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 758 [1/1] (0.61ns)   --->   "%br_ln514 = br void %for.inc133.6" [./sha3.hpp:514]   --->   Operation 758 'br' 'br_ln514' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.61>
ST_140 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln507_6 = trunc i64 %msgReg_30" [./sha3.hpp:507]   --->   Operation 759 'trunc' 'trunc_ln507_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 760 [1/1] (0.00ns)   --->   "%or_ln507_6 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i40, i1 1, i40 %trunc_ln507_6" [./sha3.hpp:507]   --->   Operation 760 'bitconcatenate' 'or_ln507_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln507_6 = sext i41 %or_ln507_6" [./sha3.hpp:507]   --->   Operation 761 'sext' 'sext_ln507_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln507_6 = zext i45 %sext_ln507_6" [./sha3.hpp:507]   --->   Operation 762 'zext' 'zext_ln507_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 763 [1/1] (0.28ns)   --->   "%xor_ln507_6 = xor i64 %stateArray_6_0, i64 %zext_ln507_6" [./sha3.hpp:507]   --->   Operation 763 'xor' 'xor_ln507_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 764 [1/1] (0.61ns)   --->   "%br_ln508 = br void %for.inc133.6" [./sha3.hpp:508]   --->   Operation 764 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.61>
ST_140 : Operation 765 [1/1] (0.00ns)   --->   "%trunc_ln501_6 = trunc i64 %msgReg_30" [./sha3.hpp:501]   --->   Operation 765 'trunc' 'trunc_ln501_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 766 [1/1] (0.00ns)   --->   "%or_ln501_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %trunc_ln501_6" [./sha3.hpp:501]   --->   Operation 766 'bitconcatenate' 'or_ln501_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln501_6 = sext i33 %or_ln501_6" [./sha3.hpp:501]   --->   Operation 767 'sext' 'sext_ln501_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln501_6 = zext i37 %sext_ln501_6" [./sha3.hpp:501]   --->   Operation 768 'zext' 'zext_ln501_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 769 [1/1] (0.28ns)   --->   "%xor_ln501_6 = xor i64 %stateArray_6_0, i64 %zext_ln501_6" [./sha3.hpp:501]   --->   Operation 769 'xor' 'xor_ln501_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 770 [1/1] (0.61ns)   --->   "%br_ln502 = br void %for.inc133.6" [./sha3.hpp:502]   --->   Operation 770 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.61>
ST_140 : Operation 771 [1/1] (0.00ns)   --->   "%trunc_ln495_6 = trunc i64 %msgReg_30" [./sha3.hpp:495]   --->   Operation 771 'trunc' 'trunc_ln495_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 772 [1/1] (0.00ns)   --->   "%or_ln495_6 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %trunc_ln495_6" [./sha3.hpp:495]   --->   Operation 772 'bitconcatenate' 'or_ln495_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln495_6 = sext i25 %or_ln495_6" [./sha3.hpp:495]   --->   Operation 773 'sext' 'sext_ln495_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln495_6 = zext i29 %sext_ln495_6" [./sha3.hpp:495]   --->   Operation 774 'zext' 'zext_ln495_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 775 [1/1] (0.28ns)   --->   "%xor_ln495_6 = xor i64 %stateArray_6_0, i64 %zext_ln495_6" [./sha3.hpp:495]   --->   Operation 775 'xor' 'xor_ln495_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 776 [1/1] (0.61ns)   --->   "%br_ln496 = br void %for.inc133.6" [./sha3.hpp:496]   --->   Operation 776 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.61>
ST_140 : Operation 777 [1/1] (0.00ns)   --->   "%trunc_ln489_6 = trunc i64 %msgReg_30" [./sha3.hpp:489]   --->   Operation 777 'trunc' 'trunc_ln489_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 778 [1/1] (0.00ns)   --->   "%or_ln489_6 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %trunc_ln489_6" [./sha3.hpp:489]   --->   Operation 778 'bitconcatenate' 'or_ln489_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln489_6 = sext i17 %or_ln489_6" [./sha3.hpp:489]   --->   Operation 779 'sext' 'sext_ln489_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln489_6 = zext i21 %sext_ln489_6" [./sha3.hpp:489]   --->   Operation 780 'zext' 'zext_ln489_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 781 [1/1] (0.28ns)   --->   "%xor_ln489_6 = xor i64 %stateArray_6_0, i64 %zext_ln489_6" [./sha3.hpp:489]   --->   Operation 781 'xor' 'xor_ln489_6' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 782 [1/1] (0.61ns)   --->   "%br_ln490 = br void %for.inc133.6" [./sha3.hpp:490]   --->   Operation 782 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.61>
ST_140 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln483_6 = trunc i64 %msgReg_30" [./sha3.hpp:483]   --->   Operation 783 'trunc' 'trunc_ln483_6' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 784 [1/1] (0.00ns)   --->   "%or_ln483_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %trunc_ln483_6" [./sha3.hpp:483]   --->   Operation 784 'bitconcatenate' 'or_ln483_6' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln483_6 = sext i9 %or_ln483_6" [./sha3.hpp:483]   --->   Operation 785 'sext' 'sext_ln483_6' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln483_6 = zext i13 %sext_ln483_6" [./sha3.hpp:483]   --->   Operation 786 'zext' 'zext_ln483_6' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.00>
ST_140 : Operation 787 [1/1] (0.28ns)   --->   "%xor_ln483_6 = xor i64 %stateArray_6_0, i64 %zext_ln483_6" [./sha3.hpp:483]   --->   Operation 787 'xor' 'xor_ln483_6' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 788 [1/1] (0.61ns)   --->   "%br_ln484 = br void %for.inc133.6" [./sha3.hpp:484]   --->   Operation 788 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.61>
ST_140 : Operation 789 [1/1] (0.28ns)   --->   "%xor_ln477_6 = xor i64 %stateArray_6_0, i64 31" [./sha3.hpp:477]   --->   Operation 789 'xor' 'xor_ln477_6' <Predicate = (cmp_i_i369 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 790 [1/1] (0.61ns)   --->   "%br_ln478 = br void %for.inc133.6" [./sha3.hpp:478]   --->   Operation 790 'br' 'br_ln478' <Predicate = (cmp_i_i369 & !icmp_ln468_6 & icmp_ln472_5)> <Delay = 0.61>
ST_140 : Operation 791 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_29 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:470]   --->   Operation 791 'read' 'msgReg_29' <Predicate = (icmp_ln468_6)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_140 : Operation 792 [1/1] (0.28ns)   --->   "%stateArray_165 = xor i64 %msgReg_29, i64 %stateArray_6_0" [./sha3.hpp:471]   --->   Operation 792 'xor' 'stateArray_165' <Predicate = (icmp_ln468_6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 793 [1/1] (0.61ns)   --->   "%br_ln472 = br void %for.inc133.6" [./sha3.hpp:472]   --->   Operation 793 'br' 'br_ln472' <Predicate = (icmp_ln468_6)> <Delay = 0.61>

State 141 <SV = 140> <Delay = 2.85>
ST_141 : Operation 794 [1/1] (0.00ns)   --->   "%stateArray_6_3 = phi i64 %stateArray_165, void %if.then32.6, i64 %stateArray_6_0, void %if.else38.6, i64 %xor_ln477_6, void %if.then44.6, i64 %xor_ln483_6, void %if.then51.6, i64 %xor_ln489_6, void %if.then61.6, i64 %xor_ln495_6, void %if.then71.6, i64 %xor_ln501_6, void %if.then81.6, i64 %xor_ln507_6, void %if.then91.6, i64 %xor_ln519_6, void %if.else109.6, i64 %xor_ln513_6, void %if.then101.6"   --->   Operation 794 'phi' 'stateArray_6_3' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i122 @_ssdm_op_PartSelect.i122.i128.i32.i32, i128 %left_4, i32 6, i32 127" [./sha3.hpp:468]   --->   Operation 795 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 796 [1/1] (1.46ns)   --->   "%icmp_ln468_7 = icmp_eq  i122 %tmp_28, i122 0" [./sha3.hpp:468]   --->   Operation 796 'icmp' 'icmp_ln468_7' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 797 [1/1] (0.00ns)   --->   "%br_ln468 = br i1 %icmp_ln468_7, void %if.then32.7, void %if.else38.7" [./sha3.hpp:468]   --->   Operation 797 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 798 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_31 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:470]   --->   Operation 798 'read' 'msgReg_31' <Predicate = (!icmp_ln468_7)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_141 : Operation 799 [1/1] (0.28ns)   --->   "%stateArray_166 = xor i64 %msgReg_31, i64 %stateArray_7_0" [./sha3.hpp:471]   --->   Operation 799 'xor' 'stateArray_166' <Predicate = (!icmp_ln468_7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 800 [1/1] (0.61ns)   --->   "%br_ln472 = br void %for.inc133.7" [./sha3.hpp:472]   --->   Operation 800 'br' 'br_ln472' <Predicate = (!icmp_ln468_7)> <Delay = 0.61>
ST_141 : Operation 801 [1/1] (1.48ns)   --->   "%icmp_ln472_6 = icmp_eq  i125 %trunc_ln3, i125 7" [./sha3.hpp:472]   --->   Operation 801 'icmp' 'icmp_ln472_6' <Predicate = (icmp_ln468_7)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 802 [1/1] (0.61ns)   --->   "%br_ln472 = br i1 %icmp_ln472_6, void %for.inc133.7, void %if.then41.7" [./sha3.hpp:472]   --->   Operation 802 'br' 'br_ln472' <Predicate = (icmp_ln468_7)> <Delay = 0.61>
ST_141 : Operation 803 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %cmp_i_i369, void %if.else49.7, void %if.then44.7" [./sha3.hpp:475]   --->   Operation 803 'br' 'br_ln475' <Predicate = (icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 804 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_32 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:481]   --->   Operation 804 'read' 'msgReg_32' <Predicate = (!cmp_i_i369 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_141 : Operation 805 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %cmp_i_i354, void %if.else59.7, void %if.then51.7" [./sha3.hpp:478]   --->   Operation 805 'br' 'br_ln478' <Predicate = (!cmp_i_i369 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 806 [1/1] (0.00ns)   --->   "%br_ln484 = br i1 %cmp_i_i323, void %if.else69.7, void %if.then61.7" [./sha3.hpp:484]   --->   Operation 806 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 807 [1/1] (0.00ns)   --->   "%br_ln490 = br i1 %cmp_i_i292, void %if.else79.7, void %if.then71.7" [./sha3.hpp:490]   --->   Operation 807 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 808 [1/1] (0.00ns)   --->   "%br_ln496 = br i1 %cmp_i_i261, void %if.else89.7, void %if.then81.7" [./sha3.hpp:496]   --->   Operation 808 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 809 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %cmp_i_i230, void %if.else99.7, void %if.then91.7" [./sha3.hpp:502]   --->   Operation 809 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 810 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %cmp_i_i199, void %if.else109.7, void %if.then101.7" [./sha3.hpp:508]   --->   Operation 810 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln519_7 = trunc i64 %msgReg_32" [./sha3.hpp:519]   --->   Operation 811 'trunc' 'trunc_ln519_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 812 [1/1] (0.00ns)   --->   "%or_ln519_7 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i56, i1 1, i56 %trunc_ln519_7" [./sha3.hpp:519]   --->   Operation 812 'bitconcatenate' 'or_ln519_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln519_7 = sext i57 %or_ln519_7" [./sha3.hpp:519]   --->   Operation 813 'sext' 'sext_ln519_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln519_7 = zext i61 %sext_ln519_7" [./sha3.hpp:519]   --->   Operation 814 'zext' 'zext_ln519_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 815 [1/1] (0.28ns)   --->   "%xor_ln519_7 = xor i64 %stateArray_7_0, i64 %zext_ln519_7" [./sha3.hpp:519]   --->   Operation 815 'xor' 'xor_ln519_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 816 [1/1] (0.61ns)   --->   "%br_ln0 = br void %for.inc133.7"   --->   Operation 816 'br' 'br_ln0' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.61>
ST_141 : Operation 817 [1/1] (0.00ns)   --->   "%trunc_ln513_7 = trunc i64 %msgReg_32" [./sha3.hpp:513]   --->   Operation 817 'trunc' 'trunc_ln513_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 818 [1/1] (0.00ns)   --->   "%or_ln513_7 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 1, i48 %trunc_ln513_7" [./sha3.hpp:513]   --->   Operation 818 'bitconcatenate' 'or_ln513_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln513_7 = sext i49 %or_ln513_7" [./sha3.hpp:513]   --->   Operation 819 'sext' 'sext_ln513_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln513_7 = zext i53 %sext_ln513_7" [./sha3.hpp:513]   --->   Operation 820 'zext' 'zext_ln513_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 821 [1/1] (0.28ns)   --->   "%xor_ln513_7 = xor i64 %stateArray_7_0, i64 %zext_ln513_7" [./sha3.hpp:513]   --->   Operation 821 'xor' 'xor_ln513_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 822 [1/1] (0.61ns)   --->   "%br_ln514 = br void %for.inc133.7" [./sha3.hpp:514]   --->   Operation 822 'br' 'br_ln514' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.61>
ST_141 : Operation 823 [1/1] (0.00ns)   --->   "%trunc_ln507_7 = trunc i64 %msgReg_32" [./sha3.hpp:507]   --->   Operation 823 'trunc' 'trunc_ln507_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 824 [1/1] (0.00ns)   --->   "%or_ln507_7 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i40, i1 1, i40 %trunc_ln507_7" [./sha3.hpp:507]   --->   Operation 824 'bitconcatenate' 'or_ln507_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln507_7 = sext i41 %or_ln507_7" [./sha3.hpp:507]   --->   Operation 825 'sext' 'sext_ln507_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln507_7 = zext i45 %sext_ln507_7" [./sha3.hpp:507]   --->   Operation 826 'zext' 'zext_ln507_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 827 [1/1] (0.28ns)   --->   "%xor_ln507_7 = xor i64 %stateArray_7_0, i64 %zext_ln507_7" [./sha3.hpp:507]   --->   Operation 827 'xor' 'xor_ln507_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 828 [1/1] (0.61ns)   --->   "%br_ln508 = br void %for.inc133.7" [./sha3.hpp:508]   --->   Operation 828 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.61>
ST_141 : Operation 829 [1/1] (0.00ns)   --->   "%trunc_ln501_7 = trunc i64 %msgReg_32" [./sha3.hpp:501]   --->   Operation 829 'trunc' 'trunc_ln501_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 830 [1/1] (0.00ns)   --->   "%or_ln501_7 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %trunc_ln501_7" [./sha3.hpp:501]   --->   Operation 830 'bitconcatenate' 'or_ln501_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 831 [1/1] (0.00ns)   --->   "%sext_ln501_7 = sext i33 %or_ln501_7" [./sha3.hpp:501]   --->   Operation 831 'sext' 'sext_ln501_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln501_7 = zext i37 %sext_ln501_7" [./sha3.hpp:501]   --->   Operation 832 'zext' 'zext_ln501_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 833 [1/1] (0.28ns)   --->   "%xor_ln501_7 = xor i64 %stateArray_7_0, i64 %zext_ln501_7" [./sha3.hpp:501]   --->   Operation 833 'xor' 'xor_ln501_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 834 [1/1] (0.61ns)   --->   "%br_ln502 = br void %for.inc133.7" [./sha3.hpp:502]   --->   Operation 834 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.61>
ST_141 : Operation 835 [1/1] (0.00ns)   --->   "%trunc_ln495_7 = trunc i64 %msgReg_32" [./sha3.hpp:495]   --->   Operation 835 'trunc' 'trunc_ln495_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 836 [1/1] (0.00ns)   --->   "%or_ln495_7 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %trunc_ln495_7" [./sha3.hpp:495]   --->   Operation 836 'bitconcatenate' 'or_ln495_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln495_7 = sext i25 %or_ln495_7" [./sha3.hpp:495]   --->   Operation 837 'sext' 'sext_ln495_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln495_7 = zext i29 %sext_ln495_7" [./sha3.hpp:495]   --->   Operation 838 'zext' 'zext_ln495_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 839 [1/1] (0.28ns)   --->   "%xor_ln495_7 = xor i64 %stateArray_7_0, i64 %zext_ln495_7" [./sha3.hpp:495]   --->   Operation 839 'xor' 'xor_ln495_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 840 [1/1] (0.61ns)   --->   "%br_ln496 = br void %for.inc133.7" [./sha3.hpp:496]   --->   Operation 840 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.61>
ST_141 : Operation 841 [1/1] (0.00ns)   --->   "%trunc_ln489_7 = trunc i64 %msgReg_32" [./sha3.hpp:489]   --->   Operation 841 'trunc' 'trunc_ln489_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 842 [1/1] (0.00ns)   --->   "%or_ln489_7 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %trunc_ln489_7" [./sha3.hpp:489]   --->   Operation 842 'bitconcatenate' 'or_ln489_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln489_7 = sext i17 %or_ln489_7" [./sha3.hpp:489]   --->   Operation 843 'sext' 'sext_ln489_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln489_7 = zext i21 %sext_ln489_7" [./sha3.hpp:489]   --->   Operation 844 'zext' 'zext_ln489_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 845 [1/1] (0.28ns)   --->   "%xor_ln489_7 = xor i64 %stateArray_7_0, i64 %zext_ln489_7" [./sha3.hpp:489]   --->   Operation 845 'xor' 'xor_ln489_7' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 846 [1/1] (0.61ns)   --->   "%br_ln490 = br void %for.inc133.7" [./sha3.hpp:490]   --->   Operation 846 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.61>
ST_141 : Operation 847 [1/1] (0.00ns)   --->   "%trunc_ln483_7 = trunc i64 %msgReg_32" [./sha3.hpp:483]   --->   Operation 847 'trunc' 'trunc_ln483_7' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 848 [1/1] (0.00ns)   --->   "%or_ln483_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %trunc_ln483_7" [./sha3.hpp:483]   --->   Operation 848 'bitconcatenate' 'or_ln483_7' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln483_7 = sext i9 %or_ln483_7" [./sha3.hpp:483]   --->   Operation 849 'sext' 'sext_ln483_7' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln483_7 = zext i13 %sext_ln483_7" [./sha3.hpp:483]   --->   Operation 850 'zext' 'zext_ln483_7' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.00>
ST_141 : Operation 851 [1/1] (0.28ns)   --->   "%xor_ln483_7 = xor i64 %stateArray_7_0, i64 %zext_ln483_7" [./sha3.hpp:483]   --->   Operation 851 'xor' 'xor_ln483_7' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 852 [1/1] (0.61ns)   --->   "%br_ln484 = br void %for.inc133.7" [./sha3.hpp:484]   --->   Operation 852 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.61>
ST_141 : Operation 853 [1/1] (0.28ns)   --->   "%xor_ln477_7 = xor i64 %stateArray_7_0, i64 31" [./sha3.hpp:477]   --->   Operation 853 'xor' 'xor_ln477_7' <Predicate = (cmp_i_i369 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 854 [1/1] (0.61ns)   --->   "%br_ln478 = br void %for.inc133.7" [./sha3.hpp:478]   --->   Operation 854 'br' 'br_ln478' <Predicate = (cmp_i_i369 & icmp_ln468_7 & icmp_ln472_6)> <Delay = 0.61>

State 142 <SV = 141> <Delay = 2.87>
ST_142 : Operation 855 [1/1] (0.00ns)   --->   "%stateArray_7_3 = phi i64 %stateArray_166, void %if.then32.7, i64 %stateArray_7_0, void %if.else38.7, i64 %xor_ln477_7, void %if.then44.7, i64 %xor_ln483_7, void %if.then51.7, i64 %xor_ln489_7, void %if.then61.7, i64 %xor_ln495_7, void %if.then71.7, i64 %xor_ln501_7, void %if.then81.7, i64 %xor_ln507_7, void %if.then91.7, i64 %xor_ln519_7, void %if.else109.7, i64 %xor_ln513_7, void %if.then101.7"   --->   Operation 855 'phi' 'stateArray_7_3' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 856 [1/1] (1.49ns)   --->   "%icmp_ln468_8 = icmp_ugt  i128 %left_4, i128 71" [./sha3.hpp:468]   --->   Operation 856 'icmp' 'icmp_ln468_8' <Predicate = true> <Delay = 1.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 857 [1/1] (0.00ns)   --->   "%br_ln468 = br i1 %icmp_ln468_8, void %if.else38.8, void %if.then32.8" [./sha3.hpp:468]   --->   Operation 857 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 858 [1/1] (1.48ns)   --->   "%icmp_ln472_7 = icmp_eq  i125 %trunc_ln3, i125 8" [./sha3.hpp:472]   --->   Operation 858 'icmp' 'icmp_ln472_7' <Predicate = (!icmp_ln468_8)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 859 [1/1] (0.61ns)   --->   "%br_ln472 = br i1 %icmp_ln472_7, void %for.inc133.8, void %if.then41.8" [./sha3.hpp:472]   --->   Operation 859 'br' 'br_ln472' <Predicate = (!icmp_ln468_8)> <Delay = 0.61>
ST_142 : Operation 860 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %cmp_i_i369, void %if.else49.8, void %if.then44.8" [./sha3.hpp:475]   --->   Operation 860 'br' 'br_ln475' <Predicate = (!icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 861 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_34 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:481]   --->   Operation 861 'read' 'msgReg_34' <Predicate = (!cmp_i_i369 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_142 : Operation 862 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %cmp_i_i354, void %if.else59.8, void %if.then51.8" [./sha3.hpp:478]   --->   Operation 862 'br' 'br_ln478' <Predicate = (!cmp_i_i369 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 863 [1/1] (0.00ns)   --->   "%br_ln484 = br i1 %cmp_i_i323, void %if.else69.8, void %if.then61.8" [./sha3.hpp:484]   --->   Operation 863 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 864 [1/1] (0.00ns)   --->   "%br_ln490 = br i1 %cmp_i_i292, void %if.else79.8, void %if.then71.8" [./sha3.hpp:490]   --->   Operation 864 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 865 [1/1] (0.00ns)   --->   "%br_ln496 = br i1 %cmp_i_i261, void %if.else89.8, void %if.then81.8" [./sha3.hpp:496]   --->   Operation 865 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 866 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %cmp_i_i230, void %if.else99.8, void %if.then91.8" [./sha3.hpp:502]   --->   Operation 866 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 867 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %cmp_i_i199, void %if.else109.8, void %if.then101.8" [./sha3.hpp:508]   --->   Operation 867 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 868 [1/1] (0.00ns)   --->   "%trunc_ln519_8 = trunc i64 %msgReg_34" [./sha3.hpp:519]   --->   Operation 868 'trunc' 'trunc_ln519_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 869 [1/1] (0.00ns)   --->   "%or_ln519_8 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i56, i1 1, i56 %trunc_ln519_8" [./sha3.hpp:519]   --->   Operation 869 'bitconcatenate' 'or_ln519_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln519_8 = sext i57 %or_ln519_8" [./sha3.hpp:519]   --->   Operation 870 'sext' 'sext_ln519_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln519_8 = zext i61 %sext_ln519_8" [./sha3.hpp:519]   --->   Operation 871 'zext' 'zext_ln519_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 872 [1/1] (0.28ns)   --->   "%xor_ln519_8 = xor i64 %stateArray_8_0, i64 %zext_ln519_8" [./sha3.hpp:519]   --->   Operation 872 'xor' 'xor_ln519_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 873 [1/1] (0.61ns)   --->   "%br_ln0 = br void %for.inc133.8"   --->   Operation 873 'br' 'br_ln0' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.61>
ST_142 : Operation 874 [1/1] (0.00ns)   --->   "%trunc_ln513_8 = trunc i64 %msgReg_34" [./sha3.hpp:513]   --->   Operation 874 'trunc' 'trunc_ln513_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 875 [1/1] (0.00ns)   --->   "%or_ln513_8 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 1, i48 %trunc_ln513_8" [./sha3.hpp:513]   --->   Operation 875 'bitconcatenate' 'or_ln513_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln513_8 = sext i49 %or_ln513_8" [./sha3.hpp:513]   --->   Operation 876 'sext' 'sext_ln513_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln513_8 = zext i53 %sext_ln513_8" [./sha3.hpp:513]   --->   Operation 877 'zext' 'zext_ln513_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 878 [1/1] (0.28ns)   --->   "%xor_ln513_8 = xor i64 %stateArray_8_0, i64 %zext_ln513_8" [./sha3.hpp:513]   --->   Operation 878 'xor' 'xor_ln513_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 879 [1/1] (0.61ns)   --->   "%br_ln514 = br void %for.inc133.8" [./sha3.hpp:514]   --->   Operation 879 'br' 'br_ln514' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.61>
ST_142 : Operation 880 [1/1] (0.00ns)   --->   "%trunc_ln507_8 = trunc i64 %msgReg_34" [./sha3.hpp:507]   --->   Operation 880 'trunc' 'trunc_ln507_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 881 [1/1] (0.00ns)   --->   "%or_ln507_8 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i40, i1 1, i40 %trunc_ln507_8" [./sha3.hpp:507]   --->   Operation 881 'bitconcatenate' 'or_ln507_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln507_8 = sext i41 %or_ln507_8" [./sha3.hpp:507]   --->   Operation 882 'sext' 'sext_ln507_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln507_8 = zext i45 %sext_ln507_8" [./sha3.hpp:507]   --->   Operation 883 'zext' 'zext_ln507_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 884 [1/1] (0.28ns)   --->   "%xor_ln507_8 = xor i64 %stateArray_8_0, i64 %zext_ln507_8" [./sha3.hpp:507]   --->   Operation 884 'xor' 'xor_ln507_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 885 [1/1] (0.61ns)   --->   "%br_ln508 = br void %for.inc133.8" [./sha3.hpp:508]   --->   Operation 885 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.61>
ST_142 : Operation 886 [1/1] (0.00ns)   --->   "%trunc_ln501_8 = trunc i64 %msgReg_34" [./sha3.hpp:501]   --->   Operation 886 'trunc' 'trunc_ln501_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 887 [1/1] (0.00ns)   --->   "%or_ln501_8 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %trunc_ln501_8" [./sha3.hpp:501]   --->   Operation 887 'bitconcatenate' 'or_ln501_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln501_8 = sext i33 %or_ln501_8" [./sha3.hpp:501]   --->   Operation 888 'sext' 'sext_ln501_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln501_8 = zext i37 %sext_ln501_8" [./sha3.hpp:501]   --->   Operation 889 'zext' 'zext_ln501_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 890 [1/1] (0.28ns)   --->   "%xor_ln501_8 = xor i64 %stateArray_8_0, i64 %zext_ln501_8" [./sha3.hpp:501]   --->   Operation 890 'xor' 'xor_ln501_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 891 [1/1] (0.61ns)   --->   "%br_ln502 = br void %for.inc133.8" [./sha3.hpp:502]   --->   Operation 891 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.61>
ST_142 : Operation 892 [1/1] (0.00ns)   --->   "%trunc_ln495_8 = trunc i64 %msgReg_34" [./sha3.hpp:495]   --->   Operation 892 'trunc' 'trunc_ln495_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 893 [1/1] (0.00ns)   --->   "%or_ln495_8 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %trunc_ln495_8" [./sha3.hpp:495]   --->   Operation 893 'bitconcatenate' 'or_ln495_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln495_8 = sext i25 %or_ln495_8" [./sha3.hpp:495]   --->   Operation 894 'sext' 'sext_ln495_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln495_8 = zext i29 %sext_ln495_8" [./sha3.hpp:495]   --->   Operation 895 'zext' 'zext_ln495_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 896 [1/1] (0.28ns)   --->   "%xor_ln495_8 = xor i64 %stateArray_8_0, i64 %zext_ln495_8" [./sha3.hpp:495]   --->   Operation 896 'xor' 'xor_ln495_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 897 [1/1] (0.61ns)   --->   "%br_ln496 = br void %for.inc133.8" [./sha3.hpp:496]   --->   Operation 897 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.61>
ST_142 : Operation 898 [1/1] (0.00ns)   --->   "%trunc_ln489_8 = trunc i64 %msgReg_34" [./sha3.hpp:489]   --->   Operation 898 'trunc' 'trunc_ln489_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 899 [1/1] (0.00ns)   --->   "%or_ln489_8 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %trunc_ln489_8" [./sha3.hpp:489]   --->   Operation 899 'bitconcatenate' 'or_ln489_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln489_8 = sext i17 %or_ln489_8" [./sha3.hpp:489]   --->   Operation 900 'sext' 'sext_ln489_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln489_8 = zext i21 %sext_ln489_8" [./sha3.hpp:489]   --->   Operation 901 'zext' 'zext_ln489_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 902 [1/1] (0.28ns)   --->   "%xor_ln489_8 = xor i64 %stateArray_8_0, i64 %zext_ln489_8" [./sha3.hpp:489]   --->   Operation 902 'xor' 'xor_ln489_8' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 903 [1/1] (0.61ns)   --->   "%br_ln490 = br void %for.inc133.8" [./sha3.hpp:490]   --->   Operation 903 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.61>
ST_142 : Operation 904 [1/1] (0.00ns)   --->   "%trunc_ln483_8 = trunc i64 %msgReg_34" [./sha3.hpp:483]   --->   Operation 904 'trunc' 'trunc_ln483_8' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 905 [1/1] (0.00ns)   --->   "%or_ln483_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %trunc_ln483_8" [./sha3.hpp:483]   --->   Operation 905 'bitconcatenate' 'or_ln483_8' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln483_8 = sext i9 %or_ln483_8" [./sha3.hpp:483]   --->   Operation 906 'sext' 'sext_ln483_8' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln483_8 = zext i13 %sext_ln483_8" [./sha3.hpp:483]   --->   Operation 907 'zext' 'zext_ln483_8' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.00>
ST_142 : Operation 908 [1/1] (0.28ns)   --->   "%xor_ln483_8 = xor i64 %stateArray_8_0, i64 %zext_ln483_8" [./sha3.hpp:483]   --->   Operation 908 'xor' 'xor_ln483_8' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 909 [1/1] (0.61ns)   --->   "%br_ln484 = br void %for.inc133.8" [./sha3.hpp:484]   --->   Operation 909 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.61>
ST_142 : Operation 910 [1/1] (0.28ns)   --->   "%xor_ln477_8 = xor i64 %stateArray_8_0, i64 31" [./sha3.hpp:477]   --->   Operation 910 'xor' 'xor_ln477_8' <Predicate = (cmp_i_i369 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 911 [1/1] (0.61ns)   --->   "%br_ln478 = br void %for.inc133.8" [./sha3.hpp:478]   --->   Operation 911 'br' 'br_ln478' <Predicate = (cmp_i_i369 & !icmp_ln468_8 & icmp_ln472_7)> <Delay = 0.61>
ST_142 : Operation 912 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_33 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:470]   --->   Operation 912 'read' 'msgReg_33' <Predicate = (icmp_ln468_8)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_142 : Operation 913 [1/1] (0.28ns)   --->   "%stateArray_167 = xor i64 %msgReg_33, i64 %stateArray_8_0" [./sha3.hpp:471]   --->   Operation 913 'xor' 'stateArray_167' <Predicate = (icmp_ln468_8)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 914 [1/1] (0.61ns)   --->   "%br_ln472 = br void %for.inc133.8" [./sha3.hpp:472]   --->   Operation 914 'br' 'br_ln472' <Predicate = (icmp_ln468_8)> <Delay = 0.61>

State 143 <SV = 142> <Delay = 2.87>
ST_143 : Operation 915 [1/1] (0.00ns)   --->   "%stateArray_8_3 = phi i64 %stateArray_167, void %if.then32.8, i64 %stateArray_8_0, void %if.else38.8, i64 %xor_ln477_8, void %if.then44.8, i64 %xor_ln483_8, void %if.then51.8, i64 %xor_ln489_8, void %if.then61.8, i64 %xor_ln495_8, void %if.then71.8, i64 %xor_ln501_8, void %if.then81.8, i64 %xor_ln507_8, void %if.then91.8, i64 %xor_ln519_8, void %if.else109.8, i64 %xor_ln513_8, void %if.then101.8"   --->   Operation 915 'phi' 'stateArray_8_3' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 916 [1/1] (1.49ns)   --->   "%icmp_ln468_9 = icmp_ugt  i128 %left_4, i128 79" [./sha3.hpp:468]   --->   Operation 916 'icmp' 'icmp_ln468_9' <Predicate = true> <Delay = 1.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 917 [1/1] (0.00ns)   --->   "%br_ln468 = br i1 %icmp_ln468_9, void %if.else38.9, void %if.then32.9" [./sha3.hpp:468]   --->   Operation 917 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 918 [1/1] (1.48ns)   --->   "%icmp_ln472_8 = icmp_eq  i125 %trunc_ln3, i125 9" [./sha3.hpp:472]   --->   Operation 918 'icmp' 'icmp_ln472_8' <Predicate = (!icmp_ln468_9)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 919 [1/1] (0.61ns)   --->   "%br_ln472 = br i1 %icmp_ln472_8, void %for.inc133.9, void %if.then41.9" [./sha3.hpp:472]   --->   Operation 919 'br' 'br_ln472' <Predicate = (!icmp_ln468_9)> <Delay = 0.61>
ST_143 : Operation 920 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %cmp_i_i369, void %if.else49.9, void %if.then44.9" [./sha3.hpp:475]   --->   Operation 920 'br' 'br_ln475' <Predicate = (!icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 921 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_36 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:481]   --->   Operation 921 'read' 'msgReg_36' <Predicate = (!cmp_i_i369 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_143 : Operation 922 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %cmp_i_i354, void %if.else59.9, void %if.then51.9" [./sha3.hpp:478]   --->   Operation 922 'br' 'br_ln478' <Predicate = (!cmp_i_i369 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 923 [1/1] (0.00ns)   --->   "%br_ln484 = br i1 %cmp_i_i323, void %if.else69.9, void %if.then61.9" [./sha3.hpp:484]   --->   Operation 923 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 924 [1/1] (0.00ns)   --->   "%br_ln490 = br i1 %cmp_i_i292, void %if.else79.9, void %if.then71.9" [./sha3.hpp:490]   --->   Operation 924 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 925 [1/1] (0.00ns)   --->   "%br_ln496 = br i1 %cmp_i_i261, void %if.else89.9, void %if.then81.9" [./sha3.hpp:496]   --->   Operation 925 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 926 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %cmp_i_i230, void %if.else99.9, void %if.then91.9" [./sha3.hpp:502]   --->   Operation 926 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 927 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %cmp_i_i199, void %if.else109.9, void %if.then101.9" [./sha3.hpp:508]   --->   Operation 927 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 928 [1/1] (0.00ns)   --->   "%trunc_ln519_9 = trunc i64 %msgReg_36" [./sha3.hpp:519]   --->   Operation 928 'trunc' 'trunc_ln519_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 929 [1/1] (0.00ns)   --->   "%or_ln519_9 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i56, i1 1, i56 %trunc_ln519_9" [./sha3.hpp:519]   --->   Operation 929 'bitconcatenate' 'or_ln519_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln519_9 = sext i57 %or_ln519_9" [./sha3.hpp:519]   --->   Operation 930 'sext' 'sext_ln519_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln519_9 = zext i61 %sext_ln519_9" [./sha3.hpp:519]   --->   Operation 931 'zext' 'zext_ln519_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 932 [1/1] (0.28ns)   --->   "%xor_ln519_9 = xor i64 %stateArray_9_0, i64 %zext_ln519_9" [./sha3.hpp:519]   --->   Operation 932 'xor' 'xor_ln519_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 933 [1/1] (0.61ns)   --->   "%br_ln0 = br void %for.inc133.9"   --->   Operation 933 'br' 'br_ln0' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.61>
ST_143 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln513_9 = trunc i64 %msgReg_36" [./sha3.hpp:513]   --->   Operation 934 'trunc' 'trunc_ln513_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 935 [1/1] (0.00ns)   --->   "%or_ln513_9 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 1, i48 %trunc_ln513_9" [./sha3.hpp:513]   --->   Operation 935 'bitconcatenate' 'or_ln513_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln513_9 = sext i49 %or_ln513_9" [./sha3.hpp:513]   --->   Operation 936 'sext' 'sext_ln513_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln513_9 = zext i53 %sext_ln513_9" [./sha3.hpp:513]   --->   Operation 937 'zext' 'zext_ln513_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 938 [1/1] (0.28ns)   --->   "%xor_ln513_9 = xor i64 %stateArray_9_0, i64 %zext_ln513_9" [./sha3.hpp:513]   --->   Operation 938 'xor' 'xor_ln513_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 939 [1/1] (0.61ns)   --->   "%br_ln514 = br void %for.inc133.9" [./sha3.hpp:514]   --->   Operation 939 'br' 'br_ln514' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.61>
ST_143 : Operation 940 [1/1] (0.00ns)   --->   "%trunc_ln507_9 = trunc i64 %msgReg_36" [./sha3.hpp:507]   --->   Operation 940 'trunc' 'trunc_ln507_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 941 [1/1] (0.00ns)   --->   "%or_ln507_9 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i40, i1 1, i40 %trunc_ln507_9" [./sha3.hpp:507]   --->   Operation 941 'bitconcatenate' 'or_ln507_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln507_9 = sext i41 %or_ln507_9" [./sha3.hpp:507]   --->   Operation 942 'sext' 'sext_ln507_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln507_9 = zext i45 %sext_ln507_9" [./sha3.hpp:507]   --->   Operation 943 'zext' 'zext_ln507_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 944 [1/1] (0.28ns)   --->   "%xor_ln507_9 = xor i64 %stateArray_9_0, i64 %zext_ln507_9" [./sha3.hpp:507]   --->   Operation 944 'xor' 'xor_ln507_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 945 [1/1] (0.61ns)   --->   "%br_ln508 = br void %for.inc133.9" [./sha3.hpp:508]   --->   Operation 945 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.61>
ST_143 : Operation 946 [1/1] (0.00ns)   --->   "%trunc_ln501_9 = trunc i64 %msgReg_36" [./sha3.hpp:501]   --->   Operation 946 'trunc' 'trunc_ln501_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 947 [1/1] (0.00ns)   --->   "%or_ln501_9 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %trunc_ln501_9" [./sha3.hpp:501]   --->   Operation 947 'bitconcatenate' 'or_ln501_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 948 [1/1] (0.00ns)   --->   "%sext_ln501_9 = sext i33 %or_ln501_9" [./sha3.hpp:501]   --->   Operation 948 'sext' 'sext_ln501_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 949 [1/1] (0.00ns)   --->   "%zext_ln501_9 = zext i37 %sext_ln501_9" [./sha3.hpp:501]   --->   Operation 949 'zext' 'zext_ln501_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 950 [1/1] (0.28ns)   --->   "%xor_ln501_9 = xor i64 %stateArray_9_0, i64 %zext_ln501_9" [./sha3.hpp:501]   --->   Operation 950 'xor' 'xor_ln501_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 951 [1/1] (0.61ns)   --->   "%br_ln502 = br void %for.inc133.9" [./sha3.hpp:502]   --->   Operation 951 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.61>
ST_143 : Operation 952 [1/1] (0.00ns)   --->   "%trunc_ln495_9 = trunc i64 %msgReg_36" [./sha3.hpp:495]   --->   Operation 952 'trunc' 'trunc_ln495_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 953 [1/1] (0.00ns)   --->   "%or_ln495_9 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %trunc_ln495_9" [./sha3.hpp:495]   --->   Operation 953 'bitconcatenate' 'or_ln495_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln495_9 = sext i25 %or_ln495_9" [./sha3.hpp:495]   --->   Operation 954 'sext' 'sext_ln495_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln495_9 = zext i29 %sext_ln495_9" [./sha3.hpp:495]   --->   Operation 955 'zext' 'zext_ln495_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 956 [1/1] (0.28ns)   --->   "%xor_ln495_9 = xor i64 %stateArray_9_0, i64 %zext_ln495_9" [./sha3.hpp:495]   --->   Operation 956 'xor' 'xor_ln495_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 957 [1/1] (0.61ns)   --->   "%br_ln496 = br void %for.inc133.9" [./sha3.hpp:496]   --->   Operation 957 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.61>
ST_143 : Operation 958 [1/1] (0.00ns)   --->   "%trunc_ln489_9 = trunc i64 %msgReg_36" [./sha3.hpp:489]   --->   Operation 958 'trunc' 'trunc_ln489_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 959 [1/1] (0.00ns)   --->   "%or_ln489_9 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %trunc_ln489_9" [./sha3.hpp:489]   --->   Operation 959 'bitconcatenate' 'or_ln489_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln489_9 = sext i17 %or_ln489_9" [./sha3.hpp:489]   --->   Operation 960 'sext' 'sext_ln489_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln489_9 = zext i21 %sext_ln489_9" [./sha3.hpp:489]   --->   Operation 961 'zext' 'zext_ln489_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 962 [1/1] (0.28ns)   --->   "%xor_ln489_9 = xor i64 %stateArray_9_0, i64 %zext_ln489_9" [./sha3.hpp:489]   --->   Operation 962 'xor' 'xor_ln489_9' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 963 [1/1] (0.61ns)   --->   "%br_ln490 = br void %for.inc133.9" [./sha3.hpp:490]   --->   Operation 963 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.61>
ST_143 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln483_9 = trunc i64 %msgReg_36" [./sha3.hpp:483]   --->   Operation 964 'trunc' 'trunc_ln483_9' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 965 [1/1] (0.00ns)   --->   "%or_ln483_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %trunc_ln483_9" [./sha3.hpp:483]   --->   Operation 965 'bitconcatenate' 'or_ln483_9' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln483_9 = sext i9 %or_ln483_9" [./sha3.hpp:483]   --->   Operation 966 'sext' 'sext_ln483_9' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln483_9 = zext i13 %sext_ln483_9" [./sha3.hpp:483]   --->   Operation 967 'zext' 'zext_ln483_9' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.00>
ST_143 : Operation 968 [1/1] (0.28ns)   --->   "%xor_ln483_9 = xor i64 %stateArray_9_0, i64 %zext_ln483_9" [./sha3.hpp:483]   --->   Operation 968 'xor' 'xor_ln483_9' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 969 [1/1] (0.61ns)   --->   "%br_ln484 = br void %for.inc133.9" [./sha3.hpp:484]   --->   Operation 969 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.61>
ST_143 : Operation 970 [1/1] (0.28ns)   --->   "%xor_ln477_9 = xor i64 %stateArray_9_0, i64 31" [./sha3.hpp:477]   --->   Operation 970 'xor' 'xor_ln477_9' <Predicate = (cmp_i_i369 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 971 [1/1] (0.61ns)   --->   "%br_ln478 = br void %for.inc133.9" [./sha3.hpp:478]   --->   Operation 971 'br' 'br_ln478' <Predicate = (cmp_i_i369 & !icmp_ln468_9 & icmp_ln472_8)> <Delay = 0.61>
ST_143 : Operation 972 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_35 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:470]   --->   Operation 972 'read' 'msgReg_35' <Predicate = (icmp_ln468_9)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_143 : Operation 973 [1/1] (0.28ns)   --->   "%stateArray_168 = xor i64 %msgReg_35, i64 %stateArray_9_0" [./sha3.hpp:471]   --->   Operation 973 'xor' 'stateArray_168' <Predicate = (icmp_ln468_9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 974 [1/1] (0.61ns)   --->   "%br_ln472 = br void %for.inc133.9" [./sha3.hpp:472]   --->   Operation 974 'br' 'br_ln472' <Predicate = (icmp_ln468_9)> <Delay = 0.61>

State 144 <SV = 143> <Delay = 2.87>
ST_144 : Operation 975 [1/1] (0.00ns)   --->   "%stateArray_9_3 = phi i64 %stateArray_168, void %if.then32.9, i64 %stateArray_9_0, void %if.else38.9, i64 %xor_ln477_9, void %if.then44.9, i64 %xor_ln483_9, void %if.then51.9, i64 %xor_ln489_9, void %if.then61.9, i64 %xor_ln495_9, void %if.then71.9, i64 %xor_ln501_9, void %if.then81.9, i64 %xor_ln507_9, void %if.then91.9, i64 %xor_ln519_9, void %if.else109.9, i64 %xor_ln513_9, void %if.then101.9"   --->   Operation 975 'phi' 'stateArray_9_3' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 976 [1/1] (1.49ns)   --->   "%icmp_ln468_10 = icmp_ugt  i128 %left_4, i128 87" [./sha3.hpp:468]   --->   Operation 976 'icmp' 'icmp_ln468_10' <Predicate = true> <Delay = 1.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 977 [1/1] (0.00ns)   --->   "%br_ln468 = br i1 %icmp_ln468_10, void %if.else38.10, void %if.then32.10" [./sha3.hpp:468]   --->   Operation 977 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 978 [1/1] (1.48ns)   --->   "%icmp_ln472_9 = icmp_eq  i125 %trunc_ln3, i125 10" [./sha3.hpp:472]   --->   Operation 978 'icmp' 'icmp_ln472_9' <Predicate = (!icmp_ln468_10)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 979 [1/1] (0.61ns)   --->   "%br_ln472 = br i1 %icmp_ln472_9, void %for.inc133.10, void %if.then41.10" [./sha3.hpp:472]   --->   Operation 979 'br' 'br_ln472' <Predicate = (!icmp_ln468_10)> <Delay = 0.61>
ST_144 : Operation 980 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %cmp_i_i369, void %if.else49.10, void %if.then44.10" [./sha3.hpp:475]   --->   Operation 980 'br' 'br_ln475' <Predicate = (!icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 981 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_38 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:481]   --->   Operation 981 'read' 'msgReg_38' <Predicate = (!cmp_i_i369 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_144 : Operation 982 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %cmp_i_i354, void %if.else59.10, void %if.then51.10" [./sha3.hpp:478]   --->   Operation 982 'br' 'br_ln478' <Predicate = (!cmp_i_i369 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 983 [1/1] (0.00ns)   --->   "%br_ln484 = br i1 %cmp_i_i323, void %if.else69.10, void %if.then61.10" [./sha3.hpp:484]   --->   Operation 983 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 984 [1/1] (0.00ns)   --->   "%br_ln490 = br i1 %cmp_i_i292, void %if.else79.10, void %if.then71.10" [./sha3.hpp:490]   --->   Operation 984 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 985 [1/1] (0.00ns)   --->   "%br_ln496 = br i1 %cmp_i_i261, void %if.else89.10, void %if.then81.10" [./sha3.hpp:496]   --->   Operation 985 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 986 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %cmp_i_i230, void %if.else99.10, void %if.then91.10" [./sha3.hpp:502]   --->   Operation 986 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 987 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %cmp_i_i199, void %if.else109.10, void %if.then101.10" [./sha3.hpp:508]   --->   Operation 987 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln519_10 = trunc i64 %msgReg_38" [./sha3.hpp:519]   --->   Operation 988 'trunc' 'trunc_ln519_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 989 [1/1] (0.00ns)   --->   "%or_ln519_s = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i56, i1 1, i56 %trunc_ln519_10" [./sha3.hpp:519]   --->   Operation 989 'bitconcatenate' 'or_ln519_s' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln519_10 = sext i57 %or_ln519_s" [./sha3.hpp:519]   --->   Operation 990 'sext' 'sext_ln519_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln519_10 = zext i61 %sext_ln519_10" [./sha3.hpp:519]   --->   Operation 991 'zext' 'zext_ln519_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 992 [1/1] (0.28ns)   --->   "%xor_ln519_10 = xor i64 %stateArray_10_0, i64 %zext_ln519_10" [./sha3.hpp:519]   --->   Operation 992 'xor' 'xor_ln519_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 993 [1/1] (0.61ns)   --->   "%br_ln0 = br void %for.inc133.10"   --->   Operation 993 'br' 'br_ln0' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.61>
ST_144 : Operation 994 [1/1] (0.00ns)   --->   "%trunc_ln513_10 = trunc i64 %msgReg_38" [./sha3.hpp:513]   --->   Operation 994 'trunc' 'trunc_ln513_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 995 [1/1] (0.00ns)   --->   "%or_ln513_s = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 1, i48 %trunc_ln513_10" [./sha3.hpp:513]   --->   Operation 995 'bitconcatenate' 'or_ln513_s' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln513_10 = sext i49 %or_ln513_s" [./sha3.hpp:513]   --->   Operation 996 'sext' 'sext_ln513_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln513_10 = zext i53 %sext_ln513_10" [./sha3.hpp:513]   --->   Operation 997 'zext' 'zext_ln513_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 998 [1/1] (0.28ns)   --->   "%xor_ln513_10 = xor i64 %stateArray_10_0, i64 %zext_ln513_10" [./sha3.hpp:513]   --->   Operation 998 'xor' 'xor_ln513_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 999 [1/1] (0.61ns)   --->   "%br_ln514 = br void %for.inc133.10" [./sha3.hpp:514]   --->   Operation 999 'br' 'br_ln514' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.61>
ST_144 : Operation 1000 [1/1] (0.00ns)   --->   "%trunc_ln507_10 = trunc i64 %msgReg_38" [./sha3.hpp:507]   --->   Operation 1000 'trunc' 'trunc_ln507_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 1001 [1/1] (0.00ns)   --->   "%or_ln507_s = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i40, i1 1, i40 %trunc_ln507_10" [./sha3.hpp:507]   --->   Operation 1001 'bitconcatenate' 'or_ln507_s' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln507_10 = sext i41 %or_ln507_s" [./sha3.hpp:507]   --->   Operation 1002 'sext' 'sext_ln507_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln507_10 = zext i45 %sext_ln507_10" [./sha3.hpp:507]   --->   Operation 1003 'zext' 'zext_ln507_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 1004 [1/1] (0.28ns)   --->   "%xor_ln507_10 = xor i64 %stateArray_10_0, i64 %zext_ln507_10" [./sha3.hpp:507]   --->   Operation 1004 'xor' 'xor_ln507_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1005 [1/1] (0.61ns)   --->   "%br_ln508 = br void %for.inc133.10" [./sha3.hpp:508]   --->   Operation 1005 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.61>
ST_144 : Operation 1006 [1/1] (0.00ns)   --->   "%trunc_ln501_10 = trunc i64 %msgReg_38" [./sha3.hpp:501]   --->   Operation 1006 'trunc' 'trunc_ln501_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 1007 [1/1] (0.00ns)   --->   "%or_ln501_s = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %trunc_ln501_10" [./sha3.hpp:501]   --->   Operation 1007 'bitconcatenate' 'or_ln501_s' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 1008 [1/1] (0.00ns)   --->   "%sext_ln501_10 = sext i33 %or_ln501_s" [./sha3.hpp:501]   --->   Operation 1008 'sext' 'sext_ln501_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln501_10 = zext i37 %sext_ln501_10" [./sha3.hpp:501]   --->   Operation 1009 'zext' 'zext_ln501_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 1010 [1/1] (0.28ns)   --->   "%xor_ln501_10 = xor i64 %stateArray_10_0, i64 %zext_ln501_10" [./sha3.hpp:501]   --->   Operation 1010 'xor' 'xor_ln501_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1011 [1/1] (0.61ns)   --->   "%br_ln502 = br void %for.inc133.10" [./sha3.hpp:502]   --->   Operation 1011 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.61>
ST_144 : Operation 1012 [1/1] (0.00ns)   --->   "%trunc_ln495_10 = trunc i64 %msgReg_38" [./sha3.hpp:495]   --->   Operation 1012 'trunc' 'trunc_ln495_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 1013 [1/1] (0.00ns)   --->   "%or_ln495_s = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %trunc_ln495_10" [./sha3.hpp:495]   --->   Operation 1013 'bitconcatenate' 'or_ln495_s' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 1014 [1/1] (0.00ns)   --->   "%sext_ln495_10 = sext i25 %or_ln495_s" [./sha3.hpp:495]   --->   Operation 1014 'sext' 'sext_ln495_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 1015 [1/1] (0.00ns)   --->   "%zext_ln495_10 = zext i29 %sext_ln495_10" [./sha3.hpp:495]   --->   Operation 1015 'zext' 'zext_ln495_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 1016 [1/1] (0.28ns)   --->   "%xor_ln495_10 = xor i64 %stateArray_10_0, i64 %zext_ln495_10" [./sha3.hpp:495]   --->   Operation 1016 'xor' 'xor_ln495_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1017 [1/1] (0.61ns)   --->   "%br_ln496 = br void %for.inc133.10" [./sha3.hpp:496]   --->   Operation 1017 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.61>
ST_144 : Operation 1018 [1/1] (0.00ns)   --->   "%trunc_ln489_10 = trunc i64 %msgReg_38" [./sha3.hpp:489]   --->   Operation 1018 'trunc' 'trunc_ln489_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 1019 [1/1] (0.00ns)   --->   "%or_ln489_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %trunc_ln489_10" [./sha3.hpp:489]   --->   Operation 1019 'bitconcatenate' 'or_ln489_s' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln489_10 = sext i17 %or_ln489_s" [./sha3.hpp:489]   --->   Operation 1020 'sext' 'sext_ln489_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln489_10 = zext i21 %sext_ln489_10" [./sha3.hpp:489]   --->   Operation 1021 'zext' 'zext_ln489_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 1022 [1/1] (0.28ns)   --->   "%xor_ln489_10 = xor i64 %stateArray_10_0, i64 %zext_ln489_10" [./sha3.hpp:489]   --->   Operation 1022 'xor' 'xor_ln489_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1023 [1/1] (0.61ns)   --->   "%br_ln490 = br void %for.inc133.10" [./sha3.hpp:490]   --->   Operation 1023 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.61>
ST_144 : Operation 1024 [1/1] (0.00ns)   --->   "%trunc_ln483_10 = trunc i64 %msgReg_38" [./sha3.hpp:483]   --->   Operation 1024 'trunc' 'trunc_ln483_10' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 1025 [1/1] (0.00ns)   --->   "%or_ln483_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %trunc_ln483_10" [./sha3.hpp:483]   --->   Operation 1025 'bitconcatenate' 'or_ln483_s' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln483_10 = sext i9 %or_ln483_s" [./sha3.hpp:483]   --->   Operation 1026 'sext' 'sext_ln483_10' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln483_10 = zext i13 %sext_ln483_10" [./sha3.hpp:483]   --->   Operation 1027 'zext' 'zext_ln483_10' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.00>
ST_144 : Operation 1028 [1/1] (0.28ns)   --->   "%xor_ln483_10 = xor i64 %stateArray_10_0, i64 %zext_ln483_10" [./sha3.hpp:483]   --->   Operation 1028 'xor' 'xor_ln483_10' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1029 [1/1] (0.61ns)   --->   "%br_ln484 = br void %for.inc133.10" [./sha3.hpp:484]   --->   Operation 1029 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.61>
ST_144 : Operation 1030 [1/1] (0.28ns)   --->   "%xor_ln477_10 = xor i64 %stateArray_10_0, i64 31" [./sha3.hpp:477]   --->   Operation 1030 'xor' 'xor_ln477_10' <Predicate = (cmp_i_i369 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1031 [1/1] (0.61ns)   --->   "%br_ln478 = br void %for.inc133.10" [./sha3.hpp:478]   --->   Operation 1031 'br' 'br_ln478' <Predicate = (cmp_i_i369 & !icmp_ln468_10 & icmp_ln472_9)> <Delay = 0.61>
ST_144 : Operation 1032 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_37 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:470]   --->   Operation 1032 'read' 'msgReg_37' <Predicate = (icmp_ln468_10)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_144 : Operation 1033 [1/1] (0.28ns)   --->   "%stateArray_169 = xor i64 %msgReg_37, i64 %stateArray_10_0" [./sha3.hpp:471]   --->   Operation 1033 'xor' 'stateArray_169' <Predicate = (icmp_ln468_10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1034 [1/1] (0.61ns)   --->   "%br_ln472 = br void %for.inc133.10" [./sha3.hpp:472]   --->   Operation 1034 'br' 'br_ln472' <Predicate = (icmp_ln468_10)> <Delay = 0.61>

State 145 <SV = 144> <Delay = 2.87>
ST_145 : Operation 1035 [1/1] (0.00ns)   --->   "%stateArray_10_3 = phi i64 %stateArray_169, void %if.then32.10, i64 %stateArray_10_0, void %if.else38.10, i64 %xor_ln477_10, void %if.then44.10, i64 %xor_ln483_10, void %if.then51.10, i64 %xor_ln489_10, void %if.then61.10, i64 %xor_ln495_10, void %if.then71.10, i64 %xor_ln501_10, void %if.then81.10, i64 %xor_ln507_10, void %if.then91.10, i64 %xor_ln519_10, void %if.else109.10, i64 %xor_ln513_10, void %if.then101.10"   --->   Operation 1035 'phi' 'stateArray_10_3' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1036 [1/1] (1.49ns)   --->   "%icmp_ln468_11 = icmp_ugt  i128 %left_4, i128 95" [./sha3.hpp:468]   --->   Operation 1036 'icmp' 'icmp_ln468_11' <Predicate = true> <Delay = 1.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1037 [1/1] (0.00ns)   --->   "%br_ln468 = br i1 %icmp_ln468_11, void %if.else38.11, void %if.then32.11" [./sha3.hpp:468]   --->   Operation 1037 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1038 [1/1] (1.48ns)   --->   "%icmp_ln472_10 = icmp_eq  i125 %trunc_ln3, i125 11" [./sha3.hpp:472]   --->   Operation 1038 'icmp' 'icmp_ln472_10' <Predicate = (!icmp_ln468_11)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1039 [1/1] (0.61ns)   --->   "%br_ln472 = br i1 %icmp_ln472_10, void %for.inc133.11, void %if.then41.11" [./sha3.hpp:472]   --->   Operation 1039 'br' 'br_ln472' <Predicate = (!icmp_ln468_11)> <Delay = 0.61>
ST_145 : Operation 1040 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %cmp_i_i369, void %if.else49.11, void %if.then44.11" [./sha3.hpp:475]   --->   Operation 1040 'br' 'br_ln475' <Predicate = (!icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1041 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_40 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:481]   --->   Operation 1041 'read' 'msgReg_40' <Predicate = (!cmp_i_i369 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_145 : Operation 1042 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %cmp_i_i354, void %if.else59.11, void %if.then51.11" [./sha3.hpp:478]   --->   Operation 1042 'br' 'br_ln478' <Predicate = (!cmp_i_i369 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1043 [1/1] (0.00ns)   --->   "%br_ln484 = br i1 %cmp_i_i323, void %if.else69.11, void %if.then61.11" [./sha3.hpp:484]   --->   Operation 1043 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1044 [1/1] (0.00ns)   --->   "%br_ln490 = br i1 %cmp_i_i292, void %if.else79.11, void %if.then71.11" [./sha3.hpp:490]   --->   Operation 1044 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1045 [1/1] (0.00ns)   --->   "%br_ln496 = br i1 %cmp_i_i261, void %if.else89.11, void %if.then81.11" [./sha3.hpp:496]   --->   Operation 1045 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1046 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %cmp_i_i230, void %if.else99.11, void %if.then91.11" [./sha3.hpp:502]   --->   Operation 1046 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1047 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %cmp_i_i199, void %if.else109.11, void %if.then101.11" [./sha3.hpp:508]   --->   Operation 1047 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1048 [1/1] (0.00ns)   --->   "%trunc_ln519_11 = trunc i64 %msgReg_40" [./sha3.hpp:519]   --->   Operation 1048 'trunc' 'trunc_ln519_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1049 [1/1] (0.00ns)   --->   "%or_ln519_10 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i56, i1 1, i56 %trunc_ln519_11" [./sha3.hpp:519]   --->   Operation 1049 'bitconcatenate' 'or_ln519_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1050 [1/1] (0.00ns)   --->   "%sext_ln519_11 = sext i57 %or_ln519_10" [./sha3.hpp:519]   --->   Operation 1050 'sext' 'sext_ln519_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1051 [1/1] (0.00ns)   --->   "%zext_ln519_11 = zext i61 %sext_ln519_11" [./sha3.hpp:519]   --->   Operation 1051 'zext' 'zext_ln519_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1052 [1/1] (0.28ns)   --->   "%xor_ln519_11 = xor i64 %stateArray_11_0, i64 %zext_ln519_11" [./sha3.hpp:519]   --->   Operation 1052 'xor' 'xor_ln519_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1053 [1/1] (0.61ns)   --->   "%br_ln0 = br void %for.inc133.11"   --->   Operation 1053 'br' 'br_ln0' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.61>
ST_145 : Operation 1054 [1/1] (0.00ns)   --->   "%trunc_ln513_11 = trunc i64 %msgReg_40" [./sha3.hpp:513]   --->   Operation 1054 'trunc' 'trunc_ln513_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1055 [1/1] (0.00ns)   --->   "%or_ln513_10 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 1, i48 %trunc_ln513_11" [./sha3.hpp:513]   --->   Operation 1055 'bitconcatenate' 'or_ln513_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1056 [1/1] (0.00ns)   --->   "%sext_ln513_11 = sext i49 %or_ln513_10" [./sha3.hpp:513]   --->   Operation 1056 'sext' 'sext_ln513_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1057 [1/1] (0.00ns)   --->   "%zext_ln513_11 = zext i53 %sext_ln513_11" [./sha3.hpp:513]   --->   Operation 1057 'zext' 'zext_ln513_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1058 [1/1] (0.28ns)   --->   "%xor_ln513_11 = xor i64 %stateArray_11_0, i64 %zext_ln513_11" [./sha3.hpp:513]   --->   Operation 1058 'xor' 'xor_ln513_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1059 [1/1] (0.61ns)   --->   "%br_ln514 = br void %for.inc133.11" [./sha3.hpp:514]   --->   Operation 1059 'br' 'br_ln514' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.61>
ST_145 : Operation 1060 [1/1] (0.00ns)   --->   "%trunc_ln507_11 = trunc i64 %msgReg_40" [./sha3.hpp:507]   --->   Operation 1060 'trunc' 'trunc_ln507_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1061 [1/1] (0.00ns)   --->   "%or_ln507_10 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i40, i1 1, i40 %trunc_ln507_11" [./sha3.hpp:507]   --->   Operation 1061 'bitconcatenate' 'or_ln507_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln507_11 = sext i41 %or_ln507_10" [./sha3.hpp:507]   --->   Operation 1062 'sext' 'sext_ln507_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln507_11 = zext i45 %sext_ln507_11" [./sha3.hpp:507]   --->   Operation 1063 'zext' 'zext_ln507_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1064 [1/1] (0.28ns)   --->   "%xor_ln507_11 = xor i64 %stateArray_11_0, i64 %zext_ln507_11" [./sha3.hpp:507]   --->   Operation 1064 'xor' 'xor_ln507_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1065 [1/1] (0.61ns)   --->   "%br_ln508 = br void %for.inc133.11" [./sha3.hpp:508]   --->   Operation 1065 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.61>
ST_145 : Operation 1066 [1/1] (0.00ns)   --->   "%trunc_ln501_11 = trunc i64 %msgReg_40" [./sha3.hpp:501]   --->   Operation 1066 'trunc' 'trunc_ln501_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1067 [1/1] (0.00ns)   --->   "%or_ln501_10 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %trunc_ln501_11" [./sha3.hpp:501]   --->   Operation 1067 'bitconcatenate' 'or_ln501_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln501_11 = sext i33 %or_ln501_10" [./sha3.hpp:501]   --->   Operation 1068 'sext' 'sext_ln501_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1069 [1/1] (0.00ns)   --->   "%zext_ln501_11 = zext i37 %sext_ln501_11" [./sha3.hpp:501]   --->   Operation 1069 'zext' 'zext_ln501_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1070 [1/1] (0.28ns)   --->   "%xor_ln501_11 = xor i64 %stateArray_11_0, i64 %zext_ln501_11" [./sha3.hpp:501]   --->   Operation 1070 'xor' 'xor_ln501_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1071 [1/1] (0.61ns)   --->   "%br_ln502 = br void %for.inc133.11" [./sha3.hpp:502]   --->   Operation 1071 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.61>
ST_145 : Operation 1072 [1/1] (0.00ns)   --->   "%trunc_ln495_11 = trunc i64 %msgReg_40" [./sha3.hpp:495]   --->   Operation 1072 'trunc' 'trunc_ln495_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1073 [1/1] (0.00ns)   --->   "%or_ln495_10 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %trunc_ln495_11" [./sha3.hpp:495]   --->   Operation 1073 'bitconcatenate' 'or_ln495_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln495_11 = sext i25 %or_ln495_10" [./sha3.hpp:495]   --->   Operation 1074 'sext' 'sext_ln495_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1075 [1/1] (0.00ns)   --->   "%zext_ln495_11 = zext i29 %sext_ln495_11" [./sha3.hpp:495]   --->   Operation 1075 'zext' 'zext_ln495_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1076 [1/1] (0.28ns)   --->   "%xor_ln495_11 = xor i64 %stateArray_11_0, i64 %zext_ln495_11" [./sha3.hpp:495]   --->   Operation 1076 'xor' 'xor_ln495_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1077 [1/1] (0.61ns)   --->   "%br_ln496 = br void %for.inc133.11" [./sha3.hpp:496]   --->   Operation 1077 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.61>
ST_145 : Operation 1078 [1/1] (0.00ns)   --->   "%trunc_ln489_11 = trunc i64 %msgReg_40" [./sha3.hpp:489]   --->   Operation 1078 'trunc' 'trunc_ln489_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1079 [1/1] (0.00ns)   --->   "%or_ln489_10 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %trunc_ln489_11" [./sha3.hpp:489]   --->   Operation 1079 'bitconcatenate' 'or_ln489_10' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln489_11 = sext i17 %or_ln489_10" [./sha3.hpp:489]   --->   Operation 1080 'sext' 'sext_ln489_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln489_11 = zext i21 %sext_ln489_11" [./sha3.hpp:489]   --->   Operation 1081 'zext' 'zext_ln489_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1082 [1/1] (0.28ns)   --->   "%xor_ln489_11 = xor i64 %stateArray_11_0, i64 %zext_ln489_11" [./sha3.hpp:489]   --->   Operation 1082 'xor' 'xor_ln489_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1083 [1/1] (0.61ns)   --->   "%br_ln490 = br void %for.inc133.11" [./sha3.hpp:490]   --->   Operation 1083 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.61>
ST_145 : Operation 1084 [1/1] (0.00ns)   --->   "%trunc_ln483_11 = trunc i64 %msgReg_40" [./sha3.hpp:483]   --->   Operation 1084 'trunc' 'trunc_ln483_11' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1085 [1/1] (0.00ns)   --->   "%or_ln483_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %trunc_ln483_11" [./sha3.hpp:483]   --->   Operation 1085 'bitconcatenate' 'or_ln483_10' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln483_11 = sext i9 %or_ln483_10" [./sha3.hpp:483]   --->   Operation 1086 'sext' 'sext_ln483_11' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln483_11 = zext i13 %sext_ln483_11" [./sha3.hpp:483]   --->   Operation 1087 'zext' 'zext_ln483_11' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.00>
ST_145 : Operation 1088 [1/1] (0.28ns)   --->   "%xor_ln483_11 = xor i64 %stateArray_11_0, i64 %zext_ln483_11" [./sha3.hpp:483]   --->   Operation 1088 'xor' 'xor_ln483_11' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1089 [1/1] (0.61ns)   --->   "%br_ln484 = br void %for.inc133.11" [./sha3.hpp:484]   --->   Operation 1089 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.61>
ST_145 : Operation 1090 [1/1] (0.28ns)   --->   "%xor_ln477_11 = xor i64 %stateArray_11_0, i64 31" [./sha3.hpp:477]   --->   Operation 1090 'xor' 'xor_ln477_11' <Predicate = (cmp_i_i369 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1091 [1/1] (0.61ns)   --->   "%br_ln478 = br void %for.inc133.11" [./sha3.hpp:478]   --->   Operation 1091 'br' 'br_ln478' <Predicate = (cmp_i_i369 & !icmp_ln468_11 & icmp_ln472_10)> <Delay = 0.61>
ST_145 : Operation 1092 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_39 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:470]   --->   Operation 1092 'read' 'msgReg_39' <Predicate = (icmp_ln468_11)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_145 : Operation 1093 [1/1] (0.28ns)   --->   "%stateArray_170 = xor i64 %msgReg_39, i64 %stateArray_11_0" [./sha3.hpp:471]   --->   Operation 1093 'xor' 'stateArray_170' <Predicate = (icmp_ln468_11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1094 [1/1] (0.61ns)   --->   "%br_ln472 = br void %for.inc133.11" [./sha3.hpp:472]   --->   Operation 1094 'br' 'br_ln472' <Predicate = (icmp_ln468_11)> <Delay = 0.61>

State 146 <SV = 145> <Delay = 2.87>
ST_146 : Operation 1095 [1/1] (0.00ns)   --->   "%stateArray_11_3 = phi i64 %stateArray_170, void %if.then32.11, i64 %stateArray_11_0, void %if.else38.11, i64 %xor_ln477_11, void %if.then44.11, i64 %xor_ln483_11, void %if.then51.11, i64 %xor_ln489_11, void %if.then61.11, i64 %xor_ln495_11, void %if.then71.11, i64 %xor_ln501_11, void %if.then81.11, i64 %xor_ln507_11, void %if.then91.11, i64 %xor_ln519_11, void %if.else109.11, i64 %xor_ln513_11, void %if.then101.11"   --->   Operation 1095 'phi' 'stateArray_11_3' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1096 [1/1] (1.49ns)   --->   "%icmp_ln468_12 = icmp_ugt  i128 %left_4, i128 103" [./sha3.hpp:468]   --->   Operation 1096 'icmp' 'icmp_ln468_12' <Predicate = true> <Delay = 1.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1097 [1/1] (0.00ns)   --->   "%br_ln468 = br i1 %icmp_ln468_12, void %if.else38.12, void %if.then32.12" [./sha3.hpp:468]   --->   Operation 1097 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1098 [1/1] (1.48ns)   --->   "%icmp_ln472_11 = icmp_eq  i125 %trunc_ln3, i125 12" [./sha3.hpp:472]   --->   Operation 1098 'icmp' 'icmp_ln472_11' <Predicate = (!icmp_ln468_12)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1099 [1/1] (0.61ns)   --->   "%br_ln472 = br i1 %icmp_ln472_11, void %for.inc133.12, void %if.then41.12" [./sha3.hpp:472]   --->   Operation 1099 'br' 'br_ln472' <Predicate = (!icmp_ln468_12)> <Delay = 0.61>
ST_146 : Operation 1100 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %cmp_i_i369, void %if.else49.12, void %if.then44.12" [./sha3.hpp:475]   --->   Operation 1100 'br' 'br_ln475' <Predicate = (!icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1101 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_42 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:481]   --->   Operation 1101 'read' 'msgReg_42' <Predicate = (!cmp_i_i369 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_146 : Operation 1102 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %cmp_i_i354, void %if.else59.12, void %if.then51.12" [./sha3.hpp:478]   --->   Operation 1102 'br' 'br_ln478' <Predicate = (!cmp_i_i369 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1103 [1/1] (0.00ns)   --->   "%br_ln484 = br i1 %cmp_i_i323, void %if.else69.12, void %if.then61.12" [./sha3.hpp:484]   --->   Operation 1103 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1104 [1/1] (0.00ns)   --->   "%br_ln490 = br i1 %cmp_i_i292, void %if.else79.12, void %if.then71.12" [./sha3.hpp:490]   --->   Operation 1104 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1105 [1/1] (0.00ns)   --->   "%br_ln496 = br i1 %cmp_i_i261, void %if.else89.12, void %if.then81.12" [./sha3.hpp:496]   --->   Operation 1105 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1106 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %cmp_i_i230, void %if.else99.12, void %if.then91.12" [./sha3.hpp:502]   --->   Operation 1106 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1107 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %cmp_i_i199, void %if.else109.12, void %if.then101.12" [./sha3.hpp:508]   --->   Operation 1107 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1108 [1/1] (0.00ns)   --->   "%trunc_ln519_12 = trunc i64 %msgReg_42" [./sha3.hpp:519]   --->   Operation 1108 'trunc' 'trunc_ln519_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1109 [1/1] (0.00ns)   --->   "%or_ln519_11 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i56, i1 1, i56 %trunc_ln519_12" [./sha3.hpp:519]   --->   Operation 1109 'bitconcatenate' 'or_ln519_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln519_12 = sext i57 %or_ln519_11" [./sha3.hpp:519]   --->   Operation 1110 'sext' 'sext_ln519_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln519_12 = zext i61 %sext_ln519_12" [./sha3.hpp:519]   --->   Operation 1111 'zext' 'zext_ln519_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1112 [1/1] (0.28ns)   --->   "%xor_ln519_12 = xor i64 %stateArray_12_0, i64 %zext_ln519_12" [./sha3.hpp:519]   --->   Operation 1112 'xor' 'xor_ln519_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1113 [1/1] (0.61ns)   --->   "%br_ln0 = br void %for.inc133.12"   --->   Operation 1113 'br' 'br_ln0' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.61>
ST_146 : Operation 1114 [1/1] (0.00ns)   --->   "%trunc_ln513_12 = trunc i64 %msgReg_42" [./sha3.hpp:513]   --->   Operation 1114 'trunc' 'trunc_ln513_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1115 [1/1] (0.00ns)   --->   "%or_ln513_11 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 1, i48 %trunc_ln513_12" [./sha3.hpp:513]   --->   Operation 1115 'bitconcatenate' 'or_ln513_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1116 [1/1] (0.00ns)   --->   "%sext_ln513_12 = sext i49 %or_ln513_11" [./sha3.hpp:513]   --->   Operation 1116 'sext' 'sext_ln513_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1117 [1/1] (0.00ns)   --->   "%zext_ln513_12 = zext i53 %sext_ln513_12" [./sha3.hpp:513]   --->   Operation 1117 'zext' 'zext_ln513_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1118 [1/1] (0.28ns)   --->   "%xor_ln513_12 = xor i64 %stateArray_12_0, i64 %zext_ln513_12" [./sha3.hpp:513]   --->   Operation 1118 'xor' 'xor_ln513_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1119 [1/1] (0.61ns)   --->   "%br_ln514 = br void %for.inc133.12" [./sha3.hpp:514]   --->   Operation 1119 'br' 'br_ln514' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.61>
ST_146 : Operation 1120 [1/1] (0.00ns)   --->   "%trunc_ln507_12 = trunc i64 %msgReg_42" [./sha3.hpp:507]   --->   Operation 1120 'trunc' 'trunc_ln507_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1121 [1/1] (0.00ns)   --->   "%or_ln507_11 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i40, i1 1, i40 %trunc_ln507_12" [./sha3.hpp:507]   --->   Operation 1121 'bitconcatenate' 'or_ln507_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1122 [1/1] (0.00ns)   --->   "%sext_ln507_12 = sext i41 %or_ln507_11" [./sha3.hpp:507]   --->   Operation 1122 'sext' 'sext_ln507_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln507_12 = zext i45 %sext_ln507_12" [./sha3.hpp:507]   --->   Operation 1123 'zext' 'zext_ln507_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1124 [1/1] (0.28ns)   --->   "%xor_ln507_12 = xor i64 %stateArray_12_0, i64 %zext_ln507_12" [./sha3.hpp:507]   --->   Operation 1124 'xor' 'xor_ln507_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1125 [1/1] (0.61ns)   --->   "%br_ln508 = br void %for.inc133.12" [./sha3.hpp:508]   --->   Operation 1125 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.61>
ST_146 : Operation 1126 [1/1] (0.00ns)   --->   "%trunc_ln501_12 = trunc i64 %msgReg_42" [./sha3.hpp:501]   --->   Operation 1126 'trunc' 'trunc_ln501_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1127 [1/1] (0.00ns)   --->   "%or_ln501_11 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %trunc_ln501_12" [./sha3.hpp:501]   --->   Operation 1127 'bitconcatenate' 'or_ln501_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln501_12 = sext i33 %or_ln501_11" [./sha3.hpp:501]   --->   Operation 1128 'sext' 'sext_ln501_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln501_12 = zext i37 %sext_ln501_12" [./sha3.hpp:501]   --->   Operation 1129 'zext' 'zext_ln501_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1130 [1/1] (0.28ns)   --->   "%xor_ln501_12 = xor i64 %stateArray_12_0, i64 %zext_ln501_12" [./sha3.hpp:501]   --->   Operation 1130 'xor' 'xor_ln501_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1131 [1/1] (0.61ns)   --->   "%br_ln502 = br void %for.inc133.12" [./sha3.hpp:502]   --->   Operation 1131 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.61>
ST_146 : Operation 1132 [1/1] (0.00ns)   --->   "%trunc_ln495_12 = trunc i64 %msgReg_42" [./sha3.hpp:495]   --->   Operation 1132 'trunc' 'trunc_ln495_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1133 [1/1] (0.00ns)   --->   "%or_ln495_11 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %trunc_ln495_12" [./sha3.hpp:495]   --->   Operation 1133 'bitconcatenate' 'or_ln495_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln495_12 = sext i25 %or_ln495_11" [./sha3.hpp:495]   --->   Operation 1134 'sext' 'sext_ln495_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln495_12 = zext i29 %sext_ln495_12" [./sha3.hpp:495]   --->   Operation 1135 'zext' 'zext_ln495_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1136 [1/1] (0.28ns)   --->   "%xor_ln495_12 = xor i64 %stateArray_12_0, i64 %zext_ln495_12" [./sha3.hpp:495]   --->   Operation 1136 'xor' 'xor_ln495_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1137 [1/1] (0.61ns)   --->   "%br_ln496 = br void %for.inc133.12" [./sha3.hpp:496]   --->   Operation 1137 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.61>
ST_146 : Operation 1138 [1/1] (0.00ns)   --->   "%trunc_ln489_12 = trunc i64 %msgReg_42" [./sha3.hpp:489]   --->   Operation 1138 'trunc' 'trunc_ln489_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1139 [1/1] (0.00ns)   --->   "%or_ln489_11 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %trunc_ln489_12" [./sha3.hpp:489]   --->   Operation 1139 'bitconcatenate' 'or_ln489_11' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln489_12 = sext i17 %or_ln489_11" [./sha3.hpp:489]   --->   Operation 1140 'sext' 'sext_ln489_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1141 [1/1] (0.00ns)   --->   "%zext_ln489_12 = zext i21 %sext_ln489_12" [./sha3.hpp:489]   --->   Operation 1141 'zext' 'zext_ln489_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1142 [1/1] (0.28ns)   --->   "%xor_ln489_12 = xor i64 %stateArray_12_0, i64 %zext_ln489_12" [./sha3.hpp:489]   --->   Operation 1142 'xor' 'xor_ln489_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1143 [1/1] (0.61ns)   --->   "%br_ln490 = br void %for.inc133.12" [./sha3.hpp:490]   --->   Operation 1143 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.61>
ST_146 : Operation 1144 [1/1] (0.00ns)   --->   "%trunc_ln483_12 = trunc i64 %msgReg_42" [./sha3.hpp:483]   --->   Operation 1144 'trunc' 'trunc_ln483_12' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1145 [1/1] (0.00ns)   --->   "%or_ln483_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %trunc_ln483_12" [./sha3.hpp:483]   --->   Operation 1145 'bitconcatenate' 'or_ln483_11' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1146 [1/1] (0.00ns)   --->   "%sext_ln483_12 = sext i9 %or_ln483_11" [./sha3.hpp:483]   --->   Operation 1146 'sext' 'sext_ln483_12' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1147 [1/1] (0.00ns)   --->   "%zext_ln483_12 = zext i13 %sext_ln483_12" [./sha3.hpp:483]   --->   Operation 1147 'zext' 'zext_ln483_12' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.00>
ST_146 : Operation 1148 [1/1] (0.28ns)   --->   "%xor_ln483_12 = xor i64 %stateArray_12_0, i64 %zext_ln483_12" [./sha3.hpp:483]   --->   Operation 1148 'xor' 'xor_ln483_12' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1149 [1/1] (0.61ns)   --->   "%br_ln484 = br void %for.inc133.12" [./sha3.hpp:484]   --->   Operation 1149 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.61>
ST_146 : Operation 1150 [1/1] (0.28ns)   --->   "%xor_ln477_12 = xor i64 %stateArray_12_0, i64 31" [./sha3.hpp:477]   --->   Operation 1150 'xor' 'xor_ln477_12' <Predicate = (cmp_i_i369 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1151 [1/1] (0.61ns)   --->   "%br_ln478 = br void %for.inc133.12" [./sha3.hpp:478]   --->   Operation 1151 'br' 'br_ln478' <Predicate = (cmp_i_i369 & !icmp_ln468_12 & icmp_ln472_11)> <Delay = 0.61>
ST_146 : Operation 1152 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_41 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:470]   --->   Operation 1152 'read' 'msgReg_41' <Predicate = (icmp_ln468_12)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_146 : Operation 1153 [1/1] (0.28ns)   --->   "%stateArray_171 = xor i64 %msgReg_41, i64 %stateArray_12_0" [./sha3.hpp:471]   --->   Operation 1153 'xor' 'stateArray_171' <Predicate = (icmp_ln468_12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1154 [1/1] (0.61ns)   --->   "%br_ln472 = br void %for.inc133.12" [./sha3.hpp:472]   --->   Operation 1154 'br' 'br_ln472' <Predicate = (icmp_ln468_12)> <Delay = 0.61>

State 147 <SV = 146> <Delay = 2.87>
ST_147 : Operation 1155 [1/1] (0.00ns)   --->   "%stateArray_12_3 = phi i64 %stateArray_171, void %if.then32.12, i64 %stateArray_12_0, void %if.else38.12, i64 %xor_ln477_12, void %if.then44.12, i64 %xor_ln483_12, void %if.then51.12, i64 %xor_ln489_12, void %if.then61.12, i64 %xor_ln495_12, void %if.then71.12, i64 %xor_ln501_12, void %if.then81.12, i64 %xor_ln507_12, void %if.then91.12, i64 %xor_ln519_12, void %if.else109.12, i64 %xor_ln513_12, void %if.then101.12"   --->   Operation 1155 'phi' 'stateArray_12_3' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1156 [1/1] (1.49ns)   --->   "%icmp_ln468_13 = icmp_ugt  i128 %left_4, i128 111" [./sha3.hpp:468]   --->   Operation 1156 'icmp' 'icmp_ln468_13' <Predicate = true> <Delay = 1.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1157 [1/1] (0.00ns)   --->   "%br_ln468 = br i1 %icmp_ln468_13, void %if.else38.13, void %if.then32.13" [./sha3.hpp:468]   --->   Operation 1157 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1158 [1/1] (1.48ns)   --->   "%icmp_ln472_12 = icmp_eq  i125 %trunc_ln3, i125 13" [./sha3.hpp:472]   --->   Operation 1158 'icmp' 'icmp_ln472_12' <Predicate = (!icmp_ln468_13)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1159 [1/1] (0.61ns)   --->   "%br_ln472 = br i1 %icmp_ln472_12, void %for.inc133.13, void %if.then41.13" [./sha3.hpp:472]   --->   Operation 1159 'br' 'br_ln472' <Predicate = (!icmp_ln468_13)> <Delay = 0.61>
ST_147 : Operation 1160 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %cmp_i_i369, void %if.else49.13, void %if.then44.13" [./sha3.hpp:475]   --->   Operation 1160 'br' 'br_ln475' <Predicate = (!icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1161 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_44 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:481]   --->   Operation 1161 'read' 'msgReg_44' <Predicate = (!cmp_i_i369 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_147 : Operation 1162 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %cmp_i_i354, void %if.else59.13, void %if.then51.13" [./sha3.hpp:478]   --->   Operation 1162 'br' 'br_ln478' <Predicate = (!cmp_i_i369 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1163 [1/1] (0.00ns)   --->   "%br_ln484 = br i1 %cmp_i_i323, void %if.else69.13, void %if.then61.13" [./sha3.hpp:484]   --->   Operation 1163 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1164 [1/1] (0.00ns)   --->   "%br_ln490 = br i1 %cmp_i_i292, void %if.else79.13, void %if.then71.13" [./sha3.hpp:490]   --->   Operation 1164 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1165 [1/1] (0.00ns)   --->   "%br_ln496 = br i1 %cmp_i_i261, void %if.else89.13, void %if.then81.13" [./sha3.hpp:496]   --->   Operation 1165 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1166 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %cmp_i_i230, void %if.else99.13, void %if.then91.13" [./sha3.hpp:502]   --->   Operation 1166 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1167 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %cmp_i_i199, void %if.else109.13, void %if.then101.13" [./sha3.hpp:508]   --->   Operation 1167 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1168 [1/1] (0.00ns)   --->   "%trunc_ln519_13 = trunc i64 %msgReg_44" [./sha3.hpp:519]   --->   Operation 1168 'trunc' 'trunc_ln519_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1169 [1/1] (0.00ns)   --->   "%or_ln519_12 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i56, i1 1, i56 %trunc_ln519_13" [./sha3.hpp:519]   --->   Operation 1169 'bitconcatenate' 'or_ln519_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln519_13 = sext i57 %or_ln519_12" [./sha3.hpp:519]   --->   Operation 1170 'sext' 'sext_ln519_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1171 [1/1] (0.00ns)   --->   "%zext_ln519_13 = zext i61 %sext_ln519_13" [./sha3.hpp:519]   --->   Operation 1171 'zext' 'zext_ln519_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1172 [1/1] (0.28ns)   --->   "%xor_ln519_13 = xor i64 %stateArray_13_0, i64 %zext_ln519_13" [./sha3.hpp:519]   --->   Operation 1172 'xor' 'xor_ln519_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1173 [1/1] (0.61ns)   --->   "%br_ln0 = br void %for.inc133.13"   --->   Operation 1173 'br' 'br_ln0' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.61>
ST_147 : Operation 1174 [1/1] (0.00ns)   --->   "%trunc_ln513_13 = trunc i64 %msgReg_44" [./sha3.hpp:513]   --->   Operation 1174 'trunc' 'trunc_ln513_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1175 [1/1] (0.00ns)   --->   "%or_ln513_12 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 1, i48 %trunc_ln513_13" [./sha3.hpp:513]   --->   Operation 1175 'bitconcatenate' 'or_ln513_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1176 [1/1] (0.00ns)   --->   "%sext_ln513_13 = sext i49 %or_ln513_12" [./sha3.hpp:513]   --->   Operation 1176 'sext' 'sext_ln513_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1177 [1/1] (0.00ns)   --->   "%zext_ln513_13 = zext i53 %sext_ln513_13" [./sha3.hpp:513]   --->   Operation 1177 'zext' 'zext_ln513_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1178 [1/1] (0.28ns)   --->   "%xor_ln513_13 = xor i64 %stateArray_13_0, i64 %zext_ln513_13" [./sha3.hpp:513]   --->   Operation 1178 'xor' 'xor_ln513_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1179 [1/1] (0.61ns)   --->   "%br_ln514 = br void %for.inc133.13" [./sha3.hpp:514]   --->   Operation 1179 'br' 'br_ln514' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.61>
ST_147 : Operation 1180 [1/1] (0.00ns)   --->   "%trunc_ln507_13 = trunc i64 %msgReg_44" [./sha3.hpp:507]   --->   Operation 1180 'trunc' 'trunc_ln507_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1181 [1/1] (0.00ns)   --->   "%or_ln507_12 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i40, i1 1, i40 %trunc_ln507_13" [./sha3.hpp:507]   --->   Operation 1181 'bitconcatenate' 'or_ln507_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln507_13 = sext i41 %or_ln507_12" [./sha3.hpp:507]   --->   Operation 1182 'sext' 'sext_ln507_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1183 [1/1] (0.00ns)   --->   "%zext_ln507_13 = zext i45 %sext_ln507_13" [./sha3.hpp:507]   --->   Operation 1183 'zext' 'zext_ln507_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1184 [1/1] (0.28ns)   --->   "%xor_ln507_13 = xor i64 %stateArray_13_0, i64 %zext_ln507_13" [./sha3.hpp:507]   --->   Operation 1184 'xor' 'xor_ln507_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1185 [1/1] (0.61ns)   --->   "%br_ln508 = br void %for.inc133.13" [./sha3.hpp:508]   --->   Operation 1185 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.61>
ST_147 : Operation 1186 [1/1] (0.00ns)   --->   "%trunc_ln501_13 = trunc i64 %msgReg_44" [./sha3.hpp:501]   --->   Operation 1186 'trunc' 'trunc_ln501_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1187 [1/1] (0.00ns)   --->   "%or_ln501_12 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %trunc_ln501_13" [./sha3.hpp:501]   --->   Operation 1187 'bitconcatenate' 'or_ln501_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln501_13 = sext i33 %or_ln501_12" [./sha3.hpp:501]   --->   Operation 1188 'sext' 'sext_ln501_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1189 [1/1] (0.00ns)   --->   "%zext_ln501_13 = zext i37 %sext_ln501_13" [./sha3.hpp:501]   --->   Operation 1189 'zext' 'zext_ln501_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1190 [1/1] (0.28ns)   --->   "%xor_ln501_13 = xor i64 %stateArray_13_0, i64 %zext_ln501_13" [./sha3.hpp:501]   --->   Operation 1190 'xor' 'xor_ln501_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1191 [1/1] (0.61ns)   --->   "%br_ln502 = br void %for.inc133.13" [./sha3.hpp:502]   --->   Operation 1191 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.61>
ST_147 : Operation 1192 [1/1] (0.00ns)   --->   "%trunc_ln495_13 = trunc i64 %msgReg_44" [./sha3.hpp:495]   --->   Operation 1192 'trunc' 'trunc_ln495_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1193 [1/1] (0.00ns)   --->   "%or_ln495_12 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %trunc_ln495_13" [./sha3.hpp:495]   --->   Operation 1193 'bitconcatenate' 'or_ln495_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln495_13 = sext i25 %or_ln495_12" [./sha3.hpp:495]   --->   Operation 1194 'sext' 'sext_ln495_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1195 [1/1] (0.00ns)   --->   "%zext_ln495_13 = zext i29 %sext_ln495_13" [./sha3.hpp:495]   --->   Operation 1195 'zext' 'zext_ln495_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1196 [1/1] (0.28ns)   --->   "%xor_ln495_13 = xor i64 %stateArray_13_0, i64 %zext_ln495_13" [./sha3.hpp:495]   --->   Operation 1196 'xor' 'xor_ln495_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1197 [1/1] (0.61ns)   --->   "%br_ln496 = br void %for.inc133.13" [./sha3.hpp:496]   --->   Operation 1197 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.61>
ST_147 : Operation 1198 [1/1] (0.00ns)   --->   "%trunc_ln489_13 = trunc i64 %msgReg_44" [./sha3.hpp:489]   --->   Operation 1198 'trunc' 'trunc_ln489_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1199 [1/1] (0.00ns)   --->   "%or_ln489_12 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %trunc_ln489_13" [./sha3.hpp:489]   --->   Operation 1199 'bitconcatenate' 'or_ln489_12' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1200 [1/1] (0.00ns)   --->   "%sext_ln489_13 = sext i17 %or_ln489_12" [./sha3.hpp:489]   --->   Operation 1200 'sext' 'sext_ln489_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1201 [1/1] (0.00ns)   --->   "%zext_ln489_13 = zext i21 %sext_ln489_13" [./sha3.hpp:489]   --->   Operation 1201 'zext' 'zext_ln489_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1202 [1/1] (0.28ns)   --->   "%xor_ln489_13 = xor i64 %stateArray_13_0, i64 %zext_ln489_13" [./sha3.hpp:489]   --->   Operation 1202 'xor' 'xor_ln489_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1203 [1/1] (0.61ns)   --->   "%br_ln490 = br void %for.inc133.13" [./sha3.hpp:490]   --->   Operation 1203 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.61>
ST_147 : Operation 1204 [1/1] (0.00ns)   --->   "%trunc_ln483_13 = trunc i64 %msgReg_44" [./sha3.hpp:483]   --->   Operation 1204 'trunc' 'trunc_ln483_13' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1205 [1/1] (0.00ns)   --->   "%or_ln483_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %trunc_ln483_13" [./sha3.hpp:483]   --->   Operation 1205 'bitconcatenate' 'or_ln483_12' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln483_13 = sext i9 %or_ln483_12" [./sha3.hpp:483]   --->   Operation 1206 'sext' 'sext_ln483_13' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1207 [1/1] (0.00ns)   --->   "%zext_ln483_13 = zext i13 %sext_ln483_13" [./sha3.hpp:483]   --->   Operation 1207 'zext' 'zext_ln483_13' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.00>
ST_147 : Operation 1208 [1/1] (0.28ns)   --->   "%xor_ln483_13 = xor i64 %stateArray_13_0, i64 %zext_ln483_13" [./sha3.hpp:483]   --->   Operation 1208 'xor' 'xor_ln483_13' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1209 [1/1] (0.61ns)   --->   "%br_ln484 = br void %for.inc133.13" [./sha3.hpp:484]   --->   Operation 1209 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.61>
ST_147 : Operation 1210 [1/1] (0.28ns)   --->   "%xor_ln477_13 = xor i64 %stateArray_13_0, i64 31" [./sha3.hpp:477]   --->   Operation 1210 'xor' 'xor_ln477_13' <Predicate = (cmp_i_i369 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1211 [1/1] (0.61ns)   --->   "%br_ln478 = br void %for.inc133.13" [./sha3.hpp:478]   --->   Operation 1211 'br' 'br_ln478' <Predicate = (cmp_i_i369 & !icmp_ln468_13 & icmp_ln472_12)> <Delay = 0.61>
ST_147 : Operation 1212 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_43 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:470]   --->   Operation 1212 'read' 'msgReg_43' <Predicate = (icmp_ln468_13)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_147 : Operation 1213 [1/1] (0.28ns)   --->   "%stateArray_172 = xor i64 %msgReg_43, i64 %stateArray_13_0" [./sha3.hpp:471]   --->   Operation 1213 'xor' 'stateArray_172' <Predicate = (icmp_ln468_13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1214 [1/1] (0.61ns)   --->   "%br_ln472 = br void %for.inc133.13" [./sha3.hpp:472]   --->   Operation 1214 'br' 'br_ln472' <Predicate = (icmp_ln468_13)> <Delay = 0.61>

State 148 <SV = 147> <Delay = 2.87>
ST_148 : Operation 1215 [1/1] (0.00ns)   --->   "%stateArray_13_3 = phi i64 %stateArray_172, void %if.then32.13, i64 %stateArray_13_0, void %if.else38.13, i64 %xor_ln477_13, void %if.then44.13, i64 %xor_ln483_13, void %if.then51.13, i64 %xor_ln489_13, void %if.then61.13, i64 %xor_ln495_13, void %if.then71.13, i64 %xor_ln501_13, void %if.then81.13, i64 %xor_ln507_13, void %if.then91.13, i64 %xor_ln519_13, void %if.else109.13, i64 %xor_ln513_13, void %if.then101.13"   --->   Operation 1215 'phi' 'stateArray_13_3' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1216 [1/1] (1.49ns)   --->   "%icmp_ln468_14 = icmp_ugt  i128 %left_4, i128 119" [./sha3.hpp:468]   --->   Operation 1216 'icmp' 'icmp_ln468_14' <Predicate = true> <Delay = 1.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1217 [1/1] (0.00ns)   --->   "%br_ln468 = br i1 %icmp_ln468_14, void %if.else38.14, void %if.then32.14" [./sha3.hpp:468]   --->   Operation 1217 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1218 [1/1] (1.48ns)   --->   "%icmp_ln472_13 = icmp_eq  i125 %trunc_ln3, i125 14" [./sha3.hpp:472]   --->   Operation 1218 'icmp' 'icmp_ln472_13' <Predicate = (!icmp_ln468_14)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1219 [1/1] (0.61ns)   --->   "%br_ln472 = br i1 %icmp_ln472_13, void %for.inc133.14, void %if.then41.14" [./sha3.hpp:472]   --->   Operation 1219 'br' 'br_ln472' <Predicate = (!icmp_ln468_14)> <Delay = 0.61>
ST_148 : Operation 1220 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %cmp_i_i369, void %if.else49.14, void %if.then44.14" [./sha3.hpp:475]   --->   Operation 1220 'br' 'br_ln475' <Predicate = (!icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1221 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_46 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:481]   --->   Operation 1221 'read' 'msgReg_46' <Predicate = (!cmp_i_i369 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_148 : Operation 1222 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %cmp_i_i354, void %if.else59.14, void %if.then51.14" [./sha3.hpp:478]   --->   Operation 1222 'br' 'br_ln478' <Predicate = (!cmp_i_i369 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1223 [1/1] (0.00ns)   --->   "%br_ln484 = br i1 %cmp_i_i323, void %if.else69.14, void %if.then61.14" [./sha3.hpp:484]   --->   Operation 1223 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1224 [1/1] (0.00ns)   --->   "%br_ln490 = br i1 %cmp_i_i292, void %if.else79.14, void %if.then71.14" [./sha3.hpp:490]   --->   Operation 1224 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1225 [1/1] (0.00ns)   --->   "%br_ln496 = br i1 %cmp_i_i261, void %if.else89.14, void %if.then81.14" [./sha3.hpp:496]   --->   Operation 1225 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1226 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %cmp_i_i230, void %if.else99.14, void %if.then91.14" [./sha3.hpp:502]   --->   Operation 1226 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1227 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %cmp_i_i199, void %if.else109.14, void %if.then101.14" [./sha3.hpp:508]   --->   Operation 1227 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1228 [1/1] (0.00ns)   --->   "%trunc_ln519_14 = trunc i64 %msgReg_46" [./sha3.hpp:519]   --->   Operation 1228 'trunc' 'trunc_ln519_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1229 [1/1] (0.00ns)   --->   "%or_ln519_13 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i56, i1 1, i56 %trunc_ln519_14" [./sha3.hpp:519]   --->   Operation 1229 'bitconcatenate' 'or_ln519_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1230 [1/1] (0.00ns)   --->   "%sext_ln519_14 = sext i57 %or_ln519_13" [./sha3.hpp:519]   --->   Operation 1230 'sext' 'sext_ln519_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln519_14 = zext i61 %sext_ln519_14" [./sha3.hpp:519]   --->   Operation 1231 'zext' 'zext_ln519_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1232 [1/1] (0.28ns)   --->   "%xor_ln519_14 = xor i64 %stateArray_14_0, i64 %zext_ln519_14" [./sha3.hpp:519]   --->   Operation 1232 'xor' 'xor_ln519_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1233 [1/1] (0.61ns)   --->   "%br_ln0 = br void %for.inc133.14"   --->   Operation 1233 'br' 'br_ln0' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.61>
ST_148 : Operation 1234 [1/1] (0.00ns)   --->   "%trunc_ln513_14 = trunc i64 %msgReg_46" [./sha3.hpp:513]   --->   Operation 1234 'trunc' 'trunc_ln513_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1235 [1/1] (0.00ns)   --->   "%or_ln513_13 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 1, i48 %trunc_ln513_14" [./sha3.hpp:513]   --->   Operation 1235 'bitconcatenate' 'or_ln513_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln513_14 = sext i49 %or_ln513_13" [./sha3.hpp:513]   --->   Operation 1236 'sext' 'sext_ln513_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln513_14 = zext i53 %sext_ln513_14" [./sha3.hpp:513]   --->   Operation 1237 'zext' 'zext_ln513_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1238 [1/1] (0.28ns)   --->   "%xor_ln513_14 = xor i64 %stateArray_14_0, i64 %zext_ln513_14" [./sha3.hpp:513]   --->   Operation 1238 'xor' 'xor_ln513_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1239 [1/1] (0.61ns)   --->   "%br_ln514 = br void %for.inc133.14" [./sha3.hpp:514]   --->   Operation 1239 'br' 'br_ln514' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.61>
ST_148 : Operation 1240 [1/1] (0.00ns)   --->   "%trunc_ln507_14 = trunc i64 %msgReg_46" [./sha3.hpp:507]   --->   Operation 1240 'trunc' 'trunc_ln507_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1241 [1/1] (0.00ns)   --->   "%or_ln507_13 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i40, i1 1, i40 %trunc_ln507_14" [./sha3.hpp:507]   --->   Operation 1241 'bitconcatenate' 'or_ln507_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln507_14 = sext i41 %or_ln507_13" [./sha3.hpp:507]   --->   Operation 1242 'sext' 'sext_ln507_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1243 [1/1] (0.00ns)   --->   "%zext_ln507_14 = zext i45 %sext_ln507_14" [./sha3.hpp:507]   --->   Operation 1243 'zext' 'zext_ln507_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1244 [1/1] (0.28ns)   --->   "%xor_ln507_14 = xor i64 %stateArray_14_0, i64 %zext_ln507_14" [./sha3.hpp:507]   --->   Operation 1244 'xor' 'xor_ln507_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1245 [1/1] (0.61ns)   --->   "%br_ln508 = br void %for.inc133.14" [./sha3.hpp:508]   --->   Operation 1245 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.61>
ST_148 : Operation 1246 [1/1] (0.00ns)   --->   "%trunc_ln501_14 = trunc i64 %msgReg_46" [./sha3.hpp:501]   --->   Operation 1246 'trunc' 'trunc_ln501_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1247 [1/1] (0.00ns)   --->   "%or_ln501_13 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %trunc_ln501_14" [./sha3.hpp:501]   --->   Operation 1247 'bitconcatenate' 'or_ln501_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln501_14 = sext i33 %or_ln501_13" [./sha3.hpp:501]   --->   Operation 1248 'sext' 'sext_ln501_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1249 [1/1] (0.00ns)   --->   "%zext_ln501_14 = zext i37 %sext_ln501_14" [./sha3.hpp:501]   --->   Operation 1249 'zext' 'zext_ln501_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1250 [1/1] (0.28ns)   --->   "%xor_ln501_14 = xor i64 %stateArray_14_0, i64 %zext_ln501_14" [./sha3.hpp:501]   --->   Operation 1250 'xor' 'xor_ln501_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1251 [1/1] (0.61ns)   --->   "%br_ln502 = br void %for.inc133.14" [./sha3.hpp:502]   --->   Operation 1251 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.61>
ST_148 : Operation 1252 [1/1] (0.00ns)   --->   "%trunc_ln495_14 = trunc i64 %msgReg_46" [./sha3.hpp:495]   --->   Operation 1252 'trunc' 'trunc_ln495_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1253 [1/1] (0.00ns)   --->   "%or_ln495_13 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %trunc_ln495_14" [./sha3.hpp:495]   --->   Operation 1253 'bitconcatenate' 'or_ln495_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1254 [1/1] (0.00ns)   --->   "%sext_ln495_14 = sext i25 %or_ln495_13" [./sha3.hpp:495]   --->   Operation 1254 'sext' 'sext_ln495_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1255 [1/1] (0.00ns)   --->   "%zext_ln495_14 = zext i29 %sext_ln495_14" [./sha3.hpp:495]   --->   Operation 1255 'zext' 'zext_ln495_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1256 [1/1] (0.28ns)   --->   "%xor_ln495_14 = xor i64 %stateArray_14_0, i64 %zext_ln495_14" [./sha3.hpp:495]   --->   Operation 1256 'xor' 'xor_ln495_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1257 [1/1] (0.61ns)   --->   "%br_ln496 = br void %for.inc133.14" [./sha3.hpp:496]   --->   Operation 1257 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.61>
ST_148 : Operation 1258 [1/1] (0.00ns)   --->   "%trunc_ln489_14 = trunc i64 %msgReg_46" [./sha3.hpp:489]   --->   Operation 1258 'trunc' 'trunc_ln489_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1259 [1/1] (0.00ns)   --->   "%or_ln489_13 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %trunc_ln489_14" [./sha3.hpp:489]   --->   Operation 1259 'bitconcatenate' 'or_ln489_13' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1260 [1/1] (0.00ns)   --->   "%sext_ln489_14 = sext i17 %or_ln489_13" [./sha3.hpp:489]   --->   Operation 1260 'sext' 'sext_ln489_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1261 [1/1] (0.00ns)   --->   "%zext_ln489_14 = zext i21 %sext_ln489_14" [./sha3.hpp:489]   --->   Operation 1261 'zext' 'zext_ln489_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1262 [1/1] (0.28ns)   --->   "%xor_ln489_14 = xor i64 %stateArray_14_0, i64 %zext_ln489_14" [./sha3.hpp:489]   --->   Operation 1262 'xor' 'xor_ln489_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1263 [1/1] (0.61ns)   --->   "%br_ln490 = br void %for.inc133.14" [./sha3.hpp:490]   --->   Operation 1263 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.61>
ST_148 : Operation 1264 [1/1] (0.00ns)   --->   "%trunc_ln483_14 = trunc i64 %msgReg_46" [./sha3.hpp:483]   --->   Operation 1264 'trunc' 'trunc_ln483_14' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1265 [1/1] (0.00ns)   --->   "%or_ln483_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %trunc_ln483_14" [./sha3.hpp:483]   --->   Operation 1265 'bitconcatenate' 'or_ln483_13' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1266 [1/1] (0.00ns)   --->   "%sext_ln483_14 = sext i9 %or_ln483_13" [./sha3.hpp:483]   --->   Operation 1266 'sext' 'sext_ln483_14' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1267 [1/1] (0.00ns)   --->   "%zext_ln483_14 = zext i13 %sext_ln483_14" [./sha3.hpp:483]   --->   Operation 1267 'zext' 'zext_ln483_14' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.00>
ST_148 : Operation 1268 [1/1] (0.28ns)   --->   "%xor_ln483_14 = xor i64 %stateArray_14_0, i64 %zext_ln483_14" [./sha3.hpp:483]   --->   Operation 1268 'xor' 'xor_ln483_14' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1269 [1/1] (0.61ns)   --->   "%br_ln484 = br void %for.inc133.14" [./sha3.hpp:484]   --->   Operation 1269 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.61>
ST_148 : Operation 1270 [1/1] (0.28ns)   --->   "%xor_ln477_14 = xor i64 %stateArray_14_0, i64 31" [./sha3.hpp:477]   --->   Operation 1270 'xor' 'xor_ln477_14' <Predicate = (cmp_i_i369 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1271 [1/1] (0.61ns)   --->   "%br_ln478 = br void %for.inc133.14" [./sha3.hpp:478]   --->   Operation 1271 'br' 'br_ln478' <Predicate = (cmp_i_i369 & !icmp_ln468_14 & icmp_ln472_13)> <Delay = 0.61>
ST_148 : Operation 1272 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_45 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:470]   --->   Operation 1272 'read' 'msgReg_45' <Predicate = (icmp_ln468_14)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_148 : Operation 1273 [1/1] (0.28ns)   --->   "%stateArray_173 = xor i64 %msgReg_45, i64 %stateArray_14_0" [./sha3.hpp:471]   --->   Operation 1273 'xor' 'stateArray_173' <Predicate = (icmp_ln468_14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1274 [1/1] (0.61ns)   --->   "%br_ln472 = br void %for.inc133.14" [./sha3.hpp:472]   --->   Operation 1274 'br' 'br_ln472' <Predicate = (icmp_ln468_14)> <Delay = 0.61>

State 149 <SV = 148> <Delay = 2.85>
ST_149 : Operation 1275 [1/1] (0.00ns)   --->   "%stateArray_14_3 = phi i64 %stateArray_173, void %if.then32.14, i64 %stateArray_14_0, void %if.else38.14, i64 %xor_ln477_14, void %if.then44.14, i64 %xor_ln483_14, void %if.then51.14, i64 %xor_ln489_14, void %if.then61.14, i64 %xor_ln495_14, void %if.then71.14, i64 %xor_ln501_14, void %if.then81.14, i64 %xor_ln507_14, void %if.then91.14, i64 %xor_ln519_14, void %if.else109.14, i64 %xor_ln513_14, void %if.then101.14"   --->   Operation 1275 'phi' 'stateArray_14_3' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1276 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i121 @_ssdm_op_PartSelect.i121.i128.i32.i32, i128 %left_4, i32 7, i32 127" [./sha3.hpp:468]   --->   Operation 1276 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1277 [1/1] (1.45ns)   --->   "%icmp_ln468_15 = icmp_eq  i121 %tmp_29, i121 0" [./sha3.hpp:468]   --->   Operation 1277 'icmp' 'icmp_ln468_15' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1278 [1/1] (0.00ns)   --->   "%br_ln468 = br i1 %icmp_ln468_15, void %if.then41.16, void %if.else38.15" [./sha3.hpp:468]   --->   Operation 1278 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1279 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_47 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:470]   --->   Operation 1279 'read' 'msgReg_47' <Predicate = (!icmp_ln468_15)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_149 : Operation 1280 [1/1] (0.28ns)   --->   "%stateArray_174 = xor i64 %msgReg_47, i64 %stateArray_15_0" [./sha3.hpp:471]   --->   Operation 1280 'xor' 'stateArray_174' <Predicate = (!icmp_ln468_15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1281 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %cmp_i_i369, void %if.else49.16, void %if.then44.16" [./sha3.hpp:475]   --->   Operation 1281 'br' 'br_ln475' <Predicate = (!icmp_ln468_15)> <Delay = 0.00>
ST_149 : Operation 1282 [1/1] (0.28ns)   --->   "%xor_ln477_15 = xor i64 %stateArray_16_0, i64 31" [./sha3.hpp:477]   --->   Operation 1282 'xor' 'xor_ln477_15' <Predicate = (cmp_i_i369 & !icmp_ln468_15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1283 [1/1] (0.61ns)   --->   "%br_ln478 = br void %if.then127.16" [./sha3.hpp:478]   --->   Operation 1283 'br' 'br_ln478' <Predicate = (cmp_i_i369 & !icmp_ln468_15)> <Delay = 0.61>
ST_149 : Operation 1284 [1/1] (1.48ns)   --->   "%icmp_ln472_14 = icmp_eq  i125 %trunc_ln3, i125 15" [./sha3.hpp:472]   --->   Operation 1284 'icmp' 'icmp_ln472_14' <Predicate = (icmp_ln468_15)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1285 [1/1] (0.61ns)   --->   "%br_ln472 = br i1 %icmp_ln472_14, void %if.then127.16, void %if.then41.15" [./sha3.hpp:472]   --->   Operation 1285 'br' 'br_ln472' <Predicate = (icmp_ln468_15)> <Delay = 0.61>
ST_149 : Operation 1286 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %cmp_i_i369, void %if.else49.15, void %if.then44.15" [./sha3.hpp:475]   --->   Operation 1286 'br' 'br_ln475' <Predicate = (icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1287 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_49 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:481]   --->   Operation 1287 'read' 'msgReg_49' <Predicate = (!cmp_i_i369 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_149 : Operation 1288 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %cmp_i_i354, void %if.else59.15, void %if.then51.15" [./sha3.hpp:478]   --->   Operation 1288 'br' 'br_ln478' <Predicate = (!cmp_i_i369 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1289 [1/1] (0.00ns)   --->   "%br_ln484 = br i1 %cmp_i_i323, void %if.else69.15, void %if.then61.15" [./sha3.hpp:484]   --->   Operation 1289 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1290 [1/1] (0.00ns)   --->   "%br_ln490 = br i1 %cmp_i_i292, void %if.else79.15, void %if.then71.15" [./sha3.hpp:490]   --->   Operation 1290 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1291 [1/1] (0.00ns)   --->   "%br_ln496 = br i1 %cmp_i_i261, void %if.else89.15, void %if.then81.15" [./sha3.hpp:496]   --->   Operation 1291 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1292 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %cmp_i_i230, void %if.else99.15, void %if.then91.15" [./sha3.hpp:502]   --->   Operation 1292 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1293 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %cmp_i_i199, void %if.else109.15, void %if.then101.15" [./sha3.hpp:508]   --->   Operation 1293 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1294 [1/1] (0.00ns)   --->   "%trunc_ln519_16 = trunc i64 %msgReg_49" [./sha3.hpp:519]   --->   Operation 1294 'trunc' 'trunc_ln519_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1295 [1/1] (0.00ns)   --->   "%or_ln519_15 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i56, i1 1, i56 %trunc_ln519_16" [./sha3.hpp:519]   --->   Operation 1295 'bitconcatenate' 'or_ln519_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln519_16 = sext i57 %or_ln519_15" [./sha3.hpp:519]   --->   Operation 1296 'sext' 'sext_ln519_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln519_16 = zext i61 %sext_ln519_16" [./sha3.hpp:519]   --->   Operation 1297 'zext' 'zext_ln519_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1298 [1/1] (0.28ns)   --->   "%xor_ln519_16 = xor i64 %stateArray_15_0, i64 %zext_ln519_16" [./sha3.hpp:519]   --->   Operation 1298 'xor' 'xor_ln519_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1299 [1/1] (0.61ns)   --->   "%br_ln0 = br void %if.then127.16"   --->   Operation 1299 'br' 'br_ln0' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.61>
ST_149 : Operation 1300 [1/1] (0.00ns)   --->   "%trunc_ln513_16 = trunc i64 %msgReg_49" [./sha3.hpp:513]   --->   Operation 1300 'trunc' 'trunc_ln513_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1301 [1/1] (0.00ns)   --->   "%or_ln513_15 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 1, i48 %trunc_ln513_16" [./sha3.hpp:513]   --->   Operation 1301 'bitconcatenate' 'or_ln513_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln513_16 = sext i49 %or_ln513_15" [./sha3.hpp:513]   --->   Operation 1302 'sext' 'sext_ln513_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1303 [1/1] (0.00ns)   --->   "%zext_ln513_16 = zext i53 %sext_ln513_16" [./sha3.hpp:513]   --->   Operation 1303 'zext' 'zext_ln513_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1304 [1/1] (0.28ns)   --->   "%xor_ln513_16 = xor i64 %stateArray_15_0, i64 %zext_ln513_16" [./sha3.hpp:513]   --->   Operation 1304 'xor' 'xor_ln513_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1305 [1/1] (0.61ns)   --->   "%br_ln514 = br void %if.then127.16" [./sha3.hpp:514]   --->   Operation 1305 'br' 'br_ln514' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.61>
ST_149 : Operation 1306 [1/1] (0.00ns)   --->   "%trunc_ln507_16 = trunc i64 %msgReg_49" [./sha3.hpp:507]   --->   Operation 1306 'trunc' 'trunc_ln507_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1307 [1/1] (0.00ns)   --->   "%or_ln507_15 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i40, i1 1, i40 %trunc_ln507_16" [./sha3.hpp:507]   --->   Operation 1307 'bitconcatenate' 'or_ln507_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln507_16 = sext i41 %or_ln507_15" [./sha3.hpp:507]   --->   Operation 1308 'sext' 'sext_ln507_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1309 [1/1] (0.00ns)   --->   "%zext_ln507_16 = zext i45 %sext_ln507_16" [./sha3.hpp:507]   --->   Operation 1309 'zext' 'zext_ln507_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1310 [1/1] (0.28ns)   --->   "%xor_ln507_16 = xor i64 %stateArray_15_0, i64 %zext_ln507_16" [./sha3.hpp:507]   --->   Operation 1310 'xor' 'xor_ln507_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1311 [1/1] (0.61ns)   --->   "%br_ln508 = br void %if.then127.16" [./sha3.hpp:508]   --->   Operation 1311 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.61>
ST_149 : Operation 1312 [1/1] (0.00ns)   --->   "%trunc_ln501_16 = trunc i64 %msgReg_49" [./sha3.hpp:501]   --->   Operation 1312 'trunc' 'trunc_ln501_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1313 [1/1] (0.00ns)   --->   "%or_ln501_15 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %trunc_ln501_16" [./sha3.hpp:501]   --->   Operation 1313 'bitconcatenate' 'or_ln501_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1314 [1/1] (0.00ns)   --->   "%sext_ln501_16 = sext i33 %or_ln501_15" [./sha3.hpp:501]   --->   Operation 1314 'sext' 'sext_ln501_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln501_16 = zext i37 %sext_ln501_16" [./sha3.hpp:501]   --->   Operation 1315 'zext' 'zext_ln501_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1316 [1/1] (0.28ns)   --->   "%xor_ln501_16 = xor i64 %stateArray_15_0, i64 %zext_ln501_16" [./sha3.hpp:501]   --->   Operation 1316 'xor' 'xor_ln501_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1317 [1/1] (0.61ns)   --->   "%br_ln502 = br void %if.then127.16" [./sha3.hpp:502]   --->   Operation 1317 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.61>
ST_149 : Operation 1318 [1/1] (0.00ns)   --->   "%trunc_ln495_16 = trunc i64 %msgReg_49" [./sha3.hpp:495]   --->   Operation 1318 'trunc' 'trunc_ln495_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1319 [1/1] (0.00ns)   --->   "%or_ln495_15 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %trunc_ln495_16" [./sha3.hpp:495]   --->   Operation 1319 'bitconcatenate' 'or_ln495_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln495_16 = sext i25 %or_ln495_15" [./sha3.hpp:495]   --->   Operation 1320 'sext' 'sext_ln495_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1321 [1/1] (0.00ns)   --->   "%zext_ln495_16 = zext i29 %sext_ln495_16" [./sha3.hpp:495]   --->   Operation 1321 'zext' 'zext_ln495_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1322 [1/1] (0.28ns)   --->   "%xor_ln495_16 = xor i64 %stateArray_15_0, i64 %zext_ln495_16" [./sha3.hpp:495]   --->   Operation 1322 'xor' 'xor_ln495_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1323 [1/1] (0.61ns)   --->   "%br_ln496 = br void %if.then127.16" [./sha3.hpp:496]   --->   Operation 1323 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.61>
ST_149 : Operation 1324 [1/1] (0.00ns)   --->   "%trunc_ln489_16 = trunc i64 %msgReg_49" [./sha3.hpp:489]   --->   Operation 1324 'trunc' 'trunc_ln489_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1325 [1/1] (0.00ns)   --->   "%or_ln489_15 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %trunc_ln489_16" [./sha3.hpp:489]   --->   Operation 1325 'bitconcatenate' 'or_ln489_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1326 [1/1] (0.00ns)   --->   "%sext_ln489_16 = sext i17 %or_ln489_15" [./sha3.hpp:489]   --->   Operation 1326 'sext' 'sext_ln489_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1327 [1/1] (0.00ns)   --->   "%zext_ln489_16 = zext i21 %sext_ln489_16" [./sha3.hpp:489]   --->   Operation 1327 'zext' 'zext_ln489_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1328 [1/1] (0.28ns)   --->   "%xor_ln489_16 = xor i64 %stateArray_15_0, i64 %zext_ln489_16" [./sha3.hpp:489]   --->   Operation 1328 'xor' 'xor_ln489_16' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1329 [1/1] (0.61ns)   --->   "%br_ln490 = br void %if.then127.16" [./sha3.hpp:490]   --->   Operation 1329 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.61>
ST_149 : Operation 1330 [1/1] (0.00ns)   --->   "%trunc_ln483_16 = trunc i64 %msgReg_49" [./sha3.hpp:483]   --->   Operation 1330 'trunc' 'trunc_ln483_16' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1331 [1/1] (0.00ns)   --->   "%or_ln483_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %trunc_ln483_16" [./sha3.hpp:483]   --->   Operation 1331 'bitconcatenate' 'or_ln483_15' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1332 [1/1] (0.00ns)   --->   "%sext_ln483_16 = sext i9 %or_ln483_15" [./sha3.hpp:483]   --->   Operation 1332 'sext' 'sext_ln483_16' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1333 [1/1] (0.00ns)   --->   "%zext_ln483_16 = zext i13 %sext_ln483_16" [./sha3.hpp:483]   --->   Operation 1333 'zext' 'zext_ln483_16' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.00>
ST_149 : Operation 1334 [1/1] (0.28ns)   --->   "%xor_ln483_16 = xor i64 %stateArray_15_0, i64 %zext_ln483_16" [./sha3.hpp:483]   --->   Operation 1334 'xor' 'xor_ln483_16' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1335 [1/1] (0.61ns)   --->   "%br_ln484 = br void %if.then127.16" [./sha3.hpp:484]   --->   Operation 1335 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & cmp_i_i354 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.61>
ST_149 : Operation 1336 [1/1] (0.28ns)   --->   "%xor_ln477_16 = xor i64 %stateArray_15_0, i64 31" [./sha3.hpp:477]   --->   Operation 1336 'xor' 'xor_ln477_16' <Predicate = (cmp_i_i369 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1337 [1/1] (0.61ns)   --->   "%br_ln478 = br void %if.then127.16" [./sha3.hpp:478]   --->   Operation 1337 'br' 'br_ln478' <Predicate = (cmp_i_i369 & icmp_ln468_15 & icmp_ln472_14)> <Delay = 0.61>

State 150 <SV = 149> <Delay = 2.40>
ST_150 : Operation 1338 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_48 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:481]   --->   Operation 1338 'read' 'msgReg_48' <Predicate = (!cmp_i_i369 & !icmp_ln468_15)> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_150 : Operation 1339 [1/1] (0.00ns)   --->   "%br_ln478 = br i1 %cmp_i_i354, void %if.else59.16, void %if.then51.16" [./sha3.hpp:478]   --->   Operation 1339 'br' 'br_ln478' <Predicate = (!cmp_i_i369 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1340 [1/1] (0.00ns)   --->   "%br_ln484 = br i1 %cmp_i_i323, void %if.else69.16, void %if.then61.16" [./sha3.hpp:484]   --->   Operation 1340 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1341 [1/1] (0.00ns)   --->   "%br_ln490 = br i1 %cmp_i_i292, void %if.else79.16, void %if.then71.16" [./sha3.hpp:490]   --->   Operation 1341 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1342 [1/1] (0.00ns)   --->   "%br_ln496 = br i1 %cmp_i_i261, void %if.else89.16, void %if.then81.16" [./sha3.hpp:496]   --->   Operation 1342 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1343 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %cmp_i_i230, void %if.else99.16, void %if.then91.16" [./sha3.hpp:502]   --->   Operation 1343 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1344 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %cmp_i_i199, void %if.else109.16, void %if.then101.16" [./sha3.hpp:508]   --->   Operation 1344 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1345 [1/1] (0.00ns)   --->   "%trunc_ln519_15 = trunc i64 %msgReg_48" [./sha3.hpp:519]   --->   Operation 1345 'trunc' 'trunc_ln519_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1346 [1/1] (0.00ns)   --->   "%or_ln519_14 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i56, i1 1, i56 %trunc_ln519_15" [./sha3.hpp:519]   --->   Operation 1346 'bitconcatenate' 'or_ln519_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1347 [1/1] (0.00ns)   --->   "%sext_ln519_15 = sext i57 %or_ln519_14" [./sha3.hpp:519]   --->   Operation 1347 'sext' 'sext_ln519_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln519_15 = zext i61 %sext_ln519_15" [./sha3.hpp:519]   --->   Operation 1348 'zext' 'zext_ln519_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1349 [1/1] (0.28ns)   --->   "%xor_ln519_15 = xor i64 %stateArray_16_0, i64 %zext_ln519_15" [./sha3.hpp:519]   --->   Operation 1349 'xor' 'xor_ln519_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1350 [1/1] (0.61ns)   --->   "%br_ln0 = br void %if.then127.16"   --->   Operation 1350 'br' 'br_ln0' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & !cmp_i_i199 & !icmp_ln468_15)> <Delay = 0.61>
ST_150 : Operation 1351 [1/1] (0.00ns)   --->   "%trunc_ln513_15 = trunc i64 %msgReg_48" [./sha3.hpp:513]   --->   Operation 1351 'trunc' 'trunc_ln513_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1352 [1/1] (0.00ns)   --->   "%or_ln513_14 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 1, i48 %trunc_ln513_15" [./sha3.hpp:513]   --->   Operation 1352 'bitconcatenate' 'or_ln513_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1353 [1/1] (0.00ns)   --->   "%sext_ln513_15 = sext i49 %or_ln513_14" [./sha3.hpp:513]   --->   Operation 1353 'sext' 'sext_ln513_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1354 [1/1] (0.00ns)   --->   "%zext_ln513_15 = zext i53 %sext_ln513_15" [./sha3.hpp:513]   --->   Operation 1354 'zext' 'zext_ln513_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1355 [1/1] (0.28ns)   --->   "%xor_ln513_15 = xor i64 %stateArray_16_0, i64 %zext_ln513_15" [./sha3.hpp:513]   --->   Operation 1355 'xor' 'xor_ln513_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1356 [1/1] (0.61ns)   --->   "%br_ln514 = br void %if.then127.16" [./sha3.hpp:514]   --->   Operation 1356 'br' 'br_ln514' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & !cmp_i_i230 & cmp_i_i199 & !icmp_ln468_15)> <Delay = 0.61>
ST_150 : Operation 1357 [1/1] (0.00ns)   --->   "%trunc_ln507_15 = trunc i64 %msgReg_48" [./sha3.hpp:507]   --->   Operation 1357 'trunc' 'trunc_ln507_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1358 [1/1] (0.00ns)   --->   "%or_ln507_14 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i40, i1 1, i40 %trunc_ln507_15" [./sha3.hpp:507]   --->   Operation 1358 'bitconcatenate' 'or_ln507_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln507_15 = sext i41 %or_ln507_14" [./sha3.hpp:507]   --->   Operation 1359 'sext' 'sext_ln507_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1360 [1/1] (0.00ns)   --->   "%zext_ln507_15 = zext i45 %sext_ln507_15" [./sha3.hpp:507]   --->   Operation 1360 'zext' 'zext_ln507_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1361 [1/1] (0.28ns)   --->   "%xor_ln507_15 = xor i64 %stateArray_16_0, i64 %zext_ln507_15" [./sha3.hpp:507]   --->   Operation 1361 'xor' 'xor_ln507_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1362 [1/1] (0.61ns)   --->   "%br_ln508 = br void %if.then127.16" [./sha3.hpp:508]   --->   Operation 1362 'br' 'br_ln508' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & !cmp_i_i261 & cmp_i_i230 & !icmp_ln468_15)> <Delay = 0.61>
ST_150 : Operation 1363 [1/1] (0.00ns)   --->   "%trunc_ln501_15 = trunc i64 %msgReg_48" [./sha3.hpp:501]   --->   Operation 1363 'trunc' 'trunc_ln501_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1364 [1/1] (0.00ns)   --->   "%or_ln501_14 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %trunc_ln501_15" [./sha3.hpp:501]   --->   Operation 1364 'bitconcatenate' 'or_ln501_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1365 [1/1] (0.00ns)   --->   "%sext_ln501_15 = sext i33 %or_ln501_14" [./sha3.hpp:501]   --->   Operation 1365 'sext' 'sext_ln501_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1366 [1/1] (0.00ns)   --->   "%zext_ln501_15 = zext i37 %sext_ln501_15" [./sha3.hpp:501]   --->   Operation 1366 'zext' 'zext_ln501_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1367 [1/1] (0.28ns)   --->   "%xor_ln501_15 = xor i64 %stateArray_16_0, i64 %zext_ln501_15" [./sha3.hpp:501]   --->   Operation 1367 'xor' 'xor_ln501_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1368 [1/1] (0.61ns)   --->   "%br_ln502 = br void %if.then127.16" [./sha3.hpp:502]   --->   Operation 1368 'br' 'br_ln502' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & !cmp_i_i292 & cmp_i_i261 & !icmp_ln468_15)> <Delay = 0.61>
ST_150 : Operation 1369 [1/1] (0.00ns)   --->   "%trunc_ln495_15 = trunc i64 %msgReg_48" [./sha3.hpp:495]   --->   Operation 1369 'trunc' 'trunc_ln495_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1370 [1/1] (0.00ns)   --->   "%or_ln495_14 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %trunc_ln495_15" [./sha3.hpp:495]   --->   Operation 1370 'bitconcatenate' 'or_ln495_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln495_15 = sext i25 %or_ln495_14" [./sha3.hpp:495]   --->   Operation 1371 'sext' 'sext_ln495_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1372 [1/1] (0.00ns)   --->   "%zext_ln495_15 = zext i29 %sext_ln495_15" [./sha3.hpp:495]   --->   Operation 1372 'zext' 'zext_ln495_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1373 [1/1] (0.28ns)   --->   "%xor_ln495_15 = xor i64 %stateArray_16_0, i64 %zext_ln495_15" [./sha3.hpp:495]   --->   Operation 1373 'xor' 'xor_ln495_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1374 [1/1] (0.61ns)   --->   "%br_ln496 = br void %if.then127.16" [./sha3.hpp:496]   --->   Operation 1374 'br' 'br_ln496' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & !cmp_i_i323 & cmp_i_i292 & !icmp_ln468_15)> <Delay = 0.61>
ST_150 : Operation 1375 [1/1] (0.00ns)   --->   "%trunc_ln489_15 = trunc i64 %msgReg_48" [./sha3.hpp:489]   --->   Operation 1375 'trunc' 'trunc_ln489_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1376 [1/1] (0.00ns)   --->   "%or_ln489_14 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %trunc_ln489_15" [./sha3.hpp:489]   --->   Operation 1376 'bitconcatenate' 'or_ln489_14' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1377 [1/1] (0.00ns)   --->   "%sext_ln489_15 = sext i17 %or_ln489_14" [./sha3.hpp:489]   --->   Operation 1377 'sext' 'sext_ln489_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1378 [1/1] (0.00ns)   --->   "%zext_ln489_15 = zext i21 %sext_ln489_15" [./sha3.hpp:489]   --->   Operation 1378 'zext' 'zext_ln489_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1379 [1/1] (0.28ns)   --->   "%xor_ln489_15 = xor i64 %stateArray_16_0, i64 %zext_ln489_15" [./sha3.hpp:489]   --->   Operation 1379 'xor' 'xor_ln489_15' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1380 [1/1] (0.61ns)   --->   "%br_ln490 = br void %if.then127.16" [./sha3.hpp:490]   --->   Operation 1380 'br' 'br_ln490' <Predicate = (!cmp_i_i369 & !cmp_i_i354 & cmp_i_i323 & !icmp_ln468_15)> <Delay = 0.61>
ST_150 : Operation 1381 [1/1] (0.00ns)   --->   "%trunc_ln483_15 = trunc i64 %msgReg_48" [./sha3.hpp:483]   --->   Operation 1381 'trunc' 'trunc_ln483_15' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1382 [1/1] (0.00ns)   --->   "%or_ln483_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %trunc_ln483_15" [./sha3.hpp:483]   --->   Operation 1382 'bitconcatenate' 'or_ln483_14' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1383 [1/1] (0.00ns)   --->   "%sext_ln483_15 = sext i9 %or_ln483_14" [./sha3.hpp:483]   --->   Operation 1383 'sext' 'sext_ln483_15' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1384 [1/1] (0.00ns)   --->   "%zext_ln483_15 = zext i13 %sext_ln483_15" [./sha3.hpp:483]   --->   Operation 1384 'zext' 'zext_ln483_15' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_15)> <Delay = 0.00>
ST_150 : Operation 1385 [1/1] (0.28ns)   --->   "%xor_ln483_15 = xor i64 %stateArray_16_0, i64 %zext_ln483_15" [./sha3.hpp:483]   --->   Operation 1385 'xor' 'xor_ln483_15' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1386 [1/1] (0.61ns)   --->   "%br_ln484 = br void %if.then127.16" [./sha3.hpp:484]   --->   Operation 1386 'br' 'br_ln484' <Predicate = (!cmp_i_i369 & cmp_i_i354 & !icmp_ln468_15)> <Delay = 0.61>
ST_150 : Operation 1387 [1/1] (0.00ns)   --->   "%stateArray_16_2 = phi i64 %stateArray_16_0, void %if.else109.15, i64 %stateArray_16_0, void %if.then101.15, i64 %stateArray_16_0, void %if.then91.15, i64 %stateArray_16_0, void %if.then81.15, i64 %stateArray_16_0, void %if.then71.15, i64 %stateArray_16_0, void %if.then61.15, i64 %stateArray_16_0, void %if.then51.15, i64 %stateArray_16_0, void %if.then44.15, i64 %stateArray_16_0, void %if.else38.15, i64 %xor_ln477_15, void %if.then44.16, i64 %xor_ln483_15, void %if.then51.16, i64 %xor_ln489_15, void %if.then61.16, i64 %xor_ln495_15, void %if.then71.16, i64 %xor_ln501_15, void %if.then81.16, i64 %xor_ln507_15, void %if.then91.16, i64 %xor_ln519_15, void %if.else109.16, i64 %xor_ln513_15, void %if.then101.16" [./sha3.hpp:538]   --->   Operation 1387 'phi' 'stateArray_16_2' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1388 [1/1] (0.00ns)   --->   "%stateArray_15_3 = phi i64 %xor_ln519_16, void %if.else109.15, i64 %xor_ln513_16, void %if.then101.15, i64 %xor_ln507_16, void %if.then91.15, i64 %xor_ln501_16, void %if.then81.15, i64 %xor_ln495_16, void %if.then71.15, i64 %xor_ln489_16, void %if.then61.15, i64 %xor_ln483_16, void %if.then51.15, i64 %xor_ln477_16, void %if.then44.15, i64 %stateArray_15_0, void %if.else38.15, i64 %stateArray_174, void %if.then44.16, i64 %stateArray_174, void %if.then51.16, i64 %stateArray_174, void %if.then61.16, i64 %stateArray_174, void %if.then71.16, i64 %stateArray_174, void %if.then81.16, i64 %stateArray_174, void %if.then91.16, i64 %stateArray_174, void %if.else109.16, i64 %stateArray_174, void %if.then101.16"   --->   Operation 1388 'phi' 'stateArray_15_3' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1389 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %stateArray_16_2, i64 63" [./sha3.hpp:523]   --->   Operation 1389 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1390 [1/1] (0.12ns)   --->   "%xor_ln523 = xor i1 %bit_sel, i1 1" [./sha3.hpp:523]   --->   Operation 1390 'xor' 'xor_ln523' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1391 [1/1] (0.00ns)   --->   "%trunc_ln523 = trunc i64 %stateArray_16_2" [./sha3.hpp:523]   --->   Operation 1391 'trunc' 'trunc_ln523' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1392 [1/1] (0.00ns)   --->   "%stateArray_175 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln523, i63 %trunc_ln523" [./sha3.hpp:523]   --->   Operation 1392 'bitconcatenate' 'stateArray_175' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1393 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc138"   --->   Operation 1393 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 151 <SV = 134> <Delay = 1.37>
ST_151 : Operation 1394 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_1 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:456]   --->   Operation 1394 'read' 'msgReg_1' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>

State 152 <SV = 135> <Delay = 1.37>
ST_152 : Operation 1395 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_2 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:456]   --->   Operation 1395 'read' 'msgReg_2' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_152 : Operation 1396 [1/1] (0.28ns)   --->   "%stateArray_144 = xor i64 %msgReg_1, i64 %stateArray_1_0" [./sha3.hpp:457]   --->   Operation 1396 'xor' 'stateArray_144' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 136> <Delay = 1.37>
ST_153 : Operation 1397 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_3 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:456]   --->   Operation 1397 'read' 'msgReg_3' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_153 : Operation 1398 [1/1] (0.28ns)   --->   "%stateArray_145 = xor i64 %msgReg_2, i64 %stateArray_2_0" [./sha3.hpp:457]   --->   Operation 1398 'xor' 'stateArray_145' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 137> <Delay = 1.37>
ST_154 : Operation 1399 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_4 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:456]   --->   Operation 1399 'read' 'msgReg_4' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_154 : Operation 1400 [1/1] (0.28ns)   --->   "%stateArray_146 = xor i64 %msgReg_3, i64 %stateArray_3_0" [./sha3.hpp:457]   --->   Operation 1400 'xor' 'stateArray_146' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 138> <Delay = 1.37>
ST_155 : Operation 1401 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_5 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:456]   --->   Operation 1401 'read' 'msgReg_5' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_155 : Operation 1402 [1/1] (0.28ns)   --->   "%stateArray_147 = xor i64 %msgReg_4, i64 %stateArray_4_0" [./sha3.hpp:457]   --->   Operation 1402 'xor' 'stateArray_147' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 139> <Delay = 1.37>
ST_156 : Operation 1403 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_6 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:456]   --->   Operation 1403 'read' 'msgReg_6' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_156 : Operation 1404 [1/1] (0.28ns)   --->   "%stateArray_148 = xor i64 %msgReg_5, i64 %stateArray_5_0" [./sha3.hpp:457]   --->   Operation 1404 'xor' 'stateArray_148' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 140> <Delay = 1.37>
ST_157 : Operation 1405 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_7 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:456]   --->   Operation 1405 'read' 'msgReg_7' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_157 : Operation 1406 [1/1] (0.28ns)   --->   "%stateArray_149 = xor i64 %msgReg_6, i64 %stateArray_6_0" [./sha3.hpp:457]   --->   Operation 1406 'xor' 'stateArray_149' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 141> <Delay = 1.37>
ST_158 : Operation 1407 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_8 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:456]   --->   Operation 1407 'read' 'msgReg_8' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_158 : Operation 1408 [1/1] (0.28ns)   --->   "%stateArray_150 = xor i64 %msgReg_7, i64 %stateArray_7_0" [./sha3.hpp:457]   --->   Operation 1408 'xor' 'stateArray_150' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 142> <Delay = 1.37>
ST_159 : Operation 1409 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_9 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:456]   --->   Operation 1409 'read' 'msgReg_9' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_159 : Operation 1410 [1/1] (0.28ns)   --->   "%stateArray_151 = xor i64 %msgReg_8, i64 %stateArray_8_0" [./sha3.hpp:457]   --->   Operation 1410 'xor' 'stateArray_151' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 143> <Delay = 1.37>
ST_160 : Operation 1411 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_10 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:456]   --->   Operation 1411 'read' 'msgReg_10' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_160 : Operation 1412 [1/1] (0.28ns)   --->   "%stateArray_152 = xor i64 %msgReg_9, i64 %stateArray_9_0" [./sha3.hpp:457]   --->   Operation 1412 'xor' 'stateArray_152' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 144> <Delay = 1.37>
ST_161 : Operation 1413 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_11 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:456]   --->   Operation 1413 'read' 'msgReg_11' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_161 : Operation 1414 [1/1] (0.28ns)   --->   "%stateArray_153 = xor i64 %msgReg_10, i64 %stateArray_10_0" [./sha3.hpp:457]   --->   Operation 1414 'xor' 'stateArray_153' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 145> <Delay = 1.37>
ST_162 : Operation 1415 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_12 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:456]   --->   Operation 1415 'read' 'msgReg_12' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_162 : Operation 1416 [1/1] (0.28ns)   --->   "%stateArray_154 = xor i64 %msgReg_11, i64 %stateArray_11_0" [./sha3.hpp:457]   --->   Operation 1416 'xor' 'stateArray_154' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 146> <Delay = 1.37>
ST_163 : Operation 1417 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_13 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:456]   --->   Operation 1417 'read' 'msgReg_13' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_163 : Operation 1418 [1/1] (0.28ns)   --->   "%stateArray_155 = xor i64 %msgReg_12, i64 %stateArray_12_0" [./sha3.hpp:457]   --->   Operation 1418 'xor' 'stateArray_155' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 147> <Delay = 1.37>
ST_164 : Operation 1419 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_14 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:456]   --->   Operation 1419 'read' 'msgReg_14' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_164 : Operation 1420 [1/1] (0.28ns)   --->   "%stateArray_156 = xor i64 %msgReg_13, i64 %stateArray_13_0" [./sha3.hpp:457]   --->   Operation 1420 'xor' 'stateArray_156' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 148> <Delay = 1.37>
ST_165 : Operation 1421 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_15 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:456]   --->   Operation 1421 'read' 'msgReg_15' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_165 : Operation 1422 [1/1] (0.28ns)   --->   "%stateArray_157 = xor i64 %msgReg_14, i64 %stateArray_14_0" [./sha3.hpp:457]   --->   Operation 1422 'xor' 'stateArray_157' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 149> <Delay = 1.66>
ST_166 : Operation 1423 [1/1] ( I:1.37ns O:1.37ns )   --->   "%msgReg_16 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %msgStrm_i" [./sha3.hpp:456]   --->   Operation 1423 'read' 'msgReg_16' <Predicate = true> <Delay = 1.37> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_166 : Operation 1424 [1/1] (0.28ns)   --->   "%stateArray_158 = xor i64 %msgReg_15, i64 %stateArray_15_0" [./sha3.hpp:457]   --->   Operation 1424 'xor' 'stateArray_158' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1425 [1/1] (0.28ns)   --->   "%stateArray_159 = xor i64 %msgReg_16, i64 %stateArray_16_0" [./sha3.hpp:457]   --->   Operation 1425 'xor' 'stateArray_159' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1426 [1/1] (1.49ns)   --->   "%left_5 = add i128 %left_4, i128 340282366920938463463374607431768211320" [./sha3.hpp:460]   --->   Operation 1426 'add' 'left_5' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1427 [1/1] (0.38ns)   --->   "%br_ln462 = br void %for.inc138" [./sha3.hpp:462]   --->   Operation 1427 'br' 'br_ln462' <Predicate = true> <Delay = 0.38>

State 167 <SV = 150> <Delay = 4.62>
ST_167 : Operation 1428 [1/1] (0.00ns)   --->   "%stateArray_16_1 = phi i64 %stateArray_159, void %for.inc21, i64 %stateArray_175, void %if.then127.16"   --->   Operation 1428 'phi' 'stateArray_16_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1429 [1/1] (0.00ns)   --->   "%stateArray_15_1 = phi i64 %stateArray_158, void %for.inc21, i64 %stateArray_15_3, void %if.then127.16"   --->   Operation 1429 'phi' 'stateArray_15_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1430 [1/1] (0.00ns)   --->   "%stateArray_14_1 = phi i64 %stateArray_157, void %for.inc21, i64 %stateArray_14_3, void %if.then127.16"   --->   Operation 1430 'phi' 'stateArray_14_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1431 [1/1] (0.00ns)   --->   "%stateArray_13_1 = phi i64 %stateArray_156, void %for.inc21, i64 %stateArray_13_3, void %if.then127.16"   --->   Operation 1431 'phi' 'stateArray_13_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1432 [1/1] (0.00ns)   --->   "%stateArray_12_1 = phi i64 %stateArray_155, void %for.inc21, i64 %stateArray_12_3, void %if.then127.16"   --->   Operation 1432 'phi' 'stateArray_12_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1433 [1/1] (0.00ns)   --->   "%stateArray_11_1 = phi i64 %stateArray_154, void %for.inc21, i64 %stateArray_11_3, void %if.then127.16"   --->   Operation 1433 'phi' 'stateArray_11_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1434 [1/1] (0.00ns)   --->   "%stateArray_10_1 = phi i64 %stateArray_153, void %for.inc21, i64 %stateArray_10_3, void %if.then127.16"   --->   Operation 1434 'phi' 'stateArray_10_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1435 [1/1] (0.00ns)   --->   "%stateArray_9_1 = phi i64 %stateArray_152, void %for.inc21, i64 %stateArray_9_3, void %if.then127.16"   --->   Operation 1435 'phi' 'stateArray_9_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1436 [1/1] (0.00ns)   --->   "%stateArray_8_1 = phi i64 %stateArray_151, void %for.inc21, i64 %stateArray_8_3, void %if.then127.16"   --->   Operation 1436 'phi' 'stateArray_8_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1437 [1/1] (0.00ns)   --->   "%stateArray_7_1 = phi i64 %stateArray_150, void %for.inc21, i64 %stateArray_7_3, void %if.then127.16"   --->   Operation 1437 'phi' 'stateArray_7_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1438 [1/1] (0.00ns)   --->   "%stateArray_6_1 = phi i64 %stateArray_149, void %for.inc21, i64 %stateArray_6_3, void %if.then127.16"   --->   Operation 1438 'phi' 'stateArray_6_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1439 [1/1] (0.00ns)   --->   "%stateArray_5_1 = phi i64 %stateArray_148, void %for.inc21, i64 %stateArray_5_3, void %if.then127.16"   --->   Operation 1439 'phi' 'stateArray_5_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1440 [1/1] (0.00ns)   --->   "%stateArray_4_1 = phi i64 %stateArray_147, void %for.inc21, i64 %stateArray_4_3, void %if.then127.16"   --->   Operation 1440 'phi' 'stateArray_4_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1441 [1/1] (0.00ns)   --->   "%stateArray_3_1 = phi i64 %stateArray_146, void %for.inc21, i64 %stateArray_3_3, void %if.then127.16"   --->   Operation 1441 'phi' 'stateArray_3_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1442 [1/1] (0.00ns)   --->   "%stateArray_2_1 = phi i64 %stateArray_145, void %for.inc21, i64 %stateArray_2_3, void %if.then127.16"   --->   Operation 1442 'phi' 'stateArray_2_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1443 [1/1] (0.00ns)   --->   "%stateArray_1_1 = phi i64 %stateArray_144, void %for.inc21, i64 %stateArray_1_3, void %if.then127.16"   --->   Operation 1443 'phi' 'stateArray_1_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1444 [1/1] (0.00ns)   --->   "%stateArray_1 = phi i64 %stateArray, void %for.inc21, i64 %stateArray_53, void %if.then127.16"   --->   Operation 1444 'phi' 'stateArray_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1445 [1/1] (0.00ns)   --->   "%left_1 = phi i128 %left_5, void %for.inc21, i128 %left_4, void %if.then127.16"   --->   Operation 1445 'phi' 'left_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1446 [7/7] (4.62ns)   --->   "%call_ret = call i1600 @KECCAK_f, i64 %stateArray_1, i64 %stateArray_1_1, i64 %stateArray_2_1, i64 %stateArray_3_1, i64 %stateArray_4_1, i64 %stateArray_5_1, i64 %stateArray_6_1, i64 %stateArray_7_1, i64 %stateArray_8_1, i64 %stateArray_9_1, i64 %stateArray_10_1, i64 %stateArray_11_1, i64 %stateArray_12_1, i64 %stateArray_13_1, i64 %stateArray_14_1, i64 %stateArray_15_1, i64 %stateArray_16_1, i64 %stateArray_17_0, i64 %stateArray_18_0, i64 %stateArray_19_0, i64 %stateArray_20_0, i64 %stateArray_21_0, i64 %stateArray_22_0, i64 %stateArray_23_0, i64 %stateArray_24_0" [./sha3.hpp:538]   --->   Operation 1446 'call' 'call_ret' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Generic Core

State 168 <SV = 151> <Delay = 4.91>
ST_168 : Operation 1447 [6/7] (4.91ns)   --->   "%call_ret = call i1600 @KECCAK_f, i64 %stateArray_1, i64 %stateArray_1_1, i64 %stateArray_2_1, i64 %stateArray_3_1, i64 %stateArray_4_1, i64 %stateArray_5_1, i64 %stateArray_6_1, i64 %stateArray_7_1, i64 %stateArray_8_1, i64 %stateArray_9_1, i64 %stateArray_10_1, i64 %stateArray_11_1, i64 %stateArray_12_1, i64 %stateArray_13_1, i64 %stateArray_14_1, i64 %stateArray_15_1, i64 %stateArray_16_1, i64 %stateArray_17_0, i64 %stateArray_18_0, i64 %stateArray_19_0, i64 %stateArray_20_0, i64 %stateArray_21_0, i64 %stateArray_22_0, i64 %stateArray_23_0, i64 %stateArray_24_0" [./sha3.hpp:538]   --->   Operation 1447 'call' 'call_ret' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 169 <SV = 152> <Delay = 4.91>
ST_169 : Operation 1448 [5/7] (4.91ns)   --->   "%call_ret = call i1600 @KECCAK_f, i64 %stateArray_1, i64 %stateArray_1_1, i64 %stateArray_2_1, i64 %stateArray_3_1, i64 %stateArray_4_1, i64 %stateArray_5_1, i64 %stateArray_6_1, i64 %stateArray_7_1, i64 %stateArray_8_1, i64 %stateArray_9_1, i64 %stateArray_10_1, i64 %stateArray_11_1, i64 %stateArray_12_1, i64 %stateArray_13_1, i64 %stateArray_14_1, i64 %stateArray_15_1, i64 %stateArray_16_1, i64 %stateArray_17_0, i64 %stateArray_18_0, i64 %stateArray_19_0, i64 %stateArray_20_0, i64 %stateArray_21_0, i64 %stateArray_22_0, i64 %stateArray_23_0, i64 %stateArray_24_0" [./sha3.hpp:538]   --->   Operation 1448 'call' 'call_ret' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 170 <SV = 153> <Delay = 4.91>
ST_170 : Operation 1449 [4/7] (4.91ns)   --->   "%call_ret = call i1600 @KECCAK_f, i64 %stateArray_1, i64 %stateArray_1_1, i64 %stateArray_2_1, i64 %stateArray_3_1, i64 %stateArray_4_1, i64 %stateArray_5_1, i64 %stateArray_6_1, i64 %stateArray_7_1, i64 %stateArray_8_1, i64 %stateArray_9_1, i64 %stateArray_10_1, i64 %stateArray_11_1, i64 %stateArray_12_1, i64 %stateArray_13_1, i64 %stateArray_14_1, i64 %stateArray_15_1, i64 %stateArray_16_1, i64 %stateArray_17_0, i64 %stateArray_18_0, i64 %stateArray_19_0, i64 %stateArray_20_0, i64 %stateArray_21_0, i64 %stateArray_22_0, i64 %stateArray_23_0, i64 %stateArray_24_0" [./sha3.hpp:538]   --->   Operation 1449 'call' 'call_ret' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 171 <SV = 154> <Delay = 4.91>
ST_171 : Operation 1450 [3/7] (4.91ns)   --->   "%call_ret = call i1600 @KECCAK_f, i64 %stateArray_1, i64 %stateArray_1_1, i64 %stateArray_2_1, i64 %stateArray_3_1, i64 %stateArray_4_1, i64 %stateArray_5_1, i64 %stateArray_6_1, i64 %stateArray_7_1, i64 %stateArray_8_1, i64 %stateArray_9_1, i64 %stateArray_10_1, i64 %stateArray_11_1, i64 %stateArray_12_1, i64 %stateArray_13_1, i64 %stateArray_14_1, i64 %stateArray_15_1, i64 %stateArray_16_1, i64 %stateArray_17_0, i64 %stateArray_18_0, i64 %stateArray_19_0, i64 %stateArray_20_0, i64 %stateArray_21_0, i64 %stateArray_22_0, i64 %stateArray_23_0, i64 %stateArray_24_0" [./sha3.hpp:538]   --->   Operation 1450 'call' 'call_ret' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 172 <SV = 155> <Delay = 4.91>
ST_172 : Operation 1451 [2/7] (4.91ns)   --->   "%call_ret = call i1600 @KECCAK_f, i64 %stateArray_1, i64 %stateArray_1_1, i64 %stateArray_2_1, i64 %stateArray_3_1, i64 %stateArray_4_1, i64 %stateArray_5_1, i64 %stateArray_6_1, i64 %stateArray_7_1, i64 %stateArray_8_1, i64 %stateArray_9_1, i64 %stateArray_10_1, i64 %stateArray_11_1, i64 %stateArray_12_1, i64 %stateArray_13_1, i64 %stateArray_14_1, i64 %stateArray_15_1, i64 %stateArray_16_1, i64 %stateArray_17_0, i64 %stateArray_18_0, i64 %stateArray_19_0, i64 %stateArray_20_0, i64 %stateArray_21_0, i64 %stateArray_22_0, i64 %stateArray_23_0, i64 %stateArray_24_0" [./sha3.hpp:538]   --->   Operation 1451 'call' 'call_ret' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core

State 173 <SV = 156> <Delay = 4.91>
ST_173 : Operation 1452 [1/7] (4.91ns)   --->   "%call_ret = call i1600 @KECCAK_f, i64 %stateArray_1, i64 %stateArray_1_1, i64 %stateArray_2_1, i64 %stateArray_3_1, i64 %stateArray_4_1, i64 %stateArray_5_1, i64 %stateArray_6_1, i64 %stateArray_7_1, i64 %stateArray_8_1, i64 %stateArray_9_1, i64 %stateArray_10_1, i64 %stateArray_11_1, i64 %stateArray_12_1, i64 %stateArray_13_1, i64 %stateArray_14_1, i64 %stateArray_15_1, i64 %stateArray_16_1, i64 %stateArray_17_0, i64 %stateArray_18_0, i64 %stateArray_19_0, i64 %stateArray_20_0, i64 %stateArray_21_0, i64 %stateArray_22_0, i64 %stateArray_23_0, i64 %stateArray_24_0" [./sha3.hpp:538]   --->   Operation 1452 'call' 'call_ret' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_173 : Operation 1453 [1/1] (0.00ns)   --->   "%stateArray_176 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1453 'extractvalue' 'stateArray_176' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1454 [1/1] (0.00ns)   --->   "%stateArray_177 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1454 'extractvalue' 'stateArray_177' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1455 [1/1] (0.00ns)   --->   "%stateArray_178 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1455 'extractvalue' 'stateArray_178' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1456 [1/1] (0.00ns)   --->   "%stateArray_179 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1456 'extractvalue' 'stateArray_179' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1457 [1/1] (0.00ns)   --->   "%stateArray_180 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1457 'extractvalue' 'stateArray_180' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1458 [1/1] (0.00ns)   --->   "%stateArray_181 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1458 'extractvalue' 'stateArray_181' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1459 [1/1] (0.00ns)   --->   "%stateArray_182 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1459 'extractvalue' 'stateArray_182' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1460 [1/1] (0.00ns)   --->   "%stateArray_183 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1460 'extractvalue' 'stateArray_183' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1461 [1/1] (0.00ns)   --->   "%stateArray_184 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1461 'extractvalue' 'stateArray_184' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1462 [1/1] (0.00ns)   --->   "%stateArray_185 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1462 'extractvalue' 'stateArray_185' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1463 [1/1] (0.00ns)   --->   "%stateArray_186 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1463 'extractvalue' 'stateArray_186' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1464 [1/1] (0.00ns)   --->   "%stateArray_187 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1464 'extractvalue' 'stateArray_187' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1465 [1/1] (0.00ns)   --->   "%stateArray_188 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1465 'extractvalue' 'stateArray_188' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1466 [1/1] (0.00ns)   --->   "%stateArray_189 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1466 'extractvalue' 'stateArray_189' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1467 [1/1] (0.00ns)   --->   "%stateArray_190 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1467 'extractvalue' 'stateArray_190' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1468 [1/1] (0.00ns)   --->   "%stateArray_191 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1468 'extractvalue' 'stateArray_191' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1469 [1/1] (0.00ns)   --->   "%stateArray_192 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1469 'extractvalue' 'stateArray_192' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1470 [1/1] (0.00ns)   --->   "%stateArray_193 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1470 'extractvalue' 'stateArray_193' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1471 [1/1] (0.00ns)   --->   "%stateArray_194 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1471 'extractvalue' 'stateArray_194' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1472 [1/1] (0.00ns)   --->   "%stateArray_195 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1472 'extractvalue' 'stateArray_195' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1473 [1/1] (0.00ns)   --->   "%stateArray_196 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1473 'extractvalue' 'stateArray_196' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1474 [1/1] (0.00ns)   --->   "%stateArray_197 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1474 'extractvalue' 'stateArray_197' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1475 [1/1] (0.00ns)   --->   "%stateArray_198 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1475 'extractvalue' 'stateArray_198' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1476 [1/1] (0.00ns)   --->   "%stateArray_199 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1476 'extractvalue' 'stateArray_199' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1477 [1/1] (0.00ns)   --->   "%stateArray_200 = extractvalue i1600 %call_ret" [./sha3.hpp:538]   --->   Operation 1477 'extractvalue' 'stateArray_200' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1478 [1/1] (0.00ns)   --->   "%br_ln447 = br void %for.body9" [./sha3.hpp:447]   --->   Operation 1478 'br' 'br_ln447' <Predicate = true> <Delay = 0.00>

State 174 <SV = 134> <Delay = 1.42>
ST_174 : Operation 1479 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln557 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endDigestStrm_i, i1 1" [./sha3.hpp:557]   --->   Operation 1479 'write' 'write_ln557' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_174 : Operation 1480 [1/1] (0.00ns)   --->   "%ret_ln559 = ret" [./sha3.hpp:559]   --->   Operation 1480 'ret' 'ret_ln559' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.000ns.

 <State 1>: 1.429ns
The critical path consists of the following:
	fifo read operation ('endFlag', ./sha3.hpp:416) on port 'endMsgLenStrm_i' (./sha3.hpp:416) [11]  (1.429 ns)

 <State 2>: 2.682ns
The critical path consists of the following:
	fifo read operation ('msgLen', ./sha3.hpp:422) on port 'msgLenStrm_i' (./sha3.hpp:422) [18]  (1.405 ns)
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 3>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 4>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 5>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 6>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 7>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 8>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 9>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 10>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 11>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 12>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 13>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 14>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 15>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 16>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 17>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 18>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 19>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 20>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 21>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 22>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 23>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 24>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 25>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 26>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 27>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 28>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 29>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 30>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 31>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 32>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 33>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 34>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 35>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 36>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 37>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 38>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 39>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 40>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 41>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 42>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 43>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 44>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 45>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 46>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 47>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 48>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 49>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 50>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 51>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 52>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 53>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 54>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 55>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 56>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 57>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 58>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 59>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 60>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 61>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 62>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 63>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 64>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 65>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 66>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 67>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 68>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 69>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 70>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 71>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 72>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 73>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 74>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 75>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 76>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 77>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 78>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 79>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 80>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 81>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 82>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 83>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 84>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 85>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 86>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 87>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 88>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 89>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 90>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 91>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 92>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 93>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 94>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 95>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 96>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 97>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 98>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 99>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 100>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 101>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 102>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 103>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 104>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 105>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 106>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 107>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 108>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 109>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 110>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 111>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 112>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 113>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 114>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 115>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 116>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 117>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 118>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 119>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 120>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 121>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 122>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 123>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 124>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 125>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 126>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 127>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 128>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 129>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 130>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 131>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 132>: 1.277ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)

 <State 133>: 2.735ns
The critical path consists of the following:
	'udiv' operation 128 bit ('blkNumReg', ./sha3.hpp:425) [20]  (1.277 ns)
	'add' operation 121 bit ('add_ln447', ./sha3.hpp:447) [24]  (1.458 ns)

 <State 134>: 2.887ns
The critical path consists of the following:
	'phi' operation 121 bit ('n') with incoming values : ('n', ./sha3.hpp:447) [52]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln447', ./sha3.hpp:447) [54]  (1.458 ns)
	fifo write operation ('write_ln550', ./sha3.hpp:550) on port 'digestStrm_i' (./sha3.hpp:550) [1477]  (1.428 ns)
	blocking operation 0.001 ns on control path)

 <State 135>: 2.854ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln472', ./sha3.hpp:472) [155]  (1.480 ns)
	fifo read operation ('msgReg', ./sha3.hpp:481) on port 'msgStrm_i' (./sha3.hpp:481) [160]  (1.374 ns)

 <State 136>: 2.871ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln468_2', ./sha3.hpp:468) [226]  (1.497 ns)
	fifo read operation ('msgReg', ./sha3.hpp:481) on port 'msgStrm_i' (./sha3.hpp:481) [234]  (1.374 ns)

 <State 137>: 2.854ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln472_2', ./sha3.hpp:472) [312]  (1.480 ns)
	fifo read operation ('msgReg', ./sha3.hpp:481) on port 'msgStrm_i' (./sha3.hpp:481) [317]  (1.374 ns)

 <State 138>: 2.871ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln468_4', ./sha3.hpp:468) [383]  (1.497 ns)
	fifo read operation ('msgReg', ./sha3.hpp:470) on port 'msgStrm_i' (./sha3.hpp:470) [456]  (1.374 ns)

 <State 139>: 2.871ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln468_5', ./sha3.hpp:468) [461]  (1.497 ns)
	fifo read operation ('msgReg', ./sha3.hpp:470) on port 'msgStrm_i' (./sha3.hpp:470) [534]  (1.374 ns)

 <State 140>: 2.871ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln468_6', ./sha3.hpp:468) [539]  (1.497 ns)
	fifo read operation ('msgReg', ./sha3.hpp:481) on port 'msgStrm_i' (./sha3.hpp:481) [547]  (1.374 ns)

 <State 141>: 2.854ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln472_6', ./sha3.hpp:472) [625]  (1.480 ns)
	fifo read operation ('msgReg', ./sha3.hpp:481) on port 'msgStrm_i' (./sha3.hpp:481) [630]  (1.374 ns)

 <State 142>: 2.871ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln468_8', ./sha3.hpp:468) [696]  (1.497 ns)
	fifo read operation ('msgReg', ./sha3.hpp:470) on port 'msgStrm_i' (./sha3.hpp:470) [769]  (1.374 ns)

 <State 143>: 2.871ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln468_9', ./sha3.hpp:468) [774]  (1.497 ns)
	fifo read operation ('msgReg', ./sha3.hpp:481) on port 'msgStrm_i' (./sha3.hpp:481) [782]  (1.374 ns)

 <State 144>: 2.871ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln468_10', ./sha3.hpp:468) [852]  (1.497 ns)
	fifo read operation ('msgReg', ./sha3.hpp:481) on port 'msgStrm_i' (./sha3.hpp:481) [860]  (1.374 ns)

 <State 145>: 2.871ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln468_11', ./sha3.hpp:468) [930]  (1.497 ns)
	fifo read operation ('msgReg', ./sha3.hpp:470) on port 'msgStrm_i' (./sha3.hpp:470) [1003]  (1.374 ns)

 <State 146>: 2.871ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln468_12', ./sha3.hpp:468) [1008]  (1.497 ns)
	fifo read operation ('msgReg', ./sha3.hpp:470) on port 'msgStrm_i' (./sha3.hpp:470) [1081]  (1.374 ns)

 <State 147>: 2.871ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln468_13', ./sha3.hpp:468) [1086]  (1.497 ns)
	fifo read operation ('msgReg', ./sha3.hpp:470) on port 'msgStrm_i' (./sha3.hpp:470) [1159]  (1.374 ns)

 <State 148>: 2.871ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln468_14', ./sha3.hpp:468) [1164]  (1.497 ns)
	fifo read operation ('msgReg', ./sha3.hpp:470) on port 'msgStrm_i' (./sha3.hpp:470) [1237]  (1.374 ns)

 <State 149>: 2.854ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln472_14', ./sha3.hpp:472) [1315]  (1.480 ns)
	fifo read operation ('msgReg', ./sha3.hpp:481) on port 'msgStrm_i' (./sha3.hpp:481) [1320]  (1.374 ns)

 <State 150>: 2.402ns
The critical path consists of the following:
	fifo read operation ('msgReg', ./sha3.hpp:481) on port 'msgStrm_i' (./sha3.hpp:481) [1250]  (1.374 ns)
	'xor' operation 64 bit ('xor_ln519_15', ./sha3.hpp:519) [1267]  (0.289 ns)
	multiplexor before 'phi' operation 64 bit ('stateArray_16_2', ./sha3.hpp:538) with incoming values : ('xor_ln519_15', ./sha3.hpp:519) ('xor_ln513_15', ./sha3.hpp:513) ('xor_ln507_15', ./sha3.hpp:507) ('xor_ln501_15', ./sha3.hpp:501) ('xor_ln495_15', ./sha3.hpp:495) ('xor_ln489_15', ./sha3.hpp:489) ('xor_ln483_15', ./sha3.hpp:483) ('xor_ln477_15', ./sha3.hpp:477) ('stateArray', ./sha3.hpp:538) [1385]  (0.617 ns)
	'phi' operation 64 bit ('stateArray_16_2', ./sha3.hpp:538) with incoming values : ('xor_ln519_15', ./sha3.hpp:519) ('xor_ln513_15', ./sha3.hpp:513) ('xor_ln507_15', ./sha3.hpp:507) ('xor_ln501_15', ./sha3.hpp:501) ('xor_ln495_15', ./sha3.hpp:495) ('xor_ln489_15', ./sha3.hpp:489) ('xor_ln483_15', ./sha3.hpp:483) ('xor_ln477_15', ./sha3.hpp:477) ('stateArray', ./sha3.hpp:538) [1385]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln523', ./sha3.hpp:523) [1388]  (0.122 ns)

 <State 151>: 1.374ns
The critical path consists of the following:
	fifo read operation ('msgReg', ./sha3.hpp:456) on port 'msgStrm_i' (./sha3.hpp:456) [1395]  (1.374 ns)

 <State 152>: 1.374ns
The critical path consists of the following:
	fifo read operation ('msgReg', ./sha3.hpp:456) on port 'msgStrm_i' (./sha3.hpp:456) [1396]  (1.374 ns)

 <State 153>: 1.374ns
The critical path consists of the following:
	fifo read operation ('msgReg', ./sha3.hpp:456) on port 'msgStrm_i' (./sha3.hpp:456) [1397]  (1.374 ns)

 <State 154>: 1.374ns
The critical path consists of the following:
	fifo read operation ('msgReg', ./sha3.hpp:456) on port 'msgStrm_i' (./sha3.hpp:456) [1398]  (1.374 ns)

 <State 155>: 1.374ns
The critical path consists of the following:
	fifo read operation ('msgReg', ./sha3.hpp:456) on port 'msgStrm_i' (./sha3.hpp:456) [1399]  (1.374 ns)

 <State 156>: 1.374ns
The critical path consists of the following:
	fifo read operation ('msgReg', ./sha3.hpp:456) on port 'msgStrm_i' (./sha3.hpp:456) [1400]  (1.374 ns)

 <State 157>: 1.374ns
The critical path consists of the following:
	fifo read operation ('msgReg', ./sha3.hpp:456) on port 'msgStrm_i' (./sha3.hpp:456) [1401]  (1.374 ns)

 <State 158>: 1.374ns
The critical path consists of the following:
	fifo read operation ('msgReg', ./sha3.hpp:456) on port 'msgStrm_i' (./sha3.hpp:456) [1402]  (1.374 ns)

 <State 159>: 1.374ns
The critical path consists of the following:
	fifo read operation ('msgReg', ./sha3.hpp:456) on port 'msgStrm_i' (./sha3.hpp:456) [1403]  (1.374 ns)

 <State 160>: 1.374ns
The critical path consists of the following:
	fifo read operation ('msgReg', ./sha3.hpp:456) on port 'msgStrm_i' (./sha3.hpp:456) [1404]  (1.374 ns)

 <State 161>: 1.374ns
The critical path consists of the following:
	fifo read operation ('msgReg', ./sha3.hpp:456) on port 'msgStrm_i' (./sha3.hpp:456) [1405]  (1.374 ns)

 <State 162>: 1.374ns
The critical path consists of the following:
	fifo read operation ('msgReg', ./sha3.hpp:456) on port 'msgStrm_i' (./sha3.hpp:456) [1406]  (1.374 ns)

 <State 163>: 1.374ns
The critical path consists of the following:
	fifo read operation ('msgReg', ./sha3.hpp:456) on port 'msgStrm_i' (./sha3.hpp:456) [1407]  (1.374 ns)

 <State 164>: 1.374ns
The critical path consists of the following:
	fifo read operation ('msgReg', ./sha3.hpp:456) on port 'msgStrm_i' (./sha3.hpp:456) [1408]  (1.374 ns)

 <State 165>: 1.374ns
The critical path consists of the following:
	fifo read operation ('msgReg', ./sha3.hpp:456) on port 'msgStrm_i' (./sha3.hpp:456) [1409]  (1.374 ns)

 <State 166>: 1.663ns
The critical path consists of the following:
	fifo read operation ('msgReg', ./sha3.hpp:456) on port 'msgStrm_i' (./sha3.hpp:456) [1410]  (1.374 ns)
	'xor' operation 64 bit ('stateArray', ./sha3.hpp:457) [1426]  (0.289 ns)

 <State 167>: 4.624ns
The critical path consists of the following:
	'phi' operation 64 bit ('stateArray') with incoming values : ('stateArray', ./sha3.hpp:523) ('stateArray', ./sha3.hpp:457) [1430]  (0.000 ns)
	'call' operation 1600 bit ('call_ret', ./sha3.hpp:538) to 'KECCAK_f' [1448]  (4.624 ns)

 <State 168>: 4.913ns
The critical path consists of the following:
	'call' operation 1600 bit ('call_ret', ./sha3.hpp:538) to 'KECCAK_f' [1448]  (4.913 ns)

 <State 169>: 4.913ns
The critical path consists of the following:
	'call' operation 1600 bit ('call_ret', ./sha3.hpp:538) to 'KECCAK_f' [1448]  (4.913 ns)

 <State 170>: 4.913ns
The critical path consists of the following:
	'call' operation 1600 bit ('call_ret', ./sha3.hpp:538) to 'KECCAK_f' [1448]  (4.913 ns)

 <State 171>: 4.913ns
The critical path consists of the following:
	'call' operation 1600 bit ('call_ret', ./sha3.hpp:538) to 'KECCAK_f' [1448]  (4.913 ns)

 <State 172>: 4.913ns
The critical path consists of the following:
	'call' operation 1600 bit ('call_ret', ./sha3.hpp:538) to 'KECCAK_f' [1448]  (4.913 ns)

 <State 173>: 4.913ns
The critical path consists of the following:
	'call' operation 1600 bit ('call_ret', ./sha3.hpp:538) to 'KECCAK_f' [1448]  (4.913 ns)

 <State 174>: 1.429ns
The critical path consists of the following:
	fifo write operation ('write_ln557', ./sha3.hpp:557) on port 'endDigestStrm_i' (./sha3.hpp:557) [1484]  (1.429 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
