@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: BN362 :"c:\users\raul.lora\documents\shiftreg_earendel\generator.v":40:1:40:6|Removing sequential instance DYNLATCH[15:0] (in view: work.generator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\shiftreg_earendel\generator.v":40:1:40:6|Removing sequential instance STATLATCH[87:0] (in view: work.generator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\shiftreg_earendel\generator.v":40:1:40:6|Removing sequential instance REGDYN[15:0] (in view: work.generator(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\shiftreg_earendel\generator.v":40:1:40:6|Removing sequential instance REGSTAT[87:0] (in view: work.generator(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\shiftReg_Earendel\GEN_REC\GEN_REC_Implmnt\GEN_REC.sap.
