
nucleo_G474_gen_FFT_COMusb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014770  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00015fb0  08014950  08014950  00024950  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802a900  0802a900  000402b0  2**0
                  CONTENTS
  4 .ARM          00000008  0802a900  0802a900  0003a900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802a908  0802a908  000402b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802a908  0802a908  0003a908  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802a90c  0802a90c  0003a90c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002b0  20000000  0802a910  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000100c0  200002b0  0802abc0  000402b0  2**2
                  ALLOC
 10 ._user_heap_stack 00006000  20010370  0802abc0  00040370  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000402b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002edb8  00000000  00000000  000402e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000523b  00000000  00000000  0006f098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001eb0  00000000  00000000  000742d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001cd0  00000000  00000000  00076188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f5a2  00000000  00000000  00077e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000299ab  00000000  00000000  000a73fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013a1dc  00000000  00000000  000d0da5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000be  00000000  00000000  0020af81  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009948  00000000  00000000  0020b040  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00002946  00000000  00000000  00214988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200002b0 	.word	0x200002b0
 80001fc:	00000000 	.word	0x00000000
 8000200:	08014938 	.word	0x08014938

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200002b4 	.word	0x200002b4
 800021c:	08014938 	.word	0x08014938

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_ldivmod>:
 8000cd8:	b97b      	cbnz	r3, 8000cfa <__aeabi_ldivmod+0x22>
 8000cda:	b972      	cbnz	r2, 8000cfa <__aeabi_ldivmod+0x22>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bfbe      	ittt	lt
 8000ce0:	2000      	movlt	r0, #0
 8000ce2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000ce6:	e006      	blt.n	8000cf6 <__aeabi_ldivmod+0x1e>
 8000ce8:	bf08      	it	eq
 8000cea:	2800      	cmpeq	r0, #0
 8000cec:	bf1c      	itt	ne
 8000cee:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000cf2:	f04f 30ff 	movne.w	r0, #4294967295
 8000cf6:	f000 b9f5 	b.w	80010e4 <__aeabi_idiv0>
 8000cfa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cfe:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d02:	2900      	cmp	r1, #0
 8000d04:	db09      	blt.n	8000d1a <__aeabi_ldivmod+0x42>
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	db1a      	blt.n	8000d40 <__aeabi_ldivmod+0x68>
 8000d0a:	f000 f883 	bl	8000e14 <__udivmoddi4>
 8000d0e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d12:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d16:	b004      	add	sp, #16
 8000d18:	4770      	bx	lr
 8000d1a:	4240      	negs	r0, r0
 8000d1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	db1b      	blt.n	8000d5c <__aeabi_ldivmod+0x84>
 8000d24:	f000 f876 	bl	8000e14 <__udivmoddi4>
 8000d28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d30:	b004      	add	sp, #16
 8000d32:	4240      	negs	r0, r0
 8000d34:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d38:	4252      	negs	r2, r2
 8000d3a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d3e:	4770      	bx	lr
 8000d40:	4252      	negs	r2, r2
 8000d42:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d46:	f000 f865 	bl	8000e14 <__udivmoddi4>
 8000d4a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d52:	b004      	add	sp, #16
 8000d54:	4240      	negs	r0, r0
 8000d56:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d5a:	4770      	bx	lr
 8000d5c:	4252      	negs	r2, r2
 8000d5e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d62:	f000 f857 	bl	8000e14 <__udivmoddi4>
 8000d66:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d6e:	b004      	add	sp, #16
 8000d70:	4252      	negs	r2, r2
 8000d72:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d76:	4770      	bx	lr

08000d78 <__aeabi_uldivmod>:
 8000d78:	b953      	cbnz	r3, 8000d90 <__aeabi_uldivmod+0x18>
 8000d7a:	b94a      	cbnz	r2, 8000d90 <__aeabi_uldivmod+0x18>
 8000d7c:	2900      	cmp	r1, #0
 8000d7e:	bf08      	it	eq
 8000d80:	2800      	cmpeq	r0, #0
 8000d82:	bf1c      	itt	ne
 8000d84:	f04f 31ff 	movne.w	r1, #4294967295
 8000d88:	f04f 30ff 	movne.w	r0, #4294967295
 8000d8c:	f000 b9aa 	b.w	80010e4 <__aeabi_idiv0>
 8000d90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d98:	f000 f83c 	bl	8000e14 <__udivmoddi4>
 8000d9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000da0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000da4:	b004      	add	sp, #16
 8000da6:	4770      	bx	lr

08000da8 <__aeabi_d2lz>:
 8000da8:	b538      	push	{r3, r4, r5, lr}
 8000daa:	2200      	movs	r2, #0
 8000dac:	2300      	movs	r3, #0
 8000dae:	4604      	mov	r4, r0
 8000db0:	460d      	mov	r5, r1
 8000db2:	f7ff febb 	bl	8000b2c <__aeabi_dcmplt>
 8000db6:	b928      	cbnz	r0, 8000dc4 <__aeabi_d2lz+0x1c>
 8000db8:	4620      	mov	r0, r4
 8000dba:	4629      	mov	r1, r5
 8000dbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000dc0:	f000 b80a 	b.w	8000dd8 <__aeabi_d2ulz>
 8000dc4:	4620      	mov	r0, r4
 8000dc6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000dca:	f000 f805 	bl	8000dd8 <__aeabi_d2ulz>
 8000dce:	4240      	negs	r0, r0
 8000dd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dd4:	bd38      	pop	{r3, r4, r5, pc}
 8000dd6:	bf00      	nop

08000dd8 <__aeabi_d2ulz>:
 8000dd8:	b5d0      	push	{r4, r6, r7, lr}
 8000dda:	4b0c      	ldr	r3, [pc, #48]	; (8000e0c <__aeabi_d2ulz+0x34>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	4606      	mov	r6, r0
 8000de0:	460f      	mov	r7, r1
 8000de2:	f7ff fc31 	bl	8000648 <__aeabi_dmul>
 8000de6:	f7ff ff07 	bl	8000bf8 <__aeabi_d2uiz>
 8000dea:	4604      	mov	r4, r0
 8000dec:	f7ff fbb2 	bl	8000554 <__aeabi_ui2d>
 8000df0:	4b07      	ldr	r3, [pc, #28]	; (8000e10 <__aeabi_d2ulz+0x38>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	f7ff fc28 	bl	8000648 <__aeabi_dmul>
 8000df8:	4602      	mov	r2, r0
 8000dfa:	460b      	mov	r3, r1
 8000dfc:	4630      	mov	r0, r6
 8000dfe:	4639      	mov	r1, r7
 8000e00:	f7ff fa6a 	bl	80002d8 <__aeabi_dsub>
 8000e04:	f7ff fef8 	bl	8000bf8 <__aeabi_d2uiz>
 8000e08:	4621      	mov	r1, r4
 8000e0a:	bdd0      	pop	{r4, r6, r7, pc}
 8000e0c:	3df00000 	.word	0x3df00000
 8000e10:	41f00000 	.word	0x41f00000

08000e14 <__udivmoddi4>:
 8000e14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e18:	9d08      	ldr	r5, [sp, #32]
 8000e1a:	4604      	mov	r4, r0
 8000e1c:	468e      	mov	lr, r1
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d14d      	bne.n	8000ebe <__udivmoddi4+0xaa>
 8000e22:	428a      	cmp	r2, r1
 8000e24:	4694      	mov	ip, r2
 8000e26:	d969      	bls.n	8000efc <__udivmoddi4+0xe8>
 8000e28:	fab2 f282 	clz	r2, r2
 8000e2c:	b152      	cbz	r2, 8000e44 <__udivmoddi4+0x30>
 8000e2e:	fa01 f302 	lsl.w	r3, r1, r2
 8000e32:	f1c2 0120 	rsb	r1, r2, #32
 8000e36:	fa20 f101 	lsr.w	r1, r0, r1
 8000e3a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3e:	ea41 0e03 	orr.w	lr, r1, r3
 8000e42:	4094      	lsls	r4, r2
 8000e44:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e48:	0c21      	lsrs	r1, r4, #16
 8000e4a:	fbbe f6f8 	udiv	r6, lr, r8
 8000e4e:	fa1f f78c 	uxth.w	r7, ip
 8000e52:	fb08 e316 	mls	r3, r8, r6, lr
 8000e56:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000e5a:	fb06 f107 	mul.w	r1, r6, r7
 8000e5e:	4299      	cmp	r1, r3
 8000e60:	d90a      	bls.n	8000e78 <__udivmoddi4+0x64>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e6a:	f080 811f 	bcs.w	80010ac <__udivmoddi4+0x298>
 8000e6e:	4299      	cmp	r1, r3
 8000e70:	f240 811c 	bls.w	80010ac <__udivmoddi4+0x298>
 8000e74:	3e02      	subs	r6, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1a5b      	subs	r3, r3, r1
 8000e7a:	b2a4      	uxth	r4, r4
 8000e7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e80:	fb08 3310 	mls	r3, r8, r0, r3
 8000e84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e88:	fb00 f707 	mul.w	r7, r0, r7
 8000e8c:	42a7      	cmp	r7, r4
 8000e8e:	d90a      	bls.n	8000ea6 <__udivmoddi4+0x92>
 8000e90:	eb1c 0404 	adds.w	r4, ip, r4
 8000e94:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e98:	f080 810a 	bcs.w	80010b0 <__udivmoddi4+0x29c>
 8000e9c:	42a7      	cmp	r7, r4
 8000e9e:	f240 8107 	bls.w	80010b0 <__udivmoddi4+0x29c>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eaa:	1be4      	subs	r4, r4, r7
 8000eac:	2600      	movs	r6, #0
 8000eae:	b11d      	cbz	r5, 8000eb8 <__udivmoddi4+0xa4>
 8000eb0:	40d4      	lsrs	r4, r2
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000eb8:	4631      	mov	r1, r6
 8000eba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ebe:	428b      	cmp	r3, r1
 8000ec0:	d909      	bls.n	8000ed6 <__udivmoddi4+0xc2>
 8000ec2:	2d00      	cmp	r5, #0
 8000ec4:	f000 80ef 	beq.w	80010a6 <__udivmoddi4+0x292>
 8000ec8:	2600      	movs	r6, #0
 8000eca:	e9c5 0100 	strd	r0, r1, [r5]
 8000ece:	4630      	mov	r0, r6
 8000ed0:	4631      	mov	r1, r6
 8000ed2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed6:	fab3 f683 	clz	r6, r3
 8000eda:	2e00      	cmp	r6, #0
 8000edc:	d14a      	bne.n	8000f74 <__udivmoddi4+0x160>
 8000ede:	428b      	cmp	r3, r1
 8000ee0:	d302      	bcc.n	8000ee8 <__udivmoddi4+0xd4>
 8000ee2:	4282      	cmp	r2, r0
 8000ee4:	f200 80f9 	bhi.w	80010da <__udivmoddi4+0x2c6>
 8000ee8:	1a84      	subs	r4, r0, r2
 8000eea:	eb61 0303 	sbc.w	r3, r1, r3
 8000eee:	2001      	movs	r0, #1
 8000ef0:	469e      	mov	lr, r3
 8000ef2:	2d00      	cmp	r5, #0
 8000ef4:	d0e0      	beq.n	8000eb8 <__udivmoddi4+0xa4>
 8000ef6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000efa:	e7dd      	b.n	8000eb8 <__udivmoddi4+0xa4>
 8000efc:	b902      	cbnz	r2, 8000f00 <__udivmoddi4+0xec>
 8000efe:	deff      	udf	#255	; 0xff
 8000f00:	fab2 f282 	clz	r2, r2
 8000f04:	2a00      	cmp	r2, #0
 8000f06:	f040 8092 	bne.w	800102e <__udivmoddi4+0x21a>
 8000f0a:	eba1 010c 	sub.w	r1, r1, ip
 8000f0e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f12:	fa1f fe8c 	uxth.w	lr, ip
 8000f16:	2601      	movs	r6, #1
 8000f18:	0c20      	lsrs	r0, r4, #16
 8000f1a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000f1e:	fb07 1113 	mls	r1, r7, r3, r1
 8000f22:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f26:	fb0e f003 	mul.w	r0, lr, r3
 8000f2a:	4288      	cmp	r0, r1
 8000f2c:	d908      	bls.n	8000f40 <__udivmoddi4+0x12c>
 8000f2e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f32:	f103 38ff 	add.w	r8, r3, #4294967295
 8000f36:	d202      	bcs.n	8000f3e <__udivmoddi4+0x12a>
 8000f38:	4288      	cmp	r0, r1
 8000f3a:	f200 80cb 	bhi.w	80010d4 <__udivmoddi4+0x2c0>
 8000f3e:	4643      	mov	r3, r8
 8000f40:	1a09      	subs	r1, r1, r0
 8000f42:	b2a4      	uxth	r4, r4
 8000f44:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f48:	fb07 1110 	mls	r1, r7, r0, r1
 8000f4c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000f50:	fb0e fe00 	mul.w	lr, lr, r0
 8000f54:	45a6      	cmp	lr, r4
 8000f56:	d908      	bls.n	8000f6a <__udivmoddi4+0x156>
 8000f58:	eb1c 0404 	adds.w	r4, ip, r4
 8000f5c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f60:	d202      	bcs.n	8000f68 <__udivmoddi4+0x154>
 8000f62:	45a6      	cmp	lr, r4
 8000f64:	f200 80bb 	bhi.w	80010de <__udivmoddi4+0x2ca>
 8000f68:	4608      	mov	r0, r1
 8000f6a:	eba4 040e 	sub.w	r4, r4, lr
 8000f6e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f72:	e79c      	b.n	8000eae <__udivmoddi4+0x9a>
 8000f74:	f1c6 0720 	rsb	r7, r6, #32
 8000f78:	40b3      	lsls	r3, r6
 8000f7a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f7e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f82:	fa20 f407 	lsr.w	r4, r0, r7
 8000f86:	fa01 f306 	lsl.w	r3, r1, r6
 8000f8a:	431c      	orrs	r4, r3
 8000f8c:	40f9      	lsrs	r1, r7
 8000f8e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f92:	fa00 f306 	lsl.w	r3, r0, r6
 8000f96:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f9a:	0c20      	lsrs	r0, r4, #16
 8000f9c:	fa1f fe8c 	uxth.w	lr, ip
 8000fa0:	fb09 1118 	mls	r1, r9, r8, r1
 8000fa4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000fa8:	fb08 f00e 	mul.w	r0, r8, lr
 8000fac:	4288      	cmp	r0, r1
 8000fae:	fa02 f206 	lsl.w	r2, r2, r6
 8000fb2:	d90b      	bls.n	8000fcc <__udivmoddi4+0x1b8>
 8000fb4:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000fbc:	f080 8088 	bcs.w	80010d0 <__udivmoddi4+0x2bc>
 8000fc0:	4288      	cmp	r0, r1
 8000fc2:	f240 8085 	bls.w	80010d0 <__udivmoddi4+0x2bc>
 8000fc6:	f1a8 0802 	sub.w	r8, r8, #2
 8000fca:	4461      	add	r1, ip
 8000fcc:	1a09      	subs	r1, r1, r0
 8000fce:	b2a4      	uxth	r4, r4
 8000fd0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000fd4:	fb09 1110 	mls	r1, r9, r0, r1
 8000fd8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000fdc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000fe0:	458e      	cmp	lr, r1
 8000fe2:	d908      	bls.n	8000ff6 <__udivmoddi4+0x1e2>
 8000fe4:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000fec:	d26c      	bcs.n	80010c8 <__udivmoddi4+0x2b4>
 8000fee:	458e      	cmp	lr, r1
 8000ff0:	d96a      	bls.n	80010c8 <__udivmoddi4+0x2b4>
 8000ff2:	3802      	subs	r0, #2
 8000ff4:	4461      	add	r1, ip
 8000ff6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ffa:	fba0 9402 	umull	r9, r4, r0, r2
 8000ffe:	eba1 010e 	sub.w	r1, r1, lr
 8001002:	42a1      	cmp	r1, r4
 8001004:	46c8      	mov	r8, r9
 8001006:	46a6      	mov	lr, r4
 8001008:	d356      	bcc.n	80010b8 <__udivmoddi4+0x2a4>
 800100a:	d053      	beq.n	80010b4 <__udivmoddi4+0x2a0>
 800100c:	b15d      	cbz	r5, 8001026 <__udivmoddi4+0x212>
 800100e:	ebb3 0208 	subs.w	r2, r3, r8
 8001012:	eb61 010e 	sbc.w	r1, r1, lr
 8001016:	fa01 f707 	lsl.w	r7, r1, r7
 800101a:	fa22 f306 	lsr.w	r3, r2, r6
 800101e:	40f1      	lsrs	r1, r6
 8001020:	431f      	orrs	r7, r3
 8001022:	e9c5 7100 	strd	r7, r1, [r5]
 8001026:	2600      	movs	r6, #0
 8001028:	4631      	mov	r1, r6
 800102a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800102e:	f1c2 0320 	rsb	r3, r2, #32
 8001032:	40d8      	lsrs	r0, r3
 8001034:	fa0c fc02 	lsl.w	ip, ip, r2
 8001038:	fa21 f303 	lsr.w	r3, r1, r3
 800103c:	4091      	lsls	r1, r2
 800103e:	4301      	orrs	r1, r0
 8001040:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001044:	fa1f fe8c 	uxth.w	lr, ip
 8001048:	fbb3 f0f7 	udiv	r0, r3, r7
 800104c:	fb07 3610 	mls	r6, r7, r0, r3
 8001050:	0c0b      	lsrs	r3, r1, #16
 8001052:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001056:	fb00 f60e 	mul.w	r6, r0, lr
 800105a:	429e      	cmp	r6, r3
 800105c:	fa04 f402 	lsl.w	r4, r4, r2
 8001060:	d908      	bls.n	8001074 <__udivmoddi4+0x260>
 8001062:	eb1c 0303 	adds.w	r3, ip, r3
 8001066:	f100 38ff 	add.w	r8, r0, #4294967295
 800106a:	d22f      	bcs.n	80010cc <__udivmoddi4+0x2b8>
 800106c:	429e      	cmp	r6, r3
 800106e:	d92d      	bls.n	80010cc <__udivmoddi4+0x2b8>
 8001070:	3802      	subs	r0, #2
 8001072:	4463      	add	r3, ip
 8001074:	1b9b      	subs	r3, r3, r6
 8001076:	b289      	uxth	r1, r1
 8001078:	fbb3 f6f7 	udiv	r6, r3, r7
 800107c:	fb07 3316 	mls	r3, r7, r6, r3
 8001080:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001084:	fb06 f30e 	mul.w	r3, r6, lr
 8001088:	428b      	cmp	r3, r1
 800108a:	d908      	bls.n	800109e <__udivmoddi4+0x28a>
 800108c:	eb1c 0101 	adds.w	r1, ip, r1
 8001090:	f106 38ff 	add.w	r8, r6, #4294967295
 8001094:	d216      	bcs.n	80010c4 <__udivmoddi4+0x2b0>
 8001096:	428b      	cmp	r3, r1
 8001098:	d914      	bls.n	80010c4 <__udivmoddi4+0x2b0>
 800109a:	3e02      	subs	r6, #2
 800109c:	4461      	add	r1, ip
 800109e:	1ac9      	subs	r1, r1, r3
 80010a0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80010a4:	e738      	b.n	8000f18 <__udivmoddi4+0x104>
 80010a6:	462e      	mov	r6, r5
 80010a8:	4628      	mov	r0, r5
 80010aa:	e705      	b.n	8000eb8 <__udivmoddi4+0xa4>
 80010ac:	4606      	mov	r6, r0
 80010ae:	e6e3      	b.n	8000e78 <__udivmoddi4+0x64>
 80010b0:	4618      	mov	r0, r3
 80010b2:	e6f8      	b.n	8000ea6 <__udivmoddi4+0x92>
 80010b4:	454b      	cmp	r3, r9
 80010b6:	d2a9      	bcs.n	800100c <__udivmoddi4+0x1f8>
 80010b8:	ebb9 0802 	subs.w	r8, r9, r2
 80010bc:	eb64 0e0c 	sbc.w	lr, r4, ip
 80010c0:	3801      	subs	r0, #1
 80010c2:	e7a3      	b.n	800100c <__udivmoddi4+0x1f8>
 80010c4:	4646      	mov	r6, r8
 80010c6:	e7ea      	b.n	800109e <__udivmoddi4+0x28a>
 80010c8:	4620      	mov	r0, r4
 80010ca:	e794      	b.n	8000ff6 <__udivmoddi4+0x1e2>
 80010cc:	4640      	mov	r0, r8
 80010ce:	e7d1      	b.n	8001074 <__udivmoddi4+0x260>
 80010d0:	46d0      	mov	r8, sl
 80010d2:	e77b      	b.n	8000fcc <__udivmoddi4+0x1b8>
 80010d4:	3b02      	subs	r3, #2
 80010d6:	4461      	add	r1, ip
 80010d8:	e732      	b.n	8000f40 <__udivmoddi4+0x12c>
 80010da:	4630      	mov	r0, r6
 80010dc:	e709      	b.n	8000ef2 <__udivmoddi4+0xde>
 80010de:	4464      	add	r4, ip
 80010e0:	3802      	subs	r0, #2
 80010e2:	e742      	b.n	8000f6a <__udivmoddi4+0x156>

080010e4 <__aeabi_idiv0>:
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop

080010e8 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b08c      	sub	sp, #48	; 0x30
 80010ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80010ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80010fa:	1d3b      	adds	r3, r7, #4
 80010fc:	2220      	movs	r2, #32
 80010fe:	2100      	movs	r1, #0
 8001100:	4618      	mov	r0, r3
 8001102:	f00d fd1f 	bl	800eb44 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001106:	4b35      	ldr	r3, [pc, #212]	; (80011dc <MX_ADC1_Init+0xf4>)
 8001108:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800110c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800110e:	4b33      	ldr	r3, [pc, #204]	; (80011dc <MX_ADC1_Init+0xf4>)
 8001110:	2200      	movs	r2, #0
 8001112:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001114:	4b31      	ldr	r3, [pc, #196]	; (80011dc <MX_ADC1_Init+0xf4>)
 8001116:	2200      	movs	r2, #0
 8001118:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800111a:	4b30      	ldr	r3, [pc, #192]	; (80011dc <MX_ADC1_Init+0xf4>)
 800111c:	2200      	movs	r2, #0
 800111e:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001120:	4b2e      	ldr	r3, [pc, #184]	; (80011dc <MX_ADC1_Init+0xf4>)
 8001122:	2200      	movs	r2, #0
 8001124:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001126:	4b2d      	ldr	r3, [pc, #180]	; (80011dc <MX_ADC1_Init+0xf4>)
 8001128:	2200      	movs	r2, #0
 800112a:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800112c:	4b2b      	ldr	r3, [pc, #172]	; (80011dc <MX_ADC1_Init+0xf4>)
 800112e:	2204      	movs	r2, #4
 8001130:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001132:	4b2a      	ldr	r3, [pc, #168]	; (80011dc <MX_ADC1_Init+0xf4>)
 8001134:	2200      	movs	r2, #0
 8001136:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001138:	4b28      	ldr	r3, [pc, #160]	; (80011dc <MX_ADC1_Init+0xf4>)
 800113a:	2200      	movs	r2, #0
 800113c:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800113e:	4b27      	ldr	r3, [pc, #156]	; (80011dc <MX_ADC1_Init+0xf4>)
 8001140:	2201      	movs	r2, #1
 8001142:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001144:	4b25      	ldr	r3, [pc, #148]	; (80011dc <MX_ADC1_Init+0xf4>)
 8001146:	2200      	movs	r2, #0
 8001148:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_CC2;
 800114c:	4b23      	ldr	r3, [pc, #140]	; (80011dc <MX_ADC1_Init+0xf4>)
 800114e:	f44f 628c 	mov.w	r2, #1120	; 0x460
 8001152:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001154:	4b21      	ldr	r3, [pc, #132]	; (80011dc <MX_ADC1_Init+0xf4>)
 8001156:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800115a:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800115c:	4b1f      	ldr	r3, [pc, #124]	; (80011dc <MX_ADC1_Init+0xf4>)
 800115e:	2201      	movs	r2, #1
 8001160:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001164:	4b1d      	ldr	r3, [pc, #116]	; (80011dc <MX_ADC1_Init+0xf4>)
 8001166:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800116a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800116c:	4b1b      	ldr	r3, [pc, #108]	; (80011dc <MX_ADC1_Init+0xf4>)
 800116e:	2200      	movs	r2, #0
 8001170:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001174:	4819      	ldr	r0, [pc, #100]	; (80011dc <MX_ADC1_Init+0xf4>)
 8001176:	f003 fba5 	bl	80048c4 <HAL_ADC_Init>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8001180:	f002 f89e 	bl	80032c0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_DUALMODE_REGSIMULT;
 8001184:	2306      	movs	r3, #6
 8001186:	627b      	str	r3, [r7, #36]	; 0x24
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_12_10_BITS;
 8001188:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800118c:	62bb      	str	r3, [r7, #40]	; 0x28
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_1CYCLE;
 800118e:	2300      	movs	r3, #0
 8001190:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001192:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001196:	4619      	mov	r1, r3
 8001198:	4810      	ldr	r0, [pc, #64]	; (80011dc <MX_ADC1_Init+0xf4>)
 800119a:	f004 fc83 	bl	8005aa4 <HAL_ADCEx_MultiModeConfigChannel>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 80011a4:	f002 f88c 	bl	80032c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80011a8:	4b0d      	ldr	r3, [pc, #52]	; (80011e0 <MX_ADC1_Init+0xf8>)
 80011aa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011ac:	2306      	movs	r3, #6
 80011ae:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 80011b0:	2301      	movs	r3, #1
 80011b2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011b4:	237f      	movs	r3, #127	; 0x7f
 80011b6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011b8:	2304      	movs	r3, #4
 80011ba:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80011bc:	2300      	movs	r3, #0
 80011be:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011c0:	1d3b      	adds	r3, r7, #4
 80011c2:	4619      	mov	r1, r3
 80011c4:	4805      	ldr	r0, [pc, #20]	; (80011dc <MX_ADC1_Init+0xf4>)
 80011c6:	f003 fd53 	bl	8004c70 <HAL_ADC_ConfigChannel>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 80011d0:	f002 f876 	bl	80032c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011d4:	bf00      	nop
 80011d6:	3730      	adds	r7, #48	; 0x30
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	200002cc 	.word	0x200002cc
 80011e0:	04300002 	.word	0x04300002

080011e4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b088      	sub	sp, #32
 80011e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011ea:	463b      	mov	r3, r7
 80011ec:	2220      	movs	r2, #32
 80011ee:	2100      	movs	r1, #0
 80011f0:	4618      	mov	r0, r3
 80011f2:	f00d fca7 	bl	800eb44 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80011f6:	4b28      	ldr	r3, [pc, #160]	; (8001298 <MX_ADC2_Init+0xb4>)
 80011f8:	4a28      	ldr	r2, [pc, #160]	; (800129c <MX_ADC2_Init+0xb8>)
 80011fa:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80011fc:	4b26      	ldr	r3, [pc, #152]	; (8001298 <MX_ADC2_Init+0xb4>)
 80011fe:	2200      	movs	r2, #0
 8001200:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001202:	4b25      	ldr	r3, [pc, #148]	; (8001298 <MX_ADC2_Init+0xb4>)
 8001204:	2200      	movs	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001208:	4b23      	ldr	r3, [pc, #140]	; (8001298 <MX_ADC2_Init+0xb4>)
 800120a:	2200      	movs	r2, #0
 800120c:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800120e:	4b22      	ldr	r3, [pc, #136]	; (8001298 <MX_ADC2_Init+0xb4>)
 8001210:	2200      	movs	r2, #0
 8001212:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001214:	4b20      	ldr	r3, [pc, #128]	; (8001298 <MX_ADC2_Init+0xb4>)
 8001216:	2200      	movs	r2, #0
 8001218:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800121a:	4b1f      	ldr	r3, [pc, #124]	; (8001298 <MX_ADC2_Init+0xb4>)
 800121c:	2204      	movs	r2, #4
 800121e:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001220:	4b1d      	ldr	r3, [pc, #116]	; (8001298 <MX_ADC2_Init+0xb4>)
 8001222:	2200      	movs	r2, #0
 8001224:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001226:	4b1c      	ldr	r3, [pc, #112]	; (8001298 <MX_ADC2_Init+0xb4>)
 8001228:	2200      	movs	r2, #0
 800122a:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800122c:	4b1a      	ldr	r3, [pc, #104]	; (8001298 <MX_ADC2_Init+0xb4>)
 800122e:	2201      	movs	r2, #1
 8001230:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001232:	4b19      	ldr	r3, [pc, #100]	; (8001298 <MX_ADC2_Init+0xb4>)
 8001234:	2200      	movs	r2, #0
 8001236:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800123a:	4b17      	ldr	r3, [pc, #92]	; (8001298 <MX_ADC2_Init+0xb4>)
 800123c:	2201      	movs	r2, #1
 800123e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001242:	4b15      	ldr	r3, [pc, #84]	; (8001298 <MX_ADC2_Init+0xb4>)
 8001244:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001248:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800124a:	4b13      	ldr	r3, [pc, #76]	; (8001298 <MX_ADC2_Init+0xb4>)
 800124c:	2200      	movs	r2, #0
 800124e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001252:	4811      	ldr	r0, [pc, #68]	; (8001298 <MX_ADC2_Init+0xb4>)
 8001254:	f003 fb36 	bl	80048c4 <HAL_ADC_Init>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 800125e:	f002 f82f 	bl	80032c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001262:	4b0f      	ldr	r3, [pc, #60]	; (80012a0 <MX_ADC2_Init+0xbc>)
 8001264:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001266:	2306      	movs	r3, #6
 8001268:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 800126a:	2301      	movs	r3, #1
 800126c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800126e:	237f      	movs	r3, #127	; 0x7f
 8001270:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001272:	2304      	movs	r3, #4
 8001274:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001276:	2300      	movs	r3, #0
 8001278:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800127a:	463b      	mov	r3, r7
 800127c:	4619      	mov	r1, r3
 800127e:	4806      	ldr	r0, [pc, #24]	; (8001298 <MX_ADC2_Init+0xb4>)
 8001280:	f003 fcf6 	bl	8004c70 <HAL_ADC_ConfigChannel>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 800128a:	f002 f819 	bl	80032c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800128e:	bf00      	nop
 8001290:	3720      	adds	r7, #32
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	20000338 	.word	0x20000338
 800129c:	50000100 	.word	0x50000100
 80012a0:	1d500080 	.word	0x1d500080

080012a4 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b0a0      	sub	sp, #128	; 0x80
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ac:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	605a      	str	r2, [r3, #4]
 80012b6:	609a      	str	r2, [r3, #8]
 80012b8:	60da      	str	r2, [r3, #12]
 80012ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012bc:	f107 0318 	add.w	r3, r7, #24
 80012c0:	2254      	movs	r2, #84	; 0x54
 80012c2:	2100      	movs	r1, #0
 80012c4:	4618      	mov	r0, r3
 80012c6:	f00d fc3d 	bl	800eb44 <memset>
  if(adcHandle->Instance==ADC1)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80012d2:	d16a      	bne.n	80013aa <HAL_ADC_MspInit+0x106>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80012d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012d8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 80012da:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80012de:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012e0:	f107 0318 	add.w	r3, r7, #24
 80012e4:	4618      	mov	r0, r3
 80012e6:	f008 f8d9 	bl	800949c <HAL_RCCEx_PeriphCLKConfig>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80012f0:	f001 ffe6 	bl	80032c0 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80012f4:	4b66      	ldr	r3, [pc, #408]	; (8001490 <HAL_ADC_MspInit+0x1ec>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	3301      	adds	r3, #1
 80012fa:	4a65      	ldr	r2, [pc, #404]	; (8001490 <HAL_ADC_MspInit+0x1ec>)
 80012fc:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80012fe:	4b64      	ldr	r3, [pc, #400]	; (8001490 <HAL_ADC_MspInit+0x1ec>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	2b01      	cmp	r3, #1
 8001304:	d10b      	bne.n	800131e <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001306:	4b63      	ldr	r3, [pc, #396]	; (8001494 <HAL_ADC_MspInit+0x1f0>)
 8001308:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800130a:	4a62      	ldr	r2, [pc, #392]	; (8001494 <HAL_ADC_MspInit+0x1f0>)
 800130c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001310:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001312:	4b60      	ldr	r3, [pc, #384]	; (8001494 <HAL_ADC_MspInit+0x1f0>)
 8001314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001316:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800131a:	617b      	str	r3, [r7, #20]
 800131c:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800131e:	4b5d      	ldr	r3, [pc, #372]	; (8001494 <HAL_ADC_MspInit+0x1f0>)
 8001320:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001322:	4a5c      	ldr	r2, [pc, #368]	; (8001494 <HAL_ADC_MspInit+0x1f0>)
 8001324:	f043 0301 	orr.w	r3, r3, #1
 8001328:	64d3      	str	r3, [r2, #76]	; 0x4c
 800132a:	4b5a      	ldr	r3, [pc, #360]	; (8001494 <HAL_ADC_MspInit+0x1f0>)
 800132c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	613b      	str	r3, [r7, #16]
 8001334:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001336:	2301      	movs	r3, #1
 8001338:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800133a:	2303      	movs	r3, #3
 800133c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133e:	2300      	movs	r3, #0
 8001340:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001342:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001346:	4619      	mov	r1, r3
 8001348:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800134c:	f005 fb3a 	bl	80069c4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001350:	4b51      	ldr	r3, [pc, #324]	; (8001498 <HAL_ADC_MspInit+0x1f4>)
 8001352:	4a52      	ldr	r2, [pc, #328]	; (800149c <HAL_ADC_MspInit+0x1f8>)
 8001354:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001356:	4b50      	ldr	r3, [pc, #320]	; (8001498 <HAL_ADC_MspInit+0x1f4>)
 8001358:	2205      	movs	r2, #5
 800135a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800135c:	4b4e      	ldr	r3, [pc, #312]	; (8001498 <HAL_ADC_MspInit+0x1f4>)
 800135e:	2200      	movs	r2, #0
 8001360:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001362:	4b4d      	ldr	r3, [pc, #308]	; (8001498 <HAL_ADC_MspInit+0x1f4>)
 8001364:	2200      	movs	r2, #0
 8001366:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001368:	4b4b      	ldr	r3, [pc, #300]	; (8001498 <HAL_ADC_MspInit+0x1f4>)
 800136a:	2280      	movs	r2, #128	; 0x80
 800136c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800136e:	4b4a      	ldr	r3, [pc, #296]	; (8001498 <HAL_ADC_MspInit+0x1f4>)
 8001370:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001374:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001376:	4b48      	ldr	r3, [pc, #288]	; (8001498 <HAL_ADC_MspInit+0x1f4>)
 8001378:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800137c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800137e:	4b46      	ldr	r3, [pc, #280]	; (8001498 <HAL_ADC_MspInit+0x1f4>)
 8001380:	2220      	movs	r2, #32
 8001382:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001384:	4b44      	ldr	r3, [pc, #272]	; (8001498 <HAL_ADC_MspInit+0x1f4>)
 8001386:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800138a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800138c:	4842      	ldr	r0, [pc, #264]	; (8001498 <HAL_ADC_MspInit+0x1f4>)
 800138e:	f004 ff9f 	bl	80062d0 <HAL_DMA_Init>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <HAL_ADC_MspInit+0xf8>
    {
      Error_Handler();
 8001398:	f001 ff92 	bl	80032c0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	4a3e      	ldr	r2, [pc, #248]	; (8001498 <HAL_ADC_MspInit+0x1f4>)
 80013a0:	655a      	str	r2, [r3, #84]	; 0x54
 80013a2:	4a3d      	ldr	r2, [pc, #244]	; (8001498 <HAL_ADC_MspInit+0x1f4>)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80013a8:	e06d      	b.n	8001486 <HAL_ADC_MspInit+0x1e2>
  else if(adcHandle->Instance==ADC2)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4a3c      	ldr	r2, [pc, #240]	; (80014a0 <HAL_ADC_MspInit+0x1fc>)
 80013b0:	4293      	cmp	r3, r2
 80013b2:	d168      	bne.n	8001486 <HAL_ADC_MspInit+0x1e2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80013b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80013b8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 80013ba:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80013be:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013c0:	f107 0318 	add.w	r3, r7, #24
 80013c4:	4618      	mov	r0, r3
 80013c6:	f008 f869 	bl	800949c <HAL_RCCEx_PeriphCLKConfig>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <HAL_ADC_MspInit+0x130>
      Error_Handler();
 80013d0:	f001 ff76 	bl	80032c0 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80013d4:	4b2e      	ldr	r3, [pc, #184]	; (8001490 <HAL_ADC_MspInit+0x1ec>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	3301      	adds	r3, #1
 80013da:	4a2d      	ldr	r2, [pc, #180]	; (8001490 <HAL_ADC_MspInit+0x1ec>)
 80013dc:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80013de:	4b2c      	ldr	r3, [pc, #176]	; (8001490 <HAL_ADC_MspInit+0x1ec>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	d10b      	bne.n	80013fe <HAL_ADC_MspInit+0x15a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80013e6:	4b2b      	ldr	r3, [pc, #172]	; (8001494 <HAL_ADC_MspInit+0x1f0>)
 80013e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ea:	4a2a      	ldr	r2, [pc, #168]	; (8001494 <HAL_ADC_MspInit+0x1f0>)
 80013ec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80013f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013f2:	4b28      	ldr	r3, [pc, #160]	; (8001494 <HAL_ADC_MspInit+0x1f0>)
 80013f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80013fa:	60fb      	str	r3, [r7, #12]
 80013fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013fe:	4b25      	ldr	r3, [pc, #148]	; (8001494 <HAL_ADC_MspInit+0x1f0>)
 8001400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001402:	4a24      	ldr	r2, [pc, #144]	; (8001494 <HAL_ADC_MspInit+0x1f0>)
 8001404:	f043 0304 	orr.w	r3, r3, #4
 8001408:	64d3      	str	r3, [r2, #76]	; 0x4c
 800140a:	4b22      	ldr	r3, [pc, #136]	; (8001494 <HAL_ADC_MspInit+0x1f0>)
 800140c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800140e:	f003 0304 	and.w	r3, r3, #4
 8001412:	60bb      	str	r3, [r7, #8]
 8001414:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001416:	2302      	movs	r3, #2
 8001418:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800141a:	2303      	movs	r3, #3
 800141c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141e:	2300      	movs	r3, #0
 8001420:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001422:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001426:	4619      	mov	r1, r3
 8001428:	481e      	ldr	r0, [pc, #120]	; (80014a4 <HAL_ADC_MspInit+0x200>)
 800142a:	f005 facb 	bl	80069c4 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 800142e:	4b1e      	ldr	r3, [pc, #120]	; (80014a8 <HAL_ADC_MspInit+0x204>)
 8001430:	4a1e      	ldr	r2, [pc, #120]	; (80014ac <HAL_ADC_MspInit+0x208>)
 8001432:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8001434:	4b1c      	ldr	r3, [pc, #112]	; (80014a8 <HAL_ADC_MspInit+0x204>)
 8001436:	2224      	movs	r2, #36	; 0x24
 8001438:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800143a:	4b1b      	ldr	r3, [pc, #108]	; (80014a8 <HAL_ADC_MspInit+0x204>)
 800143c:	2200      	movs	r2, #0
 800143e:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001440:	4b19      	ldr	r3, [pc, #100]	; (80014a8 <HAL_ADC_MspInit+0x204>)
 8001442:	2200      	movs	r2, #0
 8001444:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001446:	4b18      	ldr	r3, [pc, #96]	; (80014a8 <HAL_ADC_MspInit+0x204>)
 8001448:	2280      	movs	r2, #128	; 0x80
 800144a:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800144c:	4b16      	ldr	r3, [pc, #88]	; (80014a8 <HAL_ADC_MspInit+0x204>)
 800144e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001452:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001454:	4b14      	ldr	r3, [pc, #80]	; (80014a8 <HAL_ADC_MspInit+0x204>)
 8001456:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800145a:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800145c:	4b12      	ldr	r3, [pc, #72]	; (80014a8 <HAL_ADC_MspInit+0x204>)
 800145e:	2220      	movs	r2, #32
 8001460:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001462:	4b11      	ldr	r3, [pc, #68]	; (80014a8 <HAL_ADC_MspInit+0x204>)
 8001464:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001468:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800146a:	480f      	ldr	r0, [pc, #60]	; (80014a8 <HAL_ADC_MspInit+0x204>)
 800146c:	f004 ff30 	bl	80062d0 <HAL_DMA_Init>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <HAL_ADC_MspInit+0x1d6>
      Error_Handler();
 8001476:	f001 ff23 	bl	80032c0 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	4a0a      	ldr	r2, [pc, #40]	; (80014a8 <HAL_ADC_MspInit+0x204>)
 800147e:	655a      	str	r2, [r3, #84]	; 0x54
 8001480:	4a09      	ldr	r2, [pc, #36]	; (80014a8 <HAL_ADC_MspInit+0x204>)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6293      	str	r3, [r2, #40]	; 0x28
}
 8001486:	bf00      	nop
 8001488:	3780      	adds	r7, #128	; 0x80
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	20000464 	.word	0x20000464
 8001494:	40021000 	.word	0x40021000
 8001498:	200003a4 	.word	0x200003a4
 800149c:	40020008 	.word	0x40020008
 80014a0:	50000100 	.word	0x50000100
 80014a4:	48000800 	.word	0x48000800
 80014a8:	20000404 	.word	0x20000404
 80014ac:	40020408 	.word	0x40020408

080014b0 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80014b4:	4b13      	ldr	r3, [pc, #76]	; (8001504 <MX_CRC_Init+0x54>)
 80014b6:	4a14      	ldr	r2, [pc, #80]	; (8001508 <MX_CRC_Init+0x58>)
 80014b8:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_DISABLE;
 80014ba:	4b12      	ldr	r3, [pc, #72]	; (8001504 <MX_CRC_Init+0x54>)
 80014bc:	2201      	movs	r2, #1
 80014be:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_DISABLE;
 80014c0:	4b10      	ldr	r3, [pc, #64]	; (8001504 <MX_CRC_Init+0x54>)
 80014c2:	2201      	movs	r2, #1
 80014c4:	715a      	strb	r2, [r3, #5]
  hcrc.Init.GeneratingPolynomial = 32773;
 80014c6:	4b0f      	ldr	r3, [pc, #60]	; (8001504 <MX_CRC_Init+0x54>)
 80014c8:	f248 0205 	movw	r2, #32773	; 0x8005
 80014cc:	609a      	str	r2, [r3, #8]
  hcrc.Init.CRCLength = CRC_POLYLENGTH_16B;
 80014ce:	4b0d      	ldr	r3, [pc, #52]	; (8001504 <MX_CRC_Init+0x54>)
 80014d0:	2208      	movs	r2, #8
 80014d2:	60da      	str	r2, [r3, #12]
  hcrc.Init.InitValue = 0xFFFF;
 80014d4:	4b0b      	ldr	r3, [pc, #44]	; (8001504 <MX_CRC_Init+0x54>)
 80014d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014da:	611a      	str	r2, [r3, #16]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_BYTE;
 80014dc:	4b09      	ldr	r3, [pc, #36]	; (8001504 <MX_CRC_Init+0x54>)
 80014de:	2220      	movs	r2, #32
 80014e0:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_ENABLE;
 80014e2:	4b08      	ldr	r3, [pc, #32]	; (8001504 <MX_CRC_Init+0x54>)
 80014e4:	2280      	movs	r2, #128	; 0x80
 80014e6:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80014e8:	4b06      	ldr	r3, [pc, #24]	; (8001504 <MX_CRC_Init+0x54>)
 80014ea:	2201      	movs	r2, #1
 80014ec:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80014ee:	4805      	ldr	r0, [pc, #20]	; (8001504 <MX_CRC_Init+0x54>)
 80014f0:	f004 fcf0 	bl	8005ed4 <HAL_CRC_Init>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_CRC_Init+0x4e>
  {
    Error_Handler();
 80014fa:	f001 fee1 	bl	80032c0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80014fe:	bf00      	nop
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000468 	.word	0x20000468
 8001508:	40023000 	.word	0x40023000

0800150c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 800150c:	b480      	push	{r7}
 800150e:	b085      	sub	sp, #20
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a0a      	ldr	r2, [pc, #40]	; (8001544 <HAL_CRC_MspInit+0x38>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d10b      	bne.n	8001536 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800151e:	4b0a      	ldr	r3, [pc, #40]	; (8001548 <HAL_CRC_MspInit+0x3c>)
 8001520:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001522:	4a09      	ldr	r2, [pc, #36]	; (8001548 <HAL_CRC_MspInit+0x3c>)
 8001524:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001528:	6493      	str	r3, [r2, #72]	; 0x48
 800152a:	4b07      	ldr	r3, [pc, #28]	; (8001548 <HAL_CRC_MspInit+0x3c>)
 800152c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800152e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8001536:	bf00      	nop
 8001538:	3714      	adds	r7, #20
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	40023000 	.word	0x40023000
 8001548:	40021000 	.word	0x40021000

0800154c <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel4
  */
void MX_DMA_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001552:	4b3b      	ldr	r3, [pc, #236]	; (8001640 <MX_DMA_Init+0xf4>)
 8001554:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001556:	4a3a      	ldr	r2, [pc, #232]	; (8001640 <MX_DMA_Init+0xf4>)
 8001558:	f043 0304 	orr.w	r3, r3, #4
 800155c:	6493      	str	r3, [r2, #72]	; 0x48
 800155e:	4b38      	ldr	r3, [pc, #224]	; (8001640 <MX_DMA_Init+0xf4>)
 8001560:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001562:	f003 0304 	and.w	r3, r3, #4
 8001566:	60fb      	str	r3, [r7, #12]
 8001568:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800156a:	4b35      	ldr	r3, [pc, #212]	; (8001640 <MX_DMA_Init+0xf4>)
 800156c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800156e:	4a34      	ldr	r2, [pc, #208]	; (8001640 <MX_DMA_Init+0xf4>)
 8001570:	f043 0301 	orr.w	r3, r3, #1
 8001574:	6493      	str	r3, [r2, #72]	; 0x48
 8001576:	4b32      	ldr	r3, [pc, #200]	; (8001640 <MX_DMA_Init+0xf4>)
 8001578:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800157a:	f003 0301 	and.w	r3, r3, #1
 800157e:	60bb      	str	r3, [r7, #8]
 8001580:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001582:	4b2f      	ldr	r3, [pc, #188]	; (8001640 <MX_DMA_Init+0xf4>)
 8001584:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001586:	4a2e      	ldr	r2, [pc, #184]	; (8001640 <MX_DMA_Init+0xf4>)
 8001588:	f043 0302 	orr.w	r3, r3, #2
 800158c:	6493      	str	r3, [r2, #72]	; 0x48
 800158e:	4b2c      	ldr	r3, [pc, #176]	; (8001640 <MX_DMA_Init+0xf4>)
 8001590:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001592:	f003 0302 	and.w	r3, r3, #2
 8001596:	607b      	str	r3, [r7, #4]
 8001598:	687b      	ldr	r3, [r7, #4]

  /* Configure DMA request hdma_memtomem_dma1_channel4 on DMA1_Channel4 */
  hdma_memtomem_dma1_channel4.Instance = DMA1_Channel4;
 800159a:	4b2a      	ldr	r3, [pc, #168]	; (8001644 <MX_DMA_Init+0xf8>)
 800159c:	4a2a      	ldr	r2, [pc, #168]	; (8001648 <MX_DMA_Init+0xfc>)
 800159e:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel4.Init.Request = DMA_REQUEST_MEM2MEM;
 80015a0:	4b28      	ldr	r3, [pc, #160]	; (8001644 <MX_DMA_Init+0xf8>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel4.Init.Direction = DMA_MEMORY_TO_MEMORY;
 80015a6:	4b27      	ldr	r3, [pc, #156]	; (8001644 <MX_DMA_Init+0xf8>)
 80015a8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015ac:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel4.Init.PeriphInc = DMA_PINC_ENABLE;
 80015ae:	4b25      	ldr	r3, [pc, #148]	; (8001644 <MX_DMA_Init+0xf8>)
 80015b0:	2240      	movs	r2, #64	; 0x40
 80015b2:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel4.Init.MemInc = DMA_MINC_ENABLE;
 80015b4:	4b23      	ldr	r3, [pc, #140]	; (8001644 <MX_DMA_Init+0xf8>)
 80015b6:	2280      	movs	r2, #128	; 0x80
 80015b8:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80015ba:	4b22      	ldr	r3, [pc, #136]	; (8001644 <MX_DMA_Init+0xf8>)
 80015bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015c0:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80015c2:	4b20      	ldr	r3, [pc, #128]	; (8001644 <MX_DMA_Init+0xf8>)
 80015c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80015c8:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel4.Init.Mode = DMA_NORMAL;
 80015ca:	4b1e      	ldr	r3, [pc, #120]	; (8001644 <MX_DMA_Init+0xf8>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel4.Init.Priority = DMA_PRIORITY_LOW;
 80015d0:	4b1c      	ldr	r3, [pc, #112]	; (8001644 <MX_DMA_Init+0xf8>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel4) != HAL_OK)
 80015d6:	481b      	ldr	r0, [pc, #108]	; (8001644 <MX_DMA_Init+0xf8>)
 80015d8:	f004 fe7a 	bl	80062d0 <HAL_DMA_Init>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <MX_DMA_Init+0x9a>
  {
    Error_Handler();
 80015e2:	f001 fe6d 	bl	80032c0 <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80015e6:	2200      	movs	r2, #0
 80015e8:	2100      	movs	r1, #0
 80015ea:	200b      	movs	r0, #11
 80015ec:	f004 fc3d 	bl	8005e6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80015f0:	200b      	movs	r0, #11
 80015f2:	f004 fc54 	bl	8005e9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80015f6:	2200      	movs	r2, #0
 80015f8:	2100      	movs	r1, #0
 80015fa:	200c      	movs	r0, #12
 80015fc:	f004 fc35 	bl	8005e6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001600:	200c      	movs	r0, #12
 8001602:	f004 fc4c 	bl	8005e9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001606:	2200      	movs	r2, #0
 8001608:	2100      	movs	r1, #0
 800160a:	200d      	movs	r0, #13
 800160c:	f004 fc2d 	bl	8005e6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001610:	200d      	movs	r0, #13
 8001612:	f004 fc44 	bl	8005e9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001616:	2200      	movs	r2, #0
 8001618:	2100      	movs	r1, #0
 800161a:	200e      	movs	r0, #14
 800161c:	f004 fc25 	bl	8005e6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001620:	200e      	movs	r0, #14
 8001622:	f004 fc3c 	bl	8005e9e <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8001626:	2200      	movs	r2, #0
 8001628:	2100      	movs	r1, #0
 800162a:	2038      	movs	r0, #56	; 0x38
 800162c:	f004 fc1d 	bl	8005e6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8001630:	2038      	movs	r0, #56	; 0x38
 8001632:	f004 fc34 	bl	8005e9e <HAL_NVIC_EnableIRQ>

}
 8001636:	bf00      	nop
 8001638:	3710      	adds	r7, #16
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	40021000 	.word	0x40021000
 8001644:	2000048c 	.word	0x2000048c
 8001648:	40020044 	.word	0x40020044

0800164c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b08a      	sub	sp, #40	; 0x28
 8001650:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001652:	f107 0314 	add.w	r3, r7, #20
 8001656:	2200      	movs	r2, #0
 8001658:	601a      	str	r2, [r3, #0]
 800165a:	605a      	str	r2, [r3, #4]
 800165c:	609a      	str	r2, [r3, #8]
 800165e:	60da      	str	r2, [r3, #12]
 8001660:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001662:	4b40      	ldr	r3, [pc, #256]	; (8001764 <MX_GPIO_Init+0x118>)
 8001664:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001666:	4a3f      	ldr	r2, [pc, #252]	; (8001764 <MX_GPIO_Init+0x118>)
 8001668:	f043 0304 	orr.w	r3, r3, #4
 800166c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800166e:	4b3d      	ldr	r3, [pc, #244]	; (8001764 <MX_GPIO_Init+0x118>)
 8001670:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001672:	f003 0304 	and.w	r3, r3, #4
 8001676:	613b      	str	r3, [r7, #16]
 8001678:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800167a:	4b3a      	ldr	r3, [pc, #232]	; (8001764 <MX_GPIO_Init+0x118>)
 800167c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800167e:	4a39      	ldr	r2, [pc, #228]	; (8001764 <MX_GPIO_Init+0x118>)
 8001680:	f043 0320 	orr.w	r3, r3, #32
 8001684:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001686:	4b37      	ldr	r3, [pc, #220]	; (8001764 <MX_GPIO_Init+0x118>)
 8001688:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800168a:	f003 0320 	and.w	r3, r3, #32
 800168e:	60fb      	str	r3, [r7, #12]
 8001690:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001692:	4b34      	ldr	r3, [pc, #208]	; (8001764 <MX_GPIO_Init+0x118>)
 8001694:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001696:	4a33      	ldr	r2, [pc, #204]	; (8001764 <MX_GPIO_Init+0x118>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800169e:	4b31      	ldr	r3, [pc, #196]	; (8001764 <MX_GPIO_Init+0x118>)
 80016a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	60bb      	str	r3, [r7, #8]
 80016a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016aa:	4b2e      	ldr	r3, [pc, #184]	; (8001764 <MX_GPIO_Init+0x118>)
 80016ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ae:	4a2d      	ldr	r2, [pc, #180]	; (8001764 <MX_GPIO_Init+0x118>)
 80016b0:	f043 0302 	orr.w	r3, r3, #2
 80016b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016b6:	4b2b      	ldr	r3, [pc, #172]	; (8001764 <MX_GPIO_Init+0x118>)
 80016b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ba:	f003 0302 	and.w	r3, r3, #2
 80016be:	607b      	str	r3, [r7, #4]
 80016c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 80016c2:	2200      	movs	r2, #0
 80016c4:	2108      	movs	r1, #8
 80016c6:	4828      	ldr	r0, [pc, #160]	; (8001768 <MX_GPIO_Init+0x11c>)
 80016c8:	f005 fb16 	bl	8006cf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80016cc:	2200      	movs	r2, #0
 80016ce:	2120      	movs	r1, #32
 80016d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016d4:	f005 fb10 	bl	8006cf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80016d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016de:	2300      	movs	r3, #0
 80016e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e2:	2300      	movs	r3, #0
 80016e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016e6:	f107 0314 	add.w	r3, r7, #20
 80016ea:	4619      	mov	r1, r3
 80016ec:	481e      	ldr	r0, [pc, #120]	; (8001768 <MX_GPIO_Init+0x11c>)
 80016ee:	f005 f969 	bl	80069c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80016f2:	2308      	movs	r3, #8
 80016f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f6:	2301      	movs	r3, #1
 80016f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fa:	2300      	movs	r3, #0
 80016fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fe:	2300      	movs	r3, #0
 8001700:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001702:	f107 0314 	add.w	r3, r7, #20
 8001706:	4619      	mov	r1, r3
 8001708:	4817      	ldr	r0, [pc, #92]	; (8001768 <MX_GPIO_Init+0x11c>)
 800170a:	f005 f95b 	bl	80069c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800170e:	2320      	movs	r3, #32
 8001710:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001712:	2301      	movs	r3, #1
 8001714:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001716:	2300      	movs	r3, #0
 8001718:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171a:	2300      	movs	r3, #0
 800171c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800171e:	f107 0314 	add.w	r3, r7, #20
 8001722:	4619      	mov	r1, r3
 8001724:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001728:	f005 f94c 	bl	80069c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800172c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001730:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001732:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001736:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001738:	2300      	movs	r3, #0
 800173a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800173c:	f107 0314 	add.w	r3, r7, #20
 8001740:	4619      	mov	r1, r3
 8001742:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001746:	f005 f93d 	bl	80069c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800174a:	2200      	movs	r2, #0
 800174c:	2100      	movs	r1, #0
 800174e:	2028      	movs	r0, #40	; 0x28
 8001750:	f004 fb8b 	bl	8005e6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001754:	2028      	movs	r0, #40	; 0x28
 8001756:	f004 fba2 	bl	8005e9e <HAL_NVIC_EnableIRQ>

}
 800175a:	bf00      	nop
 800175c:	3728      	adds	r7, #40	; 0x28
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40021000 	.word	0x40021000
 8001768:	48000800 	.word	0x48000800

0800176c <MX_HRTIM1_Init>:

HRTIM_HandleTypeDef hhrtim1;

/* HRTIM1 init function */
void MX_HRTIM1_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b0ac      	sub	sp, #176	; 0xb0
 8001770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_EventCfgTypeDef pEventCfg = {0};
 8001772:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001776:	2200      	movs	r2, #0
 8001778:	601a      	str	r2, [r3, #0]
 800177a:	605a      	str	r2, [r3, #4]
 800177c:	609a      	str	r2, [r3, #8]
 800177e:	60da      	str	r2, [r3, #12]
 8001780:	611a      	str	r2, [r3, #16]
  HRTIM_FaultCfgTypeDef pFaultCfg = {0};
 8001782:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001786:	2200      	movs	r2, #0
 8001788:	601a      	str	r2, [r3, #0]
 800178a:	605a      	str	r2, [r3, #4]
 800178c:	609a      	str	r2, [r3, #8]
 800178e:	60da      	str	r2, [r3, #12]
  HRTIM_FaultBlankingCfgTypeDef pFaultBlkCfg = {0};
 8001790:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	609a      	str	r2, [r3, #8]
  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 800179c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	605a      	str	r2, [r3, #4]
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 80017aa:	f107 0310 	add.w	r3, r7, #16
 80017ae:	2260      	movs	r2, #96	; 0x60
 80017b0:	2100      	movs	r1, #0
 80017b2:	4618      	mov	r0, r3
 80017b4:	f00d f9c6 	bl	800eb44 <memset>
  HRTIM_CompareCfgTypeDef pCompareCfg = {0};
 80017b8:	1d3b      	adds	r3, r7, #4
 80017ba:	2200      	movs	r2, #0
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	605a      	str	r2, [r3, #4]
 80017c0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 80017c2:	4b73      	ldr	r3, [pc, #460]	; (8001990 <MX_HRTIM1_Init+0x224>)
 80017c4:	4a73      	ldr	r2, [pc, #460]	; (8001994 <MX_HRTIM1_Init+0x228>)
 80017c6:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 80017c8:	4b71      	ldr	r3, [pc, #452]	; (8001990 <MX_HRTIM1_Init+0x224>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_MASTER;
 80017ce:	4b70      	ldr	r3, [pc, #448]	; (8001990 <MX_HRTIM1_Init+0x224>)
 80017d0:	2201      	movs	r2, #1
 80017d2:	609a      	str	r2, [r3, #8]
  hhrtim1.Init.SyncOutputSource = HRTIM_SYNCOUTPUTSOURCE_MASTER_CMP1;
 80017d4:	4b6e      	ldr	r3, [pc, #440]	; (8001990 <MX_HRTIM1_Init+0x224>)
 80017d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017da:	611a      	str	r2, [r3, #16]
  hhrtim1.Init.SyncOutputPolarity = HRTIM_SYNCOUTPUTPOLARITY_POSITIVE;
 80017dc:	4b6c      	ldr	r3, [pc, #432]	; (8001990 <MX_HRTIM1_Init+0x224>)
 80017de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017e2:	615a      	str	r2, [r3, #20]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 80017e4:	486a      	ldr	r0, [pc, #424]	; (8001990 <MX_HRTIM1_Init+0x224>)
 80017e6:	f005 fad1 	bl	8006d8c <HAL_HRTIM_Init>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <MX_HRTIM1_Init+0x88>
  {
    Error_Handler();
 80017f0:	f001 fd66 	bl	80032c0 <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_3) != HAL_OK)
 80017f4:	210c      	movs	r1, #12
 80017f6:	4866      	ldr	r0, [pc, #408]	; (8001990 <MX_HRTIM1_Init+0x224>)
 80017f8:	f005 fb98 	bl	8006f2c <HAL_HRTIM_DLLCalibrationStart>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <MX_HRTIM1_Init+0x9a>
  {
    Error_Handler();
 8001802:	f001 fd5d 	bl	80032c0 <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 8001806:	210a      	movs	r1, #10
 8001808:	4861      	ldr	r0, [pc, #388]	; (8001990 <MX_HRTIM1_Init+0x224>)
 800180a:	f005 fbe7 	bl	8006fdc <HAL_HRTIM_PollForDLLCalibration>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <MX_HRTIM1_Init+0xac>
  {
    Error_Handler();
 8001814:	f001 fd54 	bl	80032c0 <Error_Handler>
  }
  if (HAL_HRTIM_EventPrescalerConfig(&hhrtim1, HRTIM_EVENTPRESCALER_DIV1) != HAL_OK)
 8001818:	2100      	movs	r1, #0
 800181a:	485d      	ldr	r0, [pc, #372]	; (8001990 <MX_HRTIM1_Init+0x224>)
 800181c:	f005 fc99 	bl	8007152 <HAL_HRTIM_EventPrescalerConfig>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <MX_HRTIM1_Init+0xbe>
  {
    Error_Handler();
 8001826:	f001 fd4b 	bl	80032c0 <Error_Handler>
  }
  pEventCfg.Source = HRTIM_EEV1SRC_TIM1_TRGO;
 800182a:	2302      	movs	r3, #2
 800182c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  pEventCfg.Polarity = HRTIM_EVENTPOLARITY_HIGH;
 8001830:	2300      	movs	r3, #0
 8001832:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  pEventCfg.Sensitivity = HRTIM_EVENTSENSITIVITY_LEVEL;
 8001836:	2300      	movs	r3, #0
 8001838:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  pEventCfg.FastMode = HRTIM_EVENTFASTMODE_DISABLE;
 800183c:	2300      	movs	r3, #0
 800183e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_HRTIM_EventConfig(&hhrtim1, HRTIM_EVENT_1, &pEventCfg) != HAL_OK)
 8001842:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001846:	461a      	mov	r2, r3
 8001848:	2101      	movs	r1, #1
 800184a:	4851      	ldr	r0, [pc, #324]	; (8001990 <MX_HRTIM1_Init+0x224>)
 800184c:	f005 fc52 	bl	80070f4 <HAL_HRTIM_EventConfig>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <MX_HRTIM1_Init+0xee>
  {
    Error_Handler();
 8001856:	f001 fd33 	bl	80032c0 <Error_Handler>
  }
  if (HAL_HRTIM_FaultPrescalerConfig(&hhrtim1, HRTIM_FAULTPRESCALER_DIV1) != HAL_OK)
 800185a:	2100      	movs	r1, #0
 800185c:	484c      	ldr	r0, [pc, #304]	; (8001990 <MX_HRTIM1_Init+0x224>)
 800185e:	f005 fe71 	bl	8007544 <HAL_HRTIM_FaultPrescalerConfig>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MX_HRTIM1_Init+0x100>
  {
    Error_Handler();
 8001868:	f001 fd2a 	bl	80032c0 <Error_Handler>
  }
  pFaultCfg.Source = HRTIM_FAULTSOURCE_INTERNAL;
 800186c:	2301      	movs	r3, #1
 800186e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  pFaultCfg.Polarity = HRTIM_FAULTPOLARITY_HIGH;
 8001872:	2302      	movs	r3, #2
 8001874:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  pFaultCfg.Filter = HRTIM_FAULTFILTER_NONE;
 8001878:	2300      	movs	r3, #0
 800187a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  pFaultCfg.Lock = HRTIM_FAULTLOCK_READWRITE;
 800187e:	2300      	movs	r3, #0
 8001880:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (HAL_HRTIM_FaultConfig(&hhrtim1, HRTIM_FAULT_1, &pFaultCfg) != HAL_OK)
 8001884:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001888:	461a      	mov	r2, r3
 800188a:	2101      	movs	r1, #1
 800188c:	4840      	ldr	r0, [pc, #256]	; (8001990 <MX_HRTIM1_Init+0x224>)
 800188e:	f005 fc99 	bl	80071c4 <HAL_HRTIM_FaultConfig>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <MX_HRTIM1_Init+0x130>
  {
    Error_Handler();
 8001898:	f001 fd12 	bl	80032c0 <Error_Handler>
  }
  pFaultBlkCfg.Threshold = 0;
 800189c:	2300      	movs	r3, #0
 800189e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  pFaultBlkCfg.ResetMode = HRTIM_FAULTCOUNTERRST_UNCONDITIONAL;
 80018a2:	2300      	movs	r3, #0
 80018a4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  pFaultBlkCfg.BlankingSource = HRTIM_FAULTBLANKINGMODE_RSTALIGNED;
 80018a8:	2300      	movs	r3, #0
 80018aa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  if (HAL_HRTIM_FaultCounterConfig(&hhrtim1, HRTIM_FAULT_1, &pFaultBlkCfg) != HAL_OK)
 80018ae:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80018b2:	461a      	mov	r2, r3
 80018b4:	2101      	movs	r1, #1
 80018b6:	4836      	ldr	r0, [pc, #216]	; (8001990 <MX_HRTIM1_Init+0x224>)
 80018b8:	f005 ff6a 	bl	8007790 <HAL_HRTIM_FaultCounterConfig>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <MX_HRTIM1_Init+0x15a>
  {
    Error_Handler();
 80018c2:	f001 fcfd 	bl	80032c0 <Error_Handler>
  }
  if (HAL_HRTIM_FaultBlankingConfigAndEnable(&hhrtim1, HRTIM_FAULT_1, &pFaultBlkCfg) != HAL_OK)
 80018c6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80018ca:	461a      	mov	r2, r3
 80018cc:	2101      	movs	r1, #1
 80018ce:	4830      	ldr	r0, [pc, #192]	; (8001990 <MX_HRTIM1_Init+0x224>)
 80018d0:	f005 fe72 	bl	80075b8 <HAL_HRTIM_FaultBlankingConfigAndEnable>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <MX_HRTIM1_Init+0x172>
  {
    Error_Handler();
 80018da:	f001 fcf1 	bl	80032c0 <Error_Handler>
  }
  HAL_HRTIM_FaultModeCtl(&hhrtim1, HRTIM_FAULT_1, HRTIM_FAULTMODECTL_ENABLED);
 80018de:	2201      	movs	r2, #1
 80018e0:	2101      	movs	r1, #1
 80018e2:	482b      	ldr	r0, [pc, #172]	; (8001990 <MX_HRTIM1_Init+0x224>)
 80018e4:	f006 f84c 	bl	8007980 <HAL_HRTIM_FaultModeCtl>
  pTimeBaseCfg.Period = 1700;
 80018e8:	f240 63a4 	movw	r3, #1700	; 0x6a4
 80018ec:	673b      	str	r3, [r7, #112]	; 0x70
  pTimeBaseCfg.RepetitionCounter = 0x00;
 80018ee:	2300      	movs	r3, #0
 80018f0:	677b      	str	r3, [r7, #116]	; 0x74
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL32;
 80018f2:	2300      	movs	r3, #0
 80018f4:	67bb      	str	r3, [r7, #120]	; 0x78
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 80018f6:	2308      	movs	r3, #8
 80018f8:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimeBaseCfg) != HAL_OK)
 80018fa:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80018fe:	461a      	mov	r2, r3
 8001900:	2106      	movs	r1, #6
 8001902:	4823      	ldr	r0, [pc, #140]	; (8001990 <MX_HRTIM1_Init+0x224>)
 8001904:	f005 fb9e 	bl	8007044 <HAL_HRTIM_TimeBaseConfig>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <MX_HRTIM1_Init+0x1a6>
  {
    Error_Handler();
 800190e:	f001 fcd7 	bl	80032c0 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_MASTER_IT_NONE;
 8001912:	2300      	movs	r3, #0
 8001914:	613b      	str	r3, [r7, #16]
  pTimerCfg.DMARequests = HRTIM_MASTER_DMA_NONE;
 8001916:	2300      	movs	r3, #0
 8001918:	617b      	str	r3, [r7, #20]
  pTimerCfg.DMASrcAddress = 0x0000;
 800191a:	2300      	movs	r3, #0
 800191c:	61bb      	str	r3, [r7, #24]
  pTimerCfg.DMADstAddress = 0x0000;
 800191e:	2300      	movs	r3, #0
 8001920:	61fb      	str	r3, [r7, #28]
  pTimerCfg.DMASize = 0x1;
 8001922:	2301      	movs	r3, #1
 8001924:	623b      	str	r3, [r7, #32]
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 8001926:	2300      	movs	r3, #0
 8001928:	627b      	str	r3, [r7, #36]	; 0x24
  pTimerCfg.InterleavedMode = HRTIM_INTERLEAVED_MODE_DISABLED;
 800192a:	2300      	movs	r3, #0
 800192c:	62bb      	str	r3, [r7, #40]	; 0x28
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 800192e:	2300      	movs	r3, #0
 8001930:	62fb      	str	r3, [r7, #44]	; 0x2c
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 8001932:	2300      	movs	r3, #0
 8001934:	633b      	str	r3, [r7, #48]	; 0x30
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 8001936:	2300      	movs	r3, #0
 8001938:	637b      	str	r3, [r7, #52]	; 0x34
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 800193a:	2300      	movs	r3, #0
 800193c:	63bb      	str	r3, [r7, #56]	; 0x38
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 800193e:	2300      	movs	r3, #0
 8001940:	63fb      	str	r3, [r7, #60]	; 0x3c
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 8001942:	2300      	movs	r3, #0
 8001944:	643b      	str	r3, [r7, #64]	; 0x40
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 8001946:	2300      	movs	r3, #0
 8001948:	647b      	str	r3, [r7, #68]	; 0x44
  pTimerCfg.ReSyncUpdate = HRTIM_TIMERESYNC_UPDATE_UNCONDITIONAL;
 800194a:	2300      	movs	r3, #0
 800194c:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimerCfg) != HAL_OK)
 800194e:	f107 0310 	add.w	r3, r7, #16
 8001952:	461a      	mov	r2, r3
 8001954:	2106      	movs	r1, #6
 8001956:	480e      	ldr	r0, [pc, #56]	; (8001990 <MX_HRTIM1_Init+0x224>)
 8001958:	f006 f894 	bl	8007a84 <HAL_HRTIM_WaveformTimerConfig>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <MX_HRTIM1_Init+0x1fa>
  {
    Error_Handler();
 8001962:	f001 fcad 	bl	80032c0 <Error_Handler>
  }
  pCompareCfg.CompareValue = 850;
 8001966:	f240 3352 	movw	r3, #850	; 0x352
 800196a:	607b      	str	r3, [r7, #4]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 800196c:	1d3b      	adds	r3, r7, #4
 800196e:	2201      	movs	r2, #1
 8001970:	2106      	movs	r1, #6
 8001972:	4807      	ldr	r0, [pc, #28]	; (8001990 <MX_HRTIM1_Init+0x224>)
 8001974:	f006 f914 	bl	8007ba0 <HAL_HRTIM_WaveformCompareConfig>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <MX_HRTIM1_Init+0x216>
  {
    Error_Handler();
 800197e:	f001 fc9f 	bl	80032c0 <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 8001982:	4803      	ldr	r0, [pc, #12]	; (8001990 <MX_HRTIM1_Init+0x224>)
 8001984:	f000 f828 	bl	80019d8 <HAL_HRTIM_MspPostInit>

}
 8001988:	bf00      	nop
 800198a:	37b0      	adds	r7, #176	; 0xb0
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	200004ec 	.word	0x200004ec
 8001994:	40016800 	.word	0x40016800

08001998 <HAL_HRTIM_MspInit>:

void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hrtimHandle)
{
 8001998:	b480      	push	{r7}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]

  if(hrtimHandle->Instance==HRTIM1)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a0a      	ldr	r2, [pc, #40]	; (80019d0 <HAL_HRTIM_MspInit+0x38>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d10b      	bne.n	80019c2 <HAL_HRTIM_MspInit+0x2a>
  {
  /* USER CODE BEGIN HRTIM1_MspInit 0 */

  /* USER CODE END HRTIM1_MspInit 0 */
    /* HRTIM1 clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 80019aa:	4b0a      	ldr	r3, [pc, #40]	; (80019d4 <HAL_HRTIM_MspInit+0x3c>)
 80019ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019ae:	4a09      	ldr	r2, [pc, #36]	; (80019d4 <HAL_HRTIM_MspInit+0x3c>)
 80019b0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80019b4:	6613      	str	r3, [r2, #96]	; 0x60
 80019b6:	4b07      	ldr	r3, [pc, #28]	; (80019d4 <HAL_HRTIM_MspInit+0x3c>)
 80019b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019ba:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN HRTIM1_MspInit 1 */

  /* USER CODE END HRTIM1_MspInit 1 */
  }
}
 80019c2:	bf00      	nop
 80019c4:	3714      	adds	r7, #20
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	40016800 	.word	0x40016800
 80019d4:	40021000 	.word	0x40021000

080019d8 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hrtimHandle)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b088      	sub	sp, #32
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e0:	f107 030c 	add.w	r3, r7, #12
 80019e4:	2200      	movs	r2, #0
 80019e6:	601a      	str	r2, [r3, #0]
 80019e8:	605a      	str	r2, [r3, #4]
 80019ea:	609a      	str	r2, [r3, #8]
 80019ec:	60da      	str	r2, [r3, #12]
 80019ee:	611a      	str	r2, [r3, #16]
  if(hrtimHandle->Instance==HRTIM1)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a11      	ldr	r2, [pc, #68]	; (8001a3c <HAL_HRTIM_MspPostInit+0x64>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d11b      	bne.n	8001a32 <HAL_HRTIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019fa:	4b11      	ldr	r3, [pc, #68]	; (8001a40 <HAL_HRTIM_MspPostInit+0x68>)
 80019fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019fe:	4a10      	ldr	r2, [pc, #64]	; (8001a40 <HAL_HRTIM_MspPostInit+0x68>)
 8001a00:	f043 0302 	orr.w	r3, r3, #2
 8001a04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a06:	4b0e      	ldr	r3, [pc, #56]	; (8001a40 <HAL_HRTIM_MspPostInit+0x68>)
 8001a08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a0a:	f003 0302 	and.w	r3, r3, #2
 8001a0e:	60bb      	str	r3, [r7, #8]
 8001a10:	68bb      	ldr	r3, [r7, #8]
    /**HRTIM1 GPIO Configuration
    PB1     ------> HRTIM1_SCOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a12:	2302      	movs	r3, #2
 8001a14:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a16:	2302      	movs	r3, #2
 8001a18:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a1e:	2302      	movs	r3, #2
 8001a20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001a22:	230d      	movs	r3, #13
 8001a24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a26:	f107 030c 	add.w	r3, r7, #12
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4805      	ldr	r0, [pc, #20]	; (8001a44 <HAL_HRTIM_MspPostInit+0x6c>)
 8001a2e:	f004 ffc9 	bl	80069c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 8001a32:	bf00      	nop
 8001a34:	3720      	adds	r7, #32
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	40016800 	.word	0x40016800
 8001a40:	40021000 	.word	0x40021000
 8001a44:	48000400 	.word	0x48000400

08001a48 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001a50:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001a54:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001a58:	f003 0301 	and.w	r3, r3, #1
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d013      	beq.n	8001a88 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001a60:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001a64:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001a68:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d00b      	beq.n	8001a88 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001a70:	e000      	b.n	8001a74 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001a72:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001a74:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d0f9      	beq.n	8001a72 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001a7e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001a82:	687a      	ldr	r2, [r7, #4]
 8001a84:	b2d2      	uxtb	r2, r2
 8001a86:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001a88:	687b      	ldr	r3, [r7, #4]
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr

08001a96 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001a96:	b480      	push	{r7}
 8001a98:	b083      	sub	sp, #12
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001aa6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001aaa:	f043 0204 	orr.w	r2, r3, #4
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001ab2:	bf00      	nop
 8001ab4:	370c      	adds	r7, #12
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
	...

08001ac0 <__critical_enter>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
	static uint32_t lock_nesting_count = 0;
	void __critical_enter(void)
	{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ac4:	b672      	cpsid	i
}
 8001ac6:	bf00      	nop
		__disable_irq();
		++lock_nesting_count;
 8001ac8:	4b04      	ldr	r3, [pc, #16]	; (8001adc <__critical_enter+0x1c>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	3301      	adds	r3, #1
 8001ace:	4a03      	ldr	r2, [pc, #12]	; (8001adc <__critical_enter+0x1c>)
 8001ad0:	6013      	str	r3, [r2, #0]
	}
 8001ad2:	bf00      	nop
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr
 8001adc:	2000ef1c 	.word	0x2000ef1c

08001ae0 <__critical_exit>:
	void __critical_exit(void)
	{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
		/* Unlock interrupts only when we are exiting the outermost nested call. */
		--lock_nesting_count;
 8001ae4:	4b07      	ldr	r3, [pc, #28]	; (8001b04 <__critical_exit+0x24>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	3b01      	subs	r3, #1
 8001aea:	4a06      	ldr	r2, [pc, #24]	; (8001b04 <__critical_exit+0x24>)
 8001aec:	6013      	str	r3, [r2, #0]
		if (lock_nesting_count == 0) {
 8001aee:	4b05      	ldr	r3, [pc, #20]	; (8001b04 <__critical_exit+0x24>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d101      	bne.n	8001afa <__critical_exit+0x1a>
  __ASM volatile ("cpsie i" : : : "memory");
 8001af6:	b662      	cpsie	i
}
 8001af8:	bf00      	nop
			__enable_irq();
		}
	}
 8001afa:	bf00      	nop
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr
 8001b04:	2000ef1c 	.word	0x2000ef1c

08001b08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b0c:	ed2d 8b02 	vpush	{d8}
 8001b10:	b08b      	sub	sp, #44	; 0x2c
 8001b12:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	// test for github
	// =====================  ,   
    SCB_DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;//   DWT
 8001b14:	4b9a      	ldr	r3, [pc, #616]	; (8001d80 <main+0x278>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a99      	ldr	r2, [pc, #612]	; (8001d80 <main+0x278>)
 8001b1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b1e:	6013      	str	r3, [r2, #0]
	DWT_CYCCNT = 0;//  
 8001b20:	4b98      	ldr	r3, [pc, #608]	; (8001d84 <main+0x27c>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
	DWT_CONTROL|= DWT_CTRL_CYCCNTENA_Msk; //  ,    
 8001b26:	4b98      	ldr	r3, [pc, #608]	; (8001d88 <main+0x280>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a97      	ldr	r2, [pc, #604]	; (8001d88 <main+0x280>)
 8001b2c:	f043 0301 	orr.w	r3, r3, #1
 8001b30:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b32:	f002 fc0e 	bl	8004352 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b36:	f001 f8ad 	bl	8002c94 <SystemClock_Config>
  // 4 - ,  256 - ,   16 -   

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b3a:	f7ff fd87 	bl	800164c <MX_GPIO_Init>
  MX_DMA_Init();
 8001b3e:	f7ff fd05 	bl	800154c <MX_DMA_Init>
  MX_ADC1_Init();
 8001b42:	f7ff fad1 	bl	80010e8 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001b46:	f7ff fb4d 	bl	80011e4 <MX_ADC2_Init>
  MX_HRTIM1_Init();
 8001b4a:	f7ff fe0f 	bl	800176c <MX_HRTIM1_Init>
  MX_TIM1_Init();
 8001b4e:	f001 fde9 	bl	8003724 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001b52:	f001 fed7 	bl	8003904 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001b56:	f001 ff4f 	bl	80039f8 <MX_TIM3_Init>
  MX_TIM7_Init();
 8001b5a:	f001 fffb 	bl	8003b54 <MX_TIM7_Init>
  MX_TIM16_Init();
 8001b5e:	f002 f831 	bl	8003bc4 <MX_TIM16_Init>
  MX_TIM6_Init();
 8001b62:	f001 ffc1 	bl	8003ae8 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8001b66:	f002 fa09 	bl	8003f7c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001b6a:	f002 fa57 	bl	800401c <MX_USART2_UART_Init>
  MX_CRC_Init();
 8001b6e:	f7ff fc9f 	bl	80014b0 <MX_CRC_Init>
  MX_TIM17_Init();
 8001b72:	f002 f84d 	bl	8003c10 <MX_TIM17_Init>
  // TIM6 -   ,    50uS,    ModBUS  
  // TIM7 -       ,   100uS,  ,    CNT
  // TIM16 -     ,   1uS,  ,    CNT
  // TIM17 -     ,   100uS,  ,    CNT
  // ?     RTU  SLAVE    1 = 0x01
  adr_huart_MB = &huart1;
 8001b76:	4b85      	ldr	r3, [pc, #532]	; (8001d8c <main+0x284>)
 8001b78:	4a85      	ldr	r2, [pc, #532]	; (8001d90 <main+0x288>)
 8001b7a:	601a      	str	r2, [r3, #0]
   eMBInit( MB_RTU, MB_ADDRESS/*address*/, 1/*LPUART1*/, adr_huart_MB->Init.BaudRate/*115200*/ , adr_huart_MB->Init.Parity/*UART_PARITY_NONE*/ );
 8001b7c:	4b83      	ldr	r3, [pc, #524]	; (8001d8c <main+0x284>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	685a      	ldr	r2, [r3, #4]
 8001b82:	4b82      	ldr	r3, [pc, #520]	; (8001d8c <main+0x284>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	691b      	ldr	r3, [r3, #16]
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	9300      	str	r3, [sp, #0]
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	2201      	movs	r2, #1
 8001b90:	2107      	movs	r1, #7
 8001b92:	2000      	movs	r0, #0
 8001b94:	f00b fbf4 	bl	800d380 <eMBInit>

   //    Modbus.
   eMBEnable();
 8001b98:	f00b fc1e 	bl	800d3d8 <eMBEnable>

	  HAL_Delay(300);
 8001b9c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001ba0:	f002 fc48 	bl	8004434 <HAL_Delay>
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin); // Led green
 8001ba4:	2120      	movs	r1, #32
 8001ba6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001baa:	f005 f8bd 	bl	8006d28 <HAL_GPIO_TogglePin>

  printf("MX_xxx_Init(); \n");
 8001bae:	4879      	ldr	r0, [pc, #484]	; (8001d94 <main+0x28c>)
 8001bb0:	f00e f812 	bl	800fbd8 <puts>
  for(int i=0; i<LEN_FLOAT_ARRAY_SEND_UDP; i++)
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	61fb      	str	r3, [r7, #28]
 8001bb8:	e086      	b.n	8001cc8 <main+0x1c0>
  {
	  data_I[i] = (uint16_t) 1000 * sinf(((float)i)/64);
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	ee07 3a90 	vmov	s15, r3
 8001bc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bc4:	eddf 6a74 	vldr	s13, [pc, #464]	; 8001d98 <main+0x290>
 8001bc8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001bcc:	eeb0 0a47 	vmov.f32	s0, s14
 8001bd0:	f011 fc9e 	bl	8013510 <sinf>
 8001bd4:	eef0 7a40 	vmov.f32	s15, s0
 8001bd8:	ed9f 7a70 	vldr	s14, [pc, #448]	; 8001d9c <main+0x294>
 8001bdc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001be0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001be4:	ee17 3a90 	vmov	r3, s15
 8001be8:	b299      	uxth	r1, r3
 8001bea:	4a6d      	ldr	r2, [pc, #436]	; (8001da0 <main+0x298>)
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  data_U[i] = (uint16_t) cosf(((float)i)/64);
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	ee07 3a90 	vmov	s15, r3
 8001bf8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bfc:	eddf 6a66 	vldr	s13, [pc, #408]	; 8001d98 <main+0x290>
 8001c00:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001c04:	eeb0 0a47 	vmov.f32	s0, s14
 8001c08:	f011 fc4a 	bl	80134a0 <cosf>
 8001c0c:	eef0 7a40 	vmov.f32	s15, s0
 8001c10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c14:	ee17 3a90 	vmov	r3, s15
 8001c18:	b299      	uxth	r1, r3
 8001c1a:	4a62      	ldr	r2, [pc, #392]	; (8001da4 <main+0x29c>)
 8001c1c:	69fb      	ldr	r3, [r7, #28]
 8001c1e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  data_P[i] = (uint16_t) 100 * sinf(((float)i)/64);
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	ee07 3a90 	vmov	s15, r3
 8001c28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c2c:	eddf 6a5a 	vldr	s13, [pc, #360]	; 8001d98 <main+0x290>
 8001c30:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001c34:	eeb0 0a47 	vmov.f32	s0, s14
 8001c38:	f011 fc6a 	bl	8013510 <sinf>
 8001c3c:	eef0 7a40 	vmov.f32	s15, s0
 8001c40:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8001da8 <main+0x2a0>
 8001c44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c4c:	ee17 3a90 	vmov	r3, s15
 8001c50:	b299      	uxth	r1, r3
 8001c52:	4a56      	ldr	r2, [pc, #344]	; (8001dac <main+0x2a4>)
 8001c54:	69fb      	ldr	r3, [r7, #28]
 8001c56:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  data_R[i] = (uint16_t) 100 * cosf(((float)i)/64);
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	ee07 3a90 	vmov	s15, r3
 8001c60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c64:	eddf 6a4c 	vldr	s13, [pc, #304]	; 8001d98 <main+0x290>
 8001c68:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001c6c:	eeb0 0a47 	vmov.f32	s0, s14
 8001c70:	f011 fc16 	bl	80134a0 <cosf>
 8001c74:	eef0 7a40 	vmov.f32	s15, s0
 8001c78:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8001da8 <main+0x2a0>
 8001c7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c84:	ee17 3a90 	vmov	r3, s15
 8001c88:	b299      	uxth	r1, r3
 8001c8a:	4a49      	ldr	r2, [pc, #292]	; (8001db0 <main+0x2a8>)
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  data_Z[i] = (uint16_t) tanf(((float)i)/64);
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	ee07 3a90 	vmov	s15, r3
 8001c98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c9c:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8001d98 <main+0x290>
 8001ca0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001ca4:	eeb0 0a47 	vmov.f32	s0, s14
 8001ca8:	f011 fc6c 	bl	8013584 <tanf>
 8001cac:	eef0 7a40 	vmov.f32	s15, s0
 8001cb0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cb4:	ee17 3a90 	vmov	r3, s15
 8001cb8:	b299      	uxth	r1, r3
 8001cba:	4a3e      	ldr	r2, [pc, #248]	; (8001db4 <main+0x2ac>)
 8001cbc:	69fb      	ldr	r3, [r7, #28]
 8001cbe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for(int i=0; i<LEN_FLOAT_ARRAY_SEND_UDP; i++)
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	61fb      	str	r3, [r7, #28]
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cce:	f6ff af74 	blt.w	8001bba <main+0xb2>
	  //data_Q[i] = (uint16_t) i;
	  //data_X[i] = (uint16_t) i+1024;
	  //data_Y[i] = (uint16_t) i+4096;
  }
  //data_Q[1024] = 0;
  data_I[1024] = 1;
 8001cd2:	4b33      	ldr	r3, [pc, #204]	; (8001da0 <main+0x298>)
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	f8a3 2800 	strh.w	r2, [r3, #2048]	; 0x800
  data_U[1024] = 2;
 8001cda:	4b32      	ldr	r3, [pc, #200]	; (8001da4 <main+0x29c>)
 8001cdc:	2202      	movs	r2, #2
 8001cde:	f8a3 2800 	strh.w	r2, [r3, #2048]	; 0x800
  data_P[1024] = 3;
 8001ce2:	4b32      	ldr	r3, [pc, #200]	; (8001dac <main+0x2a4>)
 8001ce4:	2203      	movs	r2, #3
 8001ce6:	f8a3 2800 	strh.w	r2, [r3, #2048]	; 0x800
  data_R[1024] = 4;
 8001cea:	4b31      	ldr	r3, [pc, #196]	; (8001db0 <main+0x2a8>)
 8001cec:	2204      	movs	r2, #4
 8001cee:	f8a3 2800 	strh.w	r2, [r3, #2048]	; 0x800
  data_Z[1024] = 5;
 8001cf2:	4b30      	ldr	r3, [pc, #192]	; (8001db4 <main+0x2ac>)
 8001cf4:	2205      	movs	r2, #5
 8001cf6:	f8a3 2800 	strh.w	r2, [r3, #2048]	; 0x800

  // ============== LPUART =============== LPUART ============= LPUART ==================
  //    ,   ,   ,
  //        .
  //     .     1 ,  
	  wTransferState_RX = TRANSFER_RX_START; // TRANSFER_WAIT -     
 8001cfa:	4b2f      	ldr	r3, [pc, #188]	; (8001db8 <main+0x2b0>)
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	601a      	str	r2, [r3, #0]
	  wTransferState_TX = TRANSFER_TX_Stop;
 8001d00:	4b2e      	ldr	r3, [pc, #184]	; (8001dbc <main+0x2b4>)
 8001d02:	2209      	movs	r2, #9
 8001d04:	601a      	str	r2, [r3, #0]
  // if ((wTransferState != TRANSFER_ERROR ) & (status_SPI == HAL_OK))
  // { ; } //            cmd_array_SPI[] ,      
  // else
  // { default; }

  HAL_HRTIM_SimpleBaseStart(&hhrtim1, HRTIM_TIMERINDEX_MASTER);
 8001d06:	2106      	movs	r1, #6
 8001d08:	482d      	ldr	r0, [pc, #180]	; (8001dc0 <main+0x2b8>)
 8001d0a:	f005 f9c3 	bl	8007094 <HAL_HRTIM_SimpleBaseStart>

  // TIM1 -      
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); 	//  1- PC0
 8001d0e:	2100      	movs	r1, #0
 8001d10:	482c      	ldr	r0, [pc, #176]	; (8001dc4 <main+0x2bc>)
 8001d12:	f007 ffe1 	bl	8009cd8 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1); 	//  1- P7
 8001d16:	2100      	movs	r1, #0
 8001d18:	482a      	ldr	r0, [pc, #168]	; (8001dc4 <main+0x2bc>)
 8001d1a:	f009 f96b 	bl	800aff4 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3); 	//  2- P2
 8001d1e:	2108      	movs	r1, #8
 8001d20:	4828      	ldr	r0, [pc, #160]	; (8001dc4 <main+0x2bc>)
 8001d22:	f007 ffd9 	bl	8009cd8 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3); 	//  2- PB9
 8001d26:	2108      	movs	r1, #8
 8001d28:	4826      	ldr	r0, [pc, #152]	; (8001dc4 <main+0x2bc>)
 8001d2a:	f009 f963 	bl	800aff4 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);		//  CH3  CH1 -    , 
 8001d2e:	210c      	movs	r1, #12
 8001d30:	4824      	ldr	r0, [pc, #144]	; (8001dc4 <main+0x2bc>)
 8001d32:	f007 ffd1 	bl	8009cd8 <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start(&htim7); // tim7  10 MHz,   if (htim7.Instance->CNT >100)      ModBUS_TX
 8001d36:	4824      	ldr	r0, [pc, #144]	; (8001dc8 <main+0x2c0>)
 8001d38:	f007 fe56 	bl	80099e8 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim16);// tim16  1 MHz,    if (htim16.Instance->CNT >10000)         
 8001d3c:	4823      	ldr	r0, [pc, #140]	; (8001dcc <main+0x2c4>)
 8001d3e:	f007 fe53 	bl	80099e8 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim17); // tim17  10 MHz,   if (htim17.Instance->CNT > time_step*10)       
 8001d42:	4823      	ldr	r0, [pc, #140]	; (8001dd0 <main+0x2c8>)
 8001d44:	f007 fe50 	bl	80099e8 <HAL_TIM_Base_Start>

  //   256 ,  HRTIM_SCOUT / 2,   4 
   HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001d48:	2104      	movs	r1, #4
 8001d4a:	4822      	ldr	r0, [pc, #136]	; (8001dd4 <main+0x2cc>)
 8001d4c:	f007 ffc4 	bl	8009cd8 <HAL_TIM_PWM_Start>

   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);      //   , 6    TIM1 
 8001d50:	2100      	movs	r1, #0
 8001d52:	4821      	ldr	r0, [pc, #132]	; (8001dd8 <main+0x2d0>)
 8001d54:	f007 ffc0 	bl	8009cd8 <HAL_TIM_PWM_Start>

	HAL_ADCEx_Calibration_Start(&hadc1,  ADC_SINGLE_ENDED );
 8001d58:	217f      	movs	r1, #127	; 0x7f
 8001d5a:	4820      	ldr	r0, [pc, #128]	; (8001ddc <main+0x2d4>)
 8001d5c:	f003 fd84 	bl	8005868 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2,  ADC_SINGLE_ENDED );
 8001d60:	217f      	movs	r1, #127	; 0x7f
 8001d62:	481f      	ldr	r0, [pc, #124]	; (8001de0 <main+0x2d8>)
 8001d64:	f003 fd80 	bl	8005868 <HAL_ADCEx_Calibration_Start>
	uint32_t temp_length = LENGTH_SAMPLES; // 32 ,  16     ,  
 8001d68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d6c:	613b      	str	r3, [r7, #16]
    HAL_ADCEx_MultiModeStart_DMA(&hadc1, zamer_adc1_2, temp_length);
 8001d6e:	693a      	ldr	r2, [r7, #16]
 8001d70:	491c      	ldr	r1, [pc, #112]	; (8001de4 <main+0x2dc>)
 8001d72:	481a      	ldr	r0, [pc, #104]	; (8001ddc <main+0x2d4>)
 8001d74:	f003 fdda 	bl	800592c <HAL_ADCEx_MultiModeStart_DMA>
   // LL_ADC_REG_StopConversion(hadc1->Instance);  -       ,     
   // LL_ADC_REG_StartConversion(hadc1.Instance);  -       ,   

	for (uint16_t ic =0; ic <LENGTH_SAMPLES; ic++)//  
 8001d78:	2300      	movs	r3, #0
 8001d7a:	837b      	strh	r3, [r7, #26]
 8001d7c:	e045      	b.n	8001e0a <main+0x302>
 8001d7e:	bf00      	nop
 8001d80:	e000edfc 	.word	0xe000edfc
 8001d84:	e0001004 	.word	0xe0001004
 8001d88:	e0001000 	.word	0xe0001000
 8001d8c:	20000610 	.word	0x20000610
 8001d90:	2000f13c 	.word	0x2000f13c
 8001d94:	08014950 	.word	0x08014950
 8001d98:	42800000 	.word	0x42800000
 8001d9c:	447a0000 	.word	0x447a0000
 8001da0:	2000c6a0 	.word	0x2000c6a0
 8001da4:	2000cea4 	.word	0x2000cea4
 8001da8:	42c80000 	.word	0x42c80000
 8001dac:	2000d6a8 	.word	0x2000d6a8
 8001db0:	2000deac 	.word	0x2000deac
 8001db4:	2000e6b0 	.word	0x2000e6b0
 8001db8:	20000028 	.word	0x20000028
 8001dbc:	2000002c 	.word	0x2000002c
 8001dc0:	200004ec 	.word	0x200004ec
 8001dc4:	2000ef28 	.word	0x2000ef28
 8001dc8:	2000f058 	.word	0x2000f058
 8001dcc:	2000f0a4 	.word	0x2000f0a4
 8001dd0:	2000f0f0 	.word	0x2000f0f0
 8001dd4:	2000ef74 	.word	0x2000ef74
 8001dd8:	2000efc0 	.word	0x2000efc0
 8001ddc:	200002cc 	.word	0x200002cc
 8001de0:	20000338 	.word	0x20000338
 8001de4:	2000062c 	.word	0x2000062c
		{
			data_adc1[ic] =0;
 8001de8:	8b7b      	ldrh	r3, [r7, #26]
 8001dea:	4a6c      	ldr	r2, [pc, #432]	; (8001f9c <main+0x494>)
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	4413      	add	r3, r2
 8001df0:	f04f 0200 	mov.w	r2, #0
 8001df4:	601a      	str	r2, [r3, #0]
			data_adc2[ic] =0;
 8001df6:	8b7b      	ldrh	r3, [r7, #26]
 8001df8:	4a69      	ldr	r2, [pc, #420]	; (8001fa0 <main+0x498>)
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	4413      	add	r3, r2
 8001dfe:	f04f 0200 	mov.w	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]
	for (uint16_t ic =0; ic <LENGTH_SAMPLES; ic++)//  
 8001e04:	8b7b      	ldrh	r3, [r7, #26]
 8001e06:	3301      	adds	r3, #1
 8001e08:	837b      	strh	r3, [r7, #26]
 8001e0a:	8b7b      	ldrh	r3, [r7, #26]
 8001e0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e10:	d3ea      	bcc.n	8001de8 <main+0x2e0>
		}

	  /* Select Callbacks functions called after Transfer complete and Transfer error */
	  HAL_DMA_RegisterCallback(&hdma_memtomem_dma1_channel4, HAL_DMA_XFER_CPLT_CB_ID, Mem_to_Mem_Complete);
 8001e12:	4a64      	ldr	r2, [pc, #400]	; (8001fa4 <main+0x49c>)
 8001e14:	2100      	movs	r1, #0
 8001e16:	4864      	ldr	r0, [pc, #400]	; (8001fa8 <main+0x4a0>)
 8001e18:	f004 fcec 	bl	80067f4 <HAL_DMA_RegisterCallback>
	  HAL_DMA_Start_IT(&hdma_memtomem_dma1_channel4, (uint32_t)zamer_adc1_2, (uint32_t)zamer_adc_dma, LENGTH_SAMPLES);
 8001e1c:	4963      	ldr	r1, [pc, #396]	; (8001fac <main+0x4a4>)
 8001e1e:	4a64      	ldr	r2, [pc, #400]	; (8001fb0 <main+0x4a8>)
 8001e20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e24:	4860      	ldr	r0, [pc, #384]	; (8001fa8 <main+0x4a0>)
 8001e26:	f004 fafb 	bl	8006420 <HAL_DMA_Start_IT>

	  //R_filter = 0.5857864376269; //  512 
	 // L_filter = 0.01;

	  freq_new = 25000;
 8001e2a:	4b62      	ldr	r3, [pc, #392]	; (8001fb4 <main+0x4ac>)
 8001e2c:	4a62      	ldr	r2, [pc, #392]	; (8001fb8 <main+0x4b0>)
 8001e2e:	601a      	str	r2, [r3, #0]
	  old_freq_new = freq_new;
 8001e30:	4b60      	ldr	r3, [pc, #384]	; (8001fb4 <main+0x4ac>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a61      	ldr	r2, [pc, #388]	; (8001fbc <main+0x4b4>)
 8001e36:	6013      	str	r3, [r2, #0]
	// HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, adc1_int, 256, DAC_ALIGN_12B_R);

	  printf("INIT__xxx (); - executed  \n");
 8001e38:	4861      	ldr	r0, [pc, #388]	; (8001fc0 <main+0x4b8>)
 8001e3a:	f00d fecd 	bl	800fbd8 <puts>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	  uint16_t Num=0;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	833b      	strh	r3, [r7, #24]
	  uint16_t usCRC16_main;
  while (1)
  {
	  if ((cmd_set.cmd_flags & 0x0004) >0)//  ,  ,      
 8001e42:	4b60      	ldr	r3, [pc, #384]	; (8001fc4 <main+0x4bc>)
 8001e44:	881b      	ldrh	r3, [r3, #0]
 8001e46:	f003 0304 	and.w	r3, r3, #4
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	dd51      	ble.n	8001ef2 <main+0x3ea>
	  {
                  // TIM7 -       ,   100uS,  ,    CNT
		  	  	  // 25 mS     ,     CRC
              	  if (htim7.Instance->CNT >250) // tim7  10 MHz,   if (htim7.Instance->CNT >100)      ModBUS_TX
 8001e4e:	4b5e      	ldr	r3, [pc, #376]	; (8001fc8 <main+0x4c0>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e54:	2bfa      	cmp	r3, #250	; 0xfa
 8001e56:	d94e      	bls.n	8001ef6 <main+0x3ee>
              	  {
              		  htim7.Instance->CNT =0;
 8001e58:	4b5b      	ldr	r3, [pc, #364]	; (8001fc8 <main+0x4c0>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	625a      	str	r2, [r3, #36]	; 0x24
              		  	send_buff_cicle[0] = MB_ADDRESS;
 8001e60:	4b5a      	ldr	r3, [pc, #360]	; (8001fcc <main+0x4c4>)
 8001e62:	2207      	movs	r2, #7
 8001e64:	701a      	strb	r2, [r3, #0]
						send_buff_cicle[1] = 4;  // -
 8001e66:	4b59      	ldr	r3, [pc, #356]	; (8001fcc <main+0x4c4>)
 8001e68:	2204      	movs	r2, #4
 8001e6a:	705a      	strb	r2, [r3, #1]
						send_buff_cicle[2] = 80; // -,   
 8001e6c:	4b57      	ldr	r3, [pc, #348]	; (8001fcc <main+0x4c4>)
 8001e6e:	2250      	movs	r2, #80	; 0x50
 8001e70:	709a      	strb	r2, [r3, #2]
						if (eSndState != STATE_TX_XMIT)/* Activate the transmitter. */
 8001e72:	4b57      	ldr	r3, [pc, #348]	; (8001fd0 <main+0x4c8>)
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d03c      	beq.n	8001ef6 <main+0x3ee>
						{
							eMBRegInputCB( &(send_buff_cicle[3]), 64, Num /*   */ );
 8001e7c:	8b3b      	ldrh	r3, [r7, #24]
 8001e7e:	461a      	mov	r2, r3
 8001e80:	2140      	movs	r1, #64	; 0x40
 8001e82:	4854      	ldr	r0, [pc, #336]	; (8001fd4 <main+0x4cc>)
 8001e84:	f000 ff52 	bl	8002d2c <eMBRegInputCB>
							usCRC16_main = HAL_CRC_Calculate(&hcrc, ( uint32_t *)(&send_buff_cicle), 83);//   - HAL_CRC_Calculate(85char)  11.30 (1921 )
 8001e88:	2253      	movs	r2, #83	; 0x53
 8001e8a:	4950      	ldr	r1, [pc, #320]	; (8001fcc <main+0x4c4>)
 8001e8c:	4852      	ldr	r0, [pc, #328]	; (8001fd8 <main+0x4d0>)
 8001e8e:	f004 f885 	bl	8005f9c <HAL_CRC_Calculate>
 8001e92:	4603      	mov	r3, r0
 8001e94:	81fb      	strh	r3, [r7, #14]
							send_buff_cicle[83] = ( UCHAR )( usCRC16_main & 0xFF );
 8001e96:	89fb      	ldrh	r3, [r7, #14]
 8001e98:	b2da      	uxtb	r2, r3
 8001e9a:	4b4c      	ldr	r3, [pc, #304]	; (8001fcc <main+0x4c4>)
 8001e9c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
							send_buff_cicle[84] = ( UCHAR )( usCRC16_main >> 8 );
 8001ea0:	89fb      	ldrh	r3, [r7, #14]
 8001ea2:	0a1b      	lsrs	r3, r3, #8
 8001ea4:	b29b      	uxth	r3, r3
 8001ea6:	b2da      	uxtb	r2, r3
 8001ea8:	4b48      	ldr	r3, [pc, #288]	; (8001fcc <main+0x4c4>)
 8001eaa:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
							vMBPortSerialEnable( FALSE, TRUE );
 8001eae:	2101      	movs	r1, #1
 8001eb0:	2000      	movs	r0, #0
 8001eb2:	f00b fbad 	bl	800d610 <vMBPortSerialEnable>
							eSndState = STATE_TX_XMIT;
 8001eb6:	4b46      	ldr	r3, [pc, #280]	; (8001fd0 <main+0x4c8>)
 8001eb8:	2201      	movs	r2, #1
 8001eba:	701a      	strb	r2, [r3, #0]
							if ( HAL_OK == HAL_UART_Transmit_DMA(adr_huart_MB, send_buff_cicle, 85))
 8001ebc:	4b47      	ldr	r3, [pc, #284]	; (8001fdc <main+0x4d4>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2255      	movs	r2, #85	; 0x55
 8001ec2:	4942      	ldr	r1, [pc, #264]	; (8001fcc <main+0x4c4>)
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f009 fc7d 	bl	800b7c4 <HAL_UART_Transmit_DMA>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d112      	bne.n	8001ef6 <main+0x3ee>
							{
								if (flag_exti_stop_TX_cicles >0)
 8001ed0:	4b43      	ldr	r3, [pc, #268]	; (8001fe0 <main+0x4d8>)
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d00e      	beq.n	8001ef6 <main+0x3ee>
								{
									flag_exti_stop_TX_cicles =0;
 8001ed8:	4b41      	ldr	r3, [pc, #260]	; (8001fe0 <main+0x4d8>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	701a      	strb	r2, [r3, #0]
									Num++;
 8001ede:	8b3b      	ldrh	r3, [r7, #24]
 8001ee0:	3301      	adds	r3, #1
 8001ee2:	833b      	strh	r3, [r7, #24]
									if (Num >999) { Num =0;}
 8001ee4:	8b3b      	ldrh	r3, [r7, #24]
 8001ee6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001eea:	d304      	bcc.n	8001ef6 <main+0x3ee>
 8001eec:	2300      	movs	r3, #0
 8001eee:	833b      	strh	r3, [r7, #24]
 8001ef0:	e001      	b.n	8001ef6 <main+0x3ee>
							}
						}
              	  }
	  }
	  else
	  {  eMBPoll(  ); } //       Modbus.
 8001ef2:	f00b fa8b 	bl	800d40c <eMBPoll>




	  // power_procent -   2   98 ,      TIM1_OUT3,  TIM1_OUT1 - constanta
	  if (htim16.Instance->CNT >1000) // tim16  1 MHz,    - 
 8001ef6:	4b3b      	ldr	r3, [pc, #236]	; (8001fe4 <main+0x4dc>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001efc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f00:	f240 8080 	bls.w	8002004 <main+0x4fc>
	  {
		  htim16.Instance->CNT =0;
 8001f04:	4b37      	ldr	r3, [pc, #220]	; (8001fe4 <main+0x4dc>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	625a      	str	r2, [r3, #36]	; 0x24
		  //    ,     
	      if (GPIO_PIN_SET == HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)) //  
 8001f0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f10:	4835      	ldr	r0, [pc, #212]	; (8001fe8 <main+0x4e0>)
 8001f12:	f004 fed9 	bl	8006cc8 <HAL_GPIO_ReadPin>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b01      	cmp	r3, #1
 8001f1a:	d110      	bne.n	8001f3e <main+0x436>
	      {
	    	  // HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
	    	  count_press_blue_btn ++;
 8001f1c:	4b33      	ldr	r3, [pc, #204]	; (8001fec <main+0x4e4>)
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	3301      	adds	r3, #1
 8001f22:	b2da      	uxtb	r2, r3
 8001f24:	4b31      	ldr	r3, [pc, #196]	; (8001fec <main+0x4e4>)
 8001f26:	701a      	strb	r2, [r3, #0]
	    	  if (count_press_blue_btn >5)
 8001f28:	4b30      	ldr	r3, [pc, #192]	; (8001fec <main+0x4e4>)
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	2b05      	cmp	r3, #5
 8001f2e:	d909      	bls.n	8001f44 <main+0x43c>
	    	  {
	    		  count_press_blue_btn=5;
 8001f30:	4b2e      	ldr	r3, [pc, #184]	; (8001fec <main+0x4e4>)
 8001f32:	2205      	movs	r2, #5
 8001f34:	701a      	strb	r2, [r3, #0]
	    		  cmd_set.cmd_flags =0;  //  
 8001f36:	4b23      	ldr	r3, [pc, #140]	; (8001fc4 <main+0x4bc>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	801a      	strh	r2, [r3, #0]
 8001f3c:	e002      	b.n	8001f44 <main+0x43c>
	    	  }
	      }
	      else
	      {
	    	  // HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
	    	  count_press_blue_btn =0;
 8001f3e:	4b2b      	ldr	r3, [pc, #172]	; (8001fec <main+0x4e4>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	701a      	strb	r2, [r3, #0]
	      }

		  if ((cmd_set.cmd_flags & 0x0001) >0)// Reg_CMD_Buf[0].0 - -  
 8001f44:	4b1f      	ldr	r3, [pc, #124]	; (8001fc4 <main+0x4bc>)
 8001f46:	881b      	ldrh	r3, [r3, #0]
 8001f48:	f003 0301 	and.w	r3, r3, #1
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	dd1b      	ble.n	8001f88 <main+0x480>
	  		{
	  			if (step_power_procent > cmd_set.proc_pwr /*power_procent*/) {step_power_procent --;}
 8001f50:	4b1c      	ldr	r3, [pc, #112]	; (8001fc4 <main+0x4bc>)
 8001f52:	889b      	ldrh	r3, [r3, #4]
 8001f54:	461a      	mov	r2, r3
 8001f56:	4b26      	ldr	r3, [pc, #152]	; (8001ff0 <main+0x4e8>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d204      	bcs.n	8001f68 <main+0x460>
 8001f5e:	4b24      	ldr	r3, [pc, #144]	; (8001ff0 <main+0x4e8>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	3b01      	subs	r3, #1
 8001f64:	4a22      	ldr	r2, [pc, #136]	; (8001ff0 <main+0x4e8>)
 8001f66:	6013      	str	r3, [r2, #0]
	  			if (step_power_procent < cmd_set.proc_pwr /*power_procent*/) {step_power_procent ++;}
 8001f68:	4b16      	ldr	r3, [pc, #88]	; (8001fc4 <main+0x4bc>)
 8001f6a:	889b      	ldrh	r3, [r3, #4]
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	4b20      	ldr	r3, [pc, #128]	; (8001ff0 <main+0x4e8>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	429a      	cmp	r2, r3
 8001f74:	d904      	bls.n	8001f80 <main+0x478>
 8001f76:	4b1e      	ldr	r3, [pc, #120]	; (8001ff0 <main+0x4e8>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	4a1c      	ldr	r2, [pc, #112]	; (8001ff0 <main+0x4e8>)
 8001f7e:	6013      	str	r3, [r2, #0]
	  			flag_generate_ON =255;
 8001f80:	4b1c      	ldr	r3, [pc, #112]	; (8001ff4 <main+0x4ec>)
 8001f82:	22ff      	movs	r2, #255	; 0xff
 8001f84:	701a      	strb	r2, [r3, #0]
 8001f86:	e03d      	b.n	8002004 <main+0x4fc>
	  		}
	  		else	//  , 
	  		{
				if (step_power_procent > 2)
 8001f88:	4b19      	ldr	r3, [pc, #100]	; (8001ff0 <main+0x4e8>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2b02      	cmp	r3, #2
 8001f8e:	d933      	bls.n	8001ff8 <main+0x4f0>
					{step_power_procent --;}
 8001f90:	4b17      	ldr	r3, [pc, #92]	; (8001ff0 <main+0x4e8>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	3b01      	subs	r3, #1
 8001f96:	4a16      	ldr	r2, [pc, #88]	; (8001ff0 <main+0x4e8>)
 8001f98:	6013      	str	r3, [r2, #0]
 8001f9a:	e033      	b.n	8002004 <main+0x4fc>
 8001f9c:	2000262c 	.word	0x2000262c
 8001fa0:	2000462c 	.word	0x2000462c
 8001fa4:	08003259 	.word	0x08003259
 8001fa8:	2000048c 	.word	0x2000048c
 8001fac:	2000062c 	.word	0x2000062c
 8001fb0:	2000162c 	.word	0x2000162c
 8001fb4:	2000c65c 	.word	0x2000c65c
 8001fb8:	46c35000 	.word	0x46c35000
 8001fbc:	2000c660 	.word	0x2000c660
 8001fc0:	08014960 	.word	0x08014960
 8001fc4:	2000eeb4 	.word	0x2000eeb4
 8001fc8:	2000f058 	.word	0x2000f058
 8001fcc:	2000eec0 	.word	0x2000eec0
 8001fd0:	200005e9 	.word	0x200005e9
 8001fd4:	2000eec3 	.word	0x2000eec3
 8001fd8:	20000468 	.word	0x20000468
 8001fdc:	20000610 	.word	0x20000610
 8001fe0:	20000619 	.word	0x20000619
 8001fe4:	2000f0a4 	.word	0x2000f0a4
 8001fe8:	48000800 	.word	0x48000800
 8001fec:	20000618 	.word	0x20000618
 8001ff0:	20000010 	.word	0x20000010
 8001ff4:	20000629 	.word	0x20000629
				else
				{
					step_power_procent =2;
 8001ff8:	4b69      	ldr	r3, [pc, #420]	; (80021a0 <main+0x698>)
 8001ffa:	2202      	movs	r2, #2
 8001ffc:	601a      	str	r2, [r3, #0]
					flag_generate_OFF =255;
 8001ffe:	4b69      	ldr	r3, [pc, #420]	; (80021a4 <main+0x69c>)
 8002000:	22ff      	movs	r2, #255	; 0xff
 8002002:	701a      	strb	r2, [r3, #0]
	  		}// if (GPIO_PIN_SET == HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13))
	  }// if (htim16.Instance->CNT >10000)

	  	  	  	  	  // ======         ====== ======     START  START  ======
	  	  	  	  	  // flag_generate_ON  flag_generate_OFF -   onoff       ,  deadtime -  
	  	  	  	  	  	cnt_tim1 = htim1.Instance->CNT;   // tim1->ARR == 127    
 8002004:	4b68      	ldr	r3, [pc, #416]	; (80021a8 <main+0x6a0>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800200a:	4a68      	ldr	r2, [pc, #416]	; (80021ac <main+0x6a4>)
 800200c:	6013      	str	r3, [r2, #0]
	  					if ((cnt_tim1 > 15) & (cnt_tim1 <55))
 800200e:	4b67      	ldr	r3, [pc, #412]	; (80021ac <main+0x6a4>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2b0f      	cmp	r3, #15
 8002014:	bf8c      	ite	hi
 8002016:	2301      	movhi	r3, #1
 8002018:	2300      	movls	r3, #0
 800201a:	b2da      	uxtb	r2, r3
 800201c:	4b63      	ldr	r3, [pc, #396]	; (80021ac <main+0x6a4>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2b36      	cmp	r3, #54	; 0x36
 8002022:	bf94      	ite	ls
 8002024:	2301      	movls	r3, #1
 8002026:	2300      	movhi	r3, #0
 8002028:	b2db      	uxtb	r3, r3
 800202a:	4013      	ands	r3, r2
 800202c:	b2db      	uxtb	r3, r3
 800202e:	2b00      	cmp	r3, #0
 8002030:	d019      	beq.n	8002066 <main+0x55e>
	  					{
	  						if (flag_generate_OFF >0)
 8002032:	4b5c      	ldr	r3, [pc, #368]	; (80021a4 <main+0x69c>)
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d006      	beq.n	8002048 <main+0x540>
	  						{
	  							HAL_TIM_GenerateEvent(&htim1, TIM_EventSource_Break);//    BREAK    TIM1
 800203a:	2180      	movs	r1, #128	; 0x80
 800203c:	485a      	ldr	r0, [pc, #360]	; (80021a8 <main+0x6a0>)
 800203e:	f008 f9f1 	bl	800a424 <HAL_TIM_GenerateEvent>
	  							flag_generate_OFF =0;
 8002042:	4b58      	ldr	r3, [pc, #352]	; (80021a4 <main+0x69c>)
 8002044:	2200      	movs	r2, #0
 8002046:	701a      	strb	r2, [r3, #0]
	  						}
	  						if (flag_generate_ON >0)
 8002048:	4b59      	ldr	r3, [pc, #356]	; (80021b0 <main+0x6a8>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d00a      	beq.n	8002066 <main+0x55e>
	  						{
	  							__HAL_TIM_MOE_ENABLE(&htim1); //    MOE    TIM1
 8002050:	4b55      	ldr	r3, [pc, #340]	; (80021a8 <main+0x6a0>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002056:	4b54      	ldr	r3, [pc, #336]	; (80021a8 <main+0x6a0>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800205e:	645a      	str	r2, [r3, #68]	; 0x44
	  							flag_generate_ON =0;
 8002060:	4b53      	ldr	r3, [pc, #332]	; (80021b0 <main+0x6a8>)
 8002062:	2200      	movs	r2, #0
 8002064:	701a      	strb	r2, [r3, #0]
	  						}
	  					}
	  					// ======         ====== ======     START  START  ======


	  htim1.Instance->CCR1 = ccr1_tim1; // tim1->CCR1 == 63     
 8002066:	4b50      	ldr	r3, [pc, #320]	; (80021a8 <main+0x6a0>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a52      	ldr	r2, [pc, #328]	; (80021b4 <main+0x6ac>)
 800206c:	6812      	ldr	r2, [r2, #0]
 800206e:	635a      	str	r2, [r3, #52]	; 0x34
	  ccr3_tim1 = (64 * step_power_procent ) / 100;
 8002070:	4b4b      	ldr	r3, [pc, #300]	; (80021a0 <main+0x698>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	019b      	lsls	r3, r3, #6
 8002076:	4a50      	ldr	r2, [pc, #320]	; (80021b8 <main+0x6b0>)
 8002078:	fba2 2303 	umull	r2, r3, r2, r3
 800207c:	095b      	lsrs	r3, r3, #5
 800207e:	4a4f      	ldr	r2, [pc, #316]	; (80021bc <main+0x6b4>)
 8002080:	6013      	str	r3, [r2, #0]
		  if(ccr3_tim1 >62) {ccr3_tim1 =62;}// 96.88%   =>   64*96.88/100=62	 deadtime  ==85   170_,      deadtime
 8002082:	4b4e      	ldr	r3, [pc, #312]	; (80021bc <main+0x6b4>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	2b3e      	cmp	r3, #62	; 0x3e
 8002088:	d902      	bls.n	8002090 <main+0x588>
 800208a:	4b4c      	ldr	r3, [pc, #304]	; (80021bc <main+0x6b4>)
 800208c:	223e      	movs	r2, #62	; 0x3e
 800208e:	601a      	str	r2, [r3, #0]
		  if(ccr3_tim1 <2) {ccr3_tim1 =2;}  // 3.125%   =>    64* 3.125/100=2	 2   TIM1  == 90(  170_  30) == 106(  170_  25) == 186(  170_  14,5)
 8002090:	4b4a      	ldr	r3, [pc, #296]	; (80021bc <main+0x6b4>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2b01      	cmp	r3, #1
 8002096:	d802      	bhi.n	800209e <main+0x596>
 8002098:	4b48      	ldr	r3, [pc, #288]	; (80021bc <main+0x6b4>)
 800209a:	2202      	movs	r2, #2
 800209c:	601a      	str	r2, [r3, #0]
	  ccr4_tim1 = 64 + ccr3_tim1;
 800209e:	4b47      	ldr	r3, [pc, #284]	; (80021bc <main+0x6b4>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	3340      	adds	r3, #64	; 0x40
 80020a4:	4a46      	ldr	r2, [pc, #280]	; (80021c0 <main+0x6b8>)
 80020a6:	6013      	str	r3, [r2, #0]
		  if(ccr4_tim1 >125) {ccr4_tim1 =125;}
 80020a8:	4b45      	ldr	r3, [pc, #276]	; (80021c0 <main+0x6b8>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2b7d      	cmp	r3, #125	; 0x7d
 80020ae:	d902      	bls.n	80020b6 <main+0x5ae>
 80020b0:	4b43      	ldr	r3, [pc, #268]	; (80021c0 <main+0x6b8>)
 80020b2:	227d      	movs	r2, #125	; 0x7d
 80020b4:	601a      	str	r2, [r3, #0]
		  if(ccr4_tim1 <66) {ccr4_tim1 =66;}
 80020b6:	4b42      	ldr	r3, [pc, #264]	; (80021c0 <main+0x6b8>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	2b41      	cmp	r3, #65	; 0x41
 80020bc:	d802      	bhi.n	80020c4 <main+0x5bc>
 80020be:	4b40      	ldr	r3, [pc, #256]	; (80021c0 <main+0x6b8>)
 80020c0:	2242      	movs	r2, #66	; 0x42
 80020c2:	601a      	str	r2, [r3, #0]
	  htim1.Instance->CCR3 = ccr3_tim1; //
 80020c4:	4b38      	ldr	r3, [pc, #224]	; (80021a8 <main+0x6a0>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a3c      	ldr	r2, [pc, #240]	; (80021bc <main+0x6b4>)
 80020ca:	6812      	ldr	r2, [r2, #0]
 80020cc:	63da      	str	r2, [r3, #60]	; 0x3c
	  htim1.Instance->CCR4 = ccr4_tim1; //  power_procent
 80020ce:	4b36      	ldr	r3, [pc, #216]	; (80021a8 <main+0x6a0>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a3b      	ldr	r2, [pc, #236]	; (80021c0 <main+0x6b8>)
 80020d4:	6812      	ldr	r2, [r2, #0]
 80020d6:	641a      	str	r2, [r3, #64]	; 0x40

	  // ==========================   , -    ============================
	  // hrtim_period_new = 5440000000 / ((uint32_t) freq_new) / (htim1.Instance->ARR +1) ;
	  if(hrtim_period_new >1000) // == 43 kHz    hrtim_period_new=2930  == 14505 Hz
 80020d8:	4b3a      	ldr	r3, [pc, #232]	; (80021c4 <main+0x6bc>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80020e0:	d904      	bls.n	80020ec <main+0x5e4>
		  {  hhrtim1.Instance->sMasterRegs.MPER = hrtim_period_new; }
 80020e2:	4b39      	ldr	r3, [pc, #228]	; (80021c8 <main+0x6c0>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a37      	ldr	r2, [pc, #220]	; (80021c4 <main+0x6bc>)
 80020e8:	6812      	ldr	r2, [r2, #0]
 80020ea:	615a      	str	r2, [r3, #20]
	  freq_tim1 = 5440000000 / (hhrtim1.Instance->sMasterRegs.MPER) / 128; //    , tim1->ARR == 127   ==> =128
 80020ec:	4b36      	ldr	r3, [pc, #216]	; (80021c8 <main+0x6c0>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	695b      	ldr	r3, [r3, #20]
 80020f2:	2200      	movs	r2, #0
 80020f4:	603b      	str	r3, [r7, #0]
 80020f6:	607a      	str	r2, [r7, #4]
 80020f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80020fc:	a126      	add	r1, pc, #152	; (adr r1, 8002198 <main+0x690>)
 80020fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002102:	f7fe fde9 	bl	8000cd8 <__aeabi_ldivmod>
 8002106:	4602      	mov	r2, r0
 8002108:	460b      	mov	r3, r1
 800210a:	2b00      	cmp	r3, #0
 800210c:	da05      	bge.n	800211a <main+0x612>
 800210e:	f112 087f 	adds.w	r8, r2, #127	; 0x7f
 8002112:	f143 0900 	adc.w	r9, r3, #0
 8002116:	4642      	mov	r2, r8
 8002118:	464b      	mov	r3, r9
 800211a:	f04f 0000 	mov.w	r0, #0
 800211e:	f04f 0100 	mov.w	r1, #0
 8002122:	09d0      	lsrs	r0, r2, #7
 8002124:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 8002128:	11d9      	asrs	r1, r3, #7
 800212a:	4602      	mov	r2, r0
 800212c:	460b      	mov	r3, r1
 800212e:	4b27      	ldr	r3, [pc, #156]	; (80021cc <main+0x6c4>)
 8002130:	601a      	str	r2, [r3, #0]
	  freq_tim1_float = (float)freq_tim1;
 8002132:	4b26      	ldr	r3, [pc, #152]	; (80021cc <main+0x6c4>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	ee07 3a90 	vmov	s15, r3
 800213a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800213e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002142:	ee17 2a90 	vmov	r2, s15
 8002146:	4b22      	ldr	r3, [pc, #136]	; (80021d0 <main+0x6c8>)
 8002148:	601a      	str	r2, [r3, #0]

	  if (flag_end_FFT ==0) // flag_complit_ADC ==1     
 800214a:	4b22      	ldr	r3, [pc, #136]	; (80021d4 <main+0x6cc>)
 800214c:	881b      	ldrh	r3, [r3, #0]
 800214e:	2b00      	cmp	r3, #0
 8002150:	f040 83f7 	bne.w	8002942 <main+0xe3a>
	  {
		  flag_end_FFT =1;
 8002154:	4b1f      	ldr	r3, [pc, #124]	; (80021d4 <main+0x6cc>)
 8002156:	2201      	movs	r2, #1
 8002158:	801a      	strh	r2, [r3, #0]
		//count_tic_adc_finish = DWT_CYCCNT;//  ,     DWT_CYCCNT==0,   
		//count_tic_adc_float_mks = (float)count_tic_adc_finish * 1000000 / SystemCoreClock; //    ?   == 82-86 
		//   ,     ,      256  
			count_tic_ALL_finish = DWT_CYCCNT;
 800215a:	4b1f      	ldr	r3, [pc, #124]	; (80021d8 <main+0x6d0>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a1f      	ldr	r2, [pc, #124]	; (80021dc <main+0x6d4>)
 8002160:	6013      	str	r3, [r2, #0]
			count_tic_ALL_float_mks = (float)count_tic_ALL_finish * 1000000 / SystemCoreClock; //    ?   == 1320  512 zamerov;
 8002162:	4b1e      	ldr	r3, [pc, #120]	; (80021dc <main+0x6d4>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	ee07 3a90 	vmov	s15, r3
 800216a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800216e:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80021e0 <main+0x6d8>
 8002172:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002176:	4b1b      	ldr	r3, [pc, #108]	; (80021e4 <main+0x6dc>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	ee07 3a90 	vmov	s15, r3
 800217e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002182:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002186:	4b18      	ldr	r3, [pc, #96]	; (80021e8 <main+0x6e0>)
 8002188:	edc3 7a00 	vstr	s15, [r3]
		 DWT_CYCCNT =0;
 800218c:	4b12      	ldr	r3, [pc, #72]	; (80021d8 <main+0x6d0>)
 800218e:	2200      	movs	r2, #0
 8002190:	601a      	str	r2, [r3, #0]



//		for (uint16_t ic =32; ic < LENGTH_OTSOS; ic++)//     16 -  , 264   (256), 534 (512)
		for (uint16_t ic =0; ic < LENGTH_SAMPLES; ic++)//     16 -  , 264   (256), 534 (512)
 8002192:	2300      	movs	r3, #0
 8002194:	82fb      	strh	r3, [r7, #22]
 8002196:	e0d4      	b.n	8002342 <main+0x83a>
 8002198:	443fd000 	.word	0x443fd000
 800219c:	00000001 	.word	0x00000001
 80021a0:	20000010 	.word	0x20000010
 80021a4:	20000628 	.word	0x20000628
 80021a8:	2000ef28 	.word	0x2000ef28
 80021ac:	20000614 	.word	0x20000614
 80021b0:	20000629 	.word	0x20000629
 80021b4:	20000004 	.word	0x20000004
 80021b8:	51eb851f 	.word	0x51eb851f
 80021bc:	20000008 	.word	0x20000008
 80021c0:	2000000c 	.word	0x2000000c
 80021c4:	2000001c 	.word	0x2000001c
 80021c8:	200004ec 	.word	0x200004ec
 80021cc:	2000c644 	.word	0x2000c644
 80021d0:	2000c648 	.word	0x2000c648
 80021d4:	2000061a 	.word	0x2000061a
 80021d8:	e0001004 	.word	0xe0001004
 80021dc:	20000620 	.word	0x20000620
 80021e0:	49742400 	.word	0x49742400
 80021e4:	20000030 	.word	0x20000030
 80021e8:	20000624 	.word	0x20000624
				//X_filter += V_filter - X_filter * L_filter;
				// ===============================================================
				// X_filter_1 += (float) ((uint16_t) (zamer_adc1_2[ic] & 0x0000FFFF));
				//data_adc1[2*ic] = 0.001 * (float) (zamer_adc_dma[ic] & 0x0000FFFF);
				// if (zamer_tim20[ic] >50) { X_filter_1 += 1; }
				X_filter_1 += (float) (zamer_adc_dma[ic] & 0x0000FFFF);
 80021ec:	8afb      	ldrh	r3, [r7, #22]
 80021ee:	4a92      	ldr	r2, [pc, #584]	; (8002438 <main+0x930>)
 80021f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021f4:	b29b      	uxth	r3, r3
 80021f6:	ee07 3a90 	vmov	s15, r3
 80021fa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80021fe:	4b8f      	ldr	r3, [pc, #572]	; (800243c <main+0x934>)
 8002200:	edd3 7a00 	vldr	s15, [r3]
 8002204:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002208:	4b8c      	ldr	r3, [pc, #560]	; (800243c <main+0x934>)
 800220a:	edc3 7a00 	vstr	s15, [r3]
				V_filter_1 -= X_filter_1 * (R_filter);
 800220e:	4b8c      	ldr	r3, [pc, #560]	; (8002440 <main+0x938>)
 8002210:	ed93 7a00 	vldr	s14, [r3]
 8002214:	4b89      	ldr	r3, [pc, #548]	; (800243c <main+0x934>)
 8002216:	edd3 6a00 	vldr	s13, [r3]
 800221a:	4b8a      	ldr	r3, [pc, #552]	; (8002444 <main+0x93c>)
 800221c:	edd3 7a00 	vldr	s15, [r3]
 8002220:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002224:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002228:	4b85      	ldr	r3, [pc, #532]	; (8002440 <main+0x938>)
 800222a:	edc3 7a00 	vstr	s15, [r3]
				X_filter_1 += V_filter_1 - X_filter_1 * L_filter;
 800222e:	4b84      	ldr	r3, [pc, #528]	; (8002440 <main+0x938>)
 8002230:	ed93 7a00 	vldr	s14, [r3]
 8002234:	4b81      	ldr	r3, [pc, #516]	; (800243c <main+0x934>)
 8002236:	edd3 6a00 	vldr	s13, [r3]
 800223a:	4b83      	ldr	r3, [pc, #524]	; (8002448 <main+0x940>)
 800223c:	edd3 7a00 	vldr	s15, [r3]
 8002240:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002244:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002248:	4b7c      	ldr	r3, [pc, #496]	; (800243c <main+0x934>)
 800224a:	edd3 7a00 	vldr	s15, [r3]
 800224e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002252:	4b7a      	ldr	r3, [pc, #488]	; (800243c <main+0x934>)
 8002254:	edc3 7a00 	vstr	s15, [r3]
				filter_adc1[ic] = X_filter_1;
 8002258:	8afb      	ldrh	r3, [r7, #22]
 800225a:	4a78      	ldr	r2, [pc, #480]	; (800243c <main+0x934>)
 800225c:	6812      	ldr	r2, [r2, #0]
 800225e:	497b      	ldr	r1, [pc, #492]	; (800244c <main+0x944>)
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	440b      	add	r3, r1
 8002264:	601a      	str	r2, [r3, #0]
				data_adc1[2*ic] = 0.001 * X_filter_1;
 8002266:	4b75      	ldr	r3, [pc, #468]	; (800243c <main+0x934>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4618      	mov	r0, r3
 800226c:	f7fe f994 	bl	8000598 <__aeabi_f2d>
 8002270:	a36f      	add	r3, pc, #444	; (adr r3, 8002430 <main+0x928>)
 8002272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002276:	f7fe f9e7 	bl	8000648 <__aeabi_dmul>
 800227a:	4602      	mov	r2, r0
 800227c:	460b      	mov	r3, r1
 800227e:	4610      	mov	r0, r2
 8002280:	4619      	mov	r1, r3
 8002282:	8afb      	ldrh	r3, [r7, #22]
 8002284:	005c      	lsls	r4, r3, #1
 8002286:	f7fe fcd7 	bl	8000c38 <__aeabi_d2f>
 800228a:	4602      	mov	r2, r0
 800228c:	4970      	ldr	r1, [pc, #448]	; (8002450 <main+0x948>)
 800228e:	00a3      	lsls	r3, r4, #2
 8002290:	440b      	add	r3, r1
 8002292:	601a      	str	r2, [r3, #0]
				//data_adc1[2*(ic-32)] = (float) ((uint16_t) (zamer_adc1_2[ic] & 0x0000FFFF));
				//data_adc1[2*(ic-32+1)] =0;
				// ==================================================================
				// X_filter_2 += (float) ((uint16_t) (zamer_adc1_2[ic] >>16));
				//data_adc2[2*ic] = 0.001 * (float) (zamer_adc_dma[ic] >>16);
				X_filter_2 += (float) ((zamer_adc_dma[ic] >>16));
 8002294:	8afb      	ldrh	r3, [r7, #22]
 8002296:	4a68      	ldr	r2, [pc, #416]	; (8002438 <main+0x930>)
 8002298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800229c:	0c1b      	lsrs	r3, r3, #16
 800229e:	ee07 3a90 	vmov	s15, r3
 80022a2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80022a6:	4b6b      	ldr	r3, [pc, #428]	; (8002454 <main+0x94c>)
 80022a8:	edd3 7a00 	vldr	s15, [r3]
 80022ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022b0:	4b68      	ldr	r3, [pc, #416]	; (8002454 <main+0x94c>)
 80022b2:	edc3 7a00 	vstr	s15, [r3]
				V_filter_2 -= X_filter_2 * (R_filter);
 80022b6:	4b68      	ldr	r3, [pc, #416]	; (8002458 <main+0x950>)
 80022b8:	ed93 7a00 	vldr	s14, [r3]
 80022bc:	4b65      	ldr	r3, [pc, #404]	; (8002454 <main+0x94c>)
 80022be:	edd3 6a00 	vldr	s13, [r3]
 80022c2:	4b60      	ldr	r3, [pc, #384]	; (8002444 <main+0x93c>)
 80022c4:	edd3 7a00 	vldr	s15, [r3]
 80022c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022d0:	4b61      	ldr	r3, [pc, #388]	; (8002458 <main+0x950>)
 80022d2:	edc3 7a00 	vstr	s15, [r3]
				X_filter_2 += V_filter_2 - X_filter_2 * L_filter;
 80022d6:	4b60      	ldr	r3, [pc, #384]	; (8002458 <main+0x950>)
 80022d8:	ed93 7a00 	vldr	s14, [r3]
 80022dc:	4b5d      	ldr	r3, [pc, #372]	; (8002454 <main+0x94c>)
 80022de:	edd3 6a00 	vldr	s13, [r3]
 80022e2:	4b59      	ldr	r3, [pc, #356]	; (8002448 <main+0x940>)
 80022e4:	edd3 7a00 	vldr	s15, [r3]
 80022e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022ec:	ee37 7a67 	vsub.f32	s14, s14, s15
 80022f0:	4b58      	ldr	r3, [pc, #352]	; (8002454 <main+0x94c>)
 80022f2:	edd3 7a00 	vldr	s15, [r3]
 80022f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022fa:	4b56      	ldr	r3, [pc, #344]	; (8002454 <main+0x94c>)
 80022fc:	edc3 7a00 	vstr	s15, [r3]
				filter_adc2[ic] = X_filter_2;
 8002300:	8afb      	ldrh	r3, [r7, #22]
 8002302:	4a54      	ldr	r2, [pc, #336]	; (8002454 <main+0x94c>)
 8002304:	6812      	ldr	r2, [r2, #0]
 8002306:	4955      	ldr	r1, [pc, #340]	; (800245c <main+0x954>)
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	440b      	add	r3, r1
 800230c:	601a      	str	r2, [r3, #0]
				data_adc2[2*ic] = 0.001 * X_filter_2;
 800230e:	4b51      	ldr	r3, [pc, #324]	; (8002454 <main+0x94c>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4618      	mov	r0, r3
 8002314:	f7fe f940 	bl	8000598 <__aeabi_f2d>
 8002318:	a345      	add	r3, pc, #276	; (adr r3, 8002430 <main+0x928>)
 800231a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800231e:	f7fe f993 	bl	8000648 <__aeabi_dmul>
 8002322:	4602      	mov	r2, r0
 8002324:	460b      	mov	r3, r1
 8002326:	4610      	mov	r0, r2
 8002328:	4619      	mov	r1, r3
 800232a:	8afb      	ldrh	r3, [r7, #22]
 800232c:	005c      	lsls	r4, r3, #1
 800232e:	f7fe fc83 	bl	8000c38 <__aeabi_d2f>
 8002332:	4602      	mov	r2, r0
 8002334:	494a      	ldr	r1, [pc, #296]	; (8002460 <main+0x958>)
 8002336:	00a3      	lsls	r3, r4, #2
 8002338:	440b      	add	r3, r1
 800233a:	601a      	str	r2, [r3, #0]
		for (uint16_t ic =0; ic < LENGTH_SAMPLES; ic++)//     16 -  , 264   (256), 534 (512)
 800233c:	8afb      	ldrh	r3, [r7, #22]
 800233e:	3301      	adds	r3, #1
 8002340:	82fb      	strh	r3, [r7, #22]
 8002342:	8afb      	ldrh	r3, [r7, #22]
 8002344:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002348:	f4ff af50 	bcc.w	80021ec <main+0x6e4>
//					for (uint16_t iv =0; iv < 16; iv++)
//					{ data_adc1[32*iv + ic] = 0; }
//				}
//			}

			flag_end_FFT =2; //         ,     
 800234c:	4b45      	ldr	r3, [pc, #276]	; (8002464 <main+0x95c>)
 800234e:	2202      	movs	r2, #2
 8002350:	801a      	strh	r2, [r3, #0]
							//    41,       N(512) 
			count_tic_FFT_start= DWT_CYCCNT;
 8002352:	4b45      	ldr	r3, [pc, #276]	; (8002468 <main+0x960>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a45      	ldr	r2, [pc, #276]	; (800246c <main+0x964>)
 8002358:	6013      	str	r3, [r2, #0]
		  // Process the data through the CFFT/CIFFT module
			if (fft_N ==256)
 800235a:	4b45      	ldr	r3, [pc, #276]	; (8002470 <main+0x968>)
 800235c:	881b      	ldrh	r3, [r3, #0]
 800235e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002362:	d114      	bne.n	800238e <main+0x886>
			{
			  arm_cfft_f32(&arm_cfft_sR_f32_len256, data_adc1, ifftFlag, doBitReverse);//  == 361(256 sampl)
 8002364:	4b43      	ldr	r3, [pc, #268]	; (8002474 <main+0x96c>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	b2da      	uxtb	r2, r3
 800236a:	4b43      	ldr	r3, [pc, #268]	; (8002478 <main+0x970>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	b2db      	uxtb	r3, r3
 8002370:	4937      	ldr	r1, [pc, #220]	; (8002450 <main+0x948>)
 8002372:	4842      	ldr	r0, [pc, #264]	; (800247c <main+0x974>)
 8002374:	f00b feb8 	bl	800e0e8 <arm_cfft_f32>
			  arm_cfft_f32(&arm_cfft_sR_f32_len256, data_adc2, ifftFlag, doBitReverse);
 8002378:	4b3e      	ldr	r3, [pc, #248]	; (8002474 <main+0x96c>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	b2da      	uxtb	r2, r3
 800237e:	4b3e      	ldr	r3, [pc, #248]	; (8002478 <main+0x970>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	b2db      	uxtb	r3, r3
 8002384:	4936      	ldr	r1, [pc, #216]	; (8002460 <main+0x958>)
 8002386:	483d      	ldr	r0, [pc, #244]	; (800247c <main+0x974>)
 8002388:	f00b feae 	bl	800e0e8 <arm_cfft_f32>
 800238c:	e097      	b.n	80024be <main+0x9b6>
			}
			else
			{
				if (fft_N ==512)
 800238e:	4b38      	ldr	r3, [pc, #224]	; (8002470 <main+0x968>)
 8002390:	881b      	ldrh	r3, [r3, #0]
 8002392:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002396:	d114      	bne.n	80023c2 <main+0x8ba>
				{
				  arm_cfft_f32(&arm_cfft_sR_f32_len512, data_adc1, ifftFlag, doBitReverse);//  == 618(512 sampl)
 8002398:	4b36      	ldr	r3, [pc, #216]	; (8002474 <main+0x96c>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	b2da      	uxtb	r2, r3
 800239e:	4b36      	ldr	r3, [pc, #216]	; (8002478 <main+0x970>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	492a      	ldr	r1, [pc, #168]	; (8002450 <main+0x948>)
 80023a6:	4836      	ldr	r0, [pc, #216]	; (8002480 <main+0x978>)
 80023a8:	f00b fe9e 	bl	800e0e8 <arm_cfft_f32>
				  arm_cfft_f32(&arm_cfft_sR_f32_len512, data_adc2, ifftFlag, doBitReverse);
 80023ac:	4b31      	ldr	r3, [pc, #196]	; (8002474 <main+0x96c>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	b2da      	uxtb	r2, r3
 80023b2:	4b31      	ldr	r3, [pc, #196]	; (8002478 <main+0x970>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	4929      	ldr	r1, [pc, #164]	; (8002460 <main+0x958>)
 80023ba:	4831      	ldr	r0, [pc, #196]	; (8002480 <main+0x978>)
 80023bc:	f00b fe94 	bl	800e0e8 <arm_cfft_f32>
 80023c0:	e07d      	b.n	80024be <main+0x9b6>
				}
				else
				{
					if (fft_N ==1024)
 80023c2:	4b2b      	ldr	r3, [pc, #172]	; (8002470 <main+0x968>)
 80023c4:	881b      	ldrh	r3, [r3, #0]
 80023c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023ca:	d114      	bne.n	80023f6 <main+0x8ee>
					{
					  arm_cfft_f32(&arm_cfft_sR_f32_len1024, data_adc1, ifftFlag, doBitReverse);//  == ___(1024 sampl)
 80023cc:	4b29      	ldr	r3, [pc, #164]	; (8002474 <main+0x96c>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	b2da      	uxtb	r2, r3
 80023d2:	4b29      	ldr	r3, [pc, #164]	; (8002478 <main+0x970>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	491d      	ldr	r1, [pc, #116]	; (8002450 <main+0x948>)
 80023da:	482a      	ldr	r0, [pc, #168]	; (8002484 <main+0x97c>)
 80023dc:	f00b fe84 	bl	800e0e8 <arm_cfft_f32>
					  arm_cfft_f32(&arm_cfft_sR_f32_len1024, data_adc2, ifftFlag, doBitReverse);
 80023e0:	4b24      	ldr	r3, [pc, #144]	; (8002474 <main+0x96c>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	b2da      	uxtb	r2, r3
 80023e6:	4b24      	ldr	r3, [pc, #144]	; (8002478 <main+0x970>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	491c      	ldr	r1, [pc, #112]	; (8002460 <main+0x958>)
 80023ee:	4825      	ldr	r0, [pc, #148]	; (8002484 <main+0x97c>)
 80023f0:	f00b fe7a 	bl	800e0e8 <arm_cfft_f32>
 80023f4:	e063      	b.n	80024be <main+0x9b6>
					}
					else
					{
						if (fft_N ==2048)
 80023f6:	4b1e      	ldr	r3, [pc, #120]	; (8002470 <main+0x968>)
 80023f8:	881b      	ldrh	r3, [r3, #0]
 80023fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80023fe:	d145      	bne.n	800248c <main+0x984>
						{
						  arm_cfft_f32(&arm_cfft_sR_f32_len2048, data_adc1, ifftFlag, doBitReverse);//  == ___(2048 sampl)
 8002400:	4b1c      	ldr	r3, [pc, #112]	; (8002474 <main+0x96c>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	b2da      	uxtb	r2, r3
 8002406:	4b1c      	ldr	r3, [pc, #112]	; (8002478 <main+0x970>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	b2db      	uxtb	r3, r3
 800240c:	4910      	ldr	r1, [pc, #64]	; (8002450 <main+0x948>)
 800240e:	481e      	ldr	r0, [pc, #120]	; (8002488 <main+0x980>)
 8002410:	f00b fe6a 	bl	800e0e8 <arm_cfft_f32>
						  arm_cfft_f32(&arm_cfft_sR_f32_len2048, data_adc2, ifftFlag, doBitReverse);
 8002414:	4b17      	ldr	r3, [pc, #92]	; (8002474 <main+0x96c>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	b2da      	uxtb	r2, r3
 800241a:	4b17      	ldr	r3, [pc, #92]	; (8002478 <main+0x970>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	b2db      	uxtb	r3, r3
 8002420:	490f      	ldr	r1, [pc, #60]	; (8002460 <main+0x958>)
 8002422:	4819      	ldr	r0, [pc, #100]	; (8002488 <main+0x980>)
 8002424:	f00b fe60 	bl	800e0e8 <arm_cfft_f32>
 8002428:	e049      	b.n	80024be <main+0x9b6>
 800242a:	bf00      	nop
 800242c:	f3af 8000 	nop.w
 8002430:	d2f1a9fc 	.word	0xd2f1a9fc
 8002434:	3f50624d 	.word	0x3f50624d
 8002438:	2000162c 	.word	0x2000162c
 800243c:	2000c664 	.word	0x2000c664
 8002440:	2000c668 	.word	0x2000c668
 8002444:	20000020 	.word	0x20000020
 8002448:	20000024 	.word	0x20000024
 800244c:	2000662c 	.word	0x2000662c
 8002450:	2000262c 	.word	0x2000262c
 8002454:	2000c66c 	.word	0x2000c66c
 8002458:	2000c670 	.word	0x2000c670
 800245c:	2000762c 	.word	0x2000762c
 8002460:	2000462c 	.word	0x2000462c
 8002464:	2000061a 	.word	0x2000061a
 8002468:	e0001004 	.word	0xe0001004
 800246c:	2000061c 	.word	0x2000061c
 8002470:	20000018 	.word	0x20000018
 8002474:	2000c640 	.word	0x2000c640
 8002478:	20000014 	.word	0x20000014
 800247c:	08014d78 	.word	0x08014d78
 8002480:	08014d98 	.word	0x08014d98
 8002484:	08014d58 	.word	0x08014d58
 8002488:	08014d68 	.word	0x08014d68
						}
						else
						{
							if (fft_N ==4096)
 800248c:	4bae      	ldr	r3, [pc, #696]	; (8002748 <main+0xc40>)
 800248e:	881b      	ldrh	r3, [r3, #0]
 8002490:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002494:	d113      	bne.n	80024be <main+0x9b6>
							{
							  arm_cfft_f32(&arm_cfft_sR_f32_len4096, data_adc1, ifftFlag, doBitReverse);//  == 5461(4096 sampl)
 8002496:	4bad      	ldr	r3, [pc, #692]	; (800274c <main+0xc44>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	b2da      	uxtb	r2, r3
 800249c:	4bac      	ldr	r3, [pc, #688]	; (8002750 <main+0xc48>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	49ac      	ldr	r1, [pc, #688]	; (8002754 <main+0xc4c>)
 80024a4:	48ac      	ldr	r0, [pc, #688]	; (8002758 <main+0xc50>)
 80024a6:	f00b fe1f 	bl	800e0e8 <arm_cfft_f32>
							  arm_cfft_f32(&arm_cfft_sR_f32_len4096, data_adc2, ifftFlag, doBitReverse);
 80024aa:	4ba8      	ldr	r3, [pc, #672]	; (800274c <main+0xc44>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	b2da      	uxtb	r2, r3
 80024b0:	4ba7      	ldr	r3, [pc, #668]	; (8002750 <main+0xc48>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	49a9      	ldr	r1, [pc, #676]	; (800275c <main+0xc54>)
 80024b8:	48a7      	ldr	r0, [pc, #668]	; (8002758 <main+0xc50>)
 80024ba:	f00b fe15 	bl	800e0e8 <arm_cfft_f32>
					} // if (fft_N ==1024)
				} // if (fft_N ==512)
			} // if (fft_N ==256)

		  // Process the data through the Complex Magnitude Module for  calculating the magnitude at each bin
		  fftSize = fft_N /64 +10; // 10    ,   512  
 80024be:	4ba2      	ldr	r3, [pc, #648]	; (8002748 <main+0xc40>)
 80024c0:	881b      	ldrh	r3, [r3, #0]
 80024c2:	099b      	lsrs	r3, r3, #6
 80024c4:	b29b      	uxth	r3, r3
 80024c6:	330a      	adds	r3, #10
 80024c8:	461a      	mov	r2, r3
 80024ca:	4ba5      	ldr	r3, [pc, #660]	; (8002760 <main+0xc58>)
 80024cc:	601a      	str	r2, [r3, #0]
		  //   ,   == 97(fftSize==256) == 37(fftSize==96)
		  arm_cmplx_mag_f32(data_adc1, arr1_Output_f32, fftSize);
 80024ce:	4ba4      	ldr	r3, [pc, #656]	; (8002760 <main+0xc58>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	461a      	mov	r2, r3
 80024d4:	49a3      	ldr	r1, [pc, #652]	; (8002764 <main+0xc5c>)
 80024d6:	489f      	ldr	r0, [pc, #636]	; (8002754 <main+0xc4c>)
 80024d8:	f00b fe9e 	bl	800e218 <arm_cmplx_mag_f32>
		  arm_cmplx_mag_f32(data_adc2, arr2_Output_f32, fftSize);
 80024dc:	4ba0      	ldr	r3, [pc, #640]	; (8002760 <main+0xc58>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	461a      	mov	r2, r3
 80024e2:	49a1      	ldr	r1, [pc, #644]	; (8002768 <main+0xc60>)
 80024e4:	489d      	ldr	r0, [pc, #628]	; (800275c <main+0xc54>)
 80024e6:	f00b fe97 	bl	800e218 <arm_cmplx_mag_f32>
		  arr1_phase_Output_8_f32 = atan2f(data_adc1[17], data_adc1[16]);
 80024ea:	4b9a      	ldr	r3, [pc, #616]	; (8002754 <main+0xc4c>)
 80024ec:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80024f0:	4b98      	ldr	r3, [pc, #608]	; (8002754 <main+0xc4c>)
 80024f2:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 80024f6:	eef0 0a47 	vmov.f32	s1, s14
 80024fa:	eeb0 0a67 	vmov.f32	s0, s15
 80024fe:	f011 f86b 	bl	80135d8 <atan2f>
 8002502:	eef0 7a40 	vmov.f32	s15, s0
 8002506:	4b99      	ldr	r3, [pc, #612]	; (800276c <main+0xc64>)
 8002508:	edc3 7a00 	vstr	s15, [r3]
			  while(arr1_phase_Output_8_f32 > M_PI ) {arr1_phase_Output_8_f32 = arr1_phase_Output_8_f32 - M_PI; }
 800250c:	e012      	b.n	8002534 <main+0xa2c>
 800250e:	4b97      	ldr	r3, [pc, #604]	; (800276c <main+0xc64>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4618      	mov	r0, r3
 8002514:	f7fe f840 	bl	8000598 <__aeabi_f2d>
 8002518:	a387      	add	r3, pc, #540	; (adr r3, 8002738 <main+0xc30>)
 800251a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800251e:	f7fd fedb 	bl	80002d8 <__aeabi_dsub>
 8002522:	4602      	mov	r2, r0
 8002524:	460b      	mov	r3, r1
 8002526:	4610      	mov	r0, r2
 8002528:	4619      	mov	r1, r3
 800252a:	f7fe fb85 	bl	8000c38 <__aeabi_d2f>
 800252e:	4603      	mov	r3, r0
 8002530:	4a8e      	ldr	r2, [pc, #568]	; (800276c <main+0xc64>)
 8002532:	6013      	str	r3, [r2, #0]
 8002534:	4b8d      	ldr	r3, [pc, #564]	; (800276c <main+0xc64>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4618      	mov	r0, r3
 800253a:	f7fe f82d 	bl	8000598 <__aeabi_f2d>
 800253e:	a37e      	add	r3, pc, #504	; (adr r3, 8002738 <main+0xc30>)
 8002540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002544:	f7fe fb10 	bl	8000b68 <__aeabi_dcmpgt>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d1df      	bne.n	800250e <main+0xa06>
			  while(arr1_phase_Output_8_f32 < (0-M_PI) ) {arr1_phase_Output_8_f32 = arr1_phase_Output_8_f32 + M_PI; }
 800254e:	e012      	b.n	8002576 <main+0xa6e>
 8002550:	4b86      	ldr	r3, [pc, #536]	; (800276c <main+0xc64>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4618      	mov	r0, r3
 8002556:	f7fe f81f 	bl	8000598 <__aeabi_f2d>
 800255a:	a377      	add	r3, pc, #476	; (adr r3, 8002738 <main+0xc30>)
 800255c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002560:	f7fd febc 	bl	80002dc <__adddf3>
 8002564:	4602      	mov	r2, r0
 8002566:	460b      	mov	r3, r1
 8002568:	4610      	mov	r0, r2
 800256a:	4619      	mov	r1, r3
 800256c:	f7fe fb64 	bl	8000c38 <__aeabi_d2f>
 8002570:	4603      	mov	r3, r0
 8002572:	4a7e      	ldr	r2, [pc, #504]	; (800276c <main+0xc64>)
 8002574:	6013      	str	r3, [r2, #0]
 8002576:	4b7d      	ldr	r3, [pc, #500]	; (800276c <main+0xc64>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4618      	mov	r0, r3
 800257c:	f7fe f80c 	bl	8000598 <__aeabi_f2d>
 8002580:	a36f      	add	r3, pc, #444	; (adr r3, 8002740 <main+0xc38>)
 8002582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002586:	f7fe fad1 	bl	8000b2c <__aeabi_dcmplt>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d1df      	bne.n	8002550 <main+0xa48>
		  arr2_phase_Output_8_f32 = atan2f(data_adc2[17], data_adc2[16]);
 8002590:	4b72      	ldr	r3, [pc, #456]	; (800275c <main+0xc54>)
 8002592:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002596:	4b71      	ldr	r3, [pc, #452]	; (800275c <main+0xc54>)
 8002598:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 800259c:	eef0 0a47 	vmov.f32	s1, s14
 80025a0:	eeb0 0a67 	vmov.f32	s0, s15
 80025a4:	f011 f818 	bl	80135d8 <atan2f>
 80025a8:	eef0 7a40 	vmov.f32	s15, s0
 80025ac:	4b70      	ldr	r3, [pc, #448]	; (8002770 <main+0xc68>)
 80025ae:	edc3 7a00 	vstr	s15, [r3]
			  while(arr2_phase_Output_8_f32 > M_PI ) {arr2_phase_Output_8_f32 = temp_phase_f32 - M_PI; }
 80025b2:	e012      	b.n	80025da <main+0xad2>
 80025b4:	4b6f      	ldr	r3, [pc, #444]	; (8002774 <main+0xc6c>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7fd ffed 	bl	8000598 <__aeabi_f2d>
 80025be:	a35e      	add	r3, pc, #376	; (adr r3, 8002738 <main+0xc30>)
 80025c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025c4:	f7fd fe88 	bl	80002d8 <__aeabi_dsub>
 80025c8:	4602      	mov	r2, r0
 80025ca:	460b      	mov	r3, r1
 80025cc:	4610      	mov	r0, r2
 80025ce:	4619      	mov	r1, r3
 80025d0:	f7fe fb32 	bl	8000c38 <__aeabi_d2f>
 80025d4:	4603      	mov	r3, r0
 80025d6:	4a66      	ldr	r2, [pc, #408]	; (8002770 <main+0xc68>)
 80025d8:	6013      	str	r3, [r2, #0]
 80025da:	4b65      	ldr	r3, [pc, #404]	; (8002770 <main+0xc68>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4618      	mov	r0, r3
 80025e0:	f7fd ffda 	bl	8000598 <__aeabi_f2d>
 80025e4:	a354      	add	r3, pc, #336	; (adr r3, 8002738 <main+0xc30>)
 80025e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ea:	f7fe fabd 	bl	8000b68 <__aeabi_dcmpgt>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d1df      	bne.n	80025b4 <main+0xaac>
			  while(arr2_phase_Output_8_f32 < (0-M_PI) ) {arr2_phase_Output_8_f32 = temp_phase_f32 + M_PI; }
 80025f4:	e012      	b.n	800261c <main+0xb14>
 80025f6:	4b5f      	ldr	r3, [pc, #380]	; (8002774 <main+0xc6c>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7fd ffcc 	bl	8000598 <__aeabi_f2d>
 8002600:	a34d      	add	r3, pc, #308	; (adr r3, 8002738 <main+0xc30>)
 8002602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002606:	f7fd fe69 	bl	80002dc <__adddf3>
 800260a:	4602      	mov	r2, r0
 800260c:	460b      	mov	r3, r1
 800260e:	4610      	mov	r0, r2
 8002610:	4619      	mov	r1, r3
 8002612:	f7fe fb11 	bl	8000c38 <__aeabi_d2f>
 8002616:	4603      	mov	r3, r0
 8002618:	4a55      	ldr	r2, [pc, #340]	; (8002770 <main+0xc68>)
 800261a:	6013      	str	r3, [r2, #0]
 800261c:	4b54      	ldr	r3, [pc, #336]	; (8002770 <main+0xc68>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4618      	mov	r0, r3
 8002622:	f7fd ffb9 	bl	8000598 <__aeabi_f2d>
 8002626:	a346      	add	r3, pc, #280	; (adr r3, 8002740 <main+0xc38>)
 8002628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800262c:	f7fe fa7e 	bl	8000b2c <__aeabi_dcmplt>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d1df      	bne.n	80025f6 <main+0xaee>
		  temp_phase_f32 = arr1_phase_Output_8_f32 - arr2_phase_Output_8_f32;
 8002636:	4b4d      	ldr	r3, [pc, #308]	; (800276c <main+0xc64>)
 8002638:	ed93 7a00 	vldr	s14, [r3]
 800263c:	4b4c      	ldr	r3, [pc, #304]	; (8002770 <main+0xc68>)
 800263e:	edd3 7a00 	vldr	s15, [r3]
 8002642:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002646:	4b4b      	ldr	r3, [pc, #300]	; (8002774 <main+0xc6c>)
 8002648:	edc3 7a00 	vstr	s15, [r3]
//			  while(temp_phase_f32 > 2*M_PI ) {temp_phase_f32 = temp_phase_f32 - M_PI; }
//			  while(temp_phase_f32 < (0-2*M_PI) ) {temp_phase_f32 = temp_phase_f32 + M_PI; }
		  arr_power_Output_8_f32 = arr1_Output_f32[8] * arr2_Output_f32[8] *arm_cos_f32(temp_phase_f32);
 800264c:	4b45      	ldr	r3, [pc, #276]	; (8002764 <main+0xc5c>)
 800264e:	ed93 7a08 	vldr	s14, [r3, #32]
 8002652:	4b45      	ldr	r3, [pc, #276]	; (8002768 <main+0xc60>)
 8002654:	edd3 7a08 	vldr	s15, [r3, #32]
 8002658:	ee27 8a27 	vmul.f32	s16, s14, s15
 800265c:	4b45      	ldr	r3, [pc, #276]	; (8002774 <main+0xc6c>)
 800265e:	edd3 7a00 	vldr	s15, [r3]
 8002662:	eeb0 0a67 	vmov.f32	s0, s15
 8002666:	f00b fefb 	bl	800e460 <arm_cos_f32>
 800266a:	eef0 7a40 	vmov.f32	s15, s0
 800266e:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002672:	4b41      	ldr	r3, [pc, #260]	; (8002778 <main+0xc70>)
 8002674:	edc3 7a00 	vstr	s15, [r3]
		// F_bin = F *64/256 = F / 4 ;
		// F_bin = F *64/512 = F / 8 ;
		// F_bin = F *64/1024 = F / 16 ;
		// Koeff = (arr1_Output_f32[5] -arr1_Output_f32[3]) / (2*(2*arr1_Output_f32[4] -arr1_Output_f32[5] -arr1_Output_f32[3]));
		// freq_new = F_bin * N + Koeff * F_bin;   //    N==4
		  if (((cmd_set.cmd_flags & 0x0001) >0) & ((cmd_set.cmd_flags & 0x0002) ==0) & ((cmd_set.cmd_flags & 0x0008) >0)) //  
 8002678:	4b40      	ldr	r3, [pc, #256]	; (800277c <main+0xc74>)
 800267a:	881b      	ldrh	r3, [r3, #0]
 800267c:	f003 0301 	and.w	r3, r3, #1
 8002680:	2b00      	cmp	r3, #0
 8002682:	bfcc      	ite	gt
 8002684:	2301      	movgt	r3, #1
 8002686:	2300      	movle	r3, #0
 8002688:	b2da      	uxtb	r2, r3
 800268a:	4b3c      	ldr	r3, [pc, #240]	; (800277c <main+0xc74>)
 800268c:	881b      	ldrh	r3, [r3, #0]
 800268e:	f003 0302 	and.w	r3, r3, #2
 8002692:	2b00      	cmp	r3, #0
 8002694:	bf0c      	ite	eq
 8002696:	2301      	moveq	r3, #1
 8002698:	2300      	movne	r3, #0
 800269a:	b2db      	uxtb	r3, r3
 800269c:	4013      	ands	r3, r2
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	461a      	mov	r2, r3
 80026a2:	4b36      	ldr	r3, [pc, #216]	; (800277c <main+0xc74>)
 80026a4:	881b      	ldrh	r3, [r3, #0]
 80026a6:	f003 0308 	and.w	r3, r3, #8
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	bfcc      	ite	gt
 80026ae:	2301      	movgt	r3, #1
 80026b0:	2300      	movle	r3, #0
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	4013      	ands	r3, r2
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	f000 8115 	beq.w	80028e6 <main+0xdde>
		  {
			if (fft_N ==256)
 80026bc:	4b22      	ldr	r3, [pc, #136]	; (8002748 <main+0xc40>)
 80026be:	881b      	ldrh	r3, [r3, #0]
 80026c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026c4:	d162      	bne.n	800278c <main+0xc84>
			{
				koeff = (arr1_Output_f32[5] -arr1_Output_f32[3]) / (2*(2*arr1_Output_f32[4] -arr1_Output_f32[5] -arr1_Output_f32[3]));
 80026c6:	4b27      	ldr	r3, [pc, #156]	; (8002764 <main+0xc5c>)
 80026c8:	ed93 7a05 	vldr	s14, [r3, #20]
 80026cc:	4b25      	ldr	r3, [pc, #148]	; (8002764 <main+0xc5c>)
 80026ce:	edd3 7a03 	vldr	s15, [r3, #12]
 80026d2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80026d6:	4b23      	ldr	r3, [pc, #140]	; (8002764 <main+0xc5c>)
 80026d8:	edd3 7a04 	vldr	s15, [r3, #16]
 80026dc:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80026e0:	4b20      	ldr	r3, [pc, #128]	; (8002764 <main+0xc5c>)
 80026e2:	edd3 7a05 	vldr	s15, [r3, #20]
 80026e6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80026ea:	4b1e      	ldr	r3, [pc, #120]	; (8002764 <main+0xc5c>)
 80026ec:	edd3 7a03 	vldr	s15, [r3, #12]
 80026f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026f4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80026f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026fc:	4b20      	ldr	r3, [pc, #128]	; (8002780 <main+0xc78>)
 80026fe:	edc3 7a00 	vstr	s15, [r3]
				freq_new = freq_tim1_float + koeff * freq_tim1_float/4;   //    N==4
 8002702:	4b20      	ldr	r3, [pc, #128]	; (8002784 <main+0xc7c>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	ee07 3a90 	vmov	s15, r3
 800270a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800270e:	4b1d      	ldr	r3, [pc, #116]	; (8002784 <main+0xc7c>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	ee07 3a90 	vmov	s15, r3
 8002716:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800271a:	4b19      	ldr	r3, [pc, #100]	; (8002780 <main+0xc78>)
 800271c:	edd3 7a00 	vldr	s15, [r3]
 8002720:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002724:	eeb1 6a00 	vmov.f32	s12, #16	; 0x40800000  4.0
 8002728:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800272c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002730:	4b15      	ldr	r3, [pc, #84]	; (8002788 <main+0xc80>)
 8002732:	edc3 7a00 	vstr	s15, [r3]
 8002736:	e0d6      	b.n	80028e6 <main+0xdde>
 8002738:	54442d18 	.word	0x54442d18
 800273c:	400921fb 	.word	0x400921fb
 8002740:	54442d18 	.word	0x54442d18
 8002744:	c00921fb 	.word	0xc00921fb
 8002748:	20000018 	.word	0x20000018
 800274c:	2000c640 	.word	0x2000c640
 8002750:	20000014 	.word	0x20000014
 8002754:	2000262c 	.word	0x2000262c
 8002758:	08014d88 	.word	0x08014d88
 800275c:	2000462c 	.word	0x2000462c
 8002760:	2000c63c 	.word	0x2000c63c
 8002764:	2000862c 	.word	0x2000862c
 8002768:	2000a62c 	.word	0x2000a62c
 800276c:	2000c62c 	.word	0x2000c62c
 8002770:	2000c630 	.word	0x2000c630
 8002774:	2000c638 	.word	0x2000c638
 8002778:	2000c634 	.word	0x2000c634
 800277c:	2000eeb4 	.word	0x2000eeb4
 8002780:	2000c64c 	.word	0x2000c64c
 8002784:	2000c648 	.word	0x2000c648
 8002788:	2000c65c 	.word	0x2000c65c
			}
			else
			{
				if (fft_N ==512)
 800278c:	4b57      	ldr	r3, [pc, #348]	; (80028ec <main+0xde4>)
 800278e:	881b      	ldrh	r3, [r3, #0]
 8002790:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002794:	d16a      	bne.n	800286c <main+0xd64>
				{
					ln_x3 = 100000.f * logf((float)arr1_Output_f32[7]);
 8002796:	4b56      	ldr	r3, [pc, #344]	; (80028f0 <main+0xde8>)
 8002798:	edd3 7a07 	vldr	s15, [r3, #28]
 800279c:	eeb0 0a67 	vmov.f32	s0, s15
 80027a0:	f010 ff1c 	bl	80135dc <logf>
 80027a4:	eef0 7a40 	vmov.f32	s15, s0
 80027a8:	ed9f 7a52 	vldr	s14, [pc, #328]	; 80028f4 <main+0xdec>
 80027ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027b0:	4b51      	ldr	r3, [pc, #324]	; (80028f8 <main+0xdf0>)
 80027b2:	edc3 7a00 	vstr	s15, [r3]
					ln_x4 = 100000.f * logf((float)arr1_Output_f32[8]);
 80027b6:	4b4e      	ldr	r3, [pc, #312]	; (80028f0 <main+0xde8>)
 80027b8:	edd3 7a08 	vldr	s15, [r3, #32]
 80027bc:	eeb0 0a67 	vmov.f32	s0, s15
 80027c0:	f010 ff0c 	bl	80135dc <logf>
 80027c4:	eef0 7a40 	vmov.f32	s15, s0
 80027c8:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80028f4 <main+0xdec>
 80027cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027d0:	4b4a      	ldr	r3, [pc, #296]	; (80028fc <main+0xdf4>)
 80027d2:	edc3 7a00 	vstr	s15, [r3]
					ln_x5 = 100000.f * logf((float)arr1_Output_f32[9]);
 80027d6:	4b46      	ldr	r3, [pc, #280]	; (80028f0 <main+0xde8>)
 80027d8:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80027dc:	eeb0 0a67 	vmov.f32	s0, s15
 80027e0:	f010 fefc 	bl	80135dc <logf>
 80027e4:	eef0 7a40 	vmov.f32	s15, s0
 80027e8:	ed9f 7a42 	vldr	s14, [pc, #264]	; 80028f4 <main+0xdec>
 80027ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027f0:	4b43      	ldr	r3, [pc, #268]	; (8002900 <main+0xdf8>)
 80027f2:	edc3 7a00 	vstr	s15, [r3]
					// koeff = (ln_x5 -ln_x3) / (2*(2*ln_x4 -ln_x5 -ln_x3));
					koeff = (8.f + (ln_x5 -ln_x3) / 2.f / (2.f * ln_x4 -ln_x5 -ln_x3)) * 10000.f;
 80027f6:	4b42      	ldr	r3, [pc, #264]	; (8002900 <main+0xdf8>)
 80027f8:	ed93 7a00 	vldr	s14, [r3]
 80027fc:	4b3e      	ldr	r3, [pc, #248]	; (80028f8 <main+0xdf0>)
 80027fe:	edd3 7a00 	vldr	s15, [r3]
 8002802:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002806:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800280a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800280e:	4b3b      	ldr	r3, [pc, #236]	; (80028fc <main+0xdf4>)
 8002810:	edd3 7a00 	vldr	s15, [r3]
 8002814:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002818:	4b39      	ldr	r3, [pc, #228]	; (8002900 <main+0xdf8>)
 800281a:	edd3 7a00 	vldr	s15, [r3]
 800281e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002822:	4b35      	ldr	r3, [pc, #212]	; (80028f8 <main+0xdf0>)
 8002824:	edd3 7a00 	vldr	s15, [r3]
 8002828:	ee37 7a67 	vsub.f32	s14, s14, s15
 800282c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002830:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8002834:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002838:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8002904 <main+0xdfc>
 800283c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002840:	4b31      	ldr	r3, [pc, #196]	; (8002908 <main+0xe00>)
 8002842:	edc3 7a00 	vstr	s15, [r3]
					freq_new = koeff * ((float)freq_tim1_float)/80000.f; //    N==8
 8002846:	4b31      	ldr	r3, [pc, #196]	; (800290c <main+0xe04>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	ee07 3a90 	vmov	s15, r3
 800284e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002852:	4b2d      	ldr	r3, [pc, #180]	; (8002908 <main+0xe00>)
 8002854:	edd3 7a00 	vldr	s15, [r3]
 8002858:	ee27 7a27 	vmul.f32	s14, s14, s15
 800285c:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8002910 <main+0xe08>
 8002860:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002864:	4b2b      	ldr	r3, [pc, #172]	; (8002914 <main+0xe0c>)
 8002866:	edc3 7a00 	vstr	s15, [r3]
 800286a:	e03c      	b.n	80028e6 <main+0xdde>
				}
				else
				{
					if (fft_N ==1024)
 800286c:	4b1f      	ldr	r3, [pc, #124]	; (80028ec <main+0xde4>)
 800286e:	881b      	ldrh	r3, [r3, #0]
 8002870:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002874:	d137      	bne.n	80028e6 <main+0xdde>
					{
						koeff = (arr1_Output_f32[17] -arr1_Output_f32[15]) / (2*(2*arr1_Output_f32[16] -arr1_Output_f32[17] -arr1_Output_f32[15]));
 8002876:	4b1e      	ldr	r3, [pc, #120]	; (80028f0 <main+0xde8>)
 8002878:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 800287c:	4b1c      	ldr	r3, [pc, #112]	; (80028f0 <main+0xde8>)
 800287e:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8002882:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002886:	4b1a      	ldr	r3, [pc, #104]	; (80028f0 <main+0xde8>)
 8002888:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800288c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002890:	4b17      	ldr	r3, [pc, #92]	; (80028f0 <main+0xde8>)
 8002892:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002896:	ee37 7a67 	vsub.f32	s14, s14, s15
 800289a:	4b15      	ldr	r3, [pc, #84]	; (80028f0 <main+0xde8>)
 800289c:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80028a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028a4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80028a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028ac:	4b16      	ldr	r3, [pc, #88]	; (8002908 <main+0xe00>)
 80028ae:	edc3 7a00 	vstr	s15, [r3]
						freq_new = freq_tim1_float + koeff * freq_tim1_float/16;   //    N==16
 80028b2:	4b16      	ldr	r3, [pc, #88]	; (800290c <main+0xe04>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	ee07 3a90 	vmov	s15, r3
 80028ba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80028be:	4b13      	ldr	r3, [pc, #76]	; (800290c <main+0xe04>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	ee07 3a90 	vmov	s15, r3
 80028c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80028ca:	4b0f      	ldr	r3, [pc, #60]	; (8002908 <main+0xe00>)
 80028cc:	edd3 7a00 	vldr	s15, [r3]
 80028d0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80028d4:	eeb3 6a00 	vmov.f32	s12, #48	; 0x41800000  16.0
 80028d8:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80028dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028e0:	4b0c      	ldr	r3, [pc, #48]	; (8002914 <main+0xe0c>)
 80028e2:	edc3 7a00 	vstr	s15, [r3]
			//memset(data_adc2, 0, 32764); // sizeof(float32_t)*8196);




			for (uint16_t ic =0; ic <LENGTH_SAMPLES ; ic++)//    ,    == 1447(8196) ==200(1024),   ,    
 80028e6:	2300      	movs	r3, #0
 80028e8:	82bb      	strh	r3, [r7, #20]
 80028ea:	e026      	b.n	800293a <main+0xe32>
 80028ec:	20000018 	.word	0x20000018
 80028f0:	2000862c 	.word	0x2000862c
 80028f4:	47c35000 	.word	0x47c35000
 80028f8:	2000c650 	.word	0x2000c650
 80028fc:	2000c654 	.word	0x2000c654
 8002900:	2000c658 	.word	0x2000c658
 8002904:	461c4000 	.word	0x461c4000
 8002908:	2000c64c 	.word	0x2000c64c
 800290c:	2000c648 	.word	0x2000c648
 8002910:	479c4000 	.word	0x479c4000
 8002914:	2000c65c 	.word	0x2000c65c
				{
					data_adc1[ic] =0;
 8002918:	8abb      	ldrh	r3, [r7, #20]
 800291a:	4a81      	ldr	r2, [pc, #516]	; (8002b20 <main+0x1018>)
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	4413      	add	r3, r2
 8002920:	f04f 0200 	mov.w	r2, #0
 8002924:	601a      	str	r2, [r3, #0]
					data_adc2[ic] =0;
 8002926:	8abb      	ldrh	r3, [r7, #20]
 8002928:	4a7e      	ldr	r2, [pc, #504]	; (8002b24 <main+0x101c>)
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	4413      	add	r3, r2
 800292e:	f04f 0200 	mov.w	r2, #0
 8002932:	601a      	str	r2, [r3, #0]
			for (uint16_t ic =0; ic <LENGTH_SAMPLES ; ic++)//    ,    == 1447(8196) ==200(1024),   ,    
 8002934:	8abb      	ldrh	r3, [r7, #20]
 8002936:	3301      	adds	r3, #1
 8002938:	82bb      	strh	r3, [r7, #20]
 800293a:	8abb      	ldrh	r3, [r7, #20]
 800293c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002940:	d3ea      	bcc.n	8002918 <main+0xe10>

	  //       
	  // freq_new -      
	  //      ,  cmd_set.cmd_flags.1
	  // ============================================      ================================================
	  if (((cmd_set.cmd_flags & 0x0001) >0) & ((cmd_set.cmd_flags & 0x0002) >0)) //   
 8002942:	4b79      	ldr	r3, [pc, #484]	; (8002b28 <main+0x1020>)
 8002944:	881b      	ldrh	r3, [r3, #0]
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	2b00      	cmp	r3, #0
 800294c:	bfcc      	ite	gt
 800294e:	2301      	movgt	r3, #1
 8002950:	2300      	movle	r3, #0
 8002952:	b2da      	uxtb	r2, r3
 8002954:	4b74      	ldr	r3, [pc, #464]	; (8002b28 <main+0x1020>)
 8002956:	881b      	ldrh	r3, [r3, #0]
 8002958:	f003 0302 	and.w	r3, r3, #2
 800295c:	2b00      	cmp	r3, #0
 800295e:	bfcc      	ite	gt
 8002960:	2301      	movgt	r3, #1
 8002962:	2300      	movle	r3, #0
 8002964:	b2db      	uxtb	r3, r3
 8002966:	4013      	ands	r3, r2
 8002968:	b2db      	uxtb	r3, r3
 800296a:	2b00      	cmp	r3, #0
 800296c:	d058      	beq.n	8002a20 <main+0xf18>
	  {
		  if (htim17.Instance->CNT > (cmd_set.time_step *10) )
 800296e:	4b6f      	ldr	r3, [pc, #444]	; (8002b2c <main+0x1024>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002974:	4b6c      	ldr	r3, [pc, #432]	; (8002b28 <main+0x1020>)
 8002976:	891b      	ldrh	r3, [r3, #8]
 8002978:	4619      	mov	r1, r3
 800297a:	460b      	mov	r3, r1
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	440b      	add	r3, r1
 8002980:	005b      	lsls	r3, r3, #1
 8002982:	429a      	cmp	r2, r3
 8002984:	d94c      	bls.n	8002a20 <main+0xf18>
		  {
			  htim17.Instance->CNT =0;
 8002986:	4b69      	ldr	r3, [pc, #420]	; (8002b2c <main+0x1024>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2200      	movs	r2, #0
 800298c:	625a      	str	r2, [r3, #36]	; 0x24
			  old_freq_new = freq_new;
 800298e:	4b68      	ldr	r3, [pc, #416]	; (8002b30 <main+0x1028>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a68      	ldr	r2, [pc, #416]	; (8002b34 <main+0x102c>)
 8002994:	6013      	str	r3, [r2, #0]
			  freq_new = freq_new + flag_napravlenia_scan * cmd_set.step;
 8002996:	4b68      	ldr	r3, [pc, #416]	; (8002b38 <main+0x1030>)
 8002998:	f9b3 3000 	ldrsh.w	r3, [r3]
 800299c:	461a      	mov	r2, r3
 800299e:	4b62      	ldr	r3, [pc, #392]	; (8002b28 <main+0x1020>)
 80029a0:	88db      	ldrh	r3, [r3, #6]
 80029a2:	fb02 f303 	mul.w	r3, r2, r3
 80029a6:	ee07 3a90 	vmov	s15, r3
 80029aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029ae:	4b60      	ldr	r3, [pc, #384]	; (8002b30 <main+0x1028>)
 80029b0:	edd3 7a00 	vldr	s15, [r3]
 80029b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029b8:	4b5d      	ldr	r3, [pc, #372]	; (8002b30 <main+0x1028>)
 80029ba:	edc3 7a00 	vstr	s15, [r3]
			  if (freq_new > (cmd_set.freq_start + (cmd_set.step *(cmd_set.N_step-1))))
 80029be:	4b5a      	ldr	r3, [pc, #360]	; (8002b28 <main+0x1020>)
 80029c0:	885b      	ldrh	r3, [r3, #2]
 80029c2:	461a      	mov	r2, r3
 80029c4:	4b58      	ldr	r3, [pc, #352]	; (8002b28 <main+0x1020>)
 80029c6:	88db      	ldrh	r3, [r3, #6]
 80029c8:	4619      	mov	r1, r3
 80029ca:	4b57      	ldr	r3, [pc, #348]	; (8002b28 <main+0x1020>)
 80029cc:	895b      	ldrh	r3, [r3, #10]
 80029ce:	3b01      	subs	r3, #1
 80029d0:	fb01 f303 	mul.w	r3, r1, r3
 80029d4:	4413      	add	r3, r2
 80029d6:	ee07 3a90 	vmov	s15, r3
 80029da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029de:	4b54      	ldr	r3, [pc, #336]	; (8002b30 <main+0x1028>)
 80029e0:	edd3 7a00 	vldr	s15, [r3]
 80029e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029ec:	d503      	bpl.n	80029f6 <main+0xeee>
			  {
				  flag_napravlenia_scan = -1; //      
 80029ee:	4b52      	ldr	r3, [pc, #328]	; (8002b38 <main+0x1030>)
 80029f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029f4:	801a      	strh	r2, [r3, #0]
			  }
			  if (freq_new < (cmd_set.freq_start + cmd_set.step))
 80029f6:	4b4c      	ldr	r3, [pc, #304]	; (8002b28 <main+0x1020>)
 80029f8:	885b      	ldrh	r3, [r3, #2]
 80029fa:	461a      	mov	r2, r3
 80029fc:	4b4a      	ldr	r3, [pc, #296]	; (8002b28 <main+0x1020>)
 80029fe:	88db      	ldrh	r3, [r3, #6]
 8002a00:	4413      	add	r3, r2
 8002a02:	ee07 3a90 	vmov	s15, r3
 8002a06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a0a:	4b49      	ldr	r3, [pc, #292]	; (8002b30 <main+0x1028>)
 8002a0c:	edd3 7a00 	vldr	s15, [r3]
 8002a10:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a18:	dd02      	ble.n	8002a20 <main+0xf18>
			  {
				  flag_napravlenia_scan = 1; //      
 8002a1a:	4b47      	ldr	r3, [pc, #284]	; (8002b38 <main+0x1030>)
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	801a      	strh	r2, [r3, #0]
			  }
		  }
	  }
	  // ============================================       ================================================
	  if (((cmd_set.cmd_flags & 0x0001) >0) & ((cmd_set.cmd_flags & 0x0002) ==0) & ((cmd_set.cmd_flags & 0x0008) ==0)) //    
 8002a20:	4b41      	ldr	r3, [pc, #260]	; (8002b28 <main+0x1020>)
 8002a22:	881b      	ldrh	r3, [r3, #0]
 8002a24:	f003 0301 	and.w	r3, r3, #1
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	bfcc      	ite	gt
 8002a2c:	2301      	movgt	r3, #1
 8002a2e:	2300      	movle	r3, #0
 8002a30:	b2da      	uxtb	r2, r3
 8002a32:	4b3d      	ldr	r3, [pc, #244]	; (8002b28 <main+0x1020>)
 8002a34:	881b      	ldrh	r3, [r3, #0]
 8002a36:	f003 0302 	and.w	r3, r3, #2
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	bf0c      	ite	eq
 8002a3e:	2301      	moveq	r3, #1
 8002a40:	2300      	movne	r3, #0
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	4013      	ands	r3, r2
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	461a      	mov	r2, r3
 8002a4a:	4b37      	ldr	r3, [pc, #220]	; (8002b28 <main+0x1020>)
 8002a4c:	881b      	ldrh	r3, [r3, #0]
 8002a4e:	f003 0308 	and.w	r3, r3, #8
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	bf0c      	ite	eq
 8002a56:	2301      	moveq	r3, #1
 8002a58:	2300      	movne	r3, #0
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d00c      	beq.n	8002a7c <main+0xf74>
	  {
		  old_freq_new = freq_new;
 8002a62:	4b33      	ldr	r3, [pc, #204]	; (8002b30 <main+0x1028>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a33      	ldr	r2, [pc, #204]	; (8002b34 <main+0x102c>)
 8002a68:	6013      	str	r3, [r2, #0]
		  freq_new = cmd_set.freq_start;
 8002a6a:	4b2f      	ldr	r3, [pc, #188]	; (8002b28 <main+0x1020>)
 8002a6c:	885b      	ldrh	r3, [r3, #2]
 8002a6e:	ee07 3a90 	vmov	s15, r3
 8002a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a76:	4b2e      	ldr	r3, [pc, #184]	; (8002b30 <main+0x1028>)
 8002a78:	edc3 7a00 	vstr	s15, [r3]
	  }
	  // ============================================     ================================================
	  if (((cmd_set.cmd_flags & 0x0001) >0) & ((cmd_set.cmd_flags & 0x0002) ==0) & ((cmd_set.cmd_flags & 0x0008) >0)) //  
 8002a7c:	4b2a      	ldr	r3, [pc, #168]	; (8002b28 <main+0x1020>)
 8002a7e:	881b      	ldrh	r3, [r3, #0]
 8002a80:	f003 0301 	and.w	r3, r3, #1
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	bfcc      	ite	gt
 8002a88:	2301      	movgt	r3, #1
 8002a8a:	2300      	movle	r3, #0
 8002a8c:	b2da      	uxtb	r2, r3
 8002a8e:	4b26      	ldr	r3, [pc, #152]	; (8002b28 <main+0x1020>)
 8002a90:	881b      	ldrh	r3, [r3, #0]
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	bf0c      	ite	eq
 8002a9a:	2301      	moveq	r3, #1
 8002a9c:	2300      	movne	r3, #0
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	4b20      	ldr	r3, [pc, #128]	; (8002b28 <main+0x1020>)
 8002aa8:	881b      	ldrh	r3, [r3, #0]
 8002aaa:	f003 0308 	and.w	r3, r3, #8
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	bfcc      	ite	gt
 8002ab2:	2301      	movgt	r3, #1
 8002ab4:	2300      	movle	r3, #0
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	4013      	ands	r3, r2
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	f000 80b1 	beq.w	8002c22 <main+0x111a>
	  {
			if (old_freq_new >0)//  ,     
 8002ac0:	4b1c      	ldr	r3, [pc, #112]	; (8002b34 <main+0x102c>)
 8002ac2:	edd3 7a00 	vldr	s15, [r3]
 8002ac6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ace:	dd3e      	ble.n	8002b4e <main+0x1046>
				{
					if (freq_new >14500)
 8002ad0:	4b17      	ldr	r3, [pc, #92]	; (8002b30 <main+0x1028>)
 8002ad2:	edd3 7a00 	vldr	s15, [r3]
 8002ad6:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8002b3c <main+0x1034>
 8002ada:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ae2:	dd31      	ble.n	8002b48 <main+0x1040>
						{
							if (freq_new <43000)
 8002ae4:	4b12      	ldr	r3, [pc, #72]	; (8002b30 <main+0x1028>)
 8002ae6:	edd3 7a00 	vldr	s15, [r3]
 8002aea:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8002b40 <main+0x1038>
 8002aee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002af6:	d50f      	bpl.n	8002b18 <main+0x1010>
								{ freq_new = (freq_new + old_freq_new) /2;  }
 8002af8:	4b0d      	ldr	r3, [pc, #52]	; (8002b30 <main+0x1028>)
 8002afa:	ed93 7a00 	vldr	s14, [r3]
 8002afe:	4b0d      	ldr	r3, [pc, #52]	; (8002b34 <main+0x102c>)
 8002b00:	edd3 7a00 	vldr	s15, [r3]
 8002b04:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b08:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002b0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b10:	4b07      	ldr	r3, [pc, #28]	; (8002b30 <main+0x1028>)
 8002b12:	edc3 7a00 	vstr	s15, [r3]
 8002b16:	e01a      	b.n	8002b4e <main+0x1046>
							else
								{ freq_new = 25000; }
 8002b18:	4b05      	ldr	r3, [pc, #20]	; (8002b30 <main+0x1028>)
 8002b1a:	4a0a      	ldr	r2, [pc, #40]	; (8002b44 <main+0x103c>)
 8002b1c:	601a      	str	r2, [r3, #0]
 8002b1e:	e016      	b.n	8002b4e <main+0x1046>
 8002b20:	2000262c 	.word	0x2000262c
 8002b24:	2000462c 	.word	0x2000462c
 8002b28:	2000eeb4 	.word	0x2000eeb4
 8002b2c:	2000f0f0 	.word	0x2000f0f0
 8002b30:	2000c65c 	.word	0x2000c65c
 8002b34:	2000c660 	.word	0x2000c660
 8002b38:	2000001a 	.word	0x2000001a
 8002b3c:	46629000 	.word	0x46629000
 8002b40:	4727f800 	.word	0x4727f800
 8002b44:	46c35000 	.word	0x46c35000
						}
					else
					{ freq_new = 25000; }
 8002b48:	4b4b      	ldr	r3, [pc, #300]	; (8002c78 <main+0x1170>)
 8002b4a:	4a4c      	ldr	r2, [pc, #304]	; (8002c7c <main+0x1174>)
 8002b4c:	601a      	str	r2, [r3, #0]
				}
			old_freq_new = freq_new;
 8002b4e:	4b4a      	ldr	r3, [pc, #296]	; (8002c78 <main+0x1170>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a4b      	ldr	r2, [pc, #300]	; (8002c80 <main+0x1178>)
 8002b54:	6013      	str	r3, [r2, #0]
			err_f[9] = err_f[8];
 8002b56:	4b4b      	ldr	r3, [pc, #300]	; (8002c84 <main+0x117c>)
 8002b58:	6a1b      	ldr	r3, [r3, #32]
 8002b5a:	4a4a      	ldr	r2, [pc, #296]	; (8002c84 <main+0x117c>)
 8002b5c:	6253      	str	r3, [r2, #36]	; 0x24
			err_f[8] = err_f[7];
 8002b5e:	4b49      	ldr	r3, [pc, #292]	; (8002c84 <main+0x117c>)
 8002b60:	69db      	ldr	r3, [r3, #28]
 8002b62:	4a48      	ldr	r2, [pc, #288]	; (8002c84 <main+0x117c>)
 8002b64:	6213      	str	r3, [r2, #32]
			err_f[7] = err_f[6];
 8002b66:	4b47      	ldr	r3, [pc, #284]	; (8002c84 <main+0x117c>)
 8002b68:	699b      	ldr	r3, [r3, #24]
 8002b6a:	4a46      	ldr	r2, [pc, #280]	; (8002c84 <main+0x117c>)
 8002b6c:	61d3      	str	r3, [r2, #28]
			err_f[6] = err_f[5];
 8002b6e:	4b45      	ldr	r3, [pc, #276]	; (8002c84 <main+0x117c>)
 8002b70:	695b      	ldr	r3, [r3, #20]
 8002b72:	4a44      	ldr	r2, [pc, #272]	; (8002c84 <main+0x117c>)
 8002b74:	6193      	str	r3, [r2, #24]
			err_f[5] = err_f[4];
 8002b76:	4b43      	ldr	r3, [pc, #268]	; (8002c84 <main+0x117c>)
 8002b78:	691b      	ldr	r3, [r3, #16]
 8002b7a:	4a42      	ldr	r2, [pc, #264]	; (8002c84 <main+0x117c>)
 8002b7c:	6153      	str	r3, [r2, #20]
			err_f[4] = err_f[3];
 8002b7e:	4b41      	ldr	r3, [pc, #260]	; (8002c84 <main+0x117c>)
 8002b80:	68db      	ldr	r3, [r3, #12]
 8002b82:	4a40      	ldr	r2, [pc, #256]	; (8002c84 <main+0x117c>)
 8002b84:	6113      	str	r3, [r2, #16]
			err_f[3] = err_f[2];
 8002b86:	4b3f      	ldr	r3, [pc, #252]	; (8002c84 <main+0x117c>)
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	4a3e      	ldr	r2, [pc, #248]	; (8002c84 <main+0x117c>)
 8002b8c:	60d3      	str	r3, [r2, #12]
			err_f[2] = err_f[1];
 8002b8e:	4b3d      	ldr	r3, [pc, #244]	; (8002c84 <main+0x117c>)
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	4a3c      	ldr	r2, [pc, #240]	; (8002c84 <main+0x117c>)
 8002b94:	6093      	str	r3, [r2, #8]
			err_f[1] = err_f[0];
 8002b96:	4b3b      	ldr	r3, [pc, #236]	; (8002c84 <main+0x117c>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a3a      	ldr	r2, [pc, #232]	; (8002c84 <main+0x117c>)
 8002b9c:	6053      	str	r3, [r2, #4]
			err_f[0] = freq_new;
 8002b9e:	4b36      	ldr	r3, [pc, #216]	; (8002c78 <main+0x1170>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a38      	ldr	r2, [pc, #224]	; (8002c84 <main+0x117c>)
 8002ba4:	6013      	str	r3, [r2, #0]
			delta_F = fabsf (freq_new - (err_f[0] +err_f[1] +err_f[2] +err_f[3] +err_f[4] +err_f[5] +err_f[6] +err_f[7] +err_f[8] +err_f[9])/10);
 8002ba6:	4b34      	ldr	r3, [pc, #208]	; (8002c78 <main+0x1170>)
 8002ba8:	ed93 7a00 	vldr	s14, [r3]
 8002bac:	4b35      	ldr	r3, [pc, #212]	; (8002c84 <main+0x117c>)
 8002bae:	edd3 6a00 	vldr	s13, [r3]
 8002bb2:	4b34      	ldr	r3, [pc, #208]	; (8002c84 <main+0x117c>)
 8002bb4:	edd3 7a01 	vldr	s15, [r3, #4]
 8002bb8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002bbc:	4b31      	ldr	r3, [pc, #196]	; (8002c84 <main+0x117c>)
 8002bbe:	edd3 7a02 	vldr	s15, [r3, #8]
 8002bc2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002bc6:	4b2f      	ldr	r3, [pc, #188]	; (8002c84 <main+0x117c>)
 8002bc8:	edd3 7a03 	vldr	s15, [r3, #12]
 8002bcc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002bd0:	4b2c      	ldr	r3, [pc, #176]	; (8002c84 <main+0x117c>)
 8002bd2:	edd3 7a04 	vldr	s15, [r3, #16]
 8002bd6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002bda:	4b2a      	ldr	r3, [pc, #168]	; (8002c84 <main+0x117c>)
 8002bdc:	edd3 7a05 	vldr	s15, [r3, #20]
 8002be0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002be4:	4b27      	ldr	r3, [pc, #156]	; (8002c84 <main+0x117c>)
 8002be6:	edd3 7a06 	vldr	s15, [r3, #24]
 8002bea:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002bee:	4b25      	ldr	r3, [pc, #148]	; (8002c84 <main+0x117c>)
 8002bf0:	edd3 7a07 	vldr	s15, [r3, #28]
 8002bf4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002bf8:	4b22      	ldr	r3, [pc, #136]	; (8002c84 <main+0x117c>)
 8002bfa:	edd3 7a08 	vldr	s15, [r3, #32]
 8002bfe:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002c02:	4b20      	ldr	r3, [pc, #128]	; (8002c84 <main+0x117c>)
 8002c04:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002c08:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002c0c:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 8002c10:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002c14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c18:	eef0 7ae7 	vabs.f32	s15, s15
 8002c1c:	4b1a      	ldr	r3, [pc, #104]	; (8002c88 <main+0x1180>)
 8002c1e:	edc3 7a00 	vstr	s15, [r3]
	  }
	  // ==========================   , -    ============================
	  hrtim_period_new = 5440000000 / ((uint32_t) freq_new) / (htim1.Instance->ARR +1) ;
 8002c22:	4b15      	ldr	r3, [pc, #84]	; (8002c78 <main+0x1170>)
 8002c24:	edd3 7a00 	vldr	s15, [r3]
 8002c28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	ee17 5a90 	vmov	r5, s15
 8002c32:	461e      	mov	r6, r3
 8002c34:	462a      	mov	r2, r5
 8002c36:	4633      	mov	r3, r6
 8002c38:	a10d      	add	r1, pc, #52	; (adr r1, 8002c70 <main+0x1168>)
 8002c3a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002c3e:	f7fe f84b 	bl	8000cd8 <__aeabi_ldivmod>
 8002c42:	4602      	mov	r2, r0
 8002c44:	460b      	mov	r3, r1
 8002c46:	4610      	mov	r0, r2
 8002c48:	4619      	mov	r1, r3
 8002c4a:	4b10      	ldr	r3, [pc, #64]	; (8002c8c <main+0x1184>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c50:	3301      	adds	r3, #1
 8002c52:	2200      	movs	r2, #0
 8002c54:	469a      	mov	sl, r3
 8002c56:	4693      	mov	fp, r2
 8002c58:	4652      	mov	r2, sl
 8002c5a:	465b      	mov	r3, fp
 8002c5c:	f7fe f83c 	bl	8000cd8 <__aeabi_ldivmod>
 8002c60:	4602      	mov	r2, r0
 8002c62:	460b      	mov	r3, r1
 8002c64:	4b0a      	ldr	r3, [pc, #40]	; (8002c90 <main+0x1188>)
 8002c66:	601a      	str	r2, [r3, #0]
	  if ((cmd_set.cmd_flags & 0x0004) >0)//  ,  ,      
 8002c68:	f7ff b8eb 	b.w	8001e42 <main+0x33a>
 8002c6c:	f3af 8000 	nop.w
 8002c70:	443fd000 	.word	0x443fd000
 8002c74:	00000001 	.word	0x00000001
 8002c78:	2000c65c 	.word	0x2000c65c
 8002c7c:	46c35000 	.word	0x46c35000
 8002c80:	2000c660 	.word	0x2000c660
 8002c84:	2000c674 	.word	0x2000c674
 8002c88:	2000c69c 	.word	0x2000c69c
 8002c8c:	2000ef28 	.word	0x2000ef28
 8002c90:	2000001c 	.word	0x2000001c

08002c94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b094      	sub	sp, #80	; 0x50
 8002c98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c9a:	f107 0318 	add.w	r3, r7, #24
 8002c9e:	2238      	movs	r2, #56	; 0x38
 8002ca0:	2100      	movs	r1, #0
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f00b ff4e 	bl	800eb44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ca8:	1d3b      	adds	r3, r7, #4
 8002caa:	2200      	movs	r2, #0
 8002cac:	601a      	str	r2, [r3, #0]
 8002cae:	605a      	str	r2, [r3, #4]
 8002cb0:	609a      	str	r2, [r3, #8]
 8002cb2:	60da      	str	r2, [r3, #12]
 8002cb4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002cb6:	2000      	movs	r0, #0
 8002cb8:	f005 fe08 	bl	80088cc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002cbc:	2302      	movs	r3, #2
 8002cbe:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002cc0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002cc4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002cc6:	2340      	movs	r3, #64	; 0x40
 8002cc8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002cca:	2302      	movs	r3, #2
 8002ccc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002cce:	2302      	movs	r3, #2
 8002cd0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8002cd2:	2304      	movs	r3, #4
 8002cd4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002cd6:	2355      	movs	r3, #85	; 0x55
 8002cd8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002cda:	2307      	movs	r3, #7
 8002cdc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002cde:	2302      	movs	r3, #2
 8002ce0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ce6:	f107 0318 	add.w	r3, r7, #24
 8002cea:	4618      	mov	r0, r3
 8002cec:	f005 fea2 	bl	8008a34 <HAL_RCC_OscConfig>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d001      	beq.n	8002cfa <SystemClock_Config+0x66>
  {
    Error_Handler();
 8002cf6:	f000 fae3 	bl	80032c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002cfa:	230f      	movs	r3, #15
 8002cfc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d02:	2300      	movs	r3, #0
 8002d04:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002d06:	2300      	movs	r3, #0
 8002d08:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002d0e:	1d3b      	adds	r3, r7, #4
 8002d10:	2104      	movs	r1, #4
 8002d12:	4618      	mov	r0, r3
 8002d14:	f006 f9a6 	bl	8009064 <HAL_RCC_ClockConfig>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8002d1e:	f000 facf 	bl	80032c0 <Error_Handler>
  }
}
 8002d22:	bf00      	nop
 8002d24:	3750      	adds	r7, #80	; 0x50
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
	...

08002d2c <eMBRegInputCB>:
 *   							        SLAVE DEVICE BUSY (    ).
 *   - eMBErrorCode::MB_EIO    .
 *   						        SLAVE DEVICE FAILURE (    ).
 */
eMBErrorCode    eMBRegInputCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs )
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b085      	sub	sp, #20
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
 8002d34:	460b      	mov	r3, r1
 8002d36:	807b      	strh	r3, [r7, #2]
 8002d38:	4613      	mov	r3, r2
 8002d3a:	803b      	strh	r3, [r7, #0]
	//     ,     pucRegBuffer      
    eMBErrorCode    eStatus = MB_ENOERR;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	73fb      	strb	r3, [r7, #15]
    USHORT number_data_array = usNRegs; // number_data_array -      ,      10 ,    
 8002d40:	883b      	ldrh	r3, [r7, #0]
 8002d42:	81bb      	strh	r3, [r7, #12]
    if (number_data_array > 1024) { number_data_array =1023; } //     = 1024
 8002d44:	89bb      	ldrh	r3, [r7, #12]
 8002d46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d4a:	d902      	bls.n	8002d52 <eMBRegInputCB+0x26>
 8002d4c:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8002d50:	81bb      	strh	r3, [r7, #12]

	// DWT_CYCCNT =0;//  
	// DWT_CONTROL|= DWT_CTRL_CYCCNTENA_Msk; //  
	// - 
	//			   
    		if (cmd_set.step ==0) {cmd_set.step =1;}
 8002d52:	4b94      	ldr	r3, [pc, #592]	; (8002fa4 <eMBRegInputCB+0x278>)
 8002d54:	88db      	ldrh	r3, [r3, #6]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d102      	bne.n	8002d60 <eMBRegInputCB+0x34>
 8002d5a:	4b92      	ldr	r3, [pc, #584]	; (8002fa4 <eMBRegInputCB+0x278>)
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	80da      	strh	r2, [r3, #6]
			 index_temp = (freq_tim1 - cmd_set.freq_start) / cmd_set.step;
 8002d60:	4b91      	ldr	r3, [pc, #580]	; (8002fa8 <eMBRegInputCB+0x27c>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a8f      	ldr	r2, [pc, #572]	; (8002fa4 <eMBRegInputCB+0x278>)
 8002d66:	8852      	ldrh	r2, [r2, #2]
 8002d68:	1a9b      	subs	r3, r3, r2
 8002d6a:	4a8e      	ldr	r2, [pc, #568]	; (8002fa4 <eMBRegInputCB+0x278>)
 8002d6c:	88d2      	ldrh	r2, [r2, #6]
 8002d6e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002d72:	b29a      	uxth	r2, r3
 8002d74:	4b8d      	ldr	r3, [pc, #564]	; (8002fac <eMBRegInputCB+0x280>)
 8002d76:	801a      	strh	r2, [r3, #0]
			 if (index_temp > 1000) { index_temp =1000; }
 8002d78:	4b8c      	ldr	r3, [pc, #560]	; (8002fac <eMBRegInputCB+0x280>)
 8002d7a:	881b      	ldrh	r3, [r3, #0]
 8002d7c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d80:	d903      	bls.n	8002d8a <eMBRegInputCB+0x5e>
 8002d82:	4b8a      	ldr	r3, [pc, #552]	; (8002fac <eMBRegInputCB+0x280>)
 8002d84:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002d88:	801a      	strh	r2, [r3, #0]
			 if (index_temp < 1) { index_temp =0; }
 8002d8a:	4b88      	ldr	r3, [pc, #544]	; (8002fac <eMBRegInputCB+0x280>)
 8002d8c:	881b      	ldrh	r3, [r3, #0]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d102      	bne.n	8002d98 <eMBRegInputCB+0x6c>
 8002d92:	4b86      	ldr	r3, [pc, #536]	; (8002fac <eMBRegInputCB+0x280>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	801a      	strh	r2, [r3, #0]

			 number_data_array=index_temp;
 8002d98:	4b84      	ldr	r3, [pc, #528]	; (8002fac <eMBRegInputCB+0x280>)
 8002d9a:	881b      	ldrh	r3, [r3, #0]
 8002d9c:	81bb      	strh	r3, [r7, #12]

			 //   ,    
// !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!   -42   ,  ,     SpLab ,     -42,     +42 
			 temp_float = (float32_t) (freq_tim1 +42 ); //        ,    
 8002d9e:	4b82      	ldr	r3, [pc, #520]	; (8002fa8 <eMBRegInputCB+0x27c>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	332a      	adds	r3, #42	; 0x2a
 8002da4:	ee07 3a90 	vmov	s15, r3
 8002da8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dac:	4b80      	ldr	r3, [pc, #512]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002dae:	edc3 7a00 	vstr	s15, [r3]
			 *pucRegBuffer++ = 	*(((uint8_t *) &temp_float) + 0); //
 8002db2:	497f      	ldr	r1, [pc, #508]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	1c5a      	adds	r2, r3, #1
 8002db8:	607a      	str	r2, [r7, #4]
 8002dba:	780a      	ldrb	r2, [r1, #0]
 8002dbc:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	*(((uint8_t *) &temp_float) + 1);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	1c5a      	adds	r2, r3, #1
 8002dc2:	607a      	str	r2, [r7, #4]
 8002dc4:	4a7a      	ldr	r2, [pc, #488]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002dc6:	7852      	ldrb	r2, [r2, #1]
 8002dc8:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =  *(((uint8_t *) &temp_float) + 2); //
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	1c5a      	adds	r2, r3, #1
 8002dce:	607a      	str	r2, [r7, #4]
 8002dd0:	4a77      	ldr	r2, [pc, #476]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002dd2:	7892      	ldrb	r2, [r2, #2]
 8002dd4:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	*(((uint8_t *) &temp_float) + 3);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	1c5a      	adds	r2, r3, #1
 8002dda:	607a      	str	r2, [r7, #4]
 8002ddc:	4a74      	ldr	r2, [pc, #464]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002dde:	78d2      	ldrb	r2, [r2, #3]
 8002de0:	701a      	strb	r2, [r3, #0]

			 // 1 ,  
			 temp_float = (float32_t) arr1_Output_f32[8]; //(zamer_adc_dma[number_data_array] & 0x0000FFFF);
 8002de2:	4b74      	ldr	r3, [pc, #464]	; (8002fb4 <eMBRegInputCB+0x288>)
 8002de4:	6a1b      	ldr	r3, [r3, #32]
 8002de6:	4a72      	ldr	r2, [pc, #456]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002de8:	6013      	str	r3, [r2, #0]
			 *pucRegBuffer++ = 	(uint8_t)number_data_array; // *(((uint8_t *) &temp_float) + 0); //
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	1c5a      	adds	r2, r3, #1
 8002dee:	607a      	str	r2, [r7, #4]
 8002df0:	89ba      	ldrh	r2, [r7, #12]
 8002df2:	b2d2      	uxtb	r2, r2
 8002df4:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	(uint8_t)number_data_array; //*(((uint8_t *) &temp_float) + 1);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	1c5a      	adds	r2, r3, #1
 8002dfa:	607a      	str	r2, [r7, #4]
 8002dfc:	89ba      	ldrh	r2, [r7, #12]
 8002dfe:	b2d2      	uxtb	r2, r2
 8002e00:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =  *(((uint8_t *) &temp_float) + 2); //
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	1c5a      	adds	r2, r3, #1
 8002e06:	607a      	str	r2, [r7, #4]
 8002e08:	4a69      	ldr	r2, [pc, #420]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002e0a:	7892      	ldrb	r2, [r2, #2]
 8002e0c:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	*(((uint8_t *) &temp_float) + 3);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	1c5a      	adds	r2, r3, #1
 8002e12:	607a      	str	r2, [r7, #4]
 8002e14:	4a66      	ldr	r2, [pc, #408]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002e16:	78d2      	ldrb	r2, [r2, #3]
 8002e18:	701a      	strb	r2, [r3, #0]

			 // 2 ,  
			 temp_float = (float32_t) arr2_Output_f32[8]; // ((zamer_adc_dma[number_data_array] >>16));
 8002e1a:	4b67      	ldr	r3, [pc, #412]	; (8002fb8 <eMBRegInputCB+0x28c>)
 8002e1c:	6a1b      	ldr	r3, [r3, #32]
 8002e1e:	4a64      	ldr	r2, [pc, #400]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002e20:	6013      	str	r3, [r2, #0]
			 *pucRegBuffer++ = 	*(((uint8_t *) &temp_float) + 0); //
 8002e22:	4963      	ldr	r1, [pc, #396]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	1c5a      	adds	r2, r3, #1
 8002e28:	607a      	str	r2, [r7, #4]
 8002e2a:	780a      	ldrb	r2, [r1, #0]
 8002e2c:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	*(((uint8_t *) &temp_float) + 1);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	1c5a      	adds	r2, r3, #1
 8002e32:	607a      	str	r2, [r7, #4]
 8002e34:	4a5e      	ldr	r2, [pc, #376]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002e36:	7852      	ldrb	r2, [r2, #1]
 8002e38:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =  *(((uint8_t *) &temp_float) + 2); //
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	1c5a      	adds	r2, r3, #1
 8002e3e:	607a      	str	r2, [r7, #4]
 8002e40:	4a5b      	ldr	r2, [pc, #364]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002e42:	7892      	ldrb	r2, [r2, #2]
 8002e44:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	*(((uint8_t *) &temp_float) + 3);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	1c5a      	adds	r2, r3, #1
 8002e4a:	607a      	str	r2, [r7, #4]
 8002e4c:	4a58      	ldr	r2, [pc, #352]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002e4e:	78d2      	ldrb	r2, [r2, #3]
 8002e50:	701a      	strb	r2, [r3, #0]

			 // 3 ,  
			 temp_float = arr1_phase_Output_8_f32; // filter_adc1[number_data_array];
 8002e52:	4b5a      	ldr	r3, [pc, #360]	; (8002fbc <eMBRegInputCB+0x290>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a56      	ldr	r2, [pc, #344]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002e58:	6013      	str	r3, [r2, #0]
			 *pucRegBuffer++ = 	*(((uint8_t *) &temp_float) + 0); //
 8002e5a:	4955      	ldr	r1, [pc, #340]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	1c5a      	adds	r2, r3, #1
 8002e60:	607a      	str	r2, [r7, #4]
 8002e62:	780a      	ldrb	r2, [r1, #0]
 8002e64:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	*(((uint8_t *) &temp_float) + 1);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	1c5a      	adds	r2, r3, #1
 8002e6a:	607a      	str	r2, [r7, #4]
 8002e6c:	4a50      	ldr	r2, [pc, #320]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002e6e:	7852      	ldrb	r2, [r2, #1]
 8002e70:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =  *(((uint8_t *) &temp_float) + 2); //
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	1c5a      	adds	r2, r3, #1
 8002e76:	607a      	str	r2, [r7, #4]
 8002e78:	4a4d      	ldr	r2, [pc, #308]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002e7a:	7892      	ldrb	r2, [r2, #2]
 8002e7c:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	*(((uint8_t *) &temp_float) + 3);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	1c5a      	adds	r2, r3, #1
 8002e82:	607a      	str	r2, [r7, #4]
 8002e84:	4a4a      	ldr	r2, [pc, #296]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002e86:	78d2      	ldrb	r2, [r2, #3]
 8002e88:	701a      	strb	r2, [r3, #0]

			 // 4 ,  
			 //float ugol_rad = (float)(freq_tim1 -19500)*0.002 * M_PI - M_PI;
			 //temp_float = atan2f(cosf(ugol_rad), sinf(ugol_rad));     //
			 temp_float = arr2_phase_Output_8_f32; // filter_adc2[number_data_array];
 8002e8a:	4b4d      	ldr	r3, [pc, #308]	; (8002fc0 <eMBRegInputCB+0x294>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a48      	ldr	r2, [pc, #288]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002e90:	6013      	str	r3, [r2, #0]
			 *pucRegBuffer++ = 	*(((uint8_t *) &temp_float) + 0); //
 8002e92:	4947      	ldr	r1, [pc, #284]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	1c5a      	adds	r2, r3, #1
 8002e98:	607a      	str	r2, [r7, #4]
 8002e9a:	780a      	ldrb	r2, [r1, #0]
 8002e9c:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	*(((uint8_t *) &temp_float) + 1);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	1c5a      	adds	r2, r3, #1
 8002ea2:	607a      	str	r2, [r7, #4]
 8002ea4:	4a42      	ldr	r2, [pc, #264]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002ea6:	7852      	ldrb	r2, [r2, #1]
 8002ea8:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =  *(((uint8_t *) &temp_float) + 2); //
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	1c5a      	adds	r2, r3, #1
 8002eae:	607a      	str	r2, [r7, #4]
 8002eb0:	4a3f      	ldr	r2, [pc, #252]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002eb2:	7892      	ldrb	r2, [r2, #2]
 8002eb4:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	*(((uint8_t *) &temp_float) + 3);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	1c5a      	adds	r2, r3, #1
 8002eba:	607a      	str	r2, [r7, #4]
 8002ebc:	4a3c      	ldr	r2, [pc, #240]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002ebe:	78d2      	ldrb	r2, [r2, #3]
 8002ec0:	701a      	strb	r2, [r3, #0]

			 // 5 ,  
			 temp_float = temp_phase_f32; // (float32_t) arr1_Output_f32[number_data_array];
 8002ec2:	4b40      	ldr	r3, [pc, #256]	; (8002fc4 <eMBRegInputCB+0x298>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a3a      	ldr	r2, [pc, #232]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002ec8:	6013      	str	r3, [r2, #0]
			 *pucRegBuffer++ = 	*(((uint8_t *) &temp_float) + 0); //
 8002eca:	4939      	ldr	r1, [pc, #228]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	1c5a      	adds	r2, r3, #1
 8002ed0:	607a      	str	r2, [r7, #4]
 8002ed2:	780a      	ldrb	r2, [r1, #0]
 8002ed4:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	*(((uint8_t *) &temp_float) + 1);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	1c5a      	adds	r2, r3, #1
 8002eda:	607a      	str	r2, [r7, #4]
 8002edc:	4a34      	ldr	r2, [pc, #208]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002ede:	7852      	ldrb	r2, [r2, #1]
 8002ee0:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =  *(((uint8_t *) &temp_float) + 2); //
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	1c5a      	adds	r2, r3, #1
 8002ee6:	607a      	str	r2, [r7, #4]
 8002ee8:	4a31      	ldr	r2, [pc, #196]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002eea:	7892      	ldrb	r2, [r2, #2]
 8002eec:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	*(((uint8_t *) &temp_float) + 3);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	1c5a      	adds	r2, r3, #1
 8002ef2:	607a      	str	r2, [r7, #4]
 8002ef4:	4a2e      	ldr	r2, [pc, #184]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002ef6:	78d2      	ldrb	r2, [r2, #3]
 8002ef8:	701a      	strb	r2, [r3, #0]

			 // 6 ,  
			 temp_float = arr_power_Output_8_f32; // (float32_t) arr1_Output_f32[number_data_array];
 8002efa:	4b33      	ldr	r3, [pc, #204]	; (8002fc8 <eMBRegInputCB+0x29c>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a2c      	ldr	r2, [pc, #176]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002f00:	6013      	str	r3, [r2, #0]
			 *pucRegBuffer++ = 	*(((uint8_t *) &temp_float) + 0); //
 8002f02:	492b      	ldr	r1, [pc, #172]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	1c5a      	adds	r2, r3, #1
 8002f08:	607a      	str	r2, [r7, #4]
 8002f0a:	780a      	ldrb	r2, [r1, #0]
 8002f0c:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	*(((uint8_t *) &temp_float) + 1);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	1c5a      	adds	r2, r3, #1
 8002f12:	607a      	str	r2, [r7, #4]
 8002f14:	4a26      	ldr	r2, [pc, #152]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002f16:	7852      	ldrb	r2, [r2, #1]
 8002f18:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =  *(((uint8_t *) &temp_float) + 2); //
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	1c5a      	adds	r2, r3, #1
 8002f1e:	607a      	str	r2, [r7, #4]
 8002f20:	4a23      	ldr	r2, [pc, #140]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002f22:	7892      	ldrb	r2, [r2, #2]
 8002f24:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ = 	*(((uint8_t *) &temp_float) + 3);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	1c5a      	adds	r2, r3, #1
 8002f2a:	607a      	str	r2, [r7, #4]
 8002f2c:	4a20      	ldr	r2, [pc, #128]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002f2e:	78d2      	ldrb	r2, [r2, #3]
 8002f30:	701a      	strb	r2, [r3, #0]

			 temp_float = arr_power_Output_8_f32; // (float32_t) data_U[number_data_array];
 8002f32:	4b25      	ldr	r3, [pc, #148]	; (8002fc8 <eMBRegInputCB+0x29c>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a1e      	ldr	r2, [pc, #120]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002f38:	6013      	str	r3, [r2, #0]
			 *pucRegBuffer++ = 	*(((uint8_t *) &temp_float) + 0); //
 8002f3a:	491d      	ldr	r1, [pc, #116]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	1c5a      	adds	r2, r3, #1
 8002f40:	607a      	str	r2, [r7, #4]
 8002f42:	780a      	ldrb	r2, [r1, #0]
 8002f44:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	*(((uint8_t *) &temp_float) + 1);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	1c5a      	adds	r2, r3, #1
 8002f4a:	607a      	str	r2, [r7, #4]
 8002f4c:	4a18      	ldr	r2, [pc, #96]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002f4e:	7852      	ldrb	r2, [r2, #1]
 8002f50:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =  *(((uint8_t *) &temp_float) + 2); //
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	1c5a      	adds	r2, r3, #1
 8002f56:	607a      	str	r2, [r7, #4]
 8002f58:	4a15      	ldr	r2, [pc, #84]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002f5a:	7892      	ldrb	r2, [r2, #2]
 8002f5c:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	*(((uint8_t *) &temp_float) + 3);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	1c5a      	adds	r2, r3, #1
 8002f62:	607a      	str	r2, [r7, #4]
 8002f64:	4a12      	ldr	r2, [pc, #72]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002f66:	78d2      	ldrb	r2, [r2, #3]
 8002f68:	701a      	strb	r2, [r3, #0]

			 temp_float = arr_power_Output_8_f32; // (float32_t) data_R[number_data_array];
 8002f6a:	4b17      	ldr	r3, [pc, #92]	; (8002fc8 <eMBRegInputCB+0x29c>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a10      	ldr	r2, [pc, #64]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002f70:	6013      	str	r3, [r2, #0]
			 *pucRegBuffer++ = 	*(((uint8_t *) &temp_float) + 0); //
 8002f72:	490f      	ldr	r1, [pc, #60]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	1c5a      	adds	r2, r3, #1
 8002f78:	607a      	str	r2, [r7, #4]
 8002f7a:	780a      	ldrb	r2, [r1, #0]
 8002f7c:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	*(((uint8_t *) &temp_float) + 1);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	1c5a      	adds	r2, r3, #1
 8002f82:	607a      	str	r2, [r7, #4]
 8002f84:	4a0a      	ldr	r2, [pc, #40]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002f86:	7852      	ldrb	r2, [r2, #1]
 8002f88:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =  *(((uint8_t *) &temp_float) + 2); //
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	1c5a      	adds	r2, r3, #1
 8002f8e:	607a      	str	r2, [r7, #4]
 8002f90:	4a07      	ldr	r2, [pc, #28]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002f92:	7892      	ldrb	r2, [r2, #2]
 8002f94:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	*(((uint8_t *) &temp_float) + 3);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	1c5a      	adds	r2, r3, #1
 8002f9a:	607a      	str	r2, [r7, #4]
 8002f9c:	4a04      	ldr	r2, [pc, #16]	; (8002fb0 <eMBRegInputCB+0x284>)
 8002f9e:	78d2      	ldrb	r2, [r2, #3]
 8002fa0:	701a      	strb	r2, [r3, #0]
 8002fa2:	e013      	b.n	8002fcc <eMBRegInputCB+0x2a0>
 8002fa4:	2000eeb4 	.word	0x2000eeb4
 8002fa8:	2000c644 	.word	0x2000c644
 8002fac:	2000eeb2 	.word	0x2000eeb2
 8002fb0:	2000ef18 	.word	0x2000ef18
 8002fb4:	2000862c 	.word	0x2000862c
 8002fb8:	2000a62c 	.word	0x2000a62c
 8002fbc:	2000c62c 	.word	0x2000c62c
 8002fc0:	2000c630 	.word	0x2000c630
 8002fc4:	2000c638 	.word	0x2000c638
 8002fc8:	2000c634 	.word	0x2000c634

			 temp_float = arr_power_Output_8_f32; // (float32_t) data_Z[number_data_array];
 8002fcc:	4b29      	ldr	r3, [pc, #164]	; (8003074 <eMBRegInputCB+0x348>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a29      	ldr	r2, [pc, #164]	; (8003078 <eMBRegInputCB+0x34c>)
 8002fd2:	6013      	str	r3, [r2, #0]
			 *pucRegBuffer++ = 	*(((uint8_t *) &temp_float) + 0); //
 8002fd4:	4928      	ldr	r1, [pc, #160]	; (8003078 <eMBRegInputCB+0x34c>)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	1c5a      	adds	r2, r3, #1
 8002fda:	607a      	str	r2, [r7, #4]
 8002fdc:	780a      	ldrb	r2, [r1, #0]
 8002fde:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	*(((uint8_t *) &temp_float) + 1);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	1c5a      	adds	r2, r3, #1
 8002fe4:	607a      	str	r2, [r7, #4]
 8002fe6:	4a24      	ldr	r2, [pc, #144]	; (8003078 <eMBRegInputCB+0x34c>)
 8002fe8:	7852      	ldrb	r2, [r2, #1]
 8002fea:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =  *(((uint8_t *) &temp_float) + 2); //
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	1c5a      	adds	r2, r3, #1
 8002ff0:	607a      	str	r2, [r7, #4]
 8002ff2:	4a21      	ldr	r2, [pc, #132]	; (8003078 <eMBRegInputCB+0x34c>)
 8002ff4:	7892      	ldrb	r2, [r2, #2]
 8002ff6:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	*(((uint8_t *) &temp_float) + 3);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	1c5a      	adds	r2, r3, #1
 8002ffc:	607a      	str	r2, [r7, #4]
 8002ffe:	4a1e      	ldr	r2, [pc, #120]	; (8003078 <eMBRegInputCB+0x34c>)
 8003000:	78d2      	ldrb	r2, [r2, #3]
 8003002:	701a      	strb	r2, [r3, #0]

			 temp_float = arr_power_Output_8_f32; // (float32_t) data_X[number_data_array];
 8003004:	4b1b      	ldr	r3, [pc, #108]	; (8003074 <eMBRegInputCB+0x348>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a1b      	ldr	r2, [pc, #108]	; (8003078 <eMBRegInputCB+0x34c>)
 800300a:	6013      	str	r3, [r2, #0]
			 *pucRegBuffer++ = 	73;//*(((uint8_t *) &temp_float) + 0); //
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	1c5a      	adds	r2, r3, #1
 8003010:	607a      	str	r2, [r7, #4]
 8003012:	2249      	movs	r2, #73	; 0x49
 8003014:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	74;//*(((uint8_t *) &temp_float) + 1);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	1c5a      	adds	r2, r3, #1
 800301a:	607a      	str	r2, [r7, #4]
 800301c:	224a      	movs	r2, #74	; 0x4a
 800301e:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =  75;//*(((uint8_t *) &temp_float) + 2); //
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	1c5a      	adds	r2, r3, #1
 8003024:	607a      	str	r2, [r7, #4]
 8003026:	224b      	movs	r2, #75	; 0x4b
 8003028:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	76;//*(((uint8_t *) &temp_float) + 3);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	1c5a      	adds	r2, r3, #1
 800302e:	607a      	str	r2, [r7, #4]
 8003030:	224c      	movs	r2, #76	; 0x4c
 8003032:	701a      	strb	r2, [r3, #0]

			 temp_float = arr_power_Output_8_f32; // (float32_t) data_Y[number_data_array];
 8003034:	4b0f      	ldr	r3, [pc, #60]	; (8003074 <eMBRegInputCB+0x348>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a0f      	ldr	r2, [pc, #60]	; (8003078 <eMBRegInputCB+0x34c>)
 800303a:	6013      	str	r3, [r2, #0]
			 *pucRegBuffer++ = 	77;//*(((uint8_t *) &temp_float) + 0); //
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	1c5a      	adds	r2, r3, #1
 8003040:	607a      	str	r2, [r7, #4]
 8003042:	224d      	movs	r2, #77	; 0x4d
 8003044:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	78;//*(((uint8_t *) &temp_float) + 1);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	1c5a      	adds	r2, r3, #1
 800304a:	607a      	str	r2, [r7, #4]
 800304c:	224e      	movs	r2, #78	; 0x4e
 800304e:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =  79;//*(((uint8_t *) &temp_float) + 2); //
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	1c5a      	adds	r2, r3, #1
 8003054:	607a      	str	r2, [r7, #4]
 8003056:	224f      	movs	r2, #79	; 0x4f
 8003058:	701a      	strb	r2, [r3, #0]
			 *pucRegBuffer++ =	80;//*(((uint8_t *) &temp_float) + 3);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	1c5a      	adds	r2, r3, #1
 800305e:	607a      	str	r2, [r7, #4]
 8003060:	2250      	movs	r2, #80	; 0x50
 8003062:	701a      	strb	r2, [r3, #0]


			//	count_tic_finish = DWT_CYCCNT;//   -     4.894 (832 )
			//	count_tic_float_mks = (float)count_tic_finish * 1000000 / SystemCoreClock;

    return eStatus;
 8003064:	7bfb      	ldrb	r3, [r7, #15]
}
 8003066:	4618      	mov	r0, r3
 8003068:	3714      	adds	r7, #20
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop
 8003074:	2000c634 	.word	0x2000c634
 8003078:	2000ef18 	.word	0x2000ef18

0800307c <eMBRegHoldingCB>:
 *   							        SLAVE DEVICE BUSY (    ).
 *   - eMBErrorCode::MB_EIO    .
 *   							        SLAVE DEVICE FAILURE (    ).
 */
eMBErrorCode    eMBRegHoldingCB( UCHAR * pucRegBuffer, USHORT usAddress,  USHORT usNRegs, eMBRegisterMode eMode )
{
 800307c:	b480      	push	{r7}
 800307e:	b087      	sub	sp, #28
 8003080:	af00      	add	r7, sp, #0
 8003082:	60f8      	str	r0, [r7, #12]
 8003084:	4608      	mov	r0, r1
 8003086:	4611      	mov	r1, r2
 8003088:	461a      	mov	r2, r3
 800308a:	4603      	mov	r3, r0
 800308c:	817b      	strh	r3, [r7, #10]
 800308e:	460b      	mov	r3, r1
 8003090:	813b      	strh	r3, [r7, #8]
 8003092:	4613      	mov	r3, r2
 8003094:	71fb      	strb	r3, [r7, #7]
    eMBErrorCode    eStatus = MB_ENOERR;
 8003096:	2300      	movs	r3, #0
 8003098:	74fb      	strb	r3, [r7, #19]
    int             iRegIndex;

    //  ,     ,
    //    ,       
    if (usNRegs ==0) 	{ usNRegs =1; }
 800309a:	893b      	ldrh	r3, [r7, #8]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d101      	bne.n	80030a4 <eMBRegHoldingCB+0x28>
 80030a0:	2301      	movs	r3, #1
 80030a2:	813b      	strh	r3, [r7, #8]
    if (usNRegs > REG_HOLDING_NREGS)	{ usNRegs =REG_HOLDING_NREGS; }
 80030a4:	893b      	ldrh	r3, [r7, #8]
 80030a6:	2b10      	cmp	r3, #16
 80030a8:	d901      	bls.n	80030ae <eMBRegHoldingCB+0x32>
 80030aa:	2310      	movs	r3, #16
 80030ac:	813b      	strh	r3, [r7, #8]
    if (usAddress < REG_HOLDING_START)	{ usAddress = usAddress; }
 80030ae:	897b      	ldrh	r3, [r7, #10]
 80030b0:	2b00      	cmp	r3, #0
    if ((usAddress + usNRegs) > (REG_HOLDING_START + REG_HOLDING_NREGS)) { usAddress = REG_HOLDING_START - REG_HOLDING_NREGS; }
 80030b2:	897a      	ldrh	r2, [r7, #10]
 80030b4:	893b      	ldrh	r3, [r7, #8]
 80030b6:	4413      	add	r3, r2
 80030b8:	2b11      	cmp	r3, #17
 80030ba:	dd02      	ble.n	80030c2 <eMBRegHoldingCB+0x46>
 80030bc:	f64f 73f1 	movw	r3, #65521	; 0xfff1
 80030c0:	817b      	strh	r3, [r7, #10]

        iRegIndex = ( int )( usAddress - num_reg_CMD_Start );
 80030c2:	897b      	ldrh	r3, [r7, #10]
 80030c4:	4a38      	ldr	r2, [pc, #224]	; (80031a8 <eMBRegHoldingCB+0x12c>)
 80030c6:	8812      	ldrh	r2, [r2, #0]
 80030c8:	1a9b      	subs	r3, r3, r2
 80030ca:	617b      	str	r3, [r7, #20]

            /* Pass current register values to the protocol stack.
             *       .*/
        if (eMode == MB_REG_READ)
 80030cc:	79fb      	ldrb	r3, [r7, #7]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d11d      	bne.n	800310e <eMBRegHoldingCB+0x92>
        {
             while( usNRegs > 0 )
 80030d2:	e019      	b.n	8003108 <eMBRegHoldingCB+0x8c>
            {
                *pucRegBuffer++ = ( unsigned char )( Reg_CMD_Buf[iRegIndex] >> 8 );
 80030d4:	4a35      	ldr	r2, [pc, #212]	; (80031ac <eMBRegHoldingCB+0x130>)
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80030dc:	0a1b      	lsrs	r3, r3, #8
 80030de:	b299      	uxth	r1, r3
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	1c5a      	adds	r2, r3, #1
 80030e4:	60fa      	str	r2, [r7, #12]
 80030e6:	b2ca      	uxtb	r2, r1
 80030e8:	701a      	strb	r2, [r3, #0]
                *pucRegBuffer++ = ( unsigned char )( Reg_CMD_Buf[iRegIndex] & 0xFF );
 80030ea:	4a30      	ldr	r2, [pc, #192]	; (80031ac <eMBRegHoldingCB+0x130>)
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	1c5a      	adds	r2, r3, #1
 80030f6:	60fa      	str	r2, [r7, #12]
 80030f8:	b2ca      	uxtb	r2, r1
 80030fa:	701a      	strb	r2, [r3, #0]
                iRegIndex++;
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	3301      	adds	r3, #1
 8003100:	617b      	str	r3, [r7, #20]
                usNRegs--;
 8003102:	893b      	ldrh	r3, [r7, #8]
 8003104:	3b01      	subs	r3, #1
 8003106:	813b      	strh	r3, [r7, #8]
             while( usNRegs > 0 )
 8003108:	893b      	ldrh	r3, [r7, #8]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d1e2      	bne.n	80030d4 <eMBRegHoldingCB+0x58>
            }
        } // if (eMode == MB_REG_READ)

            /* Update current register values with new values from the  protocol stack.
             *         . */
        if (eMode == MB_REG_WRITE)
 800310e:	79fb      	ldrb	r3, [r7, #7]
 8003110:	2b01      	cmp	r3, #1
 8003112:	d141      	bne.n	8003198 <eMBRegHoldingCB+0x11c>
        {
            while( usNRegs > 0 )
 8003114:	e01f      	b.n	8003156 <eMBRegHoldingCB+0xda>
            {
                Reg_CMD_Buf[iRegIndex] = *pucRegBuffer++ << 8;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	1c5a      	adds	r2, r3, #1
 800311a:	60fa      	str	r2, [r7, #12]
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	b29b      	uxth	r3, r3
 8003120:	021b      	lsls	r3, r3, #8
 8003122:	b299      	uxth	r1, r3
 8003124:	4a21      	ldr	r2, [pc, #132]	; (80031ac <eMBRegHoldingCB+0x130>)
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                Reg_CMD_Buf[iRegIndex] |= *pucRegBuffer++;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	1c5a      	adds	r2, r3, #1
 8003130:	60fa      	str	r2, [r7, #12]
 8003132:	7819      	ldrb	r1, [r3, #0]
 8003134:	4a1d      	ldr	r2, [pc, #116]	; (80031ac <eMBRegHoldingCB+0x130>)
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800313c:	b28b      	uxth	r3, r1
 800313e:	4313      	orrs	r3, r2
 8003140:	b299      	uxth	r1, r3
 8003142:	4a1a      	ldr	r2, [pc, #104]	; (80031ac <eMBRegHoldingCB+0x130>)
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                iRegIndex++;
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	3301      	adds	r3, #1
 800314e:	617b      	str	r3, [r7, #20]
                usNRegs--;
 8003150:	893b      	ldrh	r3, [r7, #8]
 8003152:	3b01      	subs	r3, #1
 8003154:	813b      	strh	r3, [r7, #8]
            while( usNRegs > 0 )
 8003156:	893b      	ldrh	r3, [r7, #8]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d1dc      	bne.n	8003116 <eMBRegHoldingCB+0x9a>
            }
            cmd_set.cmd_flags	= Reg_CMD_Buf[0];	//	Reg_CMD_Buf[0] -  -,   
 800315c:	4b13      	ldr	r3, [pc, #76]	; (80031ac <eMBRegHoldingCB+0x130>)
 800315e:	881a      	ldrh	r2, [r3, #0]
 8003160:	4b13      	ldr	r3, [pc, #76]	; (80031b0 <eMBRegHoldingCB+0x134>)
 8003162:	801a      	strh	r2, [r3, #0]
            cmd_set.proc_pwr	= Reg_CMD_Buf[1];	//	Reg_CMD_Buf[1] -  ,  2-98% 
 8003164:	4b11      	ldr	r3, [pc, #68]	; (80031ac <eMBRegHoldingCB+0x130>)
 8003166:	885a      	ldrh	r2, [r3, #2]
 8003168:	4b11      	ldr	r3, [pc, #68]	; (80031b0 <eMBRegHoldingCB+0x134>)
 800316a:	809a      	strh	r2, [r3, #4]
   // !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!   -42   ,  ,     SpLab ,     -42,     +42 
            cmd_set.freq_start	= Reg_CMD_Buf[2] -42;	// Reg_CMD_Buf[2] -   , 14500-43000
 800316c:	4b0f      	ldr	r3, [pc, #60]	; (80031ac <eMBRegHoldingCB+0x130>)
 800316e:	889b      	ldrh	r3, [r3, #4]
 8003170:	3b2a      	subs	r3, #42	; 0x2a
 8003172:	b29a      	uxth	r2, r3
 8003174:	4b0e      	ldr	r3, [pc, #56]	; (80031b0 <eMBRegHoldingCB+0x134>)
 8003176:	805a      	strh	r2, [r3, #2]
            cmd_set.step 		= Reg_CMD_Buf[3];	//	Reg_CMD_Buf[3] -  step(1-25)  ,   ,     Reg_CMD_Buf[2],  = (Reg_CMD_Buf[2] + step*_N-_)
 8003178:	4b0c      	ldr	r3, [pc, #48]	; (80031ac <eMBRegHoldingCB+0x130>)
 800317a:	88da      	ldrh	r2, [r3, #6]
 800317c:	4b0c      	ldr	r3, [pc, #48]	; (80031b0 <eMBRegHoldingCB+0x134>)
 800317e:	80da      	strh	r2, [r3, #6]
            cmd_set.time_step	= Reg_CMD_Buf[4];	//	Reg_CMD_Buf[4] -   ,   (10-1000)
 8003180:	4b0a      	ldr	r3, [pc, #40]	; (80031ac <eMBRegHoldingCB+0x130>)
 8003182:	891a      	ldrh	r2, [r3, #8]
 8003184:	4b0a      	ldr	r3, [pc, #40]	; (80031b0 <eMBRegHoldingCB+0x134>)
 8003186:	811a      	strh	r2, [r3, #8]
            cmd_set.N_step		= Reg_CMD_Buf[5];	//	Reg_CMD_Buf[5] -  N-    4-1000
 8003188:	4b08      	ldr	r3, [pc, #32]	; (80031ac <eMBRegHoldingCB+0x130>)
 800318a:	895a      	ldrh	r2, [r3, #10]
 800318c:	4b08      	ldr	r3, [pc, #32]	; (80031b0 <eMBRegHoldingCB+0x134>)
 800318e:	815a      	strh	r2, [r3, #10]
            Reg_CMD_Buf[6] = Reg_CMD_Buf[5];
 8003190:	4b06      	ldr	r3, [pc, #24]	; (80031ac <eMBRegHoldingCB+0x130>)
 8003192:	895a      	ldrh	r2, [r3, #10]
 8003194:	4b05      	ldr	r3, [pc, #20]	; (80031ac <eMBRegHoldingCB+0x130>)
 8003196:	819a      	strh	r2, [r3, #12]
        } // if (eMode == MB_REG_WRITE)
    return eStatus;
 8003198:	7cfb      	ldrb	r3, [r7, #19]
}
 800319a:	4618      	mov	r0, r3
 800319c:	371c      	adds	r7, #28
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop
 80031a8:	20000000 	.word	0x20000000
 80031ac:	200005ec 	.word	0x200005ec
 80031b0:	2000eeb4 	.word	0x2000eeb4

080031b4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b082      	sub	sp, #8
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	4603      	mov	r3, r0
 80031bc:	80fb      	strh	r3, [r7, #6]
	//       485,     PA11--PA12--DE--MB485
	//    EXTI ,      ,
	xMBRTUTransmitFSM();
 80031be:	f00a fc03 	bl	800d9c8 <xMBRTUTransmitFSM>
	flag_exti_stop_TX_cicles++;
 80031c2:	4b05      	ldr	r3, [pc, #20]	; (80031d8 <HAL_GPIO_EXTI_Callback+0x24>)
 80031c4:	781b      	ldrb	r3, [r3, #0]
 80031c6:	3301      	adds	r3, #1
 80031c8:	b2da      	uxtb	r2, r3
 80031ca:	4b03      	ldr	r3, [pc, #12]	; (80031d8 <HAL_GPIO_EXTI_Callback+0x24>)
 80031cc:	701a      	strb	r2, [r3, #0]
}
 80031ce:	bf00      	nop
 80031d0:	3708      	adds	r7, #8
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	20000619 	.word	0x20000619

080031dc <HAL_TIM_PeriodElapsedCallback>:



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a0a      	ldr	r2, [pc, #40]	; (8003214 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d10d      	bne.n	800320a <HAL_TIM_PeriodElapsedCallback+0x2e>
    	{
    		counter_Tim6_MB++;
 80031ee:	4b0a      	ldr	r3, [pc, #40]	; (8003218 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80031f0:	881b      	ldrh	r3, [r3, #0]
 80031f2:	3301      	adds	r3, #1
 80031f4:	b29a      	uxth	r2, r3
 80031f6:	4b08      	ldr	r3, [pc, #32]	; (8003218 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80031f8:	801a      	strh	r2, [r3, #0]
    		if(counter_Tim6_MB >=timeout_Tim6_50us)
 80031fa:	4b07      	ldr	r3, [pc, #28]	; (8003218 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80031fc:	881a      	ldrh	r2, [r3, #0]
 80031fe:	4b07      	ldr	r3, [pc, #28]	; (800321c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8003200:	881b      	ldrh	r3, [r3, #0]
 8003202:	429a      	cmp	r2, r3
 8003204:	d301      	bcc.n	800320a <HAL_TIM_PeriodElapsedCallback+0x2e>
			  { xMBRTUTimerT35Expired();   }
 8003206:	f00a fc05 	bl	800da14 <xMBRTUTimerT35Expired>
    	}
}
 800320a:	bf00      	nop
 800320c:	3708      	adds	r7, #8
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	40001000 	.word	0x40001000
 8003218:	2000060e 	.word	0x2000060e
 800321c:	2000060c 	.word	0x2000060c

08003220 <_write>:


int _write(int file, char *ptr, int len)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b086      	sub	sp, #24
 8003224:	af00      	add	r7, sp, #0
 8003226:	60f8      	str	r0, [r7, #12]
 8003228:	60b9      	str	r1, [r7, #8]
 800322a:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800322c:	2300      	movs	r3, #0
 800322e:	617b      	str	r3, [r7, #20]
 8003230:	e009      	b.n	8003246 <_write+0x26>
		{ ITM_SendChar(*ptr++); }
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	1c5a      	adds	r2, r3, #1
 8003236:	60ba      	str	r2, [r7, #8]
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	4618      	mov	r0, r3
 800323c:	f7fe fc04 	bl	8001a48 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	3301      	adds	r3, #1
 8003244:	617b      	str	r3, [r7, #20]
 8003246:	697a      	ldr	r2, [r7, #20]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	429a      	cmp	r2, r3
 800324c:	dbf1      	blt.n	8003232 <_write+0x12>
	return len;
 800324e:	687b      	ldr	r3, [r7, #4]
}
 8003250:	4618      	mov	r0, r3
 8003252:	3718      	adds	r7, #24
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}

08003258 <Mem_to_Mem_Complete>:


static void Mem_to_Mem_Complete(DMA_HandleTypeDef *hdma_memtomem_dma1_channel4)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
	 //    ?   == 41  1024 WORD  Mem_to_Mem;
	LL_ADC_REG_StartConversion(hadc1.Instance);  //  -       ,   
 8003260:	4b05      	ldr	r3, [pc, #20]	; (8003278 <Mem_to_Mem_Complete+0x20>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4618      	mov	r0, r3
 8003266:	f7fe fc16 	bl	8001a96 <LL_ADC_REG_StartConversion>
	flag_end_FFT =0;
 800326a:	4b04      	ldr	r3, [pc, #16]	; (800327c <Mem_to_Mem_Complete+0x24>)
 800326c:	2200      	movs	r2, #0
 800326e:	801a      	strh	r2, [r3, #0]
}
 8003270:	bf00      	nop
 8003272:	3708      	adds	r7, #8
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	200002cc 	.word	0x200002cc
 800327c:	2000061a 	.word	0x2000061a

08003280 <HAL_ADC_ConvCpltCallback>:
//			   
// count_tic_finish = DWT_CYCCNT - count_tic_start;//    -      16
// count_tic_float_mks = (float)count_tic_finish * 1000000 / SystemCoreClock;

void  HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b082      	sub	sp, #8
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
	// LL_ADC_REG_StopConversion (hadc1.Instance);
	HAL_DMA_Start_IT(&hdma_memtomem_dma1_channel4, (uint32_t)zamer_adc1_2, (uint32_t)zamer_adc_dma, LENGTH_SAMPLES);
 8003288:	4905      	ldr	r1, [pc, #20]	; (80032a0 <HAL_ADC_ConvCpltCallback+0x20>)
 800328a:	4a06      	ldr	r2, [pc, #24]	; (80032a4 <HAL_ADC_ConvCpltCallback+0x24>)
 800328c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003290:	4805      	ldr	r0, [pc, #20]	; (80032a8 <HAL_ADC_ConvCpltCallback+0x28>)
 8003292:	f003 f8c5 	bl	8006420 <HAL_DMA_Start_IT>
}
 8003296:	bf00      	nop
 8003298:	3708      	adds	r7, #8
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	2000062c 	.word	0x2000062c
 80032a4:	2000162c 	.word	0x2000162c
 80032a8:	2000048c 	.word	0x2000048c

080032ac <HAL_UART_TxCpltCallback>:
//	// status_USBcdc_TX = CDC_Transmit_FS((uint8_t *) HEAP_arr_ADC_zamer, 64);
	return;
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
	//   LPUART,   
//	status_RX_LPuart = HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *) cmd_array_SPI, len_cmd_array_SPI);
//	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin); // Led green
	return;
 80032b4:	bf00      	nop
}
 80032b6:	370c      	adds	r7, #12
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr

080032c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80032c6:	b672      	cpsid	i
}
 80032c8:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
	uint16_t count_printf;
  __disable_irq();
  while (1)
  {
	  count_printf++;
 80032ca:	88fb      	ldrh	r3, [r7, #6]
 80032cc:	3301      	adds	r3, #1
 80032ce:	80fb      	strh	r3, [r7, #6]
	  if (count_printf >1000)
 80032d0:	88fb      	ldrh	r3, [r7, #6]
 80032d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80032d6:	d9f8      	bls.n	80032ca <Error_Handler+0xa>
	  	  {
		  	printf("MAIN Error_Handler() Error_Handler_Debug\n");
 80032d8:	4802      	ldr	r0, [pc, #8]	; (80032e4 <Error_Handler+0x24>)
 80032da:	f00c fc7d 	bl	800fbd8 <puts>
		  	count_printf =0;
 80032de:	2300      	movs	r3, #0
 80032e0:	80fb      	strh	r3, [r7, #6]
	  count_printf++;
 80032e2:	e7f2      	b.n	80032ca <Error_Handler+0xa>
 80032e4:	0801497c 	.word	0x0801497c

080032e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b082      	sub	sp, #8
 80032ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032ee:	4b0f      	ldr	r3, [pc, #60]	; (800332c <HAL_MspInit+0x44>)
 80032f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032f2:	4a0e      	ldr	r2, [pc, #56]	; (800332c <HAL_MspInit+0x44>)
 80032f4:	f043 0301 	orr.w	r3, r3, #1
 80032f8:	6613      	str	r3, [r2, #96]	; 0x60
 80032fa:	4b0c      	ldr	r3, [pc, #48]	; (800332c <HAL_MspInit+0x44>)
 80032fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032fe:	f003 0301 	and.w	r3, r3, #1
 8003302:	607b      	str	r3, [r7, #4]
 8003304:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003306:	4b09      	ldr	r3, [pc, #36]	; (800332c <HAL_MspInit+0x44>)
 8003308:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800330a:	4a08      	ldr	r2, [pc, #32]	; (800332c <HAL_MspInit+0x44>)
 800330c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003310:	6593      	str	r3, [r2, #88]	; 0x58
 8003312:	4b06      	ldr	r3, [pc, #24]	; (800332c <HAL_MspInit+0x44>)
 8003314:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003316:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800331a:	603b      	str	r3, [r7, #0]
 800331c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800331e:	f005 fb79 	bl	8008a14 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003322:	bf00      	nop
 8003324:	3708      	adds	r7, #8
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
 800332a:	bf00      	nop
 800332c:	40021000 	.word	0x40021000

08003330 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
  {
	  count_printf++;
 8003334:	4b08      	ldr	r3, [pc, #32]	; (8003358 <NMI_Handler+0x28>)
 8003336:	881b      	ldrh	r3, [r3, #0]
 8003338:	3301      	adds	r3, #1
 800333a:	b29a      	uxth	r2, r3
 800333c:	4b06      	ldr	r3, [pc, #24]	; (8003358 <NMI_Handler+0x28>)
 800333e:	801a      	strh	r2, [r3, #0]
	  if (count_printf >1000)
 8003340:	4b05      	ldr	r3, [pc, #20]	; (8003358 <NMI_Handler+0x28>)
 8003342:	881b      	ldrh	r3, [r3, #0]
 8003344:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003348:	d9f4      	bls.n	8003334 <NMI_Handler+0x4>
	  	  {
		  	printf("NMI Non maskable interrupt\n");
 800334a:	4804      	ldr	r0, [pc, #16]	; (800335c <NMI_Handler+0x2c>)
 800334c:	f00c fc44 	bl	800fbd8 <puts>
		  	count_printf =0;
 8003350:	4b01      	ldr	r3, [pc, #4]	; (8003358 <NMI_Handler+0x28>)
 8003352:	2200      	movs	r2, #0
 8003354:	801a      	strh	r2, [r3, #0]
	  count_printf++;
 8003356:	e7ed      	b.n	8003334 <NMI_Handler+0x4>
 8003358:	2000ef20 	.word	0x2000ef20
 800335c:	080149a8 	.word	0x080149a8

08003360 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  count_printf++;
 8003364:	4b08      	ldr	r3, [pc, #32]	; (8003388 <HardFault_Handler+0x28>)
 8003366:	881b      	ldrh	r3, [r3, #0]
 8003368:	3301      	adds	r3, #1
 800336a:	b29a      	uxth	r2, r3
 800336c:	4b06      	ldr	r3, [pc, #24]	; (8003388 <HardFault_Handler+0x28>)
 800336e:	801a      	strh	r2, [r3, #0]
	  if (count_printf >1000)
 8003370:	4b05      	ldr	r3, [pc, #20]	; (8003388 <HardFault_Handler+0x28>)
 8003372:	881b      	ldrh	r3, [r3, #0]
 8003374:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003378:	d9f4      	bls.n	8003364 <HardFault_Handler+0x4>
	  	  {
		  	printf("Hard fault interrupt\n");
 800337a:	4804      	ldr	r0, [pc, #16]	; (800338c <HardFault_Handler+0x2c>)
 800337c:	f00c fc2c 	bl	800fbd8 <puts>
		  	count_printf =0;
 8003380:	4b01      	ldr	r3, [pc, #4]	; (8003388 <HardFault_Handler+0x28>)
 8003382:	2200      	movs	r2, #0
 8003384:	801a      	strh	r2, [r3, #0]
	  count_printf++;
 8003386:	e7ed      	b.n	8003364 <HardFault_Handler+0x4>
 8003388:	2000ef20 	.word	0x2000ef20
 800338c:	080149c4 	.word	0x080149c4

08003390 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	  count_printf++;
 8003394:	4b08      	ldr	r3, [pc, #32]	; (80033b8 <MemManage_Handler+0x28>)
 8003396:	881b      	ldrh	r3, [r3, #0]
 8003398:	3301      	adds	r3, #1
 800339a:	b29a      	uxth	r2, r3
 800339c:	4b06      	ldr	r3, [pc, #24]	; (80033b8 <MemManage_Handler+0x28>)
 800339e:	801a      	strh	r2, [r3, #0]
	  if (count_printf >1000)
 80033a0:	4b05      	ldr	r3, [pc, #20]	; (80033b8 <MemManage_Handler+0x28>)
 80033a2:	881b      	ldrh	r3, [r3, #0]
 80033a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80033a8:	d9f4      	bls.n	8003394 <MemManage_Handler+0x4>
	  	  {
		  	printf("Memory management fault\n");
 80033aa:	4804      	ldr	r0, [pc, #16]	; (80033bc <MemManage_Handler+0x2c>)
 80033ac:	f00c fc14 	bl	800fbd8 <puts>
		  	count_printf =0;
 80033b0:	4b01      	ldr	r3, [pc, #4]	; (80033b8 <MemManage_Handler+0x28>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	801a      	strh	r2, [r3, #0]
	  count_printf++;
 80033b6:	e7ed      	b.n	8003394 <MemManage_Handler+0x4>
 80033b8:	2000ef20 	.word	0x2000ef20
 80033bc:	080149dc 	.word	0x080149dc

080033c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	af00      	add	r7, sp, #0

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	  count_printf++;
 80033c4:	4b08      	ldr	r3, [pc, #32]	; (80033e8 <BusFault_Handler+0x28>)
 80033c6:	881b      	ldrh	r3, [r3, #0]
 80033c8:	3301      	adds	r3, #1
 80033ca:	b29a      	uxth	r2, r3
 80033cc:	4b06      	ldr	r3, [pc, #24]	; (80033e8 <BusFault_Handler+0x28>)
 80033ce:	801a      	strh	r2, [r3, #0]
	  if (count_printf >1000)
 80033d0:	4b05      	ldr	r3, [pc, #20]	; (80033e8 <BusFault_Handler+0x28>)
 80033d2:	881b      	ldrh	r3, [r3, #0]
 80033d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80033d8:	d9f4      	bls.n	80033c4 <BusFault_Handler+0x4>
	  	  {
		  	printf("BusFault_Handler\n");
 80033da:	4804      	ldr	r0, [pc, #16]	; (80033ec <BusFault_Handler+0x2c>)
 80033dc:	f00c fbfc 	bl	800fbd8 <puts>
		  	count_printf =0;
 80033e0:	4b01      	ldr	r3, [pc, #4]	; (80033e8 <BusFault_Handler+0x28>)
 80033e2:	2200      	movs	r2, #0
 80033e4:	801a      	strh	r2, [r3, #0]
	  count_printf++;
 80033e6:	e7ed      	b.n	80033c4 <BusFault_Handler+0x4>
 80033e8:	2000ef20 	.word	0x2000ef20
 80033ec:	080149f4 	.word	0x080149f4

080033f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	af00      	add	r7, sp, #0

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
	  count_printf++;
 80033f4:	4b08      	ldr	r3, [pc, #32]	; (8003418 <UsageFault_Handler+0x28>)
 80033f6:	881b      	ldrh	r3, [r3, #0]
 80033f8:	3301      	adds	r3, #1
 80033fa:	b29a      	uxth	r2, r3
 80033fc:	4b06      	ldr	r3, [pc, #24]	; (8003418 <UsageFault_Handler+0x28>)
 80033fe:	801a      	strh	r2, [r3, #0]
	  if (count_printf >1000)
 8003400:	4b05      	ldr	r3, [pc, #20]	; (8003418 <UsageFault_Handler+0x28>)
 8003402:	881b      	ldrh	r3, [r3, #0]
 8003404:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003408:	d9f4      	bls.n	80033f4 <UsageFault_Handler+0x4>
	  	  {
		  	printf("UsageFault_Handler\n");
 800340a:	4804      	ldr	r0, [pc, #16]	; (800341c <UsageFault_Handler+0x2c>)
 800340c:	f00c fbe4 	bl	800fbd8 <puts>
		  	count_printf =0;
 8003410:	4b01      	ldr	r3, [pc, #4]	; (8003418 <UsageFault_Handler+0x28>)
 8003412:	2200      	movs	r2, #0
 8003414:	801a      	strh	r2, [r3, #0]
	  count_printf++;
 8003416:	e7ed      	b.n	80033f4 <UsageFault_Handler+0x4>
 8003418:	2000ef20 	.word	0x2000ef20
 800341c:	08014a08 	.word	0x08014a08

08003420 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SVCall_IRQn 0 */
	printf("SVC_Handler()\n");
 8003424:	4802      	ldr	r0, [pc, #8]	; (8003430 <SVC_Handler+0x10>)
 8003426:	f00c fbd7 	bl	800fbd8 <puts>
  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800342a:	bf00      	nop
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	08014a1c 	.word	0x08014a1c

08003434 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DebugMonitor_IRQn 0 */
	printf("DebugMon_Handler()\n");
 8003438:	4802      	ldr	r0, [pc, #8]	; (8003444 <DebugMon_Handler+0x10>)
 800343a:	f00c fbcd 	bl	800fbd8 <puts>
  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800343e:	bf00      	nop
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	08014a2c 	.word	0x08014a2c

08003448 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PendSV_IRQn 0 */
	printf("PendSV_Handler()\n");
 800344c:	4802      	ldr	r0, [pc, #8]	; (8003458 <PendSV_Handler+0x10>)
 800344e:	f00c fbc3 	bl	800fbd8 <puts>
  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003452:	bf00      	nop
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	08014a40 	.word	0x08014a40

0800345c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003460:	f000 ffca 	bl	80043f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003464:	bf00      	nop
 8003466:	bd80      	pop	{r7, pc}

08003468 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800346c:	4802      	ldr	r0, [pc, #8]	; (8003478 <DMA1_Channel1_IRQHandler+0x10>)
 800346e:	f003 f912 	bl	8006696 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003472:	bf00      	nop
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	200003a4 	.word	0x200003a4

0800347c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
	xMBRTUTransmitFSM();
 8003480:	f00a faa2 	bl	800d9c8 <xMBRTUTransmitFSM>
  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003484:	4802      	ldr	r0, [pc, #8]	; (8003490 <DMA1_Channel2_IRQHandler+0x14>)
 8003486:	f003 f906 	bl	8006696 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800348a:	bf00      	nop
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	2000f2bc 	.word	0x2000f2bc

08003494 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	af00      	add	r7, sp, #0
//	if ((0U != (hdma_usart1_tx.Instance->CCR & DMA_IT_TC)) & (0U == (hdma_usart1_tx.Instance->CCR & DMA_IT_HT)))
//	{
//		xMBRTUTransmitFSM();
//	}
  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003498:	4802      	ldr	r0, [pc, #8]	; (80034a4 <DMA1_Channel3_IRQHandler+0x10>)
 800349a:	f003 f8fc 	bl	8006696 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800349e:	bf00      	nop
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	2000f25c 	.word	0x2000f25c

080034a8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel4);
 80034ac:	4802      	ldr	r0, [pc, #8]	; (80034b8 <DMA1_Channel4_IRQHandler+0x10>)
 80034ae:	f003 f8f2 	bl	8006696 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80034b2:	bf00      	nop
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	2000048c 	.word	0x2000048c

080034bc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b082      	sub	sp, #8
 80034c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	uint32_t tmp_flag = 0, tmp_it_source = 0;
 80034c2:	2300      	movs	r3, #0
 80034c4:	607b      	str	r3, [r7, #4]
 80034c6:	2300      	movs	r3, #0
 80034c8:	603b      	str	r3, [r7, #0]
	  tmp_flag = __HAL_UART_GET_FLAG(&huart1, UART_FLAG_RXNE);
 80034ca:	4b12      	ldr	r3, [pc, #72]	; (8003514 <USART1_IRQHandler+0x58>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	69db      	ldr	r3, [r3, #28]
 80034d0:	f003 0320 	and.w	r3, r3, #32
 80034d4:	2b20      	cmp	r3, #32
 80034d6:	bf0c      	ite	eq
 80034d8:	2301      	moveq	r3, #1
 80034da:	2300      	movne	r3, #0
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	607b      	str	r3, [r7, #4]
	  tmp_it_source = __HAL_UART_GET_IT_SOURCE(&huart1, UART_IT_RXNE);
 80034e0:	4b0c      	ldr	r3, [pc, #48]	; (8003514 <USART1_IRQHandler+0x58>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0320 	and.w	r3, r3, #32
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	bf14      	ite	ne
 80034ee:	2301      	movne	r3, #1
 80034f0:	2300      	moveq	r3, #0
 80034f2:	b2db      	uxtb	r3, r3
 80034f4:	603b      	str	r3, [r7, #0]
	  /* UART in mode Receiver ---------------------------------------------------*/
	  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d004      	beq.n	8003506 <USART1_IRQHandler+0x4a>
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d001      	beq.n	8003506 <USART1_IRQHandler+0x4a>
	  {
		  xMBRTUReceiveFSM(  );
 8003502:	f00a f9f7 	bl	800d8f4 <xMBRTUReceiveFSM>
	  }
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003506:	4803      	ldr	r0, [pc, #12]	; (8003514 <USART1_IRQHandler+0x58>)
 8003508:	f008 f9ee 	bl	800b8e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800350c:	bf00      	nop
 800350e:	3708      	adds	r7, #8
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}
 8003514:	2000f13c 	.word	0x2000f13c

08003518 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b082      	sub	sp, #8
 800351c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	uint32_t tmp_flag = 0, tmp_it_source = 0;
 800351e:	2300      	movs	r3, #0
 8003520:	607b      	str	r3, [r7, #4]
 8003522:	2300      	movs	r3, #0
 8003524:	603b      	str	r3, [r7, #0]
	  tmp_flag = __HAL_UART_GET_FLAG(&huart2, UART_FLAG_RXNE);
 8003526:	4b12      	ldr	r3, [pc, #72]	; (8003570 <USART2_IRQHandler+0x58>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	69db      	ldr	r3, [r3, #28]
 800352c:	f003 0320 	and.w	r3, r3, #32
 8003530:	2b20      	cmp	r3, #32
 8003532:	bf0c      	ite	eq
 8003534:	2301      	moveq	r3, #1
 8003536:	2300      	movne	r3, #0
 8003538:	b2db      	uxtb	r3, r3
 800353a:	607b      	str	r3, [r7, #4]
	  tmp_it_source = __HAL_UART_GET_IT_SOURCE(&huart2, UART_IT_RXNE);
 800353c:	4b0c      	ldr	r3, [pc, #48]	; (8003570 <USART2_IRQHandler+0x58>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0320 	and.w	r3, r3, #32
 8003546:	2b00      	cmp	r3, #0
 8003548:	bf14      	ite	ne
 800354a:	2301      	movne	r3, #1
 800354c:	2300      	moveq	r3, #0
 800354e:	b2db      	uxtb	r3, r3
 8003550:	603b      	str	r3, [r7, #0]
	  /* UART in mode Receiver ---------------------------------------------------*/
	  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d004      	beq.n	8003562 <USART2_IRQHandler+0x4a>
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <USART2_IRQHandler+0x4a>
	  {
		  xMBRTUReceiveFSM(  );
 800355e:	f00a f9c9 	bl	800d8f4 <xMBRTUReceiveFSM>
	  }
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003562:	4803      	ldr	r0, [pc, #12]	; (8003570 <USART2_IRQHandler+0x58>)
 8003564:	f008 f9c0 	bl	800b8e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003568:	bf00      	nop
 800356a:	3708      	adds	r7, #8
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}
 8003570:	2000f1cc 	.word	0x2000f1cc

08003574 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8003578:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800357c:	f003 fbee 	bl	8006d5c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003580:	bf00      	nop
 8003582:	bd80      	pop	{r7, pc}

08003584 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003588:	4802      	ldr	r0, [pc, #8]	; (8003594 <TIM6_DAC_IRQHandler+0x10>)
 800358a:	f006 fcb7 	bl	8009efc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800358e:	bf00      	nop
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	2000f00c 	.word	0x2000f00c

08003598 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800359c:	4802      	ldr	r0, [pc, #8]	; (80035a8 <DMA2_Channel1_IRQHandler+0x10>)
 800359e:	f003 f87a 	bl	8006696 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 80035a2:	bf00      	nop
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	20000404 	.word	0x20000404

080035ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80035ac:	b480      	push	{r7}
 80035ae:	af00      	add	r7, sp, #0
	return 1;
 80035b0:	2301      	movs	r3, #1
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr

080035bc <_kill>:

int _kill(int pid, int sig)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b082      	sub	sp, #8
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80035c6:	f00b fa73 	bl	800eab0 <__errno>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2216      	movs	r2, #22
 80035ce:	601a      	str	r2, [r3, #0]
	return -1;
 80035d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3708      	adds	r7, #8
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}

080035dc <_exit>:

void _exit (int status)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b082      	sub	sp, #8
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80035e4:	f04f 31ff 	mov.w	r1, #4294967295
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f7ff ffe7 	bl	80035bc <_kill>
	while (1) {}		/* Make sure we hang here */
 80035ee:	e7fe      	b.n	80035ee <_exit+0x12>

080035f0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b086      	sub	sp, #24
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	60f8      	str	r0, [r7, #12]
 80035f8:	60b9      	str	r1, [r7, #8]
 80035fa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035fc:	2300      	movs	r3, #0
 80035fe:	617b      	str	r3, [r7, #20]
 8003600:	e00a      	b.n	8003618 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003602:	f3af 8000 	nop.w
 8003606:	4601      	mov	r1, r0
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	1c5a      	adds	r2, r3, #1
 800360c:	60ba      	str	r2, [r7, #8]
 800360e:	b2ca      	uxtb	r2, r1
 8003610:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	3301      	adds	r3, #1
 8003616:	617b      	str	r3, [r7, #20]
 8003618:	697a      	ldr	r2, [r7, #20]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	429a      	cmp	r2, r3
 800361e:	dbf0      	blt.n	8003602 <_read+0x12>
	}

return len;
 8003620:	687b      	ldr	r3, [r7, #4]
}
 8003622:	4618      	mov	r0, r3
 8003624:	3718      	adds	r7, #24
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}

0800362a <_close>:
	}
	return len;
}

int _close(int file)
{
 800362a:	b480      	push	{r7}
 800362c:	b083      	sub	sp, #12
 800362e:	af00      	add	r7, sp, #0
 8003630:	6078      	str	r0, [r7, #4]
	return -1;
 8003632:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003636:	4618      	mov	r0, r3
 8003638:	370c      	adds	r7, #12
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr

08003642 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003642:	b480      	push	{r7}
 8003644:	b083      	sub	sp, #12
 8003646:	af00      	add	r7, sp, #0
 8003648:	6078      	str	r0, [r7, #4]
 800364a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003652:	605a      	str	r2, [r3, #4]
	return 0;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	370c      	adds	r7, #12
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr

08003662 <_isatty>:

int _isatty(int file)
{
 8003662:	b480      	push	{r7}
 8003664:	b083      	sub	sp, #12
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
	return 1;
 800366a:	2301      	movs	r3, #1
}
 800366c:	4618      	mov	r0, r3
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr

08003678 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003678:	b480      	push	{r7}
 800367a:	b085      	sub	sp, #20
 800367c:	af00      	add	r7, sp, #0
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	607a      	str	r2, [r7, #4]
	return 0;
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	3714      	adds	r7, #20
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr
	...

08003694 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b086      	sub	sp, #24
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800369c:	4a14      	ldr	r2, [pc, #80]	; (80036f0 <_sbrk+0x5c>)
 800369e:	4b15      	ldr	r3, [pc, #84]	; (80036f4 <_sbrk+0x60>)
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80036a8:	4b13      	ldr	r3, [pc, #76]	; (80036f8 <_sbrk+0x64>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d102      	bne.n	80036b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80036b0:	4b11      	ldr	r3, [pc, #68]	; (80036f8 <_sbrk+0x64>)
 80036b2:	4a12      	ldr	r2, [pc, #72]	; (80036fc <_sbrk+0x68>)
 80036b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036b6:	4b10      	ldr	r3, [pc, #64]	; (80036f8 <_sbrk+0x64>)
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4413      	add	r3, r2
 80036be:	693a      	ldr	r2, [r7, #16]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d207      	bcs.n	80036d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036c4:	f00b f9f4 	bl	800eab0 <__errno>
 80036c8:	4603      	mov	r3, r0
 80036ca:	220c      	movs	r2, #12
 80036cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036ce:	f04f 33ff 	mov.w	r3, #4294967295
 80036d2:	e009      	b.n	80036e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036d4:	4b08      	ldr	r3, [pc, #32]	; (80036f8 <_sbrk+0x64>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036da:	4b07      	ldr	r3, [pc, #28]	; (80036f8 <_sbrk+0x64>)
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4413      	add	r3, r2
 80036e2:	4a05      	ldr	r2, [pc, #20]	; (80036f8 <_sbrk+0x64>)
 80036e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80036e6:	68fb      	ldr	r3, [r7, #12]
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3718      	adds	r7, #24
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	20020000 	.word	0x20020000
 80036f4:	00004000 	.word	0x00004000
 80036f8:	2000ef24 	.word	0x2000ef24
 80036fc:	20010370 	.word	0x20010370

08003700 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003700:	b480      	push	{r7}
 8003702:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003704:	4b06      	ldr	r3, [pc, #24]	; (8003720 <SystemInit+0x20>)
 8003706:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800370a:	4a05      	ldr	r2, [pc, #20]	; (8003720 <SystemInit+0x20>)
 800370c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003710:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003714:	bf00      	nop
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop
 8003720:	e000ed00 	.word	0xe000ed00

08003724 <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b0a0      	sub	sp, #128	; 0x80
 8003728:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800372a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800372e:	2200      	movs	r2, #0
 8003730:	601a      	str	r2, [r3, #0]
 8003732:	605a      	str	r2, [r3, #4]
 8003734:	609a      	str	r2, [r3, #8]
 8003736:	60da      	str	r2, [r3, #12]
 8003738:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800373a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800373e:	2200      	movs	r2, #0
 8003740:	601a      	str	r2, [r3, #0]
 8003742:	605a      	str	r2, [r3, #4]
 8003744:	609a      	str	r2, [r3, #8]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8003746:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800374a:	2200      	movs	r2, #0
 800374c:	601a      	str	r2, [r3, #0]
 800374e:	605a      	str	r2, [r3, #4]
 8003750:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003752:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003756:	2200      	movs	r2, #0
 8003758:	601a      	str	r2, [r3, #0]
 800375a:	605a      	str	r2, [r3, #4]
 800375c:	609a      	str	r2, [r3, #8]
 800375e:	60da      	str	r2, [r3, #12]
 8003760:	611a      	str	r2, [r3, #16]
 8003762:	615a      	str	r2, [r3, #20]
 8003764:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003766:	1d3b      	adds	r3, r7, #4
 8003768:	2234      	movs	r2, #52	; 0x34
 800376a:	2100      	movs	r1, #0
 800376c:	4618      	mov	r0, r3
 800376e:	f00b f9e9 	bl	800eb44 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003772:	4b5f      	ldr	r3, [pc, #380]	; (80038f0 <MX_TIM1_Init+0x1cc>)
 8003774:	4a5f      	ldr	r2, [pc, #380]	; (80038f4 <MX_TIM1_Init+0x1d0>)
 8003776:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003778:	4b5d      	ldr	r3, [pc, #372]	; (80038f0 <MX_TIM1_Init+0x1cc>)
 800377a:	2200      	movs	r2, #0
 800377c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800377e:	4b5c      	ldr	r3, [pc, #368]	; (80038f0 <MX_TIM1_Init+0x1cc>)
 8003780:	2200      	movs	r2, #0
 8003782:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 127;
 8003784:	4b5a      	ldr	r3, [pc, #360]	; (80038f0 <MX_TIM1_Init+0x1cc>)
 8003786:	227f      	movs	r2, #127	; 0x7f
 8003788:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800378a:	4b59      	ldr	r3, [pc, #356]	; (80038f0 <MX_TIM1_Init+0x1cc>)
 800378c:	2200      	movs	r2, #0
 800378e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003790:	4b57      	ldr	r3, [pc, #348]	; (80038f0 <MX_TIM1_Init+0x1cc>)
 8003792:	2200      	movs	r2, #0
 8003794:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003796:	4b56      	ldr	r3, [pc, #344]	; (80038f0 <MX_TIM1_Init+0x1cc>)
 8003798:	2200      	movs	r2, #0
 800379a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800379c:	4854      	ldr	r0, [pc, #336]	; (80038f0 <MX_TIM1_Init+0x1cc>)
 800379e:	f006 f8cb 	bl	8009938 <HAL_TIM_Base_Init>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d001      	beq.n	80037ac <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 80037a8:	f7ff fd8a 	bl	80032c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80037ac:	4850      	ldr	r0, [pc, #320]	; (80038f0 <MX_TIM1_Init+0x1cc>)
 80037ae:	f006 fa32 	bl	8009c16 <HAL_TIM_PWM_Init>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d001      	beq.n	80037bc <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80037b8:	f7ff fd82 	bl	80032c0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 80037bc:	2307      	movs	r3, #7
 80037be:	66fb      	str	r3, [r7, #108]	; 0x6c
  sSlaveConfig.InputTrigger = TIM_TS_ITR10;
 80037c0:	4b4d      	ldr	r3, [pc, #308]	; (80038f8 <MX_TIM1_Init+0x1d4>)
 80037c2:	673b      	str	r3, [r7, #112]	; 0x70
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80037c4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80037c8:	4619      	mov	r1, r3
 80037ca:	4849      	ldr	r0, [pc, #292]	; (80038f0 <MX_TIM1_Init+0x1cc>)
 80037cc:	f006 fe51 	bl	800a472 <HAL_TIM_SlaveConfigSynchro>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d001      	beq.n	80037da <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 80037d6:	f7ff fd73 	bl	80032c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80037da:	2320      	movs	r3, #32
 80037dc:	663b      	str	r3, [r7, #96]	; 0x60
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80037de:	2300      	movs	r3, #0
 80037e0:	667b      	str	r3, [r7, #100]	; 0x64
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037e2:	2300      	movs	r3, #0
 80037e4:	66bb      	str	r3, [r7, #104]	; 0x68
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80037e6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80037ea:	4619      	mov	r1, r3
 80037ec:	4840      	ldr	r0, [pc, #256]	; (80038f0 <MX_TIM1_Init+0x1cc>)
 80037ee:	f007 fcc3 	bl	800b178 <HAL_TIMEx_MasterConfigSynchronization>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d001      	beq.n	80037fc <MX_TIM1_Init+0xd8>
  {
    Error_Handler();
 80037f8:	f7ff fd62 	bl	80032c0 <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_BKIN;
 80037fc:	2301      	movs	r3, #1
 80037fe:	657b      	str	r3, [r7, #84]	; 0x54
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 8003800:	2301      	movs	r3, #1
 8003802:	65bb      	str	r3, [r7, #88]	; 0x58
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 8003804:	2300      	movs	r3, #0
 8003806:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8003808:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800380c:	461a      	mov	r2, r3
 800380e:	2101      	movs	r1, #1
 8003810:	4837      	ldr	r0, [pc, #220]	; (80038f0 <MX_TIM1_Init+0x1cc>)
 8003812:	f007 fdf9 	bl	800b408 <HAL_TIMEx_ConfigBreakInput>
 8003816:	4603      	mov	r3, r0
 8003818:	2b00      	cmp	r3, #0
 800381a:	d001      	beq.n	8003820 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 800381c:	f7ff fd50 	bl	80032c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8003820:	2370      	movs	r3, #112	; 0x70
 8003822:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 64;
 8003824:	2340      	movs	r3, #64	; 0x40
 8003826:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003828:	2300      	movs	r3, #0
 800382a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800382c:	2300      	movs	r3, #0
 800382e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003830:	2300      	movs	r3, #0
 8003832:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 8003834:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003838:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800383a:	2300      	movs	r3, #0
 800383c:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800383e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003842:	2200      	movs	r2, #0
 8003844:	4619      	mov	r1, r3
 8003846:	482a      	ldr	r0, [pc, #168]	; (80038f0 <MX_TIM1_Init+0x1cc>)
 8003848:	f006 fcd8 	bl	800a1fc <HAL_TIM_PWM_ConfigChannel>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d001      	beq.n	8003856 <MX_TIM1_Init+0x132>
  {
    Error_Handler();
 8003852:	f7ff fd35 	bl	80032c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_COMBINED_PWM1;
 8003856:	4b29      	ldr	r3, [pc, #164]	; (80038fc <MX_TIM1_Init+0x1d8>)
 8003858:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800385a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800385e:	2208      	movs	r2, #8
 8003860:	4619      	mov	r1, r3
 8003862:	4823      	ldr	r0, [pc, #140]	; (80038f0 <MX_TIM1_Init+0x1cc>)
 8003864:	f006 fcca 	bl	800a1fc <HAL_TIM_PWM_ConfigChannel>
 8003868:	4603      	mov	r3, r0
 800386a:	2b00      	cmp	r3, #0
 800386c:	d001      	beq.n	8003872 <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 800386e:	f7ff fd27 	bl	80032c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_COMBINED_PWM2;
 8003872:	4b23      	ldr	r3, [pc, #140]	; (8003900 <MX_TIM1_Init+0x1dc>)
 8003874:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003876:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800387a:	220c      	movs	r2, #12
 800387c:	4619      	mov	r1, r3
 800387e:	481c      	ldr	r0, [pc, #112]	; (80038f0 <MX_TIM1_Init+0x1cc>)
 8003880:	f006 fcbc 	bl	800a1fc <HAL_TIM_PWM_ConfigChannel>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d001      	beq.n	800388e <MX_TIM1_Init+0x16a>
  {
    Error_Handler();
 800388a:	f7ff fd19 	bl	80032c0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 800388e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003892:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8003894:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003898:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800389a:	2300      	movs	r3, #0
 800389c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 85;
 800389e:	2355      	movs	r3, #85	; 0x55
 80038a0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 80038a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80038a6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80038a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80038ac:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 1;
 80038ae:	2301      	movs	r3, #1
 80038b0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80038b2:	2300      	movs	r3, #0
 80038b4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80038b6:	2300      	movs	r3, #0
 80038b8:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80038ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038be:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80038c0:	2300      	movs	r3, #0
 80038c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80038c4:	2300      	movs	r3, #0
 80038c6:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80038c8:	2300      	movs	r3, #0
 80038ca:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80038cc:	1d3b      	adds	r3, r7, #4
 80038ce:	4619      	mov	r1, r3
 80038d0:	4807      	ldr	r0, [pc, #28]	; (80038f0 <MX_TIM1_Init+0x1cc>)
 80038d2:	f007 fce7 	bl	800b2a4 <HAL_TIMEx_ConfigBreakDeadTime>
 80038d6:	4603      	mov	r3, r0
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d001      	beq.n	80038e0 <MX_TIM1_Init+0x1bc>
  {
    Error_Handler();
 80038dc:	f7ff fcf0 	bl	80032c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80038e0:	4803      	ldr	r0, [pc, #12]	; (80038f0 <MX_TIM1_Init+0x1cc>)
 80038e2:	f000 fa7f 	bl	8003de4 <HAL_TIM_MspPostInit>

}
 80038e6:	bf00      	nop
 80038e8:	3780      	adds	r7, #128	; 0x80
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	bf00      	nop
 80038f0:	2000ef28 	.word	0x2000ef28
 80038f4:	40012c00 	.word	0x40012c00
 80038f8:	00100060 	.word	0x00100060
 80038fc:	00010040 	.word	0x00010040
 8003900:	00010050 	.word	0x00010050

08003904 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b090      	sub	sp, #64	; 0x40
 8003908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800390a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800390e:	2200      	movs	r2, #0
 8003910:	601a      	str	r2, [r3, #0]
 8003912:	605a      	str	r2, [r3, #4]
 8003914:	609a      	str	r2, [r3, #8]
 8003916:	60da      	str	r2, [r3, #12]
 8003918:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800391a:	f107 0320 	add.w	r3, r7, #32
 800391e:	2200      	movs	r2, #0
 8003920:	601a      	str	r2, [r3, #0]
 8003922:	605a      	str	r2, [r3, #4]
 8003924:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003926:	1d3b      	adds	r3, r7, #4
 8003928:	2200      	movs	r2, #0
 800392a:	601a      	str	r2, [r3, #0]
 800392c:	605a      	str	r2, [r3, #4]
 800392e:	609a      	str	r2, [r3, #8]
 8003930:	60da      	str	r2, [r3, #12]
 8003932:	611a      	str	r2, [r3, #16]
 8003934:	615a      	str	r2, [r3, #20]
 8003936:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003938:	4b2d      	ldr	r3, [pc, #180]	; (80039f0 <MX_TIM2_Init+0xec>)
 800393a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800393e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003940:	4b2b      	ldr	r3, [pc, #172]	; (80039f0 <MX_TIM2_Init+0xec>)
 8003942:	2200      	movs	r2, #0
 8003944:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8003946:	4b2a      	ldr	r3, [pc, #168]	; (80039f0 <MX_TIM2_Init+0xec>)
 8003948:	2260      	movs	r2, #96	; 0x60
 800394a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1;
 800394c:	4b28      	ldr	r3, [pc, #160]	; (80039f0 <MX_TIM2_Init+0xec>)
 800394e:	2201      	movs	r2, #1
 8003950:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003952:	4b27      	ldr	r3, [pc, #156]	; (80039f0 <MX_TIM2_Init+0xec>)
 8003954:	2200      	movs	r2, #0
 8003956:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003958:	4b25      	ldr	r3, [pc, #148]	; (80039f0 <MX_TIM2_Init+0xec>)
 800395a:	2200      	movs	r2, #0
 800395c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800395e:	4824      	ldr	r0, [pc, #144]	; (80039f0 <MX_TIM2_Init+0xec>)
 8003960:	f005 ffea 	bl	8009938 <HAL_TIM_Base_Init>
 8003964:	4603      	mov	r3, r0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d001      	beq.n	800396e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800396a:	f7ff fca9 	bl	80032c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800396e:	4820      	ldr	r0, [pc, #128]	; (80039f0 <MX_TIM2_Init+0xec>)
 8003970:	f006 f951 	bl	8009c16 <HAL_TIM_PWM_Init>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800397a:	f7ff fca1 	bl	80032c0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 800397e:	2307      	movs	r3, #7
 8003980:	62fb      	str	r3, [r7, #44]	; 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ITR10;
 8003982:	4b1c      	ldr	r3, [pc, #112]	; (80039f4 <MX_TIM2_Init+0xf0>)
 8003984:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8003986:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800398a:	4619      	mov	r1, r3
 800398c:	4818      	ldr	r0, [pc, #96]	; (80039f0 <MX_TIM2_Init+0xec>)
 800398e:	f006 fd70 	bl	800a472 <HAL_TIM_SlaveConfigSynchro>
 8003992:	4603      	mov	r3, r0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d001      	beq.n	800399c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8003998:	f7ff fc92 	bl	80032c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 800399c:	2350      	movs	r3, #80	; 0x50
 800399e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039a0:	2300      	movs	r3, #0
 80039a2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80039a4:	f107 0320 	add.w	r3, r7, #32
 80039a8:	4619      	mov	r1, r3
 80039aa:	4811      	ldr	r0, [pc, #68]	; (80039f0 <MX_TIM2_Init+0xec>)
 80039ac:	f007 fbe4 	bl	800b178 <HAL_TIMEx_MasterConfigSynchronization>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d001      	beq.n	80039ba <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 80039b6:	f7ff fc83 	bl	80032c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80039ba:	2360      	movs	r3, #96	; 0x60
 80039bc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1;
 80039be:	2301      	movs	r3, #1
 80039c0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80039c2:	2300      	movs	r3, #0
 80039c4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80039c6:	2300      	movs	r3, #0
 80039c8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80039ca:	1d3b      	adds	r3, r7, #4
 80039cc:	2204      	movs	r2, #4
 80039ce:	4619      	mov	r1, r3
 80039d0:	4807      	ldr	r0, [pc, #28]	; (80039f0 <MX_TIM2_Init+0xec>)
 80039d2:	f006 fc13 	bl	800a1fc <HAL_TIM_PWM_ConfigChannel>
 80039d6:	4603      	mov	r3, r0
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d001      	beq.n	80039e0 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 80039dc:	f7ff fc70 	bl	80032c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80039e0:	4803      	ldr	r0, [pc, #12]	; (80039f0 <MX_TIM2_Init+0xec>)
 80039e2:	f000 f9ff 	bl	8003de4 <HAL_TIM_MspPostInit>

}
 80039e6:	bf00      	nop
 80039e8:	3740      	adds	r7, #64	; 0x40
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	2000ef74 	.word	0x2000ef74
 80039f4:	00100060 	.word	0x00100060

080039f8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b090      	sub	sp, #64	; 0x40
 80039fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80039fe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a02:	2200      	movs	r2, #0
 8003a04:	601a      	str	r2, [r3, #0]
 8003a06:	605a      	str	r2, [r3, #4]
 8003a08:	609a      	str	r2, [r3, #8]
 8003a0a:	60da      	str	r2, [r3, #12]
 8003a0c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a0e:	f107 0320 	add.w	r3, r7, #32
 8003a12:	2200      	movs	r2, #0
 8003a14:	601a      	str	r2, [r3, #0]
 8003a16:	605a      	str	r2, [r3, #4]
 8003a18:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a1a:	1d3b      	adds	r3, r7, #4
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	601a      	str	r2, [r3, #0]
 8003a20:	605a      	str	r2, [r3, #4]
 8003a22:	609a      	str	r2, [r3, #8]
 8003a24:	60da      	str	r2, [r3, #12]
 8003a26:	611a      	str	r2, [r3, #16]
 8003a28:	615a      	str	r2, [r3, #20]
 8003a2a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003a2c:	4b2c      	ldr	r3, [pc, #176]	; (8003ae0 <MX_TIM3_Init+0xe8>)
 8003a2e:	4a2d      	ldr	r2, [pc, #180]	; (8003ae4 <MX_TIM3_Init+0xec>)
 8003a30:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003a32:	4b2b      	ldr	r3, [pc, #172]	; (8003ae0 <MX_TIM3_Init+0xe8>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a38:	4b29      	ldr	r3, [pc, #164]	; (8003ae0 <MX_TIM3_Init+0xe8>)
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 5;
 8003a3e:	4b28      	ldr	r3, [pc, #160]	; (8003ae0 <MX_TIM3_Init+0xe8>)
 8003a40:	2205      	movs	r2, #5
 8003a42:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a44:	4b26      	ldr	r3, [pc, #152]	; (8003ae0 <MX_TIM3_Init+0xe8>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a4a:	4b25      	ldr	r3, [pc, #148]	; (8003ae0 <MX_TIM3_Init+0xe8>)
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003a50:	4823      	ldr	r0, [pc, #140]	; (8003ae0 <MX_TIM3_Init+0xe8>)
 8003a52:	f005 ff71 	bl	8009938 <HAL_TIM_Base_Init>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8003a5c:	f7ff fc30 	bl	80032c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003a60:	481f      	ldr	r0, [pc, #124]	; (8003ae0 <MX_TIM3_Init+0xe8>)
 8003a62:	f006 f8d8 	bl	8009c16 <HAL_TIM_PWM_Init>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d001      	beq.n	8003a70 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8003a6c:	f7ff fc28 	bl	80032c0 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8003a70:	2307      	movs	r3, #7
 8003a72:	62fb      	str	r3, [r7, #44]	; 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8003a74:	2300      	movs	r3, #0
 8003a76:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8003a78:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a7c:	4619      	mov	r1, r3
 8003a7e:	4818      	ldr	r0, [pc, #96]	; (8003ae0 <MX_TIM3_Init+0xe8>)
 8003a80:	f006 fcf7 	bl	800a472 <HAL_TIM_SlaveConfigSynchro>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d001      	beq.n	8003a8e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8003a8a:	f7ff fc19 	bl	80032c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003a8e:	2320      	movs	r3, #32
 8003a90:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a92:	2300      	movs	r3, #0
 8003a94:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003a96:	f107 0320 	add.w	r3, r7, #32
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	4810      	ldr	r0, [pc, #64]	; (8003ae0 <MX_TIM3_Init+0xe8>)
 8003a9e:	f007 fb6b 	bl	800b178 <HAL_TIMEx_MasterConfigSynchronization>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d001      	beq.n	8003aac <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8003aa8:	f7ff fc0a 	bl	80032c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003aac:	2360      	movs	r3, #96	; 0x60
 8003aae:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 4;
 8003ab0:	2304      	movs	r3, #4
 8003ab2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003abc:	1d3b      	adds	r3, r7, #4
 8003abe:	2200      	movs	r2, #0
 8003ac0:	4619      	mov	r1, r3
 8003ac2:	4807      	ldr	r0, [pc, #28]	; (8003ae0 <MX_TIM3_Init+0xe8>)
 8003ac4:	f006 fb9a 	bl	800a1fc <HAL_TIM_PWM_ConfigChannel>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d001      	beq.n	8003ad2 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8003ace:	f7ff fbf7 	bl	80032c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003ad2:	4803      	ldr	r0, [pc, #12]	; (8003ae0 <MX_TIM3_Init+0xe8>)
 8003ad4:	f000 f986 	bl	8003de4 <HAL_TIM_MspPostInit>

}
 8003ad8:	bf00      	nop
 8003ada:	3740      	adds	r7, #64	; 0x40
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	2000efc0 	.word	0x2000efc0
 8003ae4:	40000400 	.word	0x40000400

08003ae8 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003aee:	1d3b      	adds	r3, r7, #4
 8003af0:	2200      	movs	r2, #0
 8003af2:	601a      	str	r2, [r3, #0]
 8003af4:	605a      	str	r2, [r3, #4]
 8003af6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003af8:	4b14      	ldr	r3, [pc, #80]	; (8003b4c <MX_TIM6_Init+0x64>)
 8003afa:	4a15      	ldr	r2, [pc, #84]	; (8003b50 <MX_TIM6_Init+0x68>)
 8003afc:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 169;
 8003afe:	4b13      	ldr	r3, [pc, #76]	; (8003b4c <MX_TIM6_Init+0x64>)
 8003b00:	22a9      	movs	r2, #169	; 0xa9
 8003b02:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b04:	4b11      	ldr	r3, [pc, #68]	; (8003b4c <MX_TIM6_Init+0x64>)
 8003b06:	2200      	movs	r2, #0
 8003b08:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 49;
 8003b0a:	4b10      	ldr	r3, [pc, #64]	; (8003b4c <MX_TIM6_Init+0x64>)
 8003b0c:	2231      	movs	r2, #49	; 0x31
 8003b0e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b10:	4b0e      	ldr	r3, [pc, #56]	; (8003b4c <MX_TIM6_Init+0x64>)
 8003b12:	2200      	movs	r2, #0
 8003b14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003b16:	480d      	ldr	r0, [pc, #52]	; (8003b4c <MX_TIM6_Init+0x64>)
 8003b18:	f005 ff0e 	bl	8009938 <HAL_TIM_Base_Init>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d001      	beq.n	8003b26 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8003b22:	f7ff fbcd 	bl	80032c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b26:	2300      	movs	r3, #0
 8003b28:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003b2e:	1d3b      	adds	r3, r7, #4
 8003b30:	4619      	mov	r1, r3
 8003b32:	4806      	ldr	r0, [pc, #24]	; (8003b4c <MX_TIM6_Init+0x64>)
 8003b34:	f007 fb20 	bl	800b178 <HAL_TIMEx_MasterConfigSynchronization>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d001      	beq.n	8003b42 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8003b3e:	f7ff fbbf 	bl	80032c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003b42:	bf00      	nop
 8003b44:	3710      	adds	r7, #16
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	2000f00c 	.word	0x2000f00c
 8003b50:	40001000 	.word	0x40001000

08003b54 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b5a:	1d3b      	adds	r3, r7, #4
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	601a      	str	r2, [r3, #0]
 8003b60:	605a      	str	r2, [r3, #4]
 8003b62:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003b64:	4b15      	ldr	r3, [pc, #84]	; (8003bbc <MX_TIM7_Init+0x68>)
 8003b66:	4a16      	ldr	r2, [pc, #88]	; (8003bc0 <MX_TIM7_Init+0x6c>)
 8003b68:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 16999;
 8003b6a:	4b14      	ldr	r3, [pc, #80]	; (8003bbc <MX_TIM7_Init+0x68>)
 8003b6c:	f244 2267 	movw	r2, #16999	; 0x4267
 8003b70:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b72:	4b12      	ldr	r3, [pc, #72]	; (8003bbc <MX_TIM7_Init+0x68>)
 8003b74:	2200      	movs	r2, #0
 8003b76:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8003b78:	4b10      	ldr	r3, [pc, #64]	; (8003bbc <MX_TIM7_Init+0x68>)
 8003b7a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003b7e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b80:	4b0e      	ldr	r3, [pc, #56]	; (8003bbc <MX_TIM7_Init+0x68>)
 8003b82:	2200      	movs	r2, #0
 8003b84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003b86:	480d      	ldr	r0, [pc, #52]	; (8003bbc <MX_TIM7_Init+0x68>)
 8003b88:	f005 fed6 	bl	8009938 <HAL_TIM_Base_Init>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d001      	beq.n	8003b96 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8003b92:	f7ff fb95 	bl	80032c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003b96:	2320      	movs	r3, #32
 8003b98:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003b9e:	1d3b      	adds	r3, r7, #4
 8003ba0:	4619      	mov	r1, r3
 8003ba2:	4806      	ldr	r0, [pc, #24]	; (8003bbc <MX_TIM7_Init+0x68>)
 8003ba4:	f007 fae8 	bl	800b178 <HAL_TIMEx_MasterConfigSynchronization>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d001      	beq.n	8003bb2 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8003bae:	f7ff fb87 	bl	80032c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003bb2:	bf00      	nop
 8003bb4:	3710      	adds	r7, #16
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	2000f058 	.word	0x2000f058
 8003bc0:	40001400 	.word	0x40001400

08003bc4 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8003bc8:	4b0f      	ldr	r3, [pc, #60]	; (8003c08 <MX_TIM16_Init+0x44>)
 8003bca:	4a10      	ldr	r2, [pc, #64]	; (8003c0c <MX_TIM16_Init+0x48>)
 8003bcc:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 8003bce:	4b0e      	ldr	r3, [pc, #56]	; (8003c08 <MX_TIM16_Init+0x44>)
 8003bd0:	22a9      	movs	r2, #169	; 0xa9
 8003bd2:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bd4:	4b0c      	ldr	r3, [pc, #48]	; (8003c08 <MX_TIM16_Init+0x44>)
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8003bda:	4b0b      	ldr	r3, [pc, #44]	; (8003c08 <MX_TIM16_Init+0x44>)
 8003bdc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003be0:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003be2:	4b09      	ldr	r3, [pc, #36]	; (8003c08 <MX_TIM16_Init+0x44>)
 8003be4:	2200      	movs	r2, #0
 8003be6:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8003be8:	4b07      	ldr	r3, [pc, #28]	; (8003c08 <MX_TIM16_Init+0x44>)
 8003bea:	2200      	movs	r2, #0
 8003bec:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bee:	4b06      	ldr	r3, [pc, #24]	; (8003c08 <MX_TIM16_Init+0x44>)
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8003bf4:	4804      	ldr	r0, [pc, #16]	; (8003c08 <MX_TIM16_Init+0x44>)
 8003bf6:	f005 fe9f 	bl	8009938 <HAL_TIM_Base_Init>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d001      	beq.n	8003c04 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8003c00:	f7ff fb5e 	bl	80032c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8003c04:	bf00      	nop
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	2000f0a4 	.word	0x2000f0a4
 8003c0c:	40014400 	.word	0x40014400

08003c10 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8003c14:	4b10      	ldr	r3, [pc, #64]	; (8003c58 <MX_TIM17_Init+0x48>)
 8003c16:	4a11      	ldr	r2, [pc, #68]	; (8003c5c <MX_TIM17_Init+0x4c>)
 8003c18:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 16999;
 8003c1a:	4b0f      	ldr	r3, [pc, #60]	; (8003c58 <MX_TIM17_Init+0x48>)
 8003c1c:	f244 2267 	movw	r2, #16999	; 0x4267
 8003c20:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c22:	4b0d      	ldr	r3, [pc, #52]	; (8003c58 <MX_TIM17_Init+0x48>)
 8003c24:	2200      	movs	r2, #0
 8003c26:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8003c28:	4b0b      	ldr	r3, [pc, #44]	; (8003c58 <MX_TIM17_Init+0x48>)
 8003c2a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003c2e:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c30:	4b09      	ldr	r3, [pc, #36]	; (8003c58 <MX_TIM17_Init+0x48>)
 8003c32:	2200      	movs	r2, #0
 8003c34:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8003c36:	4b08      	ldr	r3, [pc, #32]	; (8003c58 <MX_TIM17_Init+0x48>)
 8003c38:	2200      	movs	r2, #0
 8003c3a:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c3c:	4b06      	ldr	r3, [pc, #24]	; (8003c58 <MX_TIM17_Init+0x48>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8003c42:	4805      	ldr	r0, [pc, #20]	; (8003c58 <MX_TIM17_Init+0x48>)
 8003c44:	f005 fe78 	bl	8009938 <HAL_TIM_Base_Init>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d001      	beq.n	8003c52 <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 8003c4e:	f7ff fb37 	bl	80032c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8003c52:	bf00      	nop
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	bf00      	nop
 8003c58:	2000f0f0 	.word	0x2000f0f0
 8003c5c:	40014800 	.word	0x40014800

08003c60 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b090      	sub	sp, #64	; 0x40
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c68:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	601a      	str	r2, [r3, #0]
 8003c70:	605a      	str	r2, [r3, #4]
 8003c72:	609a      	str	r2, [r3, #8]
 8003c74:	60da      	str	r2, [r3, #12]
 8003c76:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a52      	ldr	r2, [pc, #328]	; (8003dc8 <HAL_TIM_Base_MspInit+0x168>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d12a      	bne.n	8003cd8 <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003c82:	4b52      	ldr	r3, [pc, #328]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003c84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c86:	4a51      	ldr	r2, [pc, #324]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003c88:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003c8c:	6613      	str	r3, [r2, #96]	; 0x60
 8003c8e:	4b4f      	ldr	r3, [pc, #316]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003c90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c96:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c98:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c9a:	4b4c      	ldr	r3, [pc, #304]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003c9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c9e:	4a4b      	ldr	r2, [pc, #300]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003ca0:	f043 0301 	orr.w	r3, r3, #1
 8003ca4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ca6:	4b49      	ldr	r3, [pc, #292]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003ca8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003caa:	f003 0301 	and.w	r3, r3, #1
 8003cae:	627b      	str	r3, [r7, #36]	; 0x24
 8003cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM1 GPIO Configuration
    PA15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003cb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003cb8:	2312      	movs	r3, #18
 8003cba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM1;
 8003cc4:	2309      	movs	r3, #9
 8003cc6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cc8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ccc:	4619      	mov	r1, r3
 8003cce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003cd2:	f002 fe77 	bl	80069c4 <HAL_GPIO_Init>
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8003cd6:	e072      	b.n	8003dbe <HAL_TIM_Base_MspInit+0x15e>
  else if(tim_baseHandle->Instance==TIM2)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ce0:	d10c      	bne.n	8003cfc <HAL_TIM_Base_MspInit+0x9c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003ce2:	4b3a      	ldr	r3, [pc, #232]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003ce4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ce6:	4a39      	ldr	r2, [pc, #228]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003ce8:	f043 0301 	orr.w	r3, r3, #1
 8003cec:	6593      	str	r3, [r2, #88]	; 0x58
 8003cee:	4b37      	ldr	r3, [pc, #220]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cf2:	f003 0301 	and.w	r3, r3, #1
 8003cf6:	623b      	str	r3, [r7, #32]
 8003cf8:	6a3b      	ldr	r3, [r7, #32]
}
 8003cfa:	e060      	b.n	8003dbe <HAL_TIM_Base_MspInit+0x15e>
  else if(tim_baseHandle->Instance==TIM3)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a33      	ldr	r2, [pc, #204]	; (8003dd0 <HAL_TIM_Base_MspInit+0x170>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d10c      	bne.n	8003d20 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003d06:	4b31      	ldr	r3, [pc, #196]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d0a:	4a30      	ldr	r2, [pc, #192]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003d0c:	f043 0302 	orr.w	r3, r3, #2
 8003d10:	6593      	str	r3, [r2, #88]	; 0x58
 8003d12:	4b2e      	ldr	r3, [pc, #184]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003d14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d16:	f003 0302 	and.w	r3, r3, #2
 8003d1a:	61fb      	str	r3, [r7, #28]
 8003d1c:	69fb      	ldr	r3, [r7, #28]
}
 8003d1e:	e04e      	b.n	8003dbe <HAL_TIM_Base_MspInit+0x15e>
  else if(tim_baseHandle->Instance==TIM6)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a2b      	ldr	r2, [pc, #172]	; (8003dd4 <HAL_TIM_Base_MspInit+0x174>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d114      	bne.n	8003d54 <HAL_TIM_Base_MspInit+0xf4>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003d2a:	4b28      	ldr	r3, [pc, #160]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d2e:	4a27      	ldr	r2, [pc, #156]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003d30:	f043 0310 	orr.w	r3, r3, #16
 8003d34:	6593      	str	r3, [r2, #88]	; 0x58
 8003d36:	4b25      	ldr	r3, [pc, #148]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d3a:	f003 0310 	and.w	r3, r3, #16
 8003d3e:	61bb      	str	r3, [r7, #24]
 8003d40:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003d42:	2200      	movs	r2, #0
 8003d44:	2100      	movs	r1, #0
 8003d46:	2036      	movs	r0, #54	; 0x36
 8003d48:	f002 f88f 	bl	8005e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003d4c:	2036      	movs	r0, #54	; 0x36
 8003d4e:	f002 f8a6 	bl	8005e9e <HAL_NVIC_EnableIRQ>
}
 8003d52:	e034      	b.n	8003dbe <HAL_TIM_Base_MspInit+0x15e>
  else if(tim_baseHandle->Instance==TIM7)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a1f      	ldr	r2, [pc, #124]	; (8003dd8 <HAL_TIM_Base_MspInit+0x178>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d10c      	bne.n	8003d78 <HAL_TIM_Base_MspInit+0x118>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003d5e:	4b1b      	ldr	r3, [pc, #108]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003d60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d62:	4a1a      	ldr	r2, [pc, #104]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003d64:	f043 0320 	orr.w	r3, r3, #32
 8003d68:	6593      	str	r3, [r2, #88]	; 0x58
 8003d6a:	4b18      	ldr	r3, [pc, #96]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003d6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d6e:	f003 0320 	and.w	r3, r3, #32
 8003d72:	617b      	str	r3, [r7, #20]
 8003d74:	697b      	ldr	r3, [r7, #20]
}
 8003d76:	e022      	b.n	8003dbe <HAL_TIM_Base_MspInit+0x15e>
  else if(tim_baseHandle->Instance==TIM16)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a17      	ldr	r2, [pc, #92]	; (8003ddc <HAL_TIM_Base_MspInit+0x17c>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d10c      	bne.n	8003d9c <HAL_TIM_Base_MspInit+0x13c>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003d82:	4b12      	ldr	r3, [pc, #72]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003d84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d86:	4a11      	ldr	r2, [pc, #68]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003d88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d8c:	6613      	str	r3, [r2, #96]	; 0x60
 8003d8e:	4b0f      	ldr	r3, [pc, #60]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003d90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d96:	613b      	str	r3, [r7, #16]
 8003d98:	693b      	ldr	r3, [r7, #16]
}
 8003d9a:	e010      	b.n	8003dbe <HAL_TIM_Base_MspInit+0x15e>
  else if(tim_baseHandle->Instance==TIM17)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a0f      	ldr	r2, [pc, #60]	; (8003de0 <HAL_TIM_Base_MspInit+0x180>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d10b      	bne.n	8003dbe <HAL_TIM_Base_MspInit+0x15e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8003da6:	4b09      	ldr	r3, [pc, #36]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003da8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003daa:	4a08      	ldr	r2, [pc, #32]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003dac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003db0:	6613      	str	r3, [r2, #96]	; 0x60
 8003db2:	4b06      	ldr	r3, [pc, #24]	; (8003dcc <HAL_TIM_Base_MspInit+0x16c>)
 8003db4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003db6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dba:	60fb      	str	r3, [r7, #12]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
}
 8003dbe:	bf00      	nop
 8003dc0:	3740      	adds	r7, #64	; 0x40
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	40012c00 	.word	0x40012c00
 8003dcc:	40021000 	.word	0x40021000
 8003dd0:	40000400 	.word	0x40000400
 8003dd4:	40001000 	.word	0x40001000
 8003dd8:	40001400 	.word	0x40001400
 8003ddc:	40014400 	.word	0x40014400
 8003de0:	40014800 	.word	0x40014800

08003de4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b08c      	sub	sp, #48	; 0x30
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dec:	f107 031c 	add.w	r3, r7, #28
 8003df0:	2200      	movs	r2, #0
 8003df2:	601a      	str	r2, [r3, #0]
 8003df4:	605a      	str	r2, [r3, #4]
 8003df6:	609a      	str	r2, [r3, #8]
 8003df8:	60da      	str	r2, [r3, #12]
 8003dfa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a59      	ldr	r2, [pc, #356]	; (8003f68 <HAL_TIM_MspPostInit+0x184>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d168      	bne.n	8003ed8 <HAL_TIM_MspPostInit+0xf4>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e06:	4b59      	ldr	r3, [pc, #356]	; (8003f6c <HAL_TIM_MspPostInit+0x188>)
 8003e08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e0a:	4a58      	ldr	r2, [pc, #352]	; (8003f6c <HAL_TIM_MspPostInit+0x188>)
 8003e0c:	f043 0304 	orr.w	r3, r3, #4
 8003e10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e12:	4b56      	ldr	r3, [pc, #344]	; (8003f6c <HAL_TIM_MspPostInit+0x188>)
 8003e14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e16:	f003 0304 	and.w	r3, r3, #4
 8003e1a:	61bb      	str	r3, [r7, #24]
 8003e1c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e1e:	4b53      	ldr	r3, [pc, #332]	; (8003f6c <HAL_TIM_MspPostInit+0x188>)
 8003e20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e22:	4a52      	ldr	r2, [pc, #328]	; (8003f6c <HAL_TIM_MspPostInit+0x188>)
 8003e24:	f043 0302 	orr.w	r3, r3, #2
 8003e28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e2a:	4b50      	ldr	r3, [pc, #320]	; (8003f6c <HAL_TIM_MspPostInit+0x188>)
 8003e2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e2e:	f003 0302 	and.w	r3, r3, #2
 8003e32:	617b      	str	r3, [r7, #20]
 8003e34:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e36:	4b4d      	ldr	r3, [pc, #308]	; (8003f6c <HAL_TIM_MspPostInit+0x188>)
 8003e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e3a:	4a4c      	ldr	r2, [pc, #304]	; (8003f6c <HAL_TIM_MspPostInit+0x188>)
 8003e3c:	f043 0301 	orr.w	r3, r3, #1
 8003e40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e42:	4b4a      	ldr	r3, [pc, #296]	; (8003f6c <HAL_TIM_MspPostInit+0x188>)
 8003e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e46:	f003 0301 	and.w	r3, r3, #1
 8003e4a:	613b      	str	r3, [r7, #16]
 8003e4c:	693b      	ldr	r3, [r7, #16]
    PC0     ------> TIM1_CH1
    PB13     ------> TIM1_CH1N
    PA10     ------> TIM1_CH3
    PB9     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e52:	2302      	movs	r3, #2
 8003e54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e56:	2300      	movs	r3, #0
 8003e58:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003e5e:	2302      	movs	r3, #2
 8003e60:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e62:	f107 031c 	add.w	r3, r7, #28
 8003e66:	4619      	mov	r1, r3
 8003e68:	4841      	ldr	r0, [pc, #260]	; (8003f70 <HAL_TIM_MspPostInit+0x18c>)
 8003e6a:	f002 fdab 	bl	80069c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003e6e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003e72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e74:	2302      	movs	r3, #2
 8003e76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003e80:	2306      	movs	r3, #6
 8003e82:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e84:	f107 031c 	add.w	r3, r7, #28
 8003e88:	4619      	mov	r1, r3
 8003e8a:	483a      	ldr	r0, [pc, #232]	; (8003f74 <HAL_TIM_MspPostInit+0x190>)
 8003e8c:	f002 fd9a 	bl	80069c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003e90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e96:	2302      	movs	r3, #2
 8003e98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003ea2:	2306      	movs	r3, #6
 8003ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ea6:	f107 031c 	add.w	r3, r7, #28
 8003eaa:	4619      	mov	r1, r3
 8003eac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003eb0:	f002 fd88 	bl	80069c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003eb4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003eb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eba:	2302      	movs	r3, #2
 8003ebc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM1_COMP1;
 8003ec6:	230c      	movs	r3, #12
 8003ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003eca:	f107 031c 	add.w	r3, r7, #28
 8003ece:	4619      	mov	r1, r3
 8003ed0:	4828      	ldr	r0, [pc, #160]	; (8003f74 <HAL_TIM_MspPostInit+0x190>)
 8003ed2:	f002 fd77 	bl	80069c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003ed6:	e043      	b.n	8003f60 <HAL_TIM_MspPostInit+0x17c>
  else if(timHandle->Instance==TIM2)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ee0:	d11d      	bne.n	8003f1e <HAL_TIM_MspPostInit+0x13a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ee2:	4b22      	ldr	r3, [pc, #136]	; (8003f6c <HAL_TIM_MspPostInit+0x188>)
 8003ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ee6:	4a21      	ldr	r2, [pc, #132]	; (8003f6c <HAL_TIM_MspPostInit+0x188>)
 8003ee8:	f043 0301 	orr.w	r3, r3, #1
 8003eec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003eee:	4b1f      	ldr	r3, [pc, #124]	; (8003f6c <HAL_TIM_MspPostInit+0x188>)
 8003ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ef2:	f003 0301 	and.w	r3, r3, #1
 8003ef6:	60fb      	str	r3, [r7, #12]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003efa:	2302      	movs	r3, #2
 8003efc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003efe:	2302      	movs	r3, #2
 8003f00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f02:	2300      	movs	r3, #0
 8003f04:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f06:	2300      	movs	r3, #0
 8003f08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f0e:	f107 031c 	add.w	r3, r7, #28
 8003f12:	4619      	mov	r1, r3
 8003f14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f18:	f002 fd54 	bl	80069c4 <HAL_GPIO_Init>
}
 8003f1c:	e020      	b.n	8003f60 <HAL_TIM_MspPostInit+0x17c>
  else if(timHandle->Instance==TIM3)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a15      	ldr	r2, [pc, #84]	; (8003f78 <HAL_TIM_MspPostInit+0x194>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d11b      	bne.n	8003f60 <HAL_TIM_MspPostInit+0x17c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f28:	4b10      	ldr	r3, [pc, #64]	; (8003f6c <HAL_TIM_MspPostInit+0x188>)
 8003f2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f2c:	4a0f      	ldr	r2, [pc, #60]	; (8003f6c <HAL_TIM_MspPostInit+0x188>)
 8003f2e:	f043 0302 	orr.w	r3, r3, #2
 8003f32:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003f34:	4b0d      	ldr	r3, [pc, #52]	; (8003f6c <HAL_TIM_MspPostInit+0x188>)
 8003f36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f38:	f003 0302 	and.w	r3, r3, #2
 8003f3c:	60bb      	str	r3, [r7, #8]
 8003f3e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003f40:	2310      	movs	r3, #16
 8003f42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f44:	2302      	movs	r3, #2
 8003f46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003f50:	2302      	movs	r3, #2
 8003f52:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f54:	f107 031c 	add.w	r3, r7, #28
 8003f58:	4619      	mov	r1, r3
 8003f5a:	4806      	ldr	r0, [pc, #24]	; (8003f74 <HAL_TIM_MspPostInit+0x190>)
 8003f5c:	f002 fd32 	bl	80069c4 <HAL_GPIO_Init>
}
 8003f60:	bf00      	nop
 8003f62:	3730      	adds	r7, #48	; 0x30
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	40012c00 	.word	0x40012c00
 8003f6c:	40021000 	.word	0x40021000
 8003f70:	48000800 	.word	0x48000800
 8003f74:	48000400 	.word	0x48000400
 8003f78:	40000400 	.word	0x40000400

08003f7c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003f80:	4b24      	ldr	r3, [pc, #144]	; (8004014 <MX_USART1_UART_Init+0x98>)
 8003f82:	4a25      	ldr	r2, [pc, #148]	; (8004018 <MX_USART1_UART_Init+0x9c>)
 8003f84:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 8003f86:	4b23      	ldr	r3, [pc, #140]	; (8004014 <MX_USART1_UART_Init+0x98>)
 8003f88:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8003f8c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003f8e:	4b21      	ldr	r3, [pc, #132]	; (8004014 <MX_USART1_UART_Init+0x98>)
 8003f90:	2200      	movs	r2, #0
 8003f92:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003f94:	4b1f      	ldr	r3, [pc, #124]	; (8004014 <MX_USART1_UART_Init+0x98>)
 8003f96:	2200      	movs	r2, #0
 8003f98:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003f9a:	4b1e      	ldr	r3, [pc, #120]	; (8004014 <MX_USART1_UART_Init+0x98>)
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003fa0:	4b1c      	ldr	r3, [pc, #112]	; (8004014 <MX_USART1_UART_Init+0x98>)
 8003fa2:	220c      	movs	r2, #12
 8003fa4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003fa6:	4b1b      	ldr	r3, [pc, #108]	; (8004014 <MX_USART1_UART_Init+0x98>)
 8003fa8:	2200      	movs	r2, #0
 8003faa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003fac:	4b19      	ldr	r3, [pc, #100]	; (8004014 <MX_USART1_UART_Init+0x98>)
 8003fae:	2200      	movs	r2, #0
 8003fb0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003fb2:	4b18      	ldr	r3, [pc, #96]	; (8004014 <MX_USART1_UART_Init+0x98>)
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003fb8:	4b16      	ldr	r3, [pc, #88]	; (8004014 <MX_USART1_UART_Init+0x98>)
 8003fba:	2200      	movs	r2, #0
 8003fbc:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003fbe:	4b15      	ldr	r3, [pc, #84]	; (8004014 <MX_USART1_UART_Init+0x98>)
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RS485Ex_Init(&huart1, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	2100      	movs	r1, #0
 8003fca:	4812      	ldr	r0, [pc, #72]	; (8004014 <MX_USART1_UART_Init+0x98>)
 8003fcc:	f008 fdf8 	bl	800cbc0 <HAL_RS485Ex_Init>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d001      	beq.n	8003fda <MX_USART1_UART_Init+0x5e>
  {
    Error_Handler();
 8003fd6:	f7ff f973 	bl	80032c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003fda:	2100      	movs	r1, #0
 8003fdc:	480d      	ldr	r0, [pc, #52]	; (8004014 <MX_USART1_UART_Init+0x98>)
 8003fde:	f008 feaf 	bl	800cd40 <HAL_UARTEx_SetTxFifoThreshold>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d001      	beq.n	8003fec <MX_USART1_UART_Init+0x70>
  {
    Error_Handler();
 8003fe8:	f7ff f96a 	bl	80032c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003fec:	2100      	movs	r1, #0
 8003fee:	4809      	ldr	r0, [pc, #36]	; (8004014 <MX_USART1_UART_Init+0x98>)
 8003ff0:	f008 fee4 	bl	800cdbc <HAL_UARTEx_SetRxFifoThreshold>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d001      	beq.n	8003ffe <MX_USART1_UART_Init+0x82>
  {
    Error_Handler();
 8003ffa:	f7ff f961 	bl	80032c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003ffe:	4805      	ldr	r0, [pc, #20]	; (8004014 <MX_USART1_UART_Init+0x98>)
 8004000:	f008 fe65 	bl	800ccce <HAL_UARTEx_DisableFifoMode>
 8004004:	4603      	mov	r3, r0
 8004006:	2b00      	cmp	r3, #0
 8004008:	d001      	beq.n	800400e <MX_USART1_UART_Init+0x92>
  {
    Error_Handler();
 800400a:	f7ff f959 	bl	80032c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800400e:	bf00      	nop
 8004010:	bd80      	pop	{r7, pc}
 8004012:	bf00      	nop
 8004014:	2000f13c 	.word	0x2000f13c
 8004018:	40013800 	.word	0x40013800

0800401c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004020:	4b22      	ldr	r3, [pc, #136]	; (80040ac <MX_USART2_UART_Init+0x90>)
 8004022:	4a23      	ldr	r2, [pc, #140]	; (80040b0 <MX_USART2_UART_Init+0x94>)
 8004024:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004026:	4b21      	ldr	r3, [pc, #132]	; (80040ac <MX_USART2_UART_Init+0x90>)
 8004028:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800402c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800402e:	4b1f      	ldr	r3, [pc, #124]	; (80040ac <MX_USART2_UART_Init+0x90>)
 8004030:	2200      	movs	r2, #0
 8004032:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004034:	4b1d      	ldr	r3, [pc, #116]	; (80040ac <MX_USART2_UART_Init+0x90>)
 8004036:	2200      	movs	r2, #0
 8004038:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800403a:	4b1c      	ldr	r3, [pc, #112]	; (80040ac <MX_USART2_UART_Init+0x90>)
 800403c:	2200      	movs	r2, #0
 800403e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004040:	4b1a      	ldr	r3, [pc, #104]	; (80040ac <MX_USART2_UART_Init+0x90>)
 8004042:	220c      	movs	r2, #12
 8004044:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004046:	4b19      	ldr	r3, [pc, #100]	; (80040ac <MX_USART2_UART_Init+0x90>)
 8004048:	2200      	movs	r2, #0
 800404a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800404c:	4b17      	ldr	r3, [pc, #92]	; (80040ac <MX_USART2_UART_Init+0x90>)
 800404e:	2200      	movs	r2, #0
 8004050:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004052:	4b16      	ldr	r3, [pc, #88]	; (80040ac <MX_USART2_UART_Init+0x90>)
 8004054:	2200      	movs	r2, #0
 8004056:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004058:	4b14      	ldr	r3, [pc, #80]	; (80040ac <MX_USART2_UART_Init+0x90>)
 800405a:	2200      	movs	r2, #0
 800405c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800405e:	4b13      	ldr	r3, [pc, #76]	; (80040ac <MX_USART2_UART_Init+0x90>)
 8004060:	2200      	movs	r2, #0
 8004062:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004064:	4811      	ldr	r0, [pc, #68]	; (80040ac <MX_USART2_UART_Init+0x90>)
 8004066:	f007 fb5c 	bl	800b722 <HAL_UART_Init>
 800406a:	4603      	mov	r3, r0
 800406c:	2b00      	cmp	r3, #0
 800406e:	d001      	beq.n	8004074 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8004070:	f7ff f926 	bl	80032c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004074:	2100      	movs	r1, #0
 8004076:	480d      	ldr	r0, [pc, #52]	; (80040ac <MX_USART2_UART_Init+0x90>)
 8004078:	f008 fe62 	bl	800cd40 <HAL_UARTEx_SetTxFifoThreshold>
 800407c:	4603      	mov	r3, r0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d001      	beq.n	8004086 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8004082:	f7ff f91d 	bl	80032c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004086:	2100      	movs	r1, #0
 8004088:	4808      	ldr	r0, [pc, #32]	; (80040ac <MX_USART2_UART_Init+0x90>)
 800408a:	f008 fe97 	bl	800cdbc <HAL_UARTEx_SetRxFifoThreshold>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d001      	beq.n	8004098 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8004094:	f7ff f914 	bl	80032c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004098:	4804      	ldr	r0, [pc, #16]	; (80040ac <MX_USART2_UART_Init+0x90>)
 800409a:	f008 fe18 	bl	800ccce <HAL_UARTEx_DisableFifoMode>
 800409e:	4603      	mov	r3, r0
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d001      	beq.n	80040a8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80040a4:	f7ff f90c 	bl	80032c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80040a8:	bf00      	nop
 80040aa:	bd80      	pop	{r7, pc}
 80040ac:	2000f1cc 	.word	0x2000f1cc
 80040b0:	40004400 	.word	0x40004400

080040b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b0a2      	sub	sp, #136	; 0x88
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040bc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80040c0:	2200      	movs	r2, #0
 80040c2:	601a      	str	r2, [r3, #0]
 80040c4:	605a      	str	r2, [r3, #4]
 80040c6:	609a      	str	r2, [r3, #8]
 80040c8:	60da      	str	r2, [r3, #12]
 80040ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80040cc:	f107 0320 	add.w	r3, r7, #32
 80040d0:	2254      	movs	r2, #84	; 0x54
 80040d2:	2100      	movs	r1, #0
 80040d4:	4618      	mov	r0, r3
 80040d6:	f00a fd35 	bl	800eb44 <memset>
  if(uartHandle->Instance==USART1)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a80      	ldr	r2, [pc, #512]	; (80042e0 <HAL_UART_MspInit+0x22c>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	f040 808a 	bne.w	80041fa <HAL_UART_MspInit+0x146>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80040e6:	2301      	movs	r3, #1
 80040e8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80040ea:	2300      	movs	r3, #0
 80040ec:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80040ee:	f107 0320 	add.w	r3, r7, #32
 80040f2:	4618      	mov	r0, r3
 80040f4:	f005 f9d2 	bl	800949c <HAL_RCCEx_PeriphCLKConfig>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d001      	beq.n	8004102 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80040fe:	f7ff f8df 	bl	80032c0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004102:	4b78      	ldr	r3, [pc, #480]	; (80042e4 <HAL_UART_MspInit+0x230>)
 8004104:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004106:	4a77      	ldr	r2, [pc, #476]	; (80042e4 <HAL_UART_MspInit+0x230>)
 8004108:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800410c:	6613      	str	r3, [r2, #96]	; 0x60
 800410e:	4b75      	ldr	r3, [pc, #468]	; (80042e4 <HAL_UART_MspInit+0x230>)
 8004110:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004112:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004116:	61fb      	str	r3, [r7, #28]
 8004118:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800411a:	4b72      	ldr	r3, [pc, #456]	; (80042e4 <HAL_UART_MspInit+0x230>)
 800411c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800411e:	4a71      	ldr	r2, [pc, #452]	; (80042e4 <HAL_UART_MspInit+0x230>)
 8004120:	f043 0304 	orr.w	r3, r3, #4
 8004124:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004126:	4b6f      	ldr	r3, [pc, #444]	; (80042e4 <HAL_UART_MspInit+0x230>)
 8004128:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800412a:	f003 0304 	and.w	r3, r3, #4
 800412e:	61bb      	str	r3, [r7, #24]
 8004130:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004132:	4b6c      	ldr	r3, [pc, #432]	; (80042e4 <HAL_UART_MspInit+0x230>)
 8004134:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004136:	4a6b      	ldr	r2, [pc, #428]	; (80042e4 <HAL_UART_MspInit+0x230>)
 8004138:	f043 0301 	orr.w	r3, r3, #1
 800413c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800413e:	4b69      	ldr	r3, [pc, #420]	; (80042e4 <HAL_UART_MspInit+0x230>)
 8004140:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004142:	f003 0301 	and.w	r3, r3, #1
 8004146:	617b      	str	r3, [r7, #20]
 8004148:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    PA12     ------> USART1_DE
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800414a:	2330      	movs	r3, #48	; 0x30
 800414c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800414e:	2302      	movs	r3, #2
 8004150:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004152:	2300      	movs	r3, #0
 8004154:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004156:	2300      	movs	r3, #0
 8004158:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800415c:	2307      	movs	r3, #7
 800415e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004162:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8004166:	4619      	mov	r1, r3
 8004168:	485f      	ldr	r0, [pc, #380]	; (80042e8 <HAL_UART_MspInit+0x234>)
 800416a:	f002 fc2b 	bl	80069c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800416e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004172:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004174:	2302      	movs	r3, #2
 8004176:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004178:	2300      	movs	r3, #0
 800417a:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800417c:	2300      	movs	r3, #0
 800417e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004182:	2307      	movs	r3, #7
 8004184:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004188:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800418c:	4619      	mov	r1, r3
 800418e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004192:	f002 fc17 	bl	80069c4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel3;
 8004196:	4b55      	ldr	r3, [pc, #340]	; (80042ec <HAL_UART_MspInit+0x238>)
 8004198:	4a55      	ldr	r2, [pc, #340]	; (80042f0 <HAL_UART_MspInit+0x23c>)
 800419a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 800419c:	4b53      	ldr	r3, [pc, #332]	; (80042ec <HAL_UART_MspInit+0x238>)
 800419e:	2219      	movs	r2, #25
 80041a0:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80041a2:	4b52      	ldr	r3, [pc, #328]	; (80042ec <HAL_UART_MspInit+0x238>)
 80041a4:	2210      	movs	r2, #16
 80041a6:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80041a8:	4b50      	ldr	r3, [pc, #320]	; (80042ec <HAL_UART_MspInit+0x238>)
 80041aa:	2200      	movs	r2, #0
 80041ac:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80041ae:	4b4f      	ldr	r3, [pc, #316]	; (80042ec <HAL_UART_MspInit+0x238>)
 80041b0:	2280      	movs	r2, #128	; 0x80
 80041b2:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80041b4:	4b4d      	ldr	r3, [pc, #308]	; (80042ec <HAL_UART_MspInit+0x238>)
 80041b6:	2200      	movs	r2, #0
 80041b8:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80041ba:	4b4c      	ldr	r3, [pc, #304]	; (80042ec <HAL_UART_MspInit+0x238>)
 80041bc:	2200      	movs	r2, #0
 80041be:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80041c0:	4b4a      	ldr	r3, [pc, #296]	; (80042ec <HAL_UART_MspInit+0x238>)
 80041c2:	2200      	movs	r2, #0
 80041c4:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80041c6:	4b49      	ldr	r3, [pc, #292]	; (80042ec <HAL_UART_MspInit+0x238>)
 80041c8:	2200      	movs	r2, #0
 80041ca:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80041cc:	4847      	ldr	r0, [pc, #284]	; (80042ec <HAL_UART_MspInit+0x238>)
 80041ce:	f002 f87f 	bl	80062d0 <HAL_DMA_Init>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d001      	beq.n	80041dc <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 80041d8:	f7ff f872 	bl	80032c0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	4a43      	ldr	r2, [pc, #268]	; (80042ec <HAL_UART_MspInit+0x238>)
 80041e0:	679a      	str	r2, [r3, #120]	; 0x78
 80041e2:	4a42      	ldr	r2, [pc, #264]	; (80042ec <HAL_UART_MspInit+0x238>)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80041e8:	2200      	movs	r2, #0
 80041ea:	2100      	movs	r1, #0
 80041ec:	2025      	movs	r0, #37	; 0x25
 80041ee:	f001 fe3c 	bl	8005e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80041f2:	2025      	movs	r0, #37	; 0x25
 80041f4:	f001 fe53 	bl	8005e9e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80041f8:	e06e      	b.n	80042d8 <HAL_UART_MspInit+0x224>
  else if(uartHandle->Instance==USART2)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a3d      	ldr	r2, [pc, #244]	; (80042f4 <HAL_UART_MspInit+0x240>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d169      	bne.n	80042d8 <HAL_UART_MspInit+0x224>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004204:	2302      	movs	r3, #2
 8004206:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004208:	2300      	movs	r3, #0
 800420a:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800420c:	f107 0320 	add.w	r3, r7, #32
 8004210:	4618      	mov	r0, r3
 8004212:	f005 f943 	bl	800949c <HAL_RCCEx_PeriphCLKConfig>
 8004216:	4603      	mov	r3, r0
 8004218:	2b00      	cmp	r3, #0
 800421a:	d001      	beq.n	8004220 <HAL_UART_MspInit+0x16c>
      Error_Handler();
 800421c:	f7ff f850 	bl	80032c0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004220:	4b30      	ldr	r3, [pc, #192]	; (80042e4 <HAL_UART_MspInit+0x230>)
 8004222:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004224:	4a2f      	ldr	r2, [pc, #188]	; (80042e4 <HAL_UART_MspInit+0x230>)
 8004226:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800422a:	6593      	str	r3, [r2, #88]	; 0x58
 800422c:	4b2d      	ldr	r3, [pc, #180]	; (80042e4 <HAL_UART_MspInit+0x230>)
 800422e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004230:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004234:	613b      	str	r3, [r7, #16]
 8004236:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004238:	4b2a      	ldr	r3, [pc, #168]	; (80042e4 <HAL_UART_MspInit+0x230>)
 800423a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800423c:	4a29      	ldr	r2, [pc, #164]	; (80042e4 <HAL_UART_MspInit+0x230>)
 800423e:	f043 0301 	orr.w	r3, r3, #1
 8004242:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004244:	4b27      	ldr	r3, [pc, #156]	; (80042e4 <HAL_UART_MspInit+0x230>)
 8004246:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004248:	f003 0301 	and.w	r3, r3, #1
 800424c:	60fb      	str	r3, [r7, #12]
 800424e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004250:	230c      	movs	r3, #12
 8004252:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004254:	2302      	movs	r3, #2
 8004256:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004258:	2300      	movs	r3, #0
 800425a:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800425c:	2300      	movs	r3, #0
 800425e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004262:	2307      	movs	r3, #7
 8004264:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004268:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800426c:	4619      	mov	r1, r3
 800426e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004272:	f002 fba7 	bl	80069c4 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8004276:	4b20      	ldr	r3, [pc, #128]	; (80042f8 <HAL_UART_MspInit+0x244>)
 8004278:	4a20      	ldr	r2, [pc, #128]	; (80042fc <HAL_UART_MspInit+0x248>)
 800427a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800427c:	4b1e      	ldr	r3, [pc, #120]	; (80042f8 <HAL_UART_MspInit+0x244>)
 800427e:	221b      	movs	r2, #27
 8004280:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004282:	4b1d      	ldr	r3, [pc, #116]	; (80042f8 <HAL_UART_MspInit+0x244>)
 8004284:	2210      	movs	r2, #16
 8004286:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004288:	4b1b      	ldr	r3, [pc, #108]	; (80042f8 <HAL_UART_MspInit+0x244>)
 800428a:	2200      	movs	r2, #0
 800428c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800428e:	4b1a      	ldr	r3, [pc, #104]	; (80042f8 <HAL_UART_MspInit+0x244>)
 8004290:	2280      	movs	r2, #128	; 0x80
 8004292:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004294:	4b18      	ldr	r3, [pc, #96]	; (80042f8 <HAL_UART_MspInit+0x244>)
 8004296:	2200      	movs	r2, #0
 8004298:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800429a:	4b17      	ldr	r3, [pc, #92]	; (80042f8 <HAL_UART_MspInit+0x244>)
 800429c:	2200      	movs	r2, #0
 800429e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80042a0:	4b15      	ldr	r3, [pc, #84]	; (80042f8 <HAL_UART_MspInit+0x244>)
 80042a2:	2200      	movs	r2, #0
 80042a4:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80042a6:	4b14      	ldr	r3, [pc, #80]	; (80042f8 <HAL_UART_MspInit+0x244>)
 80042a8:	2200      	movs	r2, #0
 80042aa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80042ac:	4812      	ldr	r0, [pc, #72]	; (80042f8 <HAL_UART_MspInit+0x244>)
 80042ae:	f002 f80f 	bl	80062d0 <HAL_DMA_Init>
 80042b2:	4603      	mov	r3, r0
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d001      	beq.n	80042bc <HAL_UART_MspInit+0x208>
      Error_Handler();
 80042b8:	f7ff f802 	bl	80032c0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a0e      	ldr	r2, [pc, #56]	; (80042f8 <HAL_UART_MspInit+0x244>)
 80042c0:	679a      	str	r2, [r3, #120]	; 0x78
 80042c2:	4a0d      	ldr	r2, [pc, #52]	; (80042f8 <HAL_UART_MspInit+0x244>)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80042c8:	2200      	movs	r2, #0
 80042ca:	2100      	movs	r1, #0
 80042cc:	2026      	movs	r0, #38	; 0x26
 80042ce:	f001 fdcc 	bl	8005e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80042d2:	2026      	movs	r0, #38	; 0x26
 80042d4:	f001 fde3 	bl	8005e9e <HAL_NVIC_EnableIRQ>
}
 80042d8:	bf00      	nop
 80042da:	3788      	adds	r7, #136	; 0x88
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	40013800 	.word	0x40013800
 80042e4:	40021000 	.word	0x40021000
 80042e8:	48000800 	.word	0x48000800
 80042ec:	2000f25c 	.word	0x2000f25c
 80042f0:	40020030 	.word	0x40020030
 80042f4:	40004400 	.word	0x40004400
 80042f8:	2000f2bc 	.word	0x2000f2bc
 80042fc:	4002001c 	.word	0x4002001c

08004300 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004300:	480d      	ldr	r0, [pc, #52]	; (8004338 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004302:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004304:	480d      	ldr	r0, [pc, #52]	; (800433c <LoopForever+0x6>)
  ldr r1, =_edata
 8004306:	490e      	ldr	r1, [pc, #56]	; (8004340 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004308:	4a0e      	ldr	r2, [pc, #56]	; (8004344 <LoopForever+0xe>)
  movs r3, #0
 800430a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800430c:	e002      	b.n	8004314 <LoopCopyDataInit>

0800430e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800430e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004310:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004312:	3304      	adds	r3, #4

08004314 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004314:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004316:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004318:	d3f9      	bcc.n	800430e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800431a:	4a0b      	ldr	r2, [pc, #44]	; (8004348 <LoopForever+0x12>)
  ldr r4, =_ebss
 800431c:	4c0b      	ldr	r4, [pc, #44]	; (800434c <LoopForever+0x16>)
  movs r3, #0
 800431e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004320:	e001      	b.n	8004326 <LoopFillZerobss>

08004322 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004322:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004324:	3204      	adds	r2, #4

08004326 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004326:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004328:	d3fb      	bcc.n	8004322 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800432a:	f7ff f9e9 	bl	8003700 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800432e:	f00a fbd7 	bl	800eae0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004332:	f7fd fbe9 	bl	8001b08 <main>

08004336 <LoopForever>:

LoopForever:
    b LoopForever
 8004336:	e7fe      	b.n	8004336 <LoopForever>
  ldr   r0, =_estack
 8004338:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800433c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004340:	200002b0 	.word	0x200002b0
  ldr r2, =_sidata
 8004344:	0802a910 	.word	0x0802a910
  ldr r2, =_sbss
 8004348:	200002b0 	.word	0x200002b0
  ldr r4, =_ebss
 800434c:	20010370 	.word	0x20010370

08004350 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004350:	e7fe      	b.n	8004350 <ADC1_2_IRQHandler>

08004352 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004352:	b580      	push	{r7, lr}
 8004354:	b082      	sub	sp, #8
 8004356:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004358:	2300      	movs	r3, #0
 800435a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800435c:	2003      	movs	r0, #3
 800435e:	f001 fd79 	bl	8005e54 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004362:	2000      	movs	r0, #0
 8004364:	f000 f80e 	bl	8004384 <HAL_InitTick>
 8004368:	4603      	mov	r3, r0
 800436a:	2b00      	cmp	r3, #0
 800436c:	d002      	beq.n	8004374 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	71fb      	strb	r3, [r7, #7]
 8004372:	e001      	b.n	8004378 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004374:	f7fe ffb8 	bl	80032e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004378:	79fb      	ldrb	r3, [r7, #7]

}
 800437a:	4618      	mov	r0, r3
 800437c:	3708      	adds	r7, #8
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
	...

08004384 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b084      	sub	sp, #16
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800438c:	2300      	movs	r3, #0
 800438e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004390:	4b16      	ldr	r3, [pc, #88]	; (80043ec <HAL_InitTick+0x68>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d022      	beq.n	80043de <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004398:	4b15      	ldr	r3, [pc, #84]	; (80043f0 <HAL_InitTick+0x6c>)
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	4b13      	ldr	r3, [pc, #76]	; (80043ec <HAL_InitTick+0x68>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80043a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80043a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ac:	4618      	mov	r0, r3
 80043ae:	f001 fd84 	bl	8005eba <HAL_SYSTICK_Config>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d10f      	bne.n	80043d8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2b0f      	cmp	r3, #15
 80043bc:	d809      	bhi.n	80043d2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80043be:	2200      	movs	r2, #0
 80043c0:	6879      	ldr	r1, [r7, #4]
 80043c2:	f04f 30ff 	mov.w	r0, #4294967295
 80043c6:	f001 fd50 	bl	8005e6a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80043ca:	4a0a      	ldr	r2, [pc, #40]	; (80043f4 <HAL_InitTick+0x70>)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6013      	str	r3, [r2, #0]
 80043d0:	e007      	b.n	80043e2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	73fb      	strb	r3, [r7, #15]
 80043d6:	e004      	b.n	80043e2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	73fb      	strb	r3, [r7, #15]
 80043dc:	e001      	b.n	80043e2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80043e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3710      	adds	r7, #16
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}
 80043ec:	20000038 	.word	0x20000038
 80043f0:	20000030 	.word	0x20000030
 80043f4:	20000034 	.word	0x20000034

080043f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80043f8:	b480      	push	{r7}
 80043fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80043fc:	4b05      	ldr	r3, [pc, #20]	; (8004414 <HAL_IncTick+0x1c>)
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	4b05      	ldr	r3, [pc, #20]	; (8004418 <HAL_IncTick+0x20>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4413      	add	r3, r2
 8004406:	4a03      	ldr	r2, [pc, #12]	; (8004414 <HAL_IncTick+0x1c>)
 8004408:	6013      	str	r3, [r2, #0]
}
 800440a:	bf00      	nop
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr
 8004414:	2000f31c 	.word	0x2000f31c
 8004418:	20000038 	.word	0x20000038

0800441c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800441c:	b480      	push	{r7}
 800441e:	af00      	add	r7, sp, #0
  return uwTick;
 8004420:	4b03      	ldr	r3, [pc, #12]	; (8004430 <HAL_GetTick+0x14>)
 8004422:	681b      	ldr	r3, [r3, #0]
}
 8004424:	4618      	mov	r0, r3
 8004426:	46bd      	mov	sp, r7
 8004428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442c:	4770      	bx	lr
 800442e:	bf00      	nop
 8004430:	2000f31c 	.word	0x2000f31c

08004434 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b084      	sub	sp, #16
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800443c:	f7ff ffee 	bl	800441c <HAL_GetTick>
 8004440:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800444c:	d004      	beq.n	8004458 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800444e:	4b09      	ldr	r3, [pc, #36]	; (8004474 <HAL_Delay+0x40>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	68fa      	ldr	r2, [r7, #12]
 8004454:	4413      	add	r3, r2
 8004456:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004458:	bf00      	nop
 800445a:	f7ff ffdf 	bl	800441c <HAL_GetTick>
 800445e:	4602      	mov	r2, r0
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	1ad3      	subs	r3, r2, r3
 8004464:	68fa      	ldr	r2, [r7, #12]
 8004466:	429a      	cmp	r2, r3
 8004468:	d8f7      	bhi.n	800445a <HAL_Delay+0x26>
  {
  }
}
 800446a:	bf00      	nop
 800446c:	bf00      	nop
 800446e:	3710      	adds	r7, #16
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	20000038 	.word	0x20000038

08004478 <LL_ADC_SetCommonClock>:
{
 8004478:	b480      	push	{r7}
 800447a:	b083      	sub	sp, #12
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
 8004480:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	431a      	orrs	r2, r3
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	609a      	str	r2, [r3, #8]
}
 8004492:	bf00      	nop
 8004494:	370c      	adds	r7, #12
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr

0800449e <LL_ADC_SetCommonPathInternalCh>:
{
 800449e:	b480      	push	{r7}
 80044a0:	b083      	sub	sp, #12
 80044a2:	af00      	add	r7, sp, #0
 80044a4:	6078      	str	r0, [r7, #4]
 80044a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	431a      	orrs	r2, r3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	609a      	str	r2, [r3, #8]
}
 80044b8:	bf00      	nop
 80044ba:	370c      	adds	r7, #12
 80044bc:	46bd      	mov	sp, r7
 80044be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c2:	4770      	bx	lr

080044c4 <LL_ADC_GetCommonPathInternalCh>:
{
 80044c4:	b480      	push	{r7}
 80044c6:	b083      	sub	sp, #12
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	370c      	adds	r7, #12
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <LL_ADC_SetOffset>:
{
 80044e0:	b480      	push	{r7}
 80044e2:	b087      	sub	sp, #28
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	607a      	str	r2, [r7, #4]
 80044ec:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	3360      	adds	r3, #96	; 0x60
 80044f2:	461a      	mov	r2, r3
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	4413      	add	r3, r2
 80044fa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	4b08      	ldr	r3, [pc, #32]	; (8004524 <LL_ADC_SetOffset+0x44>)
 8004502:	4013      	ands	r3, r2
 8004504:	687a      	ldr	r2, [r7, #4]
 8004506:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800450a:	683a      	ldr	r2, [r7, #0]
 800450c:	430a      	orrs	r2, r1
 800450e:	4313      	orrs	r3, r2
 8004510:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	601a      	str	r2, [r3, #0]
}
 8004518:	bf00      	nop
 800451a:	371c      	adds	r7, #28
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr
 8004524:	03fff000 	.word	0x03fff000

08004528 <LL_ADC_GetOffsetChannel>:
{
 8004528:	b480      	push	{r7}
 800452a:	b085      	sub	sp, #20
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
 8004530:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	3360      	adds	r3, #96	; 0x60
 8004536:	461a      	mov	r2, r3
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	4413      	add	r3, r2
 800453e:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8004548:	4618      	mov	r0, r3
 800454a:	3714      	adds	r7, #20
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr

08004554 <LL_ADC_SetOffsetState>:
{
 8004554:	b480      	push	{r7}
 8004556:	b087      	sub	sp, #28
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	3360      	adds	r3, #96	; 0x60
 8004564:	461a      	mov	r2, r3
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	009b      	lsls	r3, r3, #2
 800456a:	4413      	add	r3, r2
 800456c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	431a      	orrs	r2, r3
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	601a      	str	r2, [r3, #0]
}
 800457e:	bf00      	nop
 8004580:	371c      	adds	r7, #28
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr

0800458a <LL_ADC_SetOffsetSign>:
{
 800458a:	b480      	push	{r7}
 800458c:	b087      	sub	sp, #28
 800458e:	af00      	add	r7, sp, #0
 8004590:	60f8      	str	r0, [r7, #12]
 8004592:	60b9      	str	r1, [r7, #8]
 8004594:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	3360      	adds	r3, #96	; 0x60
 800459a:	461a      	mov	r2, r3
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	4413      	add	r3, r2
 80045a2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	431a      	orrs	r2, r3
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	601a      	str	r2, [r3, #0]
}
 80045b4:	bf00      	nop
 80045b6:	371c      	adds	r7, #28
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr

080045c0 <LL_ADC_SetOffsetSaturation>:
{
 80045c0:	b480      	push	{r7}
 80045c2:	b087      	sub	sp, #28
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	60f8      	str	r0, [r7, #12]
 80045c8:	60b9      	str	r1, [r7, #8]
 80045ca:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	3360      	adds	r3, #96	; 0x60
 80045d0:	461a      	mov	r2, r3
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	009b      	lsls	r3, r3, #2
 80045d6:	4413      	add	r3, r2
 80045d8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	431a      	orrs	r2, r3
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	601a      	str	r2, [r3, #0]
}
 80045ea:	bf00      	nop
 80045ec:	371c      	adds	r7, #28
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr

080045f6 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 80045f6:	b480      	push	{r7}
 80045f8:	b083      	sub	sp, #12
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	6078      	str	r0, [r7, #4]
 80045fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	695b      	ldr	r3, [r3, #20]
 8004604:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	431a      	orrs	r2, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	615a      	str	r2, [r3, #20]
}
 8004610:	bf00      	nop
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <LL_ADC_REG_IsTriggerSourceSWStart>:
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800462c:	2b00      	cmp	r3, #0
 800462e:	d101      	bne.n	8004634 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004630:	2301      	movs	r3, #1
 8004632:	e000      	b.n	8004636 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004634:	2300      	movs	r3, #0
}
 8004636:	4618      	mov	r0, r3
 8004638:	370c      	adds	r7, #12
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr

08004642 <LL_ADC_REG_SetSequencerRanks>:
{
 8004642:	b480      	push	{r7}
 8004644:	b087      	sub	sp, #28
 8004646:	af00      	add	r7, sp, #0
 8004648:	60f8      	str	r0, [r7, #12]
 800464a:	60b9      	str	r1, [r7, #8]
 800464c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	3330      	adds	r3, #48	; 0x30
 8004652:	461a      	mov	r2, r3
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	0a1b      	lsrs	r3, r3, #8
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	f003 030c 	and.w	r3, r3, #12
 800465e:	4413      	add	r3, r2
 8004660:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	f003 031f 	and.w	r3, r3, #31
 800466c:	211f      	movs	r1, #31
 800466e:	fa01 f303 	lsl.w	r3, r1, r3
 8004672:	43db      	mvns	r3, r3
 8004674:	401a      	ands	r2, r3
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	0e9b      	lsrs	r3, r3, #26
 800467a:	f003 011f 	and.w	r1, r3, #31
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	f003 031f 	and.w	r3, r3, #31
 8004684:	fa01 f303 	lsl.w	r3, r1, r3
 8004688:	431a      	orrs	r2, r3
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	601a      	str	r2, [r3, #0]
}
 800468e:	bf00      	nop
 8004690:	371c      	adds	r7, #28
 8004692:	46bd      	mov	sp, r7
 8004694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004698:	4770      	bx	lr

0800469a <LL_ADC_SetChannelSamplingTime>:
{
 800469a:	b480      	push	{r7}
 800469c:	b087      	sub	sp, #28
 800469e:	af00      	add	r7, sp, #0
 80046a0:	60f8      	str	r0, [r7, #12]
 80046a2:	60b9      	str	r1, [r7, #8]
 80046a4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	3314      	adds	r3, #20
 80046aa:	461a      	mov	r2, r3
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	0e5b      	lsrs	r3, r3, #25
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	f003 0304 	and.w	r3, r3, #4
 80046b6:	4413      	add	r3, r2
 80046b8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	0d1b      	lsrs	r3, r3, #20
 80046c2:	f003 031f 	and.w	r3, r3, #31
 80046c6:	2107      	movs	r1, #7
 80046c8:	fa01 f303 	lsl.w	r3, r1, r3
 80046cc:	43db      	mvns	r3, r3
 80046ce:	401a      	ands	r2, r3
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	0d1b      	lsrs	r3, r3, #20
 80046d4:	f003 031f 	and.w	r3, r3, #31
 80046d8:	6879      	ldr	r1, [r7, #4]
 80046da:	fa01 f303 	lsl.w	r3, r1, r3
 80046de:	431a      	orrs	r2, r3
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	601a      	str	r2, [r3, #0]
}
 80046e4:	bf00      	nop
 80046e6:	371c      	adds	r7, #28
 80046e8:	46bd      	mov	sp, r7
 80046ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ee:	4770      	bx	lr

080046f0 <LL_ADC_SetChannelSingleDiff>:
{
 80046f0:	b480      	push	{r7}
 80046f2:	b085      	sub	sp, #20
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	60f8      	str	r0, [r7, #12]
 80046f8:	60b9      	str	r1, [r7, #8]
 80046fa:	607a      	str	r2, [r7, #4]
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a0f      	ldr	r2, [pc, #60]	; (800473c <LL_ADC_SetChannelSingleDiff+0x4c>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d10a      	bne.n	800471a <LL_ADC_SetChannelSingleDiff+0x2a>
    SET_BIT(ADCx->DIFSEL,
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004710:	431a      	orrs	r2, r3
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8004718:	e00a      	b.n	8004730 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004726:	43db      	mvns	r3, r3
 8004728:	401a      	ands	r2, r3
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8004730:	bf00      	nop
 8004732:	3714      	adds	r7, #20
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr
 800473c:	407f0000 	.word	0x407f0000

08004740 <LL_ADC_DisableDeepPowerDown>:
{
 8004740:	b480      	push	{r7}
 8004742:	b083      	sub	sp, #12
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004750:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004754:	687a      	ldr	r2, [r7, #4]
 8004756:	6093      	str	r3, [r2, #8]
}
 8004758:	bf00      	nop
 800475a:	370c      	adds	r7, #12
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr

08004764 <LL_ADC_IsDeepPowerDownEnabled>:
{
 8004764:	b480      	push	{r7}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004774:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004778:	d101      	bne.n	800477e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800477a:	2301      	movs	r3, #1
 800477c:	e000      	b.n	8004780 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800477e:	2300      	movs	r3, #0
}
 8004780:	4618      	mov	r0, r3
 8004782:	370c      	adds	r7, #12
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr

0800478c <LL_ADC_EnableInternalRegulator>:
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800479c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80047a0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	609a      	str	r2, [r3, #8]
}
 80047a8:	bf00      	nop
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr

080047b4 <LL_ADC_IsInternalRegulatorEnabled>:
{
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80047c8:	d101      	bne.n	80047ce <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80047ca:	2301      	movs	r3, #1
 80047cc:	e000      	b.n	80047d0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	370c      	adds	r7, #12
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <LL_ADC_Enable>:
{
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80047ec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80047f0:	f043 0201 	orr.w	r2, r3, #1
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	609a      	str	r2, [r3, #8]
}
 80047f8:	bf00      	nop
 80047fa:	370c      	adds	r7, #12
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr

08004804 <LL_ADC_Disable>:
{
 8004804:	b480      	push	{r7}
 8004806:	b083      	sub	sp, #12
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004814:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004818:	f043 0202 	orr.w	r2, r3, #2
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	609a      	str	r2, [r3, #8]
}
 8004820:	bf00      	nop
 8004822:	370c      	adds	r7, #12
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr

0800482c <LL_ADC_IsEnabled>:
{
 800482c:	b480      	push	{r7}
 800482e:	b083      	sub	sp, #12
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	f003 0301 	and.w	r3, r3, #1
 800483c:	2b01      	cmp	r3, #1
 800483e:	d101      	bne.n	8004844 <LL_ADC_IsEnabled+0x18>
 8004840:	2301      	movs	r3, #1
 8004842:	e000      	b.n	8004846 <LL_ADC_IsEnabled+0x1a>
 8004844:	2300      	movs	r3, #0
}
 8004846:	4618      	mov	r0, r3
 8004848:	370c      	adds	r7, #12
 800484a:	46bd      	mov	sp, r7
 800484c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004850:	4770      	bx	lr

08004852 <LL_ADC_IsDisableOngoing>:
{
 8004852:	b480      	push	{r7}
 8004854:	b083      	sub	sp, #12
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	f003 0302 	and.w	r3, r3, #2
 8004862:	2b02      	cmp	r3, #2
 8004864:	d101      	bne.n	800486a <LL_ADC_IsDisableOngoing+0x18>
 8004866:	2301      	movs	r3, #1
 8004868:	e000      	b.n	800486c <LL_ADC_IsDisableOngoing+0x1a>
 800486a:	2300      	movs	r3, #0
}
 800486c:	4618      	mov	r0, r3
 800486e:	370c      	adds	r7, #12
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr

08004878 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004878:	b480      	push	{r7}
 800487a:	b083      	sub	sp, #12
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	f003 0304 	and.w	r3, r3, #4
 8004888:	2b04      	cmp	r3, #4
 800488a:	d101      	bne.n	8004890 <LL_ADC_REG_IsConversionOngoing+0x18>
 800488c:	2301      	movs	r3, #1
 800488e:	e000      	b.n	8004892 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004890:	2300      	movs	r3, #0
}
 8004892:	4618      	mov	r0, r3
 8004894:	370c      	adds	r7, #12
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr

0800489e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800489e:	b480      	push	{r7}
 80048a0:	b083      	sub	sp, #12
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	f003 0308 	and.w	r3, r3, #8
 80048ae:	2b08      	cmp	r3, #8
 80048b0:	d101      	bne.n	80048b6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80048b2:	2301      	movs	r3, #1
 80048b4:	e000      	b.n	80048b8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80048b6:	2300      	movs	r3, #0
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80048c4:	b590      	push	{r4, r7, lr}
 80048c6:	b089      	sub	sp, #36	; 0x24
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048cc:	2300      	movs	r3, #0
 80048ce:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80048d0:	2300      	movs	r3, #0
 80048d2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d101      	bne.n	80048de <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e1af      	b.n	8004c3e <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	695b      	ldr	r3, [r3, #20]
 80048e2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d109      	bne.n	8004900 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f7fc fcd9 	bl	80012a4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2200      	movs	r2, #0
 80048fc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4618      	mov	r0, r3
 8004906:	f7ff ff2d 	bl	8004764 <LL_ADC_IsDeepPowerDownEnabled>
 800490a:	4603      	mov	r3, r0
 800490c:	2b00      	cmp	r3, #0
 800490e:	d004      	beq.n	800491a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4618      	mov	r0, r3
 8004916:	f7ff ff13 	bl	8004740 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4618      	mov	r0, r3
 8004920:	f7ff ff48 	bl	80047b4 <LL_ADC_IsInternalRegulatorEnabled>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d115      	bne.n	8004956 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4618      	mov	r0, r3
 8004930:	f7ff ff2c 	bl	800478c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004934:	4b9f      	ldr	r3, [pc, #636]	; (8004bb4 <HAL_ADC_Init+0x2f0>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	099b      	lsrs	r3, r3, #6
 800493a:	4a9f      	ldr	r2, [pc, #636]	; (8004bb8 <HAL_ADC_Init+0x2f4>)
 800493c:	fba2 2303 	umull	r2, r3, r2, r3
 8004940:	099b      	lsrs	r3, r3, #6
 8004942:	3301      	adds	r3, #1
 8004944:	005b      	lsls	r3, r3, #1
 8004946:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004948:	e002      	b.n	8004950 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	3b01      	subs	r3, #1
 800494e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d1f9      	bne.n	800494a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4618      	mov	r0, r3
 800495c:	f7ff ff2a 	bl	80047b4 <LL_ADC_IsInternalRegulatorEnabled>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d10d      	bne.n	8004982 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800496a:	f043 0210 	orr.w	r2, r3, #16
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004976:	f043 0201 	orr.w	r2, r3, #1
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4618      	mov	r0, r3
 8004988:	f7ff ff76 	bl	8004878 <LL_ADC_REG_IsConversionOngoing>
 800498c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004992:	f003 0310 	and.w	r3, r3, #16
 8004996:	2b00      	cmp	r3, #0
 8004998:	f040 8148 	bne.w	8004c2c <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	f040 8144 	bne.w	8004c2c <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049a8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80049ac:	f043 0202 	orr.w	r2, r3, #2
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4618      	mov	r0, r3
 80049ba:	f7ff ff37 	bl	800482c <LL_ADC_IsEnabled>
 80049be:	4603      	mov	r3, r0
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d141      	bne.n	8004a48 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80049cc:	d004      	beq.n	80049d8 <HAL_ADC_Init+0x114>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a7a      	ldr	r2, [pc, #488]	; (8004bbc <HAL_ADC_Init+0x2f8>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d10f      	bne.n	80049f8 <HAL_ADC_Init+0x134>
 80049d8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80049dc:	f7ff ff26 	bl	800482c <LL_ADC_IsEnabled>
 80049e0:	4604      	mov	r4, r0
 80049e2:	4876      	ldr	r0, [pc, #472]	; (8004bbc <HAL_ADC_Init+0x2f8>)
 80049e4:	f7ff ff22 	bl	800482c <LL_ADC_IsEnabled>
 80049e8:	4603      	mov	r3, r0
 80049ea:	4323      	orrs	r3, r4
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	bf0c      	ite	eq
 80049f0:	2301      	moveq	r3, #1
 80049f2:	2300      	movne	r3, #0
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	e012      	b.n	8004a1e <HAL_ADC_Init+0x15a>
 80049f8:	4871      	ldr	r0, [pc, #452]	; (8004bc0 <HAL_ADC_Init+0x2fc>)
 80049fa:	f7ff ff17 	bl	800482c <LL_ADC_IsEnabled>
 80049fe:	4604      	mov	r4, r0
 8004a00:	4870      	ldr	r0, [pc, #448]	; (8004bc4 <HAL_ADC_Init+0x300>)
 8004a02:	f7ff ff13 	bl	800482c <LL_ADC_IsEnabled>
 8004a06:	4603      	mov	r3, r0
 8004a08:	431c      	orrs	r4, r3
 8004a0a:	486f      	ldr	r0, [pc, #444]	; (8004bc8 <HAL_ADC_Init+0x304>)
 8004a0c:	f7ff ff0e 	bl	800482c <LL_ADC_IsEnabled>
 8004a10:	4603      	mov	r3, r0
 8004a12:	4323      	orrs	r3, r4
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	bf0c      	ite	eq
 8004a18:	2301      	moveq	r3, #1
 8004a1a:	2300      	movne	r3, #0
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d012      	beq.n	8004a48 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004a2a:	d004      	beq.n	8004a36 <HAL_ADC_Init+0x172>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a62      	ldr	r2, [pc, #392]	; (8004bbc <HAL_ADC_Init+0x2f8>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d101      	bne.n	8004a3a <HAL_ADC_Init+0x176>
 8004a36:	4a65      	ldr	r2, [pc, #404]	; (8004bcc <HAL_ADC_Init+0x308>)
 8004a38:	e000      	b.n	8004a3c <HAL_ADC_Init+0x178>
 8004a3a:	4a65      	ldr	r2, [pc, #404]	; (8004bd0 <HAL_ADC_Init+0x30c>)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	4619      	mov	r1, r3
 8004a42:	4610      	mov	r0, r2
 8004a44:	f7ff fd18 	bl	8004478 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	7f5b      	ldrb	r3, [r3, #29]
 8004a4c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004a52:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8004a58:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8004a5e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004a66:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d106      	bne.n	8004a84 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	045b      	lsls	r3, r3, #17
 8004a7e:	69ba      	ldr	r2, [r7, #24]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d009      	beq.n	8004aa0 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a90:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a98:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004a9a:	69ba      	ldr	r2, [r7, #24]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	68da      	ldr	r2, [r3, #12]
 8004aa6:	4b4b      	ldr	r3, [pc, #300]	; (8004bd4 <HAL_ADC_Init+0x310>)
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	687a      	ldr	r2, [r7, #4]
 8004aac:	6812      	ldr	r2, [r2, #0]
 8004aae:	69b9      	ldr	r1, [r7, #24]
 8004ab0:	430b      	orrs	r3, r1
 8004ab2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	691b      	ldr	r3, [r3, #16]
 8004aba:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	430a      	orrs	r2, r1
 8004ac8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f7ff fed2 	bl	8004878 <LL_ADC_REG_IsConversionOngoing>
 8004ad4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4618      	mov	r0, r3
 8004adc:	f7ff fedf 	bl	800489e <LL_ADC_INJ_IsConversionOngoing>
 8004ae0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d17f      	bne.n	8004be8 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d17c      	bne.n	8004be8 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004af2:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004afa:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004afc:	4313      	orrs	r3, r2
 8004afe:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	68db      	ldr	r3, [r3, #12]
 8004b06:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004b0a:	f023 0302 	bic.w	r3, r3, #2
 8004b0e:	687a      	ldr	r2, [r7, #4]
 8004b10:	6812      	ldr	r2, [r2, #0]
 8004b12:	69b9      	ldr	r1, [r7, #24]
 8004b14:	430b      	orrs	r3, r1
 8004b16:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	691b      	ldr	r3, [r3, #16]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d017      	beq.n	8004b50 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	691a      	ldr	r2, [r3, #16]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004b2e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004b38:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004b3c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004b40:	687a      	ldr	r2, [r7, #4]
 8004b42:	6911      	ldr	r1, [r2, #16]
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	6812      	ldr	r2, [r2, #0]
 8004b48:	430b      	orrs	r3, r1
 8004b4a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8004b4e:	e013      	b.n	8004b78 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	691a      	ldr	r2, [r3, #16]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004b5e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004b68:	687a      	ldr	r2, [r7, #4]
 8004b6a:	6812      	ldr	r2, [r2, #0]
 8004b6c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004b70:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004b74:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d12a      	bne.n	8004bd8 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	691b      	ldr	r3, [r3, #16]
 8004b88:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004b8c:	f023 0304 	bic.w	r3, r3, #4
 8004b90:	687a      	ldr	r2, [r7, #4]
 8004b92:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004b98:	4311      	orrs	r1, r2
 8004b9a:	687a      	ldr	r2, [r7, #4]
 8004b9c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004b9e:	4311      	orrs	r1, r2
 8004ba0:	687a      	ldr	r2, [r7, #4]
 8004ba2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004ba4:	430a      	orrs	r2, r1
 8004ba6:	431a      	orrs	r2, r3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f042 0201 	orr.w	r2, r2, #1
 8004bb0:	611a      	str	r2, [r3, #16]
 8004bb2:	e019      	b.n	8004be8 <HAL_ADC_Init+0x324>
 8004bb4:	20000030 	.word	0x20000030
 8004bb8:	053e2d63 	.word	0x053e2d63
 8004bbc:	50000100 	.word	0x50000100
 8004bc0:	50000400 	.word	0x50000400
 8004bc4:	50000500 	.word	0x50000500
 8004bc8:	50000600 	.word	0x50000600
 8004bcc:	50000300 	.word	0x50000300
 8004bd0:	50000700 	.word	0x50000700
 8004bd4:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	691a      	ldr	r2, [r3, #16]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f022 0201 	bic.w	r2, r2, #1
 8004be6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	695b      	ldr	r3, [r3, #20]
 8004bec:	2b01      	cmp	r3, #1
 8004bee:	d10c      	bne.n	8004c0a <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bf6:	f023 010f 	bic.w	r1, r3, #15
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6a1b      	ldr	r3, [r3, #32]
 8004bfe:	1e5a      	subs	r2, r3, #1
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	430a      	orrs	r2, r1
 8004c06:	631a      	str	r2, [r3, #48]	; 0x30
 8004c08:	e007      	b.n	8004c1a <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f022 020f 	bic.w	r2, r2, #15
 8004c18:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c1e:	f023 0303 	bic.w	r3, r3, #3
 8004c22:	f043 0201 	orr.w	r2, r3, #1
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	65da      	str	r2, [r3, #92]	; 0x5c
 8004c2a:	e007      	b.n	8004c3c <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c30:	f043 0210 	orr.w	r2, r3, #16
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004c3c:	7ffb      	ldrb	r3, [r7, #31]
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3724      	adds	r7, #36	; 0x24
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd90      	pop	{r4, r7, pc}
 8004c46:	bf00      	nop

08004c48 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b083      	sub	sp, #12
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004c50:	bf00      	nop
 8004c52:	370c      	adds	r7, #12
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr

08004c5c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004c64:	bf00      	nop
 8004c66:	370c      	adds	r7, #12
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr

08004c70 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b0b6      	sub	sp, #216	; 0xd8
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004c80:	2300      	movs	r3, #0
 8004c82:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d102      	bne.n	8004c94 <HAL_ADC_ConfigChannel+0x24>
 8004c8e:	2302      	movs	r3, #2
 8004c90:	f000 bc13 	b.w	80054ba <HAL_ADC_ConfigChannel+0x84a>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f7ff fde9 	bl	8004878 <LL_ADC_REG_IsConversionOngoing>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	f040 83f3 	bne.w	8005494 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6818      	ldr	r0, [r3, #0]
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	6859      	ldr	r1, [r3, #4]
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	461a      	mov	r2, r3
 8004cbc:	f7ff fcc1 	bl	8004642 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f7ff fdd7 	bl	8004878 <LL_ADC_REG_IsConversionOngoing>
 8004cca:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f7ff fde3 	bl	800489e <LL_ADC_INJ_IsConversionOngoing>
 8004cd8:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004cdc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	f040 81d9 	bne.w	8005098 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004ce6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	f040 81d4 	bne.w	8005098 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004cf8:	d10f      	bne.n	8004d1a <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6818      	ldr	r0, [r3, #0]
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	2200      	movs	r2, #0
 8004d04:	4619      	mov	r1, r3
 8004d06:	f7ff fcc8 	bl	800469a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8004d12:	4618      	mov	r0, r3
 8004d14:	f7ff fc6f 	bl	80045f6 <LL_ADC_SetSamplingTimeCommonConfig>
 8004d18:	e00e      	b.n	8004d38 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6818      	ldr	r0, [r3, #0]
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	6819      	ldr	r1, [r3, #0]
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	461a      	mov	r2, r3
 8004d28:	f7ff fcb7 	bl	800469a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	2100      	movs	r1, #0
 8004d32:	4618      	mov	r0, r3
 8004d34:	f7ff fc5f 	bl	80045f6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	695a      	ldr	r2, [r3, #20]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	68db      	ldr	r3, [r3, #12]
 8004d42:	08db      	lsrs	r3, r3, #3
 8004d44:	f003 0303 	and.w	r3, r3, #3
 8004d48:	005b      	lsls	r3, r3, #1
 8004d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d4e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	691b      	ldr	r3, [r3, #16]
 8004d56:	2b04      	cmp	r3, #4
 8004d58:	d022      	beq.n	8004da0 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6818      	ldr	r0, [r3, #0]
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	6919      	ldr	r1, [r3, #16]
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004d6a:	f7ff fbb9 	bl	80044e0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6818      	ldr	r0, [r3, #0]
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	6919      	ldr	r1, [r3, #16]
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	699b      	ldr	r3, [r3, #24]
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	f7ff fc05 	bl	800458a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6818      	ldr	r0, [r3, #0]
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	6919      	ldr	r1, [r3, #16]
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	7f1b      	ldrb	r3, [r3, #28]
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d102      	bne.n	8004d96 <HAL_ADC_ConfigChannel+0x126>
 8004d90:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d94:	e000      	b.n	8004d98 <HAL_ADC_ConfigChannel+0x128>
 8004d96:	2300      	movs	r3, #0
 8004d98:	461a      	mov	r2, r3
 8004d9a:	f7ff fc11 	bl	80045c0 <LL_ADC_SetOffsetSaturation>
 8004d9e:	e17b      	b.n	8005098 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	2100      	movs	r1, #0
 8004da6:	4618      	mov	r0, r3
 8004da8:	f7ff fbbe 	bl	8004528 <LL_ADC_GetOffsetChannel>
 8004dac:	4603      	mov	r3, r0
 8004dae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d10a      	bne.n	8004dcc <HAL_ADC_ConfigChannel+0x15c>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	2100      	movs	r1, #0
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f7ff fbb3 	bl	8004528 <LL_ADC_GetOffsetChannel>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	0e9b      	lsrs	r3, r3, #26
 8004dc6:	f003 021f 	and.w	r2, r3, #31
 8004dca:	e01e      	b.n	8004e0a <HAL_ADC_ConfigChannel+0x19a>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	2100      	movs	r1, #0
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f7ff fba8 	bl	8004528 <LL_ADC_GetOffsetChannel>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dde:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004de2:	fa93 f3a3 	rbit	r3, r3
 8004de6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004dea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004dee:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004df2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d101      	bne.n	8004dfe <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8004dfa:	2320      	movs	r3, #32
 8004dfc:	e004      	b.n	8004e08 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8004dfe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004e02:	fab3 f383 	clz	r3, r3
 8004e06:	b2db      	uxtb	r3, r3
 8004e08:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d105      	bne.n	8004e22 <HAL_ADC_ConfigChannel+0x1b2>
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	0e9b      	lsrs	r3, r3, #26
 8004e1c:	f003 031f 	and.w	r3, r3, #31
 8004e20:	e018      	b.n	8004e54 <HAL_ADC_ConfigChannel+0x1e4>
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e2a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004e2e:	fa93 f3a3 	rbit	r3, r3
 8004e32:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8004e36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004e3a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8004e3e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d101      	bne.n	8004e4a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8004e46:	2320      	movs	r3, #32
 8004e48:	e004      	b.n	8004e54 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8004e4a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004e4e:	fab3 f383 	clz	r3, r3
 8004e52:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d106      	bne.n	8004e66 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	2100      	movs	r1, #0
 8004e60:	4618      	mov	r0, r3
 8004e62:	f7ff fb77 	bl	8004554 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	2101      	movs	r1, #1
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f7ff fb5b 	bl	8004528 <LL_ADC_GetOffsetChannel>
 8004e72:	4603      	mov	r3, r0
 8004e74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d10a      	bne.n	8004e92 <HAL_ADC_ConfigChannel+0x222>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2101      	movs	r1, #1
 8004e82:	4618      	mov	r0, r3
 8004e84:	f7ff fb50 	bl	8004528 <LL_ADC_GetOffsetChannel>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	0e9b      	lsrs	r3, r3, #26
 8004e8c:	f003 021f 	and.w	r2, r3, #31
 8004e90:	e01e      	b.n	8004ed0 <HAL_ADC_ConfigChannel+0x260>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	2101      	movs	r1, #1
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f7ff fb45 	bl	8004528 <LL_ADC_GetOffsetChannel>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ea4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004ea8:	fa93 f3a3 	rbit	r3, r3
 8004eac:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8004eb0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004eb4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004eb8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d101      	bne.n	8004ec4 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8004ec0:	2320      	movs	r3, #32
 8004ec2:	e004      	b.n	8004ece <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8004ec4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004ec8:	fab3 f383 	clz	r3, r3
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d105      	bne.n	8004ee8 <HAL_ADC_ConfigChannel+0x278>
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	0e9b      	lsrs	r3, r3, #26
 8004ee2:	f003 031f 	and.w	r3, r3, #31
 8004ee6:	e018      	b.n	8004f1a <HAL_ADC_ConfigChannel+0x2aa>
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ef0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004ef4:	fa93 f3a3 	rbit	r3, r3
 8004ef8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8004efc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004f00:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8004f04:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d101      	bne.n	8004f10 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8004f0c:	2320      	movs	r3, #32
 8004f0e:	e004      	b.n	8004f1a <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8004f10:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004f14:	fab3 f383 	clz	r3, r3
 8004f18:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	d106      	bne.n	8004f2c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	2200      	movs	r2, #0
 8004f24:	2101      	movs	r1, #1
 8004f26:	4618      	mov	r0, r3
 8004f28:	f7ff fb14 	bl	8004554 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	2102      	movs	r1, #2
 8004f32:	4618      	mov	r0, r3
 8004f34:	f7ff faf8 	bl	8004528 <LL_ADC_GetOffsetChannel>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d10a      	bne.n	8004f58 <HAL_ADC_ConfigChannel+0x2e8>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	2102      	movs	r1, #2
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f7ff faed 	bl	8004528 <LL_ADC_GetOffsetChannel>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	0e9b      	lsrs	r3, r3, #26
 8004f52:	f003 021f 	and.w	r2, r3, #31
 8004f56:	e01e      	b.n	8004f96 <HAL_ADC_ConfigChannel+0x326>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	2102      	movs	r1, #2
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f7ff fae2 	bl	8004528 <LL_ADC_GetOffsetChannel>
 8004f64:	4603      	mov	r3, r0
 8004f66:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004f6e:	fa93 f3a3 	rbit	r3, r3
 8004f72:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004f76:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004f7a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8004f7e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d101      	bne.n	8004f8a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8004f86:	2320      	movs	r3, #32
 8004f88:	e004      	b.n	8004f94 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8004f8a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004f8e:	fab3 f383 	clz	r3, r3
 8004f92:	b2db      	uxtb	r3, r3
 8004f94:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d105      	bne.n	8004fae <HAL_ADC_ConfigChannel+0x33e>
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	0e9b      	lsrs	r3, r3, #26
 8004fa8:	f003 031f 	and.w	r3, r3, #31
 8004fac:	e016      	b.n	8004fdc <HAL_ADC_ConfigChannel+0x36c>
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fb6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004fba:	fa93 f3a3 	rbit	r3, r3
 8004fbe:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8004fc0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004fc2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004fc6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d101      	bne.n	8004fd2 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8004fce:	2320      	movs	r3, #32
 8004fd0:	e004      	b.n	8004fdc <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8004fd2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004fd6:	fab3 f383 	clz	r3, r3
 8004fda:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	d106      	bne.n	8004fee <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	2102      	movs	r1, #2
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f7ff fab3 	bl	8004554 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	2103      	movs	r1, #3
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f7ff fa97 	bl	8004528 <LL_ADC_GetOffsetChannel>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005000:	2b00      	cmp	r3, #0
 8005002:	d10a      	bne.n	800501a <HAL_ADC_ConfigChannel+0x3aa>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2103      	movs	r1, #3
 800500a:	4618      	mov	r0, r3
 800500c:	f7ff fa8c 	bl	8004528 <LL_ADC_GetOffsetChannel>
 8005010:	4603      	mov	r3, r0
 8005012:	0e9b      	lsrs	r3, r3, #26
 8005014:	f003 021f 	and.w	r2, r3, #31
 8005018:	e017      	b.n	800504a <HAL_ADC_ConfigChannel+0x3da>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	2103      	movs	r1, #3
 8005020:	4618      	mov	r0, r3
 8005022:	f7ff fa81 	bl	8004528 <LL_ADC_GetOffsetChannel>
 8005026:	4603      	mov	r3, r0
 8005028:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800502a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800502c:	fa93 f3a3 	rbit	r3, r3
 8005030:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8005032:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005034:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8005036:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005038:	2b00      	cmp	r3, #0
 800503a:	d101      	bne.n	8005040 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800503c:	2320      	movs	r3, #32
 800503e:	e003      	b.n	8005048 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8005040:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005042:	fab3 f383 	clz	r3, r3
 8005046:	b2db      	uxtb	r3, r3
 8005048:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005052:	2b00      	cmp	r3, #0
 8005054:	d105      	bne.n	8005062 <HAL_ADC_ConfigChannel+0x3f2>
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	0e9b      	lsrs	r3, r3, #26
 800505c:	f003 031f 	and.w	r3, r3, #31
 8005060:	e011      	b.n	8005086 <HAL_ADC_ConfigChannel+0x416>
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005068:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800506a:	fa93 f3a3 	rbit	r3, r3
 800506e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8005070:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005072:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8005074:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005076:	2b00      	cmp	r3, #0
 8005078:	d101      	bne.n	800507e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800507a:	2320      	movs	r3, #32
 800507c:	e003      	b.n	8005086 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800507e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005080:	fab3 f383 	clz	r3, r3
 8005084:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005086:	429a      	cmp	r2, r3
 8005088:	d106      	bne.n	8005098 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	2200      	movs	r2, #0
 8005090:	2103      	movs	r1, #3
 8005092:	4618      	mov	r0, r3
 8005094:	f7ff fa5e 	bl	8004554 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4618      	mov	r0, r3
 800509e:	f7ff fbc5 	bl	800482c <LL_ADC_IsEnabled>
 80050a2:	4603      	mov	r3, r0
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	f040 813d 	bne.w	8005324 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6818      	ldr	r0, [r3, #0]
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	6819      	ldr	r1, [r3, #0]
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	68db      	ldr	r3, [r3, #12]
 80050b6:	461a      	mov	r2, r3
 80050b8:	f7ff fb1a 	bl	80046f0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	4aa2      	ldr	r2, [pc, #648]	; (800534c <HAL_ADC_ConfigChannel+0x6dc>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	f040 812e 	bne.w	8005324 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d10b      	bne.n	80050f0 <HAL_ADC_ConfigChannel+0x480>
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	0e9b      	lsrs	r3, r3, #26
 80050de:	3301      	adds	r3, #1
 80050e0:	f003 031f 	and.w	r3, r3, #31
 80050e4:	2b09      	cmp	r3, #9
 80050e6:	bf94      	ite	ls
 80050e8:	2301      	movls	r3, #1
 80050ea:	2300      	movhi	r3, #0
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	e019      	b.n	8005124 <HAL_ADC_ConfigChannel+0x4b4>
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050f8:	fa93 f3a3 	rbit	r3, r3
 80050fc:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80050fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005100:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8005102:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005104:	2b00      	cmp	r3, #0
 8005106:	d101      	bne.n	800510c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8005108:	2320      	movs	r3, #32
 800510a:	e003      	b.n	8005114 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800510c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800510e:	fab3 f383 	clz	r3, r3
 8005112:	b2db      	uxtb	r3, r3
 8005114:	3301      	adds	r3, #1
 8005116:	f003 031f 	and.w	r3, r3, #31
 800511a:	2b09      	cmp	r3, #9
 800511c:	bf94      	ite	ls
 800511e:	2301      	movls	r3, #1
 8005120:	2300      	movhi	r3, #0
 8005122:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005124:	2b00      	cmp	r3, #0
 8005126:	d079      	beq.n	800521c <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005130:	2b00      	cmp	r3, #0
 8005132:	d107      	bne.n	8005144 <HAL_ADC_ConfigChannel+0x4d4>
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	0e9b      	lsrs	r3, r3, #26
 800513a:	3301      	adds	r3, #1
 800513c:	069b      	lsls	r3, r3, #26
 800513e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005142:	e015      	b.n	8005170 <HAL_ADC_ConfigChannel+0x500>
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800514a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800514c:	fa93 f3a3 	rbit	r3, r3
 8005150:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005152:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005154:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8005156:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005158:	2b00      	cmp	r3, #0
 800515a:	d101      	bne.n	8005160 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800515c:	2320      	movs	r3, #32
 800515e:	e003      	b.n	8005168 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8005160:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005162:	fab3 f383 	clz	r3, r3
 8005166:	b2db      	uxtb	r3, r3
 8005168:	3301      	adds	r3, #1
 800516a:	069b      	lsls	r3, r3, #26
 800516c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005178:	2b00      	cmp	r3, #0
 800517a:	d109      	bne.n	8005190 <HAL_ADC_ConfigChannel+0x520>
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	0e9b      	lsrs	r3, r3, #26
 8005182:	3301      	adds	r3, #1
 8005184:	f003 031f 	and.w	r3, r3, #31
 8005188:	2101      	movs	r1, #1
 800518a:	fa01 f303 	lsl.w	r3, r1, r3
 800518e:	e017      	b.n	80051c0 <HAL_ADC_ConfigChannel+0x550>
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005196:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005198:	fa93 f3a3 	rbit	r3, r3
 800519c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800519e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051a0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80051a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d101      	bne.n	80051ac <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80051a8:	2320      	movs	r3, #32
 80051aa:	e003      	b.n	80051b4 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80051ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80051ae:	fab3 f383 	clz	r3, r3
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	3301      	adds	r3, #1
 80051b6:	f003 031f 	and.w	r3, r3, #31
 80051ba:	2101      	movs	r1, #1
 80051bc:	fa01 f303 	lsl.w	r3, r1, r3
 80051c0:	ea42 0103 	orr.w	r1, r2, r3
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d10a      	bne.n	80051e6 <HAL_ADC_ConfigChannel+0x576>
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	0e9b      	lsrs	r3, r3, #26
 80051d6:	3301      	adds	r3, #1
 80051d8:	f003 021f 	and.w	r2, r3, #31
 80051dc:	4613      	mov	r3, r2
 80051de:	005b      	lsls	r3, r3, #1
 80051e0:	4413      	add	r3, r2
 80051e2:	051b      	lsls	r3, r3, #20
 80051e4:	e018      	b.n	8005218 <HAL_ADC_ConfigChannel+0x5a8>
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051ee:	fa93 f3a3 	rbit	r3, r3
 80051f2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80051f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80051f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d101      	bne.n	8005202 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80051fe:	2320      	movs	r3, #32
 8005200:	e003      	b.n	800520a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8005202:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005204:	fab3 f383 	clz	r3, r3
 8005208:	b2db      	uxtb	r3, r3
 800520a:	3301      	adds	r3, #1
 800520c:	f003 021f 	and.w	r2, r3, #31
 8005210:	4613      	mov	r3, r2
 8005212:	005b      	lsls	r3, r3, #1
 8005214:	4413      	add	r3, r2
 8005216:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005218:	430b      	orrs	r3, r1
 800521a:	e07e      	b.n	800531a <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005224:	2b00      	cmp	r3, #0
 8005226:	d107      	bne.n	8005238 <HAL_ADC_ConfigChannel+0x5c8>
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	0e9b      	lsrs	r3, r3, #26
 800522e:	3301      	adds	r3, #1
 8005230:	069b      	lsls	r3, r3, #26
 8005232:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005236:	e015      	b.n	8005264 <HAL_ADC_ConfigChannel+0x5f4>
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800523e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005240:	fa93 f3a3 	rbit	r3, r3
 8005244:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8005246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005248:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800524a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800524c:	2b00      	cmp	r3, #0
 800524e:	d101      	bne.n	8005254 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8005250:	2320      	movs	r3, #32
 8005252:	e003      	b.n	800525c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8005254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005256:	fab3 f383 	clz	r3, r3
 800525a:	b2db      	uxtb	r3, r3
 800525c:	3301      	adds	r3, #1
 800525e:	069b      	lsls	r3, r3, #26
 8005260:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800526c:	2b00      	cmp	r3, #0
 800526e:	d109      	bne.n	8005284 <HAL_ADC_ConfigChannel+0x614>
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	0e9b      	lsrs	r3, r3, #26
 8005276:	3301      	adds	r3, #1
 8005278:	f003 031f 	and.w	r3, r3, #31
 800527c:	2101      	movs	r1, #1
 800527e:	fa01 f303 	lsl.w	r3, r1, r3
 8005282:	e017      	b.n	80052b4 <HAL_ADC_ConfigChannel+0x644>
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800528a:	6a3b      	ldr	r3, [r7, #32]
 800528c:	fa93 f3a3 	rbit	r3, r3
 8005290:	61fb      	str	r3, [r7, #28]
  return result;
 8005292:	69fb      	ldr	r3, [r7, #28]
 8005294:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005298:	2b00      	cmp	r3, #0
 800529a:	d101      	bne.n	80052a0 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800529c:	2320      	movs	r3, #32
 800529e:	e003      	b.n	80052a8 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80052a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a2:	fab3 f383 	clz	r3, r3
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	3301      	adds	r3, #1
 80052aa:	f003 031f 	and.w	r3, r3, #31
 80052ae:	2101      	movs	r1, #1
 80052b0:	fa01 f303 	lsl.w	r3, r1, r3
 80052b4:	ea42 0103 	orr.w	r1, r2, r3
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d10d      	bne.n	80052e0 <HAL_ADC_ConfigChannel+0x670>
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	0e9b      	lsrs	r3, r3, #26
 80052ca:	3301      	adds	r3, #1
 80052cc:	f003 021f 	and.w	r2, r3, #31
 80052d0:	4613      	mov	r3, r2
 80052d2:	005b      	lsls	r3, r3, #1
 80052d4:	4413      	add	r3, r2
 80052d6:	3b1e      	subs	r3, #30
 80052d8:	051b      	lsls	r3, r3, #20
 80052da:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80052de:	e01b      	b.n	8005318 <HAL_ADC_ConfigChannel+0x6a8>
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	fa93 f3a3 	rbit	r3, r3
 80052ec:	613b      	str	r3, [r7, #16]
  return result;
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80052f2:	69bb      	ldr	r3, [r7, #24]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d101      	bne.n	80052fc <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80052f8:	2320      	movs	r3, #32
 80052fa:	e003      	b.n	8005304 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80052fc:	69bb      	ldr	r3, [r7, #24]
 80052fe:	fab3 f383 	clz	r3, r3
 8005302:	b2db      	uxtb	r3, r3
 8005304:	3301      	adds	r3, #1
 8005306:	f003 021f 	and.w	r2, r3, #31
 800530a:	4613      	mov	r3, r2
 800530c:	005b      	lsls	r3, r3, #1
 800530e:	4413      	add	r3, r2
 8005310:	3b1e      	subs	r3, #30
 8005312:	051b      	lsls	r3, r3, #20
 8005314:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005318:	430b      	orrs	r3, r1
 800531a:	683a      	ldr	r2, [r7, #0]
 800531c:	6892      	ldr	r2, [r2, #8]
 800531e:	4619      	mov	r1, r3
 8005320:	f7ff f9bb 	bl	800469a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	4b09      	ldr	r3, [pc, #36]	; (8005350 <HAL_ADC_ConfigChannel+0x6e0>)
 800532a:	4013      	ands	r3, r2
 800532c:	2b00      	cmp	r3, #0
 800532e:	f000 80be 	beq.w	80054ae <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800533a:	d004      	beq.n	8005346 <HAL_ADC_ConfigChannel+0x6d6>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a04      	ldr	r2, [pc, #16]	; (8005354 <HAL_ADC_ConfigChannel+0x6e4>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d10a      	bne.n	800535c <HAL_ADC_ConfigChannel+0x6ec>
 8005346:	4b04      	ldr	r3, [pc, #16]	; (8005358 <HAL_ADC_ConfigChannel+0x6e8>)
 8005348:	e009      	b.n	800535e <HAL_ADC_ConfigChannel+0x6ee>
 800534a:	bf00      	nop
 800534c:	407f0000 	.word	0x407f0000
 8005350:	80080000 	.word	0x80080000
 8005354:	50000100 	.word	0x50000100
 8005358:	50000300 	.word	0x50000300
 800535c:	4b59      	ldr	r3, [pc, #356]	; (80054c4 <HAL_ADC_ConfigChannel+0x854>)
 800535e:	4618      	mov	r0, r3
 8005360:	f7ff f8b0 	bl	80044c4 <LL_ADC_GetCommonPathInternalCh>
 8005364:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a56      	ldr	r2, [pc, #344]	; (80054c8 <HAL_ADC_ConfigChannel+0x858>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d004      	beq.n	800537c <HAL_ADC_ConfigChannel+0x70c>
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a55      	ldr	r2, [pc, #340]	; (80054cc <HAL_ADC_ConfigChannel+0x85c>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d13a      	bne.n	80053f2 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800537c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005380:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005384:	2b00      	cmp	r3, #0
 8005386:	d134      	bne.n	80053f2 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005390:	d005      	beq.n	800539e <HAL_ADC_ConfigChannel+0x72e>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a4e      	ldr	r2, [pc, #312]	; (80054d0 <HAL_ADC_ConfigChannel+0x860>)
 8005398:	4293      	cmp	r3, r2
 800539a:	f040 8085 	bne.w	80054a8 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80053a6:	d004      	beq.n	80053b2 <HAL_ADC_ConfigChannel+0x742>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a49      	ldr	r2, [pc, #292]	; (80054d4 <HAL_ADC_ConfigChannel+0x864>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d101      	bne.n	80053b6 <HAL_ADC_ConfigChannel+0x746>
 80053b2:	4a49      	ldr	r2, [pc, #292]	; (80054d8 <HAL_ADC_ConfigChannel+0x868>)
 80053b4:	e000      	b.n	80053b8 <HAL_ADC_ConfigChannel+0x748>
 80053b6:	4a43      	ldr	r2, [pc, #268]	; (80054c4 <HAL_ADC_ConfigChannel+0x854>)
 80053b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80053bc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80053c0:	4619      	mov	r1, r3
 80053c2:	4610      	mov	r0, r2
 80053c4:	f7ff f86b 	bl	800449e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80053c8:	4b44      	ldr	r3, [pc, #272]	; (80054dc <HAL_ADC_ConfigChannel+0x86c>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	099b      	lsrs	r3, r3, #6
 80053ce:	4a44      	ldr	r2, [pc, #272]	; (80054e0 <HAL_ADC_ConfigChannel+0x870>)
 80053d0:	fba2 2303 	umull	r2, r3, r2, r3
 80053d4:	099b      	lsrs	r3, r3, #6
 80053d6:	1c5a      	adds	r2, r3, #1
 80053d8:	4613      	mov	r3, r2
 80053da:	005b      	lsls	r3, r3, #1
 80053dc:	4413      	add	r3, r2
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80053e2:	e002      	b.n	80053ea <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	3b01      	subs	r3, #1
 80053e8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d1f9      	bne.n	80053e4 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80053f0:	e05a      	b.n	80054a8 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a3b      	ldr	r2, [pc, #236]	; (80054e4 <HAL_ADC_ConfigChannel+0x874>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d125      	bne.n	8005448 <HAL_ADC_ConfigChannel+0x7d8>
 80053fc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005400:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005404:	2b00      	cmp	r3, #0
 8005406:	d11f      	bne.n	8005448 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a31      	ldr	r2, [pc, #196]	; (80054d4 <HAL_ADC_ConfigChannel+0x864>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d104      	bne.n	800541c <HAL_ADC_ConfigChannel+0x7ac>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a34      	ldr	r2, [pc, #208]	; (80054e8 <HAL_ADC_ConfigChannel+0x878>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d047      	beq.n	80054ac <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005424:	d004      	beq.n	8005430 <HAL_ADC_ConfigChannel+0x7c0>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a2a      	ldr	r2, [pc, #168]	; (80054d4 <HAL_ADC_ConfigChannel+0x864>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d101      	bne.n	8005434 <HAL_ADC_ConfigChannel+0x7c4>
 8005430:	4a29      	ldr	r2, [pc, #164]	; (80054d8 <HAL_ADC_ConfigChannel+0x868>)
 8005432:	e000      	b.n	8005436 <HAL_ADC_ConfigChannel+0x7c6>
 8005434:	4a23      	ldr	r2, [pc, #140]	; (80054c4 <HAL_ADC_ConfigChannel+0x854>)
 8005436:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800543a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800543e:	4619      	mov	r1, r3
 8005440:	4610      	mov	r0, r2
 8005442:	f7ff f82c 	bl	800449e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005446:	e031      	b.n	80054ac <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a27      	ldr	r2, [pc, #156]	; (80054ec <HAL_ADC_ConfigChannel+0x87c>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d12d      	bne.n	80054ae <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005452:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005456:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800545a:	2b00      	cmp	r3, #0
 800545c:	d127      	bne.n	80054ae <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a1c      	ldr	r2, [pc, #112]	; (80054d4 <HAL_ADC_ConfigChannel+0x864>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d022      	beq.n	80054ae <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005470:	d004      	beq.n	800547c <HAL_ADC_ConfigChannel+0x80c>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a17      	ldr	r2, [pc, #92]	; (80054d4 <HAL_ADC_ConfigChannel+0x864>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d101      	bne.n	8005480 <HAL_ADC_ConfigChannel+0x810>
 800547c:	4a16      	ldr	r2, [pc, #88]	; (80054d8 <HAL_ADC_ConfigChannel+0x868>)
 800547e:	e000      	b.n	8005482 <HAL_ADC_ConfigChannel+0x812>
 8005480:	4a10      	ldr	r2, [pc, #64]	; (80054c4 <HAL_ADC_ConfigChannel+0x854>)
 8005482:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005486:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800548a:	4619      	mov	r1, r3
 800548c:	4610      	mov	r0, r2
 800548e:	f7ff f806 	bl	800449e <LL_ADC_SetCommonPathInternalCh>
 8005492:	e00c      	b.n	80054ae <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005498:	f043 0220 	orr.w	r2, r3, #32
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80054a6:	e002      	b.n	80054ae <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80054a8:	bf00      	nop
 80054aa:	e000      	b.n	80054ae <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80054ac:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2200      	movs	r2, #0
 80054b2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80054b6:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	37d8      	adds	r7, #216	; 0xd8
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}
 80054c2:	bf00      	nop
 80054c4:	50000700 	.word	0x50000700
 80054c8:	c3210000 	.word	0xc3210000
 80054cc:	90c00010 	.word	0x90c00010
 80054d0:	50000600 	.word	0x50000600
 80054d4:	50000100 	.word	0x50000100
 80054d8:	50000300 	.word	0x50000300
 80054dc:	20000030 	.word	0x20000030
 80054e0:	053e2d63 	.word	0x053e2d63
 80054e4:	c7520000 	.word	0xc7520000
 80054e8:	50000500 	.word	0x50000500
 80054ec:	cb840000 	.word	0xcb840000

080054f0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b084      	sub	sp, #16
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4618      	mov	r0, r3
 80054fe:	f7ff f995 	bl	800482c <LL_ADC_IsEnabled>
 8005502:	4603      	mov	r3, r0
 8005504:	2b00      	cmp	r3, #0
 8005506:	d14d      	bne.n	80055a4 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	689a      	ldr	r2, [r3, #8]
 800550e:	4b28      	ldr	r3, [pc, #160]	; (80055b0 <ADC_Enable+0xc0>)
 8005510:	4013      	ands	r3, r2
 8005512:	2b00      	cmp	r3, #0
 8005514:	d00d      	beq.n	8005532 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800551a:	f043 0210 	orr.w	r2, r3, #16
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005526:	f043 0201 	orr.w	r2, r3, #1
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e039      	b.n	80055a6 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4618      	mov	r0, r3
 8005538:	f7ff f950 	bl	80047dc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800553c:	f7fe ff6e 	bl	800441c <HAL_GetTick>
 8005540:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005542:	e028      	b.n	8005596 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4618      	mov	r0, r3
 800554a:	f7ff f96f 	bl	800482c <LL_ADC_IsEnabled>
 800554e:	4603      	mov	r3, r0
 8005550:	2b00      	cmp	r3, #0
 8005552:	d104      	bne.n	800555e <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4618      	mov	r0, r3
 800555a:	f7ff f93f 	bl	80047dc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800555e:	f7fe ff5d 	bl	800441c <HAL_GetTick>
 8005562:	4602      	mov	r2, r0
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	1ad3      	subs	r3, r2, r3
 8005568:	2b02      	cmp	r3, #2
 800556a:	d914      	bls.n	8005596 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f003 0301 	and.w	r3, r3, #1
 8005576:	2b01      	cmp	r3, #1
 8005578:	d00d      	beq.n	8005596 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800557e:	f043 0210 	orr.w	r2, r3, #16
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800558a:	f043 0201 	orr.w	r2, r3, #1
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e007      	b.n	80055a6 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f003 0301 	and.w	r3, r3, #1
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	d1cf      	bne.n	8005544 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80055a4:	2300      	movs	r3, #0
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3710      	adds	r7, #16
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	8000003f 	.word	0x8000003f

080055b4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4618      	mov	r0, r3
 80055c2:	f7ff f946 	bl	8004852 <LL_ADC_IsDisableOngoing>
 80055c6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4618      	mov	r0, r3
 80055ce:	f7ff f92d 	bl	800482c <LL_ADC_IsEnabled>
 80055d2:	4603      	mov	r3, r0
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d047      	beq.n	8005668 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d144      	bne.n	8005668 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	f003 030d 	and.w	r3, r3, #13
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d10c      	bne.n	8005606 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4618      	mov	r0, r3
 80055f2:	f7ff f907 	bl	8004804 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	2203      	movs	r2, #3
 80055fc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80055fe:	f7fe ff0d 	bl	800441c <HAL_GetTick>
 8005602:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005604:	e029      	b.n	800565a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800560a:	f043 0210 	orr.w	r2, r3, #16
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005616:	f043 0201 	orr.w	r2, r3, #1
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e023      	b.n	800566a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005622:	f7fe fefb 	bl	800441c <HAL_GetTick>
 8005626:	4602      	mov	r2, r0
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	1ad3      	subs	r3, r2, r3
 800562c:	2b02      	cmp	r3, #2
 800562e:	d914      	bls.n	800565a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	f003 0301 	and.w	r3, r3, #1
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00d      	beq.n	800565a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005642:	f043 0210 	orr.w	r2, r3, #16
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800564e:	f043 0201 	orr.w	r2, r3, #1
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e007      	b.n	800566a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	f003 0301 	and.w	r3, r3, #1
 8005664:	2b00      	cmp	r3, #0
 8005666:	d1dc      	bne.n	8005622 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3710      	adds	r7, #16
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}

08005672 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005672:	b580      	push	{r7, lr}
 8005674:	b084      	sub	sp, #16
 8005676:	af00      	add	r7, sp, #0
 8005678:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800567e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005684:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005688:	2b00      	cmp	r3, #0
 800568a:	d14b      	bne.n	8005724 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005690:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 0308 	and.w	r3, r3, #8
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d021      	beq.n	80056ea <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4618      	mov	r0, r3
 80056ac:	f7fe ffb6 	bl	800461c <LL_ADC_REG_IsTriggerSourceSWStart>
 80056b0:	4603      	mov	r3, r0
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d032      	beq.n	800571c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	68db      	ldr	r3, [r3, #12]
 80056bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d12b      	bne.n	800571c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056c8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d11f      	bne.n	800571c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056e0:	f043 0201 	orr.w	r2, r3, #1
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	65da      	str	r2, [r3, #92]	; 0x5c
 80056e8:	e018      	b.n	800571c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	68db      	ldr	r3, [r3, #12]
 80056f0:	f003 0302 	and.w	r3, r3, #2
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d111      	bne.n	800571c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005708:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800570c:	2b00      	cmp	r3, #0
 800570e:	d105      	bne.n	800571c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005714:	f043 0201 	orr.w	r2, r3, #1
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800571c:	68f8      	ldr	r0, [r7, #12]
 800571e:	f7fd fdaf 	bl	8003280 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005722:	e00e      	b.n	8005742 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005728:	f003 0310 	and.w	r3, r3, #16
 800572c:	2b00      	cmp	r3, #0
 800572e:	d003      	beq.n	8005738 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005730:	68f8      	ldr	r0, [r7, #12]
 8005732:	f7ff fa93 	bl	8004c5c <HAL_ADC_ErrorCallback>
}
 8005736:	e004      	b.n	8005742 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800573c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	4798      	blx	r3
}
 8005742:	bf00      	nop
 8005744:	3710      	adds	r7, #16
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}

0800574a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800574a:	b580      	push	{r7, lr}
 800574c:	b084      	sub	sp, #16
 800574e:	af00      	add	r7, sp, #0
 8005750:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005756:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005758:	68f8      	ldr	r0, [r7, #12]
 800575a:	f7ff fa75 	bl	8004c48 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800575e:	bf00      	nop
 8005760:	3710      	adds	r7, #16
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}

08005766 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005766:	b580      	push	{r7, lr}
 8005768:	b084      	sub	sp, #16
 800576a:	af00      	add	r7, sp, #0
 800576c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005772:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005778:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005784:	f043 0204 	orr.w	r2, r3, #4
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800578c:	68f8      	ldr	r0, [r7, #12]
 800578e:	f7ff fa65 	bl	8004c5c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005792:	bf00      	nop
 8005794:	3710      	adds	r7, #16
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}

0800579a <LL_ADC_IsEnabled>:
{
 800579a:	b480      	push	{r7}
 800579c:	b083      	sub	sp, #12
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	f003 0301 	and.w	r3, r3, #1
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d101      	bne.n	80057b2 <LL_ADC_IsEnabled+0x18>
 80057ae:	2301      	movs	r3, #1
 80057b0:	e000      	b.n	80057b4 <LL_ADC_IsEnabled+0x1a>
 80057b2:	2300      	movs	r3, #0
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	370c      	adds	r7, #12
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr

080057c0 <LL_ADC_StartCalibration>:
{
 80057c0:	b480      	push	{r7}
 80057c2:	b083      	sub	sp, #12
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	689b      	ldr	r3, [r3, #8]
 80057ce:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80057d2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80057d6:	683a      	ldr	r2, [r7, #0]
 80057d8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80057dc:	4313      	orrs	r3, r2
 80057de:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	609a      	str	r2, [r3, #8]
}
 80057e6:	bf00      	nop
 80057e8:	370c      	adds	r7, #12
 80057ea:	46bd      	mov	sp, r7
 80057ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f0:	4770      	bx	lr

080057f2 <LL_ADC_IsCalibrationOnGoing>:
{
 80057f2:	b480      	push	{r7}
 80057f4:	b083      	sub	sp, #12
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005802:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005806:	d101      	bne.n	800580c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005808:	2301      	movs	r3, #1
 800580a:	e000      	b.n	800580e <LL_ADC_IsCalibrationOnGoing+0x1c>
 800580c:	2300      	movs	r3, #0
}
 800580e:	4618      	mov	r0, r3
 8005810:	370c      	adds	r7, #12
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr

0800581a <LL_ADC_REG_StartConversion>:
{
 800581a:	b480      	push	{r7}
 800581c:	b083      	sub	sp, #12
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800582a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800582e:	f043 0204 	orr.w	r2, r3, #4
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	609a      	str	r2, [r3, #8]
}
 8005836:	bf00      	nop
 8005838:	370c      	adds	r7, #12
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr

08005842 <LL_ADC_REG_IsConversionOngoing>:
{
 8005842:	b480      	push	{r7}
 8005844:	b083      	sub	sp, #12
 8005846:	af00      	add	r7, sp, #0
 8005848:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	f003 0304 	and.w	r3, r3, #4
 8005852:	2b04      	cmp	r3, #4
 8005854:	d101      	bne.n	800585a <LL_ADC_REG_IsConversionOngoing+0x18>
 8005856:	2301      	movs	r3, #1
 8005858:	e000      	b.n	800585c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800585a:	2300      	movs	r3, #0
}
 800585c:	4618      	mov	r0, r3
 800585e:	370c      	adds	r7, #12
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr

08005868 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b084      	sub	sp, #16
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
 8005870:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005872:	2300      	movs	r3, #0
 8005874:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800587c:	2b01      	cmp	r3, #1
 800587e:	d101      	bne.n	8005884 <HAL_ADCEx_Calibration_Start+0x1c>
 8005880:	2302      	movs	r3, #2
 8005882:	e04d      	b.n	8005920 <HAL_ADCEx_Calibration_Start+0xb8>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f7ff fe91 	bl	80055b4 <ADC_Disable>
 8005892:	4603      	mov	r3, r0
 8005894:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005896:	7bfb      	ldrb	r3, [r7, #15]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d136      	bne.n	800590a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058a0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80058a4:	f023 0302 	bic.w	r3, r3, #2
 80058a8:	f043 0202 	orr.w	r2, r3, #2
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	6839      	ldr	r1, [r7, #0]
 80058b6:	4618      	mov	r0, r3
 80058b8:	f7ff ff82 	bl	80057c0 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80058bc:	e014      	b.n	80058e8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	3301      	adds	r3, #1
 80058c2:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	4a18      	ldr	r2, [pc, #96]	; (8005928 <HAL_ADCEx_Calibration_Start+0xc0>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d90d      	bls.n	80058e8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058d0:	f023 0312 	bic.w	r3, r3, #18
 80058d4:	f043 0210 	orr.w	r2, r3, #16
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2200      	movs	r2, #0
 80058e0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	e01b      	b.n	8005920 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4618      	mov	r0, r3
 80058ee:	f7ff ff80 	bl	80057f2 <LL_ADC_IsCalibrationOnGoing>
 80058f2:	4603      	mov	r3, r0
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d1e2      	bne.n	80058be <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058fc:	f023 0303 	bic.w	r3, r3, #3
 8005900:	f043 0201 	orr.w	r2, r3, #1
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	65da      	str	r2, [r3, #92]	; 0x5c
 8005908:	e005      	b.n	8005916 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800590e:	f043 0210 	orr.w	r2, r3, #16
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800591e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005920:	4618      	mov	r0, r3
 8005922:	3710      	adds	r7, #16
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}
 8005928:	0004de01 	.word	0x0004de01

0800592c <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b0a2      	sub	sp, #136	; 0x88
 8005930:	af00      	add	r7, sp, #0
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	607a      	str	r2, [r7, #4]
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4618      	mov	r0, r3
 800593e:	f7ff ff80 	bl	8005842 <LL_ADC_REG_IsConversionOngoing>
 8005942:	4603      	mov	r3, r0
 8005944:	2b00      	cmp	r3, #0
 8005946:	d001      	beq.n	800594c <HAL_ADCEx_MultiModeStart_DMA+0x20>
  {
    return HAL_BUSY;
 8005948:	2302      	movs	r3, #2
 800594a:	e096      	b.n	8005a7a <HAL_ADCEx_MultiModeStart_DMA+0x14e>
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005952:	2b01      	cmp	r3, #1
 8005954:	d101      	bne.n	800595a <HAL_ADCEx_MultiModeStart_DMA+0x2e>
 8005956:	2302      	movs	r3, #2
 8005958:	e08f      	b.n	8005a7a <HAL_ADCEx_MultiModeStart_DMA+0x14e>
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2201      	movs	r2, #1
 800595e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Temporary handle minimum initialization */
    __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8005962:	2300      	movs	r3, #0
 8005964:	673b      	str	r3, [r7, #112]	; 0x70
    ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8005966:	2300      	movs	r3, #0
 8005968:	677b      	str	r3, [r7, #116]	; 0x74

    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005972:	d102      	bne.n	800597a <HAL_ADCEx_MultiModeStart_DMA+0x4e>
 8005974:	4b43      	ldr	r3, [pc, #268]	; (8005a84 <HAL_ADCEx_MultiModeStart_DMA+0x158>)
 8005976:	617b      	str	r3, [r7, #20]
 8005978:	e009      	b.n	800598e <HAL_ADCEx_MultiModeStart_DMA+0x62>
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a42      	ldr	r2, [pc, #264]	; (8005a88 <HAL_ADCEx_MultiModeStart_DMA+0x15c>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d102      	bne.n	800598a <HAL_ADCEx_MultiModeStart_DMA+0x5e>
 8005984:	4b41      	ldr	r3, [pc, #260]	; (8005a8c <HAL_ADCEx_MultiModeStart_DMA+0x160>)
 8005986:	617b      	str	r3, [r7, #20]
 8005988:	e001      	b.n	800598e <HAL_ADCEx_MultiModeStart_DMA+0x62>
 800598a:	2300      	movs	r3, #0
 800598c:	617b      	str	r3, [r7, #20]

    if (tmphadcSlave.Instance == NULL)
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d10b      	bne.n	80059ac <HAL_ADCEx_MultiModeStart_DMA+0x80>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005998:	f043 0220 	orr.w	r2, r3, #32
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2200      	movs	r2, #0
 80059a4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e066      	b.n	8005a7a <HAL_ADCEx_MultiModeStart_DMA+0x14e>
    }

    /* Enable the ADC peripherals: master and slave (in case if not already   */
    /* enabled previously)                                                    */
    tmp_hal_status = ADC_Enable(hadc);
 80059ac:	68f8      	ldr	r0, [r7, #12]
 80059ae:	f7ff fd9f 	bl	80054f0 <ADC_Enable>
 80059b2:	4603      	mov	r3, r0
 80059b4:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    if (tmp_hal_status == HAL_OK)
 80059b8:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d107      	bne.n	80059d0 <HAL_ADCEx_MultiModeStart_DMA+0xa4>
    {
      tmp_hal_status = ADC_Enable(&tmphadcSlave);
 80059c0:	f107 0314 	add.w	r3, r7, #20
 80059c4:	4618      	mov	r0, r3
 80059c6:	f7ff fd93 	bl	80054f0 <ADC_Enable>
 80059ca:	4603      	mov	r3, r0
 80059cc:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    }

    /* Start multimode conversion of ADCs pair */
    if (tmp_hal_status == HAL_OK)
 80059d0:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d14a      	bne.n	8005a6e <HAL_ADCEx_MultiModeStart_DMA+0x142>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059dc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80059e0:	f023 0301 	bic.w	r3, r3, #1
 80059e4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	65da      	str	r2, [r3, #92]	; 0x5c
                        (HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP),
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2200      	movs	r2, #0
 80059f0:	661a      	str	r2, [r3, #96]	; 0x60

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059f6:	4a26      	ldr	r2, [pc, #152]	; (8005a90 <HAL_ADCEx_MultiModeStart_DMA+0x164>)
 80059f8:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059fe:	4a25      	ldr	r2, [pc, #148]	; (8005a94 <HAL_ADCEx_MultiModeStart_DMA+0x168>)
 8005a00:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a06:	4a24      	ldr	r2, [pc, #144]	; (8005a98 <HAL_ADCEx_MultiModeStart_DMA+0x16c>)
 8005a08:	635a      	str	r2, [r3, #52]	; 0x34

      /* Pointer to the common control register  */
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005a12:	d004      	beq.n	8005a1e <HAL_ADCEx_MultiModeStart_DMA+0xf2>
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a1a      	ldr	r2, [pc, #104]	; (8005a84 <HAL_ADCEx_MultiModeStart_DMA+0x158>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d101      	bne.n	8005a22 <HAL_ADCEx_MultiModeStart_DMA+0xf6>
 8005a1e:	4b1f      	ldr	r3, [pc, #124]	; (8005a9c <HAL_ADCEx_MultiModeStart_DMA+0x170>)
 8005a20:	e000      	b.n	8005a24 <HAL_ADCEx_MultiModeStart_DMA+0xf8>
 8005a22:	4b1f      	ldr	r3, [pc, #124]	; (8005aa0 <HAL_ADCEx_MultiModeStart_DMA+0x174>)
 8005a24:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
      /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
      /* start (in case of SW start):                                           */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	221c      	movs	r2, #28
 8005a2e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2200      	movs	r2, #0
 8005a34:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	685a      	ldr	r2, [r3, #4]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f042 0210 	orr.w	r2, r2, #16
 8005a46:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8005a4c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005a50:	330c      	adds	r3, #12
 8005a52:	4619      	mov	r1, r3
 8005a54:	68ba      	ldr	r2, [r7, #8]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f000 fce2 	bl	8006420 <HAL_DMA_Start_IT>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
      /* Enable conversion of regular group.                                    */
      /* If software start has been selected, conversion starts immediately.    */
      /* If external trigger has been selected, conversion will start at next   */
      /* trigger event.                                                         */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4618      	mov	r0, r3
 8005a68:	f7ff fed7 	bl	800581a <LL_ADC_REG_StartConversion>
 8005a6c:	e003      	b.n	8005a76 <HAL_ADCEx_MultiModeStart_DMA+0x14a>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2200      	movs	r2, #0
 8005a72:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8005a76:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
  }
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	3788      	adds	r7, #136	; 0x88
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}
 8005a82:	bf00      	nop
 8005a84:	50000100 	.word	0x50000100
 8005a88:	50000400 	.word	0x50000400
 8005a8c:	50000500 	.word	0x50000500
 8005a90:	08005673 	.word	0x08005673
 8005a94:	0800574b 	.word	0x0800574b
 8005a98:	08005767 	.word	0x08005767
 8005a9c:	50000300 	.word	0x50000300
 8005aa0:	50000700 	.word	0x50000700

08005aa4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005aa4:	b590      	push	{r4, r7, lr}
 8005aa6:	b0a1      	sub	sp, #132	; 0x84
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005aae:	2300      	movs	r3, #0
 8005ab0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d101      	bne.n	8005ac2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005abe:	2302      	movs	r3, #2
 8005ac0:	e0e7      	b.n	8005c92 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8005aca:	2300      	movs	r3, #0
 8005acc:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8005ace:	2300      	movs	r3, #0
 8005ad0:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005ada:	d102      	bne.n	8005ae2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005adc:	4b6f      	ldr	r3, [pc, #444]	; (8005c9c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005ade:	60bb      	str	r3, [r7, #8]
 8005ae0:	e009      	b.n	8005af6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a6e      	ldr	r2, [pc, #440]	; (8005ca0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d102      	bne.n	8005af2 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8005aec:	4b6d      	ldr	r3, [pc, #436]	; (8005ca4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005aee:	60bb      	str	r3, [r7, #8]
 8005af0:	e001      	b.n	8005af6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005af2:	2300      	movs	r3, #0
 8005af4:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d10b      	bne.n	8005b14 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b00:	f043 0220 	orr.w	r2, r3, #32
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8005b10:	2301      	movs	r3, #1
 8005b12:	e0be      	b.n	8005c92 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	4618      	mov	r0, r3
 8005b18:	f7ff fe93 	bl	8005842 <LL_ADC_REG_IsConversionOngoing>
 8005b1c:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4618      	mov	r0, r3
 8005b24:	f7ff fe8d 	bl	8005842 <LL_ADC_REG_IsConversionOngoing>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	f040 80a0 	bne.w	8005c70 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8005b30:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	f040 809c 	bne.w	8005c70 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005b40:	d004      	beq.n	8005b4c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a55      	ldr	r2, [pc, #340]	; (8005c9c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d101      	bne.n	8005b50 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8005b4c:	4b56      	ldr	r3, [pc, #344]	; (8005ca8 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8005b4e:	e000      	b.n	8005b52 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8005b50:	4b56      	ldr	r3, [pc, #344]	; (8005cac <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8005b52:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d04b      	beq.n	8005bf4 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005b5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	6859      	ldr	r1, [r3, #4]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005b6e:	035b      	lsls	r3, r3, #13
 8005b70:	430b      	orrs	r3, r1
 8005b72:	431a      	orrs	r2, r3
 8005b74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b76:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005b80:	d004      	beq.n	8005b8c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4a45      	ldr	r2, [pc, #276]	; (8005c9c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d10f      	bne.n	8005bac <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8005b8c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005b90:	f7ff fe03 	bl	800579a <LL_ADC_IsEnabled>
 8005b94:	4604      	mov	r4, r0
 8005b96:	4841      	ldr	r0, [pc, #260]	; (8005c9c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005b98:	f7ff fdff 	bl	800579a <LL_ADC_IsEnabled>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	4323      	orrs	r3, r4
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	bf0c      	ite	eq
 8005ba4:	2301      	moveq	r3, #1
 8005ba6:	2300      	movne	r3, #0
 8005ba8:	b2db      	uxtb	r3, r3
 8005baa:	e012      	b.n	8005bd2 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8005bac:	483c      	ldr	r0, [pc, #240]	; (8005ca0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005bae:	f7ff fdf4 	bl	800579a <LL_ADC_IsEnabled>
 8005bb2:	4604      	mov	r4, r0
 8005bb4:	483b      	ldr	r0, [pc, #236]	; (8005ca4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005bb6:	f7ff fdf0 	bl	800579a <LL_ADC_IsEnabled>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	431c      	orrs	r4, r3
 8005bbe:	483c      	ldr	r0, [pc, #240]	; (8005cb0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005bc0:	f7ff fdeb 	bl	800579a <LL_ADC_IsEnabled>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	4323      	orrs	r3, r4
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	bf0c      	ite	eq
 8005bcc:	2301      	moveq	r3, #1
 8005bce:	2300      	movne	r3, #0
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d056      	beq.n	8005c84 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005bd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005bde:	f023 030f 	bic.w	r3, r3, #15
 8005be2:	683a      	ldr	r2, [r7, #0]
 8005be4:	6811      	ldr	r1, [r2, #0]
 8005be6:	683a      	ldr	r2, [r7, #0]
 8005be8:	6892      	ldr	r2, [r2, #8]
 8005bea:	430a      	orrs	r2, r1
 8005bec:	431a      	orrs	r2, r3
 8005bee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005bf0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005bf2:	e047      	b.n	8005c84 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005bf4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005bfc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005bfe:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005c08:	d004      	beq.n	8005c14 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a23      	ldr	r2, [pc, #140]	; (8005c9c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d10f      	bne.n	8005c34 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8005c14:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005c18:	f7ff fdbf 	bl	800579a <LL_ADC_IsEnabled>
 8005c1c:	4604      	mov	r4, r0
 8005c1e:	481f      	ldr	r0, [pc, #124]	; (8005c9c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005c20:	f7ff fdbb 	bl	800579a <LL_ADC_IsEnabled>
 8005c24:	4603      	mov	r3, r0
 8005c26:	4323      	orrs	r3, r4
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	bf0c      	ite	eq
 8005c2c:	2301      	moveq	r3, #1
 8005c2e:	2300      	movne	r3, #0
 8005c30:	b2db      	uxtb	r3, r3
 8005c32:	e012      	b.n	8005c5a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8005c34:	481a      	ldr	r0, [pc, #104]	; (8005ca0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005c36:	f7ff fdb0 	bl	800579a <LL_ADC_IsEnabled>
 8005c3a:	4604      	mov	r4, r0
 8005c3c:	4819      	ldr	r0, [pc, #100]	; (8005ca4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005c3e:	f7ff fdac 	bl	800579a <LL_ADC_IsEnabled>
 8005c42:	4603      	mov	r3, r0
 8005c44:	431c      	orrs	r4, r3
 8005c46:	481a      	ldr	r0, [pc, #104]	; (8005cb0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005c48:	f7ff fda7 	bl	800579a <LL_ADC_IsEnabled>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	4323      	orrs	r3, r4
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	bf0c      	ite	eq
 8005c54:	2301      	moveq	r3, #1
 8005c56:	2300      	movne	r3, #0
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d012      	beq.n	8005c84 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005c5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005c66:	f023 030f 	bic.w	r3, r3, #15
 8005c6a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8005c6c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005c6e:	e009      	b.n	8005c84 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c74:	f043 0220 	orr.w	r2, r3, #32
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8005c82:	e000      	b.n	8005c86 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005c84:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8005c8e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3784      	adds	r7, #132	; 0x84
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd90      	pop	{r4, r7, pc}
 8005c9a:	bf00      	nop
 8005c9c:	50000100 	.word	0x50000100
 8005ca0:	50000400 	.word	0x50000400
 8005ca4:	50000500 	.word	0x50000500
 8005ca8:	50000300 	.word	0x50000300
 8005cac:	50000700 	.word	0x50000700
 8005cb0:	50000600 	.word	0x50000600

08005cb4 <__NVIC_SetPriorityGrouping>:
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b085      	sub	sp, #20
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	f003 0307 	and.w	r3, r3, #7
 8005cc2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005cc4:	4b0c      	ldr	r3, [pc, #48]	; (8005cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8005cc6:	68db      	ldr	r3, [r3, #12]
 8005cc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005cca:	68ba      	ldr	r2, [r7, #8]
 8005ccc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005cd0:	4013      	ands	r3, r2
 8005cd2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005cdc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005ce0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ce4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005ce6:	4a04      	ldr	r2, [pc, #16]	; (8005cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	60d3      	str	r3, [r2, #12]
}
 8005cec:	bf00      	nop
 8005cee:	3714      	adds	r7, #20
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf6:	4770      	bx	lr
 8005cf8:	e000ed00 	.word	0xe000ed00

08005cfc <__NVIC_GetPriorityGrouping>:
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005d00:	4b04      	ldr	r3, [pc, #16]	; (8005d14 <__NVIC_GetPriorityGrouping+0x18>)
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	0a1b      	lsrs	r3, r3, #8
 8005d06:	f003 0307 	and.w	r3, r3, #7
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d12:	4770      	bx	lr
 8005d14:	e000ed00 	.word	0xe000ed00

08005d18 <__NVIC_EnableIRQ>:
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	4603      	mov	r3, r0
 8005d20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	db0b      	blt.n	8005d42 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d2a:	79fb      	ldrb	r3, [r7, #7]
 8005d2c:	f003 021f 	and.w	r2, r3, #31
 8005d30:	4907      	ldr	r1, [pc, #28]	; (8005d50 <__NVIC_EnableIRQ+0x38>)
 8005d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d36:	095b      	lsrs	r3, r3, #5
 8005d38:	2001      	movs	r0, #1
 8005d3a:	fa00 f202 	lsl.w	r2, r0, r2
 8005d3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005d42:	bf00      	nop
 8005d44:	370c      	adds	r7, #12
 8005d46:	46bd      	mov	sp, r7
 8005d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4c:	4770      	bx	lr
 8005d4e:	bf00      	nop
 8005d50:	e000e100 	.word	0xe000e100

08005d54 <__NVIC_SetPriority>:
{
 8005d54:	b480      	push	{r7}
 8005d56:	b083      	sub	sp, #12
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	6039      	str	r1, [r7, #0]
 8005d5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	db0a      	blt.n	8005d7e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	b2da      	uxtb	r2, r3
 8005d6c:	490c      	ldr	r1, [pc, #48]	; (8005da0 <__NVIC_SetPriority+0x4c>)
 8005d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d72:	0112      	lsls	r2, r2, #4
 8005d74:	b2d2      	uxtb	r2, r2
 8005d76:	440b      	add	r3, r1
 8005d78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005d7c:	e00a      	b.n	8005d94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	b2da      	uxtb	r2, r3
 8005d82:	4908      	ldr	r1, [pc, #32]	; (8005da4 <__NVIC_SetPriority+0x50>)
 8005d84:	79fb      	ldrb	r3, [r7, #7]
 8005d86:	f003 030f 	and.w	r3, r3, #15
 8005d8a:	3b04      	subs	r3, #4
 8005d8c:	0112      	lsls	r2, r2, #4
 8005d8e:	b2d2      	uxtb	r2, r2
 8005d90:	440b      	add	r3, r1
 8005d92:	761a      	strb	r2, [r3, #24]
}
 8005d94:	bf00      	nop
 8005d96:	370c      	adds	r7, #12
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9e:	4770      	bx	lr
 8005da0:	e000e100 	.word	0xe000e100
 8005da4:	e000ed00 	.word	0xe000ed00

08005da8 <NVIC_EncodePriority>:
{
 8005da8:	b480      	push	{r7}
 8005daa:	b089      	sub	sp, #36	; 0x24
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	60f8      	str	r0, [r7, #12]
 8005db0:	60b9      	str	r1, [r7, #8]
 8005db2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	f003 0307 	and.w	r3, r3, #7
 8005dba:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005dbc:	69fb      	ldr	r3, [r7, #28]
 8005dbe:	f1c3 0307 	rsb	r3, r3, #7
 8005dc2:	2b04      	cmp	r3, #4
 8005dc4:	bf28      	it	cs
 8005dc6:	2304      	movcs	r3, #4
 8005dc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005dca:	69fb      	ldr	r3, [r7, #28]
 8005dcc:	3304      	adds	r3, #4
 8005dce:	2b06      	cmp	r3, #6
 8005dd0:	d902      	bls.n	8005dd8 <NVIC_EncodePriority+0x30>
 8005dd2:	69fb      	ldr	r3, [r7, #28]
 8005dd4:	3b03      	subs	r3, #3
 8005dd6:	e000      	b.n	8005dda <NVIC_EncodePriority+0x32>
 8005dd8:	2300      	movs	r3, #0
 8005dda:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ddc:	f04f 32ff 	mov.w	r2, #4294967295
 8005de0:	69bb      	ldr	r3, [r7, #24]
 8005de2:	fa02 f303 	lsl.w	r3, r2, r3
 8005de6:	43da      	mvns	r2, r3
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	401a      	ands	r2, r3
 8005dec:	697b      	ldr	r3, [r7, #20]
 8005dee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005df0:	f04f 31ff 	mov.w	r1, #4294967295
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	fa01 f303 	lsl.w	r3, r1, r3
 8005dfa:	43d9      	mvns	r1, r3
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e00:	4313      	orrs	r3, r2
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3724      	adds	r7, #36	; 0x24
 8005e06:	46bd      	mov	sp, r7
 8005e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0c:	4770      	bx	lr
	...

08005e10 <SysTick_Config>:
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b082      	sub	sp, #8
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	3b01      	subs	r3, #1
 8005e1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005e20:	d301      	bcc.n	8005e26 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8005e22:	2301      	movs	r3, #1
 8005e24:	e00f      	b.n	8005e46 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005e26:	4a0a      	ldr	r2, [pc, #40]	; (8005e50 <SysTick_Config+0x40>)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	3b01      	subs	r3, #1
 8005e2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005e2e:	210f      	movs	r1, #15
 8005e30:	f04f 30ff 	mov.w	r0, #4294967295
 8005e34:	f7ff ff8e 	bl	8005d54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005e38:	4b05      	ldr	r3, [pc, #20]	; (8005e50 <SysTick_Config+0x40>)
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005e3e:	4b04      	ldr	r3, [pc, #16]	; (8005e50 <SysTick_Config+0x40>)
 8005e40:	2207      	movs	r2, #7
 8005e42:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8005e44:	2300      	movs	r3, #0
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3708      	adds	r7, #8
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	bf00      	nop
 8005e50:	e000e010 	.word	0xe000e010

08005e54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b082      	sub	sp, #8
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f7ff ff29 	bl	8005cb4 <__NVIC_SetPriorityGrouping>
}
 8005e62:	bf00      	nop
 8005e64:	3708      	adds	r7, #8
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}

08005e6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005e6a:	b580      	push	{r7, lr}
 8005e6c:	b086      	sub	sp, #24
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	4603      	mov	r3, r0
 8005e72:	60b9      	str	r1, [r7, #8]
 8005e74:	607a      	str	r2, [r7, #4]
 8005e76:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005e78:	f7ff ff40 	bl	8005cfc <__NVIC_GetPriorityGrouping>
 8005e7c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e7e:	687a      	ldr	r2, [r7, #4]
 8005e80:	68b9      	ldr	r1, [r7, #8]
 8005e82:	6978      	ldr	r0, [r7, #20]
 8005e84:	f7ff ff90 	bl	8005da8 <NVIC_EncodePriority>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e8e:	4611      	mov	r1, r2
 8005e90:	4618      	mov	r0, r3
 8005e92:	f7ff ff5f 	bl	8005d54 <__NVIC_SetPriority>
}
 8005e96:	bf00      	nop
 8005e98:	3718      	adds	r7, #24
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}

08005e9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e9e:	b580      	push	{r7, lr}
 8005ea0:	b082      	sub	sp, #8
 8005ea2:	af00      	add	r7, sp, #0
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005ea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005eac:	4618      	mov	r0, r3
 8005eae:	f7ff ff33 	bl	8005d18 <__NVIC_EnableIRQ>
}
 8005eb2:	bf00      	nop
 8005eb4:	3708      	adds	r7, #8
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}

08005eba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005eba:	b580      	push	{r7, lr}
 8005ebc:	b082      	sub	sp, #8
 8005ebe:	af00      	add	r7, sp, #0
 8005ec0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f7ff ffa4 	bl	8005e10 <SysTick_Config>
 8005ec8:	4603      	mov	r3, r0
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3708      	adds	r7, #8
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}
	...

08005ed4 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b082      	sub	sp, #8
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d101      	bne.n	8005ee6 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e054      	b.n	8005f90 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	7f5b      	ldrb	r3, [r3, #29]
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d105      	bne.n	8005efc <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f7fb fb08 	bl	800150c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2202      	movs	r2, #2
 8005f00:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	791b      	ldrb	r3, [r3, #4]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d10c      	bne.n	8005f24 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a22      	ldr	r2, [pc, #136]	; (8005f98 <HAL_CRC_Init+0xc4>)
 8005f10:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	689a      	ldr	r2, [r3, #8]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f022 0218 	bic.w	r2, r2, #24
 8005f20:	609a      	str	r2, [r3, #8]
 8005f22:	e00c      	b.n	8005f3e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6899      	ldr	r1, [r3, #8]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	68db      	ldr	r3, [r3, #12]
 8005f2c:	461a      	mov	r2, r3
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f000 f948 	bl	80061c4 <HAL_CRCEx_Polynomial_Set>
 8005f34:	4603      	mov	r3, r0
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d001      	beq.n	8005f3e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e028      	b.n	8005f90 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	795b      	ldrb	r3, [r3, #5]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d105      	bne.n	8005f52 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f04f 32ff 	mov.w	r2, #4294967295
 8005f4e:	611a      	str	r2, [r3, #16]
 8005f50:	e004      	b.n	8005f5c <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	687a      	ldr	r2, [r7, #4]
 8005f58:	6912      	ldr	r2, [r2, #16]
 8005f5a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	695a      	ldr	r2, [r3, #20]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	430a      	orrs	r2, r1
 8005f70:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	699a      	ldr	r2, [r3, #24]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	430a      	orrs	r2, r1
 8005f86:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8005f8e:	2300      	movs	r3, #0
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3708      	adds	r7, #8
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	04c11db7 	.word	0x04c11db7

08005f9c <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b086      	sub	sp, #24
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	60b9      	str	r1, [r7, #8]
 8005fa6:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8005fa8:	2300      	movs	r3, #0
 8005faa:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	2202      	movs	r2, #2
 8005fb0:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	689a      	ldr	r2, [r3, #8]
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f042 0201 	orr.w	r2, r2, #1
 8005fc0:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	6a1b      	ldr	r3, [r3, #32]
 8005fc6:	2b03      	cmp	r3, #3
 8005fc8:	d006      	beq.n	8005fd8 <HAL_CRC_Calculate+0x3c>
 8005fca:	2b03      	cmp	r3, #3
 8005fcc:	d829      	bhi.n	8006022 <HAL_CRC_Calculate+0x86>
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	d019      	beq.n	8006006 <HAL_CRC_Calculate+0x6a>
 8005fd2:	2b02      	cmp	r3, #2
 8005fd4:	d01e      	beq.n	8006014 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 8005fd6:	e024      	b.n	8006022 <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 8005fd8:	2300      	movs	r3, #0
 8005fda:	617b      	str	r3, [r7, #20]
 8005fdc:	e00a      	b.n	8005ff4 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	009b      	lsls	r3, r3, #2
 8005fe2:	68ba      	ldr	r2, [r7, #8]
 8005fe4:	441a      	add	r2, r3
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	6812      	ldr	r2, [r2, #0]
 8005fec:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	3301      	adds	r3, #1
 8005ff2:	617b      	str	r3, [r7, #20]
 8005ff4:	697a      	ldr	r2, [r7, #20]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d3f0      	bcc.n	8005fde <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	613b      	str	r3, [r7, #16]
      break;
 8006004:	e00e      	b.n	8006024 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8006006:	687a      	ldr	r2, [r7, #4]
 8006008:	68b9      	ldr	r1, [r7, #8]
 800600a:	68f8      	ldr	r0, [r7, #12]
 800600c:	f000 f812 	bl	8006034 <CRC_Handle_8>
 8006010:	6138      	str	r0, [r7, #16]
      break;
 8006012:	e007      	b.n	8006024 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8006014:	687a      	ldr	r2, [r7, #4]
 8006016:	68b9      	ldr	r1, [r7, #8]
 8006018:	68f8      	ldr	r0, [r7, #12]
 800601a:	f000 f899 	bl	8006150 <CRC_Handle_16>
 800601e:	6138      	str	r0, [r7, #16]
      break;
 8006020:	e000      	b.n	8006024 <HAL_CRC_Calculate+0x88>
      break;
 8006022:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2201      	movs	r2, #1
 8006028:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800602a:	693b      	ldr	r3, [r7, #16]
}
 800602c:	4618      	mov	r0, r3
 800602e:	3718      	adds	r7, #24
 8006030:	46bd      	mov	sp, r7
 8006032:	bd80      	pop	{r7, pc}

08006034 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8006034:	b480      	push	{r7}
 8006036:	b089      	sub	sp, #36	; 0x24
 8006038:	af00      	add	r7, sp, #0
 800603a:	60f8      	str	r0, [r7, #12]
 800603c:	60b9      	str	r1, [r7, #8]
 800603e:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8006040:	2300      	movs	r3, #0
 8006042:	61fb      	str	r3, [r7, #28]
 8006044:	e023      	b.n	800608e <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8006046:	69fb      	ldr	r3, [r7, #28]
 8006048:	009b      	lsls	r3, r3, #2
 800604a:	68ba      	ldr	r2, [r7, #8]
 800604c:	4413      	add	r3, r2
 800604e:	781b      	ldrb	r3, [r3, #0]
 8006050:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8006052:	69fb      	ldr	r3, [r7, #28]
 8006054:	009b      	lsls	r3, r3, #2
 8006056:	3301      	adds	r3, #1
 8006058:	68b9      	ldr	r1, [r7, #8]
 800605a:	440b      	add	r3, r1
 800605c:	781b      	ldrb	r3, [r3, #0]
 800605e:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8006060:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8006062:	69fb      	ldr	r3, [r7, #28]
 8006064:	009b      	lsls	r3, r3, #2
 8006066:	3302      	adds	r3, #2
 8006068:	68b9      	ldr	r1, [r7, #8]
 800606a:	440b      	add	r3, r1
 800606c:	781b      	ldrb	r3, [r3, #0]
 800606e:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8006070:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8006072:	69fb      	ldr	r3, [r7, #28]
 8006074:	009b      	lsls	r3, r3, #2
 8006076:	3303      	adds	r3, #3
 8006078:	68b9      	ldr	r1, [r7, #8]
 800607a:	440b      	add	r3, r1
 800607c:	781b      	ldrb	r3, [r3, #0]
 800607e:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8006084:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8006086:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8006088:	69fb      	ldr	r3, [r7, #28]
 800608a:	3301      	adds	r3, #1
 800608c:	61fb      	str	r3, [r7, #28]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	089b      	lsrs	r3, r3, #2
 8006092:	69fa      	ldr	r2, [r7, #28]
 8006094:	429a      	cmp	r2, r3
 8006096:	d3d6      	bcc.n	8006046 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	f003 0303 	and.w	r3, r3, #3
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d04d      	beq.n	800613e <CRC_Handle_8+0x10a>
  {
    if ((BufferLength % 4U) == 1U)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	f003 0303 	and.w	r3, r3, #3
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d107      	bne.n	80060bc <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 80060ac:	69fb      	ldr	r3, [r7, #28]
 80060ae:	009b      	lsls	r3, r3, #2
 80060b0:	68ba      	ldr	r2, [r7, #8]
 80060b2:	4413      	add	r3, r2
 80060b4:	68fa      	ldr	r2, [r7, #12]
 80060b6:	6812      	ldr	r2, [r2, #0]
 80060b8:	781b      	ldrb	r3, [r3, #0]
 80060ba:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	f003 0303 	and.w	r3, r3, #3
 80060c2:	2b02      	cmp	r3, #2
 80060c4:	d116      	bne.n	80060f4 <CRC_Handle_8+0xc0>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80060c6:	69fb      	ldr	r3, [r7, #28]
 80060c8:	009b      	lsls	r3, r3, #2
 80060ca:	68ba      	ldr	r2, [r7, #8]
 80060cc:	4413      	add	r3, r2
 80060ce:	781b      	ldrb	r3, [r3, #0]
 80060d0:	021b      	lsls	r3, r3, #8
 80060d2:	b21a      	sxth	r2, r3
 80060d4:	69fb      	ldr	r3, [r7, #28]
 80060d6:	009b      	lsls	r3, r3, #2
 80060d8:	3301      	adds	r3, #1
 80060da:	68b9      	ldr	r1, [r7, #8]
 80060dc:	440b      	add	r3, r1
 80060de:	781b      	ldrb	r3, [r3, #0]
 80060e0:	b21b      	sxth	r3, r3
 80060e2:	4313      	orrs	r3, r2
 80060e4:	b21b      	sxth	r3, r3
 80060e6:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	8b7a      	ldrh	r2, [r7, #26]
 80060f2:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	f003 0303 	and.w	r3, r3, #3
 80060fa:	2b03      	cmp	r3, #3
 80060fc:	d11f      	bne.n	800613e <CRC_Handle_8+0x10a>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80060fe:	69fb      	ldr	r3, [r7, #28]
 8006100:	009b      	lsls	r3, r3, #2
 8006102:	68ba      	ldr	r2, [r7, #8]
 8006104:	4413      	add	r3, r2
 8006106:	781b      	ldrb	r3, [r3, #0]
 8006108:	021b      	lsls	r3, r3, #8
 800610a:	b21a      	sxth	r2, r3
 800610c:	69fb      	ldr	r3, [r7, #28]
 800610e:	009b      	lsls	r3, r3, #2
 8006110:	3301      	adds	r3, #1
 8006112:	68b9      	ldr	r1, [r7, #8]
 8006114:	440b      	add	r3, r1
 8006116:	781b      	ldrb	r3, [r3, #0]
 8006118:	b21b      	sxth	r3, r3
 800611a:	4313      	orrs	r3, r2
 800611c:	b21b      	sxth	r3, r3
 800611e:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	8b7a      	ldrh	r2, [r7, #26]
 800612a:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 800612c:	69fb      	ldr	r3, [r7, #28]
 800612e:	009b      	lsls	r3, r3, #2
 8006130:	3302      	adds	r3, #2
 8006132:	68ba      	ldr	r2, [r7, #8]
 8006134:	4413      	add	r3, r2
 8006136:	68fa      	ldr	r2, [r7, #12]
 8006138:	6812      	ldr	r2, [r2, #0]
 800613a:	781b      	ldrb	r3, [r3, #0]
 800613c:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	681b      	ldr	r3, [r3, #0]
}
 8006144:	4618      	mov	r0, r3
 8006146:	3724      	adds	r7, #36	; 0x24
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr

08006150 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 8006150:	b480      	push	{r7}
 8006152:	b087      	sub	sp, #28
 8006154:	af00      	add	r7, sp, #0
 8006156:	60f8      	str	r0, [r7, #12]
 8006158:	60b9      	str	r1, [r7, #8]
 800615a:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 800615c:	2300      	movs	r3, #0
 800615e:	617b      	str	r3, [r7, #20]
 8006160:	e013      	b.n	800618a <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	009b      	lsls	r3, r3, #2
 8006166:	68ba      	ldr	r2, [r7, #8]
 8006168:	4413      	add	r3, r2
 800616a:	881b      	ldrh	r3, [r3, #0]
 800616c:	041a      	lsls	r2, r3, #16
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	009b      	lsls	r3, r3, #2
 8006172:	3302      	adds	r3, #2
 8006174:	68b9      	ldr	r1, [r7, #8]
 8006176:	440b      	add	r3, r1
 8006178:	881b      	ldrh	r3, [r3, #0]
 800617a:	4619      	mov	r1, r3
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	430a      	orrs	r2, r1
 8006182:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	3301      	adds	r3, #1
 8006188:	617b      	str	r3, [r7, #20]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	085b      	lsrs	r3, r3, #1
 800618e:	697a      	ldr	r2, [r7, #20]
 8006190:	429a      	cmp	r2, r3
 8006192:	d3e6      	bcc.n	8006162 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f003 0301 	and.w	r3, r3, #1
 800619a:	2b00      	cmp	r3, #0
 800619c:	d009      	beq.n	80061b2 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	009b      	lsls	r3, r3, #2
 80061a8:	68ba      	ldr	r2, [r7, #8]
 80061aa:	4413      	add	r3, r2
 80061ac:	881a      	ldrh	r2, [r3, #0]
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681b      	ldr	r3, [r3, #0]
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	371c      	adds	r7, #28
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr

080061c4 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b087      	sub	sp, #28
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	60f8      	str	r0, [r7, #12]
 80061cc:	60b9      	str	r1, [r7, #8]
 80061ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80061d0:	2300      	movs	r3, #0
 80061d2:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80061d4:	231f      	movs	r3, #31
 80061d6:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80061d8:	bf00      	nop
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	1e5a      	subs	r2, r3, #1
 80061de:	613a      	str	r2, [r7, #16]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d009      	beq.n	80061f8 <HAL_CRCEx_Polynomial_Set+0x34>
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	f003 031f 	and.w	r3, r3, #31
 80061ea:	68ba      	ldr	r2, [r7, #8]
 80061ec:	fa22 f303 	lsr.w	r3, r2, r3
 80061f0:	f003 0301 	and.w	r3, r3, #1
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d0f0      	beq.n	80061da <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2b18      	cmp	r3, #24
 80061fc:	d846      	bhi.n	800628c <HAL_CRCEx_Polynomial_Set+0xc8>
 80061fe:	a201      	add	r2, pc, #4	; (adr r2, 8006204 <HAL_CRCEx_Polynomial_Set+0x40>)
 8006200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006204:	08006293 	.word	0x08006293
 8006208:	0800628d 	.word	0x0800628d
 800620c:	0800628d 	.word	0x0800628d
 8006210:	0800628d 	.word	0x0800628d
 8006214:	0800628d 	.word	0x0800628d
 8006218:	0800628d 	.word	0x0800628d
 800621c:	0800628d 	.word	0x0800628d
 8006220:	0800628d 	.word	0x0800628d
 8006224:	08006281 	.word	0x08006281
 8006228:	0800628d 	.word	0x0800628d
 800622c:	0800628d 	.word	0x0800628d
 8006230:	0800628d 	.word	0x0800628d
 8006234:	0800628d 	.word	0x0800628d
 8006238:	0800628d 	.word	0x0800628d
 800623c:	0800628d 	.word	0x0800628d
 8006240:	0800628d 	.word	0x0800628d
 8006244:	08006275 	.word	0x08006275
 8006248:	0800628d 	.word	0x0800628d
 800624c:	0800628d 	.word	0x0800628d
 8006250:	0800628d 	.word	0x0800628d
 8006254:	0800628d 	.word	0x0800628d
 8006258:	0800628d 	.word	0x0800628d
 800625c:	0800628d 	.word	0x0800628d
 8006260:	0800628d 	.word	0x0800628d
 8006264:	08006269 	.word	0x08006269
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	2b06      	cmp	r3, #6
 800626c:	d913      	bls.n	8006296 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8006272:	e010      	b.n	8006296 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	2b07      	cmp	r3, #7
 8006278:	d90f      	bls.n	800629a <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800627e:	e00c      	b.n	800629a <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	2b0f      	cmp	r3, #15
 8006284:	d90b      	bls.n	800629e <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8006286:	2301      	movs	r3, #1
 8006288:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800628a:	e008      	b.n	800629e <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 800628c:	2301      	movs	r3, #1
 800628e:	75fb      	strb	r3, [r7, #23]
      break;
 8006290:	e006      	b.n	80062a0 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8006292:	bf00      	nop
 8006294:	e004      	b.n	80062a0 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8006296:	bf00      	nop
 8006298:	e002      	b.n	80062a0 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800629a:	bf00      	nop
 800629c:	e000      	b.n	80062a0 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800629e:	bf00      	nop
  }
  if (status == HAL_OK)
 80062a0:	7dfb      	ldrb	r3, [r7, #23]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d10d      	bne.n	80062c2 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	68ba      	ldr	r2, [r7, #8]
 80062ac:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	f023 0118 	bic.w	r1, r3, #24
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	687a      	ldr	r2, [r7, #4]
 80062be:	430a      	orrs	r2, r1
 80062c0:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80062c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	371c      	adds	r7, #28
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr

080062d0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b084      	sub	sp, #16
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d101      	bne.n	80062e2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	e08d      	b.n	80063fe <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	461a      	mov	r2, r3
 80062e8:	4b47      	ldr	r3, [pc, #284]	; (8006408 <HAL_DMA_Init+0x138>)
 80062ea:	429a      	cmp	r2, r3
 80062ec:	d80f      	bhi.n	800630e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	461a      	mov	r2, r3
 80062f4:	4b45      	ldr	r3, [pc, #276]	; (800640c <HAL_DMA_Init+0x13c>)
 80062f6:	4413      	add	r3, r2
 80062f8:	4a45      	ldr	r2, [pc, #276]	; (8006410 <HAL_DMA_Init+0x140>)
 80062fa:	fba2 2303 	umull	r2, r3, r2, r3
 80062fe:	091b      	lsrs	r3, r3, #4
 8006300:	009a      	lsls	r2, r3, #2
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	4a42      	ldr	r2, [pc, #264]	; (8006414 <HAL_DMA_Init+0x144>)
 800630a:	641a      	str	r2, [r3, #64]	; 0x40
 800630c:	e00e      	b.n	800632c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	461a      	mov	r2, r3
 8006314:	4b40      	ldr	r3, [pc, #256]	; (8006418 <HAL_DMA_Init+0x148>)
 8006316:	4413      	add	r3, r2
 8006318:	4a3d      	ldr	r2, [pc, #244]	; (8006410 <HAL_DMA_Init+0x140>)
 800631a:	fba2 2303 	umull	r2, r3, r2, r3
 800631e:	091b      	lsrs	r3, r3, #4
 8006320:	009a      	lsls	r2, r3, #2
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	4a3c      	ldr	r2, [pc, #240]	; (800641c <HAL_DMA_Init+0x14c>)
 800632a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2202      	movs	r2, #2
 8006330:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006342:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006346:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006350:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	691b      	ldr	r3, [r3, #16]
 8006356:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800635c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	699b      	ldr	r3, [r3, #24]
 8006362:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006368:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6a1b      	ldr	r3, [r3, #32]
 800636e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006370:	68fa      	ldr	r2, [r7, #12]
 8006372:	4313      	orrs	r3, r2
 8006374:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	68fa      	ldr	r2, [r7, #12]
 800637c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f000 fabe 	bl	8006900 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800638c:	d102      	bne.n	8006394 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2200      	movs	r2, #0
 8006392:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	685a      	ldr	r2, [r3, #4]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800639c:	b2d2      	uxtb	r2, r2
 800639e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063a4:	687a      	ldr	r2, [r7, #4]
 80063a6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80063a8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d010      	beq.n	80063d4 <HAL_DMA_Init+0x104>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	685b      	ldr	r3, [r3, #4]
 80063b6:	2b04      	cmp	r3, #4
 80063b8:	d80c      	bhi.n	80063d4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f000 fade 	bl	800697c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063c4:	2200      	movs	r2, #0
 80063c6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063cc:	687a      	ldr	r2, [r7, #4]
 80063ce:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80063d0:	605a      	str	r2, [r3, #4]
 80063d2:	e008      	b.n	80063e6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2200      	movs	r2, #0
 80063d8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2200      	movs	r2, #0
 80063de:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2200      	movs	r2, #0
 80063e4:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2200      	movs	r2, #0
 80063ea:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2201      	movs	r2, #1
 80063f0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80063fc:	2300      	movs	r3, #0
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3710      	adds	r7, #16
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}
 8006406:	bf00      	nop
 8006408:	40020407 	.word	0x40020407
 800640c:	bffdfff8 	.word	0xbffdfff8
 8006410:	cccccccd 	.word	0xcccccccd
 8006414:	40020000 	.word	0x40020000
 8006418:	bffdfbf8 	.word	0xbffdfbf8
 800641c:	40020400 	.word	0x40020400

08006420 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b086      	sub	sp, #24
 8006424:	af00      	add	r7, sp, #0
 8006426:	60f8      	str	r0, [r7, #12]
 8006428:	60b9      	str	r1, [r7, #8]
 800642a:	607a      	str	r2, [r7, #4]
 800642c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800642e:	2300      	movs	r3, #0
 8006430:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006438:	2b01      	cmp	r3, #1
 800643a:	d101      	bne.n	8006440 <HAL_DMA_Start_IT+0x20>
 800643c:	2302      	movs	r3, #2
 800643e:	e066      	b.n	800650e <HAL_DMA_Start_IT+0xee>
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800644e:	b2db      	uxtb	r3, r3
 8006450:	2b01      	cmp	r3, #1
 8006452:	d155      	bne.n	8006500 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2202      	movs	r2, #2
 8006458:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2200      	movs	r2, #0
 8006460:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	681a      	ldr	r2, [r3, #0]
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f022 0201 	bic.w	r2, r2, #1
 8006470:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	687a      	ldr	r2, [r7, #4]
 8006476:	68b9      	ldr	r1, [r7, #8]
 8006478:	68f8      	ldr	r0, [r7, #12]
 800647a:	f000 fa03 	bl	8006884 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006482:	2b00      	cmp	r3, #0
 8006484:	d008      	beq.n	8006498 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	681a      	ldr	r2, [r3, #0]
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f042 020e 	orr.w	r2, r2, #14
 8006494:	601a      	str	r2, [r3, #0]
 8006496:	e00f      	b.n	80064b8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f022 0204 	bic.w	r2, r2, #4
 80064a6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f042 020a 	orr.w	r2, r2, #10
 80064b6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d007      	beq.n	80064d6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064d4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d007      	beq.n	80064ee <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064e2:	681a      	ldr	r2, [r3, #0]
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064ec:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f042 0201 	orr.w	r2, r2, #1
 80064fc:	601a      	str	r2, [r3, #0]
 80064fe:	e005      	b.n	800650c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2200      	movs	r2, #0
 8006504:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006508:	2302      	movs	r3, #2
 800650a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800650c:	7dfb      	ldrb	r3, [r7, #23]
}
 800650e:	4618      	mov	r0, r3
 8006510:	3718      	adds	r7, #24
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}

08006516 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006516:	b480      	push	{r7}
 8006518:	b085      	sub	sp, #20
 800651a:	af00      	add	r7, sp, #0
 800651c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800651e:	2300      	movs	r3, #0
 8006520:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006528:	b2db      	uxtb	r3, r3
 800652a:	2b02      	cmp	r3, #2
 800652c:	d005      	beq.n	800653a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2204      	movs	r2, #4
 8006532:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	73fb      	strb	r3, [r7, #15]
 8006538:	e037      	b.n	80065aa <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f022 020e 	bic.w	r2, r2, #14
 8006548:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800654e:	681a      	ldr	r2, [r3, #0]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006554:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006558:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	681a      	ldr	r2, [r3, #0]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f022 0201 	bic.w	r2, r2, #1
 8006568:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800656e:	f003 021f 	and.w	r2, r3, #31
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006576:	2101      	movs	r1, #1
 8006578:	fa01 f202 	lsl.w	r2, r1, r2
 800657c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006582:	687a      	ldr	r2, [r7, #4]
 8006584:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006586:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800658c:	2b00      	cmp	r3, #0
 800658e:	d00c      	beq.n	80065aa <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800659a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800659e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065a4:	687a      	ldr	r2, [r7, #4]
 80065a6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80065a8:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2201      	movs	r2, #1
 80065ae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2200      	movs	r2, #0
 80065b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 80065ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80065bc:	4618      	mov	r0, r3
 80065be:	3714      	adds	r7, #20
 80065c0:	46bd      	mov	sp, r7
 80065c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c6:	4770      	bx	lr

080065c8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b084      	sub	sp, #16
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065d0:	2300      	movs	r3, #0
 80065d2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80065da:	b2db      	uxtb	r3, r3
 80065dc:	2b02      	cmp	r3, #2
 80065de:	d00d      	beq.n	80065fc <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2204      	movs	r2, #4
 80065e4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2201      	movs	r2, #1
 80065ea:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2200      	movs	r2, #0
 80065f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 80065f6:	2301      	movs	r3, #1
 80065f8:	73fb      	strb	r3, [r7, #15]
 80065fa:	e047      	b.n	800668c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f022 020e 	bic.w	r2, r2, #14
 800660a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681a      	ldr	r2, [r3, #0]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f022 0201 	bic.w	r2, r2, #1
 800661a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006626:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800662a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006630:	f003 021f 	and.w	r2, r3, #31
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006638:	2101      	movs	r1, #1
 800663a:	fa01 f202 	lsl.w	r2, r1, r2
 800663e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006644:	687a      	ldr	r2, [r7, #4]
 8006646:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006648:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800664e:	2b00      	cmp	r3, #0
 8006650:	d00c      	beq.n	800666c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800665c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006660:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800666a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2201      	movs	r2, #1
 8006670:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2200      	movs	r2, #0
 8006678:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006680:	2b00      	cmp	r3, #0
 8006682:	d003      	beq.n	800668c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	4798      	blx	r3
    }
  }
  return status;
 800668c:	7bfb      	ldrb	r3, [r7, #15]
}
 800668e:	4618      	mov	r0, r3
 8006690:	3710      	adds	r7, #16
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}

08006696 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006696:	b580      	push	{r7, lr}
 8006698:	b084      	sub	sp, #16
 800669a:	af00      	add	r7, sp, #0
 800669c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066b2:	f003 031f 	and.w	r3, r3, #31
 80066b6:	2204      	movs	r2, #4
 80066b8:	409a      	lsls	r2, r3
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	4013      	ands	r3, r2
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d026      	beq.n	8006710 <HAL_DMA_IRQHandler+0x7a>
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	f003 0304 	and.w	r3, r3, #4
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d021      	beq.n	8006710 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f003 0320 	and.w	r3, r3, #32
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d107      	bne.n	80066ea <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	681a      	ldr	r2, [r3, #0]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f022 0204 	bic.w	r2, r2, #4
 80066e8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066ee:	f003 021f 	and.w	r2, r3, #31
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066f6:	2104      	movs	r1, #4
 80066f8:	fa01 f202 	lsl.w	r2, r1, r2
 80066fc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006702:	2b00      	cmp	r3, #0
 8006704:	d071      	beq.n	80067ea <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800670e:	e06c      	b.n	80067ea <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006714:	f003 031f 	and.w	r3, r3, #31
 8006718:	2202      	movs	r2, #2
 800671a:	409a      	lsls	r2, r3
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	4013      	ands	r3, r2
 8006720:	2b00      	cmp	r3, #0
 8006722:	d02e      	beq.n	8006782 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	f003 0302 	and.w	r3, r3, #2
 800672a:	2b00      	cmp	r3, #0
 800672c:	d029      	beq.n	8006782 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f003 0320 	and.w	r3, r3, #32
 8006738:	2b00      	cmp	r3, #0
 800673a:	d10b      	bne.n	8006754 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f022 020a 	bic.w	r2, r2, #10
 800674a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2201      	movs	r2, #1
 8006750:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006758:	f003 021f 	and.w	r2, r3, #31
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006760:	2102      	movs	r1, #2
 8006762:	fa01 f202 	lsl.w	r2, r1, r2
 8006766:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2200      	movs	r2, #0
 800676c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006774:	2b00      	cmp	r3, #0
 8006776:	d038      	beq.n	80067ea <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800677c:	6878      	ldr	r0, [r7, #4]
 800677e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006780:	e033      	b.n	80067ea <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006786:	f003 031f 	and.w	r3, r3, #31
 800678a:	2208      	movs	r2, #8
 800678c:	409a      	lsls	r2, r3
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	4013      	ands	r3, r2
 8006792:	2b00      	cmp	r3, #0
 8006794:	d02a      	beq.n	80067ec <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	f003 0308 	and.w	r3, r3, #8
 800679c:	2b00      	cmp	r3, #0
 800679e:	d025      	beq.n	80067ec <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	681a      	ldr	r2, [r3, #0]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f022 020e 	bic.w	r2, r2, #14
 80067ae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067b4:	f003 021f 	and.w	r2, r3, #31
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067bc:	2101      	movs	r1, #1
 80067be:	fa01 f202 	lsl.w	r2, r1, r2
 80067c2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2201      	movs	r2, #1
 80067c8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2201      	movs	r2, #1
 80067ce:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2200      	movs	r2, #0
 80067d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d004      	beq.n	80067ec <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80067ea:	bf00      	nop
 80067ec:	bf00      	nop
}
 80067ee:	3710      	adds	r7, #16
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bd80      	pop	{r7, pc}

080067f4 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 80067f4:	b480      	push	{r7}
 80067f6:	b087      	sub	sp, #28
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	60f8      	str	r0, [r7, #12]
 80067fc:	460b      	mov	r3, r1
 80067fe:	607a      	str	r2, [r7, #4]
 8006800:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8006802:	2300      	movs	r3, #0
 8006804:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800680c:	2b01      	cmp	r3, #1
 800680e:	d101      	bne.n	8006814 <HAL_DMA_RegisterCallback+0x20>
 8006810:	2302      	movs	r3, #2
 8006812:	e031      	b.n	8006878 <HAL_DMA_RegisterCallback+0x84>
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2201      	movs	r2, #1
 8006818:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006822:	b2db      	uxtb	r3, r3
 8006824:	2b01      	cmp	r3, #1
 8006826:	d120      	bne.n	800686a <HAL_DMA_RegisterCallback+0x76>
  {
    switch (CallbackID)
 8006828:	7afb      	ldrb	r3, [r7, #11]
 800682a:	2b03      	cmp	r3, #3
 800682c:	d81a      	bhi.n	8006864 <HAL_DMA_RegisterCallback+0x70>
 800682e:	a201      	add	r2, pc, #4	; (adr r2, 8006834 <HAL_DMA_RegisterCallback+0x40>)
 8006830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006834:	08006845 	.word	0x08006845
 8006838:	0800684d 	.word	0x0800684d
 800683c:	08006855 	.word	0x08006855
 8006840:	0800685d 	.word	0x0800685d
    {
      case  HAL_DMA_XFER_CPLT_CB_ID:
        hdma->XferCpltCallback = pCallback;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	687a      	ldr	r2, [r7, #4]
 8006848:	62da      	str	r2, [r3, #44]	; 0x2c
        break;
 800684a:	e010      	b.n	800686e <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_HALFCPLT_CB_ID:
        hdma->XferHalfCpltCallback = pCallback;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	631a      	str	r2, [r3, #48]	; 0x30
        break;
 8006852:	e00c      	b.n	800686e <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_ERROR_CB_ID:
        hdma->XferErrorCallback = pCallback;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	687a      	ldr	r2, [r7, #4]
 8006858:	635a      	str	r2, [r3, #52]	; 0x34
        break;
 800685a:	e008      	b.n	800686e <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_ABORT_CB_ID:
        hdma->XferAbortCallback = pCallback;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	687a      	ldr	r2, [r7, #4]
 8006860:	639a      	str	r2, [r3, #56]	; 0x38
        break;
 8006862:	e004      	b.n	800686e <HAL_DMA_RegisterCallback+0x7a>

      default:
        status = HAL_ERROR;
 8006864:	2301      	movs	r3, #1
 8006866:	75fb      	strb	r3, [r7, #23]
        break;
 8006868:	e001      	b.n	800686e <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
 800686a:	2301      	movs	r3, #1
 800686c:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2200      	movs	r2, #0
 8006872:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8006876:	7dfb      	ldrb	r3, [r7, #23]
}
 8006878:	4618      	mov	r0, r3
 800687a:	371c      	adds	r7, #28
 800687c:	46bd      	mov	sp, r7
 800687e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006882:	4770      	bx	lr

08006884 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006884:	b480      	push	{r7}
 8006886:	b085      	sub	sp, #20
 8006888:	af00      	add	r7, sp, #0
 800688a:	60f8      	str	r0, [r7, #12]
 800688c:	60b9      	str	r1, [r7, #8]
 800688e:	607a      	str	r2, [r7, #4]
 8006890:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006896:	68fa      	ldr	r2, [r7, #12]
 8006898:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800689a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d004      	beq.n	80068ae <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068a8:	68fa      	ldr	r2, [r7, #12]
 80068aa:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80068ac:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068b2:	f003 021f 	and.w	r2, r3, #31
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ba:	2101      	movs	r1, #1
 80068bc:	fa01 f202 	lsl.w	r2, r1, r2
 80068c0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	683a      	ldr	r2, [r7, #0]
 80068c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	689b      	ldr	r3, [r3, #8]
 80068ce:	2b10      	cmp	r3, #16
 80068d0:	d108      	bne.n	80068e4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	687a      	ldr	r2, [r7, #4]
 80068d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	68ba      	ldr	r2, [r7, #8]
 80068e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80068e2:	e007      	b.n	80068f4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	68ba      	ldr	r2, [r7, #8]
 80068ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	687a      	ldr	r2, [r7, #4]
 80068f2:	60da      	str	r2, [r3, #12]
}
 80068f4:	bf00      	nop
 80068f6:	3714      	adds	r7, #20
 80068f8:	46bd      	mov	sp, r7
 80068fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fe:	4770      	bx	lr

08006900 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006900:	b480      	push	{r7}
 8006902:	b087      	sub	sp, #28
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	461a      	mov	r2, r3
 800690e:	4b16      	ldr	r3, [pc, #88]	; (8006968 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006910:	429a      	cmp	r2, r3
 8006912:	d802      	bhi.n	800691a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006914:	4b15      	ldr	r3, [pc, #84]	; (800696c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8006916:	617b      	str	r3, [r7, #20]
 8006918:	e001      	b.n	800691e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800691a:	4b15      	ldr	r3, [pc, #84]	; (8006970 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800691c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	b2db      	uxtb	r3, r3
 8006928:	3b08      	subs	r3, #8
 800692a:	4a12      	ldr	r2, [pc, #72]	; (8006974 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800692c:	fba2 2303 	umull	r2, r3, r2, r3
 8006930:	091b      	lsrs	r3, r3, #4
 8006932:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006938:	089b      	lsrs	r3, r3, #2
 800693a:	009a      	lsls	r2, r3, #2
 800693c:	693b      	ldr	r3, [r7, #16]
 800693e:	4413      	add	r3, r2
 8006940:	461a      	mov	r2, r3
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	4a0b      	ldr	r2, [pc, #44]	; (8006978 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800694a:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	f003 031f 	and.w	r3, r3, #31
 8006952:	2201      	movs	r2, #1
 8006954:	409a      	lsls	r2, r3
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	651a      	str	r2, [r3, #80]	; 0x50
}
 800695a:	bf00      	nop
 800695c:	371c      	adds	r7, #28
 800695e:	46bd      	mov	sp, r7
 8006960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006964:	4770      	bx	lr
 8006966:	bf00      	nop
 8006968:	40020407 	.word	0x40020407
 800696c:	40020800 	.word	0x40020800
 8006970:	40020820 	.word	0x40020820
 8006974:	cccccccd 	.word	0xcccccccd
 8006978:	40020880 	.word	0x40020880

0800697c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800697c:	b480      	push	{r7}
 800697e:	b085      	sub	sp, #20
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	b2db      	uxtb	r3, r3
 800698a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800698c:	68fa      	ldr	r2, [r7, #12]
 800698e:	4b0b      	ldr	r3, [pc, #44]	; (80069bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8006990:	4413      	add	r3, r2
 8006992:	009b      	lsls	r3, r3, #2
 8006994:	461a      	mov	r2, r3
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	4a08      	ldr	r2, [pc, #32]	; (80069c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800699e:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	3b01      	subs	r3, #1
 80069a4:	f003 031f 	and.w	r3, r3, #31
 80069a8:	2201      	movs	r2, #1
 80069aa:	409a      	lsls	r2, r3
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80069b0:	bf00      	nop
 80069b2:	3714      	adds	r7, #20
 80069b4:	46bd      	mov	sp, r7
 80069b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ba:	4770      	bx	lr
 80069bc:	1000823f 	.word	0x1000823f
 80069c0:	40020940 	.word	0x40020940

080069c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b087      	sub	sp, #28
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80069ce:	2300      	movs	r3, #0
 80069d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80069d2:	e15a      	b.n	8006c8a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	681a      	ldr	r2, [r3, #0]
 80069d8:	2101      	movs	r1, #1
 80069da:	697b      	ldr	r3, [r7, #20]
 80069dc:	fa01 f303 	lsl.w	r3, r1, r3
 80069e0:	4013      	ands	r3, r2
 80069e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	f000 814c 	beq.w	8006c84 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	f003 0303 	and.w	r3, r3, #3
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	d005      	beq.n	8006a04 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006a00:	2b02      	cmp	r3, #2
 8006a02:	d130      	bne.n	8006a66 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	005b      	lsls	r3, r3, #1
 8006a0e:	2203      	movs	r2, #3
 8006a10:	fa02 f303 	lsl.w	r3, r2, r3
 8006a14:	43db      	mvns	r3, r3
 8006a16:	693a      	ldr	r2, [r7, #16]
 8006a18:	4013      	ands	r3, r2
 8006a1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	68da      	ldr	r2, [r3, #12]
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	005b      	lsls	r3, r3, #1
 8006a24:	fa02 f303 	lsl.w	r3, r2, r3
 8006a28:	693a      	ldr	r2, [r7, #16]
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	693a      	ldr	r2, [r7, #16]
 8006a32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a42:	43db      	mvns	r3, r3
 8006a44:	693a      	ldr	r2, [r7, #16]
 8006a46:	4013      	ands	r3, r2
 8006a48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	091b      	lsrs	r3, r3, #4
 8006a50:	f003 0201 	and.w	r2, r3, #1
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	fa02 f303 	lsl.w	r3, r2, r3
 8006a5a:	693a      	ldr	r2, [r7, #16]
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	693a      	ldr	r2, [r7, #16]
 8006a64:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	f003 0303 	and.w	r3, r3, #3
 8006a6e:	2b03      	cmp	r3, #3
 8006a70:	d017      	beq.n	8006aa2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	68db      	ldr	r3, [r3, #12]
 8006a76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	005b      	lsls	r3, r3, #1
 8006a7c:	2203      	movs	r2, #3
 8006a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a82:	43db      	mvns	r3, r3
 8006a84:	693a      	ldr	r2, [r7, #16]
 8006a86:	4013      	ands	r3, r2
 8006a88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	689a      	ldr	r2, [r3, #8]
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	005b      	lsls	r3, r3, #1
 8006a92:	fa02 f303 	lsl.w	r3, r2, r3
 8006a96:	693a      	ldr	r2, [r7, #16]
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	693a      	ldr	r2, [r7, #16]
 8006aa0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	f003 0303 	and.w	r3, r3, #3
 8006aaa:	2b02      	cmp	r3, #2
 8006aac:	d123      	bne.n	8006af6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006aae:	697b      	ldr	r3, [r7, #20]
 8006ab0:	08da      	lsrs	r2, r3, #3
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	3208      	adds	r2, #8
 8006ab6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006aba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	f003 0307 	and.w	r3, r3, #7
 8006ac2:	009b      	lsls	r3, r3, #2
 8006ac4:	220f      	movs	r2, #15
 8006ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8006aca:	43db      	mvns	r3, r3
 8006acc:	693a      	ldr	r2, [r7, #16]
 8006ace:	4013      	ands	r3, r2
 8006ad0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	691a      	ldr	r2, [r3, #16]
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	f003 0307 	and.w	r3, r3, #7
 8006adc:	009b      	lsls	r3, r3, #2
 8006ade:	fa02 f303 	lsl.w	r3, r2, r3
 8006ae2:	693a      	ldr	r2, [r7, #16]
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	08da      	lsrs	r2, r3, #3
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	3208      	adds	r2, #8
 8006af0:	6939      	ldr	r1, [r7, #16]
 8006af2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006afc:	697b      	ldr	r3, [r7, #20]
 8006afe:	005b      	lsls	r3, r3, #1
 8006b00:	2203      	movs	r2, #3
 8006b02:	fa02 f303 	lsl.w	r3, r2, r3
 8006b06:	43db      	mvns	r3, r3
 8006b08:	693a      	ldr	r2, [r7, #16]
 8006b0a:	4013      	ands	r3, r2
 8006b0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	685b      	ldr	r3, [r3, #4]
 8006b12:	f003 0203 	and.w	r2, r3, #3
 8006b16:	697b      	ldr	r3, [r7, #20]
 8006b18:	005b      	lsls	r3, r3, #1
 8006b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b1e:	693a      	ldr	r2, [r7, #16]
 8006b20:	4313      	orrs	r3, r2
 8006b22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	693a      	ldr	r2, [r7, #16]
 8006b28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	f000 80a6 	beq.w	8006c84 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006b38:	4b5b      	ldr	r3, [pc, #364]	; (8006ca8 <HAL_GPIO_Init+0x2e4>)
 8006b3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b3c:	4a5a      	ldr	r2, [pc, #360]	; (8006ca8 <HAL_GPIO_Init+0x2e4>)
 8006b3e:	f043 0301 	orr.w	r3, r3, #1
 8006b42:	6613      	str	r3, [r2, #96]	; 0x60
 8006b44:	4b58      	ldr	r3, [pc, #352]	; (8006ca8 <HAL_GPIO_Init+0x2e4>)
 8006b46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b48:	f003 0301 	and.w	r3, r3, #1
 8006b4c:	60bb      	str	r3, [r7, #8]
 8006b4e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006b50:	4a56      	ldr	r2, [pc, #344]	; (8006cac <HAL_GPIO_Init+0x2e8>)
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	089b      	lsrs	r3, r3, #2
 8006b56:	3302      	adds	r3, #2
 8006b58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	f003 0303 	and.w	r3, r3, #3
 8006b64:	009b      	lsls	r3, r3, #2
 8006b66:	220f      	movs	r2, #15
 8006b68:	fa02 f303 	lsl.w	r3, r2, r3
 8006b6c:	43db      	mvns	r3, r3
 8006b6e:	693a      	ldr	r2, [r7, #16]
 8006b70:	4013      	ands	r3, r2
 8006b72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006b7a:	d01f      	beq.n	8006bbc <HAL_GPIO_Init+0x1f8>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	4a4c      	ldr	r2, [pc, #304]	; (8006cb0 <HAL_GPIO_Init+0x2ec>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d019      	beq.n	8006bb8 <HAL_GPIO_Init+0x1f4>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	4a4b      	ldr	r2, [pc, #300]	; (8006cb4 <HAL_GPIO_Init+0x2f0>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d013      	beq.n	8006bb4 <HAL_GPIO_Init+0x1f0>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4a4a      	ldr	r2, [pc, #296]	; (8006cb8 <HAL_GPIO_Init+0x2f4>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d00d      	beq.n	8006bb0 <HAL_GPIO_Init+0x1ec>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	4a49      	ldr	r2, [pc, #292]	; (8006cbc <HAL_GPIO_Init+0x2f8>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d007      	beq.n	8006bac <HAL_GPIO_Init+0x1e8>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	4a48      	ldr	r2, [pc, #288]	; (8006cc0 <HAL_GPIO_Init+0x2fc>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d101      	bne.n	8006ba8 <HAL_GPIO_Init+0x1e4>
 8006ba4:	2305      	movs	r3, #5
 8006ba6:	e00a      	b.n	8006bbe <HAL_GPIO_Init+0x1fa>
 8006ba8:	2306      	movs	r3, #6
 8006baa:	e008      	b.n	8006bbe <HAL_GPIO_Init+0x1fa>
 8006bac:	2304      	movs	r3, #4
 8006bae:	e006      	b.n	8006bbe <HAL_GPIO_Init+0x1fa>
 8006bb0:	2303      	movs	r3, #3
 8006bb2:	e004      	b.n	8006bbe <HAL_GPIO_Init+0x1fa>
 8006bb4:	2302      	movs	r3, #2
 8006bb6:	e002      	b.n	8006bbe <HAL_GPIO_Init+0x1fa>
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e000      	b.n	8006bbe <HAL_GPIO_Init+0x1fa>
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	697a      	ldr	r2, [r7, #20]
 8006bc0:	f002 0203 	and.w	r2, r2, #3
 8006bc4:	0092      	lsls	r2, r2, #2
 8006bc6:	4093      	lsls	r3, r2
 8006bc8:	693a      	ldr	r2, [r7, #16]
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006bce:	4937      	ldr	r1, [pc, #220]	; (8006cac <HAL_GPIO_Init+0x2e8>)
 8006bd0:	697b      	ldr	r3, [r7, #20]
 8006bd2:	089b      	lsrs	r3, r3, #2
 8006bd4:	3302      	adds	r3, #2
 8006bd6:	693a      	ldr	r2, [r7, #16]
 8006bd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006bdc:	4b39      	ldr	r3, [pc, #228]	; (8006cc4 <HAL_GPIO_Init+0x300>)
 8006bde:	689b      	ldr	r3, [r3, #8]
 8006be0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	43db      	mvns	r3, r3
 8006be6:	693a      	ldr	r2, [r7, #16]
 8006be8:	4013      	ands	r3, r2
 8006bea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d003      	beq.n	8006c00 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006bf8:	693a      	ldr	r2, [r7, #16]
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006c00:	4a30      	ldr	r2, [pc, #192]	; (8006cc4 <HAL_GPIO_Init+0x300>)
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006c06:	4b2f      	ldr	r3, [pc, #188]	; (8006cc4 <HAL_GPIO_Init+0x300>)
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	43db      	mvns	r3, r3
 8006c10:	693a      	ldr	r2, [r7, #16]
 8006c12:	4013      	ands	r3, r2
 8006c14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d003      	beq.n	8006c2a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006c22:	693a      	ldr	r2, [r7, #16]
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	4313      	orrs	r3, r2
 8006c28:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006c2a:	4a26      	ldr	r2, [pc, #152]	; (8006cc4 <HAL_GPIO_Init+0x300>)
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006c30:	4b24      	ldr	r3, [pc, #144]	; (8006cc4 <HAL_GPIO_Init+0x300>)
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	43db      	mvns	r3, r3
 8006c3a:	693a      	ldr	r2, [r7, #16]
 8006c3c:	4013      	ands	r3, r2
 8006c3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d003      	beq.n	8006c54 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006c4c:	693a      	ldr	r2, [r7, #16]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	4313      	orrs	r3, r2
 8006c52:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006c54:	4a1b      	ldr	r2, [pc, #108]	; (8006cc4 <HAL_GPIO_Init+0x300>)
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006c5a:	4b1a      	ldr	r3, [pc, #104]	; (8006cc4 <HAL_GPIO_Init+0x300>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	43db      	mvns	r3, r3
 8006c64:	693a      	ldr	r2, [r7, #16]
 8006c66:	4013      	ands	r3, r2
 8006c68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d003      	beq.n	8006c7e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006c76:	693a      	ldr	r2, [r7, #16]
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006c7e:	4a11      	ldr	r2, [pc, #68]	; (8006cc4 <HAL_GPIO_Init+0x300>)
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	3301      	adds	r3, #1
 8006c88:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	681a      	ldr	r2, [r3, #0]
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	fa22 f303 	lsr.w	r3, r2, r3
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	f47f ae9d 	bne.w	80069d4 <HAL_GPIO_Init+0x10>
  }
}
 8006c9a:	bf00      	nop
 8006c9c:	bf00      	nop
 8006c9e:	371c      	adds	r7, #28
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca6:	4770      	bx	lr
 8006ca8:	40021000 	.word	0x40021000
 8006cac:	40010000 	.word	0x40010000
 8006cb0:	48000400 	.word	0x48000400
 8006cb4:	48000800 	.word	0x48000800
 8006cb8:	48000c00 	.word	0x48000c00
 8006cbc:	48001000 	.word	0x48001000
 8006cc0:	48001400 	.word	0x48001400
 8006cc4:	40010400 	.word	0x40010400

08006cc8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b085      	sub	sp, #20
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
 8006cd0:	460b      	mov	r3, r1
 8006cd2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	691a      	ldr	r2, [r3, #16]
 8006cd8:	887b      	ldrh	r3, [r7, #2]
 8006cda:	4013      	ands	r3, r2
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d002      	beq.n	8006ce6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	73fb      	strb	r3, [r7, #15]
 8006ce4:	e001      	b.n	8006cea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006cea:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	3714      	adds	r7, #20
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf6:	4770      	bx	lr

08006cf8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b083      	sub	sp, #12
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
 8006d00:	460b      	mov	r3, r1
 8006d02:	807b      	strh	r3, [r7, #2]
 8006d04:	4613      	mov	r3, r2
 8006d06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006d08:	787b      	ldrb	r3, [r7, #1]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d003      	beq.n	8006d16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006d0e:	887a      	ldrh	r2, [r7, #2]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006d14:	e002      	b.n	8006d1c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006d16:	887a      	ldrh	r2, [r7, #2]
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006d1c:	bf00      	nop
 8006d1e:	370c      	adds	r7, #12
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr

08006d28 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006d28:	b480      	push	{r7}
 8006d2a:	b085      	sub	sp, #20
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
 8006d30:	460b      	mov	r3, r1
 8006d32:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	695b      	ldr	r3, [r3, #20]
 8006d38:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006d3a:	887a      	ldrh	r2, [r7, #2]
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	4013      	ands	r3, r2
 8006d40:	041a      	lsls	r2, r3, #16
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	43d9      	mvns	r1, r3
 8006d46:	887b      	ldrh	r3, [r7, #2]
 8006d48:	400b      	ands	r3, r1
 8006d4a:	431a      	orrs	r2, r3
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	619a      	str	r2, [r3, #24]
}
 8006d50:	bf00      	nop
 8006d52:	3714      	adds	r7, #20
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr

08006d5c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b082      	sub	sp, #8
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	4603      	mov	r3, r0
 8006d64:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006d66:	4b08      	ldr	r3, [pc, #32]	; (8006d88 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006d68:	695a      	ldr	r2, [r3, #20]
 8006d6a:	88fb      	ldrh	r3, [r7, #6]
 8006d6c:	4013      	ands	r3, r2
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d006      	beq.n	8006d80 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006d72:	4a05      	ldr	r2, [pc, #20]	; (8006d88 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006d74:	88fb      	ldrh	r3, [r7, #6]
 8006d76:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006d78:	88fb      	ldrh	r3, [r7, #6]
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f7fc fa1a 	bl	80031b4 <HAL_GPIO_EXTI_Callback>
  }
}
 8006d80:	bf00      	nop
 8006d82:	3708      	adds	r7, #8
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}
 8006d88:	40010400 	.word	0x40010400

08006d8c <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef * hhrtim)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b086      	sub	sp, #24
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if(hhrtim == NULL)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d101      	bne.n	8006d9e <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	e0be      	b.n	8006f1c <HAL_HRTIM_Init+0x190>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2202      	movs	r2, #2
 8006da2:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2200      	movs	r2, #0
 8006daa:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2200      	movs	r2, #0
 8006db2:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2200      	movs	r2, #0
 8006dba:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
  hhrtim->hdmaTimerF = (DMA_HandleTypeDef *)NULL;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	f003 0301 	and.w	r3, r3, #1
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d02e      	beq.n	8006e48 <HAL_HRTIM_Init+0xbc>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a4d      	ldr	r2, [pc, #308]	; (8006f24 <HAL_HRTIM_Init+0x198>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d10b      	bne.n	8006e0c <HAL_HRTIM_Init+0x80>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 8006df4:	4b4c      	ldr	r3, [pc, #304]	; (8006f28 <HAL_HRTIM_Init+0x19c>)
 8006df6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006df8:	4a4b      	ldr	r2, [pc, #300]	; (8006f28 <HAL_HRTIM_Init+0x19c>)
 8006dfa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006dfe:	6613      	str	r3, [r2, #96]	; 0x60
 8006e00:	4b49      	ldr	r3, [pc, #292]	; (8006f28 <HAL_HRTIM_Init+0x19c>)
 8006e02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e04:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006e08:	60fb      	str	r3, [r7, #12]
 8006e0a:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 8006e14:	693b      	ldr	r3, [r7, #16]
 8006e16:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8006e1a:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	691b      	ldr	r3, [r3, #16]
 8006e20:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006e24:	693a      	ldr	r2, [r7, #16]
 8006e26:	4313      	orrs	r3, r2
 8006e28:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006e30:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	695b      	ldr	r3, [r3, #20]
 8006e36:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006e3a:	693a      	ldr	r2, [r7, #16]
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	693a      	ldr	r2, [r7, #16]
 8006e46:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8006e48:	6878      	ldr	r0, [r7, #4]
 8006e4a:	f7fa fda5 	bl	8001998 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	689b      	ldr	r3, [r3, #8]
 8006e52:	f003 0302 	and.w	r3, r3, #2
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d012      	beq.n	8006e80 <HAL_HRTIM_Init+0xf4>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 8006e62:	693b      	ldr	r3, [r7, #16]
 8006e64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e68:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e72:	693a      	ldr	r2, [r7, #16]
 8006e74:	4313      	orrs	r3, r2
 8006e76:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	693a      	ldr	r2, [r7, #16]
 8006e7e:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8006e90:	2300      	movs	r3, #0
 8006e92:	75fb      	strb	r3, [r7, #23]
 8006e94:	e03e      	b.n	8006f14 <HAL_HRTIM_Init+0x188>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8006e96:	7dfa      	ldrb	r2, [r7, #23]
 8006e98:	6879      	ldr	r1, [r7, #4]
 8006e9a:	4613      	mov	r3, r2
 8006e9c:	00db      	lsls	r3, r3, #3
 8006e9e:	1a9b      	subs	r3, r3, r2
 8006ea0:	009b      	lsls	r3, r3, #2
 8006ea2:	440b      	add	r3, r1
 8006ea4:	3318      	adds	r3, #24
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8006eaa:	7dfa      	ldrb	r2, [r7, #23]
 8006eac:	6879      	ldr	r1, [r7, #4]
 8006eae:	4613      	mov	r3, r2
 8006eb0:	00db      	lsls	r3, r3, #3
 8006eb2:	1a9b      	subs	r3, r3, r2
 8006eb4:	009b      	lsls	r3, r3, #2
 8006eb6:	440b      	add	r3, r1
 8006eb8:	331c      	adds	r3, #28
 8006eba:	2200      	movs	r2, #0
 8006ebc:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8006ebe:	7dfa      	ldrb	r2, [r7, #23]
 8006ec0:	6879      	ldr	r1, [r7, #4]
 8006ec2:	4613      	mov	r3, r2
 8006ec4:	00db      	lsls	r3, r3, #3
 8006ec6:	1a9b      	subs	r3, r3, r2
 8006ec8:	009b      	lsls	r3, r3, #2
 8006eca:	440b      	add	r3, r1
 8006ecc:	3320      	adds	r3, #32
 8006ece:	2200      	movs	r2, #0
 8006ed0:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 8006ed2:	7dfa      	ldrb	r2, [r7, #23]
 8006ed4:	6879      	ldr	r1, [r7, #4]
 8006ed6:	4613      	mov	r3, r2
 8006ed8:	00db      	lsls	r3, r3, #3
 8006eda:	1a9b      	subs	r3, r3, r2
 8006edc:	009b      	lsls	r3, r3, #2
 8006ede:	440b      	add	r3, r1
 8006ee0:	3324      	adds	r3, #36	; 0x24
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 8006ee6:	7dfa      	ldrb	r2, [r7, #23]
 8006ee8:	6879      	ldr	r1, [r7, #4]
 8006eea:	4613      	mov	r3, r2
 8006eec:	00db      	lsls	r3, r3, #3
 8006eee:	1a9b      	subs	r3, r3, r2
 8006ef0:	009b      	lsls	r3, r3, #2
 8006ef2:	440b      	add	r3, r1
 8006ef4:	3328      	adds	r3, #40	; 0x28
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 8006efa:	7dfa      	ldrb	r2, [r7, #23]
 8006efc:	6879      	ldr	r1, [r7, #4]
 8006efe:	4613      	mov	r3, r2
 8006f00:	00db      	lsls	r3, r3, #3
 8006f02:	1a9b      	subs	r3, r3, r2
 8006f04:	009b      	lsls	r3, r3, #2
 8006f06:	440b      	add	r3, r1
 8006f08:	3330      	adds	r3, #48	; 0x30
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8006f0e:	7dfb      	ldrb	r3, [r7, #23]
 8006f10:	3301      	adds	r3, #1
 8006f12:	75fb      	strb	r3, [r7, #23]
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8006f14:	7dfb      	ldrb	r3, [r7, #23]
 8006f16:	2b06      	cmp	r3, #6
 8006f18:	d9bd      	bls.n	8006e96 <HAL_HRTIM_Init+0x10a>
  }

  return HAL_OK;
 8006f1a:	2300      	movs	r3, #0
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	3718      	adds	r7, #24
 8006f20:	46bd      	mov	sp, r7
 8006f22:	bd80      	pop	{r7, pc}
 8006f24:	40016800 	.word	0x40016800
 8006f28:	40021000 	.word	0x40021000

08006f2c <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t CalibrationRate)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
 8006f34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d101      	bne.n	8006f44 <HAL_HRTIM_DLLCalibrationStart+0x18>
 8006f40:	2302      	movs	r3, #2
 8006f42:	e045      	b.n	8006fd0 <HAL_HRTIM_DLLCalibrationStart+0xa4>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2201      	movs	r2, #1
 8006f48:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2202      	movs	r2, #2
 8006f50:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f5a:	d114      	bne.n	8006f86 <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f8d3 23cc 	ldr.w	r2, [r3, #972]	; 0x3cc
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f022 0202 	bic.w	r2, r2, #2
 8006f6c:	f8c3 23cc 	str.w	r2, [r3, #972]	; 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f8d3 23cc 	ldr.w	r2, [r3, #972]	; 0x3cc
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f042 0201 	orr.w	r2, r2, #1
 8006f80:	f8c3 23cc 	str.w	r2, [r3, #972]	; 0x3cc
 8006f84:	e01f      	b.n	8006fc6 <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f8d3 23cc 	ldr.w	r2, [r3, #972]	; 0x3cc
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f042 0202 	orr.w	r2, r2, #2
 8006f96:	f8c3 23cc 	str.w	r2, [r3, #972]	; 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f8d3 33cc 	ldr.w	r3, [r3, #972]	; 0x3cc
 8006fa2:	f023 010c 	bic.w	r1, r3, #12
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	683a      	ldr	r2, [r7, #0]
 8006fac:	430a      	orrs	r2, r1
 8006fae:	f8c3 23cc 	str.w	r2, [r3, #972]	; 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f8d3 23cc 	ldr.w	r2, [r3, #972]	; 0x3cc
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f042 0201 	orr.w	r2, r2, #1
 8006fc2:	f8c3 23cc 	str.w	r2, [r3, #972]	; 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2201      	movs	r2, #1
 8006fca:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  return HAL_OK;
 8006fce:	2300      	movs	r3, #0
}
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	370c      	adds	r7, #12
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fda:	4770      	bx	lr

08006fdc <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t Timeout)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b084      	sub	sp, #16
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
 8006fe4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 8006fe6:	f7fd fa19 	bl	800441c <HAL_GetTick>
 8006fea:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8006fec:	e014      	b.n	8007018 <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ff4:	d010      	beq.n	8007018 <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if(((HAL_GetTick()-tickstart) > Timeout) || (Timeout == 0U))
 8006ff6:	f7fd fa11 	bl	800441c <HAL_GetTick>
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	1ad3      	subs	r3, r2, r3
 8007000:	683a      	ldr	r2, [r7, #0]
 8007002:	429a      	cmp	r2, r3
 8007004:	d302      	bcc.n	800700c <HAL_HRTIM_PollForDLLCalibration+0x30>
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d105      	bne.n	8007018 <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2207      	movs	r2, #7
 8007010:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
        return HAL_TIMEOUT;
 8007014:	2303      	movs	r3, #3
 8007016:	e011      	b.n	800703c <HAL_HRTIM_PollForDLLCalibration+0x60>
  while(__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f8d3 3388 	ldr.w	r3, [r3, #904]	; 0x388
 8007020:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007024:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007028:	d1e1      	bne.n	8006fee <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2201      	movs	r2, #1
 800702e:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2200      	movs	r2, #0
 8007036:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  return HAL_OK;
 800703a:	2300      	movs	r3, #0
}
 800703c:	4618      	mov	r0, r3
 800703e:	3710      	adds	r7, #16
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}

08007044 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b084      	sub	sp, #16
 8007048:	af00      	add	r7, sp, #0
 800704a:	60f8      	str	r0, [r7, #12]
 800704c:	60b9      	str	r1, [r7, #8]
 800704e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8007056:	b2db      	uxtb	r3, r3
 8007058:	2b02      	cmp	r3, #2
 800705a:	d101      	bne.n	8007060 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
     return HAL_BUSY;
 800705c:	2302      	movs	r3, #2
 800705e:	e015      	b.n	800708c <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	2202      	movs	r2, #2
 8007064:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	2b06      	cmp	r3, #6
 800706c:	d104      	bne.n	8007078 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 800706e:	6879      	ldr	r1, [r7, #4]
 8007070:	68f8      	ldr	r0, [r7, #12]
 8007072:	f000 ff03 	bl	8007e7c <HRTIM_MasterBase_Config>
 8007076:	e004      	b.n	8007082 <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8007078:	687a      	ldr	r2, [r7, #4]
 800707a:	68b9      	ldr	r1, [r7, #8]
 800707c:	68f8      	ldr	r0, [r7, #12]
 800707e:	f000 ff2c 	bl	8007eda <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	2201      	movs	r2, #1
 8007086:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  return HAL_OK;
 800708a:	2300      	movs	r3, #0
}
 800708c:	4618      	mov	r0, r3
 800708e:	3710      	adds	r7, #16
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}

08007094 <HAL_HRTIM_SimpleBaseStart>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_SimpleBaseStart(HRTIM_HandleTypeDef * hhrtim,
                                           uint32_t TimerIdx)
{
 8007094:	b480      	push	{r7}
 8007096:	b083      	sub	sp, #12
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
 800709c:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d101      	bne.n	80070ac <HAL_HRTIM_SimpleBaseStart+0x18>
 80070a8:	2302      	movs	r3, #2
 80070aa:	e01b      	b.n	80070e4 <HAL_HRTIM_SimpleBaseStart+0x50>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2201      	movs	r2, #1
 80070b0:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2202      	movs	r2, #2
 80070b8:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Enable the timer counter */
  __HAL_HRTIM_ENABLE(hhrtim, TimerIdxToTimerId[TimerIdx]);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	6819      	ldr	r1, [r3, #0]
 80070c2:	4a0b      	ldr	r2, [pc, #44]	; (80070f0 <HAL_HRTIM_SimpleBaseStart+0x5c>)
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	430a      	orrs	r2, r1
 80070d0:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2201      	movs	r2, #1
 80070d6:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2200      	movs	r2, #0
 80070de:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  return HAL_OK;
 80070e2:	2300      	movs	r3, #0
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	370c      	adds	r7, #12
 80070e8:	46bd      	mov	sp, r7
 80070ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ee:	4770      	bx	lr
 80070f0:	2000003c 	.word	0x2000003c

080070f4 <HAL_HRTIM_EventConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_EventConfig(HRTIM_HandleTypeDef * hhrtim,
                                        uint32_t Event,
                                        HRTIM_EventCfgTypeDef* pEventCfg)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b084      	sub	sp, #16
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	60f8      	str	r0, [r7, #12]
 80070fc:	60b9      	str	r1, [r7, #8]
 80070fe:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_EVENTPOLARITY(pEventCfg->Sensitivity, pEventCfg->Polarity));
  assert_param(IS_HRTIM_EVENTSENSITIVITY(pEventCfg->Sensitivity));
  assert_param(IS_HRTIM_EVENTFASTMODE(Event, pEventCfg->FastMode));
  assert_param(IS_HRTIM_EVENTFILTER(Event, pEventCfg->Filter));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8007106:	b2db      	uxtb	r3, r3
 8007108:	2b02      	cmp	r3, #2
 800710a:	d101      	bne.n	8007110 <HAL_HRTIM_EventConfig+0x1c>
  {
     return HAL_BUSY;
 800710c:	2302      	movs	r3, #2
 800710e:	e01c      	b.n	800714a <HAL_HRTIM_EventConfig+0x56>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8007116:	2b01      	cmp	r3, #1
 8007118:	d101      	bne.n	800711e <HAL_HRTIM_EventConfig+0x2a>
 800711a:	2302      	movs	r3, #2
 800711c:	e015      	b.n	800714a <HAL_HRTIM_EventConfig+0x56>
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2201      	movs	r2, #1
 8007122:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2202      	movs	r2, #2
 800712a:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Configure the event channel */
  HRTIM_EventConfig(hhrtim, Event, pEventCfg);
 800712e:	687a      	ldr	r2, [r7, #4]
 8007130:	68b9      	ldr	r1, [r7, #8]
 8007132:	68f8      	ldr	r0, [r7, #12]
 8007134:	f001 f934 	bl	80083a0 <HRTIM_EventConfig>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	2201      	movs	r2, #1
 800713c:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2200      	movs	r2, #0
 8007144:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  return HAL_OK;
 8007148:	2300      	movs	r3, #0
}
 800714a:	4618      	mov	r0, r3
 800714c:	3710      	adds	r7, #16
 800714e:	46bd      	mov	sp, r7
 8007150:	bd80      	pop	{r7, pc}

08007152 <HAL_HRTIM_EventPrescalerConfig>:
  * @note This function must be called before starting the timer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_EventPrescalerConfig(HRTIM_HandleTypeDef * hhrtim,
                                                 uint32_t Prescaler)
{
 8007152:	b480      	push	{r7}
 8007154:	b083      	sub	sp, #12
 8007156:	af00      	add	r7, sp, #0
 8007158:	6078      	str	r0, [r7, #4]
 800715a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_EVENTPRESCALER(Prescaler));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8007162:	b2db      	uxtb	r3, r3
 8007164:	2b02      	cmp	r3, #2
 8007166:	d101      	bne.n	800716c <HAL_HRTIM_EventPrescalerConfig+0x1a>
  {
     return HAL_BUSY;
 8007168:	2302      	movs	r3, #2
 800716a:	e025      	b.n	80071b8 <HAL_HRTIM_EventPrescalerConfig+0x66>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8007172:	2b01      	cmp	r3, #1
 8007174:	d101      	bne.n	800717a <HAL_HRTIM_EventPrescalerConfig+0x28>
 8007176:	2302      	movs	r3, #2
 8007178:	e01e      	b.n	80071b8 <HAL_HRTIM_EventPrescalerConfig+0x66>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2201      	movs	r2, #1
 800717e:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2202      	movs	r2, #2
 8007186:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Set the external event prescaler */
  MODIFY_REG(hhrtim->Instance->sCommonRegs.EECR3, HRTIM_EECR3_EEVSD, (Prescaler & HRTIM_EECR3_EEVSD));
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 8007192:	f023 4140 	bic.w	r1, r3, #3221225472	; 0xc0000000
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	430a      	orrs	r2, r1
 80071a2:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2201      	movs	r2, #1
 80071aa:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2200      	movs	r2, #0
 80071b2:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  return HAL_OK;
 80071b6:	2300      	movs	r3, #0
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	370c      	adds	r7, #12
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr

080071c4 <HAL_HRTIM_FaultConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_FaultConfig(HRTIM_HandleTypeDef * hhrtim,
                                        uint32_t Fault,
                                        HRTIM_FaultCfgTypeDef* pFaultCfg)
{
 80071c4:	b480      	push	{r7}
 80071c6:	b089      	sub	sp, #36	; 0x24
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	60f8      	str	r0, [r7, #12]
 80071cc:	60b9      	str	r1, [r7, #8]
 80071ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_FAULTSOURCE(pFaultCfg->Source));
  assert_param(IS_HRTIM_FAULTPOLARITY(pFaultCfg->Polarity));
  assert_param(IS_HRTIM_FAULTFILTER(pFaultCfg->Filter));
  assert_param(IS_HRTIM_FAULTLOCK(pFaultCfg->Lock));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 80071d6:	b2db      	uxtb	r3, r3
 80071d8:	2b02      	cmp	r3, #2
 80071da:	d101      	bne.n	80071e0 <HAL_HRTIM_FaultConfig+0x1c>
  {
     return HAL_BUSY;
 80071dc:	2302      	movs	r3, #2
 80071de:	e1aa      	b.n	8007536 <HAL_HRTIM_FaultConfig+0x372>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80071e6:	2b01      	cmp	r3, #1
 80071e8:	d101      	bne.n	80071ee <HAL_HRTIM_FaultConfig+0x2a>
 80071ea:	2302      	movs	r3, #2
 80071ec:	e1a3      	b.n	8007536 <HAL_HRTIM_FaultConfig+0x372>
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	2201      	movs	r2, #1
 80071f2:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2202      	movs	r2, #2
 80071fa:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Configure fault channel */
  hrtim_fltinr1 = hhrtim->Instance->sCommonRegs.FLTINR1;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007206:	61fb      	str	r3, [r7, #28]
  hrtim_fltinr2 = hhrtim->Instance->sCommonRegs.FLTINR2;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007210:	61bb      	str	r3, [r7, #24]

  source0 =  (pFaultCfg->Source & 1U);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f003 0301 	and.w	r3, r3, #1
 800721a:	617b      	str	r3, [r7, #20]
  source1 = ((pFaultCfg->Source & 2U) >> 1);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	085b      	lsrs	r3, r3, #1
 8007222:	f003 0301 	and.w	r3, r3, #1
 8007226:	613b      	str	r3, [r7, #16]

  switch (Fault)
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	3b01      	subs	r3, #1
 800722c:	2b1f      	cmp	r3, #31
 800722e:	f200 813f 	bhi.w	80074b0 <HAL_HRTIM_FaultConfig+0x2ec>
 8007232:	a201      	add	r2, pc, #4	; (adr r2, 8007238 <HAL_HRTIM_FaultConfig+0x74>)
 8007234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007238:	080072b9 	.word	0x080072b9
 800723c:	08007309 	.word	0x08007309
 8007240:	080074b1 	.word	0x080074b1
 8007244:	0800735f 	.word	0x0800735f
 8007248:	080074b1 	.word	0x080074b1
 800724c:	080074b1 	.word	0x080074b1
 8007250:	080074b1 	.word	0x080074b1
 8007254:	080073b5 	.word	0x080073b5
 8007258:	080074b1 	.word	0x080074b1
 800725c:	080074b1 	.word	0x080074b1
 8007260:	080074b1 	.word	0x080074b1
 8007264:	080074b1 	.word	0x080074b1
 8007268:	080074b1 	.word	0x080074b1
 800726c:	080074b1 	.word	0x080074b1
 8007270:	080074b1 	.word	0x080074b1
 8007274:	0800740b 	.word	0x0800740b
 8007278:	080074b1 	.word	0x080074b1
 800727c:	080074b1 	.word	0x080074b1
 8007280:	080074b1 	.word	0x080074b1
 8007284:	080074b1 	.word	0x080074b1
 8007288:	080074b1 	.word	0x080074b1
 800728c:	080074b1 	.word	0x080074b1
 8007290:	080074b1 	.word	0x080074b1
 8007294:	080074b1 	.word	0x080074b1
 8007298:	080074b1 	.word	0x080074b1
 800729c:	080074b1 	.word	0x080074b1
 80072a0:	080074b1 	.word	0x080074b1
 80072a4:	080074b1 	.word	0x080074b1
 80072a8:	080074b1 	.word	0x080074b1
 80072ac:	080074b1 	.word	0x080074b1
 80072b0:	080074b1 	.word	0x080074b1
 80072b4:	0800745b 	.word	0x0800745b
  {
  case HRTIM_FAULT_1:
    {
      hrtim_fltinr1 &= ~(HRTIM_FLTINR1_FLT1P | HRTIM_FLTINR1_FLT1SRC_0 | HRTIM_FLTINR1_FLT1F | HRTIM_FLTINR1_FLT1LCK);
 80072b8:	69fb      	ldr	r3, [r7, #28]
 80072ba:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 80072be:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= (pFaultCfg->Polarity & HRTIM_FLTINR1_FLT1P);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	685b      	ldr	r3, [r3, #4]
 80072c4:	f003 0302 	and.w	r3, r3, #2
 80072c8:	69fa      	ldr	r2, [r7, #28]
 80072ca:	4313      	orrs	r3, r2
 80072cc:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= (source0 << HRTIM_FLTINR1_FLT1SRC_0_Pos);
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	009b      	lsls	r3, r3, #2
 80072d2:	69fa      	ldr	r2, [r7, #28]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr2 &= ~(HRTIM_FLTINR2_FLT1SRC_1);
 80072d8:	69bb      	ldr	r3, [r7, #24]
 80072da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072de:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (source1 << HRTIM_FLTINR2_FLT1SRC_1_Pos);
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	041b      	lsls	r3, r3, #16
 80072e4:	69ba      	ldr	r2, [r7, #24]
 80072e6:	4313      	orrs	r3, r2
 80072e8:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr1 |= (pFaultCfg->Filter & HRTIM_FLTINR1_FLT1F);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	689b      	ldr	r3, [r3, #8]
 80072ee:	f003 0378 	and.w	r3, r3, #120	; 0x78
 80072f2:	69fa      	ldr	r2, [r7, #28]
 80072f4:	4313      	orrs	r3, r2
 80072f6:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= (pFaultCfg->Lock & HRTIM_FLTINR1_FLT1LCK);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	68db      	ldr	r3, [r3, #12]
 80072fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007300:	69fa      	ldr	r2, [r7, #28]
 8007302:	4313      	orrs	r3, r2
 8007304:	61fb      	str	r3, [r7, #28]
      break;
 8007306:	e0dc      	b.n	80074c2 <HAL_HRTIM_FaultConfig+0x2fe>
    }

  case HRTIM_FAULT_2:
    {
      hrtim_fltinr1 &= ~(HRTIM_FLTINR1_FLT2P | HRTIM_FLTINR1_FLT2SRC_0 | HRTIM_FLTINR1_FLT2F | HRTIM_FLTINR1_FLT2LCK);
 8007308:	69fb      	ldr	r3, [r7, #28]
 800730a:	f423 437e 	bic.w	r3, r3, #65024	; 0xfe00
 800730e:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= ((pFaultCfg->Polarity << 8U) & HRTIM_FLTINR1_FLT2P);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	021b      	lsls	r3, r3, #8
 8007316:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800731a:	69fa      	ldr	r2, [r7, #28]
 800731c:	4313      	orrs	r3, r2
 800731e:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= (source0 << HRTIM_FLTINR1_FLT2SRC_0_Pos);
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	029b      	lsls	r3, r3, #10
 8007324:	69fa      	ldr	r2, [r7, #28]
 8007326:	4313      	orrs	r3, r2
 8007328:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr2 &= ~(HRTIM_FLTINR2_FLT2SRC_1);
 800732a:	69bb      	ldr	r3, [r7, #24]
 800732c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007330:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (source1 << HRTIM_FLTINR2_FLT2SRC_1_Pos);
 8007332:	693b      	ldr	r3, [r7, #16]
 8007334:	045b      	lsls	r3, r3, #17
 8007336:	69ba      	ldr	r2, [r7, #24]
 8007338:	4313      	orrs	r3, r2
 800733a:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr1 |= ((pFaultCfg->Filter << 8U) & HRTIM_FLTINR1_FLT2F);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	689b      	ldr	r3, [r3, #8]
 8007340:	021b      	lsls	r3, r3, #8
 8007342:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
 8007346:	69fa      	ldr	r2, [r7, #28]
 8007348:	4313      	orrs	r3, r2
 800734a:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= ((pFaultCfg->Lock << 8U) & HRTIM_FLTINR1_FLT2LCK);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	68db      	ldr	r3, [r3, #12]
 8007350:	021b      	lsls	r3, r3, #8
 8007352:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007356:	69fa      	ldr	r2, [r7, #28]
 8007358:	4313      	orrs	r3, r2
 800735a:	61fb      	str	r3, [r7, #28]
      break;
 800735c:	e0b1      	b.n	80074c2 <HAL_HRTIM_FaultConfig+0x2fe>
    }

  case HRTIM_FAULT_3:
    {
      hrtim_fltinr1 &= ~(HRTIM_FLTINR1_FLT3P | HRTIM_FLTINR1_FLT3SRC_0 | HRTIM_FLTINR1_FLT3F | HRTIM_FLTINR1_FLT3LCK);
 800735e:	69fb      	ldr	r3, [r7, #28]
 8007360:	f423 037e 	bic.w	r3, r3, #16646144	; 0xfe0000
 8007364:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= ((pFaultCfg->Polarity << 16U) & HRTIM_FLTINR1_FLT3P);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	685b      	ldr	r3, [r3, #4]
 800736a:	041b      	lsls	r3, r3, #16
 800736c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007370:	69fa      	ldr	r2, [r7, #28]
 8007372:	4313      	orrs	r3, r2
 8007374:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= (source0 << HRTIM_FLTINR1_FLT3SRC_0_Pos);
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	049b      	lsls	r3, r3, #18
 800737a:	69fa      	ldr	r2, [r7, #28]
 800737c:	4313      	orrs	r3, r2
 800737e:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr2 &= ~(HRTIM_FLTINR2_FLT3SRC_1);
 8007380:	69bb      	ldr	r3, [r7, #24]
 8007382:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007386:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (source1 << HRTIM_FLTINR2_FLT3SRC_1_Pos);
 8007388:	693b      	ldr	r3, [r7, #16]
 800738a:	049b      	lsls	r3, r3, #18
 800738c:	69ba      	ldr	r2, [r7, #24]
 800738e:	4313      	orrs	r3, r2
 8007390:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr1 |= ((pFaultCfg->Filter << 16U) & HRTIM_FLTINR1_FLT3F);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	689b      	ldr	r3, [r3, #8]
 8007396:	041b      	lsls	r3, r3, #16
 8007398:	f403 03f0 	and.w	r3, r3, #7864320	; 0x780000
 800739c:	69fa      	ldr	r2, [r7, #28]
 800739e:	4313      	orrs	r3, r2
 80073a0:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= ((pFaultCfg->Lock << 16U) & HRTIM_FLTINR1_FLT3LCK);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	68db      	ldr	r3, [r3, #12]
 80073a6:	041b      	lsls	r3, r3, #16
 80073a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80073ac:	69fa      	ldr	r2, [r7, #28]
 80073ae:	4313      	orrs	r3, r2
 80073b0:	61fb      	str	r3, [r7, #28]
      break;
 80073b2:	e086      	b.n	80074c2 <HAL_HRTIM_FaultConfig+0x2fe>
     }

  case HRTIM_FAULT_4:
    {
      hrtim_fltinr1 &= ~(HRTIM_FLTINR1_FLT4P | HRTIM_FLTINR1_FLT4SRC_0 | HRTIM_FLTINR1_FLT4F | HRTIM_FLTINR1_FLT4LCK);
 80073b4:	69fb      	ldr	r3, [r7, #28]
 80073b6:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 80073ba:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= ((pFaultCfg->Polarity << 24U) & HRTIM_FLTINR1_FLT4P);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	685b      	ldr	r3, [r3, #4]
 80073c0:	061b      	lsls	r3, r3, #24
 80073c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073c6:	69fa      	ldr	r2, [r7, #28]
 80073c8:	4313      	orrs	r3, r2
 80073ca:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= (source0 << HRTIM_FLTINR1_FLT4SRC_0_Pos);
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	069b      	lsls	r3, r3, #26
 80073d0:	69fa      	ldr	r2, [r7, #28]
 80073d2:	4313      	orrs	r3, r2
 80073d4:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr2 &= ~(HRTIM_FLTINR2_FLT4SRC_1);
 80073d6:	69bb      	ldr	r3, [r7, #24]
 80073d8:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80073dc:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (source1 << HRTIM_FLTINR2_FLT4SRC_1_Pos);
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	04db      	lsls	r3, r3, #19
 80073e2:	69ba      	ldr	r2, [r7, #24]
 80073e4:	4313      	orrs	r3, r2
 80073e6:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr1 |= ((pFaultCfg->Filter << 24U) & HRTIM_FLTINR1_FLT4F);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	061b      	lsls	r3, r3, #24
 80073ee:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
 80073f2:	69fa      	ldr	r2, [r7, #28]
 80073f4:	4313      	orrs	r3, r2
 80073f6:	61fb      	str	r3, [r7, #28]
      hrtim_fltinr1 |= ((pFaultCfg->Lock << 24U) & HRTIM_FLTINR1_FLT4LCK);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	68db      	ldr	r3, [r3, #12]
 80073fc:	061b      	lsls	r3, r3, #24
 80073fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007402:	69fa      	ldr	r2, [r7, #28]
 8007404:	4313      	orrs	r3, r2
 8007406:	61fb      	str	r3, [r7, #28]
      break;
 8007408:	e05b      	b.n	80074c2 <HAL_HRTIM_FaultConfig+0x2fe>
    }

  case HRTIM_FAULT_5:
    {
      hrtim_fltinr2 &= ~(HRTIM_FLTINR2_FLT5P | HRTIM_FLTINR2_FLT5SRC_0 | HRTIM_FLTINR2_FLT5F | HRTIM_FLTINR2_FLT5LCK);
 800740a:	69bb      	ldr	r3, [r7, #24]
 800740c:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8007410:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (pFaultCfg->Polarity & HRTIM_FLTINR2_FLT5P);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	f003 0302 	and.w	r3, r3, #2
 800741a:	69ba      	ldr	r2, [r7, #24]
 800741c:	4313      	orrs	r3, r2
 800741e:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (source0 << HRTIM_FLTINR2_FLT5SRC_0_Pos);
 8007420:	697b      	ldr	r3, [r7, #20]
 8007422:	009b      	lsls	r3, r3, #2
 8007424:	69ba      	ldr	r2, [r7, #24]
 8007426:	4313      	orrs	r3, r2
 8007428:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 &= ~(HRTIM_FLTINR2_FLT5SRC_1);
 800742a:	69bb      	ldr	r3, [r7, #24]
 800742c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007430:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (source1 << HRTIM_FLTINR2_FLT5SRC_1_Pos);
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	051b      	lsls	r3, r3, #20
 8007436:	69ba      	ldr	r2, [r7, #24]
 8007438:	4313      	orrs	r3, r2
 800743a:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (pFaultCfg->Filter & HRTIM_FLTINR2_FLT5F);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	689b      	ldr	r3, [r3, #8]
 8007440:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8007444:	69ba      	ldr	r2, [r7, #24]
 8007446:	4313      	orrs	r3, r2
 8007448:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (pFaultCfg->Lock & HRTIM_FLTINR2_FLT5LCK);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	68db      	ldr	r3, [r3, #12]
 800744e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007452:	69ba      	ldr	r2, [r7, #24]
 8007454:	4313      	orrs	r3, r2
 8007456:	61bb      	str	r3, [r7, #24]
      break;
 8007458:	e033      	b.n	80074c2 <HAL_HRTIM_FaultConfig+0x2fe>
    }

  case HRTIM_FAULT_6:
    {
      hrtim_fltinr2 &= ~(HRTIM_FLTINR2_FLT6P | HRTIM_FLTINR2_FLT6SRC_0 | HRTIM_FLTINR2_FLT6F | HRTIM_FLTINR2_FLT6LCK);
 800745a:	69bb      	ldr	r3, [r7, #24]
 800745c:	f423 437e 	bic.w	r3, r3, #65024	; 0xfe00
 8007460:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= ((pFaultCfg->Polarity << 8U) & HRTIM_FLTINR2_FLT6P);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	685b      	ldr	r3, [r3, #4]
 8007466:	021b      	lsls	r3, r3, #8
 8007468:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800746c:	69ba      	ldr	r2, [r7, #24]
 800746e:	4313      	orrs	r3, r2
 8007470:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (source0 << HRTIM_FLTINR2_FLT6SRC_0_Pos);
 8007472:	697b      	ldr	r3, [r7, #20]
 8007474:	029b      	lsls	r3, r3, #10
 8007476:	69ba      	ldr	r2, [r7, #24]
 8007478:	4313      	orrs	r3, r2
 800747a:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 &= ~(HRTIM_FLTINR2_FLT6SRC_1);
 800747c:	69bb      	ldr	r3, [r7, #24]
 800747e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007482:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= (source1 << HRTIM_FLTINR2_FLT6SRC_1_Pos);
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	055b      	lsls	r3, r3, #21
 8007488:	69ba      	ldr	r2, [r7, #24]
 800748a:	4313      	orrs	r3, r2
 800748c:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= ((pFaultCfg->Filter << 8U) & HRTIM_FLTINR2_FLT6F);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	689b      	ldr	r3, [r3, #8]
 8007492:	021b      	lsls	r3, r3, #8
 8007494:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
 8007498:	69ba      	ldr	r2, [r7, #24]
 800749a:	4313      	orrs	r3, r2
 800749c:	61bb      	str	r3, [r7, #24]
      hrtim_fltinr2 |= ((pFaultCfg->Lock << 8U) & HRTIM_FLTINR2_FLT6LCK);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	68db      	ldr	r3, [r3, #12]
 80074a2:	021b      	lsls	r3, r3, #8
 80074a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80074a8:	69ba      	ldr	r2, [r7, #24]
 80074aa:	4313      	orrs	r3, r2
 80074ac:	61bb      	str	r3, [r7, #24]
      break;
 80074ae:	e008      	b.n	80074c2 <HAL_HRTIM_FaultConfig+0x2fe>
    }

  default:
    {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2207      	movs	r2, #7
 80074b4:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	2200      	movs	r2, #0
 80074bc:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

      break;
 80074c0:	bf00      	nop
    }
  }

  if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 80074c8:	b2db      	uxtb	r3, r3
 80074ca:	2b07      	cmp	r3, #7
 80074cc:	d101      	bne.n	80074d2 <HAL_HRTIM_FaultConfig+0x30e>
  {
     return HAL_ERROR;
 80074ce:	2301      	movs	r3, #1
 80074d0:	e031      	b.n	8007536 <HAL_HRTIM_FaultConfig+0x372>
  }

  /* Update the HRTIM registers except LOCK bit */
  hhrtim->Instance->sCommonRegs.FLTINR1 = (hrtim_fltinr1 & (~(HRTIM_FLTINR1_FLTxLCK)));
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	69fa      	ldr	r2, [r7, #28]
 80074d8:	f002 327f 	and.w	r2, r2, #2139062143	; 0x7f7f7f7f
 80074dc:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0
  hhrtim->Instance->sCommonRegs.FLTINR2 = (hrtim_fltinr2 & (~(HRTIM_FLTINR2_FLTxLCK)));
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681a      	ldr	r2, [r3, #0]
 80074e4:	69bb      	ldr	r3, [r7, #24]
 80074e6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80074ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80074ee:	f8c2 33d4 	str.w	r3, [r2, #980]	; 0x3d4

  /* Update the HRTIM registers LOCK bit */
  SET_BIT(hhrtim->Instance->sCommonRegs.FLTINR1,(hrtim_fltinr1 & HRTIM_FLTINR1_FLTxLCK));
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f8d3 13d0 	ldr.w	r1, [r3, #976]	; 0x3d0
 80074fa:	69fb      	ldr	r3, [r7, #28]
 80074fc:	f003 3280 	and.w	r2, r3, #2155905152	; 0x80808080
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	430a      	orrs	r2, r1
 8007506:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0
  SET_BIT(hhrtim->Instance->sCommonRegs.FLTINR2,(hrtim_fltinr2 & HRTIM_FLTINR2_FLTxLCK));
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f8d3 13d4 	ldr.w	r1, [r3, #980]	; 0x3d4
 8007512:	69ba      	ldr	r2, [r7, #24]
 8007514:	f248 0380 	movw	r3, #32896	; 0x8080
 8007518:	4013      	ands	r3, r2
 800751a:	68fa      	ldr	r2, [r7, #12]
 800751c:	6812      	ldr	r2, [r2, #0]
 800751e:	430b      	orrs	r3, r1
 8007520:	f8c2 33d4 	str.w	r3, [r2, #980]	; 0x3d4

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	2201      	movs	r2, #1
 8007528:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2200      	movs	r2, #0
 8007530:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  return HAL_OK;
 8007534:	2300      	movs	r3, #0
}
 8007536:	4618      	mov	r0, r3
 8007538:	3724      	adds	r7, #36	; 0x24
 800753a:	46bd      	mov	sp, r7
 800753c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007540:	4770      	bx	lr
 8007542:	bf00      	nop

08007544 <HAL_HRTIM_FaultPrescalerConfig>:
  * @note This function must be called before starting the timer and before
  *       enabling faults inputs
  */
HAL_StatusTypeDef HAL_HRTIM_FaultPrescalerConfig(HRTIM_HandleTypeDef * hhrtim,
                                                 uint32_t Prescaler)
{
 8007544:	b480      	push	{r7}
 8007546:	b083      	sub	sp, #12
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
 800754c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_FAULTPRESCALER(Prescaler));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8007554:	b2db      	uxtb	r3, r3
 8007556:	2b02      	cmp	r3, #2
 8007558:	d101      	bne.n	800755e <HAL_HRTIM_FaultPrescalerConfig+0x1a>
  {
     return HAL_BUSY;
 800755a:	2302      	movs	r3, #2
 800755c:	e025      	b.n	80075aa <HAL_HRTIM_FaultPrescalerConfig+0x66>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8007564:	2b01      	cmp	r3, #1
 8007566:	d101      	bne.n	800756c <HAL_HRTIM_FaultPrescalerConfig+0x28>
 8007568:	2302      	movs	r3, #2
 800756a:	e01e      	b.n	80075aa <HAL_HRTIM_FaultPrescalerConfig+0x66>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2201      	movs	r2, #1
 8007570:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2202      	movs	r2, #2
 8007578:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Set the external event prescaler */
  MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR2, HRTIM_FLTINR2_FLTSD, (Prescaler & HRTIM_FLTINR2_FLTSD));
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007584:	f023 7140 	bic.w	r1, r3, #50331648	; 0x3000000
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	f003 7240 	and.w	r2, r3, #50331648	; 0x3000000
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	430a      	orrs	r2, r1
 8007594:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2201      	movs	r2, #1
 800759c:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2200      	movs	r2, #0
 80075a4:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  return HAL_OK;
 80075a8:	2300      	movs	r3, #0
}
 80075aa:	4618      	mov	r0, r3
 80075ac:	370c      	adds	r7, #12
 80075ae:	46bd      	mov	sp, r7
 80075b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b4:	4770      	bx	lr
	...

080075b8 <HAL_HRTIM_FaultBlankingConfigAndEnable>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_FaultBlankingConfigAndEnable(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t Fault,
                                                HRTIM_FaultBlankingCfgTypeDef* pFaultBlkCfg)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b085      	sub	sp, #20
 80075bc:	af00      	add	r7, sp, #0
 80075be:	60f8      	str	r0, [r7, #12]
 80075c0:	60b9      	str	r1, [r7, #8]
 80075c2:	607a      	str	r2, [r7, #4]
  /* Check parameters */
  assert_param(IS_HRTIM_FAULT(Fault));
  assert_param(IS_HRTIM_FAULTBLANKNGMODE(pFaultBlkCfg->BlankingSource));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	2b02      	cmp	r3, #2
 80075ce:	d101      	bne.n	80075d4 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1c>
  {
     return HAL_BUSY;
 80075d0:	2302      	movs	r3, #2
 80075d2:	e0d7      	b.n	8007784 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1cc>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80075da:	2b01      	cmp	r3, #1
 80075dc:	d101      	bne.n	80075e2 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x2a>
 80075de:	2302      	movs	r3, #2
 80075e0:	e0d0      	b.n	8007784 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1cc>
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	2201      	movs	r2, #1
 80075e6:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2202      	movs	r2, #2
 80075ee:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  switch (Fault)
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	3b01      	subs	r3, #1
 80075f6:	2b1f      	cmp	r3, #31
 80075f8:	f200 80aa 	bhi.w	8007750 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x198>
 80075fc:	a201      	add	r2, pc, #4	; (adr r2, 8007604 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x4c>)
 80075fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007602:	bf00      	nop
 8007604:	08007685 	.word	0x08007685
 8007608:	080076a7 	.word	0x080076a7
 800760c:	08007751 	.word	0x08007751
 8007610:	080076c9 	.word	0x080076c9
 8007614:	08007751 	.word	0x08007751
 8007618:	08007751 	.word	0x08007751
 800761c:	08007751 	.word	0x08007751
 8007620:	080076eb 	.word	0x080076eb
 8007624:	08007751 	.word	0x08007751
 8007628:	08007751 	.word	0x08007751
 800762c:	08007751 	.word	0x08007751
 8007630:	08007751 	.word	0x08007751
 8007634:	08007751 	.word	0x08007751
 8007638:	08007751 	.word	0x08007751
 800763c:	08007751 	.word	0x08007751
 8007640:	0800770d 	.word	0x0800770d
 8007644:	08007751 	.word	0x08007751
 8007648:	08007751 	.word	0x08007751
 800764c:	08007751 	.word	0x08007751
 8007650:	08007751 	.word	0x08007751
 8007654:	08007751 	.word	0x08007751
 8007658:	08007751 	.word	0x08007751
 800765c:	08007751 	.word	0x08007751
 8007660:	08007751 	.word	0x08007751
 8007664:	08007751 	.word	0x08007751
 8007668:	08007751 	.word	0x08007751
 800766c:	08007751 	.word	0x08007751
 8007670:	08007751 	.word	0x08007751
 8007674:	08007751 	.word	0x08007751
 8007678:	08007751 	.word	0x08007751
 800767c:	08007751 	.word	0x08007751
 8007680:	0800772f 	.word	0x0800772f
  {
   case HRTIM_FAULT_1:
    {
       MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR3,
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 800768c:	f023 0203 	bic.w	r2, r3, #3
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	689b      	ldr	r3, [r3, #8]
 8007694:	005b      	lsls	r3, r3, #1
 8007696:	431a      	orrs	r2, r3
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f042 0201 	orr.w	r2, r2, #1
 80076a0:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
                  (HRTIM_FLTINR3_FLT1BLKS | HRTIM_FLTINR3_FLT1BLKE),
                  ((pFaultBlkCfg->BlankingSource << HRTIM_FLTINR3_FLT1BLKS_Pos) |
                  HRTIM_FLTINR3_FLT1BLKE));
       break;
 80076a4:	e05d      	b.n	8007762 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1aa>
    }
   case HRTIM_FAULT_2:
    {
       MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR3,
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80076ae:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	689b      	ldr	r3, [r3, #8]
 80076b6:	025b      	lsls	r3, r3, #9
 80076b8:	431a      	orrs	r2, r3
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80076c2:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
                  (HRTIM_FLTINR3_FLT2BLKS | HRTIM_FLTINR3_FLT2BLKE),
                  ((pFaultBlkCfg->BlankingSource << HRTIM_FLTINR3_FLT2BLKS_Pos) |
                  HRTIM_FLTINR3_FLT2BLKE));
       break;
 80076c6:	e04c      	b.n	8007762 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1aa>
    }
   case HRTIM_FAULT_3:
    {
       MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR3,
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80076d0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	689b      	ldr	r3, [r3, #8]
 80076d8:	045b      	lsls	r3, r3, #17
 80076da:	431a      	orrs	r2, r3
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80076e4:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
                  (HRTIM_FLTINR3_FLT3BLKS | HRTIM_FLTINR3_FLT3BLKE),
                  ((pFaultBlkCfg->BlankingSource << HRTIM_FLTINR3_FLT3BLKS_Pos) |
                  HRTIM_FLTINR3_FLT3BLKE));
       break;
 80076e8:	e03b      	b.n	8007762 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1aa>
    }
   case HRTIM_FAULT_4:
    {
       MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR3,
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80076f2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	689b      	ldr	r3, [r3, #8]
 80076fa:	065b      	lsls	r3, r3, #25
 80076fc:	431a      	orrs	r2, r3
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8007706:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
                  (HRTIM_FLTINR3_FLT4BLKS | HRTIM_FLTINR3_FLT4BLKE),
                  ((pFaultBlkCfg->BlankingSource << HRTIM_FLTINR3_FLT4BLKS_Pos) |
                  HRTIM_FLTINR3_FLT4BLKE));
       break;
 800770a:	e02a      	b.n	8007762 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1aa>
    }
   case HRTIM_FAULT_5:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR4,
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8007714:	f023 0203 	bic.w	r2, r3, #3
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	689b      	ldr	r3, [r3, #8]
 800771c:	005b      	lsls	r3, r3, #1
 800771e:	431a      	orrs	r2, r3
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f042 0201 	orr.w	r2, r2, #1
 8007728:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
                  (HRTIM_FLTINR4_FLT5BLKS | HRTIM_FLTINR4_FLT5BLKE),
                  ((pFaultBlkCfg->BlankingSource << HRTIM_FLTINR4_FLT5BLKS_Pos) |
                  HRTIM_FLTINR4_FLT5BLKE));
      break;
 800772c:	e019      	b.n	8007762 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1aa>
    }
   case HRTIM_FAULT_6:
    {
      MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR4,
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8007736:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	689b      	ldr	r3, [r3, #8]
 800773e:	025b      	lsls	r3, r3, #9
 8007740:	431a      	orrs	r2, r3
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800774a:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
                  (HRTIM_FLTINR4_FLT6BLKS | HRTIM_FLTINR4_FLT6BLKE),
                  ((pFaultBlkCfg->BlankingSource << HRTIM_FLTINR4_FLT6BLKS_Pos) |
                  HRTIM_FLTINR4_FLT6BLKE));
      break;
 800774e:	e008      	b.n	8007762 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1aa>
    }

  default:
    {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2207      	movs	r2, #7
 8007754:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	2200      	movs	r2, #0
 800775c:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

      break;
 8007760:	bf00      	nop
    }
  }

  if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8007768:	b2db      	uxtb	r3, r3
 800776a:	2b07      	cmp	r3, #7
 800776c:	d101      	bne.n	8007772 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1ba>
  {
     return HAL_ERROR;
 800776e:	2301      	movs	r3, #1
 8007770:	e008      	b.n	8007784 <HAL_HRTIM_FaultBlankingConfigAndEnable+0x1cc>
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2201      	movs	r2, #1
 8007776:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2200      	movs	r2, #0
 800777e:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  return HAL_OK;
 8007782:	2300      	movs	r3, #0
}
 8007784:	4618      	mov	r0, r3
 8007786:	3714      	adds	r7, #20
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr

08007790 <HAL_HRTIM_FaultCounterConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_FaultCounterConfig(HRTIM_HandleTypeDef * hhrtim,
                                               uint32_t Fault,
                                               HRTIM_FaultBlankingCfgTypeDef* pFaultBlkCfg)
{
 8007790:	b480      	push	{r7}
 8007792:	b085      	sub	sp, #20
 8007794:	af00      	add	r7, sp, #0
 8007796:	60f8      	str	r0, [r7, #12]
 8007798:	60b9      	str	r1, [r7, #8]
 800779a:	607a      	str	r2, [r7, #4]
  /* Check parameters */
  assert_param(IS_HRTIM_FAULT(Fault));
  assert_param(IS_HRTIM_FAULTCOUNTER(pFaultBlkCfg->Threshold));
  assert_param(IS_HRTIM_FAULTCOUNTERRST(pFaultBlkCfg->ResetMode));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 80077a2:	b2db      	uxtb	r3, r3
 80077a4:	2b02      	cmp	r3, #2
 80077a6:	d101      	bne.n	80077ac <HAL_HRTIM_FaultCounterConfig+0x1c>
  {
     return HAL_BUSY;
 80077a8:	2302      	movs	r3, #2
 80077aa:	e0e3      	b.n	8007974 <HAL_HRTIM_FaultCounterConfig+0x1e4>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80077b2:	2b01      	cmp	r3, #1
 80077b4:	d101      	bne.n	80077ba <HAL_HRTIM_FaultCounterConfig+0x2a>
 80077b6:	2302      	movs	r3, #2
 80077b8:	e0dc      	b.n	8007974 <HAL_HRTIM_FaultCounterConfig+0x1e4>
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2201      	movs	r2, #1
 80077be:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2202      	movs	r2, #2
 80077c6:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  switch (Fault)
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	3b01      	subs	r3, #1
 80077ce:	2b1f      	cmp	r3, #31
 80077d0:	f200 80b6 	bhi.w	8007940 <HAL_HRTIM_FaultCounterConfig+0x1b0>
 80077d4:	a201      	add	r2, pc, #4	; (adr r2, 80077dc <HAL_HRTIM_FaultCounterConfig+0x4c>)
 80077d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077da:	bf00      	nop
 80077dc:	0800785d 	.word	0x0800785d
 80077e0:	08007883 	.word	0x08007883
 80077e4:	08007941 	.word	0x08007941
 80077e8:	080078a9 	.word	0x080078a9
 80077ec:	08007941 	.word	0x08007941
 80077f0:	08007941 	.word	0x08007941
 80077f4:	08007941 	.word	0x08007941
 80077f8:	080078cf 	.word	0x080078cf
 80077fc:	08007941 	.word	0x08007941
 8007800:	08007941 	.word	0x08007941
 8007804:	08007941 	.word	0x08007941
 8007808:	08007941 	.word	0x08007941
 800780c:	08007941 	.word	0x08007941
 8007810:	08007941 	.word	0x08007941
 8007814:	08007941 	.word	0x08007941
 8007818:	080078f5 	.word	0x080078f5
 800781c:	08007941 	.word	0x08007941
 8007820:	08007941 	.word	0x08007941
 8007824:	08007941 	.word	0x08007941
 8007828:	08007941 	.word	0x08007941
 800782c:	08007941 	.word	0x08007941
 8007830:	08007941 	.word	0x08007941
 8007834:	08007941 	.word	0x08007941
 8007838:	08007941 	.word	0x08007941
 800783c:	08007941 	.word	0x08007941
 8007840:	08007941 	.word	0x08007941
 8007844:	08007941 	.word	0x08007941
 8007848:	08007941 	.word	0x08007941
 800784c:	08007941 	.word	0x08007941
 8007850:	08007941 	.word	0x08007941
 8007854:	08007941 	.word	0x08007941
 8007858:	0800791b 	.word	0x0800791b
  {
   case HRTIM_FAULT_1:
    {
       MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR3,
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8007864:	f023 01bc 	bic.w	r1, r3, #188	; 0xbc
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	009a      	lsls	r2, r3, #2
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	685b      	ldr	r3, [r3, #4]
 8007872:	01db      	lsls	r3, r3, #7
 8007874:	431a      	orrs	r2, r3
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	430a      	orrs	r2, r1
 800787c:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
                  (HRTIM_FLTINR3_FLT1RSTM | HRTIM_FLTINR3_FLT1CNT),
                  (pFaultBlkCfg->Threshold << HRTIM_FLTINR3_FLT1CNT_Pos) |
                  (pFaultBlkCfg->ResetMode << HRTIM_FLTINR3_FLT1RSTM_Pos));
       break;
 8007880:	e067      	b.n	8007952 <HAL_HRTIM_FaultCounterConfig+0x1c2>
    }
   case HRTIM_FAULT_2:
    {
       MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR3,
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 800788a:	f423 413c 	bic.w	r1, r3, #48128	; 0xbc00
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	029a      	lsls	r2, r3, #10
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	03db      	lsls	r3, r3, #15
 800789a:	431a      	orrs	r2, r3
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	430a      	orrs	r2, r1
 80078a2:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
                  (HRTIM_FLTINR3_FLT2RSTM | HRTIM_FLTINR3_FLT2CNT),
                  (pFaultBlkCfg->Threshold << HRTIM_FLTINR3_FLT2CNT_Pos) |
                  (pFaultBlkCfg->ResetMode << HRTIM_FLTINR3_FLT2RSTM_Pos));
       break;
 80078a6:	e054      	b.n	8007952 <HAL_HRTIM_FaultCounterConfig+0x1c2>
    }
   case HRTIM_FAULT_3:
    {
       MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR3,
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80078b0:	f423 013c 	bic.w	r1, r3, #12320768	; 0xbc0000
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	049a      	lsls	r2, r3, #18
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	05db      	lsls	r3, r3, #23
 80078c0:	431a      	orrs	r2, r3
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	430a      	orrs	r2, r1
 80078c8:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
                  (HRTIM_FLTINR3_FLT3RSTM | HRTIM_FLTINR3_FLT3CNT),
                  (pFaultBlkCfg->Threshold << HRTIM_FLTINR3_FLT3CNT_Pos) |
                  (pFaultBlkCfg->ResetMode << HRTIM_FLTINR3_FLT3RSTM_Pos));
       break;
 80078cc:	e041      	b.n	8007952 <HAL_HRTIM_FaultCounterConfig+0x1c2>
    }
   case HRTIM_FAULT_4:
    {
       MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR3,
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80078d6:	f023 413c 	bic.w	r1, r3, #3154116608	; 0xbc000000
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	069a      	lsls	r2, r3, #26
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	07db      	lsls	r3, r3, #31
 80078e6:	431a      	orrs	r2, r3
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	430a      	orrs	r2, r1
 80078ee:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
                  (HRTIM_FLTINR3_FLT4RSTM | HRTIM_FLTINR3_FLT4CNT),
                  (pFaultBlkCfg->Threshold << HRTIM_FLTINR3_FLT4CNT_Pos) |
                  (pFaultBlkCfg->ResetMode << HRTIM_FLTINR3_FLT4RSTM_Pos));
       break;
 80078f2:	e02e      	b.n	8007952 <HAL_HRTIM_FaultCounterConfig+0x1c2>
    }
   case HRTIM_FAULT_5:
    {
       MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR4,
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80078fc:	f023 01bc 	bic.w	r1, r3, #188	; 0xbc
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	009a      	lsls	r2, r3, #2
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	01db      	lsls	r3, r3, #7
 800790c:	431a      	orrs	r2, r3
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	430a      	orrs	r2, r1
 8007914:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
                  (HRTIM_FLTINR4_FLT5RSTM | HRTIM_FLTINR4_FLT5CNT),
                  (pFaultBlkCfg->Threshold << HRTIM_FLTINR4_FLT5CNT_Pos) |
                  (pFaultBlkCfg->ResetMode << HRTIM_FLTINR4_FLT5RSTM_Pos));
       break;
 8007918:	e01b      	b.n	8007952 <HAL_HRTIM_FaultCounterConfig+0x1c2>
    }
   case HRTIM_FAULT_6:
    {
       MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR4,
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8007922:	f423 413c 	bic.w	r1, r3, #48128	; 0xbc00
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	029a      	lsls	r2, r3, #10
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	685b      	ldr	r3, [r3, #4]
 8007930:	03db      	lsls	r3, r3, #15
 8007932:	431a      	orrs	r2, r3
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	430a      	orrs	r2, r1
 800793a:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
                  (HRTIM_FLTINR4_FLT6RSTM | HRTIM_FLTINR4_FLT6CNT),
                  (pFaultBlkCfg->Threshold << HRTIM_FLTINR4_FLT6CNT_Pos) |
                  (pFaultBlkCfg->ResetMode << HRTIM_FLTINR4_FLT6RSTM_Pos));
       break;
 800793e:	e008      	b.n	8007952 <HAL_HRTIM_FaultCounterConfig+0x1c2>
    }

  default:
    {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	2207      	movs	r2, #7
 8007944:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2200      	movs	r2, #0
 800794c:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

      break;
 8007950:	bf00      	nop
    }
  }

  if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8007958:	b2db      	uxtb	r3, r3
 800795a:	2b07      	cmp	r3, #7
 800795c:	d101      	bne.n	8007962 <HAL_HRTIM_FaultCounterConfig+0x1d2>
  {
     return HAL_ERROR;
 800795e:	2301      	movs	r3, #1
 8007960:	e008      	b.n	8007974 <HAL_HRTIM_FaultCounterConfig+0x1e4>
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	2201      	movs	r2, #1
 8007966:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2200      	movs	r2, #0
 800796e:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  return HAL_OK;
 8007972:	2300      	movs	r3, #0
}
 8007974:	4618      	mov	r0, r3
 8007976:	3714      	adds	r7, #20
 8007978:	46bd      	mov	sp, r7
 800797a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797e:	4770      	bx	lr

08007980 <HAL_HRTIM_FaultModeCtl>:
  * @retval None
  */
void HAL_HRTIM_FaultModeCtl(HRTIM_HandleTypeDef * hhrtim,
                        uint32_t Faults,
                        uint32_t Enable)
{
 8007980:	b480      	push	{r7}
 8007982:	b085      	sub	sp, #20
 8007984:	af00      	add	r7, sp, #0
 8007986:	60f8      	str	r0, [r7, #12]
 8007988:	60b9      	str	r1, [r7, #8]
 800798a:	607a      	str	r2, [r7, #4]
  /* Check parameters */
  assert_param(IS_HRTIM_FAULT(Faults));
  assert_param(IS_HRTIM_FAULTMODECTL(Enable));

  if ((Faults & HRTIM_FAULT_1) != (uint32_t)RESET)
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	f003 0301 	and.w	r3, r3, #1
 8007992:	2b00      	cmp	r3, #0
 8007994:	d00d      	beq.n	80079b2 <HAL_HRTIM_FaultModeCtl+0x32>
  {
    MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR1, HRTIM_FLTINR1_FLT1E, (Enable & HRTIM_FLTINR1_FLT1E));
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800799e:	f023 0101 	bic.w	r1, r3, #1
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f003 0201 	and.w	r2, r3, #1
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	430a      	orrs	r2, r1
 80079ae:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0
  }
  if ((Faults & HRTIM_FAULT_2) != (uint32_t)RESET)
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	f003 0302 	and.w	r3, r3, #2
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d00e      	beq.n	80079da <HAL_HRTIM_FaultModeCtl+0x5a>
  {
    MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR1, HRTIM_FLTINR1_FLT2E, ((Enable << 8U) & HRTIM_FLTINR1_FLT2E));
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80079c4:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	021b      	lsls	r3, r3, #8
 80079cc:	f403 7280 	and.w	r2, r3, #256	; 0x100
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	430a      	orrs	r2, r1
 80079d6:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0
  }
  if ((Faults & HRTIM_FAULT_3) != (uint32_t)RESET)
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	f003 0304 	and.w	r3, r3, #4
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d00e      	beq.n	8007a02 <HAL_HRTIM_FaultModeCtl+0x82>
  {
    MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR1, HRTIM_FLTINR1_FLT3E, ((Enable << 16U) & HRTIM_FLTINR1_FLT3E));
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80079ec:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	041b      	lsls	r3, r3, #16
 80079f4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	430a      	orrs	r2, r1
 80079fe:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0
  }
  if ((Faults & HRTIM_FAULT_4) != (uint32_t)RESET)
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	f003 0308 	and.w	r3, r3, #8
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d00e      	beq.n	8007a2a <HAL_HRTIM_FaultModeCtl+0xaa>
  {
    MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR1, HRTIM_FLTINR1_FLT4E, ((Enable << 24U) & HRTIM_FLTINR1_FLT4E));
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007a14:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	061b      	lsls	r3, r3, #24
 8007a1c:	f003 7280 	and.w	r2, r3, #16777216	; 0x1000000
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	430a      	orrs	r2, r1
 8007a26:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0
  }
  if ((Faults & HRTIM_FAULT_5) != (uint32_t)RESET)
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	f003 0310 	and.w	r3, r3, #16
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d00d      	beq.n	8007a50 <HAL_HRTIM_FaultModeCtl+0xd0>
  {
    MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR2, HRTIM_FLTINR2_FLT5E, ((Enable) & HRTIM_FLTINR2_FLT5E));
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007a3c:	f023 0101 	bic.w	r1, r3, #1
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	f003 0201 	and.w	r2, r3, #1
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	430a      	orrs	r2, r1
 8007a4c:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
  }
  if ((Faults & HRTIM_FAULT_6) != (uint32_t)RESET)
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	f003 0320 	and.w	r3, r3, #32
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d00e      	beq.n	8007a78 <HAL_HRTIM_FaultModeCtl+0xf8>
  {
    MODIFY_REG(hhrtim->Instance->sCommonRegs.FLTINR2, HRTIM_FLTINR2_FLT6E, ((Enable << 8U) & HRTIM_FLTINR2_FLT6E));
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007a62:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	021b      	lsls	r3, r3, #8
 8007a6a:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	430a      	orrs	r2, r1
 8007a74:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
  }
}
 8007a78:	bf00      	nop
 8007a7a:	3714      	adds	r7, #20
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a82:	4770      	bx	lr

08007a84 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b084      	sub	sp, #16
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	60f8      	str	r0, [r7, #12]
 8007a8c:	60b9      	str	r1, [r7, #8]
 8007a8e:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8007a96:	b2db      	uxtb	r3, r3
 8007a98:	2b02      	cmp	r3, #2
 8007a9a:	d101      	bne.n	8007aa0 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
     return HAL_BUSY;
 8007a9c:	2302      	movs	r3, #2
 8007a9e:	e07a      	b.n	8007b96 <HAL_HRTIM_WaveformTimerConfig+0x112>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8007aa6:	2b01      	cmp	r3, #1
 8007aa8:	d101      	bne.n	8007aae <HAL_HRTIM_WaveformTimerConfig+0x2a>
 8007aaa:	2302      	movs	r3, #2
 8007aac:	e073      	b.n	8007b96 <HAL_HRTIM_WaveformTimerConfig+0x112>
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	2201      	movs	r2, #1
 8007ab2:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	2202      	movs	r2, #2
 8007aba:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8007abe:	68bb      	ldr	r3, [r7, #8]
 8007ac0:	2b06      	cmp	r3, #6
 8007ac2:	d104      	bne.n	8007ace <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8007ac4:	6879      	ldr	r1, [r7, #4]
 8007ac6:	68f8      	ldr	r0, [r7, #12]
 8007ac8:	f000 fa47 	bl	8007f5a <HRTIM_MasterWaveform_Config>
 8007acc:	e004      	b.n	8007ad8 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));
    assert_param(IS_HRTIM_TIMSYNCUPDATE(pTimerCfg->ReSyncUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 8007ace:	687a      	ldr	r2, [r7, #4]
 8007ad0:	68b9      	ldr	r1, [r7, #8]
 8007ad2:	68f8      	ldr	r0, [r7, #12]
 8007ad4:	f000 fade 	bl	8008094 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6819      	ldr	r1, [r3, #0]
 8007adc:	68f8      	ldr	r0, [r7, #12]
 8007ade:	68ba      	ldr	r2, [r7, #8]
 8007ae0:	4613      	mov	r3, r2
 8007ae2:	00db      	lsls	r3, r3, #3
 8007ae4:	1a9b      	subs	r3, r3, r2
 8007ae6:	009b      	lsls	r3, r3, #2
 8007ae8:	4403      	add	r3, r0
 8007aea:	3320      	adds	r3, #32
 8007aec:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6859      	ldr	r1, [r3, #4]
 8007af2:	68f8      	ldr	r0, [r7, #12]
 8007af4:	68ba      	ldr	r2, [r7, #8]
 8007af6:	4613      	mov	r3, r2
 8007af8:	00db      	lsls	r3, r3, #3
 8007afa:	1a9b      	subs	r3, r3, r2
 8007afc:	009b      	lsls	r3, r3, #2
 8007afe:	4403      	add	r3, r0
 8007b00:	3324      	adds	r3, #36	; 0x24
 8007b02:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6899      	ldr	r1, [r3, #8]
 8007b08:	68f8      	ldr	r0, [r7, #12]
 8007b0a:	68ba      	ldr	r2, [r7, #8]
 8007b0c:	4613      	mov	r3, r2
 8007b0e:	00db      	lsls	r3, r3, #3
 8007b10:	1a9b      	subs	r3, r3, r2
 8007b12:	009b      	lsls	r3, r3, #2
 8007b14:	4403      	add	r3, r0
 8007b16:	3328      	adds	r3, #40	; 0x28
 8007b18:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	68d9      	ldr	r1, [r3, #12]
 8007b1e:	68f8      	ldr	r0, [r7, #12]
 8007b20:	68ba      	ldr	r2, [r7, #8]
 8007b22:	4613      	mov	r3, r2
 8007b24:	00db      	lsls	r3, r3, #3
 8007b26:	1a9b      	subs	r3, r3, r2
 8007b28:	009b      	lsls	r3, r3, #2
 8007b2a:	4403      	add	r3, r0
 8007b2c:	332c      	adds	r3, #44	; 0x2c
 8007b2e:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6919      	ldr	r1, [r3, #16]
 8007b34:	68f8      	ldr	r0, [r7, #12]
 8007b36:	68ba      	ldr	r2, [r7, #8]
 8007b38:	4613      	mov	r3, r2
 8007b3a:	00db      	lsls	r3, r3, #3
 8007b3c:	1a9b      	subs	r3, r3, r2
 8007b3e:	009b      	lsls	r3, r3, #2
 8007b40:	4403      	add	r3, r0
 8007b42:	3330      	adds	r3, #48	; 0x30
 8007b44:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8007b46:	68b9      	ldr	r1, [r7, #8]
 8007b48:	68f8      	ldr	r0, [r7, #12]
 8007b4a:	f000 fe51 	bl	80087f0 <HRTIM_ForceRegistersUpdate>

  /* Configure slave timer update re-synchronization */
  if ((TimerIdx != HRTIM_TIMERINDEX_MASTER)
 8007b4e:	68bb      	ldr	r3, [r7, #8]
 8007b50:	2b06      	cmp	r3, #6
 8007b52:	d017      	beq.n	8007b84 <HAL_HRTIM_WaveformTimerConfig+0x100>
   && (pTimerCfg->UpdateGating == HRTIM_UPDATEGATING_INDEPENDENT))
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d113      	bne.n	8007b84 <HAL_HRTIM_WaveformTimerConfig+0x100>
  {
    MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR,
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681a      	ldr	r2, [r3, #0]
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	3301      	adds	r3, #1
 8007b64:	01db      	lsls	r3, r3, #7
 8007b66:	4413      	add	r3, r2
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b72:	025b      	lsls	r3, r3, #9
 8007b74:	68f9      	ldr	r1, [r7, #12]
 8007b76:	6809      	ldr	r1, [r1, #0]
 8007b78:	431a      	orrs	r2, r3
 8007b7a:	68bb      	ldr	r3, [r7, #8]
 8007b7c:	3301      	adds	r3, #1
 8007b7e:	01db      	lsls	r3, r3, #7
 8007b80:	440b      	add	r3, r1
 8007b82:	601a      	str	r2, [r3, #0]
               HRTIM_TIMCR_RSYNCU_Msk,
               pTimerCfg->ReSyncUpdate << HRTIM_TIMCR_RSYNCU_Pos);
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	2201      	movs	r2, #1
 8007b88:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	2200      	movs	r2, #0
 8007b90:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  return HAL_OK;
 8007b94:	2300      	movs	r3, #0
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	3710      	adds	r7, #16
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}
	...

08007ba0 <HAL_HRTIM_WaveformCompareConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCompareConfig(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t TimerIdx,
                                                  uint32_t CompareUnit,
                                                  HRTIM_CompareCfgTypeDef* pCompareCfg)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b085      	sub	sp, #20
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	60f8      	str	r0, [r7, #12]
 8007ba8:	60b9      	str	r1, [r7, #8]
 8007baa:	607a      	str	r2, [r7, #4]
 8007bac:	603b      	str	r3, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8007bb4:	b2db      	uxtb	r3, r3
 8007bb6:	2b02      	cmp	r3, #2
 8007bb8:	d101      	bne.n	8007bbe <HAL_HRTIM_WaveformCompareConfig+0x1e>
  {
     return HAL_BUSY;
 8007bba:	2302      	movs	r3, #2
 8007bbc:	e157      	b.n	8007e6e <HAL_HRTIM_WaveformCompareConfig+0x2ce>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8007bc4:	2b01      	cmp	r3, #1
 8007bc6:	d101      	bne.n	8007bcc <HAL_HRTIM_WaveformCompareConfig+0x2c>
 8007bc8:	2302      	movs	r3, #2
 8007bca:	e150      	b.n	8007e6e <HAL_HRTIM_WaveformCompareConfig+0x2ce>
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	2201      	movs	r2, #1
 8007bd0:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	2202      	movs	r2, #2
 8007bd8:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Configure the compare unit */
  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	2b06      	cmp	r3, #6
 8007be0:	d140      	bne.n	8007c64 <HAL_HRTIM_WaveformCompareConfig+0xc4>
  {
    switch (CompareUnit)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	3b01      	subs	r3, #1
 8007be6:	2b07      	cmp	r3, #7
 8007be8:	d82a      	bhi.n	8007c40 <HAL_HRTIM_WaveformCompareConfig+0xa0>
 8007bea:	a201      	add	r2, pc, #4	; (adr r2, 8007bf0 <HAL_HRTIM_WaveformCompareConfig+0x50>)
 8007bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bf0:	08007c11 	.word	0x08007c11
 8007bf4:	08007c1d 	.word	0x08007c1d
 8007bf8:	08007c41 	.word	0x08007c41
 8007bfc:	08007c29 	.word	0x08007c29
 8007c00:	08007c41 	.word	0x08007c41
 8007c04:	08007c41 	.word	0x08007c41
 8007c08:	08007c41 	.word	0x08007c41
 8007c0c:	08007c35 	.word	0x08007c35
    {
      case HRTIM_COMPAREUNIT_1:
        {
        hhrtim->Instance->sMasterRegs.MCMP1R = pCompareCfg->CompareValue;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	683a      	ldr	r2, [r7, #0]
 8007c16:	6812      	ldr	r2, [r2, #0]
 8007c18:	61da      	str	r2, [r3, #28]
        break;
 8007c1a:	e01a      	b.n	8007c52 <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_2:
        {
        hhrtim->Instance->sMasterRegs.MCMP2R = pCompareCfg->CompareValue;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	683a      	ldr	r2, [r7, #0]
 8007c22:	6812      	ldr	r2, [r2, #0]
 8007c24:	625a      	str	r2, [r3, #36]	; 0x24
        break;
 8007c26:	e014      	b.n	8007c52 <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_3:
        {
        hhrtim->Instance->sMasterRegs.MCMP3R = pCompareCfg->CompareValue;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	683a      	ldr	r2, [r7, #0]
 8007c2e:	6812      	ldr	r2, [r2, #0]
 8007c30:	629a      	str	r2, [r3, #40]	; 0x28
        break;
 8007c32:	e00e      	b.n	8007c52 <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_4:
        {
        hhrtim->Instance->sMasterRegs.MCMP4R = pCompareCfg->CompareValue;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	683a      	ldr	r2, [r7, #0]
 8007c3a:	6812      	ldr	r2, [r2, #0]
 8007c3c:	62da      	str	r2, [r3, #44]	; 0x2c
        break;
 8007c3e:	e008      	b.n	8007c52 <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      default:
        {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	2207      	movs	r2, #7
 8007c44:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

        break;
 8007c50:	bf00      	nop
        }
    }

    if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8007c58:	b2db      	uxtb	r3, r3
 8007c5a:	2b07      	cmp	r3, #7
 8007c5c:	f040 80fe 	bne.w	8007e5c <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
     return HAL_ERROR;
 8007c60:	2301      	movs	r3, #1
 8007c62:	e104      	b.n	8007e6e <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  else
  {
    switch (CompareUnit)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	3b01      	subs	r3, #1
 8007c68:	2b07      	cmp	r3, #7
 8007c6a:	f200 80e3 	bhi.w	8007e34 <HAL_HRTIM_WaveformCompareConfig+0x294>
 8007c6e:	a201      	add	r2, pc, #4	; (adr r2, 8007c74 <HAL_HRTIM_WaveformCompareConfig+0xd4>)
 8007c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c74:	08007c95 	.word	0x08007c95
 8007c78:	08007ca9 	.word	0x08007ca9
 8007c7c:	08007e35 	.word	0x08007e35
 8007c80:	08007d65 	.word	0x08007d65
 8007c84:	08007e35 	.word	0x08007e35
 8007c88:	08007e35 	.word	0x08007e35
 8007c8c:	08007e35 	.word	0x08007e35
 8007c90:	08007d79 	.word	0x08007d79
    {
    case HRTIM_COMPAREUNIT_1:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->CompareValue;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	6819      	ldr	r1, [r3, #0]
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	681a      	ldr	r2, [r3, #0]
 8007c9c:	68bb      	ldr	r3, [r7, #8]
 8007c9e:	01db      	lsls	r3, r3, #7
 8007ca0:	440b      	add	r3, r1
 8007ca2:	339c      	adds	r3, #156	; 0x9c
 8007ca4:	601a      	str	r2, [r3, #0]
        break;
 8007ca6:	e0d1      	b.n	8007e4c <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP2xR = pCompareCfg->CompareValue;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	6819      	ldr	r1, [r3, #0]
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	681a      	ldr	r2, [r3, #0]
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	01db      	lsls	r3, r3, #7
 8007cb4:	440b      	add	r3, r1
 8007cb6:	33a4      	adds	r3, #164	; 0xa4
 8007cb8:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	685b      	ldr	r3, [r3, #4]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d03f      	beq.n	8007d42 <HAL_HRTIM_WaveformCompareConfig+0x1a2>
        {
          /* Configure auto-delayed mode */
          /* DELCMP2 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP2;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681a      	ldr	r2, [r3, #0]
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	3301      	adds	r3, #1
 8007cca:	01db      	lsls	r3, r3, #7
 8007ccc:	4413      	add	r3, r2
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	68fa      	ldr	r2, [r7, #12]
 8007cd2:	6811      	ldr	r1, [r2, #0]
 8007cd4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	3301      	adds	r3, #1
 8007cdc:	01db      	lsls	r3, r3, #7
 8007cde:	440b      	add	r3, r1
 8007ce0:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= pCompareCfg->AutoDelayedMode;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681a      	ldr	r2, [r3, #0]
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	3301      	adds	r3, #1
 8007cea:	01db      	lsls	r3, r3, #7
 8007cec:	4413      	add	r3, r2
 8007cee:	681a      	ldr	r2, [r3, #0]
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	685b      	ldr	r3, [r3, #4]
 8007cf4:	68f9      	ldr	r1, [r7, #12]
 8007cf6:	6809      	ldr	r1, [r1, #0]
 8007cf8:	431a      	orrs	r2, r3
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	3301      	adds	r3, #1
 8007cfe:	01db      	lsls	r3, r3, #7
 8007d00:	440b      	add	r3, r1
 8007d02:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d0c:	d109      	bne.n	8007d22 <HAL_HRTIM_WaveformCompareConfig+0x182>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	6819      	ldr	r1, [r3, #0]
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	689a      	ldr	r2, [r3, #8]
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	01db      	lsls	r3, r3, #7
 8007d1a:	440b      	add	r3, r1
 8007d1c:	339c      	adds	r3, #156	; 0x9c
 8007d1e:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP2 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
        }
         break;
 8007d20:	e091      	b.n	8007e46 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007d2a:	f040 808c 	bne.w	8007e46 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	6819      	ldr	r1, [r3, #0]
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	689a      	ldr	r2, [r3, #8]
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	01db      	lsls	r3, r3, #7
 8007d3a:	440b      	add	r3, r1
 8007d3c:	33a8      	adds	r3, #168	; 0xa8
 8007d3e:	601a      	str	r2, [r3, #0]
         break;
 8007d40:	e081      	b.n	8007e46 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681a      	ldr	r2, [r3, #0]
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	3301      	adds	r3, #1
 8007d4a:	01db      	lsls	r3, r3, #7
 8007d4c:	4413      	add	r3, r2
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	68fa      	ldr	r2, [r7, #12]
 8007d52:	6811      	ldr	r1, [r2, #0]
 8007d54:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	3301      	adds	r3, #1
 8007d5c:	01db      	lsls	r3, r3, #7
 8007d5e:	440b      	add	r3, r1
 8007d60:	601a      	str	r2, [r3, #0]
         break;
 8007d62:	e070      	b.n	8007e46 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
      }

    case HRTIM_COMPAREUNIT_3:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->CompareValue;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	6819      	ldr	r1, [r3, #0]
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	681a      	ldr	r2, [r3, #0]
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	01db      	lsls	r3, r3, #7
 8007d70:	440b      	add	r3, r1
 8007d72:	33a8      	adds	r3, #168	; 0xa8
 8007d74:	601a      	str	r2, [r3, #0]
        break;
 8007d76:	e069      	b.n	8007e4c <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP4xR = pCompareCfg->CompareValue;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	6819      	ldr	r1, [r3, #0]
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	01db      	lsls	r3, r3, #7
 8007d84:	440b      	add	r3, r1
 8007d86:	33ac      	adds	r3, #172	; 0xac
 8007d88:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d03f      	beq.n	8007e12 <HAL_HRTIM_WaveformCompareConfig+0x272>
        {
          /* Configure auto-delayed mode */
          /* DELCMP4 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP4;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681a      	ldr	r2, [r3, #0]
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	3301      	adds	r3, #1
 8007d9a:	01db      	lsls	r3, r3, #7
 8007d9c:	4413      	add	r3, r2
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	68fa      	ldr	r2, [r7, #12]
 8007da2:	6811      	ldr	r1, [r2, #0]
 8007da4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	3301      	adds	r3, #1
 8007dac:	01db      	lsls	r3, r3, #7
 8007dae:	440b      	add	r3, r1
 8007db0:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= (pCompareCfg->AutoDelayedMode << 2U);
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681a      	ldr	r2, [r3, #0]
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	3301      	adds	r3, #1
 8007dba:	01db      	lsls	r3, r3, #7
 8007dbc:	4413      	add	r3, r2
 8007dbe:	681a      	ldr	r2, [r3, #0]
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	009b      	lsls	r3, r3, #2
 8007dc6:	68f9      	ldr	r1, [r7, #12]
 8007dc8:	6809      	ldr	r1, [r1, #0]
 8007dca:	431a      	orrs	r2, r3
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	3301      	adds	r3, #1
 8007dd0:	01db      	lsls	r3, r3, #7
 8007dd2:	440b      	add	r3, r1
 8007dd4:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	685b      	ldr	r3, [r3, #4]
 8007dda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007dde:	d109      	bne.n	8007df4 <HAL_HRTIM_WaveformCompareConfig+0x254>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	6819      	ldr	r1, [r3, #0]
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	689a      	ldr	r2, [r3, #8]
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	01db      	lsls	r3, r3, #7
 8007dec:	440b      	add	r3, r1
 8007dee:	339c      	adds	r3, #156	; 0x9c
 8007df0:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP4 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
        }
         break;
 8007df2:	e02a      	b.n	8007e4a <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	685b      	ldr	r3, [r3, #4]
 8007df8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007dfc:	d125      	bne.n	8007e4a <HAL_HRTIM_WaveformCompareConfig+0x2aa>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	6819      	ldr	r1, [r3, #0]
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	689a      	ldr	r2, [r3, #8]
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	01db      	lsls	r3, r3, #7
 8007e0a:	440b      	add	r3, r1
 8007e0c:	33a8      	adds	r3, #168	; 0xa8
 8007e0e:	601a      	str	r2, [r3, #0]
         break;
 8007e10:	e01b      	b.n	8007e4a <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681a      	ldr	r2, [r3, #0]
 8007e16:	68bb      	ldr	r3, [r7, #8]
 8007e18:	3301      	adds	r3, #1
 8007e1a:	01db      	lsls	r3, r3, #7
 8007e1c:	4413      	add	r3, r2
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	68fa      	ldr	r2, [r7, #12]
 8007e22:	6811      	ldr	r1, [r2, #0]
 8007e24:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	3301      	adds	r3, #1
 8007e2c:	01db      	lsls	r3, r3, #7
 8007e2e:	440b      	add	r3, r1
 8007e30:	601a      	str	r2, [r3, #0]
         break;
 8007e32:	e00a      	b.n	8007e4a <HAL_HRTIM_WaveformCompareConfig+0x2aa>
      }

  default:
     {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2207      	movs	r2, #7
 8007e38:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

      break;
 8007e44:	e002      	b.n	8007e4c <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8007e46:	bf00      	nop
 8007e48:	e000      	b.n	8007e4c <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8007e4a:	bf00      	nop
     }
   }

   if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8007e52:	b2db      	uxtb	r3, r3
 8007e54:	2b07      	cmp	r3, #7
 8007e56:	d101      	bne.n	8007e5c <HAL_HRTIM_WaveformCompareConfig+0x2bc>
   {
     return HAL_ERROR;
 8007e58:	2301      	movs	r3, #1
 8007e5a:	e008      	b.n	8007e6e <HAL_HRTIM_WaveformCompareConfig+0x2ce>
   }

  }
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	2201      	movs	r2, #1
 8007e60:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	2200      	movs	r2, #0
 8007e68:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

  return HAL_OK;
 8007e6c:	2300      	movs	r3, #0
}
 8007e6e:	4618      	mov	r0, r3
 8007e70:	3714      	adds	r7, #20
 8007e72:	46bd      	mov	sp, r7
 8007e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e78:	4770      	bx	lr
 8007e7a:	bf00      	nop

08007e7c <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                     HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b085      	sub	sp, #20
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
 8007e84:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	f023 0307 	bic.w	r3, r3, #7
 8007e94:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	689b      	ldr	r3, [r3, #8]
 8007e9a:	68fa      	ldr	r2, [r7, #12]
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f023 0318 	bic.w	r3, r3, #24
 8007ea6:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	68db      	ldr	r3, [r3, #12]
 8007eac:	68fa      	ldr	r2, [r7, #12]
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	68fa      	ldr	r2, [r7, #12]
 8007eb8:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	683a      	ldr	r2, [r7, #0]
 8007ec0:	6812      	ldr	r2, [r2, #0]
 8007ec2:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	683a      	ldr	r2, [r7, #0]
 8007eca:	6852      	ldr	r2, [r2, #4]
 8007ecc:	619a      	str	r2, [r3, #24]
}
 8007ece:	bf00      	nop
 8007ed0:	3714      	adds	r7, #20
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed8:	4770      	bx	lr

08007eda <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                         uint32_t TimerIdx ,
                                         HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8007eda:	b480      	push	{r7}
 8007edc:	b087      	sub	sp, #28
 8007ede:	af00      	add	r7, sp, #0
 8007ee0:	60f8      	str	r0, [r7, #12]
 8007ee2:	60b9      	str	r1, [r7, #8]
 8007ee4:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681a      	ldr	r2, [r3, #0]
 8007eea:	68bb      	ldr	r3, [r7, #8]
 8007eec:	3301      	adds	r3, #1
 8007eee:	01db      	lsls	r3, r3, #7
 8007ef0:	4413      	add	r3, r2
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	f023 0307 	bic.w	r3, r3, #7
 8007efc:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	689b      	ldr	r3, [r3, #8]
 8007f02:	697a      	ldr	r2, [r7, #20]
 8007f04:	4313      	orrs	r3, r2
 8007f06:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8007f08:	697b      	ldr	r3, [r7, #20]
 8007f0a:	f023 0318 	bic.w	r3, r3, #24
 8007f0e:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	68db      	ldr	r3, [r3, #12]
 8007f14:	697a      	ldr	r2, [r7, #20]
 8007f16:	4313      	orrs	r3, r2
 8007f18:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681a      	ldr	r2, [r3, #0]
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	3301      	adds	r3, #1
 8007f22:	01db      	lsls	r3, r3, #7
 8007f24:	4413      	add	r3, r2
 8007f26:	697a      	ldr	r2, [r7, #20]
 8007f28:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	6819      	ldr	r1, [r3, #0]
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681a      	ldr	r2, [r3, #0]
 8007f32:	68bb      	ldr	r3, [r7, #8]
 8007f34:	01db      	lsls	r3, r3, #7
 8007f36:	440b      	add	r3, r1
 8007f38:	3394      	adds	r3, #148	; 0x94
 8007f3a:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	6819      	ldr	r1, [r3, #0]
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	685a      	ldr	r2, [r3, #4]
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	01db      	lsls	r3, r3, #7
 8007f48:	440b      	add	r3, r1
 8007f4a:	3398      	adds	r3, #152	; 0x98
 8007f4c:	601a      	str	r2, [r3, #0]
}
 8007f4e:	bf00      	nop
 8007f50:	371c      	adds	r7, #28
 8007f52:	46bd      	mov	sp, r7
 8007f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f58:	4770      	bx	lr

08007f5a <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                         HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8007f5a:	b480      	push	{r7}
 8007f5c:	b085      	sub	sp, #20
 8007f5e:	af00      	add	r7, sp, #0
 8007f60:	6078      	str	r0, [r7, #4]
 8007f62:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f8d3 33a0 	ldr.w	r3, [r3, #928]	; 0x3a0
 8007f74:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	f023 0320 	bic.w	r3, r3, #32
 8007f7c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	695b      	ldr	r3, [r3, #20]
 8007f82:	68fa      	ldr	r2, [r7, #12]
 8007f84:	4313      	orrs	r3, r2
 8007f86:	60fb      	str	r3, [r7, #12]

  /* INTLVD bits are set to 00 */
  hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007f8e:	60fb      	str	r3, [r7, #12]
  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED) || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	695b      	ldr	r3, [r3, #20]
 8007f94:	2b20      	cmp	r3, #32
 8007f96:	d003      	beq.n	8007fa0 <HRTIM_MasterWaveform_Config+0x46>
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	699b      	ldr	r3, [r3, #24]
 8007f9c:	2b02      	cmp	r3, #2
 8007f9e:	d108      	bne.n	8007fb2 <HRTIM_MasterWaveform_Config+0x58>
  {
    /* INTLVD bits set to 00 */
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007fa6:	60fb      	str	r3, [r7, #12]
    hrtim_mcr |= (HRTIM_MCR_HALF);
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	f043 0320 	orr.w	r3, r3, #32
 8007fae:	60fb      	str	r3, [r7, #12]
 8007fb0:	e021      	b.n	8007ff6 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if ( pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	699b      	ldr	r3, [r3, #24]
 8007fb6:	2b03      	cmp	r3, #3
 8007fb8:	d108      	bne.n	8007fcc <HRTIM_MasterWaveform_Config+0x72>
  {
        hrtim_mcr |= (HRTIM_MCR_INTLVD_0);
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007fc0:	60fb      	str	r3, [r7, #12]
        hrtim_mcr &= ~(HRTIM_MCR_INTLVD_1);
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007fc8:	60fb      	str	r3, [r7, #12]
 8007fca:	e014      	b.n	8007ff6 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if ( pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	699b      	ldr	r3, [r3, #24]
 8007fd0:	2b04      	cmp	r3, #4
 8007fd2:	d108      	bne.n	8007fe6 <HRTIM_MasterWaveform_Config+0x8c>
  {
        hrtim_mcr |= (HRTIM_MCR_INTLVD_1);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fda:	60fb      	str	r3, [r7, #12]
        hrtim_mcr &= ~(HRTIM_MCR_INTLVD_0);
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007fe2:	60fb      	str	r3, [r7, #12]
 8007fe4:	e007      	b.n	8007ff6 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else
  {
        hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	f023 0320 	bic.w	r3, r3, #32
 8007fec:	60fb      	str	r3, [r7, #12]
        hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007ff4:	60fb      	str	r3, [r7, #12]
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ffc:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	69db      	ldr	r3, [r3, #28]
 8008002:	68fa      	ldr	r2, [r7, #12]
 8008004:	4313      	orrs	r3, r2
 8008006:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800800e:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	6a1b      	ldr	r3, [r3, #32]
 8008014:	68fa      	ldr	r2, [r7, #12]
 8008016:	4313      	orrs	r3, r2
 8008018:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008020:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008026:	68fa      	ldr	r2, [r7, #12]
 8008028:	4313      	orrs	r3, r2
 800802a:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8008032:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008038:	68fa      	ldr	r2, [r7, #12]
 800803a:	4313      	orrs	r3, r2
 800803c:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8008044:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800804a:	009b      	lsls	r3, r3, #2
 800804c:	68fa      	ldr	r2, [r7, #12]
 800804e:	4313      	orrs	r3, r2
 8008050:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008058:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800805e:	68fa      	ldr	r2, [r7, #12]
 8008060:	4313      	orrs	r3, r2
 8008062:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800806a:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008070:	68ba      	ldr	r2, [r7, #8]
 8008072:	4313      	orrs	r3, r2
 8008074:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	68fa      	ldr	r2, [r7, #12]
 800807c:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	68ba      	ldr	r2, [r7, #8]
 8008084:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
}
 8008088:	bf00      	nop
 800808a:	3714      	adds	r7, #20
 800808c:	46bd      	mov	sp, r7
 800808e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008092:	4770      	bx	lr

08008094 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                             uint32_t TimerIdx,
                                             HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8008094:	b480      	push	{r7}
 8008096:	b08b      	sub	sp, #44	; 0x2c
 8008098:	af00      	add	r7, sp, #0
 800809a:	60f8      	str	r0, [r7, #12]
 800809c:	60b9      	str	r1, [r7, #8]
 800809e:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681a      	ldr	r2, [r3, #0]
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	3301      	adds	r3, #1
 80080a8:	01db      	lsls	r3, r3, #7
 80080aa:	4413      	add	r3, r2
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	68fa      	ldr	r2, [r7, #12]
 80080b0:	6811      	ldr	r1, [r2, #0]
 80080b2:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	3301      	adds	r3, #1
 80080ba:	01db      	lsls	r3, r3, #7
 80080bc:	440b      	add	r3, r1
 80080be:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681a      	ldr	r2, [r3, #0]
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	3301      	adds	r3, #1
 80080c8:	01db      	lsls	r3, r3, #7
 80080ca:	4413      	add	r3, r2
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681a      	ldr	r2, [r3, #0]
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	01db      	lsls	r3, r3, #7
 80080d8:	4413      	add	r3, r2
 80080da:	33e8      	adds	r3, #232	; 0xe8
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681a      	ldr	r2, [r3, #0]
 80080e4:	68bb      	ldr	r3, [r7, #8]
 80080e6:	01db      	lsls	r3, r3, #7
 80080e8:	4413      	add	r3, r2
 80080ea:	33e4      	adds	r3, #228	; 0xe4
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f8d3 33a0 	ldr.w	r3, [r3, #928]	; 0x3a0
 80080f8:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 80080fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080fc:	f023 0320 	bic.w	r3, r3, #32
 8008100:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	695b      	ldr	r3, [r3, #20]
 8008106:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008108:	4313      	orrs	r3, r2
 800810a:	627b      	str	r3, [r7, #36]	; 0x24

  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED) || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	695b      	ldr	r3, [r3, #20]
 8008110:	2b20      	cmp	r3, #32
 8008112:	d003      	beq.n	800811c <HRTIM_TimingUnitWaveform_Config+0x88>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	699b      	ldr	r3, [r3, #24]
 8008118:	2b02      	cmp	r3, #2
 800811a:	d108      	bne.n	800812e <HRTIM_TimingUnitWaveform_Config+0x9a>
  {
    /* INTLVD bits set to 00 */
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 800811c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800811e:	f423 73c0 	bic.w	r3, r3, #384	; 0x180
 8008122:	627b      	str	r3, [r7, #36]	; 0x24
    hrtim_timcr |= (HRTIM_TIMCR_HALF);
 8008124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008126:	f043 0320 	orr.w	r3, r3, #32
 800812a:	627b      	str	r3, [r7, #36]	; 0x24
 800812c:	e021      	b.n	8008172 <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if ( pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	699b      	ldr	r3, [r3, #24]
 8008132:	2b03      	cmp	r3, #3
 8008134:	d108      	bne.n	8008148 <HRTIM_TimingUnitWaveform_Config+0xb4>
  {
        hrtim_timcr |= (HRTIM_TIMCR_INTLVD_0);
 8008136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008138:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800813c:	627b      	str	r3, [r7, #36]	; 0x24
        hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_1);
 800813e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008140:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008144:	627b      	str	r3, [r7, #36]	; 0x24
 8008146:	e014      	b.n	8008172 <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if ( pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	699b      	ldr	r3, [r3, #24]
 800814c:	2b04      	cmp	r3, #4
 800814e:	d108      	bne.n	8008162 <HRTIM_TimingUnitWaveform_Config+0xce>
  {
        hrtim_timcr |= (HRTIM_TIMCR_INTLVD_1);
 8008150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008152:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008156:	627b      	str	r3, [r7, #36]	; 0x24
        hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_0);
 8008158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800815a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800815e:	627b      	str	r3, [r7, #36]	; 0x24
 8008160:	e007      	b.n	8008172 <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else
  {
        hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8008162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008164:	f023 0320 	bic.w	r3, r3, #32
 8008168:	627b      	str	r3, [r7, #36]	; 0x24
        hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 800816a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800816c:	f423 73c0 	bic.w	r3, r3, #384	; 0x180
 8008170:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 8008172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008174:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008178:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	69db      	ldr	r3, [r3, #28]
 800817e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008180:	4313      	orrs	r3, r2
 8008182:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 8008184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008186:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800818a:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6a1b      	ldr	r3, [r3, #32]
 8008190:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008192:	4313      	orrs	r3, r2
 8008194:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 8008196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008198:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800819c:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081a4:	4313      	orrs	r3, r2
 80081a6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 80081a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081aa:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 80081ae:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081b6:	4313      	orrs	r3, r2
 80081b8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 80081ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081bc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80081c0:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081c8:	4313      	orrs	r3, r2
 80081ca:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 80081cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ce:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80081d2:	627b      	str	r3, [r7, #36]	; 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80081dc:	d103      	bne.n	80081e6 <HRTIM_TimingUnitWaveform_Config+0x152>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 80081de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80081e4:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 80081e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80081ec:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081f4:	4313      	orrs	r3, r2
 80081f6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 80081f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80081fe:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008204:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008206:	4313      	orrs	r3, r2
 8008208:	627b      	str	r3, [r7, #36]	; 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 800820a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800820c:	f023 73fc 	bic.w	r3, r3, #33030144	; 0x1f80000
 8008210:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008214:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800821a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800821c:	4313      	orrs	r3, r2
 800821e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 8008220:	69bb      	ldr	r3, [r7, #24]
 8008222:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008226:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800822c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008230:	69ba      	ldr	r2, [r7, #24]
 8008232:	4313      	orrs	r3, r2
 8008234:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 8008236:	69bb      	ldr	r3, [r7, #24]
 8008238:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800823c:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008242:	69ba      	ldr	r2, [r7, #24]
 8008244:	4313      	orrs	r3, r2
 8008246:	61bb      	str	r3, [r7, #24]

    /* Enable/Disable dead time insertion at timer level */
    hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 8008248:	6a3b      	ldr	r3, [r7, #32]
 800824a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800824e:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008254:	6a3a      	ldr	r2, [r7, #32]
 8008256:	4313      	orrs	r3, r2
 8008258:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if ( ((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800825e:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 8008262:	d004      	beq.n	800826e <HRTIM_TimingUnitWaveform_Config+0x1da>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008268:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
 800826c:	d103      	bne.n	8008276 <HRTIM_TimingUnitWaveform_Config+0x1e2>
       || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008272:	2b40      	cmp	r3, #64	; 0x40
 8008274:	d108      	bne.n	8008288 <HRTIM_TimingUnitWaveform_Config+0x1f4>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT| HRTIM_OUTR_DLYPRTEN);
 8008276:	6a3b      	ldr	r3, [r7, #32]
 8008278:	f423 53f0 	bic.w	r3, r3, #7680	; 0x1e00
 800827c:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008282:	6a3a      	ldr	r2, [r7, #32]
 8008284:	4313      	orrs	r3, r2
 8008286:	623b      	str	r3, [r7, #32]
  }

  /* Set the BIAR mode : one bit for both outputs */
  hrtim_timoutr &= ~(HRTIM_OUTR_BIAR);
 8008288:	6a3b      	ldr	r3, [r7, #32]
 800828a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800828e:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= (pTimerCfg->BalancedIdleAutomaticResume);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008294:	6a3a      	ldr	r2, [r7, #32]
 8008296:	4313      	orrs	r3, r2
 8008298:	623b      	str	r3, [r7, #32]

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800829e:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	2b05      	cmp	r3, #5
 80082a4:	d850      	bhi.n	8008348 <HRTIM_TimingUnitWaveform_Config+0x2b4>
 80082a6:	a201      	add	r2, pc, #4	; (adr r2, 80082ac <HRTIM_TimingUnitWaveform_Config+0x218>)
 80082a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082ac:	080082c5 	.word	0x080082c5
 80082b0:	080082db 	.word	0x080082db
 80082b4:	080082f1 	.word	0x080082f1
 80082b8:	08008307 	.word	0x08008307
 80082bc:	0800831d 	.word	0x0800831d
 80082c0:	08008333 	.word	0x08008333
  {
  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 80082c4:	69fb      	ldr	r3, [r7, #28]
 80082c6:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80082ca:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 1U);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082d0:	005b      	lsls	r3, r3, #1
 80082d2:	69fa      	ldr	r2, [r7, #28]
 80082d4:	4313      	orrs	r3, r2
 80082d6:	61fb      	str	r3, [r7, #28]
      break;
 80082d8:	e037      	b.n	800834a <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 80082da:	69fb      	ldr	r3, [r7, #28]
 80082dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80082e0:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 2U);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082e6:	009b      	lsls	r3, r3, #2
 80082e8:	69fa      	ldr	r2, [r7, #28]
 80082ea:	4313      	orrs	r3, r2
 80082ec:	61fb      	str	r3, [r7, #28]
      break;
 80082ee:	e02c      	b.n	800834a <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 80082f0:	69fb      	ldr	r3, [r7, #28]
 80082f2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80082f6:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 3U);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082fc:	00db      	lsls	r3, r3, #3
 80082fe:	69fa      	ldr	r2, [r7, #28]
 8008300:	4313      	orrs	r3, r2
 8008302:	61fb      	str	r3, [r7, #28]
      break;
 8008304:	e021      	b.n	800834a <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 8008306:	69fb      	ldr	r3, [r7, #28]
 8008308:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800830c:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 4U);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008312:	011b      	lsls	r3, r3, #4
 8008314:	69fa      	ldr	r2, [r7, #28]
 8008316:	4313      	orrs	r3, r2
 8008318:	61fb      	str	r3, [r7, #28]
      break;
 800831a:	e016      	b.n	800834a <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 800831c:	69fb      	ldr	r3, [r7, #28]
 800831e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008322:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 5U);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008328:	015b      	lsls	r3, r3, #5
 800832a:	69fa      	ldr	r2, [r7, #28]
 800832c:	4313      	orrs	r3, r2
 800832e:	61fb      	str	r3, [r7, #28]
      break;
 8008330:	e00b      	b.n	800834a <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

  case HRTIM_TIMERINDEX_TIMER_F:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TFBM);
 8008332:	69fb      	ldr	r3, [r7, #28]
 8008334:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8008338:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 6U);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800833e:	019b      	lsls	r3, r3, #6
 8008340:	69fa      	ldr	r2, [r7, #28]
 8008342:	4313      	orrs	r3, r2
 8008344:	61fb      	str	r3, [r7, #28]
      break;
 8008346:	e000      	b.n	800834a <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

  default:
    break;
 8008348:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	681a      	ldr	r2, [r3, #0]
 800834e:	68bb      	ldr	r3, [r7, #8]
 8008350:	3301      	adds	r3, #1
 8008352:	01db      	lsls	r3, r3, #7
 8008354:	4413      	add	r3, r2
 8008356:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008358:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681a      	ldr	r2, [r3, #0]
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	01db      	lsls	r3, r3, #7
 8008362:	4413      	add	r3, r2
 8008364:	33e8      	adds	r3, #232	; 0xe8
 8008366:	69ba      	ldr	r2, [r7, #24]
 8008368:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681a      	ldr	r2, [r3, #0]
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	01db      	lsls	r3, r3, #7
 8008372:	4413      	add	r3, r2
 8008374:	33e4      	adds	r3, #228	; 0xe4
 8008376:	6a3a      	ldr	r2, [r7, #32]
 8008378:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	681a      	ldr	r2, [r3, #0]
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	01db      	lsls	r3, r3, #7
 8008382:	4413      	add	r3, r2
 8008384:	33d4      	adds	r3, #212	; 0xd4
 8008386:	697a      	ldr	r2, [r7, #20]
 8008388:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	69fa      	ldr	r2, [r7, #28]
 8008390:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
}
 8008394:	bf00      	nop
 8008396:	372c      	adds	r7, #44	; 0x2c
 8008398:	46bd      	mov	sp, r7
 800839a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839e:	4770      	bx	lr

080083a0 <HRTIM_EventConfig>:
  * @retval None
  */
static void HRTIM_EventConfig(HRTIM_HandleTypeDef * hhrtim,
                              uint32_t Event,
                              HRTIM_EventCfgTypeDef *pEventCfg)
{
 80083a0:	b480      	push	{r7}
 80083a2:	b089      	sub	sp, #36	; 0x24
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	60f8      	str	r0, [r7, #12]
 80083a8:	60b9      	str	r1, [r7, #8]
 80083aa:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_eecr1;
  uint32_t hrtim_eecr2;
  uint32_t hrtim_eecr3;

  /* Configure external event channel */
  hrtim_eecr1 = hhrtim->Instance->sCommonRegs.EECR1;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f8d3 33b0 	ldr.w	r3, [r3, #944]	; 0x3b0
 80083b4:	61fb      	str	r3, [r7, #28]
  hrtim_eecr2 = hhrtim->Instance->sCommonRegs.EECR2;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 80083be:	61bb      	str	r3, [r7, #24]
  hrtim_eecr3 = hhrtim->Instance->sCommonRegs.EECR3;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f8d3 33b8 	ldr.w	r3, [r3, #952]	; 0x3b8
 80083c8:	617b      	str	r3, [r7, #20]

  switch (Event)
 80083ca:	68bb      	ldr	r3, [r7, #8]
 80083cc:	2b0a      	cmp	r3, #10
 80083ce:	f200 8208 	bhi.w	80087e2 <HRTIM_EventConfig+0x442>
 80083d2:	a201      	add	r2, pc, #4	; (adr r2, 80083d8 <HRTIM_EventConfig+0x38>)
 80083d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083d8:	08008405 	.word	0x08008405
 80083dc:	08008425 	.word	0x08008425
 80083e0:	0800847b 	.word	0x0800847b
 80083e4:	080084d7 	.word	0x080084d7
 80083e8:	08008535 	.word	0x08008535
 80083ec:	08008593 	.word	0x08008593
 80083f0:	080085f1 	.word	0x080085f1
 80083f4:	0800864f 	.word	0x0800864f
 80083f8:	080086b3 	.word	0x080086b3
 80083fc:	08008717 	.word	0x08008717
 8008400:	0800877d 	.word	0x0800877d
  {
  case HRTIM_EVENT_NONE:
    {
      /* Update the HRTIM registers */
      hhrtim->Instance->sCommonRegs.EECR1 = 0U;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	2200      	movs	r2, #0
 800840a:	f8c3 23b0 	str.w	r2, [r3, #944]	; 0x3b0
      hhrtim->Instance->sCommonRegs.EECR2 = 0U;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	2200      	movs	r2, #0
 8008414:	f8c3 23b4 	str.w	r2, [r3, #948]	; 0x3b4
      hhrtim->Instance->sCommonRegs.EECR3 = 0U;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	2200      	movs	r2, #0
 800841e:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
      break;
 8008422:	e1df      	b.n	80087e4 <HRTIM_EventConfig+0x444>
    }

  case HRTIM_EVENT_1:
    {
      hrtim_eecr1 &= ~(HRTIM_EECR1_EE1SRC | HRTIM_EECR1_EE1POL | HRTIM_EECR1_EE1SNS | HRTIM_EECR1_EE1FAST);
 8008424:	69fb      	ldr	r3, [r7, #28]
 8008426:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800842a:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= (pEventCfg->Source & HRTIM_EECR1_EE1SRC);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	f003 0303 	and.w	r3, r3, #3
 8008434:	69fa      	ldr	r2, [r7, #28]
 8008436:	4313      	orrs	r3, r2
 8008438:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= (pEventCfg->Polarity & HRTIM_EECR1_EE1POL);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	685b      	ldr	r3, [r3, #4]
 800843e:	f003 0304 	and.w	r3, r3, #4
 8008442:	69fa      	ldr	r2, [r7, #28]
 8008444:	4313      	orrs	r3, r2
 8008446:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= (pEventCfg->Sensitivity & HRTIM_EECR1_EE1SNS);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	689b      	ldr	r3, [r3, #8]
 800844c:	f003 0318 	and.w	r3, r3, #24
 8008450:	69fa      	ldr	r2, [r7, #28]
 8008452:	4313      	orrs	r3, r2
 8008454:	61fb      	str	r3, [r7, #28]
      /* Update the HRTIM registers (all bitfields but EE1FAST bit) */
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	69fa      	ldr	r2, [r7, #28]
 800845c:	f8c3 23b0 	str.w	r2, [r3, #944]	; 0x3b0
      /* Update the HRTIM registers (EE1FAST bit) */
      hrtim_eecr1 |= (pEventCfg->FastMode  & HRTIM_EECR1_EE1FAST);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	691b      	ldr	r3, [r3, #16]
 8008464:	f003 0320 	and.w	r3, r3, #32
 8008468:	69fa      	ldr	r2, [r7, #28]
 800846a:	4313      	orrs	r3, r2
 800846c:	61fb      	str	r3, [r7, #28]
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	69fa      	ldr	r2, [r7, #28]
 8008474:	f8c3 23b0 	str.w	r2, [r3, #944]	; 0x3b0
      break;
 8008478:	e1b4      	b.n	80087e4 <HRTIM_EventConfig+0x444>
    }

  case HRTIM_EVENT_2:
    {
      hrtim_eecr1 &= ~(HRTIM_EECR1_EE2SRC | HRTIM_EECR1_EE2POL | HRTIM_EECR1_EE2SNS | HRTIM_EECR1_EE2FAST);
 800847a:	69fb      	ldr	r3, [r7, #28]
 800847c:	f423 637c 	bic.w	r3, r3, #4032	; 0xfc0
 8008480:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Source << 6U) & HRTIM_EECR1_EE2SRC);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	019b      	lsls	r3, r3, #6
 8008488:	b2db      	uxtb	r3, r3
 800848a:	69fa      	ldr	r2, [r7, #28]
 800848c:	4313      	orrs	r3, r2
 800848e:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Polarity << 6U) & HRTIM_EECR1_EE2POL);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	685b      	ldr	r3, [r3, #4]
 8008494:	019b      	lsls	r3, r3, #6
 8008496:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800849a:	69fa      	ldr	r2, [r7, #28]
 800849c:	4313      	orrs	r3, r2
 800849e:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Sensitivity << 6U) & HRTIM_EECR1_EE2SNS);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	689b      	ldr	r3, [r3, #8]
 80084a4:	019b      	lsls	r3, r3, #6
 80084a6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80084aa:	69fa      	ldr	r2, [r7, #28]
 80084ac:	4313      	orrs	r3, r2
 80084ae:	61fb      	str	r3, [r7, #28]
      /* Update the HRTIM registers (all bitfields but EE2FAST bit) */
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	69fa      	ldr	r2, [r7, #28]
 80084b6:	f8c3 23b0 	str.w	r2, [r3, #944]	; 0x3b0
      /* Update the HRTIM registers (EE2FAST bit) */
      hrtim_eecr1 |= ((pEventCfg->FastMode << 6U) & HRTIM_EECR1_EE2FAST);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	691b      	ldr	r3, [r3, #16]
 80084be:	019b      	lsls	r3, r3, #6
 80084c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80084c4:	69fa      	ldr	r2, [r7, #28]
 80084c6:	4313      	orrs	r3, r2
 80084c8:	61fb      	str	r3, [r7, #28]
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	69fa      	ldr	r2, [r7, #28]
 80084d0:	f8c3 23b0 	str.w	r2, [r3, #944]	; 0x3b0
      break;
 80084d4:	e186      	b.n	80087e4 <HRTIM_EventConfig+0x444>
    }

  case HRTIM_EVENT_3:
    {
      hrtim_eecr1 &= ~(HRTIM_EECR1_EE3SRC | HRTIM_EECR1_EE3POL | HRTIM_EECR1_EE3SNS | HRTIM_EECR1_EE3FAST);
 80084d6:	69fb      	ldr	r3, [r7, #28]
 80084d8:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80084dc:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Source << 12U) & HRTIM_EECR1_EE3SRC);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	031b      	lsls	r3, r3, #12
 80084e4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80084e8:	69fa      	ldr	r2, [r7, #28]
 80084ea:	4313      	orrs	r3, r2
 80084ec:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Polarity << 12U) & HRTIM_EECR1_EE3POL);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	685b      	ldr	r3, [r3, #4]
 80084f2:	031b      	lsls	r3, r3, #12
 80084f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80084f8:	69fa      	ldr	r2, [r7, #28]
 80084fa:	4313      	orrs	r3, r2
 80084fc:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Sensitivity << 12U) & HRTIM_EECR1_EE3SNS);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	689b      	ldr	r3, [r3, #8]
 8008502:	031b      	lsls	r3, r3, #12
 8008504:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8008508:	69fa      	ldr	r2, [r7, #28]
 800850a:	4313      	orrs	r3, r2
 800850c:	61fb      	str	r3, [r7, #28]
      /* Update the HRTIM registers (all bitfields but EE3FAST bit) */
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	69fa      	ldr	r2, [r7, #28]
 8008514:	f8c3 23b0 	str.w	r2, [r3, #944]	; 0x3b0
      /* Update the HRTIM registers (EE3FAST bit) */
      hrtim_eecr1 |= ((pEventCfg->FastMode << 12U) & HRTIM_EECR1_EE3FAST);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	691b      	ldr	r3, [r3, #16]
 800851c:	031b      	lsls	r3, r3, #12
 800851e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008522:	69fa      	ldr	r2, [r7, #28]
 8008524:	4313      	orrs	r3, r2
 8008526:	61fb      	str	r3, [r7, #28]
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	69fa      	ldr	r2, [r7, #28]
 800852e:	f8c3 23b0 	str.w	r2, [r3, #944]	; 0x3b0
      break;
 8008532:	e157      	b.n	80087e4 <HRTIM_EventConfig+0x444>
    }

  case HRTIM_EVENT_4:
    {
      hrtim_eecr1 &= ~(HRTIM_EECR1_EE4SRC | HRTIM_EECR1_EE4POL | HRTIM_EECR1_EE4SNS | HRTIM_EECR1_EE4FAST);
 8008534:	69fb      	ldr	r3, [r7, #28]
 8008536:	f423 037c 	bic.w	r3, r3, #16515072	; 0xfc0000
 800853a:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Source << 18U) & HRTIM_EECR1_EE4SRC);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	049b      	lsls	r3, r3, #18
 8008542:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8008546:	69fa      	ldr	r2, [r7, #28]
 8008548:	4313      	orrs	r3, r2
 800854a:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Polarity << 18U) & HRTIM_EECR1_EE4POL);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	685b      	ldr	r3, [r3, #4]
 8008550:	049b      	lsls	r3, r3, #18
 8008552:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008556:	69fa      	ldr	r2, [r7, #28]
 8008558:	4313      	orrs	r3, r2
 800855a:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Sensitivity << 18U) & HRTIM_EECR1_EE4SNS);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	689b      	ldr	r3, [r3, #8]
 8008560:	049b      	lsls	r3, r3, #18
 8008562:	f403 03c0 	and.w	r3, r3, #6291456	; 0x600000
 8008566:	69fa      	ldr	r2, [r7, #28]
 8008568:	4313      	orrs	r3, r2
 800856a:	61fb      	str	r3, [r7, #28]
      /* Update the HRTIM registers (all bitfields but EE4FAST bit) */
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	69fa      	ldr	r2, [r7, #28]
 8008572:	f8c3 23b0 	str.w	r2, [r3, #944]	; 0x3b0
      /* Update the HRTIM registers (EE4FAST bit) */
      hrtim_eecr1 |= ((pEventCfg->FastMode << 18U) & HRTIM_EECR1_EE4FAST);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	691b      	ldr	r3, [r3, #16]
 800857a:	049b      	lsls	r3, r3, #18
 800857c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008580:	69fa      	ldr	r2, [r7, #28]
 8008582:	4313      	orrs	r3, r2
 8008584:	61fb      	str	r3, [r7, #28]
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	69fa      	ldr	r2, [r7, #28]
 800858c:	f8c3 23b0 	str.w	r2, [r3, #944]	; 0x3b0
      break;
 8008590:	e128      	b.n	80087e4 <HRTIM_EventConfig+0x444>
    }

  case HRTIM_EVENT_5:
    {
      hrtim_eecr1 &= ~(HRTIM_EECR1_EE5SRC | HRTIM_EECR1_EE5POL | HRTIM_EECR1_EE5SNS | HRTIM_EECR1_EE5FAST);
 8008592:	69fb      	ldr	r3, [r7, #28]
 8008594:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8008598:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Source << 24U) & HRTIM_EECR1_EE5SRC);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	061b      	lsls	r3, r3, #24
 80085a0:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 80085a4:	69fa      	ldr	r2, [r7, #28]
 80085a6:	4313      	orrs	r3, r2
 80085a8:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Polarity << 24U) & HRTIM_EECR1_EE5POL);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	685b      	ldr	r3, [r3, #4]
 80085ae:	061b      	lsls	r3, r3, #24
 80085b0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80085b4:	69fa      	ldr	r2, [r7, #28]
 80085b6:	4313      	orrs	r3, r2
 80085b8:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Sensitivity << 24U) & HRTIM_EECR1_EE5SNS);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	689b      	ldr	r3, [r3, #8]
 80085be:	061b      	lsls	r3, r3, #24
 80085c0:	f003 53c0 	and.w	r3, r3, #402653184	; 0x18000000
 80085c4:	69fa      	ldr	r2, [r7, #28]
 80085c6:	4313      	orrs	r3, r2
 80085c8:	61fb      	str	r3, [r7, #28]
      /* Update the HRTIM registers (all bitfields but EE5FAST bit) */
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	69fa      	ldr	r2, [r7, #28]
 80085d0:	f8c3 23b0 	str.w	r2, [r3, #944]	; 0x3b0
      /* Update the HRTIM registers (EE5FAST bit) */
      hrtim_eecr1 |= ((pEventCfg->FastMode << 24U) & HRTIM_EECR1_EE5FAST);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	691b      	ldr	r3, [r3, #16]
 80085d8:	061b      	lsls	r3, r3, #24
 80085da:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80085de:	69fa      	ldr	r2, [r7, #28]
 80085e0:	4313      	orrs	r3, r2
 80085e2:	61fb      	str	r3, [r7, #28]
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	69fa      	ldr	r2, [r7, #28]
 80085ea:	f8c3 23b0 	str.w	r2, [r3, #944]	; 0x3b0
      break;
 80085ee:	e0f9      	b.n	80087e4 <HRTIM_EventConfig+0x444>
    }

  case HRTIM_EVENT_6:
    {
      hrtim_eecr2 &= ~(HRTIM_EECR2_EE6SRC | HRTIM_EECR2_EE6POL | HRTIM_EECR2_EE6SNS);
 80085f0:	69bb      	ldr	r3, [r7, #24]
 80085f2:	f023 031f 	bic.w	r3, r3, #31
 80085f6:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= (pEventCfg->Source & HRTIM_EECR2_EE6SRC);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f003 0303 	and.w	r3, r3, #3
 8008600:	69ba      	ldr	r2, [r7, #24]
 8008602:	4313      	orrs	r3, r2
 8008604:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= (pEventCfg->Polarity & HRTIM_EECR2_EE6POL);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	685b      	ldr	r3, [r3, #4]
 800860a:	f003 0304 	and.w	r3, r3, #4
 800860e:	69ba      	ldr	r2, [r7, #24]
 8008610:	4313      	orrs	r3, r2
 8008612:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= (pEventCfg->Sensitivity & HRTIM_EECR2_EE6SNS);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	689b      	ldr	r3, [r3, #8]
 8008618:	f003 0318 	and.w	r3, r3, #24
 800861c:	69ba      	ldr	r2, [r7, #24]
 800861e:	4313      	orrs	r3, r2
 8008620:	61bb      	str	r3, [r7, #24]
      hrtim_eecr3 &= ~(HRTIM_EECR3_EE6F);
 8008622:	697b      	ldr	r3, [r7, #20]
 8008624:	f023 030f 	bic.w	r3, r3, #15
 8008628:	617b      	str	r3, [r7, #20]
      hrtim_eecr3 |= (pEventCfg->Filter & HRTIM_EECR3_EE6F);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	68db      	ldr	r3, [r3, #12]
 800862e:	f003 030f 	and.w	r3, r3, #15
 8008632:	697a      	ldr	r2, [r7, #20]
 8008634:	4313      	orrs	r3, r2
 8008636:	617b      	str	r3, [r7, #20]
      /* Update the HRTIM registers */
      hhrtim->Instance->sCommonRegs.EECR2 = hrtim_eecr2;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	69ba      	ldr	r2, [r7, #24]
 800863e:	f8c3 23b4 	str.w	r2, [r3, #948]	; 0x3b4
      hhrtim->Instance->sCommonRegs.EECR3 = hrtim_eecr3;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	697a      	ldr	r2, [r7, #20]
 8008648:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
      break;
 800864c:	e0ca      	b.n	80087e4 <HRTIM_EventConfig+0x444>
    }

  case HRTIM_EVENT_7:
    {
      hrtim_eecr2 &= ~(HRTIM_EECR2_EE7SRC | HRTIM_EECR2_EE7POL | HRTIM_EECR2_EE7SNS);
 800864e:	69bb      	ldr	r3, [r7, #24]
 8008650:	f423 63f8 	bic.w	r3, r3, #1984	; 0x7c0
 8008654:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Source << 6U) & HRTIM_EECR2_EE7SRC);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	019b      	lsls	r3, r3, #6
 800865c:	b2db      	uxtb	r3, r3
 800865e:	69ba      	ldr	r2, [r7, #24]
 8008660:	4313      	orrs	r3, r2
 8008662:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Polarity << 6U) & HRTIM_EECR2_EE7POL);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	685b      	ldr	r3, [r3, #4]
 8008668:	019b      	lsls	r3, r3, #6
 800866a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800866e:	69ba      	ldr	r2, [r7, #24]
 8008670:	4313      	orrs	r3, r2
 8008672:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Sensitivity << 6U) & HRTIM_EECR2_EE7SNS);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	689b      	ldr	r3, [r3, #8]
 8008678:	019b      	lsls	r3, r3, #6
 800867a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800867e:	69ba      	ldr	r2, [r7, #24]
 8008680:	4313      	orrs	r3, r2
 8008682:	61bb      	str	r3, [r7, #24]
      hrtim_eecr3 &= ~(HRTIM_EECR3_EE7F);
 8008684:	697b      	ldr	r3, [r7, #20]
 8008686:	f423 7370 	bic.w	r3, r3, #960	; 0x3c0
 800868a:	617b      	str	r3, [r7, #20]
      hrtim_eecr3 |= ((pEventCfg->Filter << 6U) & HRTIM_EECR3_EE7F);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	68db      	ldr	r3, [r3, #12]
 8008690:	019b      	lsls	r3, r3, #6
 8008692:	f403 7370 	and.w	r3, r3, #960	; 0x3c0
 8008696:	697a      	ldr	r2, [r7, #20]
 8008698:	4313      	orrs	r3, r2
 800869a:	617b      	str	r3, [r7, #20]
      /* Update the HRTIM registers */
      hhrtim->Instance->sCommonRegs.EECR2 = hrtim_eecr2;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	69ba      	ldr	r2, [r7, #24]
 80086a2:	f8c3 23b4 	str.w	r2, [r3, #948]	; 0x3b4
      hhrtim->Instance->sCommonRegs.EECR3 = hrtim_eecr3;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	697a      	ldr	r2, [r7, #20]
 80086ac:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
      break;
 80086b0:	e098      	b.n	80087e4 <HRTIM_EventConfig+0x444>
    }

  case HRTIM_EVENT_8:
    {
      hrtim_eecr2 &= ~(HRTIM_EECR2_EE8SRC | HRTIM_EECR2_EE8POL | HRTIM_EECR2_EE8SNS);
 80086b2:	69bb      	ldr	r3, [r7, #24]
 80086b4:	f423 33f8 	bic.w	r3, r3, #126976	; 0x1f000
 80086b8:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Source << 12U) & HRTIM_EECR2_EE8SRC);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	031b      	lsls	r3, r3, #12
 80086c0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80086c4:	69ba      	ldr	r2, [r7, #24]
 80086c6:	4313      	orrs	r3, r2
 80086c8:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Polarity << 12U) & HRTIM_EECR2_EE8POL);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	031b      	lsls	r3, r3, #12
 80086d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80086d4:	69ba      	ldr	r2, [r7, #24]
 80086d6:	4313      	orrs	r3, r2
 80086d8:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Sensitivity << 12U) & HRTIM_EECR2_EE8SNS);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	689b      	ldr	r3, [r3, #8]
 80086de:	031b      	lsls	r3, r3, #12
 80086e0:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80086e4:	69ba      	ldr	r2, [r7, #24]
 80086e6:	4313      	orrs	r3, r2
 80086e8:	61bb      	str	r3, [r7, #24]
      hrtim_eecr3 &= ~(HRTIM_EECR3_EE8F);
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80086f0:	617b      	str	r3, [r7, #20]
      hrtim_eecr3 |= ((pEventCfg->Filter << 12U) & HRTIM_EECR3_EE8F );
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	68db      	ldr	r3, [r3, #12]
 80086f6:	031b      	lsls	r3, r3, #12
 80086f8:	b29b      	uxth	r3, r3
 80086fa:	697a      	ldr	r2, [r7, #20]
 80086fc:	4313      	orrs	r3, r2
 80086fe:	617b      	str	r3, [r7, #20]
      /* Update the HRTIM registers */
      hhrtim->Instance->sCommonRegs.EECR2 = hrtim_eecr2;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	69ba      	ldr	r2, [r7, #24]
 8008706:	f8c3 23b4 	str.w	r2, [r3, #948]	; 0x3b4
      hhrtim->Instance->sCommonRegs.EECR3 = hrtim_eecr3;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	697a      	ldr	r2, [r7, #20]
 8008710:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
      break;
 8008714:	e066      	b.n	80087e4 <HRTIM_EventConfig+0x444>
    }

  case HRTIM_EVENT_9:
    {
      hrtim_eecr2 &= ~(HRTIM_EECR2_EE9SRC | HRTIM_EECR2_EE9POL | HRTIM_EECR2_EE9SNS);
 8008716:	69bb      	ldr	r3, [r7, #24]
 8008718:	f423 03f8 	bic.w	r3, r3, #8126464	; 0x7c0000
 800871c:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Source << 18U) & HRTIM_EECR2_EE9SRC);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	049b      	lsls	r3, r3, #18
 8008724:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8008728:	69ba      	ldr	r2, [r7, #24]
 800872a:	4313      	orrs	r3, r2
 800872c:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Polarity << 18U) & HRTIM_EECR2_EE9POL);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	685b      	ldr	r3, [r3, #4]
 8008732:	049b      	lsls	r3, r3, #18
 8008734:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008738:	69ba      	ldr	r2, [r7, #24]
 800873a:	4313      	orrs	r3, r2
 800873c:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Sensitivity << 18U) & HRTIM_EECR2_EE9SNS);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	689b      	ldr	r3, [r3, #8]
 8008742:	049b      	lsls	r3, r3, #18
 8008744:	f403 03c0 	and.w	r3, r3, #6291456	; 0x600000
 8008748:	69ba      	ldr	r2, [r7, #24]
 800874a:	4313      	orrs	r3, r2
 800874c:	61bb      	str	r3, [r7, #24]
      hrtim_eecr3 &= ~(HRTIM_EECR3_EE9F);
 800874e:	697b      	ldr	r3, [r7, #20]
 8008750:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
 8008754:	617b      	str	r3, [r7, #20]
      hrtim_eecr3 |= ((pEventCfg->Filter << 18U) & HRTIM_EECR3_EE9F);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	68db      	ldr	r3, [r3, #12]
 800875a:	049b      	lsls	r3, r3, #18
 800875c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8008760:	697a      	ldr	r2, [r7, #20]
 8008762:	4313      	orrs	r3, r2
 8008764:	617b      	str	r3, [r7, #20]
      /* Update the HRTIM registers */
      hhrtim->Instance->sCommonRegs.EECR2 = hrtim_eecr2;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	69ba      	ldr	r2, [r7, #24]
 800876c:	f8c3 23b4 	str.w	r2, [r3, #948]	; 0x3b4
      hhrtim->Instance->sCommonRegs.EECR3 = hrtim_eecr3;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	697a      	ldr	r2, [r7, #20]
 8008776:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
      break;
 800877a:	e033      	b.n	80087e4 <HRTIM_EventConfig+0x444>
    }

  case HRTIM_EVENT_10:
    {
      hrtim_eecr2 &= ~(HRTIM_EECR2_EE10SRC | HRTIM_EECR2_EE10POL | HRTIM_EECR2_EE10SNS);
 800877c:	69bb      	ldr	r3, [r7, #24]
 800877e:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8008782:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Source << 24U) & HRTIM_EECR2_EE10SRC);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	061b      	lsls	r3, r3, #24
 800878a:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 800878e:	69ba      	ldr	r2, [r7, #24]
 8008790:	4313      	orrs	r3, r2
 8008792:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Polarity << 24U) & HRTIM_EECR2_EE10POL);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	685b      	ldr	r3, [r3, #4]
 8008798:	061b      	lsls	r3, r3, #24
 800879a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800879e:	69ba      	ldr	r2, [r7, #24]
 80087a0:	4313      	orrs	r3, r2
 80087a2:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Sensitivity << 24U) & HRTIM_EECR2_EE10SNS);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	689b      	ldr	r3, [r3, #8]
 80087a8:	061b      	lsls	r3, r3, #24
 80087aa:	f003 53c0 	and.w	r3, r3, #402653184	; 0x18000000
 80087ae:	69ba      	ldr	r2, [r7, #24]
 80087b0:	4313      	orrs	r3, r2
 80087b2:	61bb      	str	r3, [r7, #24]
      hrtim_eecr3 &= ~(HRTIM_EECR3_EE10F);
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80087ba:	617b      	str	r3, [r7, #20]
      hrtim_eecr3 |= ((pEventCfg->Filter << 24U) & HRTIM_EECR3_EE10F);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	68db      	ldr	r3, [r3, #12]
 80087c0:	061b      	lsls	r3, r3, #24
 80087c2:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80087c6:	697a      	ldr	r2, [r7, #20]
 80087c8:	4313      	orrs	r3, r2
 80087ca:	617b      	str	r3, [r7, #20]
      /* Update the HRTIM registers */
      hhrtim->Instance->sCommonRegs.EECR2 = hrtim_eecr2;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	69ba      	ldr	r2, [r7, #24]
 80087d2:	f8c3 23b4 	str.w	r2, [r3, #948]	; 0x3b4
      hhrtim->Instance->sCommonRegs.EECR3 = hrtim_eecr3;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	697a      	ldr	r2, [r7, #20]
 80087dc:	f8c3 23b8 	str.w	r2, [r3, #952]	; 0x3b8
      break;
 80087e0:	e000      	b.n	80087e4 <HRTIM_EventConfig+0x444>
    }

  default:
    break;
 80087e2:	bf00      	nop
  }
}
 80087e4:	bf00      	nop
 80087e6:	3724      	adds	r7, #36	; 0x24
 80087e8:	46bd      	mov	sp, r7
 80087ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ee:	4770      	bx	lr

080087f0 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef * hhrtim,
                                       uint32_t TimerIdx)
{
 80087f0:	b480      	push	{r7}
 80087f2:	b083      	sub	sp, #12
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
 80087f8:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	2b06      	cmp	r3, #6
 80087fe:	d85e      	bhi.n	80088be <HRTIM_ForceRegistersUpdate+0xce>
 8008800:	a201      	add	r2, pc, #4	; (adr r2, 8008808 <HRTIM_ForceRegistersUpdate+0x18>)
 8008802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008806:	bf00      	nop
 8008808:	0800883b 	.word	0x0800883b
 800880c:	08008851 	.word	0x08008851
 8008810:	08008867 	.word	0x08008867
 8008814:	0800887d 	.word	0x0800887d
 8008818:	08008893 	.word	0x08008893
 800881c:	080088a9 	.word	0x080088a9
 8008820:	08008825 	.word	0x08008825
  {
  case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f042 0201 	orr.w	r2, r2, #1
 8008834:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8008838:	e042      	b.n	80088c0 <HRTIM_ForceRegistersUpdate+0xd0>
    }

  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f042 0202 	orr.w	r2, r2, #2
 800884a:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 800884e:	e037      	b.n	80088c0 <HRTIM_ForceRegistersUpdate+0xd0>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f042 0204 	orr.w	r2, r2, #4
 8008860:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8008864:	e02c      	b.n	80088c0 <HRTIM_ForceRegistersUpdate+0xd0>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f042 0208 	orr.w	r2, r2, #8
 8008876:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 800887a:	e021      	b.n	80088c0 <HRTIM_ForceRegistersUpdate+0xd0>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f042 0210 	orr.w	r2, r2, #16
 800888c:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8008890:	e016      	b.n	80088c0 <HRTIM_ForceRegistersUpdate+0xd0>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f042 0220 	orr.w	r2, r2, #32
 80088a2:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 80088a6:	e00b      	b.n	80088c0 <HRTIM_ForceRegistersUpdate+0xd0>
    }

  case HRTIM_TIMERINDEX_TIMER_F:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TFSWU;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80088b8:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 80088bc:	e000      	b.n	80088c0 <HRTIM_ForceRegistersUpdate+0xd0>
    }

  default:
    break;
 80088be:	bf00      	nop
  }
}
 80088c0:	bf00      	nop
 80088c2:	370c      	adds	r7, #12
 80088c4:	46bd      	mov	sp, r7
 80088c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ca:	4770      	bx	lr

080088cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80088cc:	b480      	push	{r7}
 80088ce:	b085      	sub	sp, #20
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d141      	bne.n	800895e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80088da:	4b4b      	ldr	r3, [pc, #300]	; (8008a08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80088e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80088e6:	d131      	bne.n	800894c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80088e8:	4b47      	ldr	r3, [pc, #284]	; (8008a08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80088ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80088ee:	4a46      	ldr	r2, [pc, #280]	; (8008a08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80088f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80088f4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80088f8:	4b43      	ldr	r3, [pc, #268]	; (8008a08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008900:	4a41      	ldr	r2, [pc, #260]	; (8008a08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008902:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008906:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008908:	4b40      	ldr	r3, [pc, #256]	; (8008a0c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	2232      	movs	r2, #50	; 0x32
 800890e:	fb02 f303 	mul.w	r3, r2, r3
 8008912:	4a3f      	ldr	r2, [pc, #252]	; (8008a10 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008914:	fba2 2303 	umull	r2, r3, r2, r3
 8008918:	0c9b      	lsrs	r3, r3, #18
 800891a:	3301      	adds	r3, #1
 800891c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800891e:	e002      	b.n	8008926 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	3b01      	subs	r3, #1
 8008924:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008926:	4b38      	ldr	r3, [pc, #224]	; (8008a08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008928:	695b      	ldr	r3, [r3, #20]
 800892a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800892e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008932:	d102      	bne.n	800893a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d1f2      	bne.n	8008920 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800893a:	4b33      	ldr	r3, [pc, #204]	; (8008a08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800893c:	695b      	ldr	r3, [r3, #20]
 800893e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008942:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008946:	d158      	bne.n	80089fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008948:	2303      	movs	r3, #3
 800894a:	e057      	b.n	80089fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800894c:	4b2e      	ldr	r3, [pc, #184]	; (8008a08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800894e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008952:	4a2d      	ldr	r2, [pc, #180]	; (8008a08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008954:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008958:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800895c:	e04d      	b.n	80089fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008964:	d141      	bne.n	80089ea <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008966:	4b28      	ldr	r3, [pc, #160]	; (8008a08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800896e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008972:	d131      	bne.n	80089d8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008974:	4b24      	ldr	r3, [pc, #144]	; (8008a08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008976:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800897a:	4a23      	ldr	r2, [pc, #140]	; (8008a08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800897c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008980:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008984:	4b20      	ldr	r3, [pc, #128]	; (8008a08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800898c:	4a1e      	ldr	r2, [pc, #120]	; (8008a08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800898e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008992:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008994:	4b1d      	ldr	r3, [pc, #116]	; (8008a0c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	2232      	movs	r2, #50	; 0x32
 800899a:	fb02 f303 	mul.w	r3, r2, r3
 800899e:	4a1c      	ldr	r2, [pc, #112]	; (8008a10 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80089a0:	fba2 2303 	umull	r2, r3, r2, r3
 80089a4:	0c9b      	lsrs	r3, r3, #18
 80089a6:	3301      	adds	r3, #1
 80089a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80089aa:	e002      	b.n	80089b2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	3b01      	subs	r3, #1
 80089b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80089b2:	4b15      	ldr	r3, [pc, #84]	; (8008a08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089b4:	695b      	ldr	r3, [r3, #20]
 80089b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80089ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80089be:	d102      	bne.n	80089c6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d1f2      	bne.n	80089ac <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80089c6:	4b10      	ldr	r3, [pc, #64]	; (8008a08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089c8:	695b      	ldr	r3, [r3, #20]
 80089ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80089ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80089d2:	d112      	bne.n	80089fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80089d4:	2303      	movs	r3, #3
 80089d6:	e011      	b.n	80089fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80089d8:	4b0b      	ldr	r3, [pc, #44]	; (8008a08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80089de:	4a0a      	ldr	r2, [pc, #40]	; (8008a08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80089e4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80089e8:	e007      	b.n	80089fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80089ea:	4b07      	ldr	r3, [pc, #28]	; (8008a08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80089f2:	4a05      	ldr	r2, [pc, #20]	; (8008a08 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80089f4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80089f8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80089fa:	2300      	movs	r3, #0
}
 80089fc:	4618      	mov	r0, r3
 80089fe:	3714      	adds	r7, #20
 8008a00:	46bd      	mov	sp, r7
 8008a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a06:	4770      	bx	lr
 8008a08:	40007000 	.word	0x40007000
 8008a0c:	20000030 	.word	0x20000030
 8008a10:	431bde83 	.word	0x431bde83

08008a14 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008a14:	b480      	push	{r7}
 8008a16:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008a18:	4b05      	ldr	r3, [pc, #20]	; (8008a30 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008a1a:	689b      	ldr	r3, [r3, #8]
 8008a1c:	4a04      	ldr	r2, [pc, #16]	; (8008a30 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008a1e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008a22:	6093      	str	r3, [r2, #8]
}
 8008a24:	bf00      	nop
 8008a26:	46bd      	mov	sp, r7
 8008a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2c:	4770      	bx	lr
 8008a2e:	bf00      	nop
 8008a30:	40007000 	.word	0x40007000

08008a34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b088      	sub	sp, #32
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d101      	bne.n	8008a46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008a42:	2301      	movs	r3, #1
 8008a44:	e306      	b.n	8009054 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	f003 0301 	and.w	r3, r3, #1
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d075      	beq.n	8008b3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008a52:	4b97      	ldr	r3, [pc, #604]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008a54:	689b      	ldr	r3, [r3, #8]
 8008a56:	f003 030c 	and.w	r3, r3, #12
 8008a5a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008a5c:	4b94      	ldr	r3, [pc, #592]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008a5e:	68db      	ldr	r3, [r3, #12]
 8008a60:	f003 0303 	and.w	r3, r3, #3
 8008a64:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008a66:	69bb      	ldr	r3, [r7, #24]
 8008a68:	2b0c      	cmp	r3, #12
 8008a6a:	d102      	bne.n	8008a72 <HAL_RCC_OscConfig+0x3e>
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	2b03      	cmp	r3, #3
 8008a70:	d002      	beq.n	8008a78 <HAL_RCC_OscConfig+0x44>
 8008a72:	69bb      	ldr	r3, [r7, #24]
 8008a74:	2b08      	cmp	r3, #8
 8008a76:	d10b      	bne.n	8008a90 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008a78:	4b8d      	ldr	r3, [pc, #564]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d05b      	beq.n	8008b3c <HAL_RCC_OscConfig+0x108>
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	685b      	ldr	r3, [r3, #4]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d157      	bne.n	8008b3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008a8c:	2301      	movs	r3, #1
 8008a8e:	e2e1      	b.n	8009054 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	685b      	ldr	r3, [r3, #4]
 8008a94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a98:	d106      	bne.n	8008aa8 <HAL_RCC_OscConfig+0x74>
 8008a9a:	4b85      	ldr	r3, [pc, #532]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	4a84      	ldr	r2, [pc, #528]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008aa0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008aa4:	6013      	str	r3, [r2, #0]
 8008aa6:	e01d      	b.n	8008ae4 <HAL_RCC_OscConfig+0xb0>
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	685b      	ldr	r3, [r3, #4]
 8008aac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008ab0:	d10c      	bne.n	8008acc <HAL_RCC_OscConfig+0x98>
 8008ab2:	4b7f      	ldr	r3, [pc, #508]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	4a7e      	ldr	r2, [pc, #504]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008ab8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008abc:	6013      	str	r3, [r2, #0]
 8008abe:	4b7c      	ldr	r3, [pc, #496]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4a7b      	ldr	r2, [pc, #492]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008ac4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008ac8:	6013      	str	r3, [r2, #0]
 8008aca:	e00b      	b.n	8008ae4 <HAL_RCC_OscConfig+0xb0>
 8008acc:	4b78      	ldr	r3, [pc, #480]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	4a77      	ldr	r2, [pc, #476]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008ad2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008ad6:	6013      	str	r3, [r2, #0]
 8008ad8:	4b75      	ldr	r3, [pc, #468]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	4a74      	ldr	r2, [pc, #464]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008ade:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008ae2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	685b      	ldr	r3, [r3, #4]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d013      	beq.n	8008b14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008aec:	f7fb fc96 	bl	800441c <HAL_GetTick>
 8008af0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008af2:	e008      	b.n	8008b06 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008af4:	f7fb fc92 	bl	800441c <HAL_GetTick>
 8008af8:	4602      	mov	r2, r0
 8008afa:	693b      	ldr	r3, [r7, #16]
 8008afc:	1ad3      	subs	r3, r2, r3
 8008afe:	2b64      	cmp	r3, #100	; 0x64
 8008b00:	d901      	bls.n	8008b06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008b02:	2303      	movs	r3, #3
 8008b04:	e2a6      	b.n	8009054 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008b06:	4b6a      	ldr	r3, [pc, #424]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d0f0      	beq.n	8008af4 <HAL_RCC_OscConfig+0xc0>
 8008b12:	e014      	b.n	8008b3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b14:	f7fb fc82 	bl	800441c <HAL_GetTick>
 8008b18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008b1a:	e008      	b.n	8008b2e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008b1c:	f7fb fc7e 	bl	800441c <HAL_GetTick>
 8008b20:	4602      	mov	r2, r0
 8008b22:	693b      	ldr	r3, [r7, #16]
 8008b24:	1ad3      	subs	r3, r2, r3
 8008b26:	2b64      	cmp	r3, #100	; 0x64
 8008b28:	d901      	bls.n	8008b2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008b2a:	2303      	movs	r3, #3
 8008b2c:	e292      	b.n	8009054 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008b2e:	4b60      	ldr	r3, [pc, #384]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d1f0      	bne.n	8008b1c <HAL_RCC_OscConfig+0xe8>
 8008b3a:	e000      	b.n	8008b3e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008b3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f003 0302 	and.w	r3, r3, #2
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d075      	beq.n	8008c36 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008b4a:	4b59      	ldr	r3, [pc, #356]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008b4c:	689b      	ldr	r3, [r3, #8]
 8008b4e:	f003 030c 	and.w	r3, r3, #12
 8008b52:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008b54:	4b56      	ldr	r3, [pc, #344]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008b56:	68db      	ldr	r3, [r3, #12]
 8008b58:	f003 0303 	and.w	r3, r3, #3
 8008b5c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8008b5e:	69bb      	ldr	r3, [r7, #24]
 8008b60:	2b0c      	cmp	r3, #12
 8008b62:	d102      	bne.n	8008b6a <HAL_RCC_OscConfig+0x136>
 8008b64:	697b      	ldr	r3, [r7, #20]
 8008b66:	2b02      	cmp	r3, #2
 8008b68:	d002      	beq.n	8008b70 <HAL_RCC_OscConfig+0x13c>
 8008b6a:	69bb      	ldr	r3, [r7, #24]
 8008b6c:	2b04      	cmp	r3, #4
 8008b6e:	d11f      	bne.n	8008bb0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008b70:	4b4f      	ldr	r3, [pc, #316]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d005      	beq.n	8008b88 <HAL_RCC_OscConfig+0x154>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	68db      	ldr	r3, [r3, #12]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d101      	bne.n	8008b88 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8008b84:	2301      	movs	r3, #1
 8008b86:	e265      	b.n	8009054 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008b88:	4b49      	ldr	r3, [pc, #292]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008b8a:	685b      	ldr	r3, [r3, #4]
 8008b8c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	691b      	ldr	r3, [r3, #16]
 8008b94:	061b      	lsls	r3, r3, #24
 8008b96:	4946      	ldr	r1, [pc, #280]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008b98:	4313      	orrs	r3, r2
 8008b9a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008b9c:	4b45      	ldr	r3, [pc, #276]	; (8008cb4 <HAL_RCC_OscConfig+0x280>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	f7fb fbef 	bl	8004384 <HAL_InitTick>
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d043      	beq.n	8008c34 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8008bac:	2301      	movs	r3, #1
 8008bae:	e251      	b.n	8009054 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	68db      	ldr	r3, [r3, #12]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d023      	beq.n	8008c00 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008bb8:	4b3d      	ldr	r3, [pc, #244]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	4a3c      	ldr	r2, [pc, #240]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008bbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008bc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008bc4:	f7fb fc2a 	bl	800441c <HAL_GetTick>
 8008bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008bca:	e008      	b.n	8008bde <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008bcc:	f7fb fc26 	bl	800441c <HAL_GetTick>
 8008bd0:	4602      	mov	r2, r0
 8008bd2:	693b      	ldr	r3, [r7, #16]
 8008bd4:	1ad3      	subs	r3, r2, r3
 8008bd6:	2b02      	cmp	r3, #2
 8008bd8:	d901      	bls.n	8008bde <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008bda:	2303      	movs	r3, #3
 8008bdc:	e23a      	b.n	8009054 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008bde:	4b34      	ldr	r3, [pc, #208]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d0f0      	beq.n	8008bcc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008bea:	4b31      	ldr	r3, [pc, #196]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008bec:	685b      	ldr	r3, [r3, #4]
 8008bee:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	691b      	ldr	r3, [r3, #16]
 8008bf6:	061b      	lsls	r3, r3, #24
 8008bf8:	492d      	ldr	r1, [pc, #180]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008bfa:	4313      	orrs	r3, r2
 8008bfc:	604b      	str	r3, [r1, #4]
 8008bfe:	e01a      	b.n	8008c36 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008c00:	4b2b      	ldr	r3, [pc, #172]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	4a2a      	ldr	r2, [pc, #168]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008c06:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008c0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c0c:	f7fb fc06 	bl	800441c <HAL_GetTick>
 8008c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008c12:	e008      	b.n	8008c26 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008c14:	f7fb fc02 	bl	800441c <HAL_GetTick>
 8008c18:	4602      	mov	r2, r0
 8008c1a:	693b      	ldr	r3, [r7, #16]
 8008c1c:	1ad3      	subs	r3, r2, r3
 8008c1e:	2b02      	cmp	r3, #2
 8008c20:	d901      	bls.n	8008c26 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008c22:	2303      	movs	r3, #3
 8008c24:	e216      	b.n	8009054 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008c26:	4b22      	ldr	r3, [pc, #136]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d1f0      	bne.n	8008c14 <HAL_RCC_OscConfig+0x1e0>
 8008c32:	e000      	b.n	8008c36 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008c34:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f003 0308 	and.w	r3, r3, #8
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d041      	beq.n	8008cc6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	695b      	ldr	r3, [r3, #20]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d01c      	beq.n	8008c84 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008c4a:	4b19      	ldr	r3, [pc, #100]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008c4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008c50:	4a17      	ldr	r2, [pc, #92]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008c52:	f043 0301 	orr.w	r3, r3, #1
 8008c56:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c5a:	f7fb fbdf 	bl	800441c <HAL_GetTick>
 8008c5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008c60:	e008      	b.n	8008c74 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008c62:	f7fb fbdb 	bl	800441c <HAL_GetTick>
 8008c66:	4602      	mov	r2, r0
 8008c68:	693b      	ldr	r3, [r7, #16]
 8008c6a:	1ad3      	subs	r3, r2, r3
 8008c6c:	2b02      	cmp	r3, #2
 8008c6e:	d901      	bls.n	8008c74 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008c70:	2303      	movs	r3, #3
 8008c72:	e1ef      	b.n	8009054 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008c74:	4b0e      	ldr	r3, [pc, #56]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008c76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008c7a:	f003 0302 	and.w	r3, r3, #2
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d0ef      	beq.n	8008c62 <HAL_RCC_OscConfig+0x22e>
 8008c82:	e020      	b.n	8008cc6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008c84:	4b0a      	ldr	r3, [pc, #40]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008c86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008c8a:	4a09      	ldr	r2, [pc, #36]	; (8008cb0 <HAL_RCC_OscConfig+0x27c>)
 8008c8c:	f023 0301 	bic.w	r3, r3, #1
 8008c90:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c94:	f7fb fbc2 	bl	800441c <HAL_GetTick>
 8008c98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008c9a:	e00d      	b.n	8008cb8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008c9c:	f7fb fbbe 	bl	800441c <HAL_GetTick>
 8008ca0:	4602      	mov	r2, r0
 8008ca2:	693b      	ldr	r3, [r7, #16]
 8008ca4:	1ad3      	subs	r3, r2, r3
 8008ca6:	2b02      	cmp	r3, #2
 8008ca8:	d906      	bls.n	8008cb8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008caa:	2303      	movs	r3, #3
 8008cac:	e1d2      	b.n	8009054 <HAL_RCC_OscConfig+0x620>
 8008cae:	bf00      	nop
 8008cb0:	40021000 	.word	0x40021000
 8008cb4:	20000034 	.word	0x20000034
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008cb8:	4b8c      	ldr	r3, [pc, #560]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008cba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008cbe:	f003 0302 	and.w	r3, r3, #2
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d1ea      	bne.n	8008c9c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f003 0304 	and.w	r3, r3, #4
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	f000 80a6 	beq.w	8008e20 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008cd8:	4b84      	ldr	r3, [pc, #528]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008cda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008cdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d101      	bne.n	8008ce8 <HAL_RCC_OscConfig+0x2b4>
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	e000      	b.n	8008cea <HAL_RCC_OscConfig+0x2b6>
 8008ce8:	2300      	movs	r3, #0
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d00d      	beq.n	8008d0a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008cee:	4b7f      	ldr	r3, [pc, #508]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008cf2:	4a7e      	ldr	r2, [pc, #504]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008cf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008cf8:	6593      	str	r3, [r2, #88]	; 0x58
 8008cfa:	4b7c      	ldr	r3, [pc, #496]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008cfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008d02:	60fb      	str	r3, [r7, #12]
 8008d04:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008d06:	2301      	movs	r3, #1
 8008d08:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008d0a:	4b79      	ldr	r3, [pc, #484]	; (8008ef0 <HAL_RCC_OscConfig+0x4bc>)
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d118      	bne.n	8008d48 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008d16:	4b76      	ldr	r3, [pc, #472]	; (8008ef0 <HAL_RCC_OscConfig+0x4bc>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	4a75      	ldr	r2, [pc, #468]	; (8008ef0 <HAL_RCC_OscConfig+0x4bc>)
 8008d1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008d22:	f7fb fb7b 	bl	800441c <HAL_GetTick>
 8008d26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008d28:	e008      	b.n	8008d3c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008d2a:	f7fb fb77 	bl	800441c <HAL_GetTick>
 8008d2e:	4602      	mov	r2, r0
 8008d30:	693b      	ldr	r3, [r7, #16]
 8008d32:	1ad3      	subs	r3, r2, r3
 8008d34:	2b02      	cmp	r3, #2
 8008d36:	d901      	bls.n	8008d3c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008d38:	2303      	movs	r3, #3
 8008d3a:	e18b      	b.n	8009054 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008d3c:	4b6c      	ldr	r3, [pc, #432]	; (8008ef0 <HAL_RCC_OscConfig+0x4bc>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d0f0      	beq.n	8008d2a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	689b      	ldr	r3, [r3, #8]
 8008d4c:	2b01      	cmp	r3, #1
 8008d4e:	d108      	bne.n	8008d62 <HAL_RCC_OscConfig+0x32e>
 8008d50:	4b66      	ldr	r3, [pc, #408]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008d52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d56:	4a65      	ldr	r2, [pc, #404]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008d58:	f043 0301 	orr.w	r3, r3, #1
 8008d5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008d60:	e024      	b.n	8008dac <HAL_RCC_OscConfig+0x378>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	689b      	ldr	r3, [r3, #8]
 8008d66:	2b05      	cmp	r3, #5
 8008d68:	d110      	bne.n	8008d8c <HAL_RCC_OscConfig+0x358>
 8008d6a:	4b60      	ldr	r3, [pc, #384]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008d6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d70:	4a5e      	ldr	r2, [pc, #376]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008d72:	f043 0304 	orr.w	r3, r3, #4
 8008d76:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008d7a:	4b5c      	ldr	r3, [pc, #368]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008d7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d80:	4a5a      	ldr	r2, [pc, #360]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008d82:	f043 0301 	orr.w	r3, r3, #1
 8008d86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008d8a:	e00f      	b.n	8008dac <HAL_RCC_OscConfig+0x378>
 8008d8c:	4b57      	ldr	r3, [pc, #348]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008d92:	4a56      	ldr	r2, [pc, #344]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008d94:	f023 0301 	bic.w	r3, r3, #1
 8008d98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008d9c:	4b53      	ldr	r3, [pc, #332]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008da2:	4a52      	ldr	r2, [pc, #328]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008da4:	f023 0304 	bic.w	r3, r3, #4
 8008da8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	689b      	ldr	r3, [r3, #8]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d016      	beq.n	8008de2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008db4:	f7fb fb32 	bl	800441c <HAL_GetTick>
 8008db8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008dba:	e00a      	b.n	8008dd2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008dbc:	f7fb fb2e 	bl	800441c <HAL_GetTick>
 8008dc0:	4602      	mov	r2, r0
 8008dc2:	693b      	ldr	r3, [r7, #16]
 8008dc4:	1ad3      	subs	r3, r2, r3
 8008dc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d901      	bls.n	8008dd2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8008dce:	2303      	movs	r3, #3
 8008dd0:	e140      	b.n	8009054 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008dd2:	4b46      	ldr	r3, [pc, #280]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008dd8:	f003 0302 	and.w	r3, r3, #2
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d0ed      	beq.n	8008dbc <HAL_RCC_OscConfig+0x388>
 8008de0:	e015      	b.n	8008e0e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008de2:	f7fb fb1b 	bl	800441c <HAL_GetTick>
 8008de6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008de8:	e00a      	b.n	8008e00 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008dea:	f7fb fb17 	bl	800441c <HAL_GetTick>
 8008dee:	4602      	mov	r2, r0
 8008df0:	693b      	ldr	r3, [r7, #16]
 8008df2:	1ad3      	subs	r3, r2, r3
 8008df4:	f241 3288 	movw	r2, #5000	; 0x1388
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	d901      	bls.n	8008e00 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008dfc:	2303      	movs	r3, #3
 8008dfe:	e129      	b.n	8009054 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008e00:	4b3a      	ldr	r3, [pc, #232]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008e06:	f003 0302 	and.w	r3, r3, #2
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d1ed      	bne.n	8008dea <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008e0e:	7ffb      	ldrb	r3, [r7, #31]
 8008e10:	2b01      	cmp	r3, #1
 8008e12:	d105      	bne.n	8008e20 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008e14:	4b35      	ldr	r3, [pc, #212]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008e16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e18:	4a34      	ldr	r2, [pc, #208]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008e1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008e1e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f003 0320 	and.w	r3, r3, #32
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d03c      	beq.n	8008ea6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	699b      	ldr	r3, [r3, #24]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d01c      	beq.n	8008e6e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008e34:	4b2d      	ldr	r3, [pc, #180]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008e36:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008e3a:	4a2c      	ldr	r2, [pc, #176]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008e3c:	f043 0301 	orr.w	r3, r3, #1
 8008e40:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e44:	f7fb faea 	bl	800441c <HAL_GetTick>
 8008e48:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008e4a:	e008      	b.n	8008e5e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008e4c:	f7fb fae6 	bl	800441c <HAL_GetTick>
 8008e50:	4602      	mov	r2, r0
 8008e52:	693b      	ldr	r3, [r7, #16]
 8008e54:	1ad3      	subs	r3, r2, r3
 8008e56:	2b02      	cmp	r3, #2
 8008e58:	d901      	bls.n	8008e5e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8008e5a:	2303      	movs	r3, #3
 8008e5c:	e0fa      	b.n	8009054 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008e5e:	4b23      	ldr	r3, [pc, #140]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008e60:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008e64:	f003 0302 	and.w	r3, r3, #2
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d0ef      	beq.n	8008e4c <HAL_RCC_OscConfig+0x418>
 8008e6c:	e01b      	b.n	8008ea6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008e6e:	4b1f      	ldr	r3, [pc, #124]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008e70:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008e74:	4a1d      	ldr	r2, [pc, #116]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008e76:	f023 0301 	bic.w	r3, r3, #1
 8008e7a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e7e:	f7fb facd 	bl	800441c <HAL_GetTick>
 8008e82:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008e84:	e008      	b.n	8008e98 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008e86:	f7fb fac9 	bl	800441c <HAL_GetTick>
 8008e8a:	4602      	mov	r2, r0
 8008e8c:	693b      	ldr	r3, [r7, #16]
 8008e8e:	1ad3      	subs	r3, r2, r3
 8008e90:	2b02      	cmp	r3, #2
 8008e92:	d901      	bls.n	8008e98 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008e94:	2303      	movs	r3, #3
 8008e96:	e0dd      	b.n	8009054 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008e98:	4b14      	ldr	r3, [pc, #80]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008e9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008e9e:	f003 0302 	and.w	r3, r3, #2
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d1ef      	bne.n	8008e86 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	69db      	ldr	r3, [r3, #28]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	f000 80d1 	beq.w	8009052 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008eb0:	4b0e      	ldr	r3, [pc, #56]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008eb2:	689b      	ldr	r3, [r3, #8]
 8008eb4:	f003 030c 	and.w	r3, r3, #12
 8008eb8:	2b0c      	cmp	r3, #12
 8008eba:	f000 808b 	beq.w	8008fd4 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	69db      	ldr	r3, [r3, #28]
 8008ec2:	2b02      	cmp	r3, #2
 8008ec4:	d15e      	bne.n	8008f84 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008ec6:	4b09      	ldr	r3, [pc, #36]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	4a08      	ldr	r2, [pc, #32]	; (8008eec <HAL_RCC_OscConfig+0x4b8>)
 8008ecc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008ed0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ed2:	f7fb faa3 	bl	800441c <HAL_GetTick>
 8008ed6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008ed8:	e00c      	b.n	8008ef4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008eda:	f7fb fa9f 	bl	800441c <HAL_GetTick>
 8008ede:	4602      	mov	r2, r0
 8008ee0:	693b      	ldr	r3, [r7, #16]
 8008ee2:	1ad3      	subs	r3, r2, r3
 8008ee4:	2b02      	cmp	r3, #2
 8008ee6:	d905      	bls.n	8008ef4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008ee8:	2303      	movs	r3, #3
 8008eea:	e0b3      	b.n	8009054 <HAL_RCC_OscConfig+0x620>
 8008eec:	40021000 	.word	0x40021000
 8008ef0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008ef4:	4b59      	ldr	r3, [pc, #356]	; (800905c <HAL_RCC_OscConfig+0x628>)
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d1ec      	bne.n	8008eda <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008f00:	4b56      	ldr	r3, [pc, #344]	; (800905c <HAL_RCC_OscConfig+0x628>)
 8008f02:	68da      	ldr	r2, [r3, #12]
 8008f04:	4b56      	ldr	r3, [pc, #344]	; (8009060 <HAL_RCC_OscConfig+0x62c>)
 8008f06:	4013      	ands	r3, r2
 8008f08:	687a      	ldr	r2, [r7, #4]
 8008f0a:	6a11      	ldr	r1, [r2, #32]
 8008f0c:	687a      	ldr	r2, [r7, #4]
 8008f0e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008f10:	3a01      	subs	r2, #1
 8008f12:	0112      	lsls	r2, r2, #4
 8008f14:	4311      	orrs	r1, r2
 8008f16:	687a      	ldr	r2, [r7, #4]
 8008f18:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8008f1a:	0212      	lsls	r2, r2, #8
 8008f1c:	4311      	orrs	r1, r2
 8008f1e:	687a      	ldr	r2, [r7, #4]
 8008f20:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008f22:	0852      	lsrs	r2, r2, #1
 8008f24:	3a01      	subs	r2, #1
 8008f26:	0552      	lsls	r2, r2, #21
 8008f28:	4311      	orrs	r1, r2
 8008f2a:	687a      	ldr	r2, [r7, #4]
 8008f2c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008f2e:	0852      	lsrs	r2, r2, #1
 8008f30:	3a01      	subs	r2, #1
 8008f32:	0652      	lsls	r2, r2, #25
 8008f34:	4311      	orrs	r1, r2
 8008f36:	687a      	ldr	r2, [r7, #4]
 8008f38:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008f3a:	06d2      	lsls	r2, r2, #27
 8008f3c:	430a      	orrs	r2, r1
 8008f3e:	4947      	ldr	r1, [pc, #284]	; (800905c <HAL_RCC_OscConfig+0x628>)
 8008f40:	4313      	orrs	r3, r2
 8008f42:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008f44:	4b45      	ldr	r3, [pc, #276]	; (800905c <HAL_RCC_OscConfig+0x628>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	4a44      	ldr	r2, [pc, #272]	; (800905c <HAL_RCC_OscConfig+0x628>)
 8008f4a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008f4e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008f50:	4b42      	ldr	r3, [pc, #264]	; (800905c <HAL_RCC_OscConfig+0x628>)
 8008f52:	68db      	ldr	r3, [r3, #12]
 8008f54:	4a41      	ldr	r2, [pc, #260]	; (800905c <HAL_RCC_OscConfig+0x628>)
 8008f56:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008f5a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f5c:	f7fb fa5e 	bl	800441c <HAL_GetTick>
 8008f60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008f62:	e008      	b.n	8008f76 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008f64:	f7fb fa5a 	bl	800441c <HAL_GetTick>
 8008f68:	4602      	mov	r2, r0
 8008f6a:	693b      	ldr	r3, [r7, #16]
 8008f6c:	1ad3      	subs	r3, r2, r3
 8008f6e:	2b02      	cmp	r3, #2
 8008f70:	d901      	bls.n	8008f76 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8008f72:	2303      	movs	r3, #3
 8008f74:	e06e      	b.n	8009054 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008f76:	4b39      	ldr	r3, [pc, #228]	; (800905c <HAL_RCC_OscConfig+0x628>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d0f0      	beq.n	8008f64 <HAL_RCC_OscConfig+0x530>
 8008f82:	e066      	b.n	8009052 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008f84:	4b35      	ldr	r3, [pc, #212]	; (800905c <HAL_RCC_OscConfig+0x628>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	4a34      	ldr	r2, [pc, #208]	; (800905c <HAL_RCC_OscConfig+0x628>)
 8008f8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008f8e:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8008f90:	4b32      	ldr	r3, [pc, #200]	; (800905c <HAL_RCC_OscConfig+0x628>)
 8008f92:	68db      	ldr	r3, [r3, #12]
 8008f94:	4a31      	ldr	r2, [pc, #196]	; (800905c <HAL_RCC_OscConfig+0x628>)
 8008f96:	f023 0303 	bic.w	r3, r3, #3
 8008f9a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008f9c:	4b2f      	ldr	r3, [pc, #188]	; (800905c <HAL_RCC_OscConfig+0x628>)
 8008f9e:	68db      	ldr	r3, [r3, #12]
 8008fa0:	4a2e      	ldr	r2, [pc, #184]	; (800905c <HAL_RCC_OscConfig+0x628>)
 8008fa2:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8008fa6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008faa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fac:	f7fb fa36 	bl	800441c <HAL_GetTick>
 8008fb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008fb2:	e008      	b.n	8008fc6 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008fb4:	f7fb fa32 	bl	800441c <HAL_GetTick>
 8008fb8:	4602      	mov	r2, r0
 8008fba:	693b      	ldr	r3, [r7, #16]
 8008fbc:	1ad3      	subs	r3, r2, r3
 8008fbe:	2b02      	cmp	r3, #2
 8008fc0:	d901      	bls.n	8008fc6 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8008fc2:	2303      	movs	r3, #3
 8008fc4:	e046      	b.n	8009054 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008fc6:	4b25      	ldr	r3, [pc, #148]	; (800905c <HAL_RCC_OscConfig+0x628>)
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d1f0      	bne.n	8008fb4 <HAL_RCC_OscConfig+0x580>
 8008fd2:	e03e      	b.n	8009052 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	69db      	ldr	r3, [r3, #28]
 8008fd8:	2b01      	cmp	r3, #1
 8008fda:	d101      	bne.n	8008fe0 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	e039      	b.n	8009054 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008fe0:	4b1e      	ldr	r3, [pc, #120]	; (800905c <HAL_RCC_OscConfig+0x628>)
 8008fe2:	68db      	ldr	r3, [r3, #12]
 8008fe4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008fe6:	697b      	ldr	r3, [r7, #20]
 8008fe8:	f003 0203 	and.w	r2, r3, #3
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	6a1b      	ldr	r3, [r3, #32]
 8008ff0:	429a      	cmp	r2, r3
 8008ff2:	d12c      	bne.n	800904e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008ff4:	697b      	ldr	r3, [r7, #20]
 8008ff6:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ffe:	3b01      	subs	r3, #1
 8009000:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009002:	429a      	cmp	r2, r3
 8009004:	d123      	bne.n	800904e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009006:	697b      	ldr	r3, [r7, #20]
 8009008:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009010:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009012:	429a      	cmp	r2, r3
 8009014:	d11b      	bne.n	800904e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009020:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009022:	429a      	cmp	r2, r3
 8009024:	d113      	bne.n	800904e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009030:	085b      	lsrs	r3, r3, #1
 8009032:	3b01      	subs	r3, #1
 8009034:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009036:	429a      	cmp	r2, r3
 8009038:	d109      	bne.n	800904e <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800903a:	697b      	ldr	r3, [r7, #20]
 800903c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009044:	085b      	lsrs	r3, r3, #1
 8009046:	3b01      	subs	r3, #1
 8009048:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800904a:	429a      	cmp	r2, r3
 800904c:	d001      	beq.n	8009052 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800904e:	2301      	movs	r3, #1
 8009050:	e000      	b.n	8009054 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8009052:	2300      	movs	r3, #0
}
 8009054:	4618      	mov	r0, r3
 8009056:	3720      	adds	r7, #32
 8009058:	46bd      	mov	sp, r7
 800905a:	bd80      	pop	{r7, pc}
 800905c:	40021000 	.word	0x40021000
 8009060:	019f800c 	.word	0x019f800c

08009064 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b086      	sub	sp, #24
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
 800906c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800906e:	2300      	movs	r3, #0
 8009070:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d101      	bne.n	800907c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009078:	2301      	movs	r3, #1
 800907a:	e11e      	b.n	80092ba <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800907c:	4b91      	ldr	r3, [pc, #580]	; (80092c4 <HAL_RCC_ClockConfig+0x260>)
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f003 030f 	and.w	r3, r3, #15
 8009084:	683a      	ldr	r2, [r7, #0]
 8009086:	429a      	cmp	r2, r3
 8009088:	d910      	bls.n	80090ac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800908a:	4b8e      	ldr	r3, [pc, #568]	; (80092c4 <HAL_RCC_ClockConfig+0x260>)
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	f023 020f 	bic.w	r2, r3, #15
 8009092:	498c      	ldr	r1, [pc, #560]	; (80092c4 <HAL_RCC_ClockConfig+0x260>)
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	4313      	orrs	r3, r2
 8009098:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800909a:	4b8a      	ldr	r3, [pc, #552]	; (80092c4 <HAL_RCC_ClockConfig+0x260>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f003 030f 	and.w	r3, r3, #15
 80090a2:	683a      	ldr	r2, [r7, #0]
 80090a4:	429a      	cmp	r2, r3
 80090a6:	d001      	beq.n	80090ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80090a8:	2301      	movs	r3, #1
 80090aa:	e106      	b.n	80092ba <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f003 0301 	and.w	r3, r3, #1
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d073      	beq.n	80091a0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	685b      	ldr	r3, [r3, #4]
 80090bc:	2b03      	cmp	r3, #3
 80090be:	d129      	bne.n	8009114 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80090c0:	4b81      	ldr	r3, [pc, #516]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d101      	bne.n	80090d0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80090cc:	2301      	movs	r3, #1
 80090ce:	e0f4      	b.n	80092ba <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80090d0:	f000 f99e 	bl	8009410 <RCC_GetSysClockFreqFromPLLSource>
 80090d4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80090d6:	693b      	ldr	r3, [r7, #16]
 80090d8:	4a7c      	ldr	r2, [pc, #496]	; (80092cc <HAL_RCC_ClockConfig+0x268>)
 80090da:	4293      	cmp	r3, r2
 80090dc:	d93f      	bls.n	800915e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80090de:	4b7a      	ldr	r3, [pc, #488]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 80090e0:	689b      	ldr	r3, [r3, #8]
 80090e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d009      	beq.n	80090fe <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d033      	beq.n	800915e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d12f      	bne.n	800915e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80090fe:	4b72      	ldr	r3, [pc, #456]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 8009100:	689b      	ldr	r3, [r3, #8]
 8009102:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009106:	4a70      	ldr	r2, [pc, #448]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 8009108:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800910c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800910e:	2380      	movs	r3, #128	; 0x80
 8009110:	617b      	str	r3, [r7, #20]
 8009112:	e024      	b.n	800915e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	685b      	ldr	r3, [r3, #4]
 8009118:	2b02      	cmp	r3, #2
 800911a:	d107      	bne.n	800912c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800911c:	4b6a      	ldr	r3, [pc, #424]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009124:	2b00      	cmp	r3, #0
 8009126:	d109      	bne.n	800913c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009128:	2301      	movs	r3, #1
 800912a:	e0c6      	b.n	80092ba <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800912c:	4b66      	ldr	r3, [pc, #408]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009134:	2b00      	cmp	r3, #0
 8009136:	d101      	bne.n	800913c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009138:	2301      	movs	r3, #1
 800913a:	e0be      	b.n	80092ba <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800913c:	f000 f8ce 	bl	80092dc <HAL_RCC_GetSysClockFreq>
 8009140:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8009142:	693b      	ldr	r3, [r7, #16]
 8009144:	4a61      	ldr	r2, [pc, #388]	; (80092cc <HAL_RCC_ClockConfig+0x268>)
 8009146:	4293      	cmp	r3, r2
 8009148:	d909      	bls.n	800915e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800914a:	4b5f      	ldr	r3, [pc, #380]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 800914c:	689b      	ldr	r3, [r3, #8]
 800914e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009152:	4a5d      	ldr	r2, [pc, #372]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 8009154:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009158:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800915a:	2380      	movs	r3, #128	; 0x80
 800915c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800915e:	4b5a      	ldr	r3, [pc, #360]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 8009160:	689b      	ldr	r3, [r3, #8]
 8009162:	f023 0203 	bic.w	r2, r3, #3
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	685b      	ldr	r3, [r3, #4]
 800916a:	4957      	ldr	r1, [pc, #348]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 800916c:	4313      	orrs	r3, r2
 800916e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009170:	f7fb f954 	bl	800441c <HAL_GetTick>
 8009174:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009176:	e00a      	b.n	800918e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009178:	f7fb f950 	bl	800441c <HAL_GetTick>
 800917c:	4602      	mov	r2, r0
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	1ad3      	subs	r3, r2, r3
 8009182:	f241 3288 	movw	r2, #5000	; 0x1388
 8009186:	4293      	cmp	r3, r2
 8009188:	d901      	bls.n	800918e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800918a:	2303      	movs	r3, #3
 800918c:	e095      	b.n	80092ba <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800918e:	4b4e      	ldr	r3, [pc, #312]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 8009190:	689b      	ldr	r3, [r3, #8]
 8009192:	f003 020c 	and.w	r2, r3, #12
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	685b      	ldr	r3, [r3, #4]
 800919a:	009b      	lsls	r3, r3, #2
 800919c:	429a      	cmp	r2, r3
 800919e:	d1eb      	bne.n	8009178 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	f003 0302 	and.w	r3, r3, #2
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d023      	beq.n	80091f4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	f003 0304 	and.w	r3, r3, #4
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d005      	beq.n	80091c4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80091b8:	4b43      	ldr	r3, [pc, #268]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 80091ba:	689b      	ldr	r3, [r3, #8]
 80091bc:	4a42      	ldr	r2, [pc, #264]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 80091be:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80091c2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	f003 0308 	and.w	r3, r3, #8
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d007      	beq.n	80091e0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80091d0:	4b3d      	ldr	r3, [pc, #244]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 80091d2:	689b      	ldr	r3, [r3, #8]
 80091d4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80091d8:	4a3b      	ldr	r2, [pc, #236]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 80091da:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80091de:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80091e0:	4b39      	ldr	r3, [pc, #228]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 80091e2:	689b      	ldr	r3, [r3, #8]
 80091e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	689b      	ldr	r3, [r3, #8]
 80091ec:	4936      	ldr	r1, [pc, #216]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 80091ee:	4313      	orrs	r3, r2
 80091f0:	608b      	str	r3, [r1, #8]
 80091f2:	e008      	b.n	8009206 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80091f4:	697b      	ldr	r3, [r7, #20]
 80091f6:	2b80      	cmp	r3, #128	; 0x80
 80091f8:	d105      	bne.n	8009206 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80091fa:	4b33      	ldr	r3, [pc, #204]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 80091fc:	689b      	ldr	r3, [r3, #8]
 80091fe:	4a32      	ldr	r2, [pc, #200]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 8009200:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009204:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009206:	4b2f      	ldr	r3, [pc, #188]	; (80092c4 <HAL_RCC_ClockConfig+0x260>)
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f003 030f 	and.w	r3, r3, #15
 800920e:	683a      	ldr	r2, [r7, #0]
 8009210:	429a      	cmp	r2, r3
 8009212:	d21d      	bcs.n	8009250 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009214:	4b2b      	ldr	r3, [pc, #172]	; (80092c4 <HAL_RCC_ClockConfig+0x260>)
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f023 020f 	bic.w	r2, r3, #15
 800921c:	4929      	ldr	r1, [pc, #164]	; (80092c4 <HAL_RCC_ClockConfig+0x260>)
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	4313      	orrs	r3, r2
 8009222:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009224:	f7fb f8fa 	bl	800441c <HAL_GetTick>
 8009228:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800922a:	e00a      	b.n	8009242 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800922c:	f7fb f8f6 	bl	800441c <HAL_GetTick>
 8009230:	4602      	mov	r2, r0
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	1ad3      	subs	r3, r2, r3
 8009236:	f241 3288 	movw	r2, #5000	; 0x1388
 800923a:	4293      	cmp	r3, r2
 800923c:	d901      	bls.n	8009242 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800923e:	2303      	movs	r3, #3
 8009240:	e03b      	b.n	80092ba <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009242:	4b20      	ldr	r3, [pc, #128]	; (80092c4 <HAL_RCC_ClockConfig+0x260>)
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	f003 030f 	and.w	r3, r3, #15
 800924a:	683a      	ldr	r2, [r7, #0]
 800924c:	429a      	cmp	r2, r3
 800924e:	d1ed      	bne.n	800922c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	f003 0304 	and.w	r3, r3, #4
 8009258:	2b00      	cmp	r3, #0
 800925a:	d008      	beq.n	800926e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800925c:	4b1a      	ldr	r3, [pc, #104]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 800925e:	689b      	ldr	r3, [r3, #8]
 8009260:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	68db      	ldr	r3, [r3, #12]
 8009268:	4917      	ldr	r1, [pc, #92]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 800926a:	4313      	orrs	r3, r2
 800926c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	f003 0308 	and.w	r3, r3, #8
 8009276:	2b00      	cmp	r3, #0
 8009278:	d009      	beq.n	800928e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800927a:	4b13      	ldr	r3, [pc, #76]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 800927c:	689b      	ldr	r3, [r3, #8]
 800927e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	691b      	ldr	r3, [r3, #16]
 8009286:	00db      	lsls	r3, r3, #3
 8009288:	490f      	ldr	r1, [pc, #60]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 800928a:	4313      	orrs	r3, r2
 800928c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800928e:	f000 f825 	bl	80092dc <HAL_RCC_GetSysClockFreq>
 8009292:	4602      	mov	r2, r0
 8009294:	4b0c      	ldr	r3, [pc, #48]	; (80092c8 <HAL_RCC_ClockConfig+0x264>)
 8009296:	689b      	ldr	r3, [r3, #8]
 8009298:	091b      	lsrs	r3, r3, #4
 800929a:	f003 030f 	and.w	r3, r3, #15
 800929e:	490c      	ldr	r1, [pc, #48]	; (80092d0 <HAL_RCC_ClockConfig+0x26c>)
 80092a0:	5ccb      	ldrb	r3, [r1, r3]
 80092a2:	f003 031f 	and.w	r3, r3, #31
 80092a6:	fa22 f303 	lsr.w	r3, r2, r3
 80092aa:	4a0a      	ldr	r2, [pc, #40]	; (80092d4 <HAL_RCC_ClockConfig+0x270>)
 80092ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80092ae:	4b0a      	ldr	r3, [pc, #40]	; (80092d8 <HAL_RCC_ClockConfig+0x274>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	4618      	mov	r0, r3
 80092b4:	f7fb f866 	bl	8004384 <HAL_InitTick>
 80092b8:	4603      	mov	r3, r0
}
 80092ba:	4618      	mov	r0, r3
 80092bc:	3718      	adds	r7, #24
 80092be:	46bd      	mov	sp, r7
 80092c0:	bd80      	pop	{r7, pc}
 80092c2:	bf00      	nop
 80092c4:	40022000 	.word	0x40022000
 80092c8:	40021000 	.word	0x40021000
 80092cc:	04c4b400 	.word	0x04c4b400
 80092d0:	08014af4 	.word	0x08014af4
 80092d4:	20000030 	.word	0x20000030
 80092d8:	20000034 	.word	0x20000034

080092dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80092dc:	b480      	push	{r7}
 80092de:	b087      	sub	sp, #28
 80092e0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80092e2:	4b2c      	ldr	r3, [pc, #176]	; (8009394 <HAL_RCC_GetSysClockFreq+0xb8>)
 80092e4:	689b      	ldr	r3, [r3, #8]
 80092e6:	f003 030c 	and.w	r3, r3, #12
 80092ea:	2b04      	cmp	r3, #4
 80092ec:	d102      	bne.n	80092f4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80092ee:	4b2a      	ldr	r3, [pc, #168]	; (8009398 <HAL_RCC_GetSysClockFreq+0xbc>)
 80092f0:	613b      	str	r3, [r7, #16]
 80092f2:	e047      	b.n	8009384 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80092f4:	4b27      	ldr	r3, [pc, #156]	; (8009394 <HAL_RCC_GetSysClockFreq+0xb8>)
 80092f6:	689b      	ldr	r3, [r3, #8]
 80092f8:	f003 030c 	and.w	r3, r3, #12
 80092fc:	2b08      	cmp	r3, #8
 80092fe:	d102      	bne.n	8009306 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009300:	4b26      	ldr	r3, [pc, #152]	; (800939c <HAL_RCC_GetSysClockFreq+0xc0>)
 8009302:	613b      	str	r3, [r7, #16]
 8009304:	e03e      	b.n	8009384 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009306:	4b23      	ldr	r3, [pc, #140]	; (8009394 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009308:	689b      	ldr	r3, [r3, #8]
 800930a:	f003 030c 	and.w	r3, r3, #12
 800930e:	2b0c      	cmp	r3, #12
 8009310:	d136      	bne.n	8009380 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009312:	4b20      	ldr	r3, [pc, #128]	; (8009394 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009314:	68db      	ldr	r3, [r3, #12]
 8009316:	f003 0303 	and.w	r3, r3, #3
 800931a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800931c:	4b1d      	ldr	r3, [pc, #116]	; (8009394 <HAL_RCC_GetSysClockFreq+0xb8>)
 800931e:	68db      	ldr	r3, [r3, #12]
 8009320:	091b      	lsrs	r3, r3, #4
 8009322:	f003 030f 	and.w	r3, r3, #15
 8009326:	3301      	adds	r3, #1
 8009328:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	2b03      	cmp	r3, #3
 800932e:	d10c      	bne.n	800934a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009330:	4a1a      	ldr	r2, [pc, #104]	; (800939c <HAL_RCC_GetSysClockFreq+0xc0>)
 8009332:	68bb      	ldr	r3, [r7, #8]
 8009334:	fbb2 f3f3 	udiv	r3, r2, r3
 8009338:	4a16      	ldr	r2, [pc, #88]	; (8009394 <HAL_RCC_GetSysClockFreq+0xb8>)
 800933a:	68d2      	ldr	r2, [r2, #12]
 800933c:	0a12      	lsrs	r2, r2, #8
 800933e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009342:	fb02 f303 	mul.w	r3, r2, r3
 8009346:	617b      	str	r3, [r7, #20]
      break;
 8009348:	e00c      	b.n	8009364 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800934a:	4a13      	ldr	r2, [pc, #76]	; (8009398 <HAL_RCC_GetSysClockFreq+0xbc>)
 800934c:	68bb      	ldr	r3, [r7, #8]
 800934e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009352:	4a10      	ldr	r2, [pc, #64]	; (8009394 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009354:	68d2      	ldr	r2, [r2, #12]
 8009356:	0a12      	lsrs	r2, r2, #8
 8009358:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800935c:	fb02 f303 	mul.w	r3, r2, r3
 8009360:	617b      	str	r3, [r7, #20]
      break;
 8009362:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009364:	4b0b      	ldr	r3, [pc, #44]	; (8009394 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009366:	68db      	ldr	r3, [r3, #12]
 8009368:	0e5b      	lsrs	r3, r3, #25
 800936a:	f003 0303 	and.w	r3, r3, #3
 800936e:	3301      	adds	r3, #1
 8009370:	005b      	lsls	r3, r3, #1
 8009372:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009374:	697a      	ldr	r2, [r7, #20]
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	fbb2 f3f3 	udiv	r3, r2, r3
 800937c:	613b      	str	r3, [r7, #16]
 800937e:	e001      	b.n	8009384 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8009380:	2300      	movs	r3, #0
 8009382:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009384:	693b      	ldr	r3, [r7, #16]
}
 8009386:	4618      	mov	r0, r3
 8009388:	371c      	adds	r7, #28
 800938a:	46bd      	mov	sp, r7
 800938c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009390:	4770      	bx	lr
 8009392:	bf00      	nop
 8009394:	40021000 	.word	0x40021000
 8009398:	00f42400 	.word	0x00f42400
 800939c:	016e3600 	.word	0x016e3600

080093a0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80093a0:	b480      	push	{r7}
 80093a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80093a4:	4b03      	ldr	r3, [pc, #12]	; (80093b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80093a6:	681b      	ldr	r3, [r3, #0]
}
 80093a8:	4618      	mov	r0, r3
 80093aa:	46bd      	mov	sp, r7
 80093ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b0:	4770      	bx	lr
 80093b2:	bf00      	nop
 80093b4:	20000030 	.word	0x20000030

080093b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80093bc:	f7ff fff0 	bl	80093a0 <HAL_RCC_GetHCLKFreq>
 80093c0:	4602      	mov	r2, r0
 80093c2:	4b06      	ldr	r3, [pc, #24]	; (80093dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80093c4:	689b      	ldr	r3, [r3, #8]
 80093c6:	0a1b      	lsrs	r3, r3, #8
 80093c8:	f003 0307 	and.w	r3, r3, #7
 80093cc:	4904      	ldr	r1, [pc, #16]	; (80093e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80093ce:	5ccb      	ldrb	r3, [r1, r3]
 80093d0:	f003 031f 	and.w	r3, r3, #31
 80093d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80093d8:	4618      	mov	r0, r3
 80093da:	bd80      	pop	{r7, pc}
 80093dc:	40021000 	.word	0x40021000
 80093e0:	08014b04 	.word	0x08014b04

080093e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80093e4:	b580      	push	{r7, lr}
 80093e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80093e8:	f7ff ffda 	bl	80093a0 <HAL_RCC_GetHCLKFreq>
 80093ec:	4602      	mov	r2, r0
 80093ee:	4b06      	ldr	r3, [pc, #24]	; (8009408 <HAL_RCC_GetPCLK2Freq+0x24>)
 80093f0:	689b      	ldr	r3, [r3, #8]
 80093f2:	0adb      	lsrs	r3, r3, #11
 80093f4:	f003 0307 	and.w	r3, r3, #7
 80093f8:	4904      	ldr	r1, [pc, #16]	; (800940c <HAL_RCC_GetPCLK2Freq+0x28>)
 80093fa:	5ccb      	ldrb	r3, [r1, r3]
 80093fc:	f003 031f 	and.w	r3, r3, #31
 8009400:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009404:	4618      	mov	r0, r3
 8009406:	bd80      	pop	{r7, pc}
 8009408:	40021000 	.word	0x40021000
 800940c:	08014b04 	.word	0x08014b04

08009410 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009410:	b480      	push	{r7}
 8009412:	b087      	sub	sp, #28
 8009414:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009416:	4b1e      	ldr	r3, [pc, #120]	; (8009490 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009418:	68db      	ldr	r3, [r3, #12]
 800941a:	f003 0303 	and.w	r3, r3, #3
 800941e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009420:	4b1b      	ldr	r3, [pc, #108]	; (8009490 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009422:	68db      	ldr	r3, [r3, #12]
 8009424:	091b      	lsrs	r3, r3, #4
 8009426:	f003 030f 	and.w	r3, r3, #15
 800942a:	3301      	adds	r3, #1
 800942c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800942e:	693b      	ldr	r3, [r7, #16]
 8009430:	2b03      	cmp	r3, #3
 8009432:	d10c      	bne.n	800944e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009434:	4a17      	ldr	r2, [pc, #92]	; (8009494 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	fbb2 f3f3 	udiv	r3, r2, r3
 800943c:	4a14      	ldr	r2, [pc, #80]	; (8009490 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800943e:	68d2      	ldr	r2, [r2, #12]
 8009440:	0a12      	lsrs	r2, r2, #8
 8009442:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009446:	fb02 f303 	mul.w	r3, r2, r3
 800944a:	617b      	str	r3, [r7, #20]
    break;
 800944c:	e00c      	b.n	8009468 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800944e:	4a12      	ldr	r2, [pc, #72]	; (8009498 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	fbb2 f3f3 	udiv	r3, r2, r3
 8009456:	4a0e      	ldr	r2, [pc, #56]	; (8009490 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009458:	68d2      	ldr	r2, [r2, #12]
 800945a:	0a12      	lsrs	r2, r2, #8
 800945c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009460:	fb02 f303 	mul.w	r3, r2, r3
 8009464:	617b      	str	r3, [r7, #20]
    break;
 8009466:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009468:	4b09      	ldr	r3, [pc, #36]	; (8009490 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800946a:	68db      	ldr	r3, [r3, #12]
 800946c:	0e5b      	lsrs	r3, r3, #25
 800946e:	f003 0303 	and.w	r3, r3, #3
 8009472:	3301      	adds	r3, #1
 8009474:	005b      	lsls	r3, r3, #1
 8009476:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8009478:	697a      	ldr	r2, [r7, #20]
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009480:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8009482:	687b      	ldr	r3, [r7, #4]
}
 8009484:	4618      	mov	r0, r3
 8009486:	371c      	adds	r7, #28
 8009488:	46bd      	mov	sp, r7
 800948a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948e:	4770      	bx	lr
 8009490:	40021000 	.word	0x40021000
 8009494:	016e3600 	.word	0x016e3600
 8009498:	00f42400 	.word	0x00f42400

0800949c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800949c:	b580      	push	{r7, lr}
 800949e:	b086      	sub	sp, #24
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80094a4:	2300      	movs	r3, #0
 80094a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80094a8:	2300      	movs	r3, #0
 80094aa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	f000 8098 	beq.w	80095ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80094ba:	2300      	movs	r3, #0
 80094bc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80094be:	4b43      	ldr	r3, [pc, #268]	; (80095cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80094c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80094c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d10d      	bne.n	80094e6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80094ca:	4b40      	ldr	r3, [pc, #256]	; (80095cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80094cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80094ce:	4a3f      	ldr	r2, [pc, #252]	; (80095cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80094d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80094d4:	6593      	str	r3, [r2, #88]	; 0x58
 80094d6:	4b3d      	ldr	r3, [pc, #244]	; (80095cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80094d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80094da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80094de:	60bb      	str	r3, [r7, #8]
 80094e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80094e2:	2301      	movs	r3, #1
 80094e4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80094e6:	4b3a      	ldr	r3, [pc, #232]	; (80095d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	4a39      	ldr	r2, [pc, #228]	; (80095d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80094ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80094f0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80094f2:	f7fa ff93 	bl	800441c <HAL_GetTick>
 80094f6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80094f8:	e009      	b.n	800950e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80094fa:	f7fa ff8f 	bl	800441c <HAL_GetTick>
 80094fe:	4602      	mov	r2, r0
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	1ad3      	subs	r3, r2, r3
 8009504:	2b02      	cmp	r3, #2
 8009506:	d902      	bls.n	800950e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009508:	2303      	movs	r3, #3
 800950a:	74fb      	strb	r3, [r7, #19]
        break;
 800950c:	e005      	b.n	800951a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800950e:	4b30      	ldr	r3, [pc, #192]	; (80095d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009516:	2b00      	cmp	r3, #0
 8009518:	d0ef      	beq.n	80094fa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800951a:	7cfb      	ldrb	r3, [r7, #19]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d159      	bne.n	80095d4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009520:	4b2a      	ldr	r3, [pc, #168]	; (80095cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009522:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009526:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800952a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800952c:	697b      	ldr	r3, [r7, #20]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d01e      	beq.n	8009570 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009536:	697a      	ldr	r2, [r7, #20]
 8009538:	429a      	cmp	r2, r3
 800953a:	d019      	beq.n	8009570 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800953c:	4b23      	ldr	r3, [pc, #140]	; (80095cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800953e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009542:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009546:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009548:	4b20      	ldr	r3, [pc, #128]	; (80095cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800954a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800954e:	4a1f      	ldr	r2, [pc, #124]	; (80095cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009550:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009554:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009558:	4b1c      	ldr	r3, [pc, #112]	; (80095cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800955a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800955e:	4a1b      	ldr	r2, [pc, #108]	; (80095cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009560:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009564:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009568:	4a18      	ldr	r2, [pc, #96]	; (80095cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800956a:	697b      	ldr	r3, [r7, #20]
 800956c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009570:	697b      	ldr	r3, [r7, #20]
 8009572:	f003 0301 	and.w	r3, r3, #1
 8009576:	2b00      	cmp	r3, #0
 8009578:	d016      	beq.n	80095a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800957a:	f7fa ff4f 	bl	800441c <HAL_GetTick>
 800957e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009580:	e00b      	b.n	800959a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009582:	f7fa ff4b 	bl	800441c <HAL_GetTick>
 8009586:	4602      	mov	r2, r0
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	1ad3      	subs	r3, r2, r3
 800958c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009590:	4293      	cmp	r3, r2
 8009592:	d902      	bls.n	800959a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8009594:	2303      	movs	r3, #3
 8009596:	74fb      	strb	r3, [r7, #19]
            break;
 8009598:	e006      	b.n	80095a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800959a:	4b0c      	ldr	r3, [pc, #48]	; (80095cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800959c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80095a0:	f003 0302 	and.w	r3, r3, #2
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d0ec      	beq.n	8009582 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80095a8:	7cfb      	ldrb	r3, [r7, #19]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d10b      	bne.n	80095c6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80095ae:	4b07      	ldr	r3, [pc, #28]	; (80095cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80095b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80095b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80095bc:	4903      	ldr	r1, [pc, #12]	; (80095cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80095be:	4313      	orrs	r3, r2
 80095c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80095c4:	e008      	b.n	80095d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80095c6:	7cfb      	ldrb	r3, [r7, #19]
 80095c8:	74bb      	strb	r3, [r7, #18]
 80095ca:	e005      	b.n	80095d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80095cc:	40021000 	.word	0x40021000
 80095d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095d4:	7cfb      	ldrb	r3, [r7, #19]
 80095d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80095d8:	7c7b      	ldrb	r3, [r7, #17]
 80095da:	2b01      	cmp	r3, #1
 80095dc:	d105      	bne.n	80095ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80095de:	4ba7      	ldr	r3, [pc, #668]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80095e2:	4aa6      	ldr	r2, [pc, #664]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80095e8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f003 0301 	and.w	r3, r3, #1
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d00a      	beq.n	800960c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80095f6:	4ba1      	ldr	r3, [pc, #644]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80095fc:	f023 0203 	bic.w	r2, r3, #3
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	685b      	ldr	r3, [r3, #4]
 8009604:	499d      	ldr	r1, [pc, #628]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009606:	4313      	orrs	r3, r2
 8009608:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	f003 0302 	and.w	r3, r3, #2
 8009614:	2b00      	cmp	r3, #0
 8009616:	d00a      	beq.n	800962e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009618:	4b98      	ldr	r3, [pc, #608]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800961a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800961e:	f023 020c 	bic.w	r2, r3, #12
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	689b      	ldr	r3, [r3, #8]
 8009626:	4995      	ldr	r1, [pc, #596]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009628:	4313      	orrs	r3, r2
 800962a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	f003 0304 	and.w	r3, r3, #4
 8009636:	2b00      	cmp	r3, #0
 8009638:	d00a      	beq.n	8009650 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800963a:	4b90      	ldr	r3, [pc, #576]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800963c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009640:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	68db      	ldr	r3, [r3, #12]
 8009648:	498c      	ldr	r1, [pc, #560]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800964a:	4313      	orrs	r3, r2
 800964c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	f003 0308 	and.w	r3, r3, #8
 8009658:	2b00      	cmp	r3, #0
 800965a:	d00a      	beq.n	8009672 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800965c:	4b87      	ldr	r3, [pc, #540]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800965e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009662:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	691b      	ldr	r3, [r3, #16]
 800966a:	4984      	ldr	r1, [pc, #528]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800966c:	4313      	orrs	r3, r2
 800966e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	f003 0310 	and.w	r3, r3, #16
 800967a:	2b00      	cmp	r3, #0
 800967c:	d00a      	beq.n	8009694 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800967e:	4b7f      	ldr	r3, [pc, #508]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009680:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009684:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	695b      	ldr	r3, [r3, #20]
 800968c:	497b      	ldr	r1, [pc, #492]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800968e:	4313      	orrs	r3, r2
 8009690:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	f003 0320 	and.w	r3, r3, #32
 800969c:	2b00      	cmp	r3, #0
 800969e:	d00a      	beq.n	80096b6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80096a0:	4b76      	ldr	r3, [pc, #472]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80096a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80096a6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	699b      	ldr	r3, [r3, #24]
 80096ae:	4973      	ldr	r1, [pc, #460]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80096b0:	4313      	orrs	r3, r2
 80096b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d00a      	beq.n	80096d8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80096c2:	4b6e      	ldr	r3, [pc, #440]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80096c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80096c8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	69db      	ldr	r3, [r3, #28]
 80096d0:	496a      	ldr	r1, [pc, #424]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80096d2:	4313      	orrs	r3, r2
 80096d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d00a      	beq.n	80096fa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80096e4:	4b65      	ldr	r3, [pc, #404]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80096e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80096ea:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	6a1b      	ldr	r3, [r3, #32]
 80096f2:	4962      	ldr	r1, [pc, #392]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80096f4:	4313      	orrs	r3, r2
 80096f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009702:	2b00      	cmp	r3, #0
 8009704:	d00a      	beq.n	800971c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009706:	4b5d      	ldr	r3, [pc, #372]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009708:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800970c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009714:	4959      	ldr	r1, [pc, #356]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009716:	4313      	orrs	r3, r2
 8009718:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009724:	2b00      	cmp	r3, #0
 8009726:	d00a      	beq.n	800973e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009728:	4b54      	ldr	r3, [pc, #336]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800972a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800972e:	f023 0203 	bic.w	r2, r3, #3
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009736:	4951      	ldr	r1, [pc, #324]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009738:	4313      	orrs	r3, r2
 800973a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009746:	2b00      	cmp	r3, #0
 8009748:	d00a      	beq.n	8009760 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800974a:	4b4c      	ldr	r3, [pc, #304]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800974c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009750:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009758:	4948      	ldr	r1, [pc, #288]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800975a:	4313      	orrs	r3, r2
 800975c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009768:	2b00      	cmp	r3, #0
 800976a:	d015      	beq.n	8009798 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800976c:	4b43      	ldr	r3, [pc, #268]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800976e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009772:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800977a:	4940      	ldr	r1, [pc, #256]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800977c:	4313      	orrs	r3, r2
 800977e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009786:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800978a:	d105      	bne.n	8009798 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800978c:	4b3b      	ldr	r3, [pc, #236]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800978e:	68db      	ldr	r3, [r3, #12]
 8009790:	4a3a      	ldr	r2, [pc, #232]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009792:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009796:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d015      	beq.n	80097d0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80097a4:	4b35      	ldr	r3, [pc, #212]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80097aa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097b2:	4932      	ldr	r1, [pc, #200]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097b4:	4313      	orrs	r3, r2
 80097b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80097c2:	d105      	bne.n	80097d0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80097c4:	4b2d      	ldr	r3, [pc, #180]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097c6:	68db      	ldr	r3, [r3, #12]
 80097c8:	4a2c      	ldr	r2, [pc, #176]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80097ce:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d015      	beq.n	8009808 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80097dc:	4b27      	ldr	r3, [pc, #156]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80097e2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097ea:	4924      	ldr	r1, [pc, #144]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097ec:	4313      	orrs	r3, r2
 80097ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097f6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80097fa:	d105      	bne.n	8009808 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80097fc:	4b1f      	ldr	r3, [pc, #124]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80097fe:	68db      	ldr	r3, [r3, #12]
 8009800:	4a1e      	ldr	r2, [pc, #120]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009802:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009806:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009810:	2b00      	cmp	r3, #0
 8009812:	d015      	beq.n	8009840 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009814:	4b19      	ldr	r3, [pc, #100]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009816:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800981a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009822:	4916      	ldr	r1, [pc, #88]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009824:	4313      	orrs	r3, r2
 8009826:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800982e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009832:	d105      	bne.n	8009840 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009834:	4b11      	ldr	r3, [pc, #68]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009836:	68db      	ldr	r3, [r3, #12]
 8009838:	4a10      	ldr	r2, [pc, #64]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800983a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800983e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009848:	2b00      	cmp	r3, #0
 800984a:	d019      	beq.n	8009880 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800984c:	4b0b      	ldr	r3, [pc, #44]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800984e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009852:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800985a:	4908      	ldr	r1, [pc, #32]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800985c:	4313      	orrs	r3, r2
 800985e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009866:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800986a:	d109      	bne.n	8009880 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800986c:	4b03      	ldr	r3, [pc, #12]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800986e:	68db      	ldr	r3, [r3, #12]
 8009870:	4a02      	ldr	r2, [pc, #8]	; (800987c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009872:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009876:	60d3      	str	r3, [r2, #12]
 8009878:	e002      	b.n	8009880 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800987a:	bf00      	nop
 800987c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009888:	2b00      	cmp	r3, #0
 800988a:	d015      	beq.n	80098b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800988c:	4b29      	ldr	r3, [pc, #164]	; (8009934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800988e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009892:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800989a:	4926      	ldr	r1, [pc, #152]	; (8009934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800989c:	4313      	orrs	r3, r2
 800989e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80098aa:	d105      	bne.n	80098b8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80098ac:	4b21      	ldr	r3, [pc, #132]	; (8009934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80098ae:	68db      	ldr	r3, [r3, #12]
 80098b0:	4a20      	ldr	r2, [pc, #128]	; (8009934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80098b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80098b6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d015      	beq.n	80098f0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80098c4:	4b1b      	ldr	r3, [pc, #108]	; (8009934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80098c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098ca:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80098d2:	4918      	ldr	r1, [pc, #96]	; (8009934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80098d4:	4313      	orrs	r3, r2
 80098d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80098de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098e2:	d105      	bne.n	80098f0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80098e4:	4b13      	ldr	r3, [pc, #76]	; (8009934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80098e6:	68db      	ldr	r3, [r3, #12]
 80098e8:	4a12      	ldr	r2, [pc, #72]	; (8009934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80098ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80098ee:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d015      	beq.n	8009928 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80098fc:	4b0d      	ldr	r3, [pc, #52]	; (8009934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80098fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009902:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800990a:	490a      	ldr	r1, [pc, #40]	; (8009934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800990c:	4313      	orrs	r3, r2
 800990e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009916:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800991a:	d105      	bne.n	8009928 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800991c:	4b05      	ldr	r3, [pc, #20]	; (8009934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800991e:	68db      	ldr	r3, [r3, #12]
 8009920:	4a04      	ldr	r2, [pc, #16]	; (8009934 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009922:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009926:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8009928:	7cbb      	ldrb	r3, [r7, #18]
}
 800992a:	4618      	mov	r0, r3
 800992c:	3718      	adds	r7, #24
 800992e:	46bd      	mov	sp, r7
 8009930:	bd80      	pop	{r7, pc}
 8009932:	bf00      	nop
 8009934:	40021000 	.word	0x40021000

08009938 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b082      	sub	sp, #8
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d101      	bne.n	800994a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009946:	2301      	movs	r3, #1
 8009948:	e049      	b.n	80099de <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009950:	b2db      	uxtb	r3, r3
 8009952:	2b00      	cmp	r3, #0
 8009954:	d106      	bne.n	8009964 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2200      	movs	r2, #0
 800995a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800995e:	6878      	ldr	r0, [r7, #4]
 8009960:	f7fa f97e 	bl	8003c60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2202      	movs	r2, #2
 8009968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681a      	ldr	r2, [r3, #0]
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	3304      	adds	r3, #4
 8009974:	4619      	mov	r1, r3
 8009976:	4610      	mov	r0, r2
 8009978:	f000 fde6 	bl	800a548 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2201      	movs	r2, #1
 8009980:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2201      	movs	r2, #1
 8009988:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	2201      	movs	r2, #1
 8009990:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2201      	movs	r2, #1
 8009998:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2201      	movs	r2, #1
 80099a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	2201      	movs	r2, #1
 80099a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2201      	movs	r2, #1
 80099b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2201      	movs	r2, #1
 80099b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2201      	movs	r2, #1
 80099c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2201      	movs	r2, #1
 80099c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2201      	movs	r2, #1
 80099d0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2201      	movs	r2, #1
 80099d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80099dc:	2300      	movs	r3, #0
}
 80099de:	4618      	mov	r0, r3
 80099e0:	3708      	adds	r7, #8
 80099e2:	46bd      	mov	sp, r7
 80099e4:	bd80      	pop	{r7, pc}
	...

080099e8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80099e8:	b480      	push	{r7}
 80099ea:	b085      	sub	sp, #20
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099f6:	b2db      	uxtb	r3, r3
 80099f8:	2b01      	cmp	r3, #1
 80099fa:	d001      	beq.n	8009a00 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80099fc:	2301      	movs	r3, #1
 80099fe:	e04c      	b.n	8009a9a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2202      	movs	r2, #2
 8009a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	4a26      	ldr	r2, [pc, #152]	; (8009aa8 <HAL_TIM_Base_Start+0xc0>)
 8009a0e:	4293      	cmp	r3, r2
 8009a10:	d022      	beq.n	8009a58 <HAL_TIM_Base_Start+0x70>
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a1a:	d01d      	beq.n	8009a58 <HAL_TIM_Base_Start+0x70>
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	4a22      	ldr	r2, [pc, #136]	; (8009aac <HAL_TIM_Base_Start+0xc4>)
 8009a22:	4293      	cmp	r3, r2
 8009a24:	d018      	beq.n	8009a58 <HAL_TIM_Base_Start+0x70>
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	4a21      	ldr	r2, [pc, #132]	; (8009ab0 <HAL_TIM_Base_Start+0xc8>)
 8009a2c:	4293      	cmp	r3, r2
 8009a2e:	d013      	beq.n	8009a58 <HAL_TIM_Base_Start+0x70>
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	4a1f      	ldr	r2, [pc, #124]	; (8009ab4 <HAL_TIM_Base_Start+0xcc>)
 8009a36:	4293      	cmp	r3, r2
 8009a38:	d00e      	beq.n	8009a58 <HAL_TIM_Base_Start+0x70>
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	4a1e      	ldr	r2, [pc, #120]	; (8009ab8 <HAL_TIM_Base_Start+0xd0>)
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d009      	beq.n	8009a58 <HAL_TIM_Base_Start+0x70>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	4a1c      	ldr	r2, [pc, #112]	; (8009abc <HAL_TIM_Base_Start+0xd4>)
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	d004      	beq.n	8009a58 <HAL_TIM_Base_Start+0x70>
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	4a1b      	ldr	r2, [pc, #108]	; (8009ac0 <HAL_TIM_Base_Start+0xd8>)
 8009a54:	4293      	cmp	r3, r2
 8009a56:	d115      	bne.n	8009a84 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	689a      	ldr	r2, [r3, #8]
 8009a5e:	4b19      	ldr	r3, [pc, #100]	; (8009ac4 <HAL_TIM_Base_Start+0xdc>)
 8009a60:	4013      	ands	r3, r2
 8009a62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	2b06      	cmp	r3, #6
 8009a68:	d015      	beq.n	8009a96 <HAL_TIM_Base_Start+0xae>
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a70:	d011      	beq.n	8009a96 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	681a      	ldr	r2, [r3, #0]
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	f042 0201 	orr.w	r2, r2, #1
 8009a80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a82:	e008      	b.n	8009a96 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	681a      	ldr	r2, [r3, #0]
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	f042 0201 	orr.w	r2, r2, #1
 8009a92:	601a      	str	r2, [r3, #0]
 8009a94:	e000      	b.n	8009a98 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a96:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009a98:	2300      	movs	r3, #0
}
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	3714      	adds	r7, #20
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa4:	4770      	bx	lr
 8009aa6:	bf00      	nop
 8009aa8:	40012c00 	.word	0x40012c00
 8009aac:	40000400 	.word	0x40000400
 8009ab0:	40000800 	.word	0x40000800
 8009ab4:	40000c00 	.word	0x40000c00
 8009ab8:	40013400 	.word	0x40013400
 8009abc:	40014000 	.word	0x40014000
 8009ac0:	40015000 	.word	0x40015000
 8009ac4:	00010007 	.word	0x00010007

08009ac8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009ac8:	b480      	push	{r7}
 8009aca:	b085      	sub	sp, #20
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009ad6:	b2db      	uxtb	r3, r3
 8009ad8:	2b01      	cmp	r3, #1
 8009ada:	d001      	beq.n	8009ae0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009adc:	2301      	movs	r3, #1
 8009ade:	e054      	b.n	8009b8a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2202      	movs	r2, #2
 8009ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	68da      	ldr	r2, [r3, #12]
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	f042 0201 	orr.w	r2, r2, #1
 8009af6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	4a26      	ldr	r2, [pc, #152]	; (8009b98 <HAL_TIM_Base_Start_IT+0xd0>)
 8009afe:	4293      	cmp	r3, r2
 8009b00:	d022      	beq.n	8009b48 <HAL_TIM_Base_Start_IT+0x80>
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b0a:	d01d      	beq.n	8009b48 <HAL_TIM_Base_Start_IT+0x80>
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	4a22      	ldr	r2, [pc, #136]	; (8009b9c <HAL_TIM_Base_Start_IT+0xd4>)
 8009b12:	4293      	cmp	r3, r2
 8009b14:	d018      	beq.n	8009b48 <HAL_TIM_Base_Start_IT+0x80>
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	4a21      	ldr	r2, [pc, #132]	; (8009ba0 <HAL_TIM_Base_Start_IT+0xd8>)
 8009b1c:	4293      	cmp	r3, r2
 8009b1e:	d013      	beq.n	8009b48 <HAL_TIM_Base_Start_IT+0x80>
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	4a1f      	ldr	r2, [pc, #124]	; (8009ba4 <HAL_TIM_Base_Start_IT+0xdc>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d00e      	beq.n	8009b48 <HAL_TIM_Base_Start_IT+0x80>
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	4a1e      	ldr	r2, [pc, #120]	; (8009ba8 <HAL_TIM_Base_Start_IT+0xe0>)
 8009b30:	4293      	cmp	r3, r2
 8009b32:	d009      	beq.n	8009b48 <HAL_TIM_Base_Start_IT+0x80>
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	4a1c      	ldr	r2, [pc, #112]	; (8009bac <HAL_TIM_Base_Start_IT+0xe4>)
 8009b3a:	4293      	cmp	r3, r2
 8009b3c:	d004      	beq.n	8009b48 <HAL_TIM_Base_Start_IT+0x80>
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	4a1b      	ldr	r2, [pc, #108]	; (8009bb0 <HAL_TIM_Base_Start_IT+0xe8>)
 8009b44:	4293      	cmp	r3, r2
 8009b46:	d115      	bne.n	8009b74 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	689a      	ldr	r2, [r3, #8]
 8009b4e:	4b19      	ldr	r3, [pc, #100]	; (8009bb4 <HAL_TIM_Base_Start_IT+0xec>)
 8009b50:	4013      	ands	r3, r2
 8009b52:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	2b06      	cmp	r3, #6
 8009b58:	d015      	beq.n	8009b86 <HAL_TIM_Base_Start_IT+0xbe>
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009b60:	d011      	beq.n	8009b86 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	681a      	ldr	r2, [r3, #0]
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	f042 0201 	orr.w	r2, r2, #1
 8009b70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b72:	e008      	b.n	8009b86 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	681a      	ldr	r2, [r3, #0]
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	f042 0201 	orr.w	r2, r2, #1
 8009b82:	601a      	str	r2, [r3, #0]
 8009b84:	e000      	b.n	8009b88 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b86:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009b88:	2300      	movs	r3, #0
}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	3714      	adds	r7, #20
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b94:	4770      	bx	lr
 8009b96:	bf00      	nop
 8009b98:	40012c00 	.word	0x40012c00
 8009b9c:	40000400 	.word	0x40000400
 8009ba0:	40000800 	.word	0x40000800
 8009ba4:	40000c00 	.word	0x40000c00
 8009ba8:	40013400 	.word	0x40013400
 8009bac:	40014000 	.word	0x40014000
 8009bb0:	40015000 	.word	0x40015000
 8009bb4:	00010007 	.word	0x00010007

08009bb8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b083      	sub	sp, #12
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	68da      	ldr	r2, [r3, #12]
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	f022 0201 	bic.w	r2, r2, #1
 8009bce:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	6a1a      	ldr	r2, [r3, #32]
 8009bd6:	f241 1311 	movw	r3, #4369	; 0x1111
 8009bda:	4013      	ands	r3, r2
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d10f      	bne.n	8009c00 <HAL_TIM_Base_Stop_IT+0x48>
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	6a1a      	ldr	r2, [r3, #32]
 8009be6:	f244 4344 	movw	r3, #17476	; 0x4444
 8009bea:	4013      	ands	r3, r2
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d107      	bne.n	8009c00 <HAL_TIM_Base_Stop_IT+0x48>
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	681a      	ldr	r2, [r3, #0]
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	f022 0201 	bic.w	r2, r2, #1
 8009bfe:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2201      	movs	r2, #1
 8009c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8009c08:	2300      	movs	r3, #0
}
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	370c      	adds	r7, #12
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c14:	4770      	bx	lr

08009c16 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009c16:	b580      	push	{r7, lr}
 8009c18:	b082      	sub	sp, #8
 8009c1a:	af00      	add	r7, sp, #0
 8009c1c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d101      	bne.n	8009c28 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009c24:	2301      	movs	r3, #1
 8009c26:	e049      	b.n	8009cbc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009c2e:	b2db      	uxtb	r3, r3
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d106      	bne.n	8009c42 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2200      	movs	r2, #0
 8009c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009c3c:	6878      	ldr	r0, [r7, #4]
 8009c3e:	f000 f841 	bl	8009cc4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2202      	movs	r2, #2
 8009c46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681a      	ldr	r2, [r3, #0]
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	3304      	adds	r3, #4
 8009c52:	4619      	mov	r1, r3
 8009c54:	4610      	mov	r0, r2
 8009c56:	f000 fc77 	bl	800a548 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	2201      	movs	r2, #1
 8009c5e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	2201      	movs	r2, #1
 8009c66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2201      	movs	r2, #1
 8009c6e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2201      	movs	r2, #1
 8009c76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2201      	movs	r2, #1
 8009c7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	2201      	movs	r2, #1
 8009c86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2201      	movs	r2, #1
 8009c8e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2201      	movs	r2, #1
 8009c96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	2201      	movs	r2, #1
 8009c9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2201      	movs	r2, #1
 8009ca6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2201      	movs	r2, #1
 8009cae:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	2201      	movs	r2, #1
 8009cb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009cba:	2300      	movs	r3, #0
}
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	3708      	adds	r7, #8
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	bd80      	pop	{r7, pc}

08009cc4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009cc4:	b480      	push	{r7}
 8009cc6:	b083      	sub	sp, #12
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009ccc:	bf00      	nop
 8009cce:	370c      	adds	r7, #12
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd6:	4770      	bx	lr

08009cd8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b084      	sub	sp, #16
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	6078      	str	r0, [r7, #4]
 8009ce0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009ce2:	683b      	ldr	r3, [r7, #0]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d109      	bne.n	8009cfc <HAL_TIM_PWM_Start+0x24>
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009cee:	b2db      	uxtb	r3, r3
 8009cf0:	2b01      	cmp	r3, #1
 8009cf2:	bf14      	ite	ne
 8009cf4:	2301      	movne	r3, #1
 8009cf6:	2300      	moveq	r3, #0
 8009cf8:	b2db      	uxtb	r3, r3
 8009cfa:	e03c      	b.n	8009d76 <HAL_TIM_PWM_Start+0x9e>
 8009cfc:	683b      	ldr	r3, [r7, #0]
 8009cfe:	2b04      	cmp	r3, #4
 8009d00:	d109      	bne.n	8009d16 <HAL_TIM_PWM_Start+0x3e>
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009d08:	b2db      	uxtb	r3, r3
 8009d0a:	2b01      	cmp	r3, #1
 8009d0c:	bf14      	ite	ne
 8009d0e:	2301      	movne	r3, #1
 8009d10:	2300      	moveq	r3, #0
 8009d12:	b2db      	uxtb	r3, r3
 8009d14:	e02f      	b.n	8009d76 <HAL_TIM_PWM_Start+0x9e>
 8009d16:	683b      	ldr	r3, [r7, #0]
 8009d18:	2b08      	cmp	r3, #8
 8009d1a:	d109      	bne.n	8009d30 <HAL_TIM_PWM_Start+0x58>
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009d22:	b2db      	uxtb	r3, r3
 8009d24:	2b01      	cmp	r3, #1
 8009d26:	bf14      	ite	ne
 8009d28:	2301      	movne	r3, #1
 8009d2a:	2300      	moveq	r3, #0
 8009d2c:	b2db      	uxtb	r3, r3
 8009d2e:	e022      	b.n	8009d76 <HAL_TIM_PWM_Start+0x9e>
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	2b0c      	cmp	r3, #12
 8009d34:	d109      	bne.n	8009d4a <HAL_TIM_PWM_Start+0x72>
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009d3c:	b2db      	uxtb	r3, r3
 8009d3e:	2b01      	cmp	r3, #1
 8009d40:	bf14      	ite	ne
 8009d42:	2301      	movne	r3, #1
 8009d44:	2300      	moveq	r3, #0
 8009d46:	b2db      	uxtb	r3, r3
 8009d48:	e015      	b.n	8009d76 <HAL_TIM_PWM_Start+0x9e>
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	2b10      	cmp	r3, #16
 8009d4e:	d109      	bne.n	8009d64 <HAL_TIM_PWM_Start+0x8c>
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009d56:	b2db      	uxtb	r3, r3
 8009d58:	2b01      	cmp	r3, #1
 8009d5a:	bf14      	ite	ne
 8009d5c:	2301      	movne	r3, #1
 8009d5e:	2300      	moveq	r3, #0
 8009d60:	b2db      	uxtb	r3, r3
 8009d62:	e008      	b.n	8009d76 <HAL_TIM_PWM_Start+0x9e>
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009d6a:	b2db      	uxtb	r3, r3
 8009d6c:	2b01      	cmp	r3, #1
 8009d6e:	bf14      	ite	ne
 8009d70:	2301      	movne	r3, #1
 8009d72:	2300      	moveq	r3, #0
 8009d74:	b2db      	uxtb	r3, r3
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d001      	beq.n	8009d7e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	e0a6      	b.n	8009ecc <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009d7e:	683b      	ldr	r3, [r7, #0]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d104      	bne.n	8009d8e <HAL_TIM_PWM_Start+0xb6>
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2202      	movs	r2, #2
 8009d88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009d8c:	e023      	b.n	8009dd6 <HAL_TIM_PWM_Start+0xfe>
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	2b04      	cmp	r3, #4
 8009d92:	d104      	bne.n	8009d9e <HAL_TIM_PWM_Start+0xc6>
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2202      	movs	r2, #2
 8009d98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009d9c:	e01b      	b.n	8009dd6 <HAL_TIM_PWM_Start+0xfe>
 8009d9e:	683b      	ldr	r3, [r7, #0]
 8009da0:	2b08      	cmp	r3, #8
 8009da2:	d104      	bne.n	8009dae <HAL_TIM_PWM_Start+0xd6>
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	2202      	movs	r2, #2
 8009da8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009dac:	e013      	b.n	8009dd6 <HAL_TIM_PWM_Start+0xfe>
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	2b0c      	cmp	r3, #12
 8009db2:	d104      	bne.n	8009dbe <HAL_TIM_PWM_Start+0xe6>
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	2202      	movs	r2, #2
 8009db8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009dbc:	e00b      	b.n	8009dd6 <HAL_TIM_PWM_Start+0xfe>
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	2b10      	cmp	r3, #16
 8009dc2:	d104      	bne.n	8009dce <HAL_TIM_PWM_Start+0xf6>
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2202      	movs	r2, #2
 8009dc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009dcc:	e003      	b.n	8009dd6 <HAL_TIM_PWM_Start+0xfe>
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	2202      	movs	r2, #2
 8009dd2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	2201      	movs	r2, #1
 8009ddc:	6839      	ldr	r1, [r7, #0]
 8009dde:	4618      	mov	r0, r3
 8009de0:	f001 f8e3 	bl	800afaa <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	4a3a      	ldr	r2, [pc, #232]	; (8009ed4 <HAL_TIM_PWM_Start+0x1fc>)
 8009dea:	4293      	cmp	r3, r2
 8009dec:	d018      	beq.n	8009e20 <HAL_TIM_PWM_Start+0x148>
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	4a39      	ldr	r2, [pc, #228]	; (8009ed8 <HAL_TIM_PWM_Start+0x200>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d013      	beq.n	8009e20 <HAL_TIM_PWM_Start+0x148>
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	4a37      	ldr	r2, [pc, #220]	; (8009edc <HAL_TIM_PWM_Start+0x204>)
 8009dfe:	4293      	cmp	r3, r2
 8009e00:	d00e      	beq.n	8009e20 <HAL_TIM_PWM_Start+0x148>
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	4a36      	ldr	r2, [pc, #216]	; (8009ee0 <HAL_TIM_PWM_Start+0x208>)
 8009e08:	4293      	cmp	r3, r2
 8009e0a:	d009      	beq.n	8009e20 <HAL_TIM_PWM_Start+0x148>
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	4a34      	ldr	r2, [pc, #208]	; (8009ee4 <HAL_TIM_PWM_Start+0x20c>)
 8009e12:	4293      	cmp	r3, r2
 8009e14:	d004      	beq.n	8009e20 <HAL_TIM_PWM_Start+0x148>
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	4a33      	ldr	r2, [pc, #204]	; (8009ee8 <HAL_TIM_PWM_Start+0x210>)
 8009e1c:	4293      	cmp	r3, r2
 8009e1e:	d101      	bne.n	8009e24 <HAL_TIM_PWM_Start+0x14c>
 8009e20:	2301      	movs	r3, #1
 8009e22:	e000      	b.n	8009e26 <HAL_TIM_PWM_Start+0x14e>
 8009e24:	2300      	movs	r3, #0
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d007      	beq.n	8009e3a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009e38:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	4a25      	ldr	r2, [pc, #148]	; (8009ed4 <HAL_TIM_PWM_Start+0x1fc>)
 8009e40:	4293      	cmp	r3, r2
 8009e42:	d022      	beq.n	8009e8a <HAL_TIM_PWM_Start+0x1b2>
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e4c:	d01d      	beq.n	8009e8a <HAL_TIM_PWM_Start+0x1b2>
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	4a26      	ldr	r2, [pc, #152]	; (8009eec <HAL_TIM_PWM_Start+0x214>)
 8009e54:	4293      	cmp	r3, r2
 8009e56:	d018      	beq.n	8009e8a <HAL_TIM_PWM_Start+0x1b2>
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	4a24      	ldr	r2, [pc, #144]	; (8009ef0 <HAL_TIM_PWM_Start+0x218>)
 8009e5e:	4293      	cmp	r3, r2
 8009e60:	d013      	beq.n	8009e8a <HAL_TIM_PWM_Start+0x1b2>
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	4a23      	ldr	r2, [pc, #140]	; (8009ef4 <HAL_TIM_PWM_Start+0x21c>)
 8009e68:	4293      	cmp	r3, r2
 8009e6a:	d00e      	beq.n	8009e8a <HAL_TIM_PWM_Start+0x1b2>
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	4a19      	ldr	r2, [pc, #100]	; (8009ed8 <HAL_TIM_PWM_Start+0x200>)
 8009e72:	4293      	cmp	r3, r2
 8009e74:	d009      	beq.n	8009e8a <HAL_TIM_PWM_Start+0x1b2>
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	4a18      	ldr	r2, [pc, #96]	; (8009edc <HAL_TIM_PWM_Start+0x204>)
 8009e7c:	4293      	cmp	r3, r2
 8009e7e:	d004      	beq.n	8009e8a <HAL_TIM_PWM_Start+0x1b2>
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	4a18      	ldr	r2, [pc, #96]	; (8009ee8 <HAL_TIM_PWM_Start+0x210>)
 8009e86:	4293      	cmp	r3, r2
 8009e88:	d115      	bne.n	8009eb6 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	689a      	ldr	r2, [r3, #8]
 8009e90:	4b19      	ldr	r3, [pc, #100]	; (8009ef8 <HAL_TIM_PWM_Start+0x220>)
 8009e92:	4013      	ands	r3, r2
 8009e94:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	2b06      	cmp	r3, #6
 8009e9a:	d015      	beq.n	8009ec8 <HAL_TIM_PWM_Start+0x1f0>
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009ea2:	d011      	beq.n	8009ec8 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	681a      	ldr	r2, [r3, #0]
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	f042 0201 	orr.w	r2, r2, #1
 8009eb2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009eb4:	e008      	b.n	8009ec8 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	681a      	ldr	r2, [r3, #0]
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	f042 0201 	orr.w	r2, r2, #1
 8009ec4:	601a      	str	r2, [r3, #0]
 8009ec6:	e000      	b.n	8009eca <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ec8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009eca:	2300      	movs	r3, #0
}
 8009ecc:	4618      	mov	r0, r3
 8009ece:	3710      	adds	r7, #16
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	bd80      	pop	{r7, pc}
 8009ed4:	40012c00 	.word	0x40012c00
 8009ed8:	40013400 	.word	0x40013400
 8009edc:	40014000 	.word	0x40014000
 8009ee0:	40014400 	.word	0x40014400
 8009ee4:	40014800 	.word	0x40014800
 8009ee8:	40015000 	.word	0x40015000
 8009eec:	40000400 	.word	0x40000400
 8009ef0:	40000800 	.word	0x40000800
 8009ef4:	40000c00 	.word	0x40000c00
 8009ef8:	00010007 	.word	0x00010007

08009efc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b082      	sub	sp, #8
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	691b      	ldr	r3, [r3, #16]
 8009f0a:	f003 0302 	and.w	r3, r3, #2
 8009f0e:	2b02      	cmp	r3, #2
 8009f10:	d122      	bne.n	8009f58 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	68db      	ldr	r3, [r3, #12]
 8009f18:	f003 0302 	and.w	r3, r3, #2
 8009f1c:	2b02      	cmp	r3, #2
 8009f1e:	d11b      	bne.n	8009f58 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f06f 0202 	mvn.w	r2, #2
 8009f28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2201      	movs	r2, #1
 8009f2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	699b      	ldr	r3, [r3, #24]
 8009f36:	f003 0303 	and.w	r3, r3, #3
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d003      	beq.n	8009f46 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009f3e:	6878      	ldr	r0, [r7, #4]
 8009f40:	f000 fae3 	bl	800a50a <HAL_TIM_IC_CaptureCallback>
 8009f44:	e005      	b.n	8009f52 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f46:	6878      	ldr	r0, [r7, #4]
 8009f48:	f000 fad5 	bl	800a4f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f4c:	6878      	ldr	r0, [r7, #4]
 8009f4e:	f000 fae6 	bl	800a51e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2200      	movs	r2, #0
 8009f56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	691b      	ldr	r3, [r3, #16]
 8009f5e:	f003 0304 	and.w	r3, r3, #4
 8009f62:	2b04      	cmp	r3, #4
 8009f64:	d122      	bne.n	8009fac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	68db      	ldr	r3, [r3, #12]
 8009f6c:	f003 0304 	and.w	r3, r3, #4
 8009f70:	2b04      	cmp	r3, #4
 8009f72:	d11b      	bne.n	8009fac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	f06f 0204 	mvn.w	r2, #4
 8009f7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2202      	movs	r2, #2
 8009f82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	699b      	ldr	r3, [r3, #24]
 8009f8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d003      	beq.n	8009f9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	f000 fab9 	bl	800a50a <HAL_TIM_IC_CaptureCallback>
 8009f98:	e005      	b.n	8009fa6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	f000 faab 	bl	800a4f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009fa0:	6878      	ldr	r0, [r7, #4]
 8009fa2:	f000 fabc 	bl	800a51e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2200      	movs	r2, #0
 8009faa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	691b      	ldr	r3, [r3, #16]
 8009fb2:	f003 0308 	and.w	r3, r3, #8
 8009fb6:	2b08      	cmp	r3, #8
 8009fb8:	d122      	bne.n	800a000 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	68db      	ldr	r3, [r3, #12]
 8009fc0:	f003 0308 	and.w	r3, r3, #8
 8009fc4:	2b08      	cmp	r3, #8
 8009fc6:	d11b      	bne.n	800a000 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	f06f 0208 	mvn.w	r2, #8
 8009fd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2204      	movs	r2, #4
 8009fd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	69db      	ldr	r3, [r3, #28]
 8009fde:	f003 0303 	and.w	r3, r3, #3
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d003      	beq.n	8009fee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009fe6:	6878      	ldr	r0, [r7, #4]
 8009fe8:	f000 fa8f 	bl	800a50a <HAL_TIM_IC_CaptureCallback>
 8009fec:	e005      	b.n	8009ffa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009fee:	6878      	ldr	r0, [r7, #4]
 8009ff0:	f000 fa81 	bl	800a4f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ff4:	6878      	ldr	r0, [r7, #4]
 8009ff6:	f000 fa92 	bl	800a51e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	691b      	ldr	r3, [r3, #16]
 800a006:	f003 0310 	and.w	r3, r3, #16
 800a00a:	2b10      	cmp	r3, #16
 800a00c:	d122      	bne.n	800a054 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	68db      	ldr	r3, [r3, #12]
 800a014:	f003 0310 	and.w	r3, r3, #16
 800a018:	2b10      	cmp	r3, #16
 800a01a:	d11b      	bne.n	800a054 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	f06f 0210 	mvn.w	r2, #16
 800a024:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	2208      	movs	r2, #8
 800a02a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	69db      	ldr	r3, [r3, #28]
 800a032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a036:	2b00      	cmp	r3, #0
 800a038:	d003      	beq.n	800a042 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a03a:	6878      	ldr	r0, [r7, #4]
 800a03c:	f000 fa65 	bl	800a50a <HAL_TIM_IC_CaptureCallback>
 800a040:	e005      	b.n	800a04e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f000 fa57 	bl	800a4f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f000 fa68 	bl	800a51e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	2200      	movs	r2, #0
 800a052:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	691b      	ldr	r3, [r3, #16]
 800a05a:	f003 0301 	and.w	r3, r3, #1
 800a05e:	2b01      	cmp	r3, #1
 800a060:	d10e      	bne.n	800a080 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	68db      	ldr	r3, [r3, #12]
 800a068:	f003 0301 	and.w	r3, r3, #1
 800a06c:	2b01      	cmp	r3, #1
 800a06e:	d107      	bne.n	800a080 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	f06f 0201 	mvn.w	r2, #1
 800a078:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a07a:	6878      	ldr	r0, [r7, #4]
 800a07c:	f7f9 f8ae 	bl	80031dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	691b      	ldr	r3, [r3, #16]
 800a086:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a08a:	2b80      	cmp	r3, #128	; 0x80
 800a08c:	d10e      	bne.n	800a0ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	68db      	ldr	r3, [r3, #12]
 800a094:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a098:	2b80      	cmp	r3, #128	; 0x80
 800a09a:	d107      	bne.n	800a0ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a0a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a0a6:	6878      	ldr	r0, [r7, #4]
 800a0a8:	f001 fada 	bl	800b660 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	691b      	ldr	r3, [r3, #16]
 800a0b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a0ba:	d10e      	bne.n	800a0da <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	68db      	ldr	r3, [r3, #12]
 800a0c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0c6:	2b80      	cmp	r3, #128	; 0x80
 800a0c8:	d107      	bne.n	800a0da <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a0d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a0d4:	6878      	ldr	r0, [r7, #4]
 800a0d6:	f001 facd 	bl	800b674 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	691b      	ldr	r3, [r3, #16]
 800a0e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0e4:	2b40      	cmp	r3, #64	; 0x40
 800a0e6:	d10e      	bne.n	800a106 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	68db      	ldr	r3, [r3, #12]
 800a0ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0f2:	2b40      	cmp	r3, #64	; 0x40
 800a0f4:	d107      	bne.n	800a106 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a0fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a100:	6878      	ldr	r0, [r7, #4]
 800a102:	f000 fa16 	bl	800a532 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	691b      	ldr	r3, [r3, #16]
 800a10c:	f003 0320 	and.w	r3, r3, #32
 800a110:	2b20      	cmp	r3, #32
 800a112:	d10e      	bne.n	800a132 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	68db      	ldr	r3, [r3, #12]
 800a11a:	f003 0320 	and.w	r3, r3, #32
 800a11e:	2b20      	cmp	r3, #32
 800a120:	d107      	bne.n	800a132 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	f06f 0220 	mvn.w	r2, #32
 800a12a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a12c:	6878      	ldr	r0, [r7, #4]
 800a12e:	f001 fa8d 	bl	800b64c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	691b      	ldr	r3, [r3, #16]
 800a138:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a13c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a140:	d10f      	bne.n	800a162 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	68db      	ldr	r3, [r3, #12]
 800a148:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a14c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a150:	d107      	bne.n	800a162 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800a15a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800a15c:	6878      	ldr	r0, [r7, #4]
 800a15e:	f001 fa93 	bl	800b688 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	691b      	ldr	r3, [r3, #16]
 800a168:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a16c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a170:	d10f      	bne.n	800a192 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	68db      	ldr	r3, [r3, #12]
 800a178:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a17c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a180:	d107      	bne.n	800a192 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800a18a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f001 fa85 	bl	800b69c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	691b      	ldr	r3, [r3, #16]
 800a198:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a19c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a1a0:	d10f      	bne.n	800a1c2 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	68db      	ldr	r3, [r3, #12]
 800a1a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a1ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a1b0:	d107      	bne.n	800a1c2 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800a1ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800a1bc:	6878      	ldr	r0, [r7, #4]
 800a1be:	f001 fa77 	bl	800b6b0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	691b      	ldr	r3, [r3, #16]
 800a1c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a1cc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a1d0:	d10f      	bne.n	800a1f2 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	68db      	ldr	r3, [r3, #12]
 800a1d8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a1dc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a1e0:	d107      	bne.n	800a1f2 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800a1ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800a1ec:	6878      	ldr	r0, [r7, #4]
 800a1ee:	f001 fa69 	bl	800b6c4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a1f2:	bf00      	nop
 800a1f4:	3708      	adds	r7, #8
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bd80      	pop	{r7, pc}
	...

0800a1fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b086      	sub	sp, #24
 800a200:	af00      	add	r7, sp, #0
 800a202:	60f8      	str	r0, [r7, #12]
 800a204:	60b9      	str	r1, [r7, #8]
 800a206:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a208:	2300      	movs	r3, #0
 800a20a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a212:	2b01      	cmp	r3, #1
 800a214:	d101      	bne.n	800a21a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a216:	2302      	movs	r3, #2
 800a218:	e0ff      	b.n	800a41a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	2201      	movs	r2, #1
 800a21e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	2b14      	cmp	r3, #20
 800a226:	f200 80f0 	bhi.w	800a40a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a22a:	a201      	add	r2, pc, #4	; (adr r2, 800a230 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a22c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a230:	0800a285 	.word	0x0800a285
 800a234:	0800a40b 	.word	0x0800a40b
 800a238:	0800a40b 	.word	0x0800a40b
 800a23c:	0800a40b 	.word	0x0800a40b
 800a240:	0800a2c5 	.word	0x0800a2c5
 800a244:	0800a40b 	.word	0x0800a40b
 800a248:	0800a40b 	.word	0x0800a40b
 800a24c:	0800a40b 	.word	0x0800a40b
 800a250:	0800a307 	.word	0x0800a307
 800a254:	0800a40b 	.word	0x0800a40b
 800a258:	0800a40b 	.word	0x0800a40b
 800a25c:	0800a40b 	.word	0x0800a40b
 800a260:	0800a347 	.word	0x0800a347
 800a264:	0800a40b 	.word	0x0800a40b
 800a268:	0800a40b 	.word	0x0800a40b
 800a26c:	0800a40b 	.word	0x0800a40b
 800a270:	0800a389 	.word	0x0800a389
 800a274:	0800a40b 	.word	0x0800a40b
 800a278:	0800a40b 	.word	0x0800a40b
 800a27c:	0800a40b 	.word	0x0800a40b
 800a280:	0800a3c9 	.word	0x0800a3c9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	68b9      	ldr	r1, [r7, #8]
 800a28a:	4618      	mov	r0, r3
 800a28c:	f000 fa04 	bl	800a698 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	699a      	ldr	r2, [r3, #24]
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	f042 0208 	orr.w	r2, r2, #8
 800a29e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	699a      	ldr	r2, [r3, #24]
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	f022 0204 	bic.w	r2, r2, #4
 800a2ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	6999      	ldr	r1, [r3, #24]
 800a2b6:	68bb      	ldr	r3, [r7, #8]
 800a2b8:	691a      	ldr	r2, [r3, #16]
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	430a      	orrs	r2, r1
 800a2c0:	619a      	str	r2, [r3, #24]
      break;
 800a2c2:	e0a5      	b.n	800a410 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	68b9      	ldr	r1, [r7, #8]
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	f000 fa7e 	bl	800a7cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	699a      	ldr	r2, [r3, #24]
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a2de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	699a      	ldr	r2, [r3, #24]
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a2ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	6999      	ldr	r1, [r3, #24]
 800a2f6:	68bb      	ldr	r3, [r7, #8]
 800a2f8:	691b      	ldr	r3, [r3, #16]
 800a2fa:	021a      	lsls	r2, r3, #8
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	430a      	orrs	r2, r1
 800a302:	619a      	str	r2, [r3, #24]
      break;
 800a304:	e084      	b.n	800a410 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	68b9      	ldr	r1, [r7, #8]
 800a30c:	4618      	mov	r0, r3
 800a30e:	f000 faf1 	bl	800a8f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	69da      	ldr	r2, [r3, #28]
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	f042 0208 	orr.w	r2, r2, #8
 800a320:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	69da      	ldr	r2, [r3, #28]
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	f022 0204 	bic.w	r2, r2, #4
 800a330:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	69d9      	ldr	r1, [r3, #28]
 800a338:	68bb      	ldr	r3, [r7, #8]
 800a33a:	691a      	ldr	r2, [r3, #16]
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	430a      	orrs	r2, r1
 800a342:	61da      	str	r2, [r3, #28]
      break;
 800a344:	e064      	b.n	800a410 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	68b9      	ldr	r1, [r7, #8]
 800a34c:	4618      	mov	r0, r3
 800a34e:	f000 fb63 	bl	800aa18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	69da      	ldr	r2, [r3, #28]
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a360:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	69da      	ldr	r2, [r3, #28]
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a370:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	69d9      	ldr	r1, [r3, #28]
 800a378:	68bb      	ldr	r3, [r7, #8]
 800a37a:	691b      	ldr	r3, [r3, #16]
 800a37c:	021a      	lsls	r2, r3, #8
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	430a      	orrs	r2, r1
 800a384:	61da      	str	r2, [r3, #28]
      break;
 800a386:	e043      	b.n	800a410 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	68b9      	ldr	r1, [r7, #8]
 800a38e:	4618      	mov	r0, r3
 800a390:	f000 fbd6 	bl	800ab40 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	f042 0208 	orr.w	r2, r2, #8
 800a3a2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	f022 0204 	bic.w	r2, r2, #4
 800a3b2:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800a3ba:	68bb      	ldr	r3, [r7, #8]
 800a3bc:	691a      	ldr	r2, [r3, #16]
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	430a      	orrs	r2, r1
 800a3c4:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800a3c6:	e023      	b.n	800a410 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	68b9      	ldr	r1, [r7, #8]
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	f000 fc20 	bl	800ac14 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a3e2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a3f2:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800a3fa:	68bb      	ldr	r3, [r7, #8]
 800a3fc:	691b      	ldr	r3, [r3, #16]
 800a3fe:	021a      	lsls	r2, r3, #8
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	430a      	orrs	r2, r1
 800a406:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800a408:	e002      	b.n	800a410 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a40a:	2301      	movs	r3, #1
 800a40c:	75fb      	strb	r3, [r7, #23]
      break;
 800a40e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	2200      	movs	r2, #0
 800a414:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a418:	7dfb      	ldrb	r3, [r7, #23]
}
 800a41a:	4618      	mov	r0, r3
 800a41c:	3718      	adds	r7, #24
 800a41e:	46bd      	mov	sp, r7
 800a420:	bd80      	pop	{r7, pc}
 800a422:	bf00      	nop

0800a424 <HAL_TIM_GenerateEvent>:
  *         only for timer instances supporting break input(s).
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 800a424:	b480      	push	{r7}
 800a426:	b083      	sub	sp, #12
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
 800a42c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a434:	2b01      	cmp	r3, #1
 800a436:	d101      	bne.n	800a43c <HAL_TIM_GenerateEvent+0x18>
 800a438:	2302      	movs	r3, #2
 800a43a:	e014      	b.n	800a466 <HAL_TIM_GenerateEvent+0x42>
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	2201      	movs	r2, #1
 800a440:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2202      	movs	r2, #2
 800a448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	683a      	ldr	r2, [r7, #0]
 800a452:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	2201      	movs	r2, #1
 800a458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	2200      	movs	r2, #0
 800a460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 800a464:	2300      	movs	r3, #0
}
 800a466:	4618      	mov	r0, r3
 800a468:	370c      	adds	r7, #12
 800a46a:	46bd      	mov	sp, r7
 800a46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a470:	4770      	bx	lr

0800a472 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800a472:	b580      	push	{r7, lr}
 800a474:	b082      	sub	sp, #8
 800a476:	af00      	add	r7, sp, #0
 800a478:	6078      	str	r0, [r7, #4]
 800a47a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a482:	2b01      	cmp	r3, #1
 800a484:	d101      	bne.n	800a48a <HAL_TIM_SlaveConfigSynchro+0x18>
 800a486:	2302      	movs	r3, #2
 800a488:	e031      	b.n	800a4ee <HAL_TIM_SlaveConfigSynchro+0x7c>
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	2201      	movs	r2, #1
 800a48e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2202      	movs	r2, #2
 800a496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800a49a:	6839      	ldr	r1, [r7, #0]
 800a49c:	6878      	ldr	r0, [r7, #4]
 800a49e:	f000 fc25 	bl	800acec <TIM_SlaveTimer_SetConfig>
 800a4a2:	4603      	mov	r3, r0
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d009      	beq.n	800a4bc <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	2201      	movs	r2, #1
 800a4ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800a4b8:	2301      	movs	r3, #1
 800a4ba:	e018      	b.n	800a4ee <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	68da      	ldr	r2, [r3, #12]
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a4ca:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	68da      	ldr	r2, [r3, #12]
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a4da:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2201      	movs	r2, #1
 800a4e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a4ec:	2300      	movs	r3, #0
}
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	3708      	adds	r7, #8
 800a4f2:	46bd      	mov	sp, r7
 800a4f4:	bd80      	pop	{r7, pc}

0800a4f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a4f6:	b480      	push	{r7}
 800a4f8:	b083      	sub	sp, #12
 800a4fa:	af00      	add	r7, sp, #0
 800a4fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a4fe:	bf00      	nop
 800a500:	370c      	adds	r7, #12
 800a502:	46bd      	mov	sp, r7
 800a504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a508:	4770      	bx	lr

0800a50a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a50a:	b480      	push	{r7}
 800a50c:	b083      	sub	sp, #12
 800a50e:	af00      	add	r7, sp, #0
 800a510:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a512:	bf00      	nop
 800a514:	370c      	adds	r7, #12
 800a516:	46bd      	mov	sp, r7
 800a518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51c:	4770      	bx	lr

0800a51e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a51e:	b480      	push	{r7}
 800a520:	b083      	sub	sp, #12
 800a522:	af00      	add	r7, sp, #0
 800a524:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a526:	bf00      	nop
 800a528:	370c      	adds	r7, #12
 800a52a:	46bd      	mov	sp, r7
 800a52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a530:	4770      	bx	lr

0800a532 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a532:	b480      	push	{r7}
 800a534:	b083      	sub	sp, #12
 800a536:	af00      	add	r7, sp, #0
 800a538:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a53a:	bf00      	nop
 800a53c:	370c      	adds	r7, #12
 800a53e:	46bd      	mov	sp, r7
 800a540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a544:	4770      	bx	lr
	...

0800a548 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a548:	b480      	push	{r7}
 800a54a:	b085      	sub	sp, #20
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
 800a550:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	4a46      	ldr	r2, [pc, #280]	; (800a674 <TIM_Base_SetConfig+0x12c>)
 800a55c:	4293      	cmp	r3, r2
 800a55e:	d017      	beq.n	800a590 <TIM_Base_SetConfig+0x48>
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a566:	d013      	beq.n	800a590 <TIM_Base_SetConfig+0x48>
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	4a43      	ldr	r2, [pc, #268]	; (800a678 <TIM_Base_SetConfig+0x130>)
 800a56c:	4293      	cmp	r3, r2
 800a56e:	d00f      	beq.n	800a590 <TIM_Base_SetConfig+0x48>
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	4a42      	ldr	r2, [pc, #264]	; (800a67c <TIM_Base_SetConfig+0x134>)
 800a574:	4293      	cmp	r3, r2
 800a576:	d00b      	beq.n	800a590 <TIM_Base_SetConfig+0x48>
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	4a41      	ldr	r2, [pc, #260]	; (800a680 <TIM_Base_SetConfig+0x138>)
 800a57c:	4293      	cmp	r3, r2
 800a57e:	d007      	beq.n	800a590 <TIM_Base_SetConfig+0x48>
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	4a40      	ldr	r2, [pc, #256]	; (800a684 <TIM_Base_SetConfig+0x13c>)
 800a584:	4293      	cmp	r3, r2
 800a586:	d003      	beq.n	800a590 <TIM_Base_SetConfig+0x48>
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	4a3f      	ldr	r2, [pc, #252]	; (800a688 <TIM_Base_SetConfig+0x140>)
 800a58c:	4293      	cmp	r3, r2
 800a58e:	d108      	bne.n	800a5a2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a596:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a598:	683b      	ldr	r3, [r7, #0]
 800a59a:	685b      	ldr	r3, [r3, #4]
 800a59c:	68fa      	ldr	r2, [r7, #12]
 800a59e:	4313      	orrs	r3, r2
 800a5a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	4a33      	ldr	r2, [pc, #204]	; (800a674 <TIM_Base_SetConfig+0x12c>)
 800a5a6:	4293      	cmp	r3, r2
 800a5a8:	d023      	beq.n	800a5f2 <TIM_Base_SetConfig+0xaa>
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a5b0:	d01f      	beq.n	800a5f2 <TIM_Base_SetConfig+0xaa>
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	4a30      	ldr	r2, [pc, #192]	; (800a678 <TIM_Base_SetConfig+0x130>)
 800a5b6:	4293      	cmp	r3, r2
 800a5b8:	d01b      	beq.n	800a5f2 <TIM_Base_SetConfig+0xaa>
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	4a2f      	ldr	r2, [pc, #188]	; (800a67c <TIM_Base_SetConfig+0x134>)
 800a5be:	4293      	cmp	r3, r2
 800a5c0:	d017      	beq.n	800a5f2 <TIM_Base_SetConfig+0xaa>
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	4a2e      	ldr	r2, [pc, #184]	; (800a680 <TIM_Base_SetConfig+0x138>)
 800a5c6:	4293      	cmp	r3, r2
 800a5c8:	d013      	beq.n	800a5f2 <TIM_Base_SetConfig+0xaa>
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	4a2d      	ldr	r2, [pc, #180]	; (800a684 <TIM_Base_SetConfig+0x13c>)
 800a5ce:	4293      	cmp	r3, r2
 800a5d0:	d00f      	beq.n	800a5f2 <TIM_Base_SetConfig+0xaa>
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	4a2d      	ldr	r2, [pc, #180]	; (800a68c <TIM_Base_SetConfig+0x144>)
 800a5d6:	4293      	cmp	r3, r2
 800a5d8:	d00b      	beq.n	800a5f2 <TIM_Base_SetConfig+0xaa>
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	4a2c      	ldr	r2, [pc, #176]	; (800a690 <TIM_Base_SetConfig+0x148>)
 800a5de:	4293      	cmp	r3, r2
 800a5e0:	d007      	beq.n	800a5f2 <TIM_Base_SetConfig+0xaa>
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	4a2b      	ldr	r2, [pc, #172]	; (800a694 <TIM_Base_SetConfig+0x14c>)
 800a5e6:	4293      	cmp	r3, r2
 800a5e8:	d003      	beq.n	800a5f2 <TIM_Base_SetConfig+0xaa>
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	4a26      	ldr	r2, [pc, #152]	; (800a688 <TIM_Base_SetConfig+0x140>)
 800a5ee:	4293      	cmp	r3, r2
 800a5f0:	d108      	bne.n	800a604 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a5f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	68db      	ldr	r3, [r3, #12]
 800a5fe:	68fa      	ldr	r2, [r7, #12]
 800a600:	4313      	orrs	r3, r2
 800a602:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a60a:	683b      	ldr	r3, [r7, #0]
 800a60c:	695b      	ldr	r3, [r3, #20]
 800a60e:	4313      	orrs	r3, r2
 800a610:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	68fa      	ldr	r2, [r7, #12]
 800a616:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	689a      	ldr	r2, [r3, #8]
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	681a      	ldr	r2, [r3, #0]
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	4a12      	ldr	r2, [pc, #72]	; (800a674 <TIM_Base_SetConfig+0x12c>)
 800a62c:	4293      	cmp	r3, r2
 800a62e:	d013      	beq.n	800a658 <TIM_Base_SetConfig+0x110>
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	4a14      	ldr	r2, [pc, #80]	; (800a684 <TIM_Base_SetConfig+0x13c>)
 800a634:	4293      	cmp	r3, r2
 800a636:	d00f      	beq.n	800a658 <TIM_Base_SetConfig+0x110>
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	4a14      	ldr	r2, [pc, #80]	; (800a68c <TIM_Base_SetConfig+0x144>)
 800a63c:	4293      	cmp	r3, r2
 800a63e:	d00b      	beq.n	800a658 <TIM_Base_SetConfig+0x110>
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	4a13      	ldr	r2, [pc, #76]	; (800a690 <TIM_Base_SetConfig+0x148>)
 800a644:	4293      	cmp	r3, r2
 800a646:	d007      	beq.n	800a658 <TIM_Base_SetConfig+0x110>
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	4a12      	ldr	r2, [pc, #72]	; (800a694 <TIM_Base_SetConfig+0x14c>)
 800a64c:	4293      	cmp	r3, r2
 800a64e:	d003      	beq.n	800a658 <TIM_Base_SetConfig+0x110>
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	4a0d      	ldr	r2, [pc, #52]	; (800a688 <TIM_Base_SetConfig+0x140>)
 800a654:	4293      	cmp	r3, r2
 800a656:	d103      	bne.n	800a660 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	691a      	ldr	r2, [r3, #16]
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2201      	movs	r2, #1
 800a664:	615a      	str	r2, [r3, #20]
}
 800a666:	bf00      	nop
 800a668:	3714      	adds	r7, #20
 800a66a:	46bd      	mov	sp, r7
 800a66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a670:	4770      	bx	lr
 800a672:	bf00      	nop
 800a674:	40012c00 	.word	0x40012c00
 800a678:	40000400 	.word	0x40000400
 800a67c:	40000800 	.word	0x40000800
 800a680:	40000c00 	.word	0x40000c00
 800a684:	40013400 	.word	0x40013400
 800a688:	40015000 	.word	0x40015000
 800a68c:	40014000 	.word	0x40014000
 800a690:	40014400 	.word	0x40014400
 800a694:	40014800 	.word	0x40014800

0800a698 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a698:	b480      	push	{r7}
 800a69a:	b087      	sub	sp, #28
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
 800a6a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	6a1b      	ldr	r3, [r3, #32]
 800a6a6:	f023 0201 	bic.w	r2, r3, #1
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	6a1b      	ldr	r3, [r3, #32]
 800a6b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	685b      	ldr	r3, [r3, #4]
 800a6b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	699b      	ldr	r3, [r3, #24]
 800a6be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a6c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a6ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	f023 0303 	bic.w	r3, r3, #3
 800a6d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	68fa      	ldr	r2, [r7, #12]
 800a6da:	4313      	orrs	r3, r2
 800a6dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a6de:	697b      	ldr	r3, [r7, #20]
 800a6e0:	f023 0302 	bic.w	r3, r3, #2
 800a6e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	689b      	ldr	r3, [r3, #8]
 800a6ea:	697a      	ldr	r2, [r7, #20]
 800a6ec:	4313      	orrs	r3, r2
 800a6ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	4a30      	ldr	r2, [pc, #192]	; (800a7b4 <TIM_OC1_SetConfig+0x11c>)
 800a6f4:	4293      	cmp	r3, r2
 800a6f6:	d013      	beq.n	800a720 <TIM_OC1_SetConfig+0x88>
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	4a2f      	ldr	r2, [pc, #188]	; (800a7b8 <TIM_OC1_SetConfig+0x120>)
 800a6fc:	4293      	cmp	r3, r2
 800a6fe:	d00f      	beq.n	800a720 <TIM_OC1_SetConfig+0x88>
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	4a2e      	ldr	r2, [pc, #184]	; (800a7bc <TIM_OC1_SetConfig+0x124>)
 800a704:	4293      	cmp	r3, r2
 800a706:	d00b      	beq.n	800a720 <TIM_OC1_SetConfig+0x88>
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	4a2d      	ldr	r2, [pc, #180]	; (800a7c0 <TIM_OC1_SetConfig+0x128>)
 800a70c:	4293      	cmp	r3, r2
 800a70e:	d007      	beq.n	800a720 <TIM_OC1_SetConfig+0x88>
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	4a2c      	ldr	r2, [pc, #176]	; (800a7c4 <TIM_OC1_SetConfig+0x12c>)
 800a714:	4293      	cmp	r3, r2
 800a716:	d003      	beq.n	800a720 <TIM_OC1_SetConfig+0x88>
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	4a2b      	ldr	r2, [pc, #172]	; (800a7c8 <TIM_OC1_SetConfig+0x130>)
 800a71c:	4293      	cmp	r3, r2
 800a71e:	d10c      	bne.n	800a73a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a720:	697b      	ldr	r3, [r7, #20]
 800a722:	f023 0308 	bic.w	r3, r3, #8
 800a726:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	68db      	ldr	r3, [r3, #12]
 800a72c:	697a      	ldr	r2, [r7, #20]
 800a72e:	4313      	orrs	r3, r2
 800a730:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a732:	697b      	ldr	r3, [r7, #20]
 800a734:	f023 0304 	bic.w	r3, r3, #4
 800a738:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	4a1d      	ldr	r2, [pc, #116]	; (800a7b4 <TIM_OC1_SetConfig+0x11c>)
 800a73e:	4293      	cmp	r3, r2
 800a740:	d013      	beq.n	800a76a <TIM_OC1_SetConfig+0xd2>
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	4a1c      	ldr	r2, [pc, #112]	; (800a7b8 <TIM_OC1_SetConfig+0x120>)
 800a746:	4293      	cmp	r3, r2
 800a748:	d00f      	beq.n	800a76a <TIM_OC1_SetConfig+0xd2>
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	4a1b      	ldr	r2, [pc, #108]	; (800a7bc <TIM_OC1_SetConfig+0x124>)
 800a74e:	4293      	cmp	r3, r2
 800a750:	d00b      	beq.n	800a76a <TIM_OC1_SetConfig+0xd2>
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	4a1a      	ldr	r2, [pc, #104]	; (800a7c0 <TIM_OC1_SetConfig+0x128>)
 800a756:	4293      	cmp	r3, r2
 800a758:	d007      	beq.n	800a76a <TIM_OC1_SetConfig+0xd2>
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	4a19      	ldr	r2, [pc, #100]	; (800a7c4 <TIM_OC1_SetConfig+0x12c>)
 800a75e:	4293      	cmp	r3, r2
 800a760:	d003      	beq.n	800a76a <TIM_OC1_SetConfig+0xd2>
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	4a18      	ldr	r2, [pc, #96]	; (800a7c8 <TIM_OC1_SetConfig+0x130>)
 800a766:	4293      	cmp	r3, r2
 800a768:	d111      	bne.n	800a78e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a76a:	693b      	ldr	r3, [r7, #16]
 800a76c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a770:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a772:	693b      	ldr	r3, [r7, #16]
 800a774:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a778:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	695b      	ldr	r3, [r3, #20]
 800a77e:	693a      	ldr	r2, [r7, #16]
 800a780:	4313      	orrs	r3, r2
 800a782:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a784:	683b      	ldr	r3, [r7, #0]
 800a786:	699b      	ldr	r3, [r3, #24]
 800a788:	693a      	ldr	r2, [r7, #16]
 800a78a:	4313      	orrs	r3, r2
 800a78c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	693a      	ldr	r2, [r7, #16]
 800a792:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	68fa      	ldr	r2, [r7, #12]
 800a798:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	685a      	ldr	r2, [r3, #4]
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	697a      	ldr	r2, [r7, #20]
 800a7a6:	621a      	str	r2, [r3, #32]
}
 800a7a8:	bf00      	nop
 800a7aa:	371c      	adds	r7, #28
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b2:	4770      	bx	lr
 800a7b4:	40012c00 	.word	0x40012c00
 800a7b8:	40013400 	.word	0x40013400
 800a7bc:	40014000 	.word	0x40014000
 800a7c0:	40014400 	.word	0x40014400
 800a7c4:	40014800 	.word	0x40014800
 800a7c8:	40015000 	.word	0x40015000

0800a7cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a7cc:	b480      	push	{r7}
 800a7ce:	b087      	sub	sp, #28
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
 800a7d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	6a1b      	ldr	r3, [r3, #32]
 800a7da:	f023 0210 	bic.w	r2, r3, #16
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6a1b      	ldr	r3, [r3, #32]
 800a7e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	685b      	ldr	r3, [r3, #4]
 800a7ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	699b      	ldr	r3, [r3, #24]
 800a7f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a7fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a7fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a806:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a808:	683b      	ldr	r3, [r7, #0]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	021b      	lsls	r3, r3, #8
 800a80e:	68fa      	ldr	r2, [r7, #12]
 800a810:	4313      	orrs	r3, r2
 800a812:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a814:	697b      	ldr	r3, [r7, #20]
 800a816:	f023 0320 	bic.w	r3, r3, #32
 800a81a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	689b      	ldr	r3, [r3, #8]
 800a820:	011b      	lsls	r3, r3, #4
 800a822:	697a      	ldr	r2, [r7, #20]
 800a824:	4313      	orrs	r3, r2
 800a826:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	4a2c      	ldr	r2, [pc, #176]	; (800a8dc <TIM_OC2_SetConfig+0x110>)
 800a82c:	4293      	cmp	r3, r2
 800a82e:	d007      	beq.n	800a840 <TIM_OC2_SetConfig+0x74>
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	4a2b      	ldr	r2, [pc, #172]	; (800a8e0 <TIM_OC2_SetConfig+0x114>)
 800a834:	4293      	cmp	r3, r2
 800a836:	d003      	beq.n	800a840 <TIM_OC2_SetConfig+0x74>
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	4a2a      	ldr	r2, [pc, #168]	; (800a8e4 <TIM_OC2_SetConfig+0x118>)
 800a83c:	4293      	cmp	r3, r2
 800a83e:	d10d      	bne.n	800a85c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a840:	697b      	ldr	r3, [r7, #20]
 800a842:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a846:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a848:	683b      	ldr	r3, [r7, #0]
 800a84a:	68db      	ldr	r3, [r3, #12]
 800a84c:	011b      	lsls	r3, r3, #4
 800a84e:	697a      	ldr	r2, [r7, #20]
 800a850:	4313      	orrs	r3, r2
 800a852:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a854:	697b      	ldr	r3, [r7, #20]
 800a856:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a85a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	4a1f      	ldr	r2, [pc, #124]	; (800a8dc <TIM_OC2_SetConfig+0x110>)
 800a860:	4293      	cmp	r3, r2
 800a862:	d013      	beq.n	800a88c <TIM_OC2_SetConfig+0xc0>
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	4a1e      	ldr	r2, [pc, #120]	; (800a8e0 <TIM_OC2_SetConfig+0x114>)
 800a868:	4293      	cmp	r3, r2
 800a86a:	d00f      	beq.n	800a88c <TIM_OC2_SetConfig+0xc0>
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	4a1e      	ldr	r2, [pc, #120]	; (800a8e8 <TIM_OC2_SetConfig+0x11c>)
 800a870:	4293      	cmp	r3, r2
 800a872:	d00b      	beq.n	800a88c <TIM_OC2_SetConfig+0xc0>
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	4a1d      	ldr	r2, [pc, #116]	; (800a8ec <TIM_OC2_SetConfig+0x120>)
 800a878:	4293      	cmp	r3, r2
 800a87a:	d007      	beq.n	800a88c <TIM_OC2_SetConfig+0xc0>
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	4a1c      	ldr	r2, [pc, #112]	; (800a8f0 <TIM_OC2_SetConfig+0x124>)
 800a880:	4293      	cmp	r3, r2
 800a882:	d003      	beq.n	800a88c <TIM_OC2_SetConfig+0xc0>
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	4a17      	ldr	r2, [pc, #92]	; (800a8e4 <TIM_OC2_SetConfig+0x118>)
 800a888:	4293      	cmp	r3, r2
 800a88a:	d113      	bne.n	800a8b4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a88c:	693b      	ldr	r3, [r7, #16]
 800a88e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a892:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a894:	693b      	ldr	r3, [r7, #16]
 800a896:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a89a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a89c:	683b      	ldr	r3, [r7, #0]
 800a89e:	695b      	ldr	r3, [r3, #20]
 800a8a0:	009b      	lsls	r3, r3, #2
 800a8a2:	693a      	ldr	r2, [r7, #16]
 800a8a4:	4313      	orrs	r3, r2
 800a8a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	699b      	ldr	r3, [r3, #24]
 800a8ac:	009b      	lsls	r3, r3, #2
 800a8ae:	693a      	ldr	r2, [r7, #16]
 800a8b0:	4313      	orrs	r3, r2
 800a8b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	693a      	ldr	r2, [r7, #16]
 800a8b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	68fa      	ldr	r2, [r7, #12]
 800a8be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a8c0:	683b      	ldr	r3, [r7, #0]
 800a8c2:	685a      	ldr	r2, [r3, #4]
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	697a      	ldr	r2, [r7, #20]
 800a8cc:	621a      	str	r2, [r3, #32]
}
 800a8ce:	bf00      	nop
 800a8d0:	371c      	adds	r7, #28
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d8:	4770      	bx	lr
 800a8da:	bf00      	nop
 800a8dc:	40012c00 	.word	0x40012c00
 800a8e0:	40013400 	.word	0x40013400
 800a8e4:	40015000 	.word	0x40015000
 800a8e8:	40014000 	.word	0x40014000
 800a8ec:	40014400 	.word	0x40014400
 800a8f0:	40014800 	.word	0x40014800

0800a8f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a8f4:	b480      	push	{r7}
 800a8f6:	b087      	sub	sp, #28
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
 800a8fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	6a1b      	ldr	r3, [r3, #32]
 800a902:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	6a1b      	ldr	r3, [r3, #32]
 800a90e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	685b      	ldr	r3, [r3, #4]
 800a914:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	69db      	ldr	r3, [r3, #28]
 800a91a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a922:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a926:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	f023 0303 	bic.w	r3, r3, #3
 800a92e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a930:	683b      	ldr	r3, [r7, #0]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	68fa      	ldr	r2, [r7, #12]
 800a936:	4313      	orrs	r3, r2
 800a938:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a93a:	697b      	ldr	r3, [r7, #20]
 800a93c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a940:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a942:	683b      	ldr	r3, [r7, #0]
 800a944:	689b      	ldr	r3, [r3, #8]
 800a946:	021b      	lsls	r3, r3, #8
 800a948:	697a      	ldr	r2, [r7, #20]
 800a94a:	4313      	orrs	r3, r2
 800a94c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	4a2b      	ldr	r2, [pc, #172]	; (800aa00 <TIM_OC3_SetConfig+0x10c>)
 800a952:	4293      	cmp	r3, r2
 800a954:	d007      	beq.n	800a966 <TIM_OC3_SetConfig+0x72>
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	4a2a      	ldr	r2, [pc, #168]	; (800aa04 <TIM_OC3_SetConfig+0x110>)
 800a95a:	4293      	cmp	r3, r2
 800a95c:	d003      	beq.n	800a966 <TIM_OC3_SetConfig+0x72>
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	4a29      	ldr	r2, [pc, #164]	; (800aa08 <TIM_OC3_SetConfig+0x114>)
 800a962:	4293      	cmp	r3, r2
 800a964:	d10d      	bne.n	800a982 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a966:	697b      	ldr	r3, [r7, #20]
 800a968:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a96c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	68db      	ldr	r3, [r3, #12]
 800a972:	021b      	lsls	r3, r3, #8
 800a974:	697a      	ldr	r2, [r7, #20]
 800a976:	4313      	orrs	r3, r2
 800a978:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a97a:	697b      	ldr	r3, [r7, #20]
 800a97c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a980:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	4a1e      	ldr	r2, [pc, #120]	; (800aa00 <TIM_OC3_SetConfig+0x10c>)
 800a986:	4293      	cmp	r3, r2
 800a988:	d013      	beq.n	800a9b2 <TIM_OC3_SetConfig+0xbe>
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	4a1d      	ldr	r2, [pc, #116]	; (800aa04 <TIM_OC3_SetConfig+0x110>)
 800a98e:	4293      	cmp	r3, r2
 800a990:	d00f      	beq.n	800a9b2 <TIM_OC3_SetConfig+0xbe>
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	4a1d      	ldr	r2, [pc, #116]	; (800aa0c <TIM_OC3_SetConfig+0x118>)
 800a996:	4293      	cmp	r3, r2
 800a998:	d00b      	beq.n	800a9b2 <TIM_OC3_SetConfig+0xbe>
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	4a1c      	ldr	r2, [pc, #112]	; (800aa10 <TIM_OC3_SetConfig+0x11c>)
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	d007      	beq.n	800a9b2 <TIM_OC3_SetConfig+0xbe>
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	4a1b      	ldr	r2, [pc, #108]	; (800aa14 <TIM_OC3_SetConfig+0x120>)
 800a9a6:	4293      	cmp	r3, r2
 800a9a8:	d003      	beq.n	800a9b2 <TIM_OC3_SetConfig+0xbe>
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	4a16      	ldr	r2, [pc, #88]	; (800aa08 <TIM_OC3_SetConfig+0x114>)
 800a9ae:	4293      	cmp	r3, r2
 800a9b0:	d113      	bne.n	800a9da <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a9b2:	693b      	ldr	r3, [r7, #16]
 800a9b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a9b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a9ba:	693b      	ldr	r3, [r7, #16]
 800a9bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a9c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	695b      	ldr	r3, [r3, #20]
 800a9c6:	011b      	lsls	r3, r3, #4
 800a9c8:	693a      	ldr	r2, [r7, #16]
 800a9ca:	4313      	orrs	r3, r2
 800a9cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a9ce:	683b      	ldr	r3, [r7, #0]
 800a9d0:	699b      	ldr	r3, [r3, #24]
 800a9d2:	011b      	lsls	r3, r3, #4
 800a9d4:	693a      	ldr	r2, [r7, #16]
 800a9d6:	4313      	orrs	r3, r2
 800a9d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	693a      	ldr	r2, [r7, #16]
 800a9de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	68fa      	ldr	r2, [r7, #12]
 800a9e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a9e6:	683b      	ldr	r3, [r7, #0]
 800a9e8:	685a      	ldr	r2, [r3, #4]
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	697a      	ldr	r2, [r7, #20]
 800a9f2:	621a      	str	r2, [r3, #32]
}
 800a9f4:	bf00      	nop
 800a9f6:	371c      	adds	r7, #28
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fe:	4770      	bx	lr
 800aa00:	40012c00 	.word	0x40012c00
 800aa04:	40013400 	.word	0x40013400
 800aa08:	40015000 	.word	0x40015000
 800aa0c:	40014000 	.word	0x40014000
 800aa10:	40014400 	.word	0x40014400
 800aa14:	40014800 	.word	0x40014800

0800aa18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800aa18:	b480      	push	{r7}
 800aa1a:	b087      	sub	sp, #28
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
 800aa20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	6a1b      	ldr	r3, [r3, #32]
 800aa26:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	6a1b      	ldr	r3, [r3, #32]
 800aa32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	685b      	ldr	r3, [r3, #4]
 800aa38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	69db      	ldr	r3, [r3, #28]
 800aa3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800aa46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aa4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aa52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aa54:	683b      	ldr	r3, [r7, #0]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	021b      	lsls	r3, r3, #8
 800aa5a:	68fa      	ldr	r2, [r7, #12]
 800aa5c:	4313      	orrs	r3, r2
 800aa5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800aa60:	697b      	ldr	r3, [r7, #20]
 800aa62:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800aa66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	689b      	ldr	r3, [r3, #8]
 800aa6c:	031b      	lsls	r3, r3, #12
 800aa6e:	697a      	ldr	r2, [r7, #20]
 800aa70:	4313      	orrs	r3, r2
 800aa72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	4a2c      	ldr	r2, [pc, #176]	; (800ab28 <TIM_OC4_SetConfig+0x110>)
 800aa78:	4293      	cmp	r3, r2
 800aa7a:	d007      	beq.n	800aa8c <TIM_OC4_SetConfig+0x74>
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	4a2b      	ldr	r2, [pc, #172]	; (800ab2c <TIM_OC4_SetConfig+0x114>)
 800aa80:	4293      	cmp	r3, r2
 800aa82:	d003      	beq.n	800aa8c <TIM_OC4_SetConfig+0x74>
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	4a2a      	ldr	r2, [pc, #168]	; (800ab30 <TIM_OC4_SetConfig+0x118>)
 800aa88:	4293      	cmp	r3, r2
 800aa8a:	d10d      	bne.n	800aaa8 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800aa8c:	697b      	ldr	r3, [r7, #20]
 800aa8e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800aa92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	68db      	ldr	r3, [r3, #12]
 800aa98:	031b      	lsls	r3, r3, #12
 800aa9a:	697a      	ldr	r2, [r7, #20]
 800aa9c:	4313      	orrs	r3, r2
 800aa9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800aaa0:	697b      	ldr	r3, [r7, #20]
 800aaa2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800aaa6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	4a1f      	ldr	r2, [pc, #124]	; (800ab28 <TIM_OC4_SetConfig+0x110>)
 800aaac:	4293      	cmp	r3, r2
 800aaae:	d013      	beq.n	800aad8 <TIM_OC4_SetConfig+0xc0>
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	4a1e      	ldr	r2, [pc, #120]	; (800ab2c <TIM_OC4_SetConfig+0x114>)
 800aab4:	4293      	cmp	r3, r2
 800aab6:	d00f      	beq.n	800aad8 <TIM_OC4_SetConfig+0xc0>
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	4a1e      	ldr	r2, [pc, #120]	; (800ab34 <TIM_OC4_SetConfig+0x11c>)
 800aabc:	4293      	cmp	r3, r2
 800aabe:	d00b      	beq.n	800aad8 <TIM_OC4_SetConfig+0xc0>
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	4a1d      	ldr	r2, [pc, #116]	; (800ab38 <TIM_OC4_SetConfig+0x120>)
 800aac4:	4293      	cmp	r3, r2
 800aac6:	d007      	beq.n	800aad8 <TIM_OC4_SetConfig+0xc0>
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	4a1c      	ldr	r2, [pc, #112]	; (800ab3c <TIM_OC4_SetConfig+0x124>)
 800aacc:	4293      	cmp	r3, r2
 800aace:	d003      	beq.n	800aad8 <TIM_OC4_SetConfig+0xc0>
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	4a17      	ldr	r2, [pc, #92]	; (800ab30 <TIM_OC4_SetConfig+0x118>)
 800aad4:	4293      	cmp	r3, r2
 800aad6:	d113      	bne.n	800ab00 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800aad8:	693b      	ldr	r3, [r7, #16]
 800aada:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800aade:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800aae0:	693b      	ldr	r3, [r7, #16]
 800aae2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800aae6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	695b      	ldr	r3, [r3, #20]
 800aaec:	019b      	lsls	r3, r3, #6
 800aaee:	693a      	ldr	r2, [r7, #16]
 800aaf0:	4313      	orrs	r3, r2
 800aaf2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	699b      	ldr	r3, [r3, #24]
 800aaf8:	019b      	lsls	r3, r3, #6
 800aafa:	693a      	ldr	r2, [r7, #16]
 800aafc:	4313      	orrs	r3, r2
 800aafe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	693a      	ldr	r2, [r7, #16]
 800ab04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	68fa      	ldr	r2, [r7, #12]
 800ab0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ab0c:	683b      	ldr	r3, [r7, #0]
 800ab0e:	685a      	ldr	r2, [r3, #4]
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	697a      	ldr	r2, [r7, #20]
 800ab18:	621a      	str	r2, [r3, #32]
}
 800ab1a:	bf00      	nop
 800ab1c:	371c      	adds	r7, #28
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab24:	4770      	bx	lr
 800ab26:	bf00      	nop
 800ab28:	40012c00 	.word	0x40012c00
 800ab2c:	40013400 	.word	0x40013400
 800ab30:	40015000 	.word	0x40015000
 800ab34:	40014000 	.word	0x40014000
 800ab38:	40014400 	.word	0x40014400
 800ab3c:	40014800 	.word	0x40014800

0800ab40 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800ab40:	b480      	push	{r7}
 800ab42:	b087      	sub	sp, #28
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
 800ab48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	6a1b      	ldr	r3, [r3, #32]
 800ab4e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	6a1b      	ldr	r3, [r3, #32]
 800ab5a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	685b      	ldr	r3, [r3, #4]
 800ab60:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ab66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ab6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ab74:	683b      	ldr	r3, [r7, #0]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	68fa      	ldr	r2, [r7, #12]
 800ab7a:	4313      	orrs	r3, r2
 800ab7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ab7e:	693b      	ldr	r3, [r7, #16]
 800ab80:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800ab84:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ab86:	683b      	ldr	r3, [r7, #0]
 800ab88:	689b      	ldr	r3, [r3, #8]
 800ab8a:	041b      	lsls	r3, r3, #16
 800ab8c:	693a      	ldr	r2, [r7, #16]
 800ab8e:	4313      	orrs	r3, r2
 800ab90:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	4a19      	ldr	r2, [pc, #100]	; (800abfc <TIM_OC5_SetConfig+0xbc>)
 800ab96:	4293      	cmp	r3, r2
 800ab98:	d013      	beq.n	800abc2 <TIM_OC5_SetConfig+0x82>
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	4a18      	ldr	r2, [pc, #96]	; (800ac00 <TIM_OC5_SetConfig+0xc0>)
 800ab9e:	4293      	cmp	r3, r2
 800aba0:	d00f      	beq.n	800abc2 <TIM_OC5_SetConfig+0x82>
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	4a17      	ldr	r2, [pc, #92]	; (800ac04 <TIM_OC5_SetConfig+0xc4>)
 800aba6:	4293      	cmp	r3, r2
 800aba8:	d00b      	beq.n	800abc2 <TIM_OC5_SetConfig+0x82>
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	4a16      	ldr	r2, [pc, #88]	; (800ac08 <TIM_OC5_SetConfig+0xc8>)
 800abae:	4293      	cmp	r3, r2
 800abb0:	d007      	beq.n	800abc2 <TIM_OC5_SetConfig+0x82>
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	4a15      	ldr	r2, [pc, #84]	; (800ac0c <TIM_OC5_SetConfig+0xcc>)
 800abb6:	4293      	cmp	r3, r2
 800abb8:	d003      	beq.n	800abc2 <TIM_OC5_SetConfig+0x82>
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	4a14      	ldr	r2, [pc, #80]	; (800ac10 <TIM_OC5_SetConfig+0xd0>)
 800abbe:	4293      	cmp	r3, r2
 800abc0:	d109      	bne.n	800abd6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800abc2:	697b      	ldr	r3, [r7, #20]
 800abc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800abc8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800abca:	683b      	ldr	r3, [r7, #0]
 800abcc:	695b      	ldr	r3, [r3, #20]
 800abce:	021b      	lsls	r3, r3, #8
 800abd0:	697a      	ldr	r2, [r7, #20]
 800abd2:	4313      	orrs	r3, r2
 800abd4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	697a      	ldr	r2, [r7, #20]
 800abda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	68fa      	ldr	r2, [r7, #12]
 800abe0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	685a      	ldr	r2, [r3, #4]
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	693a      	ldr	r2, [r7, #16]
 800abee:	621a      	str	r2, [r3, #32]
}
 800abf0:	bf00      	nop
 800abf2:	371c      	adds	r7, #28
 800abf4:	46bd      	mov	sp, r7
 800abf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfa:	4770      	bx	lr
 800abfc:	40012c00 	.word	0x40012c00
 800ac00:	40013400 	.word	0x40013400
 800ac04:	40014000 	.word	0x40014000
 800ac08:	40014400 	.word	0x40014400
 800ac0c:	40014800 	.word	0x40014800
 800ac10:	40015000 	.word	0x40015000

0800ac14 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800ac14:	b480      	push	{r7}
 800ac16:	b087      	sub	sp, #28
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
 800ac1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	6a1b      	ldr	r3, [r3, #32]
 800ac22:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	6a1b      	ldr	r3, [r3, #32]
 800ac2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	685b      	ldr	r3, [r3, #4]
 800ac34:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ac3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ac42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ac46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ac48:	683b      	ldr	r3, [r7, #0]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	021b      	lsls	r3, r3, #8
 800ac4e:	68fa      	ldr	r2, [r7, #12]
 800ac50:	4313      	orrs	r3, r2
 800ac52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ac54:	693b      	ldr	r3, [r7, #16]
 800ac56:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ac5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ac5c:	683b      	ldr	r3, [r7, #0]
 800ac5e:	689b      	ldr	r3, [r3, #8]
 800ac60:	051b      	lsls	r3, r3, #20
 800ac62:	693a      	ldr	r2, [r7, #16]
 800ac64:	4313      	orrs	r3, r2
 800ac66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	4a1a      	ldr	r2, [pc, #104]	; (800acd4 <TIM_OC6_SetConfig+0xc0>)
 800ac6c:	4293      	cmp	r3, r2
 800ac6e:	d013      	beq.n	800ac98 <TIM_OC6_SetConfig+0x84>
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	4a19      	ldr	r2, [pc, #100]	; (800acd8 <TIM_OC6_SetConfig+0xc4>)
 800ac74:	4293      	cmp	r3, r2
 800ac76:	d00f      	beq.n	800ac98 <TIM_OC6_SetConfig+0x84>
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	4a18      	ldr	r2, [pc, #96]	; (800acdc <TIM_OC6_SetConfig+0xc8>)
 800ac7c:	4293      	cmp	r3, r2
 800ac7e:	d00b      	beq.n	800ac98 <TIM_OC6_SetConfig+0x84>
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	4a17      	ldr	r2, [pc, #92]	; (800ace0 <TIM_OC6_SetConfig+0xcc>)
 800ac84:	4293      	cmp	r3, r2
 800ac86:	d007      	beq.n	800ac98 <TIM_OC6_SetConfig+0x84>
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	4a16      	ldr	r2, [pc, #88]	; (800ace4 <TIM_OC6_SetConfig+0xd0>)
 800ac8c:	4293      	cmp	r3, r2
 800ac8e:	d003      	beq.n	800ac98 <TIM_OC6_SetConfig+0x84>
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	4a15      	ldr	r2, [pc, #84]	; (800ace8 <TIM_OC6_SetConfig+0xd4>)
 800ac94:	4293      	cmp	r3, r2
 800ac96:	d109      	bne.n	800acac <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ac98:	697b      	ldr	r3, [r7, #20]
 800ac9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ac9e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800aca0:	683b      	ldr	r3, [r7, #0]
 800aca2:	695b      	ldr	r3, [r3, #20]
 800aca4:	029b      	lsls	r3, r3, #10
 800aca6:	697a      	ldr	r2, [r7, #20]
 800aca8:	4313      	orrs	r3, r2
 800acaa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	697a      	ldr	r2, [r7, #20]
 800acb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	68fa      	ldr	r2, [r7, #12]
 800acb6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800acb8:	683b      	ldr	r3, [r7, #0]
 800acba:	685a      	ldr	r2, [r3, #4]
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	693a      	ldr	r2, [r7, #16]
 800acc4:	621a      	str	r2, [r3, #32]
}
 800acc6:	bf00      	nop
 800acc8:	371c      	adds	r7, #28
 800acca:	46bd      	mov	sp, r7
 800accc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd0:	4770      	bx	lr
 800acd2:	bf00      	nop
 800acd4:	40012c00 	.word	0x40012c00
 800acd8:	40013400 	.word	0x40013400
 800acdc:	40014000 	.word	0x40014000
 800ace0:	40014400 	.word	0x40014400
 800ace4:	40014800 	.word	0x40014800
 800ace8:	40015000 	.word	0x40015000

0800acec <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	b086      	sub	sp, #24
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
 800acf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800acf6:	2300      	movs	r3, #0
 800acf8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	689b      	ldr	r3, [r3, #8]
 800ad00:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ad02:	693b      	ldr	r3, [r7, #16]
 800ad04:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800ad08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad0c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800ad0e:	683b      	ldr	r3, [r7, #0]
 800ad10:	685b      	ldr	r3, [r3, #4]
 800ad12:	693a      	ldr	r2, [r7, #16]
 800ad14:	4313      	orrs	r3, r2
 800ad16:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800ad18:	693b      	ldr	r3, [r7, #16]
 800ad1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ad1e:	f023 0307 	bic.w	r3, r3, #7
 800ad22:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800ad24:	683b      	ldr	r3, [r7, #0]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	693a      	ldr	r2, [r7, #16]
 800ad2a:	4313      	orrs	r3, r2
 800ad2c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	693a      	ldr	r2, [r7, #16]
 800ad34:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	685b      	ldr	r3, [r3, #4]
 800ad3a:	4a56      	ldr	r2, [pc, #344]	; (800ae94 <TIM_SlaveTimer_SetConfig+0x1a8>)
 800ad3c:	4293      	cmp	r3, r2
 800ad3e:	f000 80a2 	beq.w	800ae86 <TIM_SlaveTimer_SetConfig+0x19a>
 800ad42:	4a54      	ldr	r2, [pc, #336]	; (800ae94 <TIM_SlaveTimer_SetConfig+0x1a8>)
 800ad44:	4293      	cmp	r3, r2
 800ad46:	f200 809b 	bhi.w	800ae80 <TIM_SlaveTimer_SetConfig+0x194>
 800ad4a:	4a53      	ldr	r2, [pc, #332]	; (800ae98 <TIM_SlaveTimer_SetConfig+0x1ac>)
 800ad4c:	4293      	cmp	r3, r2
 800ad4e:	f000 809a 	beq.w	800ae86 <TIM_SlaveTimer_SetConfig+0x19a>
 800ad52:	4a51      	ldr	r2, [pc, #324]	; (800ae98 <TIM_SlaveTimer_SetConfig+0x1ac>)
 800ad54:	4293      	cmp	r3, r2
 800ad56:	f200 8093 	bhi.w	800ae80 <TIM_SlaveTimer_SetConfig+0x194>
 800ad5a:	4a50      	ldr	r2, [pc, #320]	; (800ae9c <TIM_SlaveTimer_SetConfig+0x1b0>)
 800ad5c:	4293      	cmp	r3, r2
 800ad5e:	f000 8092 	beq.w	800ae86 <TIM_SlaveTimer_SetConfig+0x19a>
 800ad62:	4a4e      	ldr	r2, [pc, #312]	; (800ae9c <TIM_SlaveTimer_SetConfig+0x1b0>)
 800ad64:	4293      	cmp	r3, r2
 800ad66:	f200 808b 	bhi.w	800ae80 <TIM_SlaveTimer_SetConfig+0x194>
 800ad6a:	4a4d      	ldr	r2, [pc, #308]	; (800aea0 <TIM_SlaveTimer_SetConfig+0x1b4>)
 800ad6c:	4293      	cmp	r3, r2
 800ad6e:	f000 808a 	beq.w	800ae86 <TIM_SlaveTimer_SetConfig+0x19a>
 800ad72:	4a4b      	ldr	r2, [pc, #300]	; (800aea0 <TIM_SlaveTimer_SetConfig+0x1b4>)
 800ad74:	4293      	cmp	r3, r2
 800ad76:	f200 8083 	bhi.w	800ae80 <TIM_SlaveTimer_SetConfig+0x194>
 800ad7a:	4a4a      	ldr	r2, [pc, #296]	; (800aea4 <TIM_SlaveTimer_SetConfig+0x1b8>)
 800ad7c:	4293      	cmp	r3, r2
 800ad7e:	f000 8082 	beq.w	800ae86 <TIM_SlaveTimer_SetConfig+0x19a>
 800ad82:	4a48      	ldr	r2, [pc, #288]	; (800aea4 <TIM_SlaveTimer_SetConfig+0x1b8>)
 800ad84:	4293      	cmp	r3, r2
 800ad86:	d87b      	bhi.n	800ae80 <TIM_SlaveTimer_SetConfig+0x194>
 800ad88:	4a47      	ldr	r2, [pc, #284]	; (800aea8 <TIM_SlaveTimer_SetConfig+0x1bc>)
 800ad8a:	4293      	cmp	r3, r2
 800ad8c:	d07b      	beq.n	800ae86 <TIM_SlaveTimer_SetConfig+0x19a>
 800ad8e:	4a46      	ldr	r2, [pc, #280]	; (800aea8 <TIM_SlaveTimer_SetConfig+0x1bc>)
 800ad90:	4293      	cmp	r3, r2
 800ad92:	d875      	bhi.n	800ae80 <TIM_SlaveTimer_SetConfig+0x194>
 800ad94:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800ad98:	d075      	beq.n	800ae86 <TIM_SlaveTimer_SetConfig+0x19a>
 800ad9a:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800ad9e:	d86f      	bhi.n	800ae80 <TIM_SlaveTimer_SetConfig+0x194>
 800ada0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ada4:	d06f      	beq.n	800ae86 <TIM_SlaveTimer_SetConfig+0x19a>
 800ada6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800adaa:	d869      	bhi.n	800ae80 <TIM_SlaveTimer_SetConfig+0x194>
 800adac:	2b70      	cmp	r3, #112	; 0x70
 800adae:	d01a      	beq.n	800ade6 <TIM_SlaveTimer_SetConfig+0xfa>
 800adb0:	2b70      	cmp	r3, #112	; 0x70
 800adb2:	d865      	bhi.n	800ae80 <TIM_SlaveTimer_SetConfig+0x194>
 800adb4:	2b60      	cmp	r3, #96	; 0x60
 800adb6:	d059      	beq.n	800ae6c <TIM_SlaveTimer_SetConfig+0x180>
 800adb8:	2b60      	cmp	r3, #96	; 0x60
 800adba:	d861      	bhi.n	800ae80 <TIM_SlaveTimer_SetConfig+0x194>
 800adbc:	2b50      	cmp	r3, #80	; 0x50
 800adbe:	d04b      	beq.n	800ae58 <TIM_SlaveTimer_SetConfig+0x16c>
 800adc0:	2b50      	cmp	r3, #80	; 0x50
 800adc2:	d85d      	bhi.n	800ae80 <TIM_SlaveTimer_SetConfig+0x194>
 800adc4:	2b40      	cmp	r3, #64	; 0x40
 800adc6:	d019      	beq.n	800adfc <TIM_SlaveTimer_SetConfig+0x110>
 800adc8:	2b40      	cmp	r3, #64	; 0x40
 800adca:	d859      	bhi.n	800ae80 <TIM_SlaveTimer_SetConfig+0x194>
 800adcc:	2b30      	cmp	r3, #48	; 0x30
 800adce:	d05a      	beq.n	800ae86 <TIM_SlaveTimer_SetConfig+0x19a>
 800add0:	2b30      	cmp	r3, #48	; 0x30
 800add2:	d855      	bhi.n	800ae80 <TIM_SlaveTimer_SetConfig+0x194>
 800add4:	2b20      	cmp	r3, #32
 800add6:	d056      	beq.n	800ae86 <TIM_SlaveTimer_SetConfig+0x19a>
 800add8:	2b20      	cmp	r3, #32
 800adda:	d851      	bhi.n	800ae80 <TIM_SlaveTimer_SetConfig+0x194>
 800addc:	2b00      	cmp	r3, #0
 800adde:	d052      	beq.n	800ae86 <TIM_SlaveTimer_SetConfig+0x19a>
 800ade0:	2b10      	cmp	r3, #16
 800ade2:	d050      	beq.n	800ae86 <TIM_SlaveTimer_SetConfig+0x19a>
 800ade4:	e04c      	b.n	800ae80 <TIM_SlaveTimer_SetConfig+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	6818      	ldr	r0, [r3, #0]
 800adea:	683b      	ldr	r3, [r7, #0]
 800adec:	68d9      	ldr	r1, [r3, #12]
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	689a      	ldr	r2, [r3, #8]
 800adf2:	683b      	ldr	r3, [r7, #0]
 800adf4:	691b      	ldr	r3, [r3, #16]
 800adf6:	f000 f8b8 	bl	800af6a <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 800adfa:	e045      	b.n	800ae88 <TIM_SlaveTimer_SetConfig+0x19c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 800adfc:	683b      	ldr	r3, [r7, #0]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	2b05      	cmp	r3, #5
 800ae02:	d004      	beq.n	800ae0e <TIM_SlaveTimer_SetConfig+0x122>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800ae04:	683b      	ldr	r3, [r7, #0]
 800ae06:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 800ae08:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 800ae0c:	d101      	bne.n	800ae12 <TIM_SlaveTimer_SetConfig+0x126>
      {
        return HAL_ERROR;
 800ae0e:	2301      	movs	r3, #1
 800ae10:	e03b      	b.n	800ae8a <TIM_SlaveTimer_SetConfig+0x19e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	6a1b      	ldr	r3, [r3, #32]
 800ae18:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	6a1a      	ldr	r2, [r3, #32]
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	f022 0201 	bic.w	r2, r2, #1
 800ae28:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	699b      	ldr	r3, [r3, #24]
 800ae30:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ae32:	68bb      	ldr	r3, [r7, #8]
 800ae34:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ae38:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800ae3a:	683b      	ldr	r3, [r7, #0]
 800ae3c:	691b      	ldr	r3, [r3, #16]
 800ae3e:	011b      	lsls	r3, r3, #4
 800ae40:	68ba      	ldr	r2, [r7, #8]
 800ae42:	4313      	orrs	r3, r2
 800ae44:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	68ba      	ldr	r2, [r7, #8]
 800ae4c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	68fa      	ldr	r2, [r7, #12]
 800ae54:	621a      	str	r2, [r3, #32]
      break;
 800ae56:	e017      	b.n	800ae88 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	6818      	ldr	r0, [r3, #0]
 800ae5c:	683b      	ldr	r3, [r7, #0]
 800ae5e:	6899      	ldr	r1, [r3, #8]
 800ae60:	683b      	ldr	r3, [r7, #0]
 800ae62:	691b      	ldr	r3, [r3, #16]
 800ae64:	461a      	mov	r2, r3
 800ae66:	f000 f821 	bl	800aeac <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800ae6a:	e00d      	b.n	800ae88 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	6818      	ldr	r0, [r3, #0]
 800ae70:	683b      	ldr	r3, [r7, #0]
 800ae72:	6899      	ldr	r1, [r3, #8]
 800ae74:	683b      	ldr	r3, [r7, #0]
 800ae76:	691b      	ldr	r3, [r3, #16]
 800ae78:	461a      	mov	r2, r3
 800ae7a:	f000 f846 	bl	800af0a <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800ae7e:	e003      	b.n	800ae88 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 800ae80:	2301      	movs	r3, #1
 800ae82:	75fb      	strb	r3, [r7, #23]
      break;
 800ae84:	e000      	b.n	800ae88 <TIM_SlaveTimer_SetConfig+0x19c>
      break;
 800ae86:	bf00      	nop
  }

  return status;
 800ae88:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	3718      	adds	r7, #24
 800ae8e:	46bd      	mov	sp, r7
 800ae90:	bd80      	pop	{r7, pc}
 800ae92:	bf00      	nop
 800ae94:	00100070 	.word	0x00100070
 800ae98:	00100060 	.word	0x00100060
 800ae9c:	00100050 	.word	0x00100050
 800aea0:	00100040 	.word	0x00100040
 800aea4:	00100030 	.word	0x00100030
 800aea8:	00100020 	.word	0x00100020

0800aeac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800aeac:	b480      	push	{r7}
 800aeae:	b087      	sub	sp, #28
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	60f8      	str	r0, [r7, #12]
 800aeb4:	60b9      	str	r1, [r7, #8]
 800aeb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	6a1b      	ldr	r3, [r3, #32]
 800aebc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	6a1b      	ldr	r3, [r3, #32]
 800aec2:	f023 0201 	bic.w	r2, r3, #1
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	699b      	ldr	r3, [r3, #24]
 800aece:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800aed0:	693b      	ldr	r3, [r7, #16]
 800aed2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800aed6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	011b      	lsls	r3, r3, #4
 800aedc:	693a      	ldr	r2, [r7, #16]
 800aede:	4313      	orrs	r3, r2
 800aee0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800aee2:	697b      	ldr	r3, [r7, #20]
 800aee4:	f023 030a 	bic.w	r3, r3, #10
 800aee8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800aeea:	697a      	ldr	r2, [r7, #20]
 800aeec:	68bb      	ldr	r3, [r7, #8]
 800aeee:	4313      	orrs	r3, r2
 800aef0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	693a      	ldr	r2, [r7, #16]
 800aef6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	697a      	ldr	r2, [r7, #20]
 800aefc:	621a      	str	r2, [r3, #32]
}
 800aefe:	bf00      	nop
 800af00:	371c      	adds	r7, #28
 800af02:	46bd      	mov	sp, r7
 800af04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af08:	4770      	bx	lr

0800af0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800af0a:	b480      	push	{r7}
 800af0c:	b087      	sub	sp, #28
 800af0e:	af00      	add	r7, sp, #0
 800af10:	60f8      	str	r0, [r7, #12]
 800af12:	60b9      	str	r1, [r7, #8]
 800af14:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	6a1b      	ldr	r3, [r3, #32]
 800af1a:	f023 0210 	bic.w	r2, r3, #16
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	699b      	ldr	r3, [r3, #24]
 800af26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	6a1b      	ldr	r3, [r3, #32]
 800af2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800af2e:	697b      	ldr	r3, [r7, #20]
 800af30:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800af34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	031b      	lsls	r3, r3, #12
 800af3a:	697a      	ldr	r2, [r7, #20]
 800af3c:	4313      	orrs	r3, r2
 800af3e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800af40:	693b      	ldr	r3, [r7, #16]
 800af42:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800af46:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800af48:	68bb      	ldr	r3, [r7, #8]
 800af4a:	011b      	lsls	r3, r3, #4
 800af4c:	693a      	ldr	r2, [r7, #16]
 800af4e:	4313      	orrs	r3, r2
 800af50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	697a      	ldr	r2, [r7, #20]
 800af56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	693a      	ldr	r2, [r7, #16]
 800af5c:	621a      	str	r2, [r3, #32]
}
 800af5e:	bf00      	nop
 800af60:	371c      	adds	r7, #28
 800af62:	46bd      	mov	sp, r7
 800af64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af68:	4770      	bx	lr

0800af6a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800af6a:	b480      	push	{r7}
 800af6c:	b087      	sub	sp, #28
 800af6e:	af00      	add	r7, sp, #0
 800af70:	60f8      	str	r0, [r7, #12]
 800af72:	60b9      	str	r1, [r7, #8]
 800af74:	607a      	str	r2, [r7, #4]
 800af76:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	689b      	ldr	r3, [r3, #8]
 800af7c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800af7e:	697b      	ldr	r3, [r7, #20]
 800af80:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800af84:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800af86:	683b      	ldr	r3, [r7, #0]
 800af88:	021a      	lsls	r2, r3, #8
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	431a      	orrs	r2, r3
 800af8e:	68bb      	ldr	r3, [r7, #8]
 800af90:	4313      	orrs	r3, r2
 800af92:	697a      	ldr	r2, [r7, #20]
 800af94:	4313      	orrs	r3, r2
 800af96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	697a      	ldr	r2, [r7, #20]
 800af9c:	609a      	str	r2, [r3, #8]
}
 800af9e:	bf00      	nop
 800afa0:	371c      	adds	r7, #28
 800afa2:	46bd      	mov	sp, r7
 800afa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa8:	4770      	bx	lr

0800afaa <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800afaa:	b480      	push	{r7}
 800afac:	b087      	sub	sp, #28
 800afae:	af00      	add	r7, sp, #0
 800afb0:	60f8      	str	r0, [r7, #12]
 800afb2:	60b9      	str	r1, [r7, #8]
 800afb4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800afb6:	68bb      	ldr	r3, [r7, #8]
 800afb8:	f003 031f 	and.w	r3, r3, #31
 800afbc:	2201      	movs	r2, #1
 800afbe:	fa02 f303 	lsl.w	r3, r2, r3
 800afc2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	6a1a      	ldr	r2, [r3, #32]
 800afc8:	697b      	ldr	r3, [r7, #20]
 800afca:	43db      	mvns	r3, r3
 800afcc:	401a      	ands	r2, r3
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	6a1a      	ldr	r2, [r3, #32]
 800afd6:	68bb      	ldr	r3, [r7, #8]
 800afd8:	f003 031f 	and.w	r3, r3, #31
 800afdc:	6879      	ldr	r1, [r7, #4]
 800afde:	fa01 f303 	lsl.w	r3, r1, r3
 800afe2:	431a      	orrs	r2, r3
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	621a      	str	r2, [r3, #32]
}
 800afe8:	bf00      	nop
 800afea:	371c      	adds	r7, #28
 800afec:	46bd      	mov	sp, r7
 800afee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff2:	4770      	bx	lr

0800aff4 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b084      	sub	sp, #16
 800aff8:	af00      	add	r7, sp, #0
 800affa:	6078      	str	r0, [r7, #4]
 800affc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800affe:	683b      	ldr	r3, [r7, #0]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d109      	bne.n	800b018 <HAL_TIMEx_PWMN_Start+0x24>
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b00a:	b2db      	uxtb	r3, r3
 800b00c:	2b01      	cmp	r3, #1
 800b00e:	bf14      	ite	ne
 800b010:	2301      	movne	r3, #1
 800b012:	2300      	moveq	r3, #0
 800b014:	b2db      	uxtb	r3, r3
 800b016:	e022      	b.n	800b05e <HAL_TIMEx_PWMN_Start+0x6a>
 800b018:	683b      	ldr	r3, [r7, #0]
 800b01a:	2b04      	cmp	r3, #4
 800b01c:	d109      	bne.n	800b032 <HAL_TIMEx_PWMN_Start+0x3e>
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b024:	b2db      	uxtb	r3, r3
 800b026:	2b01      	cmp	r3, #1
 800b028:	bf14      	ite	ne
 800b02a:	2301      	movne	r3, #1
 800b02c:	2300      	moveq	r3, #0
 800b02e:	b2db      	uxtb	r3, r3
 800b030:	e015      	b.n	800b05e <HAL_TIMEx_PWMN_Start+0x6a>
 800b032:	683b      	ldr	r3, [r7, #0]
 800b034:	2b08      	cmp	r3, #8
 800b036:	d109      	bne.n	800b04c <HAL_TIMEx_PWMN_Start+0x58>
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800b03e:	b2db      	uxtb	r3, r3
 800b040:	2b01      	cmp	r3, #1
 800b042:	bf14      	ite	ne
 800b044:	2301      	movne	r3, #1
 800b046:	2300      	moveq	r3, #0
 800b048:	b2db      	uxtb	r3, r3
 800b04a:	e008      	b.n	800b05e <HAL_TIMEx_PWMN_Start+0x6a>
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800b052:	b2db      	uxtb	r3, r3
 800b054:	2b01      	cmp	r3, #1
 800b056:	bf14      	ite	ne
 800b058:	2301      	movne	r3, #1
 800b05a:	2300      	moveq	r3, #0
 800b05c:	b2db      	uxtb	r3, r3
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d001      	beq.n	800b066 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800b062:	2301      	movs	r3, #1
 800b064:	e073      	b.n	800b14e <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d104      	bne.n	800b076 <HAL_TIMEx_PWMN_Start+0x82>
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	2202      	movs	r2, #2
 800b070:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b074:	e013      	b.n	800b09e <HAL_TIMEx_PWMN_Start+0xaa>
 800b076:	683b      	ldr	r3, [r7, #0]
 800b078:	2b04      	cmp	r3, #4
 800b07a:	d104      	bne.n	800b086 <HAL_TIMEx_PWMN_Start+0x92>
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2202      	movs	r2, #2
 800b080:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b084:	e00b      	b.n	800b09e <HAL_TIMEx_PWMN_Start+0xaa>
 800b086:	683b      	ldr	r3, [r7, #0]
 800b088:	2b08      	cmp	r3, #8
 800b08a:	d104      	bne.n	800b096 <HAL_TIMEx_PWMN_Start+0xa2>
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	2202      	movs	r2, #2
 800b090:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b094:	e003      	b.n	800b09e <HAL_TIMEx_PWMN_Start+0xaa>
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	2202      	movs	r2, #2
 800b09a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	2204      	movs	r2, #4
 800b0a4:	6839      	ldr	r1, [r7, #0]
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	f000 fb16 	bl	800b6d8 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b0ba:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	4a25      	ldr	r2, [pc, #148]	; (800b158 <HAL_TIMEx_PWMN_Start+0x164>)
 800b0c2:	4293      	cmp	r3, r2
 800b0c4:	d022      	beq.n	800b10c <HAL_TIMEx_PWMN_Start+0x118>
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b0ce:	d01d      	beq.n	800b10c <HAL_TIMEx_PWMN_Start+0x118>
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	4a21      	ldr	r2, [pc, #132]	; (800b15c <HAL_TIMEx_PWMN_Start+0x168>)
 800b0d6:	4293      	cmp	r3, r2
 800b0d8:	d018      	beq.n	800b10c <HAL_TIMEx_PWMN_Start+0x118>
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	4a20      	ldr	r2, [pc, #128]	; (800b160 <HAL_TIMEx_PWMN_Start+0x16c>)
 800b0e0:	4293      	cmp	r3, r2
 800b0e2:	d013      	beq.n	800b10c <HAL_TIMEx_PWMN_Start+0x118>
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	4a1e      	ldr	r2, [pc, #120]	; (800b164 <HAL_TIMEx_PWMN_Start+0x170>)
 800b0ea:	4293      	cmp	r3, r2
 800b0ec:	d00e      	beq.n	800b10c <HAL_TIMEx_PWMN_Start+0x118>
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	4a1d      	ldr	r2, [pc, #116]	; (800b168 <HAL_TIMEx_PWMN_Start+0x174>)
 800b0f4:	4293      	cmp	r3, r2
 800b0f6:	d009      	beq.n	800b10c <HAL_TIMEx_PWMN_Start+0x118>
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	4a1b      	ldr	r2, [pc, #108]	; (800b16c <HAL_TIMEx_PWMN_Start+0x178>)
 800b0fe:	4293      	cmp	r3, r2
 800b100:	d004      	beq.n	800b10c <HAL_TIMEx_PWMN_Start+0x118>
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	4a1a      	ldr	r2, [pc, #104]	; (800b170 <HAL_TIMEx_PWMN_Start+0x17c>)
 800b108:	4293      	cmp	r3, r2
 800b10a:	d115      	bne.n	800b138 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	689a      	ldr	r2, [r3, #8]
 800b112:	4b18      	ldr	r3, [pc, #96]	; (800b174 <HAL_TIMEx_PWMN_Start+0x180>)
 800b114:	4013      	ands	r3, r2
 800b116:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	2b06      	cmp	r3, #6
 800b11c:	d015      	beq.n	800b14a <HAL_TIMEx_PWMN_Start+0x156>
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b124:	d011      	beq.n	800b14a <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	681a      	ldr	r2, [r3, #0]
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	f042 0201 	orr.w	r2, r2, #1
 800b134:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b136:	e008      	b.n	800b14a <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	681a      	ldr	r2, [r3, #0]
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	f042 0201 	orr.w	r2, r2, #1
 800b146:	601a      	str	r2, [r3, #0]
 800b148:	e000      	b.n	800b14c <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b14a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b14c:	2300      	movs	r3, #0
}
 800b14e:	4618      	mov	r0, r3
 800b150:	3710      	adds	r7, #16
 800b152:	46bd      	mov	sp, r7
 800b154:	bd80      	pop	{r7, pc}
 800b156:	bf00      	nop
 800b158:	40012c00 	.word	0x40012c00
 800b15c:	40000400 	.word	0x40000400
 800b160:	40000800 	.word	0x40000800
 800b164:	40000c00 	.word	0x40000c00
 800b168:	40013400 	.word	0x40013400
 800b16c:	40014000 	.word	0x40014000
 800b170:	40015000 	.word	0x40015000
 800b174:	00010007 	.word	0x00010007

0800b178 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b178:	b480      	push	{r7}
 800b17a:	b085      	sub	sp, #20
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]
 800b180:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b188:	2b01      	cmp	r3, #1
 800b18a:	d101      	bne.n	800b190 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b18c:	2302      	movs	r3, #2
 800b18e:	e074      	b.n	800b27a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	2201      	movs	r2, #1
 800b194:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	2202      	movs	r2, #2
 800b19c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	685b      	ldr	r3, [r3, #4]
 800b1a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	689b      	ldr	r3, [r3, #8]
 800b1ae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	4a34      	ldr	r2, [pc, #208]	; (800b288 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b1b6:	4293      	cmp	r3, r2
 800b1b8:	d009      	beq.n	800b1ce <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	4a33      	ldr	r2, [pc, #204]	; (800b28c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b1c0:	4293      	cmp	r3, r2
 800b1c2:	d004      	beq.n	800b1ce <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	4a31      	ldr	r2, [pc, #196]	; (800b290 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b1ca:	4293      	cmp	r3, r2
 800b1cc:	d108      	bne.n	800b1e0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b1d4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b1d6:	683b      	ldr	r3, [r7, #0]
 800b1d8:	685b      	ldr	r3, [r3, #4]
 800b1da:	68fa      	ldr	r2, [r7, #12]
 800b1dc:	4313      	orrs	r3, r2
 800b1de:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800b1e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b1ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b1ec:	683b      	ldr	r3, [r7, #0]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	68fa      	ldr	r2, [r7, #12]
 800b1f2:	4313      	orrs	r3, r2
 800b1f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	68fa      	ldr	r2, [r7, #12]
 800b1fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	4a21      	ldr	r2, [pc, #132]	; (800b288 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b204:	4293      	cmp	r3, r2
 800b206:	d022      	beq.n	800b24e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b210:	d01d      	beq.n	800b24e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	4a1f      	ldr	r2, [pc, #124]	; (800b294 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800b218:	4293      	cmp	r3, r2
 800b21a:	d018      	beq.n	800b24e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	4a1d      	ldr	r2, [pc, #116]	; (800b298 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800b222:	4293      	cmp	r3, r2
 800b224:	d013      	beq.n	800b24e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	4a1c      	ldr	r2, [pc, #112]	; (800b29c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800b22c:	4293      	cmp	r3, r2
 800b22e:	d00e      	beq.n	800b24e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	4a15      	ldr	r2, [pc, #84]	; (800b28c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b236:	4293      	cmp	r3, r2
 800b238:	d009      	beq.n	800b24e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	4a18      	ldr	r2, [pc, #96]	; (800b2a0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800b240:	4293      	cmp	r3, r2
 800b242:	d004      	beq.n	800b24e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	4a11      	ldr	r2, [pc, #68]	; (800b290 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b24a:	4293      	cmp	r3, r2
 800b24c:	d10c      	bne.n	800b268 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b24e:	68bb      	ldr	r3, [r7, #8]
 800b250:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b254:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b256:	683b      	ldr	r3, [r7, #0]
 800b258:	689b      	ldr	r3, [r3, #8]
 800b25a:	68ba      	ldr	r2, [r7, #8]
 800b25c:	4313      	orrs	r3, r2
 800b25e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	68ba      	ldr	r2, [r7, #8]
 800b266:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	2201      	movs	r2, #1
 800b26c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	2200      	movs	r2, #0
 800b274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b278:	2300      	movs	r3, #0
}
 800b27a:	4618      	mov	r0, r3
 800b27c:	3714      	adds	r7, #20
 800b27e:	46bd      	mov	sp, r7
 800b280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b284:	4770      	bx	lr
 800b286:	bf00      	nop
 800b288:	40012c00 	.word	0x40012c00
 800b28c:	40013400 	.word	0x40013400
 800b290:	40015000 	.word	0x40015000
 800b294:	40000400 	.word	0x40000400
 800b298:	40000800 	.word	0x40000800
 800b29c:	40000c00 	.word	0x40000c00
 800b2a0:	40014000 	.word	0x40014000

0800b2a4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b2a4:	b480      	push	{r7}
 800b2a6:	b085      	sub	sp, #20
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
 800b2ac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b2b8:	2b01      	cmp	r3, #1
 800b2ba:	d101      	bne.n	800b2c0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b2bc:	2302      	movs	r3, #2
 800b2be:	e096      	b.n	800b3ee <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	2201      	movs	r2, #1
 800b2c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	68db      	ldr	r3, [r3, #12]
 800b2d2:	4313      	orrs	r3, r2
 800b2d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b2dc:	683b      	ldr	r3, [r7, #0]
 800b2de:	689b      	ldr	r3, [r3, #8]
 800b2e0:	4313      	orrs	r3, r2
 800b2e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800b2ea:	683b      	ldr	r3, [r7, #0]
 800b2ec:	685b      	ldr	r3, [r3, #4]
 800b2ee:	4313      	orrs	r3, r2
 800b2f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	4313      	orrs	r3, r2
 800b2fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b306:	683b      	ldr	r3, [r7, #0]
 800b308:	691b      	ldr	r3, [r3, #16]
 800b30a:	4313      	orrs	r3, r2
 800b30c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b314:	683b      	ldr	r3, [r7, #0]
 800b316:	695b      	ldr	r3, [r3, #20]
 800b318:	4313      	orrs	r3, r2
 800b31a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b326:	4313      	orrs	r3, r2
 800b328:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	699b      	ldr	r3, [r3, #24]
 800b334:	041b      	lsls	r3, r3, #16
 800b336:	4313      	orrs	r3, r2
 800b338:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	4a2f      	ldr	r2, [pc, #188]	; (800b3fc <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800b340:	4293      	cmp	r3, r2
 800b342:	d009      	beq.n	800b358 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	4a2d      	ldr	r2, [pc, #180]	; (800b400 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800b34a:	4293      	cmp	r3, r2
 800b34c:	d004      	beq.n	800b358 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	4a2c      	ldr	r2, [pc, #176]	; (800b404 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800b354:	4293      	cmp	r3, r2
 800b356:	d106      	bne.n	800b366 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800b35e:	683b      	ldr	r3, [r7, #0]
 800b360:	69db      	ldr	r3, [r3, #28]
 800b362:	4313      	orrs	r3, r2
 800b364:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	4a24      	ldr	r2, [pc, #144]	; (800b3fc <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800b36c:	4293      	cmp	r3, r2
 800b36e:	d009      	beq.n	800b384 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	4a22      	ldr	r2, [pc, #136]	; (800b400 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800b376:	4293      	cmp	r3, r2
 800b378:	d004      	beq.n	800b384 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	4a21      	ldr	r2, [pc, #132]	; (800b404 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800b380:	4293      	cmp	r3, r2
 800b382:	d12b      	bne.n	800b3dc <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800b38a:	683b      	ldr	r3, [r7, #0]
 800b38c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b38e:	051b      	lsls	r3, r3, #20
 800b390:	4313      	orrs	r3, r2
 800b392:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	6a1b      	ldr	r3, [r3, #32]
 800b39e:	4313      	orrs	r3, r2
 800b3a0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800b3a8:	683b      	ldr	r3, [r7, #0]
 800b3aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3ac:	4313      	orrs	r3, r2
 800b3ae:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	4a11      	ldr	r2, [pc, #68]	; (800b3fc <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800b3b6:	4293      	cmp	r3, r2
 800b3b8:	d009      	beq.n	800b3ce <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	4a10      	ldr	r2, [pc, #64]	; (800b400 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800b3c0:	4293      	cmp	r3, r2
 800b3c2:	d004      	beq.n	800b3ce <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	4a0e      	ldr	r2, [pc, #56]	; (800b404 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800b3ca:	4293      	cmp	r3, r2
 800b3cc:	d106      	bne.n	800b3dc <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3d8:	4313      	orrs	r3, r2
 800b3da:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	68fa      	ldr	r2, [r7, #12]
 800b3e2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	2200      	movs	r2, #0
 800b3e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b3ec:	2300      	movs	r3, #0
}
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	3714      	adds	r7, #20
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f8:	4770      	bx	lr
 800b3fa:	bf00      	nop
 800b3fc:	40012c00 	.word	0x40012c00
 800b400:	40013400 	.word	0x40013400
 800b404:	40015000 	.word	0x40015000

0800b408 <HAL_TIMEx_ConfigBreakInput>:
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)

{
 800b408:	b480      	push	{r7}
 800b40a:	b08b      	sub	sp, #44	; 0x2c
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	60f8      	str	r0, [r7, #12]
 800b410:	60b9      	str	r1, [r7, #8]
 800b412:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b414:	2300      	movs	r3, #0
 800b416:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b420:	2b01      	cmp	r3, #1
 800b422:	d101      	bne.n	800b428 <HAL_TIMEx_ConfigBreakInput+0x20>
 800b424:	2302      	movs	r3, #2
 800b426:	e10b      	b.n	800b640 <HAL_TIMEx_ConfigBreakInput+0x238>
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	2201      	movs	r2, #1
 800b42c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (sBreakInputConfig->Source)
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	2b80      	cmp	r3, #128	; 0x80
 800b436:	f000 8096 	beq.w	800b566 <HAL_TIMEx_ConfigBreakInput+0x15e>
 800b43a:	2b80      	cmp	r3, #128	; 0x80
 800b43c:	f200 809c 	bhi.w	800b578 <HAL_TIMEx_ConfigBreakInput+0x170>
 800b440:	2b20      	cmp	r3, #32
 800b442:	d849      	bhi.n	800b4d8 <HAL_TIMEx_ConfigBreakInput+0xd0>
 800b444:	2b00      	cmp	r3, #0
 800b446:	f000 8097 	beq.w	800b578 <HAL_TIMEx_ConfigBreakInput+0x170>
 800b44a:	3b01      	subs	r3, #1
 800b44c:	2b1f      	cmp	r3, #31
 800b44e:	f200 8093 	bhi.w	800b578 <HAL_TIMEx_ConfigBreakInput+0x170>
 800b452:	a201      	add	r2, pc, #4	; (adr r2, 800b458 <HAL_TIMEx_ConfigBreakInput+0x50>)
 800b454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b458:	0800b4df 	.word	0x0800b4df
 800b45c:	0800b4f3 	.word	0x0800b4f3
 800b460:	0800b579 	.word	0x0800b579
 800b464:	0800b507 	.word	0x0800b507
 800b468:	0800b579 	.word	0x0800b579
 800b46c:	0800b579 	.word	0x0800b579
 800b470:	0800b579 	.word	0x0800b579
 800b474:	0800b51b 	.word	0x0800b51b
 800b478:	0800b579 	.word	0x0800b579
 800b47c:	0800b579 	.word	0x0800b579
 800b480:	0800b579 	.word	0x0800b579
 800b484:	0800b579 	.word	0x0800b579
 800b488:	0800b579 	.word	0x0800b579
 800b48c:	0800b579 	.word	0x0800b579
 800b490:	0800b579 	.word	0x0800b579
 800b494:	0800b52f 	.word	0x0800b52f
 800b498:	0800b579 	.word	0x0800b579
 800b49c:	0800b579 	.word	0x0800b579
 800b4a0:	0800b579 	.word	0x0800b579
 800b4a4:	0800b579 	.word	0x0800b579
 800b4a8:	0800b579 	.word	0x0800b579
 800b4ac:	0800b579 	.word	0x0800b579
 800b4b0:	0800b579 	.word	0x0800b579
 800b4b4:	0800b579 	.word	0x0800b579
 800b4b8:	0800b579 	.word	0x0800b579
 800b4bc:	0800b579 	.word	0x0800b579
 800b4c0:	0800b579 	.word	0x0800b579
 800b4c4:	0800b579 	.word	0x0800b579
 800b4c8:	0800b579 	.word	0x0800b579
 800b4cc:	0800b579 	.word	0x0800b579
 800b4d0:	0800b579 	.word	0x0800b579
 800b4d4:	0800b543 	.word	0x0800b543
 800b4d8:	2b40      	cmp	r3, #64	; 0x40
 800b4da:	d03b      	beq.n	800b554 <HAL_TIMEx_ConfigBreakInput+0x14c>
 800b4dc:	e04c      	b.n	800b578 <HAL_TIMEx_ConfigBreakInput+0x170>
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_AF1_BKINE;
 800b4de:	2301      	movs	r3, #1
 800b4e0:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 800b4e2:	2300      	movs	r3, #0
 800b4e4:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKINP;
 800b4e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b4ea:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 800b4ec:	2309      	movs	r3, #9
 800b4ee:	617b      	str	r3, [r7, #20]
      break;
 800b4f0:	e04b      	b.n	800b58a <HAL_TIMEx_ConfigBreakInput+0x182>
    }
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP1E;
 800b4f2:	2302      	movs	r3, #2
 800b4f4:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos;
 800b4f6:	2301      	movs	r3, #1
 800b4f8:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP1P;
 800b4fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b4fe:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos;
 800b500:	230a      	movs	r3, #10
 800b502:	617b      	str	r3, [r7, #20]
      break;
 800b504:	e041      	b.n	800b58a <HAL_TIMEx_ConfigBreakInput+0x182>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP2E;
 800b506:	2304      	movs	r3, #4
 800b508:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
 800b50a:	2302      	movs	r3, #2
 800b50c:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
 800b50e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b512:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
 800b514:	230b      	movs	r3, #11
 800b516:	617b      	str	r3, [r7, #20]
      break;
 800b518:	e037      	b.n	800b58a <HAL_TIMEx_ConfigBreakInput+0x182>
    }
    case TIM_BREAKINPUTSOURCE_COMP3:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP3E;
 800b51a:	2308      	movs	r3, #8
 800b51c:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP3E_Pos;
 800b51e:	2303      	movs	r3, #3
 800b520:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP3P;
 800b522:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b526:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP3P_Pos;
 800b528:	230c      	movs	r3, #12
 800b52a:	617b      	str	r3, [r7, #20]
      break;
 800b52c:	e02d      	b.n	800b58a <HAL_TIMEx_ConfigBreakInput+0x182>
    }
    case TIM_BREAKINPUTSOURCE_COMP4:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP4E;
 800b52e:	2310      	movs	r3, #16
 800b530:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP4E_Pos;
 800b532:	2304      	movs	r3, #4
 800b534:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKCMP4P;
 800b536:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b53a:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP4P_Pos;
 800b53c:	230d      	movs	r3, #13
 800b53e:	617b      	str	r3, [r7, #20]
      break;
 800b540:	e023      	b.n	800b58a <HAL_TIMEx_ConfigBreakInput+0x182>
    }
#if defined (COMP5)
    case TIM_BREAKINPUTSOURCE_COMP5:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP5E;
 800b542:	2320      	movs	r3, #32
 800b544:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP5E_Pos;
 800b546:	2305      	movs	r3, #5
 800b548:	61bb      	str	r3, [r7, #24]
      /* No palarity bit for this COMP. Variable bkin_polarity_mask keeps its default value 0 */
      bkin_polarity_mask = 0U;
 800b54a:	2300      	movs	r3, #0
 800b54c:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = 0U;
 800b54e:	2300      	movs	r3, #0
 800b550:	617b      	str	r3, [r7, #20]
      break;
 800b552:	e01a      	b.n	800b58a <HAL_TIMEx_ConfigBreakInput+0x182>
    }
#endif /* COMP5 */
#if defined (COMP6)
    case TIM_BREAKINPUTSOURCE_COMP6:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP6E;
 800b554:	2340      	movs	r3, #64	; 0x40
 800b556:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP6E_Pos;
 800b558:	2306      	movs	r3, #6
 800b55a:	61bb      	str	r3, [r7, #24]
      /* No palarity bit for this COMP. Variable bkin_polarity_mask keeps its default value 0 */
      bkin_polarity_mask = 0U;
 800b55c:	2300      	movs	r3, #0
 800b55e:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = 0U;
 800b560:	2300      	movs	r3, #0
 800b562:	617b      	str	r3, [r7, #20]
      break;
 800b564:	e011      	b.n	800b58a <HAL_TIMEx_ConfigBreakInput+0x182>
    }
#endif /* COMP7 */
#if defined (COMP7)
    case TIM_BREAKINPUTSOURCE_COMP7:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP7E;
 800b566:	2380      	movs	r3, #128	; 0x80
 800b568:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKCMP7E_Pos;
 800b56a:	2307      	movs	r3, #7
 800b56c:	61bb      	str	r3, [r7, #24]
      /* No palarity bit for this COMP. Variable bkin_polarity_mask keeps its default value 0 */
      bkin_polarity_mask = 0U;
 800b56e:	2300      	movs	r3, #0
 800b570:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = 0U;
 800b572:	2300      	movs	r3, #0
 800b574:	617b      	str	r3, [r7, #20]
      break;
 800b576:	e008      	b.n	800b58a <HAL_TIMEx_ConfigBreakInput+0x182>
    }
#endif /* COMP7 */

    default:
    {
      bkin_enable_mask = 0U;
 800b578:	2300      	movs	r3, #0
 800b57a:	623b      	str	r3, [r7, #32]
      bkin_polarity_mask = 0U;
 800b57c:	2300      	movs	r3, #0
 800b57e:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = 0U;
 800b580:	2300      	movs	r3, #0
 800b582:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = 0U;
 800b584:	2300      	movs	r3, #0
 800b586:	617b      	str	r3, [r7, #20]
      break;
 800b588:	bf00      	nop
    }
  }

  switch (BreakInput)
 800b58a:	68bb      	ldr	r3, [r7, #8]
 800b58c:	2b01      	cmp	r3, #1
 800b58e:	d003      	beq.n	800b598 <HAL_TIMEx_ConfigBreakInput+0x190>
 800b590:	68bb      	ldr	r3, [r7, #8]
 800b592:	2b02      	cmp	r3, #2
 800b594:	d025      	beq.n	800b5e2 <HAL_TIMEx_ConfigBreakInput+0x1da>
 800b596:	e049      	b.n	800b62c <HAL_TIMEx_ConfigBreakInput+0x224>
  {
    case TIM_BREAKINPUT_BRK:
    {
      /* Get the TIMx_AF1 register value */
      tmporx = htim->Instance->AF1;
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b59e:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800b5a0:	6a3b      	ldr	r3, [r7, #32]
 800b5a2:	43db      	mvns	r3, r3
 800b5a4:	693a      	ldr	r2, [r7, #16]
 800b5a6:	4013      	ands	r3, r2
 800b5a8:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	685a      	ldr	r2, [r3, #4]
 800b5ae:	69bb      	ldr	r3, [r7, #24]
 800b5b0:	409a      	lsls	r2, r3
 800b5b2:	6a3b      	ldr	r3, [r7, #32]
 800b5b4:	4013      	ands	r3, r2
 800b5b6:	693a      	ldr	r2, [r7, #16]
 800b5b8:	4313      	orrs	r3, r2
 800b5ba:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 800b5bc:	69fb      	ldr	r3, [r7, #28]
 800b5be:	43db      	mvns	r3, r3
 800b5c0:	693a      	ldr	r2, [r7, #16]
 800b5c2:	4013      	ands	r3, r2
 800b5c4:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	689a      	ldr	r2, [r3, #8]
 800b5ca:	697b      	ldr	r3, [r7, #20]
 800b5cc:	409a      	lsls	r2, r3
 800b5ce:	69fb      	ldr	r3, [r7, #28]
 800b5d0:	4013      	ands	r3, r2
 800b5d2:	693a      	ldr	r2, [r7, #16]
 800b5d4:	4313      	orrs	r3, r2
 800b5d6:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF1 */
      htim->Instance->AF1 = tmporx;
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	693a      	ldr	r2, [r7, #16]
 800b5de:	661a      	str	r2, [r3, #96]	; 0x60
      break;
 800b5e0:	e028      	b.n	800b634 <HAL_TIMEx_ConfigBreakInput+0x22c>
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_AF2 register value */
      tmporx = htim->Instance->AF2;
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b5e8:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 800b5ea:	6a3b      	ldr	r3, [r7, #32]
 800b5ec:	43db      	mvns	r3, r3
 800b5ee:	693a      	ldr	r2, [r7, #16]
 800b5f0:	4013      	ands	r3, r2
 800b5f2:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	685a      	ldr	r2, [r3, #4]
 800b5f8:	69bb      	ldr	r3, [r7, #24]
 800b5fa:	409a      	lsls	r2, r3
 800b5fc:	6a3b      	ldr	r3, [r7, #32]
 800b5fe:	4013      	ands	r3, r2
 800b600:	693a      	ldr	r2, [r7, #16]
 800b602:	4313      	orrs	r3, r2
 800b604:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 800b606:	69fb      	ldr	r3, [r7, #28]
 800b608:	43db      	mvns	r3, r3
 800b60a:	693a      	ldr	r2, [r7, #16]
 800b60c:	4013      	ands	r3, r2
 800b60e:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	689a      	ldr	r2, [r3, #8]
 800b614:	697b      	ldr	r3, [r7, #20]
 800b616:	409a      	lsls	r2, r3
 800b618:	69fb      	ldr	r3, [r7, #28]
 800b61a:	4013      	ands	r3, r2
 800b61c:	693a      	ldr	r2, [r7, #16]
 800b61e:	4313      	orrs	r3, r2
 800b620:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	693a      	ldr	r2, [r7, #16]
 800b628:	665a      	str	r2, [r3, #100]	; 0x64
      break;
 800b62a:	e003      	b.n	800b634 <HAL_TIMEx_ConfigBreakInput+0x22c>
    }
    default:
      status = HAL_ERROR;
 800b62c:	2301      	movs	r3, #1
 800b62e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800b632:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	2200      	movs	r2, #0
 800b638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b63c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800b640:	4618      	mov	r0, r3
 800b642:	372c      	adds	r7, #44	; 0x2c
 800b644:	46bd      	mov	sp, r7
 800b646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64a:	4770      	bx	lr

0800b64c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b64c:	b480      	push	{r7}
 800b64e:	b083      	sub	sp, #12
 800b650:	af00      	add	r7, sp, #0
 800b652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b654:	bf00      	nop
 800b656:	370c      	adds	r7, #12
 800b658:	46bd      	mov	sp, r7
 800b65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b65e:	4770      	bx	lr

0800b660 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b660:	b480      	push	{r7}
 800b662:	b083      	sub	sp, #12
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b668:	bf00      	nop
 800b66a:	370c      	adds	r7, #12
 800b66c:	46bd      	mov	sp, r7
 800b66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b672:	4770      	bx	lr

0800b674 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b674:	b480      	push	{r7}
 800b676:	b083      	sub	sp, #12
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b67c:	bf00      	nop
 800b67e:	370c      	adds	r7, #12
 800b680:	46bd      	mov	sp, r7
 800b682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b686:	4770      	bx	lr

0800b688 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800b688:	b480      	push	{r7}
 800b68a:	b083      	sub	sp, #12
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800b690:	bf00      	nop
 800b692:	370c      	adds	r7, #12
 800b694:	46bd      	mov	sp, r7
 800b696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69a:	4770      	bx	lr

0800b69c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800b69c:	b480      	push	{r7}
 800b69e:	b083      	sub	sp, #12
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800b6a4:	bf00      	nop
 800b6a6:	370c      	adds	r7, #12
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ae:	4770      	bx	lr

0800b6b0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800b6b0:	b480      	push	{r7}
 800b6b2:	b083      	sub	sp, #12
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800b6b8:	bf00      	nop
 800b6ba:	370c      	adds	r7, #12
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c2:	4770      	bx	lr

0800b6c4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800b6c4:	b480      	push	{r7}
 800b6c6:	b083      	sub	sp, #12
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800b6cc:	bf00      	nop
 800b6ce:	370c      	adds	r7, #12
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d6:	4770      	bx	lr

0800b6d8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800b6d8:	b480      	push	{r7}
 800b6da:	b087      	sub	sp, #28
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	60f8      	str	r0, [r7, #12]
 800b6e0:	60b9      	str	r1, [r7, #8]
 800b6e2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b6e4:	68bb      	ldr	r3, [r7, #8]
 800b6e6:	f003 031f 	and.w	r3, r3, #31
 800b6ea:	2204      	movs	r2, #4
 800b6ec:	fa02 f303 	lsl.w	r3, r2, r3
 800b6f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	6a1a      	ldr	r2, [r3, #32]
 800b6f6:	697b      	ldr	r3, [r7, #20]
 800b6f8:	43db      	mvns	r3, r3
 800b6fa:	401a      	ands	r2, r3
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	6a1a      	ldr	r2, [r3, #32]
 800b704:	68bb      	ldr	r3, [r7, #8]
 800b706:	f003 031f 	and.w	r3, r3, #31
 800b70a:	6879      	ldr	r1, [r7, #4]
 800b70c:	fa01 f303 	lsl.w	r3, r1, r3
 800b710:	431a      	orrs	r2, r3
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	621a      	str	r2, [r3, #32]
}
 800b716:	bf00      	nop
 800b718:	371c      	adds	r7, #28
 800b71a:	46bd      	mov	sp, r7
 800b71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b720:	4770      	bx	lr

0800b722 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b722:	b580      	push	{r7, lr}
 800b724:	b082      	sub	sp, #8
 800b726:	af00      	add	r7, sp, #0
 800b728:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d101      	bne.n	800b734 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b730:	2301      	movs	r3, #1
 800b732:	e042      	b.n	800b7ba <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d106      	bne.n	800b74c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	2200      	movs	r2, #0
 800b742:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b746:	6878      	ldr	r0, [r7, #4]
 800b748:	f7f8 fcb4 	bl	80040b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	2224      	movs	r2, #36	; 0x24
 800b750:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	681a      	ldr	r2, [r3, #0]
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	f022 0201 	bic.w	r2, r2, #1
 800b762:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b764:	6878      	ldr	r0, [r7, #4]
 800b766:	f000 fbf7 	bl	800bf58 <UART_SetConfig>
 800b76a:	4603      	mov	r3, r0
 800b76c:	2b01      	cmp	r3, #1
 800b76e:	d101      	bne.n	800b774 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800b770:	2301      	movs	r3, #1
 800b772:	e022      	b.n	800b7ba <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d002      	beq.n	800b782 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800b77c:	6878      	ldr	r0, [r7, #4]
 800b77e:	f000 fee7 	bl	800c550 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	685a      	ldr	r2, [r3, #4]
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b790:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	689a      	ldr	r2, [r3, #8]
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b7a0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	681a      	ldr	r2, [r3, #0]
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	f042 0201 	orr.w	r2, r2, #1
 800b7b0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b7b2:	6878      	ldr	r0, [r7, #4]
 800b7b4:	f000 ff6e 	bl	800c694 <UART_CheckIdleState>
 800b7b8:	4603      	mov	r3, r0
}
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	3708      	adds	r7, #8
 800b7be:	46bd      	mov	sp, r7
 800b7c0:	bd80      	pop	{r7, pc}
	...

0800b7c4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800b7c4:	b580      	push	{r7, lr}
 800b7c6:	b08a      	sub	sp, #40	; 0x28
 800b7c8:	af00      	add	r7, sp, #0
 800b7ca:	60f8      	str	r0, [r7, #12]
 800b7cc:	60b9      	str	r1, [r7, #8]
 800b7ce:	4613      	mov	r3, r2
 800b7d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b7d8:	2b20      	cmp	r3, #32
 800b7da:	d17a      	bne.n	800b8d2 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 800b7dc:	68bb      	ldr	r3, [r7, #8]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d002      	beq.n	800b7e8 <HAL_UART_Transmit_DMA+0x24>
 800b7e2:	88fb      	ldrh	r3, [r7, #6]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d101      	bne.n	800b7ec <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800b7e8:	2301      	movs	r3, #1
 800b7ea:	e073      	b.n	800b8d4 <HAL_UART_Transmit_DMA+0x110>
    }

    __HAL_LOCK(huart);
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b7f2:	2b01      	cmp	r3, #1
 800b7f4:	d101      	bne.n	800b7fa <HAL_UART_Transmit_DMA+0x36>
 800b7f6:	2302      	movs	r3, #2
 800b7f8:	e06c      	b.n	800b8d4 <HAL_UART_Transmit_DMA+0x110>
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	2201      	movs	r2, #1
 800b7fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	68ba      	ldr	r2, [r7, #8]
 800b806:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	88fa      	ldrh	r2, [r7, #6]
 800b80c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	88fa      	ldrh	r2, [r7, #6]
 800b814:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	2200      	movs	r2, #0
 800b81c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	2221      	movs	r2, #33	; 0x21
 800b824:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d02c      	beq.n	800b88a <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b834:	4a29      	ldr	r2, [pc, #164]	; (800b8dc <HAL_UART_Transmit_DMA+0x118>)
 800b836:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b83c:	4a28      	ldr	r2, [pc, #160]	; (800b8e0 <HAL_UART_Transmit_DMA+0x11c>)
 800b83e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b844:	4a27      	ldr	r2, [pc, #156]	; (800b8e4 <HAL_UART_Transmit_DMA+0x120>)
 800b846:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b84c:	2200      	movs	r2, #0
 800b84e:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b858:	4619      	mov	r1, r3
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	3328      	adds	r3, #40	; 0x28
 800b860:	461a      	mov	r2, r3
 800b862:	88fb      	ldrh	r3, [r7, #6]
 800b864:	f7fa fddc 	bl	8006420 <HAL_DMA_Start_IT>
 800b868:	4603      	mov	r3, r0
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d00d      	beq.n	800b88a <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	2210      	movs	r2, #16
 800b872:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	2200      	movs	r2, #0
 800b87a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	2220      	movs	r2, #32
 800b882:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800b886:	2301      	movs	r3, #1
 800b888:	e024      	b.n	800b8d4 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	2240      	movs	r2, #64	; 0x40
 800b890:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	2200      	movs	r2, #0
 800b896:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	3308      	adds	r3, #8
 800b8a0:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8a2:	697b      	ldr	r3, [r7, #20]
 800b8a4:	e853 3f00 	ldrex	r3, [r3]
 800b8a8:	613b      	str	r3, [r7, #16]
   return(result);
 800b8aa:	693b      	ldr	r3, [r7, #16]
 800b8ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b8b0:	627b      	str	r3, [r7, #36]	; 0x24
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	3308      	adds	r3, #8
 800b8b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b8ba:	623a      	str	r2, [r7, #32]
 800b8bc:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8be:	69f9      	ldr	r1, [r7, #28]
 800b8c0:	6a3a      	ldr	r2, [r7, #32]
 800b8c2:	e841 2300 	strex	r3, r2, [r1]
 800b8c6:	61bb      	str	r3, [r7, #24]
   return(result);
 800b8c8:	69bb      	ldr	r3, [r7, #24]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d1e5      	bne.n	800b89a <HAL_UART_Transmit_DMA+0xd6>

    return HAL_OK;
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	e000      	b.n	800b8d4 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 800b8d2:	2302      	movs	r3, #2
  }
}
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	3728      	adds	r7, #40	; 0x28
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	bd80      	pop	{r7, pc}
 800b8dc:	0800ca09 	.word	0x0800ca09
 800b8e0:	0800caa3 	.word	0x0800caa3
 800b8e4:	0800cabf 	.word	0x0800cabf

0800b8e8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b8e8:	b580      	push	{r7, lr}
 800b8ea:	b0ba      	sub	sp, #232	; 0xe8
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	69db      	ldr	r3, [r3, #28]
 800b8f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	689b      	ldr	r3, [r3, #8]
 800b90a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b90e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800b912:	f640 030f 	movw	r3, #2063	; 0x80f
 800b916:	4013      	ands	r3, r2
 800b918:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800b91c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b920:	2b00      	cmp	r3, #0
 800b922:	d11b      	bne.n	800b95c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b924:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b928:	f003 0320 	and.w	r3, r3, #32
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d015      	beq.n	800b95c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b930:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b934:	f003 0320 	and.w	r3, r3, #32
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d105      	bne.n	800b948 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b93c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b940:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b944:	2b00      	cmp	r3, #0
 800b946:	d009      	beq.n	800b95c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	f000 82d6 	beq.w	800befe <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b956:	6878      	ldr	r0, [r7, #4]
 800b958:	4798      	blx	r3
      }
      return;
 800b95a:	e2d0      	b.n	800befe <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b95c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b960:	2b00      	cmp	r3, #0
 800b962:	f000 811f 	beq.w	800bba4 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b966:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800b96a:	4b8b      	ldr	r3, [pc, #556]	; (800bb98 <HAL_UART_IRQHandler+0x2b0>)
 800b96c:	4013      	ands	r3, r2
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d106      	bne.n	800b980 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800b972:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800b976:	4b89      	ldr	r3, [pc, #548]	; (800bb9c <HAL_UART_IRQHandler+0x2b4>)
 800b978:	4013      	ands	r3, r2
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	f000 8112 	beq.w	800bba4 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b980:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b984:	f003 0301 	and.w	r3, r3, #1
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d011      	beq.n	800b9b0 <HAL_UART_IRQHandler+0xc8>
 800b98c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b994:	2b00      	cmp	r3, #0
 800b996:	d00b      	beq.n	800b9b0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	2201      	movs	r2, #1
 800b99e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b9a6:	f043 0201 	orr.w	r2, r3, #1
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b9b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b9b4:	f003 0302 	and.w	r3, r3, #2
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d011      	beq.n	800b9e0 <HAL_UART_IRQHandler+0xf8>
 800b9bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b9c0:	f003 0301 	and.w	r3, r3, #1
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d00b      	beq.n	800b9e0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	2202      	movs	r2, #2
 800b9ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b9d6:	f043 0204 	orr.w	r2, r3, #4
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b9e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b9e4:	f003 0304 	and.w	r3, r3, #4
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d011      	beq.n	800ba10 <HAL_UART_IRQHandler+0x128>
 800b9ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b9f0:	f003 0301 	and.w	r3, r3, #1
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d00b      	beq.n	800ba10 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	2204      	movs	r2, #4
 800b9fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ba06:	f043 0202 	orr.w	r2, r3, #2
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ba10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba14:	f003 0308 	and.w	r3, r3, #8
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d017      	beq.n	800ba4c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ba1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ba20:	f003 0320 	and.w	r3, r3, #32
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d105      	bne.n	800ba34 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ba28:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800ba2c:	4b5a      	ldr	r3, [pc, #360]	; (800bb98 <HAL_UART_IRQHandler+0x2b0>)
 800ba2e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d00b      	beq.n	800ba4c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	2208      	movs	r2, #8
 800ba3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ba42:	f043 0208 	orr.w	r2, r3, #8
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ba4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d012      	beq.n	800ba7e <HAL_UART_IRQHandler+0x196>
 800ba58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ba5c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d00c      	beq.n	800ba7e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ba6c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ba74:	f043 0220 	orr.w	r2, r3, #32
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	f000 823c 	beq.w	800bf02 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ba8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba8e:	f003 0320 	and.w	r3, r3, #32
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d013      	beq.n	800babe <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ba96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ba9a:	f003 0320 	and.w	r3, r3, #32
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d105      	bne.n	800baae <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800baa2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800baa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d007      	beq.n	800babe <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d003      	beq.n	800babe <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800baba:	6878      	ldr	r0, [r7, #4]
 800babc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bac4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	689b      	ldr	r3, [r3, #8]
 800bace:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bad2:	2b40      	cmp	r3, #64	; 0x40
 800bad4:	d005      	beq.n	800bae2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800bad6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800bada:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d04f      	beq.n	800bb82 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bae2:	6878      	ldr	r0, [r7, #4]
 800bae4:	f000 ff2a 	bl	800c93c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	689b      	ldr	r3, [r3, #8]
 800baee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800baf2:	2b40      	cmp	r3, #64	; 0x40
 800baf4:	d141      	bne.n	800bb7a <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	3308      	adds	r3, #8
 800bafc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb00:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800bb04:	e853 3f00 	ldrex	r3, [r3]
 800bb08:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800bb0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800bb10:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bb14:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	3308      	adds	r3, #8
 800bb1e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800bb22:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800bb26:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb2a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800bb2e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800bb32:	e841 2300 	strex	r3, r2, [r1]
 800bb36:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800bb3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d1d9      	bne.n	800baf6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d013      	beq.n	800bb72 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bb4e:	4a14      	ldr	r2, [pc, #80]	; (800bba0 <HAL_UART_IRQHandler+0x2b8>)
 800bb50:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bb56:	4618      	mov	r0, r3
 800bb58:	f7fa fd36 	bl	80065c8 <HAL_DMA_Abort_IT>
 800bb5c:	4603      	mov	r3, r0
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d017      	beq.n	800bb92 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bb66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb68:	687a      	ldr	r2, [r7, #4]
 800bb6a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800bb6c:	4610      	mov	r0, r2
 800bb6e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb70:	e00f      	b.n	800bb92 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bb72:	6878      	ldr	r0, [r7, #4]
 800bb74:	f000 f9da 	bl	800bf2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb78:	e00b      	b.n	800bb92 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bb7a:	6878      	ldr	r0, [r7, #4]
 800bb7c:	f000 f9d6 	bl	800bf2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb80:	e007      	b.n	800bb92 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bb82:	6878      	ldr	r0, [r7, #4]
 800bb84:	f000 f9d2 	bl	800bf2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800bb90:	e1b7      	b.n	800bf02 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bb92:	bf00      	nop
    return;
 800bb94:	e1b5      	b.n	800bf02 <HAL_UART_IRQHandler+0x61a>
 800bb96:	bf00      	nop
 800bb98:	10000001 	.word	0x10000001
 800bb9c:	04000120 	.word	0x04000120
 800bba0:	0800cb3f 	.word	0x0800cb3f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bba8:	2b01      	cmp	r3, #1
 800bbaa:	f040 814a 	bne.w	800be42 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800bbae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bbb2:	f003 0310 	and.w	r3, r3, #16
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	f000 8143 	beq.w	800be42 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800bbbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bbc0:	f003 0310 	and.w	r3, r3, #16
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	f000 813c 	beq.w	800be42 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	2210      	movs	r2, #16
 800bbd0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	689b      	ldr	r3, [r3, #8]
 800bbd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bbdc:	2b40      	cmp	r3, #64	; 0x40
 800bbde:	f040 80b5 	bne.w	800bd4c <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	685b      	ldr	r3, [r3, #4]
 800bbea:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bbee:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	f000 8187 	beq.w	800bf06 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800bbfe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800bc02:	429a      	cmp	r2, r3
 800bc04:	f080 817f 	bcs.w	800bf06 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800bc0e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	f003 0320 	and.w	r3, r3, #32
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	f040 8086 	bne.w	800bd30 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800bc30:	e853 3f00 	ldrex	r3, [r3]
 800bc34:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800bc38:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800bc3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bc40:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	461a      	mov	r2, r3
 800bc4a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800bc4e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800bc52:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc56:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800bc5a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800bc5e:	e841 2300 	strex	r3, r2, [r1]
 800bc62:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800bc66:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d1da      	bne.n	800bc24 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	3308      	adds	r3, #8
 800bc74:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc76:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bc78:	e853 3f00 	ldrex	r3, [r3]
 800bc7c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800bc7e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bc80:	f023 0301 	bic.w	r3, r3, #1
 800bc84:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	3308      	adds	r3, #8
 800bc8e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800bc92:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800bc96:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc98:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800bc9a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800bc9e:	e841 2300 	strex	r3, r2, [r1]
 800bca2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800bca4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d1e1      	bne.n	800bc6e <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	3308      	adds	r3, #8
 800bcb0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcb2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bcb4:	e853 3f00 	ldrex	r3, [r3]
 800bcb8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800bcba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bcbc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bcc0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	3308      	adds	r3, #8
 800bcca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800bcce:	66fa      	str	r2, [r7, #108]	; 0x6c
 800bcd0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcd2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800bcd4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800bcd6:	e841 2300 	strex	r3, r2, [r1]
 800bcda:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800bcdc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d1e3      	bne.n	800bcaa <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	2220      	movs	r2, #32
 800bce6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	2200      	movs	r2, #0
 800bcee:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcf6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bcf8:	e853 3f00 	ldrex	r3, [r3]
 800bcfc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800bcfe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bd00:	f023 0310 	bic.w	r3, r3, #16
 800bd04:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	461a      	mov	r2, r3
 800bd0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800bd12:	65bb      	str	r3, [r7, #88]	; 0x58
 800bd14:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd16:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bd18:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800bd1a:	e841 2300 	strex	r3, r2, [r1]
 800bd1e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800bd20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d1e4      	bne.n	800bcf0 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	f7fa fbf3 	bl	8006516 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bd3c:	b29b      	uxth	r3, r3
 800bd3e:	1ad3      	subs	r3, r2, r3
 800bd40:	b29b      	uxth	r3, r3
 800bd42:	4619      	mov	r1, r3
 800bd44:	6878      	ldr	r0, [r7, #4]
 800bd46:	f000 f8fb 	bl	800bf40 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800bd4a:	e0dc      	b.n	800bf06 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bd58:	b29b      	uxth	r3, r3
 800bd5a:	1ad3      	subs	r3, r2, r3
 800bd5c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bd66:	b29b      	uxth	r3, r3
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	f000 80ce 	beq.w	800bf0a <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 800bd6e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	f000 80c9 	beq.w	800bf0a <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd80:	e853 3f00 	ldrex	r3, [r3]
 800bd84:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800bd86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd88:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800bd8c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	461a      	mov	r2, r3
 800bd96:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800bd9a:	647b      	str	r3, [r7, #68]	; 0x44
 800bd9c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd9e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800bda0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bda2:	e841 2300 	strex	r3, r2, [r1]
 800bda6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800bda8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d1e4      	bne.n	800bd78 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	3308      	adds	r3, #8
 800bdb4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdb8:	e853 3f00 	ldrex	r3, [r3]
 800bdbc:	623b      	str	r3, [r7, #32]
   return(result);
 800bdbe:	6a3b      	ldr	r3, [r7, #32]
 800bdc0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bdc4:	f023 0301 	bic.w	r3, r3, #1
 800bdc8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	3308      	adds	r3, #8
 800bdd2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800bdd6:	633a      	str	r2, [r7, #48]	; 0x30
 800bdd8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdda:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bddc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bdde:	e841 2300 	strex	r3, r2, [r1]
 800bde2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800bde4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d1e1      	bne.n	800bdae <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	2220      	movs	r2, #32
 800bdee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	2200      	movs	r2, #0
 800bdf6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	2200      	movs	r2, #0
 800bdfc:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be04:	693b      	ldr	r3, [r7, #16]
 800be06:	e853 3f00 	ldrex	r3, [r3]
 800be0a:	60fb      	str	r3, [r7, #12]
   return(result);
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	f023 0310 	bic.w	r3, r3, #16
 800be12:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	461a      	mov	r2, r3
 800be1c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800be20:	61fb      	str	r3, [r7, #28]
 800be22:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be24:	69b9      	ldr	r1, [r7, #24]
 800be26:	69fa      	ldr	r2, [r7, #28]
 800be28:	e841 2300 	strex	r3, r2, [r1]
 800be2c:	617b      	str	r3, [r7, #20]
   return(result);
 800be2e:	697b      	ldr	r3, [r7, #20]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d1e4      	bne.n	800bdfe <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800be34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800be38:	4619      	mov	r1, r3
 800be3a:	6878      	ldr	r0, [r7, #4]
 800be3c:	f000 f880 	bl	800bf40 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800be40:	e063      	b.n	800bf0a <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800be42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800be46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d00e      	beq.n	800be6c <HAL_UART_IRQHandler+0x584>
 800be4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800be52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800be56:	2b00      	cmp	r3, #0
 800be58:	d008      	beq.n	800be6c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800be62:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800be64:	6878      	ldr	r0, [r7, #4]
 800be66:	f000 ff14 	bl	800cc92 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800be6a:	e051      	b.n	800bf10 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800be6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800be70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800be74:	2b00      	cmp	r3, #0
 800be76:	d014      	beq.n	800bea2 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800be78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800be7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800be80:	2b00      	cmp	r3, #0
 800be82:	d105      	bne.n	800be90 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800be84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800be88:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d008      	beq.n	800bea2 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800be94:	2b00      	cmp	r3, #0
 800be96:	d03a      	beq.n	800bf0e <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800be9c:	6878      	ldr	r0, [r7, #4]
 800be9e:	4798      	blx	r3
    }
    return;
 800bea0:	e035      	b.n	800bf0e <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800bea2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d009      	beq.n	800bec2 <HAL_UART_IRQHandler+0x5da>
 800beae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800beb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d003      	beq.n	800bec2 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 800beba:	6878      	ldr	r0, [r7, #4]
 800bebc:	f000 fe55 	bl	800cb6a <UART_EndTransmit_IT>
    return;
 800bec0:	e026      	b.n	800bf10 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800bec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bec6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800beca:	2b00      	cmp	r3, #0
 800becc:	d009      	beq.n	800bee2 <HAL_UART_IRQHandler+0x5fa>
 800bece:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bed2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d003      	beq.n	800bee2 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800beda:	6878      	ldr	r0, [r7, #4]
 800bedc:	f000 feed 	bl	800ccba <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bee0:	e016      	b.n	800bf10 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800bee2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bee6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800beea:	2b00      	cmp	r3, #0
 800beec:	d010      	beq.n	800bf10 <HAL_UART_IRQHandler+0x628>
 800beee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	da0c      	bge.n	800bf10 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800bef6:	6878      	ldr	r0, [r7, #4]
 800bef8:	f000 fed5 	bl	800cca6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800befc:	e008      	b.n	800bf10 <HAL_UART_IRQHandler+0x628>
      return;
 800befe:	bf00      	nop
 800bf00:	e006      	b.n	800bf10 <HAL_UART_IRQHandler+0x628>
    return;
 800bf02:	bf00      	nop
 800bf04:	e004      	b.n	800bf10 <HAL_UART_IRQHandler+0x628>
      return;
 800bf06:	bf00      	nop
 800bf08:	e002      	b.n	800bf10 <HAL_UART_IRQHandler+0x628>
      return;
 800bf0a:	bf00      	nop
 800bf0c:	e000      	b.n	800bf10 <HAL_UART_IRQHandler+0x628>
    return;
 800bf0e:	bf00      	nop
  }
}
 800bf10:	37e8      	adds	r7, #232	; 0xe8
 800bf12:	46bd      	mov	sp, r7
 800bf14:	bd80      	pop	{r7, pc}
 800bf16:	bf00      	nop

0800bf18 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800bf18:	b480      	push	{r7}
 800bf1a:	b083      	sub	sp, #12
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800bf20:	bf00      	nop
 800bf22:	370c      	adds	r7, #12
 800bf24:	46bd      	mov	sp, r7
 800bf26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2a:	4770      	bx	lr

0800bf2c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bf2c:	b480      	push	{r7}
 800bf2e:	b083      	sub	sp, #12
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800bf34:	bf00      	nop
 800bf36:	370c      	adds	r7, #12
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf3e:	4770      	bx	lr

0800bf40 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bf40:	b480      	push	{r7}
 800bf42:	b083      	sub	sp, #12
 800bf44:	af00      	add	r7, sp, #0
 800bf46:	6078      	str	r0, [r7, #4]
 800bf48:	460b      	mov	r3, r1
 800bf4a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800bf4c:	bf00      	nop
 800bf4e:	370c      	adds	r7, #12
 800bf50:	46bd      	mov	sp, r7
 800bf52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf56:	4770      	bx	lr

0800bf58 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bf58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bf5c:	b08c      	sub	sp, #48	; 0x30
 800bf5e:	af00      	add	r7, sp, #0
 800bf60:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800bf62:	2300      	movs	r3, #0
 800bf64:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bf68:	697b      	ldr	r3, [r7, #20]
 800bf6a:	689a      	ldr	r2, [r3, #8]
 800bf6c:	697b      	ldr	r3, [r7, #20]
 800bf6e:	691b      	ldr	r3, [r3, #16]
 800bf70:	431a      	orrs	r2, r3
 800bf72:	697b      	ldr	r3, [r7, #20]
 800bf74:	695b      	ldr	r3, [r3, #20]
 800bf76:	431a      	orrs	r2, r3
 800bf78:	697b      	ldr	r3, [r7, #20]
 800bf7a:	69db      	ldr	r3, [r3, #28]
 800bf7c:	4313      	orrs	r3, r2
 800bf7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bf80:	697b      	ldr	r3, [r7, #20]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	681a      	ldr	r2, [r3, #0]
 800bf86:	4baa      	ldr	r3, [pc, #680]	; (800c230 <UART_SetConfig+0x2d8>)
 800bf88:	4013      	ands	r3, r2
 800bf8a:	697a      	ldr	r2, [r7, #20]
 800bf8c:	6812      	ldr	r2, [r2, #0]
 800bf8e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bf90:	430b      	orrs	r3, r1
 800bf92:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bf94:	697b      	ldr	r3, [r7, #20]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	685b      	ldr	r3, [r3, #4]
 800bf9a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800bf9e:	697b      	ldr	r3, [r7, #20]
 800bfa0:	68da      	ldr	r2, [r3, #12]
 800bfa2:	697b      	ldr	r3, [r7, #20]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	430a      	orrs	r2, r1
 800bfa8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bfaa:	697b      	ldr	r3, [r7, #20]
 800bfac:	699b      	ldr	r3, [r3, #24]
 800bfae:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bfb0:	697b      	ldr	r3, [r7, #20]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	4a9f      	ldr	r2, [pc, #636]	; (800c234 <UART_SetConfig+0x2dc>)
 800bfb6:	4293      	cmp	r3, r2
 800bfb8:	d004      	beq.n	800bfc4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800bfba:	697b      	ldr	r3, [r7, #20]
 800bfbc:	6a1b      	ldr	r3, [r3, #32]
 800bfbe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bfc0:	4313      	orrs	r3, r2
 800bfc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bfc4:	697b      	ldr	r3, [r7, #20]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	689b      	ldr	r3, [r3, #8]
 800bfca:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800bfce:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800bfd2:	697a      	ldr	r2, [r7, #20]
 800bfd4:	6812      	ldr	r2, [r2, #0]
 800bfd6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800bfd8:	430b      	orrs	r3, r1
 800bfda:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800bfdc:	697b      	ldr	r3, [r7, #20]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfe2:	f023 010f 	bic.w	r1, r3, #15
 800bfe6:	697b      	ldr	r3, [r7, #20]
 800bfe8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bfea:	697b      	ldr	r3, [r7, #20]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	430a      	orrs	r2, r1
 800bff0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bff2:	697b      	ldr	r3, [r7, #20]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	4a90      	ldr	r2, [pc, #576]	; (800c238 <UART_SetConfig+0x2e0>)
 800bff8:	4293      	cmp	r3, r2
 800bffa:	d125      	bne.n	800c048 <UART_SetConfig+0xf0>
 800bffc:	4b8f      	ldr	r3, [pc, #572]	; (800c23c <UART_SetConfig+0x2e4>)
 800bffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c002:	f003 0303 	and.w	r3, r3, #3
 800c006:	2b03      	cmp	r3, #3
 800c008:	d81a      	bhi.n	800c040 <UART_SetConfig+0xe8>
 800c00a:	a201      	add	r2, pc, #4	; (adr r2, 800c010 <UART_SetConfig+0xb8>)
 800c00c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c010:	0800c021 	.word	0x0800c021
 800c014:	0800c031 	.word	0x0800c031
 800c018:	0800c029 	.word	0x0800c029
 800c01c:	0800c039 	.word	0x0800c039
 800c020:	2301      	movs	r3, #1
 800c022:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c026:	e116      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c028:	2302      	movs	r3, #2
 800c02a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c02e:	e112      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c030:	2304      	movs	r3, #4
 800c032:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c036:	e10e      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c038:	2308      	movs	r3, #8
 800c03a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c03e:	e10a      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c040:	2310      	movs	r3, #16
 800c042:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c046:	e106      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c048:	697b      	ldr	r3, [r7, #20]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	4a7c      	ldr	r2, [pc, #496]	; (800c240 <UART_SetConfig+0x2e8>)
 800c04e:	4293      	cmp	r3, r2
 800c050:	d138      	bne.n	800c0c4 <UART_SetConfig+0x16c>
 800c052:	4b7a      	ldr	r3, [pc, #488]	; (800c23c <UART_SetConfig+0x2e4>)
 800c054:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c058:	f003 030c 	and.w	r3, r3, #12
 800c05c:	2b0c      	cmp	r3, #12
 800c05e:	d82d      	bhi.n	800c0bc <UART_SetConfig+0x164>
 800c060:	a201      	add	r2, pc, #4	; (adr r2, 800c068 <UART_SetConfig+0x110>)
 800c062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c066:	bf00      	nop
 800c068:	0800c09d 	.word	0x0800c09d
 800c06c:	0800c0bd 	.word	0x0800c0bd
 800c070:	0800c0bd 	.word	0x0800c0bd
 800c074:	0800c0bd 	.word	0x0800c0bd
 800c078:	0800c0ad 	.word	0x0800c0ad
 800c07c:	0800c0bd 	.word	0x0800c0bd
 800c080:	0800c0bd 	.word	0x0800c0bd
 800c084:	0800c0bd 	.word	0x0800c0bd
 800c088:	0800c0a5 	.word	0x0800c0a5
 800c08c:	0800c0bd 	.word	0x0800c0bd
 800c090:	0800c0bd 	.word	0x0800c0bd
 800c094:	0800c0bd 	.word	0x0800c0bd
 800c098:	0800c0b5 	.word	0x0800c0b5
 800c09c:	2300      	movs	r3, #0
 800c09e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c0a2:	e0d8      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c0a4:	2302      	movs	r3, #2
 800c0a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c0aa:	e0d4      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c0ac:	2304      	movs	r3, #4
 800c0ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c0b2:	e0d0      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c0b4:	2308      	movs	r3, #8
 800c0b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c0ba:	e0cc      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c0bc:	2310      	movs	r3, #16
 800c0be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c0c2:	e0c8      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c0c4:	697b      	ldr	r3, [r7, #20]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	4a5e      	ldr	r2, [pc, #376]	; (800c244 <UART_SetConfig+0x2ec>)
 800c0ca:	4293      	cmp	r3, r2
 800c0cc:	d125      	bne.n	800c11a <UART_SetConfig+0x1c2>
 800c0ce:	4b5b      	ldr	r3, [pc, #364]	; (800c23c <UART_SetConfig+0x2e4>)
 800c0d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c0d4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800c0d8:	2b30      	cmp	r3, #48	; 0x30
 800c0da:	d016      	beq.n	800c10a <UART_SetConfig+0x1b2>
 800c0dc:	2b30      	cmp	r3, #48	; 0x30
 800c0de:	d818      	bhi.n	800c112 <UART_SetConfig+0x1ba>
 800c0e0:	2b20      	cmp	r3, #32
 800c0e2:	d00a      	beq.n	800c0fa <UART_SetConfig+0x1a2>
 800c0e4:	2b20      	cmp	r3, #32
 800c0e6:	d814      	bhi.n	800c112 <UART_SetConfig+0x1ba>
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d002      	beq.n	800c0f2 <UART_SetConfig+0x19a>
 800c0ec:	2b10      	cmp	r3, #16
 800c0ee:	d008      	beq.n	800c102 <UART_SetConfig+0x1aa>
 800c0f0:	e00f      	b.n	800c112 <UART_SetConfig+0x1ba>
 800c0f2:	2300      	movs	r3, #0
 800c0f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c0f8:	e0ad      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c0fa:	2302      	movs	r3, #2
 800c0fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c100:	e0a9      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c102:	2304      	movs	r3, #4
 800c104:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c108:	e0a5      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c10a:	2308      	movs	r3, #8
 800c10c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c110:	e0a1      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c112:	2310      	movs	r3, #16
 800c114:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c118:	e09d      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c11a:	697b      	ldr	r3, [r7, #20]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	4a4a      	ldr	r2, [pc, #296]	; (800c248 <UART_SetConfig+0x2f0>)
 800c120:	4293      	cmp	r3, r2
 800c122:	d125      	bne.n	800c170 <UART_SetConfig+0x218>
 800c124:	4b45      	ldr	r3, [pc, #276]	; (800c23c <UART_SetConfig+0x2e4>)
 800c126:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c12a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800c12e:	2bc0      	cmp	r3, #192	; 0xc0
 800c130:	d016      	beq.n	800c160 <UART_SetConfig+0x208>
 800c132:	2bc0      	cmp	r3, #192	; 0xc0
 800c134:	d818      	bhi.n	800c168 <UART_SetConfig+0x210>
 800c136:	2b80      	cmp	r3, #128	; 0x80
 800c138:	d00a      	beq.n	800c150 <UART_SetConfig+0x1f8>
 800c13a:	2b80      	cmp	r3, #128	; 0x80
 800c13c:	d814      	bhi.n	800c168 <UART_SetConfig+0x210>
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d002      	beq.n	800c148 <UART_SetConfig+0x1f0>
 800c142:	2b40      	cmp	r3, #64	; 0x40
 800c144:	d008      	beq.n	800c158 <UART_SetConfig+0x200>
 800c146:	e00f      	b.n	800c168 <UART_SetConfig+0x210>
 800c148:	2300      	movs	r3, #0
 800c14a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c14e:	e082      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c150:	2302      	movs	r3, #2
 800c152:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c156:	e07e      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c158:	2304      	movs	r3, #4
 800c15a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c15e:	e07a      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c160:	2308      	movs	r3, #8
 800c162:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c166:	e076      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c168:	2310      	movs	r3, #16
 800c16a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c16e:	e072      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c170:	697b      	ldr	r3, [r7, #20]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	4a35      	ldr	r2, [pc, #212]	; (800c24c <UART_SetConfig+0x2f4>)
 800c176:	4293      	cmp	r3, r2
 800c178:	d12a      	bne.n	800c1d0 <UART_SetConfig+0x278>
 800c17a:	4b30      	ldr	r3, [pc, #192]	; (800c23c <UART_SetConfig+0x2e4>)
 800c17c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c180:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c184:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c188:	d01a      	beq.n	800c1c0 <UART_SetConfig+0x268>
 800c18a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c18e:	d81b      	bhi.n	800c1c8 <UART_SetConfig+0x270>
 800c190:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c194:	d00c      	beq.n	800c1b0 <UART_SetConfig+0x258>
 800c196:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c19a:	d815      	bhi.n	800c1c8 <UART_SetConfig+0x270>
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d003      	beq.n	800c1a8 <UART_SetConfig+0x250>
 800c1a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c1a4:	d008      	beq.n	800c1b8 <UART_SetConfig+0x260>
 800c1a6:	e00f      	b.n	800c1c8 <UART_SetConfig+0x270>
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c1ae:	e052      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c1b0:	2302      	movs	r3, #2
 800c1b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c1b6:	e04e      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c1b8:	2304      	movs	r3, #4
 800c1ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c1be:	e04a      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c1c0:	2308      	movs	r3, #8
 800c1c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c1c6:	e046      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c1c8:	2310      	movs	r3, #16
 800c1ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c1ce:	e042      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c1d0:	697b      	ldr	r3, [r7, #20]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	4a17      	ldr	r2, [pc, #92]	; (800c234 <UART_SetConfig+0x2dc>)
 800c1d6:	4293      	cmp	r3, r2
 800c1d8:	d13a      	bne.n	800c250 <UART_SetConfig+0x2f8>
 800c1da:	4b18      	ldr	r3, [pc, #96]	; (800c23c <UART_SetConfig+0x2e4>)
 800c1dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c1e0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800c1e4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c1e8:	d01a      	beq.n	800c220 <UART_SetConfig+0x2c8>
 800c1ea:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c1ee:	d81b      	bhi.n	800c228 <UART_SetConfig+0x2d0>
 800c1f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c1f4:	d00c      	beq.n	800c210 <UART_SetConfig+0x2b8>
 800c1f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c1fa:	d815      	bhi.n	800c228 <UART_SetConfig+0x2d0>
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d003      	beq.n	800c208 <UART_SetConfig+0x2b0>
 800c200:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c204:	d008      	beq.n	800c218 <UART_SetConfig+0x2c0>
 800c206:	e00f      	b.n	800c228 <UART_SetConfig+0x2d0>
 800c208:	2300      	movs	r3, #0
 800c20a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c20e:	e022      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c210:	2302      	movs	r3, #2
 800c212:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c216:	e01e      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c218:	2304      	movs	r3, #4
 800c21a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c21e:	e01a      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c220:	2308      	movs	r3, #8
 800c222:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c226:	e016      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c228:	2310      	movs	r3, #16
 800c22a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c22e:	e012      	b.n	800c256 <UART_SetConfig+0x2fe>
 800c230:	cfff69f3 	.word	0xcfff69f3
 800c234:	40008000 	.word	0x40008000
 800c238:	40013800 	.word	0x40013800
 800c23c:	40021000 	.word	0x40021000
 800c240:	40004400 	.word	0x40004400
 800c244:	40004800 	.word	0x40004800
 800c248:	40004c00 	.word	0x40004c00
 800c24c:	40005000 	.word	0x40005000
 800c250:	2310      	movs	r3, #16
 800c252:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c256:	697b      	ldr	r3, [r7, #20]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	4aae      	ldr	r2, [pc, #696]	; (800c514 <UART_SetConfig+0x5bc>)
 800c25c:	4293      	cmp	r3, r2
 800c25e:	f040 8097 	bne.w	800c390 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c262:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c266:	2b08      	cmp	r3, #8
 800c268:	d823      	bhi.n	800c2b2 <UART_SetConfig+0x35a>
 800c26a:	a201      	add	r2, pc, #4	; (adr r2, 800c270 <UART_SetConfig+0x318>)
 800c26c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c270:	0800c295 	.word	0x0800c295
 800c274:	0800c2b3 	.word	0x0800c2b3
 800c278:	0800c29d 	.word	0x0800c29d
 800c27c:	0800c2b3 	.word	0x0800c2b3
 800c280:	0800c2a3 	.word	0x0800c2a3
 800c284:	0800c2b3 	.word	0x0800c2b3
 800c288:	0800c2b3 	.word	0x0800c2b3
 800c28c:	0800c2b3 	.word	0x0800c2b3
 800c290:	0800c2ab 	.word	0x0800c2ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c294:	f7fd f890 	bl	80093b8 <HAL_RCC_GetPCLK1Freq>
 800c298:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c29a:	e010      	b.n	800c2be <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c29c:	4b9e      	ldr	r3, [pc, #632]	; (800c518 <UART_SetConfig+0x5c0>)
 800c29e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c2a0:	e00d      	b.n	800c2be <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c2a2:	f7fd f81b 	bl	80092dc <HAL_RCC_GetSysClockFreq>
 800c2a6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c2a8:	e009      	b.n	800c2be <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c2aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c2ae:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c2b0:	e005      	b.n	800c2be <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800c2b6:	2301      	movs	r3, #1
 800c2b8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800c2bc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c2be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	f000 8130 	beq.w	800c526 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c2c6:	697b      	ldr	r3, [r7, #20]
 800c2c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2ca:	4a94      	ldr	r2, [pc, #592]	; (800c51c <UART_SetConfig+0x5c4>)
 800c2cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c2d0:	461a      	mov	r2, r3
 800c2d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2d4:	fbb3 f3f2 	udiv	r3, r3, r2
 800c2d8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c2da:	697b      	ldr	r3, [r7, #20]
 800c2dc:	685a      	ldr	r2, [r3, #4]
 800c2de:	4613      	mov	r3, r2
 800c2e0:	005b      	lsls	r3, r3, #1
 800c2e2:	4413      	add	r3, r2
 800c2e4:	69ba      	ldr	r2, [r7, #24]
 800c2e6:	429a      	cmp	r2, r3
 800c2e8:	d305      	bcc.n	800c2f6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c2ea:	697b      	ldr	r3, [r7, #20]
 800c2ec:	685b      	ldr	r3, [r3, #4]
 800c2ee:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c2f0:	69ba      	ldr	r2, [r7, #24]
 800c2f2:	429a      	cmp	r2, r3
 800c2f4:	d903      	bls.n	800c2fe <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800c2f6:	2301      	movs	r3, #1
 800c2f8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800c2fc:	e113      	b.n	800c526 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c2fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c300:	2200      	movs	r2, #0
 800c302:	60bb      	str	r3, [r7, #8]
 800c304:	60fa      	str	r2, [r7, #12]
 800c306:	697b      	ldr	r3, [r7, #20]
 800c308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c30a:	4a84      	ldr	r2, [pc, #528]	; (800c51c <UART_SetConfig+0x5c4>)
 800c30c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c310:	b29b      	uxth	r3, r3
 800c312:	2200      	movs	r2, #0
 800c314:	603b      	str	r3, [r7, #0]
 800c316:	607a      	str	r2, [r7, #4]
 800c318:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c31c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c320:	f7f4 fd2a 	bl	8000d78 <__aeabi_uldivmod>
 800c324:	4602      	mov	r2, r0
 800c326:	460b      	mov	r3, r1
 800c328:	4610      	mov	r0, r2
 800c32a:	4619      	mov	r1, r3
 800c32c:	f04f 0200 	mov.w	r2, #0
 800c330:	f04f 0300 	mov.w	r3, #0
 800c334:	020b      	lsls	r3, r1, #8
 800c336:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c33a:	0202      	lsls	r2, r0, #8
 800c33c:	6979      	ldr	r1, [r7, #20]
 800c33e:	6849      	ldr	r1, [r1, #4]
 800c340:	0849      	lsrs	r1, r1, #1
 800c342:	2000      	movs	r0, #0
 800c344:	460c      	mov	r4, r1
 800c346:	4605      	mov	r5, r0
 800c348:	eb12 0804 	adds.w	r8, r2, r4
 800c34c:	eb43 0905 	adc.w	r9, r3, r5
 800c350:	697b      	ldr	r3, [r7, #20]
 800c352:	685b      	ldr	r3, [r3, #4]
 800c354:	2200      	movs	r2, #0
 800c356:	469a      	mov	sl, r3
 800c358:	4693      	mov	fp, r2
 800c35a:	4652      	mov	r2, sl
 800c35c:	465b      	mov	r3, fp
 800c35e:	4640      	mov	r0, r8
 800c360:	4649      	mov	r1, r9
 800c362:	f7f4 fd09 	bl	8000d78 <__aeabi_uldivmod>
 800c366:	4602      	mov	r2, r0
 800c368:	460b      	mov	r3, r1
 800c36a:	4613      	mov	r3, r2
 800c36c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c36e:	6a3b      	ldr	r3, [r7, #32]
 800c370:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c374:	d308      	bcc.n	800c388 <UART_SetConfig+0x430>
 800c376:	6a3b      	ldr	r3, [r7, #32]
 800c378:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c37c:	d204      	bcs.n	800c388 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800c37e:	697b      	ldr	r3, [r7, #20]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	6a3a      	ldr	r2, [r7, #32]
 800c384:	60da      	str	r2, [r3, #12]
 800c386:	e0ce      	b.n	800c526 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800c388:	2301      	movs	r3, #1
 800c38a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800c38e:	e0ca      	b.n	800c526 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c390:	697b      	ldr	r3, [r7, #20]
 800c392:	69db      	ldr	r3, [r3, #28]
 800c394:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c398:	d166      	bne.n	800c468 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800c39a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c39e:	2b08      	cmp	r3, #8
 800c3a0:	d827      	bhi.n	800c3f2 <UART_SetConfig+0x49a>
 800c3a2:	a201      	add	r2, pc, #4	; (adr r2, 800c3a8 <UART_SetConfig+0x450>)
 800c3a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3a8:	0800c3cd 	.word	0x0800c3cd
 800c3ac:	0800c3d5 	.word	0x0800c3d5
 800c3b0:	0800c3dd 	.word	0x0800c3dd
 800c3b4:	0800c3f3 	.word	0x0800c3f3
 800c3b8:	0800c3e3 	.word	0x0800c3e3
 800c3bc:	0800c3f3 	.word	0x0800c3f3
 800c3c0:	0800c3f3 	.word	0x0800c3f3
 800c3c4:	0800c3f3 	.word	0x0800c3f3
 800c3c8:	0800c3eb 	.word	0x0800c3eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c3cc:	f7fc fff4 	bl	80093b8 <HAL_RCC_GetPCLK1Freq>
 800c3d0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c3d2:	e014      	b.n	800c3fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c3d4:	f7fd f806 	bl	80093e4 <HAL_RCC_GetPCLK2Freq>
 800c3d8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c3da:	e010      	b.n	800c3fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c3dc:	4b4e      	ldr	r3, [pc, #312]	; (800c518 <UART_SetConfig+0x5c0>)
 800c3de:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c3e0:	e00d      	b.n	800c3fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c3e2:	f7fc ff7b 	bl	80092dc <HAL_RCC_GetSysClockFreq>
 800c3e6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c3e8:	e009      	b.n	800c3fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c3ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c3ee:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c3f0:	e005      	b.n	800c3fe <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800c3f6:	2301      	movs	r3, #1
 800c3f8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800c3fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c3fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c400:	2b00      	cmp	r3, #0
 800c402:	f000 8090 	beq.w	800c526 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c406:	697b      	ldr	r3, [r7, #20]
 800c408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c40a:	4a44      	ldr	r2, [pc, #272]	; (800c51c <UART_SetConfig+0x5c4>)
 800c40c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c410:	461a      	mov	r2, r3
 800c412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c414:	fbb3 f3f2 	udiv	r3, r3, r2
 800c418:	005a      	lsls	r2, r3, #1
 800c41a:	697b      	ldr	r3, [r7, #20]
 800c41c:	685b      	ldr	r3, [r3, #4]
 800c41e:	085b      	lsrs	r3, r3, #1
 800c420:	441a      	add	r2, r3
 800c422:	697b      	ldr	r3, [r7, #20]
 800c424:	685b      	ldr	r3, [r3, #4]
 800c426:	fbb2 f3f3 	udiv	r3, r2, r3
 800c42a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c42c:	6a3b      	ldr	r3, [r7, #32]
 800c42e:	2b0f      	cmp	r3, #15
 800c430:	d916      	bls.n	800c460 <UART_SetConfig+0x508>
 800c432:	6a3b      	ldr	r3, [r7, #32]
 800c434:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c438:	d212      	bcs.n	800c460 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c43a:	6a3b      	ldr	r3, [r7, #32]
 800c43c:	b29b      	uxth	r3, r3
 800c43e:	f023 030f 	bic.w	r3, r3, #15
 800c442:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c444:	6a3b      	ldr	r3, [r7, #32]
 800c446:	085b      	lsrs	r3, r3, #1
 800c448:	b29b      	uxth	r3, r3
 800c44a:	f003 0307 	and.w	r3, r3, #7
 800c44e:	b29a      	uxth	r2, r3
 800c450:	8bfb      	ldrh	r3, [r7, #30]
 800c452:	4313      	orrs	r3, r2
 800c454:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800c456:	697b      	ldr	r3, [r7, #20]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	8bfa      	ldrh	r2, [r7, #30]
 800c45c:	60da      	str	r2, [r3, #12]
 800c45e:	e062      	b.n	800c526 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800c460:	2301      	movs	r3, #1
 800c462:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800c466:	e05e      	b.n	800c526 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c468:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c46c:	2b08      	cmp	r3, #8
 800c46e:	d828      	bhi.n	800c4c2 <UART_SetConfig+0x56a>
 800c470:	a201      	add	r2, pc, #4	; (adr r2, 800c478 <UART_SetConfig+0x520>)
 800c472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c476:	bf00      	nop
 800c478:	0800c49d 	.word	0x0800c49d
 800c47c:	0800c4a5 	.word	0x0800c4a5
 800c480:	0800c4ad 	.word	0x0800c4ad
 800c484:	0800c4c3 	.word	0x0800c4c3
 800c488:	0800c4b3 	.word	0x0800c4b3
 800c48c:	0800c4c3 	.word	0x0800c4c3
 800c490:	0800c4c3 	.word	0x0800c4c3
 800c494:	0800c4c3 	.word	0x0800c4c3
 800c498:	0800c4bb 	.word	0x0800c4bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c49c:	f7fc ff8c 	bl	80093b8 <HAL_RCC_GetPCLK1Freq>
 800c4a0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c4a2:	e014      	b.n	800c4ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c4a4:	f7fc ff9e 	bl	80093e4 <HAL_RCC_GetPCLK2Freq>
 800c4a8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c4aa:	e010      	b.n	800c4ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c4ac:	4b1a      	ldr	r3, [pc, #104]	; (800c518 <UART_SetConfig+0x5c0>)
 800c4ae:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c4b0:	e00d      	b.n	800c4ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c4b2:	f7fc ff13 	bl	80092dc <HAL_RCC_GetSysClockFreq>
 800c4b6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c4b8:	e009      	b.n	800c4ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c4ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c4be:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c4c0:	e005      	b.n	800c4ce <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800c4c6:	2301      	movs	r3, #1
 800c4c8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800c4cc:	bf00      	nop
    }

    if (pclk != 0U)
 800c4ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d028      	beq.n	800c526 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c4d4:	697b      	ldr	r3, [r7, #20]
 800c4d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4d8:	4a10      	ldr	r2, [pc, #64]	; (800c51c <UART_SetConfig+0x5c4>)
 800c4da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c4de:	461a      	mov	r2, r3
 800c4e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4e2:	fbb3 f2f2 	udiv	r2, r3, r2
 800c4e6:	697b      	ldr	r3, [r7, #20]
 800c4e8:	685b      	ldr	r3, [r3, #4]
 800c4ea:	085b      	lsrs	r3, r3, #1
 800c4ec:	441a      	add	r2, r3
 800c4ee:	697b      	ldr	r3, [r7, #20]
 800c4f0:	685b      	ldr	r3, [r3, #4]
 800c4f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4f6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c4f8:	6a3b      	ldr	r3, [r7, #32]
 800c4fa:	2b0f      	cmp	r3, #15
 800c4fc:	d910      	bls.n	800c520 <UART_SetConfig+0x5c8>
 800c4fe:	6a3b      	ldr	r3, [r7, #32]
 800c500:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c504:	d20c      	bcs.n	800c520 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c506:	6a3b      	ldr	r3, [r7, #32]
 800c508:	b29a      	uxth	r2, r3
 800c50a:	697b      	ldr	r3, [r7, #20]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	60da      	str	r2, [r3, #12]
 800c510:	e009      	b.n	800c526 <UART_SetConfig+0x5ce>
 800c512:	bf00      	nop
 800c514:	40008000 	.word	0x40008000
 800c518:	00f42400 	.word	0x00f42400
 800c51c:	08014b0c 	.word	0x08014b0c
      }
      else
      {
        ret = HAL_ERROR;
 800c520:	2301      	movs	r3, #1
 800c522:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c526:	697b      	ldr	r3, [r7, #20]
 800c528:	2201      	movs	r2, #1
 800c52a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800c52e:	697b      	ldr	r3, [r7, #20]
 800c530:	2201      	movs	r2, #1
 800c532:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c536:	697b      	ldr	r3, [r7, #20]
 800c538:	2200      	movs	r2, #0
 800c53a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800c53c:	697b      	ldr	r3, [r7, #20]
 800c53e:	2200      	movs	r2, #0
 800c540:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800c542:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800c546:	4618      	mov	r0, r3
 800c548:	3730      	adds	r7, #48	; 0x30
 800c54a:	46bd      	mov	sp, r7
 800c54c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800c550 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c550:	b480      	push	{r7}
 800c552:	b083      	sub	sp, #12
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c55c:	f003 0301 	and.w	r3, r3, #1
 800c560:	2b00      	cmp	r3, #0
 800c562:	d00a      	beq.n	800c57a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	685b      	ldr	r3, [r3, #4]
 800c56a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	430a      	orrs	r2, r1
 800c578:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c57e:	f003 0302 	and.w	r3, r3, #2
 800c582:	2b00      	cmp	r3, #0
 800c584:	d00a      	beq.n	800c59c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	685b      	ldr	r3, [r3, #4]
 800c58c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	430a      	orrs	r2, r1
 800c59a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5a0:	f003 0304 	and.w	r3, r3, #4
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d00a      	beq.n	800c5be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	685b      	ldr	r3, [r3, #4]
 800c5ae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	430a      	orrs	r2, r1
 800c5bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5c2:	f003 0308 	and.w	r3, r3, #8
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d00a      	beq.n	800c5e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	685b      	ldr	r3, [r3, #4]
 800c5d0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	430a      	orrs	r2, r1
 800c5de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5e4:	f003 0310 	and.w	r3, r3, #16
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d00a      	beq.n	800c602 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	689b      	ldr	r3, [r3, #8]
 800c5f2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	430a      	orrs	r2, r1
 800c600:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c606:	f003 0320 	and.w	r3, r3, #32
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d00a      	beq.n	800c624 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	689b      	ldr	r3, [r3, #8]
 800c614:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	430a      	orrs	r2, r1
 800c622:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c628:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d01a      	beq.n	800c666 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	685b      	ldr	r3, [r3, #4]
 800c636:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	430a      	orrs	r2, r1
 800c644:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c64a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c64e:	d10a      	bne.n	800c666 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	685b      	ldr	r3, [r3, #4]
 800c656:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	430a      	orrs	r2, r1
 800c664:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c66a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d00a      	beq.n	800c688 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	685b      	ldr	r3, [r3, #4]
 800c678:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	430a      	orrs	r2, r1
 800c686:	605a      	str	r2, [r3, #4]
  }
}
 800c688:	bf00      	nop
 800c68a:	370c      	adds	r7, #12
 800c68c:	46bd      	mov	sp, r7
 800c68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c692:	4770      	bx	lr

0800c694 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c694:	b580      	push	{r7, lr}
 800c696:	b086      	sub	sp, #24
 800c698:	af02      	add	r7, sp, #8
 800c69a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	2200      	movs	r2, #0
 800c6a0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c6a4:	f7f7 feba 	bl	800441c <HAL_GetTick>
 800c6a8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	f003 0308 	and.w	r3, r3, #8
 800c6b4:	2b08      	cmp	r3, #8
 800c6b6:	d10e      	bne.n	800c6d6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c6b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c6bc:	9300      	str	r3, [sp, #0]
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	2200      	movs	r2, #0
 800c6c2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c6c6:	6878      	ldr	r0, [r7, #4]
 800c6c8:	f000 f82f 	bl	800c72a <UART_WaitOnFlagUntilTimeout>
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d001      	beq.n	800c6d6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c6d2:	2303      	movs	r3, #3
 800c6d4:	e025      	b.n	800c722 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	f003 0304 	and.w	r3, r3, #4
 800c6e0:	2b04      	cmp	r3, #4
 800c6e2:	d10e      	bne.n	800c702 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c6e4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c6e8:	9300      	str	r3, [sp, #0]
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	2200      	movs	r2, #0
 800c6ee:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c6f2:	6878      	ldr	r0, [r7, #4]
 800c6f4:	f000 f819 	bl	800c72a <UART_WaitOnFlagUntilTimeout>
 800c6f8:	4603      	mov	r3, r0
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d001      	beq.n	800c702 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c6fe:	2303      	movs	r3, #3
 800c700:	e00f      	b.n	800c722 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	2220      	movs	r2, #32
 800c706:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	2220      	movs	r2, #32
 800c70e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	2200      	movs	r2, #0
 800c716:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	2200      	movs	r2, #0
 800c71c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c720:	2300      	movs	r3, #0
}
 800c722:	4618      	mov	r0, r3
 800c724:	3710      	adds	r7, #16
 800c726:	46bd      	mov	sp, r7
 800c728:	bd80      	pop	{r7, pc}

0800c72a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c72a:	b580      	push	{r7, lr}
 800c72c:	b09c      	sub	sp, #112	; 0x70
 800c72e:	af00      	add	r7, sp, #0
 800c730:	60f8      	str	r0, [r7, #12]
 800c732:	60b9      	str	r1, [r7, #8]
 800c734:	603b      	str	r3, [r7, #0]
 800c736:	4613      	mov	r3, r2
 800c738:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c73a:	e0a9      	b.n	800c890 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c73c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c73e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c742:	f000 80a5 	beq.w	800c890 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c746:	f7f7 fe69 	bl	800441c <HAL_GetTick>
 800c74a:	4602      	mov	r2, r0
 800c74c:	683b      	ldr	r3, [r7, #0]
 800c74e:	1ad3      	subs	r3, r2, r3
 800c750:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800c752:	429a      	cmp	r2, r3
 800c754:	d302      	bcc.n	800c75c <UART_WaitOnFlagUntilTimeout+0x32>
 800c756:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d140      	bne.n	800c7de <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c762:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c764:	e853 3f00 	ldrex	r3, [r3]
 800c768:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800c76a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c76c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c770:	667b      	str	r3, [r7, #100]	; 0x64
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	461a      	mov	r2, r3
 800c778:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c77a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c77c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c77e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c780:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c782:	e841 2300 	strex	r3, r2, [r1]
 800c786:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800c788:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d1e6      	bne.n	800c75c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	3308      	adds	r3, #8
 800c794:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c796:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c798:	e853 3f00 	ldrex	r3, [r3]
 800c79c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c79e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c7a0:	f023 0301 	bic.w	r3, r3, #1
 800c7a4:	663b      	str	r3, [r7, #96]	; 0x60
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	3308      	adds	r3, #8
 800c7ac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c7ae:	64ba      	str	r2, [r7, #72]	; 0x48
 800c7b0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7b2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800c7b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c7b6:	e841 2300 	strex	r3, r2, [r1]
 800c7ba:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800c7bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d1e5      	bne.n	800c78e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	2220      	movs	r2, #32
 800c7c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	2220      	movs	r2, #32
 800c7ce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	2200      	movs	r2, #0
 800c7d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800c7da:	2303      	movs	r3, #3
 800c7dc:	e069      	b.n	800c8b2 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	f003 0304 	and.w	r3, r3, #4
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d051      	beq.n	800c890 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	69db      	ldr	r3, [r3, #28]
 800c7f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c7f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c7fa:	d149      	bne.n	800c890 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c804:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c80c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c80e:	e853 3f00 	ldrex	r3, [r3]
 800c812:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c816:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c81a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	461a      	mov	r2, r3
 800c822:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c824:	637b      	str	r3, [r7, #52]	; 0x34
 800c826:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c828:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c82a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c82c:	e841 2300 	strex	r3, r2, [r1]
 800c830:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800c832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c834:	2b00      	cmp	r3, #0
 800c836:	d1e6      	bne.n	800c806 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	3308      	adds	r3, #8
 800c83e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c840:	697b      	ldr	r3, [r7, #20]
 800c842:	e853 3f00 	ldrex	r3, [r3]
 800c846:	613b      	str	r3, [r7, #16]
   return(result);
 800c848:	693b      	ldr	r3, [r7, #16]
 800c84a:	f023 0301 	bic.w	r3, r3, #1
 800c84e:	66bb      	str	r3, [r7, #104]	; 0x68
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	3308      	adds	r3, #8
 800c856:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800c858:	623a      	str	r2, [r7, #32]
 800c85a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c85c:	69f9      	ldr	r1, [r7, #28]
 800c85e:	6a3a      	ldr	r2, [r7, #32]
 800c860:	e841 2300 	strex	r3, r2, [r1]
 800c864:	61bb      	str	r3, [r7, #24]
   return(result);
 800c866:	69bb      	ldr	r3, [r7, #24]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d1e5      	bne.n	800c838 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	2220      	movs	r2, #32
 800c870:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	2220      	movs	r2, #32
 800c878:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	2220      	movs	r2, #32
 800c880:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	2200      	movs	r2, #0
 800c888:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800c88c:	2303      	movs	r3, #3
 800c88e:	e010      	b.n	800c8b2 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	69da      	ldr	r2, [r3, #28]
 800c896:	68bb      	ldr	r3, [r7, #8]
 800c898:	4013      	ands	r3, r2
 800c89a:	68ba      	ldr	r2, [r7, #8]
 800c89c:	429a      	cmp	r2, r3
 800c89e:	bf0c      	ite	eq
 800c8a0:	2301      	moveq	r3, #1
 800c8a2:	2300      	movne	r3, #0
 800c8a4:	b2db      	uxtb	r3, r3
 800c8a6:	461a      	mov	r2, r3
 800c8a8:	79fb      	ldrb	r3, [r7, #7]
 800c8aa:	429a      	cmp	r2, r3
 800c8ac:	f43f af46 	beq.w	800c73c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c8b0:	2300      	movs	r3, #0
}
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	3770      	adds	r7, #112	; 0x70
 800c8b6:	46bd      	mov	sp, r7
 800c8b8:	bd80      	pop	{r7, pc}

0800c8ba <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c8ba:	b480      	push	{r7}
 800c8bc:	b08f      	sub	sp, #60	; 0x3c
 800c8be:	af00      	add	r7, sp, #0
 800c8c0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8c8:	6a3b      	ldr	r3, [r7, #32]
 800c8ca:	e853 3f00 	ldrex	r3, [r3]
 800c8ce:	61fb      	str	r3, [r7, #28]
   return(result);
 800c8d0:	69fb      	ldr	r3, [r7, #28]
 800c8d2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800c8d6:	637b      	str	r3, [r7, #52]	; 0x34
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	461a      	mov	r2, r3
 800c8de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c8e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c8e2:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c8e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c8e8:	e841 2300 	strex	r3, r2, [r1]
 800c8ec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c8ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d1e6      	bne.n	800c8c2 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	3308      	adds	r3, #8
 800c8fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	e853 3f00 	ldrex	r3, [r3]
 800c902:	60bb      	str	r3, [r7, #8]
   return(result);
 800c904:	68bb      	ldr	r3, [r7, #8]
 800c906:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800c90a:	633b      	str	r3, [r7, #48]	; 0x30
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	3308      	adds	r3, #8
 800c912:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c914:	61ba      	str	r2, [r7, #24]
 800c916:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c918:	6979      	ldr	r1, [r7, #20]
 800c91a:	69ba      	ldr	r2, [r7, #24]
 800c91c:	e841 2300 	strex	r3, r2, [r1]
 800c920:	613b      	str	r3, [r7, #16]
   return(result);
 800c922:	693b      	ldr	r3, [r7, #16]
 800c924:	2b00      	cmp	r3, #0
 800c926:	d1e5      	bne.n	800c8f4 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	2220      	movs	r2, #32
 800c92c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800c930:	bf00      	nop
 800c932:	373c      	adds	r7, #60	; 0x3c
 800c934:	46bd      	mov	sp, r7
 800c936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c93a:	4770      	bx	lr

0800c93c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c93c:	b480      	push	{r7}
 800c93e:	b095      	sub	sp, #84	; 0x54
 800c940:	af00      	add	r7, sp, #0
 800c942:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c94a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c94c:	e853 3f00 	ldrex	r3, [r3]
 800c950:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c954:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c958:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	461a      	mov	r2, r3
 800c960:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c962:	643b      	str	r3, [r7, #64]	; 0x40
 800c964:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c966:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c968:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c96a:	e841 2300 	strex	r3, r2, [r1]
 800c96e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c972:	2b00      	cmp	r3, #0
 800c974:	d1e6      	bne.n	800c944 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	3308      	adds	r3, #8
 800c97c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c97e:	6a3b      	ldr	r3, [r7, #32]
 800c980:	e853 3f00 	ldrex	r3, [r3]
 800c984:	61fb      	str	r3, [r7, #28]
   return(result);
 800c986:	69fb      	ldr	r3, [r7, #28]
 800c988:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c98c:	f023 0301 	bic.w	r3, r3, #1
 800c990:	64bb      	str	r3, [r7, #72]	; 0x48
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	3308      	adds	r3, #8
 800c998:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c99a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c99c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c99e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c9a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c9a2:	e841 2300 	strex	r3, r2, [r1]
 800c9a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c9a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d1e3      	bne.n	800c976 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c9b2:	2b01      	cmp	r3, #1
 800c9b4:	d118      	bne.n	800c9e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	e853 3f00 	ldrex	r3, [r3]
 800c9c2:	60bb      	str	r3, [r7, #8]
   return(result);
 800c9c4:	68bb      	ldr	r3, [r7, #8]
 800c9c6:	f023 0310 	bic.w	r3, r3, #16
 800c9ca:	647b      	str	r3, [r7, #68]	; 0x44
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	461a      	mov	r2, r3
 800c9d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c9d4:	61bb      	str	r3, [r7, #24]
 800c9d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9d8:	6979      	ldr	r1, [r7, #20]
 800c9da:	69ba      	ldr	r2, [r7, #24]
 800c9dc:	e841 2300 	strex	r3, r2, [r1]
 800c9e0:	613b      	str	r3, [r7, #16]
   return(result);
 800c9e2:	693b      	ldr	r3, [r7, #16]
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d1e6      	bne.n	800c9b6 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	2220      	movs	r2, #32
 800c9ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	2200      	movs	r2, #0
 800c9f4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	2200      	movs	r2, #0
 800c9fa:	671a      	str	r2, [r3, #112]	; 0x70
}
 800c9fc:	bf00      	nop
 800c9fe:	3754      	adds	r7, #84	; 0x54
 800ca00:	46bd      	mov	sp, r7
 800ca02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca06:	4770      	bx	lr

0800ca08 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ca08:	b580      	push	{r7, lr}
 800ca0a:	b090      	sub	sp, #64	; 0x40
 800ca0c:	af00      	add	r7, sp, #0
 800ca0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca14:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	f003 0320 	and.w	r3, r3, #32
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d137      	bne.n	800ca94 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800ca24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ca26:	2200      	movs	r2, #0
 800ca28:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ca2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	3308      	adds	r3, #8
 800ca32:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca36:	e853 3f00 	ldrex	r3, [r3]
 800ca3a:	623b      	str	r3, [r7, #32]
   return(result);
 800ca3c:	6a3b      	ldr	r3, [r7, #32]
 800ca3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ca42:	63bb      	str	r3, [r7, #56]	; 0x38
 800ca44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	3308      	adds	r3, #8
 800ca4a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ca4c:	633a      	str	r2, [r7, #48]	; 0x30
 800ca4e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca50:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ca52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ca54:	e841 2300 	strex	r3, r2, [r1]
 800ca58:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ca5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d1e5      	bne.n	800ca2c <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ca60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca66:	693b      	ldr	r3, [r7, #16]
 800ca68:	e853 3f00 	ldrex	r3, [r3]
 800ca6c:	60fb      	str	r3, [r7, #12]
   return(result);
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca74:	637b      	str	r3, [r7, #52]	; 0x34
 800ca76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	461a      	mov	r2, r3
 800ca7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ca7e:	61fb      	str	r3, [r7, #28]
 800ca80:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca82:	69b9      	ldr	r1, [r7, #24]
 800ca84:	69fa      	ldr	r2, [r7, #28]
 800ca86:	e841 2300 	strex	r3, r2, [r1]
 800ca8a:	617b      	str	r3, [r7, #20]
   return(result);
 800ca8c:	697b      	ldr	r3, [r7, #20]
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d1e6      	bne.n	800ca60 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ca92:	e002      	b.n	800ca9a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800ca94:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800ca96:	f7f6 fc09 	bl	80032ac <HAL_UART_TxCpltCallback>
}
 800ca9a:	bf00      	nop
 800ca9c:	3740      	adds	r7, #64	; 0x40
 800ca9e:	46bd      	mov	sp, r7
 800caa0:	bd80      	pop	{r7, pc}

0800caa2 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800caa2:	b580      	push	{r7, lr}
 800caa4:	b084      	sub	sp, #16
 800caa6:	af00      	add	r7, sp, #0
 800caa8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800caae:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800cab0:	68f8      	ldr	r0, [r7, #12]
 800cab2:	f7ff fa31 	bl	800bf18 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cab6:	bf00      	nop
 800cab8:	3710      	adds	r7, #16
 800caba:	46bd      	mov	sp, r7
 800cabc:	bd80      	pop	{r7, pc}

0800cabe <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800cabe:	b580      	push	{r7, lr}
 800cac0:	b086      	sub	sp, #24
 800cac2:	af00      	add	r7, sp, #0
 800cac4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800caca:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800cacc:	697b      	ldr	r3, [r7, #20]
 800cace:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cad2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800cad4:	697b      	ldr	r3, [r7, #20]
 800cad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cada:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800cadc:	697b      	ldr	r3, [r7, #20]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	689b      	ldr	r3, [r3, #8]
 800cae2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cae6:	2b80      	cmp	r3, #128	; 0x80
 800cae8:	d109      	bne.n	800cafe <UART_DMAError+0x40>
 800caea:	693b      	ldr	r3, [r7, #16]
 800caec:	2b21      	cmp	r3, #33	; 0x21
 800caee:	d106      	bne.n	800cafe <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800caf0:	697b      	ldr	r3, [r7, #20]
 800caf2:	2200      	movs	r2, #0
 800caf4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800caf8:	6978      	ldr	r0, [r7, #20]
 800cafa:	f7ff fede 	bl	800c8ba <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800cafe:	697b      	ldr	r3, [r7, #20]
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	689b      	ldr	r3, [r3, #8]
 800cb04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cb08:	2b40      	cmp	r3, #64	; 0x40
 800cb0a:	d109      	bne.n	800cb20 <UART_DMAError+0x62>
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	2b22      	cmp	r3, #34	; 0x22
 800cb10:	d106      	bne.n	800cb20 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800cb12:	697b      	ldr	r3, [r7, #20]
 800cb14:	2200      	movs	r2, #0
 800cb16:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800cb1a:	6978      	ldr	r0, [r7, #20]
 800cb1c:	f7ff ff0e 	bl	800c93c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800cb20:	697b      	ldr	r3, [r7, #20]
 800cb22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cb26:	f043 0210 	orr.w	r2, r3, #16
 800cb2a:	697b      	ldr	r3, [r7, #20]
 800cb2c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cb30:	6978      	ldr	r0, [r7, #20]
 800cb32:	f7ff f9fb 	bl	800bf2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cb36:	bf00      	nop
 800cb38:	3718      	adds	r7, #24
 800cb3a:	46bd      	mov	sp, r7
 800cb3c:	bd80      	pop	{r7, pc}

0800cb3e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cb3e:	b580      	push	{r7, lr}
 800cb40:	b084      	sub	sp, #16
 800cb42:	af00      	add	r7, sp, #0
 800cb44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb4a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	2200      	movs	r2, #0
 800cb50:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	2200      	movs	r2, #0
 800cb58:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cb5c:	68f8      	ldr	r0, [r7, #12]
 800cb5e:	f7ff f9e5 	bl	800bf2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cb62:	bf00      	nop
 800cb64:	3710      	adds	r7, #16
 800cb66:	46bd      	mov	sp, r7
 800cb68:	bd80      	pop	{r7, pc}

0800cb6a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800cb6a:	b580      	push	{r7, lr}
 800cb6c:	b088      	sub	sp, #32
 800cb6e:	af00      	add	r7, sp, #0
 800cb70:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	e853 3f00 	ldrex	r3, [r3]
 800cb7e:	60bb      	str	r3, [r7, #8]
   return(result);
 800cb80:	68bb      	ldr	r3, [r7, #8]
 800cb82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cb86:	61fb      	str	r3, [r7, #28]
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	461a      	mov	r2, r3
 800cb8e:	69fb      	ldr	r3, [r7, #28]
 800cb90:	61bb      	str	r3, [r7, #24]
 800cb92:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb94:	6979      	ldr	r1, [r7, #20]
 800cb96:	69ba      	ldr	r2, [r7, #24]
 800cb98:	e841 2300 	strex	r3, r2, [r1]
 800cb9c:	613b      	str	r3, [r7, #16]
   return(result);
 800cb9e:	693b      	ldr	r3, [r7, #16]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d1e6      	bne.n	800cb72 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	2220      	movs	r2, #32
 800cba8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	2200      	movs	r2, #0
 800cbb0:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800cbb2:	6878      	ldr	r0, [r7, #4]
 800cbb4:	f7f6 fb7a 	bl	80032ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cbb8:	bf00      	nop
 800cbba:	3720      	adds	r7, #32
 800cbbc:	46bd      	mov	sp, r7
 800cbbe:	bd80      	pop	{r7, pc}

0800cbc0 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 800cbc0:	b580      	push	{r7, lr}
 800cbc2:	b086      	sub	sp, #24
 800cbc4:	af00      	add	r7, sp, #0
 800cbc6:	60f8      	str	r0, [r7, #12]
 800cbc8:	60b9      	str	r1, [r7, #8]
 800cbca:	607a      	str	r2, [r7, #4]
 800cbcc:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d101      	bne.n	800cbd8 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 800cbd4:	2301      	movs	r3, #1
 800cbd6:	e058      	b.n	800cc8a <HAL_RS485Ex_Init+0xca>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d106      	bne.n	800cbf0 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	2200      	movs	r2, #0
 800cbe6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 800cbea:	68f8      	ldr	r0, [r7, #12]
 800cbec:	f7f7 fa62 	bl	80040b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	2224      	movs	r2, #36	; 0x24
 800cbf4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	681a      	ldr	r2, [r3, #0]
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	f022 0201 	bic.w	r2, r2, #1
 800cc06:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800cc08:	68f8      	ldr	r0, [r7, #12]
 800cc0a:	f7ff f9a5 	bl	800bf58 <UART_SetConfig>
 800cc0e:	4603      	mov	r3, r0
 800cc10:	2b01      	cmp	r3, #1
 800cc12:	d101      	bne.n	800cc18 <HAL_RS485Ex_Init+0x58>
  {
    return HAL_ERROR;
 800cc14:	2301      	movs	r3, #1
 800cc16:	e038      	b.n	800cc8a <HAL_RS485Ex_Init+0xca>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d002      	beq.n	800cc26 <HAL_RS485Ex_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800cc20:	68f8      	ldr	r0, [r7, #12]
 800cc22:	f7ff fc95 	bl	800c550 <UART_AdvFeatureConfig>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	689a      	ldr	r2, [r3, #8]
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cc34:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	689b      	ldr	r3, [r3, #8]
 800cc3c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	68ba      	ldr	r2, [r7, #8]
 800cc46:	430a      	orrs	r2, r1
 800cc48:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	055b      	lsls	r3, r3, #21
 800cc4e:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800cc50:	683b      	ldr	r3, [r7, #0]
 800cc52:	041b      	lsls	r3, r3, #16
 800cc54:	697a      	ldr	r2, [r7, #20]
 800cc56:	4313      	orrs	r3, r2
 800cc58:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 800cc64:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800cc68:	68fa      	ldr	r2, [r7, #12]
 800cc6a:	6812      	ldr	r2, [r2, #0]
 800cc6c:	6979      	ldr	r1, [r7, #20]
 800cc6e:	430b      	orrs	r3, r1
 800cc70:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	681a      	ldr	r2, [r3, #0]
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	f042 0201 	orr.w	r2, r2, #1
 800cc80:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800cc82:	68f8      	ldr	r0, [r7, #12]
 800cc84:	f7ff fd06 	bl	800c694 <UART_CheckIdleState>
 800cc88:	4603      	mov	r3, r0
}
 800cc8a:	4618      	mov	r0, r3
 800cc8c:	3718      	adds	r7, #24
 800cc8e:	46bd      	mov	sp, r7
 800cc90:	bd80      	pop	{r7, pc}

0800cc92 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800cc92:	b480      	push	{r7}
 800cc94:	b083      	sub	sp, #12
 800cc96:	af00      	add	r7, sp, #0
 800cc98:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800cc9a:	bf00      	nop
 800cc9c:	370c      	adds	r7, #12
 800cc9e:	46bd      	mov	sp, r7
 800cca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca4:	4770      	bx	lr

0800cca6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800cca6:	b480      	push	{r7}
 800cca8:	b083      	sub	sp, #12
 800ccaa:	af00      	add	r7, sp, #0
 800ccac:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ccae:	bf00      	nop
 800ccb0:	370c      	adds	r7, #12
 800ccb2:	46bd      	mov	sp, r7
 800ccb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb8:	4770      	bx	lr

0800ccba <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ccba:	b480      	push	{r7}
 800ccbc:	b083      	sub	sp, #12
 800ccbe:	af00      	add	r7, sp, #0
 800ccc0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ccc2:	bf00      	nop
 800ccc4:	370c      	adds	r7, #12
 800ccc6:	46bd      	mov	sp, r7
 800ccc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cccc:	4770      	bx	lr

0800ccce <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ccce:	b480      	push	{r7}
 800ccd0:	b085      	sub	sp, #20
 800ccd2:	af00      	add	r7, sp, #0
 800ccd4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ccdc:	2b01      	cmp	r3, #1
 800ccde:	d101      	bne.n	800cce4 <HAL_UARTEx_DisableFifoMode+0x16>
 800cce0:	2302      	movs	r3, #2
 800cce2:	e027      	b.n	800cd34 <HAL_UARTEx_DisableFifoMode+0x66>
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	2201      	movs	r2, #1
 800cce8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	2224      	movs	r2, #36	; 0x24
 800ccf0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	681a      	ldr	r2, [r3, #0]
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	f022 0201 	bic.w	r2, r2, #1
 800cd0a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800cd12:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	2200      	movs	r2, #0
 800cd18:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	68fa      	ldr	r2, [r7, #12]
 800cd20:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	2220      	movs	r2, #32
 800cd26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	2200      	movs	r2, #0
 800cd2e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800cd32:	2300      	movs	r3, #0
}
 800cd34:	4618      	mov	r0, r3
 800cd36:	3714      	adds	r7, #20
 800cd38:	46bd      	mov	sp, r7
 800cd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd3e:	4770      	bx	lr

0800cd40 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cd40:	b580      	push	{r7, lr}
 800cd42:	b084      	sub	sp, #16
 800cd44:	af00      	add	r7, sp, #0
 800cd46:	6078      	str	r0, [r7, #4]
 800cd48:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800cd50:	2b01      	cmp	r3, #1
 800cd52:	d101      	bne.n	800cd58 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800cd54:	2302      	movs	r3, #2
 800cd56:	e02d      	b.n	800cdb4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	2201      	movs	r2, #1
 800cd5c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	2224      	movs	r2, #36	; 0x24
 800cd64:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	681a      	ldr	r2, [r3, #0]
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	f022 0201 	bic.w	r2, r2, #1
 800cd7e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	689b      	ldr	r3, [r3, #8]
 800cd86:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	683a      	ldr	r2, [r7, #0]
 800cd90:	430a      	orrs	r2, r1
 800cd92:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cd94:	6878      	ldr	r0, [r7, #4]
 800cd96:	f000 f84f 	bl	800ce38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	68fa      	ldr	r2, [r7, #12]
 800cda0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	2220      	movs	r2, #32
 800cda6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	2200      	movs	r2, #0
 800cdae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800cdb2:	2300      	movs	r3, #0
}
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	3710      	adds	r7, #16
 800cdb8:	46bd      	mov	sp, r7
 800cdba:	bd80      	pop	{r7, pc}

0800cdbc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cdbc:	b580      	push	{r7, lr}
 800cdbe:	b084      	sub	sp, #16
 800cdc0:	af00      	add	r7, sp, #0
 800cdc2:	6078      	str	r0, [r7, #4]
 800cdc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800cdcc:	2b01      	cmp	r3, #1
 800cdce:	d101      	bne.n	800cdd4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800cdd0:	2302      	movs	r3, #2
 800cdd2:	e02d      	b.n	800ce30 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	2201      	movs	r2, #1
 800cdd8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	2224      	movs	r2, #36	; 0x24
 800cde0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	681a      	ldr	r2, [r3, #0]
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	f022 0201 	bic.w	r2, r2, #1
 800cdfa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	689b      	ldr	r3, [r3, #8]
 800ce02:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	683a      	ldr	r2, [r7, #0]
 800ce0c:	430a      	orrs	r2, r1
 800ce0e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ce10:	6878      	ldr	r0, [r7, #4]
 800ce12:	f000 f811 	bl	800ce38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	68fa      	ldr	r2, [r7, #12]
 800ce1c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	2220      	movs	r2, #32
 800ce22:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	2200      	movs	r2, #0
 800ce2a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ce2e:	2300      	movs	r3, #0
}
 800ce30:	4618      	mov	r0, r3
 800ce32:	3710      	adds	r7, #16
 800ce34:	46bd      	mov	sp, r7
 800ce36:	bd80      	pop	{r7, pc}

0800ce38 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ce38:	b480      	push	{r7}
 800ce3a:	b085      	sub	sp, #20
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d108      	bne.n	800ce5a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	2201      	movs	r2, #1
 800ce4c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	2201      	movs	r2, #1
 800ce54:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ce58:	e031      	b.n	800cebe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ce5a:	2308      	movs	r3, #8
 800ce5c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ce5e:	2308      	movs	r3, #8
 800ce60:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	689b      	ldr	r3, [r3, #8]
 800ce68:	0e5b      	lsrs	r3, r3, #25
 800ce6a:	b2db      	uxtb	r3, r3
 800ce6c:	f003 0307 	and.w	r3, r3, #7
 800ce70:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	689b      	ldr	r3, [r3, #8]
 800ce78:	0f5b      	lsrs	r3, r3, #29
 800ce7a:	b2db      	uxtb	r3, r3
 800ce7c:	f003 0307 	and.w	r3, r3, #7
 800ce80:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ce82:	7bbb      	ldrb	r3, [r7, #14]
 800ce84:	7b3a      	ldrb	r2, [r7, #12]
 800ce86:	4911      	ldr	r1, [pc, #68]	; (800cecc <UARTEx_SetNbDataToProcess+0x94>)
 800ce88:	5c8a      	ldrb	r2, [r1, r2]
 800ce8a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ce8e:	7b3a      	ldrb	r2, [r7, #12]
 800ce90:	490f      	ldr	r1, [pc, #60]	; (800ced0 <UARTEx_SetNbDataToProcess+0x98>)
 800ce92:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ce94:	fb93 f3f2 	sdiv	r3, r3, r2
 800ce98:	b29a      	uxth	r2, r3
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cea0:	7bfb      	ldrb	r3, [r7, #15]
 800cea2:	7b7a      	ldrb	r2, [r7, #13]
 800cea4:	4909      	ldr	r1, [pc, #36]	; (800cecc <UARTEx_SetNbDataToProcess+0x94>)
 800cea6:	5c8a      	ldrb	r2, [r1, r2]
 800cea8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ceac:	7b7a      	ldrb	r2, [r7, #13]
 800ceae:	4908      	ldr	r1, [pc, #32]	; (800ced0 <UARTEx_SetNbDataToProcess+0x98>)
 800ceb0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ceb2:	fb93 f3f2 	sdiv	r3, r3, r2
 800ceb6:	b29a      	uxth	r2, r3
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800cebe:	bf00      	nop
 800cec0:	3714      	adds	r7, #20
 800cec2:	46bd      	mov	sp, r7
 800cec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec8:	4770      	bx	lr
 800ceca:	bf00      	nop
 800cecc:	08014b24 	.word	0x08014b24
 800ced0:	08014b2c 	.word	0x08014b2c

0800ced4 <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 800ced4:	b580      	push	{r7, lr}
 800ced6:	b084      	sub	sp, #16
 800ced8:	af00      	add	r7, sp, #0
 800ceda:	6078      	str	r0, [r7, #4]
 800cedc:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
 800cede:	2300      	movs	r3, #0
 800cee0:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 800cee2:	683b      	ldr	r3, [r7, #0]
 800cee4:	881b      	ldrh	r3, [r3, #0]
 800cee6:	2b05      	cmp	r3, #5
 800cee8:	d122      	bne.n	800cf30 <eMBFuncWriteHoldingRegister+0x5c>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	3301      	adds	r3, #1
 800ceee:	781b      	ldrb	r3, [r3, #0]
 800cef0:	b29b      	uxth	r3, r3
 800cef2:	021b      	lsls	r3, r3, #8
 800cef4:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	3302      	adds	r3, #2
 800cefa:	781b      	ldrb	r3, [r3, #0]
 800cefc:	b29a      	uxth	r2, r3
 800cefe:	89bb      	ldrh	r3, [r7, #12]
 800cf00:	4313      	orrs	r3, r2
 800cf02:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 800cf04:	89bb      	ldrh	r3, [r7, #12]
 800cf06:	3301      	adds	r3, #1
 800cf08:	81bb      	strh	r3, [r7, #12]

        /* Make callback to update the value. */
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF], usRegAddress, 1, MB_REG_WRITE );
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	1cd8      	adds	r0, r3, #3
 800cf0e:	89b9      	ldrh	r1, [r7, #12]
 800cf10:	2301      	movs	r3, #1
 800cf12:	2201      	movs	r2, #1
 800cf14:	f7f6 f8b2 	bl	800307c <eMBRegHoldingCB>
 800cf18:	4603      	mov	r3, r0
 800cf1a:	72fb      	strb	r3, [r7, #11]

        /* If an error occured convert it into a Modbus exception. */
        if( eRegStatus != MB_ENOERR )
 800cf1c:	7afb      	ldrb	r3, [r7, #11]
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d008      	beq.n	800cf34 <eMBFuncWriteHoldingRegister+0x60>
        {
            eStatus = prveMBError2Exception( eRegStatus );
 800cf22:	7afb      	ldrb	r3, [r7, #11]
 800cf24:	4618      	mov	r0, r3
 800cf26:	f000 fa09 	bl	800d33c <prveMBError2Exception>
 800cf2a:	4603      	mov	r3, r0
 800cf2c:	73fb      	strb	r3, [r7, #15]
 800cf2e:	e001      	b.n	800cf34 <eMBFuncWriteHoldingRegister+0x60>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800cf30:	2303      	movs	r3, #3
 800cf32:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 800cf34:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf36:	4618      	mov	r0, r3
 800cf38:	3710      	adds	r7, #16
 800cf3a:	46bd      	mov	sp, r7
 800cf3c:	bd80      	pop	{r7, pc}

0800cf3e <eMBFuncWriteMultipleHoldingRegister>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 800cf3e:	b580      	push	{r7, lr}
 800cf40:	b084      	sub	sp, #16
 800cf42:	af00      	add	r7, sp, #0
 800cf44:	6078      	str	r0, [r7, #4]
 800cf46:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
 800cf48:	2300      	movs	r3, #0
 800cf4a:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 800cf4c:	683b      	ldr	r3, [r7, #0]
 800cf4e:	881b      	ldrh	r3, [r3, #0]
 800cf50:	2b05      	cmp	r3, #5
 800cf52:	d946      	bls.n	800cfe2 <eMBFuncWriteMultipleHoldingRegister+0xa4>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	3301      	adds	r3, #1
 800cf58:	781b      	ldrb	r3, [r3, #0]
 800cf5a:	b29b      	uxth	r3, r3
 800cf5c:	021b      	lsls	r3, r3, #8
 800cf5e:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	3302      	adds	r3, #2
 800cf64:	781b      	ldrb	r3, [r3, #0]
 800cf66:	b29a      	uxth	r2, r3
 800cf68:	89bb      	ldrh	r3, [r7, #12]
 800cf6a:	4313      	orrs	r3, r2
 800cf6c:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 800cf6e:	89bb      	ldrh	r3, [r7, #12]
 800cf70:	3301      	adds	r3, #1
 800cf72:	81bb      	strh	r3, [r7, #12]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	3303      	adds	r3, #3
 800cf78:	781b      	ldrb	r3, [r3, #0]
 800cf7a:	b29b      	uxth	r3, r3
 800cf7c:	021b      	lsls	r3, r3, #8
 800cf7e:	817b      	strh	r3, [r7, #10]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	3304      	adds	r3, #4
 800cf84:	781b      	ldrb	r3, [r3, #0]
 800cf86:	b29a      	uxth	r2, r3
 800cf88:	897b      	ldrh	r3, [r7, #10]
 800cf8a:	4313      	orrs	r3, r2
 800cf8c:	817b      	strh	r3, [r7, #10]

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	795b      	ldrb	r3, [r3, #5]
 800cf92:	727b      	strb	r3, [r7, #9]

        if( ( usRegCount >= 1 ) &&
 800cf94:	897b      	ldrh	r3, [r7, #10]
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d020      	beq.n	800cfdc <eMBFuncWriteMultipleHoldingRegister+0x9e>
 800cf9a:	897b      	ldrh	r3, [r7, #10]
 800cf9c:	2b78      	cmp	r3, #120	; 0x78
 800cf9e:	d81d      	bhi.n	800cfdc <eMBFuncWriteMultipleHoldingRegister+0x9e>
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
 800cfa0:	897b      	ldrh	r3, [r7, #10]
 800cfa2:	b2db      	uxtb	r3, r3
 800cfa4:	005b      	lsls	r3, r3, #1
 800cfa6:	b2db      	uxtb	r3, r3
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
 800cfa8:	7a7a      	ldrb	r2, [r7, #9]
 800cfaa:	429a      	cmp	r2, r3
 800cfac:	d116      	bne.n	800cfdc <eMBFuncWriteMultipleHoldingRegister+0x9e>
        {
            /* Make callback to update the register values. */
            eRegStatus =
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],  usRegAddress, usRegCount, MB_REG_WRITE );
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	1d98      	adds	r0, r3, #6
 800cfb2:	897a      	ldrh	r2, [r7, #10]
 800cfb4:	89b9      	ldrh	r1, [r7, #12]
 800cfb6:	2301      	movs	r3, #1
 800cfb8:	f7f6 f860 	bl	800307c <eMBRegHoldingCB>
 800cfbc:	4603      	mov	r3, r0
 800cfbe:	723b      	strb	r3, [r7, #8]

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 800cfc0:	7a3b      	ldrb	r3, [r7, #8]
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d006      	beq.n	800cfd4 <eMBFuncWriteMultipleHoldingRegister+0x96>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 800cfc6:	7a3b      	ldrb	r3, [r7, #8]
 800cfc8:	4618      	mov	r0, r3
 800cfca:	f000 f9b7 	bl	800d33c <prveMBError2Exception>
 800cfce:	4603      	mov	r3, r0
 800cfd0:	73fb      	strb	r3, [r7, #15]
            if( eRegStatus != MB_ENOERR )
 800cfd2:	e008      	b.n	800cfe6 <eMBFuncWriteMultipleHoldingRegister+0xa8>
            {
                /* The response contains the function code, the starting
                 * address and the quantity of registers. We reuse the
                 * old values in the buffer because they are still valid.
                 */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 800cfd4:	683b      	ldr	r3, [r7, #0]
 800cfd6:	2205      	movs	r2, #5
 800cfd8:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 800cfda:	e004      	b.n	800cfe6 <eMBFuncWriteMultipleHoldingRegister+0xa8>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800cfdc:	2303      	movs	r3, #3
 800cfde:	73fb      	strb	r3, [r7, #15]
 800cfe0:	e001      	b.n	800cfe6 <eMBFuncWriteMultipleHoldingRegister+0xa8>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800cfe2:	2303      	movs	r3, #3
 800cfe4:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 800cfe6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfe8:	4618      	mov	r0, r3
 800cfea:	3710      	adds	r7, #16
 800cfec:	46bd      	mov	sp, r7
 800cfee:	bd80      	pop	{r7, pc}

0800cff0 <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	b086      	sub	sp, #24
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	6078      	str	r0, [r7, #4]
 800cff8:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 800cffa:	2300      	movs	r3, #0
 800cffc:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 800cffe:	683b      	ldr	r3, [r7, #0]
 800d000:	881b      	ldrh	r3, [r3, #0]
 800d002:	2b05      	cmp	r3, #5
 800d004:	d15c      	bne.n	800d0c0 <eMBFuncReadHoldingRegister+0xd0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	3301      	adds	r3, #1
 800d00a:	781b      	ldrb	r3, [r3, #0]
 800d00c:	b29b      	uxth	r3, r3
 800d00e:	021b      	lsls	r3, r3, #8
 800d010:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	3302      	adds	r3, #2
 800d016:	781b      	ldrb	r3, [r3, #0]
 800d018:	b29a      	uxth	r2, r3
 800d01a:	8abb      	ldrh	r3, [r7, #20]
 800d01c:	4313      	orrs	r3, r2
 800d01e:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 800d020:	8abb      	ldrh	r3, [r7, #20]
 800d022:	3301      	adds	r3, #1
 800d024:	82bb      	strh	r3, [r7, #20]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	3303      	adds	r3, #3
 800d02a:	781b      	ldrb	r3, [r3, #0]
 800d02c:	b29b      	uxth	r3, r3
 800d02e:	021b      	lsls	r3, r3, #8
 800d030:	827b      	strh	r3, [r7, #18]
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	3304      	adds	r3, #4
 800d036:	781b      	ldrb	r3, [r3, #0]
 800d038:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
 800d03a:	8a7b      	ldrh	r3, [r7, #18]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d03c      	beq.n	800d0ba <eMBFuncReadHoldingRegister+0xca>
 800d040:	8a7b      	ldrh	r3, [r7, #18]
 800d042:	2b7d      	cmp	r3, #125	; 0x7d
 800d044:	d839      	bhi.n	800d0ba <eMBFuncReadHoldingRegister+0xca>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 800d04a:	683b      	ldr	r3, [r7, #0]
 800d04c:	2200      	movs	r2, #0
 800d04e:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	1c5a      	adds	r2, r3, #1
 800d054:	60fa      	str	r2, [r7, #12]
 800d056:	2203      	movs	r2, #3
 800d058:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 800d05a:	683b      	ldr	r3, [r7, #0]
 800d05c:	881b      	ldrh	r3, [r3, #0]
 800d05e:	3301      	adds	r3, #1
 800d060:	b29a      	uxth	r2, r3
 800d062:	683b      	ldr	r3, [r7, #0]
 800d064:	801a      	strh	r2, [r3, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
 800d066:	8a7b      	ldrh	r3, [r7, #18]
 800d068:	b2da      	uxtb	r2, r3
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	1c59      	adds	r1, r3, #1
 800d06e:	60f9      	str	r1, [r7, #12]
 800d070:	0052      	lsls	r2, r2, #1
 800d072:	b2d2      	uxtb	r2, r2
 800d074:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 800d076:	683b      	ldr	r3, [r7, #0]
 800d078:	881b      	ldrh	r3, [r3, #0]
 800d07a:	3301      	adds	r3, #1
 800d07c:	b29a      	uxth	r2, r3
 800d07e:	683b      	ldr	r3, [r7, #0]
 800d080:	801a      	strh	r2, [r3, #0]

            /* Make callback to fill the buffer. */
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
 800d082:	8a7a      	ldrh	r2, [r7, #18]
 800d084:	8ab9      	ldrh	r1, [r7, #20]
 800d086:	2300      	movs	r3, #0
 800d088:	68f8      	ldr	r0, [r7, #12]
 800d08a:	f7f5 fff7 	bl	800307c <eMBRegHoldingCB>
 800d08e:	4603      	mov	r3, r0
 800d090:	72fb      	strb	r3, [r7, #11]
            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 800d092:	7afb      	ldrb	r3, [r7, #11]
 800d094:	2b00      	cmp	r3, #0
 800d096:	d006      	beq.n	800d0a6 <eMBFuncReadHoldingRegister+0xb6>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 800d098:	7afb      	ldrb	r3, [r7, #11]
 800d09a:	4618      	mov	r0, r3
 800d09c:	f000 f94e 	bl	800d33c <prveMBError2Exception>
 800d0a0:	4603      	mov	r3, r0
 800d0a2:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 800d0a4:	e00e      	b.n	800d0c4 <eMBFuncReadHoldingRegister+0xd4>
            }
            else
            {
                *usLen += usRegCount * 2;
 800d0a6:	683b      	ldr	r3, [r7, #0]
 800d0a8:	881a      	ldrh	r2, [r3, #0]
 800d0aa:	8a7b      	ldrh	r3, [r7, #18]
 800d0ac:	005b      	lsls	r3, r3, #1
 800d0ae:	b29b      	uxth	r3, r3
 800d0b0:	4413      	add	r3, r2
 800d0b2:	b29a      	uxth	r2, r3
 800d0b4:	683b      	ldr	r3, [r7, #0]
 800d0b6:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 800d0b8:	e004      	b.n	800d0c4 <eMBFuncReadHoldingRegister+0xd4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800d0ba:	2303      	movs	r3, #3
 800d0bc:	75fb      	strb	r3, [r7, #23]
 800d0be:	e001      	b.n	800d0c4 <eMBFuncReadHoldingRegister+0xd4>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800d0c0:	2303      	movs	r3, #3
 800d0c2:	75fb      	strb	r3, [r7, #23]
    }
    return eStatus;
 800d0c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d0c6:	4618      	mov	r0, r3
 800d0c8:	3718      	adds	r7, #24
 800d0ca:	46bd      	mov	sp, r7
 800d0cc:	bd80      	pop	{r7, pc}

0800d0ce <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 800d0ce:	b580      	push	{r7, lr}
 800d0d0:	b086      	sub	sp, #24
 800d0d2:	af00      	add	r7, sp, #0
 800d0d4:	6078      	str	r0, [r7, #4]
 800d0d6:	6039      	str	r1, [r7, #0]
    USHORT          usRegWriteAddress;
    USHORT          usRegWriteCount;
    UCHAR           ucRegWriteByteCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 800d0d8:	2300      	movs	r3, #0
 800d0da:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 800d0dc:	683b      	ldr	r3, [r7, #0]
 800d0de:	881b      	ldrh	r3, [r3, #0]
 800d0e0:	2b09      	cmp	r3, #9
 800d0e2:	f240 8099 	bls.w	800d218 <eMBFuncReadWriteMultipleHoldingRegister+0x14a>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	3301      	adds	r3, #1
 800d0ea:	781b      	ldrb	r3, [r3, #0]
 800d0ec:	b29b      	uxth	r3, r3
 800d0ee:	021b      	lsls	r3, r3, #8
 800d0f0:	82bb      	strh	r3, [r7, #20]
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	3302      	adds	r3, #2
 800d0f6:	781b      	ldrb	r3, [r3, #0]
 800d0f8:	b29a      	uxth	r2, r3
 800d0fa:	8abb      	ldrh	r3, [r7, #20]
 800d0fc:	4313      	orrs	r3, r2
 800d0fe:	82bb      	strh	r3, [r7, #20]
        usRegReadAddress++;
 800d100:	8abb      	ldrh	r3, [r7, #20]
 800d102:	3301      	adds	r3, #1
 800d104:	82bb      	strh	r3, [r7, #20]

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	3303      	adds	r3, #3
 800d10a:	781b      	ldrb	r3, [r3, #0]
 800d10c:	b29b      	uxth	r3, r3
 800d10e:	021b      	lsls	r3, r3, #8
 800d110:	827b      	strh	r3, [r7, #18]
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	3304      	adds	r3, #4
 800d116:	781b      	ldrb	r3, [r3, #0]
 800d118:	b29a      	uxth	r2, r3
 800d11a:	8a7b      	ldrh	r3, [r7, #18]
 800d11c:	4313      	orrs	r3, r2
 800d11e:	827b      	strh	r3, [r7, #18]

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	3305      	adds	r3, #5
 800d124:	781b      	ldrb	r3, [r3, #0]
 800d126:	b29b      	uxth	r3, r3
 800d128:	021b      	lsls	r3, r3, #8
 800d12a:	823b      	strh	r3, [r7, #16]
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	3306      	adds	r3, #6
 800d130:	781b      	ldrb	r3, [r3, #0]
 800d132:	b29a      	uxth	r2, r3
 800d134:	8a3b      	ldrh	r3, [r7, #16]
 800d136:	4313      	orrs	r3, r2
 800d138:	823b      	strh	r3, [r7, #16]
        usRegWriteAddress++;
 800d13a:	8a3b      	ldrh	r3, [r7, #16]
 800d13c:	3301      	adds	r3, #1
 800d13e:	823b      	strh	r3, [r7, #16]

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	3307      	adds	r3, #7
 800d144:	781b      	ldrb	r3, [r3, #0]
 800d146:	b29b      	uxth	r3, r3
 800d148:	021b      	lsls	r3, r3, #8
 800d14a:	81fb      	strh	r3, [r7, #14]
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	3308      	adds	r3, #8
 800d150:	781b      	ldrb	r3, [r3, #0]
 800d152:	b29a      	uxth	r2, r3
 800d154:	89fb      	ldrh	r3, [r7, #14]
 800d156:	4313      	orrs	r3, r2
 800d158:	81fb      	strh	r3, [r7, #14]

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	7a5b      	ldrb	r3, [r3, #9]
 800d15e:	737b      	strb	r3, [r7, #13]

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
 800d160:	8a7b      	ldrh	r3, [r7, #18]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d056      	beq.n	800d214 <eMBFuncReadWriteMultipleHoldingRegister+0x146>
 800d166:	8a7b      	ldrh	r3, [r7, #18]
 800d168:	2b7d      	cmp	r3, #125	; 0x7d
 800d16a:	d853      	bhi.n	800d214 <eMBFuncReadWriteMultipleHoldingRegister+0x146>
 800d16c:	89fb      	ldrh	r3, [r7, #14]
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d050      	beq.n	800d214 <eMBFuncReadWriteMultipleHoldingRegister+0x146>
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 800d172:	89fb      	ldrh	r3, [r7, #14]
 800d174:	2b79      	cmp	r3, #121	; 0x79
 800d176:	d84d      	bhi.n	800d214 <eMBFuncReadWriteMultipleHoldingRegister+0x146>
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
 800d178:	89fb      	ldrh	r3, [r7, #14]
 800d17a:	005a      	lsls	r2, r3, #1
 800d17c:	7b7b      	ldrb	r3, [r7, #13]
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 800d17e:	429a      	cmp	r2, r3
 800d180:	d148      	bne.n	800d214 <eMBFuncReadWriteMultipleHoldingRegister+0x146>
        {
            /* Make callback to update the register values. */
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF], usRegWriteAddress, usRegWriteCount, MB_REG_WRITE );
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	f103 000a 	add.w	r0, r3, #10
 800d188:	89fa      	ldrh	r2, [r7, #14]
 800d18a:	8a39      	ldrh	r1, [r7, #16]
 800d18c:	2301      	movs	r3, #1
 800d18e:	f7f5 ff75 	bl	800307c <eMBRegHoldingCB>
 800d192:	4603      	mov	r3, r0
 800d194:	75bb      	strb	r3, [r7, #22]

            if( eRegStatus == MB_ENOERR )
 800d196:	7dbb      	ldrb	r3, [r7, #22]
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d131      	bne.n	800d200 <eMBFuncReadWriteMultipleHoldingRegister+0x132>
            {
                /* Set the current PDU data pointer to the beginning. */
                pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	60bb      	str	r3, [r7, #8]
                *usLen = MB_PDU_FUNC_OFF;
 800d1a0:	683b      	ldr	r3, [r7, #0]
 800d1a2:	2200      	movs	r2, #0
 800d1a4:	801a      	strh	r2, [r3, #0]

                /* First byte contains the function code. */
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
 800d1a6:	68bb      	ldr	r3, [r7, #8]
 800d1a8:	1c5a      	adds	r2, r3, #1
 800d1aa:	60ba      	str	r2, [r7, #8]
 800d1ac:	2217      	movs	r2, #23
 800d1ae:	701a      	strb	r2, [r3, #0]
                *usLen += 1;
 800d1b0:	683b      	ldr	r3, [r7, #0]
 800d1b2:	881b      	ldrh	r3, [r3, #0]
 800d1b4:	3301      	adds	r3, #1
 800d1b6:	b29a      	uxth	r2, r3
 800d1b8:	683b      	ldr	r3, [r7, #0]
 800d1ba:	801a      	strh	r2, [r3, #0]

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
 800d1bc:	8a7b      	ldrh	r3, [r7, #18]
 800d1be:	b2da      	uxtb	r2, r3
 800d1c0:	68bb      	ldr	r3, [r7, #8]
 800d1c2:	1c59      	adds	r1, r3, #1
 800d1c4:	60b9      	str	r1, [r7, #8]
 800d1c6:	0052      	lsls	r2, r2, #1
 800d1c8:	b2d2      	uxtb	r2, r2
 800d1ca:	701a      	strb	r2, [r3, #0]
                *usLen += 1;
 800d1cc:	683b      	ldr	r3, [r7, #0]
 800d1ce:	881b      	ldrh	r3, [r3, #0]
 800d1d0:	3301      	adds	r3, #1
 800d1d2:	b29a      	uxth	r2, r3
 800d1d4:	683b      	ldr	r3, [r7, #0]
 800d1d6:	801a      	strh	r2, [r3, #0]

                /* Make the read callback. */
                eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
 800d1d8:	8a7a      	ldrh	r2, [r7, #18]
 800d1da:	8ab9      	ldrh	r1, [r7, #20]
 800d1dc:	2300      	movs	r3, #0
 800d1de:	68b8      	ldr	r0, [r7, #8]
 800d1e0:	f7f5 ff4c 	bl	800307c <eMBRegHoldingCB>
 800d1e4:	4603      	mov	r3, r0
 800d1e6:	75bb      	strb	r3, [r7, #22]
                if( eRegStatus == MB_ENOERR )
 800d1e8:	7dbb      	ldrb	r3, [r7, #22]
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d108      	bne.n	800d200 <eMBFuncReadWriteMultipleHoldingRegister+0x132>
                {
                    *usLen += 2 * usRegReadCount;
 800d1ee:	683b      	ldr	r3, [r7, #0]
 800d1f0:	881a      	ldrh	r2, [r3, #0]
 800d1f2:	8a7b      	ldrh	r3, [r7, #18]
 800d1f4:	005b      	lsls	r3, r3, #1
 800d1f6:	b29b      	uxth	r3, r3
 800d1f8:	4413      	add	r3, r2
 800d1fa:	b29a      	uxth	r2, r3
 800d1fc:	683b      	ldr	r3, [r7, #0]
 800d1fe:	801a      	strh	r2, [r3, #0]
                }
            }
            if( eRegStatus != MB_ENOERR )
 800d200:	7dbb      	ldrb	r3, [r7, #22]
 800d202:	2b00      	cmp	r3, #0
 800d204:	d008      	beq.n	800d218 <eMBFuncReadWriteMultipleHoldingRegister+0x14a>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 800d206:	7dbb      	ldrb	r3, [r7, #22]
 800d208:	4618      	mov	r0, r3
 800d20a:	f000 f897 	bl	800d33c <prveMBError2Exception>
 800d20e:	4603      	mov	r3, r0
 800d210:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 800d212:	e001      	b.n	800d218 <eMBFuncReadWriteMultipleHoldingRegister+0x14a>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800d214:	2303      	movs	r3, #3
 800d216:	75fb      	strb	r3, [r7, #23]
        }
    }
    return eStatus;
 800d218:	7dfb      	ldrb	r3, [r7, #23]
}
 800d21a:	4618      	mov	r0, r3
 800d21c:	3718      	adds	r7, #24
 800d21e:	46bd      	mov	sp, r7
 800d220:	bd80      	pop	{r7, pc}

0800d222 <eMBFuncReadInputRegister>:
/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException
eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
 800d222:	b580      	push	{r7, lr}
 800d224:	b086      	sub	sp, #24
 800d226:	af00      	add	r7, sp, #0
 800d228:	6078      	str	r0, [r7, #4]
 800d22a:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 800d22c:	2300      	movs	r3, #0
 800d22e:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 800d230:	683b      	ldr	r3, [r7, #0]
 800d232:	881b      	ldrh	r3, [r3, #0]
 800d234:	2b05      	cmp	r3, #5
 800d236:	d15d      	bne.n	800d2f4 <eMBFuncReadInputRegister+0xd2>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	3301      	adds	r3, #1
 800d23c:	781b      	ldrb	r3, [r3, #0]
 800d23e:	b29b      	uxth	r3, r3
 800d240:	021b      	lsls	r3, r3, #8
 800d242:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	3302      	adds	r3, #2
 800d248:	781b      	ldrb	r3, [r3, #0]
 800d24a:	b29a      	uxth	r2, r3
 800d24c:	8abb      	ldrh	r3, [r7, #20]
 800d24e:	4313      	orrs	r3, r2
 800d250:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 800d252:	8abb      	ldrh	r3, [r7, #20]
 800d254:	3301      	adds	r3, #1
 800d256:	82bb      	strh	r3, [r7, #20]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	3303      	adds	r3, #3
 800d25c:	781b      	ldrb	r3, [r3, #0]
 800d25e:	b29b      	uxth	r3, r3
 800d260:	021b      	lsls	r3, r3, #8
 800d262:	827b      	strh	r3, [r7, #18]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	3304      	adds	r3, #4
 800d268:	781b      	ldrb	r3, [r3, #0]
 800d26a:	b29a      	uxth	r2, r3
 800d26c:	8a7b      	ldrh	r3, [r7, #18]
 800d26e:	4313      	orrs	r3, r2
 800d270:	827b      	strh	r3, [r7, #18]

        /* ,       .
         *  ,      Modbus.
         */
        if( ( usRegCount >= 1 ) && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
 800d272:	8a7b      	ldrh	r3, [r7, #18]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d03a      	beq.n	800d2ee <eMBFuncReadInputRegister+0xcc>
 800d278:	8a7b      	ldrh	r3, [r7, #18]
 800d27a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d27e:	d236      	bcs.n	800d2ee <eMBFuncReadInputRegister+0xcc>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 800d284:	683b      	ldr	r3, [r7, #0]
 800d286:	2200      	movs	r2, #0
 800d288:	801a      	strh	r2, [r3, #0]

            /*     . */
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	1c5a      	adds	r2, r3, #1
 800d28e:	60fa      	str	r2, [r7, #12]
 800d290:	2204      	movs	r2, #4
 800d292:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 800d294:	683b      	ldr	r3, [r7, #0]
 800d296:	881b      	ldrh	r3, [r3, #0]
 800d298:	3301      	adds	r3, #1
 800d29a:	b29a      	uxth	r2, r3
 800d29c:	683b      	ldr	r3, [r7, #0]
 800d29e:	801a      	strh	r2, [r3, #0]

            /*       . */
            ///////////////////////////////////////////////////////   ///////////////
            // *pucFrameCur++ =  ( UCHAR )( usRegCount * 2 );
            // usRegCount =1; //  ,   1  ,    40_WORD   80 
            *pucFrameCur++ = 80; //  ,    ,    main.c => eMBRegInputCB()
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	1c5a      	adds	r2, r3, #1
 800d2a4:	60fa      	str	r2, [r7, #12]
 800d2a6:	2250      	movs	r2, #80	; 0x50
 800d2a8:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 800d2aa:	683b      	ldr	r3, [r7, #0]
 800d2ac:	881b      	ldrh	r3, [r3, #0]
 800d2ae:	3301      	adds	r3, #1
 800d2b0:	b29a      	uxth	r2, r3
 800d2b2:	683b      	ldr	r3, [r7, #0]
 800d2b4:	801a      	strh	r2, [r3, #0]

            eRegStatus = eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );
 800d2b6:	8a7a      	ldrh	r2, [r7, #18]
 800d2b8:	8abb      	ldrh	r3, [r7, #20]
 800d2ba:	4619      	mov	r1, r3
 800d2bc:	68f8      	ldr	r0, [r7, #12]
 800d2be:	f7f5 fd35 	bl	8002d2c <eMBRegInputCB>
 800d2c2:	4603      	mov	r3, r0
 800d2c4:	72fb      	strb	r3, [r7, #11]

            /*   ,     Modbus. */
            if( eRegStatus != MB_ENOERR )
 800d2c6:	7afb      	ldrb	r3, [r7, #11]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d006      	beq.n	800d2da <eMBFuncReadInputRegister+0xb8>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 800d2cc:	7afb      	ldrb	r3, [r7, #11]
 800d2ce:	4618      	mov	r0, r3
 800d2d0:	f000 f834 	bl	800d33c <prveMBError2Exception>
 800d2d4:	4603      	mov	r3, r0
 800d2d6:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 800d2d8:	e00e      	b.n	800d2f8 <eMBFuncReadInputRegister+0xd6>
            }
            else
            {
                *usLen += usRegCount * 2;
 800d2da:	683b      	ldr	r3, [r7, #0]
 800d2dc:	881a      	ldrh	r2, [r3, #0]
 800d2de:	8a7b      	ldrh	r3, [r7, #18]
 800d2e0:	005b      	lsls	r3, r3, #1
 800d2e2:	b29b      	uxth	r3, r3
 800d2e4:	4413      	add	r3, r2
 800d2e6:	b29a      	uxth	r2, r3
 800d2e8:	683b      	ldr	r3, [r7, #0]
 800d2ea:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 800d2ec:	e004      	b.n	800d2f8 <eMBFuncReadInputRegister+0xd6>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800d2ee:	2303      	movs	r3, #3
 800d2f0:	75fb      	strb	r3, [r7, #23]
 800d2f2:	e001      	b.n	800d2f8 <eMBFuncReadInputRegister+0xd6>
        }
    }
    else
    {
        /*         ,    . */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800d2f4:	2303      	movs	r3, #3
 800d2f6:	75fb      	strb	r3, [r7, #23]
    }
    return eStatus;
 800d2f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2fa:	4618      	mov	r0, r3
 800d2fc:	3718      	adds	r7, #24
 800d2fe:	46bd      	mov	sp, r7
 800d300:	bd80      	pop	{r7, pc}
	...

0800d304 <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
 800d304:	b580      	push	{r7, lr}
 800d306:	b082      	sub	sp, #8
 800d308:	af00      	add	r7, sp, #0
 800d30a:	6078      	str	r0, [r7, #4]
 800d30c:	6039      	str	r1, [r7, #0]
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	3301      	adds	r3, #1
 800d312:	4a08      	ldr	r2, [pc, #32]	; (800d334 <eMBFuncReportSlaveID+0x30>)
 800d314:	8812      	ldrh	r2, [r2, #0]
 800d316:	4908      	ldr	r1, [pc, #32]	; (800d338 <eMBFuncReportSlaveID+0x34>)
 800d318:	4618      	mov	r0, r3
 800d31a:	f001 fc05 	bl	800eb28 <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
 800d31e:	4b05      	ldr	r3, [pc, #20]	; (800d334 <eMBFuncReportSlaveID+0x30>)
 800d320:	881b      	ldrh	r3, [r3, #0]
 800d322:	3301      	adds	r3, #1
 800d324:	b29a      	uxth	r2, r3
 800d326:	683b      	ldr	r3, [r7, #0]
 800d328:	801a      	strh	r2, [r3, #0]
    return MB_EX_NONE;
 800d32a:	2300      	movs	r3, #0
}
 800d32c:	4618      	mov	r0, r3
 800d32e:	3708      	adds	r7, #8
 800d330:	46bd      	mov	sp, r7
 800d332:	bd80      	pop	{r7, pc}
 800d334:	2000f340 	.word	0x2000f340
 800d338:	2000f320 	.word	0x2000f320

0800d33c <prveMBError2Exception>:
    return ( UCHAR ) usWordBuf;
}

eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
 800d33c:	b480      	push	{r7}
 800d33e:	b085      	sub	sp, #20
 800d340:	af00      	add	r7, sp, #0
 800d342:	4603      	mov	r3, r0
 800d344:	71fb      	strb	r3, [r7, #7]
    eMBException    eStatus;

    switch ( eErrorCode )
 800d346:	79fb      	ldrb	r3, [r7, #7]
 800d348:	2b07      	cmp	r3, #7
 800d34a:	d00c      	beq.n	800d366 <prveMBError2Exception+0x2a>
 800d34c:	2b07      	cmp	r3, #7
 800d34e:	dc0d      	bgt.n	800d36c <prveMBError2Exception+0x30>
 800d350:	2b00      	cmp	r3, #0
 800d352:	d002      	beq.n	800d35a <prveMBError2Exception+0x1e>
 800d354:	2b01      	cmp	r3, #1
 800d356:	d003      	beq.n	800d360 <prveMBError2Exception+0x24>
 800d358:	e008      	b.n	800d36c <prveMBError2Exception+0x30>
    {
        case MB_ENOERR:
            eStatus = MB_EX_NONE;
 800d35a:	2300      	movs	r3, #0
 800d35c:	73fb      	strb	r3, [r7, #15]
            break;
 800d35e:	e008      	b.n	800d372 <prveMBError2Exception+0x36>

        case MB_ENOREG:
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
 800d360:	2302      	movs	r3, #2
 800d362:	73fb      	strb	r3, [r7, #15]
            break;
 800d364:	e005      	b.n	800d372 <prveMBError2Exception+0x36>

        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
 800d366:	2306      	movs	r3, #6
 800d368:	73fb      	strb	r3, [r7, #15]
            break;
 800d36a:	e002      	b.n	800d372 <prveMBError2Exception+0x36>

        default:
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
 800d36c:	2304      	movs	r3, #4
 800d36e:	73fb      	strb	r3, [r7, #15]
            break;
 800d370:	bf00      	nop
    }

    return eStatus;
 800d372:	7bfb      	ldrb	r3, [r7, #15]
}
 800d374:	4618      	mov	r0, r3
 800d376:	3714      	adds	r7, #20
 800d378:	46bd      	mov	sp, r7
 800d37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d37e:	4770      	bx	lr

0800d380 <eMBInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 800d380:	b580      	push	{r7, lr}
 800d382:	b082      	sub	sp, #8
 800d384:	af00      	add	r7, sp, #0
 800d386:	603b      	str	r3, [r7, #0]
 800d388:	4603      	mov	r3, r0
 800d38a:	71fb      	strb	r3, [r7, #7]
 800d38c:	460b      	mov	r3, r1
 800d38e:	71bb      	strb	r3, [r7, #6]
 800d390:	4613      	mov	r3, r2
 800d392:	717b      	strb	r3, [r7, #5]
    /*    */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||  ( ucSlaveAddress < MB_ADDRESS_MIN ) || ( ucSlaveAddress > MB_ADDRESS_MAX ) )
 800d394:	79bb      	ldrb	r3, [r7, #6]
 800d396:	2b00      	cmp	r3, #0
 800d398:	d005      	beq.n	800d3a6 <eMBInit+0x26>
 800d39a:	79bb      	ldrb	r3, [r7, #6]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d002      	beq.n	800d3a6 <eMBInit+0x26>
 800d3a0:	79bb      	ldrb	r3, [r7, #6]
 800d3a2:	2bf7      	cmp	r3, #247	; 0xf7
 800d3a4:	d901      	bls.n	800d3aa <eMBInit+0x2a>
    	{ ucSlaveAddress = 7;  } //     ,   
 800d3a6:	2307      	movs	r3, #7
 800d3a8:	71bb      	strb	r3, [r7, #6]

    ucMBAddress = ucSlaveAddress; //     
 800d3aa:	4a08      	ldr	r2, [pc, #32]	; (800d3cc <eMBInit+0x4c>)
 800d3ac:	79bb      	ldrb	r3, [r7, #6]
 800d3ae:	7013      	strb	r3, [r2, #0]
    timeout_Tim6_50us = 35; //         //////////eStatus = eMBRTUInit( ucMBAddress, ucPort, ulBaudRate, eParity ); //       TIM6
 800d3b0:	4b07      	ldr	r3, [pc, #28]	; (800d3d0 <eMBInit+0x50>)
 800d3b2:	2223      	movs	r2, #35	; 0x23
 800d3b4:	801a      	strh	r2, [r3, #0]

    xMBPortEventInit(  ); //     ==>   portevent.c
 800d3b6:	f000 f8e9 	bl	800d58c <xMBPortEventInit>
    eMBState = STATE_DISABLED;
 800d3ba:	4b06      	ldr	r3, [pc, #24]	; (800d3d4 <eMBInit+0x54>)
 800d3bc:	2201      	movs	r2, #1
 800d3be:	701a      	strb	r2, [r3, #0]

    return MB_ENOERR;
 800d3c0:	2300      	movs	r3, #0
}
 800d3c2:	4618      	mov	r0, r3
 800d3c4:	3708      	adds	r7, #8
 800d3c6:	46bd      	mov	sp, r7
 800d3c8:	bd80      	pop	{r7, pc}
 800d3ca:	bf00      	nop
 800d3cc:	2000f342 	.word	0x2000f342
 800d3d0:	2000060c 	.word	0x2000060c
 800d3d4:	20000058 	.word	0x20000058

0800d3d8 <eMBEnable>:



eMBErrorCode
eMBEnable( void )
{
 800d3d8:	b580      	push	{r7, lr}
 800d3da:	af00      	add	r7, sp, #0
        /* Activate the protocol stack. */
    ENTER_CRITICAL_SECTION(  );
 800d3dc:	f7f4 fb70 	bl	8001ac0 <__critical_enter>
    /* Initially the receiver is in the state STATE_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_RX_INIT;
 800d3e0:	4b08      	ldr	r3, [pc, #32]	; (800d404 <eMBEnable+0x2c>)
 800d3e2:	2200      	movs	r2, #0
 800d3e4:	701a      	strb	r2, [r3, #0]
    vMBPortSerialEnable( TRUE, FALSE ); //     
 800d3e6:	2100      	movs	r1, #0
 800d3e8:	2001      	movs	r0, #1
 800d3ea:	f000 f911 	bl	800d610 <vMBPortSerialEnable>
    vMBPortTimersEnable(  ); //   TIM6     
 800d3ee:	f000 f96b 	bl	800d6c8 <vMBPortTimersEnable>

    EXIT_CRITICAL_SECTION(  );
 800d3f2:	f7f4 fb75 	bl	8001ae0 <__critical_exit>

    eMBState = STATE_ENABLED;
 800d3f6:	4b04      	ldr	r3, [pc, #16]	; (800d408 <eMBEnable+0x30>)
 800d3f8:	2200      	movs	r2, #0
 800d3fa:	701a      	strb	r2, [r3, #0]
    return MB_ENOERR;
 800d3fc:	2300      	movs	r3, #0
}
 800d3fe:	4618      	mov	r0, r3
 800d400:	bd80      	pop	{r7, pc}
 800d402:	bf00      	nop
 800d404:	200005e8 	.word	0x200005e8
 800d408:	20000058 	.word	0x20000058

0800d40c <eMBPoll>:


eMBErrorCode
eMBPoll( void )
{
 800d40c:	b590      	push	{r4, r7, lr}
 800d40e:	b083      	sub	sp, #12
 800d410:	af00      	add	r7, sp, #0
    static UCHAR    ucFunctionCode;
    static USHORT   usLength;
    static eMBException eException;

    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
 800d412:	2300      	movs	r3, #0
 800d414:	70fb      	strb	r3, [r7, #3]
    eMBEventType    eEvent;

    BOOL  flag_event = xMBPortEventGet( &eEvent );
 800d416:	1c7b      	adds	r3, r7, #1
 800d418:	4618      	mov	r0, r3
 800d41a:	f000 f8db 	bl	800d5d4 <xMBPortEventGet>
 800d41e:	4603      	mov	r3, r0
 800d420:	70bb      	strb	r3, [r7, #2]

    /* ,    .
     *  ,    .
     *        . */

    if( flag_event == TRUE ) //     portevent.c     ,     
 800d422:	78bb      	ldrb	r3, [r7, #2]
 800d424:	2b01      	cmp	r3, #1
 800d426:	f040 8096 	bne.w	800d556 <eMBPoll+0x14a>
    {
    	count_eMBPool=0;
 800d42a:	4b50      	ldr	r3, [pc, #320]	; (800d56c <eMBPoll+0x160>)
 800d42c:	2200      	movs	r2, #0
 800d42e:	701a      	strb	r2, [r3, #0]
    	//printf("eMBPoll-STARTevent _eMBState=%d, _eEvent=%d \n", eMBState, eEvent);
        switch ( eEvent )
 800d430:	787b      	ldrb	r3, [r7, #1]
 800d432:	2b03      	cmp	r3, #3
 800d434:	f200 8094 	bhi.w	800d560 <eMBPoll+0x154>
 800d438:	a201      	add	r2, pc, #4	; (adr r2, 800d440 <eMBPoll+0x34>)
 800d43a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d43e:	bf00      	nop
 800d440:	0800d561 	.word	0x0800d561
 800d444:	0800d451 	.word	0x0800d451
 800d448:	0800d481 	.word	0x0800d481
 800d44c:	0800d561 	.word	0x0800d561
        case EV_READY:
        	//printf( "eMBPoll eEvent <= EV_READY \n");
            break;

        case EV_FRAME_RECEIVED:
            eStatus = eMBRTUReceive( &ucRcvAddress, &ucMBFrame, &usLength );
 800d450:	4a47      	ldr	r2, [pc, #284]	; (800d570 <eMBPoll+0x164>)
 800d452:	4948      	ldr	r1, [pc, #288]	; (800d574 <eMBPoll+0x168>)
 800d454:	4848      	ldr	r0, [pc, #288]	; (800d578 <eMBPoll+0x16c>)
 800d456:	f000 f989 	bl	800d76c <eMBRTUReceive>
 800d45a:	4603      	mov	r3, r0
 800d45c:	70fb      	strb	r3, [r7, #3]
            if( eStatus == MB_ENOERR )
 800d45e:	78fb      	ldrb	r3, [r7, #3]
 800d460:	2b00      	cmp	r3, #0
 800d462:	d17a      	bne.n	800d55a <eMBPoll+0x14e>
            {
                /* Check if the frame is for us. If not ignore the frame. */
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
 800d464:	4b44      	ldr	r3, [pc, #272]	; (800d578 <eMBPoll+0x16c>)
 800d466:	781a      	ldrb	r2, [r3, #0]
 800d468:	4b44      	ldr	r3, [pc, #272]	; (800d57c <eMBPoll+0x170>)
 800d46a:	781b      	ldrb	r3, [r3, #0]
 800d46c:	429a      	cmp	r2, r3
 800d46e:	d003      	beq.n	800d478 <eMBPoll+0x6c>
 800d470:	4b41      	ldr	r3, [pc, #260]	; (800d578 <eMBPoll+0x16c>)
 800d472:	781b      	ldrb	r3, [r3, #0]
 800d474:	2b00      	cmp	r3, #0
 800d476:	d170      	bne.n	800d55a <eMBPoll+0x14e>
                {
                    ( void )xMBPortEventPost( EV_EXECUTE );  //   ,  ,   -  
 800d478:	2002      	movs	r0, #2
 800d47a:	f000 f895 	bl	800d5a8 <xMBPortEventPost>
                }
            }
            break;
 800d47e:	e06c      	b.n	800d55a <eMBPoll+0x14e>

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
 800d480:	4b3c      	ldr	r3, [pc, #240]	; (800d574 <eMBPoll+0x168>)
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	781a      	ldrb	r2, [r3, #0]
 800d486:	4b3e      	ldr	r3, [pc, #248]	; (800d580 <eMBPoll+0x174>)
 800d488:	701a      	strb	r2, [r3, #0]
            eException = MB_EX_ILLEGAL_FUNCTION;
 800d48a:	4b3e      	ldr	r3, [pc, #248]	; (800d584 <eMBPoll+0x178>)
 800d48c:	2201      	movs	r2, #1
 800d48e:	701a      	strb	r2, [r3, #0]
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 800d490:	2300      	movs	r3, #0
 800d492:	607b      	str	r3, [r7, #4]
 800d494:	e01f      	b.n	800d4d6 <eMBPoll+0xca>
            {
                /* No more function handlers registered. Abort. */
                if( xFuncHandlers[i].ucFunctionCode == 0 )
 800d496:	4a3c      	ldr	r2, [pc, #240]	; (800d588 <eMBPoll+0x17c>)
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d01d      	beq.n	800d4de <eMBPoll+0xd2>
                {
                    break;
                }
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
 800d4a2:	4a39      	ldr	r2, [pc, #228]	; (800d588 <eMBPoll+0x17c>)
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
 800d4aa:	4b35      	ldr	r3, [pc, #212]	; (800d580 <eMBPoll+0x174>)
 800d4ac:	781b      	ldrb	r3, [r3, #0]
 800d4ae:	429a      	cmp	r2, r3
 800d4b0:	d10e      	bne.n	800d4d0 <eMBPoll+0xc4>
                {
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
 800d4b2:	4a35      	ldr	r2, [pc, #212]	; (800d588 <eMBPoll+0x17c>)
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	00db      	lsls	r3, r3, #3
 800d4b8:	4413      	add	r3, r2
 800d4ba:	685b      	ldr	r3, [r3, #4]
 800d4bc:	4a2d      	ldr	r2, [pc, #180]	; (800d574 <eMBPoll+0x168>)
 800d4be:	6812      	ldr	r2, [r2, #0]
 800d4c0:	492b      	ldr	r1, [pc, #172]	; (800d570 <eMBPoll+0x164>)
 800d4c2:	4610      	mov	r0, r2
 800d4c4:	4798      	blx	r3
 800d4c6:	4603      	mov	r3, r0
 800d4c8:	461a      	mov	r2, r3
 800d4ca:	4b2e      	ldr	r3, [pc, #184]	; (800d584 <eMBPoll+0x178>)
 800d4cc:	701a      	strb	r2, [r3, #0]
                    break;
 800d4ce:	e007      	b.n	800d4e0 <eMBPoll+0xd4>
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	3301      	adds	r3, #1
 800d4d4:	607b      	str	r3, [r7, #4]
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	2b0f      	cmp	r3, #15
 800d4da:	dddc      	ble.n	800d496 <eMBPoll+0x8a>
 800d4dc:	e000      	b.n	800d4e0 <eMBPoll+0xd4>
                    break;
 800d4de:	bf00      	nop
                }
            }
            //printf("eMBPoll eEvent==EV_EXECUTE  ucFunctionCode=%d \n", ucFunctionCode);

            /*        ,   . !!!!!!!!    !!!!!!!!!!  */
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
 800d4e0:	4b25      	ldr	r3, [pc, #148]	; (800d578 <eMBPoll+0x16c>)
 800d4e2:	781b      	ldrb	r3, [r3, #0]
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d03a      	beq.n	800d55e <eMBPoll+0x152>
            {
                if( eException != MB_EX_NONE )
 800d4e8:	4b26      	ldr	r3, [pc, #152]	; (800d584 <eMBPoll+0x178>)
 800d4ea:	781b      	ldrb	r3, [r3, #0]
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d01d      	beq.n	800d52c <eMBPoll+0x120>
                {
                    /* An exception occured. Build an error frame. */
                    usLength = 0;
 800d4f0:	4b1f      	ldr	r3, [pc, #124]	; (800d570 <eMBPoll+0x164>)
 800d4f2:	2200      	movs	r2, #0
 800d4f4:	801a      	strh	r2, [r3, #0]
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
 800d4f6:	4b22      	ldr	r3, [pc, #136]	; (800d580 <eMBPoll+0x174>)
 800d4f8:	781a      	ldrb	r2, [r3, #0]
 800d4fa:	4b1e      	ldr	r3, [pc, #120]	; (800d574 <eMBPoll+0x168>)
 800d4fc:	6819      	ldr	r1, [r3, #0]
 800d4fe:	4b1c      	ldr	r3, [pc, #112]	; (800d570 <eMBPoll+0x164>)
 800d500:	881b      	ldrh	r3, [r3, #0]
 800d502:	1c58      	adds	r0, r3, #1
 800d504:	b284      	uxth	r4, r0
 800d506:	481a      	ldr	r0, [pc, #104]	; (800d570 <eMBPoll+0x164>)
 800d508:	8004      	strh	r4, [r0, #0]
 800d50a:	440b      	add	r3, r1
 800d50c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800d510:	b2d2      	uxtb	r2, r2
 800d512:	701a      	strb	r2, [r3, #0]
                    ucMBFrame[usLength++] = eException;
 800d514:	4b17      	ldr	r3, [pc, #92]	; (800d574 <eMBPoll+0x168>)
 800d516:	681a      	ldr	r2, [r3, #0]
 800d518:	4b15      	ldr	r3, [pc, #84]	; (800d570 <eMBPoll+0x164>)
 800d51a:	881b      	ldrh	r3, [r3, #0]
 800d51c:	1c59      	adds	r1, r3, #1
 800d51e:	b288      	uxth	r0, r1
 800d520:	4913      	ldr	r1, [pc, #76]	; (800d570 <eMBPoll+0x164>)
 800d522:	8008      	strh	r0, [r1, #0]
 800d524:	4413      	add	r3, r2
 800d526:	4a17      	ldr	r2, [pc, #92]	; (800d584 <eMBPoll+0x178>)
 800d528:	7812      	ldrb	r2, [r2, #0]
 800d52a:	701a      	strb	r2, [r3, #0]
                }

                //   /////////////////   /////////////////   /////////////////   ///////////////
                if (ucMBFrame[MB_PDU_FUNC_OFF] == 4) { usLength =82; }//   /////////////////   ///////////////
 800d52c:	4b11      	ldr	r3, [pc, #68]	; (800d574 <eMBPoll+0x168>)
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	781b      	ldrb	r3, [r3, #0]
 800d532:	2b04      	cmp	r3, #4
 800d534:	d102      	bne.n	800d53c <eMBPoll+0x130>
 800d536:	4b0e      	ldr	r3, [pc, #56]	; (800d570 <eMBPoll+0x164>)
 800d538:	2252      	movs	r2, #82	; 0x52
 800d53a:	801a      	strh	r2, [r3, #0]
                eStatus = eMBRTUSend( ucMBAddress, ucMBFrame, usLength );
 800d53c:	4b0f      	ldr	r3, [pc, #60]	; (800d57c <eMBPoll+0x170>)
 800d53e:	781b      	ldrb	r3, [r3, #0]
 800d540:	4618      	mov	r0, r3
 800d542:	4b0c      	ldr	r3, [pc, #48]	; (800d574 <eMBPoll+0x168>)
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	4a0a      	ldr	r2, [pc, #40]	; (800d570 <eMBPoll+0x164>)
 800d548:	8812      	ldrh	r2, [r2, #0]
 800d54a:	4619      	mov	r1, r3
 800d54c:	f000 f958 	bl	800d800 <eMBRTUSend>
 800d550:	4603      	mov	r3, r0
 800d552:	70fb      	strb	r3, [r7, #3]
            }
            break;
 800d554:	e003      	b.n	800d55e <eMBPoll+0x152>

        case EV_FRAME_SENT:
            break;
        }
    }
 800d556:	bf00      	nop
 800d558:	e002      	b.n	800d560 <eMBPoll+0x154>
            break;
 800d55a:	bf00      	nop
 800d55c:	e000      	b.n	800d560 <eMBPoll+0x154>
            break;
 800d55e:	bf00      	nop
    return MB_ENOERR;
 800d560:	2300      	movs	r3, #0
}
 800d562:	4618      	mov	r0, r3
 800d564:	370c      	adds	r7, #12
 800d566:	46bd      	mov	sp, r7
 800d568:	bd90      	pop	{r4, r7, pc}
 800d56a:	bf00      	nop
 800d56c:	2000f343 	.word	0x2000f343
 800d570:	2000f34c 	.word	0x2000f34c
 800d574:	2000f348 	.word	0x2000f348
 800d578:	2000f344 	.word	0x2000f344
 800d57c:	2000f342 	.word	0x2000f342
 800d580:	2000f34e 	.word	0x2000f34e
 800d584:	2000f34f 	.word	0x2000f34f
 800d588:	2000005c 	.word	0x2000005c

0800d58c <xMBPortEventInit>:
static BOOL     xEventInQueue;

/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortEventInit( void )
{
 800d58c:	b480      	push	{r7}
 800d58e:	af00      	add	r7, sp, #0
    xEventInQueue = FALSE;
 800d590:	4b04      	ldr	r3, [pc, #16]	; (800d5a4 <xMBPortEventInit+0x18>)
 800d592:	2200      	movs	r2, #0
 800d594:	701a      	strb	r2, [r3, #0]
    return TRUE;
 800d596:	2301      	movs	r3, #1
}
 800d598:	4618      	mov	r0, r3
 800d59a:	46bd      	mov	sp, r7
 800d59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5a0:	4770      	bx	lr
 800d5a2:	bf00      	nop
 800d5a4:	2000f351 	.word	0x2000f351

0800d5a8 <xMBPortEventPost>:

BOOL
xMBPortEventPost( eMBEventType eEvent )
{
 800d5a8:	b480      	push	{r7}
 800d5aa:	b083      	sub	sp, #12
 800d5ac:	af00      	add	r7, sp, #0
 800d5ae:	4603      	mov	r3, r0
 800d5b0:	71fb      	strb	r3, [r7, #7]
    xEventInQueue = TRUE;
 800d5b2:	4b06      	ldr	r3, [pc, #24]	; (800d5cc <xMBPortEventPost+0x24>)
 800d5b4:	2201      	movs	r2, #1
 800d5b6:	701a      	strb	r2, [r3, #0]
    eQueuedEvent = eEvent;
 800d5b8:	4a05      	ldr	r2, [pc, #20]	; (800d5d0 <xMBPortEventPost+0x28>)
 800d5ba:	79fb      	ldrb	r3, [r7, #7]
 800d5bc:	7013      	strb	r3, [r2, #0]
    return TRUE;
 800d5be:	2301      	movs	r3, #1
}
 800d5c0:	4618      	mov	r0, r3
 800d5c2:	370c      	adds	r7, #12
 800d5c4:	46bd      	mov	sp, r7
 800d5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ca:	4770      	bx	lr
 800d5cc:	2000f351 	.word	0x2000f351
 800d5d0:	2000f350 	.word	0x2000f350

0800d5d4 <xMBPortEventGet>:

BOOL
xMBPortEventGet( eMBEventType * eEvent )
{
 800d5d4:	b480      	push	{r7}
 800d5d6:	b085      	sub	sp, #20
 800d5d8:	af00      	add	r7, sp, #0
 800d5da:	6078      	str	r0, [r7, #4]
    BOOL            xEventHappened = FALSE;
 800d5dc:	2300      	movs	r3, #0
 800d5de:	73fb      	strb	r3, [r7, #15]

    if( xEventInQueue )
 800d5e0:	4b09      	ldr	r3, [pc, #36]	; (800d608 <xMBPortEventGet+0x34>)
 800d5e2:	781b      	ldrb	r3, [r3, #0]
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d008      	beq.n	800d5fa <xMBPortEventGet+0x26>
    {
        *eEvent = eQueuedEvent;
 800d5e8:	4b08      	ldr	r3, [pc, #32]	; (800d60c <xMBPortEventGet+0x38>)
 800d5ea:	781a      	ldrb	r2, [r3, #0]
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	701a      	strb	r2, [r3, #0]
        xEventInQueue = FALSE;
 800d5f0:	4b05      	ldr	r3, [pc, #20]	; (800d608 <xMBPortEventGet+0x34>)
 800d5f2:	2200      	movs	r2, #0
 800d5f4:	701a      	strb	r2, [r3, #0]
        xEventHappened = TRUE;
 800d5f6:	2301      	movs	r3, #1
 800d5f8:	73fb      	strb	r3, [r7, #15]
    }
    return xEventHappened;
 800d5fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5fc:	4618      	mov	r0, r3
 800d5fe:	3714      	adds	r7, #20
 800d600:	46bd      	mov	sp, r7
 800d602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d606:	4770      	bx	lr
 800d608:	2000f351 	.word	0x2000f351
 800d60c:	2000f350 	.word	0x2000f350

0800d610 <vMBPortSerialEnable>:
/* ----------------------- static functions ---------------------------------*/
extern	UART_HandleTypeDef * adr_huart_MB;
/* ----------------------- Start implementation -----------------------------*/
void
vMBPortSerialEnable( BOOL xRxEnable, BOOL xTxEnable )
{
 800d610:	b580      	push	{r7, lr}
 800d612:	b082      	sub	sp, #8
 800d614:	af00      	add	r7, sp, #0
 800d616:	4603      	mov	r3, r0
 800d618:	460a      	mov	r2, r1
 800d61a:	71fb      	strb	r3, [r7, #7]
 800d61c:	4613      	mov	r3, r2
 800d61e:	71bb      	strb	r3, [r7, #6]
    /* If xRXEnable enable serial receive interrupts. If xTxENable enable
     * transmitter empty interrupts.
     */
    if(xRxEnable)
 800d620:	79fb      	ldrb	r3, [r7, #7]
 800d622:	2b00      	cmp	r3, #0
 800d624:	d00a      	beq.n	800d63c <vMBPortSerialEnable+0x2c>
  {
    __HAL_UART_ENABLE_IT(adr_huart_MB, UART_IT_RXNE);
 800d626:	4b15      	ldr	r3, [pc, #84]	; (800d67c <vMBPortSerialEnable+0x6c>)
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	681a      	ldr	r2, [r3, #0]
 800d62e:	4b13      	ldr	r3, [pc, #76]	; (800d67c <vMBPortSerialEnable+0x6c>)
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	f042 0220 	orr.w	r2, r2, #32
 800d638:	601a      	str	r2, [r3, #0]
 800d63a:	e009      	b.n	800d650 <vMBPortSerialEnable+0x40>
  }
  else
  {
    __HAL_UART_DISABLE_IT(adr_huart_MB, UART_IT_RXNE);
 800d63c:	4b0f      	ldr	r3, [pc, #60]	; (800d67c <vMBPortSerialEnable+0x6c>)
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	681a      	ldr	r2, [r3, #0]
 800d644:	4b0d      	ldr	r3, [pc, #52]	; (800d67c <vMBPortSerialEnable+0x6c>)
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	f022 0220 	bic.w	r2, r2, #32
 800d64e:	601a      	str	r2, [r3, #0]
  }

  if(xTxEnable)
 800d650:	79bb      	ldrb	r3, [r7, #6]
 800d652:	2b00      	cmp	r3, #0
 800d654:	d007      	beq.n	800d666 <vMBPortSerialEnable+0x56>
  {
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800d656:	2201      	movs	r2, #1
 800d658:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d65c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800d660:	f7f9 fb4a 	bl	8006cf8 <HAL_GPIO_WritePin>
  else
  {
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
    //__HAL_UART_DISABLE_IT(adr_huart_MB, UART_IT_TXE);
  }
}
 800d664:	e006      	b.n	800d674 <vMBPortSerialEnable+0x64>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800d666:	2200      	movs	r2, #0
 800d668:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d66c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800d670:	f7f9 fb42 	bl	8006cf8 <HAL_GPIO_WritePin>
}
 800d674:	bf00      	nop
 800d676:	3708      	adds	r7, #8
 800d678:	46bd      	mov	sp, r7
 800d67a:	bd80      	pop	{r7, pc}
 800d67c:	20000610 	.word	0x20000610

0800d680 <xMBPortSerialGetByte>:
      return TRUE;
}

BOOL
xMBPortSerialGetByte( CHAR * pucByte )
{
 800d680:	b480      	push	{r7}
 800d682:	b083      	sub	sp, #12
 800d684:	af00      	add	r7, sp, #0
 800d686:	6078      	str	r0, [r7, #4]
    /* Return the byte in the UARTs receive buffer. This function is called
     * by the protocol stack after pxMBFrameCBByteReceived( ) has been called.
     */
    if(adr_huart_MB->Init.Parity == UART_PARITY_NONE)
 800d688:	4b0e      	ldr	r3, [pc, #56]	; (800d6c4 <xMBPortSerialGetByte+0x44>)
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	691b      	ldr	r3, [r3, #16]
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d107      	bne.n	800d6a2 <xMBPortSerialGetByte+0x22>
    {
        *pucByte = (uint8_t)(adr_huart_MB->Instance->RDR & (uint8_t)0x00FF);
 800d692:	4b0c      	ldr	r3, [pc, #48]	; (800d6c4 <xMBPortSerialGetByte+0x44>)
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d69a:	b2da      	uxtb	r2, r3
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	701a      	strb	r2, [r3, #0]
 800d6a0:	e009      	b.n	800d6b6 <xMBPortSerialGetByte+0x36>
    }
    else
    {
        *pucByte = (uint8_t)(adr_huart_MB->Instance->RDR & (uint8_t)0x007F);
 800d6a2:	4b08      	ldr	r3, [pc, #32]	; (800d6c4 <xMBPortSerialGetByte+0x44>)
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d6aa:	b2db      	uxtb	r3, r3
 800d6ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d6b0:	b2da      	uxtb	r2, r3
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	701a      	strb	r2, [r3, #0]
    }
    return TRUE;
 800d6b6:	2301      	movs	r3, #1
}
 800d6b8:	4618      	mov	r0, r3
 800d6ba:	370c      	adds	r7, #12
 800d6bc:	46bd      	mov	sp, r7
 800d6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c2:	4770      	bx	lr
 800d6c4:	20000610 	.word	0x20000610

0800d6c8 <vMBPortTimersEnable>:
extern uint16_t counter_Tim6_MB ;
/* ----------------------- Start implementation -----------------------------*/

inline void
vMBPortTimersEnable(  )
{
 800d6c8:	b580      	push	{r7, lr}
 800d6ca:	af00      	add	r7, sp, #0
	/*     ,  xMBPortTimersInit( )  */
	/*   baudrate > 19200,        usTim1Timerout50us = 1750 us.
	 *     usTim1Timerout50us    3,5    . */
	counter_Tim6_MB=0;
 800d6cc:	4b03      	ldr	r3, [pc, #12]	; (800d6dc <vMBPortTimersEnable+0x14>)
 800d6ce:	2200      	movs	r2, #0
 800d6d0:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim6);
 800d6d2:	4803      	ldr	r0, [pc, #12]	; (800d6e0 <vMBPortTimersEnable+0x18>)
 800d6d4:	f7fc f9f8 	bl	8009ac8 <HAL_TIM_Base_Start_IT>
}
 800d6d8:	bf00      	nop
 800d6da:	bd80      	pop	{r7, pc}
 800d6dc:	2000060e 	.word	0x2000060e
 800d6e0:	2000f00c 	.word	0x2000f00c

0800d6e4 <vMBPortTimersDisable>:

inline void
vMBPortTimersDisable(  )
{
 800d6e4:	b580      	push	{r7, lr}
 800d6e6:	af00      	add	r7, sp, #0
    /* Disable any pending timers. */
	HAL_TIM_Base_Stop_IT(&htim6);
 800d6e8:	4803      	ldr	r0, [pc, #12]	; (800d6f8 <vMBPortTimersDisable+0x14>)
 800d6ea:	f7fc fa65 	bl	8009bb8 <HAL_TIM_Base_Stop_IT>
	counter_Tim6_MB =0;
 800d6ee:	4b03      	ldr	r3, [pc, #12]	; (800d6fc <vMBPortTimersDisable+0x18>)
 800d6f0:	2200      	movs	r2, #0
 800d6f2:	801a      	strh	r2, [r3, #0]
}
 800d6f4:	bf00      	nop
 800d6f6:	bd80      	pop	{r7, pc}
 800d6f8:	2000f00c 	.word	0x2000f00c
 800d6fc:	2000060e 	.word	0x2000060e

0800d700 <usMBCRC16>:
    0x41, 0x81, 0x80, 0x40
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
 800d700:	b480      	push	{r7}
 800d702:	b085      	sub	sp, #20
 800d704:	af00      	add	r7, sp, #0
 800d706:	6078      	str	r0, [r7, #4]
 800d708:	460b      	mov	r3, r1
 800d70a:	807b      	strh	r3, [r7, #2]
    UCHAR           ucCRCHi = 0xFF;
 800d70c:	23ff      	movs	r3, #255	; 0xff
 800d70e:	73fb      	strb	r3, [r7, #15]
    UCHAR           ucCRCLo = 0xFF;
 800d710:	23ff      	movs	r3, #255	; 0xff
 800d712:	73bb      	strb	r3, [r7, #14]
    int             iIndex;

    while( usLen-- )
 800d714:	e013      	b.n	800d73e <usMBCRC16+0x3e>
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	1c5a      	adds	r2, r3, #1
 800d71a:	607a      	str	r2, [r7, #4]
 800d71c:	781a      	ldrb	r2, [r3, #0]
 800d71e:	7bbb      	ldrb	r3, [r7, #14]
 800d720:	4053      	eors	r3, r2
 800d722:	b2db      	uxtb	r3, r3
 800d724:	60bb      	str	r3, [r7, #8]
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
 800d726:	4a0f      	ldr	r2, [pc, #60]	; (800d764 <usMBCRC16+0x64>)
 800d728:	68bb      	ldr	r3, [r7, #8]
 800d72a:	4413      	add	r3, r2
 800d72c:	781a      	ldrb	r2, [r3, #0]
 800d72e:	7bfb      	ldrb	r3, [r7, #15]
 800d730:	4053      	eors	r3, r2
 800d732:	73bb      	strb	r3, [r7, #14]
        ucCRCHi = aucCRCLo[iIndex];
 800d734:	4a0c      	ldr	r2, [pc, #48]	; (800d768 <usMBCRC16+0x68>)
 800d736:	68bb      	ldr	r3, [r7, #8]
 800d738:	4413      	add	r3, r2
 800d73a:	781b      	ldrb	r3, [r3, #0]
 800d73c:	73fb      	strb	r3, [r7, #15]
    while( usLen-- )
 800d73e:	887b      	ldrh	r3, [r7, #2]
 800d740:	1e5a      	subs	r2, r3, #1
 800d742:	807a      	strh	r2, [r7, #2]
 800d744:	2b00      	cmp	r3, #0
 800d746:	d1e6      	bne.n	800d716 <usMBCRC16+0x16>
    }
    return ( USHORT )( ucCRCHi << 8 | ucCRCLo );
 800d748:	7bfb      	ldrb	r3, [r7, #15]
 800d74a:	021b      	lsls	r3, r3, #8
 800d74c:	b21a      	sxth	r2, r3
 800d74e:	7bbb      	ldrb	r3, [r7, #14]
 800d750:	b21b      	sxth	r3, r3
 800d752:	4313      	orrs	r3, r2
 800d754:	b21b      	sxth	r3, r3
 800d756:	b29b      	uxth	r3, r3
}
 800d758:	4618      	mov	r0, r3
 800d75a:	3714      	adds	r7, #20
 800d75c:	46bd      	mov	sp, r7
 800d75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d762:	4770      	bx	lr
 800d764:	08014b34 	.word	0x08014b34
 800d768:	08014c34 	.word	0x08014c34

0800d76c <eMBRTUReceive>:
    EXIT_CRITICAL_SECTION(  );
}

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
 800d76c:	b580      	push	{r7, lr}
 800d76e:	b086      	sub	sp, #24
 800d770:	af00      	add	r7, sp, #0
 800d772:	60f8      	str	r0, [r7, #12]
 800d774:	60b9      	str	r1, [r7, #8]
 800d776:	607a      	str	r2, [r7, #4]

    eMBErrorCode    eStatus = MB_ENOERR;
 800d778:	2300      	movs	r3, #0
 800d77a:	75fb      	strb	r3, [r7, #23]

    ENTER_CRITICAL_SECTION(  );
 800d77c:	f7f4 f9a0 	bl	8001ac0 <__critical_enter>
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );
 800d780:	4b19      	ldr	r3, [pc, #100]	; (800d7e8 <eMBRTUReceive+0x7c>)
 800d782:	881b      	ldrh	r3, [r3, #0]
 800d784:	b29b      	uxth	r3, r3
 800d786:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d78a:	d305      	bcc.n	800d798 <eMBRTUReceive+0x2c>
 800d78c:	4b17      	ldr	r3, [pc, #92]	; (800d7ec <eMBRTUReceive+0x80>)
 800d78e:	4a18      	ldr	r2, [pc, #96]	; (800d7f0 <eMBRTUReceive+0x84>)
 800d790:	2163      	movs	r1, #99	; 0x63
 800d792:	4818      	ldr	r0, [pc, #96]	; (800d7f4 <eMBRTUReceive+0x88>)
 800d794:	f001 f96e 	bl	800ea74 <__assert_func>

    /* Length and CRC check */
    //printf("eMBRTUReceive ucRTUBuf %d %d %d %d %d %d \n", ucRTUBuf[0], ucRTUBuf[1], ucRTUBuf[2], ucRTUBuf[3], ucRTUBuf[4], ucRTUBuf[5]);
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN ) && ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
 800d798:	4b13      	ldr	r3, [pc, #76]	; (800d7e8 <eMBRTUReceive+0x7c>)
 800d79a:	881b      	ldrh	r3, [r3, #0]
 800d79c:	b29b      	uxth	r3, r3
 800d79e:	2b03      	cmp	r3, #3
 800d7a0:	d919      	bls.n	800d7d6 <eMBRTUReceive+0x6a>
 800d7a2:	4b11      	ldr	r3, [pc, #68]	; (800d7e8 <eMBRTUReceive+0x7c>)
 800d7a4:	881b      	ldrh	r3, [r3, #0]
 800d7a6:	b29b      	uxth	r3, r3
 800d7a8:	4619      	mov	r1, r3
 800d7aa:	4813      	ldr	r0, [pc, #76]	; (800d7f8 <eMBRTUReceive+0x8c>)
 800d7ac:	f7ff ffa8 	bl	800d700 <usMBCRC16>
 800d7b0:	4603      	mov	r3, r0
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d10f      	bne.n	800d7d6 <eMBRTUReceive+0x6a>
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
 800d7b6:	4b10      	ldr	r3, [pc, #64]	; (800d7f8 <eMBRTUReceive+0x8c>)
 800d7b8:	781b      	ldrb	r3, [r3, #0]
 800d7ba:	b2da      	uxtb	r2, r3
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	701a      	strb	r2, [r3, #0]

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
 800d7c0:	4b09      	ldr	r3, [pc, #36]	; (800d7e8 <eMBRTUReceive+0x7c>)
 800d7c2:	881b      	ldrh	r3, [r3, #0]
 800d7c4:	b29b      	uxth	r3, r3
 800d7c6:	3b03      	subs	r3, #3
 800d7c8:	b29a      	uxth	r2, r3
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	801a      	strh	r2, [r3, #0]

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
 800d7ce:	68bb      	ldr	r3, [r7, #8]
 800d7d0:	4a0a      	ldr	r2, [pc, #40]	; (800d7fc <eMBRTUReceive+0x90>)
 800d7d2:	601a      	str	r2, [r3, #0]
 800d7d4:	e001      	b.n	800d7da <eMBRTUReceive+0x6e>
    }
    else
    {
        eStatus = MB_EIO;
 800d7d6:	2305      	movs	r3, #5
 800d7d8:	75fb      	strb	r3, [r7, #23]
    }

    EXIT_CRITICAL_SECTION(  );
 800d7da:	f7f4 f981 	bl	8001ae0 <__critical_exit>
    return eStatus;
 800d7de:	7dfb      	ldrb	r3, [r7, #23]
}
 800d7e0:	4618      	mov	r0, r3
 800d7e2:	3718      	adds	r7, #24
 800d7e4:	46bd      	mov	sp, r7
 800d7e6:	bd80      	pop	{r7, pc}
 800d7e8:	2001035a 	.word	0x2001035a
 800d7ec:	08014a54 	.word	0x08014a54
 800d7f0:	08014d34 	.word	0x08014d34
 800d7f4:	08014a7c 	.word	0x08014a7c
 800d7f8:	2000f354 	.word	0x2000f354
 800d7fc:	2000f355 	.word	0x2000f355

0800d800 <eMBRTUSend>:

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
 800d800:	b580      	push	{r7, lr}
 800d802:	b084      	sub	sp, #16
 800d804:	af00      	add	r7, sp, #0
 800d806:	4603      	mov	r3, r0
 800d808:	6039      	str	r1, [r7, #0]
 800d80a:	71fb      	strb	r3, [r7, #7]
 800d80c:	4613      	mov	r3, r2
 800d80e:	80bb      	strh	r3, [r7, #4]
    eMBErrorCode    eStatus = MB_ENOERR;
 800d810:	2300      	movs	r3, #0
 800d812:	73fb      	strb	r3, [r7, #15]
     * ,        .      
		   ,       .
		    .
     */
    //printf("eMBRTUSend_eRcvState = %d \n", eRcvState);
    if( eRcvState == STATE_RX_IDLE )
 800d814:	4b2f      	ldr	r3, [pc, #188]	; (800d8d4 <eMBRTUSend+0xd4>)
 800d816:	781b      	ldrb	r3, [r3, #0]
 800d818:	b2db      	uxtb	r3, r3
 800d81a:	2b01      	cmp	r3, #1
 800d81c:	d152      	bne.n	800d8c4 <eMBRTUSend+0xc4>
    {
        /*    Modbus-PDU -   SLAVE. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
 800d81e:	683b      	ldr	r3, [r7, #0]
 800d820:	3b01      	subs	r3, #1
 800d822:	4a2d      	ldr	r2, [pc, #180]	; (800d8d8 <eMBRTUSend+0xd8>)
 800d824:	6013      	str	r3, [r2, #0]
        usSndBufferCount = 1;
 800d826:	4b2d      	ldr	r3, [pc, #180]	; (800d8dc <eMBRTUSend+0xdc>)
 800d828:	2201      	movs	r2, #1
 800d82a:	801a      	strh	r2, [r3, #0]

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
 800d82c:	4b2a      	ldr	r3, [pc, #168]	; (800d8d8 <eMBRTUSend+0xd8>)
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	79fa      	ldrb	r2, [r7, #7]
 800d832:	701a      	strb	r2, [r3, #0]
        usSndBufferCount += usLength;
 800d834:	4b29      	ldr	r3, [pc, #164]	; (800d8dc <eMBRTUSend+0xdc>)
 800d836:	881b      	ldrh	r3, [r3, #0]
 800d838:	b29a      	uxth	r2, r3
 800d83a:	88bb      	ldrh	r3, [r7, #4]
 800d83c:	4413      	add	r3, r2
 800d83e:	b29a      	uxth	r2, r3
 800d840:	4b26      	ldr	r3, [pc, #152]	; (800d8dc <eMBRTUSend+0xdc>)
 800d842:	801a      	strh	r2, [r3, #0]

        /* Calculate CRC16 checksum for Modbus-Serial-Line-PDU. */
		//   - HAL_CRC_Calculate(85char)  11.30 (1921 )
		usCRC16 = HAL_CRC_Calculate(&hcrc, ( UCHAR * ) pucSndBufferCur, usSndBufferCount);
 800d844:	4b24      	ldr	r3, [pc, #144]	; (800d8d8 <eMBRTUSend+0xd8>)
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	4a24      	ldr	r2, [pc, #144]	; (800d8dc <eMBRTUSend+0xdc>)
 800d84a:	8812      	ldrh	r2, [r2, #0]
 800d84c:	b292      	uxth	r2, r2
 800d84e:	4619      	mov	r1, r3
 800d850:	4823      	ldr	r0, [pc, #140]	; (800d8e0 <eMBRTUSend+0xe0>)
 800d852:	f7f8 fba3 	bl	8005f9c <HAL_CRC_Calculate>
 800d856:	4603      	mov	r3, r0
 800d858:	b29a      	uxth	r2, r3
 800d85a:	4b22      	ldr	r3, [pc, #136]	; (800d8e4 <eMBRTUSend+0xe4>)
 800d85c:	801a      	strh	r2, [r3, #0]
				//   - usMBCRC16(85char)  28.629 (4867 )
				//usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );

        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
 800d85e:	4b21      	ldr	r3, [pc, #132]	; (800d8e4 <eMBRTUSend+0xe4>)
 800d860:	8819      	ldrh	r1, [r3, #0]
 800d862:	4b1e      	ldr	r3, [pc, #120]	; (800d8dc <eMBRTUSend+0xdc>)
 800d864:	881b      	ldrh	r3, [r3, #0]
 800d866:	b29b      	uxth	r3, r3
 800d868:	1c5a      	adds	r2, r3, #1
 800d86a:	b290      	uxth	r0, r2
 800d86c:	4a1b      	ldr	r2, [pc, #108]	; (800d8dc <eMBRTUSend+0xdc>)
 800d86e:	8010      	strh	r0, [r2, #0]
 800d870:	461a      	mov	r2, r3
 800d872:	b2c9      	uxtb	r1, r1
 800d874:	4b1c      	ldr	r3, [pc, #112]	; (800d8e8 <eMBRTUSend+0xe8>)
 800d876:	5499      	strb	r1, [r3, r2]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
 800d878:	4b1a      	ldr	r3, [pc, #104]	; (800d8e4 <eMBRTUSend+0xe4>)
 800d87a:	881b      	ldrh	r3, [r3, #0]
 800d87c:	0a1b      	lsrs	r3, r3, #8
 800d87e:	b299      	uxth	r1, r3
 800d880:	4b16      	ldr	r3, [pc, #88]	; (800d8dc <eMBRTUSend+0xdc>)
 800d882:	881b      	ldrh	r3, [r3, #0]
 800d884:	b29b      	uxth	r3, r3
 800d886:	1c5a      	adds	r2, r3, #1
 800d888:	b290      	uxth	r0, r2
 800d88a:	4a14      	ldr	r2, [pc, #80]	; (800d8dc <eMBRTUSend+0xdc>)
 800d88c:	8010      	strh	r0, [r2, #0]
 800d88e:	461a      	mov	r2, r3
 800d890:	b2c9      	uxtb	r1, r1
 800d892:	4b15      	ldr	r3, [pc, #84]	; (800d8e8 <eMBRTUSend+0xe8>)
 800d894:	5499      	strb	r1, [r3, r2]

        /* Activate the transmitter. */
        if( usSndBufferCount != 0 )
 800d896:	4b11      	ldr	r3, [pc, #68]	; (800d8dc <eMBRTUSend+0xdc>)
 800d898:	881b      	ldrh	r3, [r3, #0]
 800d89a:	b29b      	uxth	r3, r3
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d013      	beq.n	800d8c8 <eMBRTUSend+0xc8>
        {
        	eSndState = STATE_TX_XMIT;
 800d8a0:	4b12      	ldr	r3, [pc, #72]	; (800d8ec <eMBRTUSend+0xec>)
 800d8a2:	2201      	movs	r2, #1
 800d8a4:	701a      	strb	r2, [r3, #0]
        	vMBPortSerialEnable( FALSE, TRUE );
 800d8a6:	2101      	movs	r1, #1
 800d8a8:	2000      	movs	r0, #0
 800d8aa:	f7ff feb1 	bl	800d610 <vMBPortSerialEnable>
        	HAL_UART_Transmit_DMA(adr_huart_MB, pucSndBufferCur, usSndBufferCount);
 800d8ae:	4b10      	ldr	r3, [pc, #64]	; (800d8f0 <eMBRTUSend+0xf0>)
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	4a09      	ldr	r2, [pc, #36]	; (800d8d8 <eMBRTUSend+0xd8>)
 800d8b4:	6811      	ldr	r1, [r2, #0]
 800d8b6:	4a09      	ldr	r2, [pc, #36]	; (800d8dc <eMBRTUSend+0xdc>)
 800d8b8:	8812      	ldrh	r2, [r2, #0]
 800d8ba:	b292      	uxth	r2, r2
 800d8bc:	4618      	mov	r0, r3
 800d8be:	f7fd ff81 	bl	800b7c4 <HAL_UART_Transmit_DMA>
 800d8c2:	e001      	b.n	800d8c8 <eMBRTUSend+0xc8>
        	//printf("_transmit_DMA %d_ \n", usSndBufferCount);
        }
    }
    else
    {
        eStatus = MB_EIO;
 800d8c4:	2305      	movs	r3, #5
 800d8c6:	73fb      	strb	r3, [r7, #15]
    }
//    EXIT_CRITICAL_SECTION(  );
    return eStatus;
 800d8c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8ca:	4618      	mov	r0, r3
 800d8cc:	3710      	adds	r7, #16
 800d8ce:	46bd      	mov	sp, r7
 800d8d0:	bd80      	pop	{r7, pc}
 800d8d2:	bf00      	nop
 800d8d4:	200005e8 	.word	0x200005e8
 800d8d8:	20010354 	.word	0x20010354
 800d8dc:	20010358 	.word	0x20010358
 800d8e0:	20000468 	.word	0x20000468
 800d8e4:	2001035c 	.word	0x2001035c
 800d8e8:	2000f354 	.word	0x2000f354
 800d8ec:	200005e9 	.word	0x200005e9
 800d8f0:	20000610 	.word	0x20000610

0800d8f4 <xMBRTUReceiveFSM>:

BOOL
xMBRTUReceiveFSM( void )
{
 800d8f4:	b580      	push	{r7, lr}
 800d8f6:	b082      	sub	sp, #8
 800d8f8:	af00      	add	r7, sp, #0
    BOOL            xTaskNeedSwitch = FALSE;
 800d8fa:	2300      	movs	r3, #0
 800d8fc:	71fb      	strb	r3, [r7, #7]
    UCHAR           ucByte;

    assert( eSndState == STATE_TX_IDLE );
 800d8fe:	4b2b      	ldr	r3, [pc, #172]	; (800d9ac <xMBRTUReceiveFSM+0xb8>)
 800d900:	781b      	ldrb	r3, [r3, #0]
 800d902:	b2db      	uxtb	r3, r3
 800d904:	2b00      	cmp	r3, #0
 800d906:	d005      	beq.n	800d914 <xMBRTUReceiveFSM+0x20>
 800d908:	4b29      	ldr	r3, [pc, #164]	; (800d9b0 <xMBRTUReceiveFSM+0xbc>)
 800d90a:	4a2a      	ldr	r2, [pc, #168]	; (800d9b4 <xMBRTUReceiveFSM+0xc0>)
 800d90c:	21b9      	movs	r1, #185	; 0xb9
 800d90e:	482a      	ldr	r0, [pc, #168]	; (800d9b8 <xMBRTUReceiveFSM+0xc4>)
 800d910:	f001 f8b0 	bl	800ea74 <__assert_func>

    /*    character. */
    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
 800d914:	1dbb      	adds	r3, r7, #6
 800d916:	4618      	mov	r0, r3
 800d918:	f7ff feb2 	bl	800d680 <xMBPortSerialGetByte>

    switch ( eRcvState )
 800d91c:	4b27      	ldr	r3, [pc, #156]	; (800d9bc <xMBRTUReceiveFSM+0xc8>)
 800d91e:	781b      	ldrb	r3, [r3, #0]
 800d920:	b2db      	uxtb	r3, r3
 800d922:	2b03      	cmp	r3, #3
 800d924:	d83c      	bhi.n	800d9a0 <xMBRTUReceiveFSM+0xac>
 800d926:	a201      	add	r2, pc, #4	; (adr r2, 800d92c <xMBRTUReceiveFSM+0x38>)
 800d928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d92c:	0800d93d 	.word	0x0800d93d
 800d930:	0800d949 	.word	0x0800d949
 800d934:	0800d971 	.word	0x0800d971
 800d938:	0800d943 	.word	0x0800d943
    {
        /* If we have received a character in the init state we have to
         * wait until the frame is finished.
         */
    case STATE_RX_INIT:
        vMBPortTimersEnable(  );
 800d93c:	f7ff fec4 	bl	800d6c8 <vMBPortTimersEnable>
        //printf("xMBRTUReceiveFSM eRcvState =STATE_RX_INIT\n");
        break;
 800d940:	e02e      	b.n	800d9a0 <xMBRTUReceiveFSM+0xac>

        /* In the error state we wait until all characters in the
         * damaged frame are transmitted.
         */
    case STATE_RX_ERROR:
        vMBPortTimersEnable(  );
 800d942:	f7ff fec1 	bl	800d6c8 <vMBPortTimersEnable>
        //printf("xMBRTUReceiveFSM eRcvState =STATE_RX_ERROR\n");
        break;
 800d946:	e02b      	b.n	800d9a0 <xMBRTUReceiveFSM+0xac>
         * is received the t1.5 and t3.5 timers are started and the
         * receiver is in the state STATE_RX_RECEIVCE.
         */
    case STATE_RX_IDLE:
    	//printf("xMBRTUReceiveFSM eRcvState =STATE_RX_IDLE\n");
        usRcvBufferPos = 0;
 800d948:	4b1d      	ldr	r3, [pc, #116]	; (800d9c0 <xMBRTUReceiveFSM+0xcc>)
 800d94a:	2200      	movs	r2, #0
 800d94c:	801a      	strh	r2, [r3, #0]
        ucRTUBuf[usRcvBufferPos++] = ucByte;
 800d94e:	4b1c      	ldr	r3, [pc, #112]	; (800d9c0 <xMBRTUReceiveFSM+0xcc>)
 800d950:	881b      	ldrh	r3, [r3, #0]
 800d952:	b29b      	uxth	r3, r3
 800d954:	1c5a      	adds	r2, r3, #1
 800d956:	b291      	uxth	r1, r2
 800d958:	4a19      	ldr	r2, [pc, #100]	; (800d9c0 <xMBRTUReceiveFSM+0xcc>)
 800d95a:	8011      	strh	r1, [r2, #0]
 800d95c:	461a      	mov	r2, r3
 800d95e:	79b9      	ldrb	r1, [r7, #6]
 800d960:	4b18      	ldr	r3, [pc, #96]	; (800d9c4 <xMBRTUReceiveFSM+0xd0>)
 800d962:	5499      	strb	r1, [r3, r2]
        eRcvState = STATE_RX_RCV;
 800d964:	4b15      	ldr	r3, [pc, #84]	; (800d9bc <xMBRTUReceiveFSM+0xc8>)
 800d966:	2202      	movs	r2, #2
 800d968:	701a      	strb	r2, [r3, #0]

        /* Enable t3.5 timers. */
        vMBPortTimersEnable(  );
 800d96a:	f7ff fead 	bl	800d6c8 <vMBPortTimersEnable>
        break;
 800d96e:	e017      	b.n	800d9a0 <xMBRTUReceiveFSM+0xac>
         * every character received. If more than the maximum possible
         * number of bytes in a modbus frame is received the frame is
         * ignored.
         */
    case STATE_RX_RCV:
        if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
 800d970:	4b13      	ldr	r3, [pc, #76]	; (800d9c0 <xMBRTUReceiveFSM+0xcc>)
 800d972:	881b      	ldrh	r3, [r3, #0]
 800d974:	b29b      	uxth	r3, r3
 800d976:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d97a:	d20b      	bcs.n	800d994 <xMBRTUReceiveFSM+0xa0>
        {
            ucRTUBuf[usRcvBufferPos++] = ucByte;
 800d97c:	4b10      	ldr	r3, [pc, #64]	; (800d9c0 <xMBRTUReceiveFSM+0xcc>)
 800d97e:	881b      	ldrh	r3, [r3, #0]
 800d980:	b29b      	uxth	r3, r3
 800d982:	1c5a      	adds	r2, r3, #1
 800d984:	b291      	uxth	r1, r2
 800d986:	4a0e      	ldr	r2, [pc, #56]	; (800d9c0 <xMBRTUReceiveFSM+0xcc>)
 800d988:	8011      	strh	r1, [r2, #0]
 800d98a:	461a      	mov	r2, r3
 800d98c:	79b9      	ldrb	r1, [r7, #6]
 800d98e:	4b0d      	ldr	r3, [pc, #52]	; (800d9c4 <xMBRTUReceiveFSM+0xd0>)
 800d990:	5499      	strb	r1, [r3, r2]
 800d992:	e002      	b.n	800d99a <xMBRTUReceiveFSM+0xa6>
            //printf("xMBRTUReceiveFSM eRcvState =STATE_RX_RCV\n");
        }
        else
        {
            eRcvState = STATE_RX_ERROR;
 800d994:	4b09      	ldr	r3, [pc, #36]	; (800d9bc <xMBRTUReceiveFSM+0xc8>)
 800d996:	2203      	movs	r2, #3
 800d998:	701a      	strb	r2, [r3, #0]
            //printf("xMBRTUReceiveFSM eRcvState =STATE_RX_ERROR\n");
        }
        vMBPortTimersEnable(  );
 800d99a:	f7ff fe95 	bl	800d6c8 <vMBPortTimersEnable>
        break;
 800d99e:	bf00      	nop
    }
    // printf("xMBRTUReceiveFSM eRcvState_OUT %d \n", eRcvState);
    return xTaskNeedSwitch;
 800d9a0:	79fb      	ldrb	r3, [r7, #7]
}
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	3708      	adds	r7, #8
 800d9a6:	46bd      	mov	sp, r7
 800d9a8:	bd80      	pop	{r7, pc}
 800d9aa:	bf00      	nop
 800d9ac:	200005e9 	.word	0x200005e9
 800d9b0:	08014a9c 	.word	0x08014a9c
 800d9b4:	08014d44 	.word	0x08014d44
 800d9b8:	08014a7c 	.word	0x08014a7c
 800d9bc:	200005e8 	.word	0x200005e8
 800d9c0:	2001035a 	.word	0x2001035a
 800d9c4:	2000f354 	.word	0x2000f354

0800d9c8 <xMBRTUTransmitFSM>:

BOOL
xMBRTUTransmitFSM( void )
{
 800d9c8:	b580      	push	{r7, lr}
 800d9ca:	b082      	sub	sp, #8
 800d9cc:	af00      	add	r7, sp, #0
    BOOL            xNeedPoll = FALSE;
 800d9ce:	2300      	movs	r3, #0
 800d9d0:	71fb      	strb	r3, [r7, #7]

    // assert( eRcvState == STATE_RX_IDLE );

    switch ( eSndState )
 800d9d2:	4b0f      	ldr	r3, [pc, #60]	; (800da10 <xMBRTUTransmitFSM+0x48>)
 800d9d4:	781b      	ldrb	r3, [r3, #0]
 800d9d6:	b2db      	uxtb	r3, r3
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d002      	beq.n	800d9e2 <xMBRTUTransmitFSM+0x1a>
 800d9dc:	2b01      	cmp	r3, #1
 800d9de:	d005      	beq.n	800d9ec <xMBRTUTransmitFSM+0x24>
 800d9e0:	e011      	b.n	800da06 <xMBRTUTransmitFSM+0x3e>
    {
        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
 800d9e2:	2100      	movs	r1, #0
 800d9e4:	2001      	movs	r0, #1
 800d9e6:	f7ff fe13 	bl	800d610 <vMBPortSerialEnable>
        //printf("xMBRTUTransmitFSM _eSndState =STATE_TX_IDLE");
        break;
 800d9ea:	e00c      	b.n	800da06 <xMBRTUTransmitFSM+0x3e>

    case STATE_TX_XMIT:
        /* ,   . */
            xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
 800d9ec:	2003      	movs	r0, #3
 800d9ee:	f7ff fddb 	bl	800d5a8 <xMBPortEventPost>
 800d9f2:	4603      	mov	r3, r0
 800d9f4:	71fb      	strb	r3, [r7, #7]
            /*  .
             *        .*/
            vMBPortSerialEnable( TRUE, FALSE );
 800d9f6:	2100      	movs	r1, #0
 800d9f8:	2001      	movs	r0, #1
 800d9fa:	f7ff fe09 	bl	800d610 <vMBPortSerialEnable>
            eSndState = STATE_TX_IDLE;
 800d9fe:	4b04      	ldr	r3, [pc, #16]	; (800da10 <xMBRTUTransmitFSM+0x48>)
 800da00:	2200      	movs	r2, #0
 800da02:	701a      	strb	r2, [r3, #0]
            //printf("xMBRTUTransmitFSM _eSndState =STATE_TX_IDLE");
        break;
 800da04:	bf00      	nop
    }

    return xNeedPoll;
 800da06:	79fb      	ldrb	r3, [r7, #7]
}
 800da08:	4618      	mov	r0, r3
 800da0a:	3708      	adds	r7, #8
 800da0c:	46bd      	mov	sp, r7
 800da0e:	bd80      	pop	{r7, pc}
 800da10:	200005e9 	.word	0x200005e9

0800da14 <xMBRTUTimerT35Expired>:

BOOL
xMBRTUTimerT35Expired( void )  //    35   TIM6
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b082      	sub	sp, #8
 800da18:	af00      	add	r7, sp, #0
    BOOL            xNeedPoll = FALSE;
 800da1a:	2300      	movs	r3, #0
 800da1c:	71fb      	strb	r3, [r7, #7]

    switch ( eRcvState )
 800da1e:	4b1d      	ldr	r3, [pc, #116]	; (800da94 <xMBRTUTimerT35Expired+0x80>)
 800da20:	781b      	ldrb	r3, [r3, #0]
 800da22:	b2db      	uxtb	r3, r3
 800da24:	2b03      	cmp	r3, #3
 800da26:	d817      	bhi.n	800da58 <xMBRTUTimerT35Expired+0x44>
 800da28:	a201      	add	r2, pc, #4	; (adr r2, 800da30 <xMBRTUTimerT35Expired+0x1c>)
 800da2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da2e:	bf00      	nop
 800da30:	0800da41 	.word	0x0800da41
 800da34:	0800da7f 	.word	0x0800da7f
 800da38:	0800da4d 	.word	0x0800da4d
 800da3c:	0800da7f 	.word	0x0800da7f
    {
        /* Timer t35 expired. Startup phase is finished.  t35 .   .*/
    case STATE_RX_INIT:   //    
        xNeedPoll = xMBPortEventPost( EV_READY );
 800da40:	2000      	movs	r0, #0
 800da42:	f7ff fdb1 	bl	800d5a8 <xMBPortEventPost>
 800da46:	4603      	mov	r3, r0
 800da48:	71fb      	strb	r3, [r7, #7]
        //printf("xMBRTUTimerT35Expired eRcvState=_RX_INIT \n");
        break;
 800da4a:	e019      	b.n	800da80 <xMBRTUTimerT35Expired+0x6c>

        /* A frame was received and t35 expired. Notify the listener that a new frame was received.
         *    ,    t35 .    ,     .*/
    case STATE_RX_RCV:    //    
        xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
 800da4c:	2001      	movs	r0, #1
 800da4e:	f7ff fdab 	bl	800d5a8 <xMBPortEventPost>
 800da52:	4603      	mov	r3, r0
 800da54:	71fb      	strb	r3, [r7, #7]
        //printf("xMBRTUTimerT35Expired eRcvState=_RX_RCV, _xNeedPoll=%d \n", xNeedPoll);
        break;
 800da56:	e013      	b.n	800da80 <xMBRTUTimerT35Expired+0x6c>
    	//printf("xMBRTUTimerT35Expired eRcvState=_RX_IDLE \n");
        break;

        /* Function called in an illegal state.    illegal . */
    default:
    	if ( ( eRcvState == STATE_RX_INIT ) ||  ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_ERROR ) )
 800da58:	4b0e      	ldr	r3, [pc, #56]	; (800da94 <xMBRTUTimerT35Expired+0x80>)
 800da5a:	781b      	ldrb	r3, [r3, #0]
 800da5c:	b2db      	uxtb	r3, r3
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d009      	beq.n	800da76 <xMBRTUTimerT35Expired+0x62>
 800da62:	4b0c      	ldr	r3, [pc, #48]	; (800da94 <xMBRTUTimerT35Expired+0x80>)
 800da64:	781b      	ldrb	r3, [r3, #0]
 800da66:	b2db      	uxtb	r3, r3
 800da68:	2b02      	cmp	r3, #2
 800da6a:	d004      	beq.n	800da76 <xMBRTUTimerT35Expired+0x62>
 800da6c:	4b09      	ldr	r3, [pc, #36]	; (800da94 <xMBRTUTimerT35Expired+0x80>)
 800da6e:	781b      	ldrb	r3, [r3, #0]
 800da70:	b2db      	uxtb	r3, r3
 800da72:	2b03      	cmp	r3, #3
 800da74:	d104      	bne.n	800da80 <xMBRTUTimerT35Expired+0x6c>
    	{
    		printf("xMBRTUTimerT35Expired  Function called in an illegal state \n");
 800da76:	4808      	ldr	r0, [pc, #32]	; (800da98 <xMBRTUTimerT35Expired+0x84>)
 800da78:	f002 f8ae 	bl	800fbd8 <puts>
 800da7c:	e000      	b.n	800da80 <xMBRTUTimerT35Expired+0x6c>
        break;
 800da7e:	bf00      	nop
    	}
    }

    vMBPortTimersDisable(  );
 800da80:	f7ff fe30 	bl	800d6e4 <vMBPortTimersDisable>
    eRcvState = STATE_RX_IDLE; // ,    TIM6      
 800da84:	4b03      	ldr	r3, [pc, #12]	; (800da94 <xMBRTUTimerT35Expired+0x80>)
 800da86:	2201      	movs	r2, #1
 800da88:	701a      	strb	r2, [r3, #0]

    return xNeedPoll;
 800da8a:	79fb      	ldrb	r3, [r7, #7]
}
 800da8c:	4618      	mov	r0, r3
 800da8e:	3708      	adds	r7, #8
 800da90:	46bd      	mov	sp, r7
 800da92:	bd80      	pop	{r7, pc}
 800da94:	200005e8 	.word	0x200005e8
 800da98:	08014ab8 	.word	0x08014ab8

0800da9c <arm_cfft_radix8by2_f32>:
 800da9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800daa0:	ed2d 8b08 	vpush	{d8-d11}
 800daa4:	4607      	mov	r7, r0
 800daa6:	4608      	mov	r0, r1
 800daa8:	f8b7 c000 	ldrh.w	ip, [r7]
 800daac:	687a      	ldr	r2, [r7, #4]
 800daae:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800dab2:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800dab6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800daba:	f000 80b0 	beq.w	800dc1e <arm_cfft_radix8by2_f32+0x182>
 800dabe:	008c      	lsls	r4, r1, #2
 800dac0:	3410      	adds	r4, #16
 800dac2:	f100 0310 	add.w	r3, r0, #16
 800dac6:	1906      	adds	r6, r0, r4
 800dac8:	3210      	adds	r2, #16
 800daca:	4444      	add	r4, r8
 800dacc:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800dad0:	f108 0510 	add.w	r5, r8, #16
 800dad4:	ed15 2a04 	vldr	s4, [r5, #-16]
 800dad8:	ed55 2a03 	vldr	s5, [r5, #-12]
 800dadc:	ed54 4a04 	vldr	s9, [r4, #-16]
 800dae0:	ed14 4a03 	vldr	s8, [r4, #-12]
 800dae4:	ed14 6a02 	vldr	s12, [r4, #-8]
 800dae8:	ed54 5a01 	vldr	s11, [r4, #-4]
 800daec:	ed53 3a04 	vldr	s7, [r3, #-16]
 800daf0:	ed15 0a02 	vldr	s0, [r5, #-8]
 800daf4:	ed55 0a01 	vldr	s1, [r5, #-4]
 800daf8:	ed56 6a04 	vldr	s13, [r6, #-16]
 800dafc:	ed16 3a03 	vldr	s6, [r6, #-12]
 800db00:	ed13 7a03 	vldr	s14, [r3, #-12]
 800db04:	ed13 5a02 	vldr	s10, [r3, #-8]
 800db08:	ed53 7a01 	vldr	s15, [r3, #-4]
 800db0c:	ed16 1a02 	vldr	s2, [r6, #-8]
 800db10:	ed56 1a01 	vldr	s3, [r6, #-4]
 800db14:	ee73 ba82 	vadd.f32	s23, s7, s4
 800db18:	ee37 ba22 	vadd.f32	s22, s14, s5
 800db1c:	ee76 9aa4 	vadd.f32	s19, s13, s9
 800db20:	ee33 9a04 	vadd.f32	s18, s6, s8
 800db24:	ee31 8aa5 	vadd.f32	s16, s3, s11
 800db28:	ee75 aa00 	vadd.f32	s21, s10, s0
 800db2c:	ee37 aaa0 	vadd.f32	s20, s15, s1
 800db30:	ee71 8a06 	vadd.f32	s17, s2, s12
 800db34:	ed43 ba04 	vstr	s23, [r3, #-16]
 800db38:	ed03 ba03 	vstr	s22, [r3, #-12]
 800db3c:	ed43 aa02 	vstr	s21, [r3, #-8]
 800db40:	ed03 aa01 	vstr	s20, [r3, #-4]
 800db44:	ed06 8a01 	vstr	s16, [r6, #-4]
 800db48:	ed46 9a04 	vstr	s19, [r6, #-16]
 800db4c:	ed06 9a03 	vstr	s18, [r6, #-12]
 800db50:	ed46 8a02 	vstr	s17, [r6, #-8]
 800db54:	ee37 7a62 	vsub.f32	s14, s14, s5
 800db58:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800db5c:	ee34 4a43 	vsub.f32	s8, s8, s6
 800db60:	ed52 6a03 	vldr	s13, [r2, #-12]
 800db64:	ed12 3a04 	vldr	s6, [r2, #-16]
 800db68:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800db6c:	ee27 8a26 	vmul.f32	s16, s14, s13
 800db70:	ee64 2aa6 	vmul.f32	s5, s9, s13
 800db74:	ee23 2a83 	vmul.f32	s4, s7, s6
 800db78:	ee64 4a83 	vmul.f32	s9, s9, s6
 800db7c:	ee63 3aa6 	vmul.f32	s7, s7, s13
 800db80:	ee27 7a03 	vmul.f32	s14, s14, s6
 800db84:	ee64 6a26 	vmul.f32	s13, s8, s13
 800db88:	ee24 4a03 	vmul.f32	s8, s8, s6
 800db8c:	ee37 7a63 	vsub.f32	s14, s14, s7
 800db90:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800db94:	ee32 4ac4 	vsub.f32	s8, s5, s8
 800db98:	ee32 3a08 	vadd.f32	s6, s4, s16
 800db9c:	ed05 7a03 	vstr	s14, [r5, #-12]
 800dba0:	ed05 3a04 	vstr	s6, [r5, #-16]
 800dba4:	ed04 4a04 	vstr	s8, [r4, #-16]
 800dba8:	ed44 6a03 	vstr	s13, [r4, #-12]
 800dbac:	ed12 7a01 	vldr	s14, [r2, #-4]
 800dbb0:	ee76 6a41 	vsub.f32	s13, s12, s2
 800dbb4:	ee35 5a40 	vsub.f32	s10, s10, s0
 800dbb8:	ee35 6ae1 	vsub.f32	s12, s11, s3
 800dbbc:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800dbc0:	ed52 5a02 	vldr	s11, [r2, #-8]
 800dbc4:	ee67 3a87 	vmul.f32	s7, s15, s14
 800dbc8:	ee66 4a87 	vmul.f32	s9, s13, s14
 800dbcc:	ee25 4a25 	vmul.f32	s8, s10, s11
 800dbd0:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800dbd4:	ee25 5a07 	vmul.f32	s10, s10, s14
 800dbd8:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800dbdc:	ee26 7a07 	vmul.f32	s14, s12, s14
 800dbe0:	ee26 6a25 	vmul.f32	s12, s12, s11
 800dbe4:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800dbe8:	ee74 5a23 	vadd.f32	s11, s8, s7
 800dbec:	ee34 6ac6 	vsub.f32	s12, s9, s12
 800dbf0:	ee37 7a26 	vadd.f32	s14, s14, s13
 800dbf4:	3310      	adds	r3, #16
 800dbf6:	4563      	cmp	r3, ip
 800dbf8:	ed45 5a02 	vstr	s11, [r5, #-8]
 800dbfc:	f106 0610 	add.w	r6, r6, #16
 800dc00:	ed45 7a01 	vstr	s15, [r5, #-4]
 800dc04:	f102 0210 	add.w	r2, r2, #16
 800dc08:	ed04 6a02 	vstr	s12, [r4, #-8]
 800dc0c:	ed04 7a01 	vstr	s14, [r4, #-4]
 800dc10:	f105 0510 	add.w	r5, r5, #16
 800dc14:	f104 0410 	add.w	r4, r4, #16
 800dc18:	f47f af5c 	bne.w	800dad4 <arm_cfft_radix8by2_f32+0x38>
 800dc1c:	687a      	ldr	r2, [r7, #4]
 800dc1e:	b28c      	uxth	r4, r1
 800dc20:	4621      	mov	r1, r4
 800dc22:	2302      	movs	r3, #2
 800dc24:	f000 fc66 	bl	800e4f4 <arm_radix8_butterfly_f32>
 800dc28:	ecbd 8b08 	vpop	{d8-d11}
 800dc2c:	4621      	mov	r1, r4
 800dc2e:	687a      	ldr	r2, [r7, #4]
 800dc30:	4640      	mov	r0, r8
 800dc32:	2302      	movs	r3, #2
 800dc34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dc38:	f000 bc5c 	b.w	800e4f4 <arm_radix8_butterfly_f32>

0800dc3c <arm_cfft_radix8by4_f32>:
 800dc3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc40:	ed2d 8b0a 	vpush	{d8-d12}
 800dc44:	b08d      	sub	sp, #52	; 0x34
 800dc46:	460d      	mov	r5, r1
 800dc48:	910b      	str	r1, [sp, #44]	; 0x2c
 800dc4a:	8801      	ldrh	r1, [r0, #0]
 800dc4c:	6842      	ldr	r2, [r0, #4]
 800dc4e:	900a      	str	r0, [sp, #40]	; 0x28
 800dc50:	0849      	lsrs	r1, r1, #1
 800dc52:	008b      	lsls	r3, r1, #2
 800dc54:	18ee      	adds	r6, r5, r3
 800dc56:	18f0      	adds	r0, r6, r3
 800dc58:	edd0 5a00 	vldr	s11, [r0]
 800dc5c:	edd5 7a00 	vldr	s15, [r5]
 800dc60:	ed96 7a00 	vldr	s14, [r6]
 800dc64:	edd0 3a01 	vldr	s7, [r0, #4]
 800dc68:	ed96 4a01 	vldr	s8, [r6, #4]
 800dc6c:	ed95 5a01 	vldr	s10, [r5, #4]
 800dc70:	9008      	str	r0, [sp, #32]
 800dc72:	ee37 6aa5 	vadd.f32	s12, s15, s11
 800dc76:	18c7      	adds	r7, r0, r3
 800dc78:	edd7 4a00 	vldr	s9, [r7]
 800dc7c:	ed97 3a01 	vldr	s6, [r7, #4]
 800dc80:	9701      	str	r7, [sp, #4]
 800dc82:	ee77 6a06 	vadd.f32	s13, s14, s12
 800dc86:	462c      	mov	r4, r5
 800dc88:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800dc8c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800dc90:	ee16 ca90 	vmov	ip, s13
 800dc94:	f844 cb08 	str.w	ip, [r4], #8
 800dc98:	ee75 6a23 	vadd.f32	s13, s10, s7
 800dc9c:	edd6 5a01 	vldr	s11, [r6, #4]
 800dca0:	edd7 2a01 	vldr	s5, [r7, #4]
 800dca4:	9404      	str	r4, [sp, #16]
 800dca6:	ee35 5a63 	vsub.f32	s10, s10, s7
 800dcaa:	ee74 3a27 	vadd.f32	s7, s8, s15
 800dcae:	ee36 6a47 	vsub.f32	s12, s12, s14
 800dcb2:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800dcb6:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800dcba:	0849      	lsrs	r1, r1, #1
 800dcbc:	f102 0e08 	add.w	lr, r2, #8
 800dcc0:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800dcc4:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800dcc8:	9109      	str	r1, [sp, #36]	; 0x24
 800dcca:	ee35 4a47 	vsub.f32	s8, s10, s14
 800dcce:	f1a1 0902 	sub.w	r9, r1, #2
 800dcd2:	f8cd e00c 	str.w	lr, [sp, #12]
 800dcd6:	4631      	mov	r1, r6
 800dcd8:	ee13 ea90 	vmov	lr, s7
 800dcdc:	ee36 6a64 	vsub.f32	s12, s12, s9
 800dce0:	ee75 5aa2 	vadd.f32	s11, s11, s5
 800dce4:	4604      	mov	r4, r0
 800dce6:	edc5 5a01 	vstr	s11, [r5, #4]
 800dcea:	ee37 7a05 	vadd.f32	s14, s14, s10
 800dcee:	f841 eb08 	str.w	lr, [r1], #8
 800dcf2:	ee34 5a24 	vadd.f32	s10, s8, s9
 800dcf6:	ee16 ea10 	vmov	lr, s12
 800dcfa:	ed86 5a01 	vstr	s10, [r6, #4]
 800dcfe:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800dd02:	f844 eb08 	str.w	lr, [r4], #8
 800dd06:	ee77 7a83 	vadd.f32	s15, s15, s6
 800dd0a:	edc0 6a01 	vstr	s13, [r0, #4]
 800dd0e:	9405      	str	r4, [sp, #20]
 800dd10:	4604      	mov	r4, r0
 800dd12:	ee17 0a90 	vmov	r0, s15
 800dd16:	9106      	str	r1, [sp, #24]
 800dd18:	ee37 7a64 	vsub.f32	s14, s14, s9
 800dd1c:	f102 0110 	add.w	r1, r2, #16
 800dd20:	46bc      	mov	ip, r7
 800dd22:	9100      	str	r1, [sp, #0]
 800dd24:	f847 0b08 	str.w	r0, [r7], #8
 800dd28:	f102 0118 	add.w	r1, r2, #24
 800dd2c:	ea5f 0059 	movs.w	r0, r9, lsr #1
 800dd30:	9102      	str	r1, [sp, #8]
 800dd32:	ed8c 7a01 	vstr	s14, [ip, #4]
 800dd36:	9007      	str	r0, [sp, #28]
 800dd38:	f000 8134 	beq.w	800dfa4 <arm_cfft_radix8by4_f32+0x368>
 800dd3c:	f102 0920 	add.w	r9, r2, #32
 800dd40:	f102 0830 	add.w	r8, r2, #48	; 0x30
 800dd44:	9a01      	ldr	r2, [sp, #4]
 800dd46:	f8dd a000 	ldr.w	sl, [sp]
 800dd4a:	3b0c      	subs	r3, #12
 800dd4c:	4683      	mov	fp, r0
 800dd4e:	4463      	add	r3, ip
 800dd50:	f105 0e10 	add.w	lr, r5, #16
 800dd54:	f1a4 010c 	sub.w	r1, r4, #12
 800dd58:	f104 0510 	add.w	r5, r4, #16
 800dd5c:	f1a6 0c0c 	sub.w	ip, r6, #12
 800dd60:	f1a2 040c 	sub.w	r4, r2, #12
 800dd64:	f106 0010 	add.w	r0, r6, #16
 800dd68:	3210      	adds	r2, #16
 800dd6a:	ed1e 5a02 	vldr	s10, [lr, #-8]
 800dd6e:	ed55 5a02 	vldr	s11, [r5, #-8]
 800dd72:	ed50 7a02 	vldr	s15, [r0, #-8]
 800dd76:	ed52 1a02 	vldr	s3, [r2, #-8]
 800dd7a:	ed55 6a01 	vldr	s13, [r5, #-4]
 800dd7e:	ed1e 0a01 	vldr	s0, [lr, #-4]
 800dd82:	ed12 1a01 	vldr	s2, [r2, #-4]
 800dd86:	ed10 8a01 	vldr	s16, [r0, #-4]
 800dd8a:	ee35 4a25 	vadd.f32	s8, s10, s11
 800dd8e:	ee30 6a26 	vadd.f32	s12, s0, s13
 800dd92:	ee37 7a84 	vadd.f32	s14, s15, s8
 800dd96:	ee30 0a66 	vsub.f32	s0, s0, s13
 800dd9a:	ee37 7a21 	vadd.f32	s14, s14, s3
 800dd9e:	ee75 5a65 	vsub.f32	s11, s10, s11
 800dda2:	ed0e 7a02 	vstr	s14, [lr, #-8]
 800dda6:	ed10 7a01 	vldr	s14, [r0, #-4]
 800ddaa:	ed52 6a01 	vldr	s13, [r2, #-4]
 800ddae:	ee36 7a07 	vadd.f32	s14, s12, s14
 800ddb2:	ee78 aa25 	vadd.f32	s21, s16, s11
 800ddb6:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ddba:	ee70 3a67 	vsub.f32	s7, s0, s15
 800ddbe:	ed0e 7a01 	vstr	s14, [lr, #-4]
 800ddc2:	ed94 7a02 	vldr	s14, [r4, #8]
 800ddc6:	ed9c 2a02 	vldr	s4, [ip, #8]
 800ddca:	ed91 ba02 	vldr	s22, [r1, #8]
 800ddce:	edd3 9a02 	vldr	s19, [r3, #8]
 800ddd2:	edd4 2a01 	vldr	s5, [r4, #4]
 800ddd6:	ed9c 9a01 	vldr	s18, [ip, #4]
 800ddda:	ed93 5a01 	vldr	s10, [r3, #4]
 800ddde:	edd1 0a01 	vldr	s1, [r1, #4]
 800dde2:	ee72 6a07 	vadd.f32	s13, s4, s14
 800dde6:	ee32 2a47 	vsub.f32	s4, s4, s14
 800ddea:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800ddee:	ee79 4a22 	vadd.f32	s9, s18, s5
 800ddf2:	ee38 7aa9 	vadd.f32	s14, s17, s19
 800ddf6:	ee79 2a62 	vsub.f32	s5, s18, s5
 800ddfa:	ed8c 7a02 	vstr	s14, [ip, #8]
 800ddfe:	ed91 7a01 	vldr	s14, [r1, #4]
 800de02:	edd3 8a01 	vldr	s17, [r3, #4]
 800de06:	ee34 7a87 	vadd.f32	s14, s9, s14
 800de0a:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800de0e:	ee37 7a28 	vadd.f32	s14, s14, s17
 800de12:	ee32 9a60 	vsub.f32	s18, s4, s1
 800de16:	ed8c 7a01 	vstr	s14, [ip, #4]
 800de1a:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800de1e:	ed1a aa02 	vldr	s20, [sl, #-8]
 800de22:	ee73 8a22 	vadd.f32	s17, s6, s5
 800de26:	ee39 9a05 	vadd.f32	s18, s18, s10
 800de2a:	ee7a aac1 	vsub.f32	s21, s21, s2
 800de2e:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800de32:	ee2a ca8a 	vmul.f32	s24, s21, s20
 800de36:	ee69 ba07 	vmul.f32	s23, s18, s14
 800de3a:	ee6a aa87 	vmul.f32	s21, s21, s14
 800de3e:	ee29 9a0a 	vmul.f32	s18, s18, s20
 800de42:	ee63 ca87 	vmul.f32	s25, s7, s14
 800de46:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800de4a:	ee28 aa8a 	vmul.f32	s20, s17, s20
 800de4e:	ee68 8a87 	vmul.f32	s17, s17, s14
 800de52:	ee73 3aea 	vsub.f32	s7, s7, s21
 800de56:	ee78 8a89 	vadd.f32	s17, s17, s18
 800de5a:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 800de5e:	ee3b aaca 	vsub.f32	s20, s23, s20
 800de62:	ee34 4a67 	vsub.f32	s8, s8, s15
 800de66:	ee76 6acb 	vsub.f32	s13, s13, s22
 800de6a:	ee36 6a48 	vsub.f32	s12, s12, s16
 800de6e:	ee74 4ae0 	vsub.f32	s9, s9, s1
 800de72:	ed00 7a02 	vstr	s14, [r0, #-8]
 800de76:	ed40 3a01 	vstr	s7, [r0, #-4]
 800de7a:	edc1 8a01 	vstr	s17, [r1, #4]
 800de7e:	ed81 aa02 	vstr	s20, [r1, #8]
 800de82:	ed59 3a04 	vldr	s7, [r9, #-16]
 800de86:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800de8a:	ee74 4ac5 	vsub.f32	s9, s9, s10
 800de8e:	ed59 6a03 	vldr	s13, [r9, #-12]
 800de92:	ee34 4a61 	vsub.f32	s8, s8, s3
 800de96:	ee36 6a41 	vsub.f32	s12, s12, s2
 800de9a:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800de9e:	ee66 9a26 	vmul.f32	s19, s12, s13
 800dea2:	ee24 9a23 	vmul.f32	s18, s8, s7
 800dea6:	ee26 6a23 	vmul.f32	s12, s12, s7
 800deaa:	ee24 4a26 	vmul.f32	s8, s8, s13
 800deae:	ee27 7a26 	vmul.f32	s14, s14, s13
 800deb2:	ee64 6aa6 	vmul.f32	s13, s9, s13
 800deb6:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800deba:	ee36 6a44 	vsub.f32	s12, s12, s8
 800debe:	ee37 7a64 	vsub.f32	s14, s14, s9
 800dec2:	ee38 4ae6 	vsub.f32	s8, s17, s13
 800dec6:	ee79 3a29 	vadd.f32	s7, s18, s19
 800deca:	ee75 6a60 	vsub.f32	s13, s10, s1
 800dece:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800ded2:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ded6:	ed45 3a02 	vstr	s7, [r5, #-8]
 800deda:	ed05 6a01 	vstr	s12, [r5, #-4]
 800dede:	ed84 7a01 	vstr	s14, [r4, #4]
 800dee2:	ed84 4a02 	vstr	s8, [r4, #8]
 800dee6:	ee35 6a81 	vadd.f32	s12, s11, s2
 800deea:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800deee:	ed58 5a06 	vldr	s11, [r8, #-24]	; 0xffffffe8
 800def2:	ed58 6a05 	vldr	s13, [r8, #-20]	; 0xffffffec
 800def6:	ee33 3a62 	vsub.f32	s6, s6, s5
 800defa:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800defe:	ee67 2a26 	vmul.f32	s5, s14, s13
 800df02:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800df06:	ee26 5a25 	vmul.f32	s10, s12, s11
 800df0a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800df0e:	ee26 6a26 	vmul.f32	s12, s12, s13
 800df12:	ee27 7a25 	vmul.f32	s14, s14, s11
 800df16:	ee63 6a26 	vmul.f32	s13, s6, s13
 800df1a:	ee23 3a25 	vmul.f32	s6, s6, s11
 800df1e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800df22:	ee75 5a24 	vadd.f32	s11, s10, s9
 800df26:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800df2a:	ee36 7a87 	vadd.f32	s14, s13, s14
 800df2e:	f1bb 0b01 	subs.w	fp, fp, #1
 800df32:	ed42 5a02 	vstr	s11, [r2, #-8]
 800df36:	ed42 7a01 	vstr	s15, [r2, #-4]
 800df3a:	f10e 0e08 	add.w	lr, lr, #8
 800df3e:	ed83 3a02 	vstr	s6, [r3, #8]
 800df42:	ed83 7a01 	vstr	s14, [r3, #4]
 800df46:	f1ac 0c08 	sub.w	ip, ip, #8
 800df4a:	f10a 0a08 	add.w	sl, sl, #8
 800df4e:	f100 0008 	add.w	r0, r0, #8
 800df52:	f1a1 0108 	sub.w	r1, r1, #8
 800df56:	f109 0910 	add.w	r9, r9, #16
 800df5a:	f105 0508 	add.w	r5, r5, #8
 800df5e:	f1a4 0408 	sub.w	r4, r4, #8
 800df62:	f108 0818 	add.w	r8, r8, #24
 800df66:	f102 0208 	add.w	r2, r2, #8
 800df6a:	f1a3 0308 	sub.w	r3, r3, #8
 800df6e:	f47f aefc 	bne.w	800dd6a <arm_cfft_radix8by4_f32+0x12e>
 800df72:	9907      	ldr	r1, [sp, #28]
 800df74:	9800      	ldr	r0, [sp, #0]
 800df76:	00cb      	lsls	r3, r1, #3
 800df78:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800df7c:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800df80:	9100      	str	r1, [sp, #0]
 800df82:	9904      	ldr	r1, [sp, #16]
 800df84:	4419      	add	r1, r3
 800df86:	9104      	str	r1, [sp, #16]
 800df88:	9903      	ldr	r1, [sp, #12]
 800df8a:	4419      	add	r1, r3
 800df8c:	9103      	str	r1, [sp, #12]
 800df8e:	9906      	ldr	r1, [sp, #24]
 800df90:	4419      	add	r1, r3
 800df92:	9106      	str	r1, [sp, #24]
 800df94:	9905      	ldr	r1, [sp, #20]
 800df96:	441f      	add	r7, r3
 800df98:	4419      	add	r1, r3
 800df9a:	9b02      	ldr	r3, [sp, #8]
 800df9c:	9105      	str	r1, [sp, #20]
 800df9e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dfa2:	9302      	str	r3, [sp, #8]
 800dfa4:	9904      	ldr	r1, [sp, #16]
 800dfa6:	9805      	ldr	r0, [sp, #20]
 800dfa8:	ed91 4a00 	vldr	s8, [r1]
 800dfac:	edd0 6a00 	vldr	s13, [r0]
 800dfb0:	9b06      	ldr	r3, [sp, #24]
 800dfb2:	ed97 3a00 	vldr	s6, [r7]
 800dfb6:	edd3 7a00 	vldr	s15, [r3]
 800dfba:	edd0 4a01 	vldr	s9, [r0, #4]
 800dfbe:	edd1 3a01 	vldr	s7, [r1, #4]
 800dfc2:	ed97 2a01 	vldr	s4, [r7, #4]
 800dfc6:	ed93 7a01 	vldr	s14, [r3, #4]
 800dfca:	9a03      	ldr	r2, [sp, #12]
 800dfcc:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 800dfd0:	ee34 6a26 	vadd.f32	s12, s8, s13
 800dfd4:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800dfd8:	ee37 5a86 	vadd.f32	s10, s15, s12
 800dfdc:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800dfe0:	ee35 5a03 	vadd.f32	s10, s10, s6
 800dfe4:	ee74 6a66 	vsub.f32	s13, s8, s13
 800dfe8:	ed81 5a00 	vstr	s10, [r1]
 800dfec:	ed93 5a01 	vldr	s10, [r3, #4]
 800dff0:	edd7 4a01 	vldr	s9, [r7, #4]
 800dff4:	ee35 5a85 	vadd.f32	s10, s11, s10
 800dff8:	ee37 4a26 	vadd.f32	s8, s14, s13
 800dffc:	ee35 5a24 	vadd.f32	s10, s10, s9
 800e000:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800e004:	ed81 5a01 	vstr	s10, [r1, #4]
 800e008:	edd2 1a00 	vldr	s3, [r2]
 800e00c:	edd2 2a01 	vldr	s5, [r2, #4]
 800e010:	ee34 5a83 	vadd.f32	s10, s9, s6
 800e014:	ee34 4a42 	vsub.f32	s8, s8, s4
 800e018:	ee36 6a67 	vsub.f32	s12, s12, s15
 800e01c:	ee64 4a21 	vmul.f32	s9, s8, s3
 800e020:	ee24 4a22 	vmul.f32	s8, s8, s5
 800e024:	ee65 2a22 	vmul.f32	s5, s10, s5
 800e028:	ee25 5a21 	vmul.f32	s10, s10, s3
 800e02c:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800e030:	ee35 5a44 	vsub.f32	s10, s10, s8
 800e034:	edc3 2a00 	vstr	s5, [r3]
 800e038:	ed83 5a01 	vstr	s10, [r3, #4]
 800e03c:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800e040:	9b00      	ldr	r3, [sp, #0]
 800e042:	ee36 6a43 	vsub.f32	s12, s12, s6
 800e046:	ed93 4a01 	vldr	s8, [r3, #4]
 800e04a:	ed93 5a00 	vldr	s10, [r3]
 800e04e:	9b02      	ldr	r3, [sp, #8]
 800e050:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800e054:	ee66 4a05 	vmul.f32	s9, s12, s10
 800e058:	ee25 5a85 	vmul.f32	s10, s11, s10
 800e05c:	ee26 6a04 	vmul.f32	s12, s12, s8
 800e060:	ee65 5a84 	vmul.f32	s11, s11, s8
 800e064:	ee35 6a46 	vsub.f32	s12, s10, s12
 800e068:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800e06c:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800e070:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800e074:	ed80 6a01 	vstr	s12, [r0, #4]
 800e078:	edc0 5a00 	vstr	s11, [r0]
 800e07c:	edd3 5a01 	vldr	s11, [r3, #4]
 800e080:	edd3 6a00 	vldr	s13, [r3]
 800e084:	ee37 7a02 	vadd.f32	s14, s14, s4
 800e088:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800e08c:	ee27 6a26 	vmul.f32	s12, s14, s13
 800e090:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800e094:	ee27 7a25 	vmul.f32	s14, s14, s11
 800e098:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800e09c:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800e0a0:	ee76 7a27 	vadd.f32	s15, s12, s15
 800e0a4:	ed87 7a01 	vstr	s14, [r7, #4]
 800e0a8:	edc7 7a00 	vstr	s15, [r7]
 800e0ac:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	; 0x28
 800e0b0:	4621      	mov	r1, r4
 800e0b2:	686a      	ldr	r2, [r5, #4]
 800e0b4:	2304      	movs	r3, #4
 800e0b6:	f000 fa1d 	bl	800e4f4 <arm_radix8_butterfly_f32>
 800e0ba:	4630      	mov	r0, r6
 800e0bc:	4621      	mov	r1, r4
 800e0be:	686a      	ldr	r2, [r5, #4]
 800e0c0:	2304      	movs	r3, #4
 800e0c2:	f000 fa17 	bl	800e4f4 <arm_radix8_butterfly_f32>
 800e0c6:	9808      	ldr	r0, [sp, #32]
 800e0c8:	686a      	ldr	r2, [r5, #4]
 800e0ca:	4621      	mov	r1, r4
 800e0cc:	2304      	movs	r3, #4
 800e0ce:	f000 fa11 	bl	800e4f4 <arm_radix8_butterfly_f32>
 800e0d2:	686a      	ldr	r2, [r5, #4]
 800e0d4:	9801      	ldr	r0, [sp, #4]
 800e0d6:	4621      	mov	r1, r4
 800e0d8:	2304      	movs	r3, #4
 800e0da:	b00d      	add	sp, #52	; 0x34
 800e0dc:	ecbd 8b0a 	vpop	{d8-d12}
 800e0e0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0e4:	f000 ba06 	b.w	800e4f4 <arm_radix8_butterfly_f32>

0800e0e8 <arm_cfft_f32>:
 800e0e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0ec:	2a01      	cmp	r2, #1
 800e0ee:	4606      	mov	r6, r0
 800e0f0:	4617      	mov	r7, r2
 800e0f2:	460c      	mov	r4, r1
 800e0f4:	4698      	mov	r8, r3
 800e0f6:	8805      	ldrh	r5, [r0, #0]
 800e0f8:	d056      	beq.n	800e1a8 <arm_cfft_f32+0xc0>
 800e0fa:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800e0fe:	d063      	beq.n	800e1c8 <arm_cfft_f32+0xe0>
 800e100:	d916      	bls.n	800e130 <arm_cfft_f32+0x48>
 800e102:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800e106:	d01a      	beq.n	800e13e <arm_cfft_f32+0x56>
 800e108:	d947      	bls.n	800e19a <arm_cfft_f32+0xb2>
 800e10a:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800e10e:	d05b      	beq.n	800e1c8 <arm_cfft_f32+0xe0>
 800e110:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800e114:	d105      	bne.n	800e122 <arm_cfft_f32+0x3a>
 800e116:	2301      	movs	r3, #1
 800e118:	6872      	ldr	r2, [r6, #4]
 800e11a:	4629      	mov	r1, r5
 800e11c:	4620      	mov	r0, r4
 800e11e:	f000 f9e9 	bl	800e4f4 <arm_radix8_butterfly_f32>
 800e122:	f1b8 0f00 	cmp.w	r8, #0
 800e126:	d111      	bne.n	800e14c <arm_cfft_f32+0x64>
 800e128:	2f01      	cmp	r7, #1
 800e12a:	d016      	beq.n	800e15a <arm_cfft_f32+0x72>
 800e12c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e130:	2d20      	cmp	r5, #32
 800e132:	d049      	beq.n	800e1c8 <arm_cfft_f32+0xe0>
 800e134:	d935      	bls.n	800e1a2 <arm_cfft_f32+0xba>
 800e136:	2d40      	cmp	r5, #64	; 0x40
 800e138:	d0ed      	beq.n	800e116 <arm_cfft_f32+0x2e>
 800e13a:	2d80      	cmp	r5, #128	; 0x80
 800e13c:	d1f1      	bne.n	800e122 <arm_cfft_f32+0x3a>
 800e13e:	4621      	mov	r1, r4
 800e140:	4630      	mov	r0, r6
 800e142:	f7ff fcab 	bl	800da9c <arm_cfft_radix8by2_f32>
 800e146:	f1b8 0f00 	cmp.w	r8, #0
 800e14a:	d0ed      	beq.n	800e128 <arm_cfft_f32+0x40>
 800e14c:	68b2      	ldr	r2, [r6, #8]
 800e14e:	89b1      	ldrh	r1, [r6, #12]
 800e150:	4620      	mov	r0, r4
 800e152:	f000 f841 	bl	800e1d8 <arm_bitreversal_32>
 800e156:	2f01      	cmp	r7, #1
 800e158:	d1e8      	bne.n	800e12c <arm_cfft_f32+0x44>
 800e15a:	ee07 5a90 	vmov	s15, r5
 800e15e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e162:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800e166:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800e16a:	2d00      	cmp	r5, #0
 800e16c:	d0de      	beq.n	800e12c <arm_cfft_f32+0x44>
 800e16e:	f104 0108 	add.w	r1, r4, #8
 800e172:	2300      	movs	r3, #0
 800e174:	3301      	adds	r3, #1
 800e176:	429d      	cmp	r5, r3
 800e178:	f101 0108 	add.w	r1, r1, #8
 800e17c:	ed11 7a04 	vldr	s14, [r1, #-16]
 800e180:	ed51 7a03 	vldr	s15, [r1, #-12]
 800e184:	ee27 7a26 	vmul.f32	s14, s14, s13
 800e188:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800e18c:	ed01 7a04 	vstr	s14, [r1, #-16]
 800e190:	ed41 7a03 	vstr	s15, [r1, #-12]
 800e194:	d1ee      	bne.n	800e174 <arm_cfft_f32+0x8c>
 800e196:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e19a:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800e19e:	d0ba      	beq.n	800e116 <arm_cfft_f32+0x2e>
 800e1a0:	e7bf      	b.n	800e122 <arm_cfft_f32+0x3a>
 800e1a2:	2d10      	cmp	r5, #16
 800e1a4:	d0cb      	beq.n	800e13e <arm_cfft_f32+0x56>
 800e1a6:	e7bc      	b.n	800e122 <arm_cfft_f32+0x3a>
 800e1a8:	b19d      	cbz	r5, 800e1d2 <arm_cfft_f32+0xea>
 800e1aa:	f101 030c 	add.w	r3, r1, #12
 800e1ae:	2200      	movs	r2, #0
 800e1b0:	ed53 7a02 	vldr	s15, [r3, #-8]
 800e1b4:	3201      	adds	r2, #1
 800e1b6:	eef1 7a67 	vneg.f32	s15, s15
 800e1ba:	4295      	cmp	r5, r2
 800e1bc:	ed43 7a02 	vstr	s15, [r3, #-8]
 800e1c0:	f103 0308 	add.w	r3, r3, #8
 800e1c4:	d1f4      	bne.n	800e1b0 <arm_cfft_f32+0xc8>
 800e1c6:	e798      	b.n	800e0fa <arm_cfft_f32+0x12>
 800e1c8:	4621      	mov	r1, r4
 800e1ca:	4630      	mov	r0, r6
 800e1cc:	f7ff fd36 	bl	800dc3c <arm_cfft_radix8by4_f32>
 800e1d0:	e7a7      	b.n	800e122 <arm_cfft_f32+0x3a>
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d0aa      	beq.n	800e12c <arm_cfft_f32+0x44>
 800e1d6:	e7b9      	b.n	800e14c <arm_cfft_f32+0x64>

0800e1d8 <arm_bitreversal_32>:
 800e1d8:	b1e9      	cbz	r1, 800e216 <arm_bitreversal_32+0x3e>
 800e1da:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e1dc:	2500      	movs	r5, #0
 800e1de:	f102 0e02 	add.w	lr, r2, #2
 800e1e2:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800e1e6:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800e1ea:	08a4      	lsrs	r4, r4, #2
 800e1ec:	089b      	lsrs	r3, r3, #2
 800e1ee:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800e1f2:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800e1f6:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800e1fa:	00a6      	lsls	r6, r4, #2
 800e1fc:	009b      	lsls	r3, r3, #2
 800e1fe:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800e202:	3304      	adds	r3, #4
 800e204:	1d34      	adds	r4, r6, #4
 800e206:	3502      	adds	r5, #2
 800e208:	58c6      	ldr	r6, [r0, r3]
 800e20a:	5907      	ldr	r7, [r0, r4]
 800e20c:	50c7      	str	r7, [r0, r3]
 800e20e:	428d      	cmp	r5, r1
 800e210:	5106      	str	r6, [r0, r4]
 800e212:	d3e6      	bcc.n	800e1e2 <arm_bitreversal_32+0xa>
 800e214:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e216:	4770      	bx	lr

0800e218 <arm_cmplx_mag_f32>:
 800e218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e21c:	ed2d 8b02 	vpush	{d8}
 800e220:	0897      	lsrs	r7, r2, #2
 800e222:	b084      	sub	sp, #16
 800e224:	d077      	beq.n	800e316 <arm_cmplx_mag_f32+0xfe>
 800e226:	f04f 0800 	mov.w	r8, #0
 800e22a:	f100 0420 	add.w	r4, r0, #32
 800e22e:	f101 0510 	add.w	r5, r1, #16
 800e232:	463e      	mov	r6, r7
 800e234:	ed14 0a08 	vldr	s0, [r4, #-32]	; 0xffffffe0
 800e238:	ed54 7a07 	vldr	s15, [r4, #-28]	; 0xffffffe4
 800e23c:	ee20 0a00 	vmul.f32	s0, s0, s0
 800e240:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e244:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e248:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e24c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e250:	f2c0 80c5 	blt.w	800e3de <arm_cmplx_mag_f32+0x1c6>
 800e254:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800e258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e25c:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800e260:	f100 80cb 	bmi.w	800e3fa <arm_cmplx_mag_f32+0x1e2>
 800e264:	ed05 8a04 	vstr	s16, [r5, #-16]
 800e268:	ed14 0a06 	vldr	s0, [r4, #-24]	; 0xffffffe8
 800e26c:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 800e270:	ee20 0a00 	vmul.f32	s0, s0, s0
 800e274:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e278:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e27c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e284:	f2c0 80a8 	blt.w	800e3d8 <arm_cmplx_mag_f32+0x1c0>
 800e288:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800e28c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e290:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800e294:	f100 80a8 	bmi.w	800e3e8 <arm_cmplx_mag_f32+0x1d0>
 800e298:	ed05 8a03 	vstr	s16, [r5, #-12]
 800e29c:	ed14 0a04 	vldr	s0, [r4, #-16]
 800e2a0:	ed54 7a03 	vldr	s15, [r4, #-12]
 800e2a4:	ee20 0a00 	vmul.f32	s0, s0, s0
 800e2a8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e2ac:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e2b0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e2b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2b8:	f2c0 808b 	blt.w	800e3d2 <arm_cmplx_mag_f32+0x1ba>
 800e2bc:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800e2c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2c4:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800e2c8:	f100 80a9 	bmi.w	800e41e <arm_cmplx_mag_f32+0x206>
 800e2cc:	ed05 8a02 	vstr	s16, [r5, #-8]
 800e2d0:	ed14 0a02 	vldr	s0, [r4, #-8]
 800e2d4:	ed54 7a01 	vldr	s15, [r4, #-4]
 800e2d8:	ee20 0a00 	vmul.f32	s0, s0, s0
 800e2dc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e2e0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e2e4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e2e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2ec:	db6e      	blt.n	800e3cc <arm_cmplx_mag_f32+0x1b4>
 800e2ee:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800e2f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2f6:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800e2fa:	f100 8087 	bmi.w	800e40c <arm_cmplx_mag_f32+0x1f4>
 800e2fe:	ed05 8a01 	vstr	s16, [r5, #-4]
 800e302:	3e01      	subs	r6, #1
 800e304:	f104 0420 	add.w	r4, r4, #32
 800e308:	f105 0510 	add.w	r5, r5, #16
 800e30c:	d192      	bne.n	800e234 <arm_cmplx_mag_f32+0x1c>
 800e30e:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 800e312:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 800e316:	f012 0203 	ands.w	r2, r2, #3
 800e31a:	d052      	beq.n	800e3c2 <arm_cmplx_mag_f32+0x1aa>
 800e31c:	ed90 0a00 	vldr	s0, [r0]
 800e320:	edd0 7a01 	vldr	s15, [r0, #4]
 800e324:	ee20 0a00 	vmul.f32	s0, s0, s0
 800e328:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e32c:	2300      	movs	r3, #0
 800e32e:	ee37 0a80 	vadd.f32	s0, s15, s0
 800e332:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e33a:	bfb8      	it	lt
 800e33c:	600b      	strlt	r3, [r1, #0]
 800e33e:	db08      	blt.n	800e352 <arm_cmplx_mag_f32+0x13a>
 800e340:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800e344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e348:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800e34c:	d479      	bmi.n	800e442 <arm_cmplx_mag_f32+0x22a>
 800e34e:	ed81 8a00 	vstr	s16, [r1]
 800e352:	3a01      	subs	r2, #1
 800e354:	d035      	beq.n	800e3c2 <arm_cmplx_mag_f32+0x1aa>
 800e356:	ed90 0a02 	vldr	s0, [r0, #8]
 800e35a:	edd0 7a03 	vldr	s15, [r0, #12]
 800e35e:	ee20 0a00 	vmul.f32	s0, s0, s0
 800e362:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e366:	2300      	movs	r3, #0
 800e368:	ee37 0a80 	vadd.f32	s0, s15, s0
 800e36c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e374:	bfb8      	it	lt
 800e376:	604b      	strlt	r3, [r1, #4]
 800e378:	db08      	blt.n	800e38c <arm_cmplx_mag_f32+0x174>
 800e37a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800e37e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e382:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800e386:	d453      	bmi.n	800e430 <arm_cmplx_mag_f32+0x218>
 800e388:	ed81 8a01 	vstr	s16, [r1, #4]
 800e38c:	2a01      	cmp	r2, #1
 800e38e:	d018      	beq.n	800e3c2 <arm_cmplx_mag_f32+0x1aa>
 800e390:	ed90 0a04 	vldr	s0, [r0, #16]
 800e394:	edd0 7a05 	vldr	s15, [r0, #20]
 800e398:	ee20 0a00 	vmul.f32	s0, s0, s0
 800e39c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800e3a0:	2300      	movs	r3, #0
 800e3a2:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e3a6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e3aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3ae:	db19      	blt.n	800e3e4 <arm_cmplx_mag_f32+0x1cc>
 800e3b0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800e3b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3b8:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800e3bc:	d44a      	bmi.n	800e454 <arm_cmplx_mag_f32+0x23c>
 800e3be:	ed81 8a02 	vstr	s16, [r1, #8]
 800e3c2:	b004      	add	sp, #16
 800e3c4:	ecbd 8b02 	vpop	{d8}
 800e3c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e3cc:	f845 8c04 	str.w	r8, [r5, #-4]
 800e3d0:	e797      	b.n	800e302 <arm_cmplx_mag_f32+0xea>
 800e3d2:	f845 8c08 	str.w	r8, [r5, #-8]
 800e3d6:	e77b      	b.n	800e2d0 <arm_cmplx_mag_f32+0xb8>
 800e3d8:	f845 8c0c 	str.w	r8, [r5, #-12]
 800e3dc:	e75e      	b.n	800e29c <arm_cmplx_mag_f32+0x84>
 800e3de:	f845 8c10 	str.w	r8, [r5, #-16]
 800e3e2:	e741      	b.n	800e268 <arm_cmplx_mag_f32+0x50>
 800e3e4:	608b      	str	r3, [r1, #8]
 800e3e6:	e7ec      	b.n	800e3c2 <arm_cmplx_mag_f32+0x1aa>
 800e3e8:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800e3ec:	9001      	str	r0, [sp, #4]
 800e3ee:	f005 f925 	bl	801363c <sqrtf>
 800e3f2:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800e3f6:	9801      	ldr	r0, [sp, #4]
 800e3f8:	e74e      	b.n	800e298 <arm_cmplx_mag_f32+0x80>
 800e3fa:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800e3fe:	9001      	str	r0, [sp, #4]
 800e400:	f005 f91c 	bl	801363c <sqrtf>
 800e404:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800e408:	9801      	ldr	r0, [sp, #4]
 800e40a:	e72b      	b.n	800e264 <arm_cmplx_mag_f32+0x4c>
 800e40c:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800e410:	9001      	str	r0, [sp, #4]
 800e412:	f005 f913 	bl	801363c <sqrtf>
 800e416:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800e41a:	9801      	ldr	r0, [sp, #4]
 800e41c:	e76f      	b.n	800e2fe <arm_cmplx_mag_f32+0xe6>
 800e41e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800e422:	9001      	str	r0, [sp, #4]
 800e424:	f005 f90a 	bl	801363c <sqrtf>
 800e428:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800e42c:	9801      	ldr	r0, [sp, #4]
 800e42e:	e74d      	b.n	800e2cc <arm_cmplx_mag_f32+0xb4>
 800e430:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e434:	9201      	str	r2, [sp, #4]
 800e436:	f005 f901 	bl	801363c <sqrtf>
 800e43a:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800e43e:	9903      	ldr	r1, [sp, #12]
 800e440:	e7a2      	b.n	800e388 <arm_cmplx_mag_f32+0x170>
 800e442:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e446:	9201      	str	r2, [sp, #4]
 800e448:	f005 f8f8 	bl	801363c <sqrtf>
 800e44c:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800e450:	9903      	ldr	r1, [sp, #12]
 800e452:	e77c      	b.n	800e34e <arm_cmplx_mag_f32+0x136>
 800e454:	9101      	str	r1, [sp, #4]
 800e456:	f005 f8f1 	bl	801363c <sqrtf>
 800e45a:	9901      	ldr	r1, [sp, #4]
 800e45c:	e7af      	b.n	800e3be <arm_cmplx_mag_f32+0x1a6>
 800e45e:	bf00      	nop

0800e460 <arm_cos_f32>:
 800e460:	eddf 7a21 	vldr	s15, [pc, #132]	; 800e4e8 <arm_cos_f32+0x88>
 800e464:	ee20 0a27 	vmul.f32	s0, s0, s15
 800e468:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800e46c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e470:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e474:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e478:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e47c:	d504      	bpl.n	800e488 <arm_cos_f32+0x28>
 800e47e:	ee17 3a90 	vmov	r3, s15
 800e482:	3b01      	subs	r3, #1
 800e484:	ee07 3a90 	vmov	s15, r3
 800e488:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e48c:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800e4ec <arm_cos_f32+0x8c>
 800e490:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e494:	ee20 0a07 	vmul.f32	s0, s0, s14
 800e498:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800e49c:	ee17 3a90 	vmov	r3, s15
 800e4a0:	b29b      	uxth	r3, r3
 800e4a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e4a6:	d21a      	bcs.n	800e4de <arm_cos_f32+0x7e>
 800e4a8:	ee07 3a90 	vmov	s15, r3
 800e4ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e4b0:	1c59      	adds	r1, r3, #1
 800e4b2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e4b6:	4a0e      	ldr	r2, [pc, #56]	; (800e4f0 <arm_cos_f32+0x90>)
 800e4b8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800e4bc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e4c0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800e4c4:	ed93 7a00 	vldr	s14, [r3]
 800e4c8:	edd2 6a00 	vldr	s13, [r2]
 800e4cc:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800e4d0:	ee20 0a26 	vmul.f32	s0, s0, s13
 800e4d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e4d8:	ee37 0a80 	vadd.f32	s0, s15, s0
 800e4dc:	4770      	bx	lr
 800e4de:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e4e2:	2101      	movs	r1, #1
 800e4e4:	2300      	movs	r3, #0
 800e4e6:	e7e6      	b.n	800e4b6 <arm_cos_f32+0x56>
 800e4e8:	3e22f983 	.word	0x3e22f983
 800e4ec:	44000000 	.word	0x44000000
 800e4f0:	08019fe8 	.word	0x08019fe8

0800e4f4 <arm_radix8_butterfly_f32>:
 800e4f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4f8:	ed2d 8b10 	vpush	{d8-d15}
 800e4fc:	b095      	sub	sp, #84	; 0x54
 800e4fe:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800e502:	4603      	mov	r3, r0
 800e504:	3304      	adds	r3, #4
 800e506:	ed9f bab9 	vldr	s22, [pc, #740]	; 800e7ec <arm_radix8_butterfly_f32+0x2f8>
 800e50a:	9012      	str	r0, [sp, #72]	; 0x48
 800e50c:	468b      	mov	fp, r1
 800e50e:	9313      	str	r3, [sp, #76]	; 0x4c
 800e510:	4689      	mov	r9, r1
 800e512:	ea4f 06db 	mov.w	r6, fp, lsr #3
 800e516:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e518:	960f      	str	r6, [sp, #60]	; 0x3c
 800e51a:	ea4f 1846 	mov.w	r8, r6, lsl #5
 800e51e:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 800e522:	eb03 0508 	add.w	r5, r3, r8
 800e526:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 800e52a:	eb05 040e 	add.w	r4, r5, lr
 800e52e:	0137      	lsls	r7, r6, #4
 800e530:	eba6 030a 	sub.w	r3, r6, sl
 800e534:	eb04 000e 	add.w	r0, r4, lr
 800e538:	44b2      	add	sl, r6
 800e53a:	1d3a      	adds	r2, r7, #4
 800e53c:	9702      	str	r7, [sp, #8]
 800e53e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800e542:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 800e546:	ebae 0c06 	sub.w	ip, lr, r6
 800e54a:	9703      	str	r7, [sp, #12]
 800e54c:	eb03 0708 	add.w	r7, r3, r8
 800e550:	9701      	str	r7, [sp, #4]
 800e552:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 800e556:	9706      	str	r7, [sp, #24]
 800e558:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800e55a:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800e55e:	f10e 0104 	add.w	r1, lr, #4
 800e562:	4439      	add	r1, r7
 800e564:	443a      	add	r2, r7
 800e566:	0137      	lsls	r7, r6, #4
 800e568:	00f6      	lsls	r6, r6, #3
 800e56a:	9704      	str	r7, [sp, #16]
 800e56c:	9605      	str	r6, [sp, #20]
 800e56e:	9f01      	ldr	r7, [sp, #4]
 800e570:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800e572:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800e576:	f04f 0c00 	mov.w	ip, #0
 800e57a:	edd4 6a00 	vldr	s13, [r4]
 800e57e:	edd7 1a00 	vldr	s3, [r7]
 800e582:	ed16 aa01 	vldr	s20, [r6, #-4]
 800e586:	edd5 5a00 	vldr	s11, [r5]
 800e58a:	ed52 9a01 	vldr	s19, [r2, #-4]
 800e58e:	ed90 6a00 	vldr	s12, [r0]
 800e592:	ed51 7a01 	vldr	s15, [r1, #-4]
 800e596:	ed93 3a00 	vldr	s6, [r3]
 800e59a:	ee39 0a86 	vadd.f32	s0, s19, s12
 800e59e:	ee33 2a21 	vadd.f32	s4, s6, s3
 800e5a2:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800e5a6:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800e5aa:	ee35 7a02 	vadd.f32	s14, s10, s4
 800e5ae:	ee34 4a80 	vadd.f32	s8, s9, s0
 800e5b2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e5b6:	ee74 6a07 	vadd.f32	s13, s8, s14
 800e5ba:	ee34 4a47 	vsub.f32	s8, s8, s14
 800e5be:	ed46 6a01 	vstr	s13, [r6, #-4]
 800e5c2:	ed85 4a00 	vstr	s8, [r5]
 800e5c6:	edd1 6a00 	vldr	s13, [r1]
 800e5ca:	ed94 9a01 	vldr	s18, [r4, #4]
 800e5ce:	edd3 2a01 	vldr	s5, [r3, #4]
 800e5d2:	edd7 8a01 	vldr	s17, [r7, #4]
 800e5d6:	edd6 0a00 	vldr	s1, [r6]
 800e5da:	edd5 3a01 	vldr	s7, [r5, #4]
 800e5de:	ed90 8a01 	vldr	s16, [r0, #4]
 800e5e2:	ed92 7a00 	vldr	s14, [r2]
 800e5e6:	ee33 3a61 	vsub.f32	s6, s6, s3
 800e5ea:	ee36 4ac9 	vsub.f32	s8, s13, s18
 800e5ee:	ee72 aae8 	vsub.f32	s21, s5, s17
 800e5f2:	ee77 1ac3 	vsub.f32	s3, s15, s6
 800e5f6:	ee34 1a2a 	vadd.f32	s2, s8, s21
 800e5fa:	ee77 7a83 	vadd.f32	s15, s15, s6
 800e5fe:	ee34 4a6a 	vsub.f32	s8, s8, s21
 800e602:	ee30 3aa3 	vadd.f32	s6, s1, s7
 800e606:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800e60a:	ee70 3ae3 	vsub.f32	s7, s1, s7
 800e60e:	ee72 2aa8 	vadd.f32	s5, s5, s17
 800e612:	ee77 0a08 	vadd.f32	s1, s14, s16
 800e616:	ee21 1a0b 	vmul.f32	s2, s2, s22
 800e61a:	ee37 7a48 	vsub.f32	s14, s14, s16
 800e61e:	ee61 1a8b 	vmul.f32	s3, s3, s22
 800e622:	ee7a 5a65 	vsub.f32	s11, s20, s11
 800e626:	ee76 6a89 	vadd.f32	s13, s13, s18
 800e62a:	ee24 4a0b 	vmul.f32	s8, s8, s22
 800e62e:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800e632:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800e636:	ee35 5a42 	vsub.f32	s10, s10, s4
 800e63a:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800e63e:	ee33 2a20 	vadd.f32	s4, s6, s1
 800e642:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800e646:	ee33 3a60 	vsub.f32	s6, s6, s1
 800e64a:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800e64e:	ee77 0a01 	vadd.f32	s1, s14, s2
 800e652:	ee75 5ae1 	vsub.f32	s11, s11, s3
 800e656:	ee37 7a41 	vsub.f32	s14, s14, s2
 800e65a:	ee73 1a84 	vadd.f32	s3, s7, s8
 800e65e:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800e662:	ee76 3a27 	vadd.f32	s7, s12, s15
 800e666:	ee76 7a67 	vsub.f32	s15, s12, s15
 800e66a:	ee32 8a00 	vadd.f32	s16, s4, s0
 800e66e:	ee33 1a45 	vsub.f32	s2, s6, s10
 800e672:	ee32 2a40 	vsub.f32	s4, s4, s0
 800e676:	ee35 5a03 	vadd.f32	s10, s10, s6
 800e67a:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800e67e:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800e682:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800e686:	ee34 6a67 	vsub.f32	s12, s8, s15
 800e68a:	ee75 4a87 	vadd.f32	s9, s11, s14
 800e68e:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800e692:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800e696:	ee77 7a84 	vadd.f32	s15, s15, s8
 800e69a:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800e69e:	44dc      	add	ip, fp
 800e6a0:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800e6a4:	45e1      	cmp	r9, ip
 800e6a6:	ed86 8a00 	vstr	s16, [r6]
 800e6aa:	ed85 2a01 	vstr	s4, [r5, #4]
 800e6ae:	4456      	add	r6, sl
 800e6b0:	ed02 0a01 	vstr	s0, [r2, #-4]
 800e6b4:	4455      	add	r5, sl
 800e6b6:	edc0 6a00 	vstr	s13, [r0]
 800e6ba:	ed82 1a00 	vstr	s2, [r2]
 800e6be:	ed80 5a01 	vstr	s10, [r0, #4]
 800e6c2:	4452      	add	r2, sl
 800e6c4:	ed01 3a01 	vstr	s6, [r1, #-4]
 800e6c8:	4450      	add	r0, sl
 800e6ca:	edc7 2a00 	vstr	s5, [r7]
 800e6ce:	edc4 4a00 	vstr	s9, [r4]
 800e6d2:	ed83 7a00 	vstr	s14, [r3]
 800e6d6:	edc1 5a00 	vstr	s11, [r1]
 800e6da:	edc7 3a01 	vstr	s7, [r7, #4]
 800e6de:	4451      	add	r1, sl
 800e6e0:	ed84 6a01 	vstr	s12, [r4, #4]
 800e6e4:	4457      	add	r7, sl
 800e6e6:	edc3 7a01 	vstr	s15, [r3, #4]
 800e6ea:	4454      	add	r4, sl
 800e6ec:	4453      	add	r3, sl
 800e6ee:	f63f af44 	bhi.w	800e57a <arm_radix8_butterfly_f32+0x86>
 800e6f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e6f4:	2b07      	cmp	r3, #7
 800e6f6:	f240 81b7 	bls.w	800ea68 <arm_radix8_butterfly_f32+0x574>
 800e6fa:	9b06      	ldr	r3, [sp, #24]
 800e6fc:	9903      	ldr	r1, [sp, #12]
 800e6fe:	9812      	ldr	r0, [sp, #72]	; 0x48
 800e700:	9e05      	ldr	r6, [sp, #20]
 800e702:	9a04      	ldr	r2, [sp, #16]
 800e704:	f103 0c08 	add.w	ip, r3, #8
 800e708:	9b02      	ldr	r3, [sp, #8]
 800e70a:	3108      	adds	r1, #8
 800e70c:	f108 0808 	add.w	r8, r8, #8
 800e710:	1841      	adds	r1, r0, r1
 800e712:	3608      	adds	r6, #8
 800e714:	330c      	adds	r3, #12
 800e716:	4604      	mov	r4, r0
 800e718:	4444      	add	r4, r8
 800e71a:	18c3      	adds	r3, r0, r3
 800e71c:	9109      	str	r1, [sp, #36]	; 0x24
 800e71e:	1981      	adds	r1, r0, r6
 800e720:	f10e 0e08 	add.w	lr, lr, #8
 800e724:	3208      	adds	r2, #8
 800e726:	940b      	str	r4, [sp, #44]	; 0x2c
 800e728:	9107      	str	r1, [sp, #28]
 800e72a:	4604      	mov	r4, r0
 800e72c:	4601      	mov	r1, r0
 800e72e:	9304      	str	r3, [sp, #16]
 800e730:	f100 030c 	add.w	r3, r0, #12
 800e734:	4474      	add	r4, lr
 800e736:	f04f 0801 	mov.w	r8, #1
 800e73a:	1882      	adds	r2, r0, r2
 800e73c:	4461      	add	r1, ip
 800e73e:	9305      	str	r3, [sp, #20]
 800e740:	464b      	mov	r3, r9
 800e742:	940a      	str	r4, [sp, #40]	; 0x28
 800e744:	46c1      	mov	r9, r8
 800e746:	9208      	str	r2, [sp, #32]
 800e748:	46d8      	mov	r8, fp
 800e74a:	9106      	str	r1, [sp, #24]
 800e74c:	f04f 0e00 	mov.w	lr, #0
 800e750:	469b      	mov	fp, r3
 800e752:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e754:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e756:	449e      	add	lr, r3
 800e758:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 800e75c:	441a      	add	r2, r3
 800e75e:	920e      	str	r2, [sp, #56]	; 0x38
 800e760:	441a      	add	r2, r3
 800e762:	18d4      	adds	r4, r2, r3
 800e764:	18e5      	adds	r5, r4, r3
 800e766:	18ee      	adds	r6, r5, r3
 800e768:	18f7      	adds	r7, r6, r3
 800e76a:	eb07 0c03 	add.w	ip, r7, r3
 800e76e:	920d      	str	r2, [sp, #52]	; 0x34
 800e770:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 800e774:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 800e778:	910c      	str	r1, [sp, #48]	; 0x30
 800e77a:	4419      	add	r1, r3
 800e77c:	9103      	str	r1, [sp, #12]
 800e77e:	4419      	add	r1, r3
 800e780:	18ca      	adds	r2, r1, r3
 800e782:	9202      	str	r2, [sp, #8]
 800e784:	441a      	add	r2, r3
 800e786:	18d0      	adds	r0, r2, r3
 800e788:	ed92 ea01 	vldr	s28, [r2, #4]
 800e78c:	9a02      	ldr	r2, [sp, #8]
 800e78e:	edd4 7a00 	vldr	s15, [r4]
 800e792:	edd2 da01 	vldr	s27, [r2, #4]
 800e796:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e798:	ed91 da01 	vldr	s26, [r1, #4]
 800e79c:	ed92 ca01 	vldr	s24, [r2, #4]
 800e7a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e7a2:	9903      	ldr	r1, [sp, #12]
 800e7a4:	edcd 7a03 	vstr	s15, [sp, #12]
 800e7a8:	edd2 7a00 	vldr	s15, [r2]
 800e7ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e7ae:	edcd 7a02 	vstr	s15, [sp, #8]
 800e7b2:	edd2 7a00 	vldr	s15, [r2]
 800e7b6:	edd0 ea01 	vldr	s29, [r0, #4]
 800e7ba:	edd1 ca01 	vldr	s25, [r1, #4]
 800e7be:	eddc ba00 	vldr	s23, [ip]
 800e7c2:	edd7 aa00 	vldr	s21, [r7]
 800e7c6:	ed96 aa00 	vldr	s20, [r6]
 800e7ca:	edd5 9a00 	vldr	s19, [r5]
 800e7ce:	edcd 7a01 	vstr	s15, [sp, #4]
 800e7d2:	4403      	add	r3, r0
 800e7d4:	ed93 fa01 	vldr	s30, [r3, #4]
 800e7d8:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 800e7dc:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 800e7e0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e7e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e7e8:	46cc      	mov	ip, r9
 800e7ea:	e001      	b.n	800e7f0 <arm_radix8_butterfly_f32+0x2fc>
 800e7ec:	3f3504f3 	.word	0x3f3504f3
 800e7f0:	ed91 6a00 	vldr	s12, [r1]
 800e7f4:	ed93 5a00 	vldr	s10, [r3]
 800e7f8:	edd0 fa00 	vldr	s31, [r0]
 800e7fc:	edd4 7a00 	vldr	s15, [r4]
 800e800:	ed95 7a00 	vldr	s14, [r5]
 800e804:	ed56 3a01 	vldr	s7, [r6, #-4]
 800e808:	ed17 3a01 	vldr	s6, [r7, #-4]
 800e80c:	ed92 2a00 	vldr	s4, [r2]
 800e810:	ed96 0a00 	vldr	s0, [r6]
 800e814:	ee33 8a85 	vadd.f32	s16, s7, s10
 800e818:	ee32 1a06 	vadd.f32	s2, s4, s12
 800e81c:	ee33 4a2f 	vadd.f32	s8, s6, s31
 800e820:	ee77 4a87 	vadd.f32	s9, s15, s14
 800e824:	ee78 1a04 	vadd.f32	s3, s16, s8
 800e828:	ee71 6a24 	vadd.f32	s13, s2, s9
 800e82c:	ee32 2a46 	vsub.f32	s4, s4, s12
 800e830:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800e834:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e838:	ed06 6a01 	vstr	s12, [r6, #-4]
 800e83c:	edd4 8a01 	vldr	s17, [r4, #4]
 800e840:	ed92 9a01 	vldr	s18, [r2, #4]
 800e844:	edd7 0a00 	vldr	s1, [r7]
 800e848:	edd1 2a01 	vldr	s5, [r1, #4]
 800e84c:	ed95 7a01 	vldr	s14, [r5, #4]
 800e850:	ed93 6a01 	vldr	s12, [r3, #4]
 800e854:	edd0 5a01 	vldr	s11, [r0, #4]
 800e858:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800e85c:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800e860:	ee39 5a62 	vsub.f32	s10, s18, s5
 800e864:	ee78 fac7 	vsub.f32	s31, s17, s14
 800e868:	ee38 4a44 	vsub.f32	s8, s16, s8
 800e86c:	ee38 7a87 	vadd.f32	s14, s17, s14
 800e870:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800e874:	ee79 2a22 	vadd.f32	s5, s18, s5
 800e878:	ee32 9a27 	vadd.f32	s18, s4, s15
 800e87c:	ee72 7a67 	vsub.f32	s15, s4, s15
 800e880:	ee30 2a06 	vadd.f32	s4, s0, s12
 800e884:	ee75 8a6f 	vsub.f32	s17, s10, s31
 800e888:	ee71 4a64 	vsub.f32	s9, s2, s9
 800e88c:	ee35 5a2f 	vadd.f32	s10, s10, s31
 800e890:	ee32 1a08 	vadd.f32	s2, s4, s16
 800e894:	ee72 fa87 	vadd.f32	s31, s5, s14
 800e898:	ee32 2a48 	vsub.f32	s4, s4, s16
 800e89c:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800e8a0:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800e8a4:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800e8a8:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800e8ac:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800e8b0:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800e8b4:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800e8b8:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800e8bc:	ee30 6a46 	vsub.f32	s12, s0, s12
 800e8c0:	ee74 0a22 	vadd.f32	s1, s8, s5
 800e8c4:	ee36 0a28 	vadd.f32	s0, s12, s17
 800e8c8:	ee74 2a62 	vsub.f32	s5, s8, s5
 800e8cc:	ee36 6a68 	vsub.f32	s12, s12, s17
 800e8d0:	ee32 4a64 	vsub.f32	s8, s4, s9
 800e8d4:	ee73 8a09 	vadd.f32	s17, s6, s18
 800e8d8:	ee74 4a82 	vadd.f32	s9, s9, s4
 800e8dc:	ee33 9a49 	vsub.f32	s18, s6, s18
 800e8e0:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800e8e4:	ee35 3a85 	vadd.f32	s6, s11, s10
 800e8e8:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800e8ec:	ee33 5aa7 	vadd.f32	s10, s7, s15
 800e8f0:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800e8f4:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800e8f8:	ee30 7a68 	vsub.f32	s14, s0, s17
 800e8fc:	ee35 8a03 	vadd.f32	s16, s10, s6
 800e900:	ee38 0a80 	vadd.f32	s0, s17, s0
 800e904:	ee73 3a82 	vadd.f32	s7, s7, s4
 800e908:	ee69 8aa1 	vmul.f32	s17, s19, s3
 800e90c:	ed9d 2a01 	vldr	s4, [sp, #4]
 800e910:	eddd 1a02 	vldr	s3, [sp, #8]
 800e914:	ee35 5a43 	vsub.f32	s10, s10, s6
 800e918:	ee71 fa2f 	vadd.f32	s31, s2, s31
 800e91c:	ee37 3aa5 	vadd.f32	s6, s15, s11
 800e920:	ee21 1aa0 	vmul.f32	s2, s3, s1
 800e924:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800e928:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 800e92c:	ee76 5a49 	vsub.f32	s11, s12, s18
 800e930:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 800e934:	ee39 6a06 	vadd.f32	s12, s18, s12
 800e938:	ee2c 9a84 	vmul.f32	s18, s25, s8
 800e93c:	ee21 4a84 	vmul.f32	s8, s3, s8
 800e940:	ee6c 1a07 	vmul.f32	s3, s24, s14
 800e944:	ee22 7a07 	vmul.f32	s14, s4, s14
 800e948:	ee22 2a08 	vmul.f32	s4, s4, s16
 800e94c:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800e950:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800e954:	ee31 1a09 	vadd.f32	s2, s2, s18
 800e958:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800e95c:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800e960:	ee74 0a60 	vsub.f32	s1, s8, s1
 800e964:	ee37 7a48 	vsub.f32	s14, s14, s16
 800e968:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800e96c:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800e970:	ee72 1a21 	vadd.f32	s3, s4, s3
 800e974:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 800e978:	ee38 2a89 	vadd.f32	s4, s17, s18
 800e97c:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800e980:	ee38 8a04 	vadd.f32	s16, s16, s8
 800e984:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800e988:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800e98c:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800e990:	eddd 5a03 	vldr	s11, [sp, #12]
 800e994:	edc6 fa00 	vstr	s31, [r6]
 800e998:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800e99c:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800e9a0:	ee30 0a45 	vsub.f32	s0, s0, s10
 800e9a4:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800e9a8:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800e9ac:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800e9b0:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800e9b4:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800e9b8:	ee25 6a86 	vmul.f32	s12, s11, s12
 800e9bc:	ee74 4a89 	vadd.f32	s9, s9, s18
 800e9c0:	ee34 3a43 	vsub.f32	s6, s8, s6
 800e9c4:	ee78 8a85 	vadd.f32	s17, s17, s10
 800e9c8:	ee36 6a67 	vsub.f32	s12, s12, s15
 800e9cc:	44c4      	add	ip, r8
 800e9ce:	45e3      	cmp	fp, ip
 800e9d0:	edc3 3a00 	vstr	s7, [r3]
 800e9d4:	edc3 6a01 	vstr	s13, [r3, #4]
 800e9d8:	4456      	add	r6, sl
 800e9da:	ed07 1a01 	vstr	s2, [r7, #-4]
 800e9de:	edc7 0a00 	vstr	s1, [r7]
 800e9e2:	4453      	add	r3, sl
 800e9e4:	ed80 2a00 	vstr	s4, [r0]
 800e9e8:	edc0 2a01 	vstr	s5, [r0, #4]
 800e9ec:	4457      	add	r7, sl
 800e9ee:	edc2 1a00 	vstr	s3, [r2]
 800e9f2:	ed82 7a01 	vstr	s14, [r2, #4]
 800e9f6:	4450      	add	r0, sl
 800e9f8:	ed85 8a00 	vstr	s16, [r5]
 800e9fc:	ed85 0a01 	vstr	s0, [r5, #4]
 800ea00:	4452      	add	r2, sl
 800ea02:	edc1 4a00 	vstr	s9, [r1]
 800ea06:	4455      	add	r5, sl
 800ea08:	ed81 3a01 	vstr	s6, [r1, #4]
 800ea0c:	edc4 8a00 	vstr	s17, [r4]
 800ea10:	ed84 6a01 	vstr	s12, [r4, #4]
 800ea14:	4451      	add	r1, sl
 800ea16:	4454      	add	r4, sl
 800ea18:	f63f aeea 	bhi.w	800e7f0 <arm_radix8_butterfly_f32+0x2fc>
 800ea1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ea1e:	3308      	adds	r3, #8
 800ea20:	930b      	str	r3, [sp, #44]	; 0x2c
 800ea22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea24:	3308      	adds	r3, #8
 800ea26:	930a      	str	r3, [sp, #40]	; 0x28
 800ea28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea2a:	3308      	adds	r3, #8
 800ea2c:	9309      	str	r3, [sp, #36]	; 0x24
 800ea2e:	9b08      	ldr	r3, [sp, #32]
 800ea30:	3308      	adds	r3, #8
 800ea32:	9308      	str	r3, [sp, #32]
 800ea34:	9b07      	ldr	r3, [sp, #28]
 800ea36:	3308      	adds	r3, #8
 800ea38:	9307      	str	r3, [sp, #28]
 800ea3a:	9b06      	ldr	r3, [sp, #24]
 800ea3c:	3308      	adds	r3, #8
 800ea3e:	9306      	str	r3, [sp, #24]
 800ea40:	9b05      	ldr	r3, [sp, #20]
 800ea42:	3308      	adds	r3, #8
 800ea44:	9305      	str	r3, [sp, #20]
 800ea46:	9b04      	ldr	r3, [sp, #16]
 800ea48:	3308      	adds	r3, #8
 800ea4a:	9304      	str	r3, [sp, #16]
 800ea4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ea4e:	f109 0901 	add.w	r9, r9, #1
 800ea52:	454b      	cmp	r3, r9
 800ea54:	f47f ae7d 	bne.w	800e752 <arm_radix8_butterfly_f32+0x25e>
 800ea58:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ea5a:	00db      	lsls	r3, r3, #3
 800ea5c:	b29b      	uxth	r3, r3
 800ea5e:	46d9      	mov	r9, fp
 800ea60:	9310      	str	r3, [sp, #64]	; 0x40
 800ea62:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 800ea66:	e554      	b.n	800e512 <arm_radix8_butterfly_f32+0x1e>
 800ea68:	b015      	add	sp, #84	; 0x54
 800ea6a:	ecbd 8b10 	vpop	{d8-d15}
 800ea6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea72:	bf00      	nop

0800ea74 <__assert_func>:
 800ea74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ea76:	4614      	mov	r4, r2
 800ea78:	461a      	mov	r2, r3
 800ea7a:	4b09      	ldr	r3, [pc, #36]	; (800eaa0 <__assert_func+0x2c>)
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	4605      	mov	r5, r0
 800ea80:	68d8      	ldr	r0, [r3, #12]
 800ea82:	b14c      	cbz	r4, 800ea98 <__assert_func+0x24>
 800ea84:	4b07      	ldr	r3, [pc, #28]	; (800eaa4 <__assert_func+0x30>)
 800ea86:	9100      	str	r1, [sp, #0]
 800ea88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ea8c:	4906      	ldr	r1, [pc, #24]	; (800eaa8 <__assert_func+0x34>)
 800ea8e:	462b      	mov	r3, r5
 800ea90:	f000 f814 	bl	800eabc <fiprintf>
 800ea94:	f002 f83c 	bl	8010b10 <abort>
 800ea98:	4b04      	ldr	r3, [pc, #16]	; (800eaac <__assert_func+0x38>)
 800ea9a:	461c      	mov	r4, r3
 800ea9c:	e7f3      	b.n	800ea86 <__assert_func+0x12>
 800ea9e:	bf00      	nop
 800eaa0:	200000dc 	.word	0x200000dc
 800eaa4:	08029fec 	.word	0x08029fec
 800eaa8:	08029ff9 	.word	0x08029ff9
 800eaac:	0802a027 	.word	0x0802a027

0800eab0 <__errno>:
 800eab0:	4b01      	ldr	r3, [pc, #4]	; (800eab8 <__errno+0x8>)
 800eab2:	6818      	ldr	r0, [r3, #0]
 800eab4:	4770      	bx	lr
 800eab6:	bf00      	nop
 800eab8:	200000dc 	.word	0x200000dc

0800eabc <fiprintf>:
 800eabc:	b40e      	push	{r1, r2, r3}
 800eabe:	b503      	push	{r0, r1, lr}
 800eac0:	4601      	mov	r1, r0
 800eac2:	ab03      	add	r3, sp, #12
 800eac4:	4805      	ldr	r0, [pc, #20]	; (800eadc <fiprintf+0x20>)
 800eac6:	f853 2b04 	ldr.w	r2, [r3], #4
 800eaca:	6800      	ldr	r0, [r0, #0]
 800eacc:	9301      	str	r3, [sp, #4]
 800eace:	f000 f86b 	bl	800eba8 <_vfiprintf_r>
 800ead2:	b002      	add	sp, #8
 800ead4:	f85d eb04 	ldr.w	lr, [sp], #4
 800ead8:	b003      	add	sp, #12
 800eada:	4770      	bx	lr
 800eadc:	200000dc 	.word	0x200000dc

0800eae0 <__libc_init_array>:
 800eae0:	b570      	push	{r4, r5, r6, lr}
 800eae2:	4d0d      	ldr	r5, [pc, #52]	; (800eb18 <__libc_init_array+0x38>)
 800eae4:	4c0d      	ldr	r4, [pc, #52]	; (800eb1c <__libc_init_array+0x3c>)
 800eae6:	1b64      	subs	r4, r4, r5
 800eae8:	10a4      	asrs	r4, r4, #2
 800eaea:	2600      	movs	r6, #0
 800eaec:	42a6      	cmp	r6, r4
 800eaee:	d109      	bne.n	800eb04 <__libc_init_array+0x24>
 800eaf0:	4d0b      	ldr	r5, [pc, #44]	; (800eb20 <__libc_init_array+0x40>)
 800eaf2:	4c0c      	ldr	r4, [pc, #48]	; (800eb24 <__libc_init_array+0x44>)
 800eaf4:	f005 ff20 	bl	8014938 <_init>
 800eaf8:	1b64      	subs	r4, r4, r5
 800eafa:	10a4      	asrs	r4, r4, #2
 800eafc:	2600      	movs	r6, #0
 800eafe:	42a6      	cmp	r6, r4
 800eb00:	d105      	bne.n	800eb0e <__libc_init_array+0x2e>
 800eb02:	bd70      	pop	{r4, r5, r6, pc}
 800eb04:	f855 3b04 	ldr.w	r3, [r5], #4
 800eb08:	4798      	blx	r3
 800eb0a:	3601      	adds	r6, #1
 800eb0c:	e7ee      	b.n	800eaec <__libc_init_array+0xc>
 800eb0e:	f855 3b04 	ldr.w	r3, [r5], #4
 800eb12:	4798      	blx	r3
 800eb14:	3601      	adds	r6, #1
 800eb16:	e7f2      	b.n	800eafe <__libc_init_array+0x1e>
 800eb18:	0802a908 	.word	0x0802a908
 800eb1c:	0802a908 	.word	0x0802a908
 800eb20:	0802a908 	.word	0x0802a908
 800eb24:	0802a90c 	.word	0x0802a90c

0800eb28 <memcpy>:
 800eb28:	440a      	add	r2, r1
 800eb2a:	4291      	cmp	r1, r2
 800eb2c:	f100 33ff 	add.w	r3, r0, #4294967295
 800eb30:	d100      	bne.n	800eb34 <memcpy+0xc>
 800eb32:	4770      	bx	lr
 800eb34:	b510      	push	{r4, lr}
 800eb36:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eb3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eb3e:	4291      	cmp	r1, r2
 800eb40:	d1f9      	bne.n	800eb36 <memcpy+0xe>
 800eb42:	bd10      	pop	{r4, pc}

0800eb44 <memset>:
 800eb44:	4402      	add	r2, r0
 800eb46:	4603      	mov	r3, r0
 800eb48:	4293      	cmp	r3, r2
 800eb4a:	d100      	bne.n	800eb4e <memset+0xa>
 800eb4c:	4770      	bx	lr
 800eb4e:	f803 1b01 	strb.w	r1, [r3], #1
 800eb52:	e7f9      	b.n	800eb48 <memset+0x4>

0800eb54 <__sfputc_r>:
 800eb54:	6893      	ldr	r3, [r2, #8]
 800eb56:	3b01      	subs	r3, #1
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	b410      	push	{r4}
 800eb5c:	6093      	str	r3, [r2, #8]
 800eb5e:	da08      	bge.n	800eb72 <__sfputc_r+0x1e>
 800eb60:	6994      	ldr	r4, [r2, #24]
 800eb62:	42a3      	cmp	r3, r4
 800eb64:	db01      	blt.n	800eb6a <__sfputc_r+0x16>
 800eb66:	290a      	cmp	r1, #10
 800eb68:	d103      	bne.n	800eb72 <__sfputc_r+0x1e>
 800eb6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb6e:	f001 bf0f 	b.w	8010990 <__swbuf_r>
 800eb72:	6813      	ldr	r3, [r2, #0]
 800eb74:	1c58      	adds	r0, r3, #1
 800eb76:	6010      	str	r0, [r2, #0]
 800eb78:	7019      	strb	r1, [r3, #0]
 800eb7a:	4608      	mov	r0, r1
 800eb7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb80:	4770      	bx	lr

0800eb82 <__sfputs_r>:
 800eb82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb84:	4606      	mov	r6, r0
 800eb86:	460f      	mov	r7, r1
 800eb88:	4614      	mov	r4, r2
 800eb8a:	18d5      	adds	r5, r2, r3
 800eb8c:	42ac      	cmp	r4, r5
 800eb8e:	d101      	bne.n	800eb94 <__sfputs_r+0x12>
 800eb90:	2000      	movs	r0, #0
 800eb92:	e007      	b.n	800eba4 <__sfputs_r+0x22>
 800eb94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb98:	463a      	mov	r2, r7
 800eb9a:	4630      	mov	r0, r6
 800eb9c:	f7ff ffda 	bl	800eb54 <__sfputc_r>
 800eba0:	1c43      	adds	r3, r0, #1
 800eba2:	d1f3      	bne.n	800eb8c <__sfputs_r+0xa>
 800eba4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800eba8 <_vfiprintf_r>:
 800eba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebac:	460d      	mov	r5, r1
 800ebae:	b09d      	sub	sp, #116	; 0x74
 800ebb0:	4614      	mov	r4, r2
 800ebb2:	4698      	mov	r8, r3
 800ebb4:	4606      	mov	r6, r0
 800ebb6:	b118      	cbz	r0, 800ebc0 <_vfiprintf_r+0x18>
 800ebb8:	6983      	ldr	r3, [r0, #24]
 800ebba:	b90b      	cbnz	r3, 800ebc0 <_vfiprintf_r+0x18>
 800ebbc:	f002 ff44 	bl	8011a48 <__sinit>
 800ebc0:	4b89      	ldr	r3, [pc, #548]	; (800ede8 <_vfiprintf_r+0x240>)
 800ebc2:	429d      	cmp	r5, r3
 800ebc4:	d11b      	bne.n	800ebfe <_vfiprintf_r+0x56>
 800ebc6:	6875      	ldr	r5, [r6, #4]
 800ebc8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ebca:	07d9      	lsls	r1, r3, #31
 800ebcc:	d405      	bmi.n	800ebda <_vfiprintf_r+0x32>
 800ebce:	89ab      	ldrh	r3, [r5, #12]
 800ebd0:	059a      	lsls	r2, r3, #22
 800ebd2:	d402      	bmi.n	800ebda <_vfiprintf_r+0x32>
 800ebd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ebd6:	f003 fb48 	bl	801226a <__retarget_lock_acquire_recursive>
 800ebda:	89ab      	ldrh	r3, [r5, #12]
 800ebdc:	071b      	lsls	r3, r3, #28
 800ebde:	d501      	bpl.n	800ebe4 <_vfiprintf_r+0x3c>
 800ebe0:	692b      	ldr	r3, [r5, #16]
 800ebe2:	b9eb      	cbnz	r3, 800ec20 <_vfiprintf_r+0x78>
 800ebe4:	4629      	mov	r1, r5
 800ebe6:	4630      	mov	r0, r6
 800ebe8:	f001 ff24 	bl	8010a34 <__swsetup_r>
 800ebec:	b1c0      	cbz	r0, 800ec20 <_vfiprintf_r+0x78>
 800ebee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ebf0:	07dc      	lsls	r4, r3, #31
 800ebf2:	d50e      	bpl.n	800ec12 <_vfiprintf_r+0x6a>
 800ebf4:	f04f 30ff 	mov.w	r0, #4294967295
 800ebf8:	b01d      	add	sp, #116	; 0x74
 800ebfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebfe:	4b7b      	ldr	r3, [pc, #492]	; (800edec <_vfiprintf_r+0x244>)
 800ec00:	429d      	cmp	r5, r3
 800ec02:	d101      	bne.n	800ec08 <_vfiprintf_r+0x60>
 800ec04:	68b5      	ldr	r5, [r6, #8]
 800ec06:	e7df      	b.n	800ebc8 <_vfiprintf_r+0x20>
 800ec08:	4b79      	ldr	r3, [pc, #484]	; (800edf0 <_vfiprintf_r+0x248>)
 800ec0a:	429d      	cmp	r5, r3
 800ec0c:	bf08      	it	eq
 800ec0e:	68f5      	ldreq	r5, [r6, #12]
 800ec10:	e7da      	b.n	800ebc8 <_vfiprintf_r+0x20>
 800ec12:	89ab      	ldrh	r3, [r5, #12]
 800ec14:	0598      	lsls	r0, r3, #22
 800ec16:	d4ed      	bmi.n	800ebf4 <_vfiprintf_r+0x4c>
 800ec18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ec1a:	f003 fb27 	bl	801226c <__retarget_lock_release_recursive>
 800ec1e:	e7e9      	b.n	800ebf4 <_vfiprintf_r+0x4c>
 800ec20:	2300      	movs	r3, #0
 800ec22:	9309      	str	r3, [sp, #36]	; 0x24
 800ec24:	2320      	movs	r3, #32
 800ec26:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ec2a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ec2e:	2330      	movs	r3, #48	; 0x30
 800ec30:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800edf4 <_vfiprintf_r+0x24c>
 800ec34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ec38:	f04f 0901 	mov.w	r9, #1
 800ec3c:	4623      	mov	r3, r4
 800ec3e:	469a      	mov	sl, r3
 800ec40:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ec44:	b10a      	cbz	r2, 800ec4a <_vfiprintf_r+0xa2>
 800ec46:	2a25      	cmp	r2, #37	; 0x25
 800ec48:	d1f9      	bne.n	800ec3e <_vfiprintf_r+0x96>
 800ec4a:	ebba 0b04 	subs.w	fp, sl, r4
 800ec4e:	d00b      	beq.n	800ec68 <_vfiprintf_r+0xc0>
 800ec50:	465b      	mov	r3, fp
 800ec52:	4622      	mov	r2, r4
 800ec54:	4629      	mov	r1, r5
 800ec56:	4630      	mov	r0, r6
 800ec58:	f7ff ff93 	bl	800eb82 <__sfputs_r>
 800ec5c:	3001      	adds	r0, #1
 800ec5e:	f000 80aa 	beq.w	800edb6 <_vfiprintf_r+0x20e>
 800ec62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ec64:	445a      	add	r2, fp
 800ec66:	9209      	str	r2, [sp, #36]	; 0x24
 800ec68:	f89a 3000 	ldrb.w	r3, [sl]
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	f000 80a2 	beq.w	800edb6 <_vfiprintf_r+0x20e>
 800ec72:	2300      	movs	r3, #0
 800ec74:	f04f 32ff 	mov.w	r2, #4294967295
 800ec78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ec7c:	f10a 0a01 	add.w	sl, sl, #1
 800ec80:	9304      	str	r3, [sp, #16]
 800ec82:	9307      	str	r3, [sp, #28]
 800ec84:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ec88:	931a      	str	r3, [sp, #104]	; 0x68
 800ec8a:	4654      	mov	r4, sl
 800ec8c:	2205      	movs	r2, #5
 800ec8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec92:	4858      	ldr	r0, [pc, #352]	; (800edf4 <_vfiprintf_r+0x24c>)
 800ec94:	f7f1 facc 	bl	8000230 <memchr>
 800ec98:	9a04      	ldr	r2, [sp, #16]
 800ec9a:	b9d8      	cbnz	r0, 800ecd4 <_vfiprintf_r+0x12c>
 800ec9c:	06d1      	lsls	r1, r2, #27
 800ec9e:	bf44      	itt	mi
 800eca0:	2320      	movmi	r3, #32
 800eca2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eca6:	0713      	lsls	r3, r2, #28
 800eca8:	bf44      	itt	mi
 800ecaa:	232b      	movmi	r3, #43	; 0x2b
 800ecac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ecb0:	f89a 3000 	ldrb.w	r3, [sl]
 800ecb4:	2b2a      	cmp	r3, #42	; 0x2a
 800ecb6:	d015      	beq.n	800ece4 <_vfiprintf_r+0x13c>
 800ecb8:	9a07      	ldr	r2, [sp, #28]
 800ecba:	4654      	mov	r4, sl
 800ecbc:	2000      	movs	r0, #0
 800ecbe:	f04f 0c0a 	mov.w	ip, #10
 800ecc2:	4621      	mov	r1, r4
 800ecc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ecc8:	3b30      	subs	r3, #48	; 0x30
 800ecca:	2b09      	cmp	r3, #9
 800eccc:	d94e      	bls.n	800ed6c <_vfiprintf_r+0x1c4>
 800ecce:	b1b0      	cbz	r0, 800ecfe <_vfiprintf_r+0x156>
 800ecd0:	9207      	str	r2, [sp, #28]
 800ecd2:	e014      	b.n	800ecfe <_vfiprintf_r+0x156>
 800ecd4:	eba0 0308 	sub.w	r3, r0, r8
 800ecd8:	fa09 f303 	lsl.w	r3, r9, r3
 800ecdc:	4313      	orrs	r3, r2
 800ecde:	9304      	str	r3, [sp, #16]
 800ece0:	46a2      	mov	sl, r4
 800ece2:	e7d2      	b.n	800ec8a <_vfiprintf_r+0xe2>
 800ece4:	9b03      	ldr	r3, [sp, #12]
 800ece6:	1d19      	adds	r1, r3, #4
 800ece8:	681b      	ldr	r3, [r3, #0]
 800ecea:	9103      	str	r1, [sp, #12]
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	bfbb      	ittet	lt
 800ecf0:	425b      	neglt	r3, r3
 800ecf2:	f042 0202 	orrlt.w	r2, r2, #2
 800ecf6:	9307      	strge	r3, [sp, #28]
 800ecf8:	9307      	strlt	r3, [sp, #28]
 800ecfa:	bfb8      	it	lt
 800ecfc:	9204      	strlt	r2, [sp, #16]
 800ecfe:	7823      	ldrb	r3, [r4, #0]
 800ed00:	2b2e      	cmp	r3, #46	; 0x2e
 800ed02:	d10c      	bne.n	800ed1e <_vfiprintf_r+0x176>
 800ed04:	7863      	ldrb	r3, [r4, #1]
 800ed06:	2b2a      	cmp	r3, #42	; 0x2a
 800ed08:	d135      	bne.n	800ed76 <_vfiprintf_r+0x1ce>
 800ed0a:	9b03      	ldr	r3, [sp, #12]
 800ed0c:	1d1a      	adds	r2, r3, #4
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	9203      	str	r2, [sp, #12]
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	bfb8      	it	lt
 800ed16:	f04f 33ff 	movlt.w	r3, #4294967295
 800ed1a:	3402      	adds	r4, #2
 800ed1c:	9305      	str	r3, [sp, #20]
 800ed1e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ee04 <_vfiprintf_r+0x25c>
 800ed22:	7821      	ldrb	r1, [r4, #0]
 800ed24:	2203      	movs	r2, #3
 800ed26:	4650      	mov	r0, sl
 800ed28:	f7f1 fa82 	bl	8000230 <memchr>
 800ed2c:	b140      	cbz	r0, 800ed40 <_vfiprintf_r+0x198>
 800ed2e:	2340      	movs	r3, #64	; 0x40
 800ed30:	eba0 000a 	sub.w	r0, r0, sl
 800ed34:	fa03 f000 	lsl.w	r0, r3, r0
 800ed38:	9b04      	ldr	r3, [sp, #16]
 800ed3a:	4303      	orrs	r3, r0
 800ed3c:	3401      	adds	r4, #1
 800ed3e:	9304      	str	r3, [sp, #16]
 800ed40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed44:	482c      	ldr	r0, [pc, #176]	; (800edf8 <_vfiprintf_r+0x250>)
 800ed46:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ed4a:	2206      	movs	r2, #6
 800ed4c:	f7f1 fa70 	bl	8000230 <memchr>
 800ed50:	2800      	cmp	r0, #0
 800ed52:	d03f      	beq.n	800edd4 <_vfiprintf_r+0x22c>
 800ed54:	4b29      	ldr	r3, [pc, #164]	; (800edfc <_vfiprintf_r+0x254>)
 800ed56:	bb1b      	cbnz	r3, 800eda0 <_vfiprintf_r+0x1f8>
 800ed58:	9b03      	ldr	r3, [sp, #12]
 800ed5a:	3307      	adds	r3, #7
 800ed5c:	f023 0307 	bic.w	r3, r3, #7
 800ed60:	3308      	adds	r3, #8
 800ed62:	9303      	str	r3, [sp, #12]
 800ed64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ed66:	443b      	add	r3, r7
 800ed68:	9309      	str	r3, [sp, #36]	; 0x24
 800ed6a:	e767      	b.n	800ec3c <_vfiprintf_r+0x94>
 800ed6c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ed70:	460c      	mov	r4, r1
 800ed72:	2001      	movs	r0, #1
 800ed74:	e7a5      	b.n	800ecc2 <_vfiprintf_r+0x11a>
 800ed76:	2300      	movs	r3, #0
 800ed78:	3401      	adds	r4, #1
 800ed7a:	9305      	str	r3, [sp, #20]
 800ed7c:	4619      	mov	r1, r3
 800ed7e:	f04f 0c0a 	mov.w	ip, #10
 800ed82:	4620      	mov	r0, r4
 800ed84:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ed88:	3a30      	subs	r2, #48	; 0x30
 800ed8a:	2a09      	cmp	r2, #9
 800ed8c:	d903      	bls.n	800ed96 <_vfiprintf_r+0x1ee>
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d0c5      	beq.n	800ed1e <_vfiprintf_r+0x176>
 800ed92:	9105      	str	r1, [sp, #20]
 800ed94:	e7c3      	b.n	800ed1e <_vfiprintf_r+0x176>
 800ed96:	fb0c 2101 	mla	r1, ip, r1, r2
 800ed9a:	4604      	mov	r4, r0
 800ed9c:	2301      	movs	r3, #1
 800ed9e:	e7f0      	b.n	800ed82 <_vfiprintf_r+0x1da>
 800eda0:	ab03      	add	r3, sp, #12
 800eda2:	9300      	str	r3, [sp, #0]
 800eda4:	462a      	mov	r2, r5
 800eda6:	4b16      	ldr	r3, [pc, #88]	; (800ee00 <_vfiprintf_r+0x258>)
 800eda8:	a904      	add	r1, sp, #16
 800edaa:	4630      	mov	r0, r6
 800edac:	f000 f8cc 	bl	800ef48 <_printf_float>
 800edb0:	4607      	mov	r7, r0
 800edb2:	1c78      	adds	r0, r7, #1
 800edb4:	d1d6      	bne.n	800ed64 <_vfiprintf_r+0x1bc>
 800edb6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800edb8:	07d9      	lsls	r1, r3, #31
 800edba:	d405      	bmi.n	800edc8 <_vfiprintf_r+0x220>
 800edbc:	89ab      	ldrh	r3, [r5, #12]
 800edbe:	059a      	lsls	r2, r3, #22
 800edc0:	d402      	bmi.n	800edc8 <_vfiprintf_r+0x220>
 800edc2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800edc4:	f003 fa52 	bl	801226c <__retarget_lock_release_recursive>
 800edc8:	89ab      	ldrh	r3, [r5, #12]
 800edca:	065b      	lsls	r3, r3, #25
 800edcc:	f53f af12 	bmi.w	800ebf4 <_vfiprintf_r+0x4c>
 800edd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800edd2:	e711      	b.n	800ebf8 <_vfiprintf_r+0x50>
 800edd4:	ab03      	add	r3, sp, #12
 800edd6:	9300      	str	r3, [sp, #0]
 800edd8:	462a      	mov	r2, r5
 800edda:	4b09      	ldr	r3, [pc, #36]	; (800ee00 <_vfiprintf_r+0x258>)
 800eddc:	a904      	add	r1, sp, #16
 800edde:	4630      	mov	r0, r6
 800ede0:	f000 fb56 	bl	800f490 <_printf_i>
 800ede4:	e7e4      	b.n	800edb0 <_vfiprintf_r+0x208>
 800ede6:	bf00      	nop
 800ede8:	0802a29c 	.word	0x0802a29c
 800edec:	0802a2bc 	.word	0x0802a2bc
 800edf0:	0802a27c 	.word	0x0802a27c
 800edf4:	0802a02c 	.word	0x0802a02c
 800edf8:	0802a036 	.word	0x0802a036
 800edfc:	0800ef49 	.word	0x0800ef49
 800ee00:	0800eb83 	.word	0x0800eb83
 800ee04:	0802a032 	.word	0x0802a032

0800ee08 <__cvt>:
 800ee08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ee0c:	ec55 4b10 	vmov	r4, r5, d0
 800ee10:	2d00      	cmp	r5, #0
 800ee12:	460e      	mov	r6, r1
 800ee14:	4619      	mov	r1, r3
 800ee16:	462b      	mov	r3, r5
 800ee18:	bfbb      	ittet	lt
 800ee1a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ee1e:	461d      	movlt	r5, r3
 800ee20:	2300      	movge	r3, #0
 800ee22:	232d      	movlt	r3, #45	; 0x2d
 800ee24:	700b      	strb	r3, [r1, #0]
 800ee26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ee28:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ee2c:	4691      	mov	r9, r2
 800ee2e:	f023 0820 	bic.w	r8, r3, #32
 800ee32:	bfbc      	itt	lt
 800ee34:	4622      	movlt	r2, r4
 800ee36:	4614      	movlt	r4, r2
 800ee38:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ee3c:	d005      	beq.n	800ee4a <__cvt+0x42>
 800ee3e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ee42:	d100      	bne.n	800ee46 <__cvt+0x3e>
 800ee44:	3601      	adds	r6, #1
 800ee46:	2102      	movs	r1, #2
 800ee48:	e000      	b.n	800ee4c <__cvt+0x44>
 800ee4a:	2103      	movs	r1, #3
 800ee4c:	ab03      	add	r3, sp, #12
 800ee4e:	9301      	str	r3, [sp, #4]
 800ee50:	ab02      	add	r3, sp, #8
 800ee52:	9300      	str	r3, [sp, #0]
 800ee54:	ec45 4b10 	vmov	d0, r4, r5
 800ee58:	4653      	mov	r3, sl
 800ee5a:	4632      	mov	r2, r6
 800ee5c:	f001 feec 	bl	8010c38 <_dtoa_r>
 800ee60:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ee64:	4607      	mov	r7, r0
 800ee66:	d102      	bne.n	800ee6e <__cvt+0x66>
 800ee68:	f019 0f01 	tst.w	r9, #1
 800ee6c:	d022      	beq.n	800eeb4 <__cvt+0xac>
 800ee6e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ee72:	eb07 0906 	add.w	r9, r7, r6
 800ee76:	d110      	bne.n	800ee9a <__cvt+0x92>
 800ee78:	783b      	ldrb	r3, [r7, #0]
 800ee7a:	2b30      	cmp	r3, #48	; 0x30
 800ee7c:	d10a      	bne.n	800ee94 <__cvt+0x8c>
 800ee7e:	2200      	movs	r2, #0
 800ee80:	2300      	movs	r3, #0
 800ee82:	4620      	mov	r0, r4
 800ee84:	4629      	mov	r1, r5
 800ee86:	f7f1 fe47 	bl	8000b18 <__aeabi_dcmpeq>
 800ee8a:	b918      	cbnz	r0, 800ee94 <__cvt+0x8c>
 800ee8c:	f1c6 0601 	rsb	r6, r6, #1
 800ee90:	f8ca 6000 	str.w	r6, [sl]
 800ee94:	f8da 3000 	ldr.w	r3, [sl]
 800ee98:	4499      	add	r9, r3
 800ee9a:	2200      	movs	r2, #0
 800ee9c:	2300      	movs	r3, #0
 800ee9e:	4620      	mov	r0, r4
 800eea0:	4629      	mov	r1, r5
 800eea2:	f7f1 fe39 	bl	8000b18 <__aeabi_dcmpeq>
 800eea6:	b108      	cbz	r0, 800eeac <__cvt+0xa4>
 800eea8:	f8cd 900c 	str.w	r9, [sp, #12]
 800eeac:	2230      	movs	r2, #48	; 0x30
 800eeae:	9b03      	ldr	r3, [sp, #12]
 800eeb0:	454b      	cmp	r3, r9
 800eeb2:	d307      	bcc.n	800eec4 <__cvt+0xbc>
 800eeb4:	9b03      	ldr	r3, [sp, #12]
 800eeb6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800eeb8:	1bdb      	subs	r3, r3, r7
 800eeba:	4638      	mov	r0, r7
 800eebc:	6013      	str	r3, [r2, #0]
 800eebe:	b004      	add	sp, #16
 800eec0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eec4:	1c59      	adds	r1, r3, #1
 800eec6:	9103      	str	r1, [sp, #12]
 800eec8:	701a      	strb	r2, [r3, #0]
 800eeca:	e7f0      	b.n	800eeae <__cvt+0xa6>

0800eecc <__exponent>:
 800eecc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eece:	4603      	mov	r3, r0
 800eed0:	2900      	cmp	r1, #0
 800eed2:	bfb8      	it	lt
 800eed4:	4249      	neglt	r1, r1
 800eed6:	f803 2b02 	strb.w	r2, [r3], #2
 800eeda:	bfb4      	ite	lt
 800eedc:	222d      	movlt	r2, #45	; 0x2d
 800eede:	222b      	movge	r2, #43	; 0x2b
 800eee0:	2909      	cmp	r1, #9
 800eee2:	7042      	strb	r2, [r0, #1]
 800eee4:	dd2a      	ble.n	800ef3c <__exponent+0x70>
 800eee6:	f10d 0407 	add.w	r4, sp, #7
 800eeea:	46a4      	mov	ip, r4
 800eeec:	270a      	movs	r7, #10
 800eeee:	46a6      	mov	lr, r4
 800eef0:	460a      	mov	r2, r1
 800eef2:	fb91 f6f7 	sdiv	r6, r1, r7
 800eef6:	fb07 1516 	mls	r5, r7, r6, r1
 800eefa:	3530      	adds	r5, #48	; 0x30
 800eefc:	2a63      	cmp	r2, #99	; 0x63
 800eefe:	f104 34ff 	add.w	r4, r4, #4294967295
 800ef02:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ef06:	4631      	mov	r1, r6
 800ef08:	dcf1      	bgt.n	800eeee <__exponent+0x22>
 800ef0a:	3130      	adds	r1, #48	; 0x30
 800ef0c:	f1ae 0502 	sub.w	r5, lr, #2
 800ef10:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ef14:	1c44      	adds	r4, r0, #1
 800ef16:	4629      	mov	r1, r5
 800ef18:	4561      	cmp	r1, ip
 800ef1a:	d30a      	bcc.n	800ef32 <__exponent+0x66>
 800ef1c:	f10d 0209 	add.w	r2, sp, #9
 800ef20:	eba2 020e 	sub.w	r2, r2, lr
 800ef24:	4565      	cmp	r5, ip
 800ef26:	bf88      	it	hi
 800ef28:	2200      	movhi	r2, #0
 800ef2a:	4413      	add	r3, r2
 800ef2c:	1a18      	subs	r0, r3, r0
 800ef2e:	b003      	add	sp, #12
 800ef30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ef32:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ef36:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ef3a:	e7ed      	b.n	800ef18 <__exponent+0x4c>
 800ef3c:	2330      	movs	r3, #48	; 0x30
 800ef3e:	3130      	adds	r1, #48	; 0x30
 800ef40:	7083      	strb	r3, [r0, #2]
 800ef42:	70c1      	strb	r1, [r0, #3]
 800ef44:	1d03      	adds	r3, r0, #4
 800ef46:	e7f1      	b.n	800ef2c <__exponent+0x60>

0800ef48 <_printf_float>:
 800ef48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef4c:	ed2d 8b02 	vpush	{d8}
 800ef50:	b08d      	sub	sp, #52	; 0x34
 800ef52:	460c      	mov	r4, r1
 800ef54:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ef58:	4616      	mov	r6, r2
 800ef5a:	461f      	mov	r7, r3
 800ef5c:	4605      	mov	r5, r0
 800ef5e:	f003 f97f 	bl	8012260 <_localeconv_r>
 800ef62:	f8d0 a000 	ldr.w	sl, [r0]
 800ef66:	4650      	mov	r0, sl
 800ef68:	f7f1 f95a 	bl	8000220 <strlen>
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	930a      	str	r3, [sp, #40]	; 0x28
 800ef70:	6823      	ldr	r3, [r4, #0]
 800ef72:	9305      	str	r3, [sp, #20]
 800ef74:	f8d8 3000 	ldr.w	r3, [r8]
 800ef78:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ef7c:	3307      	adds	r3, #7
 800ef7e:	f023 0307 	bic.w	r3, r3, #7
 800ef82:	f103 0208 	add.w	r2, r3, #8
 800ef86:	f8c8 2000 	str.w	r2, [r8]
 800ef8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef8e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ef92:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ef96:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ef9a:	9307      	str	r3, [sp, #28]
 800ef9c:	f8cd 8018 	str.w	r8, [sp, #24]
 800efa0:	ee08 0a10 	vmov	s16, r0
 800efa4:	4b9f      	ldr	r3, [pc, #636]	; (800f224 <_printf_float+0x2dc>)
 800efa6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800efaa:	f04f 32ff 	mov.w	r2, #4294967295
 800efae:	f7f1 fde5 	bl	8000b7c <__aeabi_dcmpun>
 800efb2:	bb88      	cbnz	r0, 800f018 <_printf_float+0xd0>
 800efb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800efb8:	4b9a      	ldr	r3, [pc, #616]	; (800f224 <_printf_float+0x2dc>)
 800efba:	f04f 32ff 	mov.w	r2, #4294967295
 800efbe:	f7f1 fdbf 	bl	8000b40 <__aeabi_dcmple>
 800efc2:	bb48      	cbnz	r0, 800f018 <_printf_float+0xd0>
 800efc4:	2200      	movs	r2, #0
 800efc6:	2300      	movs	r3, #0
 800efc8:	4640      	mov	r0, r8
 800efca:	4649      	mov	r1, r9
 800efcc:	f7f1 fdae 	bl	8000b2c <__aeabi_dcmplt>
 800efd0:	b110      	cbz	r0, 800efd8 <_printf_float+0x90>
 800efd2:	232d      	movs	r3, #45	; 0x2d
 800efd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800efd8:	4b93      	ldr	r3, [pc, #588]	; (800f228 <_printf_float+0x2e0>)
 800efda:	4894      	ldr	r0, [pc, #592]	; (800f22c <_printf_float+0x2e4>)
 800efdc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800efe0:	bf94      	ite	ls
 800efe2:	4698      	movls	r8, r3
 800efe4:	4680      	movhi	r8, r0
 800efe6:	2303      	movs	r3, #3
 800efe8:	6123      	str	r3, [r4, #16]
 800efea:	9b05      	ldr	r3, [sp, #20]
 800efec:	f023 0204 	bic.w	r2, r3, #4
 800eff0:	6022      	str	r2, [r4, #0]
 800eff2:	f04f 0900 	mov.w	r9, #0
 800eff6:	9700      	str	r7, [sp, #0]
 800eff8:	4633      	mov	r3, r6
 800effa:	aa0b      	add	r2, sp, #44	; 0x2c
 800effc:	4621      	mov	r1, r4
 800effe:	4628      	mov	r0, r5
 800f000:	f000 f9d8 	bl	800f3b4 <_printf_common>
 800f004:	3001      	adds	r0, #1
 800f006:	f040 8090 	bne.w	800f12a <_printf_float+0x1e2>
 800f00a:	f04f 30ff 	mov.w	r0, #4294967295
 800f00e:	b00d      	add	sp, #52	; 0x34
 800f010:	ecbd 8b02 	vpop	{d8}
 800f014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f018:	4642      	mov	r2, r8
 800f01a:	464b      	mov	r3, r9
 800f01c:	4640      	mov	r0, r8
 800f01e:	4649      	mov	r1, r9
 800f020:	f7f1 fdac 	bl	8000b7c <__aeabi_dcmpun>
 800f024:	b140      	cbz	r0, 800f038 <_printf_float+0xf0>
 800f026:	464b      	mov	r3, r9
 800f028:	2b00      	cmp	r3, #0
 800f02a:	bfbc      	itt	lt
 800f02c:	232d      	movlt	r3, #45	; 0x2d
 800f02e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800f032:	487f      	ldr	r0, [pc, #508]	; (800f230 <_printf_float+0x2e8>)
 800f034:	4b7f      	ldr	r3, [pc, #508]	; (800f234 <_printf_float+0x2ec>)
 800f036:	e7d1      	b.n	800efdc <_printf_float+0x94>
 800f038:	6863      	ldr	r3, [r4, #4]
 800f03a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800f03e:	9206      	str	r2, [sp, #24]
 800f040:	1c5a      	adds	r2, r3, #1
 800f042:	d13f      	bne.n	800f0c4 <_printf_float+0x17c>
 800f044:	2306      	movs	r3, #6
 800f046:	6063      	str	r3, [r4, #4]
 800f048:	9b05      	ldr	r3, [sp, #20]
 800f04a:	6861      	ldr	r1, [r4, #4]
 800f04c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800f050:	2300      	movs	r3, #0
 800f052:	9303      	str	r3, [sp, #12]
 800f054:	ab0a      	add	r3, sp, #40	; 0x28
 800f056:	e9cd b301 	strd	fp, r3, [sp, #4]
 800f05a:	ab09      	add	r3, sp, #36	; 0x24
 800f05c:	ec49 8b10 	vmov	d0, r8, r9
 800f060:	9300      	str	r3, [sp, #0]
 800f062:	6022      	str	r2, [r4, #0]
 800f064:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f068:	4628      	mov	r0, r5
 800f06a:	f7ff fecd 	bl	800ee08 <__cvt>
 800f06e:	9b06      	ldr	r3, [sp, #24]
 800f070:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f072:	2b47      	cmp	r3, #71	; 0x47
 800f074:	4680      	mov	r8, r0
 800f076:	d108      	bne.n	800f08a <_printf_float+0x142>
 800f078:	1cc8      	adds	r0, r1, #3
 800f07a:	db02      	blt.n	800f082 <_printf_float+0x13a>
 800f07c:	6863      	ldr	r3, [r4, #4]
 800f07e:	4299      	cmp	r1, r3
 800f080:	dd41      	ble.n	800f106 <_printf_float+0x1be>
 800f082:	f1ab 0b02 	sub.w	fp, fp, #2
 800f086:	fa5f fb8b 	uxtb.w	fp, fp
 800f08a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f08e:	d820      	bhi.n	800f0d2 <_printf_float+0x18a>
 800f090:	3901      	subs	r1, #1
 800f092:	465a      	mov	r2, fp
 800f094:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f098:	9109      	str	r1, [sp, #36]	; 0x24
 800f09a:	f7ff ff17 	bl	800eecc <__exponent>
 800f09e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f0a0:	1813      	adds	r3, r2, r0
 800f0a2:	2a01      	cmp	r2, #1
 800f0a4:	4681      	mov	r9, r0
 800f0a6:	6123      	str	r3, [r4, #16]
 800f0a8:	dc02      	bgt.n	800f0b0 <_printf_float+0x168>
 800f0aa:	6822      	ldr	r2, [r4, #0]
 800f0ac:	07d2      	lsls	r2, r2, #31
 800f0ae:	d501      	bpl.n	800f0b4 <_printf_float+0x16c>
 800f0b0:	3301      	adds	r3, #1
 800f0b2:	6123      	str	r3, [r4, #16]
 800f0b4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	d09c      	beq.n	800eff6 <_printf_float+0xae>
 800f0bc:	232d      	movs	r3, #45	; 0x2d
 800f0be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f0c2:	e798      	b.n	800eff6 <_printf_float+0xae>
 800f0c4:	9a06      	ldr	r2, [sp, #24]
 800f0c6:	2a47      	cmp	r2, #71	; 0x47
 800f0c8:	d1be      	bne.n	800f048 <_printf_float+0x100>
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d1bc      	bne.n	800f048 <_printf_float+0x100>
 800f0ce:	2301      	movs	r3, #1
 800f0d0:	e7b9      	b.n	800f046 <_printf_float+0xfe>
 800f0d2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800f0d6:	d118      	bne.n	800f10a <_printf_float+0x1c2>
 800f0d8:	2900      	cmp	r1, #0
 800f0da:	6863      	ldr	r3, [r4, #4]
 800f0dc:	dd0b      	ble.n	800f0f6 <_printf_float+0x1ae>
 800f0de:	6121      	str	r1, [r4, #16]
 800f0e0:	b913      	cbnz	r3, 800f0e8 <_printf_float+0x1a0>
 800f0e2:	6822      	ldr	r2, [r4, #0]
 800f0e4:	07d0      	lsls	r0, r2, #31
 800f0e6:	d502      	bpl.n	800f0ee <_printf_float+0x1a6>
 800f0e8:	3301      	adds	r3, #1
 800f0ea:	440b      	add	r3, r1
 800f0ec:	6123      	str	r3, [r4, #16]
 800f0ee:	65a1      	str	r1, [r4, #88]	; 0x58
 800f0f0:	f04f 0900 	mov.w	r9, #0
 800f0f4:	e7de      	b.n	800f0b4 <_printf_float+0x16c>
 800f0f6:	b913      	cbnz	r3, 800f0fe <_printf_float+0x1b6>
 800f0f8:	6822      	ldr	r2, [r4, #0]
 800f0fa:	07d2      	lsls	r2, r2, #31
 800f0fc:	d501      	bpl.n	800f102 <_printf_float+0x1ba>
 800f0fe:	3302      	adds	r3, #2
 800f100:	e7f4      	b.n	800f0ec <_printf_float+0x1a4>
 800f102:	2301      	movs	r3, #1
 800f104:	e7f2      	b.n	800f0ec <_printf_float+0x1a4>
 800f106:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800f10a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f10c:	4299      	cmp	r1, r3
 800f10e:	db05      	blt.n	800f11c <_printf_float+0x1d4>
 800f110:	6823      	ldr	r3, [r4, #0]
 800f112:	6121      	str	r1, [r4, #16]
 800f114:	07d8      	lsls	r0, r3, #31
 800f116:	d5ea      	bpl.n	800f0ee <_printf_float+0x1a6>
 800f118:	1c4b      	adds	r3, r1, #1
 800f11a:	e7e7      	b.n	800f0ec <_printf_float+0x1a4>
 800f11c:	2900      	cmp	r1, #0
 800f11e:	bfd4      	ite	le
 800f120:	f1c1 0202 	rsble	r2, r1, #2
 800f124:	2201      	movgt	r2, #1
 800f126:	4413      	add	r3, r2
 800f128:	e7e0      	b.n	800f0ec <_printf_float+0x1a4>
 800f12a:	6823      	ldr	r3, [r4, #0]
 800f12c:	055a      	lsls	r2, r3, #21
 800f12e:	d407      	bmi.n	800f140 <_printf_float+0x1f8>
 800f130:	6923      	ldr	r3, [r4, #16]
 800f132:	4642      	mov	r2, r8
 800f134:	4631      	mov	r1, r6
 800f136:	4628      	mov	r0, r5
 800f138:	47b8      	blx	r7
 800f13a:	3001      	adds	r0, #1
 800f13c:	d12c      	bne.n	800f198 <_printf_float+0x250>
 800f13e:	e764      	b.n	800f00a <_printf_float+0xc2>
 800f140:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f144:	f240 80e0 	bls.w	800f308 <_printf_float+0x3c0>
 800f148:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f14c:	2200      	movs	r2, #0
 800f14e:	2300      	movs	r3, #0
 800f150:	f7f1 fce2 	bl	8000b18 <__aeabi_dcmpeq>
 800f154:	2800      	cmp	r0, #0
 800f156:	d034      	beq.n	800f1c2 <_printf_float+0x27a>
 800f158:	4a37      	ldr	r2, [pc, #220]	; (800f238 <_printf_float+0x2f0>)
 800f15a:	2301      	movs	r3, #1
 800f15c:	4631      	mov	r1, r6
 800f15e:	4628      	mov	r0, r5
 800f160:	47b8      	blx	r7
 800f162:	3001      	adds	r0, #1
 800f164:	f43f af51 	beq.w	800f00a <_printf_float+0xc2>
 800f168:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f16c:	429a      	cmp	r2, r3
 800f16e:	db02      	blt.n	800f176 <_printf_float+0x22e>
 800f170:	6823      	ldr	r3, [r4, #0]
 800f172:	07d8      	lsls	r0, r3, #31
 800f174:	d510      	bpl.n	800f198 <_printf_float+0x250>
 800f176:	ee18 3a10 	vmov	r3, s16
 800f17a:	4652      	mov	r2, sl
 800f17c:	4631      	mov	r1, r6
 800f17e:	4628      	mov	r0, r5
 800f180:	47b8      	blx	r7
 800f182:	3001      	adds	r0, #1
 800f184:	f43f af41 	beq.w	800f00a <_printf_float+0xc2>
 800f188:	f04f 0800 	mov.w	r8, #0
 800f18c:	f104 091a 	add.w	r9, r4, #26
 800f190:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f192:	3b01      	subs	r3, #1
 800f194:	4543      	cmp	r3, r8
 800f196:	dc09      	bgt.n	800f1ac <_printf_float+0x264>
 800f198:	6823      	ldr	r3, [r4, #0]
 800f19a:	079b      	lsls	r3, r3, #30
 800f19c:	f100 8105 	bmi.w	800f3aa <_printf_float+0x462>
 800f1a0:	68e0      	ldr	r0, [r4, #12]
 800f1a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f1a4:	4298      	cmp	r0, r3
 800f1a6:	bfb8      	it	lt
 800f1a8:	4618      	movlt	r0, r3
 800f1aa:	e730      	b.n	800f00e <_printf_float+0xc6>
 800f1ac:	2301      	movs	r3, #1
 800f1ae:	464a      	mov	r2, r9
 800f1b0:	4631      	mov	r1, r6
 800f1b2:	4628      	mov	r0, r5
 800f1b4:	47b8      	blx	r7
 800f1b6:	3001      	adds	r0, #1
 800f1b8:	f43f af27 	beq.w	800f00a <_printf_float+0xc2>
 800f1bc:	f108 0801 	add.w	r8, r8, #1
 800f1c0:	e7e6      	b.n	800f190 <_printf_float+0x248>
 800f1c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	dc39      	bgt.n	800f23c <_printf_float+0x2f4>
 800f1c8:	4a1b      	ldr	r2, [pc, #108]	; (800f238 <_printf_float+0x2f0>)
 800f1ca:	2301      	movs	r3, #1
 800f1cc:	4631      	mov	r1, r6
 800f1ce:	4628      	mov	r0, r5
 800f1d0:	47b8      	blx	r7
 800f1d2:	3001      	adds	r0, #1
 800f1d4:	f43f af19 	beq.w	800f00a <_printf_float+0xc2>
 800f1d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f1dc:	4313      	orrs	r3, r2
 800f1de:	d102      	bne.n	800f1e6 <_printf_float+0x29e>
 800f1e0:	6823      	ldr	r3, [r4, #0]
 800f1e2:	07d9      	lsls	r1, r3, #31
 800f1e4:	d5d8      	bpl.n	800f198 <_printf_float+0x250>
 800f1e6:	ee18 3a10 	vmov	r3, s16
 800f1ea:	4652      	mov	r2, sl
 800f1ec:	4631      	mov	r1, r6
 800f1ee:	4628      	mov	r0, r5
 800f1f0:	47b8      	blx	r7
 800f1f2:	3001      	adds	r0, #1
 800f1f4:	f43f af09 	beq.w	800f00a <_printf_float+0xc2>
 800f1f8:	f04f 0900 	mov.w	r9, #0
 800f1fc:	f104 0a1a 	add.w	sl, r4, #26
 800f200:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f202:	425b      	negs	r3, r3
 800f204:	454b      	cmp	r3, r9
 800f206:	dc01      	bgt.n	800f20c <_printf_float+0x2c4>
 800f208:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f20a:	e792      	b.n	800f132 <_printf_float+0x1ea>
 800f20c:	2301      	movs	r3, #1
 800f20e:	4652      	mov	r2, sl
 800f210:	4631      	mov	r1, r6
 800f212:	4628      	mov	r0, r5
 800f214:	47b8      	blx	r7
 800f216:	3001      	adds	r0, #1
 800f218:	f43f aef7 	beq.w	800f00a <_printf_float+0xc2>
 800f21c:	f109 0901 	add.w	r9, r9, #1
 800f220:	e7ee      	b.n	800f200 <_printf_float+0x2b8>
 800f222:	bf00      	nop
 800f224:	7fefffff 	.word	0x7fefffff
 800f228:	0802a03d 	.word	0x0802a03d
 800f22c:	0802a041 	.word	0x0802a041
 800f230:	0802a049 	.word	0x0802a049
 800f234:	0802a045 	.word	0x0802a045
 800f238:	0802a04d 	.word	0x0802a04d
 800f23c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f23e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f240:	429a      	cmp	r2, r3
 800f242:	bfa8      	it	ge
 800f244:	461a      	movge	r2, r3
 800f246:	2a00      	cmp	r2, #0
 800f248:	4691      	mov	r9, r2
 800f24a:	dc37      	bgt.n	800f2bc <_printf_float+0x374>
 800f24c:	f04f 0b00 	mov.w	fp, #0
 800f250:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f254:	f104 021a 	add.w	r2, r4, #26
 800f258:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f25a:	9305      	str	r3, [sp, #20]
 800f25c:	eba3 0309 	sub.w	r3, r3, r9
 800f260:	455b      	cmp	r3, fp
 800f262:	dc33      	bgt.n	800f2cc <_printf_float+0x384>
 800f264:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f268:	429a      	cmp	r2, r3
 800f26a:	db3b      	blt.n	800f2e4 <_printf_float+0x39c>
 800f26c:	6823      	ldr	r3, [r4, #0]
 800f26e:	07da      	lsls	r2, r3, #31
 800f270:	d438      	bmi.n	800f2e4 <_printf_float+0x39c>
 800f272:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f274:	9a05      	ldr	r2, [sp, #20]
 800f276:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f278:	1a9a      	subs	r2, r3, r2
 800f27a:	eba3 0901 	sub.w	r9, r3, r1
 800f27e:	4591      	cmp	r9, r2
 800f280:	bfa8      	it	ge
 800f282:	4691      	movge	r9, r2
 800f284:	f1b9 0f00 	cmp.w	r9, #0
 800f288:	dc35      	bgt.n	800f2f6 <_printf_float+0x3ae>
 800f28a:	f04f 0800 	mov.w	r8, #0
 800f28e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f292:	f104 0a1a 	add.w	sl, r4, #26
 800f296:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f29a:	1a9b      	subs	r3, r3, r2
 800f29c:	eba3 0309 	sub.w	r3, r3, r9
 800f2a0:	4543      	cmp	r3, r8
 800f2a2:	f77f af79 	ble.w	800f198 <_printf_float+0x250>
 800f2a6:	2301      	movs	r3, #1
 800f2a8:	4652      	mov	r2, sl
 800f2aa:	4631      	mov	r1, r6
 800f2ac:	4628      	mov	r0, r5
 800f2ae:	47b8      	blx	r7
 800f2b0:	3001      	adds	r0, #1
 800f2b2:	f43f aeaa 	beq.w	800f00a <_printf_float+0xc2>
 800f2b6:	f108 0801 	add.w	r8, r8, #1
 800f2ba:	e7ec      	b.n	800f296 <_printf_float+0x34e>
 800f2bc:	4613      	mov	r3, r2
 800f2be:	4631      	mov	r1, r6
 800f2c0:	4642      	mov	r2, r8
 800f2c2:	4628      	mov	r0, r5
 800f2c4:	47b8      	blx	r7
 800f2c6:	3001      	adds	r0, #1
 800f2c8:	d1c0      	bne.n	800f24c <_printf_float+0x304>
 800f2ca:	e69e      	b.n	800f00a <_printf_float+0xc2>
 800f2cc:	2301      	movs	r3, #1
 800f2ce:	4631      	mov	r1, r6
 800f2d0:	4628      	mov	r0, r5
 800f2d2:	9205      	str	r2, [sp, #20]
 800f2d4:	47b8      	blx	r7
 800f2d6:	3001      	adds	r0, #1
 800f2d8:	f43f ae97 	beq.w	800f00a <_printf_float+0xc2>
 800f2dc:	9a05      	ldr	r2, [sp, #20]
 800f2de:	f10b 0b01 	add.w	fp, fp, #1
 800f2e2:	e7b9      	b.n	800f258 <_printf_float+0x310>
 800f2e4:	ee18 3a10 	vmov	r3, s16
 800f2e8:	4652      	mov	r2, sl
 800f2ea:	4631      	mov	r1, r6
 800f2ec:	4628      	mov	r0, r5
 800f2ee:	47b8      	blx	r7
 800f2f0:	3001      	adds	r0, #1
 800f2f2:	d1be      	bne.n	800f272 <_printf_float+0x32a>
 800f2f4:	e689      	b.n	800f00a <_printf_float+0xc2>
 800f2f6:	9a05      	ldr	r2, [sp, #20]
 800f2f8:	464b      	mov	r3, r9
 800f2fa:	4442      	add	r2, r8
 800f2fc:	4631      	mov	r1, r6
 800f2fe:	4628      	mov	r0, r5
 800f300:	47b8      	blx	r7
 800f302:	3001      	adds	r0, #1
 800f304:	d1c1      	bne.n	800f28a <_printf_float+0x342>
 800f306:	e680      	b.n	800f00a <_printf_float+0xc2>
 800f308:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f30a:	2a01      	cmp	r2, #1
 800f30c:	dc01      	bgt.n	800f312 <_printf_float+0x3ca>
 800f30e:	07db      	lsls	r3, r3, #31
 800f310:	d538      	bpl.n	800f384 <_printf_float+0x43c>
 800f312:	2301      	movs	r3, #1
 800f314:	4642      	mov	r2, r8
 800f316:	4631      	mov	r1, r6
 800f318:	4628      	mov	r0, r5
 800f31a:	47b8      	blx	r7
 800f31c:	3001      	adds	r0, #1
 800f31e:	f43f ae74 	beq.w	800f00a <_printf_float+0xc2>
 800f322:	ee18 3a10 	vmov	r3, s16
 800f326:	4652      	mov	r2, sl
 800f328:	4631      	mov	r1, r6
 800f32a:	4628      	mov	r0, r5
 800f32c:	47b8      	blx	r7
 800f32e:	3001      	adds	r0, #1
 800f330:	f43f ae6b 	beq.w	800f00a <_printf_float+0xc2>
 800f334:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f338:	2200      	movs	r2, #0
 800f33a:	2300      	movs	r3, #0
 800f33c:	f7f1 fbec 	bl	8000b18 <__aeabi_dcmpeq>
 800f340:	b9d8      	cbnz	r0, 800f37a <_printf_float+0x432>
 800f342:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f344:	f108 0201 	add.w	r2, r8, #1
 800f348:	3b01      	subs	r3, #1
 800f34a:	4631      	mov	r1, r6
 800f34c:	4628      	mov	r0, r5
 800f34e:	47b8      	blx	r7
 800f350:	3001      	adds	r0, #1
 800f352:	d10e      	bne.n	800f372 <_printf_float+0x42a>
 800f354:	e659      	b.n	800f00a <_printf_float+0xc2>
 800f356:	2301      	movs	r3, #1
 800f358:	4652      	mov	r2, sl
 800f35a:	4631      	mov	r1, r6
 800f35c:	4628      	mov	r0, r5
 800f35e:	47b8      	blx	r7
 800f360:	3001      	adds	r0, #1
 800f362:	f43f ae52 	beq.w	800f00a <_printf_float+0xc2>
 800f366:	f108 0801 	add.w	r8, r8, #1
 800f36a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f36c:	3b01      	subs	r3, #1
 800f36e:	4543      	cmp	r3, r8
 800f370:	dcf1      	bgt.n	800f356 <_printf_float+0x40e>
 800f372:	464b      	mov	r3, r9
 800f374:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f378:	e6dc      	b.n	800f134 <_printf_float+0x1ec>
 800f37a:	f04f 0800 	mov.w	r8, #0
 800f37e:	f104 0a1a 	add.w	sl, r4, #26
 800f382:	e7f2      	b.n	800f36a <_printf_float+0x422>
 800f384:	2301      	movs	r3, #1
 800f386:	4642      	mov	r2, r8
 800f388:	e7df      	b.n	800f34a <_printf_float+0x402>
 800f38a:	2301      	movs	r3, #1
 800f38c:	464a      	mov	r2, r9
 800f38e:	4631      	mov	r1, r6
 800f390:	4628      	mov	r0, r5
 800f392:	47b8      	blx	r7
 800f394:	3001      	adds	r0, #1
 800f396:	f43f ae38 	beq.w	800f00a <_printf_float+0xc2>
 800f39a:	f108 0801 	add.w	r8, r8, #1
 800f39e:	68e3      	ldr	r3, [r4, #12]
 800f3a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f3a2:	1a5b      	subs	r3, r3, r1
 800f3a4:	4543      	cmp	r3, r8
 800f3a6:	dcf0      	bgt.n	800f38a <_printf_float+0x442>
 800f3a8:	e6fa      	b.n	800f1a0 <_printf_float+0x258>
 800f3aa:	f04f 0800 	mov.w	r8, #0
 800f3ae:	f104 0919 	add.w	r9, r4, #25
 800f3b2:	e7f4      	b.n	800f39e <_printf_float+0x456>

0800f3b4 <_printf_common>:
 800f3b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f3b8:	4616      	mov	r6, r2
 800f3ba:	4699      	mov	r9, r3
 800f3bc:	688a      	ldr	r2, [r1, #8]
 800f3be:	690b      	ldr	r3, [r1, #16]
 800f3c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f3c4:	4293      	cmp	r3, r2
 800f3c6:	bfb8      	it	lt
 800f3c8:	4613      	movlt	r3, r2
 800f3ca:	6033      	str	r3, [r6, #0]
 800f3cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f3d0:	4607      	mov	r7, r0
 800f3d2:	460c      	mov	r4, r1
 800f3d4:	b10a      	cbz	r2, 800f3da <_printf_common+0x26>
 800f3d6:	3301      	adds	r3, #1
 800f3d8:	6033      	str	r3, [r6, #0]
 800f3da:	6823      	ldr	r3, [r4, #0]
 800f3dc:	0699      	lsls	r1, r3, #26
 800f3de:	bf42      	ittt	mi
 800f3e0:	6833      	ldrmi	r3, [r6, #0]
 800f3e2:	3302      	addmi	r3, #2
 800f3e4:	6033      	strmi	r3, [r6, #0]
 800f3e6:	6825      	ldr	r5, [r4, #0]
 800f3e8:	f015 0506 	ands.w	r5, r5, #6
 800f3ec:	d106      	bne.n	800f3fc <_printf_common+0x48>
 800f3ee:	f104 0a19 	add.w	sl, r4, #25
 800f3f2:	68e3      	ldr	r3, [r4, #12]
 800f3f4:	6832      	ldr	r2, [r6, #0]
 800f3f6:	1a9b      	subs	r3, r3, r2
 800f3f8:	42ab      	cmp	r3, r5
 800f3fa:	dc26      	bgt.n	800f44a <_printf_common+0x96>
 800f3fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f400:	1e13      	subs	r3, r2, #0
 800f402:	6822      	ldr	r2, [r4, #0]
 800f404:	bf18      	it	ne
 800f406:	2301      	movne	r3, #1
 800f408:	0692      	lsls	r2, r2, #26
 800f40a:	d42b      	bmi.n	800f464 <_printf_common+0xb0>
 800f40c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f410:	4649      	mov	r1, r9
 800f412:	4638      	mov	r0, r7
 800f414:	47c0      	blx	r8
 800f416:	3001      	adds	r0, #1
 800f418:	d01e      	beq.n	800f458 <_printf_common+0xa4>
 800f41a:	6823      	ldr	r3, [r4, #0]
 800f41c:	68e5      	ldr	r5, [r4, #12]
 800f41e:	6832      	ldr	r2, [r6, #0]
 800f420:	f003 0306 	and.w	r3, r3, #6
 800f424:	2b04      	cmp	r3, #4
 800f426:	bf08      	it	eq
 800f428:	1aad      	subeq	r5, r5, r2
 800f42a:	68a3      	ldr	r3, [r4, #8]
 800f42c:	6922      	ldr	r2, [r4, #16]
 800f42e:	bf0c      	ite	eq
 800f430:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f434:	2500      	movne	r5, #0
 800f436:	4293      	cmp	r3, r2
 800f438:	bfc4      	itt	gt
 800f43a:	1a9b      	subgt	r3, r3, r2
 800f43c:	18ed      	addgt	r5, r5, r3
 800f43e:	2600      	movs	r6, #0
 800f440:	341a      	adds	r4, #26
 800f442:	42b5      	cmp	r5, r6
 800f444:	d11a      	bne.n	800f47c <_printf_common+0xc8>
 800f446:	2000      	movs	r0, #0
 800f448:	e008      	b.n	800f45c <_printf_common+0xa8>
 800f44a:	2301      	movs	r3, #1
 800f44c:	4652      	mov	r2, sl
 800f44e:	4649      	mov	r1, r9
 800f450:	4638      	mov	r0, r7
 800f452:	47c0      	blx	r8
 800f454:	3001      	adds	r0, #1
 800f456:	d103      	bne.n	800f460 <_printf_common+0xac>
 800f458:	f04f 30ff 	mov.w	r0, #4294967295
 800f45c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f460:	3501      	adds	r5, #1
 800f462:	e7c6      	b.n	800f3f2 <_printf_common+0x3e>
 800f464:	18e1      	adds	r1, r4, r3
 800f466:	1c5a      	adds	r2, r3, #1
 800f468:	2030      	movs	r0, #48	; 0x30
 800f46a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f46e:	4422      	add	r2, r4
 800f470:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f474:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f478:	3302      	adds	r3, #2
 800f47a:	e7c7      	b.n	800f40c <_printf_common+0x58>
 800f47c:	2301      	movs	r3, #1
 800f47e:	4622      	mov	r2, r4
 800f480:	4649      	mov	r1, r9
 800f482:	4638      	mov	r0, r7
 800f484:	47c0      	blx	r8
 800f486:	3001      	adds	r0, #1
 800f488:	d0e6      	beq.n	800f458 <_printf_common+0xa4>
 800f48a:	3601      	adds	r6, #1
 800f48c:	e7d9      	b.n	800f442 <_printf_common+0x8e>
	...

0800f490 <_printf_i>:
 800f490:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f494:	7e0f      	ldrb	r7, [r1, #24]
 800f496:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f498:	2f78      	cmp	r7, #120	; 0x78
 800f49a:	4691      	mov	r9, r2
 800f49c:	4680      	mov	r8, r0
 800f49e:	460c      	mov	r4, r1
 800f4a0:	469a      	mov	sl, r3
 800f4a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f4a6:	d807      	bhi.n	800f4b8 <_printf_i+0x28>
 800f4a8:	2f62      	cmp	r7, #98	; 0x62
 800f4aa:	d80a      	bhi.n	800f4c2 <_printf_i+0x32>
 800f4ac:	2f00      	cmp	r7, #0
 800f4ae:	f000 80d8 	beq.w	800f662 <_printf_i+0x1d2>
 800f4b2:	2f58      	cmp	r7, #88	; 0x58
 800f4b4:	f000 80a3 	beq.w	800f5fe <_printf_i+0x16e>
 800f4b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f4bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f4c0:	e03a      	b.n	800f538 <_printf_i+0xa8>
 800f4c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f4c6:	2b15      	cmp	r3, #21
 800f4c8:	d8f6      	bhi.n	800f4b8 <_printf_i+0x28>
 800f4ca:	a101      	add	r1, pc, #4	; (adr r1, 800f4d0 <_printf_i+0x40>)
 800f4cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f4d0:	0800f529 	.word	0x0800f529
 800f4d4:	0800f53d 	.word	0x0800f53d
 800f4d8:	0800f4b9 	.word	0x0800f4b9
 800f4dc:	0800f4b9 	.word	0x0800f4b9
 800f4e0:	0800f4b9 	.word	0x0800f4b9
 800f4e4:	0800f4b9 	.word	0x0800f4b9
 800f4e8:	0800f53d 	.word	0x0800f53d
 800f4ec:	0800f4b9 	.word	0x0800f4b9
 800f4f0:	0800f4b9 	.word	0x0800f4b9
 800f4f4:	0800f4b9 	.word	0x0800f4b9
 800f4f8:	0800f4b9 	.word	0x0800f4b9
 800f4fc:	0800f649 	.word	0x0800f649
 800f500:	0800f56d 	.word	0x0800f56d
 800f504:	0800f62b 	.word	0x0800f62b
 800f508:	0800f4b9 	.word	0x0800f4b9
 800f50c:	0800f4b9 	.word	0x0800f4b9
 800f510:	0800f66b 	.word	0x0800f66b
 800f514:	0800f4b9 	.word	0x0800f4b9
 800f518:	0800f56d 	.word	0x0800f56d
 800f51c:	0800f4b9 	.word	0x0800f4b9
 800f520:	0800f4b9 	.word	0x0800f4b9
 800f524:	0800f633 	.word	0x0800f633
 800f528:	682b      	ldr	r3, [r5, #0]
 800f52a:	1d1a      	adds	r2, r3, #4
 800f52c:	681b      	ldr	r3, [r3, #0]
 800f52e:	602a      	str	r2, [r5, #0]
 800f530:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f534:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f538:	2301      	movs	r3, #1
 800f53a:	e0a3      	b.n	800f684 <_printf_i+0x1f4>
 800f53c:	6820      	ldr	r0, [r4, #0]
 800f53e:	6829      	ldr	r1, [r5, #0]
 800f540:	0606      	lsls	r6, r0, #24
 800f542:	f101 0304 	add.w	r3, r1, #4
 800f546:	d50a      	bpl.n	800f55e <_printf_i+0xce>
 800f548:	680e      	ldr	r6, [r1, #0]
 800f54a:	602b      	str	r3, [r5, #0]
 800f54c:	2e00      	cmp	r6, #0
 800f54e:	da03      	bge.n	800f558 <_printf_i+0xc8>
 800f550:	232d      	movs	r3, #45	; 0x2d
 800f552:	4276      	negs	r6, r6
 800f554:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f558:	485e      	ldr	r0, [pc, #376]	; (800f6d4 <_printf_i+0x244>)
 800f55a:	230a      	movs	r3, #10
 800f55c:	e019      	b.n	800f592 <_printf_i+0x102>
 800f55e:	680e      	ldr	r6, [r1, #0]
 800f560:	602b      	str	r3, [r5, #0]
 800f562:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f566:	bf18      	it	ne
 800f568:	b236      	sxthne	r6, r6
 800f56a:	e7ef      	b.n	800f54c <_printf_i+0xbc>
 800f56c:	682b      	ldr	r3, [r5, #0]
 800f56e:	6820      	ldr	r0, [r4, #0]
 800f570:	1d19      	adds	r1, r3, #4
 800f572:	6029      	str	r1, [r5, #0]
 800f574:	0601      	lsls	r1, r0, #24
 800f576:	d501      	bpl.n	800f57c <_printf_i+0xec>
 800f578:	681e      	ldr	r6, [r3, #0]
 800f57a:	e002      	b.n	800f582 <_printf_i+0xf2>
 800f57c:	0646      	lsls	r6, r0, #25
 800f57e:	d5fb      	bpl.n	800f578 <_printf_i+0xe8>
 800f580:	881e      	ldrh	r6, [r3, #0]
 800f582:	4854      	ldr	r0, [pc, #336]	; (800f6d4 <_printf_i+0x244>)
 800f584:	2f6f      	cmp	r7, #111	; 0x6f
 800f586:	bf0c      	ite	eq
 800f588:	2308      	moveq	r3, #8
 800f58a:	230a      	movne	r3, #10
 800f58c:	2100      	movs	r1, #0
 800f58e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f592:	6865      	ldr	r5, [r4, #4]
 800f594:	60a5      	str	r5, [r4, #8]
 800f596:	2d00      	cmp	r5, #0
 800f598:	bfa2      	ittt	ge
 800f59a:	6821      	ldrge	r1, [r4, #0]
 800f59c:	f021 0104 	bicge.w	r1, r1, #4
 800f5a0:	6021      	strge	r1, [r4, #0]
 800f5a2:	b90e      	cbnz	r6, 800f5a8 <_printf_i+0x118>
 800f5a4:	2d00      	cmp	r5, #0
 800f5a6:	d04d      	beq.n	800f644 <_printf_i+0x1b4>
 800f5a8:	4615      	mov	r5, r2
 800f5aa:	fbb6 f1f3 	udiv	r1, r6, r3
 800f5ae:	fb03 6711 	mls	r7, r3, r1, r6
 800f5b2:	5dc7      	ldrb	r7, [r0, r7]
 800f5b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f5b8:	4637      	mov	r7, r6
 800f5ba:	42bb      	cmp	r3, r7
 800f5bc:	460e      	mov	r6, r1
 800f5be:	d9f4      	bls.n	800f5aa <_printf_i+0x11a>
 800f5c0:	2b08      	cmp	r3, #8
 800f5c2:	d10b      	bne.n	800f5dc <_printf_i+0x14c>
 800f5c4:	6823      	ldr	r3, [r4, #0]
 800f5c6:	07de      	lsls	r6, r3, #31
 800f5c8:	d508      	bpl.n	800f5dc <_printf_i+0x14c>
 800f5ca:	6923      	ldr	r3, [r4, #16]
 800f5cc:	6861      	ldr	r1, [r4, #4]
 800f5ce:	4299      	cmp	r1, r3
 800f5d0:	bfde      	ittt	le
 800f5d2:	2330      	movle	r3, #48	; 0x30
 800f5d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f5d8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f5dc:	1b52      	subs	r2, r2, r5
 800f5de:	6122      	str	r2, [r4, #16]
 800f5e0:	f8cd a000 	str.w	sl, [sp]
 800f5e4:	464b      	mov	r3, r9
 800f5e6:	aa03      	add	r2, sp, #12
 800f5e8:	4621      	mov	r1, r4
 800f5ea:	4640      	mov	r0, r8
 800f5ec:	f7ff fee2 	bl	800f3b4 <_printf_common>
 800f5f0:	3001      	adds	r0, #1
 800f5f2:	d14c      	bne.n	800f68e <_printf_i+0x1fe>
 800f5f4:	f04f 30ff 	mov.w	r0, #4294967295
 800f5f8:	b004      	add	sp, #16
 800f5fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5fe:	4835      	ldr	r0, [pc, #212]	; (800f6d4 <_printf_i+0x244>)
 800f600:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f604:	6829      	ldr	r1, [r5, #0]
 800f606:	6823      	ldr	r3, [r4, #0]
 800f608:	f851 6b04 	ldr.w	r6, [r1], #4
 800f60c:	6029      	str	r1, [r5, #0]
 800f60e:	061d      	lsls	r5, r3, #24
 800f610:	d514      	bpl.n	800f63c <_printf_i+0x1ac>
 800f612:	07df      	lsls	r7, r3, #31
 800f614:	bf44      	itt	mi
 800f616:	f043 0320 	orrmi.w	r3, r3, #32
 800f61a:	6023      	strmi	r3, [r4, #0]
 800f61c:	b91e      	cbnz	r6, 800f626 <_printf_i+0x196>
 800f61e:	6823      	ldr	r3, [r4, #0]
 800f620:	f023 0320 	bic.w	r3, r3, #32
 800f624:	6023      	str	r3, [r4, #0]
 800f626:	2310      	movs	r3, #16
 800f628:	e7b0      	b.n	800f58c <_printf_i+0xfc>
 800f62a:	6823      	ldr	r3, [r4, #0]
 800f62c:	f043 0320 	orr.w	r3, r3, #32
 800f630:	6023      	str	r3, [r4, #0]
 800f632:	2378      	movs	r3, #120	; 0x78
 800f634:	4828      	ldr	r0, [pc, #160]	; (800f6d8 <_printf_i+0x248>)
 800f636:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f63a:	e7e3      	b.n	800f604 <_printf_i+0x174>
 800f63c:	0659      	lsls	r1, r3, #25
 800f63e:	bf48      	it	mi
 800f640:	b2b6      	uxthmi	r6, r6
 800f642:	e7e6      	b.n	800f612 <_printf_i+0x182>
 800f644:	4615      	mov	r5, r2
 800f646:	e7bb      	b.n	800f5c0 <_printf_i+0x130>
 800f648:	682b      	ldr	r3, [r5, #0]
 800f64a:	6826      	ldr	r6, [r4, #0]
 800f64c:	6961      	ldr	r1, [r4, #20]
 800f64e:	1d18      	adds	r0, r3, #4
 800f650:	6028      	str	r0, [r5, #0]
 800f652:	0635      	lsls	r5, r6, #24
 800f654:	681b      	ldr	r3, [r3, #0]
 800f656:	d501      	bpl.n	800f65c <_printf_i+0x1cc>
 800f658:	6019      	str	r1, [r3, #0]
 800f65a:	e002      	b.n	800f662 <_printf_i+0x1d2>
 800f65c:	0670      	lsls	r0, r6, #25
 800f65e:	d5fb      	bpl.n	800f658 <_printf_i+0x1c8>
 800f660:	8019      	strh	r1, [r3, #0]
 800f662:	2300      	movs	r3, #0
 800f664:	6123      	str	r3, [r4, #16]
 800f666:	4615      	mov	r5, r2
 800f668:	e7ba      	b.n	800f5e0 <_printf_i+0x150>
 800f66a:	682b      	ldr	r3, [r5, #0]
 800f66c:	1d1a      	adds	r2, r3, #4
 800f66e:	602a      	str	r2, [r5, #0]
 800f670:	681d      	ldr	r5, [r3, #0]
 800f672:	6862      	ldr	r2, [r4, #4]
 800f674:	2100      	movs	r1, #0
 800f676:	4628      	mov	r0, r5
 800f678:	f7f0 fdda 	bl	8000230 <memchr>
 800f67c:	b108      	cbz	r0, 800f682 <_printf_i+0x1f2>
 800f67e:	1b40      	subs	r0, r0, r5
 800f680:	6060      	str	r0, [r4, #4]
 800f682:	6863      	ldr	r3, [r4, #4]
 800f684:	6123      	str	r3, [r4, #16]
 800f686:	2300      	movs	r3, #0
 800f688:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f68c:	e7a8      	b.n	800f5e0 <_printf_i+0x150>
 800f68e:	6923      	ldr	r3, [r4, #16]
 800f690:	462a      	mov	r2, r5
 800f692:	4649      	mov	r1, r9
 800f694:	4640      	mov	r0, r8
 800f696:	47d0      	blx	sl
 800f698:	3001      	adds	r0, #1
 800f69a:	d0ab      	beq.n	800f5f4 <_printf_i+0x164>
 800f69c:	6823      	ldr	r3, [r4, #0]
 800f69e:	079b      	lsls	r3, r3, #30
 800f6a0:	d413      	bmi.n	800f6ca <_printf_i+0x23a>
 800f6a2:	68e0      	ldr	r0, [r4, #12]
 800f6a4:	9b03      	ldr	r3, [sp, #12]
 800f6a6:	4298      	cmp	r0, r3
 800f6a8:	bfb8      	it	lt
 800f6aa:	4618      	movlt	r0, r3
 800f6ac:	e7a4      	b.n	800f5f8 <_printf_i+0x168>
 800f6ae:	2301      	movs	r3, #1
 800f6b0:	4632      	mov	r2, r6
 800f6b2:	4649      	mov	r1, r9
 800f6b4:	4640      	mov	r0, r8
 800f6b6:	47d0      	blx	sl
 800f6b8:	3001      	adds	r0, #1
 800f6ba:	d09b      	beq.n	800f5f4 <_printf_i+0x164>
 800f6bc:	3501      	adds	r5, #1
 800f6be:	68e3      	ldr	r3, [r4, #12]
 800f6c0:	9903      	ldr	r1, [sp, #12]
 800f6c2:	1a5b      	subs	r3, r3, r1
 800f6c4:	42ab      	cmp	r3, r5
 800f6c6:	dcf2      	bgt.n	800f6ae <_printf_i+0x21e>
 800f6c8:	e7eb      	b.n	800f6a2 <_printf_i+0x212>
 800f6ca:	2500      	movs	r5, #0
 800f6cc:	f104 0619 	add.w	r6, r4, #25
 800f6d0:	e7f5      	b.n	800f6be <_printf_i+0x22e>
 800f6d2:	bf00      	nop
 800f6d4:	0802a04f 	.word	0x0802a04f
 800f6d8:	0802a060 	.word	0x0802a060

0800f6dc <_scanf_float>:
 800f6dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6e0:	b087      	sub	sp, #28
 800f6e2:	4617      	mov	r7, r2
 800f6e4:	9303      	str	r3, [sp, #12]
 800f6e6:	688b      	ldr	r3, [r1, #8]
 800f6e8:	1e5a      	subs	r2, r3, #1
 800f6ea:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800f6ee:	bf83      	ittte	hi
 800f6f0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800f6f4:	195b      	addhi	r3, r3, r5
 800f6f6:	9302      	strhi	r3, [sp, #8]
 800f6f8:	2300      	movls	r3, #0
 800f6fa:	bf86      	itte	hi
 800f6fc:	f240 135d 	movwhi	r3, #349	; 0x15d
 800f700:	608b      	strhi	r3, [r1, #8]
 800f702:	9302      	strls	r3, [sp, #8]
 800f704:	680b      	ldr	r3, [r1, #0]
 800f706:	468b      	mov	fp, r1
 800f708:	2500      	movs	r5, #0
 800f70a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800f70e:	f84b 3b1c 	str.w	r3, [fp], #28
 800f712:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f716:	4680      	mov	r8, r0
 800f718:	460c      	mov	r4, r1
 800f71a:	465e      	mov	r6, fp
 800f71c:	46aa      	mov	sl, r5
 800f71e:	46a9      	mov	r9, r5
 800f720:	9501      	str	r5, [sp, #4]
 800f722:	68a2      	ldr	r2, [r4, #8]
 800f724:	b152      	cbz	r2, 800f73c <_scanf_float+0x60>
 800f726:	683b      	ldr	r3, [r7, #0]
 800f728:	781b      	ldrb	r3, [r3, #0]
 800f72a:	2b4e      	cmp	r3, #78	; 0x4e
 800f72c:	d864      	bhi.n	800f7f8 <_scanf_float+0x11c>
 800f72e:	2b40      	cmp	r3, #64	; 0x40
 800f730:	d83c      	bhi.n	800f7ac <_scanf_float+0xd0>
 800f732:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800f736:	b2c8      	uxtb	r0, r1
 800f738:	280e      	cmp	r0, #14
 800f73a:	d93a      	bls.n	800f7b2 <_scanf_float+0xd6>
 800f73c:	f1b9 0f00 	cmp.w	r9, #0
 800f740:	d003      	beq.n	800f74a <_scanf_float+0x6e>
 800f742:	6823      	ldr	r3, [r4, #0]
 800f744:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f748:	6023      	str	r3, [r4, #0]
 800f74a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f74e:	f1ba 0f01 	cmp.w	sl, #1
 800f752:	f200 8113 	bhi.w	800f97c <_scanf_float+0x2a0>
 800f756:	455e      	cmp	r6, fp
 800f758:	f200 8105 	bhi.w	800f966 <_scanf_float+0x28a>
 800f75c:	2501      	movs	r5, #1
 800f75e:	4628      	mov	r0, r5
 800f760:	b007      	add	sp, #28
 800f762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f766:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800f76a:	2a0d      	cmp	r2, #13
 800f76c:	d8e6      	bhi.n	800f73c <_scanf_float+0x60>
 800f76e:	a101      	add	r1, pc, #4	; (adr r1, 800f774 <_scanf_float+0x98>)
 800f770:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f774:	0800f8b3 	.word	0x0800f8b3
 800f778:	0800f73d 	.word	0x0800f73d
 800f77c:	0800f73d 	.word	0x0800f73d
 800f780:	0800f73d 	.word	0x0800f73d
 800f784:	0800f913 	.word	0x0800f913
 800f788:	0800f8eb 	.word	0x0800f8eb
 800f78c:	0800f73d 	.word	0x0800f73d
 800f790:	0800f73d 	.word	0x0800f73d
 800f794:	0800f8c1 	.word	0x0800f8c1
 800f798:	0800f73d 	.word	0x0800f73d
 800f79c:	0800f73d 	.word	0x0800f73d
 800f7a0:	0800f73d 	.word	0x0800f73d
 800f7a4:	0800f73d 	.word	0x0800f73d
 800f7a8:	0800f879 	.word	0x0800f879
 800f7ac:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800f7b0:	e7db      	b.n	800f76a <_scanf_float+0x8e>
 800f7b2:	290e      	cmp	r1, #14
 800f7b4:	d8c2      	bhi.n	800f73c <_scanf_float+0x60>
 800f7b6:	a001      	add	r0, pc, #4	; (adr r0, 800f7bc <_scanf_float+0xe0>)
 800f7b8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f7bc:	0800f86b 	.word	0x0800f86b
 800f7c0:	0800f73d 	.word	0x0800f73d
 800f7c4:	0800f86b 	.word	0x0800f86b
 800f7c8:	0800f8ff 	.word	0x0800f8ff
 800f7cc:	0800f73d 	.word	0x0800f73d
 800f7d0:	0800f819 	.word	0x0800f819
 800f7d4:	0800f855 	.word	0x0800f855
 800f7d8:	0800f855 	.word	0x0800f855
 800f7dc:	0800f855 	.word	0x0800f855
 800f7e0:	0800f855 	.word	0x0800f855
 800f7e4:	0800f855 	.word	0x0800f855
 800f7e8:	0800f855 	.word	0x0800f855
 800f7ec:	0800f855 	.word	0x0800f855
 800f7f0:	0800f855 	.word	0x0800f855
 800f7f4:	0800f855 	.word	0x0800f855
 800f7f8:	2b6e      	cmp	r3, #110	; 0x6e
 800f7fa:	d809      	bhi.n	800f810 <_scanf_float+0x134>
 800f7fc:	2b60      	cmp	r3, #96	; 0x60
 800f7fe:	d8b2      	bhi.n	800f766 <_scanf_float+0x8a>
 800f800:	2b54      	cmp	r3, #84	; 0x54
 800f802:	d077      	beq.n	800f8f4 <_scanf_float+0x218>
 800f804:	2b59      	cmp	r3, #89	; 0x59
 800f806:	d199      	bne.n	800f73c <_scanf_float+0x60>
 800f808:	2d07      	cmp	r5, #7
 800f80a:	d197      	bne.n	800f73c <_scanf_float+0x60>
 800f80c:	2508      	movs	r5, #8
 800f80e:	e029      	b.n	800f864 <_scanf_float+0x188>
 800f810:	2b74      	cmp	r3, #116	; 0x74
 800f812:	d06f      	beq.n	800f8f4 <_scanf_float+0x218>
 800f814:	2b79      	cmp	r3, #121	; 0x79
 800f816:	e7f6      	b.n	800f806 <_scanf_float+0x12a>
 800f818:	6821      	ldr	r1, [r4, #0]
 800f81a:	05c8      	lsls	r0, r1, #23
 800f81c:	d51a      	bpl.n	800f854 <_scanf_float+0x178>
 800f81e:	9b02      	ldr	r3, [sp, #8]
 800f820:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800f824:	6021      	str	r1, [r4, #0]
 800f826:	f109 0901 	add.w	r9, r9, #1
 800f82a:	b11b      	cbz	r3, 800f834 <_scanf_float+0x158>
 800f82c:	3b01      	subs	r3, #1
 800f82e:	3201      	adds	r2, #1
 800f830:	9302      	str	r3, [sp, #8]
 800f832:	60a2      	str	r2, [r4, #8]
 800f834:	68a3      	ldr	r3, [r4, #8]
 800f836:	3b01      	subs	r3, #1
 800f838:	60a3      	str	r3, [r4, #8]
 800f83a:	6923      	ldr	r3, [r4, #16]
 800f83c:	3301      	adds	r3, #1
 800f83e:	6123      	str	r3, [r4, #16]
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	3b01      	subs	r3, #1
 800f844:	2b00      	cmp	r3, #0
 800f846:	607b      	str	r3, [r7, #4]
 800f848:	f340 8084 	ble.w	800f954 <_scanf_float+0x278>
 800f84c:	683b      	ldr	r3, [r7, #0]
 800f84e:	3301      	adds	r3, #1
 800f850:	603b      	str	r3, [r7, #0]
 800f852:	e766      	b.n	800f722 <_scanf_float+0x46>
 800f854:	eb1a 0f05 	cmn.w	sl, r5
 800f858:	f47f af70 	bne.w	800f73c <_scanf_float+0x60>
 800f85c:	6822      	ldr	r2, [r4, #0]
 800f85e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800f862:	6022      	str	r2, [r4, #0]
 800f864:	f806 3b01 	strb.w	r3, [r6], #1
 800f868:	e7e4      	b.n	800f834 <_scanf_float+0x158>
 800f86a:	6822      	ldr	r2, [r4, #0]
 800f86c:	0610      	lsls	r0, r2, #24
 800f86e:	f57f af65 	bpl.w	800f73c <_scanf_float+0x60>
 800f872:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f876:	e7f4      	b.n	800f862 <_scanf_float+0x186>
 800f878:	f1ba 0f00 	cmp.w	sl, #0
 800f87c:	d10e      	bne.n	800f89c <_scanf_float+0x1c0>
 800f87e:	f1b9 0f00 	cmp.w	r9, #0
 800f882:	d10e      	bne.n	800f8a2 <_scanf_float+0x1c6>
 800f884:	6822      	ldr	r2, [r4, #0]
 800f886:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f88a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f88e:	d108      	bne.n	800f8a2 <_scanf_float+0x1c6>
 800f890:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f894:	6022      	str	r2, [r4, #0]
 800f896:	f04f 0a01 	mov.w	sl, #1
 800f89a:	e7e3      	b.n	800f864 <_scanf_float+0x188>
 800f89c:	f1ba 0f02 	cmp.w	sl, #2
 800f8a0:	d055      	beq.n	800f94e <_scanf_float+0x272>
 800f8a2:	2d01      	cmp	r5, #1
 800f8a4:	d002      	beq.n	800f8ac <_scanf_float+0x1d0>
 800f8a6:	2d04      	cmp	r5, #4
 800f8a8:	f47f af48 	bne.w	800f73c <_scanf_float+0x60>
 800f8ac:	3501      	adds	r5, #1
 800f8ae:	b2ed      	uxtb	r5, r5
 800f8b0:	e7d8      	b.n	800f864 <_scanf_float+0x188>
 800f8b2:	f1ba 0f01 	cmp.w	sl, #1
 800f8b6:	f47f af41 	bne.w	800f73c <_scanf_float+0x60>
 800f8ba:	f04f 0a02 	mov.w	sl, #2
 800f8be:	e7d1      	b.n	800f864 <_scanf_float+0x188>
 800f8c0:	b97d      	cbnz	r5, 800f8e2 <_scanf_float+0x206>
 800f8c2:	f1b9 0f00 	cmp.w	r9, #0
 800f8c6:	f47f af3c 	bne.w	800f742 <_scanf_float+0x66>
 800f8ca:	6822      	ldr	r2, [r4, #0]
 800f8cc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f8d0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f8d4:	f47f af39 	bne.w	800f74a <_scanf_float+0x6e>
 800f8d8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f8dc:	6022      	str	r2, [r4, #0]
 800f8de:	2501      	movs	r5, #1
 800f8e0:	e7c0      	b.n	800f864 <_scanf_float+0x188>
 800f8e2:	2d03      	cmp	r5, #3
 800f8e4:	d0e2      	beq.n	800f8ac <_scanf_float+0x1d0>
 800f8e6:	2d05      	cmp	r5, #5
 800f8e8:	e7de      	b.n	800f8a8 <_scanf_float+0x1cc>
 800f8ea:	2d02      	cmp	r5, #2
 800f8ec:	f47f af26 	bne.w	800f73c <_scanf_float+0x60>
 800f8f0:	2503      	movs	r5, #3
 800f8f2:	e7b7      	b.n	800f864 <_scanf_float+0x188>
 800f8f4:	2d06      	cmp	r5, #6
 800f8f6:	f47f af21 	bne.w	800f73c <_scanf_float+0x60>
 800f8fa:	2507      	movs	r5, #7
 800f8fc:	e7b2      	b.n	800f864 <_scanf_float+0x188>
 800f8fe:	6822      	ldr	r2, [r4, #0]
 800f900:	0591      	lsls	r1, r2, #22
 800f902:	f57f af1b 	bpl.w	800f73c <_scanf_float+0x60>
 800f906:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800f90a:	6022      	str	r2, [r4, #0]
 800f90c:	f8cd 9004 	str.w	r9, [sp, #4]
 800f910:	e7a8      	b.n	800f864 <_scanf_float+0x188>
 800f912:	6822      	ldr	r2, [r4, #0]
 800f914:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800f918:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800f91c:	d006      	beq.n	800f92c <_scanf_float+0x250>
 800f91e:	0550      	lsls	r0, r2, #21
 800f920:	f57f af0c 	bpl.w	800f73c <_scanf_float+0x60>
 800f924:	f1b9 0f00 	cmp.w	r9, #0
 800f928:	f43f af0f 	beq.w	800f74a <_scanf_float+0x6e>
 800f92c:	0591      	lsls	r1, r2, #22
 800f92e:	bf58      	it	pl
 800f930:	9901      	ldrpl	r1, [sp, #4]
 800f932:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f936:	bf58      	it	pl
 800f938:	eba9 0101 	subpl.w	r1, r9, r1
 800f93c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800f940:	bf58      	it	pl
 800f942:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f946:	6022      	str	r2, [r4, #0]
 800f948:	f04f 0900 	mov.w	r9, #0
 800f94c:	e78a      	b.n	800f864 <_scanf_float+0x188>
 800f94e:	f04f 0a03 	mov.w	sl, #3
 800f952:	e787      	b.n	800f864 <_scanf_float+0x188>
 800f954:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800f958:	4639      	mov	r1, r7
 800f95a:	4640      	mov	r0, r8
 800f95c:	4798      	blx	r3
 800f95e:	2800      	cmp	r0, #0
 800f960:	f43f aedf 	beq.w	800f722 <_scanf_float+0x46>
 800f964:	e6ea      	b.n	800f73c <_scanf_float+0x60>
 800f966:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f96a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f96e:	463a      	mov	r2, r7
 800f970:	4640      	mov	r0, r8
 800f972:	4798      	blx	r3
 800f974:	6923      	ldr	r3, [r4, #16]
 800f976:	3b01      	subs	r3, #1
 800f978:	6123      	str	r3, [r4, #16]
 800f97a:	e6ec      	b.n	800f756 <_scanf_float+0x7a>
 800f97c:	1e6b      	subs	r3, r5, #1
 800f97e:	2b06      	cmp	r3, #6
 800f980:	d825      	bhi.n	800f9ce <_scanf_float+0x2f2>
 800f982:	2d02      	cmp	r5, #2
 800f984:	d836      	bhi.n	800f9f4 <_scanf_float+0x318>
 800f986:	455e      	cmp	r6, fp
 800f988:	f67f aee8 	bls.w	800f75c <_scanf_float+0x80>
 800f98c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f990:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f994:	463a      	mov	r2, r7
 800f996:	4640      	mov	r0, r8
 800f998:	4798      	blx	r3
 800f99a:	6923      	ldr	r3, [r4, #16]
 800f99c:	3b01      	subs	r3, #1
 800f99e:	6123      	str	r3, [r4, #16]
 800f9a0:	e7f1      	b.n	800f986 <_scanf_float+0x2aa>
 800f9a2:	9802      	ldr	r0, [sp, #8]
 800f9a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f9a8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800f9ac:	9002      	str	r0, [sp, #8]
 800f9ae:	463a      	mov	r2, r7
 800f9b0:	4640      	mov	r0, r8
 800f9b2:	4798      	blx	r3
 800f9b4:	6923      	ldr	r3, [r4, #16]
 800f9b6:	3b01      	subs	r3, #1
 800f9b8:	6123      	str	r3, [r4, #16]
 800f9ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f9be:	fa5f fa8a 	uxtb.w	sl, sl
 800f9c2:	f1ba 0f02 	cmp.w	sl, #2
 800f9c6:	d1ec      	bne.n	800f9a2 <_scanf_float+0x2c6>
 800f9c8:	3d03      	subs	r5, #3
 800f9ca:	b2ed      	uxtb	r5, r5
 800f9cc:	1b76      	subs	r6, r6, r5
 800f9ce:	6823      	ldr	r3, [r4, #0]
 800f9d0:	05da      	lsls	r2, r3, #23
 800f9d2:	d52f      	bpl.n	800fa34 <_scanf_float+0x358>
 800f9d4:	055b      	lsls	r3, r3, #21
 800f9d6:	d510      	bpl.n	800f9fa <_scanf_float+0x31e>
 800f9d8:	455e      	cmp	r6, fp
 800f9da:	f67f aebf 	bls.w	800f75c <_scanf_float+0x80>
 800f9de:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f9e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f9e6:	463a      	mov	r2, r7
 800f9e8:	4640      	mov	r0, r8
 800f9ea:	4798      	blx	r3
 800f9ec:	6923      	ldr	r3, [r4, #16]
 800f9ee:	3b01      	subs	r3, #1
 800f9f0:	6123      	str	r3, [r4, #16]
 800f9f2:	e7f1      	b.n	800f9d8 <_scanf_float+0x2fc>
 800f9f4:	46aa      	mov	sl, r5
 800f9f6:	9602      	str	r6, [sp, #8]
 800f9f8:	e7df      	b.n	800f9ba <_scanf_float+0x2de>
 800f9fa:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f9fe:	6923      	ldr	r3, [r4, #16]
 800fa00:	2965      	cmp	r1, #101	; 0x65
 800fa02:	f103 33ff 	add.w	r3, r3, #4294967295
 800fa06:	f106 35ff 	add.w	r5, r6, #4294967295
 800fa0a:	6123      	str	r3, [r4, #16]
 800fa0c:	d00c      	beq.n	800fa28 <_scanf_float+0x34c>
 800fa0e:	2945      	cmp	r1, #69	; 0x45
 800fa10:	d00a      	beq.n	800fa28 <_scanf_float+0x34c>
 800fa12:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fa16:	463a      	mov	r2, r7
 800fa18:	4640      	mov	r0, r8
 800fa1a:	4798      	blx	r3
 800fa1c:	6923      	ldr	r3, [r4, #16]
 800fa1e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800fa22:	3b01      	subs	r3, #1
 800fa24:	1eb5      	subs	r5, r6, #2
 800fa26:	6123      	str	r3, [r4, #16]
 800fa28:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fa2c:	463a      	mov	r2, r7
 800fa2e:	4640      	mov	r0, r8
 800fa30:	4798      	blx	r3
 800fa32:	462e      	mov	r6, r5
 800fa34:	6825      	ldr	r5, [r4, #0]
 800fa36:	f015 0510 	ands.w	r5, r5, #16
 800fa3a:	d159      	bne.n	800faf0 <_scanf_float+0x414>
 800fa3c:	7035      	strb	r5, [r6, #0]
 800fa3e:	6823      	ldr	r3, [r4, #0]
 800fa40:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800fa44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800fa48:	d11b      	bne.n	800fa82 <_scanf_float+0x3a6>
 800fa4a:	9b01      	ldr	r3, [sp, #4]
 800fa4c:	454b      	cmp	r3, r9
 800fa4e:	eba3 0209 	sub.w	r2, r3, r9
 800fa52:	d123      	bne.n	800fa9c <_scanf_float+0x3c0>
 800fa54:	2200      	movs	r2, #0
 800fa56:	4659      	mov	r1, fp
 800fa58:	4640      	mov	r0, r8
 800fa5a:	f000 ff0f 	bl	801087c <_strtod_r>
 800fa5e:	6822      	ldr	r2, [r4, #0]
 800fa60:	9b03      	ldr	r3, [sp, #12]
 800fa62:	f012 0f02 	tst.w	r2, #2
 800fa66:	ec57 6b10 	vmov	r6, r7, d0
 800fa6a:	681b      	ldr	r3, [r3, #0]
 800fa6c:	d021      	beq.n	800fab2 <_scanf_float+0x3d6>
 800fa6e:	9903      	ldr	r1, [sp, #12]
 800fa70:	1d1a      	adds	r2, r3, #4
 800fa72:	600a      	str	r2, [r1, #0]
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	e9c3 6700 	strd	r6, r7, [r3]
 800fa7a:	68e3      	ldr	r3, [r4, #12]
 800fa7c:	3301      	adds	r3, #1
 800fa7e:	60e3      	str	r3, [r4, #12]
 800fa80:	e66d      	b.n	800f75e <_scanf_float+0x82>
 800fa82:	9b04      	ldr	r3, [sp, #16]
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d0e5      	beq.n	800fa54 <_scanf_float+0x378>
 800fa88:	9905      	ldr	r1, [sp, #20]
 800fa8a:	230a      	movs	r3, #10
 800fa8c:	462a      	mov	r2, r5
 800fa8e:	3101      	adds	r1, #1
 800fa90:	4640      	mov	r0, r8
 800fa92:	f000 ff7b 	bl	801098c <_strtol_r>
 800fa96:	9b04      	ldr	r3, [sp, #16]
 800fa98:	9e05      	ldr	r6, [sp, #20]
 800fa9a:	1ac2      	subs	r2, r0, r3
 800fa9c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800faa0:	429e      	cmp	r6, r3
 800faa2:	bf28      	it	cs
 800faa4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800faa8:	4912      	ldr	r1, [pc, #72]	; (800faf4 <_scanf_float+0x418>)
 800faaa:	4630      	mov	r0, r6
 800faac:	f000 f8a2 	bl	800fbf4 <siprintf>
 800fab0:	e7d0      	b.n	800fa54 <_scanf_float+0x378>
 800fab2:	9903      	ldr	r1, [sp, #12]
 800fab4:	f012 0f04 	tst.w	r2, #4
 800fab8:	f103 0204 	add.w	r2, r3, #4
 800fabc:	600a      	str	r2, [r1, #0]
 800fabe:	d1d9      	bne.n	800fa74 <_scanf_float+0x398>
 800fac0:	f8d3 8000 	ldr.w	r8, [r3]
 800fac4:	ee10 2a10 	vmov	r2, s0
 800fac8:	ee10 0a10 	vmov	r0, s0
 800facc:	463b      	mov	r3, r7
 800face:	4639      	mov	r1, r7
 800fad0:	f7f1 f854 	bl	8000b7c <__aeabi_dcmpun>
 800fad4:	b128      	cbz	r0, 800fae2 <_scanf_float+0x406>
 800fad6:	4808      	ldr	r0, [pc, #32]	; (800faf8 <_scanf_float+0x41c>)
 800fad8:	f000 f886 	bl	800fbe8 <nanf>
 800fadc:	ed88 0a00 	vstr	s0, [r8]
 800fae0:	e7cb      	b.n	800fa7a <_scanf_float+0x39e>
 800fae2:	4630      	mov	r0, r6
 800fae4:	4639      	mov	r1, r7
 800fae6:	f7f1 f8a7 	bl	8000c38 <__aeabi_d2f>
 800faea:	f8c8 0000 	str.w	r0, [r8]
 800faee:	e7c4      	b.n	800fa7a <_scanf_float+0x39e>
 800faf0:	2500      	movs	r5, #0
 800faf2:	e634      	b.n	800f75e <_scanf_float+0x82>
 800faf4:	0802a071 	.word	0x0802a071
 800faf8:	0802a027 	.word	0x0802a027

0800fafc <_puts_r>:
 800fafc:	b570      	push	{r4, r5, r6, lr}
 800fafe:	460e      	mov	r6, r1
 800fb00:	4605      	mov	r5, r0
 800fb02:	b118      	cbz	r0, 800fb0c <_puts_r+0x10>
 800fb04:	6983      	ldr	r3, [r0, #24]
 800fb06:	b90b      	cbnz	r3, 800fb0c <_puts_r+0x10>
 800fb08:	f001 ff9e 	bl	8011a48 <__sinit>
 800fb0c:	69ab      	ldr	r3, [r5, #24]
 800fb0e:	68ac      	ldr	r4, [r5, #8]
 800fb10:	b913      	cbnz	r3, 800fb18 <_puts_r+0x1c>
 800fb12:	4628      	mov	r0, r5
 800fb14:	f001 ff98 	bl	8011a48 <__sinit>
 800fb18:	4b2c      	ldr	r3, [pc, #176]	; (800fbcc <_puts_r+0xd0>)
 800fb1a:	429c      	cmp	r4, r3
 800fb1c:	d120      	bne.n	800fb60 <_puts_r+0x64>
 800fb1e:	686c      	ldr	r4, [r5, #4]
 800fb20:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fb22:	07db      	lsls	r3, r3, #31
 800fb24:	d405      	bmi.n	800fb32 <_puts_r+0x36>
 800fb26:	89a3      	ldrh	r3, [r4, #12]
 800fb28:	0598      	lsls	r0, r3, #22
 800fb2a:	d402      	bmi.n	800fb32 <_puts_r+0x36>
 800fb2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fb2e:	f002 fb9c 	bl	801226a <__retarget_lock_acquire_recursive>
 800fb32:	89a3      	ldrh	r3, [r4, #12]
 800fb34:	0719      	lsls	r1, r3, #28
 800fb36:	d51d      	bpl.n	800fb74 <_puts_r+0x78>
 800fb38:	6923      	ldr	r3, [r4, #16]
 800fb3a:	b1db      	cbz	r3, 800fb74 <_puts_r+0x78>
 800fb3c:	3e01      	subs	r6, #1
 800fb3e:	68a3      	ldr	r3, [r4, #8]
 800fb40:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800fb44:	3b01      	subs	r3, #1
 800fb46:	60a3      	str	r3, [r4, #8]
 800fb48:	bb39      	cbnz	r1, 800fb9a <_puts_r+0x9e>
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	da38      	bge.n	800fbc0 <_puts_r+0xc4>
 800fb4e:	4622      	mov	r2, r4
 800fb50:	210a      	movs	r1, #10
 800fb52:	4628      	mov	r0, r5
 800fb54:	f000 ff1c 	bl	8010990 <__swbuf_r>
 800fb58:	3001      	adds	r0, #1
 800fb5a:	d011      	beq.n	800fb80 <_puts_r+0x84>
 800fb5c:	250a      	movs	r5, #10
 800fb5e:	e011      	b.n	800fb84 <_puts_r+0x88>
 800fb60:	4b1b      	ldr	r3, [pc, #108]	; (800fbd0 <_puts_r+0xd4>)
 800fb62:	429c      	cmp	r4, r3
 800fb64:	d101      	bne.n	800fb6a <_puts_r+0x6e>
 800fb66:	68ac      	ldr	r4, [r5, #8]
 800fb68:	e7da      	b.n	800fb20 <_puts_r+0x24>
 800fb6a:	4b1a      	ldr	r3, [pc, #104]	; (800fbd4 <_puts_r+0xd8>)
 800fb6c:	429c      	cmp	r4, r3
 800fb6e:	bf08      	it	eq
 800fb70:	68ec      	ldreq	r4, [r5, #12]
 800fb72:	e7d5      	b.n	800fb20 <_puts_r+0x24>
 800fb74:	4621      	mov	r1, r4
 800fb76:	4628      	mov	r0, r5
 800fb78:	f000 ff5c 	bl	8010a34 <__swsetup_r>
 800fb7c:	2800      	cmp	r0, #0
 800fb7e:	d0dd      	beq.n	800fb3c <_puts_r+0x40>
 800fb80:	f04f 35ff 	mov.w	r5, #4294967295
 800fb84:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fb86:	07da      	lsls	r2, r3, #31
 800fb88:	d405      	bmi.n	800fb96 <_puts_r+0x9a>
 800fb8a:	89a3      	ldrh	r3, [r4, #12]
 800fb8c:	059b      	lsls	r3, r3, #22
 800fb8e:	d402      	bmi.n	800fb96 <_puts_r+0x9a>
 800fb90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fb92:	f002 fb6b 	bl	801226c <__retarget_lock_release_recursive>
 800fb96:	4628      	mov	r0, r5
 800fb98:	bd70      	pop	{r4, r5, r6, pc}
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	da04      	bge.n	800fba8 <_puts_r+0xac>
 800fb9e:	69a2      	ldr	r2, [r4, #24]
 800fba0:	429a      	cmp	r2, r3
 800fba2:	dc06      	bgt.n	800fbb2 <_puts_r+0xb6>
 800fba4:	290a      	cmp	r1, #10
 800fba6:	d004      	beq.n	800fbb2 <_puts_r+0xb6>
 800fba8:	6823      	ldr	r3, [r4, #0]
 800fbaa:	1c5a      	adds	r2, r3, #1
 800fbac:	6022      	str	r2, [r4, #0]
 800fbae:	7019      	strb	r1, [r3, #0]
 800fbb0:	e7c5      	b.n	800fb3e <_puts_r+0x42>
 800fbb2:	4622      	mov	r2, r4
 800fbb4:	4628      	mov	r0, r5
 800fbb6:	f000 feeb 	bl	8010990 <__swbuf_r>
 800fbba:	3001      	adds	r0, #1
 800fbbc:	d1bf      	bne.n	800fb3e <_puts_r+0x42>
 800fbbe:	e7df      	b.n	800fb80 <_puts_r+0x84>
 800fbc0:	6823      	ldr	r3, [r4, #0]
 800fbc2:	250a      	movs	r5, #10
 800fbc4:	1c5a      	adds	r2, r3, #1
 800fbc6:	6022      	str	r2, [r4, #0]
 800fbc8:	701d      	strb	r5, [r3, #0]
 800fbca:	e7db      	b.n	800fb84 <_puts_r+0x88>
 800fbcc:	0802a29c 	.word	0x0802a29c
 800fbd0:	0802a2bc 	.word	0x0802a2bc
 800fbd4:	0802a27c 	.word	0x0802a27c

0800fbd8 <puts>:
 800fbd8:	4b02      	ldr	r3, [pc, #8]	; (800fbe4 <puts+0xc>)
 800fbda:	4601      	mov	r1, r0
 800fbdc:	6818      	ldr	r0, [r3, #0]
 800fbde:	f7ff bf8d 	b.w	800fafc <_puts_r>
 800fbe2:	bf00      	nop
 800fbe4:	200000dc 	.word	0x200000dc

0800fbe8 <nanf>:
 800fbe8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800fbf0 <nanf+0x8>
 800fbec:	4770      	bx	lr
 800fbee:	bf00      	nop
 800fbf0:	7fc00000 	.word	0x7fc00000

0800fbf4 <siprintf>:
 800fbf4:	b40e      	push	{r1, r2, r3}
 800fbf6:	b500      	push	{lr}
 800fbf8:	b09c      	sub	sp, #112	; 0x70
 800fbfa:	ab1d      	add	r3, sp, #116	; 0x74
 800fbfc:	9002      	str	r0, [sp, #8]
 800fbfe:	9006      	str	r0, [sp, #24]
 800fc00:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800fc04:	4809      	ldr	r0, [pc, #36]	; (800fc2c <siprintf+0x38>)
 800fc06:	9107      	str	r1, [sp, #28]
 800fc08:	9104      	str	r1, [sp, #16]
 800fc0a:	4909      	ldr	r1, [pc, #36]	; (800fc30 <siprintf+0x3c>)
 800fc0c:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc10:	9105      	str	r1, [sp, #20]
 800fc12:	6800      	ldr	r0, [r0, #0]
 800fc14:	9301      	str	r3, [sp, #4]
 800fc16:	a902      	add	r1, sp, #8
 800fc18:	f003 fa04 	bl	8013024 <_svfiprintf_r>
 800fc1c:	9b02      	ldr	r3, [sp, #8]
 800fc1e:	2200      	movs	r2, #0
 800fc20:	701a      	strb	r2, [r3, #0]
 800fc22:	b01c      	add	sp, #112	; 0x70
 800fc24:	f85d eb04 	ldr.w	lr, [sp], #4
 800fc28:	b003      	add	sp, #12
 800fc2a:	4770      	bx	lr
 800fc2c:	200000dc 	.word	0x200000dc
 800fc30:	ffff0208 	.word	0xffff0208

0800fc34 <sulp>:
 800fc34:	b570      	push	{r4, r5, r6, lr}
 800fc36:	4604      	mov	r4, r0
 800fc38:	460d      	mov	r5, r1
 800fc3a:	ec45 4b10 	vmov	d0, r4, r5
 800fc3e:	4616      	mov	r6, r2
 800fc40:	f002 ff20 	bl	8012a84 <__ulp>
 800fc44:	ec51 0b10 	vmov	r0, r1, d0
 800fc48:	b17e      	cbz	r6, 800fc6a <sulp+0x36>
 800fc4a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800fc4e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	dd09      	ble.n	800fc6a <sulp+0x36>
 800fc56:	051b      	lsls	r3, r3, #20
 800fc58:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800fc5c:	2400      	movs	r4, #0
 800fc5e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800fc62:	4622      	mov	r2, r4
 800fc64:	462b      	mov	r3, r5
 800fc66:	f7f0 fcef 	bl	8000648 <__aeabi_dmul>
 800fc6a:	bd70      	pop	{r4, r5, r6, pc}
 800fc6c:	0000      	movs	r0, r0
	...

0800fc70 <_strtod_l>:
 800fc70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc74:	ed2d 8b02 	vpush	{d8}
 800fc78:	b09d      	sub	sp, #116	; 0x74
 800fc7a:	461f      	mov	r7, r3
 800fc7c:	2300      	movs	r3, #0
 800fc7e:	9318      	str	r3, [sp, #96]	; 0x60
 800fc80:	4ba2      	ldr	r3, [pc, #648]	; (800ff0c <_strtod_l+0x29c>)
 800fc82:	9213      	str	r2, [sp, #76]	; 0x4c
 800fc84:	681b      	ldr	r3, [r3, #0]
 800fc86:	9305      	str	r3, [sp, #20]
 800fc88:	4604      	mov	r4, r0
 800fc8a:	4618      	mov	r0, r3
 800fc8c:	4688      	mov	r8, r1
 800fc8e:	f7f0 fac7 	bl	8000220 <strlen>
 800fc92:	f04f 0a00 	mov.w	sl, #0
 800fc96:	4605      	mov	r5, r0
 800fc98:	f04f 0b00 	mov.w	fp, #0
 800fc9c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800fca0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fca2:	781a      	ldrb	r2, [r3, #0]
 800fca4:	2a2b      	cmp	r2, #43	; 0x2b
 800fca6:	d04e      	beq.n	800fd46 <_strtod_l+0xd6>
 800fca8:	d83b      	bhi.n	800fd22 <_strtod_l+0xb2>
 800fcaa:	2a0d      	cmp	r2, #13
 800fcac:	d834      	bhi.n	800fd18 <_strtod_l+0xa8>
 800fcae:	2a08      	cmp	r2, #8
 800fcb0:	d834      	bhi.n	800fd1c <_strtod_l+0xac>
 800fcb2:	2a00      	cmp	r2, #0
 800fcb4:	d03e      	beq.n	800fd34 <_strtod_l+0xc4>
 800fcb6:	2300      	movs	r3, #0
 800fcb8:	930a      	str	r3, [sp, #40]	; 0x28
 800fcba:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800fcbc:	7833      	ldrb	r3, [r6, #0]
 800fcbe:	2b30      	cmp	r3, #48	; 0x30
 800fcc0:	f040 80b0 	bne.w	800fe24 <_strtod_l+0x1b4>
 800fcc4:	7873      	ldrb	r3, [r6, #1]
 800fcc6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800fcca:	2b58      	cmp	r3, #88	; 0x58
 800fccc:	d168      	bne.n	800fda0 <_strtod_l+0x130>
 800fcce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fcd0:	9301      	str	r3, [sp, #4]
 800fcd2:	ab18      	add	r3, sp, #96	; 0x60
 800fcd4:	9702      	str	r7, [sp, #8]
 800fcd6:	9300      	str	r3, [sp, #0]
 800fcd8:	4a8d      	ldr	r2, [pc, #564]	; (800ff10 <_strtod_l+0x2a0>)
 800fcda:	ab19      	add	r3, sp, #100	; 0x64
 800fcdc:	a917      	add	r1, sp, #92	; 0x5c
 800fcde:	4620      	mov	r0, r4
 800fce0:	f001 ffb6 	bl	8011c50 <__gethex>
 800fce4:	f010 0707 	ands.w	r7, r0, #7
 800fce8:	4605      	mov	r5, r0
 800fcea:	d005      	beq.n	800fcf8 <_strtod_l+0x88>
 800fcec:	2f06      	cmp	r7, #6
 800fcee:	d12c      	bne.n	800fd4a <_strtod_l+0xda>
 800fcf0:	3601      	adds	r6, #1
 800fcf2:	2300      	movs	r3, #0
 800fcf4:	9617      	str	r6, [sp, #92]	; 0x5c
 800fcf6:	930a      	str	r3, [sp, #40]	; 0x28
 800fcf8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fcfa:	2b00      	cmp	r3, #0
 800fcfc:	f040 8590 	bne.w	8010820 <_strtod_l+0xbb0>
 800fd00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fd02:	b1eb      	cbz	r3, 800fd40 <_strtod_l+0xd0>
 800fd04:	4652      	mov	r2, sl
 800fd06:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800fd0a:	ec43 2b10 	vmov	d0, r2, r3
 800fd0e:	b01d      	add	sp, #116	; 0x74
 800fd10:	ecbd 8b02 	vpop	{d8}
 800fd14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd18:	2a20      	cmp	r2, #32
 800fd1a:	d1cc      	bne.n	800fcb6 <_strtod_l+0x46>
 800fd1c:	3301      	adds	r3, #1
 800fd1e:	9317      	str	r3, [sp, #92]	; 0x5c
 800fd20:	e7be      	b.n	800fca0 <_strtod_l+0x30>
 800fd22:	2a2d      	cmp	r2, #45	; 0x2d
 800fd24:	d1c7      	bne.n	800fcb6 <_strtod_l+0x46>
 800fd26:	2201      	movs	r2, #1
 800fd28:	920a      	str	r2, [sp, #40]	; 0x28
 800fd2a:	1c5a      	adds	r2, r3, #1
 800fd2c:	9217      	str	r2, [sp, #92]	; 0x5c
 800fd2e:	785b      	ldrb	r3, [r3, #1]
 800fd30:	2b00      	cmp	r3, #0
 800fd32:	d1c2      	bne.n	800fcba <_strtod_l+0x4a>
 800fd34:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fd36:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	f040 856e 	bne.w	801081c <_strtod_l+0xbac>
 800fd40:	4652      	mov	r2, sl
 800fd42:	465b      	mov	r3, fp
 800fd44:	e7e1      	b.n	800fd0a <_strtod_l+0x9a>
 800fd46:	2200      	movs	r2, #0
 800fd48:	e7ee      	b.n	800fd28 <_strtod_l+0xb8>
 800fd4a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800fd4c:	b13a      	cbz	r2, 800fd5e <_strtod_l+0xee>
 800fd4e:	2135      	movs	r1, #53	; 0x35
 800fd50:	a81a      	add	r0, sp, #104	; 0x68
 800fd52:	f002 ffa2 	bl	8012c9a <__copybits>
 800fd56:	9918      	ldr	r1, [sp, #96]	; 0x60
 800fd58:	4620      	mov	r0, r4
 800fd5a:	f002 fb61 	bl	8012420 <_Bfree>
 800fd5e:	3f01      	subs	r7, #1
 800fd60:	2f04      	cmp	r7, #4
 800fd62:	d806      	bhi.n	800fd72 <_strtod_l+0x102>
 800fd64:	e8df f007 	tbb	[pc, r7]
 800fd68:	1714030a 	.word	0x1714030a
 800fd6c:	0a          	.byte	0x0a
 800fd6d:	00          	.byte	0x00
 800fd6e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800fd72:	0728      	lsls	r0, r5, #28
 800fd74:	d5c0      	bpl.n	800fcf8 <_strtod_l+0x88>
 800fd76:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800fd7a:	e7bd      	b.n	800fcf8 <_strtod_l+0x88>
 800fd7c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800fd80:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800fd82:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800fd86:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800fd8a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800fd8e:	e7f0      	b.n	800fd72 <_strtod_l+0x102>
 800fd90:	f8df b180 	ldr.w	fp, [pc, #384]	; 800ff14 <_strtod_l+0x2a4>
 800fd94:	e7ed      	b.n	800fd72 <_strtod_l+0x102>
 800fd96:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800fd9a:	f04f 3aff 	mov.w	sl, #4294967295
 800fd9e:	e7e8      	b.n	800fd72 <_strtod_l+0x102>
 800fda0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fda2:	1c5a      	adds	r2, r3, #1
 800fda4:	9217      	str	r2, [sp, #92]	; 0x5c
 800fda6:	785b      	ldrb	r3, [r3, #1]
 800fda8:	2b30      	cmp	r3, #48	; 0x30
 800fdaa:	d0f9      	beq.n	800fda0 <_strtod_l+0x130>
 800fdac:	2b00      	cmp	r3, #0
 800fdae:	d0a3      	beq.n	800fcf8 <_strtod_l+0x88>
 800fdb0:	2301      	movs	r3, #1
 800fdb2:	f04f 0900 	mov.w	r9, #0
 800fdb6:	9304      	str	r3, [sp, #16]
 800fdb8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fdba:	9308      	str	r3, [sp, #32]
 800fdbc:	f8cd 901c 	str.w	r9, [sp, #28]
 800fdc0:	464f      	mov	r7, r9
 800fdc2:	220a      	movs	r2, #10
 800fdc4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800fdc6:	7806      	ldrb	r6, [r0, #0]
 800fdc8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800fdcc:	b2d9      	uxtb	r1, r3
 800fdce:	2909      	cmp	r1, #9
 800fdd0:	d92a      	bls.n	800fe28 <_strtod_l+0x1b8>
 800fdd2:	9905      	ldr	r1, [sp, #20]
 800fdd4:	462a      	mov	r2, r5
 800fdd6:	f003 fac6 	bl	8013366 <strncmp>
 800fdda:	b398      	cbz	r0, 800fe44 <_strtod_l+0x1d4>
 800fddc:	2000      	movs	r0, #0
 800fdde:	4632      	mov	r2, r6
 800fde0:	463d      	mov	r5, r7
 800fde2:	9005      	str	r0, [sp, #20]
 800fde4:	4603      	mov	r3, r0
 800fde6:	2a65      	cmp	r2, #101	; 0x65
 800fde8:	d001      	beq.n	800fdee <_strtod_l+0x17e>
 800fdea:	2a45      	cmp	r2, #69	; 0x45
 800fdec:	d118      	bne.n	800fe20 <_strtod_l+0x1b0>
 800fdee:	b91d      	cbnz	r5, 800fdf8 <_strtod_l+0x188>
 800fdf0:	9a04      	ldr	r2, [sp, #16]
 800fdf2:	4302      	orrs	r2, r0
 800fdf4:	d09e      	beq.n	800fd34 <_strtod_l+0xc4>
 800fdf6:	2500      	movs	r5, #0
 800fdf8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800fdfc:	f108 0201 	add.w	r2, r8, #1
 800fe00:	9217      	str	r2, [sp, #92]	; 0x5c
 800fe02:	f898 2001 	ldrb.w	r2, [r8, #1]
 800fe06:	2a2b      	cmp	r2, #43	; 0x2b
 800fe08:	d075      	beq.n	800fef6 <_strtod_l+0x286>
 800fe0a:	2a2d      	cmp	r2, #45	; 0x2d
 800fe0c:	d07b      	beq.n	800ff06 <_strtod_l+0x296>
 800fe0e:	f04f 0c00 	mov.w	ip, #0
 800fe12:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800fe16:	2909      	cmp	r1, #9
 800fe18:	f240 8082 	bls.w	800ff20 <_strtod_l+0x2b0>
 800fe1c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800fe20:	2600      	movs	r6, #0
 800fe22:	e09d      	b.n	800ff60 <_strtod_l+0x2f0>
 800fe24:	2300      	movs	r3, #0
 800fe26:	e7c4      	b.n	800fdb2 <_strtod_l+0x142>
 800fe28:	2f08      	cmp	r7, #8
 800fe2a:	bfd8      	it	le
 800fe2c:	9907      	ldrle	r1, [sp, #28]
 800fe2e:	f100 0001 	add.w	r0, r0, #1
 800fe32:	bfda      	itte	le
 800fe34:	fb02 3301 	mlale	r3, r2, r1, r3
 800fe38:	9307      	strle	r3, [sp, #28]
 800fe3a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800fe3e:	3701      	adds	r7, #1
 800fe40:	9017      	str	r0, [sp, #92]	; 0x5c
 800fe42:	e7bf      	b.n	800fdc4 <_strtod_l+0x154>
 800fe44:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fe46:	195a      	adds	r2, r3, r5
 800fe48:	9217      	str	r2, [sp, #92]	; 0x5c
 800fe4a:	5d5a      	ldrb	r2, [r3, r5]
 800fe4c:	2f00      	cmp	r7, #0
 800fe4e:	d037      	beq.n	800fec0 <_strtod_l+0x250>
 800fe50:	9005      	str	r0, [sp, #20]
 800fe52:	463d      	mov	r5, r7
 800fe54:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800fe58:	2b09      	cmp	r3, #9
 800fe5a:	d912      	bls.n	800fe82 <_strtod_l+0x212>
 800fe5c:	2301      	movs	r3, #1
 800fe5e:	e7c2      	b.n	800fde6 <_strtod_l+0x176>
 800fe60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fe62:	1c5a      	adds	r2, r3, #1
 800fe64:	9217      	str	r2, [sp, #92]	; 0x5c
 800fe66:	785a      	ldrb	r2, [r3, #1]
 800fe68:	3001      	adds	r0, #1
 800fe6a:	2a30      	cmp	r2, #48	; 0x30
 800fe6c:	d0f8      	beq.n	800fe60 <_strtod_l+0x1f0>
 800fe6e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800fe72:	2b08      	cmp	r3, #8
 800fe74:	f200 84d9 	bhi.w	801082a <_strtod_l+0xbba>
 800fe78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fe7a:	9005      	str	r0, [sp, #20]
 800fe7c:	2000      	movs	r0, #0
 800fe7e:	9308      	str	r3, [sp, #32]
 800fe80:	4605      	mov	r5, r0
 800fe82:	3a30      	subs	r2, #48	; 0x30
 800fe84:	f100 0301 	add.w	r3, r0, #1
 800fe88:	d014      	beq.n	800feb4 <_strtod_l+0x244>
 800fe8a:	9905      	ldr	r1, [sp, #20]
 800fe8c:	4419      	add	r1, r3
 800fe8e:	9105      	str	r1, [sp, #20]
 800fe90:	462b      	mov	r3, r5
 800fe92:	eb00 0e05 	add.w	lr, r0, r5
 800fe96:	210a      	movs	r1, #10
 800fe98:	4573      	cmp	r3, lr
 800fe9a:	d113      	bne.n	800fec4 <_strtod_l+0x254>
 800fe9c:	182b      	adds	r3, r5, r0
 800fe9e:	2b08      	cmp	r3, #8
 800fea0:	f105 0501 	add.w	r5, r5, #1
 800fea4:	4405      	add	r5, r0
 800fea6:	dc1c      	bgt.n	800fee2 <_strtod_l+0x272>
 800fea8:	9907      	ldr	r1, [sp, #28]
 800feaa:	230a      	movs	r3, #10
 800feac:	fb03 2301 	mla	r3, r3, r1, r2
 800feb0:	9307      	str	r3, [sp, #28]
 800feb2:	2300      	movs	r3, #0
 800feb4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800feb6:	1c51      	adds	r1, r2, #1
 800feb8:	9117      	str	r1, [sp, #92]	; 0x5c
 800feba:	7852      	ldrb	r2, [r2, #1]
 800febc:	4618      	mov	r0, r3
 800febe:	e7c9      	b.n	800fe54 <_strtod_l+0x1e4>
 800fec0:	4638      	mov	r0, r7
 800fec2:	e7d2      	b.n	800fe6a <_strtod_l+0x1fa>
 800fec4:	2b08      	cmp	r3, #8
 800fec6:	dc04      	bgt.n	800fed2 <_strtod_l+0x262>
 800fec8:	9e07      	ldr	r6, [sp, #28]
 800feca:	434e      	muls	r6, r1
 800fecc:	9607      	str	r6, [sp, #28]
 800fece:	3301      	adds	r3, #1
 800fed0:	e7e2      	b.n	800fe98 <_strtod_l+0x228>
 800fed2:	f103 0c01 	add.w	ip, r3, #1
 800fed6:	f1bc 0f10 	cmp.w	ip, #16
 800feda:	bfd8      	it	le
 800fedc:	fb01 f909 	mulle.w	r9, r1, r9
 800fee0:	e7f5      	b.n	800fece <_strtod_l+0x25e>
 800fee2:	2d10      	cmp	r5, #16
 800fee4:	bfdc      	itt	le
 800fee6:	230a      	movle	r3, #10
 800fee8:	fb03 2909 	mlale	r9, r3, r9, r2
 800feec:	e7e1      	b.n	800feb2 <_strtod_l+0x242>
 800feee:	2300      	movs	r3, #0
 800fef0:	9305      	str	r3, [sp, #20]
 800fef2:	2301      	movs	r3, #1
 800fef4:	e77c      	b.n	800fdf0 <_strtod_l+0x180>
 800fef6:	f04f 0c00 	mov.w	ip, #0
 800fefa:	f108 0202 	add.w	r2, r8, #2
 800fefe:	9217      	str	r2, [sp, #92]	; 0x5c
 800ff00:	f898 2002 	ldrb.w	r2, [r8, #2]
 800ff04:	e785      	b.n	800fe12 <_strtod_l+0x1a2>
 800ff06:	f04f 0c01 	mov.w	ip, #1
 800ff0a:	e7f6      	b.n	800fefa <_strtod_l+0x28a>
 800ff0c:	0802a364 	.word	0x0802a364
 800ff10:	0802a078 	.word	0x0802a078
 800ff14:	7ff00000 	.word	0x7ff00000
 800ff18:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ff1a:	1c51      	adds	r1, r2, #1
 800ff1c:	9117      	str	r1, [sp, #92]	; 0x5c
 800ff1e:	7852      	ldrb	r2, [r2, #1]
 800ff20:	2a30      	cmp	r2, #48	; 0x30
 800ff22:	d0f9      	beq.n	800ff18 <_strtod_l+0x2a8>
 800ff24:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800ff28:	2908      	cmp	r1, #8
 800ff2a:	f63f af79 	bhi.w	800fe20 <_strtod_l+0x1b0>
 800ff2e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800ff32:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ff34:	9206      	str	r2, [sp, #24]
 800ff36:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ff38:	1c51      	adds	r1, r2, #1
 800ff3a:	9117      	str	r1, [sp, #92]	; 0x5c
 800ff3c:	7852      	ldrb	r2, [r2, #1]
 800ff3e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800ff42:	2e09      	cmp	r6, #9
 800ff44:	d937      	bls.n	800ffb6 <_strtod_l+0x346>
 800ff46:	9e06      	ldr	r6, [sp, #24]
 800ff48:	1b89      	subs	r1, r1, r6
 800ff4a:	2908      	cmp	r1, #8
 800ff4c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800ff50:	dc02      	bgt.n	800ff58 <_strtod_l+0x2e8>
 800ff52:	4576      	cmp	r6, lr
 800ff54:	bfa8      	it	ge
 800ff56:	4676      	movge	r6, lr
 800ff58:	f1bc 0f00 	cmp.w	ip, #0
 800ff5c:	d000      	beq.n	800ff60 <_strtod_l+0x2f0>
 800ff5e:	4276      	negs	r6, r6
 800ff60:	2d00      	cmp	r5, #0
 800ff62:	d14d      	bne.n	8010000 <_strtod_l+0x390>
 800ff64:	9904      	ldr	r1, [sp, #16]
 800ff66:	4301      	orrs	r1, r0
 800ff68:	f47f aec6 	bne.w	800fcf8 <_strtod_l+0x88>
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	f47f aee1 	bne.w	800fd34 <_strtod_l+0xc4>
 800ff72:	2a69      	cmp	r2, #105	; 0x69
 800ff74:	d027      	beq.n	800ffc6 <_strtod_l+0x356>
 800ff76:	dc24      	bgt.n	800ffc2 <_strtod_l+0x352>
 800ff78:	2a49      	cmp	r2, #73	; 0x49
 800ff7a:	d024      	beq.n	800ffc6 <_strtod_l+0x356>
 800ff7c:	2a4e      	cmp	r2, #78	; 0x4e
 800ff7e:	f47f aed9 	bne.w	800fd34 <_strtod_l+0xc4>
 800ff82:	499f      	ldr	r1, [pc, #636]	; (8010200 <_strtod_l+0x590>)
 800ff84:	a817      	add	r0, sp, #92	; 0x5c
 800ff86:	f002 f8bb 	bl	8012100 <__match>
 800ff8a:	2800      	cmp	r0, #0
 800ff8c:	f43f aed2 	beq.w	800fd34 <_strtod_l+0xc4>
 800ff90:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ff92:	781b      	ldrb	r3, [r3, #0]
 800ff94:	2b28      	cmp	r3, #40	; 0x28
 800ff96:	d12d      	bne.n	800fff4 <_strtod_l+0x384>
 800ff98:	499a      	ldr	r1, [pc, #616]	; (8010204 <_strtod_l+0x594>)
 800ff9a:	aa1a      	add	r2, sp, #104	; 0x68
 800ff9c:	a817      	add	r0, sp, #92	; 0x5c
 800ff9e:	f002 f8c3 	bl	8012128 <__hexnan>
 800ffa2:	2805      	cmp	r0, #5
 800ffa4:	d126      	bne.n	800fff4 <_strtod_l+0x384>
 800ffa6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ffa8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800ffac:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800ffb0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800ffb4:	e6a0      	b.n	800fcf8 <_strtod_l+0x88>
 800ffb6:	210a      	movs	r1, #10
 800ffb8:	fb01 2e0e 	mla	lr, r1, lr, r2
 800ffbc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800ffc0:	e7b9      	b.n	800ff36 <_strtod_l+0x2c6>
 800ffc2:	2a6e      	cmp	r2, #110	; 0x6e
 800ffc4:	e7db      	b.n	800ff7e <_strtod_l+0x30e>
 800ffc6:	4990      	ldr	r1, [pc, #576]	; (8010208 <_strtod_l+0x598>)
 800ffc8:	a817      	add	r0, sp, #92	; 0x5c
 800ffca:	f002 f899 	bl	8012100 <__match>
 800ffce:	2800      	cmp	r0, #0
 800ffd0:	f43f aeb0 	beq.w	800fd34 <_strtod_l+0xc4>
 800ffd4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ffd6:	498d      	ldr	r1, [pc, #564]	; (801020c <_strtod_l+0x59c>)
 800ffd8:	3b01      	subs	r3, #1
 800ffda:	a817      	add	r0, sp, #92	; 0x5c
 800ffdc:	9317      	str	r3, [sp, #92]	; 0x5c
 800ffde:	f002 f88f 	bl	8012100 <__match>
 800ffe2:	b910      	cbnz	r0, 800ffea <_strtod_l+0x37a>
 800ffe4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ffe6:	3301      	adds	r3, #1
 800ffe8:	9317      	str	r3, [sp, #92]	; 0x5c
 800ffea:	f8df b230 	ldr.w	fp, [pc, #560]	; 801021c <_strtod_l+0x5ac>
 800ffee:	f04f 0a00 	mov.w	sl, #0
 800fff2:	e681      	b.n	800fcf8 <_strtod_l+0x88>
 800fff4:	4886      	ldr	r0, [pc, #536]	; (8010210 <_strtod_l+0x5a0>)
 800fff6:	f003 f917 	bl	8013228 <nan>
 800fffa:	ec5b ab10 	vmov	sl, fp, d0
 800fffe:	e67b      	b.n	800fcf8 <_strtod_l+0x88>
 8010000:	9b05      	ldr	r3, [sp, #20]
 8010002:	9807      	ldr	r0, [sp, #28]
 8010004:	1af3      	subs	r3, r6, r3
 8010006:	2f00      	cmp	r7, #0
 8010008:	bf08      	it	eq
 801000a:	462f      	moveq	r7, r5
 801000c:	2d10      	cmp	r5, #16
 801000e:	9306      	str	r3, [sp, #24]
 8010010:	46a8      	mov	r8, r5
 8010012:	bfa8      	it	ge
 8010014:	f04f 0810 	movge.w	r8, #16
 8010018:	f7f0 fa9c 	bl	8000554 <__aeabi_ui2d>
 801001c:	2d09      	cmp	r5, #9
 801001e:	4682      	mov	sl, r0
 8010020:	468b      	mov	fp, r1
 8010022:	dd13      	ble.n	801004c <_strtod_l+0x3dc>
 8010024:	4b7b      	ldr	r3, [pc, #492]	; (8010214 <_strtod_l+0x5a4>)
 8010026:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801002a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801002e:	f7f0 fb0b 	bl	8000648 <__aeabi_dmul>
 8010032:	4682      	mov	sl, r0
 8010034:	4648      	mov	r0, r9
 8010036:	468b      	mov	fp, r1
 8010038:	f7f0 fa8c 	bl	8000554 <__aeabi_ui2d>
 801003c:	4602      	mov	r2, r0
 801003e:	460b      	mov	r3, r1
 8010040:	4650      	mov	r0, sl
 8010042:	4659      	mov	r1, fp
 8010044:	f7f0 f94a 	bl	80002dc <__adddf3>
 8010048:	4682      	mov	sl, r0
 801004a:	468b      	mov	fp, r1
 801004c:	2d0f      	cmp	r5, #15
 801004e:	dc38      	bgt.n	80100c2 <_strtod_l+0x452>
 8010050:	9b06      	ldr	r3, [sp, #24]
 8010052:	2b00      	cmp	r3, #0
 8010054:	f43f ae50 	beq.w	800fcf8 <_strtod_l+0x88>
 8010058:	dd24      	ble.n	80100a4 <_strtod_l+0x434>
 801005a:	2b16      	cmp	r3, #22
 801005c:	dc0b      	bgt.n	8010076 <_strtod_l+0x406>
 801005e:	496d      	ldr	r1, [pc, #436]	; (8010214 <_strtod_l+0x5a4>)
 8010060:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010064:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010068:	4652      	mov	r2, sl
 801006a:	465b      	mov	r3, fp
 801006c:	f7f0 faec 	bl	8000648 <__aeabi_dmul>
 8010070:	4682      	mov	sl, r0
 8010072:	468b      	mov	fp, r1
 8010074:	e640      	b.n	800fcf8 <_strtod_l+0x88>
 8010076:	9a06      	ldr	r2, [sp, #24]
 8010078:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 801007c:	4293      	cmp	r3, r2
 801007e:	db20      	blt.n	80100c2 <_strtod_l+0x452>
 8010080:	4c64      	ldr	r4, [pc, #400]	; (8010214 <_strtod_l+0x5a4>)
 8010082:	f1c5 050f 	rsb	r5, r5, #15
 8010086:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801008a:	4652      	mov	r2, sl
 801008c:	465b      	mov	r3, fp
 801008e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010092:	f7f0 fad9 	bl	8000648 <__aeabi_dmul>
 8010096:	9b06      	ldr	r3, [sp, #24]
 8010098:	1b5d      	subs	r5, r3, r5
 801009a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801009e:	e9d4 2300 	ldrd	r2, r3, [r4]
 80100a2:	e7e3      	b.n	801006c <_strtod_l+0x3fc>
 80100a4:	9b06      	ldr	r3, [sp, #24]
 80100a6:	3316      	adds	r3, #22
 80100a8:	db0b      	blt.n	80100c2 <_strtod_l+0x452>
 80100aa:	9b05      	ldr	r3, [sp, #20]
 80100ac:	1b9e      	subs	r6, r3, r6
 80100ae:	4b59      	ldr	r3, [pc, #356]	; (8010214 <_strtod_l+0x5a4>)
 80100b0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80100b4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80100b8:	4650      	mov	r0, sl
 80100ba:	4659      	mov	r1, fp
 80100bc:	f7f0 fbee 	bl	800089c <__aeabi_ddiv>
 80100c0:	e7d6      	b.n	8010070 <_strtod_l+0x400>
 80100c2:	9b06      	ldr	r3, [sp, #24]
 80100c4:	eba5 0808 	sub.w	r8, r5, r8
 80100c8:	4498      	add	r8, r3
 80100ca:	f1b8 0f00 	cmp.w	r8, #0
 80100ce:	dd74      	ble.n	80101ba <_strtod_l+0x54a>
 80100d0:	f018 030f 	ands.w	r3, r8, #15
 80100d4:	d00a      	beq.n	80100ec <_strtod_l+0x47c>
 80100d6:	494f      	ldr	r1, [pc, #316]	; (8010214 <_strtod_l+0x5a4>)
 80100d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80100dc:	4652      	mov	r2, sl
 80100de:	465b      	mov	r3, fp
 80100e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80100e4:	f7f0 fab0 	bl	8000648 <__aeabi_dmul>
 80100e8:	4682      	mov	sl, r0
 80100ea:	468b      	mov	fp, r1
 80100ec:	f038 080f 	bics.w	r8, r8, #15
 80100f0:	d04f      	beq.n	8010192 <_strtod_l+0x522>
 80100f2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80100f6:	dd22      	ble.n	801013e <_strtod_l+0x4ce>
 80100f8:	2500      	movs	r5, #0
 80100fa:	462e      	mov	r6, r5
 80100fc:	9507      	str	r5, [sp, #28]
 80100fe:	9505      	str	r5, [sp, #20]
 8010100:	2322      	movs	r3, #34	; 0x22
 8010102:	f8df b118 	ldr.w	fp, [pc, #280]	; 801021c <_strtod_l+0x5ac>
 8010106:	6023      	str	r3, [r4, #0]
 8010108:	f04f 0a00 	mov.w	sl, #0
 801010c:	9b07      	ldr	r3, [sp, #28]
 801010e:	2b00      	cmp	r3, #0
 8010110:	f43f adf2 	beq.w	800fcf8 <_strtod_l+0x88>
 8010114:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010116:	4620      	mov	r0, r4
 8010118:	f002 f982 	bl	8012420 <_Bfree>
 801011c:	9905      	ldr	r1, [sp, #20]
 801011e:	4620      	mov	r0, r4
 8010120:	f002 f97e 	bl	8012420 <_Bfree>
 8010124:	4631      	mov	r1, r6
 8010126:	4620      	mov	r0, r4
 8010128:	f002 f97a 	bl	8012420 <_Bfree>
 801012c:	9907      	ldr	r1, [sp, #28]
 801012e:	4620      	mov	r0, r4
 8010130:	f002 f976 	bl	8012420 <_Bfree>
 8010134:	4629      	mov	r1, r5
 8010136:	4620      	mov	r0, r4
 8010138:	f002 f972 	bl	8012420 <_Bfree>
 801013c:	e5dc      	b.n	800fcf8 <_strtod_l+0x88>
 801013e:	4b36      	ldr	r3, [pc, #216]	; (8010218 <_strtod_l+0x5a8>)
 8010140:	9304      	str	r3, [sp, #16]
 8010142:	2300      	movs	r3, #0
 8010144:	ea4f 1828 	mov.w	r8, r8, asr #4
 8010148:	4650      	mov	r0, sl
 801014a:	4659      	mov	r1, fp
 801014c:	4699      	mov	r9, r3
 801014e:	f1b8 0f01 	cmp.w	r8, #1
 8010152:	dc21      	bgt.n	8010198 <_strtod_l+0x528>
 8010154:	b10b      	cbz	r3, 801015a <_strtod_l+0x4ea>
 8010156:	4682      	mov	sl, r0
 8010158:	468b      	mov	fp, r1
 801015a:	4b2f      	ldr	r3, [pc, #188]	; (8010218 <_strtod_l+0x5a8>)
 801015c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8010160:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8010164:	4652      	mov	r2, sl
 8010166:	465b      	mov	r3, fp
 8010168:	e9d9 0100 	ldrd	r0, r1, [r9]
 801016c:	f7f0 fa6c 	bl	8000648 <__aeabi_dmul>
 8010170:	4b2a      	ldr	r3, [pc, #168]	; (801021c <_strtod_l+0x5ac>)
 8010172:	460a      	mov	r2, r1
 8010174:	400b      	ands	r3, r1
 8010176:	492a      	ldr	r1, [pc, #168]	; (8010220 <_strtod_l+0x5b0>)
 8010178:	428b      	cmp	r3, r1
 801017a:	4682      	mov	sl, r0
 801017c:	d8bc      	bhi.n	80100f8 <_strtod_l+0x488>
 801017e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8010182:	428b      	cmp	r3, r1
 8010184:	bf86      	itte	hi
 8010186:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8010224 <_strtod_l+0x5b4>
 801018a:	f04f 3aff 	movhi.w	sl, #4294967295
 801018e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8010192:	2300      	movs	r3, #0
 8010194:	9304      	str	r3, [sp, #16]
 8010196:	e084      	b.n	80102a2 <_strtod_l+0x632>
 8010198:	f018 0f01 	tst.w	r8, #1
 801019c:	d005      	beq.n	80101aa <_strtod_l+0x53a>
 801019e:	9b04      	ldr	r3, [sp, #16]
 80101a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101a4:	f7f0 fa50 	bl	8000648 <__aeabi_dmul>
 80101a8:	2301      	movs	r3, #1
 80101aa:	9a04      	ldr	r2, [sp, #16]
 80101ac:	3208      	adds	r2, #8
 80101ae:	f109 0901 	add.w	r9, r9, #1
 80101b2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80101b6:	9204      	str	r2, [sp, #16]
 80101b8:	e7c9      	b.n	801014e <_strtod_l+0x4de>
 80101ba:	d0ea      	beq.n	8010192 <_strtod_l+0x522>
 80101bc:	f1c8 0800 	rsb	r8, r8, #0
 80101c0:	f018 020f 	ands.w	r2, r8, #15
 80101c4:	d00a      	beq.n	80101dc <_strtod_l+0x56c>
 80101c6:	4b13      	ldr	r3, [pc, #76]	; (8010214 <_strtod_l+0x5a4>)
 80101c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80101cc:	4650      	mov	r0, sl
 80101ce:	4659      	mov	r1, fp
 80101d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101d4:	f7f0 fb62 	bl	800089c <__aeabi_ddiv>
 80101d8:	4682      	mov	sl, r0
 80101da:	468b      	mov	fp, r1
 80101dc:	ea5f 1828 	movs.w	r8, r8, asr #4
 80101e0:	d0d7      	beq.n	8010192 <_strtod_l+0x522>
 80101e2:	f1b8 0f1f 	cmp.w	r8, #31
 80101e6:	dd1f      	ble.n	8010228 <_strtod_l+0x5b8>
 80101e8:	2500      	movs	r5, #0
 80101ea:	462e      	mov	r6, r5
 80101ec:	9507      	str	r5, [sp, #28]
 80101ee:	9505      	str	r5, [sp, #20]
 80101f0:	2322      	movs	r3, #34	; 0x22
 80101f2:	f04f 0a00 	mov.w	sl, #0
 80101f6:	f04f 0b00 	mov.w	fp, #0
 80101fa:	6023      	str	r3, [r4, #0]
 80101fc:	e786      	b.n	801010c <_strtod_l+0x49c>
 80101fe:	bf00      	nop
 8010200:	0802a04a 	.word	0x0802a04a
 8010204:	0802a08c 	.word	0x0802a08c
 8010208:	0802a042 	.word	0x0802a042
 801020c:	0802a1cc 	.word	0x0802a1cc
 8010210:	0802a027 	.word	0x0802a027
 8010214:	0802a420 	.word	0x0802a420
 8010218:	0802a3f8 	.word	0x0802a3f8
 801021c:	7ff00000 	.word	0x7ff00000
 8010220:	7ca00000 	.word	0x7ca00000
 8010224:	7fefffff 	.word	0x7fefffff
 8010228:	f018 0310 	ands.w	r3, r8, #16
 801022c:	bf18      	it	ne
 801022e:	236a      	movne	r3, #106	; 0x6a
 8010230:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80105e0 <_strtod_l+0x970>
 8010234:	9304      	str	r3, [sp, #16]
 8010236:	4650      	mov	r0, sl
 8010238:	4659      	mov	r1, fp
 801023a:	2300      	movs	r3, #0
 801023c:	f018 0f01 	tst.w	r8, #1
 8010240:	d004      	beq.n	801024c <_strtod_l+0x5dc>
 8010242:	e9d9 2300 	ldrd	r2, r3, [r9]
 8010246:	f7f0 f9ff 	bl	8000648 <__aeabi_dmul>
 801024a:	2301      	movs	r3, #1
 801024c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8010250:	f109 0908 	add.w	r9, r9, #8
 8010254:	d1f2      	bne.n	801023c <_strtod_l+0x5cc>
 8010256:	b10b      	cbz	r3, 801025c <_strtod_l+0x5ec>
 8010258:	4682      	mov	sl, r0
 801025a:	468b      	mov	fp, r1
 801025c:	9b04      	ldr	r3, [sp, #16]
 801025e:	b1c3      	cbz	r3, 8010292 <_strtod_l+0x622>
 8010260:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8010264:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8010268:	2b00      	cmp	r3, #0
 801026a:	4659      	mov	r1, fp
 801026c:	dd11      	ble.n	8010292 <_strtod_l+0x622>
 801026e:	2b1f      	cmp	r3, #31
 8010270:	f340 8124 	ble.w	80104bc <_strtod_l+0x84c>
 8010274:	2b34      	cmp	r3, #52	; 0x34
 8010276:	bfde      	ittt	le
 8010278:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 801027c:	f04f 33ff 	movle.w	r3, #4294967295
 8010280:	fa03 f202 	lslle.w	r2, r3, r2
 8010284:	f04f 0a00 	mov.w	sl, #0
 8010288:	bfcc      	ite	gt
 801028a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 801028e:	ea02 0b01 	andle.w	fp, r2, r1
 8010292:	2200      	movs	r2, #0
 8010294:	2300      	movs	r3, #0
 8010296:	4650      	mov	r0, sl
 8010298:	4659      	mov	r1, fp
 801029a:	f7f0 fc3d 	bl	8000b18 <__aeabi_dcmpeq>
 801029e:	2800      	cmp	r0, #0
 80102a0:	d1a2      	bne.n	80101e8 <_strtod_l+0x578>
 80102a2:	9b07      	ldr	r3, [sp, #28]
 80102a4:	9300      	str	r3, [sp, #0]
 80102a6:	9908      	ldr	r1, [sp, #32]
 80102a8:	462b      	mov	r3, r5
 80102aa:	463a      	mov	r2, r7
 80102ac:	4620      	mov	r0, r4
 80102ae:	f002 f91f 	bl	80124f0 <__s2b>
 80102b2:	9007      	str	r0, [sp, #28]
 80102b4:	2800      	cmp	r0, #0
 80102b6:	f43f af1f 	beq.w	80100f8 <_strtod_l+0x488>
 80102ba:	9b05      	ldr	r3, [sp, #20]
 80102bc:	1b9e      	subs	r6, r3, r6
 80102be:	9b06      	ldr	r3, [sp, #24]
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	bfb4      	ite	lt
 80102c4:	4633      	movlt	r3, r6
 80102c6:	2300      	movge	r3, #0
 80102c8:	930c      	str	r3, [sp, #48]	; 0x30
 80102ca:	9b06      	ldr	r3, [sp, #24]
 80102cc:	2500      	movs	r5, #0
 80102ce:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80102d2:	9312      	str	r3, [sp, #72]	; 0x48
 80102d4:	462e      	mov	r6, r5
 80102d6:	9b07      	ldr	r3, [sp, #28]
 80102d8:	4620      	mov	r0, r4
 80102da:	6859      	ldr	r1, [r3, #4]
 80102dc:	f002 f860 	bl	80123a0 <_Balloc>
 80102e0:	9005      	str	r0, [sp, #20]
 80102e2:	2800      	cmp	r0, #0
 80102e4:	f43f af0c 	beq.w	8010100 <_strtod_l+0x490>
 80102e8:	9b07      	ldr	r3, [sp, #28]
 80102ea:	691a      	ldr	r2, [r3, #16]
 80102ec:	3202      	adds	r2, #2
 80102ee:	f103 010c 	add.w	r1, r3, #12
 80102f2:	0092      	lsls	r2, r2, #2
 80102f4:	300c      	adds	r0, #12
 80102f6:	f7fe fc17 	bl	800eb28 <memcpy>
 80102fa:	ec4b ab10 	vmov	d0, sl, fp
 80102fe:	aa1a      	add	r2, sp, #104	; 0x68
 8010300:	a919      	add	r1, sp, #100	; 0x64
 8010302:	4620      	mov	r0, r4
 8010304:	f002 fc3a 	bl	8012b7c <__d2b>
 8010308:	ec4b ab18 	vmov	d8, sl, fp
 801030c:	9018      	str	r0, [sp, #96]	; 0x60
 801030e:	2800      	cmp	r0, #0
 8010310:	f43f aef6 	beq.w	8010100 <_strtod_l+0x490>
 8010314:	2101      	movs	r1, #1
 8010316:	4620      	mov	r0, r4
 8010318:	f002 f984 	bl	8012624 <__i2b>
 801031c:	4606      	mov	r6, r0
 801031e:	2800      	cmp	r0, #0
 8010320:	f43f aeee 	beq.w	8010100 <_strtod_l+0x490>
 8010324:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010326:	9904      	ldr	r1, [sp, #16]
 8010328:	2b00      	cmp	r3, #0
 801032a:	bfab      	itete	ge
 801032c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 801032e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8010330:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8010332:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8010336:	bfac      	ite	ge
 8010338:	eb03 0902 	addge.w	r9, r3, r2
 801033c:	1ad7      	sublt	r7, r2, r3
 801033e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8010340:	eba3 0801 	sub.w	r8, r3, r1
 8010344:	4490      	add	r8, r2
 8010346:	4ba1      	ldr	r3, [pc, #644]	; (80105cc <_strtod_l+0x95c>)
 8010348:	f108 38ff 	add.w	r8, r8, #4294967295
 801034c:	4598      	cmp	r8, r3
 801034e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8010352:	f280 80c7 	bge.w	80104e4 <_strtod_l+0x874>
 8010356:	eba3 0308 	sub.w	r3, r3, r8
 801035a:	2b1f      	cmp	r3, #31
 801035c:	eba2 0203 	sub.w	r2, r2, r3
 8010360:	f04f 0101 	mov.w	r1, #1
 8010364:	f300 80b1 	bgt.w	80104ca <_strtod_l+0x85a>
 8010368:	fa01 f303 	lsl.w	r3, r1, r3
 801036c:	930d      	str	r3, [sp, #52]	; 0x34
 801036e:	2300      	movs	r3, #0
 8010370:	9308      	str	r3, [sp, #32]
 8010372:	eb09 0802 	add.w	r8, r9, r2
 8010376:	9b04      	ldr	r3, [sp, #16]
 8010378:	45c1      	cmp	r9, r8
 801037a:	4417      	add	r7, r2
 801037c:	441f      	add	r7, r3
 801037e:	464b      	mov	r3, r9
 8010380:	bfa8      	it	ge
 8010382:	4643      	movge	r3, r8
 8010384:	42bb      	cmp	r3, r7
 8010386:	bfa8      	it	ge
 8010388:	463b      	movge	r3, r7
 801038a:	2b00      	cmp	r3, #0
 801038c:	bfc2      	ittt	gt
 801038e:	eba8 0803 	subgt.w	r8, r8, r3
 8010392:	1aff      	subgt	r7, r7, r3
 8010394:	eba9 0903 	subgt.w	r9, r9, r3
 8010398:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801039a:	2b00      	cmp	r3, #0
 801039c:	dd17      	ble.n	80103ce <_strtod_l+0x75e>
 801039e:	4631      	mov	r1, r6
 80103a0:	461a      	mov	r2, r3
 80103a2:	4620      	mov	r0, r4
 80103a4:	f002 f9fe 	bl	80127a4 <__pow5mult>
 80103a8:	4606      	mov	r6, r0
 80103aa:	2800      	cmp	r0, #0
 80103ac:	f43f aea8 	beq.w	8010100 <_strtod_l+0x490>
 80103b0:	4601      	mov	r1, r0
 80103b2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80103b4:	4620      	mov	r0, r4
 80103b6:	f002 f94b 	bl	8012650 <__multiply>
 80103ba:	900b      	str	r0, [sp, #44]	; 0x2c
 80103bc:	2800      	cmp	r0, #0
 80103be:	f43f ae9f 	beq.w	8010100 <_strtod_l+0x490>
 80103c2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80103c4:	4620      	mov	r0, r4
 80103c6:	f002 f82b 	bl	8012420 <_Bfree>
 80103ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80103cc:	9318      	str	r3, [sp, #96]	; 0x60
 80103ce:	f1b8 0f00 	cmp.w	r8, #0
 80103d2:	f300 808c 	bgt.w	80104ee <_strtod_l+0x87e>
 80103d6:	9b06      	ldr	r3, [sp, #24]
 80103d8:	2b00      	cmp	r3, #0
 80103da:	dd08      	ble.n	80103ee <_strtod_l+0x77e>
 80103dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80103de:	9905      	ldr	r1, [sp, #20]
 80103e0:	4620      	mov	r0, r4
 80103e2:	f002 f9df 	bl	80127a4 <__pow5mult>
 80103e6:	9005      	str	r0, [sp, #20]
 80103e8:	2800      	cmp	r0, #0
 80103ea:	f43f ae89 	beq.w	8010100 <_strtod_l+0x490>
 80103ee:	2f00      	cmp	r7, #0
 80103f0:	dd08      	ble.n	8010404 <_strtod_l+0x794>
 80103f2:	9905      	ldr	r1, [sp, #20]
 80103f4:	463a      	mov	r2, r7
 80103f6:	4620      	mov	r0, r4
 80103f8:	f002 fa2e 	bl	8012858 <__lshift>
 80103fc:	9005      	str	r0, [sp, #20]
 80103fe:	2800      	cmp	r0, #0
 8010400:	f43f ae7e 	beq.w	8010100 <_strtod_l+0x490>
 8010404:	f1b9 0f00 	cmp.w	r9, #0
 8010408:	dd08      	ble.n	801041c <_strtod_l+0x7ac>
 801040a:	4631      	mov	r1, r6
 801040c:	464a      	mov	r2, r9
 801040e:	4620      	mov	r0, r4
 8010410:	f002 fa22 	bl	8012858 <__lshift>
 8010414:	4606      	mov	r6, r0
 8010416:	2800      	cmp	r0, #0
 8010418:	f43f ae72 	beq.w	8010100 <_strtod_l+0x490>
 801041c:	9a05      	ldr	r2, [sp, #20]
 801041e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010420:	4620      	mov	r0, r4
 8010422:	f002 faa5 	bl	8012970 <__mdiff>
 8010426:	4605      	mov	r5, r0
 8010428:	2800      	cmp	r0, #0
 801042a:	f43f ae69 	beq.w	8010100 <_strtod_l+0x490>
 801042e:	68c3      	ldr	r3, [r0, #12]
 8010430:	930b      	str	r3, [sp, #44]	; 0x2c
 8010432:	2300      	movs	r3, #0
 8010434:	60c3      	str	r3, [r0, #12]
 8010436:	4631      	mov	r1, r6
 8010438:	f002 fa7e 	bl	8012938 <__mcmp>
 801043c:	2800      	cmp	r0, #0
 801043e:	da60      	bge.n	8010502 <_strtod_l+0x892>
 8010440:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010442:	ea53 030a 	orrs.w	r3, r3, sl
 8010446:	f040 8082 	bne.w	801054e <_strtod_l+0x8de>
 801044a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801044e:	2b00      	cmp	r3, #0
 8010450:	d17d      	bne.n	801054e <_strtod_l+0x8de>
 8010452:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010456:	0d1b      	lsrs	r3, r3, #20
 8010458:	051b      	lsls	r3, r3, #20
 801045a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801045e:	d976      	bls.n	801054e <_strtod_l+0x8de>
 8010460:	696b      	ldr	r3, [r5, #20]
 8010462:	b913      	cbnz	r3, 801046a <_strtod_l+0x7fa>
 8010464:	692b      	ldr	r3, [r5, #16]
 8010466:	2b01      	cmp	r3, #1
 8010468:	dd71      	ble.n	801054e <_strtod_l+0x8de>
 801046a:	4629      	mov	r1, r5
 801046c:	2201      	movs	r2, #1
 801046e:	4620      	mov	r0, r4
 8010470:	f002 f9f2 	bl	8012858 <__lshift>
 8010474:	4631      	mov	r1, r6
 8010476:	4605      	mov	r5, r0
 8010478:	f002 fa5e 	bl	8012938 <__mcmp>
 801047c:	2800      	cmp	r0, #0
 801047e:	dd66      	ble.n	801054e <_strtod_l+0x8de>
 8010480:	9904      	ldr	r1, [sp, #16]
 8010482:	4a53      	ldr	r2, [pc, #332]	; (80105d0 <_strtod_l+0x960>)
 8010484:	465b      	mov	r3, fp
 8010486:	2900      	cmp	r1, #0
 8010488:	f000 8081 	beq.w	801058e <_strtod_l+0x91e>
 801048c:	ea02 010b 	and.w	r1, r2, fp
 8010490:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8010494:	dc7b      	bgt.n	801058e <_strtod_l+0x91e>
 8010496:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801049a:	f77f aea9 	ble.w	80101f0 <_strtod_l+0x580>
 801049e:	4b4d      	ldr	r3, [pc, #308]	; (80105d4 <_strtod_l+0x964>)
 80104a0:	4650      	mov	r0, sl
 80104a2:	4659      	mov	r1, fp
 80104a4:	2200      	movs	r2, #0
 80104a6:	f7f0 f8cf 	bl	8000648 <__aeabi_dmul>
 80104aa:	460b      	mov	r3, r1
 80104ac:	4303      	orrs	r3, r0
 80104ae:	bf08      	it	eq
 80104b0:	2322      	moveq	r3, #34	; 0x22
 80104b2:	4682      	mov	sl, r0
 80104b4:	468b      	mov	fp, r1
 80104b6:	bf08      	it	eq
 80104b8:	6023      	streq	r3, [r4, #0]
 80104ba:	e62b      	b.n	8010114 <_strtod_l+0x4a4>
 80104bc:	f04f 32ff 	mov.w	r2, #4294967295
 80104c0:	fa02 f303 	lsl.w	r3, r2, r3
 80104c4:	ea03 0a0a 	and.w	sl, r3, sl
 80104c8:	e6e3      	b.n	8010292 <_strtod_l+0x622>
 80104ca:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80104ce:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80104d2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80104d6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80104da:	fa01 f308 	lsl.w	r3, r1, r8
 80104de:	9308      	str	r3, [sp, #32]
 80104e0:	910d      	str	r1, [sp, #52]	; 0x34
 80104e2:	e746      	b.n	8010372 <_strtod_l+0x702>
 80104e4:	2300      	movs	r3, #0
 80104e6:	9308      	str	r3, [sp, #32]
 80104e8:	2301      	movs	r3, #1
 80104ea:	930d      	str	r3, [sp, #52]	; 0x34
 80104ec:	e741      	b.n	8010372 <_strtod_l+0x702>
 80104ee:	9918      	ldr	r1, [sp, #96]	; 0x60
 80104f0:	4642      	mov	r2, r8
 80104f2:	4620      	mov	r0, r4
 80104f4:	f002 f9b0 	bl	8012858 <__lshift>
 80104f8:	9018      	str	r0, [sp, #96]	; 0x60
 80104fa:	2800      	cmp	r0, #0
 80104fc:	f47f af6b 	bne.w	80103d6 <_strtod_l+0x766>
 8010500:	e5fe      	b.n	8010100 <_strtod_l+0x490>
 8010502:	465f      	mov	r7, fp
 8010504:	d16e      	bne.n	80105e4 <_strtod_l+0x974>
 8010506:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010508:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801050c:	b342      	cbz	r2, 8010560 <_strtod_l+0x8f0>
 801050e:	4a32      	ldr	r2, [pc, #200]	; (80105d8 <_strtod_l+0x968>)
 8010510:	4293      	cmp	r3, r2
 8010512:	d128      	bne.n	8010566 <_strtod_l+0x8f6>
 8010514:	9b04      	ldr	r3, [sp, #16]
 8010516:	4651      	mov	r1, sl
 8010518:	b1eb      	cbz	r3, 8010556 <_strtod_l+0x8e6>
 801051a:	4b2d      	ldr	r3, [pc, #180]	; (80105d0 <_strtod_l+0x960>)
 801051c:	403b      	ands	r3, r7
 801051e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8010522:	f04f 32ff 	mov.w	r2, #4294967295
 8010526:	d819      	bhi.n	801055c <_strtod_l+0x8ec>
 8010528:	0d1b      	lsrs	r3, r3, #20
 801052a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801052e:	fa02 f303 	lsl.w	r3, r2, r3
 8010532:	4299      	cmp	r1, r3
 8010534:	d117      	bne.n	8010566 <_strtod_l+0x8f6>
 8010536:	4b29      	ldr	r3, [pc, #164]	; (80105dc <_strtod_l+0x96c>)
 8010538:	429f      	cmp	r7, r3
 801053a:	d102      	bne.n	8010542 <_strtod_l+0x8d2>
 801053c:	3101      	adds	r1, #1
 801053e:	f43f addf 	beq.w	8010100 <_strtod_l+0x490>
 8010542:	4b23      	ldr	r3, [pc, #140]	; (80105d0 <_strtod_l+0x960>)
 8010544:	403b      	ands	r3, r7
 8010546:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801054a:	f04f 0a00 	mov.w	sl, #0
 801054e:	9b04      	ldr	r3, [sp, #16]
 8010550:	2b00      	cmp	r3, #0
 8010552:	d1a4      	bne.n	801049e <_strtod_l+0x82e>
 8010554:	e5de      	b.n	8010114 <_strtod_l+0x4a4>
 8010556:	f04f 33ff 	mov.w	r3, #4294967295
 801055a:	e7ea      	b.n	8010532 <_strtod_l+0x8c2>
 801055c:	4613      	mov	r3, r2
 801055e:	e7e8      	b.n	8010532 <_strtod_l+0x8c2>
 8010560:	ea53 030a 	orrs.w	r3, r3, sl
 8010564:	d08c      	beq.n	8010480 <_strtod_l+0x810>
 8010566:	9b08      	ldr	r3, [sp, #32]
 8010568:	b1db      	cbz	r3, 80105a2 <_strtod_l+0x932>
 801056a:	423b      	tst	r3, r7
 801056c:	d0ef      	beq.n	801054e <_strtod_l+0x8de>
 801056e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010570:	9a04      	ldr	r2, [sp, #16]
 8010572:	4650      	mov	r0, sl
 8010574:	4659      	mov	r1, fp
 8010576:	b1c3      	cbz	r3, 80105aa <_strtod_l+0x93a>
 8010578:	f7ff fb5c 	bl	800fc34 <sulp>
 801057c:	4602      	mov	r2, r0
 801057e:	460b      	mov	r3, r1
 8010580:	ec51 0b18 	vmov	r0, r1, d8
 8010584:	f7ef feaa 	bl	80002dc <__adddf3>
 8010588:	4682      	mov	sl, r0
 801058a:	468b      	mov	fp, r1
 801058c:	e7df      	b.n	801054e <_strtod_l+0x8de>
 801058e:	4013      	ands	r3, r2
 8010590:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8010594:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010598:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801059c:	f04f 3aff 	mov.w	sl, #4294967295
 80105a0:	e7d5      	b.n	801054e <_strtod_l+0x8de>
 80105a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80105a4:	ea13 0f0a 	tst.w	r3, sl
 80105a8:	e7e0      	b.n	801056c <_strtod_l+0x8fc>
 80105aa:	f7ff fb43 	bl	800fc34 <sulp>
 80105ae:	4602      	mov	r2, r0
 80105b0:	460b      	mov	r3, r1
 80105b2:	ec51 0b18 	vmov	r0, r1, d8
 80105b6:	f7ef fe8f 	bl	80002d8 <__aeabi_dsub>
 80105ba:	2200      	movs	r2, #0
 80105bc:	2300      	movs	r3, #0
 80105be:	4682      	mov	sl, r0
 80105c0:	468b      	mov	fp, r1
 80105c2:	f7f0 faa9 	bl	8000b18 <__aeabi_dcmpeq>
 80105c6:	2800      	cmp	r0, #0
 80105c8:	d0c1      	beq.n	801054e <_strtod_l+0x8de>
 80105ca:	e611      	b.n	80101f0 <_strtod_l+0x580>
 80105cc:	fffffc02 	.word	0xfffffc02
 80105d0:	7ff00000 	.word	0x7ff00000
 80105d4:	39500000 	.word	0x39500000
 80105d8:	000fffff 	.word	0x000fffff
 80105dc:	7fefffff 	.word	0x7fefffff
 80105e0:	0802a0a0 	.word	0x0802a0a0
 80105e4:	4631      	mov	r1, r6
 80105e6:	4628      	mov	r0, r5
 80105e8:	f002 fb24 	bl	8012c34 <__ratio>
 80105ec:	ec59 8b10 	vmov	r8, r9, d0
 80105f0:	ee10 0a10 	vmov	r0, s0
 80105f4:	2200      	movs	r2, #0
 80105f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80105fa:	4649      	mov	r1, r9
 80105fc:	f7f0 faa0 	bl	8000b40 <__aeabi_dcmple>
 8010600:	2800      	cmp	r0, #0
 8010602:	d07a      	beq.n	80106fa <_strtod_l+0xa8a>
 8010604:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010606:	2b00      	cmp	r3, #0
 8010608:	d04a      	beq.n	80106a0 <_strtod_l+0xa30>
 801060a:	4b95      	ldr	r3, [pc, #596]	; (8010860 <_strtod_l+0xbf0>)
 801060c:	2200      	movs	r2, #0
 801060e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010612:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8010860 <_strtod_l+0xbf0>
 8010616:	f04f 0800 	mov.w	r8, #0
 801061a:	4b92      	ldr	r3, [pc, #584]	; (8010864 <_strtod_l+0xbf4>)
 801061c:	403b      	ands	r3, r7
 801061e:	930d      	str	r3, [sp, #52]	; 0x34
 8010620:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010622:	4b91      	ldr	r3, [pc, #580]	; (8010868 <_strtod_l+0xbf8>)
 8010624:	429a      	cmp	r2, r3
 8010626:	f040 80b0 	bne.w	801078a <_strtod_l+0xb1a>
 801062a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801062e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8010632:	ec4b ab10 	vmov	d0, sl, fp
 8010636:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801063a:	f002 fa23 	bl	8012a84 <__ulp>
 801063e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010642:	ec53 2b10 	vmov	r2, r3, d0
 8010646:	f7ef ffff 	bl	8000648 <__aeabi_dmul>
 801064a:	4652      	mov	r2, sl
 801064c:	465b      	mov	r3, fp
 801064e:	f7ef fe45 	bl	80002dc <__adddf3>
 8010652:	460b      	mov	r3, r1
 8010654:	4983      	ldr	r1, [pc, #524]	; (8010864 <_strtod_l+0xbf4>)
 8010656:	4a85      	ldr	r2, [pc, #532]	; (801086c <_strtod_l+0xbfc>)
 8010658:	4019      	ands	r1, r3
 801065a:	4291      	cmp	r1, r2
 801065c:	4682      	mov	sl, r0
 801065e:	d960      	bls.n	8010722 <_strtod_l+0xab2>
 8010660:	ee18 3a90 	vmov	r3, s17
 8010664:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8010668:	4293      	cmp	r3, r2
 801066a:	d104      	bne.n	8010676 <_strtod_l+0xa06>
 801066c:	ee18 3a10 	vmov	r3, s16
 8010670:	3301      	adds	r3, #1
 8010672:	f43f ad45 	beq.w	8010100 <_strtod_l+0x490>
 8010676:	f8df b200 	ldr.w	fp, [pc, #512]	; 8010878 <_strtod_l+0xc08>
 801067a:	f04f 3aff 	mov.w	sl, #4294967295
 801067e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010680:	4620      	mov	r0, r4
 8010682:	f001 fecd 	bl	8012420 <_Bfree>
 8010686:	9905      	ldr	r1, [sp, #20]
 8010688:	4620      	mov	r0, r4
 801068a:	f001 fec9 	bl	8012420 <_Bfree>
 801068e:	4631      	mov	r1, r6
 8010690:	4620      	mov	r0, r4
 8010692:	f001 fec5 	bl	8012420 <_Bfree>
 8010696:	4629      	mov	r1, r5
 8010698:	4620      	mov	r0, r4
 801069a:	f001 fec1 	bl	8012420 <_Bfree>
 801069e:	e61a      	b.n	80102d6 <_strtod_l+0x666>
 80106a0:	f1ba 0f00 	cmp.w	sl, #0
 80106a4:	d11b      	bne.n	80106de <_strtod_l+0xa6e>
 80106a6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80106aa:	b9f3      	cbnz	r3, 80106ea <_strtod_l+0xa7a>
 80106ac:	4b6c      	ldr	r3, [pc, #432]	; (8010860 <_strtod_l+0xbf0>)
 80106ae:	2200      	movs	r2, #0
 80106b0:	4640      	mov	r0, r8
 80106b2:	4649      	mov	r1, r9
 80106b4:	f7f0 fa3a 	bl	8000b2c <__aeabi_dcmplt>
 80106b8:	b9d0      	cbnz	r0, 80106f0 <_strtod_l+0xa80>
 80106ba:	4640      	mov	r0, r8
 80106bc:	4649      	mov	r1, r9
 80106be:	4b6c      	ldr	r3, [pc, #432]	; (8010870 <_strtod_l+0xc00>)
 80106c0:	2200      	movs	r2, #0
 80106c2:	f7ef ffc1 	bl	8000648 <__aeabi_dmul>
 80106c6:	4680      	mov	r8, r0
 80106c8:	4689      	mov	r9, r1
 80106ca:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80106ce:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80106d2:	9315      	str	r3, [sp, #84]	; 0x54
 80106d4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80106d8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80106dc:	e79d      	b.n	801061a <_strtod_l+0x9aa>
 80106de:	f1ba 0f01 	cmp.w	sl, #1
 80106e2:	d102      	bne.n	80106ea <_strtod_l+0xa7a>
 80106e4:	2f00      	cmp	r7, #0
 80106e6:	f43f ad83 	beq.w	80101f0 <_strtod_l+0x580>
 80106ea:	4b62      	ldr	r3, [pc, #392]	; (8010874 <_strtod_l+0xc04>)
 80106ec:	2200      	movs	r2, #0
 80106ee:	e78e      	b.n	801060e <_strtod_l+0x99e>
 80106f0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8010870 <_strtod_l+0xc00>
 80106f4:	f04f 0800 	mov.w	r8, #0
 80106f8:	e7e7      	b.n	80106ca <_strtod_l+0xa5a>
 80106fa:	4b5d      	ldr	r3, [pc, #372]	; (8010870 <_strtod_l+0xc00>)
 80106fc:	4640      	mov	r0, r8
 80106fe:	4649      	mov	r1, r9
 8010700:	2200      	movs	r2, #0
 8010702:	f7ef ffa1 	bl	8000648 <__aeabi_dmul>
 8010706:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010708:	4680      	mov	r8, r0
 801070a:	4689      	mov	r9, r1
 801070c:	b933      	cbnz	r3, 801071c <_strtod_l+0xaac>
 801070e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010712:	900e      	str	r0, [sp, #56]	; 0x38
 8010714:	930f      	str	r3, [sp, #60]	; 0x3c
 8010716:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801071a:	e7dd      	b.n	80106d8 <_strtod_l+0xa68>
 801071c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8010720:	e7f9      	b.n	8010716 <_strtod_l+0xaa6>
 8010722:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8010726:	9b04      	ldr	r3, [sp, #16]
 8010728:	2b00      	cmp	r3, #0
 801072a:	d1a8      	bne.n	801067e <_strtod_l+0xa0e>
 801072c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010730:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010732:	0d1b      	lsrs	r3, r3, #20
 8010734:	051b      	lsls	r3, r3, #20
 8010736:	429a      	cmp	r2, r3
 8010738:	d1a1      	bne.n	801067e <_strtod_l+0xa0e>
 801073a:	4640      	mov	r0, r8
 801073c:	4649      	mov	r1, r9
 801073e:	f7f0 fb33 	bl	8000da8 <__aeabi_d2lz>
 8010742:	f7ef ff53 	bl	80005ec <__aeabi_l2d>
 8010746:	4602      	mov	r2, r0
 8010748:	460b      	mov	r3, r1
 801074a:	4640      	mov	r0, r8
 801074c:	4649      	mov	r1, r9
 801074e:	f7ef fdc3 	bl	80002d8 <__aeabi_dsub>
 8010752:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010754:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010758:	ea43 030a 	orr.w	r3, r3, sl
 801075c:	4313      	orrs	r3, r2
 801075e:	4680      	mov	r8, r0
 8010760:	4689      	mov	r9, r1
 8010762:	d055      	beq.n	8010810 <_strtod_l+0xba0>
 8010764:	a336      	add	r3, pc, #216	; (adr r3, 8010840 <_strtod_l+0xbd0>)
 8010766:	e9d3 2300 	ldrd	r2, r3, [r3]
 801076a:	f7f0 f9df 	bl	8000b2c <__aeabi_dcmplt>
 801076e:	2800      	cmp	r0, #0
 8010770:	f47f acd0 	bne.w	8010114 <_strtod_l+0x4a4>
 8010774:	a334      	add	r3, pc, #208	; (adr r3, 8010848 <_strtod_l+0xbd8>)
 8010776:	e9d3 2300 	ldrd	r2, r3, [r3]
 801077a:	4640      	mov	r0, r8
 801077c:	4649      	mov	r1, r9
 801077e:	f7f0 f9f3 	bl	8000b68 <__aeabi_dcmpgt>
 8010782:	2800      	cmp	r0, #0
 8010784:	f43f af7b 	beq.w	801067e <_strtod_l+0xa0e>
 8010788:	e4c4      	b.n	8010114 <_strtod_l+0x4a4>
 801078a:	9b04      	ldr	r3, [sp, #16]
 801078c:	b333      	cbz	r3, 80107dc <_strtod_l+0xb6c>
 801078e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010790:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8010794:	d822      	bhi.n	80107dc <_strtod_l+0xb6c>
 8010796:	a32e      	add	r3, pc, #184	; (adr r3, 8010850 <_strtod_l+0xbe0>)
 8010798:	e9d3 2300 	ldrd	r2, r3, [r3]
 801079c:	4640      	mov	r0, r8
 801079e:	4649      	mov	r1, r9
 80107a0:	f7f0 f9ce 	bl	8000b40 <__aeabi_dcmple>
 80107a4:	b1a0      	cbz	r0, 80107d0 <_strtod_l+0xb60>
 80107a6:	4649      	mov	r1, r9
 80107a8:	4640      	mov	r0, r8
 80107aa:	f7f0 fa25 	bl	8000bf8 <__aeabi_d2uiz>
 80107ae:	2801      	cmp	r0, #1
 80107b0:	bf38      	it	cc
 80107b2:	2001      	movcc	r0, #1
 80107b4:	f7ef fece 	bl	8000554 <__aeabi_ui2d>
 80107b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80107ba:	4680      	mov	r8, r0
 80107bc:	4689      	mov	r9, r1
 80107be:	bb23      	cbnz	r3, 801080a <_strtod_l+0xb9a>
 80107c0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80107c4:	9010      	str	r0, [sp, #64]	; 0x40
 80107c6:	9311      	str	r3, [sp, #68]	; 0x44
 80107c8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80107cc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80107d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80107d2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80107d4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80107d8:	1a9b      	subs	r3, r3, r2
 80107da:	9309      	str	r3, [sp, #36]	; 0x24
 80107dc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80107e0:	eeb0 0a48 	vmov.f32	s0, s16
 80107e4:	eef0 0a68 	vmov.f32	s1, s17
 80107e8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80107ec:	f002 f94a 	bl	8012a84 <__ulp>
 80107f0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80107f4:	ec53 2b10 	vmov	r2, r3, d0
 80107f8:	f7ef ff26 	bl	8000648 <__aeabi_dmul>
 80107fc:	ec53 2b18 	vmov	r2, r3, d8
 8010800:	f7ef fd6c 	bl	80002dc <__adddf3>
 8010804:	4682      	mov	sl, r0
 8010806:	468b      	mov	fp, r1
 8010808:	e78d      	b.n	8010726 <_strtod_l+0xab6>
 801080a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 801080e:	e7db      	b.n	80107c8 <_strtod_l+0xb58>
 8010810:	a311      	add	r3, pc, #68	; (adr r3, 8010858 <_strtod_l+0xbe8>)
 8010812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010816:	f7f0 f989 	bl	8000b2c <__aeabi_dcmplt>
 801081a:	e7b2      	b.n	8010782 <_strtod_l+0xb12>
 801081c:	2300      	movs	r3, #0
 801081e:	930a      	str	r3, [sp, #40]	; 0x28
 8010820:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8010822:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010824:	6013      	str	r3, [r2, #0]
 8010826:	f7ff ba6b 	b.w	800fd00 <_strtod_l+0x90>
 801082a:	2a65      	cmp	r2, #101	; 0x65
 801082c:	f43f ab5f 	beq.w	800feee <_strtod_l+0x27e>
 8010830:	2a45      	cmp	r2, #69	; 0x45
 8010832:	f43f ab5c 	beq.w	800feee <_strtod_l+0x27e>
 8010836:	2301      	movs	r3, #1
 8010838:	f7ff bb94 	b.w	800ff64 <_strtod_l+0x2f4>
 801083c:	f3af 8000 	nop.w
 8010840:	94a03595 	.word	0x94a03595
 8010844:	3fdfffff 	.word	0x3fdfffff
 8010848:	35afe535 	.word	0x35afe535
 801084c:	3fe00000 	.word	0x3fe00000
 8010850:	ffc00000 	.word	0xffc00000
 8010854:	41dfffff 	.word	0x41dfffff
 8010858:	94a03595 	.word	0x94a03595
 801085c:	3fcfffff 	.word	0x3fcfffff
 8010860:	3ff00000 	.word	0x3ff00000
 8010864:	7ff00000 	.word	0x7ff00000
 8010868:	7fe00000 	.word	0x7fe00000
 801086c:	7c9fffff 	.word	0x7c9fffff
 8010870:	3fe00000 	.word	0x3fe00000
 8010874:	bff00000 	.word	0xbff00000
 8010878:	7fefffff 	.word	0x7fefffff

0801087c <_strtod_r>:
 801087c:	4b01      	ldr	r3, [pc, #4]	; (8010884 <_strtod_r+0x8>)
 801087e:	f7ff b9f7 	b.w	800fc70 <_strtod_l>
 8010882:	bf00      	nop
 8010884:	20000144 	.word	0x20000144

08010888 <_strtol_l.constprop.0>:
 8010888:	2b01      	cmp	r3, #1
 801088a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801088e:	d001      	beq.n	8010894 <_strtol_l.constprop.0+0xc>
 8010890:	2b24      	cmp	r3, #36	; 0x24
 8010892:	d906      	bls.n	80108a2 <_strtol_l.constprop.0+0x1a>
 8010894:	f7fe f90c 	bl	800eab0 <__errno>
 8010898:	2316      	movs	r3, #22
 801089a:	6003      	str	r3, [r0, #0]
 801089c:	2000      	movs	r0, #0
 801089e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80108a2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8010988 <_strtol_l.constprop.0+0x100>
 80108a6:	460d      	mov	r5, r1
 80108a8:	462e      	mov	r6, r5
 80108aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80108ae:	f814 700c 	ldrb.w	r7, [r4, ip]
 80108b2:	f017 0708 	ands.w	r7, r7, #8
 80108b6:	d1f7      	bne.n	80108a8 <_strtol_l.constprop.0+0x20>
 80108b8:	2c2d      	cmp	r4, #45	; 0x2d
 80108ba:	d132      	bne.n	8010922 <_strtol_l.constprop.0+0x9a>
 80108bc:	782c      	ldrb	r4, [r5, #0]
 80108be:	2701      	movs	r7, #1
 80108c0:	1cb5      	adds	r5, r6, #2
 80108c2:	2b00      	cmp	r3, #0
 80108c4:	d05b      	beq.n	801097e <_strtol_l.constprop.0+0xf6>
 80108c6:	2b10      	cmp	r3, #16
 80108c8:	d109      	bne.n	80108de <_strtol_l.constprop.0+0x56>
 80108ca:	2c30      	cmp	r4, #48	; 0x30
 80108cc:	d107      	bne.n	80108de <_strtol_l.constprop.0+0x56>
 80108ce:	782c      	ldrb	r4, [r5, #0]
 80108d0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80108d4:	2c58      	cmp	r4, #88	; 0x58
 80108d6:	d14d      	bne.n	8010974 <_strtol_l.constprop.0+0xec>
 80108d8:	786c      	ldrb	r4, [r5, #1]
 80108da:	2310      	movs	r3, #16
 80108dc:	3502      	adds	r5, #2
 80108de:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80108e2:	f108 38ff 	add.w	r8, r8, #4294967295
 80108e6:	f04f 0c00 	mov.w	ip, #0
 80108ea:	fbb8 f9f3 	udiv	r9, r8, r3
 80108ee:	4666      	mov	r6, ip
 80108f0:	fb03 8a19 	mls	sl, r3, r9, r8
 80108f4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80108f8:	f1be 0f09 	cmp.w	lr, #9
 80108fc:	d816      	bhi.n	801092c <_strtol_l.constprop.0+0xa4>
 80108fe:	4674      	mov	r4, lr
 8010900:	42a3      	cmp	r3, r4
 8010902:	dd24      	ble.n	801094e <_strtol_l.constprop.0+0xc6>
 8010904:	f1bc 0f00 	cmp.w	ip, #0
 8010908:	db1e      	blt.n	8010948 <_strtol_l.constprop.0+0xc0>
 801090a:	45b1      	cmp	r9, r6
 801090c:	d31c      	bcc.n	8010948 <_strtol_l.constprop.0+0xc0>
 801090e:	d101      	bne.n	8010914 <_strtol_l.constprop.0+0x8c>
 8010910:	45a2      	cmp	sl, r4
 8010912:	db19      	blt.n	8010948 <_strtol_l.constprop.0+0xc0>
 8010914:	fb06 4603 	mla	r6, r6, r3, r4
 8010918:	f04f 0c01 	mov.w	ip, #1
 801091c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010920:	e7e8      	b.n	80108f4 <_strtol_l.constprop.0+0x6c>
 8010922:	2c2b      	cmp	r4, #43	; 0x2b
 8010924:	bf04      	itt	eq
 8010926:	782c      	ldrbeq	r4, [r5, #0]
 8010928:	1cb5      	addeq	r5, r6, #2
 801092a:	e7ca      	b.n	80108c2 <_strtol_l.constprop.0+0x3a>
 801092c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8010930:	f1be 0f19 	cmp.w	lr, #25
 8010934:	d801      	bhi.n	801093a <_strtol_l.constprop.0+0xb2>
 8010936:	3c37      	subs	r4, #55	; 0x37
 8010938:	e7e2      	b.n	8010900 <_strtol_l.constprop.0+0x78>
 801093a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 801093e:	f1be 0f19 	cmp.w	lr, #25
 8010942:	d804      	bhi.n	801094e <_strtol_l.constprop.0+0xc6>
 8010944:	3c57      	subs	r4, #87	; 0x57
 8010946:	e7db      	b.n	8010900 <_strtol_l.constprop.0+0x78>
 8010948:	f04f 3cff 	mov.w	ip, #4294967295
 801094c:	e7e6      	b.n	801091c <_strtol_l.constprop.0+0x94>
 801094e:	f1bc 0f00 	cmp.w	ip, #0
 8010952:	da05      	bge.n	8010960 <_strtol_l.constprop.0+0xd8>
 8010954:	2322      	movs	r3, #34	; 0x22
 8010956:	6003      	str	r3, [r0, #0]
 8010958:	4646      	mov	r6, r8
 801095a:	b942      	cbnz	r2, 801096e <_strtol_l.constprop.0+0xe6>
 801095c:	4630      	mov	r0, r6
 801095e:	e79e      	b.n	801089e <_strtol_l.constprop.0+0x16>
 8010960:	b107      	cbz	r7, 8010964 <_strtol_l.constprop.0+0xdc>
 8010962:	4276      	negs	r6, r6
 8010964:	2a00      	cmp	r2, #0
 8010966:	d0f9      	beq.n	801095c <_strtol_l.constprop.0+0xd4>
 8010968:	f1bc 0f00 	cmp.w	ip, #0
 801096c:	d000      	beq.n	8010970 <_strtol_l.constprop.0+0xe8>
 801096e:	1e69      	subs	r1, r5, #1
 8010970:	6011      	str	r1, [r2, #0]
 8010972:	e7f3      	b.n	801095c <_strtol_l.constprop.0+0xd4>
 8010974:	2430      	movs	r4, #48	; 0x30
 8010976:	2b00      	cmp	r3, #0
 8010978:	d1b1      	bne.n	80108de <_strtol_l.constprop.0+0x56>
 801097a:	2308      	movs	r3, #8
 801097c:	e7af      	b.n	80108de <_strtol_l.constprop.0+0x56>
 801097e:	2c30      	cmp	r4, #48	; 0x30
 8010980:	d0a5      	beq.n	80108ce <_strtol_l.constprop.0+0x46>
 8010982:	230a      	movs	r3, #10
 8010984:	e7ab      	b.n	80108de <_strtol_l.constprop.0+0x56>
 8010986:	bf00      	nop
 8010988:	0802a0c9 	.word	0x0802a0c9

0801098c <_strtol_r>:
 801098c:	f7ff bf7c 	b.w	8010888 <_strtol_l.constprop.0>

08010990 <__swbuf_r>:
 8010990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010992:	460e      	mov	r6, r1
 8010994:	4614      	mov	r4, r2
 8010996:	4605      	mov	r5, r0
 8010998:	b118      	cbz	r0, 80109a2 <__swbuf_r+0x12>
 801099a:	6983      	ldr	r3, [r0, #24]
 801099c:	b90b      	cbnz	r3, 80109a2 <__swbuf_r+0x12>
 801099e:	f001 f853 	bl	8011a48 <__sinit>
 80109a2:	4b21      	ldr	r3, [pc, #132]	; (8010a28 <__swbuf_r+0x98>)
 80109a4:	429c      	cmp	r4, r3
 80109a6:	d12b      	bne.n	8010a00 <__swbuf_r+0x70>
 80109a8:	686c      	ldr	r4, [r5, #4]
 80109aa:	69a3      	ldr	r3, [r4, #24]
 80109ac:	60a3      	str	r3, [r4, #8]
 80109ae:	89a3      	ldrh	r3, [r4, #12]
 80109b0:	071a      	lsls	r2, r3, #28
 80109b2:	d52f      	bpl.n	8010a14 <__swbuf_r+0x84>
 80109b4:	6923      	ldr	r3, [r4, #16]
 80109b6:	b36b      	cbz	r3, 8010a14 <__swbuf_r+0x84>
 80109b8:	6923      	ldr	r3, [r4, #16]
 80109ba:	6820      	ldr	r0, [r4, #0]
 80109bc:	1ac0      	subs	r0, r0, r3
 80109be:	6963      	ldr	r3, [r4, #20]
 80109c0:	b2f6      	uxtb	r6, r6
 80109c2:	4283      	cmp	r3, r0
 80109c4:	4637      	mov	r7, r6
 80109c6:	dc04      	bgt.n	80109d2 <__swbuf_r+0x42>
 80109c8:	4621      	mov	r1, r4
 80109ca:	4628      	mov	r0, r5
 80109cc:	f000 ffa8 	bl	8011920 <_fflush_r>
 80109d0:	bb30      	cbnz	r0, 8010a20 <__swbuf_r+0x90>
 80109d2:	68a3      	ldr	r3, [r4, #8]
 80109d4:	3b01      	subs	r3, #1
 80109d6:	60a3      	str	r3, [r4, #8]
 80109d8:	6823      	ldr	r3, [r4, #0]
 80109da:	1c5a      	adds	r2, r3, #1
 80109dc:	6022      	str	r2, [r4, #0]
 80109de:	701e      	strb	r6, [r3, #0]
 80109e0:	6963      	ldr	r3, [r4, #20]
 80109e2:	3001      	adds	r0, #1
 80109e4:	4283      	cmp	r3, r0
 80109e6:	d004      	beq.n	80109f2 <__swbuf_r+0x62>
 80109e8:	89a3      	ldrh	r3, [r4, #12]
 80109ea:	07db      	lsls	r3, r3, #31
 80109ec:	d506      	bpl.n	80109fc <__swbuf_r+0x6c>
 80109ee:	2e0a      	cmp	r6, #10
 80109f0:	d104      	bne.n	80109fc <__swbuf_r+0x6c>
 80109f2:	4621      	mov	r1, r4
 80109f4:	4628      	mov	r0, r5
 80109f6:	f000 ff93 	bl	8011920 <_fflush_r>
 80109fa:	b988      	cbnz	r0, 8010a20 <__swbuf_r+0x90>
 80109fc:	4638      	mov	r0, r7
 80109fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010a00:	4b0a      	ldr	r3, [pc, #40]	; (8010a2c <__swbuf_r+0x9c>)
 8010a02:	429c      	cmp	r4, r3
 8010a04:	d101      	bne.n	8010a0a <__swbuf_r+0x7a>
 8010a06:	68ac      	ldr	r4, [r5, #8]
 8010a08:	e7cf      	b.n	80109aa <__swbuf_r+0x1a>
 8010a0a:	4b09      	ldr	r3, [pc, #36]	; (8010a30 <__swbuf_r+0xa0>)
 8010a0c:	429c      	cmp	r4, r3
 8010a0e:	bf08      	it	eq
 8010a10:	68ec      	ldreq	r4, [r5, #12]
 8010a12:	e7ca      	b.n	80109aa <__swbuf_r+0x1a>
 8010a14:	4621      	mov	r1, r4
 8010a16:	4628      	mov	r0, r5
 8010a18:	f000 f80c 	bl	8010a34 <__swsetup_r>
 8010a1c:	2800      	cmp	r0, #0
 8010a1e:	d0cb      	beq.n	80109b8 <__swbuf_r+0x28>
 8010a20:	f04f 37ff 	mov.w	r7, #4294967295
 8010a24:	e7ea      	b.n	80109fc <__swbuf_r+0x6c>
 8010a26:	bf00      	nop
 8010a28:	0802a29c 	.word	0x0802a29c
 8010a2c:	0802a2bc 	.word	0x0802a2bc
 8010a30:	0802a27c 	.word	0x0802a27c

08010a34 <__swsetup_r>:
 8010a34:	4b32      	ldr	r3, [pc, #200]	; (8010b00 <__swsetup_r+0xcc>)
 8010a36:	b570      	push	{r4, r5, r6, lr}
 8010a38:	681d      	ldr	r5, [r3, #0]
 8010a3a:	4606      	mov	r6, r0
 8010a3c:	460c      	mov	r4, r1
 8010a3e:	b125      	cbz	r5, 8010a4a <__swsetup_r+0x16>
 8010a40:	69ab      	ldr	r3, [r5, #24]
 8010a42:	b913      	cbnz	r3, 8010a4a <__swsetup_r+0x16>
 8010a44:	4628      	mov	r0, r5
 8010a46:	f000 ffff 	bl	8011a48 <__sinit>
 8010a4a:	4b2e      	ldr	r3, [pc, #184]	; (8010b04 <__swsetup_r+0xd0>)
 8010a4c:	429c      	cmp	r4, r3
 8010a4e:	d10f      	bne.n	8010a70 <__swsetup_r+0x3c>
 8010a50:	686c      	ldr	r4, [r5, #4]
 8010a52:	89a3      	ldrh	r3, [r4, #12]
 8010a54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010a58:	0719      	lsls	r1, r3, #28
 8010a5a:	d42c      	bmi.n	8010ab6 <__swsetup_r+0x82>
 8010a5c:	06dd      	lsls	r5, r3, #27
 8010a5e:	d411      	bmi.n	8010a84 <__swsetup_r+0x50>
 8010a60:	2309      	movs	r3, #9
 8010a62:	6033      	str	r3, [r6, #0]
 8010a64:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010a68:	81a3      	strh	r3, [r4, #12]
 8010a6a:	f04f 30ff 	mov.w	r0, #4294967295
 8010a6e:	e03e      	b.n	8010aee <__swsetup_r+0xba>
 8010a70:	4b25      	ldr	r3, [pc, #148]	; (8010b08 <__swsetup_r+0xd4>)
 8010a72:	429c      	cmp	r4, r3
 8010a74:	d101      	bne.n	8010a7a <__swsetup_r+0x46>
 8010a76:	68ac      	ldr	r4, [r5, #8]
 8010a78:	e7eb      	b.n	8010a52 <__swsetup_r+0x1e>
 8010a7a:	4b24      	ldr	r3, [pc, #144]	; (8010b0c <__swsetup_r+0xd8>)
 8010a7c:	429c      	cmp	r4, r3
 8010a7e:	bf08      	it	eq
 8010a80:	68ec      	ldreq	r4, [r5, #12]
 8010a82:	e7e6      	b.n	8010a52 <__swsetup_r+0x1e>
 8010a84:	0758      	lsls	r0, r3, #29
 8010a86:	d512      	bpl.n	8010aae <__swsetup_r+0x7a>
 8010a88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010a8a:	b141      	cbz	r1, 8010a9e <__swsetup_r+0x6a>
 8010a8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010a90:	4299      	cmp	r1, r3
 8010a92:	d002      	beq.n	8010a9a <__swsetup_r+0x66>
 8010a94:	4630      	mov	r0, r6
 8010a96:	f002 f95b 	bl	8012d50 <_free_r>
 8010a9a:	2300      	movs	r3, #0
 8010a9c:	6363      	str	r3, [r4, #52]	; 0x34
 8010a9e:	89a3      	ldrh	r3, [r4, #12]
 8010aa0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010aa4:	81a3      	strh	r3, [r4, #12]
 8010aa6:	2300      	movs	r3, #0
 8010aa8:	6063      	str	r3, [r4, #4]
 8010aaa:	6923      	ldr	r3, [r4, #16]
 8010aac:	6023      	str	r3, [r4, #0]
 8010aae:	89a3      	ldrh	r3, [r4, #12]
 8010ab0:	f043 0308 	orr.w	r3, r3, #8
 8010ab4:	81a3      	strh	r3, [r4, #12]
 8010ab6:	6923      	ldr	r3, [r4, #16]
 8010ab8:	b94b      	cbnz	r3, 8010ace <__swsetup_r+0x9a>
 8010aba:	89a3      	ldrh	r3, [r4, #12]
 8010abc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010ac0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010ac4:	d003      	beq.n	8010ace <__swsetup_r+0x9a>
 8010ac6:	4621      	mov	r1, r4
 8010ac8:	4630      	mov	r0, r6
 8010aca:	f001 fbf5 	bl	80122b8 <__smakebuf_r>
 8010ace:	89a0      	ldrh	r0, [r4, #12]
 8010ad0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010ad4:	f010 0301 	ands.w	r3, r0, #1
 8010ad8:	d00a      	beq.n	8010af0 <__swsetup_r+0xbc>
 8010ada:	2300      	movs	r3, #0
 8010adc:	60a3      	str	r3, [r4, #8]
 8010ade:	6963      	ldr	r3, [r4, #20]
 8010ae0:	425b      	negs	r3, r3
 8010ae2:	61a3      	str	r3, [r4, #24]
 8010ae4:	6923      	ldr	r3, [r4, #16]
 8010ae6:	b943      	cbnz	r3, 8010afa <__swsetup_r+0xc6>
 8010ae8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010aec:	d1ba      	bne.n	8010a64 <__swsetup_r+0x30>
 8010aee:	bd70      	pop	{r4, r5, r6, pc}
 8010af0:	0781      	lsls	r1, r0, #30
 8010af2:	bf58      	it	pl
 8010af4:	6963      	ldrpl	r3, [r4, #20]
 8010af6:	60a3      	str	r3, [r4, #8]
 8010af8:	e7f4      	b.n	8010ae4 <__swsetup_r+0xb0>
 8010afa:	2000      	movs	r0, #0
 8010afc:	e7f7      	b.n	8010aee <__swsetup_r+0xba>
 8010afe:	bf00      	nop
 8010b00:	200000dc 	.word	0x200000dc
 8010b04:	0802a29c 	.word	0x0802a29c
 8010b08:	0802a2bc 	.word	0x0802a2bc
 8010b0c:	0802a27c 	.word	0x0802a27c

08010b10 <abort>:
 8010b10:	b508      	push	{r3, lr}
 8010b12:	2006      	movs	r0, #6
 8010b14:	f002 fbc8 	bl	80132a8 <raise>
 8010b18:	2001      	movs	r0, #1
 8010b1a:	f7f2 fd5f 	bl	80035dc <_exit>

08010b1e <quorem>:
 8010b1e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b22:	6903      	ldr	r3, [r0, #16]
 8010b24:	690c      	ldr	r4, [r1, #16]
 8010b26:	42a3      	cmp	r3, r4
 8010b28:	4607      	mov	r7, r0
 8010b2a:	f2c0 8081 	blt.w	8010c30 <quorem+0x112>
 8010b2e:	3c01      	subs	r4, #1
 8010b30:	f101 0814 	add.w	r8, r1, #20
 8010b34:	f100 0514 	add.w	r5, r0, #20
 8010b38:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010b3c:	9301      	str	r3, [sp, #4]
 8010b3e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010b42:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010b46:	3301      	adds	r3, #1
 8010b48:	429a      	cmp	r2, r3
 8010b4a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010b4e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010b52:	fbb2 f6f3 	udiv	r6, r2, r3
 8010b56:	d331      	bcc.n	8010bbc <quorem+0x9e>
 8010b58:	f04f 0e00 	mov.w	lr, #0
 8010b5c:	4640      	mov	r0, r8
 8010b5e:	46ac      	mov	ip, r5
 8010b60:	46f2      	mov	sl, lr
 8010b62:	f850 2b04 	ldr.w	r2, [r0], #4
 8010b66:	b293      	uxth	r3, r2
 8010b68:	fb06 e303 	mla	r3, r6, r3, lr
 8010b6c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8010b70:	b29b      	uxth	r3, r3
 8010b72:	ebaa 0303 	sub.w	r3, sl, r3
 8010b76:	f8dc a000 	ldr.w	sl, [ip]
 8010b7a:	0c12      	lsrs	r2, r2, #16
 8010b7c:	fa13 f38a 	uxtah	r3, r3, sl
 8010b80:	fb06 e202 	mla	r2, r6, r2, lr
 8010b84:	9300      	str	r3, [sp, #0]
 8010b86:	9b00      	ldr	r3, [sp, #0]
 8010b88:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8010b8c:	b292      	uxth	r2, r2
 8010b8e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8010b92:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010b96:	f8bd 3000 	ldrh.w	r3, [sp]
 8010b9a:	4581      	cmp	r9, r0
 8010b9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010ba0:	f84c 3b04 	str.w	r3, [ip], #4
 8010ba4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8010ba8:	d2db      	bcs.n	8010b62 <quorem+0x44>
 8010baa:	f855 300b 	ldr.w	r3, [r5, fp]
 8010bae:	b92b      	cbnz	r3, 8010bbc <quorem+0x9e>
 8010bb0:	9b01      	ldr	r3, [sp, #4]
 8010bb2:	3b04      	subs	r3, #4
 8010bb4:	429d      	cmp	r5, r3
 8010bb6:	461a      	mov	r2, r3
 8010bb8:	d32e      	bcc.n	8010c18 <quorem+0xfa>
 8010bba:	613c      	str	r4, [r7, #16]
 8010bbc:	4638      	mov	r0, r7
 8010bbe:	f001 febb 	bl	8012938 <__mcmp>
 8010bc2:	2800      	cmp	r0, #0
 8010bc4:	db24      	blt.n	8010c10 <quorem+0xf2>
 8010bc6:	3601      	adds	r6, #1
 8010bc8:	4628      	mov	r0, r5
 8010bca:	f04f 0c00 	mov.w	ip, #0
 8010bce:	f858 2b04 	ldr.w	r2, [r8], #4
 8010bd2:	f8d0 e000 	ldr.w	lr, [r0]
 8010bd6:	b293      	uxth	r3, r2
 8010bd8:	ebac 0303 	sub.w	r3, ip, r3
 8010bdc:	0c12      	lsrs	r2, r2, #16
 8010bde:	fa13 f38e 	uxtah	r3, r3, lr
 8010be2:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010be6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010bea:	b29b      	uxth	r3, r3
 8010bec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010bf0:	45c1      	cmp	r9, r8
 8010bf2:	f840 3b04 	str.w	r3, [r0], #4
 8010bf6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010bfa:	d2e8      	bcs.n	8010bce <quorem+0xb0>
 8010bfc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010c00:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010c04:	b922      	cbnz	r2, 8010c10 <quorem+0xf2>
 8010c06:	3b04      	subs	r3, #4
 8010c08:	429d      	cmp	r5, r3
 8010c0a:	461a      	mov	r2, r3
 8010c0c:	d30a      	bcc.n	8010c24 <quorem+0x106>
 8010c0e:	613c      	str	r4, [r7, #16]
 8010c10:	4630      	mov	r0, r6
 8010c12:	b003      	add	sp, #12
 8010c14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c18:	6812      	ldr	r2, [r2, #0]
 8010c1a:	3b04      	subs	r3, #4
 8010c1c:	2a00      	cmp	r2, #0
 8010c1e:	d1cc      	bne.n	8010bba <quorem+0x9c>
 8010c20:	3c01      	subs	r4, #1
 8010c22:	e7c7      	b.n	8010bb4 <quorem+0x96>
 8010c24:	6812      	ldr	r2, [r2, #0]
 8010c26:	3b04      	subs	r3, #4
 8010c28:	2a00      	cmp	r2, #0
 8010c2a:	d1f0      	bne.n	8010c0e <quorem+0xf0>
 8010c2c:	3c01      	subs	r4, #1
 8010c2e:	e7eb      	b.n	8010c08 <quorem+0xea>
 8010c30:	2000      	movs	r0, #0
 8010c32:	e7ee      	b.n	8010c12 <quorem+0xf4>
 8010c34:	0000      	movs	r0, r0
	...

08010c38 <_dtoa_r>:
 8010c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c3c:	ed2d 8b04 	vpush	{d8-d9}
 8010c40:	ec57 6b10 	vmov	r6, r7, d0
 8010c44:	b093      	sub	sp, #76	; 0x4c
 8010c46:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010c48:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010c4c:	9106      	str	r1, [sp, #24]
 8010c4e:	ee10 aa10 	vmov	sl, s0
 8010c52:	4604      	mov	r4, r0
 8010c54:	9209      	str	r2, [sp, #36]	; 0x24
 8010c56:	930c      	str	r3, [sp, #48]	; 0x30
 8010c58:	46bb      	mov	fp, r7
 8010c5a:	b975      	cbnz	r5, 8010c7a <_dtoa_r+0x42>
 8010c5c:	2010      	movs	r0, #16
 8010c5e:	f001 fb6b 	bl	8012338 <malloc>
 8010c62:	4602      	mov	r2, r0
 8010c64:	6260      	str	r0, [r4, #36]	; 0x24
 8010c66:	b920      	cbnz	r0, 8010c72 <_dtoa_r+0x3a>
 8010c68:	4ba7      	ldr	r3, [pc, #668]	; (8010f08 <_dtoa_r+0x2d0>)
 8010c6a:	21ea      	movs	r1, #234	; 0xea
 8010c6c:	48a7      	ldr	r0, [pc, #668]	; (8010f0c <_dtoa_r+0x2d4>)
 8010c6e:	f7fd ff01 	bl	800ea74 <__assert_func>
 8010c72:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010c76:	6005      	str	r5, [r0, #0]
 8010c78:	60c5      	str	r5, [r0, #12]
 8010c7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010c7c:	6819      	ldr	r1, [r3, #0]
 8010c7e:	b151      	cbz	r1, 8010c96 <_dtoa_r+0x5e>
 8010c80:	685a      	ldr	r2, [r3, #4]
 8010c82:	604a      	str	r2, [r1, #4]
 8010c84:	2301      	movs	r3, #1
 8010c86:	4093      	lsls	r3, r2
 8010c88:	608b      	str	r3, [r1, #8]
 8010c8a:	4620      	mov	r0, r4
 8010c8c:	f001 fbc8 	bl	8012420 <_Bfree>
 8010c90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010c92:	2200      	movs	r2, #0
 8010c94:	601a      	str	r2, [r3, #0]
 8010c96:	1e3b      	subs	r3, r7, #0
 8010c98:	bfaa      	itet	ge
 8010c9a:	2300      	movge	r3, #0
 8010c9c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8010ca0:	f8c8 3000 	strge.w	r3, [r8]
 8010ca4:	4b9a      	ldr	r3, [pc, #616]	; (8010f10 <_dtoa_r+0x2d8>)
 8010ca6:	bfbc      	itt	lt
 8010ca8:	2201      	movlt	r2, #1
 8010caa:	f8c8 2000 	strlt.w	r2, [r8]
 8010cae:	ea33 030b 	bics.w	r3, r3, fp
 8010cb2:	d11b      	bne.n	8010cec <_dtoa_r+0xb4>
 8010cb4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010cb6:	f242 730f 	movw	r3, #9999	; 0x270f
 8010cba:	6013      	str	r3, [r2, #0]
 8010cbc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010cc0:	4333      	orrs	r3, r6
 8010cc2:	f000 8592 	beq.w	80117ea <_dtoa_r+0xbb2>
 8010cc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010cc8:	b963      	cbnz	r3, 8010ce4 <_dtoa_r+0xac>
 8010cca:	4b92      	ldr	r3, [pc, #584]	; (8010f14 <_dtoa_r+0x2dc>)
 8010ccc:	e022      	b.n	8010d14 <_dtoa_r+0xdc>
 8010cce:	4b92      	ldr	r3, [pc, #584]	; (8010f18 <_dtoa_r+0x2e0>)
 8010cd0:	9301      	str	r3, [sp, #4]
 8010cd2:	3308      	adds	r3, #8
 8010cd4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010cd6:	6013      	str	r3, [r2, #0]
 8010cd8:	9801      	ldr	r0, [sp, #4]
 8010cda:	b013      	add	sp, #76	; 0x4c
 8010cdc:	ecbd 8b04 	vpop	{d8-d9}
 8010ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ce4:	4b8b      	ldr	r3, [pc, #556]	; (8010f14 <_dtoa_r+0x2dc>)
 8010ce6:	9301      	str	r3, [sp, #4]
 8010ce8:	3303      	adds	r3, #3
 8010cea:	e7f3      	b.n	8010cd4 <_dtoa_r+0x9c>
 8010cec:	2200      	movs	r2, #0
 8010cee:	2300      	movs	r3, #0
 8010cf0:	4650      	mov	r0, sl
 8010cf2:	4659      	mov	r1, fp
 8010cf4:	f7ef ff10 	bl	8000b18 <__aeabi_dcmpeq>
 8010cf8:	ec4b ab19 	vmov	d9, sl, fp
 8010cfc:	4680      	mov	r8, r0
 8010cfe:	b158      	cbz	r0, 8010d18 <_dtoa_r+0xe0>
 8010d00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010d02:	2301      	movs	r3, #1
 8010d04:	6013      	str	r3, [r2, #0]
 8010d06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	f000 856b 	beq.w	80117e4 <_dtoa_r+0xbac>
 8010d0e:	4883      	ldr	r0, [pc, #524]	; (8010f1c <_dtoa_r+0x2e4>)
 8010d10:	6018      	str	r0, [r3, #0]
 8010d12:	1e43      	subs	r3, r0, #1
 8010d14:	9301      	str	r3, [sp, #4]
 8010d16:	e7df      	b.n	8010cd8 <_dtoa_r+0xa0>
 8010d18:	ec4b ab10 	vmov	d0, sl, fp
 8010d1c:	aa10      	add	r2, sp, #64	; 0x40
 8010d1e:	a911      	add	r1, sp, #68	; 0x44
 8010d20:	4620      	mov	r0, r4
 8010d22:	f001 ff2b 	bl	8012b7c <__d2b>
 8010d26:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8010d2a:	ee08 0a10 	vmov	s16, r0
 8010d2e:	2d00      	cmp	r5, #0
 8010d30:	f000 8084 	beq.w	8010e3c <_dtoa_r+0x204>
 8010d34:	ee19 3a90 	vmov	r3, s19
 8010d38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010d3c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8010d40:	4656      	mov	r6, sl
 8010d42:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8010d46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010d4a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8010d4e:	4b74      	ldr	r3, [pc, #464]	; (8010f20 <_dtoa_r+0x2e8>)
 8010d50:	2200      	movs	r2, #0
 8010d52:	4630      	mov	r0, r6
 8010d54:	4639      	mov	r1, r7
 8010d56:	f7ef fabf 	bl	80002d8 <__aeabi_dsub>
 8010d5a:	a365      	add	r3, pc, #404	; (adr r3, 8010ef0 <_dtoa_r+0x2b8>)
 8010d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d60:	f7ef fc72 	bl	8000648 <__aeabi_dmul>
 8010d64:	a364      	add	r3, pc, #400	; (adr r3, 8010ef8 <_dtoa_r+0x2c0>)
 8010d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d6a:	f7ef fab7 	bl	80002dc <__adddf3>
 8010d6e:	4606      	mov	r6, r0
 8010d70:	4628      	mov	r0, r5
 8010d72:	460f      	mov	r7, r1
 8010d74:	f7ef fbfe 	bl	8000574 <__aeabi_i2d>
 8010d78:	a361      	add	r3, pc, #388	; (adr r3, 8010f00 <_dtoa_r+0x2c8>)
 8010d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d7e:	f7ef fc63 	bl	8000648 <__aeabi_dmul>
 8010d82:	4602      	mov	r2, r0
 8010d84:	460b      	mov	r3, r1
 8010d86:	4630      	mov	r0, r6
 8010d88:	4639      	mov	r1, r7
 8010d8a:	f7ef faa7 	bl	80002dc <__adddf3>
 8010d8e:	4606      	mov	r6, r0
 8010d90:	460f      	mov	r7, r1
 8010d92:	f7ef ff09 	bl	8000ba8 <__aeabi_d2iz>
 8010d96:	2200      	movs	r2, #0
 8010d98:	9000      	str	r0, [sp, #0]
 8010d9a:	2300      	movs	r3, #0
 8010d9c:	4630      	mov	r0, r6
 8010d9e:	4639      	mov	r1, r7
 8010da0:	f7ef fec4 	bl	8000b2c <__aeabi_dcmplt>
 8010da4:	b150      	cbz	r0, 8010dbc <_dtoa_r+0x184>
 8010da6:	9800      	ldr	r0, [sp, #0]
 8010da8:	f7ef fbe4 	bl	8000574 <__aeabi_i2d>
 8010dac:	4632      	mov	r2, r6
 8010dae:	463b      	mov	r3, r7
 8010db0:	f7ef feb2 	bl	8000b18 <__aeabi_dcmpeq>
 8010db4:	b910      	cbnz	r0, 8010dbc <_dtoa_r+0x184>
 8010db6:	9b00      	ldr	r3, [sp, #0]
 8010db8:	3b01      	subs	r3, #1
 8010dba:	9300      	str	r3, [sp, #0]
 8010dbc:	9b00      	ldr	r3, [sp, #0]
 8010dbe:	2b16      	cmp	r3, #22
 8010dc0:	d85a      	bhi.n	8010e78 <_dtoa_r+0x240>
 8010dc2:	9a00      	ldr	r2, [sp, #0]
 8010dc4:	4b57      	ldr	r3, [pc, #348]	; (8010f24 <_dtoa_r+0x2ec>)
 8010dc6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dce:	ec51 0b19 	vmov	r0, r1, d9
 8010dd2:	f7ef feab 	bl	8000b2c <__aeabi_dcmplt>
 8010dd6:	2800      	cmp	r0, #0
 8010dd8:	d050      	beq.n	8010e7c <_dtoa_r+0x244>
 8010dda:	9b00      	ldr	r3, [sp, #0]
 8010ddc:	3b01      	subs	r3, #1
 8010dde:	9300      	str	r3, [sp, #0]
 8010de0:	2300      	movs	r3, #0
 8010de2:	930b      	str	r3, [sp, #44]	; 0x2c
 8010de4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010de6:	1b5d      	subs	r5, r3, r5
 8010de8:	1e6b      	subs	r3, r5, #1
 8010dea:	9305      	str	r3, [sp, #20]
 8010dec:	bf45      	ittet	mi
 8010dee:	f1c5 0301 	rsbmi	r3, r5, #1
 8010df2:	9304      	strmi	r3, [sp, #16]
 8010df4:	2300      	movpl	r3, #0
 8010df6:	2300      	movmi	r3, #0
 8010df8:	bf4c      	ite	mi
 8010dfa:	9305      	strmi	r3, [sp, #20]
 8010dfc:	9304      	strpl	r3, [sp, #16]
 8010dfe:	9b00      	ldr	r3, [sp, #0]
 8010e00:	2b00      	cmp	r3, #0
 8010e02:	db3d      	blt.n	8010e80 <_dtoa_r+0x248>
 8010e04:	9b05      	ldr	r3, [sp, #20]
 8010e06:	9a00      	ldr	r2, [sp, #0]
 8010e08:	920a      	str	r2, [sp, #40]	; 0x28
 8010e0a:	4413      	add	r3, r2
 8010e0c:	9305      	str	r3, [sp, #20]
 8010e0e:	2300      	movs	r3, #0
 8010e10:	9307      	str	r3, [sp, #28]
 8010e12:	9b06      	ldr	r3, [sp, #24]
 8010e14:	2b09      	cmp	r3, #9
 8010e16:	f200 8089 	bhi.w	8010f2c <_dtoa_r+0x2f4>
 8010e1a:	2b05      	cmp	r3, #5
 8010e1c:	bfc4      	itt	gt
 8010e1e:	3b04      	subgt	r3, #4
 8010e20:	9306      	strgt	r3, [sp, #24]
 8010e22:	9b06      	ldr	r3, [sp, #24]
 8010e24:	f1a3 0302 	sub.w	r3, r3, #2
 8010e28:	bfcc      	ite	gt
 8010e2a:	2500      	movgt	r5, #0
 8010e2c:	2501      	movle	r5, #1
 8010e2e:	2b03      	cmp	r3, #3
 8010e30:	f200 8087 	bhi.w	8010f42 <_dtoa_r+0x30a>
 8010e34:	e8df f003 	tbb	[pc, r3]
 8010e38:	59383a2d 	.word	0x59383a2d
 8010e3c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8010e40:	441d      	add	r5, r3
 8010e42:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010e46:	2b20      	cmp	r3, #32
 8010e48:	bfc1      	itttt	gt
 8010e4a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010e4e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8010e52:	fa0b f303 	lslgt.w	r3, fp, r3
 8010e56:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010e5a:	bfda      	itte	le
 8010e5c:	f1c3 0320 	rsble	r3, r3, #32
 8010e60:	fa06 f003 	lslle.w	r0, r6, r3
 8010e64:	4318      	orrgt	r0, r3
 8010e66:	f7ef fb75 	bl	8000554 <__aeabi_ui2d>
 8010e6a:	2301      	movs	r3, #1
 8010e6c:	4606      	mov	r6, r0
 8010e6e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8010e72:	3d01      	subs	r5, #1
 8010e74:	930e      	str	r3, [sp, #56]	; 0x38
 8010e76:	e76a      	b.n	8010d4e <_dtoa_r+0x116>
 8010e78:	2301      	movs	r3, #1
 8010e7a:	e7b2      	b.n	8010de2 <_dtoa_r+0x1aa>
 8010e7c:	900b      	str	r0, [sp, #44]	; 0x2c
 8010e7e:	e7b1      	b.n	8010de4 <_dtoa_r+0x1ac>
 8010e80:	9b04      	ldr	r3, [sp, #16]
 8010e82:	9a00      	ldr	r2, [sp, #0]
 8010e84:	1a9b      	subs	r3, r3, r2
 8010e86:	9304      	str	r3, [sp, #16]
 8010e88:	4253      	negs	r3, r2
 8010e8a:	9307      	str	r3, [sp, #28]
 8010e8c:	2300      	movs	r3, #0
 8010e8e:	930a      	str	r3, [sp, #40]	; 0x28
 8010e90:	e7bf      	b.n	8010e12 <_dtoa_r+0x1da>
 8010e92:	2300      	movs	r3, #0
 8010e94:	9308      	str	r3, [sp, #32]
 8010e96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	dc55      	bgt.n	8010f48 <_dtoa_r+0x310>
 8010e9c:	2301      	movs	r3, #1
 8010e9e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010ea2:	461a      	mov	r2, r3
 8010ea4:	9209      	str	r2, [sp, #36]	; 0x24
 8010ea6:	e00c      	b.n	8010ec2 <_dtoa_r+0x28a>
 8010ea8:	2301      	movs	r3, #1
 8010eaa:	e7f3      	b.n	8010e94 <_dtoa_r+0x25c>
 8010eac:	2300      	movs	r3, #0
 8010eae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010eb0:	9308      	str	r3, [sp, #32]
 8010eb2:	9b00      	ldr	r3, [sp, #0]
 8010eb4:	4413      	add	r3, r2
 8010eb6:	9302      	str	r3, [sp, #8]
 8010eb8:	3301      	adds	r3, #1
 8010eba:	2b01      	cmp	r3, #1
 8010ebc:	9303      	str	r3, [sp, #12]
 8010ebe:	bfb8      	it	lt
 8010ec0:	2301      	movlt	r3, #1
 8010ec2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010ec4:	2200      	movs	r2, #0
 8010ec6:	6042      	str	r2, [r0, #4]
 8010ec8:	2204      	movs	r2, #4
 8010eca:	f102 0614 	add.w	r6, r2, #20
 8010ece:	429e      	cmp	r6, r3
 8010ed0:	6841      	ldr	r1, [r0, #4]
 8010ed2:	d93d      	bls.n	8010f50 <_dtoa_r+0x318>
 8010ed4:	4620      	mov	r0, r4
 8010ed6:	f001 fa63 	bl	80123a0 <_Balloc>
 8010eda:	9001      	str	r0, [sp, #4]
 8010edc:	2800      	cmp	r0, #0
 8010ede:	d13b      	bne.n	8010f58 <_dtoa_r+0x320>
 8010ee0:	4b11      	ldr	r3, [pc, #68]	; (8010f28 <_dtoa_r+0x2f0>)
 8010ee2:	4602      	mov	r2, r0
 8010ee4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010ee8:	e6c0      	b.n	8010c6c <_dtoa_r+0x34>
 8010eea:	2301      	movs	r3, #1
 8010eec:	e7df      	b.n	8010eae <_dtoa_r+0x276>
 8010eee:	bf00      	nop
 8010ef0:	636f4361 	.word	0x636f4361
 8010ef4:	3fd287a7 	.word	0x3fd287a7
 8010ef8:	8b60c8b3 	.word	0x8b60c8b3
 8010efc:	3fc68a28 	.word	0x3fc68a28
 8010f00:	509f79fb 	.word	0x509f79fb
 8010f04:	3fd34413 	.word	0x3fd34413
 8010f08:	0802a1d6 	.word	0x0802a1d6
 8010f0c:	0802a1ed 	.word	0x0802a1ed
 8010f10:	7ff00000 	.word	0x7ff00000
 8010f14:	0802a1d2 	.word	0x0802a1d2
 8010f18:	0802a1c9 	.word	0x0802a1c9
 8010f1c:	0802a04e 	.word	0x0802a04e
 8010f20:	3ff80000 	.word	0x3ff80000
 8010f24:	0802a420 	.word	0x0802a420
 8010f28:	0802a26b 	.word	0x0802a26b
 8010f2c:	2501      	movs	r5, #1
 8010f2e:	2300      	movs	r3, #0
 8010f30:	9306      	str	r3, [sp, #24]
 8010f32:	9508      	str	r5, [sp, #32]
 8010f34:	f04f 33ff 	mov.w	r3, #4294967295
 8010f38:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010f3c:	2200      	movs	r2, #0
 8010f3e:	2312      	movs	r3, #18
 8010f40:	e7b0      	b.n	8010ea4 <_dtoa_r+0x26c>
 8010f42:	2301      	movs	r3, #1
 8010f44:	9308      	str	r3, [sp, #32]
 8010f46:	e7f5      	b.n	8010f34 <_dtoa_r+0x2fc>
 8010f48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010f4a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010f4e:	e7b8      	b.n	8010ec2 <_dtoa_r+0x28a>
 8010f50:	3101      	adds	r1, #1
 8010f52:	6041      	str	r1, [r0, #4]
 8010f54:	0052      	lsls	r2, r2, #1
 8010f56:	e7b8      	b.n	8010eca <_dtoa_r+0x292>
 8010f58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010f5a:	9a01      	ldr	r2, [sp, #4]
 8010f5c:	601a      	str	r2, [r3, #0]
 8010f5e:	9b03      	ldr	r3, [sp, #12]
 8010f60:	2b0e      	cmp	r3, #14
 8010f62:	f200 809d 	bhi.w	80110a0 <_dtoa_r+0x468>
 8010f66:	2d00      	cmp	r5, #0
 8010f68:	f000 809a 	beq.w	80110a0 <_dtoa_r+0x468>
 8010f6c:	9b00      	ldr	r3, [sp, #0]
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	dd32      	ble.n	8010fd8 <_dtoa_r+0x3a0>
 8010f72:	4ab7      	ldr	r2, [pc, #732]	; (8011250 <_dtoa_r+0x618>)
 8010f74:	f003 030f 	and.w	r3, r3, #15
 8010f78:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010f7c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010f80:	9b00      	ldr	r3, [sp, #0]
 8010f82:	05d8      	lsls	r0, r3, #23
 8010f84:	ea4f 1723 	mov.w	r7, r3, asr #4
 8010f88:	d516      	bpl.n	8010fb8 <_dtoa_r+0x380>
 8010f8a:	4bb2      	ldr	r3, [pc, #712]	; (8011254 <_dtoa_r+0x61c>)
 8010f8c:	ec51 0b19 	vmov	r0, r1, d9
 8010f90:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010f94:	f7ef fc82 	bl	800089c <__aeabi_ddiv>
 8010f98:	f007 070f 	and.w	r7, r7, #15
 8010f9c:	4682      	mov	sl, r0
 8010f9e:	468b      	mov	fp, r1
 8010fa0:	2503      	movs	r5, #3
 8010fa2:	4eac      	ldr	r6, [pc, #688]	; (8011254 <_dtoa_r+0x61c>)
 8010fa4:	b957      	cbnz	r7, 8010fbc <_dtoa_r+0x384>
 8010fa6:	4642      	mov	r2, r8
 8010fa8:	464b      	mov	r3, r9
 8010faa:	4650      	mov	r0, sl
 8010fac:	4659      	mov	r1, fp
 8010fae:	f7ef fc75 	bl	800089c <__aeabi_ddiv>
 8010fb2:	4682      	mov	sl, r0
 8010fb4:	468b      	mov	fp, r1
 8010fb6:	e028      	b.n	801100a <_dtoa_r+0x3d2>
 8010fb8:	2502      	movs	r5, #2
 8010fba:	e7f2      	b.n	8010fa2 <_dtoa_r+0x36a>
 8010fbc:	07f9      	lsls	r1, r7, #31
 8010fbe:	d508      	bpl.n	8010fd2 <_dtoa_r+0x39a>
 8010fc0:	4640      	mov	r0, r8
 8010fc2:	4649      	mov	r1, r9
 8010fc4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010fc8:	f7ef fb3e 	bl	8000648 <__aeabi_dmul>
 8010fcc:	3501      	adds	r5, #1
 8010fce:	4680      	mov	r8, r0
 8010fd0:	4689      	mov	r9, r1
 8010fd2:	107f      	asrs	r7, r7, #1
 8010fd4:	3608      	adds	r6, #8
 8010fd6:	e7e5      	b.n	8010fa4 <_dtoa_r+0x36c>
 8010fd8:	f000 809b 	beq.w	8011112 <_dtoa_r+0x4da>
 8010fdc:	9b00      	ldr	r3, [sp, #0]
 8010fde:	4f9d      	ldr	r7, [pc, #628]	; (8011254 <_dtoa_r+0x61c>)
 8010fe0:	425e      	negs	r6, r3
 8010fe2:	4b9b      	ldr	r3, [pc, #620]	; (8011250 <_dtoa_r+0x618>)
 8010fe4:	f006 020f 	and.w	r2, r6, #15
 8010fe8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ff0:	ec51 0b19 	vmov	r0, r1, d9
 8010ff4:	f7ef fb28 	bl	8000648 <__aeabi_dmul>
 8010ff8:	1136      	asrs	r6, r6, #4
 8010ffa:	4682      	mov	sl, r0
 8010ffc:	468b      	mov	fp, r1
 8010ffe:	2300      	movs	r3, #0
 8011000:	2502      	movs	r5, #2
 8011002:	2e00      	cmp	r6, #0
 8011004:	d17a      	bne.n	80110fc <_dtoa_r+0x4c4>
 8011006:	2b00      	cmp	r3, #0
 8011008:	d1d3      	bne.n	8010fb2 <_dtoa_r+0x37a>
 801100a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801100c:	2b00      	cmp	r3, #0
 801100e:	f000 8082 	beq.w	8011116 <_dtoa_r+0x4de>
 8011012:	4b91      	ldr	r3, [pc, #580]	; (8011258 <_dtoa_r+0x620>)
 8011014:	2200      	movs	r2, #0
 8011016:	4650      	mov	r0, sl
 8011018:	4659      	mov	r1, fp
 801101a:	f7ef fd87 	bl	8000b2c <__aeabi_dcmplt>
 801101e:	2800      	cmp	r0, #0
 8011020:	d079      	beq.n	8011116 <_dtoa_r+0x4de>
 8011022:	9b03      	ldr	r3, [sp, #12]
 8011024:	2b00      	cmp	r3, #0
 8011026:	d076      	beq.n	8011116 <_dtoa_r+0x4de>
 8011028:	9b02      	ldr	r3, [sp, #8]
 801102a:	2b00      	cmp	r3, #0
 801102c:	dd36      	ble.n	801109c <_dtoa_r+0x464>
 801102e:	9b00      	ldr	r3, [sp, #0]
 8011030:	4650      	mov	r0, sl
 8011032:	4659      	mov	r1, fp
 8011034:	1e5f      	subs	r7, r3, #1
 8011036:	2200      	movs	r2, #0
 8011038:	4b88      	ldr	r3, [pc, #544]	; (801125c <_dtoa_r+0x624>)
 801103a:	f7ef fb05 	bl	8000648 <__aeabi_dmul>
 801103e:	9e02      	ldr	r6, [sp, #8]
 8011040:	4682      	mov	sl, r0
 8011042:	468b      	mov	fp, r1
 8011044:	3501      	adds	r5, #1
 8011046:	4628      	mov	r0, r5
 8011048:	f7ef fa94 	bl	8000574 <__aeabi_i2d>
 801104c:	4652      	mov	r2, sl
 801104e:	465b      	mov	r3, fp
 8011050:	f7ef fafa 	bl	8000648 <__aeabi_dmul>
 8011054:	4b82      	ldr	r3, [pc, #520]	; (8011260 <_dtoa_r+0x628>)
 8011056:	2200      	movs	r2, #0
 8011058:	f7ef f940 	bl	80002dc <__adddf3>
 801105c:	46d0      	mov	r8, sl
 801105e:	46d9      	mov	r9, fp
 8011060:	4682      	mov	sl, r0
 8011062:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8011066:	2e00      	cmp	r6, #0
 8011068:	d158      	bne.n	801111c <_dtoa_r+0x4e4>
 801106a:	4b7e      	ldr	r3, [pc, #504]	; (8011264 <_dtoa_r+0x62c>)
 801106c:	2200      	movs	r2, #0
 801106e:	4640      	mov	r0, r8
 8011070:	4649      	mov	r1, r9
 8011072:	f7ef f931 	bl	80002d8 <__aeabi_dsub>
 8011076:	4652      	mov	r2, sl
 8011078:	465b      	mov	r3, fp
 801107a:	4680      	mov	r8, r0
 801107c:	4689      	mov	r9, r1
 801107e:	f7ef fd73 	bl	8000b68 <__aeabi_dcmpgt>
 8011082:	2800      	cmp	r0, #0
 8011084:	f040 8295 	bne.w	80115b2 <_dtoa_r+0x97a>
 8011088:	4652      	mov	r2, sl
 801108a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801108e:	4640      	mov	r0, r8
 8011090:	4649      	mov	r1, r9
 8011092:	f7ef fd4b 	bl	8000b2c <__aeabi_dcmplt>
 8011096:	2800      	cmp	r0, #0
 8011098:	f040 8289 	bne.w	80115ae <_dtoa_r+0x976>
 801109c:	ec5b ab19 	vmov	sl, fp, d9
 80110a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	f2c0 8148 	blt.w	8011338 <_dtoa_r+0x700>
 80110a8:	9a00      	ldr	r2, [sp, #0]
 80110aa:	2a0e      	cmp	r2, #14
 80110ac:	f300 8144 	bgt.w	8011338 <_dtoa_r+0x700>
 80110b0:	4b67      	ldr	r3, [pc, #412]	; (8011250 <_dtoa_r+0x618>)
 80110b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80110b6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80110ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80110bc:	2b00      	cmp	r3, #0
 80110be:	f280 80d5 	bge.w	801126c <_dtoa_r+0x634>
 80110c2:	9b03      	ldr	r3, [sp, #12]
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	f300 80d1 	bgt.w	801126c <_dtoa_r+0x634>
 80110ca:	f040 826f 	bne.w	80115ac <_dtoa_r+0x974>
 80110ce:	4b65      	ldr	r3, [pc, #404]	; (8011264 <_dtoa_r+0x62c>)
 80110d0:	2200      	movs	r2, #0
 80110d2:	4640      	mov	r0, r8
 80110d4:	4649      	mov	r1, r9
 80110d6:	f7ef fab7 	bl	8000648 <__aeabi_dmul>
 80110da:	4652      	mov	r2, sl
 80110dc:	465b      	mov	r3, fp
 80110de:	f7ef fd39 	bl	8000b54 <__aeabi_dcmpge>
 80110e2:	9e03      	ldr	r6, [sp, #12]
 80110e4:	4637      	mov	r7, r6
 80110e6:	2800      	cmp	r0, #0
 80110e8:	f040 8245 	bne.w	8011576 <_dtoa_r+0x93e>
 80110ec:	9d01      	ldr	r5, [sp, #4]
 80110ee:	2331      	movs	r3, #49	; 0x31
 80110f0:	f805 3b01 	strb.w	r3, [r5], #1
 80110f4:	9b00      	ldr	r3, [sp, #0]
 80110f6:	3301      	adds	r3, #1
 80110f8:	9300      	str	r3, [sp, #0]
 80110fa:	e240      	b.n	801157e <_dtoa_r+0x946>
 80110fc:	07f2      	lsls	r2, r6, #31
 80110fe:	d505      	bpl.n	801110c <_dtoa_r+0x4d4>
 8011100:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011104:	f7ef faa0 	bl	8000648 <__aeabi_dmul>
 8011108:	3501      	adds	r5, #1
 801110a:	2301      	movs	r3, #1
 801110c:	1076      	asrs	r6, r6, #1
 801110e:	3708      	adds	r7, #8
 8011110:	e777      	b.n	8011002 <_dtoa_r+0x3ca>
 8011112:	2502      	movs	r5, #2
 8011114:	e779      	b.n	801100a <_dtoa_r+0x3d2>
 8011116:	9f00      	ldr	r7, [sp, #0]
 8011118:	9e03      	ldr	r6, [sp, #12]
 801111a:	e794      	b.n	8011046 <_dtoa_r+0x40e>
 801111c:	9901      	ldr	r1, [sp, #4]
 801111e:	4b4c      	ldr	r3, [pc, #304]	; (8011250 <_dtoa_r+0x618>)
 8011120:	4431      	add	r1, r6
 8011122:	910d      	str	r1, [sp, #52]	; 0x34
 8011124:	9908      	ldr	r1, [sp, #32]
 8011126:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801112a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801112e:	2900      	cmp	r1, #0
 8011130:	d043      	beq.n	80111ba <_dtoa_r+0x582>
 8011132:	494d      	ldr	r1, [pc, #308]	; (8011268 <_dtoa_r+0x630>)
 8011134:	2000      	movs	r0, #0
 8011136:	f7ef fbb1 	bl	800089c <__aeabi_ddiv>
 801113a:	4652      	mov	r2, sl
 801113c:	465b      	mov	r3, fp
 801113e:	f7ef f8cb 	bl	80002d8 <__aeabi_dsub>
 8011142:	9d01      	ldr	r5, [sp, #4]
 8011144:	4682      	mov	sl, r0
 8011146:	468b      	mov	fp, r1
 8011148:	4649      	mov	r1, r9
 801114a:	4640      	mov	r0, r8
 801114c:	f7ef fd2c 	bl	8000ba8 <__aeabi_d2iz>
 8011150:	4606      	mov	r6, r0
 8011152:	f7ef fa0f 	bl	8000574 <__aeabi_i2d>
 8011156:	4602      	mov	r2, r0
 8011158:	460b      	mov	r3, r1
 801115a:	4640      	mov	r0, r8
 801115c:	4649      	mov	r1, r9
 801115e:	f7ef f8bb 	bl	80002d8 <__aeabi_dsub>
 8011162:	3630      	adds	r6, #48	; 0x30
 8011164:	f805 6b01 	strb.w	r6, [r5], #1
 8011168:	4652      	mov	r2, sl
 801116a:	465b      	mov	r3, fp
 801116c:	4680      	mov	r8, r0
 801116e:	4689      	mov	r9, r1
 8011170:	f7ef fcdc 	bl	8000b2c <__aeabi_dcmplt>
 8011174:	2800      	cmp	r0, #0
 8011176:	d163      	bne.n	8011240 <_dtoa_r+0x608>
 8011178:	4642      	mov	r2, r8
 801117a:	464b      	mov	r3, r9
 801117c:	4936      	ldr	r1, [pc, #216]	; (8011258 <_dtoa_r+0x620>)
 801117e:	2000      	movs	r0, #0
 8011180:	f7ef f8aa 	bl	80002d8 <__aeabi_dsub>
 8011184:	4652      	mov	r2, sl
 8011186:	465b      	mov	r3, fp
 8011188:	f7ef fcd0 	bl	8000b2c <__aeabi_dcmplt>
 801118c:	2800      	cmp	r0, #0
 801118e:	f040 80b5 	bne.w	80112fc <_dtoa_r+0x6c4>
 8011192:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011194:	429d      	cmp	r5, r3
 8011196:	d081      	beq.n	801109c <_dtoa_r+0x464>
 8011198:	4b30      	ldr	r3, [pc, #192]	; (801125c <_dtoa_r+0x624>)
 801119a:	2200      	movs	r2, #0
 801119c:	4650      	mov	r0, sl
 801119e:	4659      	mov	r1, fp
 80111a0:	f7ef fa52 	bl	8000648 <__aeabi_dmul>
 80111a4:	4b2d      	ldr	r3, [pc, #180]	; (801125c <_dtoa_r+0x624>)
 80111a6:	4682      	mov	sl, r0
 80111a8:	468b      	mov	fp, r1
 80111aa:	4640      	mov	r0, r8
 80111ac:	4649      	mov	r1, r9
 80111ae:	2200      	movs	r2, #0
 80111b0:	f7ef fa4a 	bl	8000648 <__aeabi_dmul>
 80111b4:	4680      	mov	r8, r0
 80111b6:	4689      	mov	r9, r1
 80111b8:	e7c6      	b.n	8011148 <_dtoa_r+0x510>
 80111ba:	4650      	mov	r0, sl
 80111bc:	4659      	mov	r1, fp
 80111be:	f7ef fa43 	bl	8000648 <__aeabi_dmul>
 80111c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80111c4:	9d01      	ldr	r5, [sp, #4]
 80111c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80111c8:	4682      	mov	sl, r0
 80111ca:	468b      	mov	fp, r1
 80111cc:	4649      	mov	r1, r9
 80111ce:	4640      	mov	r0, r8
 80111d0:	f7ef fcea 	bl	8000ba8 <__aeabi_d2iz>
 80111d4:	4606      	mov	r6, r0
 80111d6:	f7ef f9cd 	bl	8000574 <__aeabi_i2d>
 80111da:	3630      	adds	r6, #48	; 0x30
 80111dc:	4602      	mov	r2, r0
 80111de:	460b      	mov	r3, r1
 80111e0:	4640      	mov	r0, r8
 80111e2:	4649      	mov	r1, r9
 80111e4:	f7ef f878 	bl	80002d8 <__aeabi_dsub>
 80111e8:	f805 6b01 	strb.w	r6, [r5], #1
 80111ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80111ee:	429d      	cmp	r5, r3
 80111f0:	4680      	mov	r8, r0
 80111f2:	4689      	mov	r9, r1
 80111f4:	f04f 0200 	mov.w	r2, #0
 80111f8:	d124      	bne.n	8011244 <_dtoa_r+0x60c>
 80111fa:	4b1b      	ldr	r3, [pc, #108]	; (8011268 <_dtoa_r+0x630>)
 80111fc:	4650      	mov	r0, sl
 80111fe:	4659      	mov	r1, fp
 8011200:	f7ef f86c 	bl	80002dc <__adddf3>
 8011204:	4602      	mov	r2, r0
 8011206:	460b      	mov	r3, r1
 8011208:	4640      	mov	r0, r8
 801120a:	4649      	mov	r1, r9
 801120c:	f7ef fcac 	bl	8000b68 <__aeabi_dcmpgt>
 8011210:	2800      	cmp	r0, #0
 8011212:	d173      	bne.n	80112fc <_dtoa_r+0x6c4>
 8011214:	4652      	mov	r2, sl
 8011216:	465b      	mov	r3, fp
 8011218:	4913      	ldr	r1, [pc, #76]	; (8011268 <_dtoa_r+0x630>)
 801121a:	2000      	movs	r0, #0
 801121c:	f7ef f85c 	bl	80002d8 <__aeabi_dsub>
 8011220:	4602      	mov	r2, r0
 8011222:	460b      	mov	r3, r1
 8011224:	4640      	mov	r0, r8
 8011226:	4649      	mov	r1, r9
 8011228:	f7ef fc80 	bl	8000b2c <__aeabi_dcmplt>
 801122c:	2800      	cmp	r0, #0
 801122e:	f43f af35 	beq.w	801109c <_dtoa_r+0x464>
 8011232:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8011234:	1e6b      	subs	r3, r5, #1
 8011236:	930f      	str	r3, [sp, #60]	; 0x3c
 8011238:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801123c:	2b30      	cmp	r3, #48	; 0x30
 801123e:	d0f8      	beq.n	8011232 <_dtoa_r+0x5fa>
 8011240:	9700      	str	r7, [sp, #0]
 8011242:	e049      	b.n	80112d8 <_dtoa_r+0x6a0>
 8011244:	4b05      	ldr	r3, [pc, #20]	; (801125c <_dtoa_r+0x624>)
 8011246:	f7ef f9ff 	bl	8000648 <__aeabi_dmul>
 801124a:	4680      	mov	r8, r0
 801124c:	4689      	mov	r9, r1
 801124e:	e7bd      	b.n	80111cc <_dtoa_r+0x594>
 8011250:	0802a420 	.word	0x0802a420
 8011254:	0802a3f8 	.word	0x0802a3f8
 8011258:	3ff00000 	.word	0x3ff00000
 801125c:	40240000 	.word	0x40240000
 8011260:	401c0000 	.word	0x401c0000
 8011264:	40140000 	.word	0x40140000
 8011268:	3fe00000 	.word	0x3fe00000
 801126c:	9d01      	ldr	r5, [sp, #4]
 801126e:	4656      	mov	r6, sl
 8011270:	465f      	mov	r7, fp
 8011272:	4642      	mov	r2, r8
 8011274:	464b      	mov	r3, r9
 8011276:	4630      	mov	r0, r6
 8011278:	4639      	mov	r1, r7
 801127a:	f7ef fb0f 	bl	800089c <__aeabi_ddiv>
 801127e:	f7ef fc93 	bl	8000ba8 <__aeabi_d2iz>
 8011282:	4682      	mov	sl, r0
 8011284:	f7ef f976 	bl	8000574 <__aeabi_i2d>
 8011288:	4642      	mov	r2, r8
 801128a:	464b      	mov	r3, r9
 801128c:	f7ef f9dc 	bl	8000648 <__aeabi_dmul>
 8011290:	4602      	mov	r2, r0
 8011292:	460b      	mov	r3, r1
 8011294:	4630      	mov	r0, r6
 8011296:	4639      	mov	r1, r7
 8011298:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 801129c:	f7ef f81c 	bl	80002d8 <__aeabi_dsub>
 80112a0:	f805 6b01 	strb.w	r6, [r5], #1
 80112a4:	9e01      	ldr	r6, [sp, #4]
 80112a6:	9f03      	ldr	r7, [sp, #12]
 80112a8:	1bae      	subs	r6, r5, r6
 80112aa:	42b7      	cmp	r7, r6
 80112ac:	4602      	mov	r2, r0
 80112ae:	460b      	mov	r3, r1
 80112b0:	d135      	bne.n	801131e <_dtoa_r+0x6e6>
 80112b2:	f7ef f813 	bl	80002dc <__adddf3>
 80112b6:	4642      	mov	r2, r8
 80112b8:	464b      	mov	r3, r9
 80112ba:	4606      	mov	r6, r0
 80112bc:	460f      	mov	r7, r1
 80112be:	f7ef fc53 	bl	8000b68 <__aeabi_dcmpgt>
 80112c2:	b9d0      	cbnz	r0, 80112fa <_dtoa_r+0x6c2>
 80112c4:	4642      	mov	r2, r8
 80112c6:	464b      	mov	r3, r9
 80112c8:	4630      	mov	r0, r6
 80112ca:	4639      	mov	r1, r7
 80112cc:	f7ef fc24 	bl	8000b18 <__aeabi_dcmpeq>
 80112d0:	b110      	cbz	r0, 80112d8 <_dtoa_r+0x6a0>
 80112d2:	f01a 0f01 	tst.w	sl, #1
 80112d6:	d110      	bne.n	80112fa <_dtoa_r+0x6c2>
 80112d8:	4620      	mov	r0, r4
 80112da:	ee18 1a10 	vmov	r1, s16
 80112de:	f001 f89f 	bl	8012420 <_Bfree>
 80112e2:	2300      	movs	r3, #0
 80112e4:	9800      	ldr	r0, [sp, #0]
 80112e6:	702b      	strb	r3, [r5, #0]
 80112e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80112ea:	3001      	adds	r0, #1
 80112ec:	6018      	str	r0, [r3, #0]
 80112ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	f43f acf1 	beq.w	8010cd8 <_dtoa_r+0xa0>
 80112f6:	601d      	str	r5, [r3, #0]
 80112f8:	e4ee      	b.n	8010cd8 <_dtoa_r+0xa0>
 80112fa:	9f00      	ldr	r7, [sp, #0]
 80112fc:	462b      	mov	r3, r5
 80112fe:	461d      	mov	r5, r3
 8011300:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011304:	2a39      	cmp	r2, #57	; 0x39
 8011306:	d106      	bne.n	8011316 <_dtoa_r+0x6de>
 8011308:	9a01      	ldr	r2, [sp, #4]
 801130a:	429a      	cmp	r2, r3
 801130c:	d1f7      	bne.n	80112fe <_dtoa_r+0x6c6>
 801130e:	9901      	ldr	r1, [sp, #4]
 8011310:	2230      	movs	r2, #48	; 0x30
 8011312:	3701      	adds	r7, #1
 8011314:	700a      	strb	r2, [r1, #0]
 8011316:	781a      	ldrb	r2, [r3, #0]
 8011318:	3201      	adds	r2, #1
 801131a:	701a      	strb	r2, [r3, #0]
 801131c:	e790      	b.n	8011240 <_dtoa_r+0x608>
 801131e:	4ba6      	ldr	r3, [pc, #664]	; (80115b8 <_dtoa_r+0x980>)
 8011320:	2200      	movs	r2, #0
 8011322:	f7ef f991 	bl	8000648 <__aeabi_dmul>
 8011326:	2200      	movs	r2, #0
 8011328:	2300      	movs	r3, #0
 801132a:	4606      	mov	r6, r0
 801132c:	460f      	mov	r7, r1
 801132e:	f7ef fbf3 	bl	8000b18 <__aeabi_dcmpeq>
 8011332:	2800      	cmp	r0, #0
 8011334:	d09d      	beq.n	8011272 <_dtoa_r+0x63a>
 8011336:	e7cf      	b.n	80112d8 <_dtoa_r+0x6a0>
 8011338:	9a08      	ldr	r2, [sp, #32]
 801133a:	2a00      	cmp	r2, #0
 801133c:	f000 80d7 	beq.w	80114ee <_dtoa_r+0x8b6>
 8011340:	9a06      	ldr	r2, [sp, #24]
 8011342:	2a01      	cmp	r2, #1
 8011344:	f300 80ba 	bgt.w	80114bc <_dtoa_r+0x884>
 8011348:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801134a:	2a00      	cmp	r2, #0
 801134c:	f000 80b2 	beq.w	80114b4 <_dtoa_r+0x87c>
 8011350:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8011354:	9e07      	ldr	r6, [sp, #28]
 8011356:	9d04      	ldr	r5, [sp, #16]
 8011358:	9a04      	ldr	r2, [sp, #16]
 801135a:	441a      	add	r2, r3
 801135c:	9204      	str	r2, [sp, #16]
 801135e:	9a05      	ldr	r2, [sp, #20]
 8011360:	2101      	movs	r1, #1
 8011362:	441a      	add	r2, r3
 8011364:	4620      	mov	r0, r4
 8011366:	9205      	str	r2, [sp, #20]
 8011368:	f001 f95c 	bl	8012624 <__i2b>
 801136c:	4607      	mov	r7, r0
 801136e:	2d00      	cmp	r5, #0
 8011370:	dd0c      	ble.n	801138c <_dtoa_r+0x754>
 8011372:	9b05      	ldr	r3, [sp, #20]
 8011374:	2b00      	cmp	r3, #0
 8011376:	dd09      	ble.n	801138c <_dtoa_r+0x754>
 8011378:	42ab      	cmp	r3, r5
 801137a:	9a04      	ldr	r2, [sp, #16]
 801137c:	bfa8      	it	ge
 801137e:	462b      	movge	r3, r5
 8011380:	1ad2      	subs	r2, r2, r3
 8011382:	9204      	str	r2, [sp, #16]
 8011384:	9a05      	ldr	r2, [sp, #20]
 8011386:	1aed      	subs	r5, r5, r3
 8011388:	1ad3      	subs	r3, r2, r3
 801138a:	9305      	str	r3, [sp, #20]
 801138c:	9b07      	ldr	r3, [sp, #28]
 801138e:	b31b      	cbz	r3, 80113d8 <_dtoa_r+0x7a0>
 8011390:	9b08      	ldr	r3, [sp, #32]
 8011392:	2b00      	cmp	r3, #0
 8011394:	f000 80af 	beq.w	80114f6 <_dtoa_r+0x8be>
 8011398:	2e00      	cmp	r6, #0
 801139a:	dd13      	ble.n	80113c4 <_dtoa_r+0x78c>
 801139c:	4639      	mov	r1, r7
 801139e:	4632      	mov	r2, r6
 80113a0:	4620      	mov	r0, r4
 80113a2:	f001 f9ff 	bl	80127a4 <__pow5mult>
 80113a6:	ee18 2a10 	vmov	r2, s16
 80113aa:	4601      	mov	r1, r0
 80113ac:	4607      	mov	r7, r0
 80113ae:	4620      	mov	r0, r4
 80113b0:	f001 f94e 	bl	8012650 <__multiply>
 80113b4:	ee18 1a10 	vmov	r1, s16
 80113b8:	4680      	mov	r8, r0
 80113ba:	4620      	mov	r0, r4
 80113bc:	f001 f830 	bl	8012420 <_Bfree>
 80113c0:	ee08 8a10 	vmov	s16, r8
 80113c4:	9b07      	ldr	r3, [sp, #28]
 80113c6:	1b9a      	subs	r2, r3, r6
 80113c8:	d006      	beq.n	80113d8 <_dtoa_r+0x7a0>
 80113ca:	ee18 1a10 	vmov	r1, s16
 80113ce:	4620      	mov	r0, r4
 80113d0:	f001 f9e8 	bl	80127a4 <__pow5mult>
 80113d4:	ee08 0a10 	vmov	s16, r0
 80113d8:	2101      	movs	r1, #1
 80113da:	4620      	mov	r0, r4
 80113dc:	f001 f922 	bl	8012624 <__i2b>
 80113e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80113e2:	2b00      	cmp	r3, #0
 80113e4:	4606      	mov	r6, r0
 80113e6:	f340 8088 	ble.w	80114fa <_dtoa_r+0x8c2>
 80113ea:	461a      	mov	r2, r3
 80113ec:	4601      	mov	r1, r0
 80113ee:	4620      	mov	r0, r4
 80113f0:	f001 f9d8 	bl	80127a4 <__pow5mult>
 80113f4:	9b06      	ldr	r3, [sp, #24]
 80113f6:	2b01      	cmp	r3, #1
 80113f8:	4606      	mov	r6, r0
 80113fa:	f340 8081 	ble.w	8011500 <_dtoa_r+0x8c8>
 80113fe:	f04f 0800 	mov.w	r8, #0
 8011402:	6933      	ldr	r3, [r6, #16]
 8011404:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8011408:	6918      	ldr	r0, [r3, #16]
 801140a:	f001 f8bb 	bl	8012584 <__hi0bits>
 801140e:	f1c0 0020 	rsb	r0, r0, #32
 8011412:	9b05      	ldr	r3, [sp, #20]
 8011414:	4418      	add	r0, r3
 8011416:	f010 001f 	ands.w	r0, r0, #31
 801141a:	f000 8092 	beq.w	8011542 <_dtoa_r+0x90a>
 801141e:	f1c0 0320 	rsb	r3, r0, #32
 8011422:	2b04      	cmp	r3, #4
 8011424:	f340 808a 	ble.w	801153c <_dtoa_r+0x904>
 8011428:	f1c0 001c 	rsb	r0, r0, #28
 801142c:	9b04      	ldr	r3, [sp, #16]
 801142e:	4403      	add	r3, r0
 8011430:	9304      	str	r3, [sp, #16]
 8011432:	9b05      	ldr	r3, [sp, #20]
 8011434:	4403      	add	r3, r0
 8011436:	4405      	add	r5, r0
 8011438:	9305      	str	r3, [sp, #20]
 801143a:	9b04      	ldr	r3, [sp, #16]
 801143c:	2b00      	cmp	r3, #0
 801143e:	dd07      	ble.n	8011450 <_dtoa_r+0x818>
 8011440:	ee18 1a10 	vmov	r1, s16
 8011444:	461a      	mov	r2, r3
 8011446:	4620      	mov	r0, r4
 8011448:	f001 fa06 	bl	8012858 <__lshift>
 801144c:	ee08 0a10 	vmov	s16, r0
 8011450:	9b05      	ldr	r3, [sp, #20]
 8011452:	2b00      	cmp	r3, #0
 8011454:	dd05      	ble.n	8011462 <_dtoa_r+0x82a>
 8011456:	4631      	mov	r1, r6
 8011458:	461a      	mov	r2, r3
 801145a:	4620      	mov	r0, r4
 801145c:	f001 f9fc 	bl	8012858 <__lshift>
 8011460:	4606      	mov	r6, r0
 8011462:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011464:	2b00      	cmp	r3, #0
 8011466:	d06e      	beq.n	8011546 <_dtoa_r+0x90e>
 8011468:	ee18 0a10 	vmov	r0, s16
 801146c:	4631      	mov	r1, r6
 801146e:	f001 fa63 	bl	8012938 <__mcmp>
 8011472:	2800      	cmp	r0, #0
 8011474:	da67      	bge.n	8011546 <_dtoa_r+0x90e>
 8011476:	9b00      	ldr	r3, [sp, #0]
 8011478:	3b01      	subs	r3, #1
 801147a:	ee18 1a10 	vmov	r1, s16
 801147e:	9300      	str	r3, [sp, #0]
 8011480:	220a      	movs	r2, #10
 8011482:	2300      	movs	r3, #0
 8011484:	4620      	mov	r0, r4
 8011486:	f000 ffed 	bl	8012464 <__multadd>
 801148a:	9b08      	ldr	r3, [sp, #32]
 801148c:	ee08 0a10 	vmov	s16, r0
 8011490:	2b00      	cmp	r3, #0
 8011492:	f000 81b1 	beq.w	80117f8 <_dtoa_r+0xbc0>
 8011496:	2300      	movs	r3, #0
 8011498:	4639      	mov	r1, r7
 801149a:	220a      	movs	r2, #10
 801149c:	4620      	mov	r0, r4
 801149e:	f000 ffe1 	bl	8012464 <__multadd>
 80114a2:	9b02      	ldr	r3, [sp, #8]
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	4607      	mov	r7, r0
 80114a8:	f300 808e 	bgt.w	80115c8 <_dtoa_r+0x990>
 80114ac:	9b06      	ldr	r3, [sp, #24]
 80114ae:	2b02      	cmp	r3, #2
 80114b0:	dc51      	bgt.n	8011556 <_dtoa_r+0x91e>
 80114b2:	e089      	b.n	80115c8 <_dtoa_r+0x990>
 80114b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80114b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80114ba:	e74b      	b.n	8011354 <_dtoa_r+0x71c>
 80114bc:	9b03      	ldr	r3, [sp, #12]
 80114be:	1e5e      	subs	r6, r3, #1
 80114c0:	9b07      	ldr	r3, [sp, #28]
 80114c2:	42b3      	cmp	r3, r6
 80114c4:	bfbf      	itttt	lt
 80114c6:	9b07      	ldrlt	r3, [sp, #28]
 80114c8:	9607      	strlt	r6, [sp, #28]
 80114ca:	1af2      	sublt	r2, r6, r3
 80114cc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80114ce:	bfb6      	itet	lt
 80114d0:	189b      	addlt	r3, r3, r2
 80114d2:	1b9e      	subge	r6, r3, r6
 80114d4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80114d6:	9b03      	ldr	r3, [sp, #12]
 80114d8:	bfb8      	it	lt
 80114da:	2600      	movlt	r6, #0
 80114dc:	2b00      	cmp	r3, #0
 80114de:	bfb7      	itett	lt
 80114e0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80114e4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80114e8:	1a9d      	sublt	r5, r3, r2
 80114ea:	2300      	movlt	r3, #0
 80114ec:	e734      	b.n	8011358 <_dtoa_r+0x720>
 80114ee:	9e07      	ldr	r6, [sp, #28]
 80114f0:	9d04      	ldr	r5, [sp, #16]
 80114f2:	9f08      	ldr	r7, [sp, #32]
 80114f4:	e73b      	b.n	801136e <_dtoa_r+0x736>
 80114f6:	9a07      	ldr	r2, [sp, #28]
 80114f8:	e767      	b.n	80113ca <_dtoa_r+0x792>
 80114fa:	9b06      	ldr	r3, [sp, #24]
 80114fc:	2b01      	cmp	r3, #1
 80114fe:	dc18      	bgt.n	8011532 <_dtoa_r+0x8fa>
 8011500:	f1ba 0f00 	cmp.w	sl, #0
 8011504:	d115      	bne.n	8011532 <_dtoa_r+0x8fa>
 8011506:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801150a:	b993      	cbnz	r3, 8011532 <_dtoa_r+0x8fa>
 801150c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011510:	0d1b      	lsrs	r3, r3, #20
 8011512:	051b      	lsls	r3, r3, #20
 8011514:	b183      	cbz	r3, 8011538 <_dtoa_r+0x900>
 8011516:	9b04      	ldr	r3, [sp, #16]
 8011518:	3301      	adds	r3, #1
 801151a:	9304      	str	r3, [sp, #16]
 801151c:	9b05      	ldr	r3, [sp, #20]
 801151e:	3301      	adds	r3, #1
 8011520:	9305      	str	r3, [sp, #20]
 8011522:	f04f 0801 	mov.w	r8, #1
 8011526:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011528:	2b00      	cmp	r3, #0
 801152a:	f47f af6a 	bne.w	8011402 <_dtoa_r+0x7ca>
 801152e:	2001      	movs	r0, #1
 8011530:	e76f      	b.n	8011412 <_dtoa_r+0x7da>
 8011532:	f04f 0800 	mov.w	r8, #0
 8011536:	e7f6      	b.n	8011526 <_dtoa_r+0x8ee>
 8011538:	4698      	mov	r8, r3
 801153a:	e7f4      	b.n	8011526 <_dtoa_r+0x8ee>
 801153c:	f43f af7d 	beq.w	801143a <_dtoa_r+0x802>
 8011540:	4618      	mov	r0, r3
 8011542:	301c      	adds	r0, #28
 8011544:	e772      	b.n	801142c <_dtoa_r+0x7f4>
 8011546:	9b03      	ldr	r3, [sp, #12]
 8011548:	2b00      	cmp	r3, #0
 801154a:	dc37      	bgt.n	80115bc <_dtoa_r+0x984>
 801154c:	9b06      	ldr	r3, [sp, #24]
 801154e:	2b02      	cmp	r3, #2
 8011550:	dd34      	ble.n	80115bc <_dtoa_r+0x984>
 8011552:	9b03      	ldr	r3, [sp, #12]
 8011554:	9302      	str	r3, [sp, #8]
 8011556:	9b02      	ldr	r3, [sp, #8]
 8011558:	b96b      	cbnz	r3, 8011576 <_dtoa_r+0x93e>
 801155a:	4631      	mov	r1, r6
 801155c:	2205      	movs	r2, #5
 801155e:	4620      	mov	r0, r4
 8011560:	f000 ff80 	bl	8012464 <__multadd>
 8011564:	4601      	mov	r1, r0
 8011566:	4606      	mov	r6, r0
 8011568:	ee18 0a10 	vmov	r0, s16
 801156c:	f001 f9e4 	bl	8012938 <__mcmp>
 8011570:	2800      	cmp	r0, #0
 8011572:	f73f adbb 	bgt.w	80110ec <_dtoa_r+0x4b4>
 8011576:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011578:	9d01      	ldr	r5, [sp, #4]
 801157a:	43db      	mvns	r3, r3
 801157c:	9300      	str	r3, [sp, #0]
 801157e:	f04f 0800 	mov.w	r8, #0
 8011582:	4631      	mov	r1, r6
 8011584:	4620      	mov	r0, r4
 8011586:	f000 ff4b 	bl	8012420 <_Bfree>
 801158a:	2f00      	cmp	r7, #0
 801158c:	f43f aea4 	beq.w	80112d8 <_dtoa_r+0x6a0>
 8011590:	f1b8 0f00 	cmp.w	r8, #0
 8011594:	d005      	beq.n	80115a2 <_dtoa_r+0x96a>
 8011596:	45b8      	cmp	r8, r7
 8011598:	d003      	beq.n	80115a2 <_dtoa_r+0x96a>
 801159a:	4641      	mov	r1, r8
 801159c:	4620      	mov	r0, r4
 801159e:	f000 ff3f 	bl	8012420 <_Bfree>
 80115a2:	4639      	mov	r1, r7
 80115a4:	4620      	mov	r0, r4
 80115a6:	f000 ff3b 	bl	8012420 <_Bfree>
 80115aa:	e695      	b.n	80112d8 <_dtoa_r+0x6a0>
 80115ac:	2600      	movs	r6, #0
 80115ae:	4637      	mov	r7, r6
 80115b0:	e7e1      	b.n	8011576 <_dtoa_r+0x93e>
 80115b2:	9700      	str	r7, [sp, #0]
 80115b4:	4637      	mov	r7, r6
 80115b6:	e599      	b.n	80110ec <_dtoa_r+0x4b4>
 80115b8:	40240000 	.word	0x40240000
 80115bc:	9b08      	ldr	r3, [sp, #32]
 80115be:	2b00      	cmp	r3, #0
 80115c0:	f000 80ca 	beq.w	8011758 <_dtoa_r+0xb20>
 80115c4:	9b03      	ldr	r3, [sp, #12]
 80115c6:	9302      	str	r3, [sp, #8]
 80115c8:	2d00      	cmp	r5, #0
 80115ca:	dd05      	ble.n	80115d8 <_dtoa_r+0x9a0>
 80115cc:	4639      	mov	r1, r7
 80115ce:	462a      	mov	r2, r5
 80115d0:	4620      	mov	r0, r4
 80115d2:	f001 f941 	bl	8012858 <__lshift>
 80115d6:	4607      	mov	r7, r0
 80115d8:	f1b8 0f00 	cmp.w	r8, #0
 80115dc:	d05b      	beq.n	8011696 <_dtoa_r+0xa5e>
 80115de:	6879      	ldr	r1, [r7, #4]
 80115e0:	4620      	mov	r0, r4
 80115e2:	f000 fedd 	bl	80123a0 <_Balloc>
 80115e6:	4605      	mov	r5, r0
 80115e8:	b928      	cbnz	r0, 80115f6 <_dtoa_r+0x9be>
 80115ea:	4b87      	ldr	r3, [pc, #540]	; (8011808 <_dtoa_r+0xbd0>)
 80115ec:	4602      	mov	r2, r0
 80115ee:	f240 21ea 	movw	r1, #746	; 0x2ea
 80115f2:	f7ff bb3b 	b.w	8010c6c <_dtoa_r+0x34>
 80115f6:	693a      	ldr	r2, [r7, #16]
 80115f8:	3202      	adds	r2, #2
 80115fa:	0092      	lsls	r2, r2, #2
 80115fc:	f107 010c 	add.w	r1, r7, #12
 8011600:	300c      	adds	r0, #12
 8011602:	f7fd fa91 	bl	800eb28 <memcpy>
 8011606:	2201      	movs	r2, #1
 8011608:	4629      	mov	r1, r5
 801160a:	4620      	mov	r0, r4
 801160c:	f001 f924 	bl	8012858 <__lshift>
 8011610:	9b01      	ldr	r3, [sp, #4]
 8011612:	f103 0901 	add.w	r9, r3, #1
 8011616:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801161a:	4413      	add	r3, r2
 801161c:	9305      	str	r3, [sp, #20]
 801161e:	f00a 0301 	and.w	r3, sl, #1
 8011622:	46b8      	mov	r8, r7
 8011624:	9304      	str	r3, [sp, #16]
 8011626:	4607      	mov	r7, r0
 8011628:	4631      	mov	r1, r6
 801162a:	ee18 0a10 	vmov	r0, s16
 801162e:	f7ff fa76 	bl	8010b1e <quorem>
 8011632:	4641      	mov	r1, r8
 8011634:	9002      	str	r0, [sp, #8]
 8011636:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801163a:	ee18 0a10 	vmov	r0, s16
 801163e:	f001 f97b 	bl	8012938 <__mcmp>
 8011642:	463a      	mov	r2, r7
 8011644:	9003      	str	r0, [sp, #12]
 8011646:	4631      	mov	r1, r6
 8011648:	4620      	mov	r0, r4
 801164a:	f001 f991 	bl	8012970 <__mdiff>
 801164e:	68c2      	ldr	r2, [r0, #12]
 8011650:	f109 3bff 	add.w	fp, r9, #4294967295
 8011654:	4605      	mov	r5, r0
 8011656:	bb02      	cbnz	r2, 801169a <_dtoa_r+0xa62>
 8011658:	4601      	mov	r1, r0
 801165a:	ee18 0a10 	vmov	r0, s16
 801165e:	f001 f96b 	bl	8012938 <__mcmp>
 8011662:	4602      	mov	r2, r0
 8011664:	4629      	mov	r1, r5
 8011666:	4620      	mov	r0, r4
 8011668:	9207      	str	r2, [sp, #28]
 801166a:	f000 fed9 	bl	8012420 <_Bfree>
 801166e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8011672:	ea43 0102 	orr.w	r1, r3, r2
 8011676:	9b04      	ldr	r3, [sp, #16]
 8011678:	430b      	orrs	r3, r1
 801167a:	464d      	mov	r5, r9
 801167c:	d10f      	bne.n	801169e <_dtoa_r+0xa66>
 801167e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011682:	d02a      	beq.n	80116da <_dtoa_r+0xaa2>
 8011684:	9b03      	ldr	r3, [sp, #12]
 8011686:	2b00      	cmp	r3, #0
 8011688:	dd02      	ble.n	8011690 <_dtoa_r+0xa58>
 801168a:	9b02      	ldr	r3, [sp, #8]
 801168c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8011690:	f88b a000 	strb.w	sl, [fp]
 8011694:	e775      	b.n	8011582 <_dtoa_r+0x94a>
 8011696:	4638      	mov	r0, r7
 8011698:	e7ba      	b.n	8011610 <_dtoa_r+0x9d8>
 801169a:	2201      	movs	r2, #1
 801169c:	e7e2      	b.n	8011664 <_dtoa_r+0xa2c>
 801169e:	9b03      	ldr	r3, [sp, #12]
 80116a0:	2b00      	cmp	r3, #0
 80116a2:	db04      	blt.n	80116ae <_dtoa_r+0xa76>
 80116a4:	9906      	ldr	r1, [sp, #24]
 80116a6:	430b      	orrs	r3, r1
 80116a8:	9904      	ldr	r1, [sp, #16]
 80116aa:	430b      	orrs	r3, r1
 80116ac:	d122      	bne.n	80116f4 <_dtoa_r+0xabc>
 80116ae:	2a00      	cmp	r2, #0
 80116b0:	ddee      	ble.n	8011690 <_dtoa_r+0xa58>
 80116b2:	ee18 1a10 	vmov	r1, s16
 80116b6:	2201      	movs	r2, #1
 80116b8:	4620      	mov	r0, r4
 80116ba:	f001 f8cd 	bl	8012858 <__lshift>
 80116be:	4631      	mov	r1, r6
 80116c0:	ee08 0a10 	vmov	s16, r0
 80116c4:	f001 f938 	bl	8012938 <__mcmp>
 80116c8:	2800      	cmp	r0, #0
 80116ca:	dc03      	bgt.n	80116d4 <_dtoa_r+0xa9c>
 80116cc:	d1e0      	bne.n	8011690 <_dtoa_r+0xa58>
 80116ce:	f01a 0f01 	tst.w	sl, #1
 80116d2:	d0dd      	beq.n	8011690 <_dtoa_r+0xa58>
 80116d4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80116d8:	d1d7      	bne.n	801168a <_dtoa_r+0xa52>
 80116da:	2339      	movs	r3, #57	; 0x39
 80116dc:	f88b 3000 	strb.w	r3, [fp]
 80116e0:	462b      	mov	r3, r5
 80116e2:	461d      	mov	r5, r3
 80116e4:	3b01      	subs	r3, #1
 80116e6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80116ea:	2a39      	cmp	r2, #57	; 0x39
 80116ec:	d071      	beq.n	80117d2 <_dtoa_r+0xb9a>
 80116ee:	3201      	adds	r2, #1
 80116f0:	701a      	strb	r2, [r3, #0]
 80116f2:	e746      	b.n	8011582 <_dtoa_r+0x94a>
 80116f4:	2a00      	cmp	r2, #0
 80116f6:	dd07      	ble.n	8011708 <_dtoa_r+0xad0>
 80116f8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80116fc:	d0ed      	beq.n	80116da <_dtoa_r+0xaa2>
 80116fe:	f10a 0301 	add.w	r3, sl, #1
 8011702:	f88b 3000 	strb.w	r3, [fp]
 8011706:	e73c      	b.n	8011582 <_dtoa_r+0x94a>
 8011708:	9b05      	ldr	r3, [sp, #20]
 801170a:	f809 ac01 	strb.w	sl, [r9, #-1]
 801170e:	4599      	cmp	r9, r3
 8011710:	d047      	beq.n	80117a2 <_dtoa_r+0xb6a>
 8011712:	ee18 1a10 	vmov	r1, s16
 8011716:	2300      	movs	r3, #0
 8011718:	220a      	movs	r2, #10
 801171a:	4620      	mov	r0, r4
 801171c:	f000 fea2 	bl	8012464 <__multadd>
 8011720:	45b8      	cmp	r8, r7
 8011722:	ee08 0a10 	vmov	s16, r0
 8011726:	f04f 0300 	mov.w	r3, #0
 801172a:	f04f 020a 	mov.w	r2, #10
 801172e:	4641      	mov	r1, r8
 8011730:	4620      	mov	r0, r4
 8011732:	d106      	bne.n	8011742 <_dtoa_r+0xb0a>
 8011734:	f000 fe96 	bl	8012464 <__multadd>
 8011738:	4680      	mov	r8, r0
 801173a:	4607      	mov	r7, r0
 801173c:	f109 0901 	add.w	r9, r9, #1
 8011740:	e772      	b.n	8011628 <_dtoa_r+0x9f0>
 8011742:	f000 fe8f 	bl	8012464 <__multadd>
 8011746:	4639      	mov	r1, r7
 8011748:	4680      	mov	r8, r0
 801174a:	2300      	movs	r3, #0
 801174c:	220a      	movs	r2, #10
 801174e:	4620      	mov	r0, r4
 8011750:	f000 fe88 	bl	8012464 <__multadd>
 8011754:	4607      	mov	r7, r0
 8011756:	e7f1      	b.n	801173c <_dtoa_r+0xb04>
 8011758:	9b03      	ldr	r3, [sp, #12]
 801175a:	9302      	str	r3, [sp, #8]
 801175c:	9d01      	ldr	r5, [sp, #4]
 801175e:	ee18 0a10 	vmov	r0, s16
 8011762:	4631      	mov	r1, r6
 8011764:	f7ff f9db 	bl	8010b1e <quorem>
 8011768:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801176c:	9b01      	ldr	r3, [sp, #4]
 801176e:	f805 ab01 	strb.w	sl, [r5], #1
 8011772:	1aea      	subs	r2, r5, r3
 8011774:	9b02      	ldr	r3, [sp, #8]
 8011776:	4293      	cmp	r3, r2
 8011778:	dd09      	ble.n	801178e <_dtoa_r+0xb56>
 801177a:	ee18 1a10 	vmov	r1, s16
 801177e:	2300      	movs	r3, #0
 8011780:	220a      	movs	r2, #10
 8011782:	4620      	mov	r0, r4
 8011784:	f000 fe6e 	bl	8012464 <__multadd>
 8011788:	ee08 0a10 	vmov	s16, r0
 801178c:	e7e7      	b.n	801175e <_dtoa_r+0xb26>
 801178e:	9b02      	ldr	r3, [sp, #8]
 8011790:	2b00      	cmp	r3, #0
 8011792:	bfc8      	it	gt
 8011794:	461d      	movgt	r5, r3
 8011796:	9b01      	ldr	r3, [sp, #4]
 8011798:	bfd8      	it	le
 801179a:	2501      	movle	r5, #1
 801179c:	441d      	add	r5, r3
 801179e:	f04f 0800 	mov.w	r8, #0
 80117a2:	ee18 1a10 	vmov	r1, s16
 80117a6:	2201      	movs	r2, #1
 80117a8:	4620      	mov	r0, r4
 80117aa:	f001 f855 	bl	8012858 <__lshift>
 80117ae:	4631      	mov	r1, r6
 80117b0:	ee08 0a10 	vmov	s16, r0
 80117b4:	f001 f8c0 	bl	8012938 <__mcmp>
 80117b8:	2800      	cmp	r0, #0
 80117ba:	dc91      	bgt.n	80116e0 <_dtoa_r+0xaa8>
 80117bc:	d102      	bne.n	80117c4 <_dtoa_r+0xb8c>
 80117be:	f01a 0f01 	tst.w	sl, #1
 80117c2:	d18d      	bne.n	80116e0 <_dtoa_r+0xaa8>
 80117c4:	462b      	mov	r3, r5
 80117c6:	461d      	mov	r5, r3
 80117c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80117cc:	2a30      	cmp	r2, #48	; 0x30
 80117ce:	d0fa      	beq.n	80117c6 <_dtoa_r+0xb8e>
 80117d0:	e6d7      	b.n	8011582 <_dtoa_r+0x94a>
 80117d2:	9a01      	ldr	r2, [sp, #4]
 80117d4:	429a      	cmp	r2, r3
 80117d6:	d184      	bne.n	80116e2 <_dtoa_r+0xaaa>
 80117d8:	9b00      	ldr	r3, [sp, #0]
 80117da:	3301      	adds	r3, #1
 80117dc:	9300      	str	r3, [sp, #0]
 80117de:	2331      	movs	r3, #49	; 0x31
 80117e0:	7013      	strb	r3, [r2, #0]
 80117e2:	e6ce      	b.n	8011582 <_dtoa_r+0x94a>
 80117e4:	4b09      	ldr	r3, [pc, #36]	; (801180c <_dtoa_r+0xbd4>)
 80117e6:	f7ff ba95 	b.w	8010d14 <_dtoa_r+0xdc>
 80117ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	f47f aa6e 	bne.w	8010cce <_dtoa_r+0x96>
 80117f2:	4b07      	ldr	r3, [pc, #28]	; (8011810 <_dtoa_r+0xbd8>)
 80117f4:	f7ff ba8e 	b.w	8010d14 <_dtoa_r+0xdc>
 80117f8:	9b02      	ldr	r3, [sp, #8]
 80117fa:	2b00      	cmp	r3, #0
 80117fc:	dcae      	bgt.n	801175c <_dtoa_r+0xb24>
 80117fe:	9b06      	ldr	r3, [sp, #24]
 8011800:	2b02      	cmp	r3, #2
 8011802:	f73f aea8 	bgt.w	8011556 <_dtoa_r+0x91e>
 8011806:	e7a9      	b.n	801175c <_dtoa_r+0xb24>
 8011808:	0802a26b 	.word	0x0802a26b
 801180c:	0802a04d 	.word	0x0802a04d
 8011810:	0802a1c9 	.word	0x0802a1c9

08011814 <__sflush_r>:
 8011814:	898a      	ldrh	r2, [r1, #12]
 8011816:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801181a:	4605      	mov	r5, r0
 801181c:	0710      	lsls	r0, r2, #28
 801181e:	460c      	mov	r4, r1
 8011820:	d458      	bmi.n	80118d4 <__sflush_r+0xc0>
 8011822:	684b      	ldr	r3, [r1, #4]
 8011824:	2b00      	cmp	r3, #0
 8011826:	dc05      	bgt.n	8011834 <__sflush_r+0x20>
 8011828:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801182a:	2b00      	cmp	r3, #0
 801182c:	dc02      	bgt.n	8011834 <__sflush_r+0x20>
 801182e:	2000      	movs	r0, #0
 8011830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011834:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011836:	2e00      	cmp	r6, #0
 8011838:	d0f9      	beq.n	801182e <__sflush_r+0x1a>
 801183a:	2300      	movs	r3, #0
 801183c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011840:	682f      	ldr	r7, [r5, #0]
 8011842:	602b      	str	r3, [r5, #0]
 8011844:	d032      	beq.n	80118ac <__sflush_r+0x98>
 8011846:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011848:	89a3      	ldrh	r3, [r4, #12]
 801184a:	075a      	lsls	r2, r3, #29
 801184c:	d505      	bpl.n	801185a <__sflush_r+0x46>
 801184e:	6863      	ldr	r3, [r4, #4]
 8011850:	1ac0      	subs	r0, r0, r3
 8011852:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011854:	b10b      	cbz	r3, 801185a <__sflush_r+0x46>
 8011856:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011858:	1ac0      	subs	r0, r0, r3
 801185a:	2300      	movs	r3, #0
 801185c:	4602      	mov	r2, r0
 801185e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011860:	6a21      	ldr	r1, [r4, #32]
 8011862:	4628      	mov	r0, r5
 8011864:	47b0      	blx	r6
 8011866:	1c43      	adds	r3, r0, #1
 8011868:	89a3      	ldrh	r3, [r4, #12]
 801186a:	d106      	bne.n	801187a <__sflush_r+0x66>
 801186c:	6829      	ldr	r1, [r5, #0]
 801186e:	291d      	cmp	r1, #29
 8011870:	d82c      	bhi.n	80118cc <__sflush_r+0xb8>
 8011872:	4a2a      	ldr	r2, [pc, #168]	; (801191c <__sflush_r+0x108>)
 8011874:	40ca      	lsrs	r2, r1
 8011876:	07d6      	lsls	r6, r2, #31
 8011878:	d528      	bpl.n	80118cc <__sflush_r+0xb8>
 801187a:	2200      	movs	r2, #0
 801187c:	6062      	str	r2, [r4, #4]
 801187e:	04d9      	lsls	r1, r3, #19
 8011880:	6922      	ldr	r2, [r4, #16]
 8011882:	6022      	str	r2, [r4, #0]
 8011884:	d504      	bpl.n	8011890 <__sflush_r+0x7c>
 8011886:	1c42      	adds	r2, r0, #1
 8011888:	d101      	bne.n	801188e <__sflush_r+0x7a>
 801188a:	682b      	ldr	r3, [r5, #0]
 801188c:	b903      	cbnz	r3, 8011890 <__sflush_r+0x7c>
 801188e:	6560      	str	r0, [r4, #84]	; 0x54
 8011890:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011892:	602f      	str	r7, [r5, #0]
 8011894:	2900      	cmp	r1, #0
 8011896:	d0ca      	beq.n	801182e <__sflush_r+0x1a>
 8011898:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801189c:	4299      	cmp	r1, r3
 801189e:	d002      	beq.n	80118a6 <__sflush_r+0x92>
 80118a0:	4628      	mov	r0, r5
 80118a2:	f001 fa55 	bl	8012d50 <_free_r>
 80118a6:	2000      	movs	r0, #0
 80118a8:	6360      	str	r0, [r4, #52]	; 0x34
 80118aa:	e7c1      	b.n	8011830 <__sflush_r+0x1c>
 80118ac:	6a21      	ldr	r1, [r4, #32]
 80118ae:	2301      	movs	r3, #1
 80118b0:	4628      	mov	r0, r5
 80118b2:	47b0      	blx	r6
 80118b4:	1c41      	adds	r1, r0, #1
 80118b6:	d1c7      	bne.n	8011848 <__sflush_r+0x34>
 80118b8:	682b      	ldr	r3, [r5, #0]
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d0c4      	beq.n	8011848 <__sflush_r+0x34>
 80118be:	2b1d      	cmp	r3, #29
 80118c0:	d001      	beq.n	80118c6 <__sflush_r+0xb2>
 80118c2:	2b16      	cmp	r3, #22
 80118c4:	d101      	bne.n	80118ca <__sflush_r+0xb6>
 80118c6:	602f      	str	r7, [r5, #0]
 80118c8:	e7b1      	b.n	801182e <__sflush_r+0x1a>
 80118ca:	89a3      	ldrh	r3, [r4, #12]
 80118cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80118d0:	81a3      	strh	r3, [r4, #12]
 80118d2:	e7ad      	b.n	8011830 <__sflush_r+0x1c>
 80118d4:	690f      	ldr	r7, [r1, #16]
 80118d6:	2f00      	cmp	r7, #0
 80118d8:	d0a9      	beq.n	801182e <__sflush_r+0x1a>
 80118da:	0793      	lsls	r3, r2, #30
 80118dc:	680e      	ldr	r6, [r1, #0]
 80118de:	bf08      	it	eq
 80118e0:	694b      	ldreq	r3, [r1, #20]
 80118e2:	600f      	str	r7, [r1, #0]
 80118e4:	bf18      	it	ne
 80118e6:	2300      	movne	r3, #0
 80118e8:	eba6 0807 	sub.w	r8, r6, r7
 80118ec:	608b      	str	r3, [r1, #8]
 80118ee:	f1b8 0f00 	cmp.w	r8, #0
 80118f2:	dd9c      	ble.n	801182e <__sflush_r+0x1a>
 80118f4:	6a21      	ldr	r1, [r4, #32]
 80118f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80118f8:	4643      	mov	r3, r8
 80118fa:	463a      	mov	r2, r7
 80118fc:	4628      	mov	r0, r5
 80118fe:	47b0      	blx	r6
 8011900:	2800      	cmp	r0, #0
 8011902:	dc06      	bgt.n	8011912 <__sflush_r+0xfe>
 8011904:	89a3      	ldrh	r3, [r4, #12]
 8011906:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801190a:	81a3      	strh	r3, [r4, #12]
 801190c:	f04f 30ff 	mov.w	r0, #4294967295
 8011910:	e78e      	b.n	8011830 <__sflush_r+0x1c>
 8011912:	4407      	add	r7, r0
 8011914:	eba8 0800 	sub.w	r8, r8, r0
 8011918:	e7e9      	b.n	80118ee <__sflush_r+0xda>
 801191a:	bf00      	nop
 801191c:	20400001 	.word	0x20400001

08011920 <_fflush_r>:
 8011920:	b538      	push	{r3, r4, r5, lr}
 8011922:	690b      	ldr	r3, [r1, #16]
 8011924:	4605      	mov	r5, r0
 8011926:	460c      	mov	r4, r1
 8011928:	b913      	cbnz	r3, 8011930 <_fflush_r+0x10>
 801192a:	2500      	movs	r5, #0
 801192c:	4628      	mov	r0, r5
 801192e:	bd38      	pop	{r3, r4, r5, pc}
 8011930:	b118      	cbz	r0, 801193a <_fflush_r+0x1a>
 8011932:	6983      	ldr	r3, [r0, #24]
 8011934:	b90b      	cbnz	r3, 801193a <_fflush_r+0x1a>
 8011936:	f000 f887 	bl	8011a48 <__sinit>
 801193a:	4b14      	ldr	r3, [pc, #80]	; (801198c <_fflush_r+0x6c>)
 801193c:	429c      	cmp	r4, r3
 801193e:	d11b      	bne.n	8011978 <_fflush_r+0x58>
 8011940:	686c      	ldr	r4, [r5, #4]
 8011942:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011946:	2b00      	cmp	r3, #0
 8011948:	d0ef      	beq.n	801192a <_fflush_r+0xa>
 801194a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801194c:	07d0      	lsls	r0, r2, #31
 801194e:	d404      	bmi.n	801195a <_fflush_r+0x3a>
 8011950:	0599      	lsls	r1, r3, #22
 8011952:	d402      	bmi.n	801195a <_fflush_r+0x3a>
 8011954:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011956:	f000 fc88 	bl	801226a <__retarget_lock_acquire_recursive>
 801195a:	4628      	mov	r0, r5
 801195c:	4621      	mov	r1, r4
 801195e:	f7ff ff59 	bl	8011814 <__sflush_r>
 8011962:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011964:	07da      	lsls	r2, r3, #31
 8011966:	4605      	mov	r5, r0
 8011968:	d4e0      	bmi.n	801192c <_fflush_r+0xc>
 801196a:	89a3      	ldrh	r3, [r4, #12]
 801196c:	059b      	lsls	r3, r3, #22
 801196e:	d4dd      	bmi.n	801192c <_fflush_r+0xc>
 8011970:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011972:	f000 fc7b 	bl	801226c <__retarget_lock_release_recursive>
 8011976:	e7d9      	b.n	801192c <_fflush_r+0xc>
 8011978:	4b05      	ldr	r3, [pc, #20]	; (8011990 <_fflush_r+0x70>)
 801197a:	429c      	cmp	r4, r3
 801197c:	d101      	bne.n	8011982 <_fflush_r+0x62>
 801197e:	68ac      	ldr	r4, [r5, #8]
 8011980:	e7df      	b.n	8011942 <_fflush_r+0x22>
 8011982:	4b04      	ldr	r3, [pc, #16]	; (8011994 <_fflush_r+0x74>)
 8011984:	429c      	cmp	r4, r3
 8011986:	bf08      	it	eq
 8011988:	68ec      	ldreq	r4, [r5, #12]
 801198a:	e7da      	b.n	8011942 <_fflush_r+0x22>
 801198c:	0802a29c 	.word	0x0802a29c
 8011990:	0802a2bc 	.word	0x0802a2bc
 8011994:	0802a27c 	.word	0x0802a27c

08011998 <std>:
 8011998:	2300      	movs	r3, #0
 801199a:	b510      	push	{r4, lr}
 801199c:	4604      	mov	r4, r0
 801199e:	e9c0 3300 	strd	r3, r3, [r0]
 80119a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80119a6:	6083      	str	r3, [r0, #8]
 80119a8:	8181      	strh	r1, [r0, #12]
 80119aa:	6643      	str	r3, [r0, #100]	; 0x64
 80119ac:	81c2      	strh	r2, [r0, #14]
 80119ae:	6183      	str	r3, [r0, #24]
 80119b0:	4619      	mov	r1, r3
 80119b2:	2208      	movs	r2, #8
 80119b4:	305c      	adds	r0, #92	; 0x5c
 80119b6:	f7fd f8c5 	bl	800eb44 <memset>
 80119ba:	4b05      	ldr	r3, [pc, #20]	; (80119d0 <std+0x38>)
 80119bc:	6263      	str	r3, [r4, #36]	; 0x24
 80119be:	4b05      	ldr	r3, [pc, #20]	; (80119d4 <std+0x3c>)
 80119c0:	62a3      	str	r3, [r4, #40]	; 0x28
 80119c2:	4b05      	ldr	r3, [pc, #20]	; (80119d8 <std+0x40>)
 80119c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80119c6:	4b05      	ldr	r3, [pc, #20]	; (80119dc <std+0x44>)
 80119c8:	6224      	str	r4, [r4, #32]
 80119ca:	6323      	str	r3, [r4, #48]	; 0x30
 80119cc:	bd10      	pop	{r4, pc}
 80119ce:	bf00      	nop
 80119d0:	080132e1 	.word	0x080132e1
 80119d4:	08013303 	.word	0x08013303
 80119d8:	0801333b 	.word	0x0801333b
 80119dc:	0801335f 	.word	0x0801335f

080119e0 <_cleanup_r>:
 80119e0:	4901      	ldr	r1, [pc, #4]	; (80119e8 <_cleanup_r+0x8>)
 80119e2:	f000 b8af 	b.w	8011b44 <_fwalk_reent>
 80119e6:	bf00      	nop
 80119e8:	08011921 	.word	0x08011921

080119ec <__sfmoreglue>:
 80119ec:	b570      	push	{r4, r5, r6, lr}
 80119ee:	2268      	movs	r2, #104	; 0x68
 80119f0:	1e4d      	subs	r5, r1, #1
 80119f2:	4355      	muls	r5, r2
 80119f4:	460e      	mov	r6, r1
 80119f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80119fa:	f001 fa15 	bl	8012e28 <_malloc_r>
 80119fe:	4604      	mov	r4, r0
 8011a00:	b140      	cbz	r0, 8011a14 <__sfmoreglue+0x28>
 8011a02:	2100      	movs	r1, #0
 8011a04:	e9c0 1600 	strd	r1, r6, [r0]
 8011a08:	300c      	adds	r0, #12
 8011a0a:	60a0      	str	r0, [r4, #8]
 8011a0c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011a10:	f7fd f898 	bl	800eb44 <memset>
 8011a14:	4620      	mov	r0, r4
 8011a16:	bd70      	pop	{r4, r5, r6, pc}

08011a18 <__sfp_lock_acquire>:
 8011a18:	4801      	ldr	r0, [pc, #4]	; (8011a20 <__sfp_lock_acquire+0x8>)
 8011a1a:	f000 bc26 	b.w	801226a <__retarget_lock_acquire_recursive>
 8011a1e:	bf00      	nop
 8011a20:	2001035f 	.word	0x2001035f

08011a24 <__sfp_lock_release>:
 8011a24:	4801      	ldr	r0, [pc, #4]	; (8011a2c <__sfp_lock_release+0x8>)
 8011a26:	f000 bc21 	b.w	801226c <__retarget_lock_release_recursive>
 8011a2a:	bf00      	nop
 8011a2c:	2001035f 	.word	0x2001035f

08011a30 <__sinit_lock_acquire>:
 8011a30:	4801      	ldr	r0, [pc, #4]	; (8011a38 <__sinit_lock_acquire+0x8>)
 8011a32:	f000 bc1a 	b.w	801226a <__retarget_lock_acquire_recursive>
 8011a36:	bf00      	nop
 8011a38:	20010360 	.word	0x20010360

08011a3c <__sinit_lock_release>:
 8011a3c:	4801      	ldr	r0, [pc, #4]	; (8011a44 <__sinit_lock_release+0x8>)
 8011a3e:	f000 bc15 	b.w	801226c <__retarget_lock_release_recursive>
 8011a42:	bf00      	nop
 8011a44:	20010360 	.word	0x20010360

08011a48 <__sinit>:
 8011a48:	b510      	push	{r4, lr}
 8011a4a:	4604      	mov	r4, r0
 8011a4c:	f7ff fff0 	bl	8011a30 <__sinit_lock_acquire>
 8011a50:	69a3      	ldr	r3, [r4, #24]
 8011a52:	b11b      	cbz	r3, 8011a5c <__sinit+0x14>
 8011a54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011a58:	f7ff bff0 	b.w	8011a3c <__sinit_lock_release>
 8011a5c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8011a60:	6523      	str	r3, [r4, #80]	; 0x50
 8011a62:	4b13      	ldr	r3, [pc, #76]	; (8011ab0 <__sinit+0x68>)
 8011a64:	4a13      	ldr	r2, [pc, #76]	; (8011ab4 <__sinit+0x6c>)
 8011a66:	681b      	ldr	r3, [r3, #0]
 8011a68:	62a2      	str	r2, [r4, #40]	; 0x28
 8011a6a:	42a3      	cmp	r3, r4
 8011a6c:	bf04      	itt	eq
 8011a6e:	2301      	moveq	r3, #1
 8011a70:	61a3      	streq	r3, [r4, #24]
 8011a72:	4620      	mov	r0, r4
 8011a74:	f000 f820 	bl	8011ab8 <__sfp>
 8011a78:	6060      	str	r0, [r4, #4]
 8011a7a:	4620      	mov	r0, r4
 8011a7c:	f000 f81c 	bl	8011ab8 <__sfp>
 8011a80:	60a0      	str	r0, [r4, #8]
 8011a82:	4620      	mov	r0, r4
 8011a84:	f000 f818 	bl	8011ab8 <__sfp>
 8011a88:	2200      	movs	r2, #0
 8011a8a:	60e0      	str	r0, [r4, #12]
 8011a8c:	2104      	movs	r1, #4
 8011a8e:	6860      	ldr	r0, [r4, #4]
 8011a90:	f7ff ff82 	bl	8011998 <std>
 8011a94:	68a0      	ldr	r0, [r4, #8]
 8011a96:	2201      	movs	r2, #1
 8011a98:	2109      	movs	r1, #9
 8011a9a:	f7ff ff7d 	bl	8011998 <std>
 8011a9e:	68e0      	ldr	r0, [r4, #12]
 8011aa0:	2202      	movs	r2, #2
 8011aa2:	2112      	movs	r1, #18
 8011aa4:	f7ff ff78 	bl	8011998 <std>
 8011aa8:	2301      	movs	r3, #1
 8011aaa:	61a3      	str	r3, [r4, #24]
 8011aac:	e7d2      	b.n	8011a54 <__sinit+0xc>
 8011aae:	bf00      	nop
 8011ab0:	0802a028 	.word	0x0802a028
 8011ab4:	080119e1 	.word	0x080119e1

08011ab8 <__sfp>:
 8011ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011aba:	4607      	mov	r7, r0
 8011abc:	f7ff ffac 	bl	8011a18 <__sfp_lock_acquire>
 8011ac0:	4b1e      	ldr	r3, [pc, #120]	; (8011b3c <__sfp+0x84>)
 8011ac2:	681e      	ldr	r6, [r3, #0]
 8011ac4:	69b3      	ldr	r3, [r6, #24]
 8011ac6:	b913      	cbnz	r3, 8011ace <__sfp+0x16>
 8011ac8:	4630      	mov	r0, r6
 8011aca:	f7ff ffbd 	bl	8011a48 <__sinit>
 8011ace:	3648      	adds	r6, #72	; 0x48
 8011ad0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011ad4:	3b01      	subs	r3, #1
 8011ad6:	d503      	bpl.n	8011ae0 <__sfp+0x28>
 8011ad8:	6833      	ldr	r3, [r6, #0]
 8011ada:	b30b      	cbz	r3, 8011b20 <__sfp+0x68>
 8011adc:	6836      	ldr	r6, [r6, #0]
 8011ade:	e7f7      	b.n	8011ad0 <__sfp+0x18>
 8011ae0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011ae4:	b9d5      	cbnz	r5, 8011b1c <__sfp+0x64>
 8011ae6:	4b16      	ldr	r3, [pc, #88]	; (8011b40 <__sfp+0x88>)
 8011ae8:	60e3      	str	r3, [r4, #12]
 8011aea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8011aee:	6665      	str	r5, [r4, #100]	; 0x64
 8011af0:	f000 fbba 	bl	8012268 <__retarget_lock_init_recursive>
 8011af4:	f7ff ff96 	bl	8011a24 <__sfp_lock_release>
 8011af8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8011afc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8011b00:	6025      	str	r5, [r4, #0]
 8011b02:	61a5      	str	r5, [r4, #24]
 8011b04:	2208      	movs	r2, #8
 8011b06:	4629      	mov	r1, r5
 8011b08:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011b0c:	f7fd f81a 	bl	800eb44 <memset>
 8011b10:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011b14:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011b18:	4620      	mov	r0, r4
 8011b1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011b1c:	3468      	adds	r4, #104	; 0x68
 8011b1e:	e7d9      	b.n	8011ad4 <__sfp+0x1c>
 8011b20:	2104      	movs	r1, #4
 8011b22:	4638      	mov	r0, r7
 8011b24:	f7ff ff62 	bl	80119ec <__sfmoreglue>
 8011b28:	4604      	mov	r4, r0
 8011b2a:	6030      	str	r0, [r6, #0]
 8011b2c:	2800      	cmp	r0, #0
 8011b2e:	d1d5      	bne.n	8011adc <__sfp+0x24>
 8011b30:	f7ff ff78 	bl	8011a24 <__sfp_lock_release>
 8011b34:	230c      	movs	r3, #12
 8011b36:	603b      	str	r3, [r7, #0]
 8011b38:	e7ee      	b.n	8011b18 <__sfp+0x60>
 8011b3a:	bf00      	nop
 8011b3c:	0802a028 	.word	0x0802a028
 8011b40:	ffff0001 	.word	0xffff0001

08011b44 <_fwalk_reent>:
 8011b44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011b48:	4606      	mov	r6, r0
 8011b4a:	4688      	mov	r8, r1
 8011b4c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011b50:	2700      	movs	r7, #0
 8011b52:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011b56:	f1b9 0901 	subs.w	r9, r9, #1
 8011b5a:	d505      	bpl.n	8011b68 <_fwalk_reent+0x24>
 8011b5c:	6824      	ldr	r4, [r4, #0]
 8011b5e:	2c00      	cmp	r4, #0
 8011b60:	d1f7      	bne.n	8011b52 <_fwalk_reent+0xe>
 8011b62:	4638      	mov	r0, r7
 8011b64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011b68:	89ab      	ldrh	r3, [r5, #12]
 8011b6a:	2b01      	cmp	r3, #1
 8011b6c:	d907      	bls.n	8011b7e <_fwalk_reent+0x3a>
 8011b6e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011b72:	3301      	adds	r3, #1
 8011b74:	d003      	beq.n	8011b7e <_fwalk_reent+0x3a>
 8011b76:	4629      	mov	r1, r5
 8011b78:	4630      	mov	r0, r6
 8011b7a:	47c0      	blx	r8
 8011b7c:	4307      	orrs	r7, r0
 8011b7e:	3568      	adds	r5, #104	; 0x68
 8011b80:	e7e9      	b.n	8011b56 <_fwalk_reent+0x12>

08011b82 <rshift>:
 8011b82:	6903      	ldr	r3, [r0, #16]
 8011b84:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8011b88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011b8c:	ea4f 1261 	mov.w	r2, r1, asr #5
 8011b90:	f100 0414 	add.w	r4, r0, #20
 8011b94:	dd45      	ble.n	8011c22 <rshift+0xa0>
 8011b96:	f011 011f 	ands.w	r1, r1, #31
 8011b9a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011b9e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8011ba2:	d10c      	bne.n	8011bbe <rshift+0x3c>
 8011ba4:	f100 0710 	add.w	r7, r0, #16
 8011ba8:	4629      	mov	r1, r5
 8011baa:	42b1      	cmp	r1, r6
 8011bac:	d334      	bcc.n	8011c18 <rshift+0x96>
 8011bae:	1a9b      	subs	r3, r3, r2
 8011bb0:	009b      	lsls	r3, r3, #2
 8011bb2:	1eea      	subs	r2, r5, #3
 8011bb4:	4296      	cmp	r6, r2
 8011bb6:	bf38      	it	cc
 8011bb8:	2300      	movcc	r3, #0
 8011bba:	4423      	add	r3, r4
 8011bbc:	e015      	b.n	8011bea <rshift+0x68>
 8011bbe:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8011bc2:	f1c1 0820 	rsb	r8, r1, #32
 8011bc6:	40cf      	lsrs	r7, r1
 8011bc8:	f105 0e04 	add.w	lr, r5, #4
 8011bcc:	46a1      	mov	r9, r4
 8011bce:	4576      	cmp	r6, lr
 8011bd0:	46f4      	mov	ip, lr
 8011bd2:	d815      	bhi.n	8011c00 <rshift+0x7e>
 8011bd4:	1a9a      	subs	r2, r3, r2
 8011bd6:	0092      	lsls	r2, r2, #2
 8011bd8:	3a04      	subs	r2, #4
 8011bda:	3501      	adds	r5, #1
 8011bdc:	42ae      	cmp	r6, r5
 8011bde:	bf38      	it	cc
 8011be0:	2200      	movcc	r2, #0
 8011be2:	18a3      	adds	r3, r4, r2
 8011be4:	50a7      	str	r7, [r4, r2]
 8011be6:	b107      	cbz	r7, 8011bea <rshift+0x68>
 8011be8:	3304      	adds	r3, #4
 8011bea:	1b1a      	subs	r2, r3, r4
 8011bec:	42a3      	cmp	r3, r4
 8011bee:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011bf2:	bf08      	it	eq
 8011bf4:	2300      	moveq	r3, #0
 8011bf6:	6102      	str	r2, [r0, #16]
 8011bf8:	bf08      	it	eq
 8011bfa:	6143      	streq	r3, [r0, #20]
 8011bfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011c00:	f8dc c000 	ldr.w	ip, [ip]
 8011c04:	fa0c fc08 	lsl.w	ip, ip, r8
 8011c08:	ea4c 0707 	orr.w	r7, ip, r7
 8011c0c:	f849 7b04 	str.w	r7, [r9], #4
 8011c10:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011c14:	40cf      	lsrs	r7, r1
 8011c16:	e7da      	b.n	8011bce <rshift+0x4c>
 8011c18:	f851 cb04 	ldr.w	ip, [r1], #4
 8011c1c:	f847 cf04 	str.w	ip, [r7, #4]!
 8011c20:	e7c3      	b.n	8011baa <rshift+0x28>
 8011c22:	4623      	mov	r3, r4
 8011c24:	e7e1      	b.n	8011bea <rshift+0x68>

08011c26 <__hexdig_fun>:
 8011c26:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8011c2a:	2b09      	cmp	r3, #9
 8011c2c:	d802      	bhi.n	8011c34 <__hexdig_fun+0xe>
 8011c2e:	3820      	subs	r0, #32
 8011c30:	b2c0      	uxtb	r0, r0
 8011c32:	4770      	bx	lr
 8011c34:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8011c38:	2b05      	cmp	r3, #5
 8011c3a:	d801      	bhi.n	8011c40 <__hexdig_fun+0x1a>
 8011c3c:	3847      	subs	r0, #71	; 0x47
 8011c3e:	e7f7      	b.n	8011c30 <__hexdig_fun+0xa>
 8011c40:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8011c44:	2b05      	cmp	r3, #5
 8011c46:	d801      	bhi.n	8011c4c <__hexdig_fun+0x26>
 8011c48:	3827      	subs	r0, #39	; 0x27
 8011c4a:	e7f1      	b.n	8011c30 <__hexdig_fun+0xa>
 8011c4c:	2000      	movs	r0, #0
 8011c4e:	4770      	bx	lr

08011c50 <__gethex>:
 8011c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c54:	ed2d 8b02 	vpush	{d8}
 8011c58:	b089      	sub	sp, #36	; 0x24
 8011c5a:	ee08 0a10 	vmov	s16, r0
 8011c5e:	9304      	str	r3, [sp, #16]
 8011c60:	4bb4      	ldr	r3, [pc, #720]	; (8011f34 <__gethex+0x2e4>)
 8011c62:	681b      	ldr	r3, [r3, #0]
 8011c64:	9301      	str	r3, [sp, #4]
 8011c66:	4618      	mov	r0, r3
 8011c68:	468b      	mov	fp, r1
 8011c6a:	4690      	mov	r8, r2
 8011c6c:	f7ee fad8 	bl	8000220 <strlen>
 8011c70:	9b01      	ldr	r3, [sp, #4]
 8011c72:	f8db 2000 	ldr.w	r2, [fp]
 8011c76:	4403      	add	r3, r0
 8011c78:	4682      	mov	sl, r0
 8011c7a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8011c7e:	9305      	str	r3, [sp, #20]
 8011c80:	1c93      	adds	r3, r2, #2
 8011c82:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8011c86:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8011c8a:	32fe      	adds	r2, #254	; 0xfe
 8011c8c:	18d1      	adds	r1, r2, r3
 8011c8e:	461f      	mov	r7, r3
 8011c90:	f813 0b01 	ldrb.w	r0, [r3], #1
 8011c94:	9100      	str	r1, [sp, #0]
 8011c96:	2830      	cmp	r0, #48	; 0x30
 8011c98:	d0f8      	beq.n	8011c8c <__gethex+0x3c>
 8011c9a:	f7ff ffc4 	bl	8011c26 <__hexdig_fun>
 8011c9e:	4604      	mov	r4, r0
 8011ca0:	2800      	cmp	r0, #0
 8011ca2:	d13a      	bne.n	8011d1a <__gethex+0xca>
 8011ca4:	9901      	ldr	r1, [sp, #4]
 8011ca6:	4652      	mov	r2, sl
 8011ca8:	4638      	mov	r0, r7
 8011caa:	f001 fb5c 	bl	8013366 <strncmp>
 8011cae:	4605      	mov	r5, r0
 8011cb0:	2800      	cmp	r0, #0
 8011cb2:	d168      	bne.n	8011d86 <__gethex+0x136>
 8011cb4:	f817 000a 	ldrb.w	r0, [r7, sl]
 8011cb8:	eb07 060a 	add.w	r6, r7, sl
 8011cbc:	f7ff ffb3 	bl	8011c26 <__hexdig_fun>
 8011cc0:	2800      	cmp	r0, #0
 8011cc2:	d062      	beq.n	8011d8a <__gethex+0x13a>
 8011cc4:	4633      	mov	r3, r6
 8011cc6:	7818      	ldrb	r0, [r3, #0]
 8011cc8:	2830      	cmp	r0, #48	; 0x30
 8011cca:	461f      	mov	r7, r3
 8011ccc:	f103 0301 	add.w	r3, r3, #1
 8011cd0:	d0f9      	beq.n	8011cc6 <__gethex+0x76>
 8011cd2:	f7ff ffa8 	bl	8011c26 <__hexdig_fun>
 8011cd6:	2301      	movs	r3, #1
 8011cd8:	fab0 f480 	clz	r4, r0
 8011cdc:	0964      	lsrs	r4, r4, #5
 8011cde:	4635      	mov	r5, r6
 8011ce0:	9300      	str	r3, [sp, #0]
 8011ce2:	463a      	mov	r2, r7
 8011ce4:	4616      	mov	r6, r2
 8011ce6:	3201      	adds	r2, #1
 8011ce8:	7830      	ldrb	r0, [r6, #0]
 8011cea:	f7ff ff9c 	bl	8011c26 <__hexdig_fun>
 8011cee:	2800      	cmp	r0, #0
 8011cf0:	d1f8      	bne.n	8011ce4 <__gethex+0x94>
 8011cf2:	9901      	ldr	r1, [sp, #4]
 8011cf4:	4652      	mov	r2, sl
 8011cf6:	4630      	mov	r0, r6
 8011cf8:	f001 fb35 	bl	8013366 <strncmp>
 8011cfc:	b980      	cbnz	r0, 8011d20 <__gethex+0xd0>
 8011cfe:	b94d      	cbnz	r5, 8011d14 <__gethex+0xc4>
 8011d00:	eb06 050a 	add.w	r5, r6, sl
 8011d04:	462a      	mov	r2, r5
 8011d06:	4616      	mov	r6, r2
 8011d08:	3201      	adds	r2, #1
 8011d0a:	7830      	ldrb	r0, [r6, #0]
 8011d0c:	f7ff ff8b 	bl	8011c26 <__hexdig_fun>
 8011d10:	2800      	cmp	r0, #0
 8011d12:	d1f8      	bne.n	8011d06 <__gethex+0xb6>
 8011d14:	1bad      	subs	r5, r5, r6
 8011d16:	00ad      	lsls	r5, r5, #2
 8011d18:	e004      	b.n	8011d24 <__gethex+0xd4>
 8011d1a:	2400      	movs	r4, #0
 8011d1c:	4625      	mov	r5, r4
 8011d1e:	e7e0      	b.n	8011ce2 <__gethex+0x92>
 8011d20:	2d00      	cmp	r5, #0
 8011d22:	d1f7      	bne.n	8011d14 <__gethex+0xc4>
 8011d24:	7833      	ldrb	r3, [r6, #0]
 8011d26:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8011d2a:	2b50      	cmp	r3, #80	; 0x50
 8011d2c:	d13b      	bne.n	8011da6 <__gethex+0x156>
 8011d2e:	7873      	ldrb	r3, [r6, #1]
 8011d30:	2b2b      	cmp	r3, #43	; 0x2b
 8011d32:	d02c      	beq.n	8011d8e <__gethex+0x13e>
 8011d34:	2b2d      	cmp	r3, #45	; 0x2d
 8011d36:	d02e      	beq.n	8011d96 <__gethex+0x146>
 8011d38:	1c71      	adds	r1, r6, #1
 8011d3a:	f04f 0900 	mov.w	r9, #0
 8011d3e:	7808      	ldrb	r0, [r1, #0]
 8011d40:	f7ff ff71 	bl	8011c26 <__hexdig_fun>
 8011d44:	1e43      	subs	r3, r0, #1
 8011d46:	b2db      	uxtb	r3, r3
 8011d48:	2b18      	cmp	r3, #24
 8011d4a:	d82c      	bhi.n	8011da6 <__gethex+0x156>
 8011d4c:	f1a0 0210 	sub.w	r2, r0, #16
 8011d50:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011d54:	f7ff ff67 	bl	8011c26 <__hexdig_fun>
 8011d58:	1e43      	subs	r3, r0, #1
 8011d5a:	b2db      	uxtb	r3, r3
 8011d5c:	2b18      	cmp	r3, #24
 8011d5e:	d91d      	bls.n	8011d9c <__gethex+0x14c>
 8011d60:	f1b9 0f00 	cmp.w	r9, #0
 8011d64:	d000      	beq.n	8011d68 <__gethex+0x118>
 8011d66:	4252      	negs	r2, r2
 8011d68:	4415      	add	r5, r2
 8011d6a:	f8cb 1000 	str.w	r1, [fp]
 8011d6e:	b1e4      	cbz	r4, 8011daa <__gethex+0x15a>
 8011d70:	9b00      	ldr	r3, [sp, #0]
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	bf14      	ite	ne
 8011d76:	2700      	movne	r7, #0
 8011d78:	2706      	moveq	r7, #6
 8011d7a:	4638      	mov	r0, r7
 8011d7c:	b009      	add	sp, #36	; 0x24
 8011d7e:	ecbd 8b02 	vpop	{d8}
 8011d82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d86:	463e      	mov	r6, r7
 8011d88:	4625      	mov	r5, r4
 8011d8a:	2401      	movs	r4, #1
 8011d8c:	e7ca      	b.n	8011d24 <__gethex+0xd4>
 8011d8e:	f04f 0900 	mov.w	r9, #0
 8011d92:	1cb1      	adds	r1, r6, #2
 8011d94:	e7d3      	b.n	8011d3e <__gethex+0xee>
 8011d96:	f04f 0901 	mov.w	r9, #1
 8011d9a:	e7fa      	b.n	8011d92 <__gethex+0x142>
 8011d9c:	230a      	movs	r3, #10
 8011d9e:	fb03 0202 	mla	r2, r3, r2, r0
 8011da2:	3a10      	subs	r2, #16
 8011da4:	e7d4      	b.n	8011d50 <__gethex+0x100>
 8011da6:	4631      	mov	r1, r6
 8011da8:	e7df      	b.n	8011d6a <__gethex+0x11a>
 8011daa:	1bf3      	subs	r3, r6, r7
 8011dac:	3b01      	subs	r3, #1
 8011dae:	4621      	mov	r1, r4
 8011db0:	2b07      	cmp	r3, #7
 8011db2:	dc0b      	bgt.n	8011dcc <__gethex+0x17c>
 8011db4:	ee18 0a10 	vmov	r0, s16
 8011db8:	f000 faf2 	bl	80123a0 <_Balloc>
 8011dbc:	4604      	mov	r4, r0
 8011dbe:	b940      	cbnz	r0, 8011dd2 <__gethex+0x182>
 8011dc0:	4b5d      	ldr	r3, [pc, #372]	; (8011f38 <__gethex+0x2e8>)
 8011dc2:	4602      	mov	r2, r0
 8011dc4:	21de      	movs	r1, #222	; 0xde
 8011dc6:	485d      	ldr	r0, [pc, #372]	; (8011f3c <__gethex+0x2ec>)
 8011dc8:	f7fc fe54 	bl	800ea74 <__assert_func>
 8011dcc:	3101      	adds	r1, #1
 8011dce:	105b      	asrs	r3, r3, #1
 8011dd0:	e7ee      	b.n	8011db0 <__gethex+0x160>
 8011dd2:	f100 0914 	add.w	r9, r0, #20
 8011dd6:	f04f 0b00 	mov.w	fp, #0
 8011dda:	f1ca 0301 	rsb	r3, sl, #1
 8011dde:	f8cd 9008 	str.w	r9, [sp, #8]
 8011de2:	f8cd b000 	str.w	fp, [sp]
 8011de6:	9306      	str	r3, [sp, #24]
 8011de8:	42b7      	cmp	r7, r6
 8011dea:	d340      	bcc.n	8011e6e <__gethex+0x21e>
 8011dec:	9802      	ldr	r0, [sp, #8]
 8011dee:	9b00      	ldr	r3, [sp, #0]
 8011df0:	f840 3b04 	str.w	r3, [r0], #4
 8011df4:	eba0 0009 	sub.w	r0, r0, r9
 8011df8:	1080      	asrs	r0, r0, #2
 8011dfa:	0146      	lsls	r6, r0, #5
 8011dfc:	6120      	str	r0, [r4, #16]
 8011dfe:	4618      	mov	r0, r3
 8011e00:	f000 fbc0 	bl	8012584 <__hi0bits>
 8011e04:	1a30      	subs	r0, r6, r0
 8011e06:	f8d8 6000 	ldr.w	r6, [r8]
 8011e0a:	42b0      	cmp	r0, r6
 8011e0c:	dd63      	ble.n	8011ed6 <__gethex+0x286>
 8011e0e:	1b87      	subs	r7, r0, r6
 8011e10:	4639      	mov	r1, r7
 8011e12:	4620      	mov	r0, r4
 8011e14:	f000 ff64 	bl	8012ce0 <__any_on>
 8011e18:	4682      	mov	sl, r0
 8011e1a:	b1a8      	cbz	r0, 8011e48 <__gethex+0x1f8>
 8011e1c:	1e7b      	subs	r3, r7, #1
 8011e1e:	1159      	asrs	r1, r3, #5
 8011e20:	f003 021f 	and.w	r2, r3, #31
 8011e24:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8011e28:	f04f 0a01 	mov.w	sl, #1
 8011e2c:	fa0a f202 	lsl.w	r2, sl, r2
 8011e30:	420a      	tst	r2, r1
 8011e32:	d009      	beq.n	8011e48 <__gethex+0x1f8>
 8011e34:	4553      	cmp	r3, sl
 8011e36:	dd05      	ble.n	8011e44 <__gethex+0x1f4>
 8011e38:	1eb9      	subs	r1, r7, #2
 8011e3a:	4620      	mov	r0, r4
 8011e3c:	f000 ff50 	bl	8012ce0 <__any_on>
 8011e40:	2800      	cmp	r0, #0
 8011e42:	d145      	bne.n	8011ed0 <__gethex+0x280>
 8011e44:	f04f 0a02 	mov.w	sl, #2
 8011e48:	4639      	mov	r1, r7
 8011e4a:	4620      	mov	r0, r4
 8011e4c:	f7ff fe99 	bl	8011b82 <rshift>
 8011e50:	443d      	add	r5, r7
 8011e52:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011e56:	42ab      	cmp	r3, r5
 8011e58:	da4c      	bge.n	8011ef4 <__gethex+0x2a4>
 8011e5a:	ee18 0a10 	vmov	r0, s16
 8011e5e:	4621      	mov	r1, r4
 8011e60:	f000 fade 	bl	8012420 <_Bfree>
 8011e64:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011e66:	2300      	movs	r3, #0
 8011e68:	6013      	str	r3, [r2, #0]
 8011e6a:	27a3      	movs	r7, #163	; 0xa3
 8011e6c:	e785      	b.n	8011d7a <__gethex+0x12a>
 8011e6e:	1e73      	subs	r3, r6, #1
 8011e70:	9a05      	ldr	r2, [sp, #20]
 8011e72:	9303      	str	r3, [sp, #12]
 8011e74:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011e78:	4293      	cmp	r3, r2
 8011e7a:	d019      	beq.n	8011eb0 <__gethex+0x260>
 8011e7c:	f1bb 0f20 	cmp.w	fp, #32
 8011e80:	d107      	bne.n	8011e92 <__gethex+0x242>
 8011e82:	9b02      	ldr	r3, [sp, #8]
 8011e84:	9a00      	ldr	r2, [sp, #0]
 8011e86:	f843 2b04 	str.w	r2, [r3], #4
 8011e8a:	9302      	str	r3, [sp, #8]
 8011e8c:	2300      	movs	r3, #0
 8011e8e:	9300      	str	r3, [sp, #0]
 8011e90:	469b      	mov	fp, r3
 8011e92:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8011e96:	f7ff fec6 	bl	8011c26 <__hexdig_fun>
 8011e9a:	9b00      	ldr	r3, [sp, #0]
 8011e9c:	f000 000f 	and.w	r0, r0, #15
 8011ea0:	fa00 f00b 	lsl.w	r0, r0, fp
 8011ea4:	4303      	orrs	r3, r0
 8011ea6:	9300      	str	r3, [sp, #0]
 8011ea8:	f10b 0b04 	add.w	fp, fp, #4
 8011eac:	9b03      	ldr	r3, [sp, #12]
 8011eae:	e00d      	b.n	8011ecc <__gethex+0x27c>
 8011eb0:	9b03      	ldr	r3, [sp, #12]
 8011eb2:	9a06      	ldr	r2, [sp, #24]
 8011eb4:	4413      	add	r3, r2
 8011eb6:	42bb      	cmp	r3, r7
 8011eb8:	d3e0      	bcc.n	8011e7c <__gethex+0x22c>
 8011eba:	4618      	mov	r0, r3
 8011ebc:	9901      	ldr	r1, [sp, #4]
 8011ebe:	9307      	str	r3, [sp, #28]
 8011ec0:	4652      	mov	r2, sl
 8011ec2:	f001 fa50 	bl	8013366 <strncmp>
 8011ec6:	9b07      	ldr	r3, [sp, #28]
 8011ec8:	2800      	cmp	r0, #0
 8011eca:	d1d7      	bne.n	8011e7c <__gethex+0x22c>
 8011ecc:	461e      	mov	r6, r3
 8011ece:	e78b      	b.n	8011de8 <__gethex+0x198>
 8011ed0:	f04f 0a03 	mov.w	sl, #3
 8011ed4:	e7b8      	b.n	8011e48 <__gethex+0x1f8>
 8011ed6:	da0a      	bge.n	8011eee <__gethex+0x29e>
 8011ed8:	1a37      	subs	r7, r6, r0
 8011eda:	4621      	mov	r1, r4
 8011edc:	ee18 0a10 	vmov	r0, s16
 8011ee0:	463a      	mov	r2, r7
 8011ee2:	f000 fcb9 	bl	8012858 <__lshift>
 8011ee6:	1bed      	subs	r5, r5, r7
 8011ee8:	4604      	mov	r4, r0
 8011eea:	f100 0914 	add.w	r9, r0, #20
 8011eee:	f04f 0a00 	mov.w	sl, #0
 8011ef2:	e7ae      	b.n	8011e52 <__gethex+0x202>
 8011ef4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8011ef8:	42a8      	cmp	r0, r5
 8011efa:	dd72      	ble.n	8011fe2 <__gethex+0x392>
 8011efc:	1b45      	subs	r5, r0, r5
 8011efe:	42ae      	cmp	r6, r5
 8011f00:	dc36      	bgt.n	8011f70 <__gethex+0x320>
 8011f02:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011f06:	2b02      	cmp	r3, #2
 8011f08:	d02a      	beq.n	8011f60 <__gethex+0x310>
 8011f0a:	2b03      	cmp	r3, #3
 8011f0c:	d02c      	beq.n	8011f68 <__gethex+0x318>
 8011f0e:	2b01      	cmp	r3, #1
 8011f10:	d11c      	bne.n	8011f4c <__gethex+0x2fc>
 8011f12:	42ae      	cmp	r6, r5
 8011f14:	d11a      	bne.n	8011f4c <__gethex+0x2fc>
 8011f16:	2e01      	cmp	r6, #1
 8011f18:	d112      	bne.n	8011f40 <__gethex+0x2f0>
 8011f1a:	9a04      	ldr	r2, [sp, #16]
 8011f1c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011f20:	6013      	str	r3, [r2, #0]
 8011f22:	2301      	movs	r3, #1
 8011f24:	6123      	str	r3, [r4, #16]
 8011f26:	f8c9 3000 	str.w	r3, [r9]
 8011f2a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011f2c:	2762      	movs	r7, #98	; 0x62
 8011f2e:	601c      	str	r4, [r3, #0]
 8011f30:	e723      	b.n	8011d7a <__gethex+0x12a>
 8011f32:	bf00      	nop
 8011f34:	0802a364 	.word	0x0802a364
 8011f38:	0802a26b 	.word	0x0802a26b
 8011f3c:	0802a2dc 	.word	0x0802a2dc
 8011f40:	1e71      	subs	r1, r6, #1
 8011f42:	4620      	mov	r0, r4
 8011f44:	f000 fecc 	bl	8012ce0 <__any_on>
 8011f48:	2800      	cmp	r0, #0
 8011f4a:	d1e6      	bne.n	8011f1a <__gethex+0x2ca>
 8011f4c:	ee18 0a10 	vmov	r0, s16
 8011f50:	4621      	mov	r1, r4
 8011f52:	f000 fa65 	bl	8012420 <_Bfree>
 8011f56:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011f58:	2300      	movs	r3, #0
 8011f5a:	6013      	str	r3, [r2, #0]
 8011f5c:	2750      	movs	r7, #80	; 0x50
 8011f5e:	e70c      	b.n	8011d7a <__gethex+0x12a>
 8011f60:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011f62:	2b00      	cmp	r3, #0
 8011f64:	d1f2      	bne.n	8011f4c <__gethex+0x2fc>
 8011f66:	e7d8      	b.n	8011f1a <__gethex+0x2ca>
 8011f68:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011f6a:	2b00      	cmp	r3, #0
 8011f6c:	d1d5      	bne.n	8011f1a <__gethex+0x2ca>
 8011f6e:	e7ed      	b.n	8011f4c <__gethex+0x2fc>
 8011f70:	1e6f      	subs	r7, r5, #1
 8011f72:	f1ba 0f00 	cmp.w	sl, #0
 8011f76:	d131      	bne.n	8011fdc <__gethex+0x38c>
 8011f78:	b127      	cbz	r7, 8011f84 <__gethex+0x334>
 8011f7a:	4639      	mov	r1, r7
 8011f7c:	4620      	mov	r0, r4
 8011f7e:	f000 feaf 	bl	8012ce0 <__any_on>
 8011f82:	4682      	mov	sl, r0
 8011f84:	117b      	asrs	r3, r7, #5
 8011f86:	2101      	movs	r1, #1
 8011f88:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8011f8c:	f007 071f 	and.w	r7, r7, #31
 8011f90:	fa01 f707 	lsl.w	r7, r1, r7
 8011f94:	421f      	tst	r7, r3
 8011f96:	4629      	mov	r1, r5
 8011f98:	4620      	mov	r0, r4
 8011f9a:	bf18      	it	ne
 8011f9c:	f04a 0a02 	orrne.w	sl, sl, #2
 8011fa0:	1b76      	subs	r6, r6, r5
 8011fa2:	f7ff fdee 	bl	8011b82 <rshift>
 8011fa6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011faa:	2702      	movs	r7, #2
 8011fac:	f1ba 0f00 	cmp.w	sl, #0
 8011fb0:	d048      	beq.n	8012044 <__gethex+0x3f4>
 8011fb2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011fb6:	2b02      	cmp	r3, #2
 8011fb8:	d015      	beq.n	8011fe6 <__gethex+0x396>
 8011fba:	2b03      	cmp	r3, #3
 8011fbc:	d017      	beq.n	8011fee <__gethex+0x39e>
 8011fbe:	2b01      	cmp	r3, #1
 8011fc0:	d109      	bne.n	8011fd6 <__gethex+0x386>
 8011fc2:	f01a 0f02 	tst.w	sl, #2
 8011fc6:	d006      	beq.n	8011fd6 <__gethex+0x386>
 8011fc8:	f8d9 0000 	ldr.w	r0, [r9]
 8011fcc:	ea4a 0a00 	orr.w	sl, sl, r0
 8011fd0:	f01a 0f01 	tst.w	sl, #1
 8011fd4:	d10e      	bne.n	8011ff4 <__gethex+0x3a4>
 8011fd6:	f047 0710 	orr.w	r7, r7, #16
 8011fda:	e033      	b.n	8012044 <__gethex+0x3f4>
 8011fdc:	f04f 0a01 	mov.w	sl, #1
 8011fe0:	e7d0      	b.n	8011f84 <__gethex+0x334>
 8011fe2:	2701      	movs	r7, #1
 8011fe4:	e7e2      	b.n	8011fac <__gethex+0x35c>
 8011fe6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011fe8:	f1c3 0301 	rsb	r3, r3, #1
 8011fec:	9315      	str	r3, [sp, #84]	; 0x54
 8011fee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011ff0:	2b00      	cmp	r3, #0
 8011ff2:	d0f0      	beq.n	8011fd6 <__gethex+0x386>
 8011ff4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011ff8:	f104 0314 	add.w	r3, r4, #20
 8011ffc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8012000:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8012004:	f04f 0c00 	mov.w	ip, #0
 8012008:	4618      	mov	r0, r3
 801200a:	f853 2b04 	ldr.w	r2, [r3], #4
 801200e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8012012:	d01c      	beq.n	801204e <__gethex+0x3fe>
 8012014:	3201      	adds	r2, #1
 8012016:	6002      	str	r2, [r0, #0]
 8012018:	2f02      	cmp	r7, #2
 801201a:	f104 0314 	add.w	r3, r4, #20
 801201e:	d13f      	bne.n	80120a0 <__gethex+0x450>
 8012020:	f8d8 2000 	ldr.w	r2, [r8]
 8012024:	3a01      	subs	r2, #1
 8012026:	42b2      	cmp	r2, r6
 8012028:	d10a      	bne.n	8012040 <__gethex+0x3f0>
 801202a:	1171      	asrs	r1, r6, #5
 801202c:	2201      	movs	r2, #1
 801202e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012032:	f006 061f 	and.w	r6, r6, #31
 8012036:	fa02 f606 	lsl.w	r6, r2, r6
 801203a:	421e      	tst	r6, r3
 801203c:	bf18      	it	ne
 801203e:	4617      	movne	r7, r2
 8012040:	f047 0720 	orr.w	r7, r7, #32
 8012044:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012046:	601c      	str	r4, [r3, #0]
 8012048:	9b04      	ldr	r3, [sp, #16]
 801204a:	601d      	str	r5, [r3, #0]
 801204c:	e695      	b.n	8011d7a <__gethex+0x12a>
 801204e:	4299      	cmp	r1, r3
 8012050:	f843 cc04 	str.w	ip, [r3, #-4]
 8012054:	d8d8      	bhi.n	8012008 <__gethex+0x3b8>
 8012056:	68a3      	ldr	r3, [r4, #8]
 8012058:	459b      	cmp	fp, r3
 801205a:	db19      	blt.n	8012090 <__gethex+0x440>
 801205c:	6861      	ldr	r1, [r4, #4]
 801205e:	ee18 0a10 	vmov	r0, s16
 8012062:	3101      	adds	r1, #1
 8012064:	f000 f99c 	bl	80123a0 <_Balloc>
 8012068:	4681      	mov	r9, r0
 801206a:	b918      	cbnz	r0, 8012074 <__gethex+0x424>
 801206c:	4b1a      	ldr	r3, [pc, #104]	; (80120d8 <__gethex+0x488>)
 801206e:	4602      	mov	r2, r0
 8012070:	2184      	movs	r1, #132	; 0x84
 8012072:	e6a8      	b.n	8011dc6 <__gethex+0x176>
 8012074:	6922      	ldr	r2, [r4, #16]
 8012076:	3202      	adds	r2, #2
 8012078:	f104 010c 	add.w	r1, r4, #12
 801207c:	0092      	lsls	r2, r2, #2
 801207e:	300c      	adds	r0, #12
 8012080:	f7fc fd52 	bl	800eb28 <memcpy>
 8012084:	4621      	mov	r1, r4
 8012086:	ee18 0a10 	vmov	r0, s16
 801208a:	f000 f9c9 	bl	8012420 <_Bfree>
 801208e:	464c      	mov	r4, r9
 8012090:	6923      	ldr	r3, [r4, #16]
 8012092:	1c5a      	adds	r2, r3, #1
 8012094:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012098:	6122      	str	r2, [r4, #16]
 801209a:	2201      	movs	r2, #1
 801209c:	615a      	str	r2, [r3, #20]
 801209e:	e7bb      	b.n	8012018 <__gethex+0x3c8>
 80120a0:	6922      	ldr	r2, [r4, #16]
 80120a2:	455a      	cmp	r2, fp
 80120a4:	dd0b      	ble.n	80120be <__gethex+0x46e>
 80120a6:	2101      	movs	r1, #1
 80120a8:	4620      	mov	r0, r4
 80120aa:	f7ff fd6a 	bl	8011b82 <rshift>
 80120ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80120b2:	3501      	adds	r5, #1
 80120b4:	42ab      	cmp	r3, r5
 80120b6:	f6ff aed0 	blt.w	8011e5a <__gethex+0x20a>
 80120ba:	2701      	movs	r7, #1
 80120bc:	e7c0      	b.n	8012040 <__gethex+0x3f0>
 80120be:	f016 061f 	ands.w	r6, r6, #31
 80120c2:	d0fa      	beq.n	80120ba <__gethex+0x46a>
 80120c4:	4453      	add	r3, sl
 80120c6:	f1c6 0620 	rsb	r6, r6, #32
 80120ca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80120ce:	f000 fa59 	bl	8012584 <__hi0bits>
 80120d2:	42b0      	cmp	r0, r6
 80120d4:	dbe7      	blt.n	80120a6 <__gethex+0x456>
 80120d6:	e7f0      	b.n	80120ba <__gethex+0x46a>
 80120d8:	0802a26b 	.word	0x0802a26b

080120dc <L_shift>:
 80120dc:	f1c2 0208 	rsb	r2, r2, #8
 80120e0:	0092      	lsls	r2, r2, #2
 80120e2:	b570      	push	{r4, r5, r6, lr}
 80120e4:	f1c2 0620 	rsb	r6, r2, #32
 80120e8:	6843      	ldr	r3, [r0, #4]
 80120ea:	6804      	ldr	r4, [r0, #0]
 80120ec:	fa03 f506 	lsl.w	r5, r3, r6
 80120f0:	432c      	orrs	r4, r5
 80120f2:	40d3      	lsrs	r3, r2
 80120f4:	6004      	str	r4, [r0, #0]
 80120f6:	f840 3f04 	str.w	r3, [r0, #4]!
 80120fa:	4288      	cmp	r0, r1
 80120fc:	d3f4      	bcc.n	80120e8 <L_shift+0xc>
 80120fe:	bd70      	pop	{r4, r5, r6, pc}

08012100 <__match>:
 8012100:	b530      	push	{r4, r5, lr}
 8012102:	6803      	ldr	r3, [r0, #0]
 8012104:	3301      	adds	r3, #1
 8012106:	f811 4b01 	ldrb.w	r4, [r1], #1
 801210a:	b914      	cbnz	r4, 8012112 <__match+0x12>
 801210c:	6003      	str	r3, [r0, #0]
 801210e:	2001      	movs	r0, #1
 8012110:	bd30      	pop	{r4, r5, pc}
 8012112:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012116:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801211a:	2d19      	cmp	r5, #25
 801211c:	bf98      	it	ls
 801211e:	3220      	addls	r2, #32
 8012120:	42a2      	cmp	r2, r4
 8012122:	d0f0      	beq.n	8012106 <__match+0x6>
 8012124:	2000      	movs	r0, #0
 8012126:	e7f3      	b.n	8012110 <__match+0x10>

08012128 <__hexnan>:
 8012128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801212c:	680b      	ldr	r3, [r1, #0]
 801212e:	115e      	asrs	r6, r3, #5
 8012130:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8012134:	f013 031f 	ands.w	r3, r3, #31
 8012138:	b087      	sub	sp, #28
 801213a:	bf18      	it	ne
 801213c:	3604      	addne	r6, #4
 801213e:	2500      	movs	r5, #0
 8012140:	1f37      	subs	r7, r6, #4
 8012142:	4690      	mov	r8, r2
 8012144:	6802      	ldr	r2, [r0, #0]
 8012146:	9301      	str	r3, [sp, #4]
 8012148:	4682      	mov	sl, r0
 801214a:	f846 5c04 	str.w	r5, [r6, #-4]
 801214e:	46b9      	mov	r9, r7
 8012150:	463c      	mov	r4, r7
 8012152:	9502      	str	r5, [sp, #8]
 8012154:	46ab      	mov	fp, r5
 8012156:	7851      	ldrb	r1, [r2, #1]
 8012158:	1c53      	adds	r3, r2, #1
 801215a:	9303      	str	r3, [sp, #12]
 801215c:	b341      	cbz	r1, 80121b0 <__hexnan+0x88>
 801215e:	4608      	mov	r0, r1
 8012160:	9205      	str	r2, [sp, #20]
 8012162:	9104      	str	r1, [sp, #16]
 8012164:	f7ff fd5f 	bl	8011c26 <__hexdig_fun>
 8012168:	2800      	cmp	r0, #0
 801216a:	d14f      	bne.n	801220c <__hexnan+0xe4>
 801216c:	9904      	ldr	r1, [sp, #16]
 801216e:	9a05      	ldr	r2, [sp, #20]
 8012170:	2920      	cmp	r1, #32
 8012172:	d818      	bhi.n	80121a6 <__hexnan+0x7e>
 8012174:	9b02      	ldr	r3, [sp, #8]
 8012176:	459b      	cmp	fp, r3
 8012178:	dd13      	ble.n	80121a2 <__hexnan+0x7a>
 801217a:	454c      	cmp	r4, r9
 801217c:	d206      	bcs.n	801218c <__hexnan+0x64>
 801217e:	2d07      	cmp	r5, #7
 8012180:	dc04      	bgt.n	801218c <__hexnan+0x64>
 8012182:	462a      	mov	r2, r5
 8012184:	4649      	mov	r1, r9
 8012186:	4620      	mov	r0, r4
 8012188:	f7ff ffa8 	bl	80120dc <L_shift>
 801218c:	4544      	cmp	r4, r8
 801218e:	d950      	bls.n	8012232 <__hexnan+0x10a>
 8012190:	2300      	movs	r3, #0
 8012192:	f1a4 0904 	sub.w	r9, r4, #4
 8012196:	f844 3c04 	str.w	r3, [r4, #-4]
 801219a:	f8cd b008 	str.w	fp, [sp, #8]
 801219e:	464c      	mov	r4, r9
 80121a0:	461d      	mov	r5, r3
 80121a2:	9a03      	ldr	r2, [sp, #12]
 80121a4:	e7d7      	b.n	8012156 <__hexnan+0x2e>
 80121a6:	2929      	cmp	r1, #41	; 0x29
 80121a8:	d156      	bne.n	8012258 <__hexnan+0x130>
 80121aa:	3202      	adds	r2, #2
 80121ac:	f8ca 2000 	str.w	r2, [sl]
 80121b0:	f1bb 0f00 	cmp.w	fp, #0
 80121b4:	d050      	beq.n	8012258 <__hexnan+0x130>
 80121b6:	454c      	cmp	r4, r9
 80121b8:	d206      	bcs.n	80121c8 <__hexnan+0xa0>
 80121ba:	2d07      	cmp	r5, #7
 80121bc:	dc04      	bgt.n	80121c8 <__hexnan+0xa0>
 80121be:	462a      	mov	r2, r5
 80121c0:	4649      	mov	r1, r9
 80121c2:	4620      	mov	r0, r4
 80121c4:	f7ff ff8a 	bl	80120dc <L_shift>
 80121c8:	4544      	cmp	r4, r8
 80121ca:	d934      	bls.n	8012236 <__hexnan+0x10e>
 80121cc:	f1a8 0204 	sub.w	r2, r8, #4
 80121d0:	4623      	mov	r3, r4
 80121d2:	f853 1b04 	ldr.w	r1, [r3], #4
 80121d6:	f842 1f04 	str.w	r1, [r2, #4]!
 80121da:	429f      	cmp	r7, r3
 80121dc:	d2f9      	bcs.n	80121d2 <__hexnan+0xaa>
 80121de:	1b3b      	subs	r3, r7, r4
 80121e0:	f023 0303 	bic.w	r3, r3, #3
 80121e4:	3304      	adds	r3, #4
 80121e6:	3401      	adds	r4, #1
 80121e8:	3e03      	subs	r6, #3
 80121ea:	42b4      	cmp	r4, r6
 80121ec:	bf88      	it	hi
 80121ee:	2304      	movhi	r3, #4
 80121f0:	4443      	add	r3, r8
 80121f2:	2200      	movs	r2, #0
 80121f4:	f843 2b04 	str.w	r2, [r3], #4
 80121f8:	429f      	cmp	r7, r3
 80121fa:	d2fb      	bcs.n	80121f4 <__hexnan+0xcc>
 80121fc:	683b      	ldr	r3, [r7, #0]
 80121fe:	b91b      	cbnz	r3, 8012208 <__hexnan+0xe0>
 8012200:	4547      	cmp	r7, r8
 8012202:	d127      	bne.n	8012254 <__hexnan+0x12c>
 8012204:	2301      	movs	r3, #1
 8012206:	603b      	str	r3, [r7, #0]
 8012208:	2005      	movs	r0, #5
 801220a:	e026      	b.n	801225a <__hexnan+0x132>
 801220c:	3501      	adds	r5, #1
 801220e:	2d08      	cmp	r5, #8
 8012210:	f10b 0b01 	add.w	fp, fp, #1
 8012214:	dd06      	ble.n	8012224 <__hexnan+0xfc>
 8012216:	4544      	cmp	r4, r8
 8012218:	d9c3      	bls.n	80121a2 <__hexnan+0x7a>
 801221a:	2300      	movs	r3, #0
 801221c:	f844 3c04 	str.w	r3, [r4, #-4]
 8012220:	2501      	movs	r5, #1
 8012222:	3c04      	subs	r4, #4
 8012224:	6822      	ldr	r2, [r4, #0]
 8012226:	f000 000f 	and.w	r0, r0, #15
 801222a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801222e:	6022      	str	r2, [r4, #0]
 8012230:	e7b7      	b.n	80121a2 <__hexnan+0x7a>
 8012232:	2508      	movs	r5, #8
 8012234:	e7b5      	b.n	80121a2 <__hexnan+0x7a>
 8012236:	9b01      	ldr	r3, [sp, #4]
 8012238:	2b00      	cmp	r3, #0
 801223a:	d0df      	beq.n	80121fc <__hexnan+0xd4>
 801223c:	f04f 32ff 	mov.w	r2, #4294967295
 8012240:	f1c3 0320 	rsb	r3, r3, #32
 8012244:	fa22 f303 	lsr.w	r3, r2, r3
 8012248:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801224c:	401a      	ands	r2, r3
 801224e:	f846 2c04 	str.w	r2, [r6, #-4]
 8012252:	e7d3      	b.n	80121fc <__hexnan+0xd4>
 8012254:	3f04      	subs	r7, #4
 8012256:	e7d1      	b.n	80121fc <__hexnan+0xd4>
 8012258:	2004      	movs	r0, #4
 801225a:	b007      	add	sp, #28
 801225c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012260 <_localeconv_r>:
 8012260:	4800      	ldr	r0, [pc, #0]	; (8012264 <_localeconv_r+0x4>)
 8012262:	4770      	bx	lr
 8012264:	20000234 	.word	0x20000234

08012268 <__retarget_lock_init_recursive>:
 8012268:	4770      	bx	lr

0801226a <__retarget_lock_acquire_recursive>:
 801226a:	4770      	bx	lr

0801226c <__retarget_lock_release_recursive>:
 801226c:	4770      	bx	lr

0801226e <__swhatbuf_r>:
 801226e:	b570      	push	{r4, r5, r6, lr}
 8012270:	460e      	mov	r6, r1
 8012272:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012276:	2900      	cmp	r1, #0
 8012278:	b096      	sub	sp, #88	; 0x58
 801227a:	4614      	mov	r4, r2
 801227c:	461d      	mov	r5, r3
 801227e:	da08      	bge.n	8012292 <__swhatbuf_r+0x24>
 8012280:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8012284:	2200      	movs	r2, #0
 8012286:	602a      	str	r2, [r5, #0]
 8012288:	061a      	lsls	r2, r3, #24
 801228a:	d410      	bmi.n	80122ae <__swhatbuf_r+0x40>
 801228c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012290:	e00e      	b.n	80122b0 <__swhatbuf_r+0x42>
 8012292:	466a      	mov	r2, sp
 8012294:	f001 f8aa 	bl	80133ec <_fstat_r>
 8012298:	2800      	cmp	r0, #0
 801229a:	dbf1      	blt.n	8012280 <__swhatbuf_r+0x12>
 801229c:	9a01      	ldr	r2, [sp, #4]
 801229e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80122a2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80122a6:	425a      	negs	r2, r3
 80122a8:	415a      	adcs	r2, r3
 80122aa:	602a      	str	r2, [r5, #0]
 80122ac:	e7ee      	b.n	801228c <__swhatbuf_r+0x1e>
 80122ae:	2340      	movs	r3, #64	; 0x40
 80122b0:	2000      	movs	r0, #0
 80122b2:	6023      	str	r3, [r4, #0]
 80122b4:	b016      	add	sp, #88	; 0x58
 80122b6:	bd70      	pop	{r4, r5, r6, pc}

080122b8 <__smakebuf_r>:
 80122b8:	898b      	ldrh	r3, [r1, #12]
 80122ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80122bc:	079d      	lsls	r5, r3, #30
 80122be:	4606      	mov	r6, r0
 80122c0:	460c      	mov	r4, r1
 80122c2:	d507      	bpl.n	80122d4 <__smakebuf_r+0x1c>
 80122c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80122c8:	6023      	str	r3, [r4, #0]
 80122ca:	6123      	str	r3, [r4, #16]
 80122cc:	2301      	movs	r3, #1
 80122ce:	6163      	str	r3, [r4, #20]
 80122d0:	b002      	add	sp, #8
 80122d2:	bd70      	pop	{r4, r5, r6, pc}
 80122d4:	ab01      	add	r3, sp, #4
 80122d6:	466a      	mov	r2, sp
 80122d8:	f7ff ffc9 	bl	801226e <__swhatbuf_r>
 80122dc:	9900      	ldr	r1, [sp, #0]
 80122de:	4605      	mov	r5, r0
 80122e0:	4630      	mov	r0, r6
 80122e2:	f000 fda1 	bl	8012e28 <_malloc_r>
 80122e6:	b948      	cbnz	r0, 80122fc <__smakebuf_r+0x44>
 80122e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80122ec:	059a      	lsls	r2, r3, #22
 80122ee:	d4ef      	bmi.n	80122d0 <__smakebuf_r+0x18>
 80122f0:	f023 0303 	bic.w	r3, r3, #3
 80122f4:	f043 0302 	orr.w	r3, r3, #2
 80122f8:	81a3      	strh	r3, [r4, #12]
 80122fa:	e7e3      	b.n	80122c4 <__smakebuf_r+0xc>
 80122fc:	4b0d      	ldr	r3, [pc, #52]	; (8012334 <__smakebuf_r+0x7c>)
 80122fe:	62b3      	str	r3, [r6, #40]	; 0x28
 8012300:	89a3      	ldrh	r3, [r4, #12]
 8012302:	6020      	str	r0, [r4, #0]
 8012304:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012308:	81a3      	strh	r3, [r4, #12]
 801230a:	9b00      	ldr	r3, [sp, #0]
 801230c:	6163      	str	r3, [r4, #20]
 801230e:	9b01      	ldr	r3, [sp, #4]
 8012310:	6120      	str	r0, [r4, #16]
 8012312:	b15b      	cbz	r3, 801232c <__smakebuf_r+0x74>
 8012314:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012318:	4630      	mov	r0, r6
 801231a:	f001 f879 	bl	8013410 <_isatty_r>
 801231e:	b128      	cbz	r0, 801232c <__smakebuf_r+0x74>
 8012320:	89a3      	ldrh	r3, [r4, #12]
 8012322:	f023 0303 	bic.w	r3, r3, #3
 8012326:	f043 0301 	orr.w	r3, r3, #1
 801232a:	81a3      	strh	r3, [r4, #12]
 801232c:	89a0      	ldrh	r0, [r4, #12]
 801232e:	4305      	orrs	r5, r0
 8012330:	81a5      	strh	r5, [r4, #12]
 8012332:	e7cd      	b.n	80122d0 <__smakebuf_r+0x18>
 8012334:	080119e1 	.word	0x080119e1

08012338 <malloc>:
 8012338:	4b02      	ldr	r3, [pc, #8]	; (8012344 <malloc+0xc>)
 801233a:	4601      	mov	r1, r0
 801233c:	6818      	ldr	r0, [r3, #0]
 801233e:	f000 bd73 	b.w	8012e28 <_malloc_r>
 8012342:	bf00      	nop
 8012344:	200000dc 	.word	0x200000dc

08012348 <__ascii_mbtowc>:
 8012348:	b082      	sub	sp, #8
 801234a:	b901      	cbnz	r1, 801234e <__ascii_mbtowc+0x6>
 801234c:	a901      	add	r1, sp, #4
 801234e:	b142      	cbz	r2, 8012362 <__ascii_mbtowc+0x1a>
 8012350:	b14b      	cbz	r3, 8012366 <__ascii_mbtowc+0x1e>
 8012352:	7813      	ldrb	r3, [r2, #0]
 8012354:	600b      	str	r3, [r1, #0]
 8012356:	7812      	ldrb	r2, [r2, #0]
 8012358:	1e10      	subs	r0, r2, #0
 801235a:	bf18      	it	ne
 801235c:	2001      	movne	r0, #1
 801235e:	b002      	add	sp, #8
 8012360:	4770      	bx	lr
 8012362:	4610      	mov	r0, r2
 8012364:	e7fb      	b.n	801235e <__ascii_mbtowc+0x16>
 8012366:	f06f 0001 	mvn.w	r0, #1
 801236a:	e7f8      	b.n	801235e <__ascii_mbtowc+0x16>

0801236c <memmove>:
 801236c:	4288      	cmp	r0, r1
 801236e:	b510      	push	{r4, lr}
 8012370:	eb01 0402 	add.w	r4, r1, r2
 8012374:	d902      	bls.n	801237c <memmove+0x10>
 8012376:	4284      	cmp	r4, r0
 8012378:	4623      	mov	r3, r4
 801237a:	d807      	bhi.n	801238c <memmove+0x20>
 801237c:	1e43      	subs	r3, r0, #1
 801237e:	42a1      	cmp	r1, r4
 8012380:	d008      	beq.n	8012394 <memmove+0x28>
 8012382:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012386:	f803 2f01 	strb.w	r2, [r3, #1]!
 801238a:	e7f8      	b.n	801237e <memmove+0x12>
 801238c:	4402      	add	r2, r0
 801238e:	4601      	mov	r1, r0
 8012390:	428a      	cmp	r2, r1
 8012392:	d100      	bne.n	8012396 <memmove+0x2a>
 8012394:	bd10      	pop	{r4, pc}
 8012396:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801239a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801239e:	e7f7      	b.n	8012390 <memmove+0x24>

080123a0 <_Balloc>:
 80123a0:	b570      	push	{r4, r5, r6, lr}
 80123a2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80123a4:	4604      	mov	r4, r0
 80123a6:	460d      	mov	r5, r1
 80123a8:	b976      	cbnz	r6, 80123c8 <_Balloc+0x28>
 80123aa:	2010      	movs	r0, #16
 80123ac:	f7ff ffc4 	bl	8012338 <malloc>
 80123b0:	4602      	mov	r2, r0
 80123b2:	6260      	str	r0, [r4, #36]	; 0x24
 80123b4:	b920      	cbnz	r0, 80123c0 <_Balloc+0x20>
 80123b6:	4b18      	ldr	r3, [pc, #96]	; (8012418 <_Balloc+0x78>)
 80123b8:	4818      	ldr	r0, [pc, #96]	; (801241c <_Balloc+0x7c>)
 80123ba:	2166      	movs	r1, #102	; 0x66
 80123bc:	f7fc fb5a 	bl	800ea74 <__assert_func>
 80123c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80123c4:	6006      	str	r6, [r0, #0]
 80123c6:	60c6      	str	r6, [r0, #12]
 80123c8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80123ca:	68f3      	ldr	r3, [r6, #12]
 80123cc:	b183      	cbz	r3, 80123f0 <_Balloc+0x50>
 80123ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80123d0:	68db      	ldr	r3, [r3, #12]
 80123d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80123d6:	b9b8      	cbnz	r0, 8012408 <_Balloc+0x68>
 80123d8:	2101      	movs	r1, #1
 80123da:	fa01 f605 	lsl.w	r6, r1, r5
 80123de:	1d72      	adds	r2, r6, #5
 80123e0:	0092      	lsls	r2, r2, #2
 80123e2:	4620      	mov	r0, r4
 80123e4:	f000 fc9d 	bl	8012d22 <_calloc_r>
 80123e8:	b160      	cbz	r0, 8012404 <_Balloc+0x64>
 80123ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80123ee:	e00e      	b.n	801240e <_Balloc+0x6e>
 80123f0:	2221      	movs	r2, #33	; 0x21
 80123f2:	2104      	movs	r1, #4
 80123f4:	4620      	mov	r0, r4
 80123f6:	f000 fc94 	bl	8012d22 <_calloc_r>
 80123fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80123fc:	60f0      	str	r0, [r6, #12]
 80123fe:	68db      	ldr	r3, [r3, #12]
 8012400:	2b00      	cmp	r3, #0
 8012402:	d1e4      	bne.n	80123ce <_Balloc+0x2e>
 8012404:	2000      	movs	r0, #0
 8012406:	bd70      	pop	{r4, r5, r6, pc}
 8012408:	6802      	ldr	r2, [r0, #0]
 801240a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801240e:	2300      	movs	r3, #0
 8012410:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012414:	e7f7      	b.n	8012406 <_Balloc+0x66>
 8012416:	bf00      	nop
 8012418:	0802a1d6 	.word	0x0802a1d6
 801241c:	0802a378 	.word	0x0802a378

08012420 <_Bfree>:
 8012420:	b570      	push	{r4, r5, r6, lr}
 8012422:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012424:	4605      	mov	r5, r0
 8012426:	460c      	mov	r4, r1
 8012428:	b976      	cbnz	r6, 8012448 <_Bfree+0x28>
 801242a:	2010      	movs	r0, #16
 801242c:	f7ff ff84 	bl	8012338 <malloc>
 8012430:	4602      	mov	r2, r0
 8012432:	6268      	str	r0, [r5, #36]	; 0x24
 8012434:	b920      	cbnz	r0, 8012440 <_Bfree+0x20>
 8012436:	4b09      	ldr	r3, [pc, #36]	; (801245c <_Bfree+0x3c>)
 8012438:	4809      	ldr	r0, [pc, #36]	; (8012460 <_Bfree+0x40>)
 801243a:	218a      	movs	r1, #138	; 0x8a
 801243c:	f7fc fb1a 	bl	800ea74 <__assert_func>
 8012440:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012444:	6006      	str	r6, [r0, #0]
 8012446:	60c6      	str	r6, [r0, #12]
 8012448:	b13c      	cbz	r4, 801245a <_Bfree+0x3a>
 801244a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801244c:	6862      	ldr	r2, [r4, #4]
 801244e:	68db      	ldr	r3, [r3, #12]
 8012450:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012454:	6021      	str	r1, [r4, #0]
 8012456:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801245a:	bd70      	pop	{r4, r5, r6, pc}
 801245c:	0802a1d6 	.word	0x0802a1d6
 8012460:	0802a378 	.word	0x0802a378

08012464 <__multadd>:
 8012464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012468:	690d      	ldr	r5, [r1, #16]
 801246a:	4607      	mov	r7, r0
 801246c:	460c      	mov	r4, r1
 801246e:	461e      	mov	r6, r3
 8012470:	f101 0c14 	add.w	ip, r1, #20
 8012474:	2000      	movs	r0, #0
 8012476:	f8dc 3000 	ldr.w	r3, [ip]
 801247a:	b299      	uxth	r1, r3
 801247c:	fb02 6101 	mla	r1, r2, r1, r6
 8012480:	0c1e      	lsrs	r6, r3, #16
 8012482:	0c0b      	lsrs	r3, r1, #16
 8012484:	fb02 3306 	mla	r3, r2, r6, r3
 8012488:	b289      	uxth	r1, r1
 801248a:	3001      	adds	r0, #1
 801248c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012490:	4285      	cmp	r5, r0
 8012492:	f84c 1b04 	str.w	r1, [ip], #4
 8012496:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801249a:	dcec      	bgt.n	8012476 <__multadd+0x12>
 801249c:	b30e      	cbz	r6, 80124e2 <__multadd+0x7e>
 801249e:	68a3      	ldr	r3, [r4, #8]
 80124a0:	42ab      	cmp	r3, r5
 80124a2:	dc19      	bgt.n	80124d8 <__multadd+0x74>
 80124a4:	6861      	ldr	r1, [r4, #4]
 80124a6:	4638      	mov	r0, r7
 80124a8:	3101      	adds	r1, #1
 80124aa:	f7ff ff79 	bl	80123a0 <_Balloc>
 80124ae:	4680      	mov	r8, r0
 80124b0:	b928      	cbnz	r0, 80124be <__multadd+0x5a>
 80124b2:	4602      	mov	r2, r0
 80124b4:	4b0c      	ldr	r3, [pc, #48]	; (80124e8 <__multadd+0x84>)
 80124b6:	480d      	ldr	r0, [pc, #52]	; (80124ec <__multadd+0x88>)
 80124b8:	21b5      	movs	r1, #181	; 0xb5
 80124ba:	f7fc fadb 	bl	800ea74 <__assert_func>
 80124be:	6922      	ldr	r2, [r4, #16]
 80124c0:	3202      	adds	r2, #2
 80124c2:	f104 010c 	add.w	r1, r4, #12
 80124c6:	0092      	lsls	r2, r2, #2
 80124c8:	300c      	adds	r0, #12
 80124ca:	f7fc fb2d 	bl	800eb28 <memcpy>
 80124ce:	4621      	mov	r1, r4
 80124d0:	4638      	mov	r0, r7
 80124d2:	f7ff ffa5 	bl	8012420 <_Bfree>
 80124d6:	4644      	mov	r4, r8
 80124d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80124dc:	3501      	adds	r5, #1
 80124de:	615e      	str	r6, [r3, #20]
 80124e0:	6125      	str	r5, [r4, #16]
 80124e2:	4620      	mov	r0, r4
 80124e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80124e8:	0802a26b 	.word	0x0802a26b
 80124ec:	0802a378 	.word	0x0802a378

080124f0 <__s2b>:
 80124f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80124f4:	460c      	mov	r4, r1
 80124f6:	4615      	mov	r5, r2
 80124f8:	461f      	mov	r7, r3
 80124fa:	2209      	movs	r2, #9
 80124fc:	3308      	adds	r3, #8
 80124fe:	4606      	mov	r6, r0
 8012500:	fb93 f3f2 	sdiv	r3, r3, r2
 8012504:	2100      	movs	r1, #0
 8012506:	2201      	movs	r2, #1
 8012508:	429a      	cmp	r2, r3
 801250a:	db09      	blt.n	8012520 <__s2b+0x30>
 801250c:	4630      	mov	r0, r6
 801250e:	f7ff ff47 	bl	80123a0 <_Balloc>
 8012512:	b940      	cbnz	r0, 8012526 <__s2b+0x36>
 8012514:	4602      	mov	r2, r0
 8012516:	4b19      	ldr	r3, [pc, #100]	; (801257c <__s2b+0x8c>)
 8012518:	4819      	ldr	r0, [pc, #100]	; (8012580 <__s2b+0x90>)
 801251a:	21ce      	movs	r1, #206	; 0xce
 801251c:	f7fc faaa 	bl	800ea74 <__assert_func>
 8012520:	0052      	lsls	r2, r2, #1
 8012522:	3101      	adds	r1, #1
 8012524:	e7f0      	b.n	8012508 <__s2b+0x18>
 8012526:	9b08      	ldr	r3, [sp, #32]
 8012528:	6143      	str	r3, [r0, #20]
 801252a:	2d09      	cmp	r5, #9
 801252c:	f04f 0301 	mov.w	r3, #1
 8012530:	6103      	str	r3, [r0, #16]
 8012532:	dd16      	ble.n	8012562 <__s2b+0x72>
 8012534:	f104 0909 	add.w	r9, r4, #9
 8012538:	46c8      	mov	r8, r9
 801253a:	442c      	add	r4, r5
 801253c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8012540:	4601      	mov	r1, r0
 8012542:	3b30      	subs	r3, #48	; 0x30
 8012544:	220a      	movs	r2, #10
 8012546:	4630      	mov	r0, r6
 8012548:	f7ff ff8c 	bl	8012464 <__multadd>
 801254c:	45a0      	cmp	r8, r4
 801254e:	d1f5      	bne.n	801253c <__s2b+0x4c>
 8012550:	f1a5 0408 	sub.w	r4, r5, #8
 8012554:	444c      	add	r4, r9
 8012556:	1b2d      	subs	r5, r5, r4
 8012558:	1963      	adds	r3, r4, r5
 801255a:	42bb      	cmp	r3, r7
 801255c:	db04      	blt.n	8012568 <__s2b+0x78>
 801255e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012562:	340a      	adds	r4, #10
 8012564:	2509      	movs	r5, #9
 8012566:	e7f6      	b.n	8012556 <__s2b+0x66>
 8012568:	f814 3b01 	ldrb.w	r3, [r4], #1
 801256c:	4601      	mov	r1, r0
 801256e:	3b30      	subs	r3, #48	; 0x30
 8012570:	220a      	movs	r2, #10
 8012572:	4630      	mov	r0, r6
 8012574:	f7ff ff76 	bl	8012464 <__multadd>
 8012578:	e7ee      	b.n	8012558 <__s2b+0x68>
 801257a:	bf00      	nop
 801257c:	0802a26b 	.word	0x0802a26b
 8012580:	0802a378 	.word	0x0802a378

08012584 <__hi0bits>:
 8012584:	0c03      	lsrs	r3, r0, #16
 8012586:	041b      	lsls	r3, r3, #16
 8012588:	b9d3      	cbnz	r3, 80125c0 <__hi0bits+0x3c>
 801258a:	0400      	lsls	r0, r0, #16
 801258c:	2310      	movs	r3, #16
 801258e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8012592:	bf04      	itt	eq
 8012594:	0200      	lsleq	r0, r0, #8
 8012596:	3308      	addeq	r3, #8
 8012598:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801259c:	bf04      	itt	eq
 801259e:	0100      	lsleq	r0, r0, #4
 80125a0:	3304      	addeq	r3, #4
 80125a2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80125a6:	bf04      	itt	eq
 80125a8:	0080      	lsleq	r0, r0, #2
 80125aa:	3302      	addeq	r3, #2
 80125ac:	2800      	cmp	r0, #0
 80125ae:	db05      	blt.n	80125bc <__hi0bits+0x38>
 80125b0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80125b4:	f103 0301 	add.w	r3, r3, #1
 80125b8:	bf08      	it	eq
 80125ba:	2320      	moveq	r3, #32
 80125bc:	4618      	mov	r0, r3
 80125be:	4770      	bx	lr
 80125c0:	2300      	movs	r3, #0
 80125c2:	e7e4      	b.n	801258e <__hi0bits+0xa>

080125c4 <__lo0bits>:
 80125c4:	6803      	ldr	r3, [r0, #0]
 80125c6:	f013 0207 	ands.w	r2, r3, #7
 80125ca:	4601      	mov	r1, r0
 80125cc:	d00b      	beq.n	80125e6 <__lo0bits+0x22>
 80125ce:	07da      	lsls	r2, r3, #31
 80125d0:	d423      	bmi.n	801261a <__lo0bits+0x56>
 80125d2:	0798      	lsls	r0, r3, #30
 80125d4:	bf49      	itett	mi
 80125d6:	085b      	lsrmi	r3, r3, #1
 80125d8:	089b      	lsrpl	r3, r3, #2
 80125da:	2001      	movmi	r0, #1
 80125dc:	600b      	strmi	r3, [r1, #0]
 80125de:	bf5c      	itt	pl
 80125e0:	600b      	strpl	r3, [r1, #0]
 80125e2:	2002      	movpl	r0, #2
 80125e4:	4770      	bx	lr
 80125e6:	b298      	uxth	r0, r3
 80125e8:	b9a8      	cbnz	r0, 8012616 <__lo0bits+0x52>
 80125ea:	0c1b      	lsrs	r3, r3, #16
 80125ec:	2010      	movs	r0, #16
 80125ee:	b2da      	uxtb	r2, r3
 80125f0:	b90a      	cbnz	r2, 80125f6 <__lo0bits+0x32>
 80125f2:	3008      	adds	r0, #8
 80125f4:	0a1b      	lsrs	r3, r3, #8
 80125f6:	071a      	lsls	r2, r3, #28
 80125f8:	bf04      	itt	eq
 80125fa:	091b      	lsreq	r3, r3, #4
 80125fc:	3004      	addeq	r0, #4
 80125fe:	079a      	lsls	r2, r3, #30
 8012600:	bf04      	itt	eq
 8012602:	089b      	lsreq	r3, r3, #2
 8012604:	3002      	addeq	r0, #2
 8012606:	07da      	lsls	r2, r3, #31
 8012608:	d403      	bmi.n	8012612 <__lo0bits+0x4e>
 801260a:	085b      	lsrs	r3, r3, #1
 801260c:	f100 0001 	add.w	r0, r0, #1
 8012610:	d005      	beq.n	801261e <__lo0bits+0x5a>
 8012612:	600b      	str	r3, [r1, #0]
 8012614:	4770      	bx	lr
 8012616:	4610      	mov	r0, r2
 8012618:	e7e9      	b.n	80125ee <__lo0bits+0x2a>
 801261a:	2000      	movs	r0, #0
 801261c:	4770      	bx	lr
 801261e:	2020      	movs	r0, #32
 8012620:	4770      	bx	lr
	...

08012624 <__i2b>:
 8012624:	b510      	push	{r4, lr}
 8012626:	460c      	mov	r4, r1
 8012628:	2101      	movs	r1, #1
 801262a:	f7ff feb9 	bl	80123a0 <_Balloc>
 801262e:	4602      	mov	r2, r0
 8012630:	b928      	cbnz	r0, 801263e <__i2b+0x1a>
 8012632:	4b05      	ldr	r3, [pc, #20]	; (8012648 <__i2b+0x24>)
 8012634:	4805      	ldr	r0, [pc, #20]	; (801264c <__i2b+0x28>)
 8012636:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801263a:	f7fc fa1b 	bl	800ea74 <__assert_func>
 801263e:	2301      	movs	r3, #1
 8012640:	6144      	str	r4, [r0, #20]
 8012642:	6103      	str	r3, [r0, #16]
 8012644:	bd10      	pop	{r4, pc}
 8012646:	bf00      	nop
 8012648:	0802a26b 	.word	0x0802a26b
 801264c:	0802a378 	.word	0x0802a378

08012650 <__multiply>:
 8012650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012654:	4691      	mov	r9, r2
 8012656:	690a      	ldr	r2, [r1, #16]
 8012658:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801265c:	429a      	cmp	r2, r3
 801265e:	bfb8      	it	lt
 8012660:	460b      	movlt	r3, r1
 8012662:	460c      	mov	r4, r1
 8012664:	bfbc      	itt	lt
 8012666:	464c      	movlt	r4, r9
 8012668:	4699      	movlt	r9, r3
 801266a:	6927      	ldr	r7, [r4, #16]
 801266c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012670:	68a3      	ldr	r3, [r4, #8]
 8012672:	6861      	ldr	r1, [r4, #4]
 8012674:	eb07 060a 	add.w	r6, r7, sl
 8012678:	42b3      	cmp	r3, r6
 801267a:	b085      	sub	sp, #20
 801267c:	bfb8      	it	lt
 801267e:	3101      	addlt	r1, #1
 8012680:	f7ff fe8e 	bl	80123a0 <_Balloc>
 8012684:	b930      	cbnz	r0, 8012694 <__multiply+0x44>
 8012686:	4602      	mov	r2, r0
 8012688:	4b44      	ldr	r3, [pc, #272]	; (801279c <__multiply+0x14c>)
 801268a:	4845      	ldr	r0, [pc, #276]	; (80127a0 <__multiply+0x150>)
 801268c:	f240 115d 	movw	r1, #349	; 0x15d
 8012690:	f7fc f9f0 	bl	800ea74 <__assert_func>
 8012694:	f100 0514 	add.w	r5, r0, #20
 8012698:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801269c:	462b      	mov	r3, r5
 801269e:	2200      	movs	r2, #0
 80126a0:	4543      	cmp	r3, r8
 80126a2:	d321      	bcc.n	80126e8 <__multiply+0x98>
 80126a4:	f104 0314 	add.w	r3, r4, #20
 80126a8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80126ac:	f109 0314 	add.w	r3, r9, #20
 80126b0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80126b4:	9202      	str	r2, [sp, #8]
 80126b6:	1b3a      	subs	r2, r7, r4
 80126b8:	3a15      	subs	r2, #21
 80126ba:	f022 0203 	bic.w	r2, r2, #3
 80126be:	3204      	adds	r2, #4
 80126c0:	f104 0115 	add.w	r1, r4, #21
 80126c4:	428f      	cmp	r7, r1
 80126c6:	bf38      	it	cc
 80126c8:	2204      	movcc	r2, #4
 80126ca:	9201      	str	r2, [sp, #4]
 80126cc:	9a02      	ldr	r2, [sp, #8]
 80126ce:	9303      	str	r3, [sp, #12]
 80126d0:	429a      	cmp	r2, r3
 80126d2:	d80c      	bhi.n	80126ee <__multiply+0x9e>
 80126d4:	2e00      	cmp	r6, #0
 80126d6:	dd03      	ble.n	80126e0 <__multiply+0x90>
 80126d8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80126dc:	2b00      	cmp	r3, #0
 80126de:	d05a      	beq.n	8012796 <__multiply+0x146>
 80126e0:	6106      	str	r6, [r0, #16]
 80126e2:	b005      	add	sp, #20
 80126e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80126e8:	f843 2b04 	str.w	r2, [r3], #4
 80126ec:	e7d8      	b.n	80126a0 <__multiply+0x50>
 80126ee:	f8b3 a000 	ldrh.w	sl, [r3]
 80126f2:	f1ba 0f00 	cmp.w	sl, #0
 80126f6:	d024      	beq.n	8012742 <__multiply+0xf2>
 80126f8:	f104 0e14 	add.w	lr, r4, #20
 80126fc:	46a9      	mov	r9, r5
 80126fe:	f04f 0c00 	mov.w	ip, #0
 8012702:	f85e 2b04 	ldr.w	r2, [lr], #4
 8012706:	f8d9 1000 	ldr.w	r1, [r9]
 801270a:	fa1f fb82 	uxth.w	fp, r2
 801270e:	b289      	uxth	r1, r1
 8012710:	fb0a 110b 	mla	r1, sl, fp, r1
 8012714:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8012718:	f8d9 2000 	ldr.w	r2, [r9]
 801271c:	4461      	add	r1, ip
 801271e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8012722:	fb0a c20b 	mla	r2, sl, fp, ip
 8012726:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801272a:	b289      	uxth	r1, r1
 801272c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8012730:	4577      	cmp	r7, lr
 8012732:	f849 1b04 	str.w	r1, [r9], #4
 8012736:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801273a:	d8e2      	bhi.n	8012702 <__multiply+0xb2>
 801273c:	9a01      	ldr	r2, [sp, #4]
 801273e:	f845 c002 	str.w	ip, [r5, r2]
 8012742:	9a03      	ldr	r2, [sp, #12]
 8012744:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8012748:	3304      	adds	r3, #4
 801274a:	f1b9 0f00 	cmp.w	r9, #0
 801274e:	d020      	beq.n	8012792 <__multiply+0x142>
 8012750:	6829      	ldr	r1, [r5, #0]
 8012752:	f104 0c14 	add.w	ip, r4, #20
 8012756:	46ae      	mov	lr, r5
 8012758:	f04f 0a00 	mov.w	sl, #0
 801275c:	f8bc b000 	ldrh.w	fp, [ip]
 8012760:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8012764:	fb09 220b 	mla	r2, r9, fp, r2
 8012768:	4492      	add	sl, r2
 801276a:	b289      	uxth	r1, r1
 801276c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8012770:	f84e 1b04 	str.w	r1, [lr], #4
 8012774:	f85c 2b04 	ldr.w	r2, [ip], #4
 8012778:	f8be 1000 	ldrh.w	r1, [lr]
 801277c:	0c12      	lsrs	r2, r2, #16
 801277e:	fb09 1102 	mla	r1, r9, r2, r1
 8012782:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8012786:	4567      	cmp	r7, ip
 8012788:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801278c:	d8e6      	bhi.n	801275c <__multiply+0x10c>
 801278e:	9a01      	ldr	r2, [sp, #4]
 8012790:	50a9      	str	r1, [r5, r2]
 8012792:	3504      	adds	r5, #4
 8012794:	e79a      	b.n	80126cc <__multiply+0x7c>
 8012796:	3e01      	subs	r6, #1
 8012798:	e79c      	b.n	80126d4 <__multiply+0x84>
 801279a:	bf00      	nop
 801279c:	0802a26b 	.word	0x0802a26b
 80127a0:	0802a378 	.word	0x0802a378

080127a4 <__pow5mult>:
 80127a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80127a8:	4615      	mov	r5, r2
 80127aa:	f012 0203 	ands.w	r2, r2, #3
 80127ae:	4606      	mov	r6, r0
 80127b0:	460f      	mov	r7, r1
 80127b2:	d007      	beq.n	80127c4 <__pow5mult+0x20>
 80127b4:	4c25      	ldr	r4, [pc, #148]	; (801284c <__pow5mult+0xa8>)
 80127b6:	3a01      	subs	r2, #1
 80127b8:	2300      	movs	r3, #0
 80127ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80127be:	f7ff fe51 	bl	8012464 <__multadd>
 80127c2:	4607      	mov	r7, r0
 80127c4:	10ad      	asrs	r5, r5, #2
 80127c6:	d03d      	beq.n	8012844 <__pow5mult+0xa0>
 80127c8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80127ca:	b97c      	cbnz	r4, 80127ec <__pow5mult+0x48>
 80127cc:	2010      	movs	r0, #16
 80127ce:	f7ff fdb3 	bl	8012338 <malloc>
 80127d2:	4602      	mov	r2, r0
 80127d4:	6270      	str	r0, [r6, #36]	; 0x24
 80127d6:	b928      	cbnz	r0, 80127e4 <__pow5mult+0x40>
 80127d8:	4b1d      	ldr	r3, [pc, #116]	; (8012850 <__pow5mult+0xac>)
 80127da:	481e      	ldr	r0, [pc, #120]	; (8012854 <__pow5mult+0xb0>)
 80127dc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80127e0:	f7fc f948 	bl	800ea74 <__assert_func>
 80127e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80127e8:	6004      	str	r4, [r0, #0]
 80127ea:	60c4      	str	r4, [r0, #12]
 80127ec:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80127f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80127f4:	b94c      	cbnz	r4, 801280a <__pow5mult+0x66>
 80127f6:	f240 2171 	movw	r1, #625	; 0x271
 80127fa:	4630      	mov	r0, r6
 80127fc:	f7ff ff12 	bl	8012624 <__i2b>
 8012800:	2300      	movs	r3, #0
 8012802:	f8c8 0008 	str.w	r0, [r8, #8]
 8012806:	4604      	mov	r4, r0
 8012808:	6003      	str	r3, [r0, #0]
 801280a:	f04f 0900 	mov.w	r9, #0
 801280e:	07eb      	lsls	r3, r5, #31
 8012810:	d50a      	bpl.n	8012828 <__pow5mult+0x84>
 8012812:	4639      	mov	r1, r7
 8012814:	4622      	mov	r2, r4
 8012816:	4630      	mov	r0, r6
 8012818:	f7ff ff1a 	bl	8012650 <__multiply>
 801281c:	4639      	mov	r1, r7
 801281e:	4680      	mov	r8, r0
 8012820:	4630      	mov	r0, r6
 8012822:	f7ff fdfd 	bl	8012420 <_Bfree>
 8012826:	4647      	mov	r7, r8
 8012828:	106d      	asrs	r5, r5, #1
 801282a:	d00b      	beq.n	8012844 <__pow5mult+0xa0>
 801282c:	6820      	ldr	r0, [r4, #0]
 801282e:	b938      	cbnz	r0, 8012840 <__pow5mult+0x9c>
 8012830:	4622      	mov	r2, r4
 8012832:	4621      	mov	r1, r4
 8012834:	4630      	mov	r0, r6
 8012836:	f7ff ff0b 	bl	8012650 <__multiply>
 801283a:	6020      	str	r0, [r4, #0]
 801283c:	f8c0 9000 	str.w	r9, [r0]
 8012840:	4604      	mov	r4, r0
 8012842:	e7e4      	b.n	801280e <__pow5mult+0x6a>
 8012844:	4638      	mov	r0, r7
 8012846:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801284a:	bf00      	nop
 801284c:	0802a4e8 	.word	0x0802a4e8
 8012850:	0802a1d6 	.word	0x0802a1d6
 8012854:	0802a378 	.word	0x0802a378

08012858 <__lshift>:
 8012858:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801285c:	460c      	mov	r4, r1
 801285e:	6849      	ldr	r1, [r1, #4]
 8012860:	6923      	ldr	r3, [r4, #16]
 8012862:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012866:	68a3      	ldr	r3, [r4, #8]
 8012868:	4607      	mov	r7, r0
 801286a:	4691      	mov	r9, r2
 801286c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012870:	f108 0601 	add.w	r6, r8, #1
 8012874:	42b3      	cmp	r3, r6
 8012876:	db0b      	blt.n	8012890 <__lshift+0x38>
 8012878:	4638      	mov	r0, r7
 801287a:	f7ff fd91 	bl	80123a0 <_Balloc>
 801287e:	4605      	mov	r5, r0
 8012880:	b948      	cbnz	r0, 8012896 <__lshift+0x3e>
 8012882:	4602      	mov	r2, r0
 8012884:	4b2a      	ldr	r3, [pc, #168]	; (8012930 <__lshift+0xd8>)
 8012886:	482b      	ldr	r0, [pc, #172]	; (8012934 <__lshift+0xdc>)
 8012888:	f240 11d9 	movw	r1, #473	; 0x1d9
 801288c:	f7fc f8f2 	bl	800ea74 <__assert_func>
 8012890:	3101      	adds	r1, #1
 8012892:	005b      	lsls	r3, r3, #1
 8012894:	e7ee      	b.n	8012874 <__lshift+0x1c>
 8012896:	2300      	movs	r3, #0
 8012898:	f100 0114 	add.w	r1, r0, #20
 801289c:	f100 0210 	add.w	r2, r0, #16
 80128a0:	4618      	mov	r0, r3
 80128a2:	4553      	cmp	r3, sl
 80128a4:	db37      	blt.n	8012916 <__lshift+0xbe>
 80128a6:	6920      	ldr	r0, [r4, #16]
 80128a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80128ac:	f104 0314 	add.w	r3, r4, #20
 80128b0:	f019 091f 	ands.w	r9, r9, #31
 80128b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80128b8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80128bc:	d02f      	beq.n	801291e <__lshift+0xc6>
 80128be:	f1c9 0e20 	rsb	lr, r9, #32
 80128c2:	468a      	mov	sl, r1
 80128c4:	f04f 0c00 	mov.w	ip, #0
 80128c8:	681a      	ldr	r2, [r3, #0]
 80128ca:	fa02 f209 	lsl.w	r2, r2, r9
 80128ce:	ea42 020c 	orr.w	r2, r2, ip
 80128d2:	f84a 2b04 	str.w	r2, [sl], #4
 80128d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80128da:	4298      	cmp	r0, r3
 80128dc:	fa22 fc0e 	lsr.w	ip, r2, lr
 80128e0:	d8f2      	bhi.n	80128c8 <__lshift+0x70>
 80128e2:	1b03      	subs	r3, r0, r4
 80128e4:	3b15      	subs	r3, #21
 80128e6:	f023 0303 	bic.w	r3, r3, #3
 80128ea:	3304      	adds	r3, #4
 80128ec:	f104 0215 	add.w	r2, r4, #21
 80128f0:	4290      	cmp	r0, r2
 80128f2:	bf38      	it	cc
 80128f4:	2304      	movcc	r3, #4
 80128f6:	f841 c003 	str.w	ip, [r1, r3]
 80128fa:	f1bc 0f00 	cmp.w	ip, #0
 80128fe:	d001      	beq.n	8012904 <__lshift+0xac>
 8012900:	f108 0602 	add.w	r6, r8, #2
 8012904:	3e01      	subs	r6, #1
 8012906:	4638      	mov	r0, r7
 8012908:	612e      	str	r6, [r5, #16]
 801290a:	4621      	mov	r1, r4
 801290c:	f7ff fd88 	bl	8012420 <_Bfree>
 8012910:	4628      	mov	r0, r5
 8012912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012916:	f842 0f04 	str.w	r0, [r2, #4]!
 801291a:	3301      	adds	r3, #1
 801291c:	e7c1      	b.n	80128a2 <__lshift+0x4a>
 801291e:	3904      	subs	r1, #4
 8012920:	f853 2b04 	ldr.w	r2, [r3], #4
 8012924:	f841 2f04 	str.w	r2, [r1, #4]!
 8012928:	4298      	cmp	r0, r3
 801292a:	d8f9      	bhi.n	8012920 <__lshift+0xc8>
 801292c:	e7ea      	b.n	8012904 <__lshift+0xac>
 801292e:	bf00      	nop
 8012930:	0802a26b 	.word	0x0802a26b
 8012934:	0802a378 	.word	0x0802a378

08012938 <__mcmp>:
 8012938:	b530      	push	{r4, r5, lr}
 801293a:	6902      	ldr	r2, [r0, #16]
 801293c:	690c      	ldr	r4, [r1, #16]
 801293e:	1b12      	subs	r2, r2, r4
 8012940:	d10e      	bne.n	8012960 <__mcmp+0x28>
 8012942:	f100 0314 	add.w	r3, r0, #20
 8012946:	3114      	adds	r1, #20
 8012948:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801294c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8012950:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8012954:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8012958:	42a5      	cmp	r5, r4
 801295a:	d003      	beq.n	8012964 <__mcmp+0x2c>
 801295c:	d305      	bcc.n	801296a <__mcmp+0x32>
 801295e:	2201      	movs	r2, #1
 8012960:	4610      	mov	r0, r2
 8012962:	bd30      	pop	{r4, r5, pc}
 8012964:	4283      	cmp	r3, r0
 8012966:	d3f3      	bcc.n	8012950 <__mcmp+0x18>
 8012968:	e7fa      	b.n	8012960 <__mcmp+0x28>
 801296a:	f04f 32ff 	mov.w	r2, #4294967295
 801296e:	e7f7      	b.n	8012960 <__mcmp+0x28>

08012970 <__mdiff>:
 8012970:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012974:	460c      	mov	r4, r1
 8012976:	4606      	mov	r6, r0
 8012978:	4611      	mov	r1, r2
 801297a:	4620      	mov	r0, r4
 801297c:	4690      	mov	r8, r2
 801297e:	f7ff ffdb 	bl	8012938 <__mcmp>
 8012982:	1e05      	subs	r5, r0, #0
 8012984:	d110      	bne.n	80129a8 <__mdiff+0x38>
 8012986:	4629      	mov	r1, r5
 8012988:	4630      	mov	r0, r6
 801298a:	f7ff fd09 	bl	80123a0 <_Balloc>
 801298e:	b930      	cbnz	r0, 801299e <__mdiff+0x2e>
 8012990:	4b3a      	ldr	r3, [pc, #232]	; (8012a7c <__mdiff+0x10c>)
 8012992:	4602      	mov	r2, r0
 8012994:	f240 2132 	movw	r1, #562	; 0x232
 8012998:	4839      	ldr	r0, [pc, #228]	; (8012a80 <__mdiff+0x110>)
 801299a:	f7fc f86b 	bl	800ea74 <__assert_func>
 801299e:	2301      	movs	r3, #1
 80129a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80129a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80129a8:	bfa4      	itt	ge
 80129aa:	4643      	movge	r3, r8
 80129ac:	46a0      	movge	r8, r4
 80129ae:	4630      	mov	r0, r6
 80129b0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80129b4:	bfa6      	itte	ge
 80129b6:	461c      	movge	r4, r3
 80129b8:	2500      	movge	r5, #0
 80129ba:	2501      	movlt	r5, #1
 80129bc:	f7ff fcf0 	bl	80123a0 <_Balloc>
 80129c0:	b920      	cbnz	r0, 80129cc <__mdiff+0x5c>
 80129c2:	4b2e      	ldr	r3, [pc, #184]	; (8012a7c <__mdiff+0x10c>)
 80129c4:	4602      	mov	r2, r0
 80129c6:	f44f 7110 	mov.w	r1, #576	; 0x240
 80129ca:	e7e5      	b.n	8012998 <__mdiff+0x28>
 80129cc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80129d0:	6926      	ldr	r6, [r4, #16]
 80129d2:	60c5      	str	r5, [r0, #12]
 80129d4:	f104 0914 	add.w	r9, r4, #20
 80129d8:	f108 0514 	add.w	r5, r8, #20
 80129dc:	f100 0e14 	add.w	lr, r0, #20
 80129e0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80129e4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80129e8:	f108 0210 	add.w	r2, r8, #16
 80129ec:	46f2      	mov	sl, lr
 80129ee:	2100      	movs	r1, #0
 80129f0:	f859 3b04 	ldr.w	r3, [r9], #4
 80129f4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80129f8:	fa1f f883 	uxth.w	r8, r3
 80129fc:	fa11 f18b 	uxtah	r1, r1, fp
 8012a00:	0c1b      	lsrs	r3, r3, #16
 8012a02:	eba1 0808 	sub.w	r8, r1, r8
 8012a06:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8012a0a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8012a0e:	fa1f f888 	uxth.w	r8, r8
 8012a12:	1419      	asrs	r1, r3, #16
 8012a14:	454e      	cmp	r6, r9
 8012a16:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8012a1a:	f84a 3b04 	str.w	r3, [sl], #4
 8012a1e:	d8e7      	bhi.n	80129f0 <__mdiff+0x80>
 8012a20:	1b33      	subs	r3, r6, r4
 8012a22:	3b15      	subs	r3, #21
 8012a24:	f023 0303 	bic.w	r3, r3, #3
 8012a28:	3304      	adds	r3, #4
 8012a2a:	3415      	adds	r4, #21
 8012a2c:	42a6      	cmp	r6, r4
 8012a2e:	bf38      	it	cc
 8012a30:	2304      	movcc	r3, #4
 8012a32:	441d      	add	r5, r3
 8012a34:	4473      	add	r3, lr
 8012a36:	469e      	mov	lr, r3
 8012a38:	462e      	mov	r6, r5
 8012a3a:	4566      	cmp	r6, ip
 8012a3c:	d30e      	bcc.n	8012a5c <__mdiff+0xec>
 8012a3e:	f10c 0203 	add.w	r2, ip, #3
 8012a42:	1b52      	subs	r2, r2, r5
 8012a44:	f022 0203 	bic.w	r2, r2, #3
 8012a48:	3d03      	subs	r5, #3
 8012a4a:	45ac      	cmp	ip, r5
 8012a4c:	bf38      	it	cc
 8012a4e:	2200      	movcc	r2, #0
 8012a50:	441a      	add	r2, r3
 8012a52:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8012a56:	b17b      	cbz	r3, 8012a78 <__mdiff+0x108>
 8012a58:	6107      	str	r7, [r0, #16]
 8012a5a:	e7a3      	b.n	80129a4 <__mdiff+0x34>
 8012a5c:	f856 8b04 	ldr.w	r8, [r6], #4
 8012a60:	fa11 f288 	uxtah	r2, r1, r8
 8012a64:	1414      	asrs	r4, r2, #16
 8012a66:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8012a6a:	b292      	uxth	r2, r2
 8012a6c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8012a70:	f84e 2b04 	str.w	r2, [lr], #4
 8012a74:	1421      	asrs	r1, r4, #16
 8012a76:	e7e0      	b.n	8012a3a <__mdiff+0xca>
 8012a78:	3f01      	subs	r7, #1
 8012a7a:	e7ea      	b.n	8012a52 <__mdiff+0xe2>
 8012a7c:	0802a26b 	.word	0x0802a26b
 8012a80:	0802a378 	.word	0x0802a378

08012a84 <__ulp>:
 8012a84:	b082      	sub	sp, #8
 8012a86:	ed8d 0b00 	vstr	d0, [sp]
 8012a8a:	9b01      	ldr	r3, [sp, #4]
 8012a8c:	4912      	ldr	r1, [pc, #72]	; (8012ad8 <__ulp+0x54>)
 8012a8e:	4019      	ands	r1, r3
 8012a90:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8012a94:	2900      	cmp	r1, #0
 8012a96:	dd05      	ble.n	8012aa4 <__ulp+0x20>
 8012a98:	2200      	movs	r2, #0
 8012a9a:	460b      	mov	r3, r1
 8012a9c:	ec43 2b10 	vmov	d0, r2, r3
 8012aa0:	b002      	add	sp, #8
 8012aa2:	4770      	bx	lr
 8012aa4:	4249      	negs	r1, r1
 8012aa6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8012aaa:	ea4f 5021 	mov.w	r0, r1, asr #20
 8012aae:	f04f 0200 	mov.w	r2, #0
 8012ab2:	f04f 0300 	mov.w	r3, #0
 8012ab6:	da04      	bge.n	8012ac2 <__ulp+0x3e>
 8012ab8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8012abc:	fa41 f300 	asr.w	r3, r1, r0
 8012ac0:	e7ec      	b.n	8012a9c <__ulp+0x18>
 8012ac2:	f1a0 0114 	sub.w	r1, r0, #20
 8012ac6:	291e      	cmp	r1, #30
 8012ac8:	bfda      	itte	le
 8012aca:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8012ace:	fa20 f101 	lsrle.w	r1, r0, r1
 8012ad2:	2101      	movgt	r1, #1
 8012ad4:	460a      	mov	r2, r1
 8012ad6:	e7e1      	b.n	8012a9c <__ulp+0x18>
 8012ad8:	7ff00000 	.word	0x7ff00000

08012adc <__b2d>:
 8012adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ade:	6905      	ldr	r5, [r0, #16]
 8012ae0:	f100 0714 	add.w	r7, r0, #20
 8012ae4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8012ae8:	1f2e      	subs	r6, r5, #4
 8012aea:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8012aee:	4620      	mov	r0, r4
 8012af0:	f7ff fd48 	bl	8012584 <__hi0bits>
 8012af4:	f1c0 0320 	rsb	r3, r0, #32
 8012af8:	280a      	cmp	r0, #10
 8012afa:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8012b78 <__b2d+0x9c>
 8012afe:	600b      	str	r3, [r1, #0]
 8012b00:	dc14      	bgt.n	8012b2c <__b2d+0x50>
 8012b02:	f1c0 0e0b 	rsb	lr, r0, #11
 8012b06:	fa24 f10e 	lsr.w	r1, r4, lr
 8012b0a:	42b7      	cmp	r7, r6
 8012b0c:	ea41 030c 	orr.w	r3, r1, ip
 8012b10:	bf34      	ite	cc
 8012b12:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8012b16:	2100      	movcs	r1, #0
 8012b18:	3015      	adds	r0, #21
 8012b1a:	fa04 f000 	lsl.w	r0, r4, r0
 8012b1e:	fa21 f10e 	lsr.w	r1, r1, lr
 8012b22:	ea40 0201 	orr.w	r2, r0, r1
 8012b26:	ec43 2b10 	vmov	d0, r2, r3
 8012b2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012b2c:	42b7      	cmp	r7, r6
 8012b2e:	bf3a      	itte	cc
 8012b30:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8012b34:	f1a5 0608 	subcc.w	r6, r5, #8
 8012b38:	2100      	movcs	r1, #0
 8012b3a:	380b      	subs	r0, #11
 8012b3c:	d017      	beq.n	8012b6e <__b2d+0x92>
 8012b3e:	f1c0 0c20 	rsb	ip, r0, #32
 8012b42:	fa04 f500 	lsl.w	r5, r4, r0
 8012b46:	42be      	cmp	r6, r7
 8012b48:	fa21 f40c 	lsr.w	r4, r1, ip
 8012b4c:	ea45 0504 	orr.w	r5, r5, r4
 8012b50:	bf8c      	ite	hi
 8012b52:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8012b56:	2400      	movls	r4, #0
 8012b58:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8012b5c:	fa01 f000 	lsl.w	r0, r1, r0
 8012b60:	fa24 f40c 	lsr.w	r4, r4, ip
 8012b64:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8012b68:	ea40 0204 	orr.w	r2, r0, r4
 8012b6c:	e7db      	b.n	8012b26 <__b2d+0x4a>
 8012b6e:	ea44 030c 	orr.w	r3, r4, ip
 8012b72:	460a      	mov	r2, r1
 8012b74:	e7d7      	b.n	8012b26 <__b2d+0x4a>
 8012b76:	bf00      	nop
 8012b78:	3ff00000 	.word	0x3ff00000

08012b7c <__d2b>:
 8012b7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012b80:	4689      	mov	r9, r1
 8012b82:	2101      	movs	r1, #1
 8012b84:	ec57 6b10 	vmov	r6, r7, d0
 8012b88:	4690      	mov	r8, r2
 8012b8a:	f7ff fc09 	bl	80123a0 <_Balloc>
 8012b8e:	4604      	mov	r4, r0
 8012b90:	b930      	cbnz	r0, 8012ba0 <__d2b+0x24>
 8012b92:	4602      	mov	r2, r0
 8012b94:	4b25      	ldr	r3, [pc, #148]	; (8012c2c <__d2b+0xb0>)
 8012b96:	4826      	ldr	r0, [pc, #152]	; (8012c30 <__d2b+0xb4>)
 8012b98:	f240 310a 	movw	r1, #778	; 0x30a
 8012b9c:	f7fb ff6a 	bl	800ea74 <__assert_func>
 8012ba0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8012ba4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012ba8:	bb35      	cbnz	r5, 8012bf8 <__d2b+0x7c>
 8012baa:	2e00      	cmp	r6, #0
 8012bac:	9301      	str	r3, [sp, #4]
 8012bae:	d028      	beq.n	8012c02 <__d2b+0x86>
 8012bb0:	4668      	mov	r0, sp
 8012bb2:	9600      	str	r6, [sp, #0]
 8012bb4:	f7ff fd06 	bl	80125c4 <__lo0bits>
 8012bb8:	9900      	ldr	r1, [sp, #0]
 8012bba:	b300      	cbz	r0, 8012bfe <__d2b+0x82>
 8012bbc:	9a01      	ldr	r2, [sp, #4]
 8012bbe:	f1c0 0320 	rsb	r3, r0, #32
 8012bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8012bc6:	430b      	orrs	r3, r1
 8012bc8:	40c2      	lsrs	r2, r0
 8012bca:	6163      	str	r3, [r4, #20]
 8012bcc:	9201      	str	r2, [sp, #4]
 8012bce:	9b01      	ldr	r3, [sp, #4]
 8012bd0:	61a3      	str	r3, [r4, #24]
 8012bd2:	2b00      	cmp	r3, #0
 8012bd4:	bf14      	ite	ne
 8012bd6:	2202      	movne	r2, #2
 8012bd8:	2201      	moveq	r2, #1
 8012bda:	6122      	str	r2, [r4, #16]
 8012bdc:	b1d5      	cbz	r5, 8012c14 <__d2b+0x98>
 8012bde:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8012be2:	4405      	add	r5, r0
 8012be4:	f8c9 5000 	str.w	r5, [r9]
 8012be8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012bec:	f8c8 0000 	str.w	r0, [r8]
 8012bf0:	4620      	mov	r0, r4
 8012bf2:	b003      	add	sp, #12
 8012bf4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012bf8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012bfc:	e7d5      	b.n	8012baa <__d2b+0x2e>
 8012bfe:	6161      	str	r1, [r4, #20]
 8012c00:	e7e5      	b.n	8012bce <__d2b+0x52>
 8012c02:	a801      	add	r0, sp, #4
 8012c04:	f7ff fcde 	bl	80125c4 <__lo0bits>
 8012c08:	9b01      	ldr	r3, [sp, #4]
 8012c0a:	6163      	str	r3, [r4, #20]
 8012c0c:	2201      	movs	r2, #1
 8012c0e:	6122      	str	r2, [r4, #16]
 8012c10:	3020      	adds	r0, #32
 8012c12:	e7e3      	b.n	8012bdc <__d2b+0x60>
 8012c14:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012c18:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012c1c:	f8c9 0000 	str.w	r0, [r9]
 8012c20:	6918      	ldr	r0, [r3, #16]
 8012c22:	f7ff fcaf 	bl	8012584 <__hi0bits>
 8012c26:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012c2a:	e7df      	b.n	8012bec <__d2b+0x70>
 8012c2c:	0802a26b 	.word	0x0802a26b
 8012c30:	0802a378 	.word	0x0802a378

08012c34 <__ratio>:
 8012c34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c38:	4688      	mov	r8, r1
 8012c3a:	4669      	mov	r1, sp
 8012c3c:	4681      	mov	r9, r0
 8012c3e:	f7ff ff4d 	bl	8012adc <__b2d>
 8012c42:	a901      	add	r1, sp, #4
 8012c44:	4640      	mov	r0, r8
 8012c46:	ec55 4b10 	vmov	r4, r5, d0
 8012c4a:	f7ff ff47 	bl	8012adc <__b2d>
 8012c4e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012c52:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8012c56:	eba3 0c02 	sub.w	ip, r3, r2
 8012c5a:	e9dd 3200 	ldrd	r3, r2, [sp]
 8012c5e:	1a9b      	subs	r3, r3, r2
 8012c60:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8012c64:	ec51 0b10 	vmov	r0, r1, d0
 8012c68:	2b00      	cmp	r3, #0
 8012c6a:	bfd6      	itet	le
 8012c6c:	460a      	movle	r2, r1
 8012c6e:	462a      	movgt	r2, r5
 8012c70:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8012c74:	468b      	mov	fp, r1
 8012c76:	462f      	mov	r7, r5
 8012c78:	bfd4      	ite	le
 8012c7a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8012c7e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8012c82:	4620      	mov	r0, r4
 8012c84:	ee10 2a10 	vmov	r2, s0
 8012c88:	465b      	mov	r3, fp
 8012c8a:	4639      	mov	r1, r7
 8012c8c:	f7ed fe06 	bl	800089c <__aeabi_ddiv>
 8012c90:	ec41 0b10 	vmov	d0, r0, r1
 8012c94:	b003      	add	sp, #12
 8012c96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012c9a <__copybits>:
 8012c9a:	3901      	subs	r1, #1
 8012c9c:	b570      	push	{r4, r5, r6, lr}
 8012c9e:	1149      	asrs	r1, r1, #5
 8012ca0:	6914      	ldr	r4, [r2, #16]
 8012ca2:	3101      	adds	r1, #1
 8012ca4:	f102 0314 	add.w	r3, r2, #20
 8012ca8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012cac:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012cb0:	1f05      	subs	r5, r0, #4
 8012cb2:	42a3      	cmp	r3, r4
 8012cb4:	d30c      	bcc.n	8012cd0 <__copybits+0x36>
 8012cb6:	1aa3      	subs	r3, r4, r2
 8012cb8:	3b11      	subs	r3, #17
 8012cba:	f023 0303 	bic.w	r3, r3, #3
 8012cbe:	3211      	adds	r2, #17
 8012cc0:	42a2      	cmp	r2, r4
 8012cc2:	bf88      	it	hi
 8012cc4:	2300      	movhi	r3, #0
 8012cc6:	4418      	add	r0, r3
 8012cc8:	2300      	movs	r3, #0
 8012cca:	4288      	cmp	r0, r1
 8012ccc:	d305      	bcc.n	8012cda <__copybits+0x40>
 8012cce:	bd70      	pop	{r4, r5, r6, pc}
 8012cd0:	f853 6b04 	ldr.w	r6, [r3], #4
 8012cd4:	f845 6f04 	str.w	r6, [r5, #4]!
 8012cd8:	e7eb      	b.n	8012cb2 <__copybits+0x18>
 8012cda:	f840 3b04 	str.w	r3, [r0], #4
 8012cde:	e7f4      	b.n	8012cca <__copybits+0x30>

08012ce0 <__any_on>:
 8012ce0:	f100 0214 	add.w	r2, r0, #20
 8012ce4:	6900      	ldr	r0, [r0, #16]
 8012ce6:	114b      	asrs	r3, r1, #5
 8012ce8:	4298      	cmp	r0, r3
 8012cea:	b510      	push	{r4, lr}
 8012cec:	db11      	blt.n	8012d12 <__any_on+0x32>
 8012cee:	dd0a      	ble.n	8012d06 <__any_on+0x26>
 8012cf0:	f011 011f 	ands.w	r1, r1, #31
 8012cf4:	d007      	beq.n	8012d06 <__any_on+0x26>
 8012cf6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012cfa:	fa24 f001 	lsr.w	r0, r4, r1
 8012cfe:	fa00 f101 	lsl.w	r1, r0, r1
 8012d02:	428c      	cmp	r4, r1
 8012d04:	d10b      	bne.n	8012d1e <__any_on+0x3e>
 8012d06:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012d0a:	4293      	cmp	r3, r2
 8012d0c:	d803      	bhi.n	8012d16 <__any_on+0x36>
 8012d0e:	2000      	movs	r0, #0
 8012d10:	bd10      	pop	{r4, pc}
 8012d12:	4603      	mov	r3, r0
 8012d14:	e7f7      	b.n	8012d06 <__any_on+0x26>
 8012d16:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012d1a:	2900      	cmp	r1, #0
 8012d1c:	d0f5      	beq.n	8012d0a <__any_on+0x2a>
 8012d1e:	2001      	movs	r0, #1
 8012d20:	e7f6      	b.n	8012d10 <__any_on+0x30>

08012d22 <_calloc_r>:
 8012d22:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012d24:	fba1 2402 	umull	r2, r4, r1, r2
 8012d28:	b94c      	cbnz	r4, 8012d3e <_calloc_r+0x1c>
 8012d2a:	4611      	mov	r1, r2
 8012d2c:	9201      	str	r2, [sp, #4]
 8012d2e:	f000 f87b 	bl	8012e28 <_malloc_r>
 8012d32:	9a01      	ldr	r2, [sp, #4]
 8012d34:	4605      	mov	r5, r0
 8012d36:	b930      	cbnz	r0, 8012d46 <_calloc_r+0x24>
 8012d38:	4628      	mov	r0, r5
 8012d3a:	b003      	add	sp, #12
 8012d3c:	bd30      	pop	{r4, r5, pc}
 8012d3e:	220c      	movs	r2, #12
 8012d40:	6002      	str	r2, [r0, #0]
 8012d42:	2500      	movs	r5, #0
 8012d44:	e7f8      	b.n	8012d38 <_calloc_r+0x16>
 8012d46:	4621      	mov	r1, r4
 8012d48:	f7fb fefc 	bl	800eb44 <memset>
 8012d4c:	e7f4      	b.n	8012d38 <_calloc_r+0x16>
	...

08012d50 <_free_r>:
 8012d50:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012d52:	2900      	cmp	r1, #0
 8012d54:	d044      	beq.n	8012de0 <_free_r+0x90>
 8012d56:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012d5a:	9001      	str	r0, [sp, #4]
 8012d5c:	2b00      	cmp	r3, #0
 8012d5e:	f1a1 0404 	sub.w	r4, r1, #4
 8012d62:	bfb8      	it	lt
 8012d64:	18e4      	addlt	r4, r4, r3
 8012d66:	f000 fb75 	bl	8013454 <__malloc_lock>
 8012d6a:	4a1e      	ldr	r2, [pc, #120]	; (8012de4 <_free_r+0x94>)
 8012d6c:	9801      	ldr	r0, [sp, #4]
 8012d6e:	6813      	ldr	r3, [r2, #0]
 8012d70:	b933      	cbnz	r3, 8012d80 <_free_r+0x30>
 8012d72:	6063      	str	r3, [r4, #4]
 8012d74:	6014      	str	r4, [r2, #0]
 8012d76:	b003      	add	sp, #12
 8012d78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012d7c:	f000 bb70 	b.w	8013460 <__malloc_unlock>
 8012d80:	42a3      	cmp	r3, r4
 8012d82:	d908      	bls.n	8012d96 <_free_r+0x46>
 8012d84:	6825      	ldr	r5, [r4, #0]
 8012d86:	1961      	adds	r1, r4, r5
 8012d88:	428b      	cmp	r3, r1
 8012d8a:	bf01      	itttt	eq
 8012d8c:	6819      	ldreq	r1, [r3, #0]
 8012d8e:	685b      	ldreq	r3, [r3, #4]
 8012d90:	1949      	addeq	r1, r1, r5
 8012d92:	6021      	streq	r1, [r4, #0]
 8012d94:	e7ed      	b.n	8012d72 <_free_r+0x22>
 8012d96:	461a      	mov	r2, r3
 8012d98:	685b      	ldr	r3, [r3, #4]
 8012d9a:	b10b      	cbz	r3, 8012da0 <_free_r+0x50>
 8012d9c:	42a3      	cmp	r3, r4
 8012d9e:	d9fa      	bls.n	8012d96 <_free_r+0x46>
 8012da0:	6811      	ldr	r1, [r2, #0]
 8012da2:	1855      	adds	r5, r2, r1
 8012da4:	42a5      	cmp	r5, r4
 8012da6:	d10b      	bne.n	8012dc0 <_free_r+0x70>
 8012da8:	6824      	ldr	r4, [r4, #0]
 8012daa:	4421      	add	r1, r4
 8012dac:	1854      	adds	r4, r2, r1
 8012dae:	42a3      	cmp	r3, r4
 8012db0:	6011      	str	r1, [r2, #0]
 8012db2:	d1e0      	bne.n	8012d76 <_free_r+0x26>
 8012db4:	681c      	ldr	r4, [r3, #0]
 8012db6:	685b      	ldr	r3, [r3, #4]
 8012db8:	6053      	str	r3, [r2, #4]
 8012dba:	4421      	add	r1, r4
 8012dbc:	6011      	str	r1, [r2, #0]
 8012dbe:	e7da      	b.n	8012d76 <_free_r+0x26>
 8012dc0:	d902      	bls.n	8012dc8 <_free_r+0x78>
 8012dc2:	230c      	movs	r3, #12
 8012dc4:	6003      	str	r3, [r0, #0]
 8012dc6:	e7d6      	b.n	8012d76 <_free_r+0x26>
 8012dc8:	6825      	ldr	r5, [r4, #0]
 8012dca:	1961      	adds	r1, r4, r5
 8012dcc:	428b      	cmp	r3, r1
 8012dce:	bf04      	itt	eq
 8012dd0:	6819      	ldreq	r1, [r3, #0]
 8012dd2:	685b      	ldreq	r3, [r3, #4]
 8012dd4:	6063      	str	r3, [r4, #4]
 8012dd6:	bf04      	itt	eq
 8012dd8:	1949      	addeq	r1, r1, r5
 8012dda:	6021      	streq	r1, [r4, #0]
 8012ddc:	6054      	str	r4, [r2, #4]
 8012dde:	e7ca      	b.n	8012d76 <_free_r+0x26>
 8012de0:	b003      	add	sp, #12
 8012de2:	bd30      	pop	{r4, r5, pc}
 8012de4:	20010364 	.word	0x20010364

08012de8 <sbrk_aligned>:
 8012de8:	b570      	push	{r4, r5, r6, lr}
 8012dea:	4e0e      	ldr	r6, [pc, #56]	; (8012e24 <sbrk_aligned+0x3c>)
 8012dec:	460c      	mov	r4, r1
 8012dee:	6831      	ldr	r1, [r6, #0]
 8012df0:	4605      	mov	r5, r0
 8012df2:	b911      	cbnz	r1, 8012dfa <sbrk_aligned+0x12>
 8012df4:	f000 fa20 	bl	8013238 <_sbrk_r>
 8012df8:	6030      	str	r0, [r6, #0]
 8012dfa:	4621      	mov	r1, r4
 8012dfc:	4628      	mov	r0, r5
 8012dfe:	f000 fa1b 	bl	8013238 <_sbrk_r>
 8012e02:	1c43      	adds	r3, r0, #1
 8012e04:	d00a      	beq.n	8012e1c <sbrk_aligned+0x34>
 8012e06:	1cc4      	adds	r4, r0, #3
 8012e08:	f024 0403 	bic.w	r4, r4, #3
 8012e0c:	42a0      	cmp	r0, r4
 8012e0e:	d007      	beq.n	8012e20 <sbrk_aligned+0x38>
 8012e10:	1a21      	subs	r1, r4, r0
 8012e12:	4628      	mov	r0, r5
 8012e14:	f000 fa10 	bl	8013238 <_sbrk_r>
 8012e18:	3001      	adds	r0, #1
 8012e1a:	d101      	bne.n	8012e20 <sbrk_aligned+0x38>
 8012e1c:	f04f 34ff 	mov.w	r4, #4294967295
 8012e20:	4620      	mov	r0, r4
 8012e22:	bd70      	pop	{r4, r5, r6, pc}
 8012e24:	20010368 	.word	0x20010368

08012e28 <_malloc_r>:
 8012e28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e2c:	1ccd      	adds	r5, r1, #3
 8012e2e:	f025 0503 	bic.w	r5, r5, #3
 8012e32:	3508      	adds	r5, #8
 8012e34:	2d0c      	cmp	r5, #12
 8012e36:	bf38      	it	cc
 8012e38:	250c      	movcc	r5, #12
 8012e3a:	2d00      	cmp	r5, #0
 8012e3c:	4607      	mov	r7, r0
 8012e3e:	db01      	blt.n	8012e44 <_malloc_r+0x1c>
 8012e40:	42a9      	cmp	r1, r5
 8012e42:	d905      	bls.n	8012e50 <_malloc_r+0x28>
 8012e44:	230c      	movs	r3, #12
 8012e46:	603b      	str	r3, [r7, #0]
 8012e48:	2600      	movs	r6, #0
 8012e4a:	4630      	mov	r0, r6
 8012e4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e50:	4e2e      	ldr	r6, [pc, #184]	; (8012f0c <_malloc_r+0xe4>)
 8012e52:	f000 faff 	bl	8013454 <__malloc_lock>
 8012e56:	6833      	ldr	r3, [r6, #0]
 8012e58:	461c      	mov	r4, r3
 8012e5a:	bb34      	cbnz	r4, 8012eaa <_malloc_r+0x82>
 8012e5c:	4629      	mov	r1, r5
 8012e5e:	4638      	mov	r0, r7
 8012e60:	f7ff ffc2 	bl	8012de8 <sbrk_aligned>
 8012e64:	1c43      	adds	r3, r0, #1
 8012e66:	4604      	mov	r4, r0
 8012e68:	d14d      	bne.n	8012f06 <_malloc_r+0xde>
 8012e6a:	6834      	ldr	r4, [r6, #0]
 8012e6c:	4626      	mov	r6, r4
 8012e6e:	2e00      	cmp	r6, #0
 8012e70:	d140      	bne.n	8012ef4 <_malloc_r+0xcc>
 8012e72:	6823      	ldr	r3, [r4, #0]
 8012e74:	4631      	mov	r1, r6
 8012e76:	4638      	mov	r0, r7
 8012e78:	eb04 0803 	add.w	r8, r4, r3
 8012e7c:	f000 f9dc 	bl	8013238 <_sbrk_r>
 8012e80:	4580      	cmp	r8, r0
 8012e82:	d13a      	bne.n	8012efa <_malloc_r+0xd2>
 8012e84:	6821      	ldr	r1, [r4, #0]
 8012e86:	3503      	adds	r5, #3
 8012e88:	1a6d      	subs	r5, r5, r1
 8012e8a:	f025 0503 	bic.w	r5, r5, #3
 8012e8e:	3508      	adds	r5, #8
 8012e90:	2d0c      	cmp	r5, #12
 8012e92:	bf38      	it	cc
 8012e94:	250c      	movcc	r5, #12
 8012e96:	4629      	mov	r1, r5
 8012e98:	4638      	mov	r0, r7
 8012e9a:	f7ff ffa5 	bl	8012de8 <sbrk_aligned>
 8012e9e:	3001      	adds	r0, #1
 8012ea0:	d02b      	beq.n	8012efa <_malloc_r+0xd2>
 8012ea2:	6823      	ldr	r3, [r4, #0]
 8012ea4:	442b      	add	r3, r5
 8012ea6:	6023      	str	r3, [r4, #0]
 8012ea8:	e00e      	b.n	8012ec8 <_malloc_r+0xa0>
 8012eaa:	6822      	ldr	r2, [r4, #0]
 8012eac:	1b52      	subs	r2, r2, r5
 8012eae:	d41e      	bmi.n	8012eee <_malloc_r+0xc6>
 8012eb0:	2a0b      	cmp	r2, #11
 8012eb2:	d916      	bls.n	8012ee2 <_malloc_r+0xba>
 8012eb4:	1961      	adds	r1, r4, r5
 8012eb6:	42a3      	cmp	r3, r4
 8012eb8:	6025      	str	r5, [r4, #0]
 8012eba:	bf18      	it	ne
 8012ebc:	6059      	strne	r1, [r3, #4]
 8012ebe:	6863      	ldr	r3, [r4, #4]
 8012ec0:	bf08      	it	eq
 8012ec2:	6031      	streq	r1, [r6, #0]
 8012ec4:	5162      	str	r2, [r4, r5]
 8012ec6:	604b      	str	r3, [r1, #4]
 8012ec8:	4638      	mov	r0, r7
 8012eca:	f104 060b 	add.w	r6, r4, #11
 8012ece:	f000 fac7 	bl	8013460 <__malloc_unlock>
 8012ed2:	f026 0607 	bic.w	r6, r6, #7
 8012ed6:	1d23      	adds	r3, r4, #4
 8012ed8:	1af2      	subs	r2, r6, r3
 8012eda:	d0b6      	beq.n	8012e4a <_malloc_r+0x22>
 8012edc:	1b9b      	subs	r3, r3, r6
 8012ede:	50a3      	str	r3, [r4, r2]
 8012ee0:	e7b3      	b.n	8012e4a <_malloc_r+0x22>
 8012ee2:	6862      	ldr	r2, [r4, #4]
 8012ee4:	42a3      	cmp	r3, r4
 8012ee6:	bf0c      	ite	eq
 8012ee8:	6032      	streq	r2, [r6, #0]
 8012eea:	605a      	strne	r2, [r3, #4]
 8012eec:	e7ec      	b.n	8012ec8 <_malloc_r+0xa0>
 8012eee:	4623      	mov	r3, r4
 8012ef0:	6864      	ldr	r4, [r4, #4]
 8012ef2:	e7b2      	b.n	8012e5a <_malloc_r+0x32>
 8012ef4:	4634      	mov	r4, r6
 8012ef6:	6876      	ldr	r6, [r6, #4]
 8012ef8:	e7b9      	b.n	8012e6e <_malloc_r+0x46>
 8012efa:	230c      	movs	r3, #12
 8012efc:	603b      	str	r3, [r7, #0]
 8012efe:	4638      	mov	r0, r7
 8012f00:	f000 faae 	bl	8013460 <__malloc_unlock>
 8012f04:	e7a1      	b.n	8012e4a <_malloc_r+0x22>
 8012f06:	6025      	str	r5, [r4, #0]
 8012f08:	e7de      	b.n	8012ec8 <_malloc_r+0xa0>
 8012f0a:	bf00      	nop
 8012f0c:	20010364 	.word	0x20010364

08012f10 <_realloc_r>:
 8012f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f14:	4680      	mov	r8, r0
 8012f16:	4614      	mov	r4, r2
 8012f18:	460e      	mov	r6, r1
 8012f1a:	b921      	cbnz	r1, 8012f26 <_realloc_r+0x16>
 8012f1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012f20:	4611      	mov	r1, r2
 8012f22:	f7ff bf81 	b.w	8012e28 <_malloc_r>
 8012f26:	b92a      	cbnz	r2, 8012f34 <_realloc_r+0x24>
 8012f28:	f7ff ff12 	bl	8012d50 <_free_r>
 8012f2c:	4625      	mov	r5, r4
 8012f2e:	4628      	mov	r0, r5
 8012f30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f34:	f000 fa9a 	bl	801346c <_malloc_usable_size_r>
 8012f38:	4284      	cmp	r4, r0
 8012f3a:	4607      	mov	r7, r0
 8012f3c:	d802      	bhi.n	8012f44 <_realloc_r+0x34>
 8012f3e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012f42:	d812      	bhi.n	8012f6a <_realloc_r+0x5a>
 8012f44:	4621      	mov	r1, r4
 8012f46:	4640      	mov	r0, r8
 8012f48:	f7ff ff6e 	bl	8012e28 <_malloc_r>
 8012f4c:	4605      	mov	r5, r0
 8012f4e:	2800      	cmp	r0, #0
 8012f50:	d0ed      	beq.n	8012f2e <_realloc_r+0x1e>
 8012f52:	42bc      	cmp	r4, r7
 8012f54:	4622      	mov	r2, r4
 8012f56:	4631      	mov	r1, r6
 8012f58:	bf28      	it	cs
 8012f5a:	463a      	movcs	r2, r7
 8012f5c:	f7fb fde4 	bl	800eb28 <memcpy>
 8012f60:	4631      	mov	r1, r6
 8012f62:	4640      	mov	r0, r8
 8012f64:	f7ff fef4 	bl	8012d50 <_free_r>
 8012f68:	e7e1      	b.n	8012f2e <_realloc_r+0x1e>
 8012f6a:	4635      	mov	r5, r6
 8012f6c:	e7df      	b.n	8012f2e <_realloc_r+0x1e>

08012f6e <__ssputs_r>:
 8012f6e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012f72:	688e      	ldr	r6, [r1, #8]
 8012f74:	429e      	cmp	r6, r3
 8012f76:	4682      	mov	sl, r0
 8012f78:	460c      	mov	r4, r1
 8012f7a:	4690      	mov	r8, r2
 8012f7c:	461f      	mov	r7, r3
 8012f7e:	d838      	bhi.n	8012ff2 <__ssputs_r+0x84>
 8012f80:	898a      	ldrh	r2, [r1, #12]
 8012f82:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012f86:	d032      	beq.n	8012fee <__ssputs_r+0x80>
 8012f88:	6825      	ldr	r5, [r4, #0]
 8012f8a:	6909      	ldr	r1, [r1, #16]
 8012f8c:	eba5 0901 	sub.w	r9, r5, r1
 8012f90:	6965      	ldr	r5, [r4, #20]
 8012f92:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012f96:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012f9a:	3301      	adds	r3, #1
 8012f9c:	444b      	add	r3, r9
 8012f9e:	106d      	asrs	r5, r5, #1
 8012fa0:	429d      	cmp	r5, r3
 8012fa2:	bf38      	it	cc
 8012fa4:	461d      	movcc	r5, r3
 8012fa6:	0553      	lsls	r3, r2, #21
 8012fa8:	d531      	bpl.n	801300e <__ssputs_r+0xa0>
 8012faa:	4629      	mov	r1, r5
 8012fac:	f7ff ff3c 	bl	8012e28 <_malloc_r>
 8012fb0:	4606      	mov	r6, r0
 8012fb2:	b950      	cbnz	r0, 8012fca <__ssputs_r+0x5c>
 8012fb4:	230c      	movs	r3, #12
 8012fb6:	f8ca 3000 	str.w	r3, [sl]
 8012fba:	89a3      	ldrh	r3, [r4, #12]
 8012fbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012fc0:	81a3      	strh	r3, [r4, #12]
 8012fc2:	f04f 30ff 	mov.w	r0, #4294967295
 8012fc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012fca:	6921      	ldr	r1, [r4, #16]
 8012fcc:	464a      	mov	r2, r9
 8012fce:	f7fb fdab 	bl	800eb28 <memcpy>
 8012fd2:	89a3      	ldrh	r3, [r4, #12]
 8012fd4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012fd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012fdc:	81a3      	strh	r3, [r4, #12]
 8012fde:	6126      	str	r6, [r4, #16]
 8012fe0:	6165      	str	r5, [r4, #20]
 8012fe2:	444e      	add	r6, r9
 8012fe4:	eba5 0509 	sub.w	r5, r5, r9
 8012fe8:	6026      	str	r6, [r4, #0]
 8012fea:	60a5      	str	r5, [r4, #8]
 8012fec:	463e      	mov	r6, r7
 8012fee:	42be      	cmp	r6, r7
 8012ff0:	d900      	bls.n	8012ff4 <__ssputs_r+0x86>
 8012ff2:	463e      	mov	r6, r7
 8012ff4:	6820      	ldr	r0, [r4, #0]
 8012ff6:	4632      	mov	r2, r6
 8012ff8:	4641      	mov	r1, r8
 8012ffa:	f7ff f9b7 	bl	801236c <memmove>
 8012ffe:	68a3      	ldr	r3, [r4, #8]
 8013000:	1b9b      	subs	r3, r3, r6
 8013002:	60a3      	str	r3, [r4, #8]
 8013004:	6823      	ldr	r3, [r4, #0]
 8013006:	4433      	add	r3, r6
 8013008:	6023      	str	r3, [r4, #0]
 801300a:	2000      	movs	r0, #0
 801300c:	e7db      	b.n	8012fc6 <__ssputs_r+0x58>
 801300e:	462a      	mov	r2, r5
 8013010:	f7ff ff7e 	bl	8012f10 <_realloc_r>
 8013014:	4606      	mov	r6, r0
 8013016:	2800      	cmp	r0, #0
 8013018:	d1e1      	bne.n	8012fde <__ssputs_r+0x70>
 801301a:	6921      	ldr	r1, [r4, #16]
 801301c:	4650      	mov	r0, sl
 801301e:	f7ff fe97 	bl	8012d50 <_free_r>
 8013022:	e7c7      	b.n	8012fb4 <__ssputs_r+0x46>

08013024 <_svfiprintf_r>:
 8013024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013028:	4698      	mov	r8, r3
 801302a:	898b      	ldrh	r3, [r1, #12]
 801302c:	061b      	lsls	r3, r3, #24
 801302e:	b09d      	sub	sp, #116	; 0x74
 8013030:	4607      	mov	r7, r0
 8013032:	460d      	mov	r5, r1
 8013034:	4614      	mov	r4, r2
 8013036:	d50e      	bpl.n	8013056 <_svfiprintf_r+0x32>
 8013038:	690b      	ldr	r3, [r1, #16]
 801303a:	b963      	cbnz	r3, 8013056 <_svfiprintf_r+0x32>
 801303c:	2140      	movs	r1, #64	; 0x40
 801303e:	f7ff fef3 	bl	8012e28 <_malloc_r>
 8013042:	6028      	str	r0, [r5, #0]
 8013044:	6128      	str	r0, [r5, #16]
 8013046:	b920      	cbnz	r0, 8013052 <_svfiprintf_r+0x2e>
 8013048:	230c      	movs	r3, #12
 801304a:	603b      	str	r3, [r7, #0]
 801304c:	f04f 30ff 	mov.w	r0, #4294967295
 8013050:	e0d1      	b.n	80131f6 <_svfiprintf_r+0x1d2>
 8013052:	2340      	movs	r3, #64	; 0x40
 8013054:	616b      	str	r3, [r5, #20]
 8013056:	2300      	movs	r3, #0
 8013058:	9309      	str	r3, [sp, #36]	; 0x24
 801305a:	2320      	movs	r3, #32
 801305c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013060:	f8cd 800c 	str.w	r8, [sp, #12]
 8013064:	2330      	movs	r3, #48	; 0x30
 8013066:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8013210 <_svfiprintf_r+0x1ec>
 801306a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801306e:	f04f 0901 	mov.w	r9, #1
 8013072:	4623      	mov	r3, r4
 8013074:	469a      	mov	sl, r3
 8013076:	f813 2b01 	ldrb.w	r2, [r3], #1
 801307a:	b10a      	cbz	r2, 8013080 <_svfiprintf_r+0x5c>
 801307c:	2a25      	cmp	r2, #37	; 0x25
 801307e:	d1f9      	bne.n	8013074 <_svfiprintf_r+0x50>
 8013080:	ebba 0b04 	subs.w	fp, sl, r4
 8013084:	d00b      	beq.n	801309e <_svfiprintf_r+0x7a>
 8013086:	465b      	mov	r3, fp
 8013088:	4622      	mov	r2, r4
 801308a:	4629      	mov	r1, r5
 801308c:	4638      	mov	r0, r7
 801308e:	f7ff ff6e 	bl	8012f6e <__ssputs_r>
 8013092:	3001      	adds	r0, #1
 8013094:	f000 80aa 	beq.w	80131ec <_svfiprintf_r+0x1c8>
 8013098:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801309a:	445a      	add	r2, fp
 801309c:	9209      	str	r2, [sp, #36]	; 0x24
 801309e:	f89a 3000 	ldrb.w	r3, [sl]
 80130a2:	2b00      	cmp	r3, #0
 80130a4:	f000 80a2 	beq.w	80131ec <_svfiprintf_r+0x1c8>
 80130a8:	2300      	movs	r3, #0
 80130aa:	f04f 32ff 	mov.w	r2, #4294967295
 80130ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80130b2:	f10a 0a01 	add.w	sl, sl, #1
 80130b6:	9304      	str	r3, [sp, #16]
 80130b8:	9307      	str	r3, [sp, #28]
 80130ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80130be:	931a      	str	r3, [sp, #104]	; 0x68
 80130c0:	4654      	mov	r4, sl
 80130c2:	2205      	movs	r2, #5
 80130c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80130c8:	4851      	ldr	r0, [pc, #324]	; (8013210 <_svfiprintf_r+0x1ec>)
 80130ca:	f7ed f8b1 	bl	8000230 <memchr>
 80130ce:	9a04      	ldr	r2, [sp, #16]
 80130d0:	b9d8      	cbnz	r0, 801310a <_svfiprintf_r+0xe6>
 80130d2:	06d0      	lsls	r0, r2, #27
 80130d4:	bf44      	itt	mi
 80130d6:	2320      	movmi	r3, #32
 80130d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80130dc:	0711      	lsls	r1, r2, #28
 80130de:	bf44      	itt	mi
 80130e0:	232b      	movmi	r3, #43	; 0x2b
 80130e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80130e6:	f89a 3000 	ldrb.w	r3, [sl]
 80130ea:	2b2a      	cmp	r3, #42	; 0x2a
 80130ec:	d015      	beq.n	801311a <_svfiprintf_r+0xf6>
 80130ee:	9a07      	ldr	r2, [sp, #28]
 80130f0:	4654      	mov	r4, sl
 80130f2:	2000      	movs	r0, #0
 80130f4:	f04f 0c0a 	mov.w	ip, #10
 80130f8:	4621      	mov	r1, r4
 80130fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80130fe:	3b30      	subs	r3, #48	; 0x30
 8013100:	2b09      	cmp	r3, #9
 8013102:	d94e      	bls.n	80131a2 <_svfiprintf_r+0x17e>
 8013104:	b1b0      	cbz	r0, 8013134 <_svfiprintf_r+0x110>
 8013106:	9207      	str	r2, [sp, #28]
 8013108:	e014      	b.n	8013134 <_svfiprintf_r+0x110>
 801310a:	eba0 0308 	sub.w	r3, r0, r8
 801310e:	fa09 f303 	lsl.w	r3, r9, r3
 8013112:	4313      	orrs	r3, r2
 8013114:	9304      	str	r3, [sp, #16]
 8013116:	46a2      	mov	sl, r4
 8013118:	e7d2      	b.n	80130c0 <_svfiprintf_r+0x9c>
 801311a:	9b03      	ldr	r3, [sp, #12]
 801311c:	1d19      	adds	r1, r3, #4
 801311e:	681b      	ldr	r3, [r3, #0]
 8013120:	9103      	str	r1, [sp, #12]
 8013122:	2b00      	cmp	r3, #0
 8013124:	bfbb      	ittet	lt
 8013126:	425b      	neglt	r3, r3
 8013128:	f042 0202 	orrlt.w	r2, r2, #2
 801312c:	9307      	strge	r3, [sp, #28]
 801312e:	9307      	strlt	r3, [sp, #28]
 8013130:	bfb8      	it	lt
 8013132:	9204      	strlt	r2, [sp, #16]
 8013134:	7823      	ldrb	r3, [r4, #0]
 8013136:	2b2e      	cmp	r3, #46	; 0x2e
 8013138:	d10c      	bne.n	8013154 <_svfiprintf_r+0x130>
 801313a:	7863      	ldrb	r3, [r4, #1]
 801313c:	2b2a      	cmp	r3, #42	; 0x2a
 801313e:	d135      	bne.n	80131ac <_svfiprintf_r+0x188>
 8013140:	9b03      	ldr	r3, [sp, #12]
 8013142:	1d1a      	adds	r2, r3, #4
 8013144:	681b      	ldr	r3, [r3, #0]
 8013146:	9203      	str	r2, [sp, #12]
 8013148:	2b00      	cmp	r3, #0
 801314a:	bfb8      	it	lt
 801314c:	f04f 33ff 	movlt.w	r3, #4294967295
 8013150:	3402      	adds	r4, #2
 8013152:	9305      	str	r3, [sp, #20]
 8013154:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8013220 <_svfiprintf_r+0x1fc>
 8013158:	7821      	ldrb	r1, [r4, #0]
 801315a:	2203      	movs	r2, #3
 801315c:	4650      	mov	r0, sl
 801315e:	f7ed f867 	bl	8000230 <memchr>
 8013162:	b140      	cbz	r0, 8013176 <_svfiprintf_r+0x152>
 8013164:	2340      	movs	r3, #64	; 0x40
 8013166:	eba0 000a 	sub.w	r0, r0, sl
 801316a:	fa03 f000 	lsl.w	r0, r3, r0
 801316e:	9b04      	ldr	r3, [sp, #16]
 8013170:	4303      	orrs	r3, r0
 8013172:	3401      	adds	r4, #1
 8013174:	9304      	str	r3, [sp, #16]
 8013176:	f814 1b01 	ldrb.w	r1, [r4], #1
 801317a:	4826      	ldr	r0, [pc, #152]	; (8013214 <_svfiprintf_r+0x1f0>)
 801317c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013180:	2206      	movs	r2, #6
 8013182:	f7ed f855 	bl	8000230 <memchr>
 8013186:	2800      	cmp	r0, #0
 8013188:	d038      	beq.n	80131fc <_svfiprintf_r+0x1d8>
 801318a:	4b23      	ldr	r3, [pc, #140]	; (8013218 <_svfiprintf_r+0x1f4>)
 801318c:	bb1b      	cbnz	r3, 80131d6 <_svfiprintf_r+0x1b2>
 801318e:	9b03      	ldr	r3, [sp, #12]
 8013190:	3307      	adds	r3, #7
 8013192:	f023 0307 	bic.w	r3, r3, #7
 8013196:	3308      	adds	r3, #8
 8013198:	9303      	str	r3, [sp, #12]
 801319a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801319c:	4433      	add	r3, r6
 801319e:	9309      	str	r3, [sp, #36]	; 0x24
 80131a0:	e767      	b.n	8013072 <_svfiprintf_r+0x4e>
 80131a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80131a6:	460c      	mov	r4, r1
 80131a8:	2001      	movs	r0, #1
 80131aa:	e7a5      	b.n	80130f8 <_svfiprintf_r+0xd4>
 80131ac:	2300      	movs	r3, #0
 80131ae:	3401      	adds	r4, #1
 80131b0:	9305      	str	r3, [sp, #20]
 80131b2:	4619      	mov	r1, r3
 80131b4:	f04f 0c0a 	mov.w	ip, #10
 80131b8:	4620      	mov	r0, r4
 80131ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80131be:	3a30      	subs	r2, #48	; 0x30
 80131c0:	2a09      	cmp	r2, #9
 80131c2:	d903      	bls.n	80131cc <_svfiprintf_r+0x1a8>
 80131c4:	2b00      	cmp	r3, #0
 80131c6:	d0c5      	beq.n	8013154 <_svfiprintf_r+0x130>
 80131c8:	9105      	str	r1, [sp, #20]
 80131ca:	e7c3      	b.n	8013154 <_svfiprintf_r+0x130>
 80131cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80131d0:	4604      	mov	r4, r0
 80131d2:	2301      	movs	r3, #1
 80131d4:	e7f0      	b.n	80131b8 <_svfiprintf_r+0x194>
 80131d6:	ab03      	add	r3, sp, #12
 80131d8:	9300      	str	r3, [sp, #0]
 80131da:	462a      	mov	r2, r5
 80131dc:	4b0f      	ldr	r3, [pc, #60]	; (801321c <_svfiprintf_r+0x1f8>)
 80131de:	a904      	add	r1, sp, #16
 80131e0:	4638      	mov	r0, r7
 80131e2:	f7fb feb1 	bl	800ef48 <_printf_float>
 80131e6:	1c42      	adds	r2, r0, #1
 80131e8:	4606      	mov	r6, r0
 80131ea:	d1d6      	bne.n	801319a <_svfiprintf_r+0x176>
 80131ec:	89ab      	ldrh	r3, [r5, #12]
 80131ee:	065b      	lsls	r3, r3, #25
 80131f0:	f53f af2c 	bmi.w	801304c <_svfiprintf_r+0x28>
 80131f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80131f6:	b01d      	add	sp, #116	; 0x74
 80131f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131fc:	ab03      	add	r3, sp, #12
 80131fe:	9300      	str	r3, [sp, #0]
 8013200:	462a      	mov	r2, r5
 8013202:	4b06      	ldr	r3, [pc, #24]	; (801321c <_svfiprintf_r+0x1f8>)
 8013204:	a904      	add	r1, sp, #16
 8013206:	4638      	mov	r0, r7
 8013208:	f7fc f942 	bl	800f490 <_printf_i>
 801320c:	e7eb      	b.n	80131e6 <_svfiprintf_r+0x1c2>
 801320e:	bf00      	nop
 8013210:	0802a02c 	.word	0x0802a02c
 8013214:	0802a036 	.word	0x0802a036
 8013218:	0800ef49 	.word	0x0800ef49
 801321c:	08012f6f 	.word	0x08012f6f
 8013220:	0802a032 	.word	0x0802a032
 8013224:	00000000 	.word	0x00000000

08013228 <nan>:
 8013228:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013230 <nan+0x8>
 801322c:	4770      	bx	lr
 801322e:	bf00      	nop
 8013230:	00000000 	.word	0x00000000
 8013234:	7ff80000 	.word	0x7ff80000

08013238 <_sbrk_r>:
 8013238:	b538      	push	{r3, r4, r5, lr}
 801323a:	4d06      	ldr	r5, [pc, #24]	; (8013254 <_sbrk_r+0x1c>)
 801323c:	2300      	movs	r3, #0
 801323e:	4604      	mov	r4, r0
 8013240:	4608      	mov	r0, r1
 8013242:	602b      	str	r3, [r5, #0]
 8013244:	f7f0 fa26 	bl	8003694 <_sbrk>
 8013248:	1c43      	adds	r3, r0, #1
 801324a:	d102      	bne.n	8013252 <_sbrk_r+0x1a>
 801324c:	682b      	ldr	r3, [r5, #0]
 801324e:	b103      	cbz	r3, 8013252 <_sbrk_r+0x1a>
 8013250:	6023      	str	r3, [r4, #0]
 8013252:	bd38      	pop	{r3, r4, r5, pc}
 8013254:	2001036c 	.word	0x2001036c

08013258 <_raise_r>:
 8013258:	291f      	cmp	r1, #31
 801325a:	b538      	push	{r3, r4, r5, lr}
 801325c:	4604      	mov	r4, r0
 801325e:	460d      	mov	r5, r1
 8013260:	d904      	bls.n	801326c <_raise_r+0x14>
 8013262:	2316      	movs	r3, #22
 8013264:	6003      	str	r3, [r0, #0]
 8013266:	f04f 30ff 	mov.w	r0, #4294967295
 801326a:	bd38      	pop	{r3, r4, r5, pc}
 801326c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801326e:	b112      	cbz	r2, 8013276 <_raise_r+0x1e>
 8013270:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013274:	b94b      	cbnz	r3, 801328a <_raise_r+0x32>
 8013276:	4620      	mov	r0, r4
 8013278:	f000 f830 	bl	80132dc <_getpid_r>
 801327c:	462a      	mov	r2, r5
 801327e:	4601      	mov	r1, r0
 8013280:	4620      	mov	r0, r4
 8013282:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013286:	f000 b817 	b.w	80132b8 <_kill_r>
 801328a:	2b01      	cmp	r3, #1
 801328c:	d00a      	beq.n	80132a4 <_raise_r+0x4c>
 801328e:	1c59      	adds	r1, r3, #1
 8013290:	d103      	bne.n	801329a <_raise_r+0x42>
 8013292:	2316      	movs	r3, #22
 8013294:	6003      	str	r3, [r0, #0]
 8013296:	2001      	movs	r0, #1
 8013298:	e7e7      	b.n	801326a <_raise_r+0x12>
 801329a:	2400      	movs	r4, #0
 801329c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80132a0:	4628      	mov	r0, r5
 80132a2:	4798      	blx	r3
 80132a4:	2000      	movs	r0, #0
 80132a6:	e7e0      	b.n	801326a <_raise_r+0x12>

080132a8 <raise>:
 80132a8:	4b02      	ldr	r3, [pc, #8]	; (80132b4 <raise+0xc>)
 80132aa:	4601      	mov	r1, r0
 80132ac:	6818      	ldr	r0, [r3, #0]
 80132ae:	f7ff bfd3 	b.w	8013258 <_raise_r>
 80132b2:	bf00      	nop
 80132b4:	200000dc 	.word	0x200000dc

080132b8 <_kill_r>:
 80132b8:	b538      	push	{r3, r4, r5, lr}
 80132ba:	4d07      	ldr	r5, [pc, #28]	; (80132d8 <_kill_r+0x20>)
 80132bc:	2300      	movs	r3, #0
 80132be:	4604      	mov	r4, r0
 80132c0:	4608      	mov	r0, r1
 80132c2:	4611      	mov	r1, r2
 80132c4:	602b      	str	r3, [r5, #0]
 80132c6:	f7f0 f979 	bl	80035bc <_kill>
 80132ca:	1c43      	adds	r3, r0, #1
 80132cc:	d102      	bne.n	80132d4 <_kill_r+0x1c>
 80132ce:	682b      	ldr	r3, [r5, #0]
 80132d0:	b103      	cbz	r3, 80132d4 <_kill_r+0x1c>
 80132d2:	6023      	str	r3, [r4, #0]
 80132d4:	bd38      	pop	{r3, r4, r5, pc}
 80132d6:	bf00      	nop
 80132d8:	2001036c 	.word	0x2001036c

080132dc <_getpid_r>:
 80132dc:	f7f0 b966 	b.w	80035ac <_getpid>

080132e0 <__sread>:
 80132e0:	b510      	push	{r4, lr}
 80132e2:	460c      	mov	r4, r1
 80132e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80132e8:	f000 f8c8 	bl	801347c <_read_r>
 80132ec:	2800      	cmp	r0, #0
 80132ee:	bfab      	itete	ge
 80132f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80132f2:	89a3      	ldrhlt	r3, [r4, #12]
 80132f4:	181b      	addge	r3, r3, r0
 80132f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80132fa:	bfac      	ite	ge
 80132fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80132fe:	81a3      	strhlt	r3, [r4, #12]
 8013300:	bd10      	pop	{r4, pc}

08013302 <__swrite>:
 8013302:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013306:	461f      	mov	r7, r3
 8013308:	898b      	ldrh	r3, [r1, #12]
 801330a:	05db      	lsls	r3, r3, #23
 801330c:	4605      	mov	r5, r0
 801330e:	460c      	mov	r4, r1
 8013310:	4616      	mov	r6, r2
 8013312:	d505      	bpl.n	8013320 <__swrite+0x1e>
 8013314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013318:	2302      	movs	r3, #2
 801331a:	2200      	movs	r2, #0
 801331c:	f000 f888 	bl	8013430 <_lseek_r>
 8013320:	89a3      	ldrh	r3, [r4, #12]
 8013322:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013326:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801332a:	81a3      	strh	r3, [r4, #12]
 801332c:	4632      	mov	r2, r6
 801332e:	463b      	mov	r3, r7
 8013330:	4628      	mov	r0, r5
 8013332:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013336:	f000 b837 	b.w	80133a8 <_write_r>

0801333a <__sseek>:
 801333a:	b510      	push	{r4, lr}
 801333c:	460c      	mov	r4, r1
 801333e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013342:	f000 f875 	bl	8013430 <_lseek_r>
 8013346:	1c43      	adds	r3, r0, #1
 8013348:	89a3      	ldrh	r3, [r4, #12]
 801334a:	bf15      	itete	ne
 801334c:	6560      	strne	r0, [r4, #84]	; 0x54
 801334e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013352:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013356:	81a3      	strheq	r3, [r4, #12]
 8013358:	bf18      	it	ne
 801335a:	81a3      	strhne	r3, [r4, #12]
 801335c:	bd10      	pop	{r4, pc}

0801335e <__sclose>:
 801335e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013362:	f000 b833 	b.w	80133cc <_close_r>

08013366 <strncmp>:
 8013366:	b510      	push	{r4, lr}
 8013368:	b17a      	cbz	r2, 801338a <strncmp+0x24>
 801336a:	4603      	mov	r3, r0
 801336c:	3901      	subs	r1, #1
 801336e:	1884      	adds	r4, r0, r2
 8013370:	f813 0b01 	ldrb.w	r0, [r3], #1
 8013374:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8013378:	4290      	cmp	r0, r2
 801337a:	d101      	bne.n	8013380 <strncmp+0x1a>
 801337c:	42a3      	cmp	r3, r4
 801337e:	d101      	bne.n	8013384 <strncmp+0x1e>
 8013380:	1a80      	subs	r0, r0, r2
 8013382:	bd10      	pop	{r4, pc}
 8013384:	2800      	cmp	r0, #0
 8013386:	d1f3      	bne.n	8013370 <strncmp+0xa>
 8013388:	e7fa      	b.n	8013380 <strncmp+0x1a>
 801338a:	4610      	mov	r0, r2
 801338c:	e7f9      	b.n	8013382 <strncmp+0x1c>

0801338e <__ascii_wctomb>:
 801338e:	b149      	cbz	r1, 80133a4 <__ascii_wctomb+0x16>
 8013390:	2aff      	cmp	r2, #255	; 0xff
 8013392:	bf85      	ittet	hi
 8013394:	238a      	movhi	r3, #138	; 0x8a
 8013396:	6003      	strhi	r3, [r0, #0]
 8013398:	700a      	strbls	r2, [r1, #0]
 801339a:	f04f 30ff 	movhi.w	r0, #4294967295
 801339e:	bf98      	it	ls
 80133a0:	2001      	movls	r0, #1
 80133a2:	4770      	bx	lr
 80133a4:	4608      	mov	r0, r1
 80133a6:	4770      	bx	lr

080133a8 <_write_r>:
 80133a8:	b538      	push	{r3, r4, r5, lr}
 80133aa:	4d07      	ldr	r5, [pc, #28]	; (80133c8 <_write_r+0x20>)
 80133ac:	4604      	mov	r4, r0
 80133ae:	4608      	mov	r0, r1
 80133b0:	4611      	mov	r1, r2
 80133b2:	2200      	movs	r2, #0
 80133b4:	602a      	str	r2, [r5, #0]
 80133b6:	461a      	mov	r2, r3
 80133b8:	f7ef ff32 	bl	8003220 <_write>
 80133bc:	1c43      	adds	r3, r0, #1
 80133be:	d102      	bne.n	80133c6 <_write_r+0x1e>
 80133c0:	682b      	ldr	r3, [r5, #0]
 80133c2:	b103      	cbz	r3, 80133c6 <_write_r+0x1e>
 80133c4:	6023      	str	r3, [r4, #0]
 80133c6:	bd38      	pop	{r3, r4, r5, pc}
 80133c8:	2001036c 	.word	0x2001036c

080133cc <_close_r>:
 80133cc:	b538      	push	{r3, r4, r5, lr}
 80133ce:	4d06      	ldr	r5, [pc, #24]	; (80133e8 <_close_r+0x1c>)
 80133d0:	2300      	movs	r3, #0
 80133d2:	4604      	mov	r4, r0
 80133d4:	4608      	mov	r0, r1
 80133d6:	602b      	str	r3, [r5, #0]
 80133d8:	f7f0 f927 	bl	800362a <_close>
 80133dc:	1c43      	adds	r3, r0, #1
 80133de:	d102      	bne.n	80133e6 <_close_r+0x1a>
 80133e0:	682b      	ldr	r3, [r5, #0]
 80133e2:	b103      	cbz	r3, 80133e6 <_close_r+0x1a>
 80133e4:	6023      	str	r3, [r4, #0]
 80133e6:	bd38      	pop	{r3, r4, r5, pc}
 80133e8:	2001036c 	.word	0x2001036c

080133ec <_fstat_r>:
 80133ec:	b538      	push	{r3, r4, r5, lr}
 80133ee:	4d07      	ldr	r5, [pc, #28]	; (801340c <_fstat_r+0x20>)
 80133f0:	2300      	movs	r3, #0
 80133f2:	4604      	mov	r4, r0
 80133f4:	4608      	mov	r0, r1
 80133f6:	4611      	mov	r1, r2
 80133f8:	602b      	str	r3, [r5, #0]
 80133fa:	f7f0 f922 	bl	8003642 <_fstat>
 80133fe:	1c43      	adds	r3, r0, #1
 8013400:	d102      	bne.n	8013408 <_fstat_r+0x1c>
 8013402:	682b      	ldr	r3, [r5, #0]
 8013404:	b103      	cbz	r3, 8013408 <_fstat_r+0x1c>
 8013406:	6023      	str	r3, [r4, #0]
 8013408:	bd38      	pop	{r3, r4, r5, pc}
 801340a:	bf00      	nop
 801340c:	2001036c 	.word	0x2001036c

08013410 <_isatty_r>:
 8013410:	b538      	push	{r3, r4, r5, lr}
 8013412:	4d06      	ldr	r5, [pc, #24]	; (801342c <_isatty_r+0x1c>)
 8013414:	2300      	movs	r3, #0
 8013416:	4604      	mov	r4, r0
 8013418:	4608      	mov	r0, r1
 801341a:	602b      	str	r3, [r5, #0]
 801341c:	f7f0 f921 	bl	8003662 <_isatty>
 8013420:	1c43      	adds	r3, r0, #1
 8013422:	d102      	bne.n	801342a <_isatty_r+0x1a>
 8013424:	682b      	ldr	r3, [r5, #0]
 8013426:	b103      	cbz	r3, 801342a <_isatty_r+0x1a>
 8013428:	6023      	str	r3, [r4, #0]
 801342a:	bd38      	pop	{r3, r4, r5, pc}
 801342c:	2001036c 	.word	0x2001036c

08013430 <_lseek_r>:
 8013430:	b538      	push	{r3, r4, r5, lr}
 8013432:	4d07      	ldr	r5, [pc, #28]	; (8013450 <_lseek_r+0x20>)
 8013434:	4604      	mov	r4, r0
 8013436:	4608      	mov	r0, r1
 8013438:	4611      	mov	r1, r2
 801343a:	2200      	movs	r2, #0
 801343c:	602a      	str	r2, [r5, #0]
 801343e:	461a      	mov	r2, r3
 8013440:	f7f0 f91a 	bl	8003678 <_lseek>
 8013444:	1c43      	adds	r3, r0, #1
 8013446:	d102      	bne.n	801344e <_lseek_r+0x1e>
 8013448:	682b      	ldr	r3, [r5, #0]
 801344a:	b103      	cbz	r3, 801344e <_lseek_r+0x1e>
 801344c:	6023      	str	r3, [r4, #0]
 801344e:	bd38      	pop	{r3, r4, r5, pc}
 8013450:	2001036c 	.word	0x2001036c

08013454 <__malloc_lock>:
 8013454:	4801      	ldr	r0, [pc, #4]	; (801345c <__malloc_lock+0x8>)
 8013456:	f7fe bf08 	b.w	801226a <__retarget_lock_acquire_recursive>
 801345a:	bf00      	nop
 801345c:	2001035e 	.word	0x2001035e

08013460 <__malloc_unlock>:
 8013460:	4801      	ldr	r0, [pc, #4]	; (8013468 <__malloc_unlock+0x8>)
 8013462:	f7fe bf03 	b.w	801226c <__retarget_lock_release_recursive>
 8013466:	bf00      	nop
 8013468:	2001035e 	.word	0x2001035e

0801346c <_malloc_usable_size_r>:
 801346c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013470:	1f18      	subs	r0, r3, #4
 8013472:	2b00      	cmp	r3, #0
 8013474:	bfbc      	itt	lt
 8013476:	580b      	ldrlt	r3, [r1, r0]
 8013478:	18c0      	addlt	r0, r0, r3
 801347a:	4770      	bx	lr

0801347c <_read_r>:
 801347c:	b538      	push	{r3, r4, r5, lr}
 801347e:	4d07      	ldr	r5, [pc, #28]	; (801349c <_read_r+0x20>)
 8013480:	4604      	mov	r4, r0
 8013482:	4608      	mov	r0, r1
 8013484:	4611      	mov	r1, r2
 8013486:	2200      	movs	r2, #0
 8013488:	602a      	str	r2, [r5, #0]
 801348a:	461a      	mov	r2, r3
 801348c:	f7f0 f8b0 	bl	80035f0 <_read>
 8013490:	1c43      	adds	r3, r0, #1
 8013492:	d102      	bne.n	801349a <_read_r+0x1e>
 8013494:	682b      	ldr	r3, [r5, #0]
 8013496:	b103      	cbz	r3, 801349a <_read_r+0x1e>
 8013498:	6023      	str	r3, [r4, #0]
 801349a:	bd38      	pop	{r3, r4, r5, pc}
 801349c:	2001036c 	.word	0x2001036c

080134a0 <cosf>:
 80134a0:	ee10 3a10 	vmov	r3, s0
 80134a4:	4a18      	ldr	r2, [pc, #96]	; (8013508 <cosf+0x68>)
 80134a6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80134aa:	4293      	cmp	r3, r2
 80134ac:	dd1b      	ble.n	80134e6 <cosf+0x46>
 80134ae:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80134b2:	db02      	blt.n	80134ba <cosf+0x1a>
 80134b4:	ee30 0a40 	vsub.f32	s0, s0, s0
 80134b8:	4770      	bx	lr
 80134ba:	b500      	push	{lr}
 80134bc:	b083      	sub	sp, #12
 80134be:	4668      	mov	r0, sp
 80134c0:	f000 fa86 	bl	80139d0 <__ieee754_rem_pio2f>
 80134c4:	f000 0003 	and.w	r0, r0, #3
 80134c8:	2801      	cmp	r0, #1
 80134ca:	eddd 0a01 	vldr	s1, [sp, #4]
 80134ce:	ed9d 0a00 	vldr	s0, [sp]
 80134d2:	d00c      	beq.n	80134ee <cosf+0x4e>
 80134d4:	2802      	cmp	r0, #2
 80134d6:	d012      	beq.n	80134fe <cosf+0x5e>
 80134d8:	b170      	cbz	r0, 80134f8 <cosf+0x58>
 80134da:	2001      	movs	r0, #1
 80134dc:	f000 ff6a 	bl	80143b4 <__kernel_sinf>
 80134e0:	b003      	add	sp, #12
 80134e2:	f85d fb04 	ldr.w	pc, [sp], #4
 80134e6:	eddf 0a09 	vldr	s1, [pc, #36]	; 801350c <cosf+0x6c>
 80134ea:	f000 bba7 	b.w	8013c3c <__kernel_cosf>
 80134ee:	f000 ff61 	bl	80143b4 <__kernel_sinf>
 80134f2:	eeb1 0a40 	vneg.f32	s0, s0
 80134f6:	e7f3      	b.n	80134e0 <cosf+0x40>
 80134f8:	f000 fba0 	bl	8013c3c <__kernel_cosf>
 80134fc:	e7f0      	b.n	80134e0 <cosf+0x40>
 80134fe:	f000 fb9d 	bl	8013c3c <__kernel_cosf>
 8013502:	eeb1 0a40 	vneg.f32	s0, s0
 8013506:	e7eb      	b.n	80134e0 <cosf+0x40>
 8013508:	3f490fd8 	.word	0x3f490fd8
 801350c:	00000000 	.word	0x00000000

08013510 <sinf>:
 8013510:	ee10 3a10 	vmov	r3, s0
 8013514:	4a19      	ldr	r2, [pc, #100]	; (801357c <sinf+0x6c>)
 8013516:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801351a:	4293      	cmp	r3, r2
 801351c:	dd1c      	ble.n	8013558 <sinf+0x48>
 801351e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8013522:	db02      	blt.n	801352a <sinf+0x1a>
 8013524:	ee30 0a40 	vsub.f32	s0, s0, s0
 8013528:	4770      	bx	lr
 801352a:	b500      	push	{lr}
 801352c:	b083      	sub	sp, #12
 801352e:	4668      	mov	r0, sp
 8013530:	f000 fa4e 	bl	80139d0 <__ieee754_rem_pio2f>
 8013534:	f000 0003 	and.w	r0, r0, #3
 8013538:	2801      	cmp	r0, #1
 801353a:	eddd 0a01 	vldr	s1, [sp, #4]
 801353e:	ed9d 0a00 	vldr	s0, [sp]
 8013542:	d00e      	beq.n	8013562 <sinf+0x52>
 8013544:	2802      	cmp	r0, #2
 8013546:	d013      	beq.n	8013570 <sinf+0x60>
 8013548:	b170      	cbz	r0, 8013568 <sinf+0x58>
 801354a:	f000 fb77 	bl	8013c3c <__kernel_cosf>
 801354e:	eeb1 0a40 	vneg.f32	s0, s0
 8013552:	b003      	add	sp, #12
 8013554:	f85d fb04 	ldr.w	pc, [sp], #4
 8013558:	eddf 0a09 	vldr	s1, [pc, #36]	; 8013580 <sinf+0x70>
 801355c:	2000      	movs	r0, #0
 801355e:	f000 bf29 	b.w	80143b4 <__kernel_sinf>
 8013562:	f000 fb6b 	bl	8013c3c <__kernel_cosf>
 8013566:	e7f4      	b.n	8013552 <sinf+0x42>
 8013568:	2001      	movs	r0, #1
 801356a:	f000 ff23 	bl	80143b4 <__kernel_sinf>
 801356e:	e7f0      	b.n	8013552 <sinf+0x42>
 8013570:	2001      	movs	r0, #1
 8013572:	f000 ff1f 	bl	80143b4 <__kernel_sinf>
 8013576:	eeb1 0a40 	vneg.f32	s0, s0
 801357a:	e7ea      	b.n	8013552 <sinf+0x42>
 801357c:	3f490fd8 	.word	0x3f490fd8
 8013580:	00000000 	.word	0x00000000

08013584 <tanf>:
 8013584:	ee10 3a10 	vmov	r3, s0
 8013588:	4a11      	ldr	r2, [pc, #68]	; (80135d0 <tanf+0x4c>)
 801358a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801358e:	4293      	cmp	r3, r2
 8013590:	dd18      	ble.n	80135c4 <tanf+0x40>
 8013592:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8013596:	db02      	blt.n	801359e <tanf+0x1a>
 8013598:	ee30 0a40 	vsub.f32	s0, s0, s0
 801359c:	4770      	bx	lr
 801359e:	b500      	push	{lr}
 80135a0:	b083      	sub	sp, #12
 80135a2:	4668      	mov	r0, sp
 80135a4:	f000 fa14 	bl	80139d0 <__ieee754_rem_pio2f>
 80135a8:	0040      	lsls	r0, r0, #1
 80135aa:	f000 0002 	and.w	r0, r0, #2
 80135ae:	eddd 0a01 	vldr	s1, [sp, #4]
 80135b2:	ed9d 0a00 	vldr	s0, [sp]
 80135b6:	f1c0 0001 	rsb	r0, r0, #1
 80135ba:	f000 ff43 	bl	8014444 <__kernel_tanf>
 80135be:	b003      	add	sp, #12
 80135c0:	f85d fb04 	ldr.w	pc, [sp], #4
 80135c4:	eddf 0a03 	vldr	s1, [pc, #12]	; 80135d4 <tanf+0x50>
 80135c8:	2001      	movs	r0, #1
 80135ca:	f000 bf3b 	b.w	8014444 <__kernel_tanf>
 80135ce:	bf00      	nop
 80135d0:	3f490fda 	.word	0x3f490fda
 80135d4:	00000000 	.word	0x00000000

080135d8 <atan2f>:
 80135d8:	f000 b852 	b.w	8013680 <__ieee754_atan2f>

080135dc <logf>:
 80135dc:	b508      	push	{r3, lr}
 80135de:	ed2d 8b02 	vpush	{d8}
 80135e2:	eeb0 8a40 	vmov.f32	s16, s0
 80135e6:	f000 f8f3 	bl	80137d0 <__ieee754_logf>
 80135ea:	eeb4 8a48 	vcmp.f32	s16, s16
 80135ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80135f2:	d60f      	bvs.n	8013614 <logf+0x38>
 80135f4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80135f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80135fc:	dc0a      	bgt.n	8013614 <logf+0x38>
 80135fe:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8013602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013606:	d108      	bne.n	801361a <logf+0x3e>
 8013608:	f7fb fa52 	bl	800eab0 <__errno>
 801360c:	2322      	movs	r3, #34	; 0x22
 801360e:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8013634 <logf+0x58>
 8013612:	6003      	str	r3, [r0, #0]
 8013614:	ecbd 8b02 	vpop	{d8}
 8013618:	bd08      	pop	{r3, pc}
 801361a:	f7fb fa49 	bl	800eab0 <__errno>
 801361e:	ecbd 8b02 	vpop	{d8}
 8013622:	4603      	mov	r3, r0
 8013624:	2221      	movs	r2, #33	; 0x21
 8013626:	601a      	str	r2, [r3, #0]
 8013628:	4803      	ldr	r0, [pc, #12]	; (8013638 <logf+0x5c>)
 801362a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801362e:	f7fc badb 	b.w	800fbe8 <nanf>
 8013632:	bf00      	nop
 8013634:	ff800000 	.word	0xff800000
 8013638:	0802a4f4 	.word	0x0802a4f4

0801363c <sqrtf>:
 801363c:	b508      	push	{r3, lr}
 801363e:	ed2d 8b02 	vpush	{d8}
 8013642:	eeb0 8a40 	vmov.f32	s16, s0
 8013646:	f000 faf5 	bl	8013c34 <__ieee754_sqrtf>
 801364a:	eeb4 8a48 	vcmp.f32	s16, s16
 801364e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013652:	d606      	bvs.n	8013662 <sqrtf+0x26>
 8013654:	eddf 8a09 	vldr	s17, [pc, #36]	; 801367c <sqrtf+0x40>
 8013658:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801365c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013660:	d402      	bmi.n	8013668 <sqrtf+0x2c>
 8013662:	ecbd 8b02 	vpop	{d8}
 8013666:	bd08      	pop	{r3, pc}
 8013668:	f7fb fa22 	bl	800eab0 <__errno>
 801366c:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8013670:	ecbd 8b02 	vpop	{d8}
 8013674:	2321      	movs	r3, #33	; 0x21
 8013676:	6003      	str	r3, [r0, #0]
 8013678:	bd08      	pop	{r3, pc}
 801367a:	bf00      	nop
 801367c:	00000000 	.word	0x00000000

08013680 <__ieee754_atan2f>:
 8013680:	b510      	push	{r4, lr}
 8013682:	b082      	sub	sp, #8
 8013684:	edcd 0a01 	vstr	s1, [sp, #4]
 8013688:	9b01      	ldr	r3, [sp, #4]
 801368a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801368e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8013692:	eef0 7a40 	vmov.f32	s15, s0
 8013696:	dc30      	bgt.n	80136fa <__ieee754_atan2f+0x7a>
 8013698:	ee10 0a10 	vmov	r0, s0
 801369c:	f020 4100 	bic.w	r1, r0, #2147483648	; 0x80000000
 80136a0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80136a4:	dc29      	bgt.n	80136fa <__ieee754_atan2f+0x7a>
 80136a6:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 80136aa:	d042      	beq.n	8013732 <__ieee754_atan2f+0xb2>
 80136ac:	179c      	asrs	r4, r3, #30
 80136ae:	f004 0402 	and.w	r4, r4, #2
 80136b2:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80136b6:	b331      	cbz	r1, 8013706 <__ieee754_atan2f+0x86>
 80136b8:	b37a      	cbz	r2, 801371a <__ieee754_atan2f+0x9a>
 80136ba:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80136be:	d040      	beq.n	8013742 <__ieee754_atan2f+0xc2>
 80136c0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80136c4:	d029      	beq.n	801371a <__ieee754_atan2f+0x9a>
 80136c6:	1a8a      	subs	r2, r1, r2
 80136c8:	f1b2 5ff4 	cmp.w	r2, #511705088	; 0x1e800000
 80136cc:	ea4f 51e2 	mov.w	r1, r2, asr #23
 80136d0:	da34      	bge.n	801373c <__ieee754_atan2f+0xbc>
 80136d2:	2b00      	cmp	r3, #0
 80136d4:	da42      	bge.n	801375c <__ieee754_atan2f+0xdc>
 80136d6:	313c      	adds	r1, #60	; 0x3c
 80136d8:	da40      	bge.n	801375c <__ieee754_atan2f+0xdc>
 80136da:	ed9f 0a34 	vldr	s0, [pc, #208]	; 80137ac <__ieee754_atan2f+0x12c>
 80136de:	2c01      	cmp	r4, #1
 80136e0:	d04e      	beq.n	8013780 <__ieee754_atan2f+0x100>
 80136e2:	2c02      	cmp	r4, #2
 80136e4:	d043      	beq.n	801376e <__ieee754_atan2f+0xee>
 80136e6:	b164      	cbz	r4, 8013702 <__ieee754_atan2f+0x82>
 80136e8:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80137b0 <__ieee754_atan2f+0x130>
 80136ec:	eddf 7a31 	vldr	s15, [pc, #196]	; 80137b4 <__ieee754_atan2f+0x134>
 80136f0:	ee30 0a07 	vadd.f32	s0, s0, s14
 80136f4:	ee30 0a67 	vsub.f32	s0, s0, s15
 80136f8:	e003      	b.n	8013702 <__ieee754_atan2f+0x82>
 80136fa:	ed9d 7a01 	vldr	s14, [sp, #4]
 80136fe:	ee37 0a27 	vadd.f32	s0, s14, s15
 8013702:	b002      	add	sp, #8
 8013704:	bd10      	pop	{r4, pc}
 8013706:	2c02      	cmp	r4, #2
 8013708:	d010      	beq.n	801372c <__ieee754_atan2f+0xac>
 801370a:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 80137b8 <__ieee754_atan2f+0x138>
 801370e:	2c03      	cmp	r4, #3
 8013710:	bf18      	it	ne
 8013712:	eeb0 0a67 	vmovne.f32	s0, s15
 8013716:	b002      	add	sp, #8
 8013718:	bd10      	pop	{r4, pc}
 801371a:	ed9f 0a28 	vldr	s0, [pc, #160]	; 80137bc <__ieee754_atan2f+0x13c>
 801371e:	eddf 7a28 	vldr	s15, [pc, #160]	; 80137c0 <__ieee754_atan2f+0x140>
 8013722:	2800      	cmp	r0, #0
 8013724:	bfb8      	it	lt
 8013726:	eeb0 0a67 	vmovlt.f32	s0, s15
 801372a:	e7ea      	b.n	8013702 <__ieee754_atan2f+0x82>
 801372c:	ed9f 0a21 	vldr	s0, [pc, #132]	; 80137b4 <__ieee754_atan2f+0x134>
 8013730:	e7e7      	b.n	8013702 <__ieee754_atan2f+0x82>
 8013732:	b002      	add	sp, #8
 8013734:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013738:	f000 bf64 	b.w	8014604 <atanf>
 801373c:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 80137bc <__ieee754_atan2f+0x13c>
 8013740:	e7cd      	b.n	80136de <__ieee754_atan2f+0x5e>
 8013742:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8013746:	f104 34ff 	add.w	r4, r4, #4294967295
 801374a:	d020      	beq.n	801378e <__ieee754_atan2f+0x10e>
 801374c:	2c02      	cmp	r4, #2
 801374e:	d826      	bhi.n	801379e <__ieee754_atan2f+0x11e>
 8013750:	4b1c      	ldr	r3, [pc, #112]	; (80137c4 <__ieee754_atan2f+0x144>)
 8013752:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8013756:	ed94 0a00 	vldr	s0, [r4]
 801375a:	e7d2      	b.n	8013702 <__ieee754_atan2f+0x82>
 801375c:	ed9d 7a01 	vldr	s14, [sp, #4]
 8013760:	ee87 0a87 	vdiv.f32	s0, s15, s14
 8013764:	f001 f828 	bl	80147b8 <fabsf>
 8013768:	f000 ff4c 	bl	8014604 <atanf>
 801376c:	e7b7      	b.n	80136de <__ieee754_atan2f+0x5e>
 801376e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80137b0 <__ieee754_atan2f+0x130>
 8013772:	eddf 7a10 	vldr	s15, [pc, #64]	; 80137b4 <__ieee754_atan2f+0x134>
 8013776:	ee30 0a07 	vadd.f32	s0, s0, s14
 801377a:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801377e:	e7c0      	b.n	8013702 <__ieee754_atan2f+0x82>
 8013780:	ee10 3a10 	vmov	r3, s0
 8013784:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013788:	ee00 3a10 	vmov	s0, r3
 801378c:	e7b9      	b.n	8013702 <__ieee754_atan2f+0x82>
 801378e:	2c02      	cmp	r4, #2
 8013790:	d808      	bhi.n	80137a4 <__ieee754_atan2f+0x124>
 8013792:	4b0d      	ldr	r3, [pc, #52]	; (80137c8 <__ieee754_atan2f+0x148>)
 8013794:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8013798:	ed94 0a00 	vldr	s0, [r4]
 801379c:	e7b1      	b.n	8013702 <__ieee754_atan2f+0x82>
 801379e:	ed9f 0a03 	vldr	s0, [pc, #12]	; 80137ac <__ieee754_atan2f+0x12c>
 80137a2:	e7ae      	b.n	8013702 <__ieee754_atan2f+0x82>
 80137a4:	ed9f 0a09 	vldr	s0, [pc, #36]	; 80137cc <__ieee754_atan2f+0x14c>
 80137a8:	e7ab      	b.n	8013702 <__ieee754_atan2f+0x82>
 80137aa:	bf00      	nop
 80137ac:	00000000 	.word	0x00000000
 80137b0:	33bbbd2e 	.word	0x33bbbd2e
 80137b4:	40490fdb 	.word	0x40490fdb
 80137b8:	c0490fdb 	.word	0xc0490fdb
 80137bc:	3fc90fdb 	.word	0x3fc90fdb
 80137c0:	bfc90fdb 	.word	0xbfc90fdb
 80137c4:	0802a504 	.word	0x0802a504
 80137c8:	0802a4f8 	.word	0x0802a4f8
 80137cc:	3f490fdb 	.word	0x3f490fdb

080137d0 <__ieee754_logf>:
 80137d0:	ee10 3a10 	vmov	r3, s0
 80137d4:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 80137d8:	d02e      	beq.n	8013838 <__ieee754_logf+0x68>
 80137da:	2b00      	cmp	r3, #0
 80137dc:	db33      	blt.n	8013846 <__ieee754_logf+0x76>
 80137de:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80137e2:	da40      	bge.n	8013866 <__ieee754_logf+0x96>
 80137e4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80137e8:	db34      	blt.n	8013854 <__ieee754_logf+0x84>
 80137ea:	f04f 0c00 	mov.w	ip, #0
 80137ee:	4868      	ldr	r0, [pc, #416]	; (8013990 <__ieee754_logf+0x1c0>)
 80137f0:	f3c3 0116 	ubfx	r1, r3, #0, #23
 80137f4:	4408      	add	r0, r1
 80137f6:	f400 0200 	and.w	r2, r0, #8388608	; 0x800000
 80137fa:	f082 527e 	eor.w	r2, r2, #1065353216	; 0x3f800000
 80137fe:	430a      	orrs	r2, r1
 8013800:	15db      	asrs	r3, r3, #23
 8013802:	ee00 2a10 	vmov	s0, r2
 8013806:	3b7f      	subs	r3, #127	; 0x7f
 8013808:	4a62      	ldr	r2, [pc, #392]	; (8013994 <__ieee754_logf+0x1c4>)
 801380a:	4463      	add	r3, ip
 801380c:	f101 0c0f 	add.w	ip, r1, #15
 8013810:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8013814:	ea0c 0202 	and.w	r2, ip, r2
 8013818:	ee30 0a67 	vsub.f32	s0, s0, s15
 801381c:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 8013820:	bb22      	cbnz	r2, 801386c <__ieee754_logf+0x9c>
 8013822:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8013826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801382a:	d160      	bne.n	80138ee <__ieee754_logf+0x11e>
 801382c:	2b00      	cmp	r3, #0
 801382e:	f040 8092 	bne.w	8013956 <__ieee754_logf+0x186>
 8013832:	ed9f 0a59 	vldr	s0, [pc, #356]	; 8013998 <__ieee754_logf+0x1c8>
 8013836:	4770      	bx	lr
 8013838:	ed9f 7a58 	vldr	s14, [pc, #352]	; 801399c <__ieee754_logf+0x1cc>
 801383c:	eddf 7a56 	vldr	s15, [pc, #344]	; 8013998 <__ieee754_logf+0x1c8>
 8013840:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8013844:	4770      	bx	lr
 8013846:	ee70 7a40 	vsub.f32	s15, s0, s0
 801384a:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8013998 <__ieee754_logf+0x1c8>
 801384e:	ee87 0a87 	vdiv.f32	s0, s15, s14
 8013852:	4770      	bx	lr
 8013854:	eddf 7a52 	vldr	s15, [pc, #328]	; 80139a0 <__ieee754_logf+0x1d0>
 8013858:	ee60 7a27 	vmul.f32	s15, s0, s15
 801385c:	f06f 0c18 	mvn.w	ip, #24
 8013860:	ee17 3a90 	vmov	r3, s15
 8013864:	e7c3      	b.n	80137ee <__ieee754_logf+0x1e>
 8013866:	ee30 0a00 	vadd.f32	s0, s0, s0
 801386a:	4770      	bx	lr
 801386c:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8013870:	ee70 7a27 	vadd.f32	s15, s0, s15
 8013874:	ee07 3a10 	vmov	s14, r3
 8013878:	ee80 4a27 	vdiv.f32	s8, s0, s15
 801387c:	4849      	ldr	r0, [pc, #292]	; (80139a4 <__ieee754_logf+0x1d4>)
 801387e:	f5c1 1257 	rsb	r2, r1, #3522560	; 0x35c000
 8013882:	4408      	add	r0, r1
 8013884:	f502 7222 	add.w	r2, r2, #648	; 0x288
 8013888:	4302      	orrs	r2, r0
 801388a:	2a00      	cmp	r2, #0
 801388c:	ed9f 3a46 	vldr	s6, [pc, #280]	; 80139a8 <__ieee754_logf+0x1d8>
 8013890:	eddf 4a46 	vldr	s9, [pc, #280]	; 80139ac <__ieee754_logf+0x1dc>
 8013894:	eddf 5a46 	vldr	s11, [pc, #280]	; 80139b0 <__ieee754_logf+0x1e0>
 8013898:	eddf 3a46 	vldr	s7, [pc, #280]	; 80139b4 <__ieee754_logf+0x1e4>
 801389c:	ed9f 5a46 	vldr	s10, [pc, #280]	; 80139b8 <__ieee754_logf+0x1e8>
 80138a0:	eddf 7a46 	vldr	s15, [pc, #280]	; 80139bc <__ieee754_logf+0x1ec>
 80138a4:	eddf 6a46 	vldr	s13, [pc, #280]	; 80139c0 <__ieee754_logf+0x1f0>
 80138a8:	ee24 6a04 	vmul.f32	s12, s8, s8
 80138ac:	eef8 2ac7 	vcvt.f32.s32	s5, s14
 80138b0:	ee26 7a06 	vmul.f32	s14, s12, s12
 80138b4:	eee7 4a03 	vfma.f32	s9, s14, s6
 80138b8:	eea7 5a23 	vfma.f32	s10, s14, s7
 80138bc:	eee4 5a87 	vfma.f32	s11, s9, s14
 80138c0:	eee5 6a07 	vfma.f32	s13, s10, s14
 80138c4:	eee5 7a87 	vfma.f32	s15, s11, s14
 80138c8:	ee67 7a86 	vmul.f32	s15, s15, s12
 80138cc:	eee6 7a87 	vfma.f32	s15, s13, s14
 80138d0:	dd2a      	ble.n	8013928 <__ieee754_logf+0x158>
 80138d2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80138d6:	ee20 7a07 	vmul.f32	s14, s0, s14
 80138da:	ee27 7a00 	vmul.f32	s14, s14, s0
 80138de:	bb4b      	cbnz	r3, 8013934 <__ieee754_logf+0x164>
 80138e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80138e4:	eea7 7ac4 	vfms.f32	s14, s15, s8
 80138e8:	ee30 0a47 	vsub.f32	s0, s0, s14
 80138ec:	4770      	bx	lr
 80138ee:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80138f2:	eddf 6a34 	vldr	s13, [pc, #208]	; 80139c4 <__ieee754_logf+0x1f4>
 80138f6:	eef0 7a47 	vmov.f32	s15, s14
 80138fa:	eee0 7a66 	vfms.f32	s15, s0, s13
 80138fe:	ee20 7a00 	vmul.f32	s14, s0, s0
 8013902:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013906:	2b00      	cmp	r3, #0
 8013908:	d0ee      	beq.n	80138e8 <__ieee754_logf+0x118>
 801390a:	ee07 3a90 	vmov	s15, r3
 801390e:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 80139c8 <__ieee754_logf+0x1f8>
 8013912:	eddf 6a2e 	vldr	s13, [pc, #184]	; 80139cc <__ieee754_logf+0x1fc>
 8013916:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801391a:	eea7 7ac6 	vfms.f32	s14, s15, s12
 801391e:	ee37 0a40 	vsub.f32	s0, s14, s0
 8013922:	ee97 0aa6 	vfnms.f32	s0, s15, s13
 8013926:	4770      	bx	lr
 8013928:	bb13      	cbnz	r3, 8013970 <__ieee754_logf+0x1a0>
 801392a:	ee70 7a67 	vsub.f32	s15, s0, s15
 801392e:	eea7 0ac4 	vfms.f32	s0, s15, s8
 8013932:	4770      	bx	lr
 8013934:	eddf 6a24 	vldr	s13, [pc, #144]	; 80139c8 <__ieee754_logf+0x1f8>
 8013938:	ed9f 6a24 	vldr	s12, [pc, #144]	; 80139cc <__ieee754_logf+0x1fc>
 801393c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013940:	ee62 6aa6 	vmul.f32	s13, s5, s13
 8013944:	eee7 6a84 	vfma.f32	s13, s15, s8
 8013948:	ee37 7a66 	vsub.f32	s14, s14, s13
 801394c:	ee37 0a40 	vsub.f32	s0, s14, s0
 8013950:	ee92 0a86 	vfnms.f32	s0, s5, s12
 8013954:	4770      	bx	lr
 8013956:	ee07 3a90 	vmov	s15, r3
 801395a:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 80139c8 <__ieee754_logf+0x1f8>
 801395e:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80139cc <__ieee754_logf+0x1fc>
 8013962:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013966:	ee27 0a80 	vmul.f32	s0, s15, s0
 801396a:	eea7 0a87 	vfma.f32	s0, s15, s14
 801396e:	4770      	bx	lr
 8013970:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80139c8 <__ieee754_logf+0x1f8>
 8013974:	eddf 6a15 	vldr	s13, [pc, #84]	; 80139cc <__ieee754_logf+0x1fc>
 8013978:	ee70 7a67 	vsub.f32	s15, s0, s15
 801397c:	ee27 7a62 	vnmul.f32	s14, s14, s5
 8013980:	eea7 7a84 	vfma.f32	s14, s15, s8
 8013984:	ee37 0a40 	vsub.f32	s0, s14, s0
 8013988:	ee92 0aa6 	vfnms.f32	s0, s5, s13
 801398c:	4770      	bx	lr
 801398e:	bf00      	nop
 8013990:	004afb20 	.word	0x004afb20
 8013994:	007ffff0 	.word	0x007ffff0
 8013998:	00000000 	.word	0x00000000
 801399c:	cc000000 	.word	0xcc000000
 80139a0:	4c000000 	.word	0x4c000000
 80139a4:	ffcf5c30 	.word	0xffcf5c30
 80139a8:	3e178897 	.word	0x3e178897
 80139ac:	3e3a3325 	.word	0x3e3a3325
 80139b0:	3e924925 	.word	0x3e924925
 80139b4:	3e1cd04f 	.word	0x3e1cd04f
 80139b8:	3e638e29 	.word	0x3e638e29
 80139bc:	3f2aaaab 	.word	0x3f2aaaab
 80139c0:	3ecccccd 	.word	0x3ecccccd
 80139c4:	3eaaaaab 	.word	0x3eaaaaab
 80139c8:	3717f7d1 	.word	0x3717f7d1
 80139cc:	3f317180 	.word	0x3f317180

080139d0 <__ieee754_rem_pio2f>:
 80139d0:	b570      	push	{r4, r5, r6, lr}
 80139d2:	ee10 3a10 	vmov	r3, s0
 80139d6:	4a89      	ldr	r2, [pc, #548]	; (8013bfc <__ieee754_rem_pio2f+0x22c>)
 80139d8:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 80139dc:	4294      	cmp	r4, r2
 80139de:	b086      	sub	sp, #24
 80139e0:	4605      	mov	r5, r0
 80139e2:	dd70      	ble.n	8013ac6 <__ieee754_rem_pio2f+0xf6>
 80139e4:	4a86      	ldr	r2, [pc, #536]	; (8013c00 <__ieee754_rem_pio2f+0x230>)
 80139e6:	4294      	cmp	r4, r2
 80139e8:	ee10 6a10 	vmov	r6, s0
 80139ec:	dc22      	bgt.n	8013a34 <__ieee754_rem_pio2f+0x64>
 80139ee:	2b00      	cmp	r3, #0
 80139f0:	eddf 7a84 	vldr	s15, [pc, #528]	; 8013c04 <__ieee754_rem_pio2f+0x234>
 80139f4:	4a84      	ldr	r2, [pc, #528]	; (8013c08 <__ieee754_rem_pio2f+0x238>)
 80139f6:	f024 040f 	bic.w	r4, r4, #15
 80139fa:	eeb0 7a40 	vmov.f32	s14, s0
 80139fe:	f340 80e4 	ble.w	8013bca <__ieee754_rem_pio2f+0x1fa>
 8013a02:	4294      	cmp	r4, r2
 8013a04:	ee70 7a67 	vsub.f32	s15, s0, s15
 8013a08:	bf09      	itett	eq
 8013a0a:	eddf 6a80 	vldreq	s13, [pc, #512]	; 8013c0c <__ieee754_rem_pio2f+0x23c>
 8013a0e:	ed9f 7a80 	vldrne	s14, [pc, #512]	; 8013c10 <__ieee754_rem_pio2f+0x240>
 8013a12:	ed9f 7a80 	vldreq	s14, [pc, #512]	; 8013c14 <__ieee754_rem_pio2f+0x244>
 8013a16:	ee77 7ae6 	vsubeq.f32	s15, s15, s13
 8013a1a:	2001      	movs	r0, #1
 8013a1c:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8013a20:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013a24:	edc5 6a00 	vstr	s13, [r5]
 8013a28:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013a2c:	edc5 7a01 	vstr	s15, [r5, #4]
 8013a30:	b006      	add	sp, #24
 8013a32:	bd70      	pop	{r4, r5, r6, pc}
 8013a34:	4a78      	ldr	r2, [pc, #480]	; (8013c18 <__ieee754_rem_pio2f+0x248>)
 8013a36:	4294      	cmp	r4, r2
 8013a38:	dd54      	ble.n	8013ae4 <__ieee754_rem_pio2f+0x114>
 8013a3a:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8013a3e:	da49      	bge.n	8013ad4 <__ieee754_rem_pio2f+0x104>
 8013a40:	15e2      	asrs	r2, r4, #23
 8013a42:	3a86      	subs	r2, #134	; 0x86
 8013a44:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 8013a48:	ee07 3a90 	vmov	s15, r3
 8013a4c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8013a50:	eddf 6a72 	vldr	s13, [pc, #456]	; 8013c1c <__ieee754_rem_pio2f+0x24c>
 8013a54:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8013a58:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013a5c:	ed8d 7a03 	vstr	s14, [sp, #12]
 8013a60:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8013a64:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8013a68:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8013a6c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013a70:	ed8d 7a04 	vstr	s14, [sp, #16]
 8013a74:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8013a78:	eef5 7a40 	vcmp.f32	s15, #0.0
 8013a7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a80:	edcd 7a05 	vstr	s15, [sp, #20]
 8013a84:	f040 8090 	bne.w	8013ba8 <__ieee754_rem_pio2f+0x1d8>
 8013a88:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8013a8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a90:	bf14      	ite	ne
 8013a92:	2302      	movne	r3, #2
 8013a94:	2301      	moveq	r3, #1
 8013a96:	4962      	ldr	r1, [pc, #392]	; (8013c20 <__ieee754_rem_pio2f+0x250>)
 8013a98:	9101      	str	r1, [sp, #4]
 8013a9a:	2102      	movs	r1, #2
 8013a9c:	9100      	str	r1, [sp, #0]
 8013a9e:	a803      	add	r0, sp, #12
 8013aa0:	4629      	mov	r1, r5
 8013aa2:	f000 f94d 	bl	8013d40 <__kernel_rem_pio2f>
 8013aa6:	2e00      	cmp	r6, #0
 8013aa8:	dac2      	bge.n	8013a30 <__ieee754_rem_pio2f+0x60>
 8013aaa:	ed95 7a00 	vldr	s14, [r5]
 8013aae:	edd5 7a01 	vldr	s15, [r5, #4]
 8013ab2:	eeb1 7a47 	vneg.f32	s14, s14
 8013ab6:	eef1 7a67 	vneg.f32	s15, s15
 8013aba:	ed85 7a00 	vstr	s14, [r5]
 8013abe:	edc5 7a01 	vstr	s15, [r5, #4]
 8013ac2:	4240      	negs	r0, r0
 8013ac4:	e7b4      	b.n	8013a30 <__ieee754_rem_pio2f+0x60>
 8013ac6:	2200      	movs	r2, #0
 8013ac8:	ed85 0a00 	vstr	s0, [r5]
 8013acc:	6042      	str	r2, [r0, #4]
 8013ace:	2000      	movs	r0, #0
 8013ad0:	b006      	add	sp, #24
 8013ad2:	bd70      	pop	{r4, r5, r6, pc}
 8013ad4:	ee70 7a40 	vsub.f32	s15, s0, s0
 8013ad8:	2000      	movs	r0, #0
 8013ada:	edc5 7a01 	vstr	s15, [r5, #4]
 8013ade:	edc5 7a00 	vstr	s15, [r5]
 8013ae2:	e7a5      	b.n	8013a30 <__ieee754_rem_pio2f+0x60>
 8013ae4:	f000 fe68 	bl	80147b8 <fabsf>
 8013ae8:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8013c24 <__ieee754_rem_pio2f+0x254>
 8013aec:	ed9f 6a45 	vldr	s12, [pc, #276]	; 8013c04 <__ieee754_rem_pio2f+0x234>
 8013af0:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8013af4:	eee0 7a07 	vfma.f32	s15, s0, s14
 8013af8:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8013c10 <__ieee754_rem_pio2f+0x240>
 8013afc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013b00:	ee17 0a90 	vmov	r0, s15
 8013b04:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8013b08:	281f      	cmp	r0, #31
 8013b0a:	eea6 0ac6 	vfms.f32	s0, s13, s12
 8013b0e:	ee66 7a87 	vmul.f32	s15, s13, s14
 8013b12:	eeb1 6a66 	vneg.f32	s12, s13
 8013b16:	dc1e      	bgt.n	8013b56 <__ieee754_rem_pio2f+0x186>
 8013b18:	4a43      	ldr	r2, [pc, #268]	; (8013c28 <__ieee754_rem_pio2f+0x258>)
 8013b1a:	1e41      	subs	r1, r0, #1
 8013b1c:	f024 03ff 	bic.w	r3, r4, #255	; 0xff
 8013b20:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8013b24:	4293      	cmp	r3, r2
 8013b26:	d016      	beq.n	8013b56 <__ieee754_rem_pio2f+0x186>
 8013b28:	ee30 7a67 	vsub.f32	s14, s0, s15
 8013b2c:	ed85 7a00 	vstr	s14, [r5]
 8013b30:	ee30 0a47 	vsub.f32	s0, s0, s14
 8013b34:	2e00      	cmp	r6, #0
 8013b36:	ee30 0a67 	vsub.f32	s0, s0, s15
 8013b3a:	ed85 0a01 	vstr	s0, [r5, #4]
 8013b3e:	f6bf af77 	bge.w	8013a30 <__ieee754_rem_pio2f+0x60>
 8013b42:	eeb1 7a47 	vneg.f32	s14, s14
 8013b46:	eeb1 0a40 	vneg.f32	s0, s0
 8013b4a:	ed85 7a00 	vstr	s14, [r5]
 8013b4e:	ed85 0a01 	vstr	s0, [r5, #4]
 8013b52:	4240      	negs	r0, r0
 8013b54:	e76c      	b.n	8013a30 <__ieee754_rem_pio2f+0x60>
 8013b56:	ee30 7a67 	vsub.f32	s14, s0, s15
 8013b5a:	15e2      	asrs	r2, r4, #23
 8013b5c:	ee17 3a10 	vmov	r3, s14
 8013b60:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 8013b64:	ebc3 54d4 	rsb	r4, r3, r4, lsr #23
 8013b68:	2c08      	cmp	r4, #8
 8013b6a:	dddf      	ble.n	8013b2c <__ieee754_rem_pio2f+0x15c>
 8013b6c:	eddf 7a27 	vldr	s15, [pc, #156]	; 8013c0c <__ieee754_rem_pio2f+0x23c>
 8013b70:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8013c14 <__ieee754_rem_pio2f+0x244>
 8013b74:	eef0 5a40 	vmov.f32	s11, s0
 8013b78:	eee6 5a27 	vfma.f32	s11, s12, s15
 8013b7c:	ee30 0a65 	vsub.f32	s0, s0, s11
 8013b80:	eea6 0a27 	vfma.f32	s0, s12, s15
 8013b84:	eef0 7a40 	vmov.f32	s15, s0
 8013b88:	eed6 7a87 	vfnms.f32	s15, s13, s14
 8013b8c:	ee35 7ae7 	vsub.f32	s14, s11, s15
 8013b90:	ee17 3a10 	vmov	r3, s14
 8013b94:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 8013b98:	1ad2      	subs	r2, r2, r3
 8013b9a:	2a19      	cmp	r2, #25
 8013b9c:	dc06      	bgt.n	8013bac <__ieee754_rem_pio2f+0x1dc>
 8013b9e:	eeb0 0a65 	vmov.f32	s0, s11
 8013ba2:	ed85 7a00 	vstr	s14, [r5]
 8013ba6:	e7c3      	b.n	8013b30 <__ieee754_rem_pio2f+0x160>
 8013ba8:	2303      	movs	r3, #3
 8013baa:	e774      	b.n	8013a96 <__ieee754_rem_pio2f+0xc6>
 8013bac:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8013c2c <__ieee754_rem_pio2f+0x25c>
 8013bb0:	ed9f 5a1f 	vldr	s10, [pc, #124]	; 8013c30 <__ieee754_rem_pio2f+0x260>
 8013bb4:	eeb0 0a65 	vmov.f32	s0, s11
 8013bb8:	eea6 0a07 	vfma.f32	s0, s12, s14
 8013bbc:	ee75 7ac0 	vsub.f32	s15, s11, s0
 8013bc0:	eee6 7a07 	vfma.f32	s15, s12, s14
 8013bc4:	eed6 7a85 	vfnms.f32	s15, s13, s10
 8013bc8:	e7ae      	b.n	8013b28 <__ieee754_rem_pio2f+0x158>
 8013bca:	4294      	cmp	r4, r2
 8013bcc:	ee70 7a27 	vadd.f32	s15, s0, s15
 8013bd0:	bf09      	itett	eq
 8013bd2:	eddf 6a0e 	vldreq	s13, [pc, #56]	; 8013c0c <__ieee754_rem_pio2f+0x23c>
 8013bd6:	ed9f 7a0e 	vldrne	s14, [pc, #56]	; 8013c10 <__ieee754_rem_pio2f+0x240>
 8013bda:	ed9f 7a0e 	vldreq	s14, [pc, #56]	; 8013c14 <__ieee754_rem_pio2f+0x244>
 8013bde:	ee77 7aa6 	vaddeq.f32	s15, s15, s13
 8013be2:	f04f 30ff 	mov.w	r0, #4294967295
 8013be6:	ee77 6a87 	vadd.f32	s13, s15, s14
 8013bea:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8013bee:	edc5 6a00 	vstr	s13, [r5]
 8013bf2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013bf6:	edc5 7a01 	vstr	s15, [r5, #4]
 8013bfa:	e719      	b.n	8013a30 <__ieee754_rem_pio2f+0x60>
 8013bfc:	3f490fd8 	.word	0x3f490fd8
 8013c00:	4016cbe3 	.word	0x4016cbe3
 8013c04:	3fc90f80 	.word	0x3fc90f80
 8013c08:	3fc90fd0 	.word	0x3fc90fd0
 8013c0c:	37354400 	.word	0x37354400
 8013c10:	37354443 	.word	0x37354443
 8013c14:	2e85a308 	.word	0x2e85a308
 8013c18:	43490f80 	.word	0x43490f80
 8013c1c:	43800000 	.word	0x43800000
 8013c20:	0802a590 	.word	0x0802a590
 8013c24:	3f22f984 	.word	0x3f22f984
 8013c28:	0802a510 	.word	0x0802a510
 8013c2c:	2e85a300 	.word	0x2e85a300
 8013c30:	248d3132 	.word	0x248d3132

08013c34 <__ieee754_sqrtf>:
 8013c34:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8013c38:	4770      	bx	lr
 8013c3a:	bf00      	nop

08013c3c <__kernel_cosf>:
 8013c3c:	ee10 3a10 	vmov	r3, s0
 8013c40:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013c44:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8013c48:	da2c      	bge.n	8013ca4 <__kernel_cosf+0x68>
 8013c4a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8013c4e:	ee17 3a90 	vmov	r3, s15
 8013c52:	2b00      	cmp	r3, #0
 8013c54:	d060      	beq.n	8013d18 <__kernel_cosf+0xdc>
 8013c56:	ee20 7a00 	vmul.f32	s14, s0, s0
 8013c5a:	eddf 7a31 	vldr	s15, [pc, #196]	; 8013d20 <__kernel_cosf+0xe4>
 8013c5e:	ed9f 5a31 	vldr	s10, [pc, #196]	; 8013d24 <__kernel_cosf+0xe8>
 8013c62:	eddf 5a31 	vldr	s11, [pc, #196]	; 8013d28 <__kernel_cosf+0xec>
 8013c66:	ed9f 6a31 	vldr	s12, [pc, #196]	; 8013d2c <__kernel_cosf+0xf0>
 8013c6a:	eddf 6a31 	vldr	s13, [pc, #196]	; 8013d30 <__kernel_cosf+0xf4>
 8013c6e:	eea7 5a27 	vfma.f32	s10, s14, s15
 8013c72:	eddf 7a30 	vldr	s15, [pc, #192]	; 8013d34 <__kernel_cosf+0xf8>
 8013c76:	eee7 5a05 	vfma.f32	s11, s14, s10
 8013c7a:	eea7 6a25 	vfma.f32	s12, s14, s11
 8013c7e:	eee7 7a06 	vfma.f32	s15, s14, s12
 8013c82:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013c86:	ee67 6a26 	vmul.f32	s13, s14, s13
 8013c8a:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 8013c8e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8013c92:	eee7 0a26 	vfma.f32	s1, s14, s13
 8013c96:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8013c9a:	eed7 0a27 	vfnms.f32	s1, s14, s15
 8013c9e:	ee30 0a60 	vsub.f32	s0, s0, s1
 8013ca2:	4770      	bx	lr
 8013ca4:	ee20 7a00 	vmul.f32	s14, s0, s0
 8013ca8:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8013d20 <__kernel_cosf+0xe4>
 8013cac:	ed9f 5a1d 	vldr	s10, [pc, #116]	; 8013d24 <__kernel_cosf+0xe8>
 8013cb0:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8013d28 <__kernel_cosf+0xec>
 8013cb4:	ed9f 6a1d 	vldr	s12, [pc, #116]	; 8013d2c <__kernel_cosf+0xf0>
 8013cb8:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8013d30 <__kernel_cosf+0xf4>
 8013cbc:	4a1e      	ldr	r2, [pc, #120]	; (8013d38 <__kernel_cosf+0xfc>)
 8013cbe:	eea7 5a27 	vfma.f32	s10, s14, s15
 8013cc2:	4293      	cmp	r3, r2
 8013cc4:	eddf 7a1b 	vldr	s15, [pc, #108]	; 8013d34 <__kernel_cosf+0xf8>
 8013cc8:	eee5 5a07 	vfma.f32	s11, s10, s14
 8013ccc:	eea5 6a87 	vfma.f32	s12, s11, s14
 8013cd0:	eee6 7a07 	vfma.f32	s15, s12, s14
 8013cd4:	eee7 6a87 	vfma.f32	s13, s15, s14
 8013cd8:	ee66 6a87 	vmul.f32	s13, s13, s14
 8013cdc:	ddd5      	ble.n	8013c8a <__kernel_cosf+0x4e>
 8013cde:	4a17      	ldr	r2, [pc, #92]	; (8013d3c <__kernel_cosf+0x100>)
 8013ce0:	4293      	cmp	r3, r2
 8013ce2:	dc14      	bgt.n	8013d0e <__kernel_cosf+0xd2>
 8013ce4:	f103 437f 	add.w	r3, r3, #4278190080	; 0xff000000
 8013ce8:	ee07 3a90 	vmov	s15, r3
 8013cec:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8013cf0:	ee36 6a67 	vsub.f32	s12, s12, s15
 8013cf4:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 8013cf8:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8013cfc:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8013d00:	eee7 0a26 	vfma.f32	s1, s14, s13
 8013d04:	ee77 0ae0 	vsub.f32	s1, s15, s1
 8013d08:	ee36 0a60 	vsub.f32	s0, s12, s1
 8013d0c:	4770      	bx	lr
 8013d0e:	eeb6 6a07 	vmov.f32	s12, #103	; 0x3f380000  0.7187500
 8013d12:	eef5 7a02 	vmov.f32	s15, #82	; 0x3e900000  0.2812500
 8013d16:	e7ed      	b.n	8013cf4 <__kernel_cosf+0xb8>
 8013d18:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8013d1c:	4770      	bx	lr
 8013d1e:	bf00      	nop
 8013d20:	ad47d74e 	.word	0xad47d74e
 8013d24:	310f74f6 	.word	0x310f74f6
 8013d28:	b493f27c 	.word	0xb493f27c
 8013d2c:	37d00d01 	.word	0x37d00d01
 8013d30:	3d2aaaab 	.word	0x3d2aaaab
 8013d34:	bab60b61 	.word	0xbab60b61
 8013d38:	3e999999 	.word	0x3e999999
 8013d3c:	3f480000 	.word	0x3f480000

08013d40 <__kernel_rem_pio2f>:
 8013d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d44:	ed2d 8b04 	vpush	{d8-d9}
 8013d48:	b0db      	sub	sp, #364	; 0x16c
 8013d4a:	461c      	mov	r4, r3
 8013d4c:	9303      	str	r3, [sp, #12]
 8013d4e:	9106      	str	r1, [sp, #24]
 8013d50:	4ba2      	ldr	r3, [pc, #648]	; (8013fdc <__kernel_rem_pio2f+0x29c>)
 8013d52:	9968      	ldr	r1, [sp, #416]	; 0x1a0
 8013d54:	9208      	str	r2, [sp, #32]
 8013d56:	f853 5021 	ldr.w	r5, [r3, r1, lsl #2]
 8013d5a:	1d11      	adds	r1, r2, #4
 8013d5c:	4682      	mov	sl, r0
 8013d5e:	f104 38ff 	add.w	r8, r4, #4294967295
 8013d62:	f2c0 82a3 	blt.w	80142ac <__kernel_rem_pio2f+0x56c>
 8013d66:	1ed3      	subs	r3, r2, #3
 8013d68:	bf48      	it	mi
 8013d6a:	1d13      	addmi	r3, r2, #4
 8013d6c:	10db      	asrs	r3, r3, #3
 8013d6e:	9302      	str	r3, [sp, #8]
 8013d70:	3301      	adds	r3, #1
 8013d72:	00db      	lsls	r3, r3, #3
 8013d74:	9307      	str	r3, [sp, #28]
 8013d76:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8013d7a:	1a9b      	subs	r3, r3, r2
 8013d7c:	9305      	str	r3, [sp, #20]
 8013d7e:	9b02      	ldr	r3, [sp, #8]
 8013d80:	eb15 0108 	adds.w	r1, r5, r8
 8013d84:	eba3 0308 	sub.w	r3, r3, r8
 8013d88:	d416      	bmi.n	8013db8 <__kernel_rem_pio2f+0x78>
 8013d8a:	3101      	adds	r1, #1
 8013d8c:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8013fe0 <__kernel_rem_pio2f+0x2a0>
 8013d90:	9869      	ldr	r0, [sp, #420]	; 0x1a4
 8013d92:	4419      	add	r1, r3
 8013d94:	aa1e      	add	r2, sp, #120	; 0x78
 8013d96:	2b00      	cmp	r3, #0
 8013d98:	bfa4      	itt	ge
 8013d9a:	f850 4023 	ldrge.w	r4, [r0, r3, lsl #2]
 8013d9e:	ee07 4a90 	vmovge	s15, r4
 8013da2:	f103 0301 	add.w	r3, r3, #1
 8013da6:	bfac      	ite	ge
 8013da8:	eef8 7ae7 	vcvtge.f32.s32	s15, s15
 8013dac:	eef0 7a47 	vmovlt.f32	s15, s14
 8013db0:	428b      	cmp	r3, r1
 8013db2:	ece2 7a01 	vstmia	r2!, {s15}
 8013db6:	d1ee      	bne.n	8013d96 <__kernel_rem_pio2f+0x56>
 8013db8:	2d00      	cmp	r5, #0
 8013dba:	f2c0 82e7 	blt.w	801438c <__kernel_rem_pio2f+0x64c>
 8013dbe:	9b03      	ldr	r3, [sp, #12]
 8013dc0:	aa1e      	add	r2, sp, #120	; 0x78
 8013dc2:	eb02 0483 	add.w	r4, r2, r3, lsl #2
 8013dc6:	ae46      	add	r6, sp, #280	; 0x118
 8013dc8:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 8013dcc:	4640      	mov	r0, r8
 8013dce:	18ef      	adds	r7, r5, r3
 8013dd0:	eb0a 0183 	add.w	r1, sl, r3, lsl #2
 8013dd4:	f1b8 0f00 	cmp.w	r8, #0
 8013dd8:	eddf 7a81 	vldr	s15, [pc, #516]	; 8013fe0 <__kernel_rem_pio2f+0x2a0>
 8013ddc:	db09      	blt.n	8013df2 <__kernel_rem_pio2f+0xb2>
 8013dde:	4622      	mov	r2, r4
 8013de0:	4653      	mov	r3, sl
 8013de2:	ecf3 6a01 	vldmia	r3!, {s13}
 8013de6:	ed32 7a01 	vldmdb	r2!, {s14}
 8013dea:	428b      	cmp	r3, r1
 8013dec:	eee6 7a87 	vfma.f32	s15, s13, s14
 8013df0:	d1f7      	bne.n	8013de2 <__kernel_rem_pio2f+0xa2>
 8013df2:	3001      	adds	r0, #1
 8013df4:	42b8      	cmp	r0, r7
 8013df6:	ece6 7a01 	vstmia	r6!, {s15}
 8013dfa:	f104 0404 	add.w	r4, r4, #4
 8013dfe:	d1e9      	bne.n	8013dd4 <__kernel_rem_pio2f+0x94>
 8013e00:	ab09      	add	r3, sp, #36	; 0x24
 8013e02:	af0a      	add	r7, sp, #40	; 0x28
 8013e04:	eb03 0985 	add.w	r9, r3, r5, lsl #2
 8013e08:	eb07 0385 	add.w	r3, r7, r5, lsl #2
 8013e0c:	3b08      	subs	r3, #8
 8013e0e:	ed9f 9a76 	vldr	s18, [pc, #472]	; 8013fe8 <__kernel_rem_pio2f+0x2a8>
 8013e12:	eddf 8a74 	vldr	s17, [pc, #464]	; 8013fe4 <__kernel_rem_pio2f+0x2a4>
 8013e16:	9805      	ldr	r0, [sp, #20]
 8013e18:	9304      	str	r3, [sp, #16]
 8013e1a:	eb0a 040c 	add.w	r4, sl, ip
 8013e1e:	ae46      	add	r6, sp, #280	; 0x118
 8013e20:	9500      	str	r5, [sp, #0]
 8013e22:	ab5a      	add	r3, sp, #360	; 0x168
 8013e24:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8013e28:	2d00      	cmp	r5, #0
 8013e2a:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 8013e2e:	ea4f 0b85 	mov.w	fp, r5, lsl #2
 8013e32:	dd16      	ble.n	8013e62 <__kernel_rem_pio2f+0x122>
 8013e34:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 8013e38:	463a      	mov	r2, r7
 8013e3a:	ee60 7a09 	vmul.f32	s15, s0, s18
 8013e3e:	eeb0 7a40 	vmov.f32	s14, s0
 8013e42:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013e46:	ed73 6a01 	vldmdb	r3!, {s13}
 8013e4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013e4e:	42b3      	cmp	r3, r6
 8013e50:	eea7 7ae8 	vfms.f32	s14, s15, s17
 8013e54:	ee37 0aa6 	vadd.f32	s0, s15, s13
 8013e58:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8013e5c:	eca2 7a01 	vstmia	r2!, {s14}
 8013e60:	d1eb      	bne.n	8013e3a <__kernel_rem_pio2f+0xfa>
 8013e62:	9001      	str	r0, [sp, #4]
 8013e64:	f000 fcf6 	bl	8014854 <scalbnf>
 8013e68:	eeb0 8a40 	vmov.f32	s16, s0
 8013e6c:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8013e70:	ee28 0a00 	vmul.f32	s0, s16, s0
 8013e74:	f000 fca8 	bl	80147c8 <floorf>
 8013e78:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8013e7c:	eea0 8a67 	vfms.f32	s16, s0, s15
 8013e80:	9801      	ldr	r0, [sp, #4]
 8013e82:	2800      	cmp	r0, #0
 8013e84:	eefd 9ac8 	vcvt.s32.f32	s19, s16
 8013e88:	eef8 7ae9 	vcvt.f32.s32	s15, s19
 8013e8c:	ee38 8a67 	vsub.f32	s16, s16, s15
 8013e90:	dd79      	ble.n	8013f86 <__kernel_rem_pio2f+0x246>
 8013e92:	f105 3eff 	add.w	lr, r5, #4294967295
 8013e96:	f1c0 0308 	rsb	r3, r0, #8
 8013e9a:	f857 102e 	ldr.w	r1, [r7, lr, lsl #2]
 8013e9e:	fa41 fc03 	asr.w	ip, r1, r3
 8013ea2:	fa0c f303 	lsl.w	r3, ip, r3
 8013ea6:	1acb      	subs	r3, r1, r3
 8013ea8:	f1c0 0207 	rsb	r2, r0, #7
 8013eac:	ee19 1a90 	vmov	r1, s19
 8013eb0:	fa43 f202 	asr.w	r2, r3, r2
 8013eb4:	4461      	add	r1, ip
 8013eb6:	2a00      	cmp	r2, #0
 8013eb8:	f847 302e 	str.w	r3, [r7, lr, lsl #2]
 8013ebc:	ee09 1a90 	vmov	s19, r1
 8013ec0:	dc69      	bgt.n	8013f96 <__kernel_rem_pio2f+0x256>
 8013ec2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8013ec6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013eca:	f040 80c0 	bne.w	801404e <__kernel_rem_pio2f+0x30e>
 8013ece:	9b00      	ldr	r3, [sp, #0]
 8013ed0:	f105 3bff 	add.w	fp, r5, #4294967295
 8013ed4:	455b      	cmp	r3, fp
 8013ed6:	dc10      	bgt.n	8013efa <__kernel_rem_pio2f+0x1ba>
 8013ed8:	f105 4380 	add.w	r3, r5, #1073741824	; 0x40000000
 8013edc:	3b01      	subs	r3, #1
 8013ede:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8013ee2:	2100      	movs	r1, #0
 8013ee4:	4694      	mov	ip, r2
 8013ee6:	f853 2904 	ldr.w	r2, [r3], #-4
 8013eea:	454b      	cmp	r3, r9
 8013eec:	ea41 0102 	orr.w	r1, r1, r2
 8013ef0:	d1f9      	bne.n	8013ee6 <__kernel_rem_pio2f+0x1a6>
 8013ef2:	4662      	mov	r2, ip
 8013ef4:	2900      	cmp	r1, #0
 8013ef6:	f040 80f2 	bne.w	80140de <__kernel_rem_pio2f+0x39e>
 8013efa:	9b00      	ldr	r3, [sp, #0]
 8013efc:	3b01      	subs	r3, #1
 8013efe:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8013f02:	2b00      	cmp	r3, #0
 8013f04:	f040 80e7 	bne.w	80140d6 <__kernel_rem_pio2f+0x396>
 8013f08:	9b04      	ldr	r3, [sp, #16]
 8013f0a:	f04f 0c01 	mov.w	ip, #1
 8013f0e:	f853 2904 	ldr.w	r2, [r3], #-4
 8013f12:	f10c 0c01 	add.w	ip, ip, #1
 8013f16:	2a00      	cmp	r2, #0
 8013f18:	d0f9      	beq.n	8013f0e <__kernel_rem_pio2f+0x1ce>
 8013f1a:	1c6b      	adds	r3, r5, #1
 8013f1c:	44ac      	add	ip, r5
 8013f1e:	469e      	mov	lr, r3
 8013f20:	9a03      	ldr	r2, [sp, #12]
 8013f22:	1951      	adds	r1, r2, r5
 8013f24:	9a02      	ldr	r2, [sp, #8]
 8013f26:	eb02 0b03 	add.w	fp, r2, r3
 8013f2a:	f10b 4b80 	add.w	fp, fp, #1073741824	; 0x40000000
 8013f2e:	9a69      	ldr	r2, [sp, #420]	; 0x1a4
 8013f30:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013f34:	eb06 0583 	add.w	r5, r6, r3, lsl #2
 8013f38:	ab1e      	add	r3, sp, #120	; 0x78
 8013f3a:	eb02 0b8b 	add.w	fp, r2, fp, lsl #2
 8013f3e:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8013f42:	eddb 7a01 	vldr	s15, [fp, #4]
 8013f46:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8013fe0 <__kernel_rem_pio2f+0x2a0>
 8013f4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013f4e:	f1b8 0f00 	cmp.w	r8, #0
 8013f52:	f10b 0b04 	add.w	fp, fp, #4
 8013f56:	edc1 7a00 	vstr	s15, [r1]
 8013f5a:	460a      	mov	r2, r1
 8013f5c:	f101 0104 	add.w	r1, r1, #4
 8013f60:	db09      	blt.n	8013f76 <__kernel_rem_pio2f+0x236>
 8013f62:	4653      	mov	r3, sl
 8013f64:	e001      	b.n	8013f6a <__kernel_rem_pio2f+0x22a>
 8013f66:	ed72 7a01 	vldmdb	r2!, {s15}
 8013f6a:	ecf3 6a01 	vldmia	r3!, {s13}
 8013f6e:	42a3      	cmp	r3, r4
 8013f70:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013f74:	d1f7      	bne.n	8013f66 <__kernel_rem_pio2f+0x226>
 8013f76:	f10e 0e01 	add.w	lr, lr, #1
 8013f7a:	45e6      	cmp	lr, ip
 8013f7c:	eca5 7a01 	vstmia	r5!, {s14}
 8013f80:	dddf      	ble.n	8013f42 <__kernel_rem_pio2f+0x202>
 8013f82:	4665      	mov	r5, ip
 8013f84:	e74d      	b.n	8013e22 <__kernel_rem_pio2f+0xe2>
 8013f86:	f040 809c 	bne.w	80140c2 <__kernel_rem_pio2f+0x382>
 8013f8a:	1e6b      	subs	r3, r5, #1
 8013f8c:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 8013f90:	11d2      	asrs	r2, r2, #7
 8013f92:	2a00      	cmp	r2, #0
 8013f94:	dd95      	ble.n	8013ec2 <__kernel_rem_pio2f+0x182>
 8013f96:	ee19 3a90 	vmov	r3, s19
 8013f9a:	2d00      	cmp	r5, #0
 8013f9c:	f103 0301 	add.w	r3, r3, #1
 8013fa0:	ee09 3a90 	vmov	s19, r3
 8013fa4:	f340 8198 	ble.w	80142d8 <__kernel_rem_pio2f+0x598>
 8013fa8:	6839      	ldr	r1, [r7, #0]
 8013faa:	2900      	cmp	r1, #0
 8013fac:	d17f      	bne.n	80140ae <__kernel_rem_pio2f+0x36e>
 8013fae:	2d01      	cmp	r5, #1
 8013fb0:	d026      	beq.n	8014000 <__kernel_rem_pio2f+0x2c0>
 8013fb2:	463b      	mov	r3, r7
 8013fb4:	f04f 0c01 	mov.w	ip, #1
 8013fb8:	f853 1f04 	ldr.w	r1, [r3, #4]!
 8013fbc:	2900      	cmp	r1, #0
 8013fbe:	d07a      	beq.n	80140b6 <__kernel_rem_pio2f+0x376>
 8013fc0:	f10c 0301 	add.w	r3, ip, #1
 8013fc4:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 8013fc8:	429d      	cmp	r5, r3
 8013fca:	f847 102c 	str.w	r1, [r7, ip, lsl #2]
 8013fce:	dd16      	ble.n	8013ffe <__kernel_rem_pio2f+0x2be>
 8013fd0:	f857 1023 	ldr.w	r1, [r7, r3, lsl #2]
 8013fd4:	44bb      	add	fp, r7
 8013fd6:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8013fda:	e00a      	b.n	8013ff2 <__kernel_rem_pio2f+0x2b2>
 8013fdc:	0802a8d4 	.word	0x0802a8d4
 8013fe0:	00000000 	.word	0x00000000
 8013fe4:	43800000 	.word	0x43800000
 8013fe8:	3b800000 	.word	0x3b800000
 8013fec:	3fc90000 	.word	0x3fc90000
 8013ff0:	6819      	ldr	r1, [r3, #0]
 8013ff2:	f1c1 01ff 	rsb	r1, r1, #255	; 0xff
 8013ff6:	f843 1b04 	str.w	r1, [r3], #4
 8013ffa:	455b      	cmp	r3, fp
 8013ffc:	d1f8      	bne.n	8013ff0 <__kernel_rem_pio2f+0x2b0>
 8013ffe:	2101      	movs	r1, #1
 8014000:	2800      	cmp	r0, #0
 8014002:	dd0c      	ble.n	801401e <__kernel_rem_pio2f+0x2de>
 8014004:	2801      	cmp	r0, #1
 8014006:	f000 8148 	beq.w	801429a <__kernel_rem_pio2f+0x55a>
 801400a:	2802      	cmp	r0, #2
 801400c:	d107      	bne.n	801401e <__kernel_rem_pio2f+0x2de>
 801400e:	f105 3cff 	add.w	ip, r5, #4294967295
 8014012:	f857 302c 	ldr.w	r3, [r7, ip, lsl #2]
 8014016:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801401a:	f847 302c 	str.w	r3, [r7, ip, lsl #2]
 801401e:	2a02      	cmp	r2, #2
 8014020:	f47f af4f 	bne.w	8013ec2 <__kernel_rem_pio2f+0x182>
 8014024:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8014028:	ee30 8a48 	vsub.f32	s16, s0, s16
 801402c:	2900      	cmp	r1, #0
 801402e:	f43f af48 	beq.w	8013ec2 <__kernel_rem_pio2f+0x182>
 8014032:	9209      	str	r2, [sp, #36]	; 0x24
 8014034:	9001      	str	r0, [sp, #4]
 8014036:	f000 fc0d 	bl	8014854 <scalbnf>
 801403a:	ee38 8a40 	vsub.f32	s16, s16, s0
 801403e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014040:	9801      	ldr	r0, [sp, #4]
 8014042:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8014046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801404a:	f43f af40 	beq.w	8013ece <__kernel_rem_pio2f+0x18e>
 801404e:	9202      	str	r2, [sp, #8]
 8014050:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8014054:	eeb0 0a48 	vmov.f32	s0, s16
 8014058:	1a98      	subs	r0, r3, r2
 801405a:	9501      	str	r5, [sp, #4]
 801405c:	9d00      	ldr	r5, [sp, #0]
 801405e:	f000 fbf9 	bl	8014854 <scalbnf>
 8014062:	ed1f 7a20 	vldr	s14, [pc, #-128]	; 8013fe4 <__kernel_rem_pio2f+0x2a4>
 8014066:	eeb4 0ac7 	vcmpe.f32	s0, s14
 801406a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801406e:	e9dd 3201 	ldrd	r3, r2, [sp, #4]
 8014072:	f2c0 8159 	blt.w	8014328 <__kernel_rem_pio2f+0x5e8>
 8014076:	ed5f 7a24 	vldr	s15, [pc, #-144]	; 8013fe8 <__kernel_rem_pio2f+0x2a8>
 801407a:	9905      	ldr	r1, [sp, #20]
 801407c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8014080:	3108      	adds	r1, #8
 8014082:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014086:	9105      	str	r1, [sp, #20]
 8014088:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801408c:	f103 0b01 	add.w	fp, r3, #1
 8014090:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8014094:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014098:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801409c:	ee10 1a10 	vmov	r1, s0
 80140a0:	f847 1023 	str.w	r1, [r7, r3, lsl #2]
 80140a4:	ee17 3a90 	vmov	r3, s15
 80140a8:	f847 302b 	str.w	r3, [r7, fp, lsl #2]
 80140ac:	e02e      	b.n	801410c <__kernel_rem_pio2f+0x3cc>
 80140ae:	2301      	movs	r3, #1
 80140b0:	f04f 0c00 	mov.w	ip, #0
 80140b4:	e786      	b.n	8013fc4 <__kernel_rem_pio2f+0x284>
 80140b6:	f10c 0c01 	add.w	ip, ip, #1
 80140ba:	45ac      	cmp	ip, r5
 80140bc:	f47f af7c 	bne.w	8013fb8 <__kernel_rem_pio2f+0x278>
 80140c0:	e79e      	b.n	8014000 <__kernel_rem_pio2f+0x2c0>
 80140c2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80140c6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80140ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80140ce:	f280 80f2 	bge.w	80142b6 <__kernel_rem_pio2f+0x576>
 80140d2:	2200      	movs	r2, #0
 80140d4:	e6f5      	b.n	8013ec2 <__kernel_rem_pio2f+0x182>
 80140d6:	1c6b      	adds	r3, r5, #1
 80140d8:	469e      	mov	lr, r3
 80140da:	469c      	mov	ip, r3
 80140dc:	e720      	b.n	8013f20 <__kernel_rem_pio2f+0x1e0>
 80140de:	9905      	ldr	r1, [sp, #20]
 80140e0:	f1a1 0008 	sub.w	r0, r1, #8
 80140e4:	f857 102b 	ldr.w	r1, [r7, fp, lsl #2]
 80140e8:	9005      	str	r0, [sp, #20]
 80140ea:	462b      	mov	r3, r5
 80140ec:	9d00      	ldr	r5, [sp, #0]
 80140ee:	b969      	cbnz	r1, 801410c <__kernel_rem_pio2f+0x3cc>
 80140f0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80140f4:	3b02      	subs	r3, #2
 80140f6:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80140fa:	4601      	mov	r1, r0
 80140fc:	f853 0904 	ldr.w	r0, [r3], #-4
 8014100:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014104:	3908      	subs	r1, #8
 8014106:	2800      	cmp	r0, #0
 8014108:	d0f8      	beq.n	80140fc <__kernel_rem_pio2f+0x3bc>
 801410a:	9105      	str	r1, [sp, #20]
 801410c:	9805      	ldr	r0, [sp, #20]
 801410e:	9200      	str	r2, [sp, #0]
 8014110:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8014114:	f000 fb9e 	bl	8014854 <scalbnf>
 8014118:	f1bb 0f00 	cmp.w	fp, #0
 801411c:	9a00      	ldr	r2, [sp, #0]
 801411e:	f2c0 8128 	blt.w	8014372 <__kernel_rem_pio2f+0x632>
 8014122:	ea4f 0e8b 	mov.w	lr, fp, lsl #2
 8014126:	ab46      	add	r3, sp, #280	; 0x118
 8014128:	eb03 060e 	add.w	r6, r3, lr
 801412c:	f10e 0c04 	add.w	ip, lr, #4
 8014130:	ed1f 7a53 	vldr	s14, [pc, #-332]	; 8013fe8 <__kernel_rem_pio2f+0x2a8>
 8014134:	eb07 030c 	add.w	r3, r7, ip
 8014138:	1d31      	adds	r1, r6, #4
 801413a:	ed73 7a01 	vldmdb	r3!, {s15}
 801413e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014142:	42bb      	cmp	r3, r7
 8014144:	ee67 7a80 	vmul.f32	s15, s15, s0
 8014148:	ee20 0a07 	vmul.f32	s0, s0, s14
 801414c:	ed61 7a01 	vstmdb	r1!, {s15}
 8014150:	d1f3      	bne.n	801413a <__kernel_rem_pio2f+0x3fa>
 8014152:	2d00      	cmp	r5, #0
 8014154:	ed1f 6a5b 	vldr	s12, [pc, #-364]	; 8013fec <__kernel_rem_pio2f+0x2ac>
 8014158:	f04f 0400 	mov.w	r4, #0
 801415c:	db20      	blt.n	80141a0 <__kernel_rem_pio2f+0x460>
 801415e:	4893      	ldr	r0, [pc, #588]	; (80143ac <__kernel_rem_pio2f+0x66c>)
 8014160:	eddf 7a93 	vldr	s15, [pc, #588]	; 80143b0 <__kernel_rem_pio2f+0x670>
 8014164:	eeb0 7a46 	vmov.f32	s14, s12
 8014168:	4631      	mov	r1, r6
 801416a:	2300      	movs	r3, #0
 801416c:	e003      	b.n	8014176 <__kernel_rem_pio2f+0x436>
 801416e:	429c      	cmp	r4, r3
 8014170:	db08      	blt.n	8014184 <__kernel_rem_pio2f+0x444>
 8014172:	ecb0 7a01 	vldmia	r0!, {s14}
 8014176:	ecf1 6a01 	vldmia	r1!, {s13}
 801417a:	3301      	adds	r3, #1
 801417c:	429d      	cmp	r5, r3
 801417e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014182:	daf4      	bge.n	801416e <__kernel_rem_pio2f+0x42e>
 8014184:	ab5a      	add	r3, sp, #360	; 0x168
 8014186:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801418a:	45a3      	cmp	fp, r4
 801418c:	ed43 7a28 	vstr	s15, [r3, #-160]	; 0xffffff60
 8014190:	f1a6 0604 	sub.w	r6, r6, #4
 8014194:	f104 0301 	add.w	r3, r4, #1
 8014198:	d005      	beq.n	80141a6 <__kernel_rem_pio2f+0x466>
 801419a:	2d00      	cmp	r5, #0
 801419c:	461c      	mov	r4, r3
 801419e:	dade      	bge.n	801415e <__kernel_rem_pio2f+0x41e>
 80141a0:	eddf 7a83 	vldr	s15, [pc, #524]	; 80143b0 <__kernel_rem_pio2f+0x670>
 80141a4:	e7ee      	b.n	8014184 <__kernel_rem_pio2f+0x444>
 80141a6:	9968      	ldr	r1, [sp, #416]	; 0x1a0
 80141a8:	2902      	cmp	r1, #2
 80141aa:	dc1c      	bgt.n	80141e6 <__kernel_rem_pio2f+0x4a6>
 80141ac:	2900      	cmp	r1, #0
 80141ae:	f300 8095 	bgt.w	80142dc <__kernel_rem_pio2f+0x59c>
 80141b2:	d10f      	bne.n	80141d4 <__kernel_rem_pio2f+0x494>
 80141b4:	ab32      	add	r3, sp, #200	; 0xc8
 80141b6:	eddf 7a7e 	vldr	s15, [pc, #504]	; 80143b0 <__kernel_rem_pio2f+0x670>
 80141ba:	449c      	add	ip, r3
 80141bc:	ed3c 7a01 	vldmdb	ip!, {s14}
 80141c0:	4563      	cmp	r3, ip
 80141c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80141c6:	d1f9      	bne.n	80141bc <__kernel_rem_pio2f+0x47c>
 80141c8:	b10a      	cbz	r2, 80141ce <__kernel_rem_pio2f+0x48e>
 80141ca:	eef1 7a67 	vneg.f32	s15, s15
 80141ce:	9b06      	ldr	r3, [sp, #24]
 80141d0:	edc3 7a00 	vstr	s15, [r3]
 80141d4:	ee19 3a90 	vmov	r3, s19
 80141d8:	f003 0007 	and.w	r0, r3, #7
 80141dc:	b05b      	add	sp, #364	; 0x16c
 80141de:	ecbd 8b04 	vpop	{d8-d9}
 80141e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80141e6:	9b68      	ldr	r3, [sp, #416]	; 0x1a0
 80141e8:	2b03      	cmp	r3, #3
 80141ea:	d1f3      	bne.n	80141d4 <__kernel_rem_pio2f+0x494>
 80141ec:	f1bb 0f00 	cmp.w	fp, #0
 80141f0:	f000 80d4 	beq.w	801439c <__kernel_rem_pio2f+0x65c>
 80141f4:	f50e 73b4 	add.w	r3, lr, #360	; 0x168
 80141f8:	446b      	add	r3, sp
 80141fa:	a932      	add	r1, sp, #200	; 0xc8
 80141fc:	ed13 7a28 	vldr	s14, [r3, #-160]	; 0xffffff60
 8014200:	eb01 038b 	add.w	r3, r1, fp, lsl #2
 8014204:	ed73 7a01 	vldmdb	r3!, {s15}
 8014208:	eef0 6a47 	vmov.f32	s13, s14
 801420c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014210:	4299      	cmp	r1, r3
 8014212:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014216:	ed83 7a00 	vstr	s14, [r3]
 801421a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801421e:	edc3 7a01 	vstr	s15, [r3, #4]
 8014222:	d1ef      	bne.n	8014204 <__kernel_rem_pio2f+0x4c4>
 8014224:	f1bb 0f01 	cmp.w	fp, #1
 8014228:	f340 80b8 	ble.w	801439c <__kernel_rem_pio2f+0x65c>
 801422c:	f10b 4b80 	add.w	fp, fp, #1073741824	; 0x40000000
 8014230:	f50e 73b4 	add.w	r3, lr, #360	; 0x168
 8014234:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014238:	eb0d 0e03 	add.w	lr, sp, r3
 801423c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8014240:	f10b 0304 	add.w	r3, fp, #4
 8014244:	ed1e 7a28 	vldr	s14, [lr, #-160]	; 0xffffff60
 8014248:	440b      	add	r3, r1
 801424a:	a833      	add	r0, sp, #204	; 0xcc
 801424c:	ed73 7a01 	vldmdb	r3!, {s15}
 8014250:	eef0 6a47 	vmov.f32	s13, s14
 8014254:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014258:	4298      	cmp	r0, r3
 801425a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801425e:	ed83 7a00 	vstr	s14, [r3]
 8014262:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014266:	edc3 7a01 	vstr	s15, [r3, #4]
 801426a:	d1ef      	bne.n	801424c <__kernel_rem_pio2f+0x50c>
 801426c:	f10b 0b08 	add.w	fp, fp, #8
 8014270:	eddf 7a4f 	vldr	s15, [pc, #316]	; 80143b0 <__kernel_rem_pio2f+0x670>
 8014274:	eb01 030b 	add.w	r3, r1, fp
 8014278:	3108      	adds	r1, #8
 801427a:	ed33 7a01 	vldmdb	r3!, {s14}
 801427e:	4299      	cmp	r1, r3
 8014280:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014284:	d1f9      	bne.n	801427a <__kernel_rem_pio2f+0x53a>
 8014286:	2a00      	cmp	r2, #0
 8014288:	d156      	bne.n	8014338 <__kernel_rem_pio2f+0x5f8>
 801428a:	9906      	ldr	r1, [sp, #24]
 801428c:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 801428e:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 8014290:	600a      	str	r2, [r1, #0]
 8014292:	604b      	str	r3, [r1, #4]
 8014294:	edc1 7a02 	vstr	s15, [r1, #8]
 8014298:	e79c      	b.n	80141d4 <__kernel_rem_pio2f+0x494>
 801429a:	f105 3cff 	add.w	ip, r5, #4294967295
 801429e:	f857 302c 	ldr.w	r3, [r7, ip, lsl #2]
 80142a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80142a6:	f847 302c 	str.w	r3, [r7, ip, lsl #2]
 80142aa:	e6b8      	b.n	801401e <__kernel_rem_pio2f+0x2de>
 80142ac:	2308      	movs	r3, #8
 80142ae:	9307      	str	r3, [sp, #28]
 80142b0:	2300      	movs	r3, #0
 80142b2:	9302      	str	r3, [sp, #8]
 80142b4:	e55f      	b.n	8013d76 <__kernel_rem_pio2f+0x36>
 80142b6:	ee19 3a90 	vmov	r3, s19
 80142ba:	2d00      	cmp	r5, #0
 80142bc:	f103 0301 	add.w	r3, r3, #1
 80142c0:	ee09 3a90 	vmov	s19, r3
 80142c4:	bfc8      	it	gt
 80142c6:	2202      	movgt	r2, #2
 80142c8:	f73f ae6e 	bgt.w	8013fa8 <__kernel_rem_pio2f+0x268>
 80142cc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80142d0:	ee37 8ac8 	vsub.f32	s16, s15, s16
 80142d4:	2202      	movs	r2, #2
 80142d6:	e5f4      	b.n	8013ec2 <__kernel_rem_pio2f+0x182>
 80142d8:	2100      	movs	r1, #0
 80142da:	e691      	b.n	8014000 <__kernel_rem_pio2f+0x2c0>
 80142dc:	a932      	add	r1, sp, #200	; 0xc8
 80142de:	eddf 7a34 	vldr	s15, [pc, #208]	; 80143b0 <__kernel_rem_pio2f+0x670>
 80142e2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80142e6:	ed33 7a01 	vldmdb	r3!, {s14}
 80142ea:	4299      	cmp	r1, r3
 80142ec:	ee77 7a87 	vadd.f32	s15, s15, s14
 80142f0:	d1f9      	bne.n	80142e6 <__kernel_rem_pio2f+0x5a6>
 80142f2:	ed9d 7a32 	vldr	s14, [sp, #200]	; 0xc8
 80142f6:	bb8a      	cbnz	r2, 801435c <__kernel_rem_pio2f+0x61c>
 80142f8:	9b06      	ldr	r3, [sp, #24]
 80142fa:	f1bb 0f00 	cmp.w	fp, #0
 80142fe:	edc3 7a00 	vstr	s15, [r3]
 8014302:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014306:	dd0b      	ble.n	8014320 <__kernel_rem_pio2f+0x5e0>
 8014308:	a933      	add	r1, sp, #204	; 0xcc
 801430a:	2301      	movs	r3, #1
 801430c:	ecb1 7a01 	vldmia	r1!, {s14}
 8014310:	3301      	adds	r3, #1
 8014312:	459b      	cmp	fp, r3
 8014314:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014318:	daf8      	bge.n	801430c <__kernel_rem_pio2f+0x5cc>
 801431a:	b10a      	cbz	r2, 8014320 <__kernel_rem_pio2f+0x5e0>
 801431c:	eef1 7a67 	vneg.f32	s15, s15
 8014320:	9b06      	ldr	r3, [sp, #24]
 8014322:	edc3 7a01 	vstr	s15, [r3, #4]
 8014326:	e755      	b.n	80141d4 <__kernel_rem_pio2f+0x494>
 8014328:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801432c:	469b      	mov	fp, r3
 801432e:	ee10 1a10 	vmov	r1, s0
 8014332:	f847 1023 	str.w	r1, [r7, r3, lsl #2]
 8014336:	e6e9      	b.n	801410c <__kernel_rem_pio2f+0x3cc>
 8014338:	eddd 6a32 	vldr	s13, [sp, #200]	; 0xc8
 801433c:	ed9d 7a33 	vldr	s14, [sp, #204]	; 0xcc
 8014340:	9b06      	ldr	r3, [sp, #24]
 8014342:	eef1 6a66 	vneg.f32	s13, s13
 8014346:	eeb1 7a47 	vneg.f32	s14, s14
 801434a:	eef1 7a67 	vneg.f32	s15, s15
 801434e:	edc3 6a00 	vstr	s13, [r3]
 8014352:	ed83 7a01 	vstr	s14, [r3, #4]
 8014356:	edc3 7a02 	vstr	s15, [r3, #8]
 801435a:	e73b      	b.n	80141d4 <__kernel_rem_pio2f+0x494>
 801435c:	9b06      	ldr	r3, [sp, #24]
 801435e:	eef1 6a67 	vneg.f32	s13, s15
 8014362:	f1bb 0f00 	cmp.w	fp, #0
 8014366:	ee77 7a67 	vsub.f32	s15, s14, s15
 801436a:	edc3 6a00 	vstr	s13, [r3]
 801436e:	dccb      	bgt.n	8014308 <__kernel_rem_pio2f+0x5c8>
 8014370:	e7d4      	b.n	801431c <__kernel_rem_pio2f+0x5dc>
 8014372:	9b68      	ldr	r3, [sp, #416]	; 0x1a0
 8014374:	2b02      	cmp	r3, #2
 8014376:	dc0d      	bgt.n	8014394 <__kernel_rem_pio2f+0x654>
 8014378:	2b00      	cmp	r3, #0
 801437a:	dc14      	bgt.n	80143a6 <__kernel_rem_pio2f+0x666>
 801437c:	f47f af2a 	bne.w	80141d4 <__kernel_rem_pio2f+0x494>
 8014380:	eddf 7a0b 	vldr	s15, [pc, #44]	; 80143b0 <__kernel_rem_pio2f+0x670>
 8014384:	2a00      	cmp	r2, #0
 8014386:	f43f af22 	beq.w	80141ce <__kernel_rem_pio2f+0x48e>
 801438a:	e71e      	b.n	80141ca <__kernel_rem_pio2f+0x48a>
 801438c:	9b03      	ldr	r3, [sp, #12]
 801438e:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 8014392:	e535      	b.n	8013e00 <__kernel_rem_pio2f+0xc0>
 8014394:	9b68      	ldr	r3, [sp, #416]	; 0x1a0
 8014396:	2b03      	cmp	r3, #3
 8014398:	f47f af1c 	bne.w	80141d4 <__kernel_rem_pio2f+0x494>
 801439c:	eddf 7a04 	vldr	s15, [pc, #16]	; 80143b0 <__kernel_rem_pio2f+0x670>
 80143a0:	2a00      	cmp	r2, #0
 80143a2:	d1c9      	bne.n	8014338 <__kernel_rem_pio2f+0x5f8>
 80143a4:	e771      	b.n	801428a <__kernel_rem_pio2f+0x54a>
 80143a6:	eddf 7a02 	vldr	s15, [pc, #8]	; 80143b0 <__kernel_rem_pio2f+0x670>
 80143aa:	e7a2      	b.n	80142f2 <__kernel_rem_pio2f+0x5b2>
 80143ac:	0802a8ac 	.word	0x0802a8ac
 80143b0:	00000000 	.word	0x00000000

080143b4 <__kernel_sinf>:
 80143b4:	ee10 3a10 	vmov	r3, s0
 80143b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80143bc:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80143c0:	da04      	bge.n	80143cc <__kernel_sinf+0x18>
 80143c2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80143c6:	ee17 3a90 	vmov	r3, s15
 80143ca:	b35b      	cbz	r3, 8014424 <__kernel_sinf+0x70>
 80143cc:	ee60 7a00 	vmul.f32	s15, s0, s0
 80143d0:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8014428 <__kernel_sinf+0x74>
 80143d4:	eddf 5a15 	vldr	s11, [pc, #84]	; 801442c <__kernel_sinf+0x78>
 80143d8:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8014430 <__kernel_sinf+0x7c>
 80143dc:	eddf 6a15 	vldr	s13, [pc, #84]	; 8014434 <__kernel_sinf+0x80>
 80143e0:	eee7 5a87 	vfma.f32	s11, s15, s14
 80143e4:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8014438 <__kernel_sinf+0x84>
 80143e8:	eea5 6aa7 	vfma.f32	s12, s11, s15
 80143ec:	ee20 5a27 	vmul.f32	s10, s0, s15
 80143f0:	eee6 6a27 	vfma.f32	s13, s12, s15
 80143f4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80143f8:	b930      	cbnz	r0, 8014408 <__kernel_sinf+0x54>
 80143fa:	eddf 6a10 	vldr	s13, [pc, #64]	; 801443c <__kernel_sinf+0x88>
 80143fe:	eee7 6a87 	vfma.f32	s13, s15, s14
 8014402:	eea6 0a85 	vfma.f32	s0, s13, s10
 8014406:	4770      	bx	lr
 8014408:	ee27 7a45 	vnmul.f32	s14, s14, s10
 801440c:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8014410:	eea0 7aa6 	vfma.f32	s14, s1, s13
 8014414:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8014440 <__kernel_sinf+0x8c>
 8014418:	eed7 0a27 	vfnms.f32	s1, s14, s15
 801441c:	eee5 0a26 	vfma.f32	s1, s10, s13
 8014420:	ee30 0a60 	vsub.f32	s0, s0, s1
 8014424:	4770      	bx	lr
 8014426:	bf00      	nop
 8014428:	2f2ec9d3 	.word	0x2f2ec9d3
 801442c:	b2d72f34 	.word	0xb2d72f34
 8014430:	3638ef1b 	.word	0x3638ef1b
 8014434:	b9500d01 	.word	0xb9500d01
 8014438:	3c088889 	.word	0x3c088889
 801443c:	be2aaaab 	.word	0xbe2aaaab
 8014440:	3e2aaaab 	.word	0x3e2aaaab

08014444 <__kernel_tanf>:
 8014444:	b508      	push	{r3, lr}
 8014446:	ee10 3a10 	vmov	r3, s0
 801444a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801444e:	f1b2 5f46 	cmp.w	r2, #830472192	; 0x31800000
 8014452:	eef0 7a40 	vmov.f32	s15, s0
 8014456:	da0f      	bge.n	8014478 <__kernel_tanf+0x34>
 8014458:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 801445c:	ee17 1a10 	vmov	r1, s14
 8014460:	bb01      	cbnz	r1, 80144a4 <__kernel_tanf+0x60>
 8014462:	1c43      	adds	r3, r0, #1
 8014464:	4313      	orrs	r3, r2
 8014466:	f000 80a0 	beq.w	80145aa <__kernel_tanf+0x166>
 801446a:	2801      	cmp	r0, #1
 801446c:	d003      	beq.n	8014476 <__kernel_tanf+0x32>
 801446e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8014472:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8014476:	bd08      	pop	{r3, pc}
 8014478:	4950      	ldr	r1, [pc, #320]	; (80145bc <__kernel_tanf+0x178>)
 801447a:	428a      	cmp	r2, r1
 801447c:	db12      	blt.n	80144a4 <__kernel_tanf+0x60>
 801447e:	2b00      	cmp	r3, #0
 8014480:	bfb8      	it	lt
 8014482:	eef1 7a40 	vneglt.f32	s15, s0
 8014486:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 80145c0 <__kernel_tanf+0x17c>
 801448a:	ed9f 0a4e 	vldr	s0, [pc, #312]	; 80145c4 <__kernel_tanf+0x180>
 801448e:	bfb8      	it	lt
 8014490:	eef1 0a60 	vneglt.f32	s1, s1
 8014494:	ee70 7a67 	vsub.f32	s15, s0, s15
 8014498:	ee37 0a60 	vsub.f32	s0, s14, s1
 801449c:	eddf 0a4a 	vldr	s1, [pc, #296]	; 80145c8 <__kernel_tanf+0x184>
 80144a0:	ee70 7a27 	vadd.f32	s15, s0, s15
 80144a4:	ee67 6aa7 	vmul.f32	s13, s15, s15
 80144a8:	eddf 4a48 	vldr	s9, [pc, #288]	; 80145cc <__kernel_tanf+0x188>
 80144ac:	eddf 5a48 	vldr	s11, [pc, #288]	; 80145d0 <__kernel_tanf+0x18c>
 80144b0:	ed9f 5a48 	vldr	s10, [pc, #288]	; 80145d4 <__kernel_tanf+0x190>
 80144b4:	ed9f 6a48 	vldr	s12, [pc, #288]	; 80145d8 <__kernel_tanf+0x194>
 80144b8:	4940      	ldr	r1, [pc, #256]	; (80145bc <__kernel_tanf+0x178>)
 80144ba:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80144be:	428a      	cmp	r2, r1
 80144c0:	eee7 5a24 	vfma.f32	s11, s14, s9
 80144c4:	eea7 6a05 	vfma.f32	s12, s14, s10
 80144c8:	eddf 4a44 	vldr	s9, [pc, #272]	; 80145dc <__kernel_tanf+0x198>
 80144cc:	ed9f 5a44 	vldr	s10, [pc, #272]	; 80145e0 <__kernel_tanf+0x19c>
 80144d0:	eee5 4a87 	vfma.f32	s9, s11, s14
 80144d4:	eea6 5a07 	vfma.f32	s10, s12, s14
 80144d8:	eddf 5a42 	vldr	s11, [pc, #264]	; 80145e4 <__kernel_tanf+0x1a0>
 80144dc:	ed9f 6a42 	vldr	s12, [pc, #264]	; 80145e8 <__kernel_tanf+0x1a4>
 80144e0:	eee4 5a87 	vfma.f32	s11, s9, s14
 80144e4:	eea5 6a07 	vfma.f32	s12, s10, s14
 80144e8:	eddf 4a40 	vldr	s9, [pc, #256]	; 80145ec <__kernel_tanf+0x1a8>
 80144ec:	ed9f 5a40 	vldr	s10, [pc, #256]	; 80145f0 <__kernel_tanf+0x1ac>
 80144f0:	eee5 4a87 	vfma.f32	s9, s11, s14
 80144f4:	eea6 5a07 	vfma.f32	s10, s12, s14
 80144f8:	ed9f 6a3e 	vldr	s12, [pc, #248]	; 80145f4 <__kernel_tanf+0x1b0>
 80144fc:	eddf 5a3e 	vldr	s11, [pc, #248]	; 80145f8 <__kernel_tanf+0x1b4>
 8014500:	eea4 6a87 	vfma.f32	s12, s9, s14
 8014504:	eee5 5a07 	vfma.f32	s11, s10, s14
 8014508:	eeb0 7a46 	vmov.f32	s14, s12
 801450c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8014510:	ee27 5aa6 	vmul.f32	s10, s15, s13
 8014514:	eeb0 6a60 	vmov.f32	s12, s1
 8014518:	eea7 6a05 	vfma.f32	s12, s14, s10
 801451c:	eddf 4a37 	vldr	s9, [pc, #220]	; 80145fc <__kernel_tanf+0x1b8>
 8014520:	eee6 0a26 	vfma.f32	s1, s12, s13
 8014524:	eee5 0a24 	vfma.f32	s1, s10, s9
 8014528:	ee37 0aa0 	vadd.f32	s0, s15, s1
 801452c:	da1f      	bge.n	801456e <__kernel_tanf+0x12a>
 801452e:	2801      	cmp	r0, #1
 8014530:	d0a1      	beq.n	8014476 <__kernel_tanf+0x32>
 8014532:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8014536:	eec7 6a00 	vdiv.f32	s13, s14, s0
 801453a:	4b31      	ldr	r3, [pc, #196]	; (8014600 <__kernel_tanf+0x1bc>)
 801453c:	ee10 2a10 	vmov	r2, s0
 8014540:	401a      	ands	r2, r3
 8014542:	ee06 2a10 	vmov	s12, r2
 8014546:	ee16 2a90 	vmov	r2, s13
 801454a:	ee76 7a67 	vsub.f32	s15, s12, s15
 801454e:	4013      	ands	r3, r2
 8014550:	ee00 3a10 	vmov	s0, r3
 8014554:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8014558:	ee70 0ae7 	vsub.f32	s1, s1, s15
 801455c:	eef0 7a47 	vmov.f32	s15, s14
 8014560:	eee6 7a00 	vfma.f32	s15, s12, s0
 8014564:	eee0 7a80 	vfma.f32	s15, s1, s0
 8014568:	eea7 0aa6 	vfma.f32	s0, s15, s13
 801456c:	bd08      	pop	{r3, pc}
 801456e:	ee07 0a10 	vmov	s14, r0
 8014572:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8014576:	ee60 5a00 	vmul.f32	s11, s0, s0
 801457a:	ee30 0a07 	vadd.f32	s0, s0, s14
 801457e:	179b      	asrs	r3, r3, #30
 8014580:	eec5 6a80 	vdiv.f32	s13, s11, s0
 8014584:	f003 0302 	and.w	r3, r3, #2
 8014588:	f1c3 0301 	rsb	r3, r3, #1
 801458c:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8014590:	ee76 0ae0 	vsub.f32	s1, s13, s1
 8014594:	ee00 3a10 	vmov	s0, r3
 8014598:	ee77 7ae0 	vsub.f32	s15, s15, s1
 801459c:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 80145a0:	eea7 7ac6 	vfms.f32	s14, s15, s12
 80145a4:	ee20 0a07 	vmul.f32	s0, s0, s14
 80145a8:	bd08      	pop	{r3, pc}
 80145aa:	f000 f905 	bl	80147b8 <fabsf>
 80145ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80145b2:	eef0 7a40 	vmov.f32	s15, s0
 80145b6:	ee87 0a27 	vdiv.f32	s0, s14, s15
 80145ba:	bd08      	pop	{r3, pc}
 80145bc:	3f2ca140 	.word	0x3f2ca140
 80145c0:	33222168 	.word	0x33222168
 80145c4:	3f490fda 	.word	0x3f490fda
 80145c8:	00000000 	.word	0x00000000
 80145cc:	b79bae5f 	.word	0xb79bae5f
 80145d0:	38a3f445 	.word	0x38a3f445
 80145d4:	37d95384 	.word	0x37d95384
 80145d8:	3895c07a 	.word	0x3895c07a
 80145dc:	3a1a26c8 	.word	0x3a1a26c8
 80145e0:	398137b9 	.word	0x398137b9
 80145e4:	3b6b6916 	.word	0x3b6b6916
 80145e8:	3abede48 	.word	0x3abede48
 80145ec:	3cb327a4 	.word	0x3cb327a4
 80145f0:	3c11371f 	.word	0x3c11371f
 80145f4:	3e088889 	.word	0x3e088889
 80145f8:	3d5d0dd1 	.word	0x3d5d0dd1
 80145fc:	3eaaaaab 	.word	0x3eaaaaab
 8014600:	fffff000 	.word	0xfffff000

08014604 <atanf>:
 8014604:	b538      	push	{r3, r4, r5, lr}
 8014606:	ee10 5a10 	vmov	r5, s0
 801460a:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 801460e:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8014612:	eef0 7a40 	vmov.f32	s15, s0
 8014616:	db0b      	blt.n	8014630 <atanf+0x2c>
 8014618:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 801461c:	dc5b      	bgt.n	80146d6 <atanf+0xd2>
 801461e:	eddf 7a53 	vldr	s15, [pc, #332]	; 801476c <atanf+0x168>
 8014622:	ed9f 0a53 	vldr	s0, [pc, #332]	; 8014770 <atanf+0x16c>
 8014626:	2d00      	cmp	r5, #0
 8014628:	bfc8      	it	gt
 801462a:	eeb0 0a67 	vmovgt.f32	s0, s15
 801462e:	bd38      	pop	{r3, r4, r5, pc}
 8014630:	4b50      	ldr	r3, [pc, #320]	; (8014774 <atanf+0x170>)
 8014632:	429c      	cmp	r4, r3
 8014634:	dc5e      	bgt.n	80146f4 <atanf+0xf0>
 8014636:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 801463a:	db4f      	blt.n	80146dc <atanf+0xd8>
 801463c:	f04f 33ff 	mov.w	r3, #4294967295
 8014640:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8014644:	eddf 4a4c 	vldr	s9, [pc, #304]	; 8014778 <atanf+0x174>
 8014648:	eddf 5a4c 	vldr	s11, [pc, #304]	; 801477c <atanf+0x178>
 801464c:	ed9f 5a4c 	vldr	s10, [pc, #304]	; 8014780 <atanf+0x17c>
 8014650:	ed9f 4a4c 	vldr	s8, [pc, #304]	; 8014784 <atanf+0x180>
 8014654:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8014658:	eeb0 6a66 	vmov.f32	s12, s13
 801465c:	eee7 5a24 	vfma.f32	s11, s14, s9
 8014660:	1c5a      	adds	r2, r3, #1
 8014662:	eddf 4a49 	vldr	s9, [pc, #292]	; 8014788 <atanf+0x184>
 8014666:	eddf 6a49 	vldr	s13, [pc, #292]	; 801478c <atanf+0x188>
 801466a:	eea5 5a87 	vfma.f32	s10, s11, s14
 801466e:	eee7 6a24 	vfma.f32	s13, s14, s9
 8014672:	eddf 5a47 	vldr	s11, [pc, #284]	; 8014790 <atanf+0x18c>
 8014676:	eddf 4a47 	vldr	s9, [pc, #284]	; 8014794 <atanf+0x190>
 801467a:	eee6 5a87 	vfma.f32	s11, s13, s14
 801467e:	eea5 4a07 	vfma.f32	s8, s10, s14
 8014682:	ed9f 5a45 	vldr	s10, [pc, #276]	; 8014798 <atanf+0x194>
 8014686:	eddf 6a45 	vldr	s13, [pc, #276]	; 801479c <atanf+0x198>
 801468a:	eea5 5a87 	vfma.f32	s10, s11, s14
 801468e:	eee4 4a07 	vfma.f32	s9, s8, s14
 8014692:	eddf 5a43 	vldr	s11, [pc, #268]	; 80147a0 <atanf+0x19c>
 8014696:	eee4 6a87 	vfma.f32	s13, s9, s14
 801469a:	eee5 5a07 	vfma.f32	s11, s10, s14
 801469e:	ee66 6a86 	vmul.f32	s13, s13, s12
 80146a2:	ee25 7a87 	vmul.f32	s14, s11, s14
 80146a6:	d03a      	beq.n	801471e <atanf+0x11a>
 80146a8:	4a3e      	ldr	r2, [pc, #248]	; (80147a4 <atanf+0x1a0>)
 80146aa:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80146ae:	ee76 6a87 	vadd.f32	s13, s13, s14
 80146b2:	ed92 0a00 	vldr	s0, [r2]
 80146b6:	4a3c      	ldr	r2, [pc, #240]	; (80147a8 <atanf+0x1a4>)
 80146b8:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 80146bc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80146c0:	2d00      	cmp	r5, #0
 80146c2:	ed93 7a00 	vldr	s14, [r3]
 80146c6:	ee70 7a67 	vsub.f32	s15, s0, s15
 80146ca:	ee37 0a67 	vsub.f32	s0, s14, s15
 80146ce:	daae      	bge.n	801462e <atanf+0x2a>
 80146d0:	eeb1 0a40 	vneg.f32	s0, s0
 80146d4:	bd38      	pop	{r3, r4, r5, pc}
 80146d6:	ee30 0a00 	vadd.f32	s0, s0, s0
 80146da:	bd38      	pop	{r3, r4, r5, pc}
 80146dc:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80147ac <atanf+0x1a8>
 80146e0:	ee30 7a07 	vadd.f32	s14, s0, s14
 80146e4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80146e8:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80146ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80146f0:	dda4      	ble.n	801463c <atanf+0x38>
 80146f2:	bd38      	pop	{r3, r4, r5, pc}
 80146f4:	f000 f860 	bl	80147b8 <fabsf>
 80146f8:	4b2d      	ldr	r3, [pc, #180]	; (80147b0 <atanf+0x1ac>)
 80146fa:	429c      	cmp	r4, r3
 80146fc:	dc16      	bgt.n	801472c <atanf+0x128>
 80146fe:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8014702:	429c      	cmp	r4, r3
 8014704:	dc27      	bgt.n	8014756 <atanf+0x152>
 8014706:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 801470a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 801470e:	eea0 7a27 	vfma.f32	s14, s0, s15
 8014712:	2300      	movs	r3, #0
 8014714:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014718:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801471c:	e790      	b.n	8014640 <atanf+0x3c>
 801471e:	ee76 6a87 	vadd.f32	s13, s13, s14
 8014722:	eee6 7ae7 	vfms.f32	s15, s13, s15
 8014726:	eeb0 0a67 	vmov.f32	s0, s15
 801472a:	bd38      	pop	{r3, r4, r5, pc}
 801472c:	4b21      	ldr	r3, [pc, #132]	; (80147b4 <atanf+0x1b0>)
 801472e:	429c      	cmp	r4, r3
 8014730:	dc0b      	bgt.n	801474a <atanf+0x146>
 8014732:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8014736:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801473a:	eea0 7a27 	vfma.f32	s14, s0, s15
 801473e:	2302      	movs	r3, #2
 8014740:	ee30 0a67 	vsub.f32	s0, s0, s15
 8014744:	eec0 7a07 	vdiv.f32	s15, s0, s14
 8014748:	e77a      	b.n	8014640 <atanf+0x3c>
 801474a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 801474e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014752:	2303      	movs	r3, #3
 8014754:	e774      	b.n	8014640 <atanf+0x3c>
 8014756:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801475a:	ee30 7a67 	vsub.f32	s14, s0, s15
 801475e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014762:	2301      	movs	r3, #1
 8014764:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8014768:	e76a      	b.n	8014640 <atanf+0x3c>
 801476a:	bf00      	nop
 801476c:	3fc90fdb 	.word	0x3fc90fdb
 8014770:	bfc90fdb 	.word	0xbfc90fdb
 8014774:	3edfffff 	.word	0x3edfffff
 8014778:	3c8569d7 	.word	0x3c8569d7
 801477c:	3d4bda59 	.word	0x3d4bda59
 8014780:	3d886b35 	.word	0x3d886b35
 8014784:	3dba2e6e 	.word	0x3dba2e6e
 8014788:	bd15a221 	.word	0xbd15a221
 801478c:	bd6ef16b 	.word	0xbd6ef16b
 8014790:	bd9d8795 	.word	0xbd9d8795
 8014794:	3e124925 	.word	0x3e124925
 8014798:	bde38e38 	.word	0xbde38e38
 801479c:	3eaaaaab 	.word	0x3eaaaaab
 80147a0:	be4ccccd 	.word	0xbe4ccccd
 80147a4:	0802a8f0 	.word	0x0802a8f0
 80147a8:	0802a8e0 	.word	0x0802a8e0
 80147ac:	7149f2ca 	.word	0x7149f2ca
 80147b0:	3f97ffff 	.word	0x3f97ffff
 80147b4:	401bffff 	.word	0x401bffff

080147b8 <fabsf>:
 80147b8:	ee10 3a10 	vmov	r3, s0
 80147bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80147c0:	ee00 3a10 	vmov	s0, r3
 80147c4:	4770      	bx	lr
 80147c6:	bf00      	nop

080147c8 <floorf>:
 80147c8:	ee10 2a10 	vmov	r2, s0
 80147cc:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 80147d0:	3b7f      	subs	r3, #127	; 0x7f
 80147d2:	2b16      	cmp	r3, #22
 80147d4:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 80147d8:	dc28      	bgt.n	801482c <floorf+0x64>
 80147da:	2b00      	cmp	r3, #0
 80147dc:	db18      	blt.n	8014810 <floorf+0x48>
 80147de:	491a      	ldr	r1, [pc, #104]	; (8014848 <floorf+0x80>)
 80147e0:	4119      	asrs	r1, r3
 80147e2:	420a      	tst	r2, r1
 80147e4:	d021      	beq.n	801482a <floorf+0x62>
 80147e6:	eddf 7a19 	vldr	s15, [pc, #100]	; 801484c <floorf+0x84>
 80147ea:	ee70 7a27 	vadd.f32	s15, s0, s15
 80147ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80147f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80147f6:	dd18      	ble.n	801482a <floorf+0x62>
 80147f8:	2a00      	cmp	r2, #0
 80147fa:	da04      	bge.n	8014806 <floorf+0x3e>
 80147fc:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8014800:	fa40 f303 	asr.w	r3, r0, r3
 8014804:	441a      	add	r2, r3
 8014806:	ea22 0301 	bic.w	r3, r2, r1
 801480a:	ee00 3a10 	vmov	s0, r3
 801480e:	4770      	bx	lr
 8014810:	eddf 7a0e 	vldr	s15, [pc, #56]	; 801484c <floorf+0x84>
 8014814:	ee70 7a27 	vadd.f32	s15, s0, s15
 8014818:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801481c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014820:	dd03      	ble.n	801482a <floorf+0x62>
 8014822:	2a00      	cmp	r2, #0
 8014824:	db08      	blt.n	8014838 <floorf+0x70>
 8014826:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8014850 <floorf+0x88>
 801482a:	4770      	bx	lr
 801482c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8014830:	d3fb      	bcc.n	801482a <floorf+0x62>
 8014832:	ee30 0a00 	vadd.f32	s0, s0, s0
 8014836:	4770      	bx	lr
 8014838:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 801483c:	2900      	cmp	r1, #0
 801483e:	bf18      	it	ne
 8014840:	eeb0 0a67 	vmovne.f32	s0, s15
 8014844:	4770      	bx	lr
 8014846:	bf00      	nop
 8014848:	007fffff 	.word	0x007fffff
 801484c:	7149f2ca 	.word	0x7149f2ca
 8014850:	00000000 	.word	0x00000000

08014854 <scalbnf>:
 8014854:	b082      	sub	sp, #8
 8014856:	ed8d 0a01 	vstr	s0, [sp, #4]
 801485a:	9b01      	ldr	r3, [sp, #4]
 801485c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8014860:	d02a      	beq.n	80148b8 <scalbnf+0x64>
 8014862:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8014866:	d223      	bcs.n	80148b0 <scalbnf+0x5c>
 8014868:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 801486c:	d128      	bne.n	80148c0 <scalbnf+0x6c>
 801486e:	ed9d 7a01 	vldr	s14, [sp, #4]
 8014872:	eddf 7a2a 	vldr	s15, [pc, #168]	; 801491c <scalbnf+0xc8>
 8014876:	4b2a      	ldr	r3, [pc, #168]	; (8014920 <scalbnf+0xcc>)
 8014878:	ee67 7a27 	vmul.f32	s15, s14, s15
 801487c:	4298      	cmp	r0, r3
 801487e:	edcd 7a01 	vstr	s15, [sp, #4]
 8014882:	db37      	blt.n	80148f4 <scalbnf+0xa0>
 8014884:	9b01      	ldr	r3, [sp, #4]
 8014886:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801488a:	3a19      	subs	r2, #25
 801488c:	4402      	add	r2, r0
 801488e:	2afe      	cmp	r2, #254	; 0xfe
 8014890:	dd1a      	ble.n	80148c8 <scalbnf+0x74>
 8014892:	ed9f 0a24 	vldr	s0, [pc, #144]	; 8014924 <scalbnf+0xd0>
 8014896:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8014928 <scalbnf+0xd4>
 801489a:	9b01      	ldr	r3, [sp, #4]
 801489c:	2b00      	cmp	r3, #0
 801489e:	eef0 7a40 	vmov.f32	s15, s0
 80148a2:	bfb8      	it	lt
 80148a4:	eeb0 0a47 	vmovlt.f32	s0, s14
 80148a8:	ee20 0a27 	vmul.f32	s0, s0, s15
 80148ac:	b002      	add	sp, #8
 80148ae:	4770      	bx	lr
 80148b0:	ee30 0a00 	vadd.f32	s0, s0, s0
 80148b4:	b002      	add	sp, #8
 80148b6:	4770      	bx	lr
 80148b8:	ed9d 0a01 	vldr	s0, [sp, #4]
 80148bc:	b002      	add	sp, #8
 80148be:	4770      	bx	lr
 80148c0:	0dd2      	lsrs	r2, r2, #23
 80148c2:	4402      	add	r2, r0
 80148c4:	2afe      	cmp	r2, #254	; 0xfe
 80148c6:	dce4      	bgt.n	8014892 <scalbnf+0x3e>
 80148c8:	2a00      	cmp	r2, #0
 80148ca:	dc0b      	bgt.n	80148e4 <scalbnf+0x90>
 80148cc:	f112 0f16 	cmn.w	r2, #22
 80148d0:	da17      	bge.n	8014902 <scalbnf+0xae>
 80148d2:	f24c 3350 	movw	r3, #50000	; 0xc350
 80148d6:	4298      	cmp	r0, r3
 80148d8:	dcdb      	bgt.n	8014892 <scalbnf+0x3e>
 80148da:	ed9f 0a14 	vldr	s0, [pc, #80]	; 801492c <scalbnf+0xd8>
 80148de:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8014930 <scalbnf+0xdc>
 80148e2:	e7da      	b.n	801489a <scalbnf+0x46>
 80148e4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80148e8:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80148ec:	ee00 3a10 	vmov	s0, r3
 80148f0:	b002      	add	sp, #8
 80148f2:	4770      	bx	lr
 80148f4:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 801492c <scalbnf+0xd8>
 80148f8:	eddd 7a01 	vldr	s15, [sp, #4]
 80148fc:	ee27 0a80 	vmul.f32	s0, s15, s0
 8014900:	e7d8      	b.n	80148b4 <scalbnf+0x60>
 8014902:	3219      	adds	r2, #25
 8014904:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014908:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801490c:	eddf 7a09 	vldr	s15, [pc, #36]	; 8014934 <scalbnf+0xe0>
 8014910:	ee07 3a10 	vmov	s14, r3
 8014914:	ee27 0a27 	vmul.f32	s0, s14, s15
 8014918:	e7cc      	b.n	80148b4 <scalbnf+0x60>
 801491a:	bf00      	nop
 801491c:	4c000000 	.word	0x4c000000
 8014920:	ffff3cb0 	.word	0xffff3cb0
 8014924:	7149f2ca 	.word	0x7149f2ca
 8014928:	f149f2ca 	.word	0xf149f2ca
 801492c:	0da24260 	.word	0x0da24260
 8014930:	8da24260 	.word	0x8da24260
 8014934:	33000000 	.word	0x33000000

08014938 <_init>:
 8014938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801493a:	bf00      	nop
 801493c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801493e:	bc08      	pop	{r3}
 8014940:	469e      	mov	lr, r3
 8014942:	4770      	bx	lr

08014944 <_fini>:
 8014944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014946:	bf00      	nop
 8014948:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801494a:	bc08      	pop	{r3}
 801494c:	469e      	mov	lr, r3
 801494e:	4770      	bx	lr
