

================================================================
== Vitis HLS Report for 'guitar_effects_Pipeline_WAH_LOOP'
================================================================
* Date:           Wed Apr 10 17:06:56 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      106|  1.060 us|  1.060 us|  106|  106|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WAH_LOOP  |      104|      104|         6|          1|          1|   100|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%result = alloca i32 1"   --->   Operation 9 'alloca' 'result' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln227_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln227"   --->   Operation 11 'read' 'sext_ln227_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln227_cast = sext i63 %sext_ln227_read"   --->   Operation 12 'sext' 'sext_ln227_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 2000, void @empty_12, void @empty_13, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_7 = load i7 %i" [guitar_effects.cpp:229]   --->   Operation 16 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.48ns)   --->   "%icmp_ln227 = icmp_eq  i7 %i_7, i7 100" [guitar_effects.cpp:227]   --->   Operation 17 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.87ns)   --->   "%add_ln229 = add i7 %i_7, i7 1" [guitar_effects.cpp:229]   --->   Operation 18 'add' 'add_ln229' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %icmp_ln227, void %for.body.i.split_ifconv, void %if.end27.loopexit.exitStub" [guitar_effects.cpp:227]   --->   Operation 19 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln227 = store i7 %add_ln229, i7 %i" [guitar_effects.cpp:227]   --->   Operation 20 'store' 'store_ln227' <Predicate = (!icmp_ln227)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.73>
ST_2 : Operation 21 [1/1] (1.48ns)   --->   "%empty_68 = icmp_eq  i7 %add_ln229, i7 100" [guitar_effects.cpp:229]   --->   Operation 21 'icmp' 'empty_68' <Predicate = (!icmp_ln227)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.99ns)   --->   "%coeff_index = select i1 %empty_68, i7 0, i7 %add_ln229" [guitar_effects.cpp:229]   --->   Operation 22 'select' 'coeff_index' <Predicate = (!icmp_ln227)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i7 %coeff_index" [guitar_effects.cpp:230]   --->   Operation 23 'zext' 'zext_ln230' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%wah_values_buffer_addr = getelementptr i32 %wah_values_buffer, i64 0, i64 %zext_ln230" [guitar_effects.cpp:230]   --->   Operation 24 'getelementptr' 'wah_values_buffer_addr' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (3.25ns)   --->   "%r_V = load i7 %wah_values_buffer_addr" [guitar_effects.cpp:230]   --->   Operation 25 'load' 'r_V' <Predicate = (!icmp_ln227)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %sext_ln227_cast" [guitar_effects.cpp:227]   --->   Operation 27 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%r_V = load i7 %wah_values_buffer_addr" [guitar_effects.cpp:230]   --->   Operation 30 'load' 'r_V' <Predicate = (!icmp_ln227)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 31 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr"   --->   Operation 31 'read' 'gmem_addr_read' <Predicate = (!icmp_ln227)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i32 %r_V"   --->   Operation 32 'sext' 'sext_ln1317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i16 %gmem_addr_read"   --->   Operation 33 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (6.91ns)   --->   "%r_V_22 = mul i48 %sext_ln1317, i48 %sext_ln1319"   --->   Operation 34 'mul' 'r_V_22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 35 [1/2] (6.91ns)   --->   "%r_V_22 = mul i48 %sext_ln1317, i48 %sext_ln1319"   --->   Operation 35 'mul' 'r_V_22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%ret_V = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %r_V_22, i32 32, i32 47"   --->   Operation 36 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln1049 = trunc i48 %r_V_22"   --->   Operation 37 'trunc' 'trunc_ln1049' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%result_load = load i32 %result"   --->   Operation 49 'load' 'result_load' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %result_2_out, i32 %result_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln227)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.02>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%result_load_1 = load i32 %result" [guitar_effects.cpp:230]   --->   Operation 38 'load' 'result_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln226 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [guitar_effects.cpp:226]   --->   Operation 39 'specloopname' 'specloopname_ln226' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %r_V_22, i32 47"   --->   Operation 40 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln1049 = icmp_eq  i32 %trunc_ln1049, i32 0"   --->   Operation 41 'icmp' 'icmp_ln1049' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (2.07ns)   --->   "%ret_V_9 = add i16 %ret_V, i16 1"   --->   Operation 42 'add' 'ret_V_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%select_ln1048 = select i1 %icmp_ln1049, i16 %ret_V, i16 %ret_V_9"   --->   Operation 43 'select' 'select_ln1048' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%ret_V_10 = select i1 %p_Result_s, i16 %select_ln1048, i16 %ret_V"   --->   Operation 44 'select' 'ret_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%sext_ln598 = sext i16 %ret_V_10"   --->   Operation 45 'sext' 'sext_ln598' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (2.55ns) (out node of the LUT)   --->   "%result_1 = add i32 %sext_ln598, i32 %result_load_1" [guitar_effects.cpp:230]   --->   Operation 46 'add' 'result_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln227 = store i32 %result_1, i32 %result" [guitar_effects.cpp:227]   --->   Operation 47 'store' 'store_ln227' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln227 = br void %for.body.i" [guitar_effects.cpp:227]   --->   Operation 48 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.46ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', guitar_effects.cpp:229) on local variable 'i' [13]  (0 ns)
	'add' operation ('add_ln229', guitar_effects.cpp:229) [19]  (1.87 ns)
	'store' operation ('store_ln227', guitar_effects.cpp:227) of variable 'add_ln229', guitar_effects.cpp:229 on local variable 'i' [42]  (1.59 ns)

 <State 2>: 5.74ns
The critical path consists of the following:
	'icmp' operation ('empty_68', guitar_effects.cpp:229) [24]  (1.49 ns)
	'select' operation ('coeff_index', guitar_effects.cpp:229) [25]  (0.993 ns)
	'getelementptr' operation ('wah_values_buffer_addr', guitar_effects.cpp:230) [27]  (0 ns)
	'load' operation ('i_op', guitar_effects.cpp:230) on array 'wah_values_buffer' [28]  (3.25 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', guitar_effects.cpp:227) [15]  (0 ns)
	bus read operation ('gmem_addr_read') on port 'gmem' [30]  (7.3 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [32]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [32]  (6.91 ns)

 <State 6>: 5.03ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1049') [36]  (2.47 ns)
	'select' operation ('select_ln1048') [38]  (0 ns)
	'select' operation ('ret.V') [39]  (0 ns)
	'add' operation ('result', guitar_effects.cpp:230) [41]  (2.55 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
