// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module IMG2RLE_IMG2RLE_Pipeline_L213 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_mem_F_AWVALID,
        m_axi_mem_F_AWREADY,
        m_axi_mem_F_AWADDR,
        m_axi_mem_F_AWID,
        m_axi_mem_F_AWLEN,
        m_axi_mem_F_AWSIZE,
        m_axi_mem_F_AWBURST,
        m_axi_mem_F_AWLOCK,
        m_axi_mem_F_AWCACHE,
        m_axi_mem_F_AWPROT,
        m_axi_mem_F_AWQOS,
        m_axi_mem_F_AWREGION,
        m_axi_mem_F_AWUSER,
        m_axi_mem_F_WVALID,
        m_axi_mem_F_WREADY,
        m_axi_mem_F_WDATA,
        m_axi_mem_F_WSTRB,
        m_axi_mem_F_WLAST,
        m_axi_mem_F_WID,
        m_axi_mem_F_WUSER,
        m_axi_mem_F_ARVALID,
        m_axi_mem_F_ARREADY,
        m_axi_mem_F_ARADDR,
        m_axi_mem_F_ARID,
        m_axi_mem_F_ARLEN,
        m_axi_mem_F_ARSIZE,
        m_axi_mem_F_ARBURST,
        m_axi_mem_F_ARLOCK,
        m_axi_mem_F_ARCACHE,
        m_axi_mem_F_ARPROT,
        m_axi_mem_F_ARQOS,
        m_axi_mem_F_ARREGION,
        m_axi_mem_F_ARUSER,
        m_axi_mem_F_RVALID,
        m_axi_mem_F_RREADY,
        m_axi_mem_F_RDATA,
        m_axi_mem_F_RLAST,
        m_axi_mem_F_RID,
        m_axi_mem_F_RFIFONUM,
        m_axi_mem_F_RUSER,
        m_axi_mem_F_RRESP,
        m_axi_mem_F_BVALID,
        m_axi_mem_F_BREADY,
        m_axi_mem_F_BRESP,
        m_axi_mem_F_BID,
        m_axi_mem_F_BUSER,
        chroma_divided,
        dct_address0,
        dct_ce0,
        dct_we0,
        dct_d0,
        dct_q0,
        dct_address1,
        dct_ce1,
        dct_we1,
        dct_d1,
        dct_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_mem_F_AWVALID;
input   m_axi_mem_F_AWREADY;
output  [63:0] m_axi_mem_F_AWADDR;
output  [0:0] m_axi_mem_F_AWID;
output  [31:0] m_axi_mem_F_AWLEN;
output  [2:0] m_axi_mem_F_AWSIZE;
output  [1:0] m_axi_mem_F_AWBURST;
output  [1:0] m_axi_mem_F_AWLOCK;
output  [3:0] m_axi_mem_F_AWCACHE;
output  [2:0] m_axi_mem_F_AWPROT;
output  [3:0] m_axi_mem_F_AWQOS;
output  [3:0] m_axi_mem_F_AWREGION;
output  [0:0] m_axi_mem_F_AWUSER;
output   m_axi_mem_F_WVALID;
input   m_axi_mem_F_WREADY;
output  [7:0] m_axi_mem_F_WDATA;
output  [0:0] m_axi_mem_F_WSTRB;
output   m_axi_mem_F_WLAST;
output  [0:0] m_axi_mem_F_WID;
output  [0:0] m_axi_mem_F_WUSER;
output   m_axi_mem_F_ARVALID;
input   m_axi_mem_F_ARREADY;
output  [63:0] m_axi_mem_F_ARADDR;
output  [0:0] m_axi_mem_F_ARID;
output  [31:0] m_axi_mem_F_ARLEN;
output  [2:0] m_axi_mem_F_ARSIZE;
output  [1:0] m_axi_mem_F_ARBURST;
output  [1:0] m_axi_mem_F_ARLOCK;
output  [3:0] m_axi_mem_F_ARCACHE;
output  [2:0] m_axi_mem_F_ARPROT;
output  [3:0] m_axi_mem_F_ARQOS;
output  [3:0] m_axi_mem_F_ARREGION;
output  [0:0] m_axi_mem_F_ARUSER;
input   m_axi_mem_F_RVALID;
output   m_axi_mem_F_RREADY;
input  [7:0] m_axi_mem_F_RDATA;
input   m_axi_mem_F_RLAST;
input  [0:0] m_axi_mem_F_RID;
input  [10:0] m_axi_mem_F_RFIFONUM;
input  [0:0] m_axi_mem_F_RUSER;
input  [1:0] m_axi_mem_F_RRESP;
input   m_axi_mem_F_BVALID;
output   m_axi_mem_F_BREADY;
input  [1:0] m_axi_mem_F_BRESP;
input  [0:0] m_axi_mem_F_BID;
input  [0:0] m_axi_mem_F_BUSER;
input  [63:0] chroma_divided;
output  [5:0] dct_address0;
output   dct_ce0;
output   dct_we0;
output  [15:0] dct_d0;
input  [15:0] dct_q0;
output  [5:0] dct_address1;
output   dct_ce1;
output   dct_we1;
output  [15:0] dct_d1;
input  [15:0] dct_q1;

reg ap_idle;
reg m_axi_mem_F_RREADY;
reg[5:0] dct_address0;
reg dct_ce0;
reg dct_we0;
reg[15:0] dct_d0;
reg[5:0] dct_address1;
reg dct_ce1;
reg dct_we1;
reg[15:0] dct_d1;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
reg   [0:0] icmp_ln89_reg_359;
reg    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_subdone;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    mem_F_blk_n_R;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage0;
reg   [7:0] reg_154;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
reg    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
reg    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
reg    ap_block_pp0_stage7_11001;
reg    ap_block_state9_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln89_fu_170_p2;
wire   [5:0] tmp_s_fu_188_p3;
reg   [5:0] tmp_s_reg_368;
reg   [5:0] dct_addr_reg_378;
reg   [5:0] dct_addr_reg_378_pp0_iter1_reg;
reg   [5:0] dct_addr_reg_378_pp0_iter2_reg;
reg   [5:0] dct_addr_1_reg_383;
reg   [5:0] dct_addr_1_reg_383_pp0_iter1_reg;
reg   [5:0] dct_addr_1_reg_383_pp0_iter2_reg;
reg   [5:0] dct_addr_2_reg_389;
reg   [5:0] dct_addr_2_reg_389_pp0_iter1_reg;
reg   [5:0] dct_addr_2_reg_389_pp0_iter2_reg;
reg   [5:0] dct_addr_3_reg_394;
reg   [5:0] dct_addr_3_reg_394_pp0_iter1_reg;
reg   [5:0] dct_addr_3_reg_394_pp0_iter2_reg;
reg   [5:0] dct_addr_3_reg_394_pp0_iter3_reg;
reg   [15:0] dct_load_reg_400;
reg   [15:0] dct_load_1_reg_405;
reg   [5:0] dct_addr_4_reg_410;
reg   [5:0] dct_addr_4_reg_410_pp0_iter1_reg;
reg   [5:0] dct_addr_4_reg_410_pp0_iter2_reg;
reg   [5:0] dct_addr_4_reg_410_pp0_iter3_reg;
reg   [5:0] dct_addr_5_reg_416;
reg   [5:0] dct_addr_5_reg_416_pp0_iter1_reg;
reg   [5:0] dct_addr_5_reg_416_pp0_iter2_reg;
reg   [5:0] dct_addr_5_reg_416_pp0_iter3_reg;
reg   [15:0] dct_load_2_reg_426;
reg   [15:0] dct_load_3_reg_431;
reg   [5:0] dct_addr_6_reg_436;
reg   [5:0] dct_addr_6_reg_436_pp0_iter1_reg;
reg   [5:0] dct_addr_6_reg_436_pp0_iter2_reg;
reg   [5:0] dct_addr_6_reg_436_pp0_iter3_reg;
reg   [5:0] dct_addr_7_reg_442;
reg   [5:0] dct_addr_7_reg_442_pp0_iter1_reg;
reg   [5:0] dct_addr_7_reg_442_pp0_iter2_reg;
reg   [5:0] dct_addr_7_reg_442_pp0_iter3_reg;
reg   [15:0] dct_load_4_reg_452;
reg   [15:0] dct_load_5_reg_457;
reg   [15:0] dct_load_6_reg_467;
reg   [15:0] dct_load_7_reg_472;
wire   [15:0] grp_fu_311_p2;
reg   [15:0] sdiv_ln92_3_reg_502;
wire   [15:0] grp_fu_320_p2;
reg   [15:0] sdiv_ln92_4_reg_507;
wire   [15:0] grp_fu_329_p2;
reg   [15:0] sdiv_ln92_5_reg_512;
wire   [15:0] grp_fu_338_p2;
reg   [15:0] sdiv_ln92_6_reg_517;
wire   [15:0] grp_fu_347_p2;
reg   [15:0] sdiv_ln92_7_reg_522;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln92_fu_196_p1;
wire   [63:0] zext_ln92_16_fu_207_p1;
wire   [63:0] zext_ln92_17_fu_222_p1;
wire   [63:0] zext_ln92_18_fu_232_p1;
wire   [63:0] zext_ln92_19_fu_242_p1;
wire   [63:0] zext_ln92_20_fu_252_p1;
wire   [63:0] zext_ln92_21_fu_272_p1;
wire   [63:0] zext_ln92_22_fu_282_p1;
reg   [3:0] ii_fu_66;
wire   [3:0] add_ln89_fu_176_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_ii_2;
wire   [15:0] grp_fu_261_p2;
wire   [15:0] grp_fu_291_p2;
wire   [15:0] grp_fu_301_p2;
wire   [2:0] empty_fu_166_p1;
wire   [5:0] or_ln92_fu_201_p2;
wire   [5:0] or_ln92_7_fu_217_p2;
wire   [5:0] or_ln92_8_fu_227_p2;
wire   [5:0] or_ln92_9_fu_237_p2;
wire   [5:0] or_ln92_10_fu_247_p2;
wire   [8:0] grp_fu_261_p1;
wire   [5:0] or_ln92_11_fu_267_p2;
wire   [5:0] or_ln92_12_fu_277_p2;
wire   [8:0] grp_fu_291_p1;
wire   [8:0] grp_fu_301_p1;
wire   [8:0] grp_fu_311_p1;
wire   [8:0] grp_fu_320_p1;
wire   [8:0] grp_fu_329_p1;
wire   [8:0] grp_fu_338_p1;
wire   [8:0] grp_fu_347_p1;
reg    grp_fu_261_ce;
reg    grp_fu_291_ce;
reg    grp_fu_301_ce;
reg    grp_fu_311_ce;
reg    grp_fu_320_ce;
reg    grp_fu_329_ce;
reg    grp_fu_338_ce;
reg    grp_fu_347_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [7:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to3;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [15:0] grp_fu_261_p10;
wire   [15:0] grp_fu_291_p10;
wire   [15:0] grp_fu_301_p10;
wire   [15:0] grp_fu_311_p10;
wire   [15:0] grp_fu_320_p10;
wire   [15:0] grp_fu_329_p10;
wire   [15:0] grp_fu_338_p10;
wire   [15:0] grp_fu_347_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ii_fu_66 = 4'd0;
#0 ap_done_reg = 1'b0;
end

IMG2RLE_sdiv_16ns_9ns_16_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
sdiv_16ns_9ns_16_20_1_U2146(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dct_load_reg_400),
    .din1(grp_fu_261_p1),
    .ce(grp_fu_261_ce),
    .dout(grp_fu_261_p2)
);

IMG2RLE_sdiv_16ns_9ns_16_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
sdiv_16ns_9ns_16_20_1_U2147(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dct_load_1_reg_405),
    .din1(grp_fu_291_p1),
    .ce(grp_fu_291_ce),
    .dout(grp_fu_291_p2)
);

IMG2RLE_sdiv_16ns_9ns_16_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
sdiv_16ns_9ns_16_20_1_U2148(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dct_load_2_reg_426),
    .din1(grp_fu_301_p1),
    .ce(grp_fu_301_ce),
    .dout(grp_fu_301_p2)
);

IMG2RLE_sdiv_16ns_9ns_16_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
sdiv_16ns_9ns_16_20_1_U2149(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dct_load_3_reg_431),
    .din1(grp_fu_311_p1),
    .ce(grp_fu_311_ce),
    .dout(grp_fu_311_p2)
);

IMG2RLE_sdiv_16ns_9ns_16_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
sdiv_16ns_9ns_16_20_1_U2150(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dct_load_4_reg_452),
    .din1(grp_fu_320_p1),
    .ce(grp_fu_320_ce),
    .dout(grp_fu_320_p2)
);

IMG2RLE_sdiv_16ns_9ns_16_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
sdiv_16ns_9ns_16_20_1_U2151(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dct_load_5_reg_457),
    .din1(grp_fu_329_p1),
    .ce(grp_fu_329_ce),
    .dout(grp_fu_329_p2)
);

IMG2RLE_sdiv_16ns_9ns_16_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
sdiv_16ns_9ns_16_20_1_U2152(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dct_load_6_reg_467),
    .din1(grp_fu_338_p1),
    .ce(grp_fu_338_ce),
    .dout(grp_fu_338_p2)
);

IMG2RLE_sdiv_16ns_9ns_16_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
sdiv_16ns_9ns_16_20_1_U2153(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dct_load_7_reg_472),
    .din1(grp_fu_347_p1),
    .ce(grp_fu_347_ce),
    .dout(grp_fu_347_p2)
);

IMG2RLE_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage7)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln89_fu_170_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            ii_fu_66 <= add_ln89_fu_176_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            ii_fu_66 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dct_addr_1_reg_383[5 : 3] <= zext_ln92_16_fu_207_p1[5 : 3];
        dct_addr_1_reg_383_pp0_iter1_reg[5 : 3] <= dct_addr_1_reg_383[5 : 3];
        dct_addr_1_reg_383_pp0_iter2_reg[5 : 3] <= dct_addr_1_reg_383_pp0_iter1_reg[5 : 3];
        dct_addr_reg_378[5 : 3] <= zext_ln92_fu_196_p1[5 : 3];
        dct_addr_reg_378_pp0_iter1_reg[5 : 3] <= dct_addr_reg_378[5 : 3];
        dct_addr_reg_378_pp0_iter2_reg[5 : 3] <= dct_addr_reg_378_pp0_iter1_reg[5 : 3];
        icmp_ln89_reg_359 <= icmp_ln89_fu_170_p2;
        sdiv_ln92_3_reg_502 <= grp_fu_311_p2;
        tmp_s_reg_368[5 : 3] <= tmp_s_fu_188_p3[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        dct_addr_2_reg_389[5 : 3] <= zext_ln92_17_fu_222_p1[5 : 3];
        dct_addr_2_reg_389_pp0_iter1_reg[5 : 3] <= dct_addr_2_reg_389[5 : 3];
        dct_addr_2_reg_389_pp0_iter2_reg[5 : 3] <= dct_addr_2_reg_389_pp0_iter1_reg[5 : 3];
        dct_addr_3_reg_394[5 : 3] <= zext_ln92_18_fu_232_p1[5 : 3];
        dct_addr_3_reg_394_pp0_iter1_reg[5 : 3] <= dct_addr_3_reg_394[5 : 3];
        dct_addr_3_reg_394_pp0_iter2_reg[5 : 3] <= dct_addr_3_reg_394_pp0_iter1_reg[5 : 3];
        dct_addr_3_reg_394_pp0_iter3_reg[5 : 3] <= dct_addr_3_reg_394_pp0_iter2_reg[5 : 3];
        sdiv_ln92_4_reg_507 <= grp_fu_320_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        dct_addr_4_reg_410[5 : 3] <= zext_ln92_19_fu_242_p1[5 : 3];
        dct_addr_4_reg_410_pp0_iter1_reg[5 : 3] <= dct_addr_4_reg_410[5 : 3];
        dct_addr_4_reg_410_pp0_iter2_reg[5 : 3] <= dct_addr_4_reg_410_pp0_iter1_reg[5 : 3];
        dct_addr_4_reg_410_pp0_iter3_reg[5 : 3] <= dct_addr_4_reg_410_pp0_iter2_reg[5 : 3];
        dct_addr_5_reg_416[5 : 3] <= zext_ln92_20_fu_252_p1[5 : 3];
        dct_addr_5_reg_416_pp0_iter1_reg[5 : 3] <= dct_addr_5_reg_416[5 : 3];
        dct_addr_5_reg_416_pp0_iter2_reg[5 : 3] <= dct_addr_5_reg_416_pp0_iter1_reg[5 : 3];
        dct_addr_5_reg_416_pp0_iter3_reg[5 : 3] <= dct_addr_5_reg_416_pp0_iter2_reg[5 : 3];
        sdiv_ln92_5_reg_512 <= grp_fu_329_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        dct_addr_6_reg_436[5 : 3] <= zext_ln92_21_fu_272_p1[5 : 3];
        dct_addr_6_reg_436_pp0_iter1_reg[5 : 3] <= dct_addr_6_reg_436[5 : 3];
        dct_addr_6_reg_436_pp0_iter2_reg[5 : 3] <= dct_addr_6_reg_436_pp0_iter1_reg[5 : 3];
        dct_addr_6_reg_436_pp0_iter3_reg[5 : 3] <= dct_addr_6_reg_436_pp0_iter2_reg[5 : 3];
        dct_addr_7_reg_442[5 : 3] <= zext_ln92_22_fu_282_p1[5 : 3];
        dct_addr_7_reg_442_pp0_iter1_reg[5 : 3] <= dct_addr_7_reg_442[5 : 3];
        dct_addr_7_reg_442_pp0_iter2_reg[5 : 3] <= dct_addr_7_reg_442_pp0_iter1_reg[5 : 3];
        dct_addr_7_reg_442_pp0_iter3_reg[5 : 3] <= dct_addr_7_reg_442_pp0_iter2_reg[5 : 3];
        sdiv_ln92_6_reg_517 <= grp_fu_338_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        dct_load_1_reg_405 <= dct_q0;
        dct_load_reg_400 <= dct_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        dct_load_2_reg_426 <= dct_q1;
        dct_load_3_reg_431 <= dct_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        dct_load_4_reg_452 <= dct_q1;
        dct_load_5_reg_457 <= dct_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        dct_load_6_reg_467 <= dct_q1;
        dct_load_7_reg_472 <= dct_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_154 <= m_axi_mem_F_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        sdiv_ln92_7_reg_522 <= grp_fu_347_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone) & (icmp_ln89_reg_359 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_ii_2 = 4'd0;
    end else begin
        ap_sig_allocacmp_ii_2 = ii_fu_66;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        dct_address0 = dct_addr_7_reg_442_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        dct_address0 = dct_addr_6_reg_436_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        dct_address0 = dct_addr_5_reg_416_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        dct_address0 = dct_addr_4_reg_410_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        dct_address0 = zext_ln92_22_fu_282_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        dct_address0 = zext_ln92_20_fu_252_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        dct_address0 = zext_ln92_18_fu_232_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        dct_address0 = zext_ln92_16_fu_207_p1;
    end else begin
        dct_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        dct_address1 = dct_addr_3_reg_394_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        dct_address1 = dct_addr_2_reg_389_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        dct_address1 = dct_addr_1_reg_383_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        dct_address1 = dct_addr_reg_378_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        dct_address1 = zext_ln92_21_fu_272_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        dct_address1 = zext_ln92_19_fu_242_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        dct_address1 = zext_ln92_17_fu_222_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        dct_address1 = zext_ln92_fu_196_p1;
    end else begin
        dct_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        dct_ce0 = 1'b1;
    end else begin
        dct_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        dct_ce1 = 1'b1;
    end else begin
        dct_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            dct_d0 = sdiv_ln92_7_reg_522;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            dct_d0 = sdiv_ln92_6_reg_517;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            dct_d0 = sdiv_ln92_5_reg_512;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            dct_d0 = sdiv_ln92_4_reg_507;
        end else begin
            dct_d0 = 'bx;
        end
    end else begin
        dct_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        dct_d1 = sdiv_ln92_3_reg_502;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        dct_d1 = grp_fu_301_p2;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        dct_d1 = grp_fu_291_p2;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        dct_d1 = grp_fu_261_p2;
    end else begin
        dct_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        dct_we0 = 1'b1;
    end else begin
        dct_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)))) begin
        dct_we1 = 1'b1;
    end else begin
        dct_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_261_ce = 1'b1;
    end else begin
        grp_fu_261_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_291_ce = 1'b1;
    end else begin
        grp_fu_291_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_301_ce = 1'b1;
    end else begin
        grp_fu_301_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_311_ce = 1'b1;
    end else begin
        grp_fu_311_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_320_ce = 1'b1;
    end else begin
        grp_fu_320_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_329_ce = 1'b1;
    end else begin
        grp_fu_329_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_338_ce = 1'b1;
    end else begin
        grp_fu_338_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_347_ce = 1'b1;
    end else begin
        grp_fu_347_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln89_reg_359 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln89_reg_359 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln89_reg_359 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln89_reg_359 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln89_reg_359 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln89_reg_359 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) 
    & (icmp_ln89_reg_359 == 1'd0)))) begin
        m_axi_mem_F_RREADY = 1'b1;
    end else begin
        m_axi_mem_F_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (icmp_ln89_reg_359 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6) & (icmp_ln89_reg_359 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5) & (icmp_ln89_reg_359 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln89_reg_359 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln89_reg_359 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln89_reg_359 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln89_reg_359 == 
    1'd0)))) begin
        mem_F_blk_n_R = m_axi_mem_F_RVALID;
    end else begin
        mem_F_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln89_fu_176_p2 = (ap_sig_allocacmp_ii_2 + 4'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state9_pp0_stage0_iter1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage4_iter0));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage4_iter0));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage5_iter0));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage5_iter0));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage6_iter0));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage6_iter0));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage7_iter0));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage7_iter0));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((m_axi_mem_F_RVALID == 1'b0) & (icmp_ln89_reg_359 == 1'd0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((m_axi_mem_F_RVALID == 1'b0) & (icmp_ln89_reg_359 == 1'd0));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = ((m_axi_mem_F_RVALID == 1'b0) & (icmp_ln89_reg_359 == 1'd0));
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = ((m_axi_mem_F_RVALID == 1'b0) & (icmp_ln89_reg_359 == 1'd0));
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = ((m_axi_mem_F_RVALID == 1'b0) & (icmp_ln89_reg_359 == 1'd0));
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0 = ((m_axi_mem_F_RVALID == 1'b0) & (icmp_ln89_reg_359 == 1'd0));
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0 = ((m_axi_mem_F_RVALID == 1'b0) & (icmp_ln89_reg_359 == 1'd0));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter1 = (m_axi_mem_F_RVALID == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign empty_fu_166_p1 = ap_sig_allocacmp_ii_2[2:0];

assign grp_fu_261_p1 = grp_fu_261_p10;

assign grp_fu_261_p10 = reg_154;

assign grp_fu_291_p1 = grp_fu_291_p10;

assign grp_fu_291_p10 = reg_154;

assign grp_fu_301_p1 = grp_fu_301_p10;

assign grp_fu_301_p10 = reg_154;

assign grp_fu_311_p1 = grp_fu_311_p10;

assign grp_fu_311_p10 = reg_154;

assign grp_fu_320_p1 = grp_fu_320_p10;

assign grp_fu_320_p10 = reg_154;

assign grp_fu_329_p1 = grp_fu_329_p10;

assign grp_fu_329_p10 = reg_154;

assign grp_fu_338_p1 = grp_fu_338_p10;

assign grp_fu_338_p10 = reg_154;

assign grp_fu_347_p1 = grp_fu_347_p10;

assign grp_fu_347_p10 = reg_154;

assign icmp_ln89_fu_170_p2 = ((ap_sig_allocacmp_ii_2 == 4'd8) ? 1'b1 : 1'b0);

assign m_axi_mem_F_ARADDR = 64'd0;

assign m_axi_mem_F_ARBURST = 2'd0;

assign m_axi_mem_F_ARCACHE = 4'd0;

assign m_axi_mem_F_ARID = 1'd0;

assign m_axi_mem_F_ARLEN = 32'd0;

assign m_axi_mem_F_ARLOCK = 2'd0;

assign m_axi_mem_F_ARPROT = 3'd0;

assign m_axi_mem_F_ARQOS = 4'd0;

assign m_axi_mem_F_ARREGION = 4'd0;

assign m_axi_mem_F_ARSIZE = 3'd0;

assign m_axi_mem_F_ARUSER = 1'd0;

assign m_axi_mem_F_ARVALID = 1'b0;

assign m_axi_mem_F_AWADDR = 64'd0;

assign m_axi_mem_F_AWBURST = 2'd0;

assign m_axi_mem_F_AWCACHE = 4'd0;

assign m_axi_mem_F_AWID = 1'd0;

assign m_axi_mem_F_AWLEN = 32'd0;

assign m_axi_mem_F_AWLOCK = 2'd0;

assign m_axi_mem_F_AWPROT = 3'd0;

assign m_axi_mem_F_AWQOS = 4'd0;

assign m_axi_mem_F_AWREGION = 4'd0;

assign m_axi_mem_F_AWSIZE = 3'd0;

assign m_axi_mem_F_AWUSER = 1'd0;

assign m_axi_mem_F_AWVALID = 1'b0;

assign m_axi_mem_F_BREADY = 1'b0;

assign m_axi_mem_F_WDATA = 8'd0;

assign m_axi_mem_F_WID = 1'd0;

assign m_axi_mem_F_WLAST = 1'b0;

assign m_axi_mem_F_WSTRB = 1'd0;

assign m_axi_mem_F_WUSER = 1'd0;

assign m_axi_mem_F_WVALID = 1'b0;

assign or_ln92_10_fu_247_p2 = (tmp_s_reg_368 | 6'd5);

assign or_ln92_11_fu_267_p2 = (tmp_s_reg_368 | 6'd6);

assign or_ln92_12_fu_277_p2 = (tmp_s_reg_368 | 6'd7);

assign or_ln92_7_fu_217_p2 = (tmp_s_reg_368 | 6'd2);

assign or_ln92_8_fu_227_p2 = (tmp_s_reg_368 | 6'd3);

assign or_ln92_9_fu_237_p2 = (tmp_s_reg_368 | 6'd4);

assign or_ln92_fu_201_p2 = (tmp_s_fu_188_p3 | 6'd1);

assign tmp_s_fu_188_p3 = {{empty_fu_166_p1}, {3'd0}};

assign zext_ln92_16_fu_207_p1 = or_ln92_fu_201_p2;

assign zext_ln92_17_fu_222_p1 = or_ln92_7_fu_217_p2;

assign zext_ln92_18_fu_232_p1 = or_ln92_8_fu_227_p2;

assign zext_ln92_19_fu_242_p1 = or_ln92_9_fu_237_p2;

assign zext_ln92_20_fu_252_p1 = or_ln92_10_fu_247_p2;

assign zext_ln92_21_fu_272_p1 = or_ln92_11_fu_267_p2;

assign zext_ln92_22_fu_282_p1 = or_ln92_12_fu_277_p2;

assign zext_ln92_fu_196_p1 = tmp_s_fu_188_p3;

always @ (posedge ap_clk) begin
    tmp_s_reg_368[2:0] <= 3'b000;
    dct_addr_reg_378[2:0] <= 3'b000;
    dct_addr_reg_378_pp0_iter1_reg[2:0] <= 3'b000;
    dct_addr_reg_378_pp0_iter2_reg[2:0] <= 3'b000;
    dct_addr_1_reg_383[2:0] <= 3'b001;
    dct_addr_1_reg_383_pp0_iter1_reg[2:0] <= 3'b001;
    dct_addr_1_reg_383_pp0_iter2_reg[2:0] <= 3'b001;
    dct_addr_2_reg_389[2:0] <= 3'b010;
    dct_addr_2_reg_389_pp0_iter1_reg[2:0] <= 3'b010;
    dct_addr_2_reg_389_pp0_iter2_reg[2:0] <= 3'b010;
    dct_addr_3_reg_394[2:0] <= 3'b011;
    dct_addr_3_reg_394_pp0_iter1_reg[2:0] <= 3'b011;
    dct_addr_3_reg_394_pp0_iter2_reg[2:0] <= 3'b011;
    dct_addr_3_reg_394_pp0_iter3_reg[2:0] <= 3'b011;
    dct_addr_4_reg_410[2:0] <= 3'b100;
    dct_addr_4_reg_410_pp0_iter1_reg[2:0] <= 3'b100;
    dct_addr_4_reg_410_pp0_iter2_reg[2:0] <= 3'b100;
    dct_addr_4_reg_410_pp0_iter3_reg[2:0] <= 3'b100;
    dct_addr_5_reg_416[2:0] <= 3'b101;
    dct_addr_5_reg_416_pp0_iter1_reg[2:0] <= 3'b101;
    dct_addr_5_reg_416_pp0_iter2_reg[2:0] <= 3'b101;
    dct_addr_5_reg_416_pp0_iter3_reg[2:0] <= 3'b101;
    dct_addr_6_reg_436[2:0] <= 3'b110;
    dct_addr_6_reg_436_pp0_iter1_reg[2:0] <= 3'b110;
    dct_addr_6_reg_436_pp0_iter2_reg[2:0] <= 3'b110;
    dct_addr_6_reg_436_pp0_iter3_reg[2:0] <= 3'b110;
    dct_addr_7_reg_442[2:0] <= 3'b111;
    dct_addr_7_reg_442_pp0_iter1_reg[2:0] <= 3'b111;
    dct_addr_7_reg_442_pp0_iter2_reg[2:0] <= 3'b111;
    dct_addr_7_reg_442_pp0_iter3_reg[2:0] <= 3'b111;
end

endmodule //IMG2RLE_IMG2RLE_Pipeline_L213
