###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Thu Mar 23 00:35:47 2023
#  Design:            system_top
#  Command:           timeDesign -postCTS -pathReports -slackReports -numPaths 50 -prefix system_top_postCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin U_ALU/ALU_result_reg[0]/CK 
Endpoint:   U_ALU/ALU_result_reg[0]/D          (v) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][5]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.639
- Setup                         0.455
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.983
- Arrival Time                 34.444
= Slack Time                    2.539
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   14.539 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   14.540 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   14.576 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   14.577 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   14.605 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   14.605 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   14.764 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.225 |   14.764 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   14.904 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   14.905 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   14.988 | 
     | multiplexed_reference_clk__L3_I2/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  12.452 |   14.991 | 
     | multiplexed_reference_clk__L3_I2/Y  |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.090 |  12.542 |   15.081 | 
     | U_register_file/memory_reg[1][5]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.006 |  12.548 |   15.087 | 
     | U_register_file/memory_reg[1][5]/Q  |  ^   | ALU_operand_B[5]                 | SDFFRQX1M  | 0.780 |  13.328 |   15.867 | 
     | U_ALU/U70/A                         |  ^   | ALU_operand_B[5]                 | INVX2M     | 0.001 |  13.329 |   15.868 | 
     | U_ALU/U70/Y                         |  v   | U_ALU/n311                       | INVX2M     | 0.407 |  13.736 |   16.275 | 
     | U_ALU/U91/C                         |  v   | U_ALU/n311                       | NAND3XLM   | 0.000 |  13.736 |   16.275 | 
     | U_ALU/U91/Y                         |  ^   | U_ALU/n70                        | NAND3XLM   | 0.242 |  13.978 |   16.517 | 
     | U_ALU/U92/B                         |  ^   | U_ALU/n70                        | NOR2XLM    | 0.000 |  13.978 |   16.517 | 
     | U_ALU/U92/Y                         |  v   | U_ALU/n52                        | NOR2XLM    | 0.149 |  14.127 |   16.666 | 
     | U_ALU/U93/B                         |  v   | U_ALU/n52                        | NAND2XLM   | 0.000 |  14.127 |   16.666 | 
     | U_ALU/U93/Y                         |  ^   | U_ALU/n42                        | NAND2XLM   | 0.258 |  14.385 |   16.924 | 
     | U_ALU/U94/A                         |  ^   | U_ALU/n42                        | NOR2XLM    | 0.000 |  14.386 |   16.925 | 
     | U_ALU/U94/Y                         |  v   | U_ALU/n252                       | NOR2XLM    | 0.159 |  14.545 |   17.084 | 
     | U_ALU/U95/B0N                       |  v   | U_ALU/n252                       | AOI21BXLM  | 0.000 |  14.545 |   17.084 | 
     | U_ALU/U95/Y                         |  v   | U_ALU/n40                        | AOI21BXLM  | 0.252 |  14.797 |   17.336 | 
     | U_ALU/U96/B0                        |  v   | U_ALU/n40                        | OAI21XLM   | 0.000 |  14.797 |   17.336 | 
     | U_ALU/U96/Y                         |  ^   | U_ALU/n38                        | OAI21XLM   | 0.167 |  14.964 |   17.503 | 
     | U_ALU/U133/A1                       |  ^   | U_ALU/n38                        | OAI21XLM   | 0.000 |  14.964 |   17.503 | 
     | U_ALU/U133/Y                        |  v   | U_ALU/n49                        | OAI21XLM   | 0.344 |  15.309 |   17.848 | 
     | U_ALU/U134/C1                       |  v   | U_ALU/n49                        | AOI222XLM  | 0.000 |  15.309 |   17.848 | 
     | U_ALU/U134/Y                        |  ^   | U_ALU/n39                        | AOI222XLM  | 0.649 |  15.958 |   18.497 | 
     | U_ALU/U135/B0                       |  ^   | U_ALU/n39                        | OAI21XLM   | 0.000 |  15.958 |   18.497 | 
     | U_ALU/U135/Y                        |  v   | U_ALU/n43                        | OAI21XLM   | 0.274 |  16.232 |   18.771 | 
     | U_ALU/U138/B1                       |  v   | U_ALU/n43                        | AOI221X1M  | 0.000 |  16.232 |   18.771 | 
     | U_ALU/U138/Y                        |  ^   | U_ALU/n236                       | AOI221X1M  | 0.709 |  16.941 |   19.480 | 
     | U_ALU/U139/A                        |  ^   | U_ALU/n236                       | INVXLM     | 0.000 |  16.941 |   19.480 | 
     | U_ALU/U139/Y                        |  v   | U_ALU/n46                        | INVXLM     | 0.236 |  17.177 |   19.716 | 
     | U_ALU/U143/C0                       |  v   | U_ALU/n46                        | AOI221XLM  | 0.000 |  17.177 |   19.716 | 
     | U_ALU/U143/Y                        |  ^   | U_ALU/n50                        | AOI221XLM  | 0.370 |  17.546 |   20.085 | 
     | U_ALU/U144/A                        |  ^   | U_ALU/n50                        | XOR2XLM    | 0.000 |  17.546 |   20.085 | 
     | U_ALU/U144/Y                        |  v   | U_ALU/n59                        | XOR2XLM    | 0.262 |  17.808 |   20.347 | 
     | U_ALU/U146/C1                       |  v   | U_ALU/n59                        | AOI222XLM  | 0.000 |  17.808 |   20.347 | 
     | U_ALU/U146/Y                        |  ^   | U_ALU/n54                        | AOI222XLM  | 0.754 |  18.562 |   21.101 | 
     | U_ALU/U147/A1                       |  ^   | U_ALU/n54                        | AO21XLM    | 0.000 |  18.562 |   21.101 | 
     | U_ALU/U147/Y                        |  ^   | U_ALU/n53                        | AO21XLM    | 0.278 |  18.840 |   21.379 | 
     | U_ALU/U24/B0                        |  ^   | U_ALU/n53                        | OAI211X2M  | 0.000 |  18.840 |   21.379 | 
     | U_ALU/U24/Y                         |  v   | U_ALU/n242                       | OAI211X2M  | 0.236 |  19.076 |   21.615 | 
     | U_ALU/U159/A2                       |  v   | U_ALU/n242                       | OAI31XLM   | 0.000 |  19.076 |   21.615 | 
     | U_ALU/U159/Y                        |  ^   | U_ALU/n84                        | OAI31XLM   | 0.623 |  19.699 |   22.238 | 
     | U_ALU/U161/B0                       |  ^   | U_ALU/n84                        | AOI22XLM   | 0.000 |  19.699 |   22.238 | 
     | U_ALU/U161/Y                        |  v   | U_ALU/n76                        | AOI22XLM   | 0.325 |  20.024 |   22.563 | 
     | U_ALU/U171/CI                       |  v   | U_ALU/n76                        | ADDFXLM    | 0.000 |  20.024 |   22.563 | 
     | U_ALU/U171/CO                       |  v   | U_ALU/n73                        | ADDFXLM    | 0.471 |  20.495 |   23.034 | 
     | U_ALU/U19/C0                        |  v   | U_ALU/n73                        | AOI222XLM  | 0.000 |  20.495 |   23.034 | 
     | U_ALU/U19/Y                         |  ^   | U_ALU/n68                        | AOI222XLM  | 0.550 |  21.045 |   23.584 | 
     | U_ALU/U164/B0                       |  ^   | U_ALU/n68                        | OAI21XLM   | 0.000 |  21.045 |   23.584 | 
     | U_ALU/U164/Y                        |  v   | U_ALU/n71                        | OAI21XLM   | 0.241 |  21.286 |   23.825 | 
     | U_ALU/U166/B1                       |  v   | U_ALU/n71                        | AOI221XLM  | 0.000 |  21.286 |   23.825 | 
     | U_ALU/U166/Y                        |  ^   | U_ALU/n334                       | AOI221XLM  | 0.818 |  22.104 |   24.643 | 
     | U_ALU/U167/A                        |  ^   | U_ALU/n334                       | INVXLM     | 0.000 |  22.104 |   24.643 | 
     | U_ALU/U167/Y                        |  v   | U_ALU/n85                        | INVXLM     | 0.416 |  22.521 |   25.060 | 
     | U_ALU/U176/A0                       |  v   | U_ALU/n85                        | OAI31XLM   | 0.000 |  22.521 |   25.060 | 
     | U_ALU/U176/Y                        |  ^   | U_ALU/n105                       | OAI31XLM   | 0.625 |  23.146 |   25.685 | 
     | U_ALU/U178/B1                       |  ^   | U_ALU/n105                       | OAI2BB2XLM | 0.000 |  23.146 |   25.685 | 
     | U_ALU/U178/Y                        |  v   | U_ALU/n86                        | OAI2BB2XLM | 0.251 |  23.396 |   25.935 | 
     | U_ALU/U179/B                        |  v   | U_ALU/n86                        | NOR2XLM    | 0.000 |  23.396 |   25.935 | 
     | U_ALU/U179/Y                        |  ^   | U_ALU/n111                       | NOR2XLM    | 0.338 |  23.734 |   26.273 | 
     | U_ALU/U184/A0                       |  ^   | U_ALU/n111                       | OAI21XLM   | 0.000 |  23.734 |   26.273 | 
     | U_ALU/U184/Y                        |  v   | U_ALU/n87                        | OAI21XLM   | 0.202 |  23.936 |   26.475 | 
     | U_ALU/U185/B                        |  v   | U_ALU/n87                        | NOR2XLM    | 0.000 |  23.936 |   26.475 | 
     | U_ALU/U185/Y                        |  ^   | U_ALU/n113                       | NOR2XLM    | 0.254 |  24.190 |   26.729 | 
     | U_ALU/U187/A1                       |  ^   | U_ALU/n113                       | OAI21XLM   | 0.000 |  24.190 |   26.729 | 
     | U_ALU/U187/Y                        |  v   | U_ALU/n94                        | OAI21XLM   | 0.280 |  24.470 |   27.009 | 
     | U_ALU/U190/C0                       |  v   | U_ALU/n94                        | AOI222XLM  | 0.000 |  24.470 |   27.009 | 
     | U_ALU/U190/Y                        |  ^   | U_ALU/n90                        | AOI222XLM  | 0.543 |  25.013 |   27.552 | 
     | U_ALU/U191/B0                       |  ^   | U_ALU/n90                        | AOI21XLM   | 0.000 |  25.013 |   27.552 | 
     | U_ALU/U191/Y                        |  v   | U_ALU/n91                        | AOI21XLM   | 0.156 |  25.169 |   27.708 | 
     | U_ALU/U192/C0                       |  v   | U_ALU/n91                        | AOI211X2M  | 0.000 |  25.169 |   27.708 | 
     | U_ALU/U192/Y                        |  ^   | U_ALU/n352                       | AOI211X2M  | 0.474 |  25.643 |   28.182 | 
     | U_ALU/U198/A                        |  ^   | U_ALU/n352                       | INVXLM     | 0.000 |  25.643 |   28.182 | 
     | U_ALU/U198/Y                        |  v   | U_ALU/n117                       | INVXLM     | 0.310 |  25.953 |   28.492 | 
     | U_ALU/U200/A0                       |  v   | U_ALU/n117                       | OAI31XLM   | 0.000 |  25.953 |   28.492 | 
     | U_ALU/U200/Y                        |  ^   | U_ALU/n151                       | OAI31XLM   | 0.576 |  26.528 |   29.067 | 
     | U_ALU/U201/B1                       |  ^   | U_ALU/n151                       | OAI2BB2XLM | 0.000 |  26.528 |   29.067 | 
     | U_ALU/U201/Y                        |  v   | U_ALU/n106                       | OAI2BB2XLM | 0.235 |  26.763 |   29.302 | 
     | U_ALU/U202/B                        |  v   | U_ALU/n106                       | NOR2XLM    | 0.000 |  26.763 |   29.302 | 
     | U_ALU/U202/Y                        |  ^   | U_ALU/n143                       | NOR2XLM    | 0.265 |  27.028 |   29.567 | 
     | U_ALU/U207/A0                       |  ^   | U_ALU/n143                       | OAI21XLM   | 0.000 |  27.028 |   29.567 | 
     | U_ALU/U207/Y                        |  v   | U_ALU/n112                       | OAI21XLM   | 0.192 |  27.221 |   29.760 | 
     | U_ALU/U10/B                         |  v   | U_ALU/n112                       | NOR2XLM    | 0.000 |  27.221 |   29.760 | 
     | U_ALU/U10/Y                         |  ^   | U_ALU/n142                       | NOR2XLM    | 0.343 |  27.564 |   30.103 | 
     | U_ALU/U212/A0                       |  ^   | U_ALU/n142                       | OAI21XLM   | 0.000 |  27.564 |   30.103 | 
     | U_ALU/U212/Y                        |  v   | U_ALU/n164                       | OAI21XLM   | 0.295 |  27.859 |   30.398 | 
     | U_ALU/U215/C0                       |  v   | U_ALU/n164                       | AOI222XLM  | 0.000 |  27.859 |   30.398 | 
     | U_ALU/U215/Y                        |  ^   | U_ALU/n131                       | AOI222XLM  | 0.743 |  28.602 |   31.141 | 
     | U_ALU/U216/C0                       |  ^   | U_ALU/n131                       | AOI222XLM  | 0.000 |  28.602 |   31.141 | 
     | U_ALU/U216/Y                        |  v   | U_ALU/n119                       | AOI222XLM  | 0.415 |  29.017 |   31.556 | 
     | U_ALU/U218/A                        |  v   | U_ALU/n119                       | OR2X1M     | 0.000 |  29.017 |   31.556 | 
     | U_ALU/U218/Y                        |  v   | U_ALU/n120                       | OR2X1M     | 0.332 |  29.350 |   31.889 | 
     | U_ALU/U219/A1                       |  v   | U_ALU/n120                       | AOI221X1M  | 0.000 |  29.350 |   31.889 | 
     | U_ALU/U219/Y                        |  ^   | U_ALU/n175                       | AOI221X1M  | 0.655 |  30.005 |   32.544 | 
     | U_ALU/U220/A                        |  ^   | U_ALU/n175                       | INVXLM     | 0.000 |  30.005 |   32.544 | 
     | U_ALU/U220/Y                        |  v   | U_ALU/n152                       | INVXLM     | 0.386 |  30.391 |   32.930 | 
     | U_ALU/U240/B                        |  v   | U_ALU/n152                       | NOR2XLM    | 0.000 |  30.391 |   32.930 | 
     | U_ALU/U240/Y                        |  ^   | U_ALU/n155                       | NOR2XLM    | 0.287 |  30.678 |   33.217 | 
     | U_ALU/U6/B1                         |  ^   | U_ALU/n155                       | AOI22XLM   | 0.000 |  30.678 |   33.217 | 
     | U_ALU/U6/Y                          |  v   | U_ALU/n154                       | AOI22XLM   | 0.174 |  30.852 |   33.391 | 
     | U_ALU/U241/B0                       |  v   | U_ALU/n154                       | OAI21XLM   | 0.000 |  30.852 |   33.391 | 
     | U_ALU/U241/Y                        |  ^   | U_ALU/n156                       | OAI21XLM   | 0.153 |  31.005 |   33.544 | 
     | U_ALU/U242/B0                       |  ^   | U_ALU/n156                       | OAI21XLM   | 0.000 |  31.005 |   33.544 | 
     | U_ALU/U242/Y                        |  v   | U_ALU/n158                       | OAI21XLM   | 0.190 |  31.195 |   33.734 | 
     | U_ALU/U243/C1                       |  v   | U_ALU/n158                       | AOI222XLM  | 0.000 |  31.195 |   33.734 | 
     | U_ALU/U243/Y                        |  ^   | U_ALU/n160                       | AOI222XLM  | 0.674 |  31.869 |   34.408 | 
     | U_ALU/U244/C1                       |  ^   | U_ALU/n160                       | AOI222XLM  | 0.000 |  31.869 |   34.408 | 
     | U_ALU/U244/Y                        |  v   | U_ALU/n162                       | AOI222XLM  | 0.310 |  32.179 |   34.718 | 
     | U_ALU/U245/C1                       |  v   | U_ALU/n162                       | AOI222XLM  | 0.000 |  32.179 |   34.718 | 
     | U_ALU/U245/Y                        |  ^   | U_ALU/n171                       | AOI222XLM  | 0.648 |  32.827 |   35.366 | 
     | U_ALU/U251/C0                       |  ^   | U_ALU/n171                       | AOI222XLM  | 0.000 |  32.827 |   35.366 | 
     | U_ALU/U251/Y                        |  v   | U_ALU/n172                       | AOI222XLM  | 0.372 |  33.199 |   35.738 | 
     | U_ALU/U252/C1                       |  v   | U_ALU/n172                       | AOI222XLM  | 0.000 |  33.199 |   35.738 | 
     | U_ALU/U252/Y                        |  ^   | U_ALU/n174                       | AOI222XLM  | 0.581 |  33.779 |   36.318 | 
     | U_ALU/U253/B0                       |  ^   | U_ALU/n174                       | OAI31XLM   | 0.000 |  33.779 |   36.318 | 
     | U_ALU/U253/Y                        |  v   | U_ALU/n176                       | OAI31XLM   | 0.193 |  33.972 |   36.511 | 
     | U_ALU/U254/B0                       |  v   | U_ALU/n176                       | OAI2BB1XLM | 0.000 |  33.972 |   36.511 | 
     | U_ALU/U254/Y                        |  ^   | U_ALU/n223                       | OAI2BB1XLM | 0.218 |  34.191 |   36.730 | 
     | U_ALU/U294/A0                       |  ^   | U_ALU/n223                       | OAI211XLM  | 0.000 |  34.191 |   36.730 | 
     | U_ALU/U294/Y                        |  v   | U_ALU/N179                       | OAI211XLM  | 0.253 |  34.444 |   36.983 | 
     | U_ALU/ALU_result_reg[0]/D           |  v   | U_ALU/N179                       | SDFFRQX1M  | 0.000 |  34.444 |   36.983 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |    9.461 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |    9.462 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.036 |  12.037 |    9.498 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |    9.499 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |    9.527 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.066 |    9.527 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.159 |  12.225 |    9.686 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.226 |    9.687 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.139 |  12.365 |    9.826 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.366 |    9.827 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.499 |    9.960 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.499 |    9.960 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.499 |    9.960 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.139 |  12.638 |   10.099 | 
     | U_ALU/ALU_result_reg[0]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.639 |   10.100 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U_ALU/ALU_result_reg[1]/CK 
Endpoint:   U_ALU/ALU_result_reg[1]/D          (^) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][5]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.639
- Setup                         0.292
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                37.147
- Arrival Time                 31.106
= Slack Time                    6.041
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   18.041 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   18.042 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   18.078 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   18.079 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   18.107 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   18.107 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   18.266 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   18.267 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   18.406 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   18.407 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   18.490 | 
     | multiplexed_reference_clk__L3_I2/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  12.452 |   18.493 | 
     | multiplexed_reference_clk__L3_I2/Y  |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.090 |  12.542 |   18.583 | 
     | U_register_file/memory_reg[1][5]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.006 |  12.548 |   18.589 | 
     | U_register_file/memory_reg[1][5]/Q  |  ^   | ALU_operand_B[5]                 | SDFFRQX1M  | 0.780 |  13.328 |   19.369 | 
     | U_ALU/U70/A                         |  ^   | ALU_operand_B[5]                 | INVX2M     | 0.001 |  13.329 |   19.370 | 
     | U_ALU/U70/Y                         |  v   | U_ALU/n311                       | INVX2M     | 0.407 |  13.736 |   19.777 | 
     | U_ALU/U91/C                         |  v   | U_ALU/n311                       | NAND3XLM   | 0.000 |  13.736 |   19.777 | 
     | U_ALU/U91/Y                         |  ^   | U_ALU/n70                        | NAND3XLM   | 0.242 |  13.978 |   20.019 | 
     | U_ALU/U92/B                         |  ^   | U_ALU/n70                        | NOR2XLM    | 0.000 |  13.978 |   20.019 | 
     | U_ALU/U92/Y                         |  v   | U_ALU/n52                        | NOR2XLM    | 0.149 |  14.127 |   20.168 | 
     | U_ALU/U93/B                         |  v   | U_ALU/n52                        | NAND2XLM   | 0.000 |  14.127 |   20.168 | 
     | U_ALU/U93/Y                         |  ^   | U_ALU/n42                        | NAND2XLM   | 0.258 |  14.386 |   20.427 | 
     | U_ALU/U94/A                         |  ^   | U_ALU/n42                        | NOR2XLM    | 0.000 |  14.386 |   20.427 | 
     | U_ALU/U94/Y                         |  v   | U_ALU/n252                       | NOR2XLM    | 0.159 |  14.545 |   20.586 | 
     | U_ALU/U95/B0N                       |  v   | U_ALU/n252                       | AOI21BXLM  | 0.000 |  14.545 |   20.586 | 
     | U_ALU/U95/Y                         |  v   | U_ALU/n40                        | AOI21BXLM  | 0.252 |  14.797 |   20.838 | 
     | U_ALU/U96/B0                        |  v   | U_ALU/n40                        | OAI21XLM   | 0.000 |  14.797 |   20.838 | 
     | U_ALU/U96/Y                         |  ^   | U_ALU/n38                        | OAI21XLM   | 0.167 |  14.964 |   21.005 | 
     | U_ALU/U133/A1                       |  ^   | U_ALU/n38                        | OAI21XLM   | 0.000 |  14.964 |   21.005 | 
     | U_ALU/U133/Y                        |  v   | U_ALU/n49                        | OAI21XLM   | 0.344 |  15.309 |   21.350 | 
     | U_ALU/U134/C1                       |  v   | U_ALU/n49                        | AOI222XLM  | 0.000 |  15.309 |   21.350 | 
     | U_ALU/U134/Y                        |  ^   | U_ALU/n39                        | AOI222XLM  | 0.649 |  15.958 |   21.999 | 
     | U_ALU/U135/B0                       |  ^   | U_ALU/n39                        | OAI21XLM   | 0.000 |  15.958 |   21.999 | 
     | U_ALU/U135/Y                        |  v   | U_ALU/n43                        | OAI21XLM   | 0.274 |  16.232 |   22.273 | 
     | U_ALU/U138/B1                       |  v   | U_ALU/n43                        | AOI221X1M  | 0.000 |  16.232 |   22.273 | 
     | U_ALU/U138/Y                        |  ^   | U_ALU/n236                       | AOI221X1M  | 0.709 |  16.941 |   22.982 | 
     | U_ALU/U139/A                        |  ^   | U_ALU/n236                       | INVXLM     | 0.000 |  16.941 |   22.982 | 
     | U_ALU/U139/Y                        |  v   | U_ALU/n46                        | INVXLM     | 0.236 |  17.177 |   23.218 | 
     | U_ALU/U143/C0                       |  v   | U_ALU/n46                        | AOI221XLM  | 0.000 |  17.177 |   23.218 | 
     | U_ALU/U143/Y                        |  ^   | U_ALU/n50                        | AOI221XLM  | 0.370 |  17.546 |   23.587 | 
     | U_ALU/U144/A                        |  ^   | U_ALU/n50                        | XOR2XLM    | 0.000 |  17.546 |   23.587 | 
     | U_ALU/U144/Y                        |  v   | U_ALU/n59                        | XOR2XLM    | 0.262 |  17.808 |   23.849 | 
     | U_ALU/U146/C1                       |  v   | U_ALU/n59                        | AOI222XLM  | 0.000 |  17.808 |   23.849 | 
     | U_ALU/U146/Y                        |  ^   | U_ALU/n54                        | AOI222XLM  | 0.754 |  18.562 |   24.603 | 
     | U_ALU/U147/A1                       |  ^   | U_ALU/n54                        | AO21XLM    | 0.000 |  18.562 |   24.603 | 
     | U_ALU/U147/Y                        |  ^   | U_ALU/n53                        | AO21XLM    | 0.278 |  18.840 |   24.881 | 
     | U_ALU/U24/B0                        |  ^   | U_ALU/n53                        | OAI211X2M  | 0.000 |  18.840 |   24.881 | 
     | U_ALU/U24/Y                         |  v   | U_ALU/n242                       | OAI211X2M  | 0.236 |  19.076 |   25.117 | 
     | U_ALU/U159/A2                       |  v   | U_ALU/n242                       | OAI31XLM   | 0.000 |  19.076 |   25.117 | 
     | U_ALU/U159/Y                        |  ^   | U_ALU/n84                        | OAI31XLM   | 0.623 |  19.699 |   25.740 | 
     | U_ALU/U161/B0                       |  ^   | U_ALU/n84                        | AOI22XLM   | 0.000 |  19.699 |   25.740 | 
     | U_ALU/U161/Y                        |  v   | U_ALU/n76                        | AOI22XLM   | 0.325 |  20.024 |   26.065 | 
     | U_ALU/U171/CI                       |  v   | U_ALU/n76                        | ADDFXLM    | 0.000 |  20.024 |   26.065 | 
     | U_ALU/U171/CO                       |  v   | U_ALU/n73                        | ADDFXLM    | 0.471 |  20.495 |   26.536 | 
     | U_ALU/U19/C0                        |  v   | U_ALU/n73                        | AOI222XLM  | 0.000 |  20.495 |   26.536 | 
     | U_ALU/U19/Y                         |  ^   | U_ALU/n68                        | AOI222XLM  | 0.550 |  21.045 |   27.086 | 
     | U_ALU/U164/B0                       |  ^   | U_ALU/n68                        | OAI21XLM   | 0.000 |  21.045 |   27.086 | 
     | U_ALU/U164/Y                        |  v   | U_ALU/n71                        | OAI21XLM   | 0.241 |  21.286 |   27.327 | 
     | U_ALU/U166/B1                       |  v   | U_ALU/n71                        | AOI221XLM  | 0.000 |  21.286 |   27.327 | 
     | U_ALU/U166/Y                        |  ^   | U_ALU/n334                       | AOI221XLM  | 0.818 |  22.104 |   28.145 | 
     | U_ALU/U167/A                        |  ^   | U_ALU/n334                       | INVXLM     | 0.000 |  22.104 |   28.145 | 
     | U_ALU/U167/Y                        |  v   | U_ALU/n85                        | INVXLM     | 0.416 |  22.521 |   28.562 | 
     | U_ALU/U176/A0                       |  v   | U_ALU/n85                        | OAI31XLM   | 0.000 |  22.521 |   28.562 | 
     | U_ALU/U176/Y                        |  ^   | U_ALU/n105                       | OAI31XLM   | 0.625 |  23.146 |   29.187 | 
     | U_ALU/U178/B1                       |  ^   | U_ALU/n105                       | OAI2BB2XLM | 0.000 |  23.146 |   29.187 | 
     | U_ALU/U178/Y                        |  v   | U_ALU/n86                        | OAI2BB2XLM | 0.251 |  23.396 |   29.437 | 
     | U_ALU/U179/B                        |  v   | U_ALU/n86                        | NOR2XLM    | 0.000 |  23.396 |   29.437 | 
     | U_ALU/U179/Y                        |  ^   | U_ALU/n111                       | NOR2XLM    | 0.338 |  23.734 |   29.775 | 
     | U_ALU/U184/A0                       |  ^   | U_ALU/n111                       | OAI21XLM   | 0.000 |  23.734 |   29.775 | 
     | U_ALU/U184/Y                        |  v   | U_ALU/n87                        | OAI21XLM   | 0.202 |  23.936 |   29.977 | 
     | U_ALU/U185/B                        |  v   | U_ALU/n87                        | NOR2XLM    | 0.000 |  23.936 |   29.977 | 
     | U_ALU/U185/Y                        |  ^   | U_ALU/n113                       | NOR2XLM    | 0.254 |  24.190 |   30.231 | 
     | U_ALU/U187/A1                       |  ^   | U_ALU/n113                       | OAI21XLM   | 0.000 |  24.190 |   30.231 | 
     | U_ALU/U187/Y                        |  v   | U_ALU/n94                        | OAI21XLM   | 0.280 |  24.470 |   30.511 | 
     | U_ALU/U190/C0                       |  v   | U_ALU/n94                        | AOI222XLM  | 0.000 |  24.470 |   30.511 | 
     | U_ALU/U190/Y                        |  ^   | U_ALU/n90                        | AOI222XLM  | 0.543 |  25.013 |   31.054 | 
     | U_ALU/U191/B0                       |  ^   | U_ALU/n90                        | AOI21XLM   | 0.000 |  25.013 |   31.054 | 
     | U_ALU/U191/Y                        |  v   | U_ALU/n91                        | AOI21XLM   | 0.156 |  25.169 |   31.210 | 
     | U_ALU/U192/C0                       |  v   | U_ALU/n91                        | AOI211X2M  | 0.000 |  25.169 |   31.210 | 
     | U_ALU/U192/Y                        |  ^   | U_ALU/n352                       | AOI211X2M  | 0.474 |  25.643 |   31.684 | 
     | U_ALU/U198/A                        |  ^   | U_ALU/n352                       | INVXLM     | 0.000 |  25.643 |   31.684 | 
     | U_ALU/U198/Y                        |  v   | U_ALU/n117                       | INVXLM     | 0.310 |  25.953 |   31.994 | 
     | U_ALU/U200/A0                       |  v   | U_ALU/n117                       | OAI31XLM   | 0.000 |  25.953 |   31.994 | 
     | U_ALU/U200/Y                        |  ^   | U_ALU/n151                       | OAI31XLM   | 0.576 |  26.529 |   32.569 | 
     | U_ALU/U201/B1                       |  ^   | U_ALU/n151                       | OAI2BB2XLM | 0.000 |  26.529 |   32.569 | 
     | U_ALU/U201/Y                        |  v   | U_ALU/n106                       | OAI2BB2XLM | 0.235 |  26.763 |   32.804 | 
     | U_ALU/U202/B                        |  v   | U_ALU/n106                       | NOR2XLM    | 0.000 |  26.763 |   32.804 | 
     | U_ALU/U202/Y                        |  ^   | U_ALU/n143                       | NOR2XLM    | 0.265 |  27.028 |   33.069 | 
     | U_ALU/U207/A0                       |  ^   | U_ALU/n143                       | OAI21XLM   | 0.000 |  27.028 |   33.069 | 
     | U_ALU/U207/Y                        |  v   | U_ALU/n112                       | OAI21XLM   | 0.192 |  27.221 |   33.262 | 
     | U_ALU/U10/B                         |  v   | U_ALU/n112                       | NOR2XLM    | 0.000 |  27.221 |   33.262 | 
     | U_ALU/U10/Y                         |  ^   | U_ALU/n142                       | NOR2XLM    | 0.343 |  27.564 |   33.605 | 
     | U_ALU/U212/A0                       |  ^   | U_ALU/n142                       | OAI21XLM   | 0.000 |  27.564 |   33.605 | 
     | U_ALU/U212/Y                        |  v   | U_ALU/n164                       | OAI21XLM   | 0.295 |  27.859 |   33.900 | 
     | U_ALU/U215/C0                       |  v   | U_ALU/n164                       | AOI222XLM  | 0.000 |  27.859 |   33.900 | 
     | U_ALU/U215/Y                        |  ^   | U_ALU/n131                       | AOI222XLM  | 0.743 |  28.602 |   34.643 | 
     | U_ALU/U216/C0                       |  ^   | U_ALU/n131                       | AOI222XLM  | 0.000 |  28.602 |   34.643 | 
     | U_ALU/U216/Y                        |  v   | U_ALU/n119                       | AOI222XLM  | 0.415 |  29.017 |   35.058 | 
     | U_ALU/U218/A                        |  v   | U_ALU/n119                       | OR2X1M     | 0.000 |  29.017 |   35.058 | 
     | U_ALU/U218/Y                        |  v   | U_ALU/n120                       | OR2X1M     | 0.332 |  29.350 |   35.391 | 
     | U_ALU/U219/A1                       |  v   | U_ALU/n120                       | AOI221X1M  | 0.000 |  29.350 |   35.391 | 
     | U_ALU/U219/Y                        |  ^   | U_ALU/n175                       | AOI221X1M  | 0.655 |  30.005 |   36.046 | 
     | U_ALU/U220/A                        |  ^   | U_ALU/n175                       | INVXLM     | 0.000 |  30.005 |   36.046 | 
     | U_ALU/U220/Y                        |  v   | U_ALU/n152                       | INVXLM     | 0.386 |  30.391 |   36.432 | 
     | U_ALU/U221/B0                       |  v   | U_ALU/n152                       | OAI22XLM   | 0.000 |  30.391 |   36.432 | 
     | U_ALU/U221/Y                        |  ^   | U_ALU/n122                       | OAI22XLM   | 0.352 |  30.743 |   36.784 | 
     | U_ALU/U222/C0                       |  ^   | U_ALU/n122                       | AOI211XLM  | 0.000 |  30.743 |   36.784 | 
     | U_ALU/U222/Y                        |  v   | U_ALU/n130                       | AOI211XLM  | 0.160 |  30.902 |   36.943 | 
     | U_ALU/U227/A                        |  v   | U_ALU/n130                       | NAND2XLM   | 0.000 |  30.902 |   36.943 | 
     | U_ALU/U227/Y                        |  ^   | U_ALU/N180                       | NAND2XLM   | 0.203 |  31.105 |   37.146 | 
     | U_ALU/ALU_result_reg[1]/D           |  ^   | U_ALU/N180                       | SDFFRQX1M  | 0.000 |  31.106 |   37.147 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |    5.959 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |    5.960 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.036 |  12.037 |    5.996 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |    5.997 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |    6.025 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.066 |    6.025 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.159 |  12.225 |    6.184 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.226 |    6.185 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.139 |  12.365 |    6.324 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.366 |    6.325 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.499 |    6.458 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.499 |    6.458 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.499 |    6.458 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.139 |  12.638 |    6.597 | 
     | U_ALU/ALU_result_reg[1]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.639 |    6.598 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U_ALU/ALU_result_reg[2]/CK 
Endpoint:   U_ALU/ALU_result_reg[2]/D          (v) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][5]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.639
- Setup                         0.457
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.981
- Arrival Time                 26.053
= Slack Time                   10.928
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   22.928 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   22.929 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   22.965 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   22.966 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   22.994 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   22.994 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   23.154 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   23.154 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   23.293 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   23.294 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   23.378 | 
     | multiplexed_reference_clk__L3_I2/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  12.452 |   23.380 | 
     | multiplexed_reference_clk__L3_I2/Y  |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.090 |  12.542 |   23.470 | 
     | U_register_file/memory_reg[1][5]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.006 |  12.548 |   23.476 | 
     | U_register_file/memory_reg[1][5]/Q  |  ^   | ALU_operand_B[5]                 | SDFFRQX1M  | 0.780 |  13.328 |   24.256 | 
     | U_ALU/U70/A                         |  ^   | ALU_operand_B[5]                 | INVX2M     | 0.001 |  13.329 |   24.257 | 
     | U_ALU/U70/Y                         |  v   | U_ALU/n311                       | INVX2M     | 0.407 |  13.736 |   24.664 | 
     | U_ALU/U91/C                         |  v   | U_ALU/n311                       | NAND3XLM   | 0.000 |  13.736 |   24.664 | 
     | U_ALU/U91/Y                         |  ^   | U_ALU/n70                        | NAND3XLM   | 0.242 |  13.978 |   24.907 | 
     | U_ALU/U92/B                         |  ^   | U_ALU/n70                        | NOR2XLM    | 0.000 |  13.978 |   24.907 | 
     | U_ALU/U92/Y                         |  v   | U_ALU/n52                        | NOR2XLM    | 0.149 |  14.127 |   25.056 | 
     | U_ALU/U93/B                         |  v   | U_ALU/n52                        | NAND2XLM   | 0.000 |  14.127 |   25.056 | 
     | U_ALU/U93/Y                         |  ^   | U_ALU/n42                        | NAND2XLM   | 0.258 |  14.386 |   25.314 | 
     | U_ALU/U94/A                         |  ^   | U_ALU/n42                        | NOR2XLM    | 0.000 |  14.386 |   25.314 | 
     | U_ALU/U94/Y                         |  v   | U_ALU/n252                       | NOR2XLM    | 0.159 |  14.545 |   25.473 | 
     | U_ALU/U95/B0N                       |  v   | U_ALU/n252                       | AOI21BXLM  | 0.000 |  14.545 |   25.473 | 
     | U_ALU/U95/Y                         |  v   | U_ALU/n40                        | AOI21BXLM  | 0.252 |  14.797 |   25.725 | 
     | U_ALU/U96/B0                        |  v   | U_ALU/n40                        | OAI21XLM   | 0.000 |  14.797 |   25.725 | 
     | U_ALU/U96/Y                         |  ^   | U_ALU/n38                        | OAI21XLM   | 0.167 |  14.964 |   25.893 | 
     | U_ALU/U133/A1                       |  ^   | U_ALU/n38                        | OAI21XLM   | 0.000 |  14.964 |   25.893 | 
     | U_ALU/U133/Y                        |  v   | U_ALU/n49                        | OAI21XLM   | 0.344 |  15.309 |   26.237 | 
     | U_ALU/U134/C1                       |  v   | U_ALU/n49                        | AOI222XLM  | 0.000 |  15.309 |   26.237 | 
     | U_ALU/U134/Y                        |  ^   | U_ALU/n39                        | AOI222XLM  | 0.649 |  15.958 |   26.886 | 
     | U_ALU/U135/B0                       |  ^   | U_ALU/n39                        | OAI21XLM   | 0.000 |  15.958 |   26.886 | 
     | U_ALU/U135/Y                        |  v   | U_ALU/n43                        | OAI21XLM   | 0.274 |  16.232 |   27.160 | 
     | U_ALU/U138/B1                       |  v   | U_ALU/n43                        | AOI221X1M  | 0.000 |  16.232 |   27.160 | 
     | U_ALU/U138/Y                        |  ^   | U_ALU/n236                       | AOI221X1M  | 0.709 |  16.941 |   27.869 | 
     | U_ALU/U139/A                        |  ^   | U_ALU/n236                       | INVXLM     | 0.000 |  16.941 |   27.869 | 
     | U_ALU/U139/Y                        |  v   | U_ALU/n46                        | INVXLM     | 0.236 |  17.177 |   28.105 | 
     | U_ALU/U143/C0                       |  v   | U_ALU/n46                        | AOI221XLM  | 0.000 |  17.177 |   28.105 | 
     | U_ALU/U143/Y                        |  ^   | U_ALU/n50                        | AOI221XLM  | 0.370 |  17.546 |   28.475 | 
     | U_ALU/U144/A                        |  ^   | U_ALU/n50                        | XOR2XLM    | 0.000 |  17.546 |   28.475 | 
     | U_ALU/U144/Y                        |  v   | U_ALU/n59                        | XOR2XLM    | 0.262 |  17.808 |   28.737 | 
     | U_ALU/U146/C1                       |  v   | U_ALU/n59                        | AOI222XLM  | 0.000 |  17.808 |   28.737 | 
     | U_ALU/U146/Y                        |  ^   | U_ALU/n54                        | AOI222XLM  | 0.754 |  18.562 |   29.490 | 
     | U_ALU/U147/A1                       |  ^   | U_ALU/n54                        | AO21XLM    | 0.000 |  18.562 |   29.490 | 
     | U_ALU/U147/Y                        |  ^   | U_ALU/n53                        | AO21XLM    | 0.278 |  18.840 |   29.768 | 
     | U_ALU/U24/B0                        |  ^   | U_ALU/n53                        | OAI211X2M  | 0.000 |  18.840 |   29.768 | 
     | U_ALU/U24/Y                         |  v   | U_ALU/n242                       | OAI211X2M  | 0.236 |  19.076 |   30.004 | 
     | U_ALU/U159/A2                       |  v   | U_ALU/n242                       | OAI31XLM   | 0.000 |  19.076 |   30.004 | 
     | U_ALU/U159/Y                        |  ^   | U_ALU/n84                        | OAI31XLM   | 0.623 |  19.699 |   30.627 | 
     | U_ALU/U161/B0                       |  ^   | U_ALU/n84                        | AOI22XLM   | 0.000 |  19.699 |   30.627 | 
     | U_ALU/U161/Y                        |  v   | U_ALU/n76                        | AOI22XLM   | 0.325 |  20.024 |   30.952 | 
     | U_ALU/U171/CI                       |  v   | U_ALU/n76                        | ADDFXLM    | 0.000 |  20.024 |   30.952 | 
     | U_ALU/U171/CO                       |  v   | U_ALU/n73                        | ADDFXLM    | 0.471 |  20.495 |   31.424 | 
     | U_ALU/U19/C0                        |  v   | U_ALU/n73                        | AOI222XLM  | 0.000 |  20.495 |   31.424 | 
     | U_ALU/U19/Y                         |  ^   | U_ALU/n68                        | AOI222XLM  | 0.550 |  21.045 |   31.973 | 
     | U_ALU/U164/B0                       |  ^   | U_ALU/n68                        | OAI21XLM   | 0.000 |  21.045 |   31.973 | 
     | U_ALU/U164/Y                        |  v   | U_ALU/n71                        | OAI21XLM   | 0.241 |  21.286 |   32.215 | 
     | U_ALU/U166/B1                       |  v   | U_ALU/n71                        | AOI221XLM  | 0.000 |  21.286 |   32.215 | 
     | U_ALU/U166/Y                        |  ^   | U_ALU/n334                       | AOI221XLM  | 0.818 |  22.104 |   33.033 | 
     | U_ALU/U167/A                        |  ^   | U_ALU/n334                       | INVXLM     | 0.000 |  22.104 |   33.033 | 
     | U_ALU/U167/Y                        |  v   | U_ALU/n85                        | INVXLM     | 0.416 |  22.521 |   33.449 | 
     | U_ALU/U175/A0                       |  v   | U_ALU/n85                        | OAI21XLM   | 0.000 |  22.521 |   33.449 | 
     | U_ALU/U175/Y                        |  ^   | U_ALU/n79                        | OAI21XLM   | 0.313 |  22.834 |   33.762 | 
     | U_ALU/U176/B0                       |  ^   | U_ALU/n79                        | OAI31XLM   | 0.000 |  22.834 |   33.762 | 
     | U_ALU/U176/Y                        |  v   | U_ALU/n105                       | OAI31XLM   | 0.250 |  23.084 |   34.013 | 
     | U_ALU/U178/B1                       |  v   | U_ALU/n105                       | OAI2BB2XLM | 0.000 |  23.084 |   34.013 | 
     | U_ALU/U178/Y                        |  ^   | U_ALU/n86                        | OAI2BB2XLM | 0.340 |  23.424 |   34.352 | 
     | U_ALU/U179/B                        |  ^   | U_ALU/n86                        | NOR2XLM    | 0.000 |  23.424 |   34.352 | 
     | U_ALU/U179/Y                        |  v   | U_ALU/n111                       | NOR2XLM    | 0.187 |  23.611 |   34.540 | 
     | U_ALU/U184/A0                       |  v   | U_ALU/n111                       | OAI21XLM   | 0.000 |  23.611 |   34.540 | 
     | U_ALU/U184/Y                        |  ^   | U_ALU/n87                        | OAI21XLM   | 0.322 |  23.933 |   34.861 | 
     | U_ALU/U185/B                        |  ^   | U_ALU/n87                        | NOR2XLM    | 0.000 |  23.933 |   34.861 | 
     | U_ALU/U185/Y                        |  v   | U_ALU/n113                       | NOR2XLM    | 0.148 |  24.081 |   35.009 | 
     | U_ALU/U187/A1                       |  v   | U_ALU/n113                       | OAI21XLM   | 0.000 |  24.081 |   35.009 | 
     | U_ALU/U187/Y                        |  ^   | U_ALU/n94                        | OAI21XLM   | 0.464 |  24.545 |   35.473 | 
     | U_ALU/U190/C0                       |  ^   | U_ALU/n94                        | AOI222XLM  | 0.000 |  24.545 |   35.473 | 
     | U_ALU/U190/Y                        |  v   | U_ALU/n90                        | AOI222XLM  | 0.301 |  24.846 |   35.774 | 
     | U_ALU/U191/B0                       |  v   | U_ALU/n90                        | AOI21XLM   | 0.000 |  24.846 |   35.774 | 
     | U_ALU/U191/Y                        |  ^   | U_ALU/n91                        | AOI21XLM   | 0.293 |  25.139 |   36.068 | 
     | U_ALU/U192/C0                       |  ^   | U_ALU/n91                        | AOI211X2M  | 0.000 |  25.139 |   36.068 | 
     | U_ALU/U192/Y                        |  v   | U_ALU/n352                       | AOI211X2M  | 0.145 |  25.284 |   36.212 | 
     | U_ALU/U419/A1                       |  v   | U_ALU/n352                       | AOI211XLM  | 0.000 |  25.284 |   36.213 | 
     | U_ALU/U419/Y                        |  ^   | U_ALU/n357                       | AOI211XLM  | 0.441 |  25.725 |   36.653 | 
     | U_ALU/U421/B0                       |  ^   | U_ALU/n357                       | OAI2B11XLM | 0.000 |  25.725 |   36.653 | 
     | U_ALU/U421/Y                        |  v   | U_ALU/N181                       | OAI2B11XLM | 0.328 |  26.053 |   36.981 | 
     | U_ALU/ALU_result_reg[2]/D           |  v   | U_ALU/N181                       | SDFFRQX1M  | 0.000 |  26.053 |   36.981 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |    1.072 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |    1.072 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.036 |  12.037 |    1.109 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |    1.109 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |    1.137 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.066 |    1.138 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.159 |  12.225 |    1.297 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.226 |    1.297 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.139 |  12.365 |    1.437 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.366 |    1.438 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.499 |    1.571 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.499 |    1.571 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.499 |    1.571 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.139 |  12.638 |    1.710 | 
     | U_ALU/ALU_result_reg[2]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.639 |    1.710 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U_ALU/ALU_result_reg[3]/CK 
Endpoint:   U_ALU/ALU_result_reg[3]/D          (^) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][5]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.639
- Setup                         0.351
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                37.087
- Arrival Time                 22.697
= Slack Time                   14.390
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   26.390 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   26.391 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   26.427 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   26.428 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   26.456 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   26.456 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   26.616 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   26.616 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   26.755 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   26.756 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   26.840 | 
     | multiplexed_reference_clk__L3_I2/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  12.452 |   26.842 | 
     | multiplexed_reference_clk__L3_I2/Y  |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.090 |  12.542 |   26.932 | 
     | U_register_file/memory_reg[1][5]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.006 |  12.548 |   26.938 | 
     | U_register_file/memory_reg[1][5]/Q  |  ^   | ALU_operand_B[5]                 | SDFFRQX1M  | 0.780 |  13.328 |   27.718 | 
     | U_ALU/U70/A                         |  ^   | ALU_operand_B[5]                 | INVX2M     | 0.001 |  13.329 |   27.719 | 
     | U_ALU/U70/Y                         |  v   | U_ALU/n311                       | INVX2M     | 0.407 |  13.736 |   28.126 | 
     | U_ALU/U91/C                         |  v   | U_ALU/n311                       | NAND3XLM   | 0.000 |  13.736 |   28.126 | 
     | U_ALU/U91/Y                         |  ^   | U_ALU/n70                        | NAND3XLM   | 0.242 |  13.978 |   28.368 | 
     | U_ALU/U92/B                         |  ^   | U_ALU/n70                        | NOR2XLM    | 0.000 |  13.978 |   28.368 | 
     | U_ALU/U92/Y                         |  v   | U_ALU/n52                        | NOR2XLM    | 0.149 |  14.127 |   28.518 | 
     | U_ALU/U93/B                         |  v   | U_ALU/n52                        | NAND2XLM   | 0.000 |  14.127 |   28.518 | 
     | U_ALU/U93/Y                         |  ^   | U_ALU/n42                        | NAND2XLM   | 0.258 |  14.385 |   28.776 | 
     | U_ALU/U94/A                         |  ^   | U_ALU/n42                        | NOR2XLM    | 0.000 |  14.386 |   28.776 | 
     | U_ALU/U94/Y                         |  v   | U_ALU/n252                       | NOR2XLM    | 0.159 |  14.545 |   28.935 | 
     | U_ALU/U95/B0N                       |  v   | U_ALU/n252                       | AOI21BXLM  | 0.000 |  14.545 |   28.935 | 
     | U_ALU/U95/Y                         |  v   | U_ALU/n40                        | AOI21BXLM  | 0.252 |  14.797 |   29.187 | 
     | U_ALU/U96/B0                        |  v   | U_ALU/n40                        | OAI21XLM   | 0.000 |  14.797 |   29.187 | 
     | U_ALU/U96/Y                         |  ^   | U_ALU/n38                        | OAI21XLM   | 0.167 |  14.964 |   29.354 | 
     | U_ALU/U133/A1                       |  ^   | U_ALU/n38                        | OAI21XLM   | 0.000 |  14.964 |   29.355 | 
     | U_ALU/U133/Y                        |  v   | U_ALU/n49                        | OAI21XLM   | 0.344 |  15.309 |   29.699 | 
     | U_ALU/U134/C1                       |  v   | U_ALU/n49                        | AOI222XLM  | 0.000 |  15.309 |   29.699 | 
     | U_ALU/U134/Y                        |  ^   | U_ALU/n39                        | AOI222XLM  | 0.649 |  15.958 |   30.348 | 
     | U_ALU/U135/B0                       |  ^   | U_ALU/n39                        | OAI21XLM   | 0.000 |  15.958 |   30.348 | 
     | U_ALU/U135/Y                        |  v   | U_ALU/n43                        | OAI21XLM   | 0.274 |  16.232 |   30.622 | 
     | U_ALU/U138/B1                       |  v   | U_ALU/n43                        | AOI221X1M  | 0.000 |  16.232 |   30.622 | 
     | U_ALU/U138/Y                        |  ^   | U_ALU/n236                       | AOI221X1M  | 0.709 |  16.941 |   31.331 | 
     | U_ALU/U139/A                        |  ^   | U_ALU/n236                       | INVXLM     | 0.000 |  16.941 |   31.331 | 
     | U_ALU/U139/Y                        |  v   | U_ALU/n46                        | INVXLM     | 0.236 |  17.177 |   31.567 | 
     | U_ALU/U143/C0                       |  v   | U_ALU/n46                        | AOI221XLM  | 0.000 |  17.177 |   31.567 | 
     | U_ALU/U143/Y                        |  ^   | U_ALU/n50                        | AOI221XLM  | 0.370 |  17.546 |   31.937 | 
     | U_ALU/U144/A                        |  ^   | U_ALU/n50                        | XOR2XLM    | 0.000 |  17.546 |   31.937 | 
     | U_ALU/U144/Y                        |  v   | U_ALU/n59                        | XOR2XLM    | 0.262 |  17.808 |   32.199 | 
     | U_ALU/U146/C1                       |  v   | U_ALU/n59                        | AOI222XLM  | 0.000 |  17.808 |   32.199 | 
     | U_ALU/U146/Y                        |  ^   | U_ALU/n54                        | AOI222XLM  | 0.754 |  18.562 |   32.952 | 
     | U_ALU/U147/A1                       |  ^   | U_ALU/n54                        | AO21XLM    | 0.000 |  18.562 |   32.952 | 
     | U_ALU/U147/Y                        |  ^   | U_ALU/n53                        | AO21XLM    | 0.278 |  18.840 |   33.230 | 
     | U_ALU/U24/B0                        |  ^   | U_ALU/n53                        | OAI211X2M  | 0.000 |  18.840 |   33.230 | 
     | U_ALU/U24/Y                         |  v   | U_ALU/n242                       | OAI211X2M  | 0.236 |  19.076 |   33.466 | 
     | U_ALU/U159/A2                       |  v   | U_ALU/n242                       | OAI31XLM   | 0.000 |  19.076 |   33.466 | 
     | U_ALU/U159/Y                        |  ^   | U_ALU/n84                        | OAI31XLM   | 0.623 |  19.699 |   34.089 | 
     | U_ALU/U161/B0                       |  ^   | U_ALU/n84                        | AOI22XLM   | 0.000 |  19.699 |   34.089 | 
     | U_ALU/U161/Y                        |  v   | U_ALU/n76                        | AOI22XLM   | 0.325 |  20.024 |   34.414 | 
     | U_ALU/U171/CI                       |  v   | U_ALU/n76                        | ADDFXLM    | 0.000 |  20.024 |   34.414 | 
     | U_ALU/U171/CO                       |  v   | U_ALU/n73                        | ADDFXLM    | 0.471 |  20.495 |   34.886 | 
     | U_ALU/U19/C0                        |  v   | U_ALU/n73                        | AOI222XLM  | 0.000 |  20.495 |   34.886 | 
     | U_ALU/U19/Y                         |  ^   | U_ALU/n68                        | AOI222XLM  | 0.550 |  21.045 |   35.435 | 
     | U_ALU/U164/B0                       |  ^   | U_ALU/n68                        | OAI21XLM   | 0.000 |  21.045 |   35.435 | 
     | U_ALU/U164/Y                        |  v   | U_ALU/n71                        | OAI21XLM   | 0.241 |  21.286 |   35.677 | 
     | U_ALU/U166/B1                       |  v   | U_ALU/n71                        | AOI221XLM  | 0.000 |  21.286 |   35.677 | 
     | U_ALU/U166/Y                        |  ^   | U_ALU/n334                       | AOI221XLM  | 0.818 |  22.104 |   36.494 | 
     | U_ALU/U408/A1                       |  ^   | U_ALU/n334                       | AOI211XLM  | 0.000 |  22.104 |   36.495 | 
     | U_ALU/U408/Y                        |  v   | U_ALU/n336                       | AOI211XLM  | 0.320 |  22.424 |   36.814 | 
     | U_ALU/U410/B0                       |  v   | U_ALU/n336                       | OAI2B11XLM | 0.000 |  22.424 |   36.814 | 
     | U_ALU/U410/Y                        |  ^   | U_ALU/N182                       | OAI2B11XLM | 0.273 |  22.697 |   37.087 | 
     | U_ALU/ALU_result_reg[3]/D           |  ^   | U_ALU/N182                       | SDFFRQX1M  | 0.000 |  22.697 |   37.087 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -2.390 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -2.390 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.036 |  12.037 |   -2.353 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -2.353 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -2.324 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.066 |   -2.324 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.159 |  12.225 |   -2.165 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.226 |   -2.165 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.139 |  12.365 |   -2.025 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.366 |   -2.024 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.499 |   -1.891 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.499 |   -1.891 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.499 |   -1.891 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.139 |  12.638 |   -1.752 | 
     | U_ALU/ALU_result_reg[3]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.639 |   -1.752 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U_ALU/ALU_result_reg[14]/CK 
Endpoint:   U_ALU/ALU_result_reg[14]/D         (v) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][1]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.639
- Setup                         0.446
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.993
- Arrival Time                 21.051
= Slack Time                   15.942
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   27.942 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   27.943 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   27.979 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   27.980 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   28.008 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   28.008 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   28.167 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.225 |   28.168 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   28.307 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   28.308 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   28.391 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   28.393 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   28.486 | 
     | U_register_file/memory_reg[1][1]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.547 |   28.489 | 
     | U_register_file/memory_reg[1][1]/Q  |  ^   | ALU_operand_B[1]                 | SDFFRQX1M  | 0.472 |  13.019 |   28.961 | 
     | FE_OFC11_ALU_operand_B_1_/A         |  ^   | ALU_operand_B[1]                 | BUFX2M     | 0.000 |  13.019 |   28.961 | 
     | FE_OFC11_ALU_operand_B_1_/Y         |  ^   | FE_OFN11_ALU_operand_B_1_        | BUFX2M     | 0.538 |  13.557 |   29.499 | 
     | U_ALU/U89/A                         |  ^   | FE_OFN11_ALU_operand_B_1_        | INVX2M     | 0.003 |  13.560 |   29.502 | 
     | U_ALU/U89/Y                         |  v   | U_ALU/n317                       | INVX2M     | 0.418 |  13.978 |   29.920 | 
     | U_ALU/U366/C                        |  v   | U_ALU/n317                       | NOR4XLM    | 0.000 |  13.979 |   29.921 | 
     | U_ALU/U366/Y                        |  ^   | U_ALU/intadd_4/A[0]              | NOR4XLM    | 0.653 |  14.631 |   30.573 | 
     | U_ALU/U369/C0                       |  ^   | U_ALU/intadd_4/A[0]              | AOI221XLM  | 0.000 |  14.631 |   30.573 | 
     | U_ALU/U369/Y                        |  v   | U_ALU/n300                       | AOI221XLM  | 0.229 |  14.860 |   30.803 | 
     | U_ALU/U371/B                        |  v   | U_ALU/n300                       | ADDFX1M    | 0.000 |  14.861 |   30.803 | 
     | U_ALU/U371/S                        |  v   | U_ALU/intadd_6/B[1]              | ADDFX1M    | 0.627 |  15.488 |   31.430 | 
     | U_ALU/intadd_6/U3/B                 |  v   | U_ALU/intadd_6/B[1]              | ADDFXLM    | 0.000 |  15.488 |   31.430 | 
     | U_ALU/intadd_6/U3/S                 |  ^   | U_ALU/intadd_6/SUM[1]            | ADDFXLM    | 0.544 |  16.031 |   31.974 | 
     | U_ALU/U303/A                        |  ^   | U_ALU/intadd_6/SUM[1]            | INVXLM     | 0.000 |  16.032 |   31.974 | 
     | U_ALU/U303/Y                        |  v   | U_ALU/n292                       | INVXLM     | 0.139 |  16.171 |   32.113 | 
     | U_ALU/U362/C0                       |  v   | U_ALU/n292                       | AOI222XLM  | 0.000 |  16.171 |   32.113 | 
     | U_ALU/U362/Y                        |  ^   | U_ALU/intadd_6/A[2]              | AOI222XLM  | 0.708 |  16.878 |   32.820 | 
     | U_ALU/intadd_6/U2/A                 |  ^   | U_ALU/intadd_6/A[2]              | ADDFX1M    | 0.000 |  16.878 |   32.821 | 
     | U_ALU/intadd_6/U2/CO                |  ^   | U_ALU/intadd_6/n1                | ADDFX1M    | 0.603 |  17.481 |   33.423 | 
     | U_ALU/U330/A                        |  ^   | U_ALU/intadd_6/n1                | INVXLM     | 0.000 |  17.481 |   33.423 | 
     | U_ALU/U330/Y                        |  v   | U_ALU/n290                       | INVXLM     | 0.096 |  17.578 |   33.520 | 
     | U_ALU/U360/A0                       |  v   | U_ALU/n290                       | OAI21XLM   | 0.000 |  17.578 |   33.520 | 
     | U_ALU/U360/Y                        |  ^   | U_ALU/intadd_1/A[3]              | OAI21XLM   | 0.308 |  17.885 |   33.828 | 
     | U_ALU/intadd_1/U3/A                 |  ^   | U_ALU/intadd_1/A[3]              | ADDFXLM    | 0.000 |  17.886 |   33.828 | 
     | U_ALU/intadd_1/U3/CO                |  ^   | U_ALU/intadd_1/n2                | ADDFXLM    | 0.566 |  18.451 |   34.393 | 
     | U_ALU/intadd_1/U2/CI                |  ^   | U_ALU/intadd_1/n2                | ADDFX1M    | 0.000 |  18.451 |   34.393 | 
     | U_ALU/intadd_1/U2/CO                |  ^   | U_ALU/intadd_1/n1                | ADDFX1M    | 0.297 |  18.749 |   34.691 | 
     | U_ALU/U48/A                         |  ^   | U_ALU/intadd_1/n1                | INVXLM     | 0.000 |  18.749 |   34.691 | 
     | U_ALU/U48/Y                         |  v   | U_ALU/n282                       | INVXLM     | 0.094 |  18.843 |   34.785 | 
     | U_ALU/U353/A0                       |  v   | U_ALU/n282                       | OAI21XLM   | 0.000 |  18.843 |   34.785 | 
     | U_ALU/U353/Y                        |  ^   | U_ALU/intadd_0/A[4]              | OAI21XLM   | 0.279 |  19.122 |   35.064 | 
     | U_ALU/intadd_0/U2/A                 |  ^   | U_ALU/intadd_0/A[4]              | ADDFX1M    | 0.000 |  19.122 |   35.064 | 
     | U_ALU/intadd_0/U2/CO                |  ^   | U_ALU/intadd_0/n1                | ADDFX1M    | 0.553 |  19.675 |   35.617 | 
     | U_ALU/U64/A                         |  ^   | U_ALU/intadd_0/n1                | INVXLM     | 0.000 |  19.675 |   35.617 | 
     | U_ALU/U64/Y                         |  v   | U_ALU/n272                       | INVXLM     | 0.098 |  19.773 |   35.715 | 
     | U_ALU/U340/A0                       |  v   | U_ALU/n272                       | OAI21XLM   | 0.000 |  19.773 |   35.715 | 
     | U_ALU/U340/Y                        |  ^   | U_ALU/intadd_2/A[3]              | OAI21XLM   | 0.257 |  20.030 |   35.972 | 
     | U_ALU/intadd_2/U2/A                 |  ^   | U_ALU/intadd_2/A[3]              | ADDFXLM    | 0.000 |  20.030 |   35.972 | 
     | U_ALU/intadd_2/U2/CO                |  ^   | U_ALU/intadd_2/n1                | ADDFXLM    | 0.567 |  20.597 |   36.539 | 
     | U_ALU/U84/A0                        |  ^   | U_ALU/intadd_2/n1                | AOI21XLM   | 0.000 |  20.597 |   36.539 | 
     | U_ALU/U84/Y                         |  v   | U_ALU/n11                        | AOI21XLM   | 0.131 |  20.728 |   36.670 | 
     | U_ALU/U85/B0                        |  v   | U_ALU/n11                        | OAI21XLM   | 0.000 |  20.728 |   36.670 | 
     | U_ALU/U85/Y                         |  ^   | U_ALU/n13                        | OAI21XLM   | 0.118 |  20.846 |   36.788 | 
     | U_ALU/U86/B0                        |  ^   | U_ALU/n13                        | OAI2B11XLM | 0.000 |  20.846 |   36.788 | 
     | U_ALU/U86/Y                         |  v   | U_ALU/N193                       | OAI2B11XLM | 0.205 |  21.051 |   36.993 | 
     | U_ALU/ALU_result_reg[14]/D          |  v   | U_ALU/N193                       | SDFFRQX1M  | 0.000 |  21.051 |   36.993 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -3.942 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -3.941 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.036 |  12.037 |   -3.905 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -3.904 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -3.876 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.066 |   -3.876 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.159 |  12.225 |   -3.717 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.226 |   -3.717 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.139 |  12.365 |   -3.577 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.366 |   -3.576 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.499 |   -3.443 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.499 |   -3.443 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.499 |   -3.443 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.139 |  12.638 |   -3.304 | 
     | U_ALU/ALU_result_reg[14]/CK        |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.639 |   -3.303 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U_ALU/ALU_result_reg[15]/CK 
Endpoint:   U_ALU/ALU_result_reg[15]/D         (v) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][1]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.639
- Setup                         0.447
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.992
- Arrival Time                 20.876
= Slack Time                   16.117
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   28.117 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   28.117 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   28.154 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   28.154 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   28.182 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   28.183 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   28.342 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   28.342 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   28.481 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   28.482 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   28.566 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   28.568 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   28.661 | 
     | U_register_file/memory_reg[1][1]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.547 |   28.663 | 
     | U_register_file/memory_reg[1][1]/Q  |  ^   | ALU_operand_B[1]                 | SDFFRQX1M  | 0.472 |  13.019 |   29.136 | 
     | FE_OFC11_ALU_operand_B_1_/A         |  ^   | ALU_operand_B[1]                 | BUFX2M     | 0.000 |  13.019 |   29.136 | 
     | FE_OFC11_ALU_operand_B_1_/Y         |  ^   | FE_OFN11_ALU_operand_B_1_        | BUFX2M     | 0.538 |  13.557 |   29.674 | 
     | U_ALU/U117/A                        |  ^   | FE_OFN11_ALU_operand_B_1_        | NAND2XLM   | 0.002 |  13.560 |   29.676 | 
     | U_ALU/U117/Y                        |  v   | U_ALU/n363                       | NAND2XLM   | 0.430 |  13.990 |   30.107 | 
     | U_ALU/U298/C                        |  v   | U_ALU/n363                       | NOR3XLM    | 0.000 |  13.990 |   30.107 | 
     | U_ALU/U298/Y                        |  ^   | U_ALU/n361                       | NOR3XLM    | 0.696 |  14.686 |   30.802 | 
     | U_ALU/U432/C0                       |  ^   | U_ALU/n361                       | AOI221XLM  | 0.000 |  14.686 |   30.803 | 
     | U_ALU/U432/Y                        |  v   | U_ALU/intadd_7/B[0]              | AOI221XLM  | 0.222 |  14.908 |   31.025 | 
     | U_ALU/intadd_7/U4/B                 |  v   | U_ALU/intadd_7/B[0]              | ADDFXLM    | 0.000 |  14.908 |   31.025 | 
     | U_ALU/intadd_7/U4/CO                |  v   | U_ALU/intadd_7/n3                | ADDFXLM    | 0.574 |  15.483 |   31.599 | 
     | U_ALU/intadd_7/U3/CI                |  v   | U_ALU/intadd_7/n3                | ADDFXLM    | 0.000 |  15.483 |   31.599 | 
     | U_ALU/intadd_7/U3/CO                |  v   | U_ALU/intadd_7/n2                | ADDFXLM    | 0.391 |  15.874 |   31.991 | 
     | U_ALU/intadd_7/U2/CI                |  v   | U_ALU/intadd_7/n2                | ADDFX1M    | 0.000 |  15.874 |   31.991 | 
     | U_ALU/intadd_7/U2/CO                |  v   | U_ALU/intadd_7/n1                | ADDFX1M    | 0.352 |  16.227 |   32.343 | 
     | U_ALU/U20/A                         |  v   | U_ALU/intadd_7/n1                | INVXLM     | 0.000 |  16.227 |   32.343 | 
     | U_ALU/U20/Y                         |  ^   | U_ALU/n291                       | INVXLM     | 0.140 |  16.366 |   32.483 | 
     | U_ALU/U362/C1                       |  ^   | U_ALU/n291                       | AOI222XLM  | 0.000 |  16.366 |   32.483 | 
     | U_ALU/U362/Y                        |  v   | U_ALU/intadd_6/A[2]              | AOI222XLM  | 0.274 |  16.641 |   32.757 | 
     | U_ALU/intadd_6/U2/A                 |  v   | U_ALU/intadd_6/A[2]              | ADDFX1M    | 0.000 |  16.641 |   32.757 | 
     | U_ALU/intadd_6/U2/CO                |  v   | U_ALU/intadd_6/n1                | ADDFX1M    | 0.560 |  17.201 |   33.317 | 
     | U_ALU/U359/A1                       |  v   | U_ALU/intadd_6/n1                | OAI21XLM   | 0.000 |  17.201 |   33.317 | 
     | U_ALU/U359/Y                        |  ^   | U_ALU/n288                       | OAI21XLM   | 0.256 |  17.456 |   33.573 | 
     | U_ALU/U360/B0                       |  ^   | U_ALU/n288                       | OAI21XLM   | 0.000 |  17.456 |   33.573 | 
     | U_ALU/U360/Y                        |  v   | U_ALU/intadd_1/A[3]              | OAI21XLM   | 0.215 |  17.671 |   33.788 | 
     | U_ALU/intadd_1/U3/A                 |  v   | U_ALU/intadd_1/A[3]              | ADDFXLM    | 0.000 |  17.672 |   33.788 | 
     | U_ALU/intadd_1/U3/CO                |  v   | U_ALU/intadd_1/n2                | ADDFXLM    | 0.507 |  18.179 |   34.295 | 
     | U_ALU/intadd_1/U2/CI                |  v   | U_ALU/intadd_1/n2                | ADDFX1M    | 0.000 |  18.179 |   34.295 | 
     | U_ALU/intadd_1/U2/CO                |  v   | U_ALU/intadd_1/n1                | ADDFX1M    | 0.375 |  18.554 |   34.670 | 
     | U_ALU/U352/A1                       |  v   | U_ALU/intadd_1/n1                | OAI21XLM   | 0.000 |  18.554 |   34.670 | 
     | U_ALU/U352/Y                        |  ^   | U_ALU/n280                       | OAI21XLM   | 0.225 |  18.779 |   34.895 | 
     | U_ALU/U353/B0                       |  ^   | U_ALU/n280                       | OAI21XLM   | 0.000 |  18.779 |   34.895 | 
     | U_ALU/U353/Y                        |  v   | U_ALU/intadd_0/A[4]              | OAI21XLM   | 0.187 |  18.966 |   35.083 | 
     | U_ALU/intadd_0/U2/A                 |  v   | U_ALU/intadd_0/A[4]              | ADDFX1M    | 0.000 |  18.966 |   35.083 | 
     | U_ALU/intadd_0/U2/CO                |  v   | U_ALU/intadd_0/n1                | ADDFX1M    | 0.502 |  19.468 |   35.585 | 
     | U_ALU/U339/A1                       |  v   | U_ALU/intadd_0/n1                | OAI21XLM   | 0.000 |  19.468 |   35.585 | 
     | U_ALU/U339/Y                        |  ^   | U_ALU/n270                       | OAI21XLM   | 0.232 |  19.700 |   35.817 | 
     | U_ALU/U340/B0                       |  ^   | U_ALU/n270                       | OAI21XLM   | 0.000 |  19.700 |   35.817 | 
     | U_ALU/U340/Y                        |  v   | U_ALU/intadd_2/A[3]              | OAI21XLM   | 0.178 |  19.878 |   35.995 | 
     | U_ALU/intadd_2/U2/A                 |  v   | U_ALU/intadd_2/A[3]              | ADDFXLM    | 0.000 |  19.878 |   35.995 | 
     | U_ALU/intadd_2/U2/CO                |  v   | U_ALU/intadd_2/n1                | ADDFXLM    | 0.504 |  20.382 |   36.498 | 
     | U_ALU/U81/A0                        |  v   | U_ALU/intadd_2/n1                | OAI211XLM  | 0.000 |  20.382 |   36.498 | 
     | U_ALU/U81/Y                         |  ^   | U_ALU/n9                         | OAI211XLM  | 0.272 |  20.654 |   36.770 | 
     | U_ALU/U82/B0                        |  ^   | U_ALU/n9                         | OAI2B11XLM | 0.000 |  20.654 |   36.770 | 
     | U_ALU/U82/Y                         |  v   | U_ALU/N194                       | OAI2B11XLM | 0.222 |  20.876 |   36.992 | 
     | U_ALU/ALU_result_reg[15]/D          |  v   | U_ALU/N194                       | SDFFRQX1M  | 0.000 |  20.876 |   36.992 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -4.117 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -4.116 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.036 |  12.037 |   -4.080 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -4.079 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -4.051 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.066 |   -4.051 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.159 |  12.225 |   -3.891 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.226 |   -3.891 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.139 |  12.365 |   -3.752 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.366 |   -3.750 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.499 |   -3.617 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.499 |   -3.617 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.499 |   -3.617 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.139 |  12.638 |   -3.479 | 
     | U_ALU/ALU_result_reg[15]/CK        |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.639 |   -3.477 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U_ALU/ALU_result_reg[13]/CK 
Endpoint:   U_ALU/ALU_result_reg[13]/D         (v) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][1]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.639
- Setup                         0.419
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                37.020
- Arrival Time                 20.803
= Slack Time                   16.217
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   28.217 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   28.218 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   28.254 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   28.255 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   28.283 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   28.283 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   28.443 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.225 |   28.443 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   28.582 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   28.583 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   28.667 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   28.668 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   28.762 | 
     | U_register_file/memory_reg[1][1]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.547 |   28.764 | 
     | U_register_file/memory_reg[1][1]/Q  |  ^   | ALU_operand_B[1]                 | SDFFRQX1M  | 0.472 |  13.019 |   29.236 | 
     | FE_OFC11_ALU_operand_B_1_/A         |  ^   | ALU_operand_B[1]                 | BUFX2M     | 0.000 |  13.019 |   29.236 | 
     | FE_OFC11_ALU_operand_B_1_/Y         |  ^   | FE_OFN11_ALU_operand_B_1_        | BUFX2M     | 0.538 |  13.557 |   29.774 | 
     | U_ALU/U89/A                         |  ^   | FE_OFN11_ALU_operand_B_1_        | INVX2M     | 0.003 |  13.560 |   29.777 | 
     | U_ALU/U89/Y                         |  v   | U_ALU/n317                       | INVX2M     | 0.418 |  13.978 |   30.195 | 
     | U_ALU/U366/C                        |  v   | U_ALU/n317                       | NOR4XLM    | 0.000 |  13.979 |   30.196 | 
     | U_ALU/U366/Y                        |  ^   | U_ALU/intadd_4/A[0]              | NOR4XLM    | 0.653 |  14.631 |   30.848 | 
     | U_ALU/U369/C0                       |  ^   | U_ALU/intadd_4/A[0]              | AOI221XLM  | 0.000 |  14.631 |   30.849 | 
     | U_ALU/U369/Y                        |  v   | U_ALU/n300                       | AOI221XLM  | 0.229 |  14.860 |   31.078 | 
     | U_ALU/U371/B                        |  v   | U_ALU/n300                       | ADDFX1M    | 0.000 |  14.861 |   31.078 | 
     | U_ALU/U371/S                        |  v   | U_ALU/intadd_6/B[1]              | ADDFX1M    | 0.627 |  15.488 |   31.705 | 
     | U_ALU/intadd_6/U3/B                 |  v   | U_ALU/intadd_6/B[1]              | ADDFXLM    | 0.000 |  15.488 |   31.705 | 
     | U_ALU/intadd_6/U3/S                 |  ^   | U_ALU/intadd_6/SUM[1]            | ADDFXLM    | 0.544 |  16.031 |   32.249 | 
     | U_ALU/U303/A                        |  ^   | U_ALU/intadd_6/SUM[1]            | INVXLM     | 0.000 |  16.032 |   32.249 | 
     | U_ALU/U303/Y                        |  v   | U_ALU/n292                       | INVXLM     | 0.139 |  16.171 |   32.388 | 
     | U_ALU/U362/C0                       |  v   | U_ALU/n292                       | AOI222XLM  | 0.000 |  16.171 |   32.388 | 
     | U_ALU/U362/Y                        |  ^   | U_ALU/intadd_6/A[2]              | AOI222XLM  | 0.708 |  16.878 |   33.096 | 
     | U_ALU/intadd_6/U2/A                 |  ^   | U_ALU/intadd_6/A[2]              | ADDFX1M    | 0.000 |  16.878 |   33.096 | 
     | U_ALU/intadd_6/U2/CO                |  ^   | U_ALU/intadd_6/n1                | ADDFX1M    | 0.603 |  17.481 |   33.698 | 
     | U_ALU/U330/A                        |  ^   | U_ALU/intadd_6/n1                | INVXLM     | 0.000 |  17.481 |   33.698 | 
     | U_ALU/U330/Y                        |  v   | U_ALU/n290                       | INVXLM     | 0.096 |  17.578 |   33.795 | 
     | U_ALU/U360/A0                       |  v   | U_ALU/n290                       | OAI21XLM   | 0.000 |  17.578 |   33.795 | 
     | U_ALU/U360/Y                        |  ^   | U_ALU/intadd_1/A[3]              | OAI21XLM   | 0.308 |  17.885 |   34.103 | 
     | U_ALU/intadd_1/U3/A                 |  ^   | U_ALU/intadd_1/A[3]              | ADDFXLM    | 0.000 |  17.886 |   34.103 | 
     | U_ALU/intadd_1/U3/CO                |  ^   | U_ALU/intadd_1/n2                | ADDFXLM    | 0.566 |  18.451 |   34.669 | 
     | U_ALU/intadd_1/U2/CI                |  ^   | U_ALU/intadd_1/n2                | ADDFX1M    | 0.000 |  18.451 |   34.669 | 
     | U_ALU/intadd_1/U2/CO                |  ^   | U_ALU/intadd_1/n1                | ADDFX1M    | 0.297 |  18.749 |   34.966 | 
     | U_ALU/U48/A                         |  ^   | U_ALU/intadd_1/n1                | INVXLM     | 0.000 |  18.749 |   34.966 | 
     | U_ALU/U48/Y                         |  v   | U_ALU/n282                       | INVXLM     | 0.094 |  18.843 |   35.060 | 
     | U_ALU/U353/A0                       |  v   | U_ALU/n282                       | OAI21XLM   | 0.000 |  18.843 |   35.060 | 
     | U_ALU/U353/Y                        |  ^   | U_ALU/intadd_0/A[4]              | OAI21XLM   | 0.279 |  19.122 |   35.339 | 
     | U_ALU/intadd_0/U2/A                 |  ^   | U_ALU/intadd_0/A[4]              | ADDFX1M    | 0.000 |  19.122 |   35.339 | 
     | U_ALU/intadd_0/U2/CO                |  ^   | U_ALU/intadd_0/n1                | ADDFX1M    | 0.553 |  19.675 |   35.892 | 
     | U_ALU/U64/A                         |  ^   | U_ALU/intadd_0/n1                | INVXLM     | 0.000 |  19.675 |   35.892 | 
     | U_ALU/U64/Y                         |  v   | U_ALU/n272                       | INVXLM     | 0.098 |  19.773 |   35.990 | 
     | U_ALU/U340/A0                       |  v   | U_ALU/n272                       | OAI21XLM   | 0.000 |  19.773 |   35.990 | 
     | U_ALU/U340/Y                        |  ^   | U_ALU/intadd_2/A[3]              | OAI21XLM   | 0.257 |  20.030 |   36.247 | 
     | U_ALU/intadd_2/U2/A                 |  ^   | U_ALU/intadd_2/A[3]              | ADDFXLM    | 0.000 |  20.030 |   36.247 | 
     | U_ALU/intadd_2/U2/S                 |  v   | U_ALU/intadd_2/SUM[3]            | ADDFXLM    | 0.519 |  20.549 |   36.766 | 
     | U_ALU/U116/A1N                      |  v   | U_ALU/intadd_2/SUM[3]            | OAI2BB1XLM | 0.000 |  20.549 |   36.766 | 
     | U_ALU/U116/Y                        |  v   | U_ALU/N192                       | OAI2BB1XLM | 0.254 |  20.803 |   37.020 | 
     | U_ALU/ALU_result_reg[13]/D          |  v   | U_ALU/N192                       | SDFFRQX1M  | 0.000 |  20.803 |   37.020 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -4.217 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -4.216 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.036 |  12.037 |   -4.180 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -4.179 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -4.151 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.066 |   -4.151 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.159 |  12.225 |   -3.992 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.226 |   -3.992 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.139 |  12.365 |   -3.852 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.366 |   -3.851 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.499 |   -3.718 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.499 |   -3.718 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.499 |   -3.718 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.139 |  12.638 |   -3.579 | 
     | U_ALU/ALU_result_reg[13]/CK        |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.639 |   -3.578 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U_ALU/ALU_result_reg[12]/CK 
Endpoint:   U_ALU/ALU_result_reg[12]/D         (v) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][1]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.639
- Setup                         0.446
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.993
- Arrival Time                 20.544
= Slack Time                   16.449
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   28.449 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   28.450 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   28.486 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   28.487 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   28.515 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   28.515 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   28.674 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.225 |   28.674 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   28.814 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   28.815 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   28.898 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   28.900 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   28.993 | 
     | U_register_file/memory_reg[1][1]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.547 |   28.996 | 
     | U_register_file/memory_reg[1][1]/Q  |  ^   | ALU_operand_B[1]                 | SDFFRQX1M  | 0.472 |  13.019 |   29.468 | 
     | FE_OFC11_ALU_operand_B_1_/A         |  ^   | ALU_operand_B[1]                 | BUFX2M     | 0.000 |  13.019 |   29.468 | 
     | FE_OFC11_ALU_operand_B_1_/Y         |  ^   | FE_OFN11_ALU_operand_B_1_        | BUFX2M     | 0.538 |  13.557 |   30.006 | 
     | U_ALU/U89/A                         |  ^   | FE_OFN11_ALU_operand_B_1_        | INVX2M     | 0.003 |  13.560 |   30.009 | 
     | U_ALU/U89/Y                         |  v   | U_ALU/n317                       | INVX2M     | 0.418 |  13.978 |   30.427 | 
     | U_ALU/U366/C                        |  v   | U_ALU/n317                       | NOR4XLM    | 0.000 |  13.979 |   30.428 | 
     | U_ALU/U366/Y                        |  ^   | U_ALU/intadd_4/A[0]              | NOR4XLM    | 0.653 |  14.631 |   31.080 | 
     | U_ALU/U369/C0                       |  ^   | U_ALU/intadd_4/A[0]              | AOI221XLM  | 0.000 |  14.631 |   31.080 | 
     | U_ALU/U369/Y                        |  v   | U_ALU/n300                       | AOI221XLM  | 0.229 |  14.860 |   31.309 | 
     | U_ALU/U371/B                        |  v   | U_ALU/n300                       | ADDFX1M    | 0.000 |  14.861 |   31.310 | 
     | U_ALU/U371/S                        |  v   | U_ALU/intadd_6/B[1]              | ADDFX1M    | 0.627 |  15.488 |   31.937 | 
     | U_ALU/intadd_6/U3/B                 |  v   | U_ALU/intadd_6/B[1]              | ADDFXLM    | 0.000 |  15.488 |   31.937 | 
     | U_ALU/intadd_6/U3/S                 |  ^   | U_ALU/intadd_6/SUM[1]            | ADDFXLM    | 0.544 |  16.031 |   32.480 | 
     | U_ALU/U303/A                        |  ^   | U_ALU/intadd_6/SUM[1]            | INVXLM     | 0.000 |  16.032 |   32.481 | 
     | U_ALU/U303/Y                        |  v   | U_ALU/n292                       | INVXLM     | 0.139 |  16.171 |   32.620 | 
     | U_ALU/U362/C0                       |  v   | U_ALU/n292                       | AOI222XLM  | 0.000 |  16.171 |   32.620 | 
     | U_ALU/U362/Y                        |  ^   | U_ALU/intadd_6/A[2]              | AOI222XLM  | 0.708 |  16.878 |   33.327 | 
     | U_ALU/intadd_6/U2/A                 |  ^   | U_ALU/intadd_6/A[2]              | ADDFX1M    | 0.000 |  16.878 |   33.327 | 
     | U_ALU/intadd_6/U2/CO                |  ^   | U_ALU/intadd_6/n1                | ADDFX1M    | 0.603 |  17.481 |   33.930 | 
     | U_ALU/U330/A                        |  ^   | U_ALU/intadd_6/n1                | INVXLM     | 0.000 |  17.481 |   33.930 | 
     | U_ALU/U330/Y                        |  v   | U_ALU/n290                       | INVXLM     | 0.096 |  17.578 |   34.027 | 
     | U_ALU/U360/A0                       |  v   | U_ALU/n290                       | OAI21XLM   | 0.000 |  17.578 |   34.027 | 
     | U_ALU/U360/Y                        |  ^   | U_ALU/intadd_1/A[3]              | OAI21XLM   | 0.308 |  17.885 |   34.334 | 
     | U_ALU/intadd_1/U3/A                 |  ^   | U_ALU/intadd_1/A[3]              | ADDFXLM    | 0.000 |  17.886 |   34.335 | 
     | U_ALU/intadd_1/U3/CO                |  ^   | U_ALU/intadd_1/n2                | ADDFXLM    | 0.566 |  18.451 |   34.900 | 
     | U_ALU/intadd_1/U2/CI                |  ^   | U_ALU/intadd_1/n2                | ADDFX1M    | 0.000 |  18.451 |   34.900 | 
     | U_ALU/intadd_1/U2/CO                |  ^   | U_ALU/intadd_1/n1                | ADDFX1M    | 0.297 |  18.749 |   35.198 | 
     | U_ALU/U48/A                         |  ^   | U_ALU/intadd_1/n1                | INVXLM     | 0.000 |  18.749 |   35.198 | 
     | U_ALU/U48/Y                         |  v   | U_ALU/n282                       | INVXLM     | 0.094 |  18.843 |   35.292 | 
     | U_ALU/U353/A0                       |  v   | U_ALU/n282                       | OAI21XLM   | 0.000 |  18.843 |   35.292 | 
     | U_ALU/U353/Y                        |  ^   | U_ALU/intadd_0/A[4]              | OAI21XLM   | 0.279 |  19.122 |   35.571 | 
     | U_ALU/intadd_0/U2/A                 |  ^   | U_ALU/intadd_0/A[4]              | ADDFX1M    | 0.000 |  19.122 |   35.571 | 
     | U_ALU/intadd_0/U2/CO                |  ^   | U_ALU/intadd_0/n1                | ADDFX1M    | 0.553 |  19.675 |   36.124 | 
     | U_ALU/U64/A                         |  ^   | U_ALU/intadd_0/n1                | INVXLM     | 0.000 |  19.675 |   36.124 | 
     | U_ALU/U64/Y                         |  v   | U_ALU/n272                       | INVXLM     | 0.098 |  19.773 |   36.222 | 
     | U_ALU/U65/B0                        |  v   | U_ALU/n272                       | AOI22XLM   | 0.000 |  19.773 |   36.222 | 
     | U_ALU/U65/Y                         |  ^   | U_ALU/n7                         | AOI22XLM   | 0.288 |  20.061 |   36.510 | 
     | U_ALU/U66/A1                        |  ^   | U_ALU/n7                         | AOI21XLM   | 0.000 |  20.061 |   36.510 | 
     | U_ALU/U66/Y                         |  v   | U_ALU/n6                         | AOI21XLM   | 0.147 |  20.208 |   36.657 | 
     | U_ALU/U67/B0                        |  v   | U_ALU/n6                         | OAI21XLM   | 0.000 |  20.208 |   36.657 | 
     | U_ALU/U67/Y                         |  ^   | U_ALU/n8                         | OAI21XLM   | 0.125 |  20.333 |   36.782 | 
     | U_ALU/U68/B0                        |  ^   | U_ALU/n8                         | OAI2B11XLM | 0.000 |  20.333 |   36.782 | 
     | U_ALU/U68/Y                         |  v   | U_ALU/N191                       | OAI2B11XLM | 0.211 |  20.544 |   36.993 | 
     | U_ALU/ALU_result_reg[12]/D          |  v   | U_ALU/N191                       | SDFFRQX1M  | 0.000 |  20.544 |   36.993 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -4.449 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -4.448 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.036 |  12.037 |   -4.412 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -4.411 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -4.383 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.066 |   -4.383 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.159 |  12.225 |   -4.224 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.226 |   -4.223 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.139 |  12.365 |   -4.084 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.366 |   -4.083 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.499 |   -3.950 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.499 |   -3.950 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.499 |   -3.950 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.139 |  12.638 |   -3.811 | 
     | U_ALU/ALU_result_reg[12]/CK        |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.639 |   -3.810 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U_ALU/ALU_result_reg[4]/CK 
Endpoint:   U_ALU/ALU_result_reg[4]/D          (v) checked with trailing edge 
of 'ALU_CLK'
Beginpoint: U_register_file/memory_reg[1][5]/Q (^) triggered by trailing edge 
of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.639
- Setup                         0.464
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.974
- Arrival Time                 20.061
= Slack Time                   16.913
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   28.913 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   28.914 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   28.950 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   28.951 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   28.979 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   28.979 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   29.138 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   29.139 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   29.278 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   29.279 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   29.362 | 
     | multiplexed_reference_clk__L3_I2/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  12.452 |   29.365 | 
     | multiplexed_reference_clk__L3_I2/Y  |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.090 |  12.542 |   29.455 | 
     | U_register_file/memory_reg[1][5]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.006 |  12.548 |   29.461 | 
     | U_register_file/memory_reg[1][5]/Q  |  ^   | ALU_operand_B[5]                 | SDFFRQX1M  | 0.780 |  13.328 |   30.241 | 
     | U_ALU/U70/A                         |  ^   | ALU_operand_B[5]                 | INVX2M     | 0.001 |  13.329 |   30.242 | 
     | U_ALU/U70/Y                         |  v   | U_ALU/n311                       | INVX2M     | 0.407 |  13.736 |   30.649 | 
     | U_ALU/U91/C                         |  v   | U_ALU/n311                       | NAND3XLM   | 0.000 |  13.736 |   30.649 | 
     | U_ALU/U91/Y                         |  ^   | U_ALU/n70                        | NAND3XLM   | 0.242 |  13.978 |   30.891 | 
     | U_ALU/U92/B                         |  ^   | U_ALU/n70                        | NOR2XLM    | 0.000 |  13.978 |   30.891 | 
     | U_ALU/U92/Y                         |  v   | U_ALU/n52                        | NOR2XLM    | 0.149 |  14.127 |   31.040 | 
     | U_ALU/U93/B                         |  v   | U_ALU/n52                        | NAND2XLM   | 0.000 |  14.127 |   31.040 | 
     | U_ALU/U93/Y                         |  ^   | U_ALU/n42                        | NAND2XLM   | 0.258 |  14.386 |   31.299 | 
     | U_ALU/U94/A                         |  ^   | U_ALU/n42                        | NOR2XLM    | 0.000 |  14.386 |   31.299 | 
     | U_ALU/U94/Y                         |  v   | U_ALU/n252                       | NOR2XLM    | 0.159 |  14.545 |   31.458 | 
     | U_ALU/U95/B0N                       |  v   | U_ALU/n252                       | AOI21BXLM  | 0.000 |  14.545 |   31.458 | 
     | U_ALU/U95/Y                         |  v   | U_ALU/n40                        | AOI21BXLM  | 0.252 |  14.797 |   31.710 | 
     | U_ALU/U96/B0                        |  v   | U_ALU/n40                        | OAI21XLM   | 0.000 |  14.797 |   31.710 | 
     | U_ALU/U96/Y                         |  ^   | U_ALU/n38                        | OAI21XLM   | 0.167 |  14.964 |   31.877 | 
     | U_ALU/U133/A1                       |  ^   | U_ALU/n38                        | OAI21XLM   | 0.000 |  14.964 |   31.877 | 
     | U_ALU/U133/Y                        |  v   | U_ALU/n49                        | OAI21XLM   | 0.344 |  15.309 |   32.222 | 
     | U_ALU/U134/C1                       |  v   | U_ALU/n49                        | AOI222XLM  | 0.000 |  15.309 |   32.222 | 
     | U_ALU/U134/Y                        |  ^   | U_ALU/n39                        | AOI222XLM  | 0.649 |  15.958 |   32.871 | 
     | U_ALU/U135/B0                       |  ^   | U_ALU/n39                        | OAI21XLM   | 0.000 |  15.958 |   32.871 | 
     | U_ALU/U135/Y                        |  v   | U_ALU/n43                        | OAI21XLM   | 0.274 |  16.232 |   33.145 | 
     | U_ALU/U138/B1                       |  v   | U_ALU/n43                        | AOI221X1M  | 0.000 |  16.232 |   33.145 | 
     | U_ALU/U138/Y                        |  ^   | U_ALU/n236                       | AOI221X1M  | 0.709 |  16.941 |   33.854 | 
     | U_ALU/U139/A                        |  ^   | U_ALU/n236                       | INVXLM     | 0.000 |  16.941 |   33.854 | 
     | U_ALU/U139/Y                        |  v   | U_ALU/n46                        | INVXLM     | 0.236 |  17.177 |   34.090 | 
     | U_ALU/U140/A0                       |  v   | U_ALU/n46                        | OAI21XLM   | 0.000 |  17.177 |   34.090 | 
     | U_ALU/U140/Y                        |  ^   | U_ALU/n44                        | OAI21XLM   | 0.271 |  17.448 |   34.361 | 
     | U_ALU/U13/B0                        |  ^   | U_ALU/n44                        | OAI21XLM   | 0.000 |  17.448 |   34.361 | 
     | U_ALU/U13/Y                         |  v   | U_ALU/n61                        | OAI21XLM   | 0.199 |  17.647 |   34.560 | 
     | U_ALU/U15/B0                        |  v   | U_ALU/n61                        | AOI22XLM   | 0.000 |  17.647 |   34.560 | 
     | U_ALU/U15/Y                         |  ^   | U_ALU/n55                        | AOI22XLM   | 0.456 |  18.103 |   35.016 | 
     | U_ALU/U146/C0                       |  ^   | U_ALU/n55                        | AOI222XLM  | 0.000 |  18.103 |   35.016 | 
     | U_ALU/U146/Y                        |  v   | U_ALU/n54                        | AOI222XLM  | 0.358 |  18.461 |   35.374 | 
     | U_ALU/U147/A1                       |  v   | U_ALU/n54                        | AO21XLM    | 0.000 |  18.461 |   35.374 | 
     | U_ALU/U147/Y                        |  v   | U_ALU/n53                        | AO21XLM    | 0.418 |  18.879 |   35.792 | 
     | U_ALU/U24/B0                        |  v   | U_ALU/n53                        | OAI211X2M  | 0.000 |  18.879 |   35.792 | 
     | U_ALU/U24/Y                         |  ^   | U_ALU/n242                       | OAI211X2M  | 0.196 |  19.075 |   35.987 | 
     | U_ALU/U320/A1                       |  ^   | U_ALU/n242                       | OAI211XLM  | 0.000 |  19.075 |   35.988 | 
     | U_ALU/U320/Y                        |  v   | U_ALU/n243                       | OAI211XLM  | 0.280 |  19.354 |   36.267 | 
     | U_ALU/U321/C0                       |  v   | U_ALU/n243                       | AOI211XLM  | 0.000 |  19.354 |   36.267 | 
     | U_ALU/U321/Y                        |  ^   | U_ALU/n246                       | AOI211XLM  | 0.363 |  19.717 |   36.630 | 
     | U_ALU/U323/B0                       |  ^   | U_ALU/n246                       | OAI2B11XLM | 0.000 |  19.717 |   36.630 | 
     | U_ALU/U323/Y                        |  v   | U_ALU/N183                       | OAI2B11XLM | 0.344 |  20.061 |   36.974 | 
     | U_ALU/ALU_result_reg[4]/D           |  v   | U_ALU/N183                       | SDFFRQX1M  | 0.000 |  20.061 |   36.974 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -4.913 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -4.912 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.036 |  12.037 |   -4.876 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -4.875 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -4.847 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.066 |   -4.847 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.159 |  12.225 |   -4.688 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.226 |   -4.687 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.139 |  12.365 |   -4.548 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.366 |   -4.547 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.499 |   -4.414 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.499 |   -4.414 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.499 |   -4.414 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.139 |  12.638 |   -4.275 | 
     | U_ALU/ALU_result_reg[4]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.639 |   -4.274 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U_ALU/ALU_result_reg[7]/CK 
Endpoint:   U_ALU/ALU_result_reg[7]/D                                           
(v) checked with trailing edge of 'ALU_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]/
Q (^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.639
- Setup                         0.457
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.982
- Arrival Time                 20.037
= Slack Time                   16.946
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   28.946 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   28.946 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   28.983 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   28.983 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   29.012 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   29.012 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   29.171 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   29.171 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   29.311 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   29.311 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   29.395 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   29.397 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   29.488 | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.001 |  12.543 |   29.489 | 
     | rent_state_reg[2]/CK                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | U_system_controller/n2                             | SDFFRQX1M  | 0.557 |  13.100 |   30.046 | 
     | rent_state_reg[2]/Q                                |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  ^   | U_system_controller/n2                             | INVXLM     | 0.000 |  13.100 |   30.046 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  v   | U_system_controller/U_UART_receiver_controller/n25 | INVXLM     | 0.223 |  13.324 |   30.269 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  v   | U_system_controller/U_UART_receiver_controller/n25 | NOR2XLM    | 0.000 |  13.324 |   30.269 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  ^   | U_system_controller/U_UART_receiver_controller/n14 | NOR2XLM    | 0.271 |  13.594 |   30.540 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  ^   | U_system_controller/U_UART_receiver_controller/n14 | INVXLM     | 0.000 |  13.594 |   30.540 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  v   | U_system_controller/U_UART_receiver_controller/n21 | INVXLM     | 0.188 |  13.782 |   30.728 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  v   | U_system_controller/U_UART_receiver_controller/n21 | NOR2XLM    | 0.000 |  13.782 |   30.728 | 
     | /B                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  ^   | ALU_enable                                         | NOR2XLM    | 0.431 |  14.213 |   31.159 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  ^   | ALU_enable                                         | INVXLM     | 0.000 |  14.213 |   31.159 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  v   | U_system_controller/U_UART_receiver_controller/n22 | INVXLM     | 0.257 |  14.470 |   31.416 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  v   | U_system_controller/U_UART_receiver_controller/n22 | NOR2XLM    | 0.000 |  14.470 |   31.416 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  ^   | ALU_function[0]                                    | NOR2XLM    | 0.583 |  15.054 |   31.999 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_ALU/U40/AN                                       |  ^   | ALU_function[0]                                    | NOR2BXLM   | 0.000 |  15.054 |   32.000 | 
     | U_ALU/U40/Y                                        |  ^   | U_ALU/n23                                          | NOR2BXLM   | 0.466 |  15.520 |   32.466 | 
     | U_ALU/U41/AN                                       |  ^   | U_ALU/n23                                          | NOR3BX4M   | 0.000 |  15.520 |   32.466 | 
     | U_ALU/U41/Y                                        |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | NOR3BX4M   | 0.595 |  16.116 |   33.061 | 
     | U_ALU/U428/A                                       |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | XOR2XLM    | 0.001 |  16.116 |   33.062 | 
     | U_ALU/U428/Y                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | XOR2XLM    | 0.200 |  16.317 |   33.262 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | ADDFXLM    | 0.000 |  16.317 |   33.262 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.399 |  16.715 |   33.661 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.000 |  16.715 |   33.661 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.372 |  17.087 |   34.033 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.000 |  17.087 |   34.033 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFXLM    | 0.354 |  17.442 |   34.387 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFX1M    | 0.000 |  17.442 |   34.387 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.369 |  17.811 |   34.756 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.000 |  17.811 |   34.756 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFX1M    | 0.394 |  18.204 |   35.150 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFXLM    | 0.000 |  18.204 |   35.150 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.359 |  18.564 |   35.509 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.000 |  18.564 |   35.509 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFXLM    | 0.371 |  18.935 |   35.880 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFX1M    | 0.000 |  18.935 |   35.881 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/S                    |  v   | U_ALU/C7M/DATA15_7                                 | ADDFX1M    | 0.213 |  19.148 |   36.094 | 
     | U_ALU/U335/A1N                                     |  v   | U_ALU/C7M/DATA15_7                                 | OAI2BB1XLM | 0.000 |  19.148 |   36.094 | 
     | U_ALU/U335/Y                                       |  v   | U_ALU/n260                                         | OAI2BB1XLM | 0.246 |  19.394 |   36.340 | 
     | U_ALU/U336/C0                                      |  v   | U_ALU/n260                                         | AOI211XLM  | 0.000 |  19.394 |   36.340 | 
     | U_ALU/U336/Y                                       |  ^   | U_ALU/n263                                         | AOI211XLM  | 0.337 |  19.731 |   36.676 | 
     | U_ALU/U337/C0                                      |  ^   | U_ALU/n263                                         | OAI211XLM  | 0.000 |  19.731 |   36.676 | 
     | U_ALU/U337/Y                                       |  v   | U_ALU/N186                                         | OAI211XLM  | 0.306 |  20.036 |   36.982 | 
     | U_ALU/ALU_result_reg[7]/D                          |  v   | U_ALU/N186                                         | SDFFRQX1M  | 0.000 |  20.037 |   36.982 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -4.946 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -4.945 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.036 |  12.037 |   -4.909 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -4.908 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -4.880 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.066 |   -4.880 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.159 |  12.225 |   -4.720 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.226 |   -4.720 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.139 |  12.365 |   -4.581 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.366 |   -4.580 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.499 |   -4.447 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.499 |   -4.447 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.499 |   -4.447 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.139 |  12.638 |   -4.308 | 
     | U_ALU/ALU_result_reg[7]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.639 |   -4.307 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U_ALU/ALU_result_reg[11]/CK 
Endpoint:   U_ALU/ALU_result_reg[11]/D                                          
(^) checked with trailing edge of 'ALU_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]/
Q (^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.639
- Setup                         0.289
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                37.150
- Arrival Time                 20.156
= Slack Time                   16.994
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   28.994 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   28.995 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   29.031 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   29.032 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   29.060 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   29.060 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   29.220 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   29.220 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   29.359 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   29.360 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   29.444 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   29.446 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   29.537 | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.001 |  12.543 |   29.537 | 
     | rent_state_reg[2]/CK                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | U_system_controller/n2                             | SDFFRQX1M  | 0.557 |  13.100 |   30.094 | 
     | rent_state_reg[2]/Q                                |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  ^   | U_system_controller/n2                             | INVXLM     | 0.000 |  13.100 |   30.094 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  v   | U_system_controller/U_UART_receiver_controller/n25 | INVXLM     | 0.223 |  13.324 |   30.318 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  v   | U_system_controller/U_UART_receiver_controller/n25 | NOR2XLM    | 0.000 |  13.324 |   30.318 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  ^   | U_system_controller/U_UART_receiver_controller/n14 | NOR2XLM    | 0.271 |  13.594 |   30.588 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  ^   | U_system_controller/U_UART_receiver_controller/n14 | INVXLM     | 0.000 |  13.594 |   30.588 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  v   | U_system_controller/U_UART_receiver_controller/n21 | INVXLM     | 0.188 |  13.782 |   30.777 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  v   | U_system_controller/U_UART_receiver_controller/n21 | NOR2XLM    | 0.000 |  13.782 |   30.777 | 
     | /B                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  ^   | ALU_enable                                         | NOR2XLM    | 0.431 |  14.213 |   31.207 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  ^   | ALU_enable                                         | INVXLM     | 0.000 |  14.213 |   31.207 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  v   | U_system_controller/U_UART_receiver_controller/n22 | INVXLM     | 0.257 |  14.470 |   31.465 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  v   | U_system_controller/U_UART_receiver_controller/n22 | NOR2XLM    | 0.000 |  14.470 |   31.465 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  ^   | ALU_function[0]                                    | NOR2XLM    | 0.583 |  15.054 |   32.048 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_ALU/U40/AN                                       |  ^   | ALU_function[0]                                    | NOR2BXLM   | 0.000 |  15.054 |   32.048 | 
     | U_ALU/U40/Y                                        |  ^   | U_ALU/n23                                          | NOR2BXLM   | 0.466 |  15.520 |   32.514 | 
     | U_ALU/U41/AN                                       |  ^   | U_ALU/n23                                          | NOR3BX4M   | 0.000 |  15.520 |   32.515 | 
     | U_ALU/U41/Y                                        |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | NOR3BX4M   | 0.595 |  16.116 |   33.110 | 
     | U_ALU/U428/A                                       |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | XOR2XLM    | 0.001 |  16.116 |   33.111 | 
     | U_ALU/U428/Y                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | XOR2XLM    | 0.200 |  16.316 |   33.311 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | ADDFXLM    | 0.000 |  16.316 |   33.311 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.399 |  16.715 |   33.710 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.000 |  16.715 |   33.710 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.372 |  17.087 |   34.082 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.000 |  17.087 |   34.082 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFXLM    | 0.354 |  17.441 |   34.436 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFX1M    | 0.000 |  17.441 |   34.436 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.369 |  17.810 |   34.805 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.000 |  17.811 |   34.805 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFX1M    | 0.394 |  18.204 |   35.199 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFXLM    | 0.000 |  18.204 |   35.199 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.359 |  18.563 |   35.558 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.000 |  18.563 |   35.558 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFXLM    | 0.371 |  18.935 |   35.929 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFX1M    | 0.000 |  18.935 |   35.929 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | ADDFX1M    | 0.357 |  19.292 |   36.286 | 
     | U_ALU/U43/A                                        |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | NOR2XLM    | 0.000 |  19.292 |   36.286 | 
     | U_ALU/U43/Y                                        |  ^   | U_ALU/n34                                          | NOR2XLM    | 0.454 |  19.746 |   36.740 | 
     | U_ALU/U33/A0                                       |  ^   | U_ALU/n34                                          | AOI21XLM   | 0.000 |  19.746 |   36.741 | 
     | U_ALU/U33/Y                                        |  v   | U_ALU/n35                                          | AOI21XLM   | 0.232 |  19.978 |   36.973 | 
     | U_ALU/U115/B0                                      |  v   | U_ALU/n35                                          | OAI2BB1XLM | 0.000 |  19.978 |   36.973 | 
     | U_ALU/U115/Y                                       |  ^   | U_ALU/N190                                         | OAI2BB1XLM | 0.177 |  20.156 |   37.150 | 
     | U_ALU/ALU_result_reg[11]/D                         |  ^   | U_ALU/N190                                         | SDFFRQX1M  | 0.000 |  20.156 |   37.150 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -4.994 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -4.994 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.036 |  12.037 |   -4.957 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -4.957 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -4.929 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.066 |   -4.928 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.159 |  12.225 |   -4.769 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.226 |   -4.769 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.139 |  12.365 |   -4.629 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.366 |   -4.628 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.499 |   -4.495 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.499 |   -4.495 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.499 |   -4.495 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.139 |  12.638 |   -4.356 | 
     | U_ALU/ALU_result_reg[11]/CK        |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.639 |   -4.355 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U_ALU/ALU_result_reg[10]/CK 
Endpoint:   U_ALU/ALU_result_reg[10]/D                                          
(^) checked with trailing edge of 'ALU_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]/
Q (^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.639
- Setup                         0.314
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                37.125
- Arrival Time                 20.055
= Slack Time                   17.070
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   29.070 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   29.070 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   29.107 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   29.107 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   29.135 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   29.136 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   29.295 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   29.295 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   29.435 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   29.435 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   29.519 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   29.521 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   29.612 | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.001 |  12.543 |   29.613 | 
     | rent_state_reg[2]/CK                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | U_system_controller/n2                             | SDFFRQX1M  | 0.557 |  13.100 |   30.170 | 
     | rent_state_reg[2]/Q                                |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  ^   | U_system_controller/n2                             | INVXLM     | 0.000 |  13.100 |   30.170 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  v   | U_system_controller/U_UART_receiver_controller/n25 | INVXLM     | 0.223 |  13.324 |   30.393 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  v   | U_system_controller/U_UART_receiver_controller/n25 | NOR2XLM    | 0.000 |  13.324 |   30.393 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  ^   | U_system_controller/U_UART_receiver_controller/n14 | NOR2XLM    | 0.271 |  13.594 |   30.664 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  ^   | U_system_controller/U_UART_receiver_controller/n14 | INVXLM     | 0.000 |  13.594 |   30.664 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  v   | U_system_controller/U_UART_receiver_controller/n21 | INVXLM     | 0.188 |  13.782 |   30.852 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  v   | U_system_controller/U_UART_receiver_controller/n21 | NOR2XLM    | 0.000 |  13.782 |   30.852 | 
     | /B                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  ^   | ALU_enable                                         | NOR2XLM    | 0.431 |  14.213 |   31.282 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  ^   | ALU_enable                                         | INVXLM     | 0.000 |  14.213 |   31.283 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  v   | U_system_controller/U_UART_receiver_controller/n22 | INVXLM     | 0.257 |  14.470 |   31.540 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  v   | U_system_controller/U_UART_receiver_controller/n22 | NOR2XLM    | 0.000 |  14.470 |   31.540 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  ^   | ALU_function[0]                                    | NOR2XLM    | 0.583 |  15.054 |   32.123 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_ALU/U40/AN                                       |  ^   | ALU_function[0]                                    | NOR2BXLM   | 0.000 |  15.054 |   32.123 | 
     | U_ALU/U40/Y                                        |  ^   | U_ALU/n23                                          | NOR2BXLM   | 0.466 |  15.520 |   32.590 | 
     | U_ALU/U41/AN                                       |  ^   | U_ALU/n23                                          | NOR3BX4M   | 0.000 |  15.520 |   32.590 | 
     | U_ALU/U41/Y                                        |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | NOR3BX4M   | 0.595 |  16.116 |   33.185 | 
     | U_ALU/U428/A                                       |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | XOR2XLM    | 0.001 |  16.116 |   33.186 | 
     | U_ALU/U428/Y                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | XOR2XLM    | 0.200 |  16.317 |   33.386 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | ADDFXLM    | 0.000 |  16.317 |   33.386 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.399 |  16.715 |   33.785 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.000 |  16.715 |   33.785 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.372 |  17.087 |   34.157 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.000 |  17.087 |   34.157 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFXLM    | 0.354 |  17.442 |   34.511 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFX1M    | 0.000 |  17.442 |   34.511 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.369 |  17.811 |   34.880 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.000 |  17.811 |   34.880 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFX1M    | 0.394 |  18.204 |   35.274 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFXLM    | 0.000 |  18.204 |   35.274 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.359 |  18.564 |   35.633 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.000 |  18.564 |   35.633 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFXLM    | 0.371 |  18.935 |   36.004 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFX1M    | 0.000 |  18.935 |   36.004 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | ADDFX1M    | 0.357 |  19.292 |   36.361 | 
     | U_ALU/U43/A                                        |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | NOR2XLM    | 0.000 |  19.292 |   36.361 | 
     | U_ALU/U43/Y                                        |  ^   | U_ALU/n34                                          | NOR2XLM    | 0.454 |  19.746 |   36.816 | 
     | U_ALU/U63/A1N                                      |  ^   | U_ALU/n34                                          | OAI2B11XLM | 0.000 |  19.746 |   36.816 | 
     | U_ALU/U63/Y                                        |  ^   | U_ALU/N189                                         | OAI2B11XLM | 0.309 |  20.055 |   37.125 | 
     | U_ALU/ALU_result_reg[10]/D                         |  ^   | U_ALU/N189                                         | SDFFRQX1M  | 0.000 |  20.055 |   37.125 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -5.070 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -5.069 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.036 |  12.037 |   -5.033 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -5.032 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -5.004 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.066 |   -5.004 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.159 |  12.225 |   -4.844 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.226 |   -4.844 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.139 |  12.365 |   -4.705 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.366 |   -4.703 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.499 |   -4.571 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.499 |   -4.570 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.499 |   -4.570 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.139 |  12.638 |   -4.432 | 
     | U_ALU/ALU_result_reg[10]/CK        |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.639 |   -4.431 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U_ALU/ALU_result_reg[9]/CK 
Endpoint:   U_ALU/ALU_result_reg[9]/D                                           
(^) checked with trailing edge of 'ALU_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]/
Q (^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.639
- Setup                         0.282
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                37.157
- Arrival Time                 19.982
= Slack Time                   17.175
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   29.175 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   29.175 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   29.212 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   29.212 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   29.241 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   29.241 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   29.400 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   29.400 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   29.540 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   29.540 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   29.624 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   29.626 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   29.717 | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.001 |  12.543 |   29.718 | 
     | rent_state_reg[2]/CK                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | U_system_controller/n2                             | SDFFRQX1M  | 0.557 |  13.100 |   30.275 | 
     | rent_state_reg[2]/Q                                |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  ^   | U_system_controller/n2                             | INVXLM     | 0.000 |  13.100 |   30.275 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  v   | U_system_controller/U_UART_receiver_controller/n25 | INVXLM     | 0.223 |  13.324 |   30.498 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  v   | U_system_controller/U_UART_receiver_controller/n25 | NOR2XLM    | 0.000 |  13.324 |   30.498 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  ^   | U_system_controller/U_UART_receiver_controller/n14 | NOR2XLM    | 0.271 |  13.594 |   30.769 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  ^   | U_system_controller/U_UART_receiver_controller/n14 | INVXLM     | 0.000 |  13.594 |   30.769 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  v   | U_system_controller/U_UART_receiver_controller/n21 | INVXLM     | 0.188 |  13.782 |   30.957 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  v   | U_system_controller/U_UART_receiver_controller/n21 | NOR2XLM    | 0.000 |  13.782 |   30.957 | 
     | /B                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  ^   | ALU_enable                                         | NOR2XLM    | 0.431 |  14.213 |   31.388 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  ^   | ALU_enable                                         | INVXLM     | 0.000 |  14.213 |   31.388 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  v   | U_system_controller/U_UART_receiver_controller/n22 | INVXLM     | 0.257 |  14.470 |   31.645 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  v   | U_system_controller/U_UART_receiver_controller/n22 | NOR2XLM    | 0.000 |  14.470 |   31.645 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  ^   | ALU_function[0]                                    | NOR2XLM    | 0.583 |  15.054 |   32.228 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_ALU/U40/AN                                       |  ^   | ALU_function[0]                                    | NOR2BXLM   | 0.000 |  15.054 |   32.229 | 
     | U_ALU/U40/Y                                        |  ^   | U_ALU/n23                                          | NOR2BXLM   | 0.466 |  15.520 |   32.695 | 
     | U_ALU/U41/AN                                       |  ^   | U_ALU/n23                                          | NOR3BX4M   | 0.000 |  15.520 |   32.695 | 
     | U_ALU/U41/Y                                        |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | NOR3BX4M   | 0.595 |  16.116 |   33.290 | 
     | U_ALU/U428/A                                       |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | XOR2XLM    | 0.001 |  16.116 |   33.291 | 
     | U_ALU/U428/Y                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | XOR2XLM    | 0.200 |  16.316 |   33.491 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | ADDFXLM    | 0.000 |  16.316 |   33.491 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.399 |  16.715 |   33.890 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.000 |  16.715 |   33.890 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.372 |  17.087 |   34.262 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.000 |  17.087 |   34.262 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFXLM    | 0.354 |  17.441 |   34.616 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFX1M    | 0.000 |  17.441 |   34.616 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.369 |  17.810 |   34.985 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.000 |  17.811 |   34.985 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFX1M    | 0.394 |  18.204 |   35.379 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFXLM    | 0.000 |  18.204 |   35.379 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.359 |  18.563 |   35.738 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.000 |  18.563 |   35.738 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFXLM    | 0.371 |  18.935 |   36.109 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFX1M    | 0.000 |  18.935 |   36.110 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | ADDFX1M    | 0.357 |  19.292 |   36.467 | 
     | U_ALU/U43/A                                        |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | NOR2XLM    | 0.000 |  19.292 |   36.467 | 
     | U_ALU/U43/Y                                        |  ^   | U_ALU/n34                                          | NOR2XLM    | 0.454 |  19.746 |   36.921 | 
     | U_ALU/U114/A1N                                     |  ^   | U_ALU/n34                                          | OAI2BB1XLM | 0.000 |  19.746 |   36.921 | 
     | U_ALU/U114/Y                                       |  ^   | U_ALU/N188                                         | OAI2BB1XLM | 0.236 |  19.982 |   37.157 | 
     | U_ALU/ALU_result_reg[9]/D                          |  ^   | U_ALU/N188                                         | SDFFRQX1M  | 0.000 |  19.982 |   37.157 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -5.175 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -5.174 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.036 |  12.037 |   -5.138 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -5.137 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -5.109 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.066 |   -5.109 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.159 |  12.225 |   -4.949 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.226 |   -4.949 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.139 |  12.365 |   -4.810 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.366 |   -4.809 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.499 |   -4.676 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.499 |   -4.676 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.499 |   -4.676 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.139 |  12.638 |   -4.537 | 
     | U_ALU/ALU_result_reg[9]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.639 |   -4.536 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U_ALU/ALU_result_reg[8]/CK 
Endpoint:   U_ALU/ALU_result_reg[8]/D                                           
(v) checked with trailing edge of 'ALU_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]/
Q (^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.639
- Setup                         0.407
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                37.032
- Arrival Time                 19.645
= Slack Time                   17.387
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   29.387 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   29.388 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   29.424 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   29.425 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   29.453 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   29.453 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   29.612 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   29.612 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   29.752 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   29.753 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   29.836 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   29.838 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   29.929 | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.001 |  12.543 |   29.930 | 
     | rent_state_reg[2]/CK                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | U_system_controller/n2                             | SDFFRQX1M  | 0.557 |  13.100 |   30.487 | 
     | rent_state_reg[2]/Q                                |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  ^   | U_system_controller/n2                             | INVXLM     | 0.000 |  13.100 |   30.487 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  v   | U_system_controller/U_UART_receiver_controller/n25 | INVXLM     | 0.223 |  13.324 |   30.710 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  v   | U_system_controller/U_UART_receiver_controller/n25 | NOR2XLM    | 0.000 |  13.324 |   30.710 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  ^   | U_system_controller/U_UART_receiver_controller/n14 | NOR2XLM    | 0.271 |  13.594 |   30.981 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  ^   | U_system_controller/U_UART_receiver_controller/n14 | INVXLM     | 0.000 |  13.594 |   30.981 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  v   | U_system_controller/U_UART_receiver_controller/n21 | INVXLM     | 0.188 |  13.782 |   31.169 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  v   | U_system_controller/U_UART_receiver_controller/n21 | NOR2XLM    | 0.000 |  13.782 |   31.169 | 
     | /B                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  ^   | ALU_enable                                         | NOR2XLM    | 0.431 |  14.213 |   31.600 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  ^   | ALU_enable                                         | INVXLM     | 0.000 |  14.213 |   31.600 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  v   | U_system_controller/U_UART_receiver_controller/n22 | INVXLM     | 0.257 |  14.470 |   31.857 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  v   | U_system_controller/U_UART_receiver_controller/n22 | NOR2XLM    | 0.000 |  14.470 |   31.857 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  ^   | ALU_function[0]                                    | NOR2XLM    | 0.583 |  15.054 |   32.441 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_ALU/U40/AN                                       |  ^   | ALU_function[0]                                    | NOR2BXLM   | 0.000 |  15.054 |   32.441 | 
     | U_ALU/U40/Y                                        |  ^   | U_ALU/n23                                          | NOR2BXLM   | 0.466 |  15.520 |   32.907 | 
     | U_ALU/U41/AN                                       |  ^   | U_ALU/n23                                          | NOR3BX4M   | 0.000 |  15.520 |   32.907 | 
     | U_ALU/U41/Y                                        |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | NOR3BX4M   | 0.595 |  16.116 |   33.503 | 
     | U_ALU/U428/A                                       |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | XOR2XLM    | 0.001 |  16.116 |   33.503 | 
     | U_ALU/U428/Y                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | XOR2XLM    | 0.200 |  16.316 |   33.703 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | ADDFXLM    | 0.000 |  16.316 |   33.703 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.399 |  16.715 |   34.102 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.000 |  16.715 |   34.102 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.372 |  17.087 |   34.474 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.000 |  17.087 |   34.474 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFXLM    | 0.354 |  17.441 |   34.828 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFX1M    | 0.000 |  17.441 |   34.828 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.369 |  17.810 |   35.197 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.000 |  17.811 |   35.197 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFX1M    | 0.394 |  18.204 |   35.591 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFXLM    | 0.000 |  18.204 |   35.591 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.359 |  18.563 |   35.950 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.000 |  18.563 |   35.950 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFXLM    | 0.371 |  18.935 |   36.322 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n10                      | ADDFX1M    | 0.000 |  18.935 |   36.322 | 
     | U_ALU/DP_OP_29J1_122_2578/U14/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | ADDFX1M    | 0.357 |  19.292 |   36.679 | 
     | U_ALU/U324/A                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n9                       | XNOR2XLM   | 0.000 |  19.292 |   36.679 | 
     | U_ALU/U324/Y                                       |  v   | U_ALU/n251                                         | XNOR2XLM   | 0.146 |  19.438 |   36.824 | 
     | U_ALU/U34/A1N                                      |  v   | U_ALU/n251                                         | OAI2BB1XLM | 0.000 |  19.438 |   36.824 | 
     | U_ALU/U34/Y                                        |  v   | U_ALU/N187                                         | OAI2BB1XLM | 0.207 |  19.645 |   37.032 | 
     | U_ALU/ALU_result_reg[8]/D                          |  v   | U_ALU/N187                                         | SDFFRQX1M  | 0.000 |  19.645 |   37.032 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -5.387 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -5.386 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.036 |  12.037 |   -5.350 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -5.349 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -5.321 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.066 |   -5.321 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.159 |  12.225 |   -5.161 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.226 |   -5.161 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.139 |  12.365 |   -5.022 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.366 |   -5.021 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.499 |   -4.888 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.499 |   -4.888 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.499 |   -4.888 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.139 |  12.638 |   -4.749 | 
     | U_ALU/ALU_result_reg[8]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.639 |   -4.748 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U_ALU/ALU_result_reg[6]/CK 
Endpoint:   U_ALU/ALU_result_reg[6]/D                                           
(v) checked with trailing edge of 'ALU_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]/
Q (^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.639
- Setup                         0.451
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.988
- Arrival Time                 19.374
= Slack Time                   17.614
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   29.614 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   29.614 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   29.651 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   29.651 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   29.680 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   29.680 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   29.839 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   29.839 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   29.979 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   29.979 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   30.063 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   30.065 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   30.156 | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.001 |  12.543 |   30.157 | 
     | rent_state_reg[2]/CK                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | U_system_controller/n2                             | SDFFRQX1M  | 0.557 |  13.100 |   30.714 | 
     | rent_state_reg[2]/Q                                |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  ^   | U_system_controller/n2                             | INVXLM     | 0.000 |  13.100 |   30.714 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  v   | U_system_controller/U_UART_receiver_controller/n25 | INVXLM     | 0.223 |  13.324 |   30.937 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  v   | U_system_controller/U_UART_receiver_controller/n25 | NOR2XLM    | 0.000 |  13.324 |   30.937 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  ^   | U_system_controller/U_UART_receiver_controller/n14 | NOR2XLM    | 0.271 |  13.594 |   31.208 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  ^   | U_system_controller/U_UART_receiver_controller/n14 | INVXLM     | 0.000 |  13.594 |   31.208 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  v   | U_system_controller/U_UART_receiver_controller/n21 | INVXLM     | 0.188 |  13.782 |   31.396 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  v   | U_system_controller/U_UART_receiver_controller/n21 | NOR2XLM    | 0.000 |  13.782 |   31.396 | 
     | /B                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  ^   | ALU_enable                                         | NOR2XLM    | 0.431 |  14.213 |   31.827 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  ^   | ALU_enable                                         | INVXLM     | 0.000 |  14.213 |   31.827 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  v   | U_system_controller/U_UART_receiver_controller/n22 | INVXLM     | 0.257 |  14.470 |   32.084 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  v   | U_system_controller/U_UART_receiver_controller/n22 | NOR2XLM    | 0.000 |  14.470 |   32.084 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  ^   | ALU_function[0]                                    | NOR2XLM    | 0.583 |  15.054 |   32.667 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_ALU/U40/AN                                       |  ^   | ALU_function[0]                                    | NOR2BXLM   | 0.000 |  15.054 |   32.668 | 
     | U_ALU/U40/Y                                        |  ^   | U_ALU/n23                                          | NOR2BXLM   | 0.466 |  15.520 |   33.134 | 
     | U_ALU/U41/AN                                       |  ^   | U_ALU/n23                                          | NOR3BX4M   | 0.000 |  15.520 |   33.134 | 
     | U_ALU/U41/Y                                        |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | NOR3BX4M   | 0.595 |  16.116 |   33.729 | 
     | U_ALU/U428/A                                       |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | XOR2XLM    | 0.001 |  16.116 |   33.730 | 
     | U_ALU/U428/Y                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | XOR2XLM    | 0.200 |  16.316 |   33.930 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | ADDFXLM    | 0.000 |  16.316 |   33.930 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.399 |  16.715 |   34.329 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.000 |  16.715 |   34.329 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.372 |  17.087 |   34.701 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.000 |  17.087 |   34.701 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFXLM    | 0.354 |  17.441 |   35.055 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFX1M    | 0.000 |  17.441 |   35.055 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.369 |  17.810 |   35.424 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.000 |  17.811 |   35.424 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFX1M    | 0.394 |  18.204 |   35.818 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFXLM    | 0.000 |  18.204 |   35.818 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.359 |  18.563 |   36.177 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n11                      | ADDFXLM    | 0.000 |  18.563 |   36.177 | 
     | U_ALU/DP_OP_29J1_122_2578/U15/S                    |  v   | U_ALU/C7M/DATA15_6                                 | ADDFXLM    | 0.208 |  18.772 |   36.385 | 
     | U_ALU/U32/A0                                       |  v   | U_ALU/C7M/DATA15_6                                 | AOI211XLM  | 0.000 |  18.772 |   36.385 | 
     | U_ALU/U32/Y                                        |  ^   | U_ALU/n30                                          | AOI211XLM  | 0.323 |  19.094 |   36.708 | 
     | U_ALU/U111/C0                                      |  ^   | U_ALU/n30                                          | OAI211XLM  | 0.000 |  19.094 |   36.708 | 
     | U_ALU/U111/Y                                       |  v   | U_ALU/N185                                         | OAI211XLM  | 0.279 |  19.374 |   36.987 | 
     | U_ALU/ALU_result_reg[6]/D                          |  v   | U_ALU/N185                                         | SDFFRQX1M  | 0.000 |  19.374 |   36.988 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -5.614 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -5.613 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.036 |  12.037 |   -5.577 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -5.576 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -5.548 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.066 |   -5.548 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.159 |  12.225 |   -5.388 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.226 |   -5.388 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.139 |  12.365 |   -5.249 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.366 |   -5.248 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.499 |   -5.115 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.499 |   -5.115 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.499 |   -5.115 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.139 |  12.638 |   -4.976 | 
     | U_ALU/ALU_result_reg[6]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.639 |   -4.975 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U_ALU/ALU_result_reg[5]/CK 
Endpoint:   U_ALU/ALU_result_reg[5]/D                                           
(v) checked with trailing edge of 'ALU_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]/
Q (^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.639
- Setup                         0.438
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                37.001
- Arrival Time                 18.746
= Slack Time                   18.255
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   30.255 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   30.256 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   30.292 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   30.293 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   30.321 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   30.321 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   30.481 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   30.481 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   30.620 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   30.621 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   30.705 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   30.707 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   30.798 | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.001 |  12.543 |   30.798 | 
     | rent_state_reg[2]/CK                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cur |  ^   | U_system_controller/n2                             | SDFFRQX1M  | 0.557 |  13.100 |   31.355 | 
     | rent_state_reg[2]/Q                                |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  ^   | U_system_controller/n2                             | INVXLM     | 0.000 |  13.100 |   31.355 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U19 |  v   | U_system_controller/U_UART_receiver_controller/n25 | INVXLM     | 0.223 |  13.324 |   31.579 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  v   | U_system_controller/U_UART_receiver_controller/n25 | NOR2XLM    | 0.000 |  13.324 |   31.579 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U26 |  ^   | U_system_controller/U_UART_receiver_controller/n14 | NOR2XLM    | 0.271 |  13.594 |   31.849 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  ^   | U_system_controller/U_UART_receiver_controller/n14 | INVXLM     | 0.000 |  13.594 |   31.849 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U6/ |  v   | U_system_controller/U_UART_receiver_controller/n21 | INVXLM     | 0.188 |  13.782 |   32.037 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  v   | U_system_controller/U_UART_receiver_controller/n21 | NOR2XLM    | 0.000 |  13.782 |   32.037 | 
     | /B                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U27 |  ^   | ALU_enable                                         | NOR2XLM    | 0.431 |  14.213 |   32.468 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  ^   | ALU_enable                                         | INVXLM     | 0.000 |  14.213 |   32.468 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U28 |  v   | U_system_controller/U_UART_receiver_controller/n22 | INVXLM     | 0.257 |  14.470 |   32.726 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  v   | U_system_controller/U_UART_receiver_controller/n22 | NOR2XLM    | 0.000 |  14.470 |   32.726 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U5/ |  ^   | ALU_function[0]                                    | NOR2XLM    | 0.583 |  15.054 |   33.309 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_ALU/U40/AN                                       |  ^   | ALU_function[0]                                    | NOR2BXLM   | 0.000 |  15.054 |   33.309 | 
     | U_ALU/U40/Y                                        |  ^   | U_ALU/n23                                          | NOR2BXLM   | 0.466 |  15.520 |   33.775 | 
     | U_ALU/U41/AN                                       |  ^   | U_ALU/n23                                          | NOR3BX4M   | 0.000 |  15.520 |   33.775 | 
     | U_ALU/U41/Y                                        |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | NOR3BX4M   | 0.595 |  16.116 |   34.371 | 
     | U_ALU/U428/A                                       |  ^   | U_ALU/DP_OP_29J1_122_2578/n43                      | XOR2XLM    | 0.001 |  16.116 |   34.372 | 
     | U_ALU/U428/Y                                       |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | XOR2XLM    | 0.200 |  16.316 |   34.572 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n29                      | ADDFXLM    | 0.000 |  16.316 |   34.572 | 
     | U_ALU/DP_OP_29J1_122_2578/U21/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.399 |  16.715 |   34.970 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n16                      | ADDFXLM    | 0.000 |  16.715 |   34.970 | 
     | U_ALU/DP_OP_29J1_122_2578/U20/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.372 |  17.087 |   35.342 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n15                      | ADDFXLM    | 0.000 |  17.087 |   35.343 | 
     | U_ALU/DP_OP_29J1_122_2578/U19/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFXLM    | 0.354 |  17.441 |   35.697 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n14                      | ADDFX1M    | 0.000 |  17.441 |   35.697 | 
     | U_ALU/DP_OP_29J1_122_2578/U18/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.369 |  17.810 |   36.066 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n13                      | ADDFX1M    | 0.000 |  17.811 |   36.066 | 
     | U_ALU/DP_OP_29J1_122_2578/U17/CO                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFX1M    | 0.394 |  18.204 |   36.459 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/CI                   |  v   | U_ALU/DP_OP_29J1_122_2578/n12                      | ADDFXLM    | 0.000 |  18.204 |   36.460 | 
     | U_ALU/DP_OP_29J1_122_2578/U16/S                    |  v   | U_ALU/C7M/DATA15_5                                 | ADDFXLM    | 0.230 |  18.434 |   36.690 | 
     | U_ALU/U314/A1N                                     |  v   | U_ALU/C7M/DATA15_5                                 | OAI2B11XLM | 0.000 |  18.434 |   36.690 | 
     | U_ALU/U314/Y                                       |  v   | U_ALU/N184                                         | OAI2B11XLM | 0.311 |  18.746 |   37.001 | 
     | U_ALU/ALU_result_reg[5]/D                          |  v   | U_ALU/N184                                         | SDFFRQX1M  | 0.000 |  18.746 |   37.001 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | reference_clk                      |  ^   | reference_clk                    |                   |       |  12.000 |   -6.255 | 
     | reference_clk__L1_I0/A             |  ^   | reference_clk                    | CLKINVX40M        | 0.001 |  12.001 |   -6.255 | 
     | reference_clk__L1_I0/Y             |  v   | reference_clk__L1_N0             | CLKINVX40M        | 0.036 |  12.037 |   -6.218 | 
     | reference_clk__L2_I0/A             |  v   | reference_clk__L1_N0             | CLKINVX32M        | 0.001 |  12.038 |   -6.218 | 
     | reference_clk__L2_I0/Y             |  ^   | reference_clk__L2_N0             | CLKINVX32M        | 0.028 |  12.066 |   -6.189 | 
     | U_reference_clock_multiplexer/U1/A |  ^   | reference_clk__L2_N0             | MX2X4M            | 0.000 |  12.066 |   -6.189 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.159 |  12.225 |   -6.030 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  12.226 |   -6.030 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.139 |  12.365 |   -5.890 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  12.366 |   -5.889 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.133 |  12.499 |   -5.756 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  12.499 |   -5.756 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  12.499 |   -5.756 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.139 |  12.638 |   -5.617 | 
     | U_ALU/ALU_result_reg[5]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  12.639 |   -5.617 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U_register_file/read_data_reg[4]/CK 
Endpoint:   U_register_file/read_data_reg[4]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.546
- Setup                         0.412
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.934
- Arrival Time                 18.088
= Slack Time                   18.846
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   30.846 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   30.847 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   30.883 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   30.884 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   30.912 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   30.912 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.071 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.072 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   31.211 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   31.212 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   31.295 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   31.297 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   31.388 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   31.390 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   31.938 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   31.938 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   32.117 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   32.117 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   32.658 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   32.659 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   32.920 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   32.920 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   33.469 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.623 |   33.469 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.373 |  14.996 |   33.842 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  14.996 |   33.842 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.420 |  15.416 |   34.262 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  15.416 |   34.262 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.633 |  16.049 |   34.895 | 
     | U_register_file/U51/B                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  16.049 |   34.895 | 
     | U_register_file/U51/Y                              |  v   | U_register_file/n99                                | NOR2XLM    | 0.423 |  16.472 |   35.318 | 
     | U_register_file/U110/B0                            |  v   | U_register_file/n99                                | AOI22XLM   | 0.000 |  16.472 |   35.318 | 
     | U_register_file/U110/Y                             |  ^   | U_register_file/n66                                | AOI22XLM   | 0.434 |  16.906 |   35.752 | 
     | U_register_file/U112/C                             |  ^   | U_register_file/n66                                | NAND4XLM   | 0.000 |  16.906 |   35.752 | 
     | U_register_file/U112/Y                             |  v   | U_register_file/n69                                | NAND4XLM   | 0.457 |  17.363 |   36.209 | 
     | U_register_file/U113/A2                            |  v   | U_register_file/n69                                | OAI32XLM   | 0.000 |  17.363 |   36.210 | 
     | U_register_file/U113/Y                             |  ^   | U_register_file/n71                                | OAI32XLM   | 0.608 |  17.972 |   36.818 | 
     | U_register_file/U114/A                             |  ^   | U_register_file/n71                                | INVXLM     | 0.000 |  17.972 |   36.818 | 
     | U_register_file/U114/Y                             |  v   | U_register_file/n292                               | INVXLM     | 0.116 |  18.088 |   36.934 | 
     | U_register_file/read_data_reg[4]/D                 |  v   | U_register_file/n292                               | SDFFRQX1M  | 0.000 |  18.088 |   36.934 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -6.846 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -6.845 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -6.809 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -6.808 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -6.780 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -6.780 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -6.621 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -6.621 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -6.481 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -6.480 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -6.397 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -6.395 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -6.302 | 
     | U_register_file/read_data_reg[4]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.001 |  12.546 |   -6.300 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U_register_file/read_data_reg[6]/CK 
Endpoint:   U_register_file/read_data_reg[6]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.545
- Setup                         0.407
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.937
- Arrival Time                 18.018
= Slack Time                   18.919
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   30.919 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   30.920 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   30.956 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   30.957 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   30.985 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   30.985 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.145 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.145 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   31.284 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   31.285 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   31.369 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   31.371 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   31.462 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   31.464 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.011 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.011 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   32.190 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   32.190 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   32.732 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   32.732 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   32.993 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   32.993 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   33.542 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.623 |   33.542 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.373 |  14.996 |   33.915 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  14.996 |   33.915 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.420 |  15.416 |   34.335 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  15.416 |   34.335 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.633 |  16.049 |   34.968 | 
     | U_register_file/U51/B                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  16.049 |   34.968 | 
     | U_register_file/U51/Y                              |  v   | U_register_file/n99                                | NOR2XLM    | 0.423 |  16.472 |   35.391 | 
     | U_register_file/U132/B0                            |  v   | U_register_file/n99                                | AOI22XLM   | 0.000 |  16.472 |   35.391 | 
     | U_register_file/U132/Y                             |  ^   | U_register_file/n104                               | AOI22XLM   | 0.454 |  16.926 |   35.846 | 
     | U_register_file/U134/C                             |  ^   | U_register_file/n104                               | NAND4XLM   | 0.000 |  16.926 |   35.846 | 
     | U_register_file/U134/Y                             |  v   | U_register_file/n107                               | NAND4XLM   | 0.470 |  17.396 |   36.316 | 
     | U_register_file/U135/A2                            |  v   | U_register_file/n107                               | OAI32XLM   | 0.000 |  17.397 |   36.316 | 
     | U_register_file/U135/Y                             |  ^   | U_register_file/n110                               | OAI32XLM   | 0.509 |  17.905 |   36.825 | 
     | U_register_file/U136/A                             |  ^   | U_register_file/n110                               | INVXLM     | 0.000 |  17.905 |   36.825 | 
     | U_register_file/U136/Y                             |  v   | U_register_file/n294                               | INVXLM     | 0.112 |  18.018 |   36.937 | 
     | U_register_file/read_data_reg[6]/D                 |  v   | U_register_file/n294                               | SDFFRQX1M  | 0.000 |  18.018 |   36.937 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -6.919 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -6.919 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -6.882 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -6.882 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -6.854 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -6.853 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -6.694 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -6.694 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -6.554 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -6.554 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -6.470 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -6.468 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.091 |  12.542 |   -6.377 | 
     | U_register_file/read_data_reg[6]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.002 |  12.545 |   -6.375 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U_register_file/read_data_reg[5]/CK 
Endpoint:   U_register_file/read_data_reg[5]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.546
- Setup                         0.403
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.942
- Arrival Time                 17.971
= Slack Time                   18.971
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   30.971 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   30.971 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.008 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.008 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.037 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.037 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.196 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.196 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   31.336 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   31.336 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   31.420 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   31.422 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   31.513 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   31.515 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.063 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.063 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   32.242 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   32.242 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   32.783 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   32.783 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.044 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.044 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   33.593 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.623 |   33.593 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.373 |  14.996 |   33.967 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  14.996 |   33.967 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.420 |  15.416 |   34.386 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  15.416 |   34.386 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.633 |  16.049 |   35.019 | 
     | U_register_file/U51/B                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  16.049 |   35.020 | 
     | U_register_file/U51/Y                              |  v   | U_register_file/n99                                | NOR2XLM    | 0.423 |  16.472 |   35.443 | 
     | U_register_file/U122/B0                            |  v   | U_register_file/n99                                | AOI22XLM   | 0.000 |  16.472 |   35.443 | 
     | U_register_file/U122/Y                             |  ^   | U_register_file/n77                                | AOI22XLM   | 0.418 |  16.890 |   35.860 | 
     | U_register_file/U123/C                             |  ^   | U_register_file/n77                                | NAND4XLM   | 0.000 |  16.890 |   35.861 | 
     | U_register_file/U123/Y                             |  v   | U_register_file/n80                                | NAND4XLM   | 0.482 |  17.372 |   36.342 | 
     | U_register_file/U124/A2                            |  v   | U_register_file/n80                                | OAI32XLM   | 0.000 |  17.372 |   36.343 | 
     | U_register_file/U124/Y                             |  ^   | U_register_file/n82                                | OAI32XLM   | 0.505 |  17.877 |   36.848 | 
     | U_register_file/U125/A                             |  ^   | U_register_file/n82                                | INVXLM     | 0.000 |  17.877 |   36.848 | 
     | U_register_file/U125/Y                             |  v   | U_register_file/n293                               | INVXLM     | 0.094 |  17.971 |   36.942 | 
     | U_register_file/read_data_reg[5]/D                 |  v   | U_register_file/n293                               | SDFFRQX1M  | 0.000 |  17.971 |   36.942 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -6.971 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -6.970 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -6.934 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -6.933 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -6.905 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -6.905 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -6.745 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -6.745 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -6.606 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -6.605 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -6.521 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -6.519 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -6.426 | 
     | U_register_file/read_data_reg[5]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.001 |  12.546 |   -6.425 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U_register_file/read_data_reg[3]/CK 
Endpoint:   U_register_file/read_data_reg[3]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.544
- Setup                         0.411
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.934
- Arrival Time                 17.939
= Slack Time                   18.995
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   30.995 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   30.996 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.032 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.033 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.061 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.061 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.220 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.221 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   31.360 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   31.361 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   31.444 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   31.446 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   31.537 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   31.539 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.087 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.087 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   32.266 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   32.266 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   32.807 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   32.808 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.069 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.069 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   33.618 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.623 |   33.618 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.373 |  14.996 |   33.991 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  14.996 |   33.991 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.420 |  15.416 |   34.411 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  15.416 |   34.411 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.633 |  16.049 |   35.044 | 
     | U_register_file/U51/B                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  16.049 |   35.044 | 
     | U_register_file/U51/Y                              |  v   | U_register_file/n99                                | NOR2XLM    | 0.423 |  16.472 |   35.467 | 
     | U_register_file/U66/B0                             |  v   | U_register_file/n99                                | AOI22XLM   | 0.000 |  16.472 |   35.467 | 
     | U_register_file/U66/Y                              |  ^   | U_register_file/n22                                | AOI22XLM   | 0.392 |  16.864 |   35.859 | 
     | U_register_file/U67/C                              |  ^   | U_register_file/n22                                | NAND4XLM   | 0.000 |  16.864 |   35.859 | 
     | U_register_file/U67/Y                              |  v   | U_register_file/n25                                | NAND4XLM   | 0.428 |  17.292 |   36.287 | 
     | U_register_file/U68/A2                             |  v   | U_register_file/n25                                | OAI32XLM   | 0.000 |  17.292 |   36.287 | 
     | U_register_file/U68/Y                              |  ^   | U_register_file/n27                                | OAI32XLM   | 0.518 |  17.810 |   36.805 | 
     | U_register_file/U69/A                              |  ^   | U_register_file/n27                                | INVXLM     | 0.000 |  17.810 |   36.805 | 
     | U_register_file/U69/Y                              |  v   | U_register_file/n291                               | INVXLM     | 0.128 |  17.939 |   36.934 | 
     | U_register_file/read_data_reg[3]/D                 |  v   | U_register_file/n291                               | SDFFRQX1M  | 0.000 |  17.939 |   36.934 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -6.995 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -6.994 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -6.958 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -6.957 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -6.929 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -6.929 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -6.770 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -6.770 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -6.630 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -6.629 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -6.546 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -6.544 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.091 |  12.542 |   -6.453 | 
     | U_register_file/read_data_reg[3]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.002 |  12.544 |   -6.451 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U_register_file/read_data_reg[7]/CK 
Endpoint:   U_register_file/read_data_reg[7]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.545
- Setup                         0.409
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.935
- Arrival Time                 17.903
= Slack Time                   19.033
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.033 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.033 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.070 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.070 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.098 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.099 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.258 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.258 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   31.398 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   31.398 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   31.482 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   31.484 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   31.575 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   31.577 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.124 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.125 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   32.303 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   32.304 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   32.845 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.812 |   32.845 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.106 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.106 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   33.655 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.623 |   33.655 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.373 |  14.996 |   34.028 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  14.996 |   34.029 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.420 |  15.415 |   34.448 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  15.416 |   34.448 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.633 |  16.049 |   35.081 | 
     | U_register_file/U51/B                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  16.049 |   35.082 | 
     | U_register_file/U51/Y                              |  v   | U_register_file/n99                                | NOR2XLM    | 0.423 |  16.472 |   35.505 | 
     | U_register_file/U88/B0                             |  v   | U_register_file/n99                                | AOI22XLM   | 0.000 |  16.472 |   35.505 | 
     | U_register_file/U88/Y                              |  ^   | U_register_file/n44                                | AOI22XLM   | 0.346 |  16.818 |   35.850 | 
     | U_register_file/U90/C                              |  ^   | U_register_file/n44                                | NAND4XLM   | 0.000 |  16.818 |   35.850 | 
     | U_register_file/U90/Y                              |  v   | U_register_file/n47                                | NAND4XLM   | 0.424 |  17.242 |   36.275 | 
     | U_register_file/U91/A2                             |  v   | U_register_file/n47                                | OAI32XLM   | 0.000 |  17.242 |   36.275 | 
     | U_register_file/U91/Y                              |  ^   | U_register_file/n49                                | OAI32XLM   | 0.546 |  17.789 |   36.821 | 
     | U_register_file/U92/A                              |  ^   | U_register_file/n49                                | INVXLM     | 0.000 |  17.789 |   36.821 | 
     | U_register_file/U92/Y                              |  v   | U_register_file/n295                               | INVXLM     | 0.114 |  17.903 |   36.935 | 
     | U_register_file/read_data_reg[7]/D                 |  v   | U_register_file/n295                               | SDFFRQX1M  | 0.000 |  17.903 |   36.935 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.033 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.032 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -6.996 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -6.995 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -6.967 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -6.967 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -6.807 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -6.807 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -6.668 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -6.667 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -6.583 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -6.581 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.091 |  12.542 |   -6.490 | 
     | U_register_file/read_data_reg[7]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.002 |  12.545 |   -6.488 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U_register_file/read_data_reg[2]/CK 
Endpoint:   U_register_file/read_data_reg[2]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.546
- Setup                         0.411
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.934
- Arrival Time                 17.870
= Slack Time                   19.064
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.064 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.065 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.101 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.102 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.130 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.130 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.289 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.290 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   31.429 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   31.430 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   31.513 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   31.515 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   31.606 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   31.608 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.156 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.156 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   32.335 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   32.335 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   32.876 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   32.877 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.138 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.138 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   33.687 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.623 |   33.687 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.373 |  14.996 |   34.060 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  14.996 |   34.060 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.420 |  15.416 |   34.480 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  15.416 |   34.480 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.633 |  16.049 |   35.113 | 
     | U_register_file/U35/A                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  16.049 |   35.113 | 
     | U_register_file/U35/Y                              |  v   | U_register_file/n88                                | NOR2XLM    | 0.449 |  16.498 |   35.562 | 
     | U_register_file/U37/A0                             |  v   | U_register_file/n88                                | AOI22XLM   | 0.000 |  16.498 |   35.562 | 
     | U_register_file/U37/Y                              |  ^   | U_register_file/n6                                 | AOI22XLM   | 0.434 |  16.933 |   35.997 | 
     | U_register_file/U42/C                              |  ^   | U_register_file/n6                                 | NAND4XLM   | 0.000 |  16.933 |   35.997 | 
     | U_register_file/U42/Y                              |  v   | U_register_file/n15                                | NAND4XLM   | 0.313 |  17.246 |   36.310 | 
     | U_register_file/U57/A1                             |  v   | U_register_file/n15                                | OAI32XLM   | 0.000 |  17.246 |   36.310 | 
     | U_register_file/U57/Y                              |  ^   | U_register_file/n16                                | OAI32XLM   | 0.492 |  17.738 |   36.802 | 
     | U_register_file/U58/A                              |  ^   | U_register_file/n16                                | INVXLM     | 0.000 |  17.738 |   36.802 | 
     | U_register_file/U58/Y                              |  v   | U_register_file/n290                               | INVXLM     | 0.132 |  17.870 |   36.934 | 
     | U_register_file/read_data_reg[2]/D                 |  v   | U_register_file/n290                               | SDFFRQX1M  | 0.000 |  17.870 |   36.934 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.064 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.063 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.027 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.026 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -6.998 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -6.998 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -6.839 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -6.839 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -6.699 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -6.698 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -6.615 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -6.613 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -6.520 | 
     | U_register_file/read_data_reg[2]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.001 |  12.546 |   -6.518 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U_register_file/read_data_reg[1]/CK 
Endpoint:   U_register_file/read_data_reg[1]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.546
- Setup                         0.406
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.940
- Arrival Time                 17.874
= Slack Time                   19.066
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.066 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.066 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.103 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.103 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.131 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.132 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.291 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.291 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   31.430 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   31.431 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   31.515 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   31.517 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   31.608 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   31.610 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.157 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.158 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   32.336 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   32.336 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   32.878 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   32.878 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.139 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.139 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   33.688 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.623 |   33.688 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.373 |  14.996 |   34.061 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  14.996 |   34.061 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.420 |  15.416 |   34.481 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  15.416 |   34.481 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.633 |  16.049 |   35.114 | 
     | U_register_file/U51/B                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  16.049 |   35.115 | 
     | U_register_file/U51/Y                              |  v   | U_register_file/n99                                | NOR2XLM    | 0.423 |  16.472 |   35.538 | 
     | U_register_file/U5/B0                              |  v   | U_register_file/n99                                | AOI22XLM   | 0.000 |  16.472 |   35.538 | 
     | U_register_file/U5/Y                               |  ^   | U_register_file/n55                                | AOI22XLM   | 0.396 |  16.868 |   35.934 | 
     | U_register_file/U101/C                             |  ^   | U_register_file/n55                                | NAND4XLM   | 0.000 |  16.868 |   35.934 | 
     | U_register_file/U101/Y                             |  v   | U_register_file/n58                                | NAND4XLM   | 0.388 |  17.256 |   36.321 | 
     | U_register_file/U102/A2                            |  v   | U_register_file/n58                                | OAI32XLM   | 0.000 |  17.256 |   36.322 | 
     | U_register_file/U102/Y                             |  ^   | U_register_file/n60                                | OAI32XLM   | 0.515 |  17.771 |   36.837 | 
     | U_register_file/U103/A                             |  ^   | U_register_file/n60                                | INVXLM     | 0.000 |  17.771 |   36.837 | 
     | U_register_file/U103/Y                             |  v   | U_register_file/n289                               | INVXLM     | 0.103 |  17.874 |   36.940 | 
     | U_register_file/read_data_reg[1]/D                 |  v   | U_register_file/n289                               | SDFFRQX1M  | 0.000 |  17.874 |   36.940 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.066 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.065 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.029 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.028 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.000 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.000 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -6.840 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -6.840 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -6.701 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -6.700 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -6.616 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -6.614 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -6.521 | 
     | U_register_file/read_data_reg[1]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.001 |  12.546 |   -6.520 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U_register_file/read_data_reg[0]/CK 
Endpoint:   U_register_file/read_data_reg[0]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.545
- Setup                         0.405
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.940
- Arrival Time                 17.874
= Slack Time                   19.066
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.066 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.067 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.103 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.104 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.132 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.132 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.292 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.292 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   31.431 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   31.432 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   31.516 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   31.517 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   31.608 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   31.610 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.158 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.158 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   32.337 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   32.337 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   32.879 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   32.879 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.140 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.140 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   33.689 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | OAI2BB2XLM | 0.000 |  14.623 |   33.689 | 
     | /A0N                                               |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U21 |  ^   | register_file_address[1]                           | OAI2BB2XLM | 0.373 |  14.996 |   34.062 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U21/A                              |  ^   | register_file_address[1]                           | INVXLM     | 0.000 |  14.996 |   34.062 | 
     | U_register_file/U21/Y                              |  v   | U_register_file/n2                                 | INVXLM     | 0.420 |  15.416 |   34.482 | 
     | U_register_file/U34/B                              |  v   | U_register_file/n2                                 | NAND2XLM   | 0.000 |  15.416 |   34.482 | 
     | U_register_file/U34/Y                              |  ^   | U_register_file/n133                               | NAND2XLM   | 0.633 |  16.049 |   35.115 | 
     | U_register_file/U51/B                              |  ^   | U_register_file/n133                               | NOR2XLM    | 0.000 |  16.049 |   35.115 | 
     | U_register_file/U51/Y                              |  v   | U_register_file/n99                                | NOR2XLM    | 0.423 |  16.472 |   35.538 | 
     | U_register_file/U77/B0                             |  v   | U_register_file/n99                                | AOI22XLM   | 0.000 |  16.472 |   35.538 | 
     | U_register_file/U77/Y                              |  ^   | U_register_file/n33                                | AOI22XLM   | 0.414 |  16.886 |   35.952 | 
     | U_register_file/U79/C                              |  ^   | U_register_file/n33                                | NAND4XLM   | 0.000 |  16.886 |   35.952 | 
     | U_register_file/U79/Y                              |  v   | U_register_file/n36                                | NAND4XLM   | 0.367 |  17.253 |   36.319 | 
     | U_register_file/U80/A2                             |  v   | U_register_file/n36                                | OAI32XLM   | 0.000 |  17.253 |   36.319 | 
     | U_register_file/U80/Y                              |  ^   | U_register_file/n38                                | OAI32XLM   | 0.525 |  17.778 |   36.844 | 
     | U_register_file/U12/A                              |  ^   | U_register_file/n38                                | INVXLM     | 0.000 |  17.778 |   36.844 | 
     | U_register_file/U12/Y                              |  v   | U_register_file/n288                               | INVXLM     | 0.096 |  17.874 |   36.940 | 
     | U_register_file/read_data_reg[0]/D                 |  v   | U_register_file/n288                               | SDFFRQX1M  | 0.000 |  17.874 |   36.940 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.066 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.065 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.029 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.028 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.000 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.000 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -6.841 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -6.841 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -6.701 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -6.700 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -6.617 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -6.615 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -6.522 | 
     | U_register_file/read_data_reg[0]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.001 |  12.545 |   -6.521 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U_register_file/memory_reg[1][4]/CK 
Endpoint:   U_register_file/memory_reg[1][4]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.548
- Setup                         0.429
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.918
- Arrival Time                 17.216
= Slack Time                   19.702
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.702 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.703 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.739 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.740 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.768 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.768 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.928 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.928 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.067 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.068 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.152 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.154 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.245 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.246 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.794 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.794 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   32.973 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   32.973 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.515 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.515 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.776 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.776 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.325 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.325 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.652 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.652 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.916 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.916 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.530 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.530 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.526 |  16.354 |   36.056 | 
     | U_register_file/U156/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.354 |   36.056 | 
     | U_register_file/U156/Y                             |  ^   | U_register_file/n114                               | NOR2X2M    | 0.646 |  17.000 |   36.702 | 
     | U_register_file/U160/B0                            |  ^   | U_register_file/n114                               | AOI2BB2XLM | 0.001 |  17.001 |   36.703 | 
     | U_register_file/U160/Y                             |  v   | U_register_file/n412                               | AOI2BB2XLM | 0.215 |  17.216 |   36.918 | 
     | U_register_file/memory_reg[1][4]/D                 |  v   | U_register_file/n412                               | SDFFRQX1M  | 0.000 |  17.216 |   36.918 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.702 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.702 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.665 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.665 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.636 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.636 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.477 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.477 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.337 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.337 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.253 | 
     | multiplexed_reference_clk__L3_I2/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  12.452 |   -7.250 | 
     | multiplexed_reference_clk__L3_I2/Y  |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.090 |  12.542 |   -7.160 | 
     | U_register_file/memory_reg[1][4]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.006 |  12.548 |   -7.154 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U_register_file/memory_reg[5][1]/CK 
Endpoint:   U_register_file/memory_reg[5][1]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.547
- Setup                         0.431
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.916
- Arrival Time                 17.203
= Slack Time                   19.712
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.712 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.713 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.749 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.750 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.778 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.778 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.938 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.938 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.077 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.078 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.162 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.164 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.255 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.256 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.804 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.804 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   32.983 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   32.983 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.525 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.525 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.786 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.786 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.335 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.335 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.662 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.662 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.926 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.926 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.540 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.540 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.526 |  16.354 |   36.066 | 
     | U_register_file/U192/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.354 |   36.066 | 
     | U_register_file/U192/Y                             |  ^   | U_register_file/n118                               | NOR2X2M    | 0.622 |  16.976 |   36.688 | 
     | U_register_file/U199/B0                            |  ^   | U_register_file/n118                               | AOI2BB2XLM | 0.001 |  16.977 |   36.689 | 
     | U_register_file/U199/Y                             |  v   | U_register_file/n377                               | AOI2BB2XLM | 0.226 |  17.203 |   36.916 | 
     | U_register_file/memory_reg[5][1]/D                 |  v   | U_register_file/n377                               | SDFFRQX1M  | 0.000 |  17.203 |   36.916 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.712 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.712 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.675 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.675 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.646 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.646 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.487 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.487 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.347 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.347 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.263 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -7.261 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -7.168 | 
     | U_register_file/memory_reg[5][1]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.547 |   -7.166 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U_register_file/memory_reg[5][7]/CK 
Endpoint:   U_register_file/memory_reg[5][7]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.547
- Setup                         0.430
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.916
- Arrival Time                 17.200
= Slack Time                   19.716
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.716 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.717 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.753 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.754 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.782 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.782 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.941 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.941 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.081 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.082 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.165 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.167 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.258 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.260 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.808 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.808 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   32.987 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   32.987 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.528 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.528 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.790 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.790 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.339 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.339 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.666 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.666 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.929 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.929 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.543 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.544 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.526 |  16.354 |   36.070 | 
     | U_register_file/U192/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.354 |   36.070 | 
     | U_register_file/U192/Y                             |  ^   | U_register_file/n118                               | NOR2X2M    | 0.622 |  16.976 |   36.692 | 
     | U_register_file/U193/B0                            |  ^   | U_register_file/n118                               | AOI2BB2XLM | 0.001 |  16.977 |   36.693 | 
     | U_register_file/U193/Y                             |  v   | U_register_file/n383                               | AOI2BB2XLM | 0.223 |  17.200 |   36.916 | 
     | U_register_file/memory_reg[5][7]/D                 |  v   | U_register_file/n383                               | SDFFRQX1M  | 0.000 |  17.200 |   36.916 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.716 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.715 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.679 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.678 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.650 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.650 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.491 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.490 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.351 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.350 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.267 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -7.265 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -7.172 | 
     | U_register_file/memory_reg[5][7]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.547 |   -7.169 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U_register_file/memory_reg[3][0]/CK 
Endpoint:   U_register_file/memory_reg[3][0]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.545
- Setup                         0.433
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.912
- Arrival Time                 17.193
= Slack Time                   19.719
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.719 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.720 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.756 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.757 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.785 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.785 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.944 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.944 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.084 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.085 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.168 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.170 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.261 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.263 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.811 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.811 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   32.990 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   32.990 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.531 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.531 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.793 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.793 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.342 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.342 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.669 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.669 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.932 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.932 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.546 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.547 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.526 |  16.354 |   36.073 | 
     | U_register_file/U174/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.354 |   36.073 | 
     | U_register_file/U174/Y                             |  ^   | U_register_file/n116                               | NOR2X2M    | 0.602 |  16.956 |   36.675 | 
     | U_register_file/U182/B0                            |  ^   | U_register_file/n116                               | AOI2BB2XLM | 0.000 |  16.956 |   36.675 | 
     | U_register_file/U182/Y                             |  v   | U_register_file/n392                               | AOI2BB2XLM | 0.237 |  17.193 |   36.912 | 
     | U_register_file/memory_reg[3][0]/D                 |  v   | U_register_file/n392                               | SDFFRQX1M  | 0.000 |  17.193 |   36.912 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.719 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.718 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.682 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.681 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.653 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.653 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.494 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.493 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.354 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.353 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.270 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -7.268 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.091 |  12.542 |   -7.177 | 
     | U_register_file/memory_reg[3][0]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.002 |  12.545 |   -7.174 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U_register_file/memory_reg[1][7]/CK 
Endpoint:   U_register_file/memory_reg[1][7]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.547
- Setup                         0.425
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.921
- Arrival Time                 17.196
= Slack Time                   19.726
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.726 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.727 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.763 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.764 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.792 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.792 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.951 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.951 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.091 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.092 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.175 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.177 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.268 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.270 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.818 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.818 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   32.997 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   32.997 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.538 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.538 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.799 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.800 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.348 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.349 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.676 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.676 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.939 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.939 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.553 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.553 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.526 |  16.354 |   36.080 | 
     | U_register_file/U156/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.354 |   36.080 | 
     | U_register_file/U156/Y                             |  ^   | U_register_file/n114                               | NOR2X2M    | 0.646 |  17.000 |   36.726 | 
     | U_register_file/U157/B0                            |  ^   | U_register_file/n114                               | AOI2BB2XLM | 0.000 |  17.000 |   36.726 | 
     | U_register_file/U157/Y                             |  v   | U_register_file/n415                               | AOI2BB2XLM | 0.195 |  17.196 |   36.921 | 
     | U_register_file/memory_reg[1][7]/D                 |  v   | U_register_file/n415                               | SDFFRQX1M  | 0.000 |  17.196 |   36.921 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.726 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.725 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.689 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.688 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.660 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.660 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.500 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.500 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.361 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.360 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.276 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -7.275 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -7.181 | 
     | U_register_file/memory_reg[1][7]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.547 |   -7.179 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U_register_file/memory_reg[1][1]/CK 
Endpoint:   U_register_file/memory_reg[1][1]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.547
- Setup                         0.425
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.922
- Arrival Time                 17.195
= Slack Time                   19.727
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.727 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.727 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.764 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.764 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.792 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.793 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.952 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.952 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.091 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.092 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.176 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.178 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.269 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.271 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.818 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.819 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   32.997 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   32.997 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.539 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.539 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.800 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.800 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.349 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.349 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.676 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.677 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.940 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.213 |   34.940 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.554 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.554 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.526 |  16.354 |   36.080 | 
     | U_register_file/U156/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.354 |   36.080 | 
     | U_register_file/U156/Y                             |  ^   | U_register_file/n114                               | NOR2X2M    | 0.646 |  17.000 |   36.726 | 
     | U_register_file/U163/B0                            |  ^   | U_register_file/n114                               | AOI2BB2XLM | 0.001 |  17.001 |   36.727 | 
     | U_register_file/U163/Y                             |  v   | U_register_file/n409                               | AOI2BB2XLM | 0.194 |  17.195 |   36.922 | 
     | U_register_file/memory_reg[1][1]/D                 |  v   | U_register_file/n409                               | SDFFRQX1M  | 0.000 |  17.195 |   36.922 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.727 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.726 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.690 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.689 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.661 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.661 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.501 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.501 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.362 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.361 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.277 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -7.275 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -7.182 | 
     | U_register_file/memory_reg[1][1]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.547 |   -7.180 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U_register_file/memory_reg[1][6]/CK 
Endpoint:   U_register_file/memory_reg[1][6]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.547
- Setup                         0.425
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.922
- Arrival Time                 17.192
= Slack Time                   19.730
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.730 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.730 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.767 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.767 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.796 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.796 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.955 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.955 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.095 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.095 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.179 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.181 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.272 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.274 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.822 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.822 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   33.001 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   33.001 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.542 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.542 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.803 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.803 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.352 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.352 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.680 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.680 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.943 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.943 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.557 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.557 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.526 |  16.354 |   36.083 | 
     | U_register_file/U156/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.354 |   36.084 | 
     | U_register_file/U156/Y                             |  ^   | U_register_file/n114                               | NOR2X2M    | 0.646 |  17.000 |   36.730 | 
     | U_register_file/U158/B0                            |  ^   | U_register_file/n114                               | AOI2BB2XLM | 0.001 |  17.001 |   36.730 | 
     | U_register_file/U158/Y                             |  v   | U_register_file/n414                               | AOI2BB2XLM | 0.191 |  17.192 |   36.922 | 
     | U_register_file/memory_reg[1][6]/D                 |  v   | U_register_file/n414                               | SDFFRQX1M  | 0.000 |  17.192 |   36.922 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.730 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.729 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.693 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.692 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.664 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.664 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.504 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.504 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.365 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.364 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.280 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -7.279 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -7.185 | 
     | U_register_file/memory_reg[1][6]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.547 |   -7.183 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U_register_file/memory_reg[1][0]/CK 
Endpoint:   U_register_file/memory_reg[1][0]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.547
- Setup                         0.425
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.922
- Arrival Time                 17.192
= Slack Time                   19.730
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.730 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.731 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.767 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.768 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.796 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.796 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.956 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.956 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.095 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.096 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.180 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.181 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.272 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.274 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.822 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.822 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   33.001 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   33.001 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.543 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.543 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.804 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.804 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.353 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.353 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.680 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.680 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.944 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.944 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.558 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.558 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.526 |  16.354 |   36.084 | 
     | U_register_file/U156/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.354 |   36.084 | 
     | U_register_file/U156/Y                             |  ^   | U_register_file/n114                               | NOR2X2M    | 0.646 |  17.000 |   36.730 | 
     | U_register_file/U164/B0                            |  ^   | U_register_file/n114                               | AOI2BB2XLM | 0.000 |  17.000 |   36.730 | 
     | U_register_file/U164/Y                             |  v   | U_register_file/n408                               | AOI2BB2XLM | 0.192 |  17.192 |   36.922 | 
     | U_register_file/memory_reg[1][0]/D                 |  v   | U_register_file/n408                               | SDFFRQX1M  | 0.000 |  17.192 |   36.922 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.730 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.729 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.693 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.692 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.664 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.664 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.505 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.505 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.365 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.364 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.281 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -7.279 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -7.186 | 
     | U_register_file/memory_reg[1][0]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.547 |   -7.183 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U_register_file/memory_reg[0][0]/CK 
Endpoint:   U_register_file/memory_reg[0][0]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.545
- Setup                         0.434
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.912
- Arrival Time                 17.182
= Slack Time                   19.730
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.730 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.731 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.767 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.768 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.796 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.796 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.956 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.956 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.095 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.096 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.180 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.181 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.272 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.274 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.822 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.822 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   33.001 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   33.001 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.543 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.543 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.804 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.804 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.353 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.353 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.680 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.680 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.944 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.944 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.558 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.558 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.487 |  16.314 |   36.045 | 
     | U_register_file/U139/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  16.315 |   36.045 | 
     | U_register_file/U139/Y                             |  ^   | U_register_file/n112                               | NOR2X2M    | 0.629 |  16.943 |   36.673 | 
     | U_register_file/U154/B0                            |  ^   | U_register_file/n112                               | AOI2BB2XLM | 0.001 |  16.944 |   36.674 | 
     | U_register_file/U154/Y                             |  v   | U_register_file/n416                               | AOI2BB2XLM | 0.238 |  17.182 |   36.912 | 
     | U_register_file/memory_reg[0][0]/D                 |  v   | U_register_file/n416                               | SDFFRQX1M  | 0.000 |  17.182 |   36.912 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.730 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.729 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.693 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.692 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.664 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.664 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.505 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.505 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.365 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.364 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.281 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -7.279 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -7.186 | 
     | U_register_file/memory_reg[0][0]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.001 |  12.545 |   -7.185 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U_register_file/memory_reg[5][3]/CK 
Endpoint:   U_register_file/memory_reg[5][3]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.547
- Setup                         0.427
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.920
- Arrival Time                 17.181
= Slack Time                   19.739
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.739 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.740 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.776 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.777 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.805 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.805 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.965 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.965 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.104 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.105 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.189 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.190 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.281 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.283 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.831 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.831 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   33.010 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   33.010 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.552 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.552 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.813 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.813 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.362 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.362 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.689 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.689 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.952 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.953 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.566 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.567 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.526 |  16.354 |   36.093 | 
     | U_register_file/U192/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.354 |   36.093 | 
     | U_register_file/U192/Y                             |  ^   | U_register_file/n118                               | NOR2X2M    | 0.622 |  16.976 |   36.715 | 
     | U_register_file/U197/B0                            |  ^   | U_register_file/n118                               | AOI2BB2XLM | 0.001 |  16.977 |   36.716 | 
     | U_register_file/U197/Y                             |  v   | U_register_file/n379                               | AOI2BB2XLM | 0.204 |  17.181 |   36.920 | 
     | U_register_file/memory_reg[5][3]/D                 |  v   | U_register_file/n379                               | SDFFRQX1M  | 0.000 |  17.181 |   36.920 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.739 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.738 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.702 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.701 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.673 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.673 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.514 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.514 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.374 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.373 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.290 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -7.288 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -7.195 | 
     | U_register_file/memory_reg[5][3]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.003 |  12.547 |   -7.192 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U_register_file/memory_reg[1][3]/CK 
Endpoint:   U_register_file/memory_reg[1][3]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.548
- Setup                         0.423
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.925
- Arrival Time                 17.184
= Slack Time                   19.741
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.741 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.741 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.778 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.778 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.806 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.807 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.966 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.966 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.105 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.106 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.190 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.192 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.283 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.285 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.832 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.833 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   33.011 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   33.011 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.553 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.553 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.814 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.814 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.363 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.363 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.690 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.691 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.954 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.213 |   34.954 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.568 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.568 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.526 |  16.354 |   36.094 | 
     | U_register_file/U156/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.354 |   36.094 | 
     | U_register_file/U156/Y                             |  ^   | U_register_file/n114                               | NOR2X2M    | 0.646 |  17.000 |   36.740 | 
     | U_register_file/U161/B0                            |  ^   | U_register_file/n114                               | AOI2BB2XLM | 0.001 |  17.001 |   36.741 | 
     | U_register_file/U161/Y                             |  v   | U_register_file/n411                               | AOI2BB2XLM | 0.183 |  17.184 |   36.925 | 
     | U_register_file/memory_reg[1][3]/D                 |  v   | U_register_file/n411                               | SDFFRQX1M  | 0.000 |  17.184 |   36.925 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.741 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.740 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.704 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.703 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.675 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.675 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.515 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.515 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.376 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.375 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.291 | 
     | multiplexed_reference_clk__L3_I2/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  12.452 |   -7.288 | 
     | multiplexed_reference_clk__L3_I2/Y  |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.090 |  12.542 |   -7.198 | 
     | U_register_file/memory_reg[1][3]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.006 |  12.548 |   -7.193 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U_register_file/memory_reg[3][7]/CK 
Endpoint:   U_register_file/memory_reg[3][7]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.545
- Setup                         0.429
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.916
- Arrival Time                 17.175
= Slack Time                   19.742
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.742 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.742 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.779 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.779 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.807 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.808 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.967 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.967 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.107 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.107 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.191 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.193 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.284 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.286 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.833 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.834 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   33.012 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   33.013 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.554 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.554 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.815 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.815 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.364 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.364 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.692 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.692 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.955 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.955 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.569 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.569 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.526 |  16.354 |   36.095 | 
     | U_register_file/U174/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.354 |   36.096 | 
     | U_register_file/U174/Y                             |  ^   | U_register_file/n116                               | NOR2X2M    | 0.602 |  16.956 |   36.698 | 
     | U_register_file/U175/B0                            |  ^   | U_register_file/n116                               | AOI2BB2XLM | 0.000 |  16.957 |   36.698 | 
     | U_register_file/U175/Y                             |  v   | U_register_file/n399                               | AOI2BB2XLM | 0.218 |  17.175 |   36.916 | 
     | U_register_file/memory_reg[3][7]/D                 |  v   | U_register_file/n399                               | SDFFRQX1M  | 0.000 |  17.175 |   36.916 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.742 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.741 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.705 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.704 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.676 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.676 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.516 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.516 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.377 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.376 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.292 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -7.290 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.091 |  12.542 |   -7.199 | 
     | U_register_file/memory_reg[3][7]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  12.545 |   -7.197 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U_register_file/memory_reg[1][5]/CK 
Endpoint:   U_register_file/memory_reg[1][5]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.548
- Setup                         0.423
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.925
- Arrival Time                 17.183
= Slack Time                   19.742
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.742 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.743 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.779 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.780 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.808 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.808 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.968 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.968 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.107 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.108 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.192 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.193 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.284 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.286 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.834 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.834 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   33.013 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   33.013 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.555 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.555 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.816 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.816 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.365 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.365 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.692 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.692 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.956 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.956 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.570 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.570 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.526 |  16.354 |   36.096 | 
     | U_register_file/U156/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.354 |   36.096 | 
     | U_register_file/U156/Y                             |  ^   | U_register_file/n114                               | NOR2X2M    | 0.646 |  17.000 |   36.742 | 
     | U_register_file/U159/B0                            |  ^   | U_register_file/n114                               | AOI2BB2XLM | 0.001 |  17.001 |   36.743 | 
     | U_register_file/U159/Y                             |  v   | U_register_file/n413                               | AOI2BB2XLM | 0.182 |  17.183 |   36.925 | 
     | U_register_file/memory_reg[1][5]/D                 |  v   | U_register_file/n413                               | SDFFRQX1M  | 0.000 |  17.183 |   36.925 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.742 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.741 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.705 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.704 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.676 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.676 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.517 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.517 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.377 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.376 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.293 | 
     | multiplexed_reference_clk__L3_I2/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  12.452 |   -7.290 | 
     | multiplexed_reference_clk__L3_I2/Y  |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.090 |  12.542 |   -7.200 | 
     | U_register_file/memory_reg[1][5]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.006 |  12.548 |   -7.194 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U_register_file/memory_reg[1][2]/CK 
Endpoint:   U_register_file/memory_reg[1][2]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.547
- Setup                         0.422
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.924
- Arrival Time                 17.181
= Slack Time                   19.743
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.743 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.744 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.780 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.781 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.809 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.809 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.969 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.969 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.108 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.109 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.193 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.195 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.286 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.288 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.835 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.835 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   33.014 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   33.014 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.556 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.556 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.817 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.817 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.366 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.366 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.693 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.693 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.957 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.957 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.571 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.571 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.526 |  16.354 |   36.097 | 
     | U_register_file/U156/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.354 |   36.097 | 
     | U_register_file/U156/Y                             |  ^   | U_register_file/n114                               | NOR2X2M    | 0.646 |  17.000 |   36.743 | 
     | U_register_file/U162/B0                            |  ^   | U_register_file/n114                               | AOI2BB2XLM | 0.001 |  17.001 |   36.744 | 
     | U_register_file/U162/Y                             |  v   | U_register_file/n410                               | AOI2BB2XLM | 0.180 |  17.181 |   36.924 | 
     | U_register_file/memory_reg[1][2]/D                 |  v   | U_register_file/n410                               | SDFFRQX1M  | 0.000 |  17.181 |   36.924 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.743 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.743 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.706 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.706 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.678 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.677 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.518 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.518 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.378 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.378 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.294 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -7.292 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -7.199 | 
     | U_register_file/memory_reg[1][2]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.547 |   -7.197 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U_register_file/memory_reg[3][3]/CK 
Endpoint:   U_register_file/memory_reg[3][3]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.547
- Setup                         0.448
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.899
- Arrival Time                 17.153
= Slack Time                   19.746
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.746 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.746 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.783 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.783 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.812 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.812 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.971 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.971 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.111 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.111 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.195 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.197 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.288 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.290 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.838 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.838 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   33.017 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   33.017 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.558 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.558 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.819 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.819 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.368 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.368 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.696 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.696 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.959 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.959 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.573 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.573 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.526 |  16.354 |   36.099 | 
     | U_register_file/U174/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.354 |   36.100 | 
     | U_register_file/U174/Y                             |  ^   | U_register_file/n116                               | NOR2X2M    | 0.602 |  16.956 |   36.702 | 
     | U_register_file/U179/B0                            |  ^   | U_register_file/n116                               | AOI2BB2XLM | 0.001 |  16.957 |   36.703 | 
     | U_register_file/U179/Y                             |  v   | U_register_file/n395                               | AOI2BB2XLM | 0.196 |  17.153 |   36.899 | 
     | U_register_file/memory_reg[3][3]/D                 |  v   | U_register_file/n395                               | SDFFSQX1M  | 0.000 |  17.153 |   36.899 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.746 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.745 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.709 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.708 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.680 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.680 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.520 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.520 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.381 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.380 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.296 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -7.295 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -7.201 | 
     | U_register_file/memory_reg[3][3]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFSQX1M  | 0.002 |  12.547 |   -7.199 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U_register_file/memory_reg[5][6]/CK 
Endpoint:   U_register_file/memory_reg[5][6]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.547
- Setup                         0.425
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.922
- Arrival Time                 17.176
= Slack Time                   19.746
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.746 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.747 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.783 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.784 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.812 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.812 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.971 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.972 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.111 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.112 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.195 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.197 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.288 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.290 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.838 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.838 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   33.017 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   33.017 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.558 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.559 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.820 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.820 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.369 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.369 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.696 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.696 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.959 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.960 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.573 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.574 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.526 |  16.354 |   36.100 | 
     | U_register_file/U192/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.354 |   36.100 | 
     | U_register_file/U192/Y                             |  ^   | U_register_file/n118                               | NOR2X2M    | 0.622 |  16.976 |   36.722 | 
     | U_register_file/U194/B0                            |  ^   | U_register_file/n118                               | AOI2BB2XLM | 0.001 |  16.977 |   36.723 | 
     | U_register_file/U194/Y                             |  v   | U_register_file/n382                               | AOI2BB2XLM | 0.198 |  17.176 |   36.922 | 
     | U_register_file/memory_reg[5][6]/D                 |  v   | U_register_file/n382                               | SDFFRQX1M  | 0.000 |  17.176 |   36.922 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.746 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.745 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.709 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.708 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.680 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.680 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.521 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.521 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.381 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.380 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.297 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -7.295 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -7.202 | 
     | U_register_file/memory_reg[5][6]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.003 |  12.547 |   -7.199 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U_register_file/memory_reg[3][5]/CK 
Endpoint:   U_register_file/memory_reg[3][5]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.545
- Setup                         0.428
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.917
- Arrival Time                 17.170
= Slack Time                   19.747
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.747 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.748 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.784 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.785 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.813 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.813 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.973 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.973 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.112 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.113 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.197 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.198 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.289 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.291 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.839 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.839 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   33.018 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   33.018 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.560 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.560 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.821 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.821 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.370 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.370 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.697 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.697 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.961 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.961 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.575 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.575 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.526 |  16.354 |   36.101 | 
     | U_register_file/U174/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.354 |   36.101 | 
     | U_register_file/U174/Y                             |  ^   | U_register_file/n116                               | NOR2X2M    | 0.602 |  16.956 |   36.703 | 
     | U_register_file/U177/B0                            |  ^   | U_register_file/n116                               | AOI2BB2XLM | 0.001 |  16.957 |   36.704 | 
     | U_register_file/U177/Y                             |  v   | U_register_file/n397                               | AOI2BB2XLM | 0.213 |  17.170 |   36.917 | 
     | U_register_file/memory_reg[3][5]/D                 |  v   | U_register_file/n397                               | SDFFRQX1M  | 0.000 |  17.170 |   36.917 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.747 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.746 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.710 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.709 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.681 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.681 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.522 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.522 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.382 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.381 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.298 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -7.296 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.091 |  12.542 |   -7.205 | 
     | U_register_file/memory_reg[3][5]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  12.545 |   -7.202 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U_register_file/memory_reg[0][3]/CK 
Endpoint:   U_register_file/memory_reg[0][3]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.548
- Setup                         0.431
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.917
- Arrival Time                 17.169
= Slack Time                   19.748
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.748 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.748 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.785 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.785 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.813 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.814 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.973 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.973 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.113 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.113 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.197 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.199 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.290 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.292 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.839 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.840 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   33.018 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   33.019 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.560 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.560 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.821 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.821 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.370 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.370 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.698 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.698 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.961 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.961 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.575 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.575 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.487 |  16.315 |   36.062 | 
     | U_register_file/U139/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  16.315 |   36.062 | 
     | U_register_file/U139/Y                             |  ^   | U_register_file/n112                               | NOR2X2M    | 0.629 |  16.943 |   36.691 | 
     | U_register_file/U149/B0                            |  ^   | U_register_file/n112                               | AOI2BB2XLM | 0.001 |  16.944 |   36.692 | 
     | U_register_file/U149/Y                             |  v   | U_register_file/n419                               | AOI2BB2XLM | 0.225 |  17.169 |   36.917 | 
     | U_register_file/memory_reg[0][3]/D                 |  v   | U_register_file/n419                               | SDFFRQX1M  | 0.000 |  17.169 |   36.917 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.748 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.747 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.711 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.710 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.682 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.682 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.522 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.522 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.383 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.382 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.298 | 
     | multiplexed_reference_clk__L3_I2/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  12.452 |   -7.296 | 
     | multiplexed_reference_clk__L3_I2/Y  |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.090 |  12.542 |   -7.206 | 
     | U_register_file/memory_reg[0][3]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.006 |  12.548 |   -7.200 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U_register_file/memory_reg[5][5]/CK 
Endpoint:   U_register_file/memory_reg[5][5]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.547
- Setup                         0.425
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.922
- Arrival Time                 17.174
= Slack Time                   19.748
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.748 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.749 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.785 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.786 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.814 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.814 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.974 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.974 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.113 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.114 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.198 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.200 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.291 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.293 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.840 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.840 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   33.019 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   33.019 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.561 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.561 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.822 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.822 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.371 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.371 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.698 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.698 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.962 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.962 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.576 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.576 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.526 |  16.354 |   36.102 | 
     | U_register_file/U192/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.354 |   36.102 | 
     | U_register_file/U192/Y                             |  ^   | U_register_file/n118                               | NOR2X2M    | 0.622 |  16.976 |   36.725 | 
     | U_register_file/U195/B0                            |  ^   | U_register_file/n118                               | AOI2BB2XLM | 0.001 |  16.977 |   36.725 | 
     | U_register_file/U195/Y                             |  v   | U_register_file/n381                               | AOI2BB2XLM | 0.197 |  17.174 |   36.922 | 
     | U_register_file/memory_reg[5][5]/D                 |  v   | U_register_file/n381                               | SDFFRQX1M  | 0.000 |  17.174 |   36.922 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.748 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.748 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.711 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.711 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.683 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.682 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.523 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.523 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.383 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.383 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.299 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -7.297 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -7.204 | 
     | U_register_file/memory_reg[5][5]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.003 |  12.547 |   -7.201 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U_register_file/memory_reg[7][0]/CK 
Endpoint:   U_register_file/memory_reg[7][0]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.547
- Setup                         0.428
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.919
- Arrival Time                 17.163
= Slack Time                   19.756
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.756 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.756 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.793 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.793 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.821 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.822 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.981 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.981 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.120 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.121 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.205 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.207 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.298 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.300 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.847 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.848 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   33.026 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   33.026 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.568 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.568 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.829 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.829 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.378 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.378 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.705 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.706 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.969 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.969 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.583 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.583 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.526 |  16.354 |   36.109 | 
     | U_register_file/U210/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.354 |   36.109 | 
     | U_register_file/U210/Y                             |  ^   | U_register_file/n122                               | NOR2X2M    | 0.593 |  16.947 |   36.703 | 
     | U_register_file/U218/B0                            |  ^   | U_register_file/n122                               | AOI2BB2XLM | 0.001 |  16.948 |   36.703 | 
     | U_register_file/U218/Y                             |  v   | U_register_file/n360                               | AOI2BB2XLM | 0.216 |  17.163 |   36.919 | 
     | U_register_file/memory_reg[7][0]/D                 |  v   | U_register_file/n360                               | SDFFRQX1M  | 0.000 |  17.163 |   36.919 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.756 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.755 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.719 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.718 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.690 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.690 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.530 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.530 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.391 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.390 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.306 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -7.304 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -7.211 | 
     | U_register_file/memory_reg[7][0]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.547 |   -7.209 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U_register_file/memory_reg[5][0]/CK 
Endpoint:   U_register_file/memory_reg[5][0]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.547
- Setup                         0.424
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.923
- Arrival Time                 17.166
= Slack Time                   19.757
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.757 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.758 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.794 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.795 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.823 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.823 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.983 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.983 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.122 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.123 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.207 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.209 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.300 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.302 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.849 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.849 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   33.028 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   33.028 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.570 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.570 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.831 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.831 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.380 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.380 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.707 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.707 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.971 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.971 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.585 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.585 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.526 |  16.354 |   36.111 | 
     | U_register_file/U192/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.354 |   36.111 | 
     | U_register_file/U192/Y                             |  ^   | U_register_file/n118                               | NOR2X2M    | 0.622 |  16.976 |   36.734 | 
     | U_register_file/U200/B0                            |  ^   | U_register_file/n118                               | AOI2BB2XLM | 0.000 |  16.976 |   36.734 | 
     | U_register_file/U200/Y                             |  v   | U_register_file/n376                               | AOI2BB2XLM | 0.189 |  17.166 |   36.923 | 
     | U_register_file/memory_reg[5][0]/D                 |  v   | U_register_file/n376                               | SDFFRQX1M  | 0.000 |  17.166 |   36.923 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.757 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.757 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.720 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.720 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.692 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.691 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.532 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.532 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.392 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.392 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.308 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -7.306 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -7.213 | 
     | U_register_file/memory_reg[5][0]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.547 |   -7.211 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U_register_file/memory_reg[5][2]/CK 
Endpoint:   U_register_file/memory_reg[5][2]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.547
- Setup                         0.423
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.923
- Arrival Time                 17.165
= Slack Time                   19.758
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.758 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.759 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.795 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.796 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.824 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.824 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.984 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.984 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.123 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.124 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.208 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.210 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.301 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.302 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.850 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.850 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   33.029 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   33.029 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.571 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.571 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.832 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.832 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.381 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.381 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.708 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.708 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.972 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.972 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.586 | 
     | U_register_file/U155/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.586 | 
     | U_register_file/U155/Y                             |  v   | U_register_file/n121                               | NAND2XLM   | 0.526 |  16.354 |   36.112 | 
     | U_register_file/U192/B                             |  v   | U_register_file/n121                               | NOR2X2M    | 0.000 |  16.354 |   36.112 | 
     | U_register_file/U192/Y                             |  ^   | U_register_file/n118                               | NOR2X2M    | 0.622 |  16.976 |   36.734 | 
     | U_register_file/U198/B0                            |  ^   | U_register_file/n118                               | AOI2BB2XLM | 0.001 |  16.977 |   36.735 | 
     | U_register_file/U198/Y                             |  v   | U_register_file/n378                               | AOI2BB2XLM | 0.188 |  17.165 |   36.923 | 
     | U_register_file/memory_reg[5][2]/D                 |  v   | U_register_file/n378                               | SDFFRQX1M  | 0.000 |  17.165 |   36.923 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.758 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.757 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.721 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.720 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.692 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.692 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.533 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.533 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.393 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.392 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.309 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -7.307 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -7.214 | 
     | U_register_file/memory_reg[5][2]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.547 |   -7.211 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U_register_file/memory_reg[8][5]/CK 
Endpoint:   U_register_file/memory_reg[8][5]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.545
- Setup                         0.431
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.914
- Arrival Time                 17.152
= Slack Time                   19.762
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.762 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.763 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.799 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.800 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.828 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.828 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.987 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.987 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.127 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.128 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.211 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.213 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.304 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.306 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.854 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.854 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   33.033 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   33.033 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.574 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.574 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.836 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.836 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.385 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.385 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.712 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.712 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.975 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.975 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.589 | 
     | U_register_file/U219/B                             |  ^   | U_register_file/n125                               | NAND2BXLM  | 0.000 |  15.828 |   35.590 | 
     | U_register_file/U219/Y                             |  v   | U_register_file/n135                               | NAND2BXLM  | 0.454 |  16.282 |   36.044 | 
     | U_register_file/U220/B                             |  v   | U_register_file/n135                               | NOR2X2M    | 0.000 |  16.282 |   36.044 | 
     | U_register_file/U220/Y                             |  ^   | U_register_file/n124                               | NOR2X2M    | 0.653 |  16.935 |   36.697 | 
     | U_register_file/U223/B0                            |  ^   | U_register_file/n124                               | AOI2BB2XLM | 0.001 |  16.936 |   36.698 | 
     | U_register_file/U223/Y                             |  v   | U_register_file/n357                               | AOI2BB2XLM | 0.216 |  17.152 |   36.914 | 
     | U_register_file/memory_reg[8][5]/D                 |  v   | U_register_file/n357                               | SDFFRQX1M  | 0.000 |  17.152 |   36.914 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.762 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.761 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.725 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.724 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.696 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.696 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.537 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.536 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.397 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.396 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.313 | 
     | multiplexed_reference_clk__L3_I2/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  12.452 |   -7.310 | 
     | multiplexed_reference_clk__L3_I2/Y  |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.090 |  12.542 |   -7.220 | 
     | U_register_file/memory_reg[8][5]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.003 |  12.545 |   -7.217 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U_register_file/memory_reg[9][4]/CK 
Endpoint:   U_register_file/memory_reg[9][4]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.545
- Setup                         0.431
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.914
- Arrival Time                 17.151
= Slack Time                   19.762
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.762 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.763 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.799 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.800 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.828 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.828 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.988 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.988 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.127 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.128 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.212 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.214 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.305 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.307 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.854 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.854 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   33.033 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   33.033 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.575 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.575 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.836 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.836 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.385 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.385 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.712 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.712 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.976 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.976 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.590 | 
     | U_register_file/U229/B                             |  ^   | U_register_file/n125                               | NAND2BXLM  | 0.000 |  15.828 |   35.590 | 
     | U_register_file/U229/Y                             |  v   | U_register_file/n137                               | NAND2BXLM  | 0.451 |  16.279 |   36.041 | 
     | U_register_file/U230/B                             |  v   | U_register_file/n137                               | NOR2X2M    | 0.000 |  16.279 |   36.041 | 
     | U_register_file/U230/Y                             |  ^   | U_register_file/n128                               | NOR2X2M    | 0.652 |  16.931 |   36.693 | 
     | U_register_file/U234/B0                            |  ^   | U_register_file/n128                               | AOI2BB2XLM | 0.001 |  16.932 |   36.694 | 
     | U_register_file/U234/Y                             |  v   | U_register_file/n348                               | AOI2BB2XLM | 0.219 |  17.151 |   36.914 | 
     | U_register_file/memory_reg[9][4]/D                 |  v   | U_register_file/n348                               | SDFFRQX1M  | 0.000 |  17.151 |   36.914 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.762 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.762 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.725 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.725 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.697 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.696 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.537 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.537 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.397 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.397 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.313 | 
     | multiplexed_reference_clk__L3_I2/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  12.452 |   -7.310 | 
     | multiplexed_reference_clk__L3_I2/Y  |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.090 |  12.542 |   -7.220 | 
     | U_register_file/memory_reg[9][4]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.003 |  12.545 |   -7.217 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U_register_file/memory_reg[4][7]/CK 
Endpoint:   U_register_file/memory_reg[4][7]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.547
- Setup                         0.431
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.916
- Arrival Time                 17.154
= Slack Time                   19.762
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.762 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.763 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.799 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.800 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.828 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.828 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.988 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.988 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.127 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.128 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.212 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.214 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.305 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.307 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.854 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.854 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   33.033 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   33.033 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.575 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.575 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.836 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.836 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.385 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.385 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.712 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.712 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.976 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.976 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.590 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.590 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.487 |  16.315 |   36.077 | 
     | U_register_file/U183/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  16.315 |   36.077 | 
     | U_register_file/U183/Y                             |  ^   | U_register_file/n117                               | NOR2X2M    | 0.615 |  16.929 |   36.692 | 
     | U_register_file/U184/B0                            |  ^   | U_register_file/n117                               | AOI2BB2XLM | 0.000 |  16.930 |   36.692 | 
     | U_register_file/U184/Y                             |  v   | U_register_file/n391                               | AOI2BB2XLM | 0.224 |  17.154 |   36.916 | 
     | U_register_file/memory_reg[4][7]/D                 |  v   | U_register_file/n391                               | SDFFRQX1M  | 0.000 |  17.154 |   36.916 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.762 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.762 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.725 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.725 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.697 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.696 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.537 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.537 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.398 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.397 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.313 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -7.311 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -7.218 | 
     | U_register_file/memory_reg[4][7]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.547 |   -7.216 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U_register_file/memory_reg[0][5]/CK 
Endpoint:   U_register_file/memory_reg[0][5]/D                             (v) 
checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_setup_analysis_view
Other End Arrival Time         12.547
- Setup                         0.428
+ Phase Shift                  25.000
- Uncertainty                   0.200
= Required Time                36.918
- Arrival Time                 17.155
= Slack Time                   19.764
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                                      |            |       |  12.000 |   31.764 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                                      | CLKINVX40M | 0.001 |  12.001 |   31.764 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                               | CLKINVX40M | 0.036 |  12.037 |   31.801 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                               | CLKINVX32M | 0.001 |  12.038 |   31.801 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                               | CLKINVX32M | 0.028 |  12.066 |   31.830 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                               | MX2X4M     | 0.000 |  12.066 |   31.830 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.159 |  12.225 |   31.989 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  12.226 |   31.989 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.139 |  12.365 |   32.129 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  12.366 |   32.129 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.084 |  12.449 |   32.213 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  12.451 |   32.215 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.091 |  12.542 |   32.306 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.002 |  12.544 |   32.308 | 
     | _valid_reg/CK                                      |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized          | SDFFRQX1M  | 0.548 |  13.092 |   32.856 | 
     | _valid_reg/Q                                       |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  ^   | receiver_parallel_data_valid_synchronized          | INVXLM     | 0.000 |  13.092 |   32.856 | 
     | A                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U7/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | INVXLM     | 0.179 |  13.271 |   33.035 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  v   | U_system_controller/U_UART_receiver_controller/n8  | NOR3XLM    | 0.000 |  13.271 |   33.035 | 
     | C                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U8/ |  ^   | U_system_controller/U_UART_receiver_controller/n1  | NOR3XLM    | 0.542 |  13.812 |   33.576 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  ^   | U_system_controller/U_UART_receiver_controller/n1  | INVXLM     | 0.000 |  13.813 |   33.576 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U11 |  v   | U_system_controller/U_UART_receiver_controller/n27 | INVXLM     | 0.261 |  14.074 |   33.837 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  v   | U_system_controller/U_UART_receiver_controller/n27 | NOR4X1M    | 0.000 |  14.074 |   33.837 | 
     | /D                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U12 |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR4X1M    | 0.549 |  14.623 |   34.386 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  ^   | U_system_controller/U_UART_receiver_controller/n16 | NOR2BXLM   | 0.000 |  14.623 |   34.386 | 
     | B                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U3/ |  v   | U_system_controller/U_UART_receiver_controller/n15 | NOR2BXLM   | 0.327 |  14.950 |   34.714 | 
     | Y                                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  v   | U_system_controller/U_UART_receiver_controller/n15 | INVXLM     | 0.000 |  14.950 |   34.714 | 
     | /A                                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/U25 |  ^   | register_file_write_enable                         | INVXLM     | 0.263 |  15.213 |   34.977 | 
     | /Y                                                 |      |                                                    |            |       |         |          | 
     | U_register_file/U137/AN                            |  ^   | register_file_write_enable                         | NOR2BXLM   | 0.000 |  15.214 |   34.977 | 
     | U_register_file/U137/Y                             |  ^   | U_register_file/n125                               | NOR2BXLM   | 0.614 |  15.827 |   35.591 | 
     | U_register_file/U138/B                             |  ^   | U_register_file/n125                               | NAND2XLM   | 0.000 |  15.828 |   35.591 | 
     | U_register_file/U138/Y                             |  v   | U_register_file/n119                               | NAND2XLM   | 0.487 |  16.315 |   36.078 | 
     | U_register_file/U139/B                             |  v   | U_register_file/n119                               | NOR2X2M    | 0.000 |  16.315 |   36.078 | 
     | U_register_file/U139/Y                             |  ^   | U_register_file/n112                               | NOR2X2M    | 0.629 |  16.943 |   36.707 | 
     | U_register_file/U145/B0                            |  ^   | U_register_file/n112                               | AOI2BB2XLM | 0.001 |  16.944 |   36.708 | 
     | U_register_file/U145/Y                             |  v   | U_register_file/n421                               | AOI2BB2XLM | 0.210 |  17.155 |   36.918 | 
     | U_register_file/memory_reg[0][5]/D                 |  v   | U_register_file/n421                               | SDFFRQX1M  | 0.000 |  17.155 |   36.918 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                       |  ^   | reference_clk                    |            |       |  12.000 |   -7.764 | 
     | reference_clk__L1_I0/A              |  ^   | reference_clk                    | CLKINVX40M | 0.001 |  12.001 |   -7.763 | 
     | reference_clk__L1_I0/Y              |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.036 |  12.037 |   -7.727 | 
     | reference_clk__L2_I0/A              |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.001 |  12.038 |   -7.726 | 
     | reference_clk__L2_I0/Y              |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.028 |  12.066 |   -7.698 | 
     | U_reference_clock_multiplexer/U1/A  |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.066 |   -7.698 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.159 |  12.225 |   -7.538 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.226 |   -7.538 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.139 |  12.365 |   -7.399 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.366 |   -7.398 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.084 |  12.449 |   -7.314 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.451 |   -7.313 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.093 |  12.544 |   -7.219 | 
     | U_register_file/memory_reg[0][5]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.002 |  12.547 |   -7.217 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

