;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 30/01/2013 20:00:59
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x000000040DF0  	GOTO	_main
0x0004	0x000000  	0
0x0006	0x000000  	0
0x0008	0x000000  	0
0x000A	0x000000  	0
0x000C	0x000000  	0
0x000E	0x000000  	0
0x0010	0x000000  	0
0x0012	0x000000  	0
0x0014	0x000000  	0
0x0016	0x000D8C  	3468
0x0018	0x000000  	0
0x001A	0x000000  	0
0x001C	0x000000  	0
0x001E	0x000000  	0
0x0020	0x000000  	0
0x0022	0x000000  	0
0x0024	0x000000  	0
0x0026	0x000000  	0
0x0028	0x000000  	0
0x002A	0x000000  	0
0x002C	0x000000  	0
0x002E	0x000000  	0
0x0030	0x000000  	0
0x0032	0x000000  	0
0x0034	0x000000  	0
0x0036	0x000000  	0
0x0038	0x000000  	0
0x003A	0x000000  	0
0x003C	0x000000  	0
0x003E	0x000000  	0
0x0040	0x000000  	0
0x0042	0x000000  	0
0x0044	0x000000  	0
0x0046	0x000000  	0
0x0048	0x000000  	0
0x004A	0x000000  	0
0x004C	0x000000  	0
0x004E	0x000000  	0
0x0050	0x000000  	0
0x0052	0x000000  	0
0x0054	0x000000  	0
0x0056	0x000000  	0
0x0058	0x000000  	0
0x005A	0x000DCA  	3530
0x005C	0x000000  	0
0x005E	0x000000  	0
0x0060	0x000000  	0
0x0062	0x000000  	0
0x0064	0x000000  	0
0x0066	0x000000  	0
0x0068	0x000000  	0
0x006A	0x000000  	0
0x006C	0x000000  	0
0x006E	0x000000  	0
0x0070	0x000000  	0
0x0072	0x000000  	0
0x0074	0x000000  	0
0x0076	0x000000  	0
0x0078	0x000000  	0
0x007A	0x000000  	0
0x007C	0x000000  	0
0x007E	0x000000  	0
0x0080	0x000000  	0
0x0082	0x000000  	0
0x0084	0x000000  	0
0x0086	0x000000  	0
0x0088	0x000000  	0
0x008A	0x000000  	0
0x008C	0x000000  	0
0x008E	0x000000  	0
0x0090	0x000000  	0
0x0092	0x000000  	0
0x0094	0x000000  	0
0x0096	0x000000  	0
0x0098	0x000000  	0
0x009A	0x000000  	0
0x009C	0x000000  	0
0x009E	0x000000  	0
0x00A0	0x000000  	0
0x00A2	0x000000  	0
0x00A4	0x000000  	0
0x00A6	0x000000  	0
0x00A8	0x000000  	0
0x00AA	0x000000  	0
0x00AC	0x000000  	0
0x00AE	0x000000  	0
0x00B0	0x000000  	0
0x00B2	0x000000  	0
0x00B4	0x000000  	0
0x00B6	0x000000  	0
0x00B8	0x000000  	0
0x00BA	0x000000  	0
0x00BC	0x000000  	0
0x00BE	0x000000  	0
0x00C0	0x000000  	0
0x00C2	0x000000  	0
0x00C4	0x000000  	0
0x00C6	0x000000  	0
0x00C8	0x000000  	0
0x00CA	0x000000  	0
0x00CC	0x000000  	0
0x00CE	0x000000  	0
0x00D0	0x000000  	0
0x00D2	0x000000  	0
0x00D4	0x000000  	0
0x00D6	0x000000  	0
0x00D8	0x000000  	0
0x00DA	0x000000  	0
0x00DC	0x000000  	0
0x00DE	0x000000  	0
0x00E0	0x000000  	0
0x00E2	0x000000  	0
0x00E4	0x000000  	0
0x00E6	0x000000  	0
0x00E8	0x000000  	0
0x00EA	0x000000  	0
0x00EC	0x000000  	0
0x00EE	0x000000  	0
0x00F0	0x000000  	0
0x00F2	0x000000  	0
0x00F4	0x000000  	0
0x00F6	0x000000  	0
0x00F8	0x000000  	0
0x00FA	0x000000  	0
0x00FC	0x000000  	0
0x00FE	0x000000  	0
0x0100	0x000000  	0
0x0102	0x000000  	0
0x0104	0x000000  	0
0x0106	0x000000  	0
0x0108	0x000000  	0
0x010A	0x000000  	0
0x010C	0x000000  	0
0x010E	0x000000  	0
0x0110	0x000000  	0
0x0112	0x000000  	0
0x0114	0x000000  	0
0x0116	0x000000  	0
0x0118	0x000000  	0
0x011A	0x000000  	0
0x011C	0x000000  	0
0x011E	0x000000  	0
0x0120	0x000000  	0
0x0122	0x000000  	0
0x0124	0x000000  	0
0x0126	0x000000  	0
0x0128	0x000000  	0
0x012A	0x000000  	0
0x012C	0x000000  	0
0x012E	0x000000  	0
0x0130	0x000000  	0
0x0132	0x000000  	0
0x0134	0x000000  	0
0x0136	0x000000  	0
0x0138	0x000000  	0
0x013A	0x000000  	0
0x013C	0x000000  	0
0x013E	0x000000  	0
0x0140	0x000000  	0
0x0142	0x000000  	0
0x0144	0x000000  	0
0x0146	0x000000  	0
0x0148	0x000000  	0
0x014A	0x000000  	0
0x014C	0x000000  	0
0x014E	0x000000  	0
0x0150	0x000000  	0
0x0152	0x000000  	0
0x0154	0x000000  	0
0x0156	0x000000  	0
0x0158	0x000000  	0
0x015A	0x000000  	0
0x015C	0x000000  	0
0x015E	0x000000  	0
0x0160	0x000000  	0
0x0162	0x000000  	0
0x0164	0x000000  	0
0x0166	0x000000  	0
0x0168	0x000000  	0
0x016A	0x000000  	0
0x016C	0x000000  	0
0x016E	0x000000  	0
0x0170	0x000000  	0
0x0172	0x000000  	0
0x0174	0x000000  	0
0x0176	0x000000  	0
0x0178	0x000000  	0
0x017A	0x000000  	0
0x017C	0x000000  	0
0x017E	0x000000  	0
0x0180	0x000000  	0
0x0182	0x000000  	0
0x0184	0x000000  	0
0x0186	0x000000  	0
0x0188	0x000000  	0
0x018A	0x000000  	0
0x018C	0x000000  	0
0x018E	0x000000  	0
0x0190	0x000000  	0
0x0192	0x000000  	0
0x0194	0x000000  	0
0x0196	0x000000  	0
0x0198	0x000000  	0
0x019A	0x000000  	0
0x019C	0x000000  	0
0x019E	0x000000  	0
0x01A0	0x000000  	0
0x01A2	0x000000  	0
0x01A4	0x000000  	0
0x01A6	0x000000  	0
0x01A8	0x000000  	0
0x01AA	0x000000  	0
0x01AC	0x000000  	0
0x01AE	0x000000  	0
0x01B0	0x000000  	0
0x01B2	0x000000  	0
0x01B4	0x000000  	0
0x01B6	0x000000  	0
0x01B8	0x000000  	0
0x01BA	0x000000  	0
0x01BC	0x000000  	0
0x01BE	0x000000  	0
0x01C0	0x000000  	0
0x01C2	0x000000  	0
0x01C4	0x000000  	0
0x01C6	0x000000  	0
0x01C8	0x000000  	0
0x01CA	0x000000  	0
0x01CC	0x000000  	0
0x01CE	0x000000  	0
0x01D0	0x000000  	0
0x01D2	0x000000  	0
0x01D4	0x000000  	0
0x01D6	0x000000  	0
0x01D8	0x000000  	0
0x01DA	0x000000  	0
0x01DC	0x000000  	0
0x01DE	0x000000  	0
0x01E0	0x000000  	0
0x01E2	0x000000  	0
0x01E4	0x000000  	0
0x01E6	0x000000  	0
0x01E8	0x000000  	0
0x01EA	0x000000  	0
0x01EC	0x000000  	0
0x01EE	0x000000  	0
0x01F0	0x000000  	0
0x01F2	0x000000  	0
0x01F4	0x000000  	0
0x01F6	0x000000  	0
0x01F8	0x000000  	0
0x01FA	0x000000  	0
0x01FC	0x000000  	0
0x01FE	0x000000  	0
_main:
0x0DF0	0x20842F  	MOV	#2114, W15
0x0DF2	0x23FFF0  	MOV	#16383, W0
0x0DF4	0xB7A020  	MOV	WREG, SPLIM
0x0DF6	0x200000  	MOV	#0, W0
0x0DF8	0xB7A034  	MOV	WREG, PSVPAG
0x0DFA	0x200040  	MOV	#4, W0
0x0DFC	0xB72044  	IOR	CORCON
;CT01.c,102 :: 		void main()
;CT01.c,104 :: 		LED = 1;
0x0DFE	0x781F8A  	PUSH	W10
0x0E00	0x781F8B  	PUSH	W11
0x0E02	0x781F8C  	PUSH	W12
0x0E04	0x781F8D  	PUSH	W13
0x0E06	0xA802C5  	BSET	LATA8_bit, #8
;CT01.c,105 :: 		InitClock();
0x0E08	0x07FED5  	RCALL	_InitClock
;CT01.c,106 :: 		InitPorts();
0x0E0A	0x07FF81  	RCALL	_InitPorts
;CT01.c,107 :: 		InitTimersCapture();
0x0E0C	0x07FF50  	RCALL	_InitTimersCapture
;CT01.c,108 :: 		InitCAN();
0x0E0E	0x07FF0A  	RCALL	_InitCan
;CT01.c,109 :: 		InitMain();
0x0E10	0x07FEED  	RCALL	_InitMain
;CT01.c,110 :: 		LED = 0;   //Se terminar de inicializar apaga o LED
0x0E12	0xA902C5  	BCLR	LATA8_bit, #8
;CT01.c,112 :: 		Delay_ms(100);
0x0E14	0x200158  	MOV	#21, W8
0x0E16	0x2585B7  	MOV	#22619, W7
L_main4:
0x0E18	0xED200E  	DEC	W7
0x0E1A	0x3AFFFE  	BRA NZ	L_main4
0x0E1C	0xED2010  	DEC	W8
0x0E1E	0x3AFFFC  	BRA NZ	L_main4
;CT01.c,113 :: 		LED = 1;
0x0E20	0xA802C5  	BSET	LATA8_bit, #8
;CT01.c,114 :: 		Delay_ms(1000);
0x0E22	0x200CC8  	MOV	#204, W8
0x0E24	0x273987  	MOV	#29592, W7
L_main6:
0x0E26	0xED200E  	DEC	W7
0x0E28	0x3AFFFE  	BRA NZ	L_main6
0x0E2A	0xED2010  	DEC	W8
0x0E2C	0x3AFFFC  	BRA NZ	L_main6
;CT01.c,115 :: 		LED = 0;
0x0E2E	0xA902C5  	BCLR	LATA8_bit, #8
;CT01.c,119 :: 		_ECAN_TX_NO_RTR_FRAME;
0x0E30	0x200F40  	MOV	#244, W0
0x0E32	0x884160  	MOV	W0, _Can_Send_Flags
;CT01.c,120 :: 		Delay_ms(100);
0x0E34	0x200158  	MOV	#21, W8
0x0E36	0x2585B7  	MOV	#22619, W7
L_main8:
0x0E38	0xED200E  	DEC	W7
0x0E3A	0x3AFFFE  	BRA NZ	L_main8
0x0E3C	0xED2010  	DEC	W8
0x0E3E	0x3AFFFC  	BRA NZ	L_main8
;CT01.c,122 :: 		while(1)
L_main10:
;CT01.c,128 :: 		contagem ++;
0x0E40	0x200011  	MOV	#1, W1
0x0E42	0x208300  	MOV	#lo_addr(_contagem), W0
0x0E44	0x408810  	ADD	W1, [W0], [W0]
;CT01.c,129 :: 		if (contagem >=14)
0x0E46	0x804180  	MOV	_contagem, W0
0x0E48	0xE1006E  	CP	W0, #14
0x0E4A	0x390002  	BRA LTU	L_main12
L__main17:
;CT01.c,131 :: 		contagem = 8;
0x0E4C	0x200080  	MOV	#8, W0
0x0E4E	0x884180  	MOV	W0, _contagem
;CT01.c,132 :: 		}
L_main12:
;CT01.c,133 :: 		VDelay_ms(contagem);
0x0E50	0x80418A  	MOV	_contagem, W10
0x0E52	0x07FDF0  	RCALL	_VDelay_ms
;CT01.c,136 :: 		ICAN_BUS = ADC1_Get_Sample(AN_ICAN_BUS);
0x0E54	0x20006A  	MOV	#6, W10
0x0E56	0x07FE9F  	RCALL	_ADC1_Get_Sample
0x0E58	0x884170  	MOV	W0, _ICAN_BUS
;CT01.c,137 :: 		GPIN0 = ADC1_Get_Sample(AN_GPIN0);
0x0E5A	0xEF2014  	CLR	W10
0x0E5C	0x07FE9C  	RCALL	_ADC1_Get_Sample
0x0E5E	0x884150  	MOV	W0, _GPIN0
;CT01.c,138 :: 		GPIN1 = ADC1_Get_Sample(AN_GPIN1);
0x0E60	0x20001A  	MOV	#1, W10
0x0E62	0x07FE99  	RCALL	_ADC1_Get_Sample
0x0E64	0x884120  	MOV	W0, _GPIN1
;CT01.c,139 :: 		GPIN2 = ADC1_Get_Sample(AN_GPIN2);
0x0E66	0x20002A  	MOV	#2, W10
0x0E68	0x07FE96  	RCALL	_ADC1_Get_Sample
0x0E6A	0x884110  	MOV	W0, _GPIN2
;CT01.c,140 :: 		GPIN3 = ADC1_Get_Sample(AN_GPIN3);
0x0E6C	0x20003A  	MOV	#3, W10
0x0E6E	0x07FE93  	RCALL	_ADC1_Get_Sample
0x0E70	0x884140  	MOV	W0, _GPIN3
;CT01.c,141 :: 		GPIN4 = ADC1_Get_Sample(AN_GPIN4);
0x0E72	0x20004A  	MOV	#4, W10
0x0E74	0x07FE90  	RCALL	_ADC1_Get_Sample
0x0E76	0x884130  	MOV	W0, _GPIN4
;CT01.c,142 :: 		GPIN5 = ADC1_Get_Sample(AN_GPIN5);
0x0E78	0x20005A  	MOV	#5, W10
0x0E7A	0x07FE8D  	RCALL	_ADC1_Get_Sample
0x0E7C	0x8841D0  	MOV	W0, _GPIN5
;CT01.c,145 :: 		PGA_Set_Channel(PGA_CH0);                //Canal 0
0x0E7E	0xEF2014  	CLR	W10
0x0E80	0x07FE7D  	RCALL	_PGA_Set_Channel
;CT01.c,146 :: 		PGA0 = ADC1_Get_Sample(AN_PGA);
0x0E82	0x20009A  	MOV	#9, W10
0x0E84	0x07FE88  	RCALL	_ADC1_Get_Sample
0x0E86	0x8841C0  	MOV	W0, _PGA0
;CT01.c,147 :: 		PGA0_Gain = 0;
0x0E88	0x2083E1  	MOV	#lo_addr(_PGA0_Gain), W1
0x0E8A	0xEF2000  	CLR	W0
0x0E8C	0x784880  	MOV.B	W0, [W1]
;CT01.c,149 :: 		PGA_Set_Channel(PGA_CH1);                //Canal 1
0x0E8E	0xB3C01A  	MOV.B	#1, W10
0x0E90	0x07FE75  	RCALL	_PGA_Set_Channel
;CT01.c,150 :: 		PGA1 = ADC1_Get_Sample(AN_PGA);
0x0E92	0x20009A  	MOV	#9, W10
0x0E94	0x07FE80  	RCALL	_ADC1_Get_Sample
0x0E96	0x8841E0  	MOV	W0, _PGA1
;CT01.c,151 :: 		PGA1_Gain = 0;
0x0E98	0x208351  	MOV	#lo_addr(_PGA1_Gain), W1
0x0E9A	0xEF2000  	CLR	W0
0x0E9C	0x784880  	MOV.B	W0, [W1]
;CT01.c,153 :: 		PGA_Set_Channel(PGA_CH2);                //Canal 2
0x0E9E	0xB3C02A  	MOV.B	#2, W10
0x0EA0	0x07FE6D  	RCALL	_PGA_Set_Channel
;CT01.c,154 :: 		PGA2 = ADC1_Get_Sample(AN_PGA);
0x0EA2	0x20009A  	MOV	#9, W10
0x0EA4	0x07FE78  	RCALL	_ADC1_Get_Sample
0x0EA6	0x884190  	MOV	W0, _PGA2
;CT01.c,155 :: 		PGA2_Gain = 0;
0x0EA8	0x2081B1  	MOV	#lo_addr(_PGA2_Gain), W1
0x0EAA	0xEF2000  	CLR	W0
0x0EAC	0x784880  	MOV.B	W0, [W1]
;CT01.c,157 :: 		PGA_Set_Channel(PGA_CH3);                //Canal 3
0x0EAE	0xB3C03A  	MOV.B	#3, W10
0x0EB0	0x07FE65  	RCALL	_PGA_Set_Channel
;CT01.c,158 :: 		PGA3 = ADC1_Get_Sample(AN_PGA);
0x0EB2	0x20009A  	MOV	#9, W10
0x0EB4	0x07FE70  	RCALL	_ADC1_Get_Sample
0x0EB6	0x8841B0  	MOV	W0, _PGA3
;CT01.c,159 :: 		PGA3_Gain = 0;
0x0EB8	0x208341  	MOV	#lo_addr(_PGA3_Gain), W1
0x0EBA	0xEF2000  	CLR	W0
0x0EBC	0x784880  	MOV.B	W0, [W1]
;CT01.c,161 :: 		PGA_Set_Channel(PGA_CH4);                //Canal 4
0x0EBE	0xB3C04A  	MOV.B	#4, W10
0x0EC0	0x07FE5D  	RCALL	_PGA_Set_Channel
;CT01.c,162 :: 		PGA4 = ADC1_Get_Sample(AN_PGA);
0x0EC2	0x20009A  	MOV	#9, W10
0x0EC4	0x07FE68  	RCALL	_ADC1_Get_Sample
0x0EC6	0x8840C0  	MOV	W0, _PGA4
;CT01.c,163 :: 		PGA4_Gain = 0;
0x0EC8	0x208171  	MOV	#lo_addr(_PGA4_Gain), W1
0x0ECA	0xEF2000  	CLR	W0
0x0ECC	0x784880  	MOV.B	W0, [W1]
;CT01.c,165 :: 		PGA_Set_Channel(PGA_CH5);                //Canal 5
0x0ECE	0xB3C05A  	MOV.B	#5, W10
0x0ED0	0x07FE55  	RCALL	_PGA_Set_Channel
;CT01.c,166 :: 		PGA5 = ADC1_Get_Sample(AN_PGA);
0x0ED2	0x20009A  	MOV	#9, W10
0x0ED4	0x07FE60  	RCALL	_ADC1_Get_Sample
0x0ED6	0x8840E0  	MOV	W0, _PGA5
;CT01.c,167 :: 		PGA5_Gain = 0;
0x0ED8	0x2081A1  	MOV	#lo_addr(_PGA5_Gain), W1
0x0EDA	0xEF2000  	CLR	W0
0x0EDC	0x784880  	MOV.B	W0, [W1]
;CT01.c,176 :: 		PGA_01_Gain = 1;
0x0EDE	0x208161  	MOV	#lo_addr(_PGA_01_Gain), W1
0x0EE0	0xB3C010  	MOV.B	#1, W0
0x0EE2	0x784880  	MOV.B	W0, [W1]
;CT01.c,177 :: 		PGA_23_Gain = 1;
0x0EE4	0x2080B1  	MOV	#lo_addr(_PGA_23_Gain), W1
0x0EE6	0xB3C010  	MOV.B	#1, W0
0x0EE8	0x784880  	MOV.B	W0, [W1]
;CT01.c,178 :: 		PGA_45_Gain = 1;
0x0EEA	0x2080A1  	MOV	#lo_addr(_PGA_45_Gain), W1
0x0EEC	0xB3C010  	MOV.B	#1, W0
0x0EEE	0x784880  	MOV.B	W0, [W1]
;CT01.c,181 :: 		LED = 0;
0x0EF0	0xA902C5  	BCLR	LATA8_bit, #8
;CT01.c,183 :: 		RxTx_Data[0] = Hi(ICAN_BUS);
0x0EF2	0x2080E1  	MOV	#lo_addr(_RxTx_Data), W1
0x0EF4	0x2082F0  	MOV	#lo_addr(_ICAN_BUS+1), W0
0x0EF6	0x784890  	MOV.B	[W0], [W1]
;CT01.c,184 :: 		RxTx_Data[1] = Lo(ICAN_BUS);
0x0EF8	0x2080F1  	MOV	#lo_addr(_RxTx_Data+1), W1
0x0EFA	0x2082E0  	MOV	#lo_addr(_ICAN_BUS), W0
0x0EFC	0x784890  	MOV.B	[W0], [W1]
;CT01.c,185 :: 		RxTx_Data[2] = Hi(GPIN0);
0x0EFE	0x208101  	MOV	#lo_addr(_RxTx_Data+2), W1
0x0F00	0x2082B0  	MOV	#lo_addr(_GPIN0+1), W0
0x0F02	0x784890  	MOV.B	[W0], [W1]
;CT01.c,186 :: 		RxTx_Data[3] = Lo(GPIN0);
0x0F04	0x208111  	MOV	#lo_addr(_RxTx_Data+3), W1
0x0F06	0x2082A0  	MOV	#lo_addr(_GPIN0), W0
0x0F08	0x784890  	MOV.B	[W0], [W1]
;CT01.c,187 :: 		RxTx_Data[4] = Hi(GPIN1);
0x0F0A	0x208121  	MOV	#lo_addr(_RxTx_Data+4), W1
0x0F0C	0x208250  	MOV	#lo_addr(_GPIN1+1), W0
0x0F0E	0x784890  	MOV.B	[W0], [W1]
;CT01.c,188 :: 		RxTx_Data[5] = Lo(GPIN1);
0x0F10	0x208131  	MOV	#lo_addr(_RxTx_Data+5), W1
0x0F12	0x208240  	MOV	#lo_addr(_GPIN1), W0
0x0F14	0x784890  	MOV.B	[W0], [W1]
;CT01.c,189 :: 		RxTx_Data[6] = Hi(GPIN2);
0x0F16	0x208141  	MOV	#lo_addr(_RxTx_Data+6), W1
0x0F18	0x208230  	MOV	#lo_addr(_GPIN2+1), W0
0x0F1A	0x784890  	MOV.B	[W0], [W1]
;CT01.c,190 :: 		RxTx_Data[7] = Lo(GPIN2);
0x0F1C	0x208151  	MOV	#lo_addr(_RxTx_Data+7), W1
0x0F1E	0x208220  	MOV	#lo_addr(_GPIN2), W0
0x0F20	0x784890  	MOV.B	[W0], [W1]
;CT01.c,191 :: 		ECAN1Write(LSM_ELET_1, RxTx_Data, 8, Can_Send_Flags);    // Enviar dados capturados
0x0F22	0x20008D  	MOV	#8, W13
0x0F24	0x2080EC  	MOV	#lo_addr(_RxTx_Data), W12
0x0F26	0x207D0A  	MOV	#2000, W10
0x0F28	0x20000B  	MOV	#0, W11
0x0F2A	0xF8082C  	PUSH	_Can_Send_Flags
0x0F2C	0x07FDAB  	RCALL	_ECAN1Write
0x0F2E	0xB1002F  	SUB	#2, W15
;CT01.c,194 :: 		RxTx_Data[0] = Hi(GPIN3);
0x0F30	0x2080E1  	MOV	#lo_addr(_RxTx_Data), W1
0x0F32	0x208290  	MOV	#lo_addr(_GPIN3+1), W0
0x0F34	0x784890  	MOV.B	[W0], [W1]
;CT01.c,195 :: 		RxTx_Data[1] = Lo(GPIN3);
0x0F36	0x2080F1  	MOV	#lo_addr(_RxTx_Data+1), W1
0x0F38	0x208280  	MOV	#lo_addr(_GPIN3), W0
0x0F3A	0x784890  	MOV.B	[W0], [W1]
;CT01.c,196 :: 		RxTx_Data[2] = Hi(GPIN4);
0x0F3C	0x208101  	MOV	#lo_addr(_RxTx_Data+2), W1
0x0F3E	0x208270  	MOV	#lo_addr(_GPIN4+1), W0
0x0F40	0x784890  	MOV.B	[W0], [W1]
;CT01.c,197 :: 		RxTx_Data[3] = Lo(GPIN4);
0x0F42	0x208111  	MOV	#lo_addr(_RxTx_Data+3), W1
0x0F44	0x208260  	MOV	#lo_addr(_GPIN4), W0
0x0F46	0x784890  	MOV.B	[W0], [W1]
;CT01.c,198 :: 		RxTx_Data[4] = Hi(GPIN5);
0x0F48	0x208121  	MOV	#lo_addr(_RxTx_Data+4), W1
0x0F4A	0x2083B0  	MOV	#lo_addr(_GPIN5+1), W0
0x0F4C	0x784890  	MOV.B	[W0], [W1]
;CT01.c,199 :: 		RxTx_Data[5] = Lo(GPIN5);
0x0F4E	0x208131  	MOV	#lo_addr(_RxTx_Data+5), W1
0x0F50	0x2083A0  	MOV	#lo_addr(_GPIN5), W0
0x0F52	0x784890  	MOV.B	[W0], [W1]
;CT01.c,200 :: 		RxTx_Data[6] = Hi(DIG1);
0x0F54	0x208141  	MOV	#lo_addr(_RxTx_Data+6), W1
0x0F56	0x2080D0  	MOV	#lo_addr(_DIG1+1), W0
0x0F58	0x784890  	MOV.B	[W0], [W1]
;CT01.c,201 :: 		RxTx_Data[7] = Lo(DIG1);
0x0F5A	0x208151  	MOV	#lo_addr(_RxTx_Data+7), W1
0x0F5C	0x2080C0  	MOV	#lo_addr(_DIG1), W0
0x0F5E	0x784890  	MOV.B	[W0], [W1]
;CT01.c,202 :: 		ECAN1Write(LSM_ELET_2, RxTx_Data, 8, Can_Send_Flags);    // Enviar dados capturados
0x0F60	0x20008D  	MOV	#8, W13
0x0F62	0x2080EC  	MOV	#lo_addr(_RxTx_Data), W12
0x0F64	0x207DAA  	MOV	#2010, W10
0x0F66	0x20000B  	MOV	#0, W11
0x0F68	0xF8082C  	PUSH	_Can_Send_Flags
0x0F6A	0x07FD8C  	RCALL	_ECAN1Write
0x0F6C	0xB1002F  	SUB	#2, W15
;CT01.c,205 :: 		RxTx_Data[0] = Hi(PGA0);
0x0F6E	0x2080E1  	MOV	#lo_addr(_RxTx_Data), W1
0x0F70	0x208390  	MOV	#lo_addr(_PGA0+1), W0
0x0F72	0x784890  	MOV.B	[W0], [W1]
;CT01.c,206 :: 		RxTx_Data[1] = Lo(PGA0);
0x0F74	0x2080F1  	MOV	#lo_addr(_RxTx_Data+1), W1
0x0F76	0x208380  	MOV	#lo_addr(_PGA0), W0
0x0F78	0x784890  	MOV.B	[W0], [W1]
;CT01.c,207 :: 		RxTx_Data[2] = Hi(PGA1);
0x0F7A	0x208101  	MOV	#lo_addr(_RxTx_Data+2), W1
0x0F7C	0x2083D0  	MOV	#lo_addr(_PGA1+1), W0
0x0F7E	0x784890  	MOV.B	[W0], [W1]
;CT01.c,208 :: 		RxTx_Data[3] = Lo(PGA1);
0x0F80	0x208111  	MOV	#lo_addr(_RxTx_Data+3), W1
0x0F82	0x2083C0  	MOV	#lo_addr(_PGA1), W0
0x0F84	0x784890  	MOV.B	[W0], [W1]
;CT01.c,209 :: 		RxTx_Data[4] = Hi(PGA2);
0x0F86	0x208121  	MOV	#lo_addr(_RxTx_Data+4), W1
0x0F88	0x208330  	MOV	#lo_addr(_PGA2+1), W0
0x0F8A	0x784890  	MOV.B	[W0], [W1]
;CT01.c,210 :: 		RxTx_Data[5] = Lo(PGA2);
0x0F8C	0x208131  	MOV	#lo_addr(_RxTx_Data+5), W1
0x0F8E	0x208320  	MOV	#lo_addr(_PGA2), W0
0x0F90	0x784890  	MOV.B	[W0], [W1]
;CT01.c,211 :: 		RxTx_Data[6] = Hi(PGA3);
0x0F92	0x208141  	MOV	#lo_addr(_RxTx_Data+6), W1
0x0F94	0x208370  	MOV	#lo_addr(_PGA3+1), W0
0x0F96	0x784890  	MOV.B	[W0], [W1]
;CT01.c,212 :: 		RxTx_Data[7] = Lo(PGA3);
0x0F98	0x208151  	MOV	#lo_addr(_RxTx_Data+7), W1
0x0F9A	0x208360  	MOV	#lo_addr(_PGA3), W0
0x0F9C	0x784890  	MOV.B	[W0], [W1]
;CT01.c,213 :: 		ECAN1Write(LSM_PGA_1, RxTx_Data, 8, Can_Send_Flags);    // Enviar dados capturados
0x0F9E	0x20008D  	MOV	#8, W13
0x0FA0	0x2080EC  	MOV	#lo_addr(_RxTx_Data), W12
0x0FA2	0x207E4A  	MOV	#2020, W10
0x0FA4	0x20000B  	MOV	#0, W11
0x0FA6	0xF8082C  	PUSH	_Can_Send_Flags
0x0FA8	0x07FD6D  	RCALL	_ECAN1Write
0x0FAA	0xB1002F  	SUB	#2, W15
;CT01.c,217 :: 		RxTx_Data[0] = Hi(PGA4);
0x0FAC	0x2080E1  	MOV	#lo_addr(_RxTx_Data), W1
0x0FAE	0x208190  	MOV	#lo_addr(_PGA4+1), W0
0x0FB0	0x784890  	MOV.B	[W0], [W1]
;CT01.c,218 :: 		RxTx_Data[1] = Lo(PGA4);
0x0FB2	0x2080F1  	MOV	#lo_addr(_RxTx_Data+1), W1
0x0FB4	0x208180  	MOV	#lo_addr(_PGA4), W0
0x0FB6	0x784890  	MOV.B	[W0], [W1]
;CT01.c,219 :: 		RxTx_Data[2] = Hi(PGA5);
0x0FB8	0x208101  	MOV	#lo_addr(_RxTx_Data+2), W1
0x0FBA	0x2081D0  	MOV	#lo_addr(_PGA5+1), W0
0x0FBC	0x784890  	MOV.B	[W0], [W1]
;CT01.c,220 :: 		RxTx_Data[3] = Lo(PGA5);
0x0FBE	0x208111  	MOV	#lo_addr(_RxTx_Data+3), W1
0x0FC0	0x2081C0  	MOV	#lo_addr(_PGA5), W0
0x0FC2	0x784890  	MOV.B	[W0], [W1]
;CT01.c,221 :: 		RxTx_Data[4] = PGA_01_Gain;
0x0FC4	0x208121  	MOV	#lo_addr(_RxTx_Data+4), W1
0x0FC6	0x208160  	MOV	#lo_addr(_PGA_01_Gain), W0
0x0FC8	0x784890  	MOV.B	[W0], [W1]
;CT01.c,222 :: 		RxTx_Data[5] = PGA_23_Gain;
0x0FCA	0x208131  	MOV	#lo_addr(_RxTx_Data+5), W1
0x0FCC	0x2080B0  	MOV	#lo_addr(_PGA_23_Gain), W0
0x0FCE	0x784890  	MOV.B	[W0], [W1]
;CT01.c,223 :: 		RxTx_Data[6] = PGA_45_Gain;
0x0FD0	0x208141  	MOV	#lo_addr(_RxTx_Data+6), W1
0x0FD2	0x2080A0  	MOV	#lo_addr(_PGA_45_Gain), W0
0x0FD4	0x784890  	MOV.B	[W0], [W1]
;CT01.c,224 :: 		ECAN1Write(LSM_PGA_2, RxTx_Data, 7, Can_Send_Flags);    // Enviar dados capturados
0x0FD6	0x20007D  	MOV	#7, W13
0x0FD8	0x2080EC  	MOV	#lo_addr(_RxTx_Data), W12
0x0FDA	0x207EEA  	MOV	#2030, W10
0x0FDC	0x20000B  	MOV	#0, W11
0x0FDE	0xF8082C  	PUSH	_Can_Send_Flags
0x0FE0	0x07FD51  	RCALL	_ECAN1Write
0x0FE2	0xB1002F  	SUB	#2, W15
;CT01.c,232 :: 		}
0x0FE4	0x37FF2D  	BRA	L_main10
;CT01.c,233 :: 		}
L_end_main:
L__main_end_loop:
0x0FE6	0x37FFFF  	BRA	L__main_end_loop
; end of _main
_InitClock:
;Inicializacoes_LSM.c,20 :: 		void InitClock()
;Inicializacoes_LSM.c,24 :: 		CLKDIV &= 0xFFE0;   //Zera os bits do PLL prescaler que serão modificados
0x0BB4	0x2FFE01  	MOV	#65504, W1
0x0BB6	0x207440  	MOV	#lo_addr(CLKDIV), W0
0x0BB8	0x608810  	AND	W1, [W0], [W0]
;Inicializacoes_LSM.c,25 :: 		CLKDIV |= 0x0003;   //PLL prescaler = N1 = 5
0x0BBA	0x200031  	MOV	#3, W1
0x0BBC	0x207440  	MOV	#lo_addr(CLKDIV), W0
0x0BBE	0x708810  	IOR	W1, [W0], [W0]
;Inicializacoes_LSM.c,26 :: 		PLLFBD = 38;        //PLL multiplier = M = 40
0x0BC0	0x200260  	MOV	#38, W0
0x0BC2	0xB7A746  	MOV	WREG, PLLFBD
;Inicializacoes_LSM.c,27 :: 		CLKDIV &= 0xFF3F;   //PLL postscaler = N2 = 2
0x0BC4	0x2FF3F1  	MOV	#65343, W1
0x0BC6	0x207440  	MOV	#lo_addr(CLKDIV), W0
0x0BC8	0x608810  	AND	W1, [W0], [W0]
;Inicializacoes_LSM.c,52 :: 		MOV #0x743, w1         ;note memory address of OSSCONH address
0x0BCA	0x207431  	MOV	#1859, W1
;Inicializacoes_LSM.c,53 :: 		MOV.B #0b011, w0
0x0BCC	0xB3C030  	MOV.B	#3, W0
;Inicializacoes_LSM.c,54 :: 		MOV #0x78, w2
0x0BCE	0x200782  	MOV	#120, W2
;Inicializacoes_LSM.c,55 :: 		MOV #0x9A, w3
0x0BD0	0x2009A3  	MOV	#154, W3
;Inicializacoes_LSM.c,56 :: 		MOV.B w2, [w1]
0x0BD2	0x784882  	MOV.B	W2, [W1]
;Inicializacoes_LSM.c,57 :: 		MOV.B w3, [w1]
0x0BD4	0x784883  	MOV.B	W3, [W1]
;Inicializacoes_LSM.c,58 :: 		MOV.B w0, [w1]
0x0BD6	0x784880  	MOV.B	W0, [W1]
;Inicializacoes_LSM.c,60 :: 		MOV #0x742, w1         ;note memory address of OSSCONL address
0x0BD8	0x207421  	MOV	#1858, W1
;Inicializacoes_LSM.c,61 :: 		MOV.B #0x03, w0
0x0BDA	0xB3C030  	MOV.B	#3, W0
;Inicializacoes_LSM.c,62 :: 		MOV #0x46, w2
0x0BDC	0x200462  	MOV	#70, W2
;Inicializacoes_LSM.c,63 :: 		MOV #0x57, w3
0x0BDE	0x200573  	MOV	#87, W3
;Inicializacoes_LSM.c,64 :: 		MOV.B w2, [w1]
0x0BE0	0x784882  	MOV.B	W2, [W1]
;Inicializacoes_LSM.c,65 :: 		MOV.B w3, [w1]
0x0BE2	0x784883  	MOV.B	W3, [W1]
;Inicializacoes_LSM.c,66 :: 		MOV.B w0, [w1]
0x0BE4	0x784880  	MOV.B	W0, [W1]
;Inicializacoes_LSM.c,67 :: 		NOP
0x0BE6	0x000000  	NOP
;Inicializacoes_LSM.c,68 :: 		NOP
0x0BE8	0x000000  	NOP
;Inicializacoes_LSM.c,76 :: 		}
L_end_InitClock:
0x0BEA	0x060000  	RETURN
; end of _InitClock
_InitPorts:
;Inicializacoes_LSM.c,79 :: 		void InitPorts()
;Inicializacoes_LSM.c,82 :: 		AD1PCFGL = 0x1800;
0x0D0E	0x781F8A  	PUSH	W10
0x0D10	0x781F8B  	PUSH	W11
0x0D12	0x781F8C  	PUSH	W12
0x0D14	0x218000  	MOV	#6144, W0
0x0D16	0xB7A32C  	MOV	WREG, AD1PCFGL
;Inicializacoes_LSM.c,85 :: 		TRISA0_bit  = 1;        //AN0 - GPIN0
0x0D18	0xA802C0  	BSET	TRISA0_bit, #0
;Inicializacoes_LSM.c,86 :: 		TRISA1_bit  = 1;        //AN1 - GPIN1
0x0D1A	0xA822C0  	BSET	TRISA1_bit, #1
;Inicializacoes_LSM.c,87 :: 		TRISB0_bit  = 1;        //AN2 - GPIN2
0x0D1C	0xA802C8  	BSET	TRISB0_bit, #0
;Inicializacoes_LSM.c,88 :: 		TRISB1_bit  = 1;        //AN3 - GPIN3
0x0D1E	0xA822C8  	BSET	TRISB1_bit, #1
;Inicializacoes_LSM.c,89 :: 		TRISB2_bit  = 1;        //AN4 - GPIN4
0x0D20	0xA842C8  	BSET	TRISB2_bit, #2
;Inicializacoes_LSM.c,90 :: 		TRISB3_bit  = 1;        //AN5 - GPIN5
0x0D22	0xA862C8  	BSET	TRISB3_bit, #3
;Inicializacoes_LSM.c,91 :: 		TRISC0_bit  = 1;        //AN6 - ITELEMETRIA
0x0D24	0xA802D0  	BSET	TRISC0_bit, #0
;Inicializacoes_LSM.c,92 :: 		TRISB15_bit = 1;        //AN9 - PGA_OUT
0x0D26	0xA8E2C9  	BSET	TRISB15_bit, #15
;Inicializacoes_LSM.c,95 :: 		TRISA8_bit  = 0;        //LED
0x0D28	0xA902C1  	BCLR	TRISA8_bit, #8
;Inicializacoes_LSM.c,96 :: 		TRISA9_bit  = 1;        //Botão na caixa
0x0D2A	0xA822C1  	BSET	TRISA9_bit, #9
;Inicializacoes_LSM.c,97 :: 		TRISB7_bit  = 1;        //INT0 / RP7 / CN23 - Entrada de Rotação - DIG1
0x0D2C	0xA8E2C8  	BSET	TRISB7_bit, #7
;Inicializacoes_LSM.c,98 :: 		TRISB10_bit = 0;        //CS   - Cartão SD
0x0D2E	0xA942C9  	BCLR	TRISB10_bit, #10
;Inicializacoes_LSM.c,99 :: 		TRISB11_bit = 0;        //SDO2 - Cartão SD
0x0D30	0xA962C9  	BCLR	TRISB11_bit, #11
;Inicializacoes_LSM.c,100 :: 		TRISB12_bit = 0;        //SCK2 - Cartão SD
0x0D32	0xA982C9  	BCLR	TRISB12_bit, #12
;Inicializacoes_LSM.c,101 :: 		TRISB13_bit = 1;        //SDI2 - Cartão SD
0x0D34	0xA8A2C9  	BSET	TRISB13_bit, #13
;Inicializacoes_LSM.c,102 :: 		TRISC3_bit  = 0;        //SCK  - PGA
0x0D36	0xA962D0  	BCLR	TRISC3_bit, #3
;Inicializacoes_LSM.c,103 :: 		TRISC4_bit  = 0;        //SDO  - PGA
0x0D38	0xA982D0  	BCLR	TRISC4_bit, #4
;Inicializacoes_LSM.c,104 :: 		TRISC5_bit  = 0;        //CS   - PGA
0x0D3A	0xA9A2D0  	BCLR	TRISC5_bit, #5
;Inicializacoes_LSM.c,105 :: 		TRISC8_bit  = 0;        //C1TX - CanBus
0x0D3C	0xA902D1  	BCLR	TRISC8_bit, #8
;Inicializacoes_LSM.c,106 :: 		TRISC9_bit  = 1;        //C1RX - CanBus
0x0D3E	0xA822D1  	BSET	TRISC9_bit, #9
;Inicializacoes_LSM.c,108 :: 		Unlock_IOLOCK();
0x0D40	0x07FE1D  	RCALL	_Unlock_IOLOCK
;Inicializacoes_LSM.c,109 :: 		PPS_Mapping(19, _OUTPUT, _SCK1OUT); //Configura o pino 36 como saída do clock do SPI1 - PGA
0x0D42	0xB3C08C  	MOV.B	#8, W12
0x0D44	0xEF2016  	CLR	W11
0x0D46	0xB3C13A  	MOV.B	#19, W10
0x0D48	0x07FE12  	RCALL	_PPS_Mapping
;Inicializacoes_LSM.c,110 :: 		PPS_Mapping(20, _OUTPUT, _SDO1);    //Configura o pino 37 como saída serial do SPI1 - PGA
0x0D4A	0xB3C07C  	MOV.B	#7, W12
0x0D4C	0xEF2016  	CLR	W11
0x0D4E	0xB3C14A  	MOV.B	#20, W10
0x0D50	0x07FE0E  	RCALL	_PPS_Mapping
;Inicializacoes_LSM.c,111 :: 		PPS_Mapping(11, _OUTPUT, _SDO2);    //Configura o pino 9 como saída serial do SPI1 - PGA
0x0D52	0xB3C0AC  	MOV.B	#10, W12
0x0D54	0xEF2016  	CLR	W11
0x0D56	0xB3C0BA  	MOV.B	#11, W10
0x0D58	0x07FE0A  	RCALL	_PPS_Mapping
;Inicializacoes_LSM.c,112 :: 		PPS_Mapping(12, _OUTPUT, _SCK2OUT); //Configura o pino 10 como saída do clock do SPI2  - Cartão SD
0x0D5A	0xB3C0BC  	MOV.B	#11, W12
0x0D5C	0xEF2016  	CLR	W11
0x0D5E	0xB3C0CA  	MOV.B	#12, W10
0x0D60	0x07FE06  	RCALL	_PPS_Mapping
;Inicializacoes_LSM.c,113 :: 		PPS_Mapping(13, _INPUT, _SDI2);     //Configura o pino 9 como entrada serial do SPI2 - Cartão SD
0x0D62	0xB3C12C  	MOV.B	#18, W12
0x0D64	0xB3C01B  	MOV.B	#1, W11
0x0D66	0xB3C0DA  	MOV.B	#13, W10
0x0D68	0x07FE02  	RCALL	_PPS_Mapping
;Inicializacoes_LSM.c,114 :: 		PPS_Mapping(7, _INPUT, _IC1);      //Configura o pino 43 como entrada do Input Capture 1 - Medir RotaçãO (DIG1)
0x0D6A	0xB3C06C  	MOV.B	#6, W12
0x0D6C	0xB3C01B  	MOV.B	#1, W11
0x0D6E	0xB3C07A  	MOV.B	#7, W10
0x0D70	0x07FDFE  	RCALL	_PPS_Mapping
;Inicializacoes_LSM.c,115 :: 		PPS_Mapping(24, _OUTPUT, _C1TX);     //Configura o pino 4 como TX do CAN
0x0D72	0xB3C10C  	MOV.B	#16, W12
0x0D74	0xEF2016  	CLR	W11
0x0D76	0xB3C18A  	MOV.B	#24, W10
0x0D78	0x07FDFA  	RCALL	_PPS_Mapping
;Inicializacoes_LSM.c,116 :: 		PPS_Mapping(25, _INPUT, _CIRX);      //Configura o pino 5 como RX da CAN
0x0D7A	0xB3C18C  	MOV.B	#24, W12
0x0D7C	0xB3C01B  	MOV.B	#1, W11
0x0D7E	0xB3C19A  	MOV.B	#25, W10
0x0D80	0x07FDF6  	RCALL	_PPS_Mapping
;Inicializacoes_LSM.c,117 :: 		Lock_IOLOCK();
0x0D82	0x07FA3E  	RCALL	_Lock_IOLOCK
;Inicializacoes_LSM.c,118 :: 		}
L_end_InitPorts:
0x0D84	0x78064F  	POP	W12
0x0D86	0x7805CF  	POP	W11
0x0D88	0x78054F  	POP	W10
0x0D8A	0x060000  	RETURN
; end of _InitPorts
_Unlock_IOLOCK:
0x097C	0xFA0000  	LNK	#0
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,99 :: 		
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,100 :: 		
0x097E	0x207421  	MOV	#lo_addr(OSCCON), W1
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,101 :: 		
0x0980	0x200462  	MOV	#70, W2
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,102 :: 		
0x0982	0x200573  	MOV	#87, W3
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,104 :: 		
0x0984	0x784882  	MOV.B	W2, [W1]
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,105 :: 		
0x0986	0x784883  	MOV.B	W3, [W1]
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,107 :: 		
0x0988	0xA9C742  	BCLR	IOLOCK_bit, #6
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,108 :: 		
L_end_Unlock_IOLOCK:
0x098A	0xFA8000  	ULNK
0x098C	0x060000  	RETURN
; end of _Unlock_IOLOCK
_PPS_Mapping:
0x096E	0xFA0000  	LNK	#0
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,276 :: 		
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,277 :: 		
0x0970	0x781F8D  	PUSH	W13
0x0972	0x20001D  	MOV	#1, W13
0x0974	0x07FC5A  	RCALL	__Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,278 :: 		
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,277 :: 		
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,278 :: 		
L_end_PPS_Mapping:
0x0976	0x7806CF  	POP	W13
0x0978	0xFA8000  	ULNK
0x097A	0x060000  	RETURN
; end of _PPS_Mapping
__Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping:
0x022A	0xFA0000  	LNK	#0
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,151 :: 		
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,154 :: 		
0x022C	0xE15479  	CP.B	W10, #25
0x022E	0x360002  	BRA LEU	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping0
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping93:
0x0230	0xEF2000  	CLR	W0
0x0232	0x3701C9  	BRA	L_end__PPS_Mapping
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping0:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,157 :: 		
0x0234	0xE15C60  	CP.B	W11, #0
0x0236	0x3A0089  	BRA NZ	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping1
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping94:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,158 :: 		
0x0238	0xE2001A  	CP0	W13
0x023A	0x320001  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping2
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping95:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,159 :: 		
0x023C	0x07039F  	RCALL	_Unlock_IOLOCK
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping2:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,162 :: 		
0x023E	0x37004E  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping3
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,163 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping5:
0x0240	0x206C00  	MOV	#lo_addr(RPOR0), W0
0x0242	0x78480C  	MOV.B	W12, [W0]
0x0244	0x37007F  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,164 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping6:
0x0246	0x206C10  	MOV	#lo_addr(RPOR0+1), W0
0x0248	0x78480C  	MOV.B	W12, [W0]
0x024A	0x37007C  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,165 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping7:
0x024C	0x206C20  	MOV	#lo_addr(RPOR1), W0
0x024E	0x78480C  	MOV.B	W12, [W0]
0x0250	0x370079  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,166 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping8:
0x0252	0x206C30  	MOV	#lo_addr(RPOR1+1), W0
0x0254	0x78480C  	MOV.B	W12, [W0]
0x0256	0x370076  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,167 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping9:
0x0258	0x206C40  	MOV	#lo_addr(RPOR2), W0
0x025A	0x78480C  	MOV.B	W12, [W0]
0x025C	0x370073  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,168 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping10:
0x025E	0x206C50  	MOV	#lo_addr(RPOR2+1), W0
0x0260	0x78480C  	MOV.B	W12, [W0]
0x0262	0x370070  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,169 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping11:
0x0264	0x206C60  	MOV	#lo_addr(RPOR3), W0
0x0266	0x78480C  	MOV.B	W12, [W0]
0x0268	0x37006D  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,170 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping12:
0x026A	0x206C70  	MOV	#lo_addr(RPOR3+1), W0
0x026C	0x78480C  	MOV.B	W12, [W0]
0x026E	0x37006A  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,171 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping13:
0x0270	0x206C80  	MOV	#lo_addr(RPOR4), W0
0x0272	0x78480C  	MOV.B	W12, [W0]
0x0274	0x370067  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,172 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping14:
0x0276	0x206C90  	MOV	#lo_addr(RPOR4+1), W0
0x0278	0x78480C  	MOV.B	W12, [W0]
0x027A	0x370064  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,173 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping15:
0x027C	0x206CA0  	MOV	#lo_addr(RPOR5), W0
0x027E	0x78480C  	MOV.B	W12, [W0]
0x0280	0x370061  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,174 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping16:
0x0282	0x206CB0  	MOV	#lo_addr(RPOR5+1), W0
0x0284	0x78480C  	MOV.B	W12, [W0]
0x0286	0x37005E  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,175 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping17:
0x0288	0x206CC0  	MOV	#lo_addr(RPOR6), W0
0x028A	0x78480C  	MOV.B	W12, [W0]
0x028C	0x37005B  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,176 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping18:
0x028E	0x206CD0  	MOV	#lo_addr(RPOR6+1), W0
0x0290	0x78480C  	MOV.B	W12, [W0]
0x0292	0x370058  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,177 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping19:
0x0294	0x206CE0  	MOV	#lo_addr(RPOR7), W0
0x0296	0x78480C  	MOV.B	W12, [W0]
0x0298	0x370055  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,178 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping20:
0x029A	0x206CF0  	MOV	#lo_addr(RPOR7+1), W0
0x029C	0x78480C  	MOV.B	W12, [W0]
0x029E	0x370052  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,179 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping21:
0x02A0	0x206D00  	MOV	#lo_addr(RPOR8), W0
0x02A2	0x78480C  	MOV.B	W12, [W0]
0x02A4	0x37004F  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,180 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping22:
0x02A6	0x206D10  	MOV	#lo_addr(RPOR8+1), W0
0x02A8	0x78480C  	MOV.B	W12, [W0]
0x02AA	0x37004C  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,181 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping23:
0x02AC	0x206D20  	MOV	#lo_addr(RPOR9), W0
0x02AE	0x78480C  	MOV.B	W12, [W0]
0x02B0	0x370049  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,182 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping24:
0x02B2	0x206D30  	MOV	#lo_addr(RPOR9+1), W0
0x02B4	0x78480C  	MOV.B	W12, [W0]
0x02B6	0x370046  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,183 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping25:
0x02B8	0x206D40  	MOV	#lo_addr(RPOR10), W0
0x02BA	0x78480C  	MOV.B	W12, [W0]
0x02BC	0x370043  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,184 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping26:
0x02BE	0x206D50  	MOV	#lo_addr(RPOR10+1), W0
0x02C0	0x78480C  	MOV.B	W12, [W0]
0x02C2	0x370040  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,185 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping27:
0x02C4	0x206D60  	MOV	#lo_addr(RPOR11), W0
0x02C6	0x78480C  	MOV.B	W12, [W0]
0x02C8	0x37003D  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,186 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping28:
0x02CA	0x206D70  	MOV	#lo_addr(RPOR11+1), W0
0x02CC	0x78480C  	MOV.B	W12, [W0]
0x02CE	0x37003A  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,187 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping29:
0x02D0	0x206D80  	MOV	#lo_addr(RPOR12), W0
0x02D2	0x78480C  	MOV.B	W12, [W0]
0x02D4	0x370037  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,188 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping30:
0x02D6	0x206D90  	MOV	#lo_addr(RPOR12+1), W0
0x02D8	0x78480C  	MOV.B	W12, [W0]
0x02DA	0x370034  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,189 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping3:
0x02DC	0xE15460  	CP.B	W10, #0
0x02DE	0x32FFB0  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping5
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping96:
0x02E0	0xE15461  	CP.B	W10, #1
0x02E2	0x32FFB1  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping6
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping97:
0x02E4	0xE15462  	CP.B	W10, #2
0x02E6	0x32FFB2  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping7
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping98:
0x02E8	0xE15463  	CP.B	W10, #3
0x02EA	0x32FFB3  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping8
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping99:
0x02EC	0xE15464  	CP.B	W10, #4
0x02EE	0x32FFB4  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping9
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping100:
0x02F0	0xE15465  	CP.B	W10, #5
0x02F2	0x32FFB5  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping10
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping101:
0x02F4	0xE15466  	CP.B	W10, #6
0x02F6	0x32FFB6  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping11
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping102:
0x02F8	0xE15467  	CP.B	W10, #7
0x02FA	0x32FFB7  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping12
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping103:
0x02FC	0xE15468  	CP.B	W10, #8
0x02FE	0x32FFB8  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping13
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping104:
0x0300	0xE15469  	CP.B	W10, #9
0x0302	0x32FFB9  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping14
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping105:
0x0304	0xE1546A  	CP.B	W10, #10
0x0306	0x32FFBA  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping15
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping106:
0x0308	0xE1546B  	CP.B	W10, #11
0x030A	0x32FFBB  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping16
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping107:
0x030C	0xE1546C  	CP.B	W10, #12
0x030E	0x32FFBC  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping17
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping108:
0x0310	0xE1546D  	CP.B	W10, #13
0x0312	0x32FFBD  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping18
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping109:
0x0314	0xE1546E  	CP.B	W10, #14
0x0316	0x32FFBE  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping19
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping110:
0x0318	0xE1546F  	CP.B	W10, #15
0x031A	0x32FFBF  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping20
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping111:
0x031C	0xE15470  	CP.B	W10, #16
0x031E	0x32FFC0  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping21
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping112:
0x0320	0xE15471  	CP.B	W10, #17
0x0322	0x32FFC1  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping22
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping113:
0x0324	0xE15472  	CP.B	W10, #18
0x0326	0x32FFC2  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping23
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping114:
0x0328	0xE15473  	CP.B	W10, #19
0x032A	0x32FFC3  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping24
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping115:
0x032C	0xE15474  	CP.B	W10, #20
0x032E	0x32FFC4  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping25
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping116:
0x0330	0xE15475  	CP.B	W10, #21
0x0332	0x32FFC5  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping26
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping117:
0x0334	0xE15476  	CP.B	W10, #22
0x0336	0x32FFC6  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping27
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping118:
0x0338	0xE15477  	CP.B	W10, #23
0x033A	0x32FFC7  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping28
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping119:
0x033C	0xE15478  	CP.B	W10, #24
0x033E	0x32FFC8  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping29
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping120:
0x0340	0xE15479  	CP.B	W10, #25
0x0342	0x32FFC9  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping30
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping121:
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,190 :: 		
0x0344	0xE2001A  	CP0	W13
0x0346	0x320001  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping31
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping122:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,191 :: 		
0x0348	0x07FF5B  	RCALL	_Lock_IOLOCK
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping31:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,192 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping1:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,194 :: 		
0x034A	0xE15C61  	CP.B	W11, #1
0x034C	0x3A0084  	BRA NZ	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping32
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping123:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,195 :: 		
0x034E	0xE2001A  	CP0	W13
0x0350	0x320001  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping33
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping124:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,196 :: 		
0x0352	0x070314  	RCALL	_Unlock_IOLOCK
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping33:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,197 :: 		
0x0354	0x37004B  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping34
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,199 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping36:
0x0356	0x206810  	MOV	#lo_addr(RPINR0+1), W0
0x0358	0x78480A  	MOV.B	W10, [W0]
0x035A	0x37007A  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,200 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping37:
0x035C	0x206820  	MOV	#lo_addr(RPINR1), W0
0x035E	0x78480A  	MOV.B	W10, [W0]
0x0360	0x370077  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,201 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping38:
0x0362	0x206860  	MOV	#lo_addr(RPINR3), W0
0x0364	0x78480A  	MOV.B	W10, [W0]
0x0366	0x370074  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,202 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping39:
0x0368	0x206870  	MOV	#lo_addr(RPINR3+1), W0
0x036A	0x78480A  	MOV.B	W10, [W0]
0x036C	0x370071  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,203 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping40:
0x036E	0x206880  	MOV	#lo_addr(RPINR4), W0
0x0370	0x78480A  	MOV.B	W10, [W0]
0x0372	0x37006E  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,204 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping41:
0x0374	0x206890  	MOV	#lo_addr(RPINR4+1), W0
0x0376	0x78480A  	MOV.B	W10, [W0]
0x0378	0x37006B  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,205 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping42:
0x037A	0x2068E0  	MOV	#lo_addr(RPINR7), W0
0x037C	0x78480A  	MOV.B	W10, [W0]
0x037E	0x370068  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,206 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping43:
0x0380	0x2068F0  	MOV	#lo_addr(RPINR7+1), W0
0x0382	0x78480A  	MOV.B	W10, [W0]
0x0384	0x370065  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,207 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping44:
0x0386	0x206940  	MOV	#lo_addr(RPINR10), W0
0x0388	0x78480A  	MOV.B	W10, [W0]
0x038A	0x370062  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,208 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping45:
0x038C	0x206950  	MOV	#lo_addr(RPINR10+1), W0
0x038E	0x78480A  	MOV.B	W10, [W0]
0x0390	0x37005F  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,209 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping46:
0x0392	0x206960  	MOV	#lo_addr(RPINR11), W0
0x0394	0x78480A  	MOV.B	W10, [W0]
0x0396	0x37005C  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,210 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping47:
0x0398	0x206A40  	MOV	#lo_addr(RPINR18), W0
0x039A	0x78480A  	MOV.B	W10, [W0]
0x039C	0x370059  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,211 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping48:
0x039E	0x206A50  	MOV	#lo_addr(RPINR18+1), W0
0x03A0	0x78480A  	MOV.B	W10, [W0]
0x03A2	0x370056  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,212 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping49:
0x03A4	0x206A60  	MOV	#lo_addr(RPINR19), W0
0x03A6	0x78480A  	MOV.B	W10, [W0]
0x03A8	0x370053  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,213 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping50:
0x03AA	0x206A70  	MOV	#lo_addr(RPINR19+1), W0
0x03AC	0x78480A  	MOV.B	W10, [W0]
0x03AE	0x370050  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,214 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping51:
0x03B0	0x206A80  	MOV	#lo_addr(RPINR20), W0
0x03B2	0x78480A  	MOV.B	W10, [W0]
0x03B4	0x37004D  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,215 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping52:
0x03B6	0x206A90  	MOV	#lo_addr(RPINR20+1), W0
0x03B8	0x78480A  	MOV.B	W10, [W0]
0x03BA	0x37004A  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,216 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping53:
0x03BC	0x206AA0  	MOV	#lo_addr(RPINR21), W0
0x03BE	0x78480A  	MOV.B	W10, [W0]
0x03C0	0x370047  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,217 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping54:
0x03C2	0x206AC0  	MOV	#lo_addr(RPINR22), W0
0x03C4	0x78480A  	MOV.B	W10, [W0]
0x03C6	0x370044  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,218 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping55:
0x03C8	0x206AD0  	MOV	#lo_addr(RPINR22+1), W0
0x03CA	0x78480A  	MOV.B	W10, [W0]
0x03CC	0x370041  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,219 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping56:
0x03CE	0x206AE0  	MOV	#lo_addr(RPINR23), W0
0x03D0	0x78480A  	MOV.B	W10, [W0]
0x03D2	0x37003E  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,220 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping57:
0x03D4	0x206B00  	MOV	#lo_addr(RPINR24), W0
0x03D6	0x78480A  	MOV.B	W10, [W0]
0x03D8	0x37003B  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,221 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping58:
0x03DA	0x206B10  	MOV	#lo_addr(RPINR24+1), W0
0x03DC	0x78480A  	MOV.B	W10, [W0]
0x03DE	0x370038  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,222 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping59:
0x03E0	0x206B20  	MOV	#lo_addr(RPINR25), W0
0x03E2	0x78480A  	MOV.B	W10, [W0]
0x03E4	0x370035  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,224 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping60:
0x03E6	0x206B40  	MOV	#lo_addr(RPINR26), W0
0x03E8	0x78480A  	MOV.B	W10, [W0]
0x03EA	0x370032  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,226 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping34:
0x03EC	0xE16460  	CP.B	W12, #0
0x03EE	0x32FFB3  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping36
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping125:
0x03F0	0xE16461  	CP.B	W12, #1
0x03F2	0x32FFB4  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping37
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping126:
0x03F4	0xE16462  	CP.B	W12, #2
0x03F6	0x32FFB5  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping38
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping127:
0x03F8	0xE16463  	CP.B	W12, #3
0x03FA	0x32FFB6  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping39
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping128:
0x03FC	0xE16464  	CP.B	W12, #4
0x03FE	0x32FFB7  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping40
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping129:
0x0400	0xE16465  	CP.B	W12, #5
0x0402	0x32FFB8  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping41
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping130:
0x0404	0xE16466  	CP.B	W12, #6
0x0406	0x32FFB9  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping42
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping131:
0x0408	0xE16467  	CP.B	W12, #7
0x040A	0x32FFBA  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping43
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping132:
0x040C	0xE16468  	CP.B	W12, #8
0x040E	0x32FFBB  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping44
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping133:
0x0410	0xE16469  	CP.B	W12, #9
0x0412	0x32FFBC  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping45
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping134:
0x0414	0xE1646A  	CP.B	W12, #10
0x0416	0x32FFBD  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping46
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping135:
0x0418	0xE1646B  	CP.B	W12, #11
0x041A	0x32FFBE  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping47
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping136:
0x041C	0xE1646C  	CP.B	W12, #12
0x041E	0x32FFBF  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping48
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping137:
0x0420	0xE1646D  	CP.B	W12, #13
0x0422	0x32FFC0  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping49
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping138:
0x0424	0xE1646E  	CP.B	W12, #14
0x0426	0x32FFC1  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping50
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping139:
0x0428	0xE1646F  	CP.B	W12, #15
0x042A	0x32FFC2  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping51
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping140:
0x042C	0xE16470  	CP.B	W12, #16
0x042E	0x32FFC3  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping52
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping141:
0x0430	0xE16471  	CP.B	W12, #17
0x0432	0x32FFC4  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping53
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping142:
0x0434	0xE16472  	CP.B	W12, #18
0x0436	0x32FFC5  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping54
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping143:
0x0438	0xE16473  	CP.B	W12, #19
0x043A	0x32FFC6  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping55
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping144:
0x043C	0xE16474  	CP.B	W12, #20
0x043E	0x32FFC7  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping56
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping145:
0x0440	0xE16475  	CP.B	W12, #21
0x0442	0x32FFC8  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping57
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping146:
0x0444	0xE16476  	CP.B	W12, #22
0x0446	0x32FFC9  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping58
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping147:
0x0448	0xE16477  	CP.B	W12, #23
0x044A	0x32FFCA  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping59
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping148:
0x044C	0xE16478  	CP.B	W12, #24
0x044E	0x32FFCB  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping60
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping149:
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,227 :: 		
0x0450	0xE2001A  	CP0	W13
0x0452	0x320001  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping61
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping150:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,228 :: 		
0x0454	0x07FED5  	RCALL	_Lock_IOLOCK
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping61:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,229 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping32:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,242 :: 		
0x0456	0x370082  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping62
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,244 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping64:
0x0458	0xAE0016  	BTSS	W11, #0
0x045A	0xA902C8  	BCLR	TRISB0_bit, #0
0x045C	0xAF0016  	BTSC	W11, #0
0x045E	0xA802C8  	BSET	TRISB0_bit, #0
0x0460	0x3700B1  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,245 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping65:
0x0462	0xAE0016  	BTSS	W11, #0
0x0464	0xA922C8  	BCLR	TRISB1_bit, #1
0x0466	0xAF0016  	BTSC	W11, #0
0x0468	0xA822C8  	BSET	TRISB1_bit, #1
0x046A	0x3700AC  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,246 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping66:
0x046C	0xAE0016  	BTSS	W11, #0
0x046E	0xA942C8  	BCLR	TRISB2_bit, #2
0x0470	0xAF0016  	BTSC	W11, #0
0x0472	0xA842C8  	BSET	TRISB2_bit, #2
0x0474	0x3700A7  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,247 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping67:
0x0476	0xAE0016  	BTSS	W11, #0
0x0478	0xA962C8  	BCLR	TRISB3_bit, #3
0x047A	0xAF0016  	BTSC	W11, #0
0x047C	0xA862C8  	BSET	TRISB3_bit, #3
0x047E	0x3700A2  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,248 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping68:
0x0480	0xAE0016  	BTSS	W11, #0
0x0482	0xA982C8  	BCLR	TRISB4_bit, #4
0x0484	0xAF0016  	BTSC	W11, #0
0x0486	0xA882C8  	BSET	TRISB4_bit, #4
0x0488	0x37009D  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,249 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping69:
0x048A	0xAE0016  	BTSS	W11, #0
0x048C	0xA9A2C8  	BCLR	TRISB5_bit, #5
0x048E	0xAF0016  	BTSC	W11, #0
0x0490	0xA8A2C8  	BSET	TRISB5_bit, #5
0x0492	0x370098  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,250 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping70:
0x0494	0xAE0016  	BTSS	W11, #0
0x0496	0xA9C2C8  	BCLR	TRISB6_bit, #6
0x0498	0xAF0016  	BTSC	W11, #0
0x049A	0xA8C2C8  	BSET	TRISB6_bit, #6
0x049C	0x370093  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,251 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping71:
0x049E	0xAE0016  	BTSS	W11, #0
0x04A0	0xA9E2C8  	BCLR	TRISB7_bit, #7
0x04A2	0xAF0016  	BTSC	W11, #0
0x04A4	0xA8E2C8  	BSET	TRISB7_bit, #7
0x04A6	0x37008E  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,252 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping72:
0x04A8	0xAE0016  	BTSS	W11, #0
0x04AA	0xA902C9  	BCLR	TRISB8_bit, #8
0x04AC	0xAF0016  	BTSC	W11, #0
0x04AE	0xA802C9  	BSET	TRISB8_bit, #8
0x04B0	0x370089  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,253 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping73:
0x04B2	0xAE0016  	BTSS	W11, #0
0x04B4	0xA922C9  	BCLR	TRISB9_bit, #9
0x04B6	0xAF0016  	BTSC	W11, #0
0x04B8	0xA822C9  	BSET	TRISB9_bit, #9
0x04BA	0x370084  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,254 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping74:
0x04BC	0xAE0016  	BTSS	W11, #0
0x04BE	0xA942C9  	BCLR	TRISB10_bit, #10
0x04C0	0xAF0016  	BTSC	W11, #0
0x04C2	0xA842C9  	BSET	TRISB10_bit, #10
0x04C4	0x37007F  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,255 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping75:
0x04C6	0xAE0016  	BTSS	W11, #0
0x04C8	0xA962C9  	BCLR	TRISB11_bit, #11
0x04CA	0xAF0016  	BTSC	W11, #0
0x04CC	0xA862C9  	BSET	TRISB11_bit, #11
0x04CE	0x37007A  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,256 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping76:
0x04D0	0xAE0016  	BTSS	W11, #0
0x04D2	0xA982C9  	BCLR	TRISB12_bit, #12
0x04D4	0xAF0016  	BTSC	W11, #0
0x04D6	0xA882C9  	BSET	TRISB12_bit, #12
0x04D8	0x370075  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,257 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping77:
0x04DA	0xAE0016  	BTSS	W11, #0
0x04DC	0xA9A2C9  	BCLR	TRISB13_bit, #13
0x04DE	0xAF0016  	BTSC	W11, #0
0x04E0	0xA8A2C9  	BSET	TRISB13_bit, #13
0x04E2	0x370070  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,258 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping78:
0x04E4	0xAE0016  	BTSS	W11, #0
0x04E6	0xA9C2C9  	BCLR	TRISB14_bit, #14
0x04E8	0xAF0016  	BTSC	W11, #0
0x04EA	0xA8C2C9  	BSET	TRISB14_bit, #14
0x04EC	0x37006B  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,259 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping79:
0x04EE	0xAE0016  	BTSS	W11, #0
0x04F0	0xA9E2C9  	BCLR	TRISB15_bit, #15
0x04F2	0xAF0016  	BTSC	W11, #0
0x04F4	0xA8E2C9  	BSET	TRISB15_bit, #15
0x04F6	0x370066  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,260 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping80:
0x04F8	0xAE0016  	BTSS	W11, #0
0x04FA	0xA902D0  	BCLR	TRISC0_bit, #0
0x04FC	0xAF0016  	BTSC	W11, #0
0x04FE	0xA802D0  	BSET	TRISC0_bit, #0
0x0500	0x370061  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,261 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping81:
0x0502	0xAE0016  	BTSS	W11, #0
0x0504	0xA922D0  	BCLR	TRISC1_bit, #1
0x0506	0xAF0016  	BTSC	W11, #0
0x0508	0xA822D0  	BSET	TRISC1_bit, #1
0x050A	0x37005C  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,262 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping82:
0x050C	0xAE0016  	BTSS	W11, #0
0x050E	0xA942D0  	BCLR	TRISC2_bit, #2
0x0510	0xAF0016  	BTSC	W11, #0
0x0512	0xA842D0  	BSET	TRISC2_bit, #2
0x0514	0x370057  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,263 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping83:
0x0516	0xAE0016  	BTSS	W11, #0
0x0518	0xA962D0  	BCLR	TRISC3_bit, #3
0x051A	0xAF0016  	BTSC	W11, #0
0x051C	0xA862D0  	BSET	TRISC3_bit, #3
0x051E	0x370052  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,264 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping84:
0x0520	0xAE0016  	BTSS	W11, #0
0x0522	0xA982D0  	BCLR	TRISC4_bit, #4
0x0524	0xAF0016  	BTSC	W11, #0
0x0526	0xA882D0  	BSET	TRISC4_bit, #4
0x0528	0x37004D  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,265 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping85:
0x052A	0xAE0016  	BTSS	W11, #0
0x052C	0xA9A2D0  	BCLR	TRISC5_bit, #5
0x052E	0xAF0016  	BTSC	W11, #0
0x0530	0xA8A2D0  	BSET	TRISC5_bit, #5
0x0532	0x370048  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,266 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping86:
0x0534	0xAE0016  	BTSS	W11, #0
0x0536	0xA9C2D0  	BCLR	TRISC6_bit, #6
0x0538	0xAF0016  	BTSC	W11, #0
0x053A	0xA8C2D0  	BSET	TRISC6_bit, #6
0x053C	0x370043  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,267 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping87:
0x053E	0xAE0016  	BTSS	W11, #0
0x0540	0xA9E2D0  	BCLR	TRISC7_bit, #7
0x0542	0xAF0016  	BTSC	W11, #0
0x0544	0xA8E2D0  	BSET	TRISC7_bit, #7
0x0546	0x37003E  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,268 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping88:
0x0548	0xAE0016  	BTSS	W11, #0
0x054A	0xA902D1  	BCLR	TRISC8_bit, #8
0x054C	0xAF0016  	BTSC	W11, #0
0x054E	0xA802D1  	BSET	TRISC8_bit, #8
0x0550	0x370039  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,269 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping89:
0x0552	0xAE0016  	BTSS	W11, #0
0x0554	0xA922D1  	BCLR	TRISC9_bit, #9
0x0556	0xAF0016  	BTSC	W11, #0
0x0558	0xA822D1  	BSET	TRISC9_bit, #9
0x055A	0x370034  	BRA	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,271 :: 		
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping62:
0x055C	0xE15460  	CP.B	W10, #0
0x055E	0x32FF7C  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping64
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping151:
0x0560	0xE15461  	CP.B	W10, #1
0x0562	0x32FF7F  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping65
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping152:
0x0564	0xE15462  	CP.B	W10, #2
0x0566	0x32FF82  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping66
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping153:
0x0568	0xE15463  	CP.B	W10, #3
0x056A	0x32FF85  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping67
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping154:
0x056C	0xE15464  	CP.B	W10, #4
0x056E	0x32FF88  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping68
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping155:
0x0570	0xE15465  	CP.B	W10, #5
0x0572	0x32FF8B  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping69
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping156:
0x0574	0xE15466  	CP.B	W10, #6
0x0576	0x32FF8E  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping70
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping157:
0x0578	0xE15467  	CP.B	W10, #7
0x057A	0x32FF91  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping71
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping158:
0x057C	0xE15468  	CP.B	W10, #8
0x057E	0x32FF94  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping72
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping159:
0x0580	0xE15469  	CP.B	W10, #9
0x0582	0x32FF97  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping73
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping160:
0x0584	0xE1546A  	CP.B	W10, #10
0x0586	0x32FF9A  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping74
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping161:
0x0588	0xE1546B  	CP.B	W10, #11
0x058A	0x32FF9D  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping75
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping162:
0x058C	0xE1546C  	CP.B	W10, #12
0x058E	0x32FFA0  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping76
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping163:
0x0590	0xE1546D  	CP.B	W10, #13
0x0592	0x32FFA3  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping77
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping164:
0x0594	0xE1546E  	CP.B	W10, #14
0x0596	0x32FFA6  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping78
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping165:
0x0598	0xE1546F  	CP.B	W10, #15
0x059A	0x32FFA9  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping79
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping166:
0x059C	0xE15470  	CP.B	W10, #16
0x059E	0x32FFAC  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping80
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping167:
0x05A0	0xE15471  	CP.B	W10, #17
0x05A2	0x32FFAF  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping81
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping168:
0x05A4	0xE15472  	CP.B	W10, #18
0x05A6	0x32FFB2  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping82
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping169:
0x05A8	0xE15473  	CP.B	W10, #19
0x05AA	0x32FFB5  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping83
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping170:
0x05AC	0xE15474  	CP.B	W10, #20
0x05AE	0x32FFB8  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping84
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping171:
0x05B0	0xE15475  	CP.B	W10, #21
0x05B2	0x32FFBB  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping85
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping172:
0x05B4	0xE15476  	CP.B	W10, #22
0x05B6	0x32FFBE  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping86
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping173:
0x05B8	0xE15477  	CP.B	W10, #23
0x05BA	0x32FFC1  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping87
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping174:
0x05BC	0xE15478  	CP.B	W10, #24
0x05BE	0x32FFC4  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping88
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping175:
0x05C0	0xE15479  	CP.B	W10, #25
0x05C2	0x32FFC7  	BRA Z	L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping89
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping176:
L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63:
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,274 :: 		
0x05C4	0x200FF0  	MOV	#255, W0
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,275 :: 		
L_end__PPS_Mapping:
0x05C6	0xFA8000  	ULNK
0x05C8	0x060000  	RETURN
; end of __Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping
_Lock_IOLOCK:
0x0200	0xFA0000  	LNK	#0
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,110 :: 		
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,111 :: 		
0x0202	0x207421  	MOV	#lo_addr(OSCCON), W1
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,112 :: 		
0x0204	0x200462  	MOV	#70, W2
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,113 :: 		
0x0206	0x200573  	MOV	#87, W3
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,115 :: 		
0x0208	0x784882  	MOV.B	W2, [W1]
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,116 :: 		
0x020A	0x784883  	MOV.B	W3, [W1]
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,118 :: 		
0x020C	0xA8C742  	BSET	IOLOCK_bit, #6
;__Lib_PPS_p33FJ_GP_02_04_DPC44A.c,119 :: 		
L_end_Lock_IOLOCK:
0x020E	0xFA8000  	ULNK
0x0210	0x060000  	RETURN
; end of _Lock_IOLOCK
_InitTimersCapture:
;Inicializacoes_LSM.c,174 :: 		void InitTimersCapture()
;Inicializacoes_LSM.c,177 :: 		T2CONbits.TCKPS = 0b11; //1:256 prescaler(Período de 6,4us e estouro em 419ms)
0x0CAE	0x201100  	MOV	#lo_addr(T2CONbits), W0
0x0CB0	0x784090  	MOV.B	[W0], W1
0x0CB2	0xB3C300  	MOV.B	#48, W0
0x0CB4	0x70C080  	IOR.B	W1, W0, W1
0x0CB6	0x201100  	MOV	#lo_addr(T2CONbits), W0
0x0CB8	0x784801  	MOV.B	W1, [W0]
;Inicializacoes_LSM.c,178 :: 		T2CONbits.T32 = 0;      //Funciona como um timer de 16bits
0x0CBA	0xA96110  	BCLR	T2CONbits, #3
;Inicializacoes_LSM.c,179 :: 		T2CONbits.TCS = 0;      //Clock interno (Fosc/2)
0x0CBC	0xA92110  	BCLR	T2CONbits, #1
;Inicializacoes_LSM.c,180 :: 		T2CONbits.TON = 1;      //Liga o Timer 2
0x0CBE	0xA8E111  	BSET	T2CONbits, #15
;Inicializacoes_LSM.c,183 :: 		IC1CONbits.ICM=0b00; // Desabilita módulo Input Capture 1
0x0CC0	0x201420  	MOV	#lo_addr(IC1CONbits), W0
0x0CC2	0x784090  	MOV.B	[W0], W1
0x0CC4	0xB3CF80  	MOV.B	#248, W0
0x0CC6	0x60C080  	AND.B	W1, W0, W1
0x0CC8	0x201420  	MOV	#lo_addr(IC1CONbits), W0
0x0CCA	0x784801  	MOV.B	W1, [W0]
;Inicializacoes_LSM.c,184 :: 		IC1CONbits.ICTMR= 1; // Seleciona Timer2 como base de tempo do IC1
0x0CCC	0xA8E142  	BSET	IC1CONbits, #7
;Inicializacoes_LSM.c,185 :: 		IC1CONbits.ICI= 0b01; // Interrupt on every second capture event
0x0CCE	0xB3C200  	MOV.B	#32, W0
0x0CD0	0x784080  	MOV.B	W0, W1
0x0CD2	0x201420  	MOV	#lo_addr(IC1CONbits), W0
0x0CD4	0x68C090  	XOR.B	W1, [W0], W1
0x0CD6	0xB3C600  	MOV.B	#96, W0
0x0CD8	0x60C080  	AND.B	W1, W0, W1
0x0CDA	0x201420  	MOV	#lo_addr(IC1CONbits), W0
0x0CDC	0x68C090  	XOR.B	W1, [W0], W1
0x0CDE	0x201420  	MOV	#lo_addr(IC1CONbits), W0
0x0CE0	0x784801  	MOV.B	W1, [W0]
;Inicializacoes_LSM.c,186 :: 		IC1CONbits.ICM= 0b011; // Generate capture event on every Rising edge
0x0CE2	0xB3C030  	MOV.B	#3, W0
0x0CE4	0x784080  	MOV.B	W0, W1
0x0CE6	0x201420  	MOV	#lo_addr(IC1CONbits), W0
0x0CE8	0x68C090  	XOR.B	W1, [W0], W1
0x0CEA	0x60C0E7  	AND.B	W1, #7, W1
0x0CEC	0x201420  	MOV	#lo_addr(IC1CONbits), W0
0x0CEE	0x68C090  	XOR.B	W1, [W0], W1
0x0CF0	0x201420  	MOV	#lo_addr(IC1CONbits), W0
0x0CF2	0x784801  	MOV.B	W1, [W0]
;Inicializacoes_LSM.c,189 :: 		IPC0bits.IC1IP = 2; // Setup IC1 interrupt priority level
0x0CF4	0xB3C200  	MOV.B	#32, W0
0x0CF6	0x784080  	MOV.B	W0, W1
0x0CF8	0x200A40  	MOV	#lo_addr(IPC0bits), W0
0x0CFA	0x68C090  	XOR.B	W1, [W0], W1
0x0CFC	0xB3C700  	MOV.B	#112, W0
0x0CFE	0x60C080  	AND.B	W1, W0, W1
0x0D00	0x200A40  	MOV	#lo_addr(IPC0bits), W0
0x0D02	0x68C090  	XOR.B	W1, [W0], W1
0x0D04	0x200A40  	MOV	#lo_addr(IPC0bits), W0
0x0D06	0x784801  	MOV.B	W1, [W0]
;Inicializacoes_LSM.c,190 :: 		IFS0bits.IC1IF = 0; // Clear IC1 Interrupt Status Flag
0x0D08	0xA92084  	BCLR	IFS0bits, #1
;Inicializacoes_LSM.c,191 :: 		IEC0bits.IC1IE = 1; // Enable IC1 interrupt
0x0D0A	0xA82094  	BSET	IEC0bits, #1
;Inicializacoes_LSM.c,193 :: 		}
L_end_InitTimersCapture:
0x0D0C	0x060000  	RETURN
; end of _InitTimersCapture
_InitCan:
;Inicializacoes_LSM.c,124 :: 		void InitCan()
;Inicializacoes_LSM.c,128 :: 		IFS0=0;
0x0C24	0x781F8A  	PUSH	W10
0x0C26	0x781F8B  	PUSH	W11
0x0C28	0x781F8C  	PUSH	W12
0x0C2A	0x781F8D  	PUSH	W13
0x0C2C	0xEF2084  	CLR	IFS0
;Inicializacoes_LSM.c,129 :: 		IFS1=0;
0x0C2E	0xEF2086  	CLR	IFS1
;Inicializacoes_LSM.c,130 :: 		IFS2=0;
0x0C30	0xEF2088  	CLR	IFS2
;Inicializacoes_LSM.c,131 :: 		IFS3=0;
0x0C32	0xEF208A  	CLR	IFS3
;Inicializacoes_LSM.c,132 :: 		IFS4=0;
0x0C34	0xEF208C  	CLR	IFS4
;Inicializacoes_LSM.c,136 :: 		IEC2bits.C1IE   = 1;                       // enable ECAN1 interrupt
0x0C36	0xA86098  	BSET	IEC2bits, #3
;Inicializacoes_LSM.c,137 :: 		C1INTEbits.TBIE = 1;                       // enable ECAN1 tx interrupt
0x0C38	0xA8040C  	BSET.B	C1INTEbits, #0
;Inicializacoes_LSM.c,138 :: 		C1INTEbits.RBIE = 1;                       // enable ECAN1 rx interrupt
0x0C3A	0xA8240C  	BSET.B	C1INTEbits, #1
;Inicializacoes_LSM.c,140 :: 		Can_Init_Flags = 0;                              //
0x0C3C	0xEF2000  	CLR	W0
0x0C3E	0x884100  	MOV	W0, _Can_Init_Flags
;Inicializacoes_LSM.c,141 :: 		Can_Send_Flags = 0;                              // clear flags
0x0C40	0xEF2000  	CLR	W0
0x0C42	0x884160  	MOV	W0, _Can_Send_Flags
;Inicializacoes_LSM.c,142 :: 		Can_Rcv_Flags  = 0;                              //
0x0C44	0xEF2000  	CLR	W0
0x0C46	0x8840F0  	MOV	W0, _Can_Rcv_Flags
;Inicializacoes_LSM.c,146 :: 		_ECAN_TX_NO_RTR_FRAME;
0x0C48	0x200F40  	MOV	#244, W0
0x0C4A	0x884160  	MOV	W0, _Can_Send_Flags
;Inicializacoes_LSM.c,152 :: 		_ECAN_CONFIG_LINE_FILTER_OFF;
0x0C4C	0x200F10  	MOV	#241, W0
0x0C4E	0x884100  	MOV	W0, _Can_Init_Flags
;Inicializacoes_LSM.c,154 :: 		ECAN1DmaChannelInit(0, 1, &ECAN1RxTxRAMBuffer);  // init dma channel 0 for
0x0C50	0x24000C  	MOV	#16384, W12
0x0C52	0x20001B  	MOV	#1, W11
0x0C54	0xEF2014  	CLR	W10
0x0C56	0x07FEB8  	RCALL	_ECAN1DmaChannelInit
;Inicializacoes_LSM.c,156 :: 		ECAN1DmaChannelInit(2, 0, &ECAN1RxTxRAMBuffer);  // init dma channel 2 for
0x0C58	0x24000C  	MOV	#16384, W12
0x0C5A	0xEF2016  	CLR	W11
0x0C5C	0x20002A  	MOV	#2, W10
0x0C5E	0x07FEB4  	RCALL	_ECAN1DmaChannelInit
;Inicializacoes_LSM.c,158 :: 		ECAN1Initialize(SJW, BRP, PHSEG1, PHSEG2, PROPSEG, Can_Init_Flags);  // initialize ECAN 1Mbps
0x0C60	0x20003D  	MOV	#3, W13
0x0C62	0x20003C  	MOV	#3, W12
0x0C64	0x20004B  	MOV	#4, W11
0x0C66	0x20001A  	MOV	#1, W10
0x0C68	0xF80820  	PUSH	_Can_Init_Flags
0x0C6A	0x200010  	MOV	#1, W0
0x0C6C	0x781F80  	PUSH	W0
0x0C6E	0x07FE8F  	RCALL	_ECAN1Initialize
0x0C70	0xB1004F  	SUB	#4, W15
;Inicializacoes_LSM.c,159 :: 		ECAN1SetBufferSize(ECAN1RAMBUFFERSIZE);          // set number of rx+tx buffers in DMA RAM
0x0C72	0x20010A  	MOV	#16, W10
0x0C74	0x07FE23  	RCALL	_ECAN1SetBufferSize
;Inicializacoes_LSM.c,161 :: 		ECAN1SelectTxBuffers(0x00FF);                    // select transmit buffers
0x0C76	0x200FFA  	MOV	#255, W10
0x0C78	0x07FDAD  	RCALL	_ECAN1SelectTxBuffers
;Inicializacoes_LSM.c,163 :: 		ECAN1SetOperationMode(_ECAN_MODE_CONFIG,0xFF);   // set CONFIGURATION mode
0x0C7A	0x200FFB  	MOV	#255, W11
0x0C7C	0x20004A  	MOV	#4, W10
0x0C7E	0x07FD22  	RCALL	_ECAN1SetOperationMode
;Inicializacoes_LSM.c,165 :: 		ECAN1SetMask(_ECAN_MASK_0, -1, _ECAN_CONFIG_MATCH_MSG_TYPE & _ECAN_CONFIG_XTD_MSG);            // set all mask1 bits to ones
0x0C80	0x200F7D  	MOV	#247, W13
0x0C82	0x2FFFFB  	MOV	#65535, W11
0x0C84	0x2FFFFC  	MOV	#65535, W12
0x0C86	0xEF2014  	CLR	W10
0x0C88	0x07FD95  	RCALL	_ECAN1SetMask
;Inicializacoes_LSM.c,166 :: 		ECAN1SetMask(_ECAN_MASK_1, -1, _ECAN_CONFIG_MATCH_MSG_TYPE & _ECAN_CONFIG_XTD_MSG);            // set all mask2 bits to ones
0x0C8A	0x200F7D  	MOV	#247, W13
0x0C8C	0x2FFFFB  	MOV	#65535, W11
0x0C8E	0x2FFFFC  	MOV	#65535, W12
0x0C90	0x20001A  	MOV	#1, W10
0x0C92	0x07FD90  	RCALL	_ECAN1SetMask
;Inicializacoes_LSM.c,167 :: 		ECAN1SetMask(_ECAN_MASK_2, -1, _ECAN_CONFIG_MATCH_MSG_TYPE & _ECAN_CONFIG_XTD_MSG);            // set all mask3 bits to ones
0x0C94	0x200F7D  	MOV	#247, W13
0x0C96	0x2FFFFB  	MOV	#65535, W11
0x0C98	0x2FFFFC  	MOV	#65535, W12
0x0C9A	0x20002A  	MOV	#2, W10
0x0C9C	0x07FD8B  	RCALL	_ECAN1SetMask
;Inicializacoes_LSM.c,171 :: 		ECAN1SetOperationMode(_ECAN_MODE_NORMAL,0xFF);   // set NORMAL mode
0x0C9E	0x200FFB  	MOV	#255, W11
0x0CA0	0xEF2014  	CLR	W10
0x0CA2	0x07FD10  	RCALL	_ECAN1SetOperationMode
;Inicializacoes_LSM.c,172 :: 		}
L_end_InitCan:
0x0CA4	0x7806CF  	POP	W13
0x0CA6	0x78064F  	POP	W12
0x0CA8	0x7805CF  	POP	W11
0x0CAA	0x78054F  	POP	W10
0x0CAC	0x060000  	RETURN
; end of _InitCan
_ECAN1DmaChannelInit:
0x09C8	0xFA0000  	LNK	#0
;__Lib_ECAN_1.c,773 :: 		
;__Lib_ECAN_1.c,776 :: 		
0x09CA	0xE15068  	CP	W10, #8
0x09CC	0x390002  	BRA LTU	L_ECAN1DmaChannelInit42
L__ECAN1DmaChannelInit113:
;__Lib_ECAN_1.c,777 :: 		
0x09CE	0x2FFFF0  	MOV	#65535, W0
0x09D0	0x37002F  	BRA	L_end_ECAN1DmaChannelInit
L_ECAN1DmaChannelInit42:
;__Lib_ECAN_1.c,779 :: 		
0x09D2	0x240000  	MOV	#16384, W0
0x09D4	0x560000  	SUB	W12, W0, W0
0x09D6	0x780600  	MOV	W0, W12
;__Lib_ECAN_1.c,781 :: 		
0x09D8	0x200060  	MOV	#6, W0
0x09DA	0xB85000  	MUL.UU	W10, W0, W0
0x09DC	0xDD00C1  	SL	W0, #1, W1
0x09DE	0x203800  	MOV	#lo_addr(DMA0CON), W0
0x09E0	0x400001  	ADD	W0, W1, W0
; ptr start address is: 4 (W2)
0x09E2	0x780100  	MOV	W0, W2
;__Lib_ECAN_1.c,783 :: 		
0x09E4	0xA6F010  	BTSS	[W0], #15
0x09E6	0x370002  	BRA	L_ECAN1DmaChannelInit43
; ptr end address is: 4 (W2)
;__Lib_ECAN_1.c,784 :: 		
0x09E8	0x200010  	MOV	#1, W0
0x09EA	0x370022  	BRA	L_end_ECAN1DmaChannelInit
L_ECAN1DmaChannelInit43:
;__Lib_ECAN_1.c,786 :: 		
; ptr start address is: 4 (W2)
0x09EC	0xEF23E0  	CLR	DMACS0
;__Lib_ECAN_1.c,788 :: 		
0x09EE	0xE20016  	CP0	W11
0x09F0	0x32000E  	BRA Z	L_ECAN1DmaChannelInit44
L__ECAN1DmaChannelInit114:
;__Lib_ECAN_1.c,790 :: 		
0x09F2	0x220200  	MOV	#8224, W0
0x09F4	0x780900  	MOV	W0, [W2]
;__Lib_ECAN_1.c,795 :: 		
0x09F6	0x4100E8  	ADD	W2, #8, W1
0x09F8	0x204420  	MOV	#1090, W0
0x09FA	0x780880  	MOV	W0, [W1]
;__Lib_ECAN_1.c,796 :: 		
0x09FC	0x4100EA  	ADD	W2, #10, W1
0x09FE	0x200070  	MOV	#7, W0
0x0A00	0x780880  	MOV	W0, [W1]
;__Lib_ECAN_1.c,797 :: 		
0x0A02	0x4100E2  	ADD	W2, #2, W1
0x0A04	0x200460  	MOV	#70, W0
0x0A06	0x780880  	MOV	W0, [W1]
;__Lib_ECAN_1.c,798 :: 		
0x0A08	0x410064  	ADD	W2, #4, W0
0x0A0A	0x78080C  	MOV	W12, [W0]
;__Lib_ECAN_1.c,799 :: 		
0x0A0C	0x37000D  	BRA	L_ECAN1DmaChannelInit45
L_ECAN1DmaChannelInit44:
;__Lib_ECAN_1.c,802 :: 		
0x0A0E	0x200200  	MOV	#32, W0
0x0A10	0x780900  	MOV	W0, [W2]
;__Lib_ECAN_1.c,807 :: 		
0x0A12	0x4100E8  	ADD	W2, #8, W1
0x0A14	0x204400  	MOV	#1088, W0
0x0A16	0x780880  	MOV	W0, [W1]
;__Lib_ECAN_1.c,808 :: 		
0x0A18	0x4100EA  	ADD	W2, #10, W1
0x0A1A	0x200070  	MOV	#7, W0
0x0A1C	0x780880  	MOV	W0, [W1]
;__Lib_ECAN_1.c,809 :: 		
0x0A1E	0x4100E2  	ADD	W2, #2, W1
0x0A20	0x200220  	MOV	#34, W0
0x0A22	0x780880  	MOV	W0, [W1]
;__Lib_ECAN_1.c,810 :: 		
0x0A24	0x410064  	ADD	W2, #4, W0
0x0A26	0x78080C  	MOV	W12, [W0]
;__Lib_ECAN_1.c,811 :: 		
L_ECAN1DmaChannelInit45:
;__Lib_ECAN_1.c,813 :: 		
0x0A28	0x780092  	MOV	[W2], W1
0x0A2A	0x280000  	MOV	#32768, W0
0x0A2C	0x708900  	IOR	W1, W0, [W2]
; ptr end address is: 4 (W2)
;__Lib_ECAN_1.c,815 :: 		
0x0A2E	0xEF2000  	CLR	W0
;__Lib_ECAN_1.c,816 :: 		
L_end_ECAN1DmaChannelInit:
0x0A30	0xFA8000  	ULNK
0x0A32	0x060000  	RETURN
; end of _ECAN1DmaChannelInit
_ECAN1Initialize:
0x098E	0xFA0000  	LNK	#0
;__Lib_ECAN_1.c,1313 :: 		
;__Lib_ECAN_1.c,1318 :: 		
0x0990	0x781F8A  	PUSH	W10
0x0992	0x781F8B  	PUSH	W11
; PROPSEG start address is: 4 (W2)
0x0994	0x97B94E  	MOV	[W14-8], W2
; ECAN_CONFIG_FLAGS start address is: 6 (W3)
0x0996	0x97B9BE  	MOV	[W14-10], W3
0x0998	0xEF2430  	CLR	C1TR01CON
;__Lib_ECAN_1.c,1319 :: 		
0x099A	0xEF2432  	CLR	C1TR23CON
;__Lib_ECAN_1.c,1320 :: 		
0x099C	0xEF2434  	CLR	C1TR45CON
;__Lib_ECAN_1.c,1321 :: 		
0x099E	0xEF2436  	CLR	C1TR67CON
;__Lib_ECAN_1.c,1325 :: 		
0x09A0	0xA86401  	BSET	C1CTRL1bits, #11
;__Lib_ECAN_1.c,1326 :: 		
0x09A2	0xA88401  	BSET	C1CTRL1bits, #12
;__Lib_ECAN_1.c,1327 :: 		
0x09A4	0xA9A401  	BCLR	C1CTRL1bits, #13
;__Lib_ECAN_1.c,1328 :: 		
0x09A6	0xA96400  	BCLR	C1CTRL1bits, #3
;__Lib_ECAN_1.c,1329 :: 		
0x09A8	0xBE9F8A  	PUSH.D	W10
0x09AA	0x200FFB  	MOV	#255, W11
0x09AC	0x20004A  	MOV	#4, W10
0x09AE	0x07FE8A  	RCALL	_ECAN1SetOperationMode
0x09B0	0xBE054F  	POP.D	W10
;__Lib_ECAN_1.c,1334 :: 		
;__Lib_ECAN_1.c,1333 :: 		
;__Lib_ECAN_1.c,1332 :: 		
;__Lib_ECAN_1.c,1331 :: 		
;__Lib_ECAN_1.c,1336 :: 		
0x09B2	0x781F83  	PUSH	W3
; ECAN_CONFIG_FLAGS end address is: 6 (W3)
;__Lib_ECAN_1.c,1335 :: 		
0x09B4	0x781F82  	PUSH	W2
; PROPSEG end address is: 4 (W2)
;__Lib_ECAN_1.c,1336 :: 		
0x09B6	0x07FEB1  	RCALL	_ECAN1SetBaudRate
0x09B8	0xB1004F  	SUB	#4, W15
;__Lib_ECAN_1.c,1340 :: 		
0x09BA	0x200FFB  	MOV	#255, W11
0x09BC	0xEF2014  	CLR	W10
0x09BE	0x07FE82  	RCALL	_ECAN1SetOperationMode
;__Lib_ECAN_1.c,1341 :: 		
L_end_ECAN1Initialize:
0x09C0	0x7805CF  	POP	W11
0x09C2	0x78054F  	POP	W10
0x09C4	0xFA8000  	ULNK
0x09C6	0x060000  	RETURN
; end of _ECAN1Initialize
_ECAN1SetOperationMode:
0x06C4	0xFA0000  	LNK	#0
;__Lib_ECAN_1.c,494 :: 		
;__Lib_ECAN_1.c,497 :: 		
0x06C6	0xE20016  	CP0	W11
0x06C8	0x320017  	BRA Z	L_ECAN1SetOperationMode13
L__ECAN1SetOperationMode93:
;__Lib_ECAN_1.c,499 :: 		
0x06CA	0x78008A  	MOV	W10, W1
0x06CC	0xB3C080  	MOV.B	#8, W0
0x06CE	0xFB0000  	SE	W0, W0
0x06D0	0xDD0880  	SL	W1, W0, W1
0x06D2	0x204000  	MOV	#lo_addr(C1CTRL1bits), W0
0x06D4	0x688090  	XOR	W1, [W0], W1
0x06D6	0x207000  	MOV	#1792, W0
0x06D8	0x608080  	AND	W1, W0, W1
0x06DA	0x204000  	MOV	#lo_addr(C1CTRL1bits), W0
0x06DC	0x688090  	XOR	W1, [W0], W1
0x06DE	0x882001  	MOV	W1, C1CTRL1bits
;__Lib_ECAN_1.c,501 :: 		
L_ECAN1SetOperationMode14:
0x06E0	0x204000  	MOV	#lo_addr(C1CTRL1bits), W0
0x06E2	0x784010  	MOV.B	[W0], W0
0x06E4	0x784080  	MOV.B	W0, W1
0x06E6	0xB3CE00  	MOV.B	#224, W0
0x06E8	0x60C080  	AND.B	W1, W0, W1
0x06EA	0xFB8001  	ZE	W1, W0
0x06EC	0xDE00C5  	LSR	W0, #5, W1
0x06EE	0xFB8001  	ZE	W1, W0
0x06F0	0xE1000A  	CP	W0, W10
0x06F2	0x320001  	BRA Z	L_ECAN1SetOperationMode15
L__ECAN1SetOperationMode94:
;__Lib_ECAN_1.c,502 :: 		
0x06F4	0x37FFF5  	BRA	L_ECAN1SetOperationMode14
L_ECAN1SetOperationMode15:
;__Lib_ECAN_1.c,503 :: 		
0x06F6	0x37000B  	BRA	L_ECAN1SetOperationMode16
L_ECAN1SetOperationMode13:
;__Lib_ECAN_1.c,506 :: 		
0x06F8	0x78008A  	MOV	W10, W1
0x06FA	0xB3C080  	MOV.B	#8, W0
0x06FC	0xFB0000  	SE	W0, W0
0x06FE	0xDD0880  	SL	W1, W0, W1
0x0700	0x204000  	MOV	#lo_addr(C1CTRL1bits), W0
0x0702	0x688090  	XOR	W1, [W0], W1
0x0704	0x207000  	MOV	#1792, W0
0x0706	0x608080  	AND	W1, W0, W1
0x0708	0x204000  	MOV	#lo_addr(C1CTRL1bits), W0
0x070A	0x688090  	XOR	W1, [W0], W1
0x070C	0x882001  	MOV	W1, C1CTRL1bits
;__Lib_ECAN_1.c,507 :: 		
L_ECAN1SetOperationMode16:
;__Lib_ECAN_1.c,508 :: 		
L_end_ECAN1SetOperationMode:
0x070E	0xFA8000  	ULNK
0x0710	0x060000  	RETURN
; end of _ECAN1SetOperationMode
_ECAN1SetBaudRate:
0x071A	0xFA0000  	LNK	#0
;__Lib_ECAN_1.c,863 :: 		
;__Lib_ECAN_1.c,866 :: 		
; PROPSEG start address is: 2 (W1)
0x071C	0x97B8CE  	MOV	[W14-8], W1
; ECAN_CONFIG_FLAGS start address is: 8 (W4)
0x071E	0x97BA3E  	MOV	[W14-10], W4
0x0720	0x550061  	SUB	W10, #1, W0
0x0722	0x780500  	MOV	W0, W10
;__Lib_ECAN_1.c,867 :: 		
0x0724	0x558061  	SUB	W11, #1, W0
0x0726	0x780580  	MOV	W0, W11
;__Lib_ECAN_1.c,868 :: 		
0x0728	0x560061  	SUB	W12, #1, W0
0x072A	0x780600  	MOV	W0, W12
;__Lib_ECAN_1.c,869 :: 		
0x072C	0x568061  	SUB	W13, #1, W0
0x072E	0x780680  	MOV	W0, W13
;__Lib_ECAN_1.c,870 :: 		
; PROPSEG start address is: 10 (W5)
0x0730	0x5082E1  	SUB	W1, #1, W5
; PROPSEG end address is: 2 (W1)
;__Lib_ECAN_1.c,872 :: 		
0x0732	0x78418A  	MOV.B	W10, W3
0x0734	0xB3C060  	MOV.B	#6, W0
0x0736	0xFB8083  	ZE	W3, W1
0x0738	0xFB0100  	SE	W0, W2
0x073A	0xDD0982  	SL	W1, W2, W3
0x073C	0x204100  	MOV	#lo_addr(C1CFG1bits), W0
0x073E	0x69C190  	XOR.B	W3, [W0], W3
0x0740	0xB3CC00  	MOV.B	#192, W0
0x0742	0x61C180  	AND.B	W3, W0, W3
0x0744	0x204100  	MOV	#lo_addr(C1CFG1bits), W0
0x0746	0x69C190  	XOR.B	W3, [W0], W3
0x0748	0x204100  	MOV	#lo_addr(C1CFG1bits), W0
0x074A	0x784803  	MOV.B	W3, [W0]
;__Lib_ECAN_1.c,873 :: 		
0x074C	0x78408B  	MOV.B	W11, W1
0x074E	0x204100  	MOV	#lo_addr(C1CFG1bits), W0
0x0750	0x68C090  	XOR.B	W1, [W0], W1
0x0752	0xB3C3F0  	MOV.B	#63, W0
0x0754	0x60C080  	AND.B	W1, W0, W1
0x0756	0x204100  	MOV	#lo_addr(C1CFG1bits), W0
0x0758	0x68C090  	XOR.B	W1, [W0], W1
0x075A	0x204100  	MOV	#lo_addr(C1CFG1bits), W0
0x075C	0x784801  	MOV.B	W1, [W0]
;__Lib_ECAN_1.c,874 :: 		
0x075E	0x784085  	MOV.B	W5, W1
; PROPSEG end address is: 10 (W5)
0x0760	0x204120  	MOV	#lo_addr(C1CFG2bits), W0
0x0762	0x68C090  	XOR.B	W1, [W0], W1
0x0764	0x60C0E7  	AND.B	W1, #7, W1
0x0766	0x204120  	MOV	#lo_addr(C1CFG2bits), W0
0x0768	0x68C090  	XOR.B	W1, [W0], W1
0x076A	0x204120  	MOV	#lo_addr(C1CFG2bits), W0
0x076C	0x784801  	MOV.B	W1, [W0]
;__Lib_ECAN_1.c,875 :: 		
0x076E	0x78418C  	MOV.B	W12, W3
0x0770	0xB3C030  	MOV.B	#3, W0
0x0772	0xFB8083  	ZE	W3, W1
0x0774	0xFB0100  	SE	W0, W2
0x0776	0xDD0982  	SL	W1, W2, W3
0x0778	0x204120  	MOV	#lo_addr(C1CFG2bits), W0
0x077A	0x69C190  	XOR.B	W3, [W0], W3
0x077C	0xB3C380  	MOV.B	#56, W0
0x077E	0x61C180  	AND.B	W3, W0, W3
0x0780	0x204120  	MOV	#lo_addr(C1CFG2bits), W0
0x0782	0x69C190  	XOR.B	W3, [W0], W3
0x0784	0x204120  	MOV	#lo_addr(C1CFG2bits), W0
0x0786	0x784803  	MOV.B	W3, [W0]
;__Lib_ECAN_1.c,876 :: 		
0x0788	0x78008D  	MOV	W13, W1
0x078A	0xB3C080  	MOV.B	#8, W0
0x078C	0xFB0000  	SE	W0, W0
0x078E	0xDD0880  	SL	W1, W0, W1
0x0790	0x204120  	MOV	#lo_addr(C1CFG2bits), W0
0x0792	0x688090  	XOR	W1, [W0], W1
0x0794	0x207000  	MOV	#1792, W0
0x0796	0x608080  	AND	W1, W0, W1
0x0798	0x204120  	MOV	#lo_addr(C1CFG2bits), W0
0x079A	0x688090  	XOR	W1, [W0], W1
0x079C	0x882091  	MOV	W1, C1CFG2bits
;__Lib_ECAN_1.c,878 :: 		
0x079E	0xAF4008  	BTSC	W4, #2
0x07A0	0x370001  	BRA	L_ECAN1SetBaudRate46
;__Lib_ECAN_1.c,879 :: 		
0x07A2	0xA8C412  	BSET	C1CFG2bits, #6
L_ECAN1SetBaudRate46:
;__Lib_ECAN_1.c,881 :: 		
0x07A4	0xAE0008  	BTSS	W4, #0
0x07A6	0x370001  	BRA	L_ECAN1SetBaudRate47
;__Lib_ECAN_1.c,882 :: 		
0x07A8	0xA8E412  	BSET	C1CFG2bits, #7
L_ECAN1SetBaudRate47:
;__Lib_ECAN_1.c,884 :: 		
0x07AA	0xAE2008  	BTSS	W4, #1
0x07AC	0x370001  	BRA	L_ECAN1SetBaudRate48
; ECAN_CONFIG_FLAGS end address is: 8 (W4)
;__Lib_ECAN_1.c,885 :: 		
0x07AE	0xA8C413  	BSET	C1CFG2bits, #14
L_ECAN1SetBaudRate48:
;__Lib_ECAN_1.c,886 :: 		
L_end_ECAN1SetBaudRate:
0x07B0	0xFA8000  	ULNK
0x07B2	0x060000  	RETURN
; end of _ECAN1SetBaudRate
_ECAN1SetBufferSize:
0x08BC	0xFA0000  	LNK	#0
;__Lib_ECAN_1.c,702 :: 		
;__Lib_ECAN_1.c,704 :: 		
0x08BE	0x88400A  	MOV	W10, __Lib_ECAN_1_Ecan1RAMBufferSize
;__Lib_ECAN_1.c,705 :: 		
0x08C0	0x370043  	BRA	L_ECAN1SetBufferSize32
;__Lib_ECAN_1.c,706 :: 		
L_ECAN1SetBufferSize34:
;__Lib_ECAN_1.c,707 :: 		
0x08C2	0x802031  	MOV	C1FCTRLbits, W1
0x08C4	0x21FFF0  	MOV	#8191, W0
0x08C6	0x608000  	AND	W1, W0, W0
0x08C8	0xB7A406  	MOV	WREG, C1FCTRLbits
;__Lib_ECAN_1.c,708 :: 		
0x08CA	0x37004E  	BRA	L_ECAN1SetBufferSize33
;__Lib_ECAN_1.c,710 :: 		
L_ECAN1SetBufferSize35:
;__Lib_ECAN_1.c,711 :: 		
0x08CC	0x220000  	MOV	#8192, W0
0x08CE	0x780080  	MOV	W0, W1
0x08D0	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x08D2	0x688090  	XOR	W1, [W0], W1
0x08D4	0x2E0000  	MOV	#57344, W0
0x08D6	0x608080  	AND	W1, W0, W1
0x08D8	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x08DA	0x688090  	XOR	W1, [W0], W1
0x08DC	0x882031  	MOV	W1, C1FCTRLbits
;__Lib_ECAN_1.c,712 :: 		
0x08DE	0x370044  	BRA	L_ECAN1SetBufferSize33
;__Lib_ECAN_1.c,714 :: 		
L_ECAN1SetBufferSize36:
;__Lib_ECAN_1.c,715 :: 		
0x08E0	0x240000  	MOV	#16384, W0
0x08E2	0x780080  	MOV	W0, W1
0x08E4	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x08E6	0x688090  	XOR	W1, [W0], W1
0x08E8	0x2E0000  	MOV	#57344, W0
0x08EA	0x608080  	AND	W1, W0, W1
0x08EC	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x08EE	0x688090  	XOR	W1, [W0], W1
0x08F0	0x882031  	MOV	W1, C1FCTRLbits
;__Lib_ECAN_1.c,716 :: 		
0x08F2	0x37003A  	BRA	L_ECAN1SetBufferSize33
;__Lib_ECAN_1.c,718 :: 		
L_ECAN1SetBufferSize37:
;__Lib_ECAN_1.c,719 :: 		
0x08F4	0x260000  	MOV	#24576, W0
0x08F6	0x780080  	MOV	W0, W1
0x08F8	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x08FA	0x688090  	XOR	W1, [W0], W1
0x08FC	0x2E0000  	MOV	#57344, W0
0x08FE	0x608080  	AND	W1, W0, W1
0x0900	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x0902	0x688090  	XOR	W1, [W0], W1
0x0904	0x882031  	MOV	W1, C1FCTRLbits
;__Lib_ECAN_1.c,720 :: 		
0x0906	0x370030  	BRA	L_ECAN1SetBufferSize33
;__Lib_ECAN_1.c,722 :: 		
L_ECAN1SetBufferSize38:
;__Lib_ECAN_1.c,723 :: 		
0x0908	0x280000  	MOV	#32768, W0
0x090A	0x780080  	MOV	W0, W1
0x090C	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x090E	0x688090  	XOR	W1, [W0], W1
0x0910	0x2E0000  	MOV	#57344, W0
0x0912	0x608080  	AND	W1, W0, W1
0x0914	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x0916	0x688090  	XOR	W1, [W0], W1
0x0918	0x882031  	MOV	W1, C1FCTRLbits
;__Lib_ECAN_1.c,724 :: 		
0x091A	0x370026  	BRA	L_ECAN1SetBufferSize33
;__Lib_ECAN_1.c,726 :: 		
L_ECAN1SetBufferSize39:
;__Lib_ECAN_1.c,727 :: 		
0x091C	0x2A0000  	MOV	#40960, W0
0x091E	0x780080  	MOV	W0, W1
0x0920	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x0922	0x688090  	XOR	W1, [W0], W1
0x0924	0x2E0000  	MOV	#57344, W0
0x0926	0x608080  	AND	W1, W0, W1
0x0928	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x092A	0x688090  	XOR	W1, [W0], W1
0x092C	0x882031  	MOV	W1, C1FCTRLbits
;__Lib_ECAN_1.c,728 :: 		
0x092E	0x37001C  	BRA	L_ECAN1SetBufferSize33
;__Lib_ECAN_1.c,730 :: 		
L_ECAN1SetBufferSize40:
;__Lib_ECAN_1.c,731 :: 		
0x0930	0x2C0000  	MOV	#49152, W0
0x0932	0x780080  	MOV	W0, W1
0x0934	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x0936	0x688090  	XOR	W1, [W0], W1
0x0938	0x2E0000  	MOV	#57344, W0
0x093A	0x608080  	AND	W1, W0, W1
0x093C	0x204060  	MOV	#lo_addr(C1FCTRLbits), W0
0x093E	0x688090  	XOR	W1, [W0], W1
0x0940	0x882031  	MOV	W1, C1FCTRLbits
;__Lib_ECAN_1.c,732 :: 		
0x0942	0x370012  	BRA	L_ECAN1SetBufferSize33
;__Lib_ECAN_1.c,734 :: 		
L_ECAN1SetBufferSize41:
0x0944	0x2FFFF0  	MOV	#65535, W0
0x0946	0x370011  	BRA	L_end_ECAN1SetBufferSize
;__Lib_ECAN_1.c,735 :: 		
L_ECAN1SetBufferSize32:
0x0948	0xE15064  	CP	W10, #4
0x094A	0x32FFBB  	BRA Z	L_ECAN1SetBufferSize34
L__ECAN1SetBufferSize105:
0x094C	0xE15066  	CP	W10, #6
0x094E	0x32FFBE  	BRA Z	L_ECAN1SetBufferSize35
L__ECAN1SetBufferSize106:
0x0950	0xE15068  	CP	W10, #8
0x0952	0x32FFC6  	BRA Z	L_ECAN1SetBufferSize36
L__ECAN1SetBufferSize107:
0x0954	0xE1506C  	CP	W10, #12
0x0956	0x32FFCE  	BRA Z	L_ECAN1SetBufferSize37
L__ECAN1SetBufferSize108:
0x0958	0xE15070  	CP	W10, #16
0x095A	0x32FFD6  	BRA Z	L_ECAN1SetBufferSize38
L__ECAN1SetBufferSize109:
0x095C	0xE15078  	CP	W10, #24
0x095E	0x32FFDE  	BRA Z	L_ECAN1SetBufferSize39
L__ECAN1SetBufferSize110:
0x0960	0x200200  	MOV	#32, W0
0x0962	0xE15000  	CP	W10, W0
0x0964	0x32FFE5  	BRA Z	L_ECAN1SetBufferSize40
L__ECAN1SetBufferSize111:
0x0966	0x37FFEE  	BRA	L_ECAN1SetBufferSize41
L_ECAN1SetBufferSize33:
;__Lib_ECAN_1.c,737 :: 		
0x0968	0xEF2000  	CLR	W0
;__Lib_ECAN_1.c,738 :: 		
L_end_ECAN1SetBufferSize:
0x096A	0xFA8000  	ULNK
0x096C	0x060000  	RETURN
; end of _ECAN1SetBufferSize
_ECAN1SelectTxBuffers:
0x07D4	0xFA0000  	LNK	#0
;__Lib_ECAN_1.c,567 :: 		
;__Lib_ECAN_1.c,570 :: 		
; save_win start address is: 4 (W2)
0x07D6	0xEF2004  	CLR	W2
0x07D8	0xAF0400  	BTSC	C1CTRL1bits, #0
0x07DA	0xEC2004  	INC	W2
;__Lib_ECAN_1.c,573 :: 		
0x07DC	0xA90400  	BCLR	C1CTRL1bits, #0
;__Lib_ECAN_1.c,575 :: 		
0x07DE	0x27F7F1  	MOV	#32639, W1
0x07E0	0x204300  	MOV	#lo_addr(C1TR01CON), W0
0x07E2	0x608810  	AND	W1, [W0], [W0]
;__Lib_ECAN_1.c,576 :: 		
0x07E4	0x27F7F1  	MOV	#32639, W1
0x07E6	0x204320  	MOV	#lo_addr(C1TR23CON), W0
0x07E8	0x608810  	AND	W1, [W0], [W0]
;__Lib_ECAN_1.c,577 :: 		
0x07EA	0x27F7F1  	MOV	#32639, W1
0x07EC	0x204340  	MOV	#lo_addr(C1TR45CON), W0
0x07EE	0x608810  	AND	W1, [W0], [W0]
;__Lib_ECAN_1.c,578 :: 		
0x07F0	0x27F7F1  	MOV	#32639, W1
0x07F2	0x204360  	MOV	#lo_addr(C1TR67CON), W0
0x07F4	0x608810  	AND	W1, [W0], [W0]
;__Lib_ECAN_1.c,580 :: 		
0x07F6	0x200FF0  	MOV	#255, W0
0x07F8	0xE15000  	CP	W10, W0
0x07FA	0x360002  	BRA LEU	L_ECAN1SelectTxBuffers17
L__ECAN1SelectTxBuffers97:
; save_win end address is: 4 (W2)
;__Lib_ECAN_1.c,581 :: 		
0x07FC	0x2FFFF0  	MOV	#65535, W0
0x07FE	0x37001D  	BRA	L_end_ECAN1SelectTxBuffers
L_ECAN1SelectTxBuffers17:
;__Lib_ECAN_1.c,582 :: 		
; save_win start address is: 4 (W2)
0x0800	0xAE0014  	BTSS	W10, #0
0x0802	0x370001  	BRA	L_ECAN1SelectTxBuffers18
;__Lib_ECAN_1.c,583 :: 		
0x0804	0xA8E430  	BSET	C1TR01CONbits, #7
L_ECAN1SelectTxBuffers18:
;__Lib_ECAN_1.c,584 :: 		
0x0806	0xAE2014  	BTSS	W10, #1
0x0808	0x370001  	BRA	L_ECAN1SelectTxBuffers19
;__Lib_ECAN_1.c,585 :: 		
0x080A	0xA8E431  	BSET	C1TR01CONbits, #15
L_ECAN1SelectTxBuffers19:
;__Lib_ECAN_1.c,586 :: 		
0x080C	0xAE4014  	BTSS	W10, #2
0x080E	0x370001  	BRA	L_ECAN1SelectTxBuffers20
;__Lib_ECAN_1.c,587 :: 		
0x0810	0xA8E432  	BSET	C1TR23CONbits, #7
L_ECAN1SelectTxBuffers20:
;__Lib_ECAN_1.c,588 :: 		
0x0812	0xAE6014  	BTSS	W10, #3
0x0814	0x370001  	BRA	L_ECAN1SelectTxBuffers21
;__Lib_ECAN_1.c,589 :: 		
0x0816	0xA8E433  	BSET	C1TR23CONbits, #15
L_ECAN1SelectTxBuffers21:
;__Lib_ECAN_1.c,590 :: 		
0x0818	0xAE8014  	BTSS	W10, #4
0x081A	0x370001  	BRA	L_ECAN1SelectTxBuffers22
;__Lib_ECAN_1.c,591 :: 		
0x081C	0xA8E434  	BSET	C1TR45CONbits, #7
L_ECAN1SelectTxBuffers22:
;__Lib_ECAN_1.c,592 :: 		
0x081E	0xAEA014  	BTSS	W10, #5
0x0820	0x370001  	BRA	L_ECAN1SelectTxBuffers23
;__Lib_ECAN_1.c,593 :: 		
0x0822	0xA8E435  	BSET	C1TR45CONbits, #15
L_ECAN1SelectTxBuffers23:
;__Lib_ECAN_1.c,594 :: 		
0x0824	0xAEC014  	BTSS	W10, #6
0x0826	0x370001  	BRA	L_ECAN1SelectTxBuffers24
;__Lib_ECAN_1.c,595 :: 		
0x0828	0xA8E436  	BSET	C1TR67CONbits, #7
L_ECAN1SelectTxBuffers24:
;__Lib_ECAN_1.c,596 :: 		
0x082A	0xAEE014  	BTSS	W10, #7
0x082C	0x370001  	BRA	L_ECAN1SelectTxBuffers25
;__Lib_ECAN_1.c,597 :: 		
0x082E	0xA8E437  	BSET	C1TR67CONbits, #15
L_ECAN1SelectTxBuffers25:
;__Lib_ECAN_1.c,599 :: 		
0x0830	0xAE0004  	BTSS	W2, #0
0x0832	0xA90400  	BCLR	C1CTRL1bits, #0
0x0834	0xAF0004  	BTSC	W2, #0
0x0836	0xA80400  	BSET	C1CTRL1bits, #0
; save_win end address is: 4 (W2)
;__Lib_ECAN_1.c,601 :: 		
0x0838	0xEF2000  	CLR	W0
;__Lib_ECAN_1.c,602 :: 		
L_end_ECAN1SelectTxBuffers:
0x083A	0xFA8000  	ULNK
0x083C	0x060000  	RETURN
; end of _ECAN1SelectTxBuffers
_ECAN1SetMask:
0x07B4	0xFA0000  	LNK	#0
;__Lib_ECAN_1.c,916 :: 		
;__Lib_ECAN_1.c,920 :: 		
0x07B6	0x781F8A  	PUSH	W10
0x07B8	0x781F8D  	PUSH	W13
0x07BA	0xDD5041  	SL	W10, #1, W0
0x07BC	0xDD00C1  	SL	W0, #1, W1
0x07BE	0x204300  	MOV	#lo_addr(C1RXM0SID), W0
0x07C0	0x400001  	ADD	W0, W1, W0
0x07C2	0x781F8D  	PUSH	W13
0x07C4	0xEF201A  	CLR	W13
0x07C6	0x780500  	MOV	W0, W10
0x07C8	0x07FF00  	RCALL	__Lib_ECAN_1_ECAN1IDToRegs
0x07CA	0xB1002F  	SUB	#2, W15
;__Lib_ECAN_1.c,921 :: 		
L_end_ECAN1SetMask:
0x07CC	0x7806CF  	POP	W13
0x07CE	0x78054F  	POP	W10
0x07D0	0xFA8000  	ULNK
0x07D2	0x060000  	RETURN
; end of _ECAN1SetMask
__Lib_ECAN_1_ECAN1IDToRegs:
0x05CA	0xFA0000  	LNK	#0
;__Lib_ECAN_1.c,379 :: 		
;__Lib_ECAN_1.c,382 :: 		
; ECAN_CONFIG_FLAGS start address is: 2 (W1)
0x05CC	0x97B8CE  	MOV	[W14-8], W1
; save_win start address is: 8 (W4)
0x05CE	0xEF2008  	CLR	W4
0x05D0	0xAF0400  	BTSC	C1CTRL1bits, #0
0x05D2	0xEC2008  	INC	W4
;__Lib_ECAN_1.c,385 :: 		
0x05D4	0xA80400  	BSET	C1CTRL1bits, #0
;__Lib_ECAN_1.c,387 :: 		
0x05D6	0x370069  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs0
;__Lib_ECAN_1.c,388 :: 		
L___Lib_ECAN_1_ECAN1IDToRegs2:
;__Lib_ECAN_1.c,389 :: 		
0x05D8	0xAE6002  	BTSS	W1, #3
0x05DA	0x370006  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs3
; ECAN_CONFIG_FLAGS end address is: 2 (W1)
;__Lib_ECAN_1.c,391 :: 		
0x05DC	0xDD5845  	SL	W11, #5, W0
0x05DE	0x780D00  	MOV	W0, [W10]
;__Lib_ECAN_1.c,393 :: 		
0x05E0	0x78009A  	MOV	[W10], W1
0x05E2	0x2FFF70  	MOV	#65527, W0
0x05E4	0x608D00  	AND	W1, W0, [W10]
;__Lib_ECAN_1.c,394 :: 		
0x05E6	0x370010  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs4
L___Lib_ECAN_1_ECAN1IDToRegs3:
;__Lib_ECAN_1.c,397 :: 		
0x05E8	0x200162  	MOV	#lo_addr(W11), W2
0x05EA	0x410062  	ADD	W2, #2, W0
0x05EC	0x780090  	MOV	[W0], W1
0x05EE	0x21FFC0  	MOV	#8188, W0
0x05F0	0x608000  	AND	W1, W0, W0
0x05F2	0xDD00C3  	SL	W0, #3, W1
0x05F4	0x410062  	ADD	W2, #2, W0
0x05F6	0x780010  	MOV	[W0], W0
0x05F8	0x600063  	AND	W0, #3, W0
0x05FA	0x708D00  	IOR	W1, W0, [W10]
;__Lib_ECAN_1.c,400 :: 		
0x05FC	0x78001A  	MOV	[W10], W0
0x05FE	0x700068  	IOR	W0, #8, W0
0x0600	0x780D00  	MOV	W0, [W10]
;__Lib_ECAN_1.c,401 :: 		
0x0602	0x450062  	ADD	W10, #2, W0
0x0604	0x780500  	MOV	W0, W10
;__Lib_ECAN_1.c,402 :: 		
0x0606	0x78080B  	MOV	W11, [W0]
;__Lib_ECAN_1.c,403 :: 		
L___Lib_ECAN_1_ECAN1IDToRegs4:
;__Lib_ECAN_1.c,404 :: 		
0x0608	0x780004  	MOV	W4, W0
0x060A	0x370056  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs1
;__Lib_ECAN_1.c,406 :: 		
L___Lib_ECAN_1_ECAN1IDToRegs5:
;__Lib_ECAN_1.c,407 :: 		
; ECAN_CONFIG_FLAGS start address is: 2 (W1)
0x060C	0xAEA002  	BTSS	W1, #5
0x060E	0x370019  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs6
;__Lib_ECAN_1.c,410 :: 		
0x0610	0xAE6002  	BTSS	W1, #3
0x0612	0x370006  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs7
; ECAN_CONFIG_FLAGS end address is: 2 (W1)
;__Lib_ECAN_1.c,412 :: 		
0x0614	0xDD5845  	SL	W11, #5, W0
0x0616	0x780D00  	MOV	W0, [W10]
;__Lib_ECAN_1.c,414 :: 		
0x0618	0x78001A  	MOV	[W10], W0
0x061A	0x700068  	IOR	W0, #8, W0
0x061C	0x780D00  	MOV	W0, [W10]
;__Lib_ECAN_1.c,415 :: 		
0x061E	0x370010  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs8
L___Lib_ECAN_1_ECAN1IDToRegs7:
;__Lib_ECAN_1.c,418 :: 		
0x0620	0x200162  	MOV	#lo_addr(W11), W2
0x0622	0x410062  	ADD	W2, #2, W0
0x0624	0x780090  	MOV	[W0], W1
0x0626	0x21FFC0  	MOV	#8188, W0
0x0628	0x608000  	AND	W1, W0, W0
0x062A	0xDD00C3  	SL	W0, #3, W1
0x062C	0x410062  	ADD	W2, #2, W0
0x062E	0x780010  	MOV	[W0], W0
0x0630	0x600063  	AND	W0, #3, W0
0x0632	0x708D00  	IOR	W1, W0, [W10]
;__Lib_ECAN_1.c,421 :: 		
0x0634	0x78001A  	MOV	[W10], W0
0x0636	0x700068  	IOR	W0, #8, W0
0x0638	0x780D00  	MOV	W0, [W10]
;__Lib_ECAN_1.c,422 :: 		
0x063A	0x450062  	ADD	W10, #2, W0
0x063C	0x780500  	MOV	W0, W10
;__Lib_ECAN_1.c,423 :: 		
0x063E	0x78080B  	MOV	W11, [W0]
;__Lib_ECAN_1.c,424 :: 		
L___Lib_ECAN_1_ECAN1IDToRegs8:
;__Lib_ECAN_1.c,425 :: 		
0x0640	0x370010  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs9
L___Lib_ECAN_1_ECAN1IDToRegs6:
;__Lib_ECAN_1.c,430 :: 		
0x0642	0x200162  	MOV	#lo_addr(W11), W2
0x0644	0x410062  	ADD	W2, #2, W0
0x0646	0x780090  	MOV	[W0], W1
0x0648	0x21FFC0  	MOV	#8188, W0
0x064A	0x608000  	AND	W1, W0, W0
0x064C	0xDD00C3  	SL	W0, #3, W1
0x064E	0x410062  	ADD	W2, #2, W0
0x0650	0x780010  	MOV	[W0], W0
0x0652	0x600063  	AND	W0, #3, W0
0x0654	0x708D00  	IOR	W1, W0, [W10]
;__Lib_ECAN_1.c,433 :: 		
0x0656	0x78009A  	MOV	[W10], W1
0x0658	0x2FFF70  	MOV	#65527, W0
0x065A	0x608D00  	AND	W1, W0, [W10]
;__Lib_ECAN_1.c,434 :: 		
0x065C	0x450062  	ADD	W10, #2, W0
0x065E	0x780500  	MOV	W0, W10
;__Lib_ECAN_1.c,435 :: 		
0x0660	0x78080B  	MOV	W11, [W0]
;__Lib_ECAN_1.c,436 :: 		
L___Lib_ECAN_1_ECAN1IDToRegs9:
;__Lib_ECAN_1.c,437 :: 		
0x0662	0x780004  	MOV	W4, W0
0x0664	0x370029  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs1
;__Lib_ECAN_1.c,439 :: 		
L___Lib_ECAN_1_ECAN1IDToRegs10:
;__Lib_ECAN_1.c,440 :: 		
; ECAN_CONFIG_FLAGS start address is: 2 (W1)
0x0666	0xAE6002  	BTSS	W1, #3
0x0668	0x370003  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs11
; ECAN_CONFIG_FLAGS end address is: 2 (W1)
;__Lib_ECAN_1.c,443 :: 		
0x066A	0xDD5842  	SL	W11, #2, W0
0x066C	0x780D00  	MOV	W0, [W10]
;__Lib_ECAN_1.c,447 :: 		
0x066E	0x37001B  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs12
L___Lib_ECAN_1_ECAN1IDToRegs11:
;__Lib_ECAN_1.c,450 :: 		
0x0670	0x200163  	MOV	#lo_addr(W11), W3
0x0672	0x418062  	ADD	W3, #2, W0
0x0674	0x780090  	MOV	[W0], W1
0x0676	0x23FFC0  	MOV	#16380, W0
0x0678	0x608D00  	AND	W1, W0, [W10]
;__Lib_ECAN_1.c,452 :: 		
0x067A	0x78001A  	MOV	[W10], W0
0x067C	0x700061  	IOR	W0, #1, W0
0x067E	0x780D00  	MOV	W0, [W10]
;__Lib_ECAN_1.c,453 :: 		
0x0680	0x450162  	ADD	W10, #2, W2
0x0682	0x780502  	MOV	W2, W10
;__Lib_ECAN_1.c,454 :: 		
0x0684	0x418062  	ADD	W3, #2, W0
0x0686	0x780010  	MOV	[W0], W0
0x0688	0x600063  	AND	W0, #3, W0
0x068A	0xDD00CA  	SL	W0, #10, W1
0x068C	0x2FFC00  	MOV	#65472, W0
0x068E	0x658000  	AND	W11, W0, W0
0x0690	0xDE0046  	LSR	W0, #6, W0
0x0692	0x708900  	IOR	W1, W0, [W2]
;__Lib_ECAN_1.c,455 :: 		
0x0694	0x4500E2  	ADD	W10, #2, W1
0x0696	0x780501  	MOV	W1, W10
;__Lib_ECAN_1.c,456 :: 		
0x0698	0x2003F0  	MOV	#63, W0
0x069A	0x658000  	AND	W11, W0, W0
0x069C	0xDD004A  	SL	W0, #10, W0
0x069E	0x780880  	MOV	W0, [W1]
;__Lib_ECAN_1.c,457 :: 		
0x06A0	0x78009A  	MOV	[W10], W1
0x06A2	0x2FEEF0  	MOV	#65263, W0
0x06A4	0x608D00  	AND	W1, W0, [W10]
;__Lib_ECAN_1.c,458 :: 		
L___Lib_ECAN_1_ECAN1IDToRegs12:
;__Lib_ECAN_1.c,459 :: 		
0x06A6	0x780004  	MOV	W4, W0
0x06A8	0x370007  	BRA	L___Lib_ECAN_1_ECAN1IDToRegs1
;__Lib_ECAN_1.c,461 :: 		
L___Lib_ECAN_1_ECAN1IDToRegs0:
; ECAN_CONFIG_FLAGS start address is: 2 (W1)
0x06AA	0xE16861  	CP	W13, #1
0x06AC	0x32FF95  	BRA Z	L___Lib_ECAN_1_ECAN1IDToRegs2
L___Lib_ECAN_1_ECAN1IDToRegs89:
0x06AE	0xE16860  	CP	W13, #0
0x06B0	0x32FFAD  	BRA Z	L___Lib_ECAN_1_ECAN1IDToRegs5
L___Lib_ECAN_1_ECAN1IDToRegs90:
0x06B2	0xE16862  	CP	W13, #2
0x06B4	0x32FFD8  	BRA Z	L___Lib_ECAN_1_ECAN1IDToRegs10
L___Lib_ECAN_1_ECAN1IDToRegs91:
; ECAN_CONFIG_FLAGS end address is: 2 (W1)
; save_win end address is: 8 (W4)
0x06B6	0x780004  	MOV	W4, W0
L___Lib_ECAN_1_ECAN1IDToRegs1:
;__Lib_ECAN_1.c,463 :: 		
; save_win start address is: 0 (W0)
0x06B8	0xAE0000  	BTSS	W0, #0
0x06BA	0xA90400  	BCLR	C1CTRL1bits, #0
0x06BC	0xAF0000  	BTSC	W0, #0
0x06BE	0xA80400  	BSET	C1CTRL1bits, #0
; save_win end address is: 0 (W0)
;__Lib_ECAN_1.c,465 :: 		
L_end_ECAN1IDToRegs:
0x06C0	0xFA8000  	ULNK
0x06C2	0x060000  	RETURN
; end of __Lib_ECAN_1_ECAN1IDToRegs
_InitMain:
;Inicializacoes_LSM.c,211 :: 		void InitMain()
;Inicializacoes_LSM.c,215 :: 		ADC1_Init_Advanced(_ADC_12bit, _ADC_INTERNAL_REF);
0x0BEC	0x781F8A  	PUSH	W10
0x0BEE	0x781F8B  	PUSH	W11
0x0BF0	0x781F8C  	PUSH	W12
0x0BF2	0x781F8D  	PUSH	W13
0x0BF4	0xEF2016  	CLR	W11
0x0BF6	0x20001A  	MOV	#1, W10
0x0BF8	0x07FE46  	RCALL	_ADC1_Init_Advanced
;Inicializacoes_LSM.c,218 :: 		SPI1_Init_Advanced(_SPI_MASTER, _SPI_8_BIT, _SPI_PRESCALE_SEC_8, _SPI_PRESCALE_PRI_1, _SPI_SS_DISABLE, _SPI_DATA_SAMPLE_MIDDLE, _SPI_CLK_IDLE_LOW, _SPI_IDLE_2_ACTIVE);
0x0BFA	0x20003D  	MOV	#3, W13
0x0BFC	0xEF2018  	CLR	W12
0x0BFE	0xEF2016  	CLR	W11
0x0C00	0x20020A  	MOV	#32, W10
0x0C02	0x201000  	MOV	#256, W0
0x0C04	0x781F80  	PUSH	W0
0x0C06	0xEF2000  	CLR	W0
0x0C08	0x781F80  	PUSH	W0
0x0C0A	0xEF2000  	CLR	W0
0x0C0C	0x781F80  	PUSH	W0
0x0C0E	0xEF2000  	CLR	W0
0x0C10	0x781F80  	PUSH	W0
0x0C12	0x07FE15  	RCALL	_SPI1_Init_Advanced
0x0C14	0xB1008F  	SUB	#8, W15
;Inicializacoes_LSM.c,221 :: 		PGA_Set_Gain(1);
0x0C16	0xB3C01A  	MOV.B	#1, W10
0x0C18	0x07FE29  	RCALL	_PGA_Set_Gain
;Inicializacoes_LSM.c,223 :: 		}
L_end_InitMain:
0x0C1A	0x7806CF  	POP	W13
0x0C1C	0x78064F  	POP	W12
0x0C1E	0x7805CF  	POP	W11
0x0C20	0x78054F  	POP	W10
0x0C22	0x060000  	RETURN
; end of _InitMain
_ADC1_Init_Advanced:
0x0886	0xFA0000  	LNK	#0
;__Lib_ADC_1_p24HJ_p33_2_7.c,46 :: 		
;__Lib_ADC_1_p24HJ_p33_2_7.c,47 :: 		
0x0888	0x20B960  	MOV	#lo_addr(_ADC1_Get_Sample), W0
0x088A	0x884200  	MOV	W0, _ADC_Get_Sample_Ptr
;__Lib_ADC_1_p24HJ_p33_2_7.c,48 :: 		
0x088C	0x200E00  	MOV	#224, W0
0x088E	0xB7A320  	MOV	WREG, AD1CON1
;__Lib_ADC_1_p24HJ_p33_2_7.c,49 :: 		
0x0890	0xDD50CA  	SL	W10, #10, W1
0x0892	0x203200  	MOV	#lo_addr(AD1CON1), W0
0x0894	0x708810  	IOR	W1, [W0], [W0]
;__Lib_ADC_1_p24HJ_p33_2_7.c,51 :: 		
0x0896	0x2E0001  	MOV	#57344, W1
0x0898	0x203220  	MOV	#lo_addr(AD1CON2), W0
0x089A	0x658801  	AND	W11, W1, [W0]
;__Lib_ADC_1_p24HJ_p33_2_7.c,52 :: 		
0x089C	0x21F3F0  	MOV	#7999, W0
0x089E	0xB7A324  	MOV	WREG, AD1CON3
;__Lib_ADC_1_p24HJ_p33_2_7.c,53 :: 		
0x08A0	0xEF2332  	CLR	AD1CON4
;__Lib_ADC_1_p24HJ_p33_2_7.c,54 :: 		
0x08A2	0xEF2330  	CLR	AD1CSSL
;__Lib_ADC_1_p24HJ_p33_2_7.c,55 :: 		
0x08A4	0xA8E321  	BSET	AD1CON1, #15
;__Lib_ADC_1_p24HJ_p33_2_7.c,56 :: 		
L_end_ADC1_Init_Advanced:
0x08A6	0xFA8000  	ULNK
0x08A8	0x060000  	RETURN
; end of _ADC1_Init_Advanced
_SPI1_Init_Advanced:
0x083E	0xFA0000  	LNK	#0
;__Lib_SPI_12.c,123 :: 		
;__Lib_SPI_12.c,126 :: 		
; slave_select start address is: 2 (W1)
0x0840	0x97B8CE  	MOV	[W14-8], W1
; data_sample start address is: 8 (W4)
0x0842	0x97BA3E  	MOV	[W14-10], W4
; clock_idle start address is: 4 (W2)
0x0844	0x97B92E  	MOV	[W14-12], W2
; edge start address is: 6 (W3)
0x0846	0x97B99E  	MOV	[W14-14], W3
0x0848	0xEF2240  	CLR	SPI1STAT
;__Lib_SPI_12.c,127 :: 		
0x084A	0xEF2242  	CLR	SPI1CON
;__Lib_SPI_12.c,129 :: 		
0x084C	0x202120  	MOV	#lo_addr(_SPI1_Read), W0
0x084E	0x884010  	MOV	W0, _SPI_Rd_Ptr
;__Lib_SPI_12.c,130 :: 		
0x0850	0x207120  	MOV	#lo_addr(_SPI1_Write), W0
0x0852	0x884040  	MOV	W0, _SPI_Wr_Ptr
;__Lib_SPI_12.c,132 :: 		
0x0854	0x75000B  	IOR	W10, W11, W0
0x0856	0x70000C  	IOR	W0, W12, W0
0x0858	0x70000D  	IOR	W0, W13, W0
0x085A	0x700001  	IOR	W0, W1, W0
; slave_select end address is: 2 (W1)
0x085C	0x700004  	IOR	W0, W4, W0
; data_sample end address is: 8 (W4)
;__Lib_SPI_12.c,133 :: 		
0x085E	0x700082  	IOR	W0, W2, W1
; clock_idle end address is: 4 (W2)
0x0860	0x202420  	MOV	#lo_addr(SPI1CON), W0
0x0862	0x708803  	IOR	W1, W3, [W0]
; edge end address is: 6 (W3)
;__Lib_SPI_12.c,135 :: 		
0x0864	0xA9C240  	BCLR	SPI1STAT, #6
;__Lib_SPI_12.c,136 :: 		
0x0866	0xA8E241  	BSET	SPI1STAT, #15
;__Lib_SPI_12.c,138 :: 		
L_end_SPI1_Init_Advanced:
0x0868	0xFA8000  	ULNK
0x086A	0x060000  	RETURN
; end of _SPI1_Init_Advanced
_PGA_Set_Gain:
;PGA_Drivers_LSM.c,9 :: 		void PGA_Set_Gain(char ganho)
;PGA_Drivers_LSM.c,11 :: 		SPI_CS_PGA1 = 0;                             //Ativar PGA1
0x086C	0xA9A2D4  	BCLR	LATC5_bit, #5
;PGA_Drivers_LSM.c,12 :: 		SPI1_Write(PGA_Inst_WriteGN);                //Endereçar o ganho
0x086E	0x781F8A  	PUSH	W10
0x0870	0x20040A  	MOV	#64, W10
0x0872	0x07FF4F  	RCALL	_SPI1_Write
0x0874	0x78054F  	POP	W10
;PGA_Drivers_LSM.c,13 :: 		SPI1_Write(ganho);                            //Ganho de x vezes
0x0876	0xFB850A  	ZE	W10, W10
0x0878	0x07FF4C  	RCALL	_SPI1_Write
;PGA_Drivers_LSM.c,14 :: 		SPI_CS_PGA1 = 1;                             //Desativar o PGA1
0x087A	0xA8A2D4  	BSET	LATC5_bit, #5
;PGA_Drivers_LSM.c,15 :: 		Delay_us(4);                                 //Tempo para mudança de ganho
0x087C	0x200357  	MOV	#53, W7
L_PGA_Set_Gain0:
0x087E	0xED200E  	DEC	W7
0x0880	0x3AFFFE  	BRA NZ	L_PGA_Set_Gain0
0x0882	0x000000  	NOP
;PGA_Drivers_LSM.c,16 :: 		}
L_end_PGA_Set_Gain:
0x0884	0x060000  	RETURN
; end of _PGA_Set_Gain
_SPI1_Write:
0x0712	0xFA0000  	LNK	#0
;__Lib_SPI_12.c,111 :: 		
;__Lib_SPI_12.c,112 :: 		
0x0714	0x07FD7E  	RCALL	_SPI1_Read
;__Lib_SPI_12.c,119 :: 		
L_end_SPI1_Write:
0x0716	0xFA8000  	ULNK
0x0718	0x060000  	RETURN
; end of _SPI1_Write
_SPI1_Read:
0x0212	0xFA0000  	LNK	#0
;__Lib_SPI_12.c,99 :: 		
;__Lib_SPI_12.c,101 :: 		
0x0214	0xA9C240  	BCLR	SPI1STAT, #6
;__Lib_SPI_12.c,103 :: 		
L_SPI1_Read0:
0x0216	0xAE2240  	BTSS	SPI1STAT, #1
0x0218	0x370001  	BRA	L_SPI1_Read1
0x021A	0x37FFFD  	BRA	L_SPI1_Read0
L_SPI1_Read1:
;__Lib_SPI_12.c,104 :: 		
0x021C	0x88124A  	MOV	W10, SPI1BUF
;__Lib_SPI_12.c,105 :: 		
L_SPI1_Read2:
0x021E	0xAF0240  	BTSC	SPI1STAT, #0
0x0220	0x370001  	BRA	L_SPI1_Read3
0x0222	0x37FFFD  	BRA	L_SPI1_Read2
L_SPI1_Read3:
;__Lib_SPI_12.c,107 :: 		
0x0224	0xBF8248  	MOV	SPI1BUF, WREG
;__Lib_SPI_12.c,109 :: 		
L_end_SPI1_Read:
0x0226	0xFA8000  	ULNK
0x0228	0x060000  	RETURN
; end of _SPI1_Read
_VDelay_ms:
0x0A34	0xFA0004  	LNK	#4
;__Lib_Delays.c,208 :: 		void VDelay_ms(unsigned Time_ms) {
;__Lib_Delays.c,212 :: 		NumberOfCyc = Clock_kHz() / __FOSC_PER_CYC; // Cycl./msec
0x0A36	0x29C400  	MOV	#40000, W0
0x0A38	0x200001  	MOV	#0, W1
0x0A3A	0x980700  	MOV	W0, [W14+0]
0x0A3C	0x980711  	MOV	W1, [W14+2]
;__Lib_Delays.c,213 :: 		NumberOfCyc *= Time_ms;                     // Total number of cycles
0x0A3E	0x90000E  	MOV	[W14+0], W0
0x0A40	0x90009E  	MOV	[W14+2], W1
0x0A42	0x78010A  	MOV	W10, W2
0x0A44	0xEB0180  	CLR	W3
0x0A46	0x07FF31  	RCALL	__Multiply_32x32
0x0A48	0x980700  	MOV	W0, [W14+0]
0x0A4A	0x980711  	MOV	W1, [W14+2]
;__Lib_Delays.c,217 :: 		}                                           // decrease NumberOfCyc
L_VDelay_ms3:
;__Lib_Delays.c,219 :: 		NumberOfCyc -= 149;
0x0A4C	0x200952  	MOV	#149, W2
0x0A4E	0x200003  	MOV	#0, W3
0x0A50	0x4700E0  	ADD	W14, #0, W1
0x0A52	0x470060  	ADD	W14, #0, W0
0x0A54	0x111831  	SUBR	W2, [W1++], [W0++]
0x0A56	0x199021  	SUBBR	W3, [W1--], [W0--]
;__Lib_Delays.c,223 :: 		W0 = NumberOfCyc;
0x0A58	0x90000E  	MOV	[W14+0], W0
;__Lib_Delays.c,224 :: 		W1 = HiWord(NumberOfCyc);
0x0A5A	0x470060  	ADD	W14, #0, W0
0x0A5C	0xECA000  	INC2	W0
0x0A5E	0x780090  	MOV	[W0], W1
;__Lib_Delays.c,226 :: 		MOV        #16383, W2
0x0A60	0x23FFF2  	MOV	#16383, W2
;__Lib_Delays.c,227 :: 		AND        W0, W2, W3
0x0A62	0x600182  	AND	W0, W2, W3
;__Lib_Delays.c,230 :: 		MOV        #14, W2                    //   in asm because dsPIC30 can
0x0A64	0x2000E2  	MOV	#14, W2
;__Lib_Delays.c,231 :: 		Label1:                                  //   generate DO instruction
Label1:
;__Lib_Delays.c,232 :: 		DEC        W2, W2                     //   instead of a loop.
0x0A66	0xE90102  	DEC	W2, W2
;__Lib_Delays.c,233 :: 		BRA LT,    Label2                     //
0x0A68	0x350003  	BRA LT	Label2
;__Lib_Delays.c,234 :: 		LSR        W1, W1                     // in that case code execution
0x0A6A	0xD10081  	LSR	W1, W1
;__Lib_Delays.c,235 :: 		RRC        W0, W0                     //   time would be different
0x0A6C	0xD38000  	RRC	W0, W0
;__Lib_Delays.c,236 :: 		BRA        Label1                     //   between dsPIC30 family
0x0A6E	0x37FFFB  	BRA	Label1
;__Lib_Delays.c,237 :: 		Label2:                                   //   and PIC24/dsPIC33 families
Label2:
;__Lib_Delays.c,239 :: 		Delay_Cyc_loop:
Delay_Cyc_loop:
;__Lib_Delays.c,240 :: 		CP0 W0                 ; skip delay
0x0A70	0xE20000  	CP0	W0
;__Lib_Delays.c,241 :: 		BRA Z, Delay_Cyc_rem   ;    if W0 = 0
0x0A72	0x320004  	BRA Z	Delay_Cyc_rem
;__Lib_Delays.c,242 :: 		repeat #16377          ; perform delay by
0x0A74	0x093FF9  	REPEAT	#16377
;__Lib_Delays.c,243 :: 		NOP                    ;   by executing W0*16384 <nop>s in Delay_Cyc_loop
0x0A76	0x000000  	NOP
;__Lib_Delays.c,244 :: 		DEC W0, W0             ; next loop
0x0A78	0xE90000  	DEC	W0, W0
;__Lib_Delays.c,245 :: 		bra Delay_Cyc_loop
0x0A7A	0x37FFFA  	BRA	Delay_Cyc_loop
;__Lib_Delays.c,246 :: 		Delay_Cyc_rem:
Delay_Cyc_rem:
;__Lib_Delays.c,247 :: 		REPEAT W3              ; execute whats
0x0A7C	0x098003  	REPEAT	W3
;__Lib_Delays.c,248 :: 		nop                    ;   remaining after the division
0x0A7E	0x000000  	NOP
;__Lib_Delays.c,250 :: 		}
L_end_VDelay_ms:
0x0A80	0xFA8000  	ULNK
0x0A82	0x060000  	RETURN
; end of _VDelay_ms
__Multiply_32x32:
0x08AA	0xFA0000  	LNK	#0
;__Lib_Math.c,43 :: 		
;__Lib_Math.c,46 :: 		
0x08AC	0xB80A02  	MUL.UU	W1, W2, W4
;__Lib_Math.c,47 :: 		
0x08AE	0x880050  	MOV	W0, W5
;__Lib_Math.c,48 :: 		
0x08B0	0xB80002  	MUL.UU	W0, W2, W0
;__Lib_Math.c,49 :: 		
0x08B2	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,50 :: 		
0x08B4	0xB82A03  	MUL.UU	W5, W3, W4
;__Lib_Math.c,51 :: 		
0x08B6	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,54 :: 		
L_end__Multiply_32x32:
0x08B8	0xFA8000  	ULNK
0x08BA	0x060000  	RETURN
; end of __Multiply_32x32
_ADC1_Get_Sample:
0x0B96	0xFA0000  	LNK	#0
;__Lib_ADC_1_p24HJ_p33_2_7.c,58 :: 		
;__Lib_ADC_1_p24HJ_p33_2_7.c,60 :: 		
0x0B98	0x200010  	MOV	#1, W0
0x0B9A	0xDD000A  	SL	W0, W10, W0
0x0B9C	0xEA8080  	COM	W0, W1
0x0B9E	0x2032C0  	MOV	#lo_addr(AD1PCFGL), W0
0x0BA0	0x608810  	AND	W1, [W0], [W0]
;__Lib_ADC_1_p24HJ_p33_2_7.c,62 :: 		
0x0BA2	0x88194A  	MOV	W10, AD1CHS0
;__Lib_ADC_1_p24HJ_p33_2_7.c,63 :: 		
0x0BA4	0xA82320  	BSET	AD1CON1, #1
;__Lib_ADC_1_p24HJ_p33_2_7.c,65 :: 		
L_ADC1_Get_Sample0:
0x0BA6	0xAF0320  	BTSC	AD1CON1, #0
0x0BA8	0x370001  	BRA	L_ADC1_Get_Sample1
;__Lib_ADC_1_p24HJ_p33_2_7.c,66 :: 		
0x0BAA	0x37FFFD  	BRA	L_ADC1_Get_Sample0
L_ADC1_Get_Sample1:
;__Lib_ADC_1_p24HJ_p33_2_7.c,67 :: 		
0x0BAC	0xA90320  	BCLR	AD1CON1, #0
;__Lib_ADC_1_p24HJ_p33_2_7.c,68 :: 		
0x0BAE	0xBF8300  	MOV	ADC1BUF0, WREG
;__Lib_ADC_1_p24HJ_p33_2_7.c,70 :: 		
L_end_ADC1_Get_Sample:
0x0BB0	0xFA8000  	ULNK
0x0BB2	0x060000  	RETURN
; end of _ADC1_Get_Sample
_PGA_Set_Channel:
;PGA_Drivers_LSM.c,18 :: 		void PGA_Set_Channel(char canal)
;PGA_Drivers_LSM.c,20 :: 		SPI_CS_PGA1 = 0;                     //Ativar PGA1
0x0B7C	0xA9A2D4  	BCLR	LATC5_bit, #5
;PGA_Drivers_LSM.c,21 :: 		SPI1_Write(PGA_Inst_WriteCH);        //Endereçar a configuração de Canais do PGA
0x0B7E	0x781F8A  	PUSH	W10
0x0B80	0x20041A  	MOV	#65, W10
0x0B82	0x07FDC7  	RCALL	_SPI1_Write
0x0B84	0x78054F  	POP	W10
;PGA_Drivers_LSM.c,22 :: 		SPI1_Write(canal);                   //Selecionar o Canal x do PGA1
0x0B86	0xFB850A  	ZE	W10, W10
0x0B88	0x07FDC4  	RCALL	_SPI1_Write
;PGA_Drivers_LSM.c,23 :: 		SPI_CS_PGA1 = 1;                     //Desativar o PGA1
0x0B8A	0xA8A2D4  	BSET	LATC5_bit, #5
;PGA_Drivers_LSM.c,24 :: 		Delay_us(4);                         //Tempo para ocorrer a troca de canais dentro do PGA
0x0B8C	0x200357  	MOV	#53, W7
L_PGA_Set_Channel2:
0x0B8E	0xED200E  	DEC	W7
0x0B90	0x3AFFFE  	BRA NZ	L_PGA_Set_Channel2
0x0B92	0x000000  	NOP
;PGA_Drivers_LSM.c,25 :: 		}
L_end_PGA_Set_Channel:
0x0B94	0x060000  	RETURN
; end of _PGA_Set_Channel
_ECAN1Write:
0x0A84	0xFA0000  	LNK	#0
;__Lib_ECAN_1.c,1082 :: 		
;__Lib_ECAN_1.c,1087 :: 		
0x0A86	0x781F8A  	PUSH	W10
0x0A88	0x781F8B  	PUSH	W11
; ECAN_TX_MSG_FLAGS start address is: 12 (W6)
0x0A8A	0x97BB4E  	MOV	[W14-8], W6
; save_win start address is: 10 (W5)
0x0A8C	0xEF200A  	CLR	W5
0x0A8E	0xAF0400  	BTSC	C1CTRL1bits, #0
0x0A90	0xEC200A  	INC	W5
;__Lib_ECAN_1.c,1089 :: 		
0x0A92	0xA90400  	BCLR	C1CTRL1bits, #0
;__Lib_ECAN_1.c,1092 :: 		
; txfree start address is: 14 (W7)
0x0A94	0xEF200E  	CLR	W7
; save_win end address is: 10 (W5)
; ECAN_TX_MSG_FLAGS end address is: 12 (W6)
; txfree end address is: 14 (W7)
L_ECAN1Write51:
; txfree start address is: 14 (W7)
; save_win start address is: 10 (W5)
; ECAN_TX_MSG_FLAGS start address is: 12 (W6)
0x0A96	0xE13868  	CP	W7, #8
0x0A98	0x310012  	BRA GEU	L__ECAN1Write85
L__ECAN1Write120:
;__Lib_ECAN_1.c,1095 :: 		
0x0A9A	0xDE3841  	LSR	W7, #1, W0
0x0A9C	0xDD00C1  	SL	W0, #1, W1
0x0A9E	0x204300  	MOV	#lo_addr(C1TR01CON), W0
0x0AA0	0x400001  	ADD	W0, W1, W0
; temp start address is: 2 (W1)
0x0AA2	0x780090  	MOV	[W0], W1
;__Lib_ECAN_1.c,1096 :: 		
0x0AA4	0xA67010  	BTSS	[W0], #7
0x0AA6	0x370003  	BRA	L_ECAN1Write54
;__Lib_ECAN_1.c,1097 :: 		
0x0AA8	0xAF6002  	BTSC	W1, #3
0x0AAA	0x370001  	BRA	L_ECAN1Write55
; temp end address is: 2 (W1)
;__Lib_ECAN_1.c,1098 :: 		
0x0AAC	0x370008  	BRA	L_ECAN1Write52
;__Lib_ECAN_1.c,1099 :: 		
L_ECAN1Write55:
;__Lib_ECAN_1.c,1100 :: 		
; temp start address is: 2 (W1)
L_ECAN1Write54:
;__Lib_ECAN_1.c,1101 :: 		
0x0AAE	0xAEE003  	BTSS	W1, #15
0x0AB0	0x370004  	BRA	L_ECAN1Write56
;__Lib_ECAN_1.c,1102 :: 		
0x0AB2	0xAF6003  	BTSC	W1, #11
0x0AB4	0x370002  	BRA	L_ECAN1Write57
; temp end address is: 2 (W1)
;__Lib_ECAN_1.c,1103 :: 		
; txfree start address is: 14 (W7)
0x0AB6	0xEC200E  	INC	W7
; txfree end address is: 14 (W7)
;__Lib_ECAN_1.c,1104 :: 		
0x0AB8	0x370002  	BRA	L_ECAN1Write52
;__Lib_ECAN_1.c,1105 :: 		
L_ECAN1Write57:
;__Lib_ECAN_1.c,1106 :: 		
L_ECAN1Write56:
;__Lib_ECAN_1.c,1092 :: 		
0x0ABA	0xECA00E  	INC2	W7
;__Lib_ECAN_1.c,1107 :: 		
; txfree end address is: 14 (W7)
0x0ABC	0x37FFEC  	BRA	L_ECAN1Write51
L__ECAN1Write85:
;__Lib_ECAN_1.c,1092 :: 		
;__Lib_ECAN_1.c,1107 :: 		
L_ECAN1Write52:
;__Lib_ECAN_1.c,1108 :: 		
; txfree start address is: 14 (W7)
0x0ABE	0xE13868  	CP	W7, #8
0x0AC0	0x390002  	BRA LTU	L_ECAN1Write58
L__ECAN1Write121:
; save_win end address is: 10 (W5)
; ECAN_TX_MSG_FLAGS end address is: 12 (W6)
; txfree end address is: 14 (W7)
;__Lib_ECAN_1.c,1109 :: 		
0x0AC2	0xEF2000  	CLR	W0
0x0AC4	0x370057  	BRA	L_end_ECAN1Write
L_ECAN1Write58:
;__Lib_ECAN_1.c,1112 :: 		
; txfree start address is: 14 (W7)
; ECAN_TX_MSG_FLAGS start address is: 12 (W6)
; save_win start address is: 10 (W5)
0x0AC6	0xAF600C  	BTSC	W6, #3
0x0AC8	0x37000E  	BRA	L_ECAN1Write59
;__Lib_ECAN_1.c,1113 :: 		
0x0ACA	0xDD38C4  	SL	W7, #4, W1
0x0ACC	0x240000  	MOV	#lo_addr(_ECAN1RxTxRAMBuffer), W0
0x0ACE	0x400001  	ADD	W0, W1, W0
0x0AD0	0xBE9F8C  	PUSH.D	W12
0x0AD2	0x20002D  	MOV	#2, W13
0x0AD4	0x78060B  	MOV	W11, W12
0x0AD6	0x78058A  	MOV	W10, W11
0x0AD8	0x780500  	MOV	W0, W10
0x0ADA	0x200F70  	MOV	#247, W0
0x0ADC	0x781F80  	PUSH	W0
0x0ADE	0x07FD75  	RCALL	__Lib_ECAN_1_ECAN1IDToRegs
0x0AE0	0xB1002F  	SUB	#2, W15
0x0AE2	0xBE064F  	POP.D	W12
0x0AE4	0x37000D  	BRA	L_ECAN1Write60
L_ECAN1Write59:
;__Lib_ECAN_1.c,1115 :: 		
0x0AE6	0xDD38C4  	SL	W7, #4, W1
0x0AE8	0x240000  	MOV	#lo_addr(_ECAN1RxTxRAMBuffer), W0
0x0AEA	0x400001  	ADD	W0, W1, W0
0x0AEC	0xBE9F8C  	PUSH.D	W12
0x0AEE	0x20002D  	MOV	#2, W13
0x0AF0	0x78060B  	MOV	W11, W12
0x0AF2	0x78058A  	MOV	W10, W11
0x0AF4	0x780500  	MOV	W0, W10
0x0AF6	0x200FF0  	MOV	#255, W0
0x0AF8	0x781F80  	PUSH	W0
0x0AFA	0x07FD67  	RCALL	__Lib_ECAN_1_ECAN1IDToRegs
0x0AFC	0xB1002F  	SUB	#2, W15
0x0AFE	0xBE064F  	POP.D	W12
L_ECAN1Write60:
;__Lib_ECAN_1.c,1120 :: 		
0x0B00	0xDD38C4  	SL	W7, #4, W1
0x0B02	0x240000  	MOV	#lo_addr(_ECAN1RxTxRAMBuffer), W0
0x0B04	0x400001  	ADD	W0, W1, W0
0x0B06	0x400064  	ADD	W0, #4, W0
0x0B08	0xA19010  	BCLR	[W0], #9
;__Lib_ECAN_1.c,1121 :: 		
0x0B0A	0xDD38C4  	SL	W7, #4, W1
0x0B0C	0x240000  	MOV	#lo_addr(_ECAN1RxTxRAMBuffer), W0
0x0B0E	0x400001  	ADD	W0, W1, W0
0x0B10	0x400164  	ADD	W0, #4, W2
0x0B12	0x66806F  	AND	W13, #15, W0
0x0B14	0x784092  	MOV.B	[W2], W1
0x0B16	0x684001  	XOR.B	W0, W1, W0
0x0B18	0x60406F  	AND.B	W0, #15, W0
0x0B1A	0x68C000  	XOR.B	W1, W0, W0
0x0B1C	0x784900  	MOV.B	W0, [W2]
;__Lib_ECAN_1.c,1122 :: 		
0x0B1E	0xAFC00C  	BTSC	W6, #6
0x0B20	0x370005  	BRA	L_ECAN1Write61
;__Lib_ECAN_1.c,1123 :: 		
0x0B22	0xDD38C4  	SL	W7, #4, W1
0x0B24	0x240000  	MOV	#lo_addr(_ECAN1RxTxRAMBuffer), W0
0x0B26	0x400001  	ADD	W0, W1, W0
0x0B28	0x400064  	ADD	W0, #4, W0
0x0B2A	0xA09010  	BSET	[W0], #9
L_ECAN1Write61:
;__Lib_ECAN_1.c,1126 :: 		
0x0B2C	0xDD38C4  	SL	W7, #4, W1
0x0B2E	0x240000  	MOV	#lo_addr(_ECAN1RxTxRAMBuffer), W0
0x0B30	0x400001  	ADD	W0, W1, W0
0x0B32	0x4000E6  	ADD	W0, #6, W1
0x0B34	0x78000C  	MOV	W12, W0
0x0B36	0x090007  	REPEAT	#7
0x0B38	0x7858B0  	MOV.B	[W0++], [W1++]
;__Lib_ECAN_1.c,1130 :: 		
0x0B3A	0xDE3841  	LSR	W7, #1, W0
0x0B3C	0xDD00C1  	SL	W0, #1, W1
0x0B3E	0x204300  	MOV	#lo_addr(C1TR01CON), W0
; ptr start address is: 4 (W2)
0x0B40	0x400101  	ADD	W0, W1, W2
;__Lib_ECAN_1.c,1131 :: 		
0x0B42	0xAE000E  	BTSS	W7, #0
0x0B44	0x37000A  	BRA	L_ECAN1Write62
; txfree end address is: 14 (W7)
;__Lib_ECAN_1.c,1132 :: 		
0x0B46	0x780092  	MOV	[W2], W1
0x0B48	0x2FCFF0  	MOV	#64767, W0
0x0B4A	0x608900  	AND	W1, W0, [W2]
;__Lib_ECAN_1.c,1133 :: 		
0x0B4C	0x630063  	AND	W6, #3, W0
; ECAN_TX_MSG_FLAGS end address is: 12 (W6)
0x0B4E	0xDD0048  	SL	W0, #8, W0
0x0B50	0x700912  	IOR	W0, [W2], [W2]
;__Lib_ECAN_1.c,1134 :: 		
0x0B52	0x780092  	MOV	[W2], W1
0x0B54	0x208000  	MOV	#2048, W0
0x0B56	0x708900  	IOR	W1, W0, [W2]
; ptr end address is: 4 (W2)
;__Lib_ECAN_1.c,1135 :: 		
0x0B58	0x370008  	BRA	L_ECAN1Write63
L_ECAN1Write62:
;__Lib_ECAN_1.c,1137 :: 		
; ptr start address is: 4 (W2)
; ECAN_TX_MSG_FLAGS start address is: 12 (W6)
0x0B5A	0x780092  	MOV	[W2], W1
0x0B5C	0x2FFFC0  	MOV	#65532, W0
0x0B5E	0x608900  	AND	W1, W0, [W2]
;__Lib_ECAN_1.c,1138 :: 		
0x0B60	0x630063  	AND	W6, #3, W0
; ECAN_TX_MSG_FLAGS end address is: 12 (W6)
0x0B62	0x700912  	IOR	W0, [W2], [W2]
;__Lib_ECAN_1.c,1139 :: 		
0x0B64	0x780012  	MOV	[W2], W0
0x0B66	0x700068  	IOR	W0, #8, W0
0x0B68	0x780900  	MOV	W0, [W2]
; ptr end address is: 4 (W2)
;__Lib_ECAN_1.c,1140 :: 		
L_ECAN1Write63:
;__Lib_ECAN_1.c,1142 :: 		
0x0B6A	0xAE000A  	BTSS	W5, #0
0x0B6C	0xA90400  	BCLR	C1CTRL1bits, #0
0x0B6E	0xAF000A  	BTSC	W5, #0
0x0B70	0xA80400  	BSET	C1CTRL1bits, #0
; save_win end address is: 10 (W5)
;__Lib_ECAN_1.c,1144 :: 		
0x0B72	0x2FFFF0  	MOV	#65535, W0
;__Lib_ECAN_1.c,1145 :: 		
;__Lib_ECAN_1.c,1144 :: 		
;__Lib_ECAN_1.c,1145 :: 		
L_end_ECAN1Write:
0x0B74	0x7805CF  	POP	W11
0x0B76	0x78054F  	POP	W10
0x0B78	0xFA8000  	ULNK
0x0B7A	0x060000  	RETURN
; end of _ECAN1Write
_C1Interrupt:
0x0DCA	0xF80036  	PUSH	RCOUNT
0x0DCC	0x781F80  	PUSH	W0
0x0DCE	0x200020  	MOV	#2, W0
0x0DD0	0x09000C  	REPEAT	#12
0x0DD2	0x781FB0  	PUSH	[W0++]
;CT01.c,88 :: 		void C1Interrupt(void) org 0x005A                            // ECAN event iterrupt
;CT01.c,91 :: 		IFS2bits.C1IF = 0;                                   // clear ECAN interrupt flag
0x0DD4	0xA96088  	BCLR	IFS2bits, #3
;CT01.c,92 :: 		if(C1INTFbits.TBIF) {                                // was it tx interrupt?
0x0DD6	0xAE040A  	BTSS	C1INTFbits, #0
0x0DD8	0x370002  	BRA	L_C1Interrupt2
;CT01.c,93 :: 		C1INTFbits.TBIF = 0;                             // if yes clear tx interrupt flag
0x0DDA	0xA9040A  	BCLR	C1INTFbits, #0
;CT01.c,94 :: 		LED = 1;
0x0DDC	0xA802C5  	BSET	LATA8_bit, #8
;CT01.c,95 :: 		}
L_C1Interrupt2:
;CT01.c,97 :: 		if(C1INTFbits.RBIF) {                                      // was it rx interrupt?
0x0DDE	0xAE240A  	BTSS	C1INTFbits, #1
0x0DE0	0x370001  	BRA	L_C1Interrupt3
;CT01.c,98 :: 		C1INTFbits.RBIF = 0;                         // if yes clear rx interrupt flag
0x0DE2	0xA9240A  	BCLR	C1INTFbits, #1
;CT01.c,99 :: 		}
L_C1Interrupt3:
;CT01.c,100 :: 		}
L_end_C1Interrupt:
0x0DE4	0x2001A0  	MOV	#26, W0
0x0DE6	0x09000C  	REPEAT	#12
0x0DE8	0x78104F  	POP	[W0--]
0x0DEA	0x78004F  	POP	W0
0x0DEC	0xF90036  	POP	RCOUNT
0x0DEE	0x064000  	RETFIE
; end of _C1Interrupt
_InputCapture1Int:
0x0D8C	0xF80036  	PUSH	RCOUNT
0x0D8E	0x781F80  	PUSH	W0
0x0D90	0x200020  	MOV	#2, W0
0x0D92	0x09000C  	REPEAT	#12
0x0D94	0x781FB0  	PUSH	[W0++]
;CT01.c,77 :: 		void InputCapture1Int() iv IVT_ADDR_IC1INTERRUPT //Roda transmissão ou outra roda
;CT01.c,79 :: 		t1=IC1BUF;
0x0D96	0xBF8140  	MOV	IC1BUF, WREG
0x0D98	0x884030  	MOV	W0, _t1
;CT01.c,80 :: 		t2=IC1BUF;
0x0D9A	0xBF8140  	MOV	IC1BUF, WREG
0x0D9C	0x884020  	MOV	W0, _t2
;CT01.c,81 :: 		IC1IF_bit=0;
0x0D9E	0xA92084  	BCLR	IC1IF_bit, #1
;CT01.c,82 :: 		if(t2>t1)
0x0DA0	0x804021  	MOV	_t2, W1
0x0DA2	0x208060  	MOV	#lo_addr(_t1), W0
0x0DA4	0xE10810  	CP	W1, [W0]
0x0DA6	0x360005  	BRA LEU	L_InputCapture1Int0
L__InputCapture1Int14:
;CT01.c,83 :: 		DIG1 = t2-t1;
0x0DA8	0x804022  	MOV	_t2, W2
0x0DAA	0x208061  	MOV	#lo_addr(_t1), W1
0x0DAC	0x2080C0  	MOV	#lo_addr(_DIG1), W0
0x0DAE	0x510811  	SUB	W2, [W1], [W0]
0x0DB0	0x370006  	BRA	L_InputCapture1Int1
L_InputCapture1Int0:
;CT01.c,85 :: 		DIG1 = (PR2 - t1) + t2;
0x0DB2	0x800861  	MOV	PR2, W1
0x0DB4	0x208060  	MOV	#lo_addr(_t1), W0
0x0DB6	0x508110  	SUB	W1, [W0], W2
0x0DB8	0x208041  	MOV	#lo_addr(_t2), W1
0x0DBA	0x2080C0  	MOV	#lo_addr(_DIG1), W0
0x0DBC	0x410811  	ADD	W2, [W1], [W0]
L_InputCapture1Int1:
;CT01.c,86 :: 		}
L_end_InputCapture1Int:
0x0DBE	0x2001A0  	MOV	#26, W0
0x0DC0	0x09000C  	REPEAT	#12
0x0DC2	0x78104F  	POP	[W0--]
0x0DC4	0x78004F  	POP	W0
0x0DC6	0xF90036  	POP	RCOUNT
0x0DC8	0x064000  	RETFIE
; end of _InputCapture1Int
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0200      [18]    _Lock_IOLOCK
0x0212      [24]    _SPI1_Read
0x022A     [928]    __Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping
0x05CA     [250]    __Lib_ECAN_1_ECAN1IDToRegs
0x06C4      [78]    _ECAN1SetOperationMode
0x0712       [8]    _SPI1_Write
0x071A     [154]    _ECAN1SetBaudRate
0x07B4      [32]    _ECAN1SetMask
0x07D4     [106]    _ECAN1SelectTxBuffers
0x083E      [46]    _SPI1_Init_Advanced
0x086C      [26]    _PGA_Set_Gain
0x0886      [36]    _ADC1_Init_Advanced
0x08AA      [18]    __Multiply_32x32
0x08BC     [178]    _ECAN1SetBufferSize
0x096E      [14]    _PPS_Mapping
0x097C      [18]    _Unlock_IOLOCK
0x098E      [58]    _ECAN1Initialize
0x09C8     [108]    _ECAN1DmaChannelInit
0x0A34      [80]    _VDelay_ms
0x0A84     [248]    _ECAN1Write
0x0B7C      [26]    _PGA_Set_Channel
0x0B96      [30]    _ADC1_Get_Sample
0x0BB4      [56]    _InitClock
0x0BEC      [56]    _InitMain
0x0C24     [138]    _InitCan
0x0CAE      [96]    _InitTimersCapture
0x0D0E     [126]    _InitPorts
0x0D8C      [62]    _InputCapture1Int
0x0DCA      [38]    _C1Interrupt
0x0DF0     [504]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x06C6       [2]    RPOR3
0x06C4       [2]    RPOR2
0x06CA       [2]    RPOR5
0x06C8       [2]    RPOR4
0x06C2       [2]    RPOR1
0x0742       [2]    OSCCON
0x0412       [2]    C1CFG2bits
0x06C0       [2]    RPOR0
0x0742       [0]    IOLOCK_bit
0x06D8       [2]    RPOR12
0x06D6       [2]    RPOR11
0x0682       [2]    RPINR1
0x0680       [2]    RPINR0
0x06D4       [2]    RPOR10
0x06CE       [2]    RPOR7
0x06CC       [2]    RPOR6
0x06D2       [2]    RPOR9
0x06D0       [2]    RPOR8
0x0432       [2]    C1TR23CON
0x0430       [2]    C1TR01CON
0x0436       [2]    C1TR67CON
0x0434       [2]    C1TR45CON
0x0400       [2]    C1CTRL1bits
0x0332       [2]    AD1CON4
0x0324       [2]    AD1CON3
0x0430       [2]    C1RXM0SID
0x0330       [2]    AD1CSSL
0x0800       [2]    __Lib_ECAN_1_Ecan1RAMBufferSize
0x03E0       [2]    DMACS0
0x0410       [1]    C1CFG1bits
0x0406       [2]    C1FCTRLbits
0x0380       [2]    DMA0CON
0x0432       [2]    C1TR23CONbits
0x0430       [2]    C1TR01CONbits
0x0436       [2]    C1TR67CONbits
0x0434       [2]    C1TR45CONbits
0x0240       [2]    SPI1STAT
0x02D0       [0]    TRISC7_bit
0x0802       [2]    _SPI_Rd_Ptr
0x0242       [2]    SPI1CON
0x02D0       [0]    TRISC6_bit
0x02C8       [0]    TRISB14_bit
0x02C8       [0]    TRISB9_bit
0x02D0       [0]    TRISC2_bit
0x02D0       [0]    TRISC1_bit
0x0804       [2]    _t2
0x0140       [2]    IC1BUF
0x010C       [2]    PR2
0x0084       [0]    IC1IF_bit
0x0806       [2]    _t1
0x0248       [2]    SPI1BUF
0x0808       [2]    _SPI_Wr_Ptr
0x040A       [2]    C1INTFbits
0x0088       [2]    IFS2bits
0x06A6       [2]    RPINR19
0x06A4       [2]    RPINR18
0x06AA       [2]    RPINR21
0x06A8       [2]    RPINR20
0x0696       [2]    RPINR11
0x0688       [2]    RPINR4
0x0686       [2]    RPINR3
0x0694       [2]    RPINR10
0x068E       [2]    RPINR7
0x02C8       [0]    TRISB5_bit
0x02C8       [0]    TRISB4_bit
0x02C8       [0]    TRISB8_bit
0x02C8       [0]    TRISB6_bit
0x06B4       [2]    RPINR26
0x06AE       [2]    RPINR23
0x06AC       [2]    RPINR22
0x06B2       [2]    RPINR25
0x06B0       [2]    RPINR24
0x080A       [1]    _PGA_45_Gain
0x080B       [1]    _PGA_23_Gain
0x080C       [2]    _DIG1
0x080E       [8]    _RxTx_Data
0x0816       [1]    _PGA_01_Gain
0x0817       [1]    _PGA4_Gain
0x0818       [2]    _PGA4
0x081A       [1]    _PGA5_Gain
0x081C       [2]    _PGA5
0x040C       [1]    C1INTEbits
0x0098       [2]    IEC2bits
0x081E       [2]    _Can_Rcv_Flags
0x0820       [2]    _Can_Init_Flags
0x008C       [2]    IFS4
0x0086       [2]    IFS1
0x0084       [2]    IFS0
0x008A       [2]    IFS3
0x0088       [2]    IFS2
0x0822       [2]    _GPIN2
0x0824       [2]    _GPIN1
0x0826       [2]    _GPIN4
0x0828       [2]    _GPIN3
0x082A       [2]    _GPIN0
0x082C       [2]    _Can_Send_Flags
0x02C4       [0]    LATA8_bit
0x082E       [2]    _ICAN_BUS
0x0830       [2]    _contagem
0x081B       [1]    _PGA2_Gain
0x0832       [2]    _PGA2
0x0834       [1]    _PGA3_Gain
0x0836       [2]    _PGA3
0x0835       [1]    _PGA1_Gain
0x0838       [2]    _PGA0
0x083A       [2]    _GPIN5
0x083C       [2]    _PGA1
0x083E       [1]    _PGA0_Gain
0x02D0       [0]    TRISC3_bit
0x02C8       [0]    TRISB13_bit
0x02D0       [0]    TRISC5_bit
0x02D0       [0]    TRISC4_bit
0x02C8       [0]    TRISB12_bit
0x02C8       [0]    TRISB7_bit
0x02C0       [0]    TRISA9_bit
0x02C8       [0]    TRISB11_bit
0x02C8       [0]    TRISB10_bit
0x0300       [2]    ADC1BUF0
0x0320       [2]    AD1CON1
0x0322       [2]    AD1CON2
0x0840       [2]    _ADC_Get_Sample_Ptr
0x0328       [2]    AD1CHS0
0x02D0       [0]    TRISC9_bit
0x02D0       [0]    TRISC8_bit
0x02D4       [0]    LATC5_bit
0x02D4       [0]    SPI_CS_PGA1
0x0744       [2]    CLKDIV
0x0094       [2]    IEC0bits
0x032C       [2]    AD1PCFGL
0x0746       [2]    PLLFBD
0x0084       [2]    IFS0bits
0x0110       [2]    T2CONbits
0x4000     [256]    _ECAN1RxTxRAMBuffer
0x00A4       [2]    IPC0bits
0x0142       [2]    IC1CONbits
0x02D0       [0]    TRISC0_bit
0x02C8       [0]    TRISB3_bit
0x02C0       [0]    TRISA8_bit
0x02C8       [0]    TRISB15_bit
0x02C8       [0]    TRISB2_bit
0x02C0       [0]    TRISA1_bit
0x02C0       [0]    TRISA0_bit
0x02C8       [0]    TRISB1_bit
0x02C8       [0]    TRISB0_bit
0x0084       [2]    IFS0
0x0086       [2]    IFS1
0x0088       [2]    IFS2
0x008A       [2]    IFS3
0x008C       [2]    IFS4
0x010C       [2]    PR2
0x0140       [2]    IC1BUF
0x0014       [2]    FARG_SPI1_Read_buffer
0x0014       [1]    FARG___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping_rp_num
0x0016       [1]    FARG___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping_input_output
0x0018       [1]    FARG___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping_funct_name
0x001A       [2]    FARG___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping_lock
0x0240       [2]    SPI1STAT
0x0242       [2]    SPI1CON
0x0248       [2]    SPI1BUF
0x0300       [2]    ADC1BUF0
0x0320       [2]    AD1CON1
0x0322       [2]    AD1CON2
0x0324       [2]    AD1CON3
0x0328       [2]    AD1CHS0
0x032C       [2]    AD1PCFGL
0x0330       [2]    AD1CSSL
0x0332       [2]    AD1CON4
0x0380       [2]    DMA0CON
0x03E0       [2]    DMACS0
0x0430       [2]    C1RXM0SID
0x0430       [2]    C1TR01CON
0x0432       [2]    C1TR23CON
0x0434       [2]    C1TR45CON
0x0436       [2]    C1TR67CON
0x0014       [2]    FARG___Lib_ECAN_1_ECAN1IDToRegs_ptr
0x0016       [4]    FARG___Lib_ECAN_1_ECAN1IDToRegs_val
0x001A       [2]    FARG___Lib_ECAN_1_ECAN1IDToRegs_RegType
0x0680       [2]    RPINR0
0x0682       [2]    RPINR1
0x0686       [2]    RPINR3
0x0688       [2]    RPINR4
0x068E       [2]    RPINR7
0x0694       [2]    RPINR10
0x0696       [2]    RPINR11
0x06A4       [2]    RPINR18
0x06A6       [2]    RPINR19
0x06A8       [2]    RPINR20
0x06AA       [2]    RPINR21
0x06AC       [2]    RPINR22
0x06AE       [2]    RPINR23
0x06B0       [2]    RPINR24
0x06B2       [2]    RPINR25
0x06B4       [2]    RPINR26
0x06C0       [2]    RPOR0
0x06C2       [2]    RPOR1
0x06C4       [2]    RPOR2
0x0014       [2]    FARG_ECAN1SetOperationMode_mode
0x0016       [2]    FARG_ECAN1SetOperationMode_WAIT
0x06C6       [2]    RPOR3
0x06C8       [2]    RPOR4
0x06CA       [2]    RPOR5
0x06CC       [2]    RPOR6
0x06CE       [2]    RPOR7
0x06D0       [2]    RPOR8
0x06D2       [2]    RPOR9
0x06D4       [2]    RPOR10
0x06D6       [2]    RPOR11
0x06D8       [2]    RPOR12
0x0014       [2]    FARG_SPI1_Write_data_out
0x0014       [2]    FARG_ECAN1SetBaudRate_SJW
0x0016       [2]    FARG_ECAN1SetBaudRate_BRP
0x0018       [2]    FARG_ECAN1SetBaudRate_PHSEG1
0x001A       [2]    FARG_ECAN1SetBaudRate_PHSEG2
0x0742       [2]    OSCCON
0x0744       [2]    CLKDIV
0x0746       [2]    PLLFBD
0x0014       [2]    FARG_ECAN1SetMask_ECAN_MASK
0x0016       [4]    FARG_ECAN1SetMask_val
0x001A       [2]    FARG_ECAN1SetMask_ECAN_CONFIG_FLAGS
0x0014       [2]    FARG_ECAN1SelectTxBuffers_txselect
0x0014       [2]    FARG_SPI1_Init_Advanced_master_mode
0x0016       [2]    FARG_SPI1_Init_Advanced_mode16
0x0018       [2]    FARG_SPI1_Init_Advanced_sec_prescaler
0x001A       [2]    FARG_SPI1_Init_Advanced_pri_prescaler
0x0014       [1]    FARG_PGA_Set_Gain_ganho
0x0014       [2]    FARG_ADC1_Init_Advanced_AdcMode
0x0016       [2]    FARG_ADC1_Init_Advanced_Reference
0x0014       [2]    FARG_ECAN1SetBufferSize_Ecan1BuffSize
0x0014       [1]    FARG_PPS_Mapping_rp_num
0x0016       [1]    FARG_PPS_Mapping_input_output
0x0018       [1]    FARG_PPS_Mapping_funct_name
0x0014       [2]    FARG_ECAN1Initialize_SJW
0x0016       [2]    FARG_ECAN1Initialize_BRP
0x0018       [2]    FARG_ECAN1Initialize_PHSEG1
0x001A       [2]    FARG_ECAN1Initialize_PHSEG2
0x0014       [2]    FARG_ECAN1DmaChannelInit_DmaChannel
0x0016       [2]    FARG_ECAN1DmaChannelInit_ChannelDir
0x0018       [2]    FARG_ECAN1DmaChannelInit_DmaRamBuffAdd
0x0014       [2]    FARG_VDelay_ms_Time_ms
0x0014       [4]    FARG_ECAN1Write_id
0x0018       [2]    FARG_ECAN1Write_Data_
0x001A       [2]    FARG_ECAN1Write_DataLen
0x0014       [1]    FARG_PGA_Set_Channel_canal
0x0014       [2]    FARG_ADC1_Get_Sample_channel
//** Label List: ** 
//----------------------------------------------
  L_InputCapture1Int0
  L_InputCapture1Int1
  L_C1Interrupt2
  L_C1Interrupt3
  L_main4
  L_main6
  L_main8
  L_main10
  L_main11
  L_main12
  L_end_InputCapture1Int
  _InputCapture1Int
  L__InputCapture1Int14
  L_end_C1Interrupt
  _C1Interrupt
  L_end_main
  _main
  L__main17
  L__main_end_loop
  L_end_InitClock
  _InitClock
  L_end_InitPorts
  _InitPorts
  L_end_InitCan
  _InitCan
  L_end_InitTimersCapture
  _InitTimersCapture
  L_end_InitMain
  _InitMain
  L_PGA_Set_Gain0
  L_PGA_Set_Channel2
  L_end_PGA_Set_Gain
  _PGA_Set_Gain
  L_end_PGA_Set_Channel
  _PGA_Set_Channel
  L_ADC1_Get_Sample0
  L_ADC1_Get_Sample1
  L_end_ADC1_Init
  _ADC1_Init
  L_end_ADC1_Init_Advanced
  _ADC1_Init_Advanced
  L_end_ADC1_Get_Sample
  _ADC1_Get_Sample
  L_end_ADC1_Read
  _ADC1_Read
  Delay_Cyc_loop
  Delay_Cyc_rez
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_ms3
  L_VDelay_ms4
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_Advanced_ms7
  L_VDelay_Advanced_ms8
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_Delay_1us11
  L_Delay_10us13
  L_Delay_22us15
  L_Delay_50us17
  L_Delay_80us19
  L_Delay_500us21
  L_Delay_5500us23
  L_Delay_1ms25
  L_Delay_5ms27
  L_Delay_8ms29
  L_Delay_10ms31
  L_Delay_100ms33
  L_Delay_1sec35
  L_end_Get_Fosc_kHz
  _Get_Fosc_kHz
  L_end_Get_Fosc_Per_Cyc
  _Get_Fosc_Per_Cyc
  L_end_Delay_Cyc
  _Delay_Cyc
  L_end_Delay_Cyc_Long
  _Delay_Cyc_Long
  L_end_VDelay_ms
  _VDelay_ms
  L_end_VDelay_Advanced_ms
  _VDelay_Advanced_ms
  L_end_Delay_W0
  _Delay_W0
  L_end_Delay_1us
  _Delay_1us
  L_end_Delay_10us
  _Delay_10us
  L_end_Delay_22us
  _Delay_22us
  L_end_Delay_50us
  _Delay_50us
  L_end_Delay_80us
  _Delay_80us
  L_end_Delay_500us
  _Delay_500us
  L_end_Delay_5500us
  _Delay_5500us
  L_end_Delay_1ms
  _Delay_1ms
  L_end_Delay_5ms
  _Delay_5ms
  L_end_Delay_8ms
  _Delay_8ms
  L_end_Delay_10ms
  _Delay_10ms
  L_end_Delay_100ms
  _Delay_100ms
  L_end_Delay_1sec
  _Delay_1sec
  L___Lib_ECAN_1_ECAN1IDToRegs0
  L___Lib_ECAN_1_ECAN1IDToRegs1
  L___Lib_ECAN_1_ECAN1IDToRegs2
  L___Lib_ECAN_1_ECAN1IDToRegs3
  L___Lib_ECAN_1_ECAN1IDToRegs4
  L___Lib_ECAN_1_ECAN1IDToRegs5
  L___Lib_ECAN_1_ECAN1IDToRegs6
  L___Lib_ECAN_1_ECAN1IDToRegs7
  L___Lib_ECAN_1_ECAN1IDToRegs8
  L___Lib_ECAN_1_ECAN1IDToRegs9
  L___Lib_ECAN_1_ECAN1IDToRegs10
  L___Lib_ECAN_1_ECAN1IDToRegs11
  L___Lib_ECAN_1_ECAN1IDToRegs12
  L_ECAN1SetOperationMode13
  L_ECAN1SetOperationMode14
  L_ECAN1SetOperationMode15
  L_ECAN1SetOperationMode16
  L_ECAN1SelectTxBuffers17
  L_ECAN1SelectTxBuffers18
  L_ECAN1SelectTxBuffers19
  L_ECAN1SelectTxBuffers20
  L_ECAN1SelectTxBuffers21
  L_ECAN1SelectTxBuffers22
  L_ECAN1SelectTxBuffers23
  L_ECAN1SelectTxBuffers24
  L_ECAN1SelectTxBuffers25
  L_ECAN1FilterDisable26
  L_ECAN1FilterDisable27
  L_ECAN1FilterDisable28
  L_ECAN1FilterEnable29
  L_ECAN1FilterEnable30
  L_ECAN1FilterEnable31
  L_ECAN1SetBufferSize32
  L_ECAN1SetBufferSize33
  L_ECAN1SetBufferSize34
  L_ECAN1SetBufferSize35
  L_ECAN1SetBufferSize36
  L_ECAN1SetBufferSize37
  L_ECAN1SetBufferSize38
  L_ECAN1SetBufferSize39
  L_ECAN1SetBufferSize40
  L_ECAN1SetBufferSize41
  L_ECAN1DmaChannelInit42
  L_ECAN1DmaChannelInit43
  L_ECAN1DmaChannelInit44
  L_ECAN1DmaChannelInit45
  L_ECAN1SetBaudRate46
  L_ECAN1SetBaudRate47
  L_ECAN1SetBaudRate48
  L___Lib_ECAN_1_RegsToECAN1ID49
  L___Lib_ECAN_1_RegsToECAN1ID50
  L_ECAN1Write51
  L_ECAN1Write52
  L_ECAN1Write53
  L_ECAN1Write54
  L_ECAN1Write55
  L_ECAN1Write56
  L_ECAN1Write57
  L_ECAN1Write58
  L_ECAN1Write59
  L_ECAN1Write60
  L_ECAN1Write61
  L_ECAN1Write62
  L_ECAN1Write63
  L_ECAN1Read64
  L_ECAN1Read65
  L_ECAN1Read66
  L_ECAN1Read67
  L_ECAN1Read68
  L_ECAN1Read69
  L_ECAN1Read70
  L_ECAN1Read71
  L_ECAN1Read72
  L_ECAN1Read73
  L_ECAN1Read74
  L_ECAN1Read75
  L_ECAN1Read76
  L_ECAN1Read77
  L_ECAN1Read78
  L_ECAN1Read79
  L_ECAN1Read80
  L_ECAN1Read81
  L_ECAN1Read82
  L_ECAN1Read83
  L_ECAN1Read84
  L__ECAN1Write85
  L__ECAN1Read86
  L__ECAN1Read87
  L_end_ECAN1IDToRegs
  __Lib_ECAN_1_ECAN1IDToRegs
  L___Lib_ECAN_1_ECAN1IDToRegs89
  L___Lib_ECAN_1_ECAN1IDToRegs90
  L___Lib_ECAN_1_ECAN1IDToRegs91
  L_end_ECAN1SetOperationMode
  _ECAN1SetOperationMode
  L__ECAN1SetOperationMode93
  L__ECAN1SetOperationMode94
  L_end_ECAN1GetOperationMode
  _ECAN1GetOperationMode
  L_end_ECAN1SelectTxBuffers
  _ECAN1SelectTxBuffers
  L__ECAN1SelectTxBuffers97
  L_end_ECAN1FilterDisable
  _ECAN1FilterDisable
  L__ECAN1FilterDisable99
  L__ECAN1FilterDisable100
  L_end_ECAN1FilterEnable
  _ECAN1FilterEnable
  L__ECAN1FilterEnable102
  L__ECAN1FilterEnable103
  L_end_ECAN1SetBufferSize
  _ECAN1SetBufferSize
  L__ECAN1SetBufferSize105
  L__ECAN1SetBufferSize106
  L__ECAN1SetBufferSize107
  L__ECAN1SetBufferSize108
  L__ECAN1SetBufferSize109
  L__ECAN1SetBufferSize110
  L__ECAN1SetBufferSize111
  L_end_ECAN1DmaChannelInit
  _ECAN1DmaChannelInit
  L__ECAN1DmaChannelInit113
  L__ECAN1DmaChannelInit114
  L_end_ECAN1SetBaudRate
  _ECAN1SetBaudRate
  L_end_ECAN1SetMask
  _ECAN1SetMask
  L_end_ECAN1SetFilter
  _ECAN1SetFilter
  L_end_RegsToECAN1ID
  __Lib_ECAN_1_RegsToECAN1ID
  L_end_ECAN1Write
  _ECAN1Write
  L__ECAN1Write120
  L__ECAN1Write121
  L_end_ECAN1Read
  _ECAN1Read
  L__ECAN1Read123
  L__ECAN1Read124
  L__ECAN1Read125
  L__ECAN1Read126
  L__ECAN1Read127
  L__ECAN1Read128
  L__ECAN1Read129
  L__ECAN1Read130
  L__ECAN1Read131
  L__ECAN1Read132
  L_end_ECAN1Initialize
  _ECAN1Initialize
  Divide_32x32___testsus
  the_end_Divide_32x32
  Divide_32x32___divsi3
  Divide_32x32___udivsi3
  Divide_32x32_divtestb
  Divide_32x32_calcquot
  Divide_32x32_returnq
  Divide_32x32_nextbit
  Divide_32x32_iterate
  Modulus_32x32___testsus
  the_end_Modulus_32x32
  Modulus_32x32___modsi3
  Modulus_32x32___umodsi3
  Modulus_32x32_modtestb
  Modulus_32x32_calcrem
  Modulus_32x32_exitr
  Modulus_32x32___udivsi3
  Modulus_32x32_nextbit
  Modulus_32x32_iterate
  L_end__Multiply_32x32
  __Multiply_32x32
  L_end__Divide_32x32
  __Divide_32x32
  L_end__Modulus_32x32
  __Modulus_32x32
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping0
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping1
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping2
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping3
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping4
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping5
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping6
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping7
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping8
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping9
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping10
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping11
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping12
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping13
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping14
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping15
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping16
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping17
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping18
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping19
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping20
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping21
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping22
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping23
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping24
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping25
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping26
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping27
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping28
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping29
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping30
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping31
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping32
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping33
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping34
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping35
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping36
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping37
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping38
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping39
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping40
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping41
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping42
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping43
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping44
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping45
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping46
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping47
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping48
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping49
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping50
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping51
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping52
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping53
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping54
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping55
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping56
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping57
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping58
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping59
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping60
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping61
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping62
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping63
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping64
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping65
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping66
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping67
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping68
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping69
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping70
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping71
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping72
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping73
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping74
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping75
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping76
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping77
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping78
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping79
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping80
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping81
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping82
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping83
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping84
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping85
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping86
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping87
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping88
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping89
  L_end_Unlock_IOLOCK
  _Unlock_IOLOCK
  L_end_Lock_IOLOCK
  _Lock_IOLOCK
  L_end__PPS_Mapping
  __Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping93
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping94
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping95
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping96
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping97
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping98
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping99
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping100
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping101
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping102
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping103
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping104
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping105
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping106
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping107
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping108
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping109
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping110
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping111
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping112
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping113
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping114
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping115
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping116
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping117
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping118
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping119
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping120
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping121
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping122
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping123
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping124
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping125
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping126
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping127
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping128
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping129
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping130
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping131
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping132
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping133
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping134
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping135
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping136
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping137
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping138
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping139
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping140
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping141
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping142
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping143
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping144
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping145
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping146
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping147
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping148
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping149
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping150
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping151
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping152
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping153
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping154
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping155
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping156
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping157
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping158
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping159
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping160
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping161
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping162
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping163
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping164
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping165
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping166
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping167
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping168
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping169
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping170
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping171
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping172
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping173
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping174
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping175
  L___Lib_PPS_p33FJ_GP_02_04_DPC44A__PPS_Mapping176
  L_end_PPS_Mapping
  _PPS_Mapping
  L_end_PPS_Mapping_NoLock
  _PPS_Mapping_NoLock
  L_SPI1_Read0
  L_SPI1_Read1
  L_SPI1_Read2
  L_SPI1_Read3
  L_SPI2_Read4
  L_SPI2_Read5
  L_SPI2_Read6
  L_SPI2_Read7
  L_end_SPI1_Read
  _SPI1_Read
  L_end_SPI1_Write
  _SPI1_Write
  L_end_SPI1_Init_Advanced
  _SPI1_Init_Advanced
  L_end_SPI1_Init
  _SPI1_Init
  L_end_SPI2_Read
  _SPI2_Read
  L_end_SPI2_Write
  _SPI2_Write
  L_end_SPI2_Init_Advanced
  _SPI2_Init_Advanced
  L_end_SPI2_Init
  _SPI2_Init
  L_end_SPI_Set_Active
  _SPI_Set_Active
  L_end_SPI_Read
  _SPI_Read
  L_end_SPI_Write
  _SPI_Write
  L_InputCapture1Int0
  L_InputCapture1Int1
  L_C1Interrupt2
  L_C1Interrupt3
  L_main4
  L_main6
  L_main8
  L_main10
  L_main11
  L_main12
  L_end_InputCapture1Int
  _InputCapture1Int
  L__InputCapture1Int14
  L_end_C1Interrupt
  _C1Interrupt
  L_end_main
  _main
  L__main17
  L__main_end_loop
  L_InputCapture1Int0
  L_InputCapture1Int1
  L_C1Interrupt2
  L_C1Interrupt3
  L_main4
  L_main6
  L_main8
  L_main10
  L_main11
  L_main12
  L_end_InputCapture1Int
  _InputCapture1Int
  L__InputCapture1Int14
  L_end_C1Interrupt
  _C1Interrupt
  L_end_main
  _main
  L__main17
  L__main_end_loop
