###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       105509   # Number of WRITE/WRITEP commands
num_reads_done                 =       905506   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       714381   # Number of read row buffer hits
num_read_cmds                  =       905505   # Number of READ/READP commands
num_writes_done                =       105512   # Number of read requests issued
num_write_row_hits             =        61954   # Number of write row buffer hits
num_act_cmds                   =       235822   # Number of ACT commands
num_pre_cmds                   =       235795   # Number of PRE commands
num_ondemand_pres              =       212136   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9427745   # Cyles of rank active rank.0
rank_active_cycles.1           =      9140110   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       572255   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       859890   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       954773   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12961   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6059   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2913   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2351   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3487   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3101   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1304   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1689   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2930   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19450   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           37   # Write cmd latency (cycles)
write_latency[40-59]           =           25   # Write cmd latency (cycles)
write_latency[60-79]           =          102   # Write cmd latency (cycles)
write_latency[80-99]           =          217   # Write cmd latency (cycles)
write_latency[100-119]         =          294   # Write cmd latency (cycles)
write_latency[120-139]         =          556   # Write cmd latency (cycles)
write_latency[140-159]         =          902   # Write cmd latency (cycles)
write_latency[160-179]         =         1419   # Write cmd latency (cycles)
write_latency[180-199]         =         2209   # Write cmd latency (cycles)
write_latency[200-]            =        99746   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       309183   # Read request latency (cycles)
read_latency[40-59]            =       106978   # Read request latency (cycles)
read_latency[60-79]            =       115467   # Read request latency (cycles)
read_latency[80-99]            =        58240   # Read request latency (cycles)
read_latency[100-119]          =        45587   # Read request latency (cycles)
read_latency[120-139]          =        38477   # Read request latency (cycles)
read_latency[140-159]          =        28101   # Read request latency (cycles)
read_latency[160-179]          =        22957   # Read request latency (cycles)
read_latency[180-199]          =        19211   # Read request latency (cycles)
read_latency[200-]             =       161304   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.26701e+08   # Write energy
read_energy                    =    3.651e+09   # Read energy
act_energy                     =  6.45209e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.74682e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.12747e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88291e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70343e+09   # Active standby energy rank.1
average_read_latency           =      138.503   # Average read request latency (cycles)
average_interarrival           =      9.89067   # Average request interarrival latency (cycles)
total_energy                   =  1.78013e+10   # Total energy (pJ)
average_power                  =      1780.13   # Average power (mW)
average_bandwidth              =      8.62735   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       106681   # Number of WRITE/WRITEP commands
num_reads_done                 =       926267   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       700537   # Number of read row buffer hits
num_read_cmds                  =       926264   # Number of READ/READP commands
num_writes_done                =       106685   # Number of read requests issued
num_write_row_hits             =        64487   # Number of write row buffer hits
num_act_cmds                   =       269220   # Number of ACT commands
num_pre_cmds                   =       269194   # Number of PRE commands
num_ondemand_pres              =       246116   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9304330   # Cyles of rank active rank.0
rank_active_cycles.1           =      9229109   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       695670   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       770891   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       976881   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12875   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6108   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2813   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2406   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3484   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3007   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1355   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1688   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2865   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19470   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =           29   # Write cmd latency (cycles)
write_latency[40-59]           =           39   # Write cmd latency (cycles)
write_latency[60-79]           =          114   # Write cmd latency (cycles)
write_latency[80-99]           =          209   # Write cmd latency (cycles)
write_latency[100-119]         =          270   # Write cmd latency (cycles)
write_latency[120-139]         =          520   # Write cmd latency (cycles)
write_latency[140-159]         =          831   # Write cmd latency (cycles)
write_latency[160-179]         =         1395   # Write cmd latency (cycles)
write_latency[180-199]         =         2094   # Write cmd latency (cycles)
write_latency[200-]            =       101175   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       296285   # Read request latency (cycles)
read_latency[40-59]            =       103953   # Read request latency (cycles)
read_latency[60-79]            =       127196   # Read request latency (cycles)
read_latency[80-99]            =        62846   # Read request latency (cycles)
read_latency[100-119]          =        49634   # Read request latency (cycles)
read_latency[120-139]          =        41924   # Read request latency (cycles)
read_latency[140-159]          =        30707   # Read request latency (cycles)
read_latency[160-179]          =        24088   # Read request latency (cycles)
read_latency[180-199]          =        19985   # Read request latency (cycles)
read_latency[200-]             =       169646   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.32552e+08   # Write energy
read_energy                    =   3.7347e+09   # Read energy
act_energy                     =  7.36586e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.33922e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.70028e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8059e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75896e+09   # Active standby energy rank.1
average_read_latency           =      142.724   # Average read request latency (cycles)
average_interarrival           =      9.68065   # Average request interarrival latency (cycles)
total_energy                   =  1.79773e+10   # Total energy (pJ)
average_power                  =      1797.73   # Average power (mW)
average_bandwidth              =      8.81452   # Average bandwidth
