
*** Running vivado
    with args -log FPGA_Master.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FPGA_Master.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source FPGA_Master.tcl -notrace
Command: synth_design -top FPGA_Master -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15324 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 506.207 ; gain = 213.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FPGA_Master' [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:1]
	Parameter CPOL bound to: 1'b1 
INFO: [Synth 8-251] In WR block [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:96]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:105]
INFO: [Synth 8-251] Finished frame [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:127]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:150]
INFO: [Synth 8-251] MISO getted: x [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:154]
INFO: [Synth 8-251] x [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:156]
WARNING: [Synth 8-567] referenced signal 'MAKE_SHIFT_REGISTER' should be on the sensitivity list [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:83]
WARNING: [Synth 8-567] referenced signal 'ADRESS_DATA' should be on the sensitivity list [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:83]
WARNING: [Synth 8-567] referenced signal 'DATA_SIZE' should be on the sensitivity list [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:83]
WARNING: [Synth 8-567] referenced signal 'CS_TB' should be on the sensitivity list [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:83]
WARNING: [Synth 8-567] referenced signal 'CPHA' should be on the sensitivity list [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:83]
WARNING: [Synth 8-567] referenced signal 'slot_select' should be on the sensitivity list [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:83]
WARNING: [Synth 8-567] referenced signal 'MISO' should be on the sensitivity list [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:83]
WARNING: [Synth 8-567] referenced signal 'SHIFT_ENABLE' should be on the sensitivity list [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:83]
WARNING: [Synth 8-3848] Net SHCP in module/entity FPGA_Master does not have driver. [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:25]
INFO: [Synth 8-6155] done synthesizing module 'FPGA_Master' (1#1) [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:1]
WARNING: [Synth 8-3331] design FPGA_Master has unconnected port SHCP
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 579.230 ; gain = 286.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 579.230 ; gain = 286.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 579.230 ; gain = 286.340
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-3936] Found unconnected internal register 'slot0_reg' and it is trimmed from '16' to '15' bits. [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'slot1_reg' and it is trimmed from '16' to '15' bits. [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'D_reg' [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:169]
WARNING: [Synth 8-327] inferring latch for variable 'STCP_reg' [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'MOSI_reg' [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'sended_data_reg' [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:124]
WARNING: [Synth 8-327] inferring latch for variable 'SS0_reg' [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:97]
WARNING: [Synth 8-327] inferring latch for variable 'SS1_reg' [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'SS2_reg' [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'SS3_reg' [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:100]
WARNING: [Synth 8-327] inferring latch for variable 'register_shift_reg' [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'shifted_reg' [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'package_size_reg' [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:117]
WARNING: [Synth 8-327] inferring latch for variable 'CURRENT_DATA_reg' [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'slot1_reg' [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'slot0_reg' [C:/Vivado_project/LR2_IVS/Lab2/Lab2.srcs/sources_1/new/FPGA_Master.v:86]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 579.230 ; gain = 286.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FPGA_Master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design FPGA_Master has unconnected port SHCP
WARNING: [Synth 8-3332] Sequential element (slot1_reg[14]) is unused and will be removed from module FPGA_Master.
WARNING: [Synth 8-3332] Sequential element (slot1_reg[13]) is unused and will be removed from module FPGA_Master.
WARNING: [Synth 8-3332] Sequential element (slot1_reg[12]) is unused and will be removed from module FPGA_Master.
WARNING: [Synth 8-3332] Sequential element (slot1_reg[11]) is unused and will be removed from module FPGA_Master.
WARNING: [Synth 8-3332] Sequential element (slot1_reg[10]) is unused and will be removed from module FPGA_Master.
WARNING: [Synth 8-3332] Sequential element (slot1_reg[9]) is unused and will be removed from module FPGA_Master.
WARNING: [Synth 8-3332] Sequential element (slot1_reg[8]) is unused and will be removed from module FPGA_Master.
WARNING: [Synth 8-3332] Sequential element (slot0_reg[14]) is unused and will be removed from module FPGA_Master.
WARNING: [Synth 8-3332] Sequential element (slot0_reg[13]) is unused and will be removed from module FPGA_Master.
WARNING: [Synth 8-3332] Sequential element (slot0_reg[12]) is unused and will be removed from module FPGA_Master.
WARNING: [Synth 8-3332] Sequential element (slot0_reg[11]) is unused and will be removed from module FPGA_Master.
WARNING: [Synth 8-3332] Sequential element (slot0_reg[10]) is unused and will be removed from module FPGA_Master.
WARNING: [Synth 8-3332] Sequential element (slot0_reg[9]) is unused and will be removed from module FPGA_Master.
WARNING: [Synth 8-3332] Sequential element (slot0_reg[8]) is unused and will be removed from module FPGA_Master.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 744.934 ; gain = 452.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 752.484 ; gain = 459.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 752.484 ; gain = 459.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 752.508 ; gain = 459.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 752.508 ; gain = 459.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 752.508 ; gain = 459.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 752.508 ; gain = 459.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 752.508 ; gain = 459.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 752.508 ; gain = 459.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    26|
|3     |LUT1   |     1|
|4     |LUT2   |    32|
|5     |LUT3   |    37|
|6     |LUT4   |     7|
|7     |LUT5   |    34|
|8     |LUT6   |    59|
|9     |MUXF7  |     2|
|10    |LD     |   128|
|11    |IBUF   |    42|
|12    |OBUF   |     8|
|13    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   379|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 752.508 ; gain = 459.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 752.508 ; gain = 459.617
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 752.508 ; gain = 459.617
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 764.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 857.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LD => LDCE: 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 857.090 ; gain = 564.199
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 857.090 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_project/LR2_IVS/Lab2/Lab2.runs/synth_1/FPGA_Master.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FPGA_Master_utilization_synth.rpt -pb FPGA_Master_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 10 15:34:44 2023...
