
byggern24_node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ac  00800200  000018ca  0000195e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000018ca  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000035  008002ac  008002ac  00001a0a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001a0a  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002f0  00000000  00000000  00001a66  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002578  00000000  00000000  00001d56  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001251  00000000  00000000  000042ce  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001a0c  00000000  00000000  0000551f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000006a4  00000000  00000000  00006f2c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000008bd  00000000  00000000  000075d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000012aa  00000000  00000000  00007e8d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000230  00000000  00000000  00009137  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	a8 c1       	rjmp	.+848    	; 0x366 <__vector_5>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	17 c5       	rjmp	.+2606   	; 0xacc <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	b1 c3       	rjmp	.+1890   	; 0x80c <__vector_42>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	81 05       	cpc	r24, r1
      e6:	d3 05       	cpc	r29, r3
      e8:	d3 05       	cpc	r29, r3
      ea:	d3 05       	cpc	r29, r3
      ec:	d3 05       	cpc	r29, r3
      ee:	d3 05       	cpc	r29, r3
      f0:	d3 05       	cpc	r29, r3
      f2:	d3 05       	cpc	r29, r3
      f4:	81 05       	cpc	r24, r1
      f6:	d3 05       	cpc	r29, r3
      f8:	d3 05       	cpc	r29, r3
      fa:	d3 05       	cpc	r29, r3
      fc:	d3 05       	cpc	r29, r3
      fe:	d3 05       	cpc	r29, r3
     100:	d3 05       	cpc	r29, r3
     102:	d3 05       	cpc	r29, r3
     104:	83 05       	cpc	r24, r3
     106:	d3 05       	cpc	r29, r3
     108:	d3 05       	cpc	r29, r3
     10a:	d3 05       	cpc	r29, r3
     10c:	d3 05       	cpc	r29, r3
     10e:	d3 05       	cpc	r29, r3
     110:	d3 05       	cpc	r29, r3
     112:	d3 05       	cpc	r29, r3
     114:	d3 05       	cpc	r29, r3
     116:	d3 05       	cpc	r29, r3
     118:	d3 05       	cpc	r29, r3
     11a:	d3 05       	cpc	r29, r3
     11c:	d3 05       	cpc	r29, r3
     11e:	d3 05       	cpc	r29, r3
     120:	d3 05       	cpc	r29, r3
     122:	d3 05       	cpc	r29, r3
     124:	83 05       	cpc	r24, r3
     126:	d3 05       	cpc	r29, r3
     128:	d3 05       	cpc	r29, r3
     12a:	d3 05       	cpc	r29, r3
     12c:	d3 05       	cpc	r29, r3
     12e:	d3 05       	cpc	r29, r3
     130:	d3 05       	cpc	r29, r3
     132:	d3 05       	cpc	r29, r3
     134:	d3 05       	cpc	r29, r3
     136:	d3 05       	cpc	r29, r3
     138:	d3 05       	cpc	r29, r3
     13a:	d3 05       	cpc	r29, r3
     13c:	d3 05       	cpc	r29, r3
     13e:	d3 05       	cpc	r29, r3
     140:	d3 05       	cpc	r29, r3
     142:	d3 05       	cpc	r29, r3
     144:	cf 05       	cpc	r28, r15
     146:	d3 05       	cpc	r29, r3
     148:	d3 05       	cpc	r29, r3
     14a:	d3 05       	cpc	r29, r3
     14c:	d3 05       	cpc	r29, r3
     14e:	d3 05       	cpc	r29, r3
     150:	d3 05       	cpc	r29, r3
     152:	d3 05       	cpc	r29, r3
     154:	ac 05       	cpc	r26, r12
     156:	d3 05       	cpc	r29, r3
     158:	d3 05       	cpc	r29, r3
     15a:	d3 05       	cpc	r29, r3
     15c:	d3 05       	cpc	r29, r3
     15e:	d3 05       	cpc	r29, r3
     160:	d3 05       	cpc	r29, r3
     162:	d3 05       	cpc	r29, r3
     164:	d3 05       	cpc	r29, r3
     166:	d3 05       	cpc	r29, r3
     168:	d3 05       	cpc	r29, r3
     16a:	d3 05       	cpc	r29, r3
     16c:	d3 05       	cpc	r29, r3
     16e:	d3 05       	cpc	r29, r3
     170:	d3 05       	cpc	r29, r3
     172:	d3 05       	cpc	r29, r3
     174:	a0 05       	cpc	r26, r0
     176:	d3 05       	cpc	r29, r3
     178:	d3 05       	cpc	r29, r3
     17a:	d3 05       	cpc	r29, r3
     17c:	d3 05       	cpc	r29, r3
     17e:	d3 05       	cpc	r29, r3
     180:	d3 05       	cpc	r29, r3
     182:	d3 05       	cpc	r29, r3
     184:	be 05       	cpc	r27, r14

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ea ec       	ldi	r30, 0xCA	; 202
     19e:	f8 e1       	ldi	r31, 0x18	; 24
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ac 3a       	cpi	r26, 0xAC	; 172
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	ac ea       	ldi	r26, 0xAC	; 172
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a1 3e       	cpi	r26, 0xE1	; 225
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	7f d1       	rcall	.+766    	; 0x4c0 <main>
     1c2:	0c 94 63 0c 	jmp	0x18c6	; 0x18c6 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:

void adc_init ()
{
	// AREF = AVcc

	set_bit(ADMUX, REFS0);
     1c8:	ec e7       	ldi	r30, 0x7C	; 124
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	80 64       	ori	r24, 0x40	; 64
     1d0:	80 83       	st	Z, r24
	clear_bit(ADMUX, REFS1);
     1d2:	80 81       	ld	r24, Z
     1d4:	8f 77       	andi	r24, 0x7F	; 127
     1d6:	80 83       	st	Z, r24
	clear_bit(ADMUX, ADLAR);
     1d8:	80 81       	ld	r24, Z
     1da:	8f 7d       	andi	r24, 0xDF	; 223
     1dc:	80 83       	st	Z, r24
	
	// ADC Enable and prescaler of 128
	// 16000000/128 = 125000
	ADCSRA |= (1<<ADEN) | (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
     1de:	ea e7       	ldi	r30, 0x7A	; 122
     1e0:	f0 e0       	ldi	r31, 0x00	; 0
     1e2:	80 81       	ld	r24, Z
     1e4:	87 68       	ori	r24, 0x87	; 135
     1e6:	80 83       	st	Z, r24
     1e8:	08 95       	ret

000001ea <adc_read>:

// read adc value
uint16_t adc_read(uint8_t ch)
{
	 ch &= 0b00000111;  // AND operation with 7
	 ADMUX = (ADMUX & 0xF8)|ch; // clears the bottom 3 bits before ORing
     1ea:	ec e7       	ldi	r30, 0x7C	; 124
     1ec:	f0 e0       	ldi	r31, 0x00	; 0
     1ee:	90 81       	ld	r25, Z
}

// read adc value
uint16_t adc_read(uint8_t ch)
{
	 ch &= 0b00000111;  // AND operation with 7
     1f0:	87 70       	andi	r24, 0x07	; 7
	 ADMUX = (ADMUX & 0xF8)|ch; // clears the bottom 3 bits before ORing
     1f2:	98 7f       	andi	r25, 0xF8	; 248
     1f4:	98 2b       	or	r25, r24
     1f6:	90 83       	st	Z, r25
	
	// start single conversion
	// write '1' to ADSC
	set_bit(ADCSRA, ADSC);
     1f8:	ea e7       	ldi	r30, 0x7A	; 122
     1fa:	f0 e0       	ldi	r31, 0x00	; 0
     1fc:	80 81       	ld	r24, Z
     1fe:	80 64       	ori	r24, 0x40	; 64
     200:	80 83       	st	Z, r24
	
	// wait for conversion to complete
	// ADSC becomes '0' again
	// till then, run loop continuously
	//while(ADCSRA & (1<<ADSC));
	loop_until_bit_is_clear( ADCSRA, ADSC );
     202:	80 81       	ld	r24, Z
     204:	86 fd       	sbrc	r24, 6
     206:	fd cf       	rjmp	.-6      	; 0x202 <adc_read+0x18>
	
	return (ADC);
     208:	80 91 78 00 	lds	r24, 0x0078
     20c:	90 91 79 00 	lds	r25, 0x0079
}
     210:	08 95       	ret

00000212 <can_controller_reset>:
	status = spi_read();

	PORTB |= ~(1<<CAN_CS);

	return status;
}
     212:	2f 98       	cbi	0x05, 7	; 5
     214:	80 ec       	ldi	r24, 0xC0	; 192
     216:	e4 d3       	rcall	.+1992   	; 0x9e0 <spi_send>
     218:	2f 9a       	sbi	0x05, 7	; 5
     21a:	8f e3       	ldi	r24, 0x3F	; 63
     21c:	9c e9       	ldi	r25, 0x9C	; 156
     21e:	01 97       	sbiw	r24, 0x01	; 1
     220:	f1 f7       	brne	.-4      	; 0x21e <can_controller_reset+0xc>
     222:	00 c0       	rjmp	.+0      	; 0x224 <can_controller_reset+0x12>
     224:	00 00       	nop
     226:	08 95       	ret

00000228 <can_controller_read>:
     228:	cf 93       	push	r28
     22a:	c8 2f       	mov	r28, r24
     22c:	2f 98       	cbi	0x05, 7	; 5
     22e:	83 e0       	ldi	r24, 0x03	; 3
     230:	d7 d3       	rcall	.+1966   	; 0x9e0 <spi_send>
     232:	8c 2f       	mov	r24, r28
     234:	d5 d3       	rcall	.+1962   	; 0x9e0 <spi_send>
     236:	d6 d3       	rcall	.+1964   	; 0x9e4 <spi_read>
     238:	2f 9a       	sbi	0x05, 7	; 5
     23a:	cf 91       	pop	r28
     23c:	08 95       	ret

0000023e <can_controller_bit_modify>:
     23e:	1f 93       	push	r17
     240:	cf 93       	push	r28
     242:	df 93       	push	r29
     244:	18 2f       	mov	r17, r24
     246:	d6 2f       	mov	r29, r22
     248:	c4 2f       	mov	r28, r20
     24a:	2f 98       	cbi	0x05, 7	; 5
     24c:	85 e0       	ldi	r24, 0x05	; 5
     24e:	c8 d3       	rcall	.+1936   	; 0x9e0 <spi_send>
     250:	81 2f       	mov	r24, r17
     252:	c6 d3       	rcall	.+1932   	; 0x9e0 <spi_send>
     254:	8d 2f       	mov	r24, r29
     256:	c4 d3       	rcall	.+1928   	; 0x9e0 <spi_send>
     258:	8c 2f       	mov	r24, r28
     25a:	c2 d3       	rcall	.+1924   	; 0x9e0 <spi_send>
     25c:	2f 9a       	sbi	0x05, 7	; 5
     25e:	df 91       	pop	r29
     260:	cf 91       	pop	r28
     262:	1f 91       	pop	r17
     264:	08 95       	ret

00000266 <can_controller_set_mode>:
     266:	48 2f       	mov	r20, r24
     268:	60 ee       	ldi	r22, 0xE0	; 224
     26a:	8f e0       	ldi	r24, 0x0F	; 15
     26c:	e8 df       	rcall	.-48     	; 0x23e <can_controller_bit_modify>
     26e:	8e e0       	ldi	r24, 0x0E	; 14
     270:	db df       	rcall	.-74     	; 0x228 <can_controller_read>
     272:	80 7e       	andi	r24, 0xE0	; 224
     274:	08 95       	ret

00000276 <can_controller_write>:

void can_controller_write(uint8_t address, uint8_t data)
{
     276:	cf 93       	push	r28
     278:	df 93       	push	r29
     27a:	d8 2f       	mov	r29, r24
     27c:	c6 2f       	mov	r28, r22
	PORTB &= ~(1<<CAN_CS); // Select CAN-controller
     27e:	2f 98       	cbi	0x05, 7	; 5
	
	spi_send(MCP_WRITE);
     280:	82 e0       	ldi	r24, 0x02	; 2
     282:	ae d3       	rcall	.+1884   	; 0x9e0 <spi_send>
	spi_send(address);
     284:	8d 2f       	mov	r24, r29
     286:	ac d3       	rcall	.+1880   	; 0x9e0 <spi_send>
	spi_send(data);
     288:	8c 2f       	mov	r24, r28
     28a:	aa d3       	rcall	.+1876   	; 0x9e0 <spi_send>

	PORTB |= (1<<CAN_CS); // Deselect CAN-controller
     28c:	2f 9a       	sbi	0x05, 7	; 5
}
     28e:	df 91       	pop	r29
     290:	cf 91       	pop	r28
     292:	08 95       	ret

00000294 <can_controller_init>:
uint8_t can_controller_init()
{
	uint8_t value;

	//spi_init(); // Initialize SPI
	can_controller_reset(); // Send reset-command
     294:	be df       	rcall	.-132    	; 0x212 <can_controller_reset>
	

	// Self-test
	value = can_controller_read(MCP_CANSTAT);
     296:	8e e0       	ldi	r24, 0x0E	; 14
     298:	c7 df       	rcall	.-114    	; 0x228 <can_controller_read>
	if ((value & MODE_MASK)  != MODE_CONFIG)
     29a:	98 2f       	mov	r25, r24
     29c:	90 7e       	andi	r25, 0xE0	; 224
     29e:	90 38       	cpi	r25, 0x80	; 128
     2a0:	71 f0       	breq	.+28     	; 0x2be <can_controller_init+0x2a>
	{
		printf("%d can_controller is NOT in configuration mode after reset!\n\r", value);
     2a2:	1f 92       	push	r1
     2a4:	8f 93       	push	r24
     2a6:	87 e0       	ldi	r24, 0x07	; 7
     2a8:	92 e0       	ldi	r25, 0x02	; 2
     2aa:	9f 93       	push	r25
     2ac:	8f 93       	push	r24
     2ae:	0e 94 9d 09 	call	0x133a	; 0x133a <printf>
		return 1;
     2b2:	0f 90       	pop	r0
     2b4:	0f 90       	pop	r0
     2b6:	0f 90       	pop	r0
     2b8:	0f 90       	pop	r0
     2ba:	81 e0       	ldi	r24, 0x01	; 1
     2bc:	08 95       	ret
	}
	
	//printf("mode value: %d\n\r", (value & MODE_MASK));
	
	//turn RXM1 and RXM0 to 11 to turn off filters and receive any messages
	can_controller_bit_modify(MCP_CANINTE, 0b11111111, 0b00000001);
     2be:	41 e0       	ldi	r20, 0x01	; 1
     2c0:	6f ef       	ldi	r22, 0xFF	; 255
     2c2:	8b e2       	ldi	r24, 0x2B	; 43
     2c4:	bc df       	rcall	.-136    	; 0x23e <can_controller_bit_modify>
	can_controller_bit_modify(MCP_RXB0CTRL, 0b01100100, 0b01100100);
     2c6:	44 e6       	ldi	r20, 0x64	; 100
     2c8:	64 e6       	ldi	r22, 0x64	; 100
     2ca:	80 e6       	ldi	r24, 0x60	; 96
     2cc:	b8 df       	rcall	.-144    	; 0x23e <can_controller_bit_modify>
	//printf("RBX0CTRL: %02x\n\r", can_controller_read(MCP_RXB0CTRL));
	can_controller_bit_modify(MCP_RXB1CTRL, 0b01100000, 0b01100000);
     2ce:	40 e6       	ldi	r20, 0x60	; 96
     2d0:	60 e6       	ldi	r22, 0x60	; 96
     2d2:	80 e7       	ldi	r24, 0x70	; 112
     2d4:	b4 df       	rcall	.-152    	; 0x23e <can_controller_bit_modify>
	//printf("RBX1CTRL: %02x\n\r", can_controller_read(MCP_RXB1CTRL));

	
	//Set lower ID reg to zero
	can_controller_write(MCP_TXB0SIDL, 0x00);
     2d6:	60 e0       	ldi	r22, 0x00	; 0
     2d8:	82 e3       	ldi	r24, 0x32	; 50
     2da:	cd df       	rcall	.-102    	; 0x276 <can_controller_write>
	return 0;
     2dc:	80 e0       	ldi	r24, 0x00	; 0
}
     2de:	08 95       	ret

000002e0 <can_init>:
	// 	printf("MCP_CANINTE %02x\n\r", can_controller_read(MCP_CANINTE));
	// 	printf("CANINTF %02x\n\r", can_controller_read(MCP_CANINTF));
	// 	printf("EFLG %02x\n\r", can_controller_read(MCP_EFLG));
	// 	printf("MCP_RXB0CTRL %02x\n\r", can_controller_read(MCP_RXB0CTRL));
	
}
     2e0:	80 e0       	ldi	r24, 0x00	; 0
     2e2:	c1 df       	rcall	.-126    	; 0x266 <can_controller_set_mode>
     2e4:	88 23       	and	r24, r24
     2e6:	41 f0       	breq	.+16     	; 0x2f8 <can_init+0x18>
     2e8:	84 e5       	ldi	r24, 0x54	; 84
     2ea:	92 e0       	ldi	r25, 0x02	; 2
     2ec:	9f 93       	push	r25
     2ee:	8f 93       	push	r24
     2f0:	0e 94 9d 09 	call	0x133a	; 0x133a <printf>
     2f4:	0f 90       	pop	r0
     2f6:	0f 90       	pop	r0
     2f8:	ea e0       	ldi	r30, 0x0A	; 10
     2fa:	f1 e0       	ldi	r31, 0x01	; 1
     2fc:	80 81       	ld	r24, Z
     2fe:	81 60       	ori	r24, 0x01	; 1
     300:	80 83       	st	Z, r24
     302:	ea e6       	ldi	r30, 0x6A	; 106
     304:	f0 e0       	ldi	r31, 0x00	; 0
     306:	80 81       	ld	r24, Z
     308:	8e 7f       	andi	r24, 0xFE	; 254
     30a:	80 83       	st	Z, r24
     30c:	80 81       	ld	r24, Z
     30e:	82 60       	ori	r24, 0x02	; 2
     310:	80 83       	st	Z, r24
     312:	ec 9a       	sbi	0x1d, 4	; 29
     314:	60 e0       	ldi	r22, 0x00	; 0
     316:	8c e2       	ldi	r24, 0x2C	; 44
     318:	ae df       	rcall	.-164    	; 0x276 <can_controller_write>
     31a:	60 e0       	ldi	r22, 0x00	; 0
     31c:	8d e2       	ldi	r24, 0x2D	; 45
     31e:	ab cf       	rjmp	.-170    	; 0x276 <can_controller_write>
     320:	08 95       	ret

00000322 <can_recieve_msg>:

// CALLED WHEN  AN INTERRUPTION OCCURS
void can_recieve_msg(uint8_t buffer, can_message* msg)
{
     322:	0f 93       	push	r16
     324:	1f 93       	push	r17
     326:	cf 93       	push	r28
     328:	df 93       	push	r29
     32a:	eb 01       	movw	r28, r22

	//READ RX BUFFER - save ID on RXBnSIDH to Message.id (2 TIMES)
	uint8_t id_high = can_controller_read(MCP_RXB0SIDH + buffer*16);
     32c:	18 2f       	mov	r17, r24
     32e:	12 95       	swap	r17
     330:	10 7f       	andi	r17, 0xF0	; 240
     332:	81 e6       	ldi	r24, 0x61	; 97
     334:	81 0f       	add	r24, r17
     336:	78 df       	rcall	.-272    	; 0x228 <can_controller_read>
	uint8_t mask;


	uint8_t data_length = can_controller_read(MCP_RXB0DLC + buffer*16);
     338:	85 e6       	ldi	r24, 0x65	; 101
     33a:	81 0f       	add	r24, r17
     33c:	75 df       	rcall	.-278    	; 0x228 <can_controller_read>
	mask = 0x0F;
	msg->length = (data_length & mask);
     33e:	98 2f       	mov	r25, r24
     340:	9f 70       	andi	r25, 0x0F	; 15
     342:	99 83       	std	Y+1, r25	; 0x01

	//READ RX BUFFER - save DATA RXBnDm to Message.data (8 TIMES)
	for (uint8_t byte = 0; byte < data_length; byte++) {
     344:	88 23       	and	r24, r24
     346:	51 f0       	breq	.+20     	; 0x35c <can_recieve_msg+0x3a>
     348:	1a 59       	subi	r17, 0x9A	; 154
     34a:	22 96       	adiw	r28, 0x02	; 2
     34c:	08 2f       	mov	r16, r24
     34e:	01 0f       	add	r16, r17
		msg->data[byte] = can_controller_read(MCP_RXB0Dm + buffer*16 + byte);
     350:	81 2f       	mov	r24, r17
     352:	6a df       	rcall	.-300    	; 0x228 <can_controller_read>
     354:	89 93       	st	Y+, r24
     356:	1f 5f       	subi	r17, 0xFF	; 255
	uint8_t data_length = can_controller_read(MCP_RXB0DLC + buffer*16);
	mask = 0x0F;
	msg->length = (data_length & mask);

	//READ RX BUFFER - save DATA RXBnDm to Message.data (8 TIMES)
	for (uint8_t byte = 0; byte < data_length; byte++) {
     358:	10 13       	cpse	r17, r16
     35a:	fa cf       	rjmp	.-12     	; 0x350 <can_recieve_msg+0x2e>
		msg->data[byte] = can_controller_read(MCP_RXB0Dm + buffer*16 + byte);
	}
	//can_controller_bit_modify(MCP_CANINTF, MCP_RX0IF, 0);
// 	can_controller_write(MCP_CANINTF, 0x00);
// 	can_controller_write(MCP_EFLG, 0x00);
}
     35c:	df 91       	pop	r29
     35e:	cf 91       	pop	r28
     360:	1f 91       	pop	r17
     362:	0f 91       	pop	r16
     364:	08 95       	ret

00000366 <__vector_5>:
#include "MCP2515.h"
#include "game.h"


ISR(INT4_vect)
{
     366:	1f 92       	push	r1
     368:	0f 92       	push	r0
     36a:	0f b6       	in	r0, 0x3f	; 63
     36c:	0f 92       	push	r0
     36e:	11 24       	eor	r1, r1
     370:	0b b6       	in	r0, 0x3b	; 59
     372:	0f 92       	push	r0
     374:	2f 93       	push	r18
     376:	3f 93       	push	r19
     378:	4f 93       	push	r20
     37a:	5f 93       	push	r21
     37c:	6f 93       	push	r22
     37e:	7f 93       	push	r23
     380:	8f 93       	push	r24
     382:	9f 93       	push	r25
     384:	af 93       	push	r26
     386:	bf 93       	push	r27
     388:	cf 93       	push	r28
     38a:	df 93       	push	r29
     38c:	ef 93       	push	r30
     38e:	ff 93       	push	r31
	cli();
     390:	f8 94       	cli
	can_message* msg = (can_message *) malloc(1*sizeof(can_message));
     392:	8a e0       	ldi	r24, 0x0A	; 10
     394:	90 e0       	ldi	r25, 0x00	; 0
     396:	60 d6       	rcall	.+3264   	; 0x1058 <malloc>
     398:	ec 01       	movw	r28, r24
	//CHECK WHICH BUFFER RECIEVED MESSAGE
	//printf("message INTERRUPTION recieved\n\r");
	//print(my_buf);
	uint8_t canInt = can_controller_read(MCP_CANINTF);
     39a:	8c e2       	ldi	r24, 0x2C	; 44
     39c:	45 df       	rcall	.-374    	; 0x228 <can_controller_read>
	if ((canInt & MCP_RX0IF) == MCP_RX0IF)
     39e:	80 ff       	sbrs	r24, 0
     3a0:	17 c0       	rjmp	.+46     	; 0x3d0 <__vector_5+0x6a>
	{
		//printf("HERE\n\r");
		can_recieve_msg(0, msg);
     3a2:	be 01       	movw	r22, r28
     3a4:	80 e0       	ldi	r24, 0x00	; 0
     3a6:	bd df       	rcall	.-134    	; 0x322 <can_recieve_msg>
		//for (uint8_t byte = 0; byte < msg->length; byte++) {
		//	printf("%d \t", (int8_t) msg->data[byte]);
		//}
		
		// Control servo
		timer_driver_set_duty_cycle(msg->data[3]);
     3a8:	8d 81       	ldd	r24, Y+5	; 0x05
     3aa:	4c d3       	rcall	.+1688   	; 0xa44 <timer_driver_set_duty_cycle>
		
		// Control solenoid
		control_solenoid(msg->data[5]);
     3ac:	8f 81       	ldd	r24, Y+7	; 0x07
     3ae:	fe d2       	rcall	.+1532   	; 0x9ac <control_solenoid>
		
		// Control Motor
		if(game_get_mode() == 1)
     3b0:	67 d0       	rcall	.+206    	; 0x480 <game_get_mode>
     3b2:	01 97       	sbiw	r24, 0x01	; 1
     3b4:	21 f4       	brne	.+8      	; 0x3be <__vector_5+0x58>
		{
			motor_controller_set_point(msg->data[2]);
     3b6:	8c 81       	ldd	r24, Y+4	; 0x04
     3b8:	90 e0       	ldi	r25, 0x00	; 0
     3ba:	23 d2       	rcall	.+1094   	; 0x802 <motor_controller_set_point>
     3bc:	04 c0       	rjmp	.+8      	; 0x3c6 <__vector_5+0x60>
		}else
		{
			motor_move_joystick(msg->data[4], msg->data[0]);
     3be:	8e 81       	ldd	r24, Y+6	; 0x06
     3c0:	6a 81       	ldd	r22, Y+2	; 0x02
     3c2:	90 e0       	ldi	r25, 0x00	; 0
     3c4:	b2 d2       	rcall	.+1380   	; 0x92a <motor_move_joystick>
		}
		
		//Check Toggle Game Mode
		if (msg->data[6] == 2)
     3c6:	88 85       	ldd	r24, Y+8	; 0x08
     3c8:	82 30       	cpi	r24, 0x02	; 2
     3ca:	61 f4       	brne	.+24     	; 0x3e4 <__vector_5+0x7e>
		{
			game_toggle_mode();
     3cc:	47 d0       	rcall	.+142    	; 0x45c <game_toggle_mode>
     3ce:	0a c0       	rjmp	.+20     	; 0x3e4 <__vector_5+0x7e>
// 			printf("%d \n\r", msg->data[byte]);
// 		}
// 	}
	else
	{
		can_controller_write(MCP_CANINTF, 0x00);
     3d0:	60 e0       	ldi	r22, 0x00	; 0
     3d2:	8c e2       	ldi	r24, 0x2C	; 44
     3d4:	50 df       	rcall	.-352    	; 0x276 <can_controller_write>
		//can_controller_write(MCP_EFLG, 0x00);
		free(msg);
     3d6:	ce 01       	movw	r24, r28
     3d8:	d7 d6       	rcall	.+3502   	; 0x1188 <free>
		can_controller_write(MCP_CANINTF, 0x00);
     3da:	60 e0       	ldi	r22, 0x00	; 0
     3dc:	8c e2       	ldi	r24, 0x2C	; 44
     3de:	4b df       	rcall	.-362    	; 0x276 <can_controller_write>
		sei();
     3e0:	78 94       	sei
		return;
     3e2:	09 c0       	rjmp	.+18     	; 0x3f6 <__vector_5+0x90>
	}
	//printf("before:MCP_EFLG=%2x\tMCPEFLG\tMCP_CANINTF=%2x\t\n\r",can_controller_read(MCP_EFLG), can_controller_read(MCP_CANINTF));
	can_controller_write(MCP_CANINTF, 0x00);
     3e4:	60 e0       	ldi	r22, 0x00	; 0
     3e6:	8c e2       	ldi	r24, 0x2C	; 44
     3e8:	46 df       	rcall	.-372    	; 0x276 <can_controller_write>
	//can_controller_write(MCP_EFLG, 0x00);
	//printf("aftah:MCP_EFLG=%2x\tMCPEFLG\tMCP_CANINTF=%2x\t\n\r",can_controller_read(MCP_EFLG), can_controller_read(MCP_CANINTF));
	//printf("===========================================\n\r");
	free(msg);
     3ea:	ce 01       	movw	r24, r28
     3ec:	cd d6       	rcall	.+3482   	; 0x1188 <free>
	can_controller_write(MCP_CANINTF, 0x00);
     3ee:	60 e0       	ldi	r22, 0x00	; 0
     3f0:	8c e2       	ldi	r24, 0x2C	; 44
     3f2:	41 df       	rcall	.-382    	; 0x276 <can_controller_write>
	sei();
     3f4:	78 94       	sei
}
     3f6:	ff 91       	pop	r31
     3f8:	ef 91       	pop	r30
     3fa:	df 91       	pop	r29
     3fc:	cf 91       	pop	r28
     3fe:	bf 91       	pop	r27
     400:	af 91       	pop	r26
     402:	9f 91       	pop	r25
     404:	8f 91       	pop	r24
     406:	7f 91       	pop	r23
     408:	6f 91       	pop	r22
     40a:	5f 91       	pop	r21
     40c:	4f 91       	pop	r20
     40e:	3f 91       	pop	r19
     410:	2f 91       	pop	r18
     412:	0f 90       	pop	r0
     414:	0b be       	out	0x3b, r0	; 59
     416:	0f 90       	pop	r0
     418:	0f be       	out	0x3f, r0	; 63
     41a:	0f 90       	pop	r0
     41c:	1f 90       	pop	r1
     41e:	18 95       	reti

00000420 <dac_init>:

void dac_init()
{
	//reset ADC and put it to normal mode
	//uint8_t cmd = 0b00010000;
	TWI_Master_Initialise();
     420:	29 d3       	rcall	.+1618   	; 0xa74 <TWI_Master_Initialise>
	//sei();
	//set SCL and SDA as outputs
 	set_bit(DDRD, PD0);
     422:	50 9a       	sbi	0x0a, 0	; 10
 	set_bit(DDRD, PD1);	
     424:	51 9a       	sbi	0x0a, 1	; 10
     426:	08 95       	ret

00000428 <dac_driver_send>:
	//dac_driver_send(cmd, 0, 0);
}

void dac_driver_send(uint8_t data)
{
     428:	cf 93       	push	r28
     42a:	df 93       	push	r29
     42c:	00 d0       	rcall	.+0      	; 0x42e <dac_driver_send+0x6>
     42e:	cd b7       	in	r28, 0x3d	; 61
     430:	de b7       	in	r29, 0x3e	; 62
	//DAC address + rd/!wr 01010000;
	uint8_t addr = 0x50;
	uint8_t msg[3];
	
	msg[0] = addr;
     432:	90 e5       	ldi	r25, 0x50	; 80
     434:	99 83       	std	Y+1, r25	; 0x01
	msg[1] = 0x00;
     436:	1a 82       	std	Y+2, r1	; 0x02
	msg[2] = data;
     438:	8b 83       	std	Y+3, r24	; 0x03
	
	
	TWI_Start_Transceiver_With_Data( msg, 3);
     43a:	63 e0       	ldi	r22, 0x03	; 3
     43c:	ce 01       	movw	r24, r28
     43e:	01 96       	adiw	r24, 0x01	; 1
     440:	23 d3       	rcall	.+1606   	; 0xa88 <TWI_Start_Transceiver_With_Data>
// 	}else
// 	{
// 		TWI_Start_Transceiver_With_Data( msg, 2);
// 	}

}
     442:	0f 90       	pop	r0
     444:	0f 90       	pop	r0
     446:	0f 90       	pop	r0
     448:	df 91       	pop	r29
     44a:	cf 91       	pop	r28
     44c:	08 95       	ret

0000044e <game_init>:
#include "motor_controller.h"

int game_mode;

void game_init(){
	game_mode = 1;
     44e:	81 e0       	ldi	r24, 0x01	; 1
     450:	90 e0       	ldi	r25, 0x00	; 0
     452:	90 93 b4 02 	sts	0x02B4, r25
     456:	80 93 b3 02 	sts	0x02B3, r24
     45a:	08 95       	ret

0000045c <game_toggle_mode>:
}

void game_toggle_mode()
{
	if (game_mode == 1)
     45c:	80 91 b3 02 	lds	r24, 0x02B3
     460:	90 91 b4 02 	lds	r25, 0x02B4
     464:	01 97       	sbiw	r24, 0x01	; 1
     466:	29 f4       	brne	.+10     	; 0x472 <game_toggle_mode+0x16>
	{
		game_mode = 0;
     468:	10 92 b4 02 	sts	0x02B4, r1
     46c:	10 92 b3 02 	sts	0x02B3, r1
     470:	08 95       	ret
		//printf("1 -> 0\n\r");
		//motor_controller_deactivate();
	}else
	{
		game_mode = 1;
     472:	81 e0       	ldi	r24, 0x01	; 1
     474:	90 e0       	ldi	r25, 0x00	; 0
     476:	90 93 b4 02 	sts	0x02B4, r25
     47a:	80 93 b3 02 	sts	0x02B3, r24
     47e:	08 95       	ret

00000480 <game_get_mode>:
}

int game_get_mode()
{
	return game_mode;
}
     480:	80 91 b3 02 	lds	r24, 0x02B3
     484:	90 91 b4 02 	lds	r25, 0x02B4
     488:	08 95       	ret

0000048a <record_score>:

uint16_t record_score(uint16_t score)
{
     48a:	cf 93       	push	r28
     48c:	df 93       	push	r29
     48e:	ec 01       	movw	r28, r24
	uint16_t score_interval = 0;
	uint16_t adc = adc_read(0);
     490:	80 e0       	ldi	r24, 0x00	; 0
     492:	ab de       	rcall	.-682    	; 0x1ea <adc_read>
		
	if (adc < 300)
     494:	8c 32       	cpi	r24, 0x2C	; 44
     496:	91 40       	sbci	r25, 0x01	; 1
     498:	78 f4       	brcc	.+30     	; 0x4b8 <record_score+0x2e>
	{
		score += 1;
     49a:	21 96       	adiw	r28, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     49c:	8f ef       	ldi	r24, 0xFF	; 255
     49e:	93 ed       	ldi	r25, 0xD3	; 211
     4a0:	20 e3       	ldi	r18, 0x30	; 48
     4a2:	81 50       	subi	r24, 0x01	; 1
     4a4:	90 40       	sbci	r25, 0x00	; 0
     4a6:	20 40       	sbci	r18, 0x00	; 0
     4a8:	e1 f7       	brne	.-8      	; 0x4a2 <record_score+0x18>
     4aa:	00 c0       	rjmp	.+0      	; 0x4ac <record_score+0x22>
     4ac:	00 00       	nop
	}
	
		
	while(score_interval == 1)
	{
		if (adc_read(0) > 300)
     4ae:	80 e0       	ldi	r24, 0x00	; 0
     4b0:	9c de       	rcall	.-712    	; 0x1ea <adc_read>
     4b2:	8d 32       	cpi	r24, 0x2D	; 45
     4b4:	91 40       	sbci	r25, 0x01	; 1
     4b6:	d8 f3       	brcs	.-10     	; 0x4ae <record_score+0x24>
			score_interval = 0;
			break;
		}
	}
	return score;
     4b8:	ce 01       	movw	r24, r28
     4ba:	df 91       	pop	r29
     4bc:	cf 91       	pop	r28
     4be:	08 95       	ret

000004c0 <main>:
#include "motor_controller.h"

int main(void)
{
	// Initializations
	cli();
     4c0:	f8 94       	cli
	USART_Init(MYUBRR);
     4c2:	87 e6       	ldi	r24, 0x67	; 103
     4c4:	90 e0       	ldi	r25, 0x00	; 0
     4c6:	95 d3       	rcall	.+1834   	; 0xbf2 <USART_Init>
	spi_init();
     4c8:	84 d2       	rcall	.+1288   	; 0x9d2 <spi_init>
	timer_driver_init();
     4ca:	90 d2       	rcall	.+1312   	; 0x9ec <timer_driver_init>
	adc_init();
     4cc:	7d de       	rcall	.-774    	; 0x1c8 <adc_init>
	dac_init();
     4ce:	a8 df       	rcall	.-176    	; 0x420 <dac_init>
	motor_init();
     4d0:	d5 d1       	rcall	.+938    	; 0x87c <motor_init>
	can_controller_init();
     4d2:	e0 de       	rcall	.-576    	; 0x294 <can_controller_init>
	can_init();
     4d4:	05 df       	rcall	.-502    	; 0x2e0 <can_init>
	game_init();
     4d6:	bb df       	rcall	.-138    	; 0x44e <game_init>
	motor_controller_init();
     4d8:	4f d0       	rcall	.+158    	; 0x578 <motor_controller_init>
	sei();
     4da:	78 94       	sei
	
	printf("Hello from node 2!\n\r");
     4dc:	86 e9       	ldi	r24, 0x96	; 150
     4de:	92 e0       	ldi	r25, 0x02	; 2
     4e0:	9f 93       	push	r25
     4e2:	8f 93       	push	r24
     4e4:	2a d7       	rcall	.+3668   	; 0x133a <printf>
     4e6:	0f 90       	pop	r0
     4e8:	0f 90       	pop	r0
	
	uint16_t score = 0;
     4ea:	80 e0       	ldi	r24, 0x00	; 0
     4ec:	90 e0       	ldi	r25, 0x00	; 0
	//uint16_t value = 0;
	
	while (1)
	{
		score = record_score(score);
     4ee:	cd df       	rcall	.-102    	; 0x48a <record_score>
     4f0:	2f ef       	ldi	r18, 0xFF	; 255
     4f2:	39 e6       	ldi	r19, 0x69	; 105
     4f4:	48 e1       	ldi	r20, 0x18	; 24
     4f6:	21 50       	subi	r18, 0x01	; 1
     4f8:	30 40       	sbci	r19, 0x00	; 0
     4fa:	40 40       	sbci	r20, 0x00	; 0
     4fc:	e1 f7       	brne	.-8      	; 0x4f6 <main+0x36>
     4fe:	00 c0       	rjmp	.+0      	; 0x500 <main+0x40>
     500:	00 00       	nop
     502:	f5 cf       	rjmp	.-22     	; 0x4ee <main+0x2e>

00000504 <motor_controller_calibration>:

void motor_controller_deactivate()
{
	//cli();
	// disable compare interrupt
	clear_bit(TIMSK4, OCIE4A);
     504:	64 e6       	ldi	r22, 0x64	; 100
     506:	82 e0       	ldi	r24, 0x02	; 2
     508:	90 e0       	ldi	r25, 0x00	; 0
     50a:	39 d2       	rcall	.+1138   	; 0x97e <motor_move>
     50c:	2f ef       	ldi	r18, 0xFF	; 255
     50e:	87 ea       	ldi	r24, 0xA7	; 167
     510:	91 e6       	ldi	r25, 0x61	; 97
     512:	21 50       	subi	r18, 0x01	; 1
     514:	80 40       	sbci	r24, 0x00	; 0
     516:	90 40       	sbci	r25, 0x00	; 0
     518:	e1 f7       	brne	.-8      	; 0x512 <motor_controller_calibration+0xe>
     51a:	00 c0       	rjmp	.+0      	; 0x51c <motor_controller_calibration+0x18>
     51c:	00 00       	nop
     51e:	9f d1       	rcall	.+830    	; 0x85e <motor_reset_encoder>
     520:	64 e6       	ldi	r22, 0x64	; 100
     522:	81 e0       	ldi	r24, 0x01	; 1
     524:	90 e0       	ldi	r25, 0x00	; 0
     526:	2b d2       	rcall	.+1110   	; 0x97e <motor_move>
     528:	2f ef       	ldi	r18, 0xFF	; 255
     52a:	87 ea       	ldi	r24, 0xA7	; 167
     52c:	91 e6       	ldi	r25, 0x61	; 97
     52e:	21 50       	subi	r18, 0x01	; 1
     530:	80 40       	sbci	r24, 0x00	; 0
     532:	90 40       	sbci	r25, 0x00	; 0
     534:	e1 f7       	brne	.-8      	; 0x52e <motor_controller_calibration+0x2a>
     536:	00 c0       	rjmp	.+0      	; 0x538 <motor_controller_calibration+0x34>
     538:	00 00       	nop
     53a:	d2 d1       	rcall	.+932    	; 0x8e0 <motor_get_encoder>
     53c:	8c 52       	subi	r24, 0x2C	; 44
     53e:	91 40       	sbci	r25, 0x01	; 1
     540:	90 93 c6 02 	sts	0x02C6, r25
     544:	80 93 c5 02 	sts	0x02C5, r24
     548:	64 e6       	ldi	r22, 0x64	; 100
     54a:	82 e0       	ldi	r24, 0x02	; 2
     54c:	90 e0       	ldi	r25, 0x00	; 0
     54e:	17 d2       	rcall	.+1070   	; 0x97e <motor_move>
     550:	2f ef       	ldi	r18, 0xFF	; 255
     552:	87 ea       	ldi	r24, 0xA7	; 167
     554:	91 e6       	ldi	r25, 0x61	; 97
     556:	21 50       	subi	r18, 0x01	; 1
     558:	80 40       	sbci	r24, 0x00	; 0
     55a:	90 40       	sbci	r25, 0x00	; 0
     55c:	e1 f7       	brne	.-8      	; 0x556 <motor_controller_calibration+0x52>
     55e:	00 c0       	rjmp	.+0      	; 0x560 <motor_controller_calibration+0x5c>
     560:	00 00       	nop
     562:	60 e0       	ldi	r22, 0x00	; 0
     564:	82 e0       	ldi	r24, 0x02	; 2
     566:	90 e0       	ldi	r25, 0x00	; 0
     568:	0a d2       	rcall	.+1044   	; 0x97e <motor_move>
     56a:	84 ef       	ldi	r24, 0xF4	; 244
     56c:	91 e0       	ldi	r25, 0x01	; 1
     56e:	90 93 ba 02 	sts	0x02BA, r25
     572:	80 93 b9 02 	sts	0x02B9, r24
     576:	08 95       	ret

00000578 <motor_controller_init>:
     578:	80 e0       	ldi	r24, 0x00	; 0
     57a:	90 e0       	ldi	r25, 0x00	; 0
     57c:	a0 e8       	ldi	r26, 0x80	; 128
     57e:	bf e3       	ldi	r27, 0x3F	; 63
     580:	80 93 d3 02 	sts	0x02D3, r24
     584:	90 93 d4 02 	sts	0x02D4, r25
     588:	a0 93 d5 02 	sts	0x02D5, r26
     58c:	b0 93 d6 02 	sts	0x02D6, r27
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a8 e4       	ldi	r26, 0x48	; 72
     596:	b1 e4       	ldi	r27, 0x41	; 65
     598:	80 93 bd 02 	sts	0x02BD, r24
     59c:	90 93 be 02 	sts	0x02BE, r25
     5a0:	a0 93 bf 02 	sts	0x02BF, r26
     5a4:	b0 93 c0 02 	sts	0x02C0, r27
     5a8:	8d ec       	ldi	r24, 0xCD	; 205
     5aa:	9c ec       	ldi	r25, 0xCC	; 204
     5ac:	ac ec       	ldi	r26, 0xCC	; 204
     5ae:	bd e3       	ldi	r27, 0x3D	; 61
     5b0:	80 93 b5 02 	sts	0x02B5, r24
     5b4:	90 93 b6 02 	sts	0x02B6, r25
     5b8:	a0 93 b7 02 	sts	0x02B7, r26
     5bc:	b0 93 b8 02 	sts	0x02B8, r27
     5c0:	10 92 cf 02 	sts	0x02CF, r1
     5c4:	10 92 d0 02 	sts	0x02D0, r1
     5c8:	10 92 d1 02 	sts	0x02D1, r1
     5cc:	10 92 d2 02 	sts	0x02D2, r1
     5d0:	10 92 c1 02 	sts	0x02C1, r1
     5d4:	10 92 c2 02 	sts	0x02C2, r1
     5d8:	10 92 c3 02 	sts	0x02C3, r1
     5dc:	10 92 c4 02 	sts	0x02C4, r1
     5e0:	10 92 cb 02 	sts	0x02CB, r1
     5e4:	10 92 cc 02 	sts	0x02CC, r1
     5e8:	10 92 cd 02 	sts	0x02CD, r1
     5ec:	10 92 ce 02 	sts	0x02CE, r1
     5f0:	10 92 bc 02 	sts	0x02BC, r1
     5f4:	10 92 bb 02 	sts	0x02BB, r1
     5f8:	8d ec       	ldi	r24, 0xCD	; 205
     5fa:	9c ec       	ldi	r25, 0xCC	; 204
     5fc:	ac e4       	ldi	r26, 0x4C	; 76
     5fe:	bd e3       	ldi	r27, 0x3D	; 61
     600:	80 93 c7 02 	sts	0x02C7, r24
     604:	90 93 c8 02 	sts	0x02C8, r25
     608:	a0 93 c9 02 	sts	0x02C9, r26
     60c:	b0 93 ca 02 	sts	0x02CA, r27
     610:	79 df       	rcall	.-270    	; 0x504 <motor_controller_calibration>
     612:	e0 ea       	ldi	r30, 0xA0	; 160
     614:	f0 e0       	ldi	r31, 0x00	; 0
     616:	80 81       	ld	r24, Z
     618:	80 83       	st	Z, r24
     61a:	e1 ea       	ldi	r30, 0xA1	; 161
     61c:	f0 e0       	ldi	r31, 0x00	; 0
     61e:	80 81       	ld	r24, Z
     620:	8b 60       	ori	r24, 0x0B	; 11
     622:	80 83       	st	Z, r24
     624:	10 92 a5 00 	sts	0x00A5, r1
     628:	10 92 a4 00 	sts	0x00A4, r1
     62c:	83 ed       	ldi	r24, 0xD3	; 211
     62e:	90 e3       	ldi	r25, 0x30	; 48
     630:	90 93 a9 00 	sts	0x00A9, r25
     634:	80 93 a8 00 	sts	0x00A8, r24
     638:	e2 e7       	ldi	r30, 0x72	; 114
     63a:	f0 e0       	ldi	r31, 0x00	; 0
     63c:	80 81       	ld	r24, Z
     63e:	82 60       	ori	r24, 0x02	; 2
     640:	80 83       	st	Z, r24
     642:	08 95       	ret

00000644 <motor_controller>:
	//sei();
}

void motor_controller()
{
     644:	8f 92       	push	r8
     646:	9f 92       	push	r9
     648:	af 92       	push	r10
     64a:	bf 92       	push	r11
     64c:	cf 92       	push	r12
     64e:	df 92       	push	r13
     650:	ef 92       	push	r14
     652:	ff 92       	push	r15
     654:	cf 93       	push	r28
     656:	df 93       	push	r29
	if (game_get_mode() == 1)
     658:	13 df       	rcall	.-474    	; 0x480 <game_get_mode>
     65a:	01 97       	sbiw	r24, 0x01	; 1
     65c:	09 f0       	breq	.+2      	; 0x660 <motor_controller+0x1c>
     65e:	c6 c0       	rjmp	.+396    	; 0x7ec <motor_controller+0x1a8>
	{
		enum direction target_dir;
		uint8_t speed;
		int motor_cur_pos = motor_get_encoder();
     660:	3f d1       	rcall	.+638    	; 0x8e0 <motor_get_encoder>
		double derivative;
		
		int curr_pos = (int) 100.0*((double)(motor_cur_pos - min_motor_pos))/((double)(max_motor_pos - min_motor_pos));
     662:	a0 90 b9 02 	lds	r10, 0x02B9
     666:	b0 90 ba 02 	lds	r11, 0x02BA
     66a:	8a 19       	sub	r24, r10
     66c:	9b 09       	sbc	r25, r11
     66e:	bc 01       	movw	r22, r24
     670:	88 27       	eor	r24, r24
     672:	77 fd       	sbrc	r23, 7
     674:	80 95       	com	r24
     676:	98 2f       	mov	r25, r24
     678:	d0 d3       	rcall	.+1952   	; 0xe1a <__floatsisf>
     67a:	20 e0       	ldi	r18, 0x00	; 0
     67c:	30 e0       	ldi	r19, 0x00	; 0
     67e:	48 ec       	ldi	r20, 0xC8	; 200
     680:	52 e4       	ldi	r21, 0x42	; 66
     682:	7b d4       	rcall	.+2294   	; 0xf7a <__mulsf3>
     684:	6b 01       	movw	r12, r22
     686:	7c 01       	movw	r14, r24
     688:	60 91 c5 02 	lds	r22, 0x02C5
     68c:	70 91 c6 02 	lds	r23, 0x02C6
     690:	6a 19       	sub	r22, r10
     692:	7b 09       	sbc	r23, r11
     694:	88 27       	eor	r24, r24
     696:	77 fd       	sbrc	r23, 7
     698:	80 95       	com	r24
     69a:	98 2f       	mov	r25, r24
     69c:	be d3       	rcall	.+1916   	; 0xe1a <__floatsisf>
     69e:	9b 01       	movw	r18, r22
     6a0:	ac 01       	movw	r20, r24
     6a2:	c7 01       	movw	r24, r14
     6a4:	b6 01       	movw	r22, r12
     6a6:	1e d3       	rcall	.+1596   	; 0xce4 <__divsf3>
     6a8:	85 d3       	rcall	.+1802   	; 0xdb4 <__fixsfsi>
		
		error = (double)(set_point - curr_pos);
     6aa:	a0 90 bb 02 	lds	r10, 0x02BB
     6ae:	b0 90 bc 02 	lds	r11, 0x02BC
     6b2:	a6 1a       	sub	r10, r22
     6b4:	b7 0a       	sbc	r11, r23
     6b6:	b5 01       	movw	r22, r10
     6b8:	88 27       	eor	r24, r24
     6ba:	77 fd       	sbrc	r23, 7
     6bc:	80 95       	com	r24
     6be:	98 2f       	mov	r25, r24
     6c0:	ac d3       	rcall	.+1880   	; 0xe1a <__floatsisf>
     6c2:	6b 01       	movw	r12, r22
     6c4:	7c 01       	movw	r14, r24
     6c6:	60 93 c1 02 	sts	0x02C1, r22
     6ca:	70 93 c2 02 	sts	0x02C2, r23
     6ce:	80 93 c3 02 	sts	0x02C3, r24
     6d2:	90 93 c4 02 	sts	0x02C4, r25
		
		if (error < 0)
     6d6:	20 e0       	ldi	r18, 0x00	; 0
     6d8:	30 e0       	ldi	r19, 0x00	; 0
     6da:	a9 01       	movw	r20, r18
     6dc:	ff d2       	rcall	.+1534   	; 0xcdc <__cmpsf2>
		{
			target_dir = RIGHT;
		}else
		{
			target_dir = LEFT;
     6de:	c8 2f       	mov	r28, r24
     6e0:	cc 1f       	adc	r28, r28
     6e2:	cc 27       	eor	r28, r28
     6e4:	cc 1f       	adc	r28, r28
     6e6:	cf 5f       	subi	r28, 0xFF	; 255
		}
		
		integral = integral + error * dt;
     6e8:	20 91 c7 02 	lds	r18, 0x02C7
     6ec:	30 91 c8 02 	lds	r19, 0x02C8
     6f0:	40 91 c9 02 	lds	r20, 0x02C9
     6f4:	50 91 ca 02 	lds	r21, 0x02CA
     6f8:	c7 01       	movw	r24, r14
     6fa:	b6 01       	movw	r22, r12
     6fc:	3e d4       	rcall	.+2172   	; 0xf7a <__mulsf3>
     6fe:	9b 01       	movw	r18, r22
     700:	ac 01       	movw	r20, r24
     702:	60 91 cf 02 	lds	r22, 0x02CF
     706:	70 91 d0 02 	lds	r23, 0x02D0
     70a:	80 91 d1 02 	lds	r24, 0x02D1
     70e:	90 91 d2 02 	lds	r25, 0x02D2
     712:	80 d2       	rcall	.+1280   	; 0xc14 <__addsf3>
     714:	60 93 cf 02 	sts	0x02CF, r22
     718:	70 93 d0 02 	sts	0x02D0, r23
     71c:	80 93 d1 02 	sts	0x02D1, r24
     720:	90 93 d2 02 	sts	0x02D2, r25
		derivative = (error - prev_error)/dt;

		if (abs((int)error) < 6){
     724:	85 e0       	ldi	r24, 0x05	; 5
     726:	a8 0e       	add	r10, r24
     728:	b1 1c       	adc	r11, r1
     72a:	8b e0       	ldi	r24, 0x0B	; 11
     72c:	a8 16       	cp	r10, r24
     72e:	b1 04       	cpc	r11, r1
     730:	80 f4       	brcc	.+32     	; 0x752 <motor_controller+0x10e>
			error = 0;
     732:	10 92 c1 02 	sts	0x02C1, r1
     736:	10 92 c2 02 	sts	0x02C2, r1
     73a:	10 92 c3 02 	sts	0x02C3, r1
     73e:	10 92 c4 02 	sts	0x02C4, r1
			integral = 0;
     742:	10 92 cf 02 	sts	0x02CF, r1
     746:	10 92 d0 02 	sts	0x02D0, r1
     74a:	10 92 d1 02 	sts	0x02D1, r1
     74e:	10 92 d2 02 	sts	0x02D2, r1
		}

		//speed = abs((uint8_t) (kp*error + ki*integral + kd*derivative));
		speed = (uint8_t) abs((int)(kp*error + ki*integral));
     752:	c0 90 c1 02 	lds	r12, 0x02C1
     756:	d0 90 c2 02 	lds	r13, 0x02C2
     75a:	e0 90 c3 02 	lds	r14, 0x02C3
     75e:	f0 90 c4 02 	lds	r15, 0x02C4
     762:	20 91 d3 02 	lds	r18, 0x02D3
     766:	30 91 d4 02 	lds	r19, 0x02D4
     76a:	40 91 d5 02 	lds	r20, 0x02D5
     76e:	50 91 d6 02 	lds	r21, 0x02D6
     772:	c7 01       	movw	r24, r14
     774:	b6 01       	movw	r22, r12
     776:	01 d4       	rcall	.+2050   	; 0xf7a <__mulsf3>
     778:	4b 01       	movw	r8, r22
     77a:	5c 01       	movw	r10, r24
     77c:	20 91 cf 02 	lds	r18, 0x02CF
     780:	30 91 d0 02 	lds	r19, 0x02D0
     784:	40 91 d1 02 	lds	r20, 0x02D1
     788:	50 91 d2 02 	lds	r21, 0x02D2
     78c:	60 91 bd 02 	lds	r22, 0x02BD
     790:	70 91 be 02 	lds	r23, 0x02BE
     794:	80 91 bf 02 	lds	r24, 0x02BF
     798:	90 91 c0 02 	lds	r25, 0x02C0
     79c:	ee d3       	rcall	.+2012   	; 0xf7a <__mulsf3>
     79e:	9b 01       	movw	r18, r22
     7a0:	ac 01       	movw	r20, r24
     7a2:	c5 01       	movw	r24, r10
     7a4:	b4 01       	movw	r22, r8
     7a6:	36 d2       	rcall	.+1132   	; 0xc14 <__addsf3>
     7a8:	05 d3       	rcall	.+1546   	; 0xdb4 <__fixsfsi>
     7aa:	9b 01       	movw	r18, r22
     7ac:	77 23       	and	r23, r23
     7ae:	24 f4       	brge	.+8      	; 0x7b8 <motor_controller+0x174>
     7b0:	22 27       	eor	r18, r18
     7b2:	33 27       	eor	r19, r19
     7b4:	26 1b       	sub	r18, r22
     7b6:	37 0b       	sbc	r19, r23
     7b8:	d2 2f       	mov	r29, r18
		
		if (speed > 150)
     7ba:	27 39       	cpi	r18, 0x97	; 151
     7bc:	40 f4       	brcc	.+16     	; 0x7ce <motor_controller+0x18a>
		{
			speed = 150;
		}
		
		else if (speed < 55 && abs(error) > 5)
     7be:	27 33       	cpi	r18, 0x37	; 55
     7c0:	48 f4       	brcc	.+18     	; 0x7d4 <motor_controller+0x190>
     7c2:	c7 01       	movw	r24, r14
     7c4:	b6 01       	movw	r22, r12
     7c6:	42 d4       	rcall	.+2180   	; 0x104c <abs>
     7c8:	06 97       	sbiw	r24, 0x06	; 6
     7ca:	1c f4       	brge	.+6      	; 0x7d2 <motor_controller+0x18e>
     7cc:	03 c0       	rjmp	.+6      	; 0x7d4 <motor_controller+0x190>
		//speed = abs((uint8_t) (kp*error + ki*integral + kd*derivative));
		speed = (uint8_t) abs((int)(kp*error + ki*integral));
		
		if (speed > 150)
		{
			speed = 150;
     7ce:	d6 e9       	ldi	r29, 0x96	; 150
     7d0:	01 c0       	rjmp	.+2      	; 0x7d4 <motor_controller+0x190>
		}
		
		else if (speed < 55 && abs(error) > 5)
		{
			speed = 55;
     7d2:	d7 e3       	ldi	r29, 0x37	; 55
		}
		//	printf("MAXP: %d | BCP: %d | CP: %d | SP: %d\n\r", max_motor_pos, motor_cur_pos, curr_pos, set_point );
		
		prev_error = error;
     7d4:	c0 92 cb 02 	sts	0x02CB, r12
     7d8:	d0 92 cc 02 	sts	0x02CC, r13
     7dc:	e0 92 cd 02 	sts	0x02CD, r14
     7e0:	f0 92 ce 02 	sts	0x02CE, r15
		
		motor_move(target_dir, speed);
     7e4:	6d 2f       	mov	r22, r29
     7e6:	8c 2f       	mov	r24, r28
     7e8:	90 e0       	ldi	r25, 0x00	; 0
     7ea:	c9 d0       	rcall	.+402    	; 0x97e <motor_move>
	}
	
}
     7ec:	df 91       	pop	r29
     7ee:	cf 91       	pop	r28
     7f0:	ff 90       	pop	r15
     7f2:	ef 90       	pop	r14
     7f4:	df 90       	pop	r13
     7f6:	cf 90       	pop	r12
     7f8:	bf 90       	pop	r11
     7fa:	af 90       	pop	r10
     7fc:	9f 90       	pop	r9
     7fe:	8f 90       	pop	r8
     800:	08 95       	ret

00000802 <motor_controller_set_point>:

void motor_controller_set_point(uint16_t sp)
{
	set_point = sp;
     802:	90 93 bc 02 	sts	0x02BC, r25
     806:	80 93 bb 02 	sts	0x02BB, r24
     80a:	08 95       	ret

0000080c <__vector_42>:
}

ISR(TIMER4_COMPA_vect){
     80c:	1f 92       	push	r1
     80e:	0f 92       	push	r0
     810:	0f b6       	in	r0, 0x3f	; 63
     812:	0f 92       	push	r0
     814:	11 24       	eor	r1, r1
     816:	0b b6       	in	r0, 0x3b	; 59
     818:	0f 92       	push	r0
     81a:	2f 93       	push	r18
     81c:	3f 93       	push	r19
     81e:	4f 93       	push	r20
     820:	5f 93       	push	r21
     822:	6f 93       	push	r22
     824:	7f 93       	push	r23
     826:	8f 93       	push	r24
     828:	9f 93       	push	r25
     82a:	af 93       	push	r26
     82c:	bf 93       	push	r27
     82e:	ef 93       	push	r30
     830:	ff 93       	push	r31
	
	cli();
     832:	f8 94       	cli
	motor_controller();
     834:	07 df       	rcall	.-498    	; 0x644 <motor_controller>
	sei();
     836:	78 94       	sei
     838:	ff 91       	pop	r31
     83a:	ef 91       	pop	r30
     83c:	bf 91       	pop	r27
     83e:	af 91       	pop	r26
     840:	9f 91       	pop	r25
     842:	8f 91       	pop	r24
     844:	7f 91       	pop	r23
     846:	6f 91       	pop	r22
     848:	5f 91       	pop	r21
     84a:	4f 91       	pop	r20
     84c:	3f 91       	pop	r19
     84e:	2f 91       	pop	r18
     850:	0f 90       	pop	r0
     852:	0b be       	out	0x3b, r0	; 59
     854:	0f 90       	pop	r0
     856:	0f be       	out	0x3f, r0	; 63
     858:	0f 90       	pop	r0
     85a:	1f 90       	pop	r1
     85c:	18 95       	reti

0000085e <motor_reset_encoder>:


void motor_set_speed(uint8_t speed)
{
	//send speed through DAC/i2C
	dac_driver_send(speed);
     85e:	e2 e0       	ldi	r30, 0x02	; 2
     860:	f1 e0       	ldi	r31, 0x01	; 1
     862:	80 81       	ld	r24, Z
     864:	8f 7b       	andi	r24, 0xBF	; 191
     866:	80 83       	st	Z, r24
     868:	87 ec       	ldi	r24, 0xC7	; 199
     86a:	90 e0       	ldi	r25, 0x00	; 0
     86c:	01 97       	sbiw	r24, 0x01	; 1
     86e:	f1 f7       	brne	.-4      	; 0x86c <motor_reset_encoder+0xe>
     870:	00 c0       	rjmp	.+0      	; 0x872 <motor_reset_encoder+0x14>
     872:	00 00       	nop
     874:	80 81       	ld	r24, Z
     876:	80 64       	ori	r24, 0x40	; 64
     878:	80 83       	st	Z, r24
     87a:	08 95       	ret

0000087c <motor_init>:
     87c:	e1 e0       	ldi	r30, 0x01	; 1
     87e:	f1 e0       	ldi	r31, 0x01	; 1
     880:	80 81       	ld	r24, Z
     882:	80 62       	ori	r24, 0x20	; 32
     884:	80 83       	st	Z, r24
     886:	80 81       	ld	r24, Z
     888:	88 60       	ori	r24, 0x08	; 8
     88a:	80 83       	st	Z, r24
     88c:	80 81       	ld	r24, Z
     88e:	82 60       	ori	r24, 0x02	; 2
     890:	80 83       	st	Z, r24
     892:	80 81       	ld	r24, Z
     894:	80 64       	ori	r24, 0x40	; 64
     896:	80 83       	st	Z, r24
     898:	80 81       	ld	r24, Z
     89a:	80 62       	ori	r24, 0x20	; 32
     89c:	80 83       	st	Z, r24
     89e:	e7 e0       	ldi	r30, 0x07	; 7
     8a0:	f1 e0       	ldi	r31, 0x01	; 1
     8a2:	80 81       	ld	r24, Z
     8a4:	8e 7f       	andi	r24, 0xFE	; 254
     8a6:	80 83       	st	Z, r24
     8a8:	80 81       	ld	r24, Z
     8aa:	8d 7f       	andi	r24, 0xFD	; 253
     8ac:	80 83       	st	Z, r24
     8ae:	80 81       	ld	r24, Z
     8b0:	8b 7f       	andi	r24, 0xFB	; 251
     8b2:	80 83       	st	Z, r24
     8b4:	80 81       	ld	r24, Z
     8b6:	87 7f       	andi	r24, 0xF7	; 247
     8b8:	80 83       	st	Z, r24
     8ba:	80 81       	ld	r24, Z
     8bc:	8f 7e       	andi	r24, 0xEF	; 239
     8be:	80 83       	st	Z, r24
     8c0:	80 81       	ld	r24, Z
     8c2:	8f 7d       	andi	r24, 0xDF	; 223
     8c4:	80 83       	st	Z, r24
     8c6:	80 81       	ld	r24, Z
     8c8:	8f 7b       	andi	r24, 0xBF	; 191
     8ca:	80 83       	st	Z, r24
     8cc:	80 81       	ld	r24, Z
     8ce:	8f 77       	andi	r24, 0x7F	; 127
     8d0:	80 83       	st	Z, r24
     8d2:	e2 e0       	ldi	r30, 0x02	; 2
     8d4:	f1 e0       	ldi	r31, 0x01	; 1
     8d6:	80 81       	ld	r24, Z
     8d8:	80 62       	ori	r24, 0x20	; 32
     8da:	80 83       	st	Z, r24
     8dc:	c0 cf       	rjmp	.-128    	; 0x85e <motor_reset_encoder>
     8de:	08 95       	ret

000008e0 <motor_get_encoder>:
uint16_t motor_get_encoder()
{
	uint16_t encod_counter;
	uint8_t LSB_counter;
	
	clear_bit(PORTH, MJ1_OE);
     8e0:	e2 e0       	ldi	r30, 0x02	; 2
     8e2:	f1 e0       	ldi	r31, 0x01	; 1
     8e4:	80 81       	ld	r24, Z
     8e6:	8f 7d       	andi	r24, 0xDF	; 223
     8e8:	80 83       	st	Z, r24
	clear_bit(PORTH, MJ1_SEL);
     8ea:	80 81       	ld	r24, Z
     8ec:	87 7f       	andi	r24, 0xF7	; 247
     8ee:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     8f0:	2a e6       	ldi	r18, 0x6A	; 106
     8f2:	2a 95       	dec	r18
     8f4:	f1 f7       	brne	.-4      	; 0x8f2 <motor_get_encoder+0x12>
     8f6:	00 c0       	rjmp	.+0      	; 0x8f8 <motor_get_encoder+0x18>
	_delay_us(20);
	encod_counter = PINK;
     8f8:	80 91 06 01 	lds	r24, 0x0106
     8fc:	90 e0       	ldi	r25, 0x00	; 0
	
	set_bit(PORTH, MJ1_SEL);
     8fe:	20 81       	ld	r18, Z
     900:	28 60       	ori	r18, 0x08	; 8
     902:	20 83       	st	Z, r18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     904:	3f ef       	ldi	r19, 0xFF	; 255
     906:	49 ef       	ldi	r20, 0xF9	; 249
     908:	20 e0       	ldi	r18, 0x00	; 0
     90a:	31 50       	subi	r19, 0x01	; 1
     90c:	40 40       	sbci	r20, 0x00	; 0
     90e:	20 40       	sbci	r18, 0x00	; 0
     910:	e1 f7       	brne	.-8      	; 0x90a <motor_get_encoder+0x2a>
     912:	00 c0       	rjmp	.+0      	; 0x914 <motor_get_encoder+0x34>
     914:	00 00       	nop
	_delay_ms(20);
	LSB_counter = PINK;
     916:	20 91 06 01 	lds	r18, 0x0106
	
	set_bit(PORTH, MJ1_OE);
     91a:	30 81       	ld	r19, Z
     91c:	30 62       	ori	r19, 0x20	; 32
     91e:	30 83       	st	Z, r19
	//motor_reset_encoder();
	
	//8-bit left shift
	encod_counter = encod_counter*256;
     920:	98 2f       	mov	r25, r24
     922:	88 27       	eor	r24, r24
	//add LSB
	encod_counter += LSB_counter;
	
	return encod_counter;
}
     924:	82 0f       	add	r24, r18
     926:	91 1d       	adc	r25, r1
     928:	08 95       	ret

0000092a <motor_move_joystick>:
}

void motor_move_joystick(int dir, int8_t speed)
{
	//set motor EN to 1
	set_bit(PORTH, MJ1_EN);
     92a:	e2 e0       	ldi	r30, 0x02	; 2
     92c:	f1 e0       	ldi	r31, 0x01	; 1
     92e:	20 81       	ld	r18, Z
     930:	20 62       	ori	r18, 0x20	; 32
     932:	20 83       	st	Z, r18
	
	//printf("SPEED: %d\n\r", speed);

	if (dir == RIGHT)
     934:	82 30       	cpi	r24, 0x02	; 2
     936:	91 05       	cpc	r25, r1
     938:	21 f4       	brne	.+8      	; 0x942 <motor_move_joystick+0x18>
	{
		//printf("LEFT:%d\n\r", speed);
		set_bit(PORTH, MJ1_DIR);
     93a:	80 81       	ld	r24, Z
     93c:	82 60       	ori	r24, 0x02	; 2
     93e:	80 83       	st	Z, r24
     940:	07 c0       	rjmp	.+14     	; 0x950 <motor_move_joystick+0x26>
	}else if (dir == LEFT)
     942:	01 97       	sbiw	r24, 0x01	; 1
     944:	29 f4       	brne	.+10     	; 0x950 <motor_move_joystick+0x26>
	{
		//printf("RIGHT\n\r");
		clear_bit(PORTH, MJ1_DIR);
     946:	e2 e0       	ldi	r30, 0x02	; 2
     948:	f1 e0       	ldi	r31, 0x01	; 1
     94a:	80 81       	ld	r24, Z
     94c:	8d 7f       	andi	r24, 0xFD	; 253
     94e:	80 83       	st	Z, r24
	}

	uint8_t speed_converted = (uint8_t) abs((int)(speed*1.3));
     950:	77 27       	eor	r23, r23
     952:	67 fd       	sbrc	r22, 7
     954:	70 95       	com	r23
     956:	87 2f       	mov	r24, r23
     958:	97 2f       	mov	r25, r23
     95a:	5f d2       	rcall	.+1214   	; 0xe1a <__floatsisf>
     95c:	26 e6       	ldi	r18, 0x66	; 102
     95e:	36 e6       	ldi	r19, 0x66	; 102
     960:	46 ea       	ldi	r20, 0xA6	; 166
     962:	5f e3       	ldi	r21, 0x3F	; 63
     964:	0a d3       	rcall	.+1556   	; 0xf7a <__mulsf3>
     966:	26 d2       	rcall	.+1100   	; 0xdb4 <__fixsfsi>
     968:	9b 01       	movw	r18, r22
     96a:	77 23       	and	r23, r23
     96c:	24 f4       	brge	.+8      	; 0x976 <motor_move_joystick+0x4c>
     96e:	22 27       	eor	r18, r18
     970:	33 27       	eor	r19, r19
     972:	26 1b       	sub	r18, r22
     974:	37 0b       	sbc	r19, r23


void motor_set_speed(uint8_t speed)
{
	//send speed through DAC/i2C
	dac_driver_send(speed);
     976:	c9 01       	movw	r24, r18
     978:	99 27       	eor	r25, r25
     97a:	56 cd       	rjmp	.-1364   	; 0x428 <dac_driver_send>
     97c:	08 95       	ret

0000097e <motor_move>:
}

void motor_move(int dir, uint8_t speed)
{
	//set motor EN to 1
	set_bit(PORTH, MJ1_EN);
     97e:	e2 e0       	ldi	r30, 0x02	; 2
     980:	f1 e0       	ldi	r31, 0x01	; 1
     982:	20 81       	ld	r18, Z
     984:	20 62       	ori	r18, 0x20	; 32
     986:	20 83       	st	Z, r18
	
	//printf("SPEED: %d\n\r", speed);

	if (dir == RIGHT)
     988:	82 30       	cpi	r24, 0x02	; 2
     98a:	91 05       	cpc	r25, r1
     98c:	21 f4       	brne	.+8      	; 0x996 <motor_move+0x18>
	{
		//printf("LEFT:%d\n\r", speed);
		set_bit(PORTH, MJ1_DIR);
     98e:	80 81       	ld	r24, Z
     990:	82 60       	ori	r24, 0x02	; 2
     992:	80 83       	st	Z, r24
     994:	07 c0       	rjmp	.+14     	; 0x9a4 <motor_move+0x26>
	}else if (dir == LEFT)
     996:	01 97       	sbiw	r24, 0x01	; 1
     998:	29 f4       	brne	.+10     	; 0x9a4 <motor_move+0x26>
	{
		//printf("RIGHT\n\r");
		clear_bit(PORTH, MJ1_DIR);
     99a:	e2 e0       	ldi	r30, 0x02	; 2
     99c:	f1 e0       	ldi	r31, 0x01	; 1
     99e:	80 81       	ld	r24, Z
     9a0:	8d 7f       	andi	r24, 0xFD	; 253
     9a2:	80 83       	st	Z, r24


void motor_set_speed(uint8_t speed)
{
	//send speed through DAC/i2C
	dac_driver_send(speed);
     9a4:	86 2f       	mov	r24, r22
     9a6:	90 e0       	ldi	r25, 0x00	; 0
     9a8:	3f cd       	rjmp	.-1410   	; 0x428 <dac_driver_send>
     9aa:	08 95       	ret

000009ac <control_solenoid>:
	motor_set_speed(speed);
}

void control_solenoid(uint8_t push)
{
	if (push == 1)
     9ac:	81 30       	cpi	r24, 0x01	; 1
     9ae:	31 f4       	brne	.+12     	; 0x9bc <control_solenoid+0x10>
	{
		clear_bit(PORTL, PL0);
     9b0:	eb e0       	ldi	r30, 0x0B	; 11
     9b2:	f1 e0       	ldi	r31, 0x01	; 1
     9b4:	80 81       	ld	r24, Z
     9b6:	8e 7f       	andi	r24, 0xFE	; 254
     9b8:	80 83       	st	Z, r24
     9ba:	08 95       	ret
	}
	else
	{
		set_bit(PORTL, PL0);
     9bc:	eb e0       	ldi	r30, 0x0B	; 11
     9be:	f1 e0       	ldi	r31, 0x01	; 1
     9c0:	80 81       	ld	r24, Z
     9c2:	81 60       	ori	r24, 0x01	; 1
     9c4:	80 83       	st	Z, r24
     9c6:	08 95       	ret

000009c8 <SPI_MasterTransmit>:
//TODO - define for register bit (reusable code)

void SPI_MasterTransmit(char cData)
{
	/* Start transmission */
	SPDR = cData;
     9c8:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
     9ca:	0d b4       	in	r0, 0x2d	; 45
     9cc:	07 fe       	sbrs	r0, 7
     9ce:	fd cf       	rjmp	.-6      	; 0x9ca <SPI_MasterTransmit+0x2>
}
     9d0:	08 95       	ret

000009d2 <spi_init>:


void spi_init()
{
	/* Set MOSI, SCK and SS output all others input */
	DDRB |= (1<<PB2)|(1<<PB1)|(1<<PB7)|(1<<PB0);
     9d2:	84 b1       	in	r24, 0x04	; 4
     9d4:	87 68       	ori	r24, 0x87	; 135
     9d6:	84 b9       	out	0x04, r24	; 4
	//Set MISO as input
	DDRB &= ~(1<<PB3);
     9d8:	23 98       	cbi	0x04, 3	; 4
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
     9da:	81 e5       	ldi	r24, 0x51	; 81
     9dc:	8c bd       	out	0x2c, r24	; 44
     9de:	08 95       	ret

000009e0 <spi_send>:
}

void spi_send(char data)
{
	SPI_MasterTransmit(data);
     9e0:	f3 cf       	rjmp	.-26     	; 0x9c8 <SPI_MasterTransmit>
     9e2:	08 95       	ret

000009e4 <spi_read>:
	
}

char spi_read()
{
	SPI_MasterTransmit(0x00);
     9e4:	80 e0       	ldi	r24, 0x00	; 0
     9e6:	f0 df       	rcall	.-32     	; 0x9c8 <SPI_MasterTransmit>
	return SPDR;
     9e8:	8e b5       	in	r24, 0x2e	; 46
}
     9ea:	08 95       	ret

000009ec <timer_driver_init>:
#include "avr/interrupt.h"
#include "util.h"

void timer_driver_init()
{
	set_bit(DDRE, PE3);
     9ec:	6b 9a       	sbi	0x0d, 3	; 13
	cli();
     9ee:	f8 94       	cli
	//TOP = 16MHz/pre-scale/50Hz
	ICR3 = 39999;
     9f0:	8f e3       	ldi	r24, 0x3F	; 63
     9f2:	9c e9       	ldi	r25, 0x9C	; 156
     9f4:	90 93 97 00 	sts	0x0097, r25
     9f8:	80 93 96 00 	sts	0x0096, r24
	
	//duty_cycle
	OCR3A = 3999;
     9fc:	8f e9       	ldi	r24, 0x9F	; 159
     9fe:	9f e0       	ldi	r25, 0x0F	; 15
     a00:	90 93 99 00 	sts	0x0099, r25
     a04:	80 93 98 00 	sts	0x0098, r24
	
	//Set pre-scale to 8
	clear_bit(TCCR3B, CS30);
     a08:	a1 e9       	ldi	r26, 0x91	; 145
     a0a:	b0 e0       	ldi	r27, 0x00	; 0
     a0c:	8c 91       	ld	r24, X
     a0e:	8e 7f       	andi	r24, 0xFE	; 254
     a10:	8c 93       	st	X, r24
	set_bit(TCCR3B, CS31);
     a12:	8c 91       	ld	r24, X
     a14:	82 60       	ori	r24, 0x02	; 2
     a16:	8c 93       	st	X, r24
	clear_bit(TCCR3B, CS32);
     a18:	8c 91       	ld	r24, X
     a1a:	8b 7f       	andi	r24, 0xFB	; 251
     a1c:	8c 93       	st	X, r24
	
	//Set mode of operation to 14 (Fast PWM with ICRn)
	set_bit(TCCR3A, WGM31);
     a1e:	e0 e9       	ldi	r30, 0x90	; 144
     a20:	f0 e0       	ldi	r31, 0x00	; 0
     a22:	80 81       	ld	r24, Z
     a24:	82 60       	ori	r24, 0x02	; 2
     a26:	80 83       	st	Z, r24
	clear_bit(TCCR3A, WGM30);
     a28:	80 81       	ld	r24, Z
     a2a:	8e 7f       	andi	r24, 0xFE	; 254
     a2c:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM33) | (1 << WGM32);
     a2e:	8c 91       	ld	r24, X
     a30:	88 61       	ori	r24, 0x18	; 24
     a32:	8c 93       	st	X, r24
	
	//Enable compare interruption on reg OCRnA
	set_bit(TCCR3A, COM3A1);
     a34:	80 81       	ld	r24, Z
     a36:	80 68       	ori	r24, 0x80	; 128
     a38:	80 83       	st	Z, r24
	clear_bit(TCCR3A, COM3A0);
     a3a:	80 81       	ld	r24, Z
     a3c:	8f 7b       	andi	r24, 0xBF	; 191
     a3e:	80 83       	st	Z, r24

	sei();
     a40:	78 94       	sei
     a42:	08 95       	ret

00000a44 <timer_driver_set_duty_cycle>:
}

void timer_driver_set_duty_cycle(int8_t position)
{
	int duty_cycle = 20 * position + 1999;
     a44:	24 e1       	ldi	r18, 0x14	; 20
     a46:	82 02       	muls	r24, r18
     a48:	c0 01       	movw	r24, r0
     a4a:	11 24       	eor	r1, r1
     a4c:	81 53       	subi	r24, 0x31	; 49
     a4e:	98 4f       	sbci	r25, 0xF8	; 248
	//int duty_cycle = 20 * (100 - position) + 1999;
	//printf("%d\n\r", duty_cycle);
	
	if (duty_cycle < 1999)
     a50:	8f 3c       	cpi	r24, 0xCF	; 207
     a52:	27 e0       	ldi	r18, 0x07	; 7
     a54:	92 07       	cpc	r25, r18
     a56:	3c f0       	brlt	.+14     	; 0xa66 <timer_driver_set_duty_cycle+0x22>
     a58:	80 3a       	cpi	r24, 0xA0	; 160
     a5a:	2f e0       	ldi	r18, 0x0F	; 15
     a5c:	92 07       	cpc	r25, r18
     a5e:	2c f0       	brlt	.+10     	; 0xa6a <timer_driver_set_duty_cycle+0x26>
     a60:	8f e9       	ldi	r24, 0x9F	; 159
     a62:	9f e0       	ldi	r25, 0x0F	; 15
     a64:	02 c0       	rjmp	.+4      	; 0xa6a <timer_driver_set_duty_cycle+0x26>
		duty_cycle = 1999;
     a66:	8f ec       	ldi	r24, 0xCF	; 207
     a68:	97 e0       	ldi	r25, 0x07	; 7
	else if (duty_cycle > 3999)
		duty_cycle = 3999;
	
	OCR3A = (uint16_t) duty_cycle;
     a6a:	90 93 99 00 	sts	0x0099, r25
     a6e:	80 93 98 00 	sts	0x0098, r24
     a72:	08 95       	ret

00000a74 <TWI_Master_Initialise>:
     a74:	8c e0       	ldi	r24, 0x0C	; 12
     a76:	80 93 b8 00 	sts	0x00B8, r24
     a7a:	8f ef       	ldi	r24, 0xFF	; 255
     a7c:	80 93 bb 00 	sts	0x00BB, r24
     a80:	84 e0       	ldi	r24, 0x04	; 4
     a82:	80 93 bc 00 	sts	0x00BC, r24
     a86:	08 95       	ret

00000a88 <TWI_Start_Transceiver_With_Data>:
     a88:	ec eb       	ldi	r30, 0xBC	; 188
     a8a:	f0 e0       	ldi	r31, 0x00	; 0
     a8c:	20 81       	ld	r18, Z
     a8e:	20 fd       	sbrc	r18, 0
     a90:	fd cf       	rjmp	.-6      	; 0xa8c <TWI_Start_Transceiver_With_Data+0x4>
     a92:	60 93 ae 02 	sts	0x02AE, r22
     a96:	fc 01       	movw	r30, r24
     a98:	20 81       	ld	r18, Z
     a9a:	20 93 af 02 	sts	0x02AF, r18
     a9e:	20 fd       	sbrc	r18, 0
     aa0:	0c c0       	rjmp	.+24     	; 0xaba <TWI_Start_Transceiver_With_Data+0x32>
     aa2:	62 30       	cpi	r22, 0x02	; 2
     aa4:	50 f0       	brcs	.+20     	; 0xaba <TWI_Start_Transceiver_With_Data+0x32>
     aa6:	dc 01       	movw	r26, r24
     aa8:	11 96       	adiw	r26, 0x01	; 1
     aaa:	e0 eb       	ldi	r30, 0xB0	; 176
     aac:	f2 e0       	ldi	r31, 0x02	; 2
     aae:	81 e0       	ldi	r24, 0x01	; 1
     ab0:	9d 91       	ld	r25, X+
     ab2:	91 93       	st	Z+, r25
     ab4:	8f 5f       	subi	r24, 0xFF	; 255
     ab6:	86 13       	cpse	r24, r22
     ab8:	fb cf       	rjmp	.-10     	; 0xab0 <TWI_Start_Transceiver_With_Data+0x28>
     aba:	10 92 ad 02 	sts	0x02AD, r1
     abe:	88 ef       	ldi	r24, 0xF8	; 248
     ac0:	80 93 06 02 	sts	0x0206, r24
     ac4:	85 ea       	ldi	r24, 0xA5	; 165
     ac6:	80 93 bc 00 	sts	0x00BC, r24
     aca:	08 95       	ret

00000acc <__vector_39>:
     acc:	1f 92       	push	r1
     ace:	0f 92       	push	r0
     ad0:	0f b6       	in	r0, 0x3f	; 63
     ad2:	0f 92       	push	r0
     ad4:	11 24       	eor	r1, r1
     ad6:	0b b6       	in	r0, 0x3b	; 59
     ad8:	0f 92       	push	r0
     ada:	2f 93       	push	r18
     adc:	3f 93       	push	r19
     ade:	8f 93       	push	r24
     ae0:	9f 93       	push	r25
     ae2:	af 93       	push	r26
     ae4:	bf 93       	push	r27
     ae6:	ef 93       	push	r30
     ae8:	ff 93       	push	r31
     aea:	80 91 b9 00 	lds	r24, 0x00B9
     aee:	90 e0       	ldi	r25, 0x00	; 0
     af0:	fc 01       	movw	r30, r24
     af2:	38 97       	sbiw	r30, 0x08	; 8
     af4:	e1 35       	cpi	r30, 0x51	; 81
     af6:	f1 05       	cpc	r31, r1
     af8:	08 f0       	brcs	.+2      	; 0xafc <__vector_39+0x30>
     afa:	55 c0       	rjmp	.+170    	; 0xba6 <__vector_39+0xda>
     afc:	ee 58       	subi	r30, 0x8E	; 142
     afe:	ff 4f       	sbci	r31, 0xFF	; 255
     b00:	9f c2       	rjmp	.+1342   	; 0x1040 <__tablejump2__>
     b02:	10 92 ac 02 	sts	0x02AC, r1
     b06:	e0 91 ac 02 	lds	r30, 0x02AC
     b0a:	80 91 ae 02 	lds	r24, 0x02AE
     b0e:	e8 17       	cp	r30, r24
     b10:	70 f4       	brcc	.+28     	; 0xb2e <__vector_39+0x62>
     b12:	81 e0       	ldi	r24, 0x01	; 1
     b14:	8e 0f       	add	r24, r30
     b16:	80 93 ac 02 	sts	0x02AC, r24
     b1a:	f0 e0       	ldi	r31, 0x00	; 0
     b1c:	e1 55       	subi	r30, 0x51	; 81
     b1e:	fd 4f       	sbci	r31, 0xFD	; 253
     b20:	80 81       	ld	r24, Z
     b22:	80 93 bb 00 	sts	0x00BB, r24
     b26:	85 e8       	ldi	r24, 0x85	; 133
     b28:	80 93 bc 00 	sts	0x00BC, r24
     b2c:	43 c0       	rjmp	.+134    	; 0xbb4 <__vector_39+0xe8>
     b2e:	80 91 ad 02 	lds	r24, 0x02AD
     b32:	81 60       	ori	r24, 0x01	; 1
     b34:	80 93 ad 02 	sts	0x02AD, r24
     b38:	84 e9       	ldi	r24, 0x94	; 148
     b3a:	80 93 bc 00 	sts	0x00BC, r24
     b3e:	3a c0       	rjmp	.+116    	; 0xbb4 <__vector_39+0xe8>
     b40:	e0 91 ac 02 	lds	r30, 0x02AC
     b44:	81 e0       	ldi	r24, 0x01	; 1
     b46:	8e 0f       	add	r24, r30
     b48:	80 93 ac 02 	sts	0x02AC, r24
     b4c:	80 91 bb 00 	lds	r24, 0x00BB
     b50:	f0 e0       	ldi	r31, 0x00	; 0
     b52:	e1 55       	subi	r30, 0x51	; 81
     b54:	fd 4f       	sbci	r31, 0xFD	; 253
     b56:	80 83       	st	Z, r24
     b58:	20 91 ac 02 	lds	r18, 0x02AC
     b5c:	30 e0       	ldi	r19, 0x00	; 0
     b5e:	80 91 ae 02 	lds	r24, 0x02AE
     b62:	90 e0       	ldi	r25, 0x00	; 0
     b64:	01 97       	sbiw	r24, 0x01	; 1
     b66:	28 17       	cp	r18, r24
     b68:	39 07       	cpc	r19, r25
     b6a:	24 f4       	brge	.+8      	; 0xb74 <__vector_39+0xa8>
     b6c:	85 ec       	ldi	r24, 0xC5	; 197
     b6e:	80 93 bc 00 	sts	0x00BC, r24
     b72:	20 c0       	rjmp	.+64     	; 0xbb4 <__vector_39+0xe8>
     b74:	85 e8       	ldi	r24, 0x85	; 133
     b76:	80 93 bc 00 	sts	0x00BC, r24
     b7a:	1c c0       	rjmp	.+56     	; 0xbb4 <__vector_39+0xe8>
     b7c:	80 91 bb 00 	lds	r24, 0x00BB
     b80:	e0 91 ac 02 	lds	r30, 0x02AC
     b84:	f0 e0       	ldi	r31, 0x00	; 0
     b86:	e1 55       	subi	r30, 0x51	; 81
     b88:	fd 4f       	sbci	r31, 0xFD	; 253
     b8a:	80 83       	st	Z, r24
     b8c:	80 91 ad 02 	lds	r24, 0x02AD
     b90:	81 60       	ori	r24, 0x01	; 1
     b92:	80 93 ad 02 	sts	0x02AD, r24
     b96:	84 e9       	ldi	r24, 0x94	; 148
     b98:	80 93 bc 00 	sts	0x00BC, r24
     b9c:	0b c0       	rjmp	.+22     	; 0xbb4 <__vector_39+0xe8>
     b9e:	85 ea       	ldi	r24, 0xA5	; 165
     ba0:	80 93 bc 00 	sts	0x00BC, r24
     ba4:	07 c0       	rjmp	.+14     	; 0xbb4 <__vector_39+0xe8>
     ba6:	80 91 b9 00 	lds	r24, 0x00B9
     baa:	80 93 06 02 	sts	0x0206, r24
     bae:	84 e0       	ldi	r24, 0x04	; 4
     bb0:	80 93 bc 00 	sts	0x00BC, r24
     bb4:	ff 91       	pop	r31
     bb6:	ef 91       	pop	r30
     bb8:	bf 91       	pop	r27
     bba:	af 91       	pop	r26
     bbc:	9f 91       	pop	r25
     bbe:	8f 91       	pop	r24
     bc0:	3f 91       	pop	r19
     bc2:	2f 91       	pop	r18
     bc4:	0f 90       	pop	r0
     bc6:	0b be       	out	0x3b, r0	; 59
     bc8:	0f 90       	pop	r0
     bca:	0f be       	out	0x3f, r0	; 63
     bcc:	0f 90       	pop	r0
     bce:	1f 90       	pop	r1
     bd0:	18 95       	reti

00000bd2 <USART_Transmit>:
}

void USART_Transmit(unsigned char data)
{
	/* Wait for empty transmit buffer */
	while ( !( UCSR0A & (1<<UDRE0)) );
     bd2:	e0 ec       	ldi	r30, 0xC0	; 192
     bd4:	f0 e0       	ldi	r31, 0x00	; 0
     bd6:	90 81       	ld	r25, Z
     bd8:	95 ff       	sbrs	r25, 5
     bda:	fd cf       	rjmp	.-6      	; 0xbd6 <USART_Transmit+0x4>
	/* Put data into buffer, sends the data */
	UDR0 = data;
     bdc:	80 93 c6 00 	sts	0x00C6, r24
     be0:	08 95       	ret

00000be2 <USART_Receive>:
}

unsigned char USART_Receive(void)
{
	/* Wait for data to be received */
	while ( !(UCSR0A & (1<<RXC0)) )
     be2:	e0 ec       	ldi	r30, 0xC0	; 192
     be4:	f0 e0       	ldi	r31, 0x00	; 0
     be6:	80 81       	ld	r24, Z
     be8:	88 23       	and	r24, r24
     bea:	ec f7       	brge	.-6      	; 0xbe6 <USART_Receive+0x4>
	;
	/* Get and return received data from buffer */
	return UDR0;
     bec:	80 91 c6 00 	lds	r24, 0x00C6
}
     bf0:	08 95       	ret

00000bf2 <USART_Init>:
#include "avr/io.h"

void USART_Init(unsigned int ubrr)
{
	/* Set baud rate */
	UBRR0H = (unsigned char) (ubrr >> 8);
     bf2:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char) ubrr;
     bf6:	80 93 c4 00 	sts	0x00C4, r24
	
	/* Enable receiver and transmitter */
	UCSR0B = (1 << RXEN0)|(1 << TXEN0);
     bfa:	88 e1       	ldi	r24, 0x18	; 24
     bfc:	80 93 c1 00 	sts	0x00C1, r24
	
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1 << USBS0)|(3 << UCSZ00);
     c00:	8e e0       	ldi	r24, 0x0E	; 14
     c02:	80 93 c2 00 	sts	0x00C2, r24
	
	fdevopen(USART_Transmit, USART_Receive);
     c06:	61 ef       	ldi	r22, 0xF1	; 241
     c08:	75 e0       	ldi	r23, 0x05	; 5
     c0a:	89 ee       	ldi	r24, 0xE9	; 233
     c0c:	95 e0       	ldi	r25, 0x05	; 5
     c0e:	4b c3       	rjmp	.+1686   	; 0x12a6 <fdevopen>
     c10:	08 95       	ret

00000c12 <__subsf3>:
     c12:	50 58       	subi	r21, 0x80	; 128

00000c14 <__addsf3>:
     c14:	bb 27       	eor	r27, r27
     c16:	aa 27       	eor	r26, r26
     c18:	0e d0       	rcall	.+28     	; 0xc36 <__addsf3x>
     c1a:	75 c1       	rjmp	.+746    	; 0xf06 <__fp_round>
     c1c:	66 d1       	rcall	.+716    	; 0xeea <__fp_pscA>
     c1e:	30 f0       	brcs	.+12     	; 0xc2c <__addsf3+0x18>
     c20:	6b d1       	rcall	.+726    	; 0xef8 <__fp_pscB>
     c22:	20 f0       	brcs	.+8      	; 0xc2c <__addsf3+0x18>
     c24:	31 f4       	brne	.+12     	; 0xc32 <__addsf3+0x1e>
     c26:	9f 3f       	cpi	r25, 0xFF	; 255
     c28:	11 f4       	brne	.+4      	; 0xc2e <__addsf3+0x1a>
     c2a:	1e f4       	brtc	.+6      	; 0xc32 <__addsf3+0x1e>
     c2c:	5b c1       	rjmp	.+694    	; 0xee4 <__fp_nan>
     c2e:	0e f4       	brtc	.+2      	; 0xc32 <__addsf3+0x1e>
     c30:	e0 95       	com	r30
     c32:	e7 fb       	bst	r30, 7
     c34:	51 c1       	rjmp	.+674    	; 0xed8 <__fp_inf>

00000c36 <__addsf3x>:
     c36:	e9 2f       	mov	r30, r25
     c38:	77 d1       	rcall	.+750    	; 0xf28 <__fp_split3>
     c3a:	80 f3       	brcs	.-32     	; 0xc1c <__addsf3+0x8>
     c3c:	ba 17       	cp	r27, r26
     c3e:	62 07       	cpc	r22, r18
     c40:	73 07       	cpc	r23, r19
     c42:	84 07       	cpc	r24, r20
     c44:	95 07       	cpc	r25, r21
     c46:	18 f0       	brcs	.+6      	; 0xc4e <__addsf3x+0x18>
     c48:	71 f4       	brne	.+28     	; 0xc66 <__addsf3x+0x30>
     c4a:	9e f5       	brtc	.+102    	; 0xcb2 <__addsf3x+0x7c>
     c4c:	8f c1       	rjmp	.+798    	; 0xf6c <__fp_zero>
     c4e:	0e f4       	brtc	.+2      	; 0xc52 <__addsf3x+0x1c>
     c50:	e0 95       	com	r30
     c52:	0b 2e       	mov	r0, r27
     c54:	ba 2f       	mov	r27, r26
     c56:	a0 2d       	mov	r26, r0
     c58:	0b 01       	movw	r0, r22
     c5a:	b9 01       	movw	r22, r18
     c5c:	90 01       	movw	r18, r0
     c5e:	0c 01       	movw	r0, r24
     c60:	ca 01       	movw	r24, r20
     c62:	a0 01       	movw	r20, r0
     c64:	11 24       	eor	r1, r1
     c66:	ff 27       	eor	r31, r31
     c68:	59 1b       	sub	r21, r25
     c6a:	99 f0       	breq	.+38     	; 0xc92 <__addsf3x+0x5c>
     c6c:	59 3f       	cpi	r21, 0xF9	; 249
     c6e:	50 f4       	brcc	.+20     	; 0xc84 <__addsf3x+0x4e>
     c70:	50 3e       	cpi	r21, 0xE0	; 224
     c72:	68 f1       	brcs	.+90     	; 0xcce <__addsf3x+0x98>
     c74:	1a 16       	cp	r1, r26
     c76:	f0 40       	sbci	r31, 0x00	; 0
     c78:	a2 2f       	mov	r26, r18
     c7a:	23 2f       	mov	r18, r19
     c7c:	34 2f       	mov	r19, r20
     c7e:	44 27       	eor	r20, r20
     c80:	58 5f       	subi	r21, 0xF8	; 248
     c82:	f3 cf       	rjmp	.-26     	; 0xc6a <__addsf3x+0x34>
     c84:	46 95       	lsr	r20
     c86:	37 95       	ror	r19
     c88:	27 95       	ror	r18
     c8a:	a7 95       	ror	r26
     c8c:	f0 40       	sbci	r31, 0x00	; 0
     c8e:	53 95       	inc	r21
     c90:	c9 f7       	brne	.-14     	; 0xc84 <__addsf3x+0x4e>
     c92:	7e f4       	brtc	.+30     	; 0xcb2 <__addsf3x+0x7c>
     c94:	1f 16       	cp	r1, r31
     c96:	ba 0b       	sbc	r27, r26
     c98:	62 0b       	sbc	r22, r18
     c9a:	73 0b       	sbc	r23, r19
     c9c:	84 0b       	sbc	r24, r20
     c9e:	ba f0       	brmi	.+46     	; 0xcce <__addsf3x+0x98>
     ca0:	91 50       	subi	r25, 0x01	; 1
     ca2:	a1 f0       	breq	.+40     	; 0xccc <__addsf3x+0x96>
     ca4:	ff 0f       	add	r31, r31
     ca6:	bb 1f       	adc	r27, r27
     ca8:	66 1f       	adc	r22, r22
     caa:	77 1f       	adc	r23, r23
     cac:	88 1f       	adc	r24, r24
     cae:	c2 f7       	brpl	.-16     	; 0xca0 <__addsf3x+0x6a>
     cb0:	0e c0       	rjmp	.+28     	; 0xcce <__addsf3x+0x98>
     cb2:	ba 0f       	add	r27, r26
     cb4:	62 1f       	adc	r22, r18
     cb6:	73 1f       	adc	r23, r19
     cb8:	84 1f       	adc	r24, r20
     cba:	48 f4       	brcc	.+18     	; 0xcce <__addsf3x+0x98>
     cbc:	87 95       	ror	r24
     cbe:	77 95       	ror	r23
     cc0:	67 95       	ror	r22
     cc2:	b7 95       	ror	r27
     cc4:	f7 95       	ror	r31
     cc6:	9e 3f       	cpi	r25, 0xFE	; 254
     cc8:	08 f0       	brcs	.+2      	; 0xccc <__addsf3x+0x96>
     cca:	b3 cf       	rjmp	.-154    	; 0xc32 <__addsf3+0x1e>
     ccc:	93 95       	inc	r25
     cce:	88 0f       	add	r24, r24
     cd0:	08 f0       	brcs	.+2      	; 0xcd4 <__addsf3x+0x9e>
     cd2:	99 27       	eor	r25, r25
     cd4:	ee 0f       	add	r30, r30
     cd6:	97 95       	ror	r25
     cd8:	87 95       	ror	r24
     cda:	08 95       	ret

00000cdc <__cmpsf2>:
     cdc:	d9 d0       	rcall	.+434    	; 0xe90 <__fp_cmp>
     cde:	08 f4       	brcc	.+2      	; 0xce2 <__cmpsf2+0x6>
     ce0:	81 e0       	ldi	r24, 0x01	; 1
     ce2:	08 95       	ret

00000ce4 <__divsf3>:
     ce4:	0c d0       	rcall	.+24     	; 0xcfe <__divsf3x>
     ce6:	0f c1       	rjmp	.+542    	; 0xf06 <__fp_round>
     ce8:	07 d1       	rcall	.+526    	; 0xef8 <__fp_pscB>
     cea:	40 f0       	brcs	.+16     	; 0xcfc <__divsf3+0x18>
     cec:	fe d0       	rcall	.+508    	; 0xeea <__fp_pscA>
     cee:	30 f0       	brcs	.+12     	; 0xcfc <__divsf3+0x18>
     cf0:	21 f4       	brne	.+8      	; 0xcfa <__divsf3+0x16>
     cf2:	5f 3f       	cpi	r21, 0xFF	; 255
     cf4:	19 f0       	breq	.+6      	; 0xcfc <__divsf3+0x18>
     cf6:	f0 c0       	rjmp	.+480    	; 0xed8 <__fp_inf>
     cf8:	51 11       	cpse	r21, r1
     cfa:	39 c1       	rjmp	.+626    	; 0xf6e <__fp_szero>
     cfc:	f3 c0       	rjmp	.+486    	; 0xee4 <__fp_nan>

00000cfe <__divsf3x>:
     cfe:	14 d1       	rcall	.+552    	; 0xf28 <__fp_split3>
     d00:	98 f3       	brcs	.-26     	; 0xce8 <__divsf3+0x4>

00000d02 <__divsf3_pse>:
     d02:	99 23       	and	r25, r25
     d04:	c9 f3       	breq	.-14     	; 0xcf8 <__divsf3+0x14>
     d06:	55 23       	and	r21, r21
     d08:	b1 f3       	breq	.-20     	; 0xcf6 <__divsf3+0x12>
     d0a:	95 1b       	sub	r25, r21
     d0c:	55 0b       	sbc	r21, r21
     d0e:	bb 27       	eor	r27, r27
     d10:	aa 27       	eor	r26, r26
     d12:	62 17       	cp	r22, r18
     d14:	73 07       	cpc	r23, r19
     d16:	84 07       	cpc	r24, r20
     d18:	38 f0       	brcs	.+14     	; 0xd28 <__divsf3_pse+0x26>
     d1a:	9f 5f       	subi	r25, 0xFF	; 255
     d1c:	5f 4f       	sbci	r21, 0xFF	; 255
     d1e:	22 0f       	add	r18, r18
     d20:	33 1f       	adc	r19, r19
     d22:	44 1f       	adc	r20, r20
     d24:	aa 1f       	adc	r26, r26
     d26:	a9 f3       	breq	.-22     	; 0xd12 <__divsf3_pse+0x10>
     d28:	33 d0       	rcall	.+102    	; 0xd90 <__divsf3_pse+0x8e>
     d2a:	0e 2e       	mov	r0, r30
     d2c:	3a f0       	brmi	.+14     	; 0xd3c <__divsf3_pse+0x3a>
     d2e:	e0 e8       	ldi	r30, 0x80	; 128
     d30:	30 d0       	rcall	.+96     	; 0xd92 <__divsf3_pse+0x90>
     d32:	91 50       	subi	r25, 0x01	; 1
     d34:	50 40       	sbci	r21, 0x00	; 0
     d36:	e6 95       	lsr	r30
     d38:	00 1c       	adc	r0, r0
     d3a:	ca f7       	brpl	.-14     	; 0xd2e <__divsf3_pse+0x2c>
     d3c:	29 d0       	rcall	.+82     	; 0xd90 <__divsf3_pse+0x8e>
     d3e:	fe 2f       	mov	r31, r30
     d40:	27 d0       	rcall	.+78     	; 0xd90 <__divsf3_pse+0x8e>
     d42:	66 0f       	add	r22, r22
     d44:	77 1f       	adc	r23, r23
     d46:	88 1f       	adc	r24, r24
     d48:	bb 1f       	adc	r27, r27
     d4a:	26 17       	cp	r18, r22
     d4c:	37 07       	cpc	r19, r23
     d4e:	48 07       	cpc	r20, r24
     d50:	ab 07       	cpc	r26, r27
     d52:	b0 e8       	ldi	r27, 0x80	; 128
     d54:	09 f0       	breq	.+2      	; 0xd58 <__divsf3_pse+0x56>
     d56:	bb 0b       	sbc	r27, r27
     d58:	80 2d       	mov	r24, r0
     d5a:	bf 01       	movw	r22, r30
     d5c:	ff 27       	eor	r31, r31
     d5e:	93 58       	subi	r25, 0x83	; 131
     d60:	5f 4f       	sbci	r21, 0xFF	; 255
     d62:	2a f0       	brmi	.+10     	; 0xd6e <__divsf3_pse+0x6c>
     d64:	9e 3f       	cpi	r25, 0xFE	; 254
     d66:	51 05       	cpc	r21, r1
     d68:	68 f0       	brcs	.+26     	; 0xd84 <__divsf3_pse+0x82>
     d6a:	b6 c0       	rjmp	.+364    	; 0xed8 <__fp_inf>
     d6c:	00 c1       	rjmp	.+512    	; 0xf6e <__fp_szero>
     d6e:	5f 3f       	cpi	r21, 0xFF	; 255
     d70:	ec f3       	brlt	.-6      	; 0xd6c <__divsf3_pse+0x6a>
     d72:	98 3e       	cpi	r25, 0xE8	; 232
     d74:	dc f3       	brlt	.-10     	; 0xd6c <__divsf3_pse+0x6a>
     d76:	86 95       	lsr	r24
     d78:	77 95       	ror	r23
     d7a:	67 95       	ror	r22
     d7c:	b7 95       	ror	r27
     d7e:	f7 95       	ror	r31
     d80:	9f 5f       	subi	r25, 0xFF	; 255
     d82:	c9 f7       	brne	.-14     	; 0xd76 <__divsf3_pse+0x74>
     d84:	88 0f       	add	r24, r24
     d86:	91 1d       	adc	r25, r1
     d88:	96 95       	lsr	r25
     d8a:	87 95       	ror	r24
     d8c:	97 f9       	bld	r25, 7
     d8e:	08 95       	ret
     d90:	e1 e0       	ldi	r30, 0x01	; 1
     d92:	66 0f       	add	r22, r22
     d94:	77 1f       	adc	r23, r23
     d96:	88 1f       	adc	r24, r24
     d98:	bb 1f       	adc	r27, r27
     d9a:	62 17       	cp	r22, r18
     d9c:	73 07       	cpc	r23, r19
     d9e:	84 07       	cpc	r24, r20
     da0:	ba 07       	cpc	r27, r26
     da2:	20 f0       	brcs	.+8      	; 0xdac <__divsf3_pse+0xaa>
     da4:	62 1b       	sub	r22, r18
     da6:	73 0b       	sbc	r23, r19
     da8:	84 0b       	sbc	r24, r20
     daa:	ba 0b       	sbc	r27, r26
     dac:	ee 1f       	adc	r30, r30
     dae:	88 f7       	brcc	.-30     	; 0xd92 <__divsf3_pse+0x90>
     db0:	e0 95       	com	r30
     db2:	08 95       	ret

00000db4 <__fixsfsi>:
     db4:	04 d0       	rcall	.+8      	; 0xdbe <__fixunssfsi>
     db6:	68 94       	set
     db8:	b1 11       	cpse	r27, r1
     dba:	d9 c0       	rjmp	.+434    	; 0xf6e <__fp_szero>
     dbc:	08 95       	ret

00000dbe <__fixunssfsi>:
     dbe:	bc d0       	rcall	.+376    	; 0xf38 <__fp_splitA>
     dc0:	88 f0       	brcs	.+34     	; 0xde4 <__fixunssfsi+0x26>
     dc2:	9f 57       	subi	r25, 0x7F	; 127
     dc4:	90 f0       	brcs	.+36     	; 0xdea <__fixunssfsi+0x2c>
     dc6:	b9 2f       	mov	r27, r25
     dc8:	99 27       	eor	r25, r25
     dca:	b7 51       	subi	r27, 0x17	; 23
     dcc:	a0 f0       	brcs	.+40     	; 0xdf6 <__fixunssfsi+0x38>
     dce:	d1 f0       	breq	.+52     	; 0xe04 <__fixunssfsi+0x46>
     dd0:	66 0f       	add	r22, r22
     dd2:	77 1f       	adc	r23, r23
     dd4:	88 1f       	adc	r24, r24
     dd6:	99 1f       	adc	r25, r25
     dd8:	1a f0       	brmi	.+6      	; 0xde0 <__fixunssfsi+0x22>
     dda:	ba 95       	dec	r27
     ddc:	c9 f7       	brne	.-14     	; 0xdd0 <__fixunssfsi+0x12>
     dde:	12 c0       	rjmp	.+36     	; 0xe04 <__fixunssfsi+0x46>
     de0:	b1 30       	cpi	r27, 0x01	; 1
     de2:	81 f0       	breq	.+32     	; 0xe04 <__fixunssfsi+0x46>
     de4:	c3 d0       	rcall	.+390    	; 0xf6c <__fp_zero>
     de6:	b1 e0       	ldi	r27, 0x01	; 1
     de8:	08 95       	ret
     dea:	c0 c0       	rjmp	.+384    	; 0xf6c <__fp_zero>
     dec:	67 2f       	mov	r22, r23
     dee:	78 2f       	mov	r23, r24
     df0:	88 27       	eor	r24, r24
     df2:	b8 5f       	subi	r27, 0xF8	; 248
     df4:	39 f0       	breq	.+14     	; 0xe04 <__fixunssfsi+0x46>
     df6:	b9 3f       	cpi	r27, 0xF9	; 249
     df8:	cc f3       	brlt	.-14     	; 0xdec <__fixunssfsi+0x2e>
     dfa:	86 95       	lsr	r24
     dfc:	77 95       	ror	r23
     dfe:	67 95       	ror	r22
     e00:	b3 95       	inc	r27
     e02:	d9 f7       	brne	.-10     	; 0xdfa <__fixunssfsi+0x3c>
     e04:	3e f4       	brtc	.+14     	; 0xe14 <__fixunssfsi+0x56>
     e06:	90 95       	com	r25
     e08:	80 95       	com	r24
     e0a:	70 95       	com	r23
     e0c:	61 95       	neg	r22
     e0e:	7f 4f       	sbci	r23, 0xFF	; 255
     e10:	8f 4f       	sbci	r24, 0xFF	; 255
     e12:	9f 4f       	sbci	r25, 0xFF	; 255
     e14:	08 95       	ret

00000e16 <__floatunsisf>:
     e16:	e8 94       	clt
     e18:	09 c0       	rjmp	.+18     	; 0xe2c <__floatsisf+0x12>

00000e1a <__floatsisf>:
     e1a:	97 fb       	bst	r25, 7
     e1c:	3e f4       	brtc	.+14     	; 0xe2c <__floatsisf+0x12>
     e1e:	90 95       	com	r25
     e20:	80 95       	com	r24
     e22:	70 95       	com	r23
     e24:	61 95       	neg	r22
     e26:	7f 4f       	sbci	r23, 0xFF	; 255
     e28:	8f 4f       	sbci	r24, 0xFF	; 255
     e2a:	9f 4f       	sbci	r25, 0xFF	; 255
     e2c:	99 23       	and	r25, r25
     e2e:	a9 f0       	breq	.+42     	; 0xe5a <__floatsisf+0x40>
     e30:	f9 2f       	mov	r31, r25
     e32:	96 e9       	ldi	r25, 0x96	; 150
     e34:	bb 27       	eor	r27, r27
     e36:	93 95       	inc	r25
     e38:	f6 95       	lsr	r31
     e3a:	87 95       	ror	r24
     e3c:	77 95       	ror	r23
     e3e:	67 95       	ror	r22
     e40:	b7 95       	ror	r27
     e42:	f1 11       	cpse	r31, r1
     e44:	f8 cf       	rjmp	.-16     	; 0xe36 <__floatsisf+0x1c>
     e46:	fa f4       	brpl	.+62     	; 0xe86 <__floatsisf+0x6c>
     e48:	bb 0f       	add	r27, r27
     e4a:	11 f4       	brne	.+4      	; 0xe50 <__floatsisf+0x36>
     e4c:	60 ff       	sbrs	r22, 0
     e4e:	1b c0       	rjmp	.+54     	; 0xe86 <__floatsisf+0x6c>
     e50:	6f 5f       	subi	r22, 0xFF	; 255
     e52:	7f 4f       	sbci	r23, 0xFF	; 255
     e54:	8f 4f       	sbci	r24, 0xFF	; 255
     e56:	9f 4f       	sbci	r25, 0xFF	; 255
     e58:	16 c0       	rjmp	.+44     	; 0xe86 <__floatsisf+0x6c>
     e5a:	88 23       	and	r24, r24
     e5c:	11 f0       	breq	.+4      	; 0xe62 <__floatsisf+0x48>
     e5e:	96 e9       	ldi	r25, 0x96	; 150
     e60:	11 c0       	rjmp	.+34     	; 0xe84 <__floatsisf+0x6a>
     e62:	77 23       	and	r23, r23
     e64:	21 f0       	breq	.+8      	; 0xe6e <__floatsisf+0x54>
     e66:	9e e8       	ldi	r25, 0x8E	; 142
     e68:	87 2f       	mov	r24, r23
     e6a:	76 2f       	mov	r23, r22
     e6c:	05 c0       	rjmp	.+10     	; 0xe78 <__floatsisf+0x5e>
     e6e:	66 23       	and	r22, r22
     e70:	71 f0       	breq	.+28     	; 0xe8e <__floatsisf+0x74>
     e72:	96 e8       	ldi	r25, 0x86	; 134
     e74:	86 2f       	mov	r24, r22
     e76:	70 e0       	ldi	r23, 0x00	; 0
     e78:	60 e0       	ldi	r22, 0x00	; 0
     e7a:	2a f0       	brmi	.+10     	; 0xe86 <__floatsisf+0x6c>
     e7c:	9a 95       	dec	r25
     e7e:	66 0f       	add	r22, r22
     e80:	77 1f       	adc	r23, r23
     e82:	88 1f       	adc	r24, r24
     e84:	da f7       	brpl	.-10     	; 0xe7c <__floatsisf+0x62>
     e86:	88 0f       	add	r24, r24
     e88:	96 95       	lsr	r25
     e8a:	87 95       	ror	r24
     e8c:	97 f9       	bld	r25, 7
     e8e:	08 95       	ret

00000e90 <__fp_cmp>:
     e90:	99 0f       	add	r25, r25
     e92:	00 08       	sbc	r0, r0
     e94:	55 0f       	add	r21, r21
     e96:	aa 0b       	sbc	r26, r26
     e98:	e0 e8       	ldi	r30, 0x80	; 128
     e9a:	fe ef       	ldi	r31, 0xFE	; 254
     e9c:	16 16       	cp	r1, r22
     e9e:	17 06       	cpc	r1, r23
     ea0:	e8 07       	cpc	r30, r24
     ea2:	f9 07       	cpc	r31, r25
     ea4:	c0 f0       	brcs	.+48     	; 0xed6 <__fp_cmp+0x46>
     ea6:	12 16       	cp	r1, r18
     ea8:	13 06       	cpc	r1, r19
     eaa:	e4 07       	cpc	r30, r20
     eac:	f5 07       	cpc	r31, r21
     eae:	98 f0       	brcs	.+38     	; 0xed6 <__fp_cmp+0x46>
     eb0:	62 1b       	sub	r22, r18
     eb2:	73 0b       	sbc	r23, r19
     eb4:	84 0b       	sbc	r24, r20
     eb6:	95 0b       	sbc	r25, r21
     eb8:	39 f4       	brne	.+14     	; 0xec8 <__fp_cmp+0x38>
     eba:	0a 26       	eor	r0, r26
     ebc:	61 f0       	breq	.+24     	; 0xed6 <__fp_cmp+0x46>
     ebe:	23 2b       	or	r18, r19
     ec0:	24 2b       	or	r18, r20
     ec2:	25 2b       	or	r18, r21
     ec4:	21 f4       	brne	.+8      	; 0xece <__fp_cmp+0x3e>
     ec6:	08 95       	ret
     ec8:	0a 26       	eor	r0, r26
     eca:	09 f4       	brne	.+2      	; 0xece <__fp_cmp+0x3e>
     ecc:	a1 40       	sbci	r26, 0x01	; 1
     ece:	a6 95       	lsr	r26
     ed0:	8f ef       	ldi	r24, 0xFF	; 255
     ed2:	81 1d       	adc	r24, r1
     ed4:	81 1d       	adc	r24, r1
     ed6:	08 95       	ret

00000ed8 <__fp_inf>:
     ed8:	97 f9       	bld	r25, 7
     eda:	9f 67       	ori	r25, 0x7F	; 127
     edc:	80 e8       	ldi	r24, 0x80	; 128
     ede:	70 e0       	ldi	r23, 0x00	; 0
     ee0:	60 e0       	ldi	r22, 0x00	; 0
     ee2:	08 95       	ret

00000ee4 <__fp_nan>:
     ee4:	9f ef       	ldi	r25, 0xFF	; 255
     ee6:	80 ec       	ldi	r24, 0xC0	; 192
     ee8:	08 95       	ret

00000eea <__fp_pscA>:
     eea:	00 24       	eor	r0, r0
     eec:	0a 94       	dec	r0
     eee:	16 16       	cp	r1, r22
     ef0:	17 06       	cpc	r1, r23
     ef2:	18 06       	cpc	r1, r24
     ef4:	09 06       	cpc	r0, r25
     ef6:	08 95       	ret

00000ef8 <__fp_pscB>:
     ef8:	00 24       	eor	r0, r0
     efa:	0a 94       	dec	r0
     efc:	12 16       	cp	r1, r18
     efe:	13 06       	cpc	r1, r19
     f00:	14 06       	cpc	r1, r20
     f02:	05 06       	cpc	r0, r21
     f04:	08 95       	ret

00000f06 <__fp_round>:
     f06:	09 2e       	mov	r0, r25
     f08:	03 94       	inc	r0
     f0a:	00 0c       	add	r0, r0
     f0c:	11 f4       	brne	.+4      	; 0xf12 <__fp_round+0xc>
     f0e:	88 23       	and	r24, r24
     f10:	52 f0       	brmi	.+20     	; 0xf26 <__fp_round+0x20>
     f12:	bb 0f       	add	r27, r27
     f14:	40 f4       	brcc	.+16     	; 0xf26 <__fp_round+0x20>
     f16:	bf 2b       	or	r27, r31
     f18:	11 f4       	brne	.+4      	; 0xf1e <__fp_round+0x18>
     f1a:	60 ff       	sbrs	r22, 0
     f1c:	04 c0       	rjmp	.+8      	; 0xf26 <__fp_round+0x20>
     f1e:	6f 5f       	subi	r22, 0xFF	; 255
     f20:	7f 4f       	sbci	r23, 0xFF	; 255
     f22:	8f 4f       	sbci	r24, 0xFF	; 255
     f24:	9f 4f       	sbci	r25, 0xFF	; 255
     f26:	08 95       	ret

00000f28 <__fp_split3>:
     f28:	57 fd       	sbrc	r21, 7
     f2a:	90 58       	subi	r25, 0x80	; 128
     f2c:	44 0f       	add	r20, r20
     f2e:	55 1f       	adc	r21, r21
     f30:	59 f0       	breq	.+22     	; 0xf48 <__fp_splitA+0x10>
     f32:	5f 3f       	cpi	r21, 0xFF	; 255
     f34:	71 f0       	breq	.+28     	; 0xf52 <__fp_splitA+0x1a>
     f36:	47 95       	ror	r20

00000f38 <__fp_splitA>:
     f38:	88 0f       	add	r24, r24
     f3a:	97 fb       	bst	r25, 7
     f3c:	99 1f       	adc	r25, r25
     f3e:	61 f0       	breq	.+24     	; 0xf58 <__fp_splitA+0x20>
     f40:	9f 3f       	cpi	r25, 0xFF	; 255
     f42:	79 f0       	breq	.+30     	; 0xf62 <__fp_splitA+0x2a>
     f44:	87 95       	ror	r24
     f46:	08 95       	ret
     f48:	12 16       	cp	r1, r18
     f4a:	13 06       	cpc	r1, r19
     f4c:	14 06       	cpc	r1, r20
     f4e:	55 1f       	adc	r21, r21
     f50:	f2 cf       	rjmp	.-28     	; 0xf36 <__fp_split3+0xe>
     f52:	46 95       	lsr	r20
     f54:	f1 df       	rcall	.-30     	; 0xf38 <__fp_splitA>
     f56:	08 c0       	rjmp	.+16     	; 0xf68 <__fp_splitA+0x30>
     f58:	16 16       	cp	r1, r22
     f5a:	17 06       	cpc	r1, r23
     f5c:	18 06       	cpc	r1, r24
     f5e:	99 1f       	adc	r25, r25
     f60:	f1 cf       	rjmp	.-30     	; 0xf44 <__fp_splitA+0xc>
     f62:	86 95       	lsr	r24
     f64:	71 05       	cpc	r23, r1
     f66:	61 05       	cpc	r22, r1
     f68:	08 94       	sec
     f6a:	08 95       	ret

00000f6c <__fp_zero>:
     f6c:	e8 94       	clt

00000f6e <__fp_szero>:
     f6e:	bb 27       	eor	r27, r27
     f70:	66 27       	eor	r22, r22
     f72:	77 27       	eor	r23, r23
     f74:	cb 01       	movw	r24, r22
     f76:	97 f9       	bld	r25, 7
     f78:	08 95       	ret

00000f7a <__mulsf3>:
     f7a:	0b d0       	rcall	.+22     	; 0xf92 <__mulsf3x>
     f7c:	c4 cf       	rjmp	.-120    	; 0xf06 <__fp_round>
     f7e:	b5 df       	rcall	.-150    	; 0xeea <__fp_pscA>
     f80:	28 f0       	brcs	.+10     	; 0xf8c <__mulsf3+0x12>
     f82:	ba df       	rcall	.-140    	; 0xef8 <__fp_pscB>
     f84:	18 f0       	brcs	.+6      	; 0xf8c <__mulsf3+0x12>
     f86:	95 23       	and	r25, r21
     f88:	09 f0       	breq	.+2      	; 0xf8c <__mulsf3+0x12>
     f8a:	a6 cf       	rjmp	.-180    	; 0xed8 <__fp_inf>
     f8c:	ab cf       	rjmp	.-170    	; 0xee4 <__fp_nan>
     f8e:	11 24       	eor	r1, r1
     f90:	ee cf       	rjmp	.-36     	; 0xf6e <__fp_szero>

00000f92 <__mulsf3x>:
     f92:	ca df       	rcall	.-108    	; 0xf28 <__fp_split3>
     f94:	a0 f3       	brcs	.-24     	; 0xf7e <__mulsf3+0x4>

00000f96 <__mulsf3_pse>:
     f96:	95 9f       	mul	r25, r21
     f98:	d1 f3       	breq	.-12     	; 0xf8e <__mulsf3+0x14>
     f9a:	95 0f       	add	r25, r21
     f9c:	50 e0       	ldi	r21, 0x00	; 0
     f9e:	55 1f       	adc	r21, r21
     fa0:	62 9f       	mul	r22, r18
     fa2:	f0 01       	movw	r30, r0
     fa4:	72 9f       	mul	r23, r18
     fa6:	bb 27       	eor	r27, r27
     fa8:	f0 0d       	add	r31, r0
     faa:	b1 1d       	adc	r27, r1
     fac:	63 9f       	mul	r22, r19
     fae:	aa 27       	eor	r26, r26
     fb0:	f0 0d       	add	r31, r0
     fb2:	b1 1d       	adc	r27, r1
     fb4:	aa 1f       	adc	r26, r26
     fb6:	64 9f       	mul	r22, r20
     fb8:	66 27       	eor	r22, r22
     fba:	b0 0d       	add	r27, r0
     fbc:	a1 1d       	adc	r26, r1
     fbe:	66 1f       	adc	r22, r22
     fc0:	82 9f       	mul	r24, r18
     fc2:	22 27       	eor	r18, r18
     fc4:	b0 0d       	add	r27, r0
     fc6:	a1 1d       	adc	r26, r1
     fc8:	62 1f       	adc	r22, r18
     fca:	73 9f       	mul	r23, r19
     fcc:	b0 0d       	add	r27, r0
     fce:	a1 1d       	adc	r26, r1
     fd0:	62 1f       	adc	r22, r18
     fd2:	83 9f       	mul	r24, r19
     fd4:	a0 0d       	add	r26, r0
     fd6:	61 1d       	adc	r22, r1
     fd8:	22 1f       	adc	r18, r18
     fda:	74 9f       	mul	r23, r20
     fdc:	33 27       	eor	r19, r19
     fde:	a0 0d       	add	r26, r0
     fe0:	61 1d       	adc	r22, r1
     fe2:	23 1f       	adc	r18, r19
     fe4:	84 9f       	mul	r24, r20
     fe6:	60 0d       	add	r22, r0
     fe8:	21 1d       	adc	r18, r1
     fea:	82 2f       	mov	r24, r18
     fec:	76 2f       	mov	r23, r22
     fee:	6a 2f       	mov	r22, r26
     ff0:	11 24       	eor	r1, r1
     ff2:	9f 57       	subi	r25, 0x7F	; 127
     ff4:	50 40       	sbci	r21, 0x00	; 0
     ff6:	8a f0       	brmi	.+34     	; 0x101a <__mulsf3_pse+0x84>
     ff8:	e1 f0       	breq	.+56     	; 0x1032 <__mulsf3_pse+0x9c>
     ffa:	88 23       	and	r24, r24
     ffc:	4a f0       	brmi	.+18     	; 0x1010 <__mulsf3_pse+0x7a>
     ffe:	ee 0f       	add	r30, r30
    1000:	ff 1f       	adc	r31, r31
    1002:	bb 1f       	adc	r27, r27
    1004:	66 1f       	adc	r22, r22
    1006:	77 1f       	adc	r23, r23
    1008:	88 1f       	adc	r24, r24
    100a:	91 50       	subi	r25, 0x01	; 1
    100c:	50 40       	sbci	r21, 0x00	; 0
    100e:	a9 f7       	brne	.-22     	; 0xffa <__mulsf3_pse+0x64>
    1010:	9e 3f       	cpi	r25, 0xFE	; 254
    1012:	51 05       	cpc	r21, r1
    1014:	70 f0       	brcs	.+28     	; 0x1032 <__mulsf3_pse+0x9c>
    1016:	60 cf       	rjmp	.-320    	; 0xed8 <__fp_inf>
    1018:	aa cf       	rjmp	.-172    	; 0xf6e <__fp_szero>
    101a:	5f 3f       	cpi	r21, 0xFF	; 255
    101c:	ec f3       	brlt	.-6      	; 0x1018 <__mulsf3_pse+0x82>
    101e:	98 3e       	cpi	r25, 0xE8	; 232
    1020:	dc f3       	brlt	.-10     	; 0x1018 <__mulsf3_pse+0x82>
    1022:	86 95       	lsr	r24
    1024:	77 95       	ror	r23
    1026:	67 95       	ror	r22
    1028:	b7 95       	ror	r27
    102a:	f7 95       	ror	r31
    102c:	e7 95       	ror	r30
    102e:	9f 5f       	subi	r25, 0xFF	; 255
    1030:	c1 f7       	brne	.-16     	; 0x1022 <__mulsf3_pse+0x8c>
    1032:	fe 2b       	or	r31, r30
    1034:	88 0f       	add	r24, r24
    1036:	91 1d       	adc	r25, r1
    1038:	96 95       	lsr	r25
    103a:	87 95       	ror	r24
    103c:	97 f9       	bld	r25, 7
    103e:	08 95       	ret

00001040 <__tablejump2__>:
    1040:	ee 0f       	add	r30, r30
    1042:	ff 1f       	adc	r31, r31

00001044 <__tablejump__>:
    1044:	05 90       	lpm	r0, Z+
    1046:	f4 91       	lpm	r31, Z
    1048:	e0 2d       	mov	r30, r0
    104a:	19 94       	eijmp

0000104c <abs>:
    104c:	97 ff       	sbrs	r25, 7
    104e:	03 c0       	rjmp	.+6      	; 0x1056 <abs+0xa>
    1050:	91 95       	neg	r25
    1052:	81 95       	neg	r24
    1054:	91 09       	sbc	r25, r1
    1056:	08 95       	ret

00001058 <malloc>:
    1058:	cf 93       	push	r28
    105a:	df 93       	push	r29
    105c:	82 30       	cpi	r24, 0x02	; 2
    105e:	91 05       	cpc	r25, r1
    1060:	10 f4       	brcc	.+4      	; 0x1066 <malloc+0xe>
    1062:	82 e0       	ldi	r24, 0x02	; 2
    1064:	90 e0       	ldi	r25, 0x00	; 0
    1066:	e0 91 d9 02 	lds	r30, 0x02D9
    106a:	f0 91 da 02 	lds	r31, 0x02DA
    106e:	20 e0       	ldi	r18, 0x00	; 0
    1070:	30 e0       	ldi	r19, 0x00	; 0
    1072:	a0 e0       	ldi	r26, 0x00	; 0
    1074:	b0 e0       	ldi	r27, 0x00	; 0
    1076:	30 97       	sbiw	r30, 0x00	; 0
    1078:	39 f1       	breq	.+78     	; 0x10c8 <malloc+0x70>
    107a:	40 81       	ld	r20, Z
    107c:	51 81       	ldd	r21, Z+1	; 0x01
    107e:	48 17       	cp	r20, r24
    1080:	59 07       	cpc	r21, r25
    1082:	b8 f0       	brcs	.+46     	; 0x10b2 <malloc+0x5a>
    1084:	48 17       	cp	r20, r24
    1086:	59 07       	cpc	r21, r25
    1088:	71 f4       	brne	.+28     	; 0x10a6 <malloc+0x4e>
    108a:	82 81       	ldd	r24, Z+2	; 0x02
    108c:	93 81       	ldd	r25, Z+3	; 0x03
    108e:	10 97       	sbiw	r26, 0x00	; 0
    1090:	29 f0       	breq	.+10     	; 0x109c <malloc+0x44>
    1092:	13 96       	adiw	r26, 0x03	; 3
    1094:	9c 93       	st	X, r25
    1096:	8e 93       	st	-X, r24
    1098:	12 97       	sbiw	r26, 0x02	; 2
    109a:	2c c0       	rjmp	.+88     	; 0x10f4 <malloc+0x9c>
    109c:	90 93 da 02 	sts	0x02DA, r25
    10a0:	80 93 d9 02 	sts	0x02D9, r24
    10a4:	27 c0       	rjmp	.+78     	; 0x10f4 <malloc+0x9c>
    10a6:	21 15       	cp	r18, r1
    10a8:	31 05       	cpc	r19, r1
    10aa:	31 f0       	breq	.+12     	; 0x10b8 <malloc+0x60>
    10ac:	42 17       	cp	r20, r18
    10ae:	53 07       	cpc	r21, r19
    10b0:	18 f0       	brcs	.+6      	; 0x10b8 <malloc+0x60>
    10b2:	a9 01       	movw	r20, r18
    10b4:	db 01       	movw	r26, r22
    10b6:	01 c0       	rjmp	.+2      	; 0x10ba <malloc+0x62>
    10b8:	ef 01       	movw	r28, r30
    10ba:	9a 01       	movw	r18, r20
    10bc:	bd 01       	movw	r22, r26
    10be:	df 01       	movw	r26, r30
    10c0:	02 80       	ldd	r0, Z+2	; 0x02
    10c2:	f3 81       	ldd	r31, Z+3	; 0x03
    10c4:	e0 2d       	mov	r30, r0
    10c6:	d7 cf       	rjmp	.-82     	; 0x1076 <malloc+0x1e>
    10c8:	21 15       	cp	r18, r1
    10ca:	31 05       	cpc	r19, r1
    10cc:	f9 f0       	breq	.+62     	; 0x110c <malloc+0xb4>
    10ce:	28 1b       	sub	r18, r24
    10d0:	39 0b       	sbc	r19, r25
    10d2:	24 30       	cpi	r18, 0x04	; 4
    10d4:	31 05       	cpc	r19, r1
    10d6:	80 f4       	brcc	.+32     	; 0x10f8 <malloc+0xa0>
    10d8:	8a 81       	ldd	r24, Y+2	; 0x02
    10da:	9b 81       	ldd	r25, Y+3	; 0x03
    10dc:	61 15       	cp	r22, r1
    10de:	71 05       	cpc	r23, r1
    10e0:	21 f0       	breq	.+8      	; 0x10ea <malloc+0x92>
    10e2:	fb 01       	movw	r30, r22
    10e4:	93 83       	std	Z+3, r25	; 0x03
    10e6:	82 83       	std	Z+2, r24	; 0x02
    10e8:	04 c0       	rjmp	.+8      	; 0x10f2 <malloc+0x9a>
    10ea:	90 93 da 02 	sts	0x02DA, r25
    10ee:	80 93 d9 02 	sts	0x02D9, r24
    10f2:	fe 01       	movw	r30, r28
    10f4:	32 96       	adiw	r30, 0x02	; 2
    10f6:	44 c0       	rjmp	.+136    	; 0x1180 <malloc+0x128>
    10f8:	fe 01       	movw	r30, r28
    10fa:	e2 0f       	add	r30, r18
    10fc:	f3 1f       	adc	r31, r19
    10fe:	81 93       	st	Z+, r24
    1100:	91 93       	st	Z+, r25
    1102:	22 50       	subi	r18, 0x02	; 2
    1104:	31 09       	sbc	r19, r1
    1106:	39 83       	std	Y+1, r19	; 0x01
    1108:	28 83       	st	Y, r18
    110a:	3a c0       	rjmp	.+116    	; 0x1180 <malloc+0x128>
    110c:	20 91 d7 02 	lds	r18, 0x02D7
    1110:	30 91 d8 02 	lds	r19, 0x02D8
    1114:	23 2b       	or	r18, r19
    1116:	41 f4       	brne	.+16     	; 0x1128 <malloc+0xd0>
    1118:	20 91 02 02 	lds	r18, 0x0202
    111c:	30 91 03 02 	lds	r19, 0x0203
    1120:	30 93 d8 02 	sts	0x02D8, r19
    1124:	20 93 d7 02 	sts	0x02D7, r18
    1128:	20 91 00 02 	lds	r18, 0x0200
    112c:	30 91 01 02 	lds	r19, 0x0201
    1130:	21 15       	cp	r18, r1
    1132:	31 05       	cpc	r19, r1
    1134:	41 f4       	brne	.+16     	; 0x1146 <malloc+0xee>
    1136:	2d b7       	in	r18, 0x3d	; 61
    1138:	3e b7       	in	r19, 0x3e	; 62
    113a:	40 91 04 02 	lds	r20, 0x0204
    113e:	50 91 05 02 	lds	r21, 0x0205
    1142:	24 1b       	sub	r18, r20
    1144:	35 0b       	sbc	r19, r21
    1146:	e0 91 d7 02 	lds	r30, 0x02D7
    114a:	f0 91 d8 02 	lds	r31, 0x02D8
    114e:	e2 17       	cp	r30, r18
    1150:	f3 07       	cpc	r31, r19
    1152:	a0 f4       	brcc	.+40     	; 0x117c <malloc+0x124>
    1154:	2e 1b       	sub	r18, r30
    1156:	3f 0b       	sbc	r19, r31
    1158:	28 17       	cp	r18, r24
    115a:	39 07       	cpc	r19, r25
    115c:	78 f0       	brcs	.+30     	; 0x117c <malloc+0x124>
    115e:	ac 01       	movw	r20, r24
    1160:	4e 5f       	subi	r20, 0xFE	; 254
    1162:	5f 4f       	sbci	r21, 0xFF	; 255
    1164:	24 17       	cp	r18, r20
    1166:	35 07       	cpc	r19, r21
    1168:	48 f0       	brcs	.+18     	; 0x117c <malloc+0x124>
    116a:	4e 0f       	add	r20, r30
    116c:	5f 1f       	adc	r21, r31
    116e:	50 93 d8 02 	sts	0x02D8, r21
    1172:	40 93 d7 02 	sts	0x02D7, r20
    1176:	81 93       	st	Z+, r24
    1178:	91 93       	st	Z+, r25
    117a:	02 c0       	rjmp	.+4      	; 0x1180 <malloc+0x128>
    117c:	e0 e0       	ldi	r30, 0x00	; 0
    117e:	f0 e0       	ldi	r31, 0x00	; 0
    1180:	cf 01       	movw	r24, r30
    1182:	df 91       	pop	r29
    1184:	cf 91       	pop	r28
    1186:	08 95       	ret

00001188 <free>:
    1188:	cf 93       	push	r28
    118a:	df 93       	push	r29
    118c:	00 97       	sbiw	r24, 0x00	; 0
    118e:	09 f4       	brne	.+2      	; 0x1192 <free+0xa>
    1190:	87 c0       	rjmp	.+270    	; 0x12a0 <free+0x118>
    1192:	fc 01       	movw	r30, r24
    1194:	32 97       	sbiw	r30, 0x02	; 2
    1196:	13 82       	std	Z+3, r1	; 0x03
    1198:	12 82       	std	Z+2, r1	; 0x02
    119a:	c0 91 d9 02 	lds	r28, 0x02D9
    119e:	d0 91 da 02 	lds	r29, 0x02DA
    11a2:	20 97       	sbiw	r28, 0x00	; 0
    11a4:	81 f4       	brne	.+32     	; 0x11c6 <free+0x3e>
    11a6:	20 81       	ld	r18, Z
    11a8:	31 81       	ldd	r19, Z+1	; 0x01
    11aa:	28 0f       	add	r18, r24
    11ac:	39 1f       	adc	r19, r25
    11ae:	80 91 d7 02 	lds	r24, 0x02D7
    11b2:	90 91 d8 02 	lds	r25, 0x02D8
    11b6:	82 17       	cp	r24, r18
    11b8:	93 07       	cpc	r25, r19
    11ba:	79 f5       	brne	.+94     	; 0x121a <free+0x92>
    11bc:	f0 93 d8 02 	sts	0x02D8, r31
    11c0:	e0 93 d7 02 	sts	0x02D7, r30
    11c4:	6d c0       	rjmp	.+218    	; 0x12a0 <free+0x118>
    11c6:	de 01       	movw	r26, r28
    11c8:	20 e0       	ldi	r18, 0x00	; 0
    11ca:	30 e0       	ldi	r19, 0x00	; 0
    11cc:	ae 17       	cp	r26, r30
    11ce:	bf 07       	cpc	r27, r31
    11d0:	50 f4       	brcc	.+20     	; 0x11e6 <free+0x5e>
    11d2:	12 96       	adiw	r26, 0x02	; 2
    11d4:	4d 91       	ld	r20, X+
    11d6:	5c 91       	ld	r21, X
    11d8:	13 97       	sbiw	r26, 0x03	; 3
    11da:	9d 01       	movw	r18, r26
    11dc:	41 15       	cp	r20, r1
    11de:	51 05       	cpc	r21, r1
    11e0:	09 f1       	breq	.+66     	; 0x1224 <free+0x9c>
    11e2:	da 01       	movw	r26, r20
    11e4:	f3 cf       	rjmp	.-26     	; 0x11cc <free+0x44>
    11e6:	b3 83       	std	Z+3, r27	; 0x03
    11e8:	a2 83       	std	Z+2, r26	; 0x02
    11ea:	40 81       	ld	r20, Z
    11ec:	51 81       	ldd	r21, Z+1	; 0x01
    11ee:	84 0f       	add	r24, r20
    11f0:	95 1f       	adc	r25, r21
    11f2:	8a 17       	cp	r24, r26
    11f4:	9b 07       	cpc	r25, r27
    11f6:	71 f4       	brne	.+28     	; 0x1214 <free+0x8c>
    11f8:	8d 91       	ld	r24, X+
    11fa:	9c 91       	ld	r25, X
    11fc:	11 97       	sbiw	r26, 0x01	; 1
    11fe:	84 0f       	add	r24, r20
    1200:	95 1f       	adc	r25, r21
    1202:	02 96       	adiw	r24, 0x02	; 2
    1204:	91 83       	std	Z+1, r25	; 0x01
    1206:	80 83       	st	Z, r24
    1208:	12 96       	adiw	r26, 0x02	; 2
    120a:	8d 91       	ld	r24, X+
    120c:	9c 91       	ld	r25, X
    120e:	13 97       	sbiw	r26, 0x03	; 3
    1210:	93 83       	std	Z+3, r25	; 0x03
    1212:	82 83       	std	Z+2, r24	; 0x02
    1214:	21 15       	cp	r18, r1
    1216:	31 05       	cpc	r19, r1
    1218:	29 f4       	brne	.+10     	; 0x1224 <free+0x9c>
    121a:	f0 93 da 02 	sts	0x02DA, r31
    121e:	e0 93 d9 02 	sts	0x02D9, r30
    1222:	3e c0       	rjmp	.+124    	; 0x12a0 <free+0x118>
    1224:	d9 01       	movw	r26, r18
    1226:	13 96       	adiw	r26, 0x03	; 3
    1228:	fc 93       	st	X, r31
    122a:	ee 93       	st	-X, r30
    122c:	12 97       	sbiw	r26, 0x02	; 2
    122e:	4d 91       	ld	r20, X+
    1230:	5d 91       	ld	r21, X+
    1232:	a4 0f       	add	r26, r20
    1234:	b5 1f       	adc	r27, r21
    1236:	ea 17       	cp	r30, r26
    1238:	fb 07       	cpc	r31, r27
    123a:	79 f4       	brne	.+30     	; 0x125a <free+0xd2>
    123c:	80 81       	ld	r24, Z
    123e:	91 81       	ldd	r25, Z+1	; 0x01
    1240:	84 0f       	add	r24, r20
    1242:	95 1f       	adc	r25, r21
    1244:	02 96       	adiw	r24, 0x02	; 2
    1246:	d9 01       	movw	r26, r18
    1248:	11 96       	adiw	r26, 0x01	; 1
    124a:	9c 93       	st	X, r25
    124c:	8e 93       	st	-X, r24
    124e:	82 81       	ldd	r24, Z+2	; 0x02
    1250:	93 81       	ldd	r25, Z+3	; 0x03
    1252:	13 96       	adiw	r26, 0x03	; 3
    1254:	9c 93       	st	X, r25
    1256:	8e 93       	st	-X, r24
    1258:	12 97       	sbiw	r26, 0x02	; 2
    125a:	e0 e0       	ldi	r30, 0x00	; 0
    125c:	f0 e0       	ldi	r31, 0x00	; 0
    125e:	8a 81       	ldd	r24, Y+2	; 0x02
    1260:	9b 81       	ldd	r25, Y+3	; 0x03
    1262:	00 97       	sbiw	r24, 0x00	; 0
    1264:	19 f0       	breq	.+6      	; 0x126c <free+0xe4>
    1266:	fe 01       	movw	r30, r28
    1268:	ec 01       	movw	r28, r24
    126a:	f9 cf       	rjmp	.-14     	; 0x125e <free+0xd6>
    126c:	ce 01       	movw	r24, r28
    126e:	02 96       	adiw	r24, 0x02	; 2
    1270:	28 81       	ld	r18, Y
    1272:	39 81       	ldd	r19, Y+1	; 0x01
    1274:	82 0f       	add	r24, r18
    1276:	93 1f       	adc	r25, r19
    1278:	20 91 d7 02 	lds	r18, 0x02D7
    127c:	30 91 d8 02 	lds	r19, 0x02D8
    1280:	28 17       	cp	r18, r24
    1282:	39 07       	cpc	r19, r25
    1284:	69 f4       	brne	.+26     	; 0x12a0 <free+0x118>
    1286:	30 97       	sbiw	r30, 0x00	; 0
    1288:	29 f4       	brne	.+10     	; 0x1294 <free+0x10c>
    128a:	10 92 da 02 	sts	0x02DA, r1
    128e:	10 92 d9 02 	sts	0x02D9, r1
    1292:	02 c0       	rjmp	.+4      	; 0x1298 <free+0x110>
    1294:	13 82       	std	Z+3, r1	; 0x03
    1296:	12 82       	std	Z+2, r1	; 0x02
    1298:	d0 93 d8 02 	sts	0x02D8, r29
    129c:	c0 93 d7 02 	sts	0x02D7, r28
    12a0:	df 91       	pop	r29
    12a2:	cf 91       	pop	r28
    12a4:	08 95       	ret

000012a6 <fdevopen>:
    12a6:	0f 93       	push	r16
    12a8:	1f 93       	push	r17
    12aa:	cf 93       	push	r28
    12ac:	df 93       	push	r29
    12ae:	ec 01       	movw	r28, r24
    12b0:	8b 01       	movw	r16, r22
    12b2:	00 97       	sbiw	r24, 0x00	; 0
    12b4:	31 f4       	brne	.+12     	; 0x12c2 <fdevopen+0x1c>
    12b6:	61 15       	cp	r22, r1
    12b8:	71 05       	cpc	r23, r1
    12ba:	19 f4       	brne	.+6      	; 0x12c2 <fdevopen+0x1c>
    12bc:	80 e0       	ldi	r24, 0x00	; 0
    12be:	90 e0       	ldi	r25, 0x00	; 0
    12c0:	37 c0       	rjmp	.+110    	; 0x1330 <fdevopen+0x8a>
    12c2:	6e e0       	ldi	r22, 0x0E	; 14
    12c4:	70 e0       	ldi	r23, 0x00	; 0
    12c6:	81 e0       	ldi	r24, 0x01	; 1
    12c8:	90 e0       	ldi	r25, 0x00	; 0
    12ca:	36 d2       	rcall	.+1132   	; 0x1738 <calloc>
    12cc:	fc 01       	movw	r30, r24
    12ce:	00 97       	sbiw	r24, 0x00	; 0
    12d0:	a9 f3       	breq	.-22     	; 0x12bc <fdevopen+0x16>
    12d2:	80 e8       	ldi	r24, 0x80	; 128
    12d4:	83 83       	std	Z+3, r24	; 0x03
    12d6:	01 15       	cp	r16, r1
    12d8:	11 05       	cpc	r17, r1
    12da:	71 f0       	breq	.+28     	; 0x12f8 <fdevopen+0x52>
    12dc:	13 87       	std	Z+11, r17	; 0x0b
    12de:	02 87       	std	Z+10, r16	; 0x0a
    12e0:	81 e8       	ldi	r24, 0x81	; 129
    12e2:	83 83       	std	Z+3, r24	; 0x03
    12e4:	80 91 db 02 	lds	r24, 0x02DB
    12e8:	90 91 dc 02 	lds	r25, 0x02DC
    12ec:	89 2b       	or	r24, r25
    12ee:	21 f4       	brne	.+8      	; 0x12f8 <fdevopen+0x52>
    12f0:	f0 93 dc 02 	sts	0x02DC, r31
    12f4:	e0 93 db 02 	sts	0x02DB, r30
    12f8:	20 97       	sbiw	r28, 0x00	; 0
    12fa:	c9 f0       	breq	.+50     	; 0x132e <fdevopen+0x88>
    12fc:	d1 87       	std	Z+9, r29	; 0x09
    12fe:	c0 87       	std	Z+8, r28	; 0x08
    1300:	83 81       	ldd	r24, Z+3	; 0x03
    1302:	82 60       	ori	r24, 0x02	; 2
    1304:	83 83       	std	Z+3, r24	; 0x03
    1306:	80 91 dd 02 	lds	r24, 0x02DD
    130a:	90 91 de 02 	lds	r25, 0x02DE
    130e:	89 2b       	or	r24, r25
    1310:	71 f4       	brne	.+28     	; 0x132e <fdevopen+0x88>
    1312:	f0 93 de 02 	sts	0x02DE, r31
    1316:	e0 93 dd 02 	sts	0x02DD, r30
    131a:	80 91 df 02 	lds	r24, 0x02DF
    131e:	90 91 e0 02 	lds	r25, 0x02E0
    1322:	89 2b       	or	r24, r25
    1324:	21 f4       	brne	.+8      	; 0x132e <fdevopen+0x88>
    1326:	f0 93 e0 02 	sts	0x02E0, r31
    132a:	e0 93 df 02 	sts	0x02DF, r30
    132e:	cf 01       	movw	r24, r30
    1330:	df 91       	pop	r29
    1332:	cf 91       	pop	r28
    1334:	1f 91       	pop	r17
    1336:	0f 91       	pop	r16
    1338:	08 95       	ret

0000133a <printf>:
    133a:	cf 93       	push	r28
    133c:	df 93       	push	r29
    133e:	cd b7       	in	r28, 0x3d	; 61
    1340:	de b7       	in	r29, 0x3e	; 62
    1342:	fe 01       	movw	r30, r28
    1344:	36 96       	adiw	r30, 0x06	; 6
    1346:	61 91       	ld	r22, Z+
    1348:	71 91       	ld	r23, Z+
    134a:	af 01       	movw	r20, r30
    134c:	80 91 dd 02 	lds	r24, 0x02DD
    1350:	90 91 de 02 	lds	r25, 0x02DE
    1354:	03 d0       	rcall	.+6      	; 0x135c <vfprintf>
    1356:	df 91       	pop	r29
    1358:	cf 91       	pop	r28
    135a:	08 95       	ret

0000135c <vfprintf>:
    135c:	2f 92       	push	r2
    135e:	3f 92       	push	r3
    1360:	4f 92       	push	r4
    1362:	5f 92       	push	r5
    1364:	6f 92       	push	r6
    1366:	7f 92       	push	r7
    1368:	8f 92       	push	r8
    136a:	9f 92       	push	r9
    136c:	af 92       	push	r10
    136e:	bf 92       	push	r11
    1370:	cf 92       	push	r12
    1372:	df 92       	push	r13
    1374:	ef 92       	push	r14
    1376:	ff 92       	push	r15
    1378:	0f 93       	push	r16
    137a:	1f 93       	push	r17
    137c:	cf 93       	push	r28
    137e:	df 93       	push	r29
    1380:	cd b7       	in	r28, 0x3d	; 61
    1382:	de b7       	in	r29, 0x3e	; 62
    1384:	2c 97       	sbiw	r28, 0x0c	; 12
    1386:	0f b6       	in	r0, 0x3f	; 63
    1388:	f8 94       	cli
    138a:	de bf       	out	0x3e, r29	; 62
    138c:	0f be       	out	0x3f, r0	; 63
    138e:	cd bf       	out	0x3d, r28	; 61
    1390:	7c 01       	movw	r14, r24
    1392:	6b 01       	movw	r12, r22
    1394:	8a 01       	movw	r16, r20
    1396:	fc 01       	movw	r30, r24
    1398:	17 82       	std	Z+7, r1	; 0x07
    139a:	16 82       	std	Z+6, r1	; 0x06
    139c:	83 81       	ldd	r24, Z+3	; 0x03
    139e:	81 ff       	sbrs	r24, 1
    13a0:	b0 c1       	rjmp	.+864    	; 0x1702 <vfprintf+0x3a6>
    13a2:	ce 01       	movw	r24, r28
    13a4:	01 96       	adiw	r24, 0x01	; 1
    13a6:	4c 01       	movw	r8, r24
    13a8:	f7 01       	movw	r30, r14
    13aa:	93 81       	ldd	r25, Z+3	; 0x03
    13ac:	f6 01       	movw	r30, r12
    13ae:	93 fd       	sbrc	r25, 3
    13b0:	85 91       	lpm	r24, Z+
    13b2:	93 ff       	sbrs	r25, 3
    13b4:	81 91       	ld	r24, Z+
    13b6:	6f 01       	movw	r12, r30
    13b8:	88 23       	and	r24, r24
    13ba:	09 f4       	brne	.+2      	; 0x13be <vfprintf+0x62>
    13bc:	9e c1       	rjmp	.+828    	; 0x16fa <vfprintf+0x39e>
    13be:	85 32       	cpi	r24, 0x25	; 37
    13c0:	39 f4       	brne	.+14     	; 0x13d0 <vfprintf+0x74>
    13c2:	93 fd       	sbrc	r25, 3
    13c4:	85 91       	lpm	r24, Z+
    13c6:	93 ff       	sbrs	r25, 3
    13c8:	81 91       	ld	r24, Z+
    13ca:	6f 01       	movw	r12, r30
    13cc:	85 32       	cpi	r24, 0x25	; 37
    13ce:	21 f4       	brne	.+8      	; 0x13d8 <vfprintf+0x7c>
    13d0:	b7 01       	movw	r22, r14
    13d2:	90 e0       	ldi	r25, 0x00	; 0
    13d4:	e8 d1       	rcall	.+976    	; 0x17a6 <fputc>
    13d6:	e8 cf       	rjmp	.-48     	; 0x13a8 <vfprintf+0x4c>
    13d8:	51 2c       	mov	r5, r1
    13da:	31 2c       	mov	r3, r1
    13dc:	20 e0       	ldi	r18, 0x00	; 0
    13de:	20 32       	cpi	r18, 0x20	; 32
    13e0:	a0 f4       	brcc	.+40     	; 0x140a <vfprintf+0xae>
    13e2:	8b 32       	cpi	r24, 0x2B	; 43
    13e4:	69 f0       	breq	.+26     	; 0x1400 <vfprintf+0xa4>
    13e6:	30 f4       	brcc	.+12     	; 0x13f4 <vfprintf+0x98>
    13e8:	80 32       	cpi	r24, 0x20	; 32
    13ea:	59 f0       	breq	.+22     	; 0x1402 <vfprintf+0xa6>
    13ec:	83 32       	cpi	r24, 0x23	; 35
    13ee:	69 f4       	brne	.+26     	; 0x140a <vfprintf+0xae>
    13f0:	20 61       	ori	r18, 0x10	; 16
    13f2:	2c c0       	rjmp	.+88     	; 0x144c <vfprintf+0xf0>
    13f4:	8d 32       	cpi	r24, 0x2D	; 45
    13f6:	39 f0       	breq	.+14     	; 0x1406 <vfprintf+0xaa>
    13f8:	80 33       	cpi	r24, 0x30	; 48
    13fa:	39 f4       	brne	.+14     	; 0x140a <vfprintf+0xae>
    13fc:	21 60       	ori	r18, 0x01	; 1
    13fe:	26 c0       	rjmp	.+76     	; 0x144c <vfprintf+0xf0>
    1400:	22 60       	ori	r18, 0x02	; 2
    1402:	24 60       	ori	r18, 0x04	; 4
    1404:	23 c0       	rjmp	.+70     	; 0x144c <vfprintf+0xf0>
    1406:	28 60       	ori	r18, 0x08	; 8
    1408:	21 c0       	rjmp	.+66     	; 0x144c <vfprintf+0xf0>
    140a:	27 fd       	sbrc	r18, 7
    140c:	27 c0       	rjmp	.+78     	; 0x145c <vfprintf+0x100>
    140e:	30 ed       	ldi	r19, 0xD0	; 208
    1410:	38 0f       	add	r19, r24
    1412:	3a 30       	cpi	r19, 0x0A	; 10
    1414:	78 f4       	brcc	.+30     	; 0x1434 <vfprintf+0xd8>
    1416:	26 ff       	sbrs	r18, 6
    1418:	06 c0       	rjmp	.+12     	; 0x1426 <vfprintf+0xca>
    141a:	fa e0       	ldi	r31, 0x0A	; 10
    141c:	5f 9e       	mul	r5, r31
    141e:	30 0d       	add	r19, r0
    1420:	11 24       	eor	r1, r1
    1422:	53 2e       	mov	r5, r19
    1424:	13 c0       	rjmp	.+38     	; 0x144c <vfprintf+0xf0>
    1426:	8a e0       	ldi	r24, 0x0A	; 10
    1428:	38 9e       	mul	r3, r24
    142a:	30 0d       	add	r19, r0
    142c:	11 24       	eor	r1, r1
    142e:	33 2e       	mov	r3, r19
    1430:	20 62       	ori	r18, 0x20	; 32
    1432:	0c c0       	rjmp	.+24     	; 0x144c <vfprintf+0xf0>
    1434:	8e 32       	cpi	r24, 0x2E	; 46
    1436:	21 f4       	brne	.+8      	; 0x1440 <vfprintf+0xe4>
    1438:	26 fd       	sbrc	r18, 6
    143a:	5f c1       	rjmp	.+702    	; 0x16fa <vfprintf+0x39e>
    143c:	20 64       	ori	r18, 0x40	; 64
    143e:	06 c0       	rjmp	.+12     	; 0x144c <vfprintf+0xf0>
    1440:	8c 36       	cpi	r24, 0x6C	; 108
    1442:	11 f4       	brne	.+4      	; 0x1448 <vfprintf+0xec>
    1444:	20 68       	ori	r18, 0x80	; 128
    1446:	02 c0       	rjmp	.+4      	; 0x144c <vfprintf+0xf0>
    1448:	88 36       	cpi	r24, 0x68	; 104
    144a:	41 f4       	brne	.+16     	; 0x145c <vfprintf+0x100>
    144c:	f6 01       	movw	r30, r12
    144e:	93 fd       	sbrc	r25, 3
    1450:	85 91       	lpm	r24, Z+
    1452:	93 ff       	sbrs	r25, 3
    1454:	81 91       	ld	r24, Z+
    1456:	6f 01       	movw	r12, r30
    1458:	81 11       	cpse	r24, r1
    145a:	c1 cf       	rjmp	.-126    	; 0x13de <vfprintf+0x82>
    145c:	98 2f       	mov	r25, r24
    145e:	9f 7d       	andi	r25, 0xDF	; 223
    1460:	95 54       	subi	r25, 0x45	; 69
    1462:	93 30       	cpi	r25, 0x03	; 3
    1464:	28 f4       	brcc	.+10     	; 0x1470 <vfprintf+0x114>
    1466:	0c 5f       	subi	r16, 0xFC	; 252
    1468:	1f 4f       	sbci	r17, 0xFF	; 255
    146a:	ff e3       	ldi	r31, 0x3F	; 63
    146c:	f9 83       	std	Y+1, r31	; 0x01
    146e:	0d c0       	rjmp	.+26     	; 0x148a <vfprintf+0x12e>
    1470:	83 36       	cpi	r24, 0x63	; 99
    1472:	31 f0       	breq	.+12     	; 0x1480 <vfprintf+0x124>
    1474:	83 37       	cpi	r24, 0x73	; 115
    1476:	71 f0       	breq	.+28     	; 0x1494 <vfprintf+0x138>
    1478:	83 35       	cpi	r24, 0x53	; 83
    147a:	09 f0       	breq	.+2      	; 0x147e <vfprintf+0x122>
    147c:	57 c0       	rjmp	.+174    	; 0x152c <vfprintf+0x1d0>
    147e:	21 c0       	rjmp	.+66     	; 0x14c2 <vfprintf+0x166>
    1480:	f8 01       	movw	r30, r16
    1482:	80 81       	ld	r24, Z
    1484:	89 83       	std	Y+1, r24	; 0x01
    1486:	0e 5f       	subi	r16, 0xFE	; 254
    1488:	1f 4f       	sbci	r17, 0xFF	; 255
    148a:	44 24       	eor	r4, r4
    148c:	43 94       	inc	r4
    148e:	51 2c       	mov	r5, r1
    1490:	54 01       	movw	r10, r8
    1492:	14 c0       	rjmp	.+40     	; 0x14bc <vfprintf+0x160>
    1494:	38 01       	movw	r6, r16
    1496:	f2 e0       	ldi	r31, 0x02	; 2
    1498:	6f 0e       	add	r6, r31
    149a:	71 1c       	adc	r7, r1
    149c:	f8 01       	movw	r30, r16
    149e:	a0 80       	ld	r10, Z
    14a0:	b1 80       	ldd	r11, Z+1	; 0x01
    14a2:	26 ff       	sbrs	r18, 6
    14a4:	03 c0       	rjmp	.+6      	; 0x14ac <vfprintf+0x150>
    14a6:	65 2d       	mov	r22, r5
    14a8:	70 e0       	ldi	r23, 0x00	; 0
    14aa:	02 c0       	rjmp	.+4      	; 0x14b0 <vfprintf+0x154>
    14ac:	6f ef       	ldi	r22, 0xFF	; 255
    14ae:	7f ef       	ldi	r23, 0xFF	; 255
    14b0:	c5 01       	movw	r24, r10
    14b2:	2c 87       	std	Y+12, r18	; 0x0c
    14b4:	6d d1       	rcall	.+730    	; 0x1790 <strnlen>
    14b6:	2c 01       	movw	r4, r24
    14b8:	83 01       	movw	r16, r6
    14ba:	2c 85       	ldd	r18, Y+12	; 0x0c
    14bc:	2f 77       	andi	r18, 0x7F	; 127
    14be:	22 2e       	mov	r2, r18
    14c0:	16 c0       	rjmp	.+44     	; 0x14ee <vfprintf+0x192>
    14c2:	38 01       	movw	r6, r16
    14c4:	f2 e0       	ldi	r31, 0x02	; 2
    14c6:	6f 0e       	add	r6, r31
    14c8:	71 1c       	adc	r7, r1
    14ca:	f8 01       	movw	r30, r16
    14cc:	a0 80       	ld	r10, Z
    14ce:	b1 80       	ldd	r11, Z+1	; 0x01
    14d0:	26 ff       	sbrs	r18, 6
    14d2:	03 c0       	rjmp	.+6      	; 0x14da <vfprintf+0x17e>
    14d4:	65 2d       	mov	r22, r5
    14d6:	70 e0       	ldi	r23, 0x00	; 0
    14d8:	02 c0       	rjmp	.+4      	; 0x14de <vfprintf+0x182>
    14da:	6f ef       	ldi	r22, 0xFF	; 255
    14dc:	7f ef       	ldi	r23, 0xFF	; 255
    14de:	c5 01       	movw	r24, r10
    14e0:	2c 87       	std	Y+12, r18	; 0x0c
    14e2:	44 d1       	rcall	.+648    	; 0x176c <strnlen_P>
    14e4:	2c 01       	movw	r4, r24
    14e6:	2c 85       	ldd	r18, Y+12	; 0x0c
    14e8:	20 68       	ori	r18, 0x80	; 128
    14ea:	22 2e       	mov	r2, r18
    14ec:	83 01       	movw	r16, r6
    14ee:	23 fc       	sbrc	r2, 3
    14f0:	19 c0       	rjmp	.+50     	; 0x1524 <vfprintf+0x1c8>
    14f2:	83 2d       	mov	r24, r3
    14f4:	90 e0       	ldi	r25, 0x00	; 0
    14f6:	48 16       	cp	r4, r24
    14f8:	59 06       	cpc	r5, r25
    14fa:	a0 f4       	brcc	.+40     	; 0x1524 <vfprintf+0x1c8>
    14fc:	b7 01       	movw	r22, r14
    14fe:	80 e2       	ldi	r24, 0x20	; 32
    1500:	90 e0       	ldi	r25, 0x00	; 0
    1502:	51 d1       	rcall	.+674    	; 0x17a6 <fputc>
    1504:	3a 94       	dec	r3
    1506:	f5 cf       	rjmp	.-22     	; 0x14f2 <vfprintf+0x196>
    1508:	f5 01       	movw	r30, r10
    150a:	27 fc       	sbrc	r2, 7
    150c:	85 91       	lpm	r24, Z+
    150e:	27 fe       	sbrs	r2, 7
    1510:	81 91       	ld	r24, Z+
    1512:	5f 01       	movw	r10, r30
    1514:	b7 01       	movw	r22, r14
    1516:	90 e0       	ldi	r25, 0x00	; 0
    1518:	46 d1       	rcall	.+652    	; 0x17a6 <fputc>
    151a:	31 10       	cpse	r3, r1
    151c:	3a 94       	dec	r3
    151e:	f1 e0       	ldi	r31, 0x01	; 1
    1520:	4f 1a       	sub	r4, r31
    1522:	51 08       	sbc	r5, r1
    1524:	41 14       	cp	r4, r1
    1526:	51 04       	cpc	r5, r1
    1528:	79 f7       	brne	.-34     	; 0x1508 <vfprintf+0x1ac>
    152a:	de c0       	rjmp	.+444    	; 0x16e8 <vfprintf+0x38c>
    152c:	84 36       	cpi	r24, 0x64	; 100
    152e:	11 f0       	breq	.+4      	; 0x1534 <vfprintf+0x1d8>
    1530:	89 36       	cpi	r24, 0x69	; 105
    1532:	31 f5       	brne	.+76     	; 0x1580 <vfprintf+0x224>
    1534:	f8 01       	movw	r30, r16
    1536:	27 ff       	sbrs	r18, 7
    1538:	07 c0       	rjmp	.+14     	; 0x1548 <vfprintf+0x1ec>
    153a:	60 81       	ld	r22, Z
    153c:	71 81       	ldd	r23, Z+1	; 0x01
    153e:	82 81       	ldd	r24, Z+2	; 0x02
    1540:	93 81       	ldd	r25, Z+3	; 0x03
    1542:	0c 5f       	subi	r16, 0xFC	; 252
    1544:	1f 4f       	sbci	r17, 0xFF	; 255
    1546:	08 c0       	rjmp	.+16     	; 0x1558 <vfprintf+0x1fc>
    1548:	60 81       	ld	r22, Z
    154a:	71 81       	ldd	r23, Z+1	; 0x01
    154c:	88 27       	eor	r24, r24
    154e:	77 fd       	sbrc	r23, 7
    1550:	80 95       	com	r24
    1552:	98 2f       	mov	r25, r24
    1554:	0e 5f       	subi	r16, 0xFE	; 254
    1556:	1f 4f       	sbci	r17, 0xFF	; 255
    1558:	2f 76       	andi	r18, 0x6F	; 111
    155a:	b2 2e       	mov	r11, r18
    155c:	97 ff       	sbrs	r25, 7
    155e:	09 c0       	rjmp	.+18     	; 0x1572 <vfprintf+0x216>
    1560:	90 95       	com	r25
    1562:	80 95       	com	r24
    1564:	70 95       	com	r23
    1566:	61 95       	neg	r22
    1568:	7f 4f       	sbci	r23, 0xFF	; 255
    156a:	8f 4f       	sbci	r24, 0xFF	; 255
    156c:	9f 4f       	sbci	r25, 0xFF	; 255
    156e:	20 68       	ori	r18, 0x80	; 128
    1570:	b2 2e       	mov	r11, r18
    1572:	2a e0       	ldi	r18, 0x0A	; 10
    1574:	30 e0       	ldi	r19, 0x00	; 0
    1576:	a4 01       	movw	r20, r8
    1578:	48 d1       	rcall	.+656    	; 0x180a <__ultoa_invert>
    157a:	a8 2e       	mov	r10, r24
    157c:	a8 18       	sub	r10, r8
    157e:	43 c0       	rjmp	.+134    	; 0x1606 <vfprintf+0x2aa>
    1580:	85 37       	cpi	r24, 0x75	; 117
    1582:	29 f4       	brne	.+10     	; 0x158e <vfprintf+0x232>
    1584:	2f 7e       	andi	r18, 0xEF	; 239
    1586:	b2 2e       	mov	r11, r18
    1588:	2a e0       	ldi	r18, 0x0A	; 10
    158a:	30 e0       	ldi	r19, 0x00	; 0
    158c:	25 c0       	rjmp	.+74     	; 0x15d8 <vfprintf+0x27c>
    158e:	f2 2f       	mov	r31, r18
    1590:	f9 7f       	andi	r31, 0xF9	; 249
    1592:	bf 2e       	mov	r11, r31
    1594:	8f 36       	cpi	r24, 0x6F	; 111
    1596:	c1 f0       	breq	.+48     	; 0x15c8 <vfprintf+0x26c>
    1598:	18 f4       	brcc	.+6      	; 0x15a0 <vfprintf+0x244>
    159a:	88 35       	cpi	r24, 0x58	; 88
    159c:	79 f0       	breq	.+30     	; 0x15bc <vfprintf+0x260>
    159e:	ad c0       	rjmp	.+346    	; 0x16fa <vfprintf+0x39e>
    15a0:	80 37       	cpi	r24, 0x70	; 112
    15a2:	19 f0       	breq	.+6      	; 0x15aa <vfprintf+0x24e>
    15a4:	88 37       	cpi	r24, 0x78	; 120
    15a6:	21 f0       	breq	.+8      	; 0x15b0 <vfprintf+0x254>
    15a8:	a8 c0       	rjmp	.+336    	; 0x16fa <vfprintf+0x39e>
    15aa:	2f 2f       	mov	r18, r31
    15ac:	20 61       	ori	r18, 0x10	; 16
    15ae:	b2 2e       	mov	r11, r18
    15b0:	b4 fe       	sbrs	r11, 4
    15b2:	0d c0       	rjmp	.+26     	; 0x15ce <vfprintf+0x272>
    15b4:	8b 2d       	mov	r24, r11
    15b6:	84 60       	ori	r24, 0x04	; 4
    15b8:	b8 2e       	mov	r11, r24
    15ba:	09 c0       	rjmp	.+18     	; 0x15ce <vfprintf+0x272>
    15bc:	24 ff       	sbrs	r18, 4
    15be:	0a c0       	rjmp	.+20     	; 0x15d4 <vfprintf+0x278>
    15c0:	9f 2f       	mov	r25, r31
    15c2:	96 60       	ori	r25, 0x06	; 6
    15c4:	b9 2e       	mov	r11, r25
    15c6:	06 c0       	rjmp	.+12     	; 0x15d4 <vfprintf+0x278>
    15c8:	28 e0       	ldi	r18, 0x08	; 8
    15ca:	30 e0       	ldi	r19, 0x00	; 0
    15cc:	05 c0       	rjmp	.+10     	; 0x15d8 <vfprintf+0x27c>
    15ce:	20 e1       	ldi	r18, 0x10	; 16
    15d0:	30 e0       	ldi	r19, 0x00	; 0
    15d2:	02 c0       	rjmp	.+4      	; 0x15d8 <vfprintf+0x27c>
    15d4:	20 e1       	ldi	r18, 0x10	; 16
    15d6:	32 e0       	ldi	r19, 0x02	; 2
    15d8:	f8 01       	movw	r30, r16
    15da:	b7 fe       	sbrs	r11, 7
    15dc:	07 c0       	rjmp	.+14     	; 0x15ec <vfprintf+0x290>
    15de:	60 81       	ld	r22, Z
    15e0:	71 81       	ldd	r23, Z+1	; 0x01
    15e2:	82 81       	ldd	r24, Z+2	; 0x02
    15e4:	93 81       	ldd	r25, Z+3	; 0x03
    15e6:	0c 5f       	subi	r16, 0xFC	; 252
    15e8:	1f 4f       	sbci	r17, 0xFF	; 255
    15ea:	06 c0       	rjmp	.+12     	; 0x15f8 <vfprintf+0x29c>
    15ec:	60 81       	ld	r22, Z
    15ee:	71 81       	ldd	r23, Z+1	; 0x01
    15f0:	80 e0       	ldi	r24, 0x00	; 0
    15f2:	90 e0       	ldi	r25, 0x00	; 0
    15f4:	0e 5f       	subi	r16, 0xFE	; 254
    15f6:	1f 4f       	sbci	r17, 0xFF	; 255
    15f8:	a4 01       	movw	r20, r8
    15fa:	07 d1       	rcall	.+526    	; 0x180a <__ultoa_invert>
    15fc:	a8 2e       	mov	r10, r24
    15fe:	a8 18       	sub	r10, r8
    1600:	fb 2d       	mov	r31, r11
    1602:	ff 77       	andi	r31, 0x7F	; 127
    1604:	bf 2e       	mov	r11, r31
    1606:	b6 fe       	sbrs	r11, 6
    1608:	0b c0       	rjmp	.+22     	; 0x1620 <vfprintf+0x2c4>
    160a:	2b 2d       	mov	r18, r11
    160c:	2e 7f       	andi	r18, 0xFE	; 254
    160e:	a5 14       	cp	r10, r5
    1610:	50 f4       	brcc	.+20     	; 0x1626 <vfprintf+0x2ca>
    1612:	b4 fe       	sbrs	r11, 4
    1614:	0a c0       	rjmp	.+20     	; 0x162a <vfprintf+0x2ce>
    1616:	b2 fc       	sbrc	r11, 2
    1618:	08 c0       	rjmp	.+16     	; 0x162a <vfprintf+0x2ce>
    161a:	2b 2d       	mov	r18, r11
    161c:	2e 7e       	andi	r18, 0xEE	; 238
    161e:	05 c0       	rjmp	.+10     	; 0x162a <vfprintf+0x2ce>
    1620:	7a 2c       	mov	r7, r10
    1622:	2b 2d       	mov	r18, r11
    1624:	03 c0       	rjmp	.+6      	; 0x162c <vfprintf+0x2d0>
    1626:	7a 2c       	mov	r7, r10
    1628:	01 c0       	rjmp	.+2      	; 0x162c <vfprintf+0x2d0>
    162a:	75 2c       	mov	r7, r5
    162c:	24 ff       	sbrs	r18, 4
    162e:	0d c0       	rjmp	.+26     	; 0x164a <vfprintf+0x2ee>
    1630:	fe 01       	movw	r30, r28
    1632:	ea 0d       	add	r30, r10
    1634:	f1 1d       	adc	r31, r1
    1636:	80 81       	ld	r24, Z
    1638:	80 33       	cpi	r24, 0x30	; 48
    163a:	11 f4       	brne	.+4      	; 0x1640 <vfprintf+0x2e4>
    163c:	29 7e       	andi	r18, 0xE9	; 233
    163e:	09 c0       	rjmp	.+18     	; 0x1652 <vfprintf+0x2f6>
    1640:	22 ff       	sbrs	r18, 2
    1642:	06 c0       	rjmp	.+12     	; 0x1650 <vfprintf+0x2f4>
    1644:	73 94       	inc	r7
    1646:	73 94       	inc	r7
    1648:	04 c0       	rjmp	.+8      	; 0x1652 <vfprintf+0x2f6>
    164a:	82 2f       	mov	r24, r18
    164c:	86 78       	andi	r24, 0x86	; 134
    164e:	09 f0       	breq	.+2      	; 0x1652 <vfprintf+0x2f6>
    1650:	73 94       	inc	r7
    1652:	23 fd       	sbrc	r18, 3
    1654:	12 c0       	rjmp	.+36     	; 0x167a <vfprintf+0x31e>
    1656:	20 ff       	sbrs	r18, 0
    1658:	06 c0       	rjmp	.+12     	; 0x1666 <vfprintf+0x30a>
    165a:	5a 2c       	mov	r5, r10
    165c:	73 14       	cp	r7, r3
    165e:	18 f4       	brcc	.+6      	; 0x1666 <vfprintf+0x30a>
    1660:	53 0c       	add	r5, r3
    1662:	57 18       	sub	r5, r7
    1664:	73 2c       	mov	r7, r3
    1666:	73 14       	cp	r7, r3
    1668:	60 f4       	brcc	.+24     	; 0x1682 <vfprintf+0x326>
    166a:	b7 01       	movw	r22, r14
    166c:	80 e2       	ldi	r24, 0x20	; 32
    166e:	90 e0       	ldi	r25, 0x00	; 0
    1670:	2c 87       	std	Y+12, r18	; 0x0c
    1672:	99 d0       	rcall	.+306    	; 0x17a6 <fputc>
    1674:	73 94       	inc	r7
    1676:	2c 85       	ldd	r18, Y+12	; 0x0c
    1678:	f6 cf       	rjmp	.-20     	; 0x1666 <vfprintf+0x30a>
    167a:	73 14       	cp	r7, r3
    167c:	10 f4       	brcc	.+4      	; 0x1682 <vfprintf+0x326>
    167e:	37 18       	sub	r3, r7
    1680:	01 c0       	rjmp	.+2      	; 0x1684 <vfprintf+0x328>
    1682:	31 2c       	mov	r3, r1
    1684:	24 ff       	sbrs	r18, 4
    1686:	11 c0       	rjmp	.+34     	; 0x16aa <vfprintf+0x34e>
    1688:	b7 01       	movw	r22, r14
    168a:	80 e3       	ldi	r24, 0x30	; 48
    168c:	90 e0       	ldi	r25, 0x00	; 0
    168e:	2c 87       	std	Y+12, r18	; 0x0c
    1690:	8a d0       	rcall	.+276    	; 0x17a6 <fputc>
    1692:	2c 85       	ldd	r18, Y+12	; 0x0c
    1694:	22 ff       	sbrs	r18, 2
    1696:	16 c0       	rjmp	.+44     	; 0x16c4 <vfprintf+0x368>
    1698:	21 ff       	sbrs	r18, 1
    169a:	03 c0       	rjmp	.+6      	; 0x16a2 <vfprintf+0x346>
    169c:	88 e5       	ldi	r24, 0x58	; 88
    169e:	90 e0       	ldi	r25, 0x00	; 0
    16a0:	02 c0       	rjmp	.+4      	; 0x16a6 <vfprintf+0x34a>
    16a2:	88 e7       	ldi	r24, 0x78	; 120
    16a4:	90 e0       	ldi	r25, 0x00	; 0
    16a6:	b7 01       	movw	r22, r14
    16a8:	0c c0       	rjmp	.+24     	; 0x16c2 <vfprintf+0x366>
    16aa:	82 2f       	mov	r24, r18
    16ac:	86 78       	andi	r24, 0x86	; 134
    16ae:	51 f0       	breq	.+20     	; 0x16c4 <vfprintf+0x368>
    16b0:	21 fd       	sbrc	r18, 1
    16b2:	02 c0       	rjmp	.+4      	; 0x16b8 <vfprintf+0x35c>
    16b4:	80 e2       	ldi	r24, 0x20	; 32
    16b6:	01 c0       	rjmp	.+2      	; 0x16ba <vfprintf+0x35e>
    16b8:	8b e2       	ldi	r24, 0x2B	; 43
    16ba:	27 fd       	sbrc	r18, 7
    16bc:	8d e2       	ldi	r24, 0x2D	; 45
    16be:	b7 01       	movw	r22, r14
    16c0:	90 e0       	ldi	r25, 0x00	; 0
    16c2:	71 d0       	rcall	.+226    	; 0x17a6 <fputc>
    16c4:	a5 14       	cp	r10, r5
    16c6:	30 f4       	brcc	.+12     	; 0x16d4 <vfprintf+0x378>
    16c8:	b7 01       	movw	r22, r14
    16ca:	80 e3       	ldi	r24, 0x30	; 48
    16cc:	90 e0       	ldi	r25, 0x00	; 0
    16ce:	6b d0       	rcall	.+214    	; 0x17a6 <fputc>
    16d0:	5a 94       	dec	r5
    16d2:	f8 cf       	rjmp	.-16     	; 0x16c4 <vfprintf+0x368>
    16d4:	aa 94       	dec	r10
    16d6:	f4 01       	movw	r30, r8
    16d8:	ea 0d       	add	r30, r10
    16da:	f1 1d       	adc	r31, r1
    16dc:	80 81       	ld	r24, Z
    16de:	b7 01       	movw	r22, r14
    16e0:	90 e0       	ldi	r25, 0x00	; 0
    16e2:	61 d0       	rcall	.+194    	; 0x17a6 <fputc>
    16e4:	a1 10       	cpse	r10, r1
    16e6:	f6 cf       	rjmp	.-20     	; 0x16d4 <vfprintf+0x378>
    16e8:	33 20       	and	r3, r3
    16ea:	09 f4       	brne	.+2      	; 0x16ee <vfprintf+0x392>
    16ec:	5d ce       	rjmp	.-838    	; 0x13a8 <vfprintf+0x4c>
    16ee:	b7 01       	movw	r22, r14
    16f0:	80 e2       	ldi	r24, 0x20	; 32
    16f2:	90 e0       	ldi	r25, 0x00	; 0
    16f4:	58 d0       	rcall	.+176    	; 0x17a6 <fputc>
    16f6:	3a 94       	dec	r3
    16f8:	f7 cf       	rjmp	.-18     	; 0x16e8 <vfprintf+0x38c>
    16fa:	f7 01       	movw	r30, r14
    16fc:	86 81       	ldd	r24, Z+6	; 0x06
    16fe:	97 81       	ldd	r25, Z+7	; 0x07
    1700:	02 c0       	rjmp	.+4      	; 0x1706 <vfprintf+0x3aa>
    1702:	8f ef       	ldi	r24, 0xFF	; 255
    1704:	9f ef       	ldi	r25, 0xFF	; 255
    1706:	2c 96       	adiw	r28, 0x0c	; 12
    1708:	0f b6       	in	r0, 0x3f	; 63
    170a:	f8 94       	cli
    170c:	de bf       	out	0x3e, r29	; 62
    170e:	0f be       	out	0x3f, r0	; 63
    1710:	cd bf       	out	0x3d, r28	; 61
    1712:	df 91       	pop	r29
    1714:	cf 91       	pop	r28
    1716:	1f 91       	pop	r17
    1718:	0f 91       	pop	r16
    171a:	ff 90       	pop	r15
    171c:	ef 90       	pop	r14
    171e:	df 90       	pop	r13
    1720:	cf 90       	pop	r12
    1722:	bf 90       	pop	r11
    1724:	af 90       	pop	r10
    1726:	9f 90       	pop	r9
    1728:	8f 90       	pop	r8
    172a:	7f 90       	pop	r7
    172c:	6f 90       	pop	r6
    172e:	5f 90       	pop	r5
    1730:	4f 90       	pop	r4
    1732:	3f 90       	pop	r3
    1734:	2f 90       	pop	r2
    1736:	08 95       	ret

00001738 <calloc>:
    1738:	0f 93       	push	r16
    173a:	1f 93       	push	r17
    173c:	cf 93       	push	r28
    173e:	df 93       	push	r29
    1740:	86 9f       	mul	r24, r22
    1742:	80 01       	movw	r16, r0
    1744:	87 9f       	mul	r24, r23
    1746:	10 0d       	add	r17, r0
    1748:	96 9f       	mul	r25, r22
    174a:	10 0d       	add	r17, r0
    174c:	11 24       	eor	r1, r1
    174e:	c8 01       	movw	r24, r16
    1750:	83 dc       	rcall	.-1786   	; 0x1058 <malloc>
    1752:	ec 01       	movw	r28, r24
    1754:	00 97       	sbiw	r24, 0x00	; 0
    1756:	21 f0       	breq	.+8      	; 0x1760 <calloc+0x28>
    1758:	a8 01       	movw	r20, r16
    175a:	60 e0       	ldi	r22, 0x00	; 0
    175c:	70 e0       	ldi	r23, 0x00	; 0
    175e:	11 d0       	rcall	.+34     	; 0x1782 <memset>
    1760:	ce 01       	movw	r24, r28
    1762:	df 91       	pop	r29
    1764:	cf 91       	pop	r28
    1766:	1f 91       	pop	r17
    1768:	0f 91       	pop	r16
    176a:	08 95       	ret

0000176c <strnlen_P>:
    176c:	fc 01       	movw	r30, r24
    176e:	05 90       	lpm	r0, Z+
    1770:	61 50       	subi	r22, 0x01	; 1
    1772:	70 40       	sbci	r23, 0x00	; 0
    1774:	01 10       	cpse	r0, r1
    1776:	d8 f7       	brcc	.-10     	; 0x176e <strnlen_P+0x2>
    1778:	80 95       	com	r24
    177a:	90 95       	com	r25
    177c:	8e 0f       	add	r24, r30
    177e:	9f 1f       	adc	r25, r31
    1780:	08 95       	ret

00001782 <memset>:
    1782:	dc 01       	movw	r26, r24
    1784:	01 c0       	rjmp	.+2      	; 0x1788 <memset+0x6>
    1786:	6d 93       	st	X+, r22
    1788:	41 50       	subi	r20, 0x01	; 1
    178a:	50 40       	sbci	r21, 0x00	; 0
    178c:	e0 f7       	brcc	.-8      	; 0x1786 <memset+0x4>
    178e:	08 95       	ret

00001790 <strnlen>:
    1790:	fc 01       	movw	r30, r24
    1792:	61 50       	subi	r22, 0x01	; 1
    1794:	70 40       	sbci	r23, 0x00	; 0
    1796:	01 90       	ld	r0, Z+
    1798:	01 10       	cpse	r0, r1
    179a:	d8 f7       	brcc	.-10     	; 0x1792 <strnlen+0x2>
    179c:	80 95       	com	r24
    179e:	90 95       	com	r25
    17a0:	8e 0f       	add	r24, r30
    17a2:	9f 1f       	adc	r25, r31
    17a4:	08 95       	ret

000017a6 <fputc>:
    17a6:	0f 93       	push	r16
    17a8:	1f 93       	push	r17
    17aa:	cf 93       	push	r28
    17ac:	df 93       	push	r29
    17ae:	18 2f       	mov	r17, r24
    17b0:	09 2f       	mov	r16, r25
    17b2:	eb 01       	movw	r28, r22
    17b4:	8b 81       	ldd	r24, Y+3	; 0x03
    17b6:	81 fd       	sbrc	r24, 1
    17b8:	03 c0       	rjmp	.+6      	; 0x17c0 <fputc+0x1a>
    17ba:	8f ef       	ldi	r24, 0xFF	; 255
    17bc:	9f ef       	ldi	r25, 0xFF	; 255
    17be:	20 c0       	rjmp	.+64     	; 0x1800 <fputc+0x5a>
    17c0:	82 ff       	sbrs	r24, 2
    17c2:	10 c0       	rjmp	.+32     	; 0x17e4 <fputc+0x3e>
    17c4:	4e 81       	ldd	r20, Y+6	; 0x06
    17c6:	5f 81       	ldd	r21, Y+7	; 0x07
    17c8:	2c 81       	ldd	r18, Y+4	; 0x04
    17ca:	3d 81       	ldd	r19, Y+5	; 0x05
    17cc:	42 17       	cp	r20, r18
    17ce:	53 07       	cpc	r21, r19
    17d0:	7c f4       	brge	.+30     	; 0x17f0 <fputc+0x4a>
    17d2:	e8 81       	ld	r30, Y
    17d4:	f9 81       	ldd	r31, Y+1	; 0x01
    17d6:	9f 01       	movw	r18, r30
    17d8:	2f 5f       	subi	r18, 0xFF	; 255
    17da:	3f 4f       	sbci	r19, 0xFF	; 255
    17dc:	39 83       	std	Y+1, r19	; 0x01
    17de:	28 83       	st	Y, r18
    17e0:	10 83       	st	Z, r17
    17e2:	06 c0       	rjmp	.+12     	; 0x17f0 <fputc+0x4a>
    17e4:	e8 85       	ldd	r30, Y+8	; 0x08
    17e6:	f9 85       	ldd	r31, Y+9	; 0x09
    17e8:	81 2f       	mov	r24, r17
    17ea:	19 95       	eicall
    17ec:	89 2b       	or	r24, r25
    17ee:	29 f7       	brne	.-54     	; 0x17ba <fputc+0x14>
    17f0:	2e 81       	ldd	r18, Y+6	; 0x06
    17f2:	3f 81       	ldd	r19, Y+7	; 0x07
    17f4:	2f 5f       	subi	r18, 0xFF	; 255
    17f6:	3f 4f       	sbci	r19, 0xFF	; 255
    17f8:	3f 83       	std	Y+7, r19	; 0x07
    17fa:	2e 83       	std	Y+6, r18	; 0x06
    17fc:	81 2f       	mov	r24, r17
    17fe:	90 2f       	mov	r25, r16
    1800:	df 91       	pop	r29
    1802:	cf 91       	pop	r28
    1804:	1f 91       	pop	r17
    1806:	0f 91       	pop	r16
    1808:	08 95       	ret

0000180a <__ultoa_invert>:
    180a:	fa 01       	movw	r30, r20
    180c:	aa 27       	eor	r26, r26
    180e:	28 30       	cpi	r18, 0x08	; 8
    1810:	51 f1       	breq	.+84     	; 0x1866 <__ultoa_invert+0x5c>
    1812:	20 31       	cpi	r18, 0x10	; 16
    1814:	81 f1       	breq	.+96     	; 0x1876 <__ultoa_invert+0x6c>
    1816:	e8 94       	clt
    1818:	6f 93       	push	r22
    181a:	6e 7f       	andi	r22, 0xFE	; 254
    181c:	6e 5f       	subi	r22, 0xFE	; 254
    181e:	7f 4f       	sbci	r23, 0xFF	; 255
    1820:	8f 4f       	sbci	r24, 0xFF	; 255
    1822:	9f 4f       	sbci	r25, 0xFF	; 255
    1824:	af 4f       	sbci	r26, 0xFF	; 255
    1826:	b1 e0       	ldi	r27, 0x01	; 1
    1828:	3e d0       	rcall	.+124    	; 0x18a6 <__ultoa_invert+0x9c>
    182a:	b4 e0       	ldi	r27, 0x04	; 4
    182c:	3c d0       	rcall	.+120    	; 0x18a6 <__ultoa_invert+0x9c>
    182e:	67 0f       	add	r22, r23
    1830:	78 1f       	adc	r23, r24
    1832:	89 1f       	adc	r24, r25
    1834:	9a 1f       	adc	r25, r26
    1836:	a1 1d       	adc	r26, r1
    1838:	68 0f       	add	r22, r24
    183a:	79 1f       	adc	r23, r25
    183c:	8a 1f       	adc	r24, r26
    183e:	91 1d       	adc	r25, r1
    1840:	a1 1d       	adc	r26, r1
    1842:	6a 0f       	add	r22, r26
    1844:	71 1d       	adc	r23, r1
    1846:	81 1d       	adc	r24, r1
    1848:	91 1d       	adc	r25, r1
    184a:	a1 1d       	adc	r26, r1
    184c:	20 d0       	rcall	.+64     	; 0x188e <__ultoa_invert+0x84>
    184e:	09 f4       	brne	.+2      	; 0x1852 <__ultoa_invert+0x48>
    1850:	68 94       	set
    1852:	3f 91       	pop	r19
    1854:	2a e0       	ldi	r18, 0x0A	; 10
    1856:	26 9f       	mul	r18, r22
    1858:	11 24       	eor	r1, r1
    185a:	30 19       	sub	r19, r0
    185c:	30 5d       	subi	r19, 0xD0	; 208
    185e:	31 93       	st	Z+, r19
    1860:	de f6       	brtc	.-74     	; 0x1818 <__ultoa_invert+0xe>
    1862:	cf 01       	movw	r24, r30
    1864:	08 95       	ret
    1866:	46 2f       	mov	r20, r22
    1868:	47 70       	andi	r20, 0x07	; 7
    186a:	40 5d       	subi	r20, 0xD0	; 208
    186c:	41 93       	st	Z+, r20
    186e:	b3 e0       	ldi	r27, 0x03	; 3
    1870:	0f d0       	rcall	.+30     	; 0x1890 <__ultoa_invert+0x86>
    1872:	c9 f7       	brne	.-14     	; 0x1866 <__ultoa_invert+0x5c>
    1874:	f6 cf       	rjmp	.-20     	; 0x1862 <__ultoa_invert+0x58>
    1876:	46 2f       	mov	r20, r22
    1878:	4f 70       	andi	r20, 0x0F	; 15
    187a:	40 5d       	subi	r20, 0xD0	; 208
    187c:	4a 33       	cpi	r20, 0x3A	; 58
    187e:	18 f0       	brcs	.+6      	; 0x1886 <__ultoa_invert+0x7c>
    1880:	49 5d       	subi	r20, 0xD9	; 217
    1882:	31 fd       	sbrc	r19, 1
    1884:	40 52       	subi	r20, 0x20	; 32
    1886:	41 93       	st	Z+, r20
    1888:	02 d0       	rcall	.+4      	; 0x188e <__ultoa_invert+0x84>
    188a:	a9 f7       	brne	.-22     	; 0x1876 <__ultoa_invert+0x6c>
    188c:	ea cf       	rjmp	.-44     	; 0x1862 <__ultoa_invert+0x58>
    188e:	b4 e0       	ldi	r27, 0x04	; 4
    1890:	a6 95       	lsr	r26
    1892:	97 95       	ror	r25
    1894:	87 95       	ror	r24
    1896:	77 95       	ror	r23
    1898:	67 95       	ror	r22
    189a:	ba 95       	dec	r27
    189c:	c9 f7       	brne	.-14     	; 0x1890 <__ultoa_invert+0x86>
    189e:	00 97       	sbiw	r24, 0x00	; 0
    18a0:	61 05       	cpc	r22, r1
    18a2:	71 05       	cpc	r23, r1
    18a4:	08 95       	ret
    18a6:	9b 01       	movw	r18, r22
    18a8:	ac 01       	movw	r20, r24
    18aa:	0a 2e       	mov	r0, r26
    18ac:	06 94       	lsr	r0
    18ae:	57 95       	ror	r21
    18b0:	47 95       	ror	r20
    18b2:	37 95       	ror	r19
    18b4:	27 95       	ror	r18
    18b6:	ba 95       	dec	r27
    18b8:	c9 f7       	brne	.-14     	; 0x18ac <__ultoa_invert+0xa2>
    18ba:	62 0f       	add	r22, r18
    18bc:	73 1f       	adc	r23, r19
    18be:	84 1f       	adc	r24, r20
    18c0:	95 1f       	adc	r25, r21
    18c2:	a0 1d       	adc	r26, r0
    18c4:	08 95       	ret

000018c6 <_exit>:
    18c6:	f8 94       	cli

000018c8 <__stop_program>:
    18c8:	ff cf       	rjmp	.-2      	; 0x18c8 <__stop_program>
