<profile>

<section name = "Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_93_1'" level="0">
<item name = "Date">Mon Jul 14 02:16:42 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">CNN_HLS</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.710 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">35, 35, 0.350 us, 0.350 us, 33, 33, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_93_1">33, 33, 3, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 420, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 5, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 36, -</column>
<column name="Register">-, -, 40, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_16s_18ns_34_1_1_U402">mul_16s_18ns_34_1_1, 0, 1, 0, 5, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln93_1_fu_351_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln96_10_fu_468_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln96_11_fu_474_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln96_12_fu_480_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln96_13_fu_486_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln96_14_fu_492_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln96_15_fu_498_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln96_16_fu_504_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln96_17_fu_510_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln96_1_fu_414_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln96_2_fu_420_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln96_3_fu_426_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln96_4_fu_432_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln96_5_fu_438_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln96_6_fu_444_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln96_7_fu_450_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln96_8_fu_456_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln96_9_fu_462_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln96_fu_408_p2">+, 0, 0, 16, 16, 16</column>
<column name="avg_1_fu_516_p2">+, 0, 0, 16, 16, 16</column>
<column name="sub_ln98_1_fu_584_p2">-, 0, 0, 19, 1, 12</column>
<column name="sub_ln98_fu_547_p2">-, 0, 0, 40, 1, 33</column>
<column name="icmp_ln93_fu_345_p2">icmp, 0, 0, 14, 6, 7</column>
<column name="select_ln98_1_fu_590_p3">select, 0, 0, 11, 1, 12</column>
<column name="select_ln98_fu_573_p3">select, 0, 0, 10, 1, 11</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 6, 12</column>
<column name="hs_fu_70">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="avg_1_reg_714">16, 0, 16, 0</column>
<column name="hs_fu_70">6, 0, 6, 0</column>
<column name="i_reg_605">6, 0, 6, 0</column>
<column name="i_reg_605_pp0_iter1_reg">6, 0, 6, 0</column>
<column name="tmp_reg_719">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, CNN_Pipeline_VITIS_LOOP_93_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, CNN_Pipeline_VITIS_LOOP_93_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, CNN_Pipeline_VITIS_LOOP_93_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, CNN_Pipeline_VITIS_LOOP_93_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, CNN_Pipeline_VITIS_LOOP_93_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, CNN_Pipeline_VITIS_LOOP_93_1, return value</column>
<column name="OutPool3_address0">out, 6, ap_memory, OutPool3, array</column>
<column name="OutPool3_ce0">out, 1, ap_memory, OutPool3, array</column>
<column name="OutPool3_q0">in, 16, ap_memory, OutPool3, array</column>
<column name="OutPool3_address1">out, 6, ap_memory, OutPool3, array</column>
<column name="OutPool3_ce1">out, 1, ap_memory, OutPool3, array</column>
<column name="OutPool3_q1">in, 16, ap_memory, OutPool3, array</column>
<column name="OutPool3_1_address0">out, 6, ap_memory, OutPool3_1, array</column>
<column name="OutPool3_1_ce0">out, 1, ap_memory, OutPool3_1, array</column>
<column name="OutPool3_1_q0">in, 16, ap_memory, OutPool3_1, array</column>
<column name="OutPool3_1_address1">out, 6, ap_memory, OutPool3_1, array</column>
<column name="OutPool3_1_ce1">out, 1, ap_memory, OutPool3_1, array</column>
<column name="OutPool3_1_q1">in, 16, ap_memory, OutPool3_1, array</column>
<column name="OutPool3_2_address0">out, 6, ap_memory, OutPool3_2, array</column>
<column name="OutPool3_2_ce0">out, 1, ap_memory, OutPool3_2, array</column>
<column name="OutPool3_2_q0">in, 16, ap_memory, OutPool3_2, array</column>
<column name="OutPool3_2_address1">out, 6, ap_memory, OutPool3_2, array</column>
<column name="OutPool3_2_ce1">out, 1, ap_memory, OutPool3_2, array</column>
<column name="OutPool3_2_q1">in, 16, ap_memory, OutPool3_2, array</column>
<column name="OutPool3_3_address0">out, 6, ap_memory, OutPool3_3, array</column>
<column name="OutPool3_3_ce0">out, 1, ap_memory, OutPool3_3, array</column>
<column name="OutPool3_3_q0">in, 16, ap_memory, OutPool3_3, array</column>
<column name="OutPool3_3_address1">out, 6, ap_memory, OutPool3_3, array</column>
<column name="OutPool3_3_ce1">out, 1, ap_memory, OutPool3_3, array</column>
<column name="OutPool3_3_q1">in, 16, ap_memory, OutPool3_3, array</column>
<column name="OutPool3_4_address0">out, 6, ap_memory, OutPool3_4, array</column>
<column name="OutPool3_4_ce0">out, 1, ap_memory, OutPool3_4, array</column>
<column name="OutPool3_4_q0">in, 16, ap_memory, OutPool3_4, array</column>
<column name="OutPool3_4_address1">out, 6, ap_memory, OutPool3_4, array</column>
<column name="OutPool3_4_ce1">out, 1, ap_memory, OutPool3_4, array</column>
<column name="OutPool3_4_q1">in, 16, ap_memory, OutPool3_4, array</column>
<column name="OutPool3_5_address0">out, 6, ap_memory, OutPool3_5, array</column>
<column name="OutPool3_5_ce0">out, 1, ap_memory, OutPool3_5, array</column>
<column name="OutPool3_5_q0">in, 16, ap_memory, OutPool3_5, array</column>
<column name="OutPool3_5_address1">out, 6, ap_memory, OutPool3_5, array</column>
<column name="OutPool3_5_ce1">out, 1, ap_memory, OutPool3_5, array</column>
<column name="OutPool3_5_q1">in, 16, ap_memory, OutPool3_5, array</column>
<column name="OutPool3_6_address0">out, 6, ap_memory, OutPool3_6, array</column>
<column name="OutPool3_6_ce0">out, 1, ap_memory, OutPool3_6, array</column>
<column name="OutPool3_6_q0">in, 16, ap_memory, OutPool3_6, array</column>
<column name="OutPool3_6_address1">out, 6, ap_memory, OutPool3_6, array</column>
<column name="OutPool3_6_ce1">out, 1, ap_memory, OutPool3_6, array</column>
<column name="OutPool3_6_q1">in, 16, ap_memory, OutPool3_6, array</column>
<column name="OutPool3_7_address0">out, 6, ap_memory, OutPool3_7, array</column>
<column name="OutPool3_7_ce0">out, 1, ap_memory, OutPool3_7, array</column>
<column name="OutPool3_7_q0">in, 16, ap_memory, OutPool3_7, array</column>
<column name="OutPool3_7_address1">out, 6, ap_memory, OutPool3_7, array</column>
<column name="OutPool3_7_ce1">out, 1, ap_memory, OutPool3_7, array</column>
<column name="OutPool3_7_q1">in, 16, ap_memory, OutPool3_7, array</column>
<column name="OutPool3_8_address0">out, 6, ap_memory, OutPool3_8, array</column>
<column name="OutPool3_8_ce0">out, 1, ap_memory, OutPool3_8, array</column>
<column name="OutPool3_8_q0">in, 16, ap_memory, OutPool3_8, array</column>
<column name="OutPool3_8_address1">out, 6, ap_memory, OutPool3_8, array</column>
<column name="OutPool3_8_ce1">out, 1, ap_memory, OutPool3_8, array</column>
<column name="OutPool3_8_q1">in, 16, ap_memory, OutPool3_8, array</column>
<column name="OutPool3_9_address0">out, 6, ap_memory, OutPool3_9, array</column>
<column name="OutPool3_9_ce0">out, 1, ap_memory, OutPool3_9, array</column>
<column name="OutPool3_9_q0">in, 16, ap_memory, OutPool3_9, array</column>
<column name="OutPool3_9_address1">out, 6, ap_memory, OutPool3_9, array</column>
<column name="OutPool3_9_ce1">out, 1, ap_memory, OutPool3_9, array</column>
<column name="OutPool3_9_q1">in, 16, ap_memory, OutPool3_9, array</column>
<column name="OutGlobalAverPool1D_address0">out, 5, ap_memory, OutGlobalAverPool1D, array</column>
<column name="OutGlobalAverPool1D_ce0">out, 1, ap_memory, OutGlobalAverPool1D, array</column>
<column name="OutGlobalAverPool1D_we0">out, 1, ap_memory, OutGlobalAverPool1D, array</column>
<column name="OutGlobalAverPool1D_d0">out, 12, ap_memory, OutGlobalAverPool1D, array</column>
</table>
</item>
</section>
</profile>
