@E: CG849 :"E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v":28:0:28:0|Unexpected ) after , missing port in ANSI list
@E: CG326 :"E:\GIT\my_projects\FPGA\Verilog\tester_module\card_driver.v":13:0:140:8|Macro default_nettype cannot be used within a module

