// Seed: 3801352796
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  final begin : LABEL_0
    id_3 = 1;
  end
  assign id_4 = 1'b0;
  wand id_7 = 1;
  assign module_1.id_1 = 0;
  wand id_8;
  wire id_9;
  assign id_8 = 1'h0;
  assign id_8 = (id_6++);
  id_10 :
  assert property (@(posedge 1) 1)
  else $display;
endmodule
module module_1;
  assign id_1 = id_1 ? id_1 : 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
