Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep  4 21:20:09 2020
| Host         : DESKTOP-64JSPKI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bwt_design_wrapper_timing_summary_routed.rpt -pb bwt_design_wrapper_timing_summary_routed.pb -rpx bwt_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bwt_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1058 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 769 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 1048 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 776 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 288 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 769 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/FSM_onehot_state_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[0]_rep/Q (HIGH)

 There are 264 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[0]_rep__0/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[1]_rep__1/Q (HIGH)

 There are 264 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[2]/Q (HIGH)

 There are 264 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[3]/Q (HIGH)

 There are 264 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_b_reg[4]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_k_reg[0]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_k_reg[1]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_k_reg[2]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_k_reg[3]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_k_reg[4]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_k_reg[5]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_k_reg[6]/Q (HIGH)

 There are 768 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/counter_k_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[0][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[10][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[11][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[12][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[13][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[14][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[15][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[16][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[17][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[18][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[19][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[1][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[20][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[21][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[22][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[23][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[24][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[25][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[26][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[27][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[28][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[29][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[2][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[30][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[31][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[3][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[4][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[5][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[6][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[7][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[8][2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][0][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][0][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][0][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][1][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][2][0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][2][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][2][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][2][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][2][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][2][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][2][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/data_out_reg[9][2][7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1826 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.187        0.000                      0                13343        0.037        0.000                      0                13343        3.750        0.000                       0                  6380  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.187        0.000                      0                13167        0.037        0.000                      0                13167        3.750        0.000                       0                  6380  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.515        0.000                      0                  176        0.764        0.000                      0                  176  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[28][2][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.309ns  (logic 0.580ns (6.981%)  route 7.729ns (93.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.644     2.938    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.516     3.910    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        7.213    11.247    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/SR[0]
    SLICE_X65Y134        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[28][2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.709    12.888    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X65Y134        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[28][2][0]/C
                         clock pessimism              0.129    13.017    
                         clock uncertainty           -0.154    12.863    
    SLICE_X65Y134        FDRE (Setup_fdre_C_R)       -0.429    12.434    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[28][2][0]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                         -11.247    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[7][2][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.309ns  (logic 0.580ns (6.981%)  route 7.729ns (93.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.644     2.938    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.516     3.910    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        7.213    11.247    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/SR[0]
    SLICE_X65Y134        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[7][2][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.709    12.888    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X65Y134        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[7][2][4]/C
                         clock pessimism              0.129    13.017    
                         clock uncertainty           -0.154    12.863    
    SLICE_X65Y134        FDRE (Setup_fdre_C_R)       -0.429    12.434    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[7][2][4]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                         -11.247    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[25][2][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.280ns  (logic 0.580ns (7.005%)  route 7.700ns (92.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.644     2.938    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.516     3.910    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        7.184    11.218    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/SR[0]
    SLICE_X61Y135        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[25][2][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.709    12.888    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X61Y135        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[25][2][4]/C
                         clock pessimism              0.129    13.017    
                         clock uncertainty           -0.154    12.863    
    SLICE_X61Y135        FDRE (Setup_fdre_C_R)       -0.429    12.434    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[25][2][4]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                         -11.218    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[25][2][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.280ns  (logic 0.580ns (7.005%)  route 7.700ns (92.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.644     2.938    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.516     3.910    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        7.184    11.218    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/SR[0]
    SLICE_X61Y135        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[25][2][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.709    12.888    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X61Y135        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[25][2][7]/C
                         clock pessimism              0.129    13.017    
                         clock uncertainty           -0.154    12.863    
    SLICE_X61Y135        FDRE (Setup_fdre_C_R)       -0.429    12.434    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[25][2][7]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                         -11.218    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[28][2][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.280ns  (logic 0.580ns (7.005%)  route 7.700ns (92.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.644     2.938    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.516     3.910    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        7.184    11.218    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/SR[0]
    SLICE_X61Y135        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[28][2][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.709    12.888    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X61Y135        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[28][2][5]/C
                         clock pessimism              0.129    13.017    
                         clock uncertainty           -0.154    12.863    
    SLICE_X61Y135        FDRE (Setup_fdre_C_R)       -0.429    12.434    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[28][2][5]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                         -11.218    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[30][2][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.280ns  (logic 0.580ns (7.005%)  route 7.700ns (92.995%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.644     2.938    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.516     3.910    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        7.184    11.218    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/SR[0]
    SLICE_X61Y135        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[30][2][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.709    12.888    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X61Y135        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[30][2][5]/C
                         clock pessimism              0.129    13.017    
                         clock uncertainty           -0.154    12.863    
    SLICE_X61Y135        FDRE (Setup_fdre_C_R)       -0.429    12.434    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[30][2][5]
  -------------------------------------------------------------------
                         required time                         12.434    
                         arrival time                         -11.218    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[24][2][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.272ns  (logic 0.580ns (7.011%)  route 7.692ns (92.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.644     2.938    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.516     3.910    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        7.176    11.210    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/SR[0]
    SLICE_X57Y134        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[24][2][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.705    12.884    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X57Y134        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[24][2][2]/C
                         clock pessimism              0.129    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X57Y134        FDRE (Setup_fdre_C_R)       -0.429    12.430    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/keys_data_reg[24][2][2]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[2][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.272ns  (logic 0.580ns (7.011%)  route 7.692ns (92.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.644     2.938    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.516     3.910    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        7.176    11.210    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[1][0]_0
    SLICE_X57Y134        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.705    12.884    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/s00_axi_aclk
    SLICE_X57Y134        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[2][0]/C
                         clock pessimism              0.129    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X57Y134        FDRE (Setup_fdre_C_R)       -0.429    12.430    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[2][0]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[2][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.272ns  (logic 0.580ns (7.011%)  route 7.692ns (92.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.644     2.938    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.516     3.910    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        7.176    11.210    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[1][0]_0
    SLICE_X57Y134        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[2][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.705    12.884    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/s00_axi_aclk
    SLICE_X57Y134        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[2][4]/C
                         clock pessimism              0.129    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X57Y134        FDRE (Setup_fdre_C_R)       -0.429    12.430    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[2][4]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/sort_data_in_reg[25][2][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.272ns  (logic 0.580ns (7.011%)  route 7.692ns (92.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.644     2.938    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.516     3.910    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.034 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        7.176    11.210    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/SR[0]
    SLICE_X57Y134        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/sort_data_in_reg[25][2][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.705    12.884    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/s00_axi_aclk
    SLICE_X57Y134        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/sort_data_in_reg[25][2][7]/C
                         clock pessimism              0.129    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X57Y134        FDRE (Setup_fdre_C_R)       -0.429    12.430    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/sort_data_in_reg[25][2][7]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                  1.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[4]/sorted_array_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/genblk1[1].RAM/ram_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.633     0.969    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[4]/s00_axi_aclk
    SLICE_X43Y133        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[4]/sorted_array_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[4]/sorted_array_reg[1][0]/Q
                         net (fo=1, routed)           0.056     1.166    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/genblk1[1].RAM/ram_reg_0_1_0_5/DIA0
    SLICE_X42Y133        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/genblk1[1].RAM/ram_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.903     1.269    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/genblk1[1].RAM/ram_reg_0_1_0_5/WCLK
    SLICE_X42Y133        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/genblk1[1].RAM/ram_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.287     0.982    
    SLICE_X42Y133        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.129    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/genblk1[1].RAM/ram_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[1]/sorted_array_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[14]/genblk1[1].RAM/ram_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.660     0.996    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[1]/s00_axi_aclk
    SLICE_X59Y101        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[1]/sorted_array_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[1]/sorted_array_reg[1][0]/Q
                         net (fo=1, routed)           0.056     1.193    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[14]/genblk1[1].RAM/ram_reg_0_1_0_5/DIA0
    SLICE_X58Y101        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[14]/genblk1[1].RAM/ram_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.934     1.300    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[14]/genblk1[1].RAM/ram_reg_0_1_0_5/WCLK
    SLICE_X58Y101        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[14]/genblk1[1].RAM/ram_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.291     1.009    
    SLICE_X58Y101        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.156    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[14]/genblk1[1].RAM/ram_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/sorted_array_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/genblk1[0].RAM/ram_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.658     0.994    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aclk
    SLICE_X55Y106        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/sorted_array_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/sorted_array_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.191    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/genblk1[0].RAM/ram_reg_0_1_0_5/DIA0
    SLICE_X54Y106        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/genblk1[0].RAM/ram_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.931     1.297    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/genblk1[0].RAM/ram_reg_0_1_0_5/WCLK
    SLICE_X54Y106        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/genblk1[0].RAM/ram_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.290     1.007    
    SLICE_X54Y106        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.154    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/genblk1[0].RAM/ram_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[6]/sorted_array_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[9]/genblk1[1].RAM/ram_reg_0_1_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.635     0.971    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[6]/s00_axi_aclk
    SLICE_X43Y137        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[6]/sorted_array_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[6]/sorted_array_reg[1][6]/Q
                         net (fo=1, routed)           0.056     1.168    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[9]/genblk1[1].RAM/ram_reg_0_1_6_7/DIA0
    SLICE_X42Y137        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[9]/genblk1[1].RAM/ram_reg_0_1_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.906     1.272    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[9]/genblk1[1].RAM/ram_reg_0_1_6_7/WCLK
    SLICE_X42Y137        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[9]/genblk1[1].RAM/ram_reg_0_1_6_7/RAMA/CLK
                         clock pessimism             -0.288     0.984    
    SLICE_X42Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.131    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[9]/genblk1[1].RAM/ram_reg_0_1_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[1].RAM/ram_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.637     0.973    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/s00_axi_aclk
    SLICE_X47Y108        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[1][0]/Q
                         net (fo=1, routed)           0.056     1.170    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[1].RAM/ram_reg_0_1_0_5/DIA0
    SLICE_X46Y108        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[1].RAM/ram_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.909     1.275    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[1].RAM/ram_reg_0_1_0_5/WCLK
    SLICE_X46Y108        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[1].RAM/ram_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.289     0.986    
    SLICE_X46Y108        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.133    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[1].RAM/ram_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[2].RAM/ram_reg_0_1_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.650     0.986    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/s00_axi_aclk
    SLICE_X55Y119        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDRE (Prop_fdre_C_Q)         0.141     1.127 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[13]/sorted_array_reg[2][6]/Q
                         net (fo=1, routed)           0.056     1.183    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[2].RAM/ram_reg_0_1_6_7/DIA0
    SLICE_X54Y119        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[2].RAM/ram_reg_0_1_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.921     1.287    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[2].RAM/ram_reg_0_1_6_7/WCLK
    SLICE_X54Y119        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[2].RAM/ram_reg_0_1_6_7/RAMA/CLK
                         clock pessimism             -0.288     0.999    
    SLICE_X54Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.146    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[2]/genblk1[2].RAM/ram_reg_0_1_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.556     0.892    bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y94         FDRE                                         r  bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.115     1.148    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X38Y94         SRLC32E                                      r  bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.824     1.190    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y94         SRLC32E                                      r  bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X38Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.577     0.913    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.115     1.169    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.844     1.210    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.129    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[11]/sorted_array_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[4]/genblk1[2].RAM/ram_reg_0_1_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.357%)  route 0.264ns (61.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.634     0.970    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[11]/s00_axi_aclk
    SLICE_X50Y146        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[11]/sorted_array_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y146        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[11]/sorted_array_reg[2][1]/Q
                         net (fo=1, routed)           0.264     1.398    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[4]/genblk1[2].RAM/ram_reg_0_1_0_5/DIA1
    SLICE_X46Y140        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[4]/genblk1[2].RAM/ram_reg_0_1_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.909     1.275    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[4]/genblk1[2].RAM/ram_reg_0_1_0_5/WCLK
    SLICE_X46Y140        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[4]/genblk1[2].RAM/ram_reg_0_1_0_5/RAMA_D1/CLK
                         clock pessimism             -0.039     1.236    
    SLICE_X46Y140        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.356    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[4]/genblk1[2].RAM/ram_reg_0_1_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/genblk1[1].RAM/ram_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.630     0.966    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/s00_axi_aclk
    SLICE_X47Y119        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDCE (Prop_fdce_C_Q)         0.141     1.107 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/w_ptr_reg_reg[0]/Q
                         net (fo=55, routed)          0.241     1.348    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/genblk1[1].RAM/ram_reg_0_15_0_5/ADDRD0
    SLICE_X46Y119        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/genblk1[1].RAM/ram_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.900     1.266    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/genblk1[1].RAM/ram_reg_0_15_0_5/WCLK
    SLICE_X46Y119        RAMD32                                       r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/genblk1[1].RAM/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.287     0.979    
    SLICE_X46Y119        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.289    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/genblk1[1].RAM/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X44Y96    bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y96    bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y96    bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y96    bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y96    bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y96    bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y96    bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y100   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/check_state_reg[0][4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y100   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/check_state_reg[0][5]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y120   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[0]/genblk1[1].RAM/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y120   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[0]/genblk1[1].RAM/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y120   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[0]/genblk1[1].RAM/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y120   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[0]/genblk1[1].RAM/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y120   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[0]/genblk1[1].RAM/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y120   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[0]/genblk1[1].RAM/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y120   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[0]/genblk1[1].RAM/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y120   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[0]/genblk1[1].RAM/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y135   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[3]/genblk1[2].RAM/ram_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y135   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[3]/genblk1[2].RAM/ram_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y123   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[0]/genblk1[2].RAM/ram_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y123   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[0]/genblk1[2].RAM/ram_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y123   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[0]/genblk1[2].RAM/ram_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y102   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[15]/genblk1[1].RAM/ram_reg_0_1_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y102   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[15]/genblk1[1].RAM/ram_reg_0_1_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y102   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[15]/genblk1[1].RAM/ram_reg_0_1_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y118   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[15]/genblk1[2].RAM/ram_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y118   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[15]/genblk1[2].RAM/ram_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y118   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[15]/genblk1[2].RAM/ram_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y118   bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[15]/genblk1[2].RAM/ram_reg_0_1_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.764ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/w_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.929ns  (logic 0.580ns (7.315%)  route 7.349ns (92.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 12.812 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.644     2.938    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.516     3.910    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.034 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        6.833    10.867    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/full_reg_reg_1
    SLICE_X52Y133        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.633    12.812    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/s00_axi_aclk
    SLICE_X52Y133        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/w_ptr_reg_reg[0]/C
                         clock pessimism              0.129    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X52Y133        FDCE (Recov_fdce_C_CLR)     -0.405    12.382    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[11]/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[0]/w_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.920ns  (logic 0.580ns (7.323%)  route 7.340ns (92.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 12.880 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.644     2.938    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.516     3.910    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.034 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        6.824    10.858    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[0]/full_reg_reg_1
    SLICE_X59Y118        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[0]/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.701    12.880    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[0]/s00_axi_aclk
    SLICE_X59Y118        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[0]/w_ptr_reg_reg[2]/C
                         clock pessimism              0.129    13.009    
                         clock uncertainty           -0.154    12.855    
    SLICE_X59Y118        FDCE (Recov_fdce_C_CLR)     -0.405    12.450    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo8[0]/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/w_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.881ns  (logic 0.580ns (7.360%)  route 7.301ns (92.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 12.886 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.644     2.938    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.516     3.910    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.034 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        6.785    10.819    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/full_reg_reg_1
    SLICE_X56Y112        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.707    12.886    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/s00_axi_aclk
    SLICE_X56Y112        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/w_ptr_reg_reg[0]/C
                         clock pessimism              0.129    13.015    
                         clock uncertainty           -0.154    12.861    
    SLICE_X56Y112        FDCE (Recov_fdce_C_CLR)     -0.405    12.456    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[1]/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                         -10.819    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[12]/full_reg_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.873ns  (logic 0.580ns (7.367%)  route 7.293ns (92.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.644     2.938    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.516     3.910    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.034 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        6.776    10.811    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[12]/empty_reg_reg_0
    SLICE_X60Y120        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[12]/full_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.703    12.882    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[12]/s00_axi_aclk
    SLICE_X60Y120        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[12]/full_reg_reg/C
                         clock pessimism              0.129    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X60Y120        FDCE (Recov_fdce_C_CLR)     -0.405    12.452    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[12]/full_reg_reg
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[12]/r_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.873ns  (logic 0.580ns (7.367%)  route 7.293ns (92.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.644     2.938    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.516     3.910    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.034 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        6.776    10.811    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[12]/empty_reg_reg_0
    SLICE_X60Y120        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[12]/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.703    12.882    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[12]/s00_axi_aclk
    SLICE_X60Y120        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[12]/r_ptr_reg_reg[0]/C
                         clock pessimism              0.129    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X60Y120        FDCE (Recov_fdce_C_CLR)     -0.405    12.452    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[12]/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[13]/r_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.873ns  (logic 0.580ns (7.367%)  route 7.293ns (92.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.644     2.938    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.516     3.910    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.034 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        6.776    10.811    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[13]/full_reg_reg_1
    SLICE_X60Y120        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[13]/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.703    12.882    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[13]/s00_axi_aclk
    SLICE_X60Y120        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[13]/r_ptr_reg_reg[0]/C
                         clock pessimism              0.129    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X60Y120        FDCE (Recov_fdce_C_CLR)     -0.405    12.452    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[13]/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.644ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[12]/w_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.869ns  (logic 0.580ns (7.371%)  route 7.289ns (92.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.644     2.938    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.516     3.910    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.034 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        6.773    10.807    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[12]/empty_reg_reg_0
    SLICE_X60Y121        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[12]/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.702    12.881    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[12]/s00_axi_aclk
    SLICE_X60Y121        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[12]/w_ptr_reg_reg[0]/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X60Y121        FDCE (Recov_fdce_C_CLR)     -0.405    12.451    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo2[12]/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/w_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.867ns  (logic 0.580ns (7.372%)  route 7.287ns (92.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.644     2.938    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.516     3.910    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.034 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        6.771    10.805    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/full_reg_reg_1
    SLICE_X64Y118        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.705    12.884    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/s00_axi_aclk
    SLICE_X64Y118        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/w_ptr_reg_reg[0]/C
                         clock pessimism              0.129    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X64Y118        FDCE (Recov_fdce_C_CLR)     -0.405    12.454    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/w_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.863ns  (logic 0.580ns (7.376%)  route 7.283ns (92.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.644     2.938    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.516     3.910    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.034 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        6.767    10.801    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/full_reg_reg_1
    SLICE_X65Y118        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.705    12.884    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/s00_axi_aclk
    SLICE_X65Y118        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/w_ptr_reg_reg[1]/C
                         clock pessimism              0.129    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X65Y118        FDCE (Recov_fdce_C_CLR)     -0.405    12.454    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                         -10.801    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/r_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 0.580ns (7.382%)  route 7.277ns (92.618%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.644     2.938    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.516     3.910    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.124     4.034 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        6.761    10.795    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/full_reg_reg_1
    SLICE_X64Y111        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        1.712    12.891    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/s00_axi_aclk
    SLICE_X64Y111        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/r_ptr_reg_reg[0]/C
                         clock pessimism              0.129    13.020    
                         clock uncertainty           -0.154    12.866    
    SLICE_X64Y111        FDCE (Recov_fdce_C_CLR)     -0.405    12.461    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[0]/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  1.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.427%)  route 0.823ns (81.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.552     0.888    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.176     1.205    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.250 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        0.647     1.897    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[0]_0
    SLICE_X49Y124        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.894     1.260    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/s00_axi_aclk
    SLICE_X49Y124        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[0]/C
                         clock pessimism             -0.035     1.225    
    SLICE_X49Y124        FDCE (Remov_fdce_C_CLR)     -0.092     1.133    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.427%)  route 0.823ns (81.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.552     0.888    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.176     1.205    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.250 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        0.647     1.897    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[0]_0
    SLICE_X49Y124        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.894     1.260    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/s00_axi_aclk
    SLICE_X49Y124        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[1]/C
                         clock pessimism             -0.035     1.225    
    SLICE_X49Y124        FDCE (Remov_fdce_C_CLR)     -0.092     1.133    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.427%)  route 0.823ns (81.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.552     0.888    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.176     1.205    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.250 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        0.647     1.897    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[0]_0
    SLICE_X49Y124        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.894     1.260    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/s00_axi_aclk
    SLICE_X49Y124        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[3]/C
                         clock pessimism             -0.035     1.225    
    SLICE_X49Y124        FDCE (Remov_fdce_C_CLR)     -0.092     1.133    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.427%)  route 0.823ns (81.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.552     0.888    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.176     1.205    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.250 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        0.647     1.897    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[0]_0
    SLICE_X49Y124        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.894     1.260    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/s00_axi_aclk
    SLICE_X49Y124        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[4]/C
                         clock pessimism             -0.035     1.225    
    SLICE_X49Y124        FDCE (Remov_fdce_C_CLR)     -0.092     1.133    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo32[0]/w_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/full_reg_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.186ns (17.754%)  route 0.862ns (82.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.552     0.888    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.176     1.205    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.250 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        0.686     1.935    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/w_ptr_reg_reg[0]_0
    SLICE_X48Y120        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/full_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.899     1.265    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/s00_axi_aclk
    SLICE_X48Y120        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/full_reg_reg/C
                         clock pessimism             -0.035     1.230    
    SLICE_X48Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.138    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/full_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/empty_reg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.186ns (17.754%)  route 0.862ns (82.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.552     0.888    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.176     1.205    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.250 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        0.686     1.935    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/w_ptr_reg_reg[0]_0
    SLICE_X48Y120        FDPE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/empty_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.899     1.265    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/s00_axi_aclk
    SLICE_X48Y120        FDPE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/empty_reg_reg/C
                         clock pessimism             -0.035     1.230    
    SLICE_X48Y120        FDPE (Remov_fdpe_C_PRE)     -0.095     1.135    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo16[1]/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/w_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.186ns (16.291%)  route 0.956ns (83.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.552     0.888    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.176     1.205    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.250 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        0.780     2.029    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/empty_reg_reg_0
    SLICE_X41Y129        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.899     1.265    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/s00_axi_aclk
    SLICE_X41Y129        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/w_ptr_reg_reg[1]/C
                         clock pessimism             -0.035     1.230    
    SLICE_X41Y129        FDCE (Remov_fdce_C_CLR)     -0.092     1.138    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/full_reg_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.186ns (16.229%)  route 0.960ns (83.770%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.552     0.888    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.176     1.205    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.250 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        0.784     2.034    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/empty_reg_reg_0
    SLICE_X40Y129        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/full_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.899     1.265    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/s00_axi_aclk
    SLICE_X40Y129        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/full_reg_reg/C
                         clock pessimism             -0.035     1.230    
    SLICE_X40Y129        FDCE (Remov_fdce_C_CLR)     -0.092     1.138    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/full_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/w_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.186ns (16.229%)  route 0.960ns (83.770%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.552     0.888    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.176     1.205    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.250 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        0.784     2.034    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/empty_reg_reg_0
    SLICE_X40Y129        FDCE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.899     1.265    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/s00_axi_aclk
    SLICE_X40Y129        FDCE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/w_ptr_reg_reg[0]/C
                         clock pessimism             -0.035     1.230    
    SLICE_X40Y129        FDCE (Remov_fdce_C_CLR)     -0.092     1.138    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/empty_reg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.186ns (16.229%)  route 0.960ns (83.770%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.552     0.888    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y84         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.176     1.205    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/s00_axi_aresetn
    SLICE_X40Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.250 f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/stage2[14]/axi_awready_i_1/O
                         net (fo=2948, routed)        0.784     2.034    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/empty_reg_reg_0
    SLICE_X40Y129        FDPE                                         f  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/empty_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6380, routed)        0.899     1.265    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/s00_axi_aclk
    SLICE_X40Y129        FDPE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/empty_reg_reg/C
                         clock pessimism             -0.035     1.230    
    SLICE_X40Y129        FDPE (Remov_fdpe_C_PRE)     -0.095     1.135    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/build_sa/merge_sort/fifo4[5]/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.899    





