-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_stream_accel is
generic (
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_WVALID : IN STD_LOGIC;
    s_axi_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_RREADY : IN STD_LOGIC;
    s_axi_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of cnn_stream_accel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cnn_stream_accel_cnn_stream_accel,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.280380,HLS_SYN_LAT=47267,HLS_SYN_TPT=none,HLS_SYN_MEM=122,HLS_SYN_DSP=0,HLS_SYN_FF=34853,HLS_SYN_LUT=31974,HLS_VERSION=2020_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_437F0000 : STD_LOGIC_VECTOR (31 downto 0) := "01000011011111110000000000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_484 : STD_LOGIC_VECTOR (10 downto 0) := "10010000100";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_22 : STD_LOGIC_VECTOR (5 downto 0) := "100010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal in_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln27_fu_500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal icmp_ln40_reg_995 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp4_iter2 : STD_LOGIC := '0';
    signal icmp_ln40_reg_995_pp4_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_337 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_reg_348 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_reg_359 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten7_reg_381 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_reg_392 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_reg_403 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten15_reg_414 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_1_reg_425 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_1_reg_436 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_2_reg_447 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln27_1_fu_494_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln27_reg_865 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln27_fu_518_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln27_reg_869 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln27_1_fu_526_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln27_1_reg_874 : STD_LOGIC_VECTOR (4 downto 0);
    signal temp_in_data_V_reg_881 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln28_fu_538_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_49_fu_586_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln16_2_fu_603_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal ap_block_state7_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state8_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state9_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_state10_pp2_stage0_iter3 : BOOLEAN;
    signal ap_block_state11_pp2_stage0_iter4 : BOOLEAN;
    signal ap_block_state12_pp2_stage0_iter5 : BOOLEAN;
    signal ap_block_state13_pp2_stage0_iter6 : BOOLEAN;
    signal ap_block_state14_pp2_stage0_iter7 : BOOLEAN;
    signal ap_block_state15_pp2_stage0_iter8 : BOOLEAN;
    signal ap_block_state16_pp2_stage0_iter9 : BOOLEAN;
    signal ap_block_state17_pp2_stage0_iter10 : BOOLEAN;
    signal ap_block_state18_pp2_stage0_iter11 : BOOLEAN;
    signal ap_block_state19_pp2_stage0_iter12 : BOOLEAN;
    signal ap_block_state20_pp2_stage0_iter13 : BOOLEAN;
    signal ap_block_state21_pp2_stage0_iter14 : BOOLEAN;
    signal ap_block_state22_pp2_stage0_iter15 : BOOLEAN;
    signal ap_block_state23_pp2_stage0_iter16 : BOOLEAN;
    signal ap_block_state24_pp2_stage0_iter17 : BOOLEAN;
    signal ap_block_state25_pp2_stage0_iter18 : BOOLEAN;
    signal ap_block_state26_pp2_stage0_iter19 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal icmp_ln16_fu_609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_904 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_904_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_904_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_904_pp2_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_904_pp2_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_904_pp2_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_904_pp2_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_904_pp2_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_904_pp2_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_904_pp2_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_904_pp2_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_904_pp2_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_904_pp2_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_904_pp2_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_904_pp2_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_904_pp2_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_904_pp2_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_904_pp2_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln16_reg_904_pp2_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln16_fu_627_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln16_reg_908 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln16_1_fu_635_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln16_1_reg_914 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln16_1_fu_651_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln16_1_reg_921 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln18_fu_657_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln22_3_fu_738_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln22_3_reg_937 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln22_3_reg_937_pp2_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln22_3_reg_937_pp2_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln22_3_reg_937_pp2_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln22_3_reg_937_pp2_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln22_3_reg_937_pp2_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln22_3_reg_937_pp2_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln22_3_reg_937_pp2_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln22_3_reg_937_pp2_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln22_3_reg_937_pp2_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln22_3_reg_937_pp2_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln22_3_reg_937_pp2_iter12_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln22_3_reg_937_pp2_iter13_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln22_3_reg_937_pp2_iter14_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln22_3_reg_937_pp2_iter15_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln22_3_reg_937_pp2_iter16_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln22_3_reg_937_pp2_iter17_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln22_3_reg_937_pp2_iter18_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal img_buffer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal img_buffer_load_reg_942 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal grp_fu_489_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv4_i_i_reg_947 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp2_iter18 : STD_LOGIC := '0';
    signal add_ln96_1_fu_748_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal ap_block_state28_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state29_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_state30_pp3_stage0_iter2 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal icmp_ln96_fu_754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln96_reg_957 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln96_reg_957_pp3_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln96_fu_772_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln96_reg_961 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln96_1_fu_780_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln96_1_reg_966 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln98_fu_788_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln100_2_fu_827_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_2_reg_978 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln40_fu_832_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal ap_block_state33_pp4_stage0_iter0 : BOOLEAN;
    signal ap_block_state34_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_state34_io : BOOLEAN;
    signal ap_block_state35_pp4_stage0_iter2 : BOOLEAN;
    signal ap_block_state35_io : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal icmp_ln40_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_out_last_V_fu_849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_out_last_V_reg_1004 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state7 : STD_LOGIC;
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter19 : STD_LOGIC := '0';
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_exit_iter0_state28 : STD_LOGIC;
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal grp_dataflow_section_fu_458_ap_ready : STD_LOGIC;
    signal grp_dataflow_section_fu_458_ap_done : STD_LOGIC;
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_condition_pp4_exit_iter0_state33 : STD_LOGIC;
    signal pad_img0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pad_img0_ce0 : STD_LOGIC;
    signal pad_img0_we0 : STD_LOGIC;
    signal pad_img0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img0_ce1 : STD_LOGIC;
    signal pad_img0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pad_img1_ce0 : STD_LOGIC;
    signal pad_img1_we0 : STD_LOGIC;
    signal pad_img1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img1_ce1 : STD_LOGIC;
    signal pad_img1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pad_img2_ce0 : STD_LOGIC;
    signal pad_img2_we0 : STD_LOGIC;
    signal pad_img2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img2_ce1 : STD_LOGIC;
    signal pad_img2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal pad_img3_ce0 : STD_LOGIC;
    signal pad_img3_we0 : STD_LOGIC;
    signal pad_img3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pad_img3_ce1 : STD_LOGIC;
    signal pad_img3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal img_buffer_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal img_buffer_ce0 : STD_LOGIC;
    signal img_buffer_we0 : STD_LOGIC;
    signal img_buffer_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_buffer_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal output_buffer_ce0 : STD_LOGIC;
    signal output_buffer_we0 : STD_LOGIC;
    signal output_buffer_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_buffer_ce1 : STD_LOGIC;
    signal output_buffer_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_section_fu_458_ap_start : STD_LOGIC;
    signal grp_dataflow_section_fu_458_ap_idle : STD_LOGIC;
    signal grp_dataflow_section_fu_458_pad_img0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dataflow_section_fu_458_pad_img0_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_458_pad_img0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dataflow_section_fu_458_pad_img0_ce1 : STD_LOGIC;
    signal grp_dataflow_section_fu_458_pad_img1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dataflow_section_fu_458_pad_img1_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_458_pad_img1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dataflow_section_fu_458_pad_img1_ce1 : STD_LOGIC;
    signal grp_dataflow_section_fu_458_pad_img2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dataflow_section_fu_458_pad_img2_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_458_pad_img2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dataflow_section_fu_458_pad_img2_ce1 : STD_LOGIC;
    signal grp_dataflow_section_fu_458_pad_img3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dataflow_section_fu_458_pad_img3_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_458_pad_img3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_dataflow_section_fu_458_pad_img3_ce1 : STD_LOGIC;
    signal grp_dataflow_section_fu_458_prediction_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_section_fu_458_prediction_ce0 : STD_LOGIC;
    signal grp_dataflow_section_fu_458_prediction_we0 : STD_LOGIC;
    signal grp_dataflow_section_fu_458_prediction_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_section_fu_458_prediction_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dataflow_section_fu_458_prediction_ce1 : STD_LOGIC;
    signal grp_dataflow_section_fu_458_grp_fu_489_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_section_fu_458_grp_fu_489_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_section_fu_458_grp_fu_489_p_dout0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dataflow_section_fu_458_grp_fu_489_p_ce : STD_LOGIC;
    signal ap_phi_mux_i_phi_fu_352_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_48_reg_370 : STD_LOGIC_VECTOR (10 downto 0);
    signal exitcond15210_fu_592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_phi_mux_r_phi_fu_396_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal ap_phi_mux_i_1_phi_fu_429_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal grp_dataflow_section_fu_458_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal zext_ln32_2_fu_577_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_fu_598_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln22_4_fu_724_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln22_6_fu_744_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_fu_844_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp4_stage0_01001 : BOOLEAN;
    signal grp_fu_489_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_489_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln2826_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln27_fu_506_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_fu_551_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_fu_544_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln32_fu_558_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln32_fu_562_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln32_1_fu_568_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln32_fu_571_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln18_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln16_fu_615_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln16_2_fu_643_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_66_fu_670_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_65_fu_663_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln22_fu_677_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_67_fu_687_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_68_fu_698_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln22_1_fu_694_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln22_2_fu_705_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln22_fu_681_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln22_3_fu_715_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln22_2_fu_718_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln22_fu_729_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln22_1_fu_709_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln22_5_fu_734_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln98_fu_766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln96_fu_760_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_70_fu_801_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_69_fu_794_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln100_fu_808_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln100_fu_812_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln100_1_fu_818_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln100_1_fu_821_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_489_ce : STD_LOGIC;
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal regslice_both_out_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal in_stream_TVALID_int_regslice : STD_LOGIC;
    signal in_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_in_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_in_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_dest_V_U_ack_in : STD_LOGIC;
    signal out_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal out_stream_TVALID_int_regslice : STD_LOGIC;
    signal out_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_stream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component cnn_stream_accel_dataflow_section IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pad_img0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pad_img0_ce0 : OUT STD_LOGIC;
        pad_img0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pad_img0_ce1 : OUT STD_LOGIC;
        pad_img0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pad_img1_ce0 : OUT STD_LOGIC;
        pad_img1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pad_img1_ce1 : OUT STD_LOGIC;
        pad_img1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pad_img2_ce0 : OUT STD_LOGIC;
        pad_img2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pad_img2_ce1 : OUT STD_LOGIC;
        pad_img2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pad_img3_ce0 : OUT STD_LOGIC;
        pad_img3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pad_img3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        pad_img3_ce1 : OUT STD_LOGIC;
        pad_img3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        prediction_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        prediction_ce0 : OUT STD_LOGIC;
        prediction_we0 : OUT STD_LOGIC;
        prediction_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        prediction_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        prediction_ce1 : OUT STD_LOGIC;
        prediction_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_489_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_489_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_489_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_489_p_ce : OUT STD_LOGIC );
    end component;


    component cnn_stream_accel_fdiv_32ns_32ns_32_16_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_stream_accel_pad_img0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_stream_accel_img_buffer IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_stream_accel_output_buffer IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_stream_accel_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component cnn_stream_accel_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    CTRL_s_axi_U : component cnn_stream_accel_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_AWVALID,
        AWREADY => s_axi_CTRL_AWREADY,
        AWADDR => s_axi_CTRL_AWADDR,
        WVALID => s_axi_CTRL_WVALID,
        WREADY => s_axi_CTRL_WREADY,
        WDATA => s_axi_CTRL_WDATA,
        WSTRB => s_axi_CTRL_WSTRB,
        ARVALID => s_axi_CTRL_ARVALID,
        ARREADY => s_axi_CTRL_ARREADY,
        ARADDR => s_axi_CTRL_ARADDR,
        RVALID => s_axi_CTRL_RVALID,
        RREADY => s_axi_CTRL_RREADY,
        RDATA => s_axi_CTRL_RDATA,
        RRESP => s_axi_CTRL_RRESP,
        BVALID => s_axi_CTRL_BVALID,
        BREADY => s_axi_CTRL_BREADY,
        BRESP => s_axi_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    pad_img0_U : component cnn_stream_accel_pad_img0
    generic map (
        DataWidth => 32,
        AddressRange => 1156,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pad_img0_address0,
        ce0 => pad_img0_ce0,
        we0 => pad_img0_we0,
        d0 => pad_img0_d0,
        q0 => pad_img0_q0,
        address1 => grp_dataflow_section_fu_458_pad_img0_address1,
        ce1 => pad_img0_ce1,
        q1 => pad_img0_q1);

    pad_img1_U : component cnn_stream_accel_pad_img0
    generic map (
        DataWidth => 32,
        AddressRange => 1156,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pad_img1_address0,
        ce0 => pad_img1_ce0,
        we0 => pad_img1_we0,
        d0 => pad_img0_q0,
        q0 => pad_img1_q0,
        address1 => grp_dataflow_section_fu_458_pad_img1_address1,
        ce1 => pad_img1_ce1,
        q1 => pad_img1_q1);

    pad_img2_U : component cnn_stream_accel_pad_img0
    generic map (
        DataWidth => 32,
        AddressRange => 1156,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pad_img2_address0,
        ce0 => pad_img2_ce0,
        we0 => pad_img2_we0,
        d0 => pad_img0_q0,
        q0 => pad_img2_q0,
        address1 => grp_dataflow_section_fu_458_pad_img2_address1,
        ce1 => pad_img2_ce1,
        q1 => pad_img2_q1);

    pad_img3_U : component cnn_stream_accel_pad_img0
    generic map (
        DataWidth => 32,
        AddressRange => 1156,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pad_img3_address0,
        ce0 => pad_img3_ce0,
        we0 => pad_img3_we0,
        d0 => pad_img0_q0,
        q0 => pad_img3_q0,
        address1 => grp_dataflow_section_fu_458_pad_img3_address1,
        ce1 => pad_img3_ce1,
        q1 => pad_img3_q1);

    img_buffer_U : component cnn_stream_accel_img_buffer
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => img_buffer_address0,
        ce0 => img_buffer_ce0,
        we0 => img_buffer_we0,
        d0 => img_buffer_d0,
        q0 => img_buffer_q0);

    output_buffer_U : component cnn_stream_accel_output_buffer
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_buffer_address0,
        ce0 => output_buffer_ce0,
        we0 => output_buffer_we0,
        d0 => grp_dataflow_section_fu_458_prediction_d0,
        q0 => output_buffer_q0,
        address1 => grp_dataflow_section_fu_458_prediction_address1,
        ce1 => output_buffer_ce1,
        q1 => output_buffer_q1);

    grp_dataflow_section_fu_458 : component cnn_stream_accel_dataflow_section
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dataflow_section_fu_458_ap_start,
        ap_done => grp_dataflow_section_fu_458_ap_done,
        ap_idle => grp_dataflow_section_fu_458_ap_idle,
        ap_ready => grp_dataflow_section_fu_458_ap_ready,
        pad_img0_address0 => grp_dataflow_section_fu_458_pad_img0_address0,
        pad_img0_ce0 => grp_dataflow_section_fu_458_pad_img0_ce0,
        pad_img0_q0 => pad_img0_q0,
        pad_img0_address1 => grp_dataflow_section_fu_458_pad_img0_address1,
        pad_img0_ce1 => grp_dataflow_section_fu_458_pad_img0_ce1,
        pad_img0_q1 => pad_img0_q1,
        pad_img1_address0 => grp_dataflow_section_fu_458_pad_img1_address0,
        pad_img1_ce0 => grp_dataflow_section_fu_458_pad_img1_ce0,
        pad_img1_q0 => pad_img1_q0,
        pad_img1_address1 => grp_dataflow_section_fu_458_pad_img1_address1,
        pad_img1_ce1 => grp_dataflow_section_fu_458_pad_img1_ce1,
        pad_img1_q1 => pad_img1_q1,
        pad_img2_address0 => grp_dataflow_section_fu_458_pad_img2_address0,
        pad_img2_ce0 => grp_dataflow_section_fu_458_pad_img2_ce0,
        pad_img2_q0 => pad_img2_q0,
        pad_img2_address1 => grp_dataflow_section_fu_458_pad_img2_address1,
        pad_img2_ce1 => grp_dataflow_section_fu_458_pad_img2_ce1,
        pad_img2_q1 => pad_img2_q1,
        pad_img3_address0 => grp_dataflow_section_fu_458_pad_img3_address0,
        pad_img3_ce0 => grp_dataflow_section_fu_458_pad_img3_ce0,
        pad_img3_q0 => pad_img3_q0,
        pad_img3_address1 => grp_dataflow_section_fu_458_pad_img3_address1,
        pad_img3_ce1 => grp_dataflow_section_fu_458_pad_img3_ce1,
        pad_img3_q1 => pad_img3_q1,
        prediction_address0 => grp_dataflow_section_fu_458_prediction_address0,
        prediction_ce0 => grp_dataflow_section_fu_458_prediction_ce0,
        prediction_we0 => grp_dataflow_section_fu_458_prediction_we0,
        prediction_d0 => grp_dataflow_section_fu_458_prediction_d0,
        prediction_address1 => grp_dataflow_section_fu_458_prediction_address1,
        prediction_ce1 => grp_dataflow_section_fu_458_prediction_ce1,
        prediction_q1 => output_buffer_q1,
        grp_fu_489_p_din0 => grp_dataflow_section_fu_458_grp_fu_489_p_din0,
        grp_fu_489_p_din1 => grp_dataflow_section_fu_458_grp_fu_489_p_din1,
        grp_fu_489_p_dout0 => grp_dataflow_section_fu_458_grp_fu_489_p_dout0,
        grp_fu_489_p_ce => grp_dataflow_section_fu_458_grp_fu_489_p_ce);

    fdiv_32ns_32ns_32_16_no_dsp_1_U116 : component cnn_stream_accel_fdiv_32ns_32ns_32_16_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_489_p0,
        din1 => grp_fu_489_p1,
        ce => grp_fu_489_ce,
        dout => grp_fu_489_p2);

    regslice_both_in_stream_V_data_V_U : component cnn_stream_accel_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDATA,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_data_V_U_ack_in,
        data_out => in_stream_TDATA_int_regslice,
        vld_out => in_stream_TVALID_int_regslice,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_data_V_U_apdone_blk);

    regslice_both_in_stream_V_keep_V_U : component cnn_stream_accel_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TKEEP,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_keep_V_U_ack_in,
        data_out => in_stream_TKEEP_int_regslice,
        vld_out => regslice_both_in_stream_V_keep_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_keep_V_U_apdone_blk);

    regslice_both_in_stream_V_strb_V_U : component cnn_stream_accel_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TSTRB,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_strb_V_U_ack_in,
        data_out => in_stream_TSTRB_int_regslice,
        vld_out => regslice_both_in_stream_V_strb_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_strb_V_U_apdone_blk);

    regslice_both_in_stream_V_user_V_U : component cnn_stream_accel_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TUSER,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_user_V_U_ack_in,
        data_out => in_stream_TUSER_int_regslice,
        vld_out => regslice_both_in_stream_V_user_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_user_V_U_apdone_blk);

    regslice_both_in_stream_V_last_V_U : component cnn_stream_accel_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TLAST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_last_V_U_ack_in,
        data_out => in_stream_TLAST_int_regslice,
        vld_out => regslice_both_in_stream_V_last_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_last_V_U_apdone_blk);

    regslice_both_in_stream_V_id_V_U : component cnn_stream_accel_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TID,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_id_V_U_ack_in,
        data_out => in_stream_TID_int_regslice,
        vld_out => regslice_both_in_stream_V_id_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_id_V_U_apdone_blk);

    regslice_both_in_stream_V_dest_V_U : component cnn_stream_accel_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDEST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_dest_V_U_ack_in,
        data_out => in_stream_TDEST_int_regslice,
        vld_out => regslice_both_in_stream_V_dest_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_dest_V_U_apdone_blk);

    regslice_both_out_stream_V_data_V_U : component cnn_stream_accel_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TDATA_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => out_stream_TREADY_int_regslice,
        data_out => out_stream_TDATA,
        vld_out => regslice_both_out_stream_V_data_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_data_V_U_apdone_blk);

    regslice_both_out_stream_V_keep_V_U : component cnn_stream_accel_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv4_F,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_keep_V_U_ack_in_dummy,
        data_out => out_stream_TKEEP,
        vld_out => regslice_both_out_stream_V_keep_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_keep_V_U_apdone_blk);

    regslice_both_out_stream_V_strb_V_U : component cnn_stream_accel_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv4_F,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_strb_V_U_ack_in_dummy,
        data_out => out_stream_TSTRB,
        vld_out => regslice_both_out_stream_V_strb_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_strb_V_U_apdone_blk);

    regslice_both_out_stream_V_user_V_U : component cnn_stream_accel_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_0,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_user_V_U_ack_in_dummy,
        data_out => out_stream_TUSER,
        vld_out => regslice_both_out_stream_V_user_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_user_V_U_apdone_blk);

    regslice_both_out_stream_V_last_V_U : component cnn_stream_accel_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => temp_out_last_V_reg_1004,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_last_V_U_ack_in_dummy,
        data_out => out_stream_TLAST,
        vld_out => regslice_both_out_stream_V_last_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_last_V_U_apdone_blk);

    regslice_both_out_stream_V_id_V_U : component cnn_stream_accel_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_0,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_id_V_U_ack_in_dummy,
        data_out => out_stream_TID,
        vld_out => regslice_both_out_stream_V_id_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_id_V_U_apdone_blk);

    regslice_both_out_stream_V_dest_V_U : component cnn_stream_accel_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_0,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_dest_V_U_ack_in_dummy,
        data_out => out_stream_TDEST,
        vld_out => regslice_both_out_stream_V_dest_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state7) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state7)) then 
                        ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state7);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter10 <= ap_enable_reg_pp2_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter11 <= ap_enable_reg_pp2_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter12 <= ap_enable_reg_pp2_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter13 <= ap_enable_reg_pp2_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter14 <= ap_enable_reg_pp2_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter15 <= ap_enable_reg_pp2_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter16 <= ap_enable_reg_pp2_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter17 <= ap_enable_reg_pp2_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter18 <= ap_enable_reg_pp2_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter19 <= ap_enable_reg_pp2_iter18;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_enable_reg_pp2_iter19 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter9 <= ap_enable_reg_pp2_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state28) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp3_exit_iter0_state28)) then 
                        ap_enable_reg_pp3_iter1 <= (ap_const_logic_1 xor ap_condition_pp3_exit_iter0_state28);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state33))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif (((grp_dataflow_section_fu_458_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp4_exit_iter0_state33)) then 
                        ap_enable_reg_pp4_iter1 <= (ap_const_logic_1 xor ap_condition_pp4_exit_iter0_state33);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp4_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
                elsif (((grp_dataflow_section_fu_458_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                    ap_enable_reg_pp4_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dataflow_section_fu_458_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dataflow_section_fu_458_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                    grp_dataflow_section_fu_458_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dataflow_section_fu_458_ap_ready = ap_const_logic_1)) then 
                    grp_dataflow_section_fu_458_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c_reg_403_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                c_reg_403 <= ap_const_lv5_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln16_fu_609_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
                c_reg_403 <= add_ln18_fu_657_p2;
            end if; 
        end if;
    end process;

    empty_48_reg_370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                empty_48_reg_370 <= ap_const_lv11_0;
            elsif (((exitcond15210_fu_592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                empty_48_reg_370 <= empty_49_fu_586_p2;
            end if; 
        end if;
    end process;

    i_1_reg_425_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                i_1_reg_425 <= ap_const_lv6_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln96_reg_957 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                i_1_reg_425 <= select_ln96_1_reg_966;
            end if; 
        end if;
    end process;

    i_2_reg_447_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_dataflow_section_fu_458_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                i_2_reg_447 <= ap_const_lv4_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln40_fu_838_p2 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                i_2_reg_447 <= add_ln40_fu_832_p2;
            end if; 
        end if;
    end process;

    i_reg_348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln27_reg_865 = ap_const_lv1_0))) then 
                i_reg_348 <= select_ln27_1_reg_874;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_reg_348 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    indvar_flatten15_reg_414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                indvar_flatten15_reg_414 <= ap_const_lv11_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln96_fu_754_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                indvar_flatten15_reg_414 <= add_ln96_1_fu_748_p2;
            end if; 
        end if;
    end process;

    indvar_flatten7_reg_381_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                indvar_flatten7_reg_381 <= ap_const_lv10_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln16_fu_609_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
                indvar_flatten7_reg_381 <= add_ln16_2_fu_603_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_337_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_fu_500_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten_reg_337 <= add_ln27_1_fu_494_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten_reg_337 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    j_1_reg_436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                j_1_reg_436 <= ap_const_lv6_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln96_fu_754_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                j_1_reg_436 <= add_ln98_fu_788_p2;
            end if; 
        end if;
    end process;

    j_reg_359_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_fu_500_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                j_reg_359 <= add_ln28_fu_538_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                j_reg_359 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    r_reg_392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                r_reg_392 <= ap_const_lv5_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (icmp_ln16_reg_904 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                r_reg_392 <= select_ln16_1_reg_914;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln16_fu_609_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                add_ln16_1_reg_921 <= add_ln16_1_fu_651_p2;
                select_ln16_reg_908 <= select_ln16_fu_627_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln16_reg_904 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                add_ln22_3_reg_937 <= add_ln22_3_fu_738_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp2_stage0_11001)) then
                add_ln22_3_reg_937_pp2_iter10_reg <= add_ln22_3_reg_937_pp2_iter9_reg;
                add_ln22_3_reg_937_pp2_iter11_reg <= add_ln22_3_reg_937_pp2_iter10_reg;
                add_ln22_3_reg_937_pp2_iter12_reg <= add_ln22_3_reg_937_pp2_iter11_reg;
                add_ln22_3_reg_937_pp2_iter13_reg <= add_ln22_3_reg_937_pp2_iter12_reg;
                add_ln22_3_reg_937_pp2_iter14_reg <= add_ln22_3_reg_937_pp2_iter13_reg;
                add_ln22_3_reg_937_pp2_iter15_reg <= add_ln22_3_reg_937_pp2_iter14_reg;
                add_ln22_3_reg_937_pp2_iter16_reg <= add_ln22_3_reg_937_pp2_iter15_reg;
                add_ln22_3_reg_937_pp2_iter17_reg <= add_ln22_3_reg_937_pp2_iter16_reg;
                add_ln22_3_reg_937_pp2_iter18_reg <= add_ln22_3_reg_937_pp2_iter17_reg;
                add_ln22_3_reg_937_pp2_iter2_reg <= add_ln22_3_reg_937;
                add_ln22_3_reg_937_pp2_iter3_reg <= add_ln22_3_reg_937_pp2_iter2_reg;
                add_ln22_3_reg_937_pp2_iter4_reg <= add_ln22_3_reg_937_pp2_iter3_reg;
                add_ln22_3_reg_937_pp2_iter5_reg <= add_ln22_3_reg_937_pp2_iter4_reg;
                add_ln22_3_reg_937_pp2_iter6_reg <= add_ln22_3_reg_937_pp2_iter5_reg;
                add_ln22_3_reg_937_pp2_iter7_reg <= add_ln22_3_reg_937_pp2_iter6_reg;
                add_ln22_3_reg_937_pp2_iter8_reg <= add_ln22_3_reg_937_pp2_iter7_reg;
                add_ln22_3_reg_937_pp2_iter9_reg <= add_ln22_3_reg_937_pp2_iter8_reg;
                icmp_ln16_reg_904_pp2_iter10_reg <= icmp_ln16_reg_904_pp2_iter9_reg;
                icmp_ln16_reg_904_pp2_iter11_reg <= icmp_ln16_reg_904_pp2_iter10_reg;
                icmp_ln16_reg_904_pp2_iter12_reg <= icmp_ln16_reg_904_pp2_iter11_reg;
                icmp_ln16_reg_904_pp2_iter13_reg <= icmp_ln16_reg_904_pp2_iter12_reg;
                icmp_ln16_reg_904_pp2_iter14_reg <= icmp_ln16_reg_904_pp2_iter13_reg;
                icmp_ln16_reg_904_pp2_iter15_reg <= icmp_ln16_reg_904_pp2_iter14_reg;
                icmp_ln16_reg_904_pp2_iter16_reg <= icmp_ln16_reg_904_pp2_iter15_reg;
                icmp_ln16_reg_904_pp2_iter17_reg <= icmp_ln16_reg_904_pp2_iter16_reg;
                icmp_ln16_reg_904_pp2_iter18_reg <= icmp_ln16_reg_904_pp2_iter17_reg;
                icmp_ln16_reg_904_pp2_iter2_reg <= icmp_ln16_reg_904_pp2_iter1_reg;
                icmp_ln16_reg_904_pp2_iter3_reg <= icmp_ln16_reg_904_pp2_iter2_reg;
                icmp_ln16_reg_904_pp2_iter4_reg <= icmp_ln16_reg_904_pp2_iter3_reg;
                icmp_ln16_reg_904_pp2_iter5_reg <= icmp_ln16_reg_904_pp2_iter4_reg;
                icmp_ln16_reg_904_pp2_iter6_reg <= icmp_ln16_reg_904_pp2_iter5_reg;
                icmp_ln16_reg_904_pp2_iter7_reg <= icmp_ln16_reg_904_pp2_iter6_reg;
                icmp_ln16_reg_904_pp2_iter8_reg <= icmp_ln16_reg_904_pp2_iter7_reg;
                icmp_ln16_reg_904_pp2_iter9_reg <= icmp_ln16_reg_904_pp2_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter18 = ap_const_logic_1) and (icmp_ln16_reg_904_pp2_iter17_reg = ap_const_lv1_0))) then
                conv4_i_i_reg_947 <= grp_fu_489_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                icmp_ln16_reg_904 <= icmp_ln16_fu_609_p2;
                icmp_ln16_reg_904_pp2_iter1_reg <= icmp_ln16_reg_904;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln27_reg_865 <= icmp_ln27_fu_500_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                icmp_ln40_reg_995 <= icmp_ln40_fu_838_p2;
                icmp_ln40_reg_995_pp4_iter1_reg <= icmp_ln40_reg_995;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                icmp_ln96_reg_957 <= icmp_ln96_fu_754_p2;
                icmp_ln96_reg_957_pp3_iter1_reg <= icmp_ln96_reg_957;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (icmp_ln16_reg_904_pp2_iter1_reg = ap_const_lv1_0))) then
                img_buffer_load_reg_942 <= img_buffer_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln16_fu_609_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                select_ln16_1_reg_914 <= select_ln16_1_fu_635_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_fu_500_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln27_1_reg_874 <= select_ln27_1_fu_526_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_fu_500_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln27_reg_869 <= select_ln27_fu_518_p3;
                temp_in_data_V_reg_881 <= in_stream_TDATA_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln96_fu_754_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                select_ln96_1_reg_966 <= select_ln96_1_fu_780_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln96_fu_754_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                select_ln96_reg_961 <= select_ln96_fu_772_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln40_fu_838_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                temp_out_last_V_reg_1004 <= temp_out_last_V_fu_849_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln96_reg_957 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                    zext_ln100_2_reg_978(10 downto 0) <= zext_ln100_2_fu_827_p1(10 downto 0);
            end if;
        end if;
    end process;
    zext_ln100_2_reg_978(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, icmp_ln27_fu_500_p2, ap_enable_reg_pp4_iter1, ap_enable_reg_pp4_iter2, ap_CS_fsm_state5, ap_enable_reg_pp2_iter0, icmp_ln16_fu_609_p2, ap_enable_reg_pp2_iter18, ap_enable_reg_pp3_iter0, icmp_ln96_fu_754_p2, ap_enable_reg_pp4_iter0, icmp_ln40_fu_838_p2, ap_block_pp0_stage0_subdone, ap_block_pp2_stage0_subdone, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter19, ap_block_pp3_stage0_subdone, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter2, ap_CS_fsm_state32, grp_dataflow_section_fu_458_ap_done, ap_block_pp4_stage0_subdone, exitcond15210_fu_592_p2, ap_CS_fsm_state36, regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((icmp_ln27_fu_500_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((icmp_ln27_fu_500_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((exitcond15210_fu_592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (icmp_ln16_fu_609_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter19 = ap_const_logic_1) and (ap_enable_reg_pp2_iter18 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter19 = ap_const_logic_1) and (ap_enable_reg_pp2_iter18 = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (icmp_ln16_fu_609_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
            when ap_ST_fsm_pp3_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (icmp_ln96_fu_754_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (icmp_ln96_fu_754_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((grp_dataflow_section_fu_458_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_pp4_stage0 => 
                if ((not(((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (icmp_ln40_fu_838_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif ((((ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (icmp_ln40_fu_838_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_state36 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state36) and (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    add_ln100_1_fu_821_p2 <= std_logic_vector(unsigned(add_ln100_fu_812_p2) + unsigned(zext_ln100_1_fu_818_p1));
    add_ln100_fu_812_p2 <= std_logic_vector(unsigned(tmp_69_fu_794_p3) + unsigned(zext_ln100_fu_808_p1));
    add_ln16_1_fu_651_p2 <= std_logic_vector(unsigned(ap_phi_mux_r_phi_fu_396_p4) + unsigned(select_ln16_2_fu_643_p3));
    add_ln16_2_fu_603_p2 <= std_logic_vector(unsigned(indvar_flatten7_reg_381) + unsigned(ap_const_lv10_1));
    add_ln16_fu_615_p2 <= std_logic_vector(unsigned(ap_phi_mux_r_phi_fu_396_p4) + unsigned(ap_const_lv5_1));
    add_ln18_fu_657_p2 <= std_logic_vector(unsigned(select_ln16_fu_627_p3) + unsigned(ap_const_lv5_1));
    add_ln22_1_fu_709_p2 <= std_logic_vector(unsigned(zext_ln22_1_fu_694_p1) + unsigned(zext_ln22_2_fu_705_p1));
    add_ln22_2_fu_718_p2 <= std_logic_vector(unsigned(sub_ln22_fu_681_p2) + unsigned(zext_ln22_3_fu_715_p1));
    add_ln22_3_fu_738_p2 <= std_logic_vector(unsigned(add_ln22_1_fu_709_p2) + unsigned(zext_ln22_5_fu_734_p1));
    add_ln22_fu_729_p2 <= std_logic_vector(unsigned(select_ln16_reg_908) + unsigned(ap_const_lv5_3));
    add_ln27_1_fu_494_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_337) + unsigned(ap_const_lv10_1));
    add_ln27_fu_506_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_phi_fu_352_p4) + unsigned(ap_const_lv5_1));
    add_ln28_fu_538_p2 <= std_logic_vector(unsigned(select_ln27_fu_518_p3) + unsigned(ap_const_lv5_1));
    add_ln32_fu_571_p2 <= std_logic_vector(unsigned(sub_ln32_fu_562_p2) + unsigned(zext_ln32_1_fu_568_p1));
    add_ln40_fu_832_p2 <= std_logic_vector(unsigned(i_2_reg_447) + unsigned(ap_const_lv4_1));
    add_ln96_1_fu_748_p2 <= std_logic_vector(unsigned(indvar_flatten15_reg_414) + unsigned(ap_const_lv11_1));
    add_ln96_fu_760_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_1_phi_fu_429_p4) + unsigned(ap_const_lv6_1));
    add_ln98_fu_788_p2 <= std_logic_vector(unsigned(select_ln96_fu_772_p3) + unsigned(ap_const_lv6_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(5);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(10);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state27 <= ap_CS_fsm(6);
    ap_CS_fsm_state31 <= ap_CS_fsm(8);
    ap_CS_fsm_state32 <= ap_CS_fsm(9);
    ap_CS_fsm_state36 <= ap_CS_fsm(11);
    ap_CS_fsm_state4 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln27_fu_500_p2, in_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= ((icmp_ln27_fu_500_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln27_fu_500_p2, in_stream_TVALID_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= ((icmp_ln27_fu_500_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (in_stream_TVALID_int_regslice = ap_const_logic_0));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp4_stage0_01001_assign_proc : process(ap_enable_reg_pp4_iter1, icmp_ln40_reg_995, ap_enable_reg_pp4_iter2, icmp_ln40_reg_995_pp4_iter1_reg, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp4_stage0_01001 <= (((icmp_ln40_reg_995_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (out_stream_TREADY_int_regslice = ap_const_logic_0)) or ((icmp_ln40_reg_995 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (out_stream_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_pp4_stage0_11001_assign_proc : process(ap_enable_reg_pp4_iter1, icmp_ln40_reg_995, ap_enable_reg_pp4_iter2, icmp_ln40_reg_995_pp4_iter1_reg, ap_block_state34_io, ap_block_state35_io, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp4_stage0_11001 <= (((ap_enable_reg_pp4_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state35_io) or ((icmp_ln40_reg_995_pp4_iter1_reg = ap_const_lv1_0) and (out_stream_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state34_io) or ((icmp_ln40_reg_995 = ap_const_lv1_0) and (out_stream_TREADY_int_regslice = ap_const_logic_0)))));
    end process;


    ap_block_pp4_stage0_subdone_assign_proc : process(ap_enable_reg_pp4_iter1, icmp_ln40_reg_995, ap_enable_reg_pp4_iter2, icmp_ln40_reg_995_pp4_iter1_reg, ap_block_state34_io, ap_block_state35_io, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp4_stage0_subdone <= (((ap_enable_reg_pp4_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state35_io) or ((icmp_ln40_reg_995_pp4_iter1_reg = ap_const_lv1_0) and (out_stream_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state34_io) or ((icmp_ln40_reg_995 = ap_const_lv1_0) and (out_stream_TREADY_int_regslice = ap_const_logic_0)))));
    end process;

        ap_block_state10_pp2_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp2_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp2_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp2_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp2_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp2_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp2_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp2_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp2_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp2_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp2_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp2_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp2_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp2_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp2_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp2_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp2_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp3_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter0_assign_proc : process(icmp_ln27_fu_500_p2, in_stream_TVALID_int_regslice)
    begin
                ap_block_state2_pp0_stage0_iter0 <= ((icmp_ln27_fu_500_p2 = ap_const_lv1_0) and (in_stream_TVALID_int_regslice = ap_const_logic_0));
    end process;

        ap_block_state30_pp3_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp4_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state34_io_assign_proc : process(icmp_ln40_reg_995, out_stream_TREADY_int_regslice)
    begin
                ap_block_state34_io <= ((icmp_ln40_reg_995 = ap_const_lv1_0) and (out_stream_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state34_pp4_stage0_iter1_assign_proc : process(icmp_ln40_reg_995, out_stream_TREADY_int_regslice)
    begin
                ap_block_state34_pp4_stage0_iter1 <= ((icmp_ln40_reg_995 = ap_const_lv1_0) and (out_stream_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state35_io_assign_proc : process(icmp_ln40_reg_995_pp4_iter1_reg, out_stream_TREADY_int_regslice)
    begin
                ap_block_state35_io <= ((icmp_ln40_reg_995_pp4_iter1_reg = ap_const_lv1_0) and (out_stream_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state35_pp4_stage0_iter2_assign_proc : process(icmp_ln40_reg_995_pp4_iter1_reg, out_stream_TREADY_int_regslice)
    begin
                ap_block_state35_pp4_stage0_iter2 <= ((icmp_ln40_reg_995_pp4_iter1_reg = ap_const_lv1_0) and (out_stream_TREADY_int_regslice = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln27_fu_500_p2)
    begin
        if ((icmp_ln27_fu_500_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state7_assign_proc : process(icmp_ln16_fu_609_p2)
    begin
        if ((icmp_ln16_fu_609_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state7 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter0_state28_assign_proc : process(icmp_ln96_fu_754_p2)
    begin
        if ((icmp_ln96_fu_754_p2 = ap_const_lv1_1)) then 
            ap_condition_pp3_exit_iter0_state28 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter0_state28 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp4_exit_iter0_state33_assign_proc : process(icmp_ln40_fu_838_p2)
    begin
        if ((icmp_ln40_fu_838_p2 = ap_const_lv1_1)) then 
            ap_condition_pp4_exit_iter0_state33 <= ap_const_logic_1;
        else 
            ap_condition_pp4_exit_iter0_state33 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state36, regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) and (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter2, ap_enable_reg_pp2_iter18, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter3, ap_enable_reg_pp2_iter4, ap_enable_reg_pp2_iter5, ap_enable_reg_pp2_iter6, ap_enable_reg_pp2_iter7, ap_enable_reg_pp2_iter8, ap_enable_reg_pp2_iter9, ap_enable_reg_pp2_iter10, ap_enable_reg_pp2_iter11, ap_enable_reg_pp2_iter12, ap_enable_reg_pp2_iter13, ap_enable_reg_pp2_iter14, ap_enable_reg_pp2_iter15, ap_enable_reg_pp2_iter16, ap_enable_reg_pp2_iter17, ap_enable_reg_pp2_iter19)
    begin
        if (((ap_enable_reg_pp2_iter19 = ap_const_logic_0) and (ap_enable_reg_pp2_iter17 = ap_const_logic_0) and (ap_enable_reg_pp2_iter16 = ap_const_logic_0) and (ap_enable_reg_pp2_iter15 = ap_const_logic_0) and (ap_enable_reg_pp2_iter14 = ap_const_logic_0) and (ap_enable_reg_pp2_iter13 = ap_const_logic_0) and (ap_enable_reg_pp2_iter12 = ap_const_logic_0) and (ap_enable_reg_pp2_iter11 = ap_const_logic_0) and (ap_enable_reg_pp2_iter10 = ap_const_logic_0) and (ap_enable_reg_pp2_iter9 = ap_const_logic_0) and (ap_enable_reg_pp2_iter8 = ap_const_logic_0) and (ap_enable_reg_pp2_iter7 = ap_const_logic_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter18 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_enable_reg_pp3_iter2 = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter1, ap_enable_reg_pp4_iter2, ap_enable_reg_pp4_iter0)
    begin
        if (((ap_enable_reg_pp4_iter2 = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_1_phi_fu_429_p4_assign_proc : process(i_1_reg_425, ap_CS_fsm_pp3_stage0, icmp_ln96_reg_957, select_ln96_1_reg_966, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln96_reg_957 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            ap_phi_mux_i_1_phi_fu_429_p4 <= select_ln96_1_reg_966;
        else 
            ap_phi_mux_i_1_phi_fu_429_p4 <= i_1_reg_425;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_352_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_reg_348, icmp_ln27_reg_865, select_ln27_1_reg_874, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln27_reg_865 = ap_const_lv1_0))) then 
            ap_phi_mux_i_phi_fu_352_p4 <= select_ln27_1_reg_874;
        else 
            ap_phi_mux_i_phi_fu_352_p4 <= i_reg_348;
        end if; 
    end process;


    ap_phi_mux_r_phi_fu_396_p4_assign_proc : process(r_reg_392, ap_CS_fsm_pp2_stage0, icmp_ln16_reg_904, select_ln16_1_reg_914, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (icmp_ln16_reg_904 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_r_phi_fu_396_p4 <= select_ln16_1_reg_914;
        else 
            ap_phi_mux_r_phi_fu_396_p4 <= r_reg_392;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state36, regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) and (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    empty_49_fu_586_p2 <= std_logic_vector(unsigned(empty_48_reg_370) + unsigned(ap_const_lv11_1));
    exitcond15210_fu_592_p2 <= "1" when (empty_48_reg_370 = ap_const_lv11_484) else "0";
    grp_dataflow_section_fu_458_ap_start <= grp_dataflow_section_fu_458_ap_start_reg;
    grp_dataflow_section_fu_458_grp_fu_489_p_dout0 <= grp_fu_489_p2;

    grp_fu_489_ce_assign_proc : process(ap_CS_fsm_state32, grp_dataflow_section_fu_458_grp_fu_489_p_ce, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            grp_fu_489_ce <= grp_dataflow_section_fu_458_grp_fu_489_p_ce;
        else 
            grp_fu_489_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_489_p0_assign_proc : process(img_buffer_load_reg_942, ap_enable_reg_pp2_iter3, ap_CS_fsm_state32, grp_dataflow_section_fu_458_grp_fu_489_p_din0, ap_block_pp2_stage0, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            grp_fu_489_p0 <= grp_dataflow_section_fu_458_grp_fu_489_p_din0;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            grp_fu_489_p0 <= img_buffer_load_reg_942;
        else 
            grp_fu_489_p0 <= img_buffer_load_reg_942;
        end if; 
    end process;


    grp_fu_489_p1_assign_proc : process(ap_enable_reg_pp2_iter3, ap_CS_fsm_state32, grp_dataflow_section_fu_458_grp_fu_489_p_din1, ap_block_pp2_stage0, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            grp_fu_489_p1 <= grp_dataflow_section_fu_458_grp_fu_489_p_din1;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then 
            grp_fu_489_p1 <= ap_const_lv32_437F0000;
        else 
            grp_fu_489_p1 <= ap_const_lv32_437F0000;
        end if; 
    end process;

    icmp_ln16_fu_609_p2 <= "1" when (indvar_flatten7_reg_381 = ap_const_lv10_310) else "0";
    icmp_ln18_fu_621_p2 <= "1" when (c_reg_403 = ap_const_lv5_1C) else "0";
    icmp_ln27_fu_500_p2 <= "1" when (indvar_flatten_reg_337 = ap_const_lv10_310) else "0";
    icmp_ln2826_fu_512_p2 <= "1" when (j_reg_359 = ap_const_lv5_1C) else "0";
    icmp_ln40_fu_838_p2 <= "1" when (i_2_reg_447 = ap_const_lv4_A) else "0";
    icmp_ln96_fu_754_p2 <= "1" when (indvar_flatten15_reg_414 = ap_const_lv11_484) else "0";
    icmp_ln98_fu_766_p2 <= "1" when (j_1_reg_436 = ap_const_lv6_22) else "0";

    img_buffer_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, zext_ln32_2_fu_577_p1, zext_ln22_4_fu_724_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            img_buffer_address0 <= zext_ln22_4_fu_724_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            img_buffer_address0 <= zext_ln32_2_fu_577_p1(10 - 1 downto 0);
        else 
            img_buffer_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    img_buffer_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp0_iter1, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            img_buffer_ce0 <= ap_const_logic_1;
        else 
            img_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    img_buffer_d0 <= temp_in_data_V_reg_881;

    img_buffer_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln27_reg_865, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln27_reg_865 = ap_const_lv1_0))) then 
            img_buffer_we0 <= ap_const_logic_1;
        else 
            img_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;


    in_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln27_fu_500_p2, in_stream_TVALID_int_regslice)
    begin
        if (((icmp_ln27_fu_500_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_stream_TDATA_blk_n <= in_stream_TVALID_int_regslice;
        else 
            in_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    in_stream_TREADY <= regslice_both_in_stream_V_data_V_U_ack_in;

    in_stream_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln27_fu_500_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln27_fu_500_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_stream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            in_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, icmp_ln40_reg_995, ap_enable_reg_pp4_iter2, icmp_ln40_reg_995_pp4_iter1_reg, out_stream_TREADY_int_regslice)
    begin
        if ((((icmp_ln40_reg_995_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0)) or ((icmp_ln40_reg_995 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
            out_stream_TDATA_blk_n <= out_stream_TREADY_int_regslice;
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_stream_TDATA_int_regslice <= output_buffer_q0;
    out_stream_TVALID <= regslice_both_out_stream_V_data_V_U_vld_out;

    out_stream_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, icmp_ln40_reg_995, ap_block_pp4_stage0_11001)
    begin
        if (((icmp_ln40_reg_995 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            out_stream_TVALID_int_regslice <= ap_const_logic_1;
        else 
            out_stream_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    output_buffer_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0, ap_enable_reg_pp4_iter0, ap_CS_fsm_state32, grp_dataflow_section_fu_458_prediction_address0, zext_ln40_fu_844_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            output_buffer_address0 <= zext_ln40_fu_844_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            output_buffer_address0 <= grp_dataflow_section_fu_458_prediction_address0;
        else 
            output_buffer_address0 <= "XXXX";
        end if; 
    end process;


    output_buffer_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp4_stage0_11001, ap_CS_fsm_state32, grp_dataflow_section_fu_458_prediction_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            output_buffer_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            output_buffer_ce0 <= grp_dataflow_section_fu_458_prediction_ce0;
        else 
            output_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_buffer_ce1_assign_proc : process(ap_CS_fsm_state32, grp_dataflow_section_fu_458_prediction_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            output_buffer_ce1 <= grp_dataflow_section_fu_458_prediction_ce1;
        else 
            output_buffer_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output_buffer_we0_assign_proc : process(ap_CS_fsm_state32, grp_dataflow_section_fu_458_prediction_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            output_buffer_we0 <= grp_dataflow_section_fu_458_prediction_we0;
        else 
            output_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_cast_fu_598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_48_reg_370),64));

    pad_img0_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_pp3_stage0, zext_ln100_2_fu_827_p1, ap_enable_reg_pp2_iter19, ap_enable_reg_pp3_iter1, ap_CS_fsm_state32, grp_dataflow_section_fu_458_pad_img0_address0, ap_block_pp2_stage0, ap_block_pp3_stage0, p_cast_fu_598_p1, zext_ln22_6_fu_744_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            pad_img0_address0 <= zext_ln100_2_fu_827_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter19 = ap_const_logic_1))) then 
            pad_img0_address0 <= zext_ln22_6_fu_744_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pad_img0_address0 <= p_cast_fu_598_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            pad_img0_address0 <= grp_dataflow_section_fu_458_pad_img0_address0;
        else 
            pad_img0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    pad_img0_ce0_assign_proc : process(ap_CS_fsm_state5, ap_block_pp2_stage0_11001, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp2_iter19, ap_enable_reg_pp3_iter1, ap_CS_fsm_state32, grp_dataflow_section_fu_458_pad_img0_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter19 = ap_const_logic_1)))) then 
            pad_img0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            pad_img0_ce0 <= grp_dataflow_section_fu_458_pad_img0_ce0;
        else 
            pad_img0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img0_ce1_assign_proc : process(ap_CS_fsm_state32, grp_dataflow_section_fu_458_pad_img0_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            pad_img0_ce1 <= grp_dataflow_section_fu_458_pad_img0_ce1;
        else 
            pad_img0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img0_d0_assign_proc : process(ap_CS_fsm_state5, conv4_i_i_reg_947, ap_enable_reg_pp2_iter19, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter19 = ap_const_logic_1))) then 
            pad_img0_d0 <= conv4_i_i_reg_947;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pad_img0_d0 <= ap_const_lv32_0;
        else 
            pad_img0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pad_img0_we0_assign_proc : process(ap_CS_fsm_state5, ap_block_pp2_stage0_11001, icmp_ln16_reg_904_pp2_iter18_reg, ap_enable_reg_pp2_iter19, exitcond15210_fu_592_p2)
    begin
        if ((((exitcond15210_fu_592_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter19 = ap_const_logic_1) and (icmp_ln16_reg_904_pp2_iter18_reg = ap_const_lv1_0)))) then 
            pad_img0_we0 <= ap_const_logic_1;
        else 
            pad_img0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img1_address0_assign_proc : process(zext_ln100_2_reg_978, ap_enable_reg_pp3_iter2, ap_CS_fsm_state32, grp_dataflow_section_fu_458_pad_img1_address0, ap_block_pp3_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
            pad_img1_address0 <= zext_ln100_2_reg_978(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            pad_img1_address0 <= grp_dataflow_section_fu_458_pad_img1_address0;
        else 
            pad_img1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    pad_img1_ce0_assign_proc : process(ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter2, ap_CS_fsm_state32, grp_dataflow_section_fu_458_pad_img1_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
            pad_img1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            pad_img1_ce0 <= grp_dataflow_section_fu_458_pad_img1_ce0;
        else 
            pad_img1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img1_ce1_assign_proc : process(ap_CS_fsm_state32, grp_dataflow_section_fu_458_pad_img1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            pad_img1_ce1 <= grp_dataflow_section_fu_458_pad_img1_ce1;
        else 
            pad_img1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img1_we0_assign_proc : process(ap_block_pp3_stage0_11001, icmp_ln96_reg_957_pp3_iter1_reg, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (icmp_ln96_reg_957_pp3_iter1_reg = ap_const_lv1_0))) then 
            pad_img1_we0 <= ap_const_logic_1;
        else 
            pad_img1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img2_address0_assign_proc : process(zext_ln100_2_reg_978, ap_enable_reg_pp3_iter2, ap_CS_fsm_state32, grp_dataflow_section_fu_458_pad_img2_address0, ap_block_pp3_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
            pad_img2_address0 <= zext_ln100_2_reg_978(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            pad_img2_address0 <= grp_dataflow_section_fu_458_pad_img2_address0;
        else 
            pad_img2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    pad_img2_ce0_assign_proc : process(ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter2, ap_CS_fsm_state32, grp_dataflow_section_fu_458_pad_img2_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
            pad_img2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            pad_img2_ce0 <= grp_dataflow_section_fu_458_pad_img2_ce0;
        else 
            pad_img2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img2_ce1_assign_proc : process(ap_CS_fsm_state32, grp_dataflow_section_fu_458_pad_img2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            pad_img2_ce1 <= grp_dataflow_section_fu_458_pad_img2_ce1;
        else 
            pad_img2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img2_we0_assign_proc : process(ap_block_pp3_stage0_11001, icmp_ln96_reg_957_pp3_iter1_reg, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (icmp_ln96_reg_957_pp3_iter1_reg = ap_const_lv1_0))) then 
            pad_img2_we0 <= ap_const_logic_1;
        else 
            pad_img2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_address0_assign_proc : process(zext_ln100_2_reg_978, ap_enable_reg_pp3_iter2, ap_CS_fsm_state32, grp_dataflow_section_fu_458_pad_img3_address0, ap_block_pp3_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
            pad_img3_address0 <= zext_ln100_2_reg_978(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            pad_img3_address0 <= grp_dataflow_section_fu_458_pad_img3_address0;
        else 
            pad_img3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    pad_img3_ce0_assign_proc : process(ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter2, ap_CS_fsm_state32, grp_dataflow_section_fu_458_pad_img3_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
            pad_img3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            pad_img3_ce0 <= grp_dataflow_section_fu_458_pad_img3_ce0;
        else 
            pad_img3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_ce1_assign_proc : process(ap_CS_fsm_state32, grp_dataflow_section_fu_458_pad_img3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            pad_img3_ce1 <= grp_dataflow_section_fu_458_pad_img3_ce1;
        else 
            pad_img3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pad_img3_we0_assign_proc : process(ap_block_pp3_stage0_11001, icmp_ln96_reg_957_pp3_iter1_reg, ap_enable_reg_pp3_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1) and (icmp_ln96_reg_957_pp3_iter1_reg = ap_const_lv1_0))) then 
            pad_img3_we0 <= ap_const_logic_1;
        else 
            pad_img3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln16_1_fu_635_p3 <= 
        add_ln16_fu_615_p2 when (icmp_ln18_fu_621_p2(0) = '1') else 
        ap_phi_mux_r_phi_fu_396_p4;
    select_ln16_2_fu_643_p3 <= 
        ap_const_lv5_4 when (icmp_ln18_fu_621_p2(0) = '1') else 
        ap_const_lv5_3;
    select_ln16_fu_627_p3 <= 
        ap_const_lv5_0 when (icmp_ln18_fu_621_p2(0) = '1') else 
        c_reg_403;
    select_ln27_1_fu_526_p3 <= 
        add_ln27_fu_506_p2 when (icmp_ln2826_fu_512_p2(0) = '1') else 
        ap_phi_mux_i_phi_fu_352_p4;
    select_ln27_fu_518_p3 <= 
        ap_const_lv5_0 when (icmp_ln2826_fu_512_p2(0) = '1') else 
        j_reg_359;
    select_ln96_1_fu_780_p3 <= 
        add_ln96_fu_760_p2 when (icmp_ln98_fu_766_p2(0) = '1') else 
        ap_phi_mux_i_1_phi_fu_429_p4;
    select_ln96_fu_772_p3 <= 
        ap_const_lv6_0 when (icmp_ln98_fu_766_p2(0) = '1') else 
        j_1_reg_436;
    sub_ln22_fu_681_p2 <= std_logic_vector(unsigned(tmp_65_fu_663_p3) - unsigned(zext_ln22_fu_677_p1));
    sub_ln32_fu_562_p2 <= std_logic_vector(unsigned(tmp_fu_544_p3) - unsigned(zext_ln32_fu_558_p1));
    temp_out_last_V_fu_849_p2 <= "1" when (i_2_reg_447 = ap_const_lv4_9) else "0";
    tmp_65_fu_663_p3 <= (select_ln16_1_reg_914 & ap_const_lv5_0);
    tmp_66_fu_670_p3 <= (select_ln16_1_reg_914 & ap_const_lv2_0);
    tmp_67_fu_687_p3 <= (add_ln16_1_reg_921 & ap_const_lv5_0);
    tmp_68_fu_698_p3 <= (add_ln16_1_reg_921 & ap_const_lv1_0);
    tmp_69_fu_794_p3 <= (select_ln96_1_reg_966 & ap_const_lv5_0);
    tmp_70_fu_801_p3 <= (select_ln96_1_reg_966 & ap_const_lv1_0);
    tmp_fu_544_p3 <= (select_ln27_1_reg_874 & ap_const_lv5_0);
    tmp_s_fu_551_p3 <= (select_ln27_1_reg_874 & ap_const_lv2_0);
    zext_ln100_1_fu_818_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln96_reg_961),11));
    zext_ln100_2_fu_827_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln100_1_fu_821_p2),64));
    zext_ln100_fu_808_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_70_fu_801_p3),11));
    zext_ln22_1_fu_694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_67_fu_687_p3),11));
    zext_ln22_2_fu_705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_68_fu_698_p3),11));
    zext_ln22_3_fu_715_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln16_reg_908),10));
    zext_ln22_4_fu_724_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln22_2_fu_718_p2),64));
    zext_ln22_5_fu_734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln22_fu_729_p2),11));
    zext_ln22_6_fu_744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln22_3_reg_937_pp2_iter18_reg),64));
    zext_ln22_fu_677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_66_fu_670_p3),10));
    zext_ln32_1_fu_568_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln27_reg_869),10));
    zext_ln32_2_fu_577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln32_fu_571_p2),64));
    zext_ln32_fu_558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_551_p3),10));
    zext_ln40_fu_844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_2_reg_447),64));
end behav;
