// -------------------------------------------------------------
// 
// File Name: Work_InvControlLoop3L_V30g\SoftStartChn1b12_V10\SoftStartChn1b12_V10.v
// Created: 2021-01-19 11:15:03
// 
// Generated by MATLAB 9.1 and HDL Coder 3.9
// 
// 
// -- -------------------------------------------------------------
// -- Rate and Clocking Details
// -- -------------------------------------------------------------
// Model base rate: 4e-08
// Target subsystem base rate: 4e-08
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: SoftStartChn1b12_V10
// Source Path: SoftStartChn1b12_V10/SoftStartChn1b12_V10
// Hierarchy Level: 0
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module SoftStartChn1b12_V10
          (
           g_clk,
           Rst_n,
           Init_b12,
           Ref_b12,
           SoftFre_b16,
           Soft_On,
           Ref_Sft_b12
          );



  input   g_clk;
  input   Rst_n;
  input   signed [11:0] Init_b12;  // sfix12
  input   signed [11:0] Ref_b12;  // sfix12
  input   [15:0] SoftFre_b16;  // uint16
  input   Soft_On;
  output  signed [11:0] Ref_Sft_b12;  // sfix12

  wire signed [11:0] signal2;  // sfix12
  wire CT81_out1;
  wire [15:0] Switch123_out1;  // uint16
  wire [15:0] Add14_out1;  // uint16
  reg [15:0] Unit_Delay49_out1;  // uint16
  wire Relational_Operator9_relop1;
  wire signed [3:0] Switch105_out1;  // sfix4
  wire signed [3:0] Add13_out1;  // sfix4
  wire CT70_out1;
  wire signed [3:0] Switch104_out1;  // sfix4
  reg signed [3:0] Unit_Delay48_out1;  // sfix4
  wire CT71_out1;
  wire signed [11:0] signal1;  // sfix12
  wire signed [11:0] signal3;  // sfix12
  wire RO24_relop1;
  wire signed [11:0] Switch114_out1;  // sfix12
  reg signed [11:0] Unit_Delay46_out1;  // sfix12
  wire RO23_relop1;
  wire signed [11:0] Switch113_out1;  // sfix12
  wire signed [11:0] Switch115_out1;  // sfix12
  wire signed [11:0] Add15_out1;  // sfix12
  wire signed [11:0] Switch112_out1;  // sfix12


  assign signal2 = Init_b12;

  assign CT81_out1 = SoftFre_b16 >= 16'b0111111111111000;



  assign Switch123_out1 = (CT81_out1 == 1'b0 ? SoftFre_b16 :
              16'b0111111111111000);



  always @(posedge g_clk)
    begin : Unit_Delay49_process
      if (Rst_n == 1'b0) begin
        Unit_Delay49_out1 <= 16'b0000000000000000;
      end
      else begin
        Unit_Delay49_out1 <= Add14_out1;
      end
    end



  assign Add14_out1 = Switch123_out1 + Unit_Delay49_out1;



  assign Relational_Operator9_relop1 = Add14_out1 < Unit_Delay49_out1;



  assign Add13_out1 = 4'sb1111 + Switch105_out1;



  assign CT70_out1 = Add13_out1 <= 4'sb0000;



  assign Switch104_out1 = (CT70_out1 == 1'b0 ? Add13_out1 :
              4'sb0000);



  always @(posedge g_clk)
    begin : Unit_Delay48_process
      if (Rst_n == 1'b0) begin
        Unit_Delay48_out1 <= 4'sb0000;
      end
      else begin
        Unit_Delay48_out1 <= Switch104_out1;
      end
    end



  assign Switch105_out1 = (Relational_Operator9_relop1 == 1'b0 ? Unit_Delay48_out1 :
              4'sb0010);



  assign CT71_out1 = Switch105_out1 > 4'sb0000;



  assign signal1 = Ref_b12;

  assign RO24_relop1 = signal1 < signal3;



  assign Switch114_out1 = (RO24_relop1 == 1'b0 ? 12'sb000000000000 :
              12'sb111111111111);



  assign signal3 = Unit_Delay46_out1;

  assign RO23_relop1 = signal1 > signal3;



  assign Switch113_out1 = (RO23_relop1 == 1'b0 ? Switch114_out1 :
              12'sb000000000001);



  assign Switch115_out1 = (CT71_out1 == 1'b0 ? 12'sb000000000000 :
              Switch113_out1);



  assign Add15_out1 = Switch115_out1 + signal3;



  assign Switch112_out1 = (Soft_On == 1'b0 ? signal2 :
              Add15_out1);



  always @(posedge g_clk)
    begin : Unit_Delay46_process
      if (Rst_n == 1'b0) begin
        Unit_Delay46_out1 <= 12'sb000000000000;
      end
      else begin
        Unit_Delay46_out1 <= Switch112_out1;
      end
    end



  assign Ref_Sft_b12 = Unit_Delay46_out1;

endmodule  // SoftStartChn1b12_V10

