# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/ec67/hdl" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/6cfa/hdl" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/f0b6/hdl/verilog" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/a8e4/hdl/verilog" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma_ila/ipshared/ec67/hdl" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma_ila/ipshared/6cfa/hdl" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma_ila/ipshared/f0b6/hdl/verilog" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma_ila/ipshared/a8e4/hdl/verilog" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../FIFO-DMA.srcs/sources_1/imports/new/PDM_reader.v" \
"../../../../FIFO-DMA.srcs/sources_1/imports/new/round_and_saturate.v" \
"../../../../FIFO-DMA.srcs/sources_1/new/amplify.v" \
"../../../../FIFO-DMA.ip_user_files/bd/PDM_to_PCM/ip/PDM_to_PCM_PDM_reader_0_0/sim/PDM_to_PCM_PDM_reader_0_0.v" \
"../../../../FIFO-DMA.ip_user_files/bd/PDM_to_PCM/ip/PDM_to_PCM_round_and_saturate_0_0/sim/PDM_to_PCM_round_and_saturate_0_0.v" \
"../../../../FIFO-DMA.ip_user_files/bd/PDM_to_PCM/sim/PDM_to_PCM.v" \
"../../../../FIFO-DMA.ip_user_files/bd/PDM_to_PCM/ip/PDM_to_PCM_amplify_0_0/sim/PDM_to_PCM_amplify_0_0.v" \
"../../../../FIFO-DMA.gen/sources_1/bd/PDM_to_PCM/hdl/PDM_to_PCM_wrapper.v" \
"../../../../FIFO-DMA.srcs/sources_1/new/mic_sampler.v" \
"../../../../FIFO-DMA.srcs/sources_1/new/proc_sys.v" \

sv xil_defaultlib  --include "../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/ec67/hdl" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/6cfa/hdl" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/f0b6/hdl/verilog" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/a8e4/hdl/verilog" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma_ila/ipshared/ec67/hdl" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma_ila/ipshared/6cfa/hdl" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma_ila/ipshared/f0b6/hdl/verilog" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma_ila/ipshared/a8e4/hdl/verilog" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" \
"../../../../FIFO-DMA.srcs/sim_1/new/tb_proc_sys.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
