Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Sep 21 11:45:44 2015
| Host         : amarillo.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file simple_gmii_top_timing_summary_routed.rpt -rpx simple_gmii_top_timing_summary_routed.rpx
| Design       : simple_gmii_top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: rx_clk (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: tx_clk (HIGH)

 There is 1 register/latch pin with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.973        0.000                      0                  839        0.089        0.000                      0                  839        3.950        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.973        0.000                      0                  839        0.089        0.000                      0                  839        3.950        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.973ns  (required time - arrival time)
  Source:                 core0/rx_rd_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxbuf/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.785ns (30.950%)  route 1.751ns (69.050%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 13.842 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.327     4.062    core0/clk_IBUF_BUFG
    SLICE_X82Y53         FDRE                                         r  core0/rx_rd_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.341     4.403 f  core0/rx_rd_ptr_reg[2]/Q
                         net (fo=11, routed)          0.669     5.072    core0/rx_rd_ptr[2]
    SLICE_X80Y54         LUT4 (Prop_lut4_I3_O)        0.097     5.169 r  core0/rx_rd_ptr[7]_i_2/O
                         net (fo=4, routed)           0.287     5.456    core0/rx_rd_ptr[7]_i_2_n_0
    SLICE_X81Y54         LUT5 (Prop_lut5_I1_O)        0.107     5.563 f  core0/mem_reg_i_13/O
                         net (fo=1, routed)           0.285     5.848    core0/mem_reg_i_13_n_0
    SLICE_X80Y55         LUT6 (Prop_lut6_I0_O)        0.240     6.088 r  core0/mem_reg_i_3/O
                         net (fo=1, routed)           0.509     6.598    rxbuf/ADDRBWRADDR[7]
    RAMB18_X3Y22         RAMB18E1                                     r  rxbuf/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.253    13.842    rxbuf/clk_IBUF_BUFG
    RAMB18_X3Y22         RAMB18E1                                     r  rxbuf/mem_reg/CLKBWRCLK
                         clock pessimism              0.206    14.048    
                         clock uncertainty           -0.035    14.013    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    13.571    rxbuf/mem_reg
  -------------------------------------------------------------------
                         required time                         13.571    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                  6.973    

Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 core0/rx_rd_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxbuf/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.632ns (25.259%)  route 1.870ns (74.741%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 13.842 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.327     4.062    core0/clk_IBUF_BUFG
    SLICE_X82Y53         FDRE                                         r  core0/rx_rd_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.341     4.403 f  core0/rx_rd_ptr_reg[2]/Q
                         net (fo=11, routed)          0.669     5.072    core0/rx_rd_ptr[2]
    SLICE_X80Y54         LUT4 (Prop_lut4_I3_O)        0.097     5.169 r  core0/rx_rd_ptr[7]_i_2/O
                         net (fo=4, routed)           0.473     5.642    core0/rx_rd_ptr[7]_i_2_n_0
    SLICE_X80Y54         LUT6 (Prop_lut6_I5_O)        0.097     5.739 f  core0/mem_reg_i_11/O
                         net (fo=1, routed)           0.324     6.064    core0/mem_reg_i_11_n_0
    SLICE_X80Y54         LUT6 (Prop_lut6_I0_O)        0.097     6.161 r  core0/mem_reg_i_2/O
                         net (fo=1, routed)           0.403     6.564    rxbuf/ADDRBWRADDR[8]
    RAMB18_X3Y22         RAMB18E1                                     r  rxbuf/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.253    13.842    rxbuf/clk_IBUF_BUFG
    RAMB18_X3Y22         RAMB18E1                                     r  rxbuf/mem_reg/CLKBWRCLK
                         clock pessimism              0.206    14.048    
                         clock uncertainty           -0.035    14.013    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.442    13.571    rxbuf/mem_reg
  -------------------------------------------------------------------
                         required time                         13.571    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 core0/rx_rd_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxbuf/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.785ns (32.087%)  route 1.661ns (67.913%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 13.842 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.327     4.062    core0/clk_IBUF_BUFG
    SLICE_X82Y53         FDRE                                         r  core0/rx_rd_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.341     4.403 f  core0/rx_rd_ptr_reg[2]/Q
                         net (fo=11, routed)          0.669     5.072    core0/rx_rd_ptr[2]
    SLICE_X80Y54         LUT2 (Prop_lut2_I0_O)        0.113     5.185 r  core0/rx_rd_ptr[6]_i_2/O
                         net (fo=2, routed)           0.388     5.573    core0/rx_rd_ptr[6]_i_2_n_0
    SLICE_X81Y55         LUT6 (Prop_lut6_I1_O)        0.234     5.807 f  core0/mem_reg_i_14/O
                         net (fo=1, routed)           0.302     6.109    core0/mem_reg_i_14_n_0
    SLICE_X81Y55         LUT6 (Prop_lut6_I0_O)        0.097     6.206 r  core0/mem_reg_i_4/O
                         net (fo=1, routed)           0.302     6.508    rxbuf/ADDRBWRADDR[6]
    RAMB18_X3Y22         RAMB18E1                                     r  rxbuf/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.253    13.842    rxbuf/clk_IBUF_BUFG
    RAMB18_X3Y22         RAMB18E1                                     r  rxbuf/mem_reg/CLKBWRCLK
                         clock pessimism              0.206    14.048    
                         clock uncertainty           -0.035    14.013    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    13.571    rxbuf/mem_reg
  -------------------------------------------------------------------
                         required time                         13.571    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 core0/txi_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txbuf/mem_reg_320_383_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.313ns (11.732%)  route 2.355ns (88.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 13.807 - 10.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.324     4.060    core0/clk_IBUF_BUFG
    SLICE_X82Y59         FDRE                                         r  core0/txi_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.313     4.373 r  core0/txi_wr_ptr_reg[2]/Q
                         net (fo=134, routed)         2.355     6.727    txbuf/mem_reg_320_383_3_5/ADDRD2
    SLICE_X88Y68         RAMD64E                                      r  txbuf/mem_reg_320_383_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.217    13.807    txbuf/mem_reg_320_383_3_5/WCLK
    SLICE_X88Y68         RAMD64E                                      r  txbuf/mem_reg_320_383_3_5/RAMA/CLK
                         clock pessimism              0.206    14.013    
                         clock uncertainty           -0.035    13.977    
    SLICE_X88Y68         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.131    13.846    txbuf/mem_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 core0/txi_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txbuf/mem_reg_320_383_3_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.313ns (11.732%)  route 2.355ns (88.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 13.807 - 10.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.324     4.060    core0/clk_IBUF_BUFG
    SLICE_X82Y59         FDRE                                         r  core0/txi_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.313     4.373 r  core0/txi_wr_ptr_reg[2]/Q
                         net (fo=134, routed)         2.355     6.727    txbuf/mem_reg_320_383_3_5/ADDRD2
    SLICE_X88Y68         RAMD64E                                      r  txbuf/mem_reg_320_383_3_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.217    13.807    txbuf/mem_reg_320_383_3_5/WCLK
    SLICE_X88Y68         RAMD64E                                      r  txbuf/mem_reg_320_383_3_5/RAMB/CLK
                         clock pessimism              0.206    14.013    
                         clock uncertainty           -0.035    13.977    
    SLICE_X88Y68         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.131    13.846    txbuf/mem_reg_320_383_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 core0/txi_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txbuf/mem_reg_320_383_3_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.313ns (11.732%)  route 2.355ns (88.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 13.807 - 10.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.324     4.060    core0/clk_IBUF_BUFG
    SLICE_X82Y59         FDRE                                         r  core0/txi_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.313     4.373 r  core0/txi_wr_ptr_reg[2]/Q
                         net (fo=134, routed)         2.355     6.727    txbuf/mem_reg_320_383_3_5/ADDRD2
    SLICE_X88Y68         RAMD64E                                      r  txbuf/mem_reg_320_383_3_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.217    13.807    txbuf/mem_reg_320_383_3_5/WCLK
    SLICE_X88Y68         RAMD64E                                      r  txbuf/mem_reg_320_383_3_5/RAMC/CLK
                         clock pessimism              0.206    14.013    
                         clock uncertainty           -0.035    13.977    
    SLICE_X88Y68         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.131    13.846    txbuf/mem_reg_320_383_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.119ns  (required time - arrival time)
  Source:                 core0/txi_wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txbuf/mem_reg_320_383_3_5/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.313ns (11.732%)  route 2.355ns (88.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 13.807 - 10.000 ) 
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.324     4.060    core0/clk_IBUF_BUFG
    SLICE_X82Y59         FDRE                                         r  core0/txi_wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.313     4.373 r  core0/txi_wr_ptr_reg[2]/Q
                         net (fo=134, routed)         2.355     6.727    txbuf/mem_reg_320_383_3_5/ADDRD2
    SLICE_X88Y68         RAMD64E                                      r  txbuf/mem_reg_320_383_3_5/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.217    13.807    txbuf/mem_reg_320_383_3_5/WCLK
    SLICE_X88Y68         RAMD64E                                      r  txbuf/mem_reg_320_383_3_5/RAMD/CLK
                         clock pessimism              0.206    14.013    
                         clock uncertainty           -0.035    13.977    
    SLICE_X88Y68         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.131    13.846    txbuf/mem_reg_320_383_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                  7.119    

Slack (MET) :             7.177ns  (required time - arrival time)
  Source:                 core0/rxo_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rxbuf/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.535ns (22.938%)  route 1.797ns (77.062%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 13.842 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.327     4.062    core0/clk_IBUF_BUFG
    SLICE_X82Y54         FDRE                                         r  core0/rxo_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y54         FDRE (Prop_fdre_C_Q)         0.341     4.403 f  core0/rxo_state_reg[0]/Q
                         net (fo=17, routed)          0.869     5.271    core0/rxo_state[0]
    SLICE_X82Y56         LUT4 (Prop_lut4_I0_O)        0.097     5.368 r  core0/rx_rd_ptr[0]_i_2/O
                         net (fo=12, routed)          0.426     5.794    core0/rx_rd_ptr_reg[7]_0
    SLICE_X80Y55         LUT5 (Prop_lut5_I3_O)        0.097     5.891 r  core0/mem_reg_i_9/O
                         net (fo=2, routed)           0.503     6.394    rxbuf/ADDRBWRADDR[1]
    RAMB18_X3Y22         RAMB18E1                                     r  rxbuf/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.253    13.842    rxbuf/clk_IBUF_BUFG
    RAMB18_X3Y22         RAMB18E1                                     r  rxbuf/mem_reg/CLKBWRCLK
                         clock pessimism              0.206    14.048    
                         clock uncertainty           -0.035    14.013    
    RAMB18_X3Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    13.571    rxbuf/mem_reg
  -------------------------------------------------------------------
                         required time                         13.571    
                         arrival time                          -6.394    
  -------------------------------------------------------------------
                         slack                                  7.177    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 regs0/tx_data_stb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txbuf/mem_reg_320_383_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.528ns (22.304%)  route 1.839ns (77.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 13.807 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.327     4.062    regs0/clk_IBUF_BUFG
    SLICE_X87Y59         FDRE                                         r  regs0/tx_data_stb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.313     4.375 r  regs0/tx_data_stb_reg/Q
                         net (fo=9, routed)           0.763     5.138    core0/tx_wr_stb
    SLICE_X85Y61         LUT4 (Prop_lut4_I2_O)        0.215     5.353 r  core0/mem_reg_320_383_0_2_i_1/O
                         net (fo=12, routed)          1.076     6.429    txbuf/mem_reg_320_383_3_5/WE
    SLICE_X88Y68         RAMD64E                                      r  txbuf/mem_reg_320_383_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.217    13.807    txbuf/mem_reg_320_383_3_5/WCLK
    SLICE_X88Y68         RAMD64E                                      r  txbuf/mem_reg_320_383_3_5/RAMA/CLK
                         clock pessimism              0.223    14.030    
                         clock uncertainty           -0.035    13.994    
    SLICE_X88Y68         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    13.610    txbuf/mem_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         13.610    
                         arrival time                          -6.429    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 regs0/tx_data_stb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txbuf/mem_reg_320_383_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.528ns (22.304%)  route 1.839ns (77.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 13.807 - 10.000 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.327     4.062    regs0/clk_IBUF_BUFG
    SLICE_X87Y59         FDRE                                         r  regs0/tx_data_stb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDRE (Prop_fdre_C_Q)         0.313     4.375 r  regs0/tx_data_stb_reg/Q
                         net (fo=9, routed)           0.763     5.138    core0/tx_wr_stb
    SLICE_X85Y61         LUT4 (Prop_lut4_I2_O)        0.215     5.353 r  core0/mem_reg_320_383_0_2_i_1/O
                         net (fo=12, routed)          1.076     6.429    txbuf/mem_reg_320_383_3_5/WE
    SLICE_X88Y68         RAMD64E                                      r  txbuf/mem_reg_320_383_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.217    13.807    txbuf/mem_reg_320_383_3_5/WCLK
    SLICE_X88Y68         RAMD64E                                      r  txbuf/mem_reg_320_383_3_5/RAMB/CLK
                         clock pessimism              0.223    14.030    
                         clock uncertainty           -0.035    13.994    
    SLICE_X88Y68         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    13.610    txbuf/mem_reg_320_383_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         13.610    
                         arrival time                          -6.429    
  -------------------------------------------------------------------
                         slack                                  7.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 core0/txi_wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txbuf/mem_reg_448_511_6_6/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.009%)  route 0.135ns (48.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.605     1.438    core0/clk_IBUF_BUFG
    SLICE_X86Y60         FDRE                                         r  core0/txi_wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y60         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  core0/txi_wr_ptr_reg[5]/Q
                         net (fo=131, routed)         0.135     1.715    txbuf/mem_reg_448_511_6_6/A5
    SLICE_X88Y59         RAMD64E                                      r  txbuf/mem_reg_448_511_6_6/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.878     1.947    txbuf/mem_reg_448_511_6_6/WCLK
    SLICE_X88Y59         RAMD64E                                      r  txbuf/mem_reg_448_511_6_6/DP/CLK
                         clock pessimism             -0.491     1.455    
    SLICE_X88Y59         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.625    txbuf/mem_reg_448_511_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 core0/txi_wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txbuf/mem_reg_448_511_6_6/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.009%)  route 0.135ns (48.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.605     1.438    core0/clk_IBUF_BUFG
    SLICE_X86Y60         FDRE                                         r  core0/txi_wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y60         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  core0/txi_wr_ptr_reg[5]/Q
                         net (fo=131, routed)         0.135     1.715    txbuf/mem_reg_448_511_6_6/A5
    SLICE_X88Y59         RAMD64E                                      r  txbuf/mem_reg_448_511_6_6/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.878     1.947    txbuf/mem_reg_448_511_6_6/WCLK
    SLICE_X88Y59         RAMD64E                                      r  txbuf/mem_reg_448_511_6_6/SP/CLK
                         clock pessimism             -0.491     1.455    
    SLICE_X88Y59         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.625    txbuf/mem_reg_448_511_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 core0/txi_wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txbuf/mem_reg_448_511_7_7/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.009%)  route 0.135ns (48.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.605     1.438    core0/clk_IBUF_BUFG
    SLICE_X86Y60         FDRE                                         r  core0/txi_wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y60         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  core0/txi_wr_ptr_reg[5]/Q
                         net (fo=131, routed)         0.135     1.715    txbuf/mem_reg_448_511_7_7/A5
    SLICE_X88Y59         RAMD64E                                      r  txbuf/mem_reg_448_511_7_7/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.878     1.947    txbuf/mem_reg_448_511_7_7/WCLK
    SLICE_X88Y59         RAMD64E                                      r  txbuf/mem_reg_448_511_7_7/DP/CLK
                         clock pessimism             -0.491     1.455    
    SLICE_X88Y59         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.625    txbuf/mem_reg_448_511_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 core0/txi_wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txbuf/mem_reg_448_511_7_7/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.009%)  route 0.135ns (48.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.605     1.438    core0/clk_IBUF_BUFG
    SLICE_X86Y60         FDRE                                         r  core0/txi_wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y60         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  core0/txi_wr_ptr_reg[5]/Q
                         net (fo=131, routed)         0.135     1.715    txbuf/mem_reg_448_511_7_7/A5
    SLICE_X88Y59         RAMD64E                                      r  txbuf/mem_reg_448_511_7_7/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.878     1.947    txbuf/mem_reg_448_511_7_7/WCLK
    SLICE_X88Y59         RAMD64E                                      r  txbuf/mem_reg_448_511_7_7/SP/CLK
                         clock pessimism             -0.491     1.455    
    SLICE_X88Y59         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.625    txbuf/mem_reg_448_511_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 regs0/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txbuf/mem_reg_256_319_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.209%)  route 0.124ns (46.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.599     1.432    regs0/clk_IBUF_BUFG
    SLICE_X89Y69         FDRE                                         r  regs0/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  regs0/tx_data_reg[5]/Q
                         net (fo=9, routed)           0.124     1.697    txbuf/mem_reg_256_319_3_5/DIC
    SLICE_X88Y67         RAMD64E                                      r  txbuf/mem_reg_256_319_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.871     1.940    txbuf/mem_reg_256_319_3_5/WCLK
    SLICE_X88Y67         RAMD64E                                      r  txbuf/mem_reg_256_319_3_5/RAMC/CLK
                         clock pessimism             -0.491     1.448    
    SLICE_X88Y67         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.592    txbuf/mem_reg_256_319_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 regs0/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txbuf/mem_reg_192_255_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.499%)  route 0.144ns (50.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.599     1.432    regs0/clk_IBUF_BUFG
    SLICE_X89Y69         FDRE                                         r  regs0/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  regs0/tx_data_reg[5]/Q
                         net (fo=9, routed)           0.144     1.717    txbuf/mem_reg_192_255_3_5/DIC
    SLICE_X84Y69         RAMD64E                                      r  txbuf/mem_reg_192_255_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.868     1.937    txbuf/mem_reg_192_255_3_5/WCLK
    SLICE_X84Y69         RAMD64E                                      r  txbuf/mem_reg_192_255_3_5/RAMC/CLK
                         clock pessimism             -0.469     1.467    
    SLICE_X84Y69         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.611    txbuf/mem_reg_192_255_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 regs0/tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txbuf/mem_reg_320_383_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.662%)  route 0.127ns (47.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.599     1.432    regs0/clk_IBUF_BUFG
    SLICE_X89Y69         FDRE                                         r  regs0/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  regs0/tx_data_reg[4]/Q
                         net (fo=9, routed)           0.127     1.700    txbuf/mem_reg_320_383_3_5/DIB
    SLICE_X88Y68         RAMD64E                                      r  txbuf/mem_reg_320_383_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.870     1.939    txbuf/mem_reg_320_383_3_5/WCLK
    SLICE_X88Y68         RAMD64E                                      r  txbuf/mem_reg_320_383_3_5/RAMB/CLK
                         clock pessimism             -0.491     1.447    
    SLICE_X88Y68         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.593    txbuf/mem_reg_320_383_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core0/txi_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txbuf/mem_reg_192_255_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.722%)  route 0.223ns (61.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.605     1.438    core0/clk_IBUF_BUFG
    SLICE_X82Y59         FDRE                                         r  core0/txi_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  core0/txi_wr_ptr_reg[3]/Q
                         net (fo=133, routed)         0.223     1.802    txbuf/mem_reg_192_255_6_6/A3
    SLICE_X84Y59         RAMD64E                                      r  txbuf/mem_reg_192_255_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.877     1.946    txbuf/mem_reg_192_255_6_6/WCLK
    SLICE_X84Y59         RAMD64E                                      r  txbuf/mem_reg_192_255_6_6/DP/CLK
                         clock pessimism             -0.491     1.454    
    SLICE_X84Y59         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.694    txbuf/mem_reg_192_255_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core0/txi_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txbuf/mem_reg_192_255_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.722%)  route 0.223ns (61.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.605     1.438    core0/clk_IBUF_BUFG
    SLICE_X82Y59         FDRE                                         r  core0/txi_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  core0/txi_wr_ptr_reg[3]/Q
                         net (fo=133, routed)         0.223     1.802    txbuf/mem_reg_192_255_6_6/A3
    SLICE_X84Y59         RAMD64E                                      r  txbuf/mem_reg_192_255_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.877     1.946    txbuf/mem_reg_192_255_6_6/WCLK
    SLICE_X84Y59         RAMD64E                                      r  txbuf/mem_reg_192_255_6_6/SP/CLK
                         clock pessimism             -0.491     1.454    
    SLICE_X84Y59         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.694    txbuf/mem_reg_192_255_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core0/txi_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txbuf/mem_reg_192_255_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.722%)  route 0.223ns (61.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.605     1.438    core0/clk_IBUF_BUFG
    SLICE_X82Y59         FDRE                                         r  core0/txi_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  core0/txi_wr_ptr_reg[3]/Q
                         net (fo=133, routed)         0.223     1.802    txbuf/mem_reg_192_255_7_7/A3
    SLICE_X84Y59         RAMD64E                                      r  txbuf/mem_reg_192_255_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.877     1.946    txbuf/mem_reg_192_255_7_7/WCLK
    SLICE_X84Y59         RAMD64E                                      r  txbuf/mem_reg_192_255_7_7/DP/CLK
                         clock pessimism             -0.491     1.454    
    SLICE_X84Y59         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.694    txbuf/mem_reg_192_255_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X3Y22    rxbuf/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y52    core0/comp_sync/sync_ff1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y52    core0/comp_sync/sync_ff2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y56    core0/rx_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y56    core0/rx_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y56    core0/rx_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y56    core0/rx_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y56    core0/rx_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y56    core0/rx_count_reg[5]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X84Y62    txbuf/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X84Y62    txbuf/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X84Y62    txbuf/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X84Y62    txbuf/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X84Y61    txbuf/mem_reg_0_63_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X84Y61    txbuf/mem_reg_0_63_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X84Y61    txbuf/mem_reg_0_63_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X84Y61    txbuf/mem_reg_0_63_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X84Y60    txbuf/mem_reg_128_191_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X84Y60    txbuf/mem_reg_128_191_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X84Y68    txbuf/mem_reg_128_191_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X84Y68    txbuf/mem_reg_128_191_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X84Y68    txbuf/mem_reg_128_191_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X84Y68    txbuf/mem_reg_128_191_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X88Y62    txbuf/mem_reg_192_255_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X88Y62    txbuf/mem_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X88Y62    txbuf/mem_reg_192_255_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X88Y62    txbuf/mem_reg_192_255_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X84Y69    txbuf/mem_reg_192_255_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         5.000       3.950      SLICE_X84Y69    txbuf/mem_reg_192_255_3_5/RAMB/CLK



