# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../P5.srcs/sources_1/new/Counter_MOD10.vhd" \
"../../../../P5.srcs/sources_1/new/Counter_MOD12_BCD.vhd" \
"../../../../P5.srcs/sources_1/new/Counter_MOD6.vhd" \
"../../../../P5.srcs/sources_1/new/Counter_MOD60_BCD.vhd" \
"../../../../P5.srcs/sources_1/new/FlipFlopJK.vhd" \
"../../../../P5.srcs/sources_1/new/sSegDisplay.vhd" \
"../../../../P5.srcs/sources_1/new/Clock.vhd" \

# Do not sort compile order
nosort
