Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Tue May 31 18:34:33 2022
| Host             : DESKTOP-S7H1TQT running 64-bit major release  (build 9200)
| Command          : report_power -file hdmi_inout_bd_wrapper_power_routed.rpt -pb hdmi_inout_bd_wrapper_power_summary_routed.pb -rpx hdmi_inout_bd_wrapper_power_routed.rpx
| Design           : hdmi_inout_bd_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.024        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.870        |
| Device Static (W)        | 0.154        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 61.7         |
| Junction Temperature (C) | 48.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.036 |       11 |       --- |             --- |
| Slice Logic              |     0.014 |    17376 |       --- |             --- |
|   LUT as Logic           |     0.011 |     5444 |     53200 |           10.23 |
|   CARRY4                 |     0.002 |      315 |     13300 |            2.37 |
|   Register               |     0.001 |     9311 |    106400 |            8.75 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   LUT as Distributed RAM |    <0.001 |       42 |     17400 |            0.24 |
|   F7/F8 Muxes            |    <0.001 |      142 |     53200 |            0.27 |
|   Others                 |    <0.001 |      704 |       --- |             --- |
|   LUT as Shift Register  |    <0.001 |      228 |     17400 |            1.31 |
|   BUFR                   |     0.000 |        1 |        88 |            1.14 |
| Signals                  |     0.016 |    12551 |       --- |             --- |
| Block RAM                |     0.004 |        8 |       140 |            5.71 |
| MMCM                     |     0.165 |        2 |         4 |           50.00 |
| PLL                      |     0.054 |        1 |         4 |           25.00 |
| I/O                      |     0.163 |       20 |       125 |           16.00 |
| PS7                      |     1.416 |        1 |       --- |             --- |
| Static Power             |     0.154 |          |           |                 |
| Total                    |     2.024 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.093 |       0.076 |      0.018 |
| Vccaux    |       1.800 |     0.154 |       0.137 |      0.017 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.768 |       0.734 |      0.034 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                   | Domain                                                               | Constraint (ns) |
+-----------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_out_200_hdmi_inout_bd_clk_wiz_0_1   | hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1 |             5.0 |
| clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 | hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1 |             5.0 |
| clk_out_50_hdmi_inout_bd_clk_wiz_0_1    | hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1  |            20.0 |
| clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  | hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1  |            20.0 |
| clkfbout_hdmi_inout_bd_clk_wiz_0_1      | hdmi_inout_bd_i/clk_wiz_0/inst/clkfbout_hdmi_inout_bd_clk_wiz_0_1    |             8.0 |
| clkfbout_hdmi_inout_bd_clk_wiz_0_1_1    | hdmi_inout_bd_i/clk_wiz_0/inst/clkfbout_hdmi_inout_bd_clk_wiz_0_1    |             8.0 |
| sys_clk_pin                             | sys_clock                                                            |             8.0 |
| sys_clock                               | sys_clock                                                            |             8.0 |
+-----------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| hdmi_inout_bd_wrapper    |     1.870 |
|   hdmi_inout_bd_i        |     1.870 |
|     axi_interconnect_1   |     0.001 |
|       s00_couplers       |     0.001 |
|     axi_interconnect_2   |     0.003 |
|       s00_couplers       |     0.003 |
|     axi_vdma_0           |     0.039 |
|       U0                 |     0.039 |
|     clk_wiz_0            |     0.108 |
|       inst               |     0.108 |
|     dvi2rgb_0            |     0.096 |
|       U0                 |     0.096 |
|     processing_system7_0 |     1.416 |
|       inst               |     1.416 |
|     rgb2dvi_0            |     0.186 |
|       U0                 |     0.186 |
|     v_axi4s_vid_out_0    |     0.005 |
|       inst               |     0.005 |
|     v_tc_0               |     0.009 |
|       U0                 |     0.009 |
|     v_vid_in_axi4s_0     |     0.004 |
|       inst               |     0.004 |
+--------------------------+-----------+


