library verilog;
use verilog.vl_types.all;
entity coeff_comparator is
    port(
        adc_count_i     : in     vl_logic_vector(20 downto 0);
        section_limit   : in     vl_logic_vector(19 downto 0);
        adc_section_o   : out    vl_logic_vector(1 downto 0)
    );
end coeff_comparator;
