/* arch/arm/plat-s5p64xx/include/plat/regs-clock.h
 *
 * Copyright 2008 Openmoko, Inc.
 * Copyright 2008 Simtec Electronics
 *	Ben Dooks <ben@simtec.co.uk>
 *	http://armlinux.simtec.co.uk/
 *
 * S5P64XX clock register definitions
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#ifndef __PLAT_REGS_CLOCK_H
#define __PLAT_REGS_CLOCK_H __FILE__

#define S5P_CLKREG(x)		(S3C_VA_SYS + (x))

#define S5P_APLL_LOCK		S5P_CLKREG(0x00)
#define S5P_MPLL_LOCK		S5P_CLKREG(0x08)
#define S5P_EPLL_LOCK		S5P_CLKREG(0x10)
#define S5P_VPLL_LOCK		S5P_CLKREG(0x20)

#define S5P_APLL_CON		S5P_CLKREG(0x100)
#define S5P_MPLL_CON		S5P_CLKREG(0x108)
#define S5P_EPLL_CON		S5P_CLKREG(0x110)
#define S5P_EPLL_CON1		S5P_CLKREG(0x114)

#define S5P_EPLL_CON1_MASK	(0xFFFF<<0)

#define S5P_VPLL_CON		S5P_CLKREG(0x120)

#define S5P_CLK_SRC0		S5P_CLKREG(0x200)
#define S5P_CLK_SRC1		S5P_CLKREG(0x204)
#define S5P_CLK_SRC2		S5P_CLKREG(0x208)
#define S5P_CLK_SRC3		S5P_CLKREG(0x20C)
#define S5P_CLK_SRC4		S5P_CLKREG(0x210)
#define S5P_CLK_SRC5		S5P_CLKREG(0x214)
#define S5P_CLK_SRC6		S5P_CLKREG(0x218)

#define S5P_CLK_SRC_MASK0	S5P_CLKREG(0x280)
#define S5P_CLK_SRC_MASK1	S5P_CLKREG(0x284)

#define S5P_CLK_DIV0		S5P_CLKREG(0x300)
#define S5P_CLK_DIV1		S5P_CLKREG(0x304)
#define S5P_CLK_DIV2		S5P_CLKREG(0x308)
#define S5P_CLK_DIV3		S5P_CLKREG(0x30C)
#define S5P_CLK_DIV4		S5P_CLKREG(0x310)
#define S5P_CLK_DIV5		S5P_CLKREG(0x314)
#define S5P_CLK_DIV6		S5P_CLKREG(0x318)

#define S5P_CLKGATE_MAIN0	S5P_CLKREG(0x400)
#define S5P_CLKGATE_MAIN1	S5P_CLKREG(0x404)
#define S5P_CLKGATE_MAIN2	S5P_CLKREG(0x408)
#define S5P_CLKGATE_PERI0	S5P_CLKREG(0x420)
#define S5P_CLKGATE_PERI1	S5P_CLKREG(0x424)
#define S5P_CLKGATE_SCLK0	S5P_CLKREG(0x440)
#define S5P_CLKGATE_SCLK1	S5P_CLKREG(0x444)
#define S5P_CLKGATE_IP0		S5P_CLKREG(0x460)
#define S5P_CLKGATE_IP1		S5P_CLKREG(0x464)
#define S5P_CLKGATE_IP2		S5P_CLKREG(0x468)
#define S5P_CLKGATE_IP3		S5P_CLKREG(0x46C)
#define S5P_CLKGATE_IP4		S5P_CLKREG(0x470)

#define S5P_CLKGATE_BLOCK	S5P_CLKREG(0x480)
#define S5P_CLKGATE_BUS0	S5P_CLKREG(0x484)
#define S5P_CLKGATE_BUS1	S5P_CLKREG(0x488)

/* CLK_OUT */
#define S5P_CLK_OUT_SHIFT	(12)
#define S5P_CLK_OUT		S5P_CLKREG(0x500)
#define S5P_CLK_OUT_EPLL    (2 << S5P_CLK_OUT_SHIFT)
#define S5P_CLK_OUT_MASK	(0x1F<<12)
#define S5P_CLK_OUT_DIV_SHIFT            (20)
#define S5P_CLK_OUT_DIV_MASK             (0xf << S5P_CLK_OUT_DIV_SHIFT)

#define S5P_CLK_DIV_STAT0	S5P_CLKREG(0x1000)
#define S5P_CLK_DIV_STAT1	S5P_CLKREG(0x1004)

#define S5P_CLK_MUX_STAT0	S5P_CLKREG(0x1100)
#define S5P_CLK_MUX_STAT1	S5P_CLKREG(0x1104)

#define S5P_MDNIE_SEL		S5P_CLKREG(0x7008)

/* Register Bit definition */
#define S5P_EPLL_EN     (1<<31)
#define S5P_EPLL_MASK   0xffffffff 
#define S5P_EPLLVAL(_v,_m,_p,_s)   ((_v) << 27 | (_m) << 16 | ((_p) << 8) | ((_s)))

/* CLKSRC0 */
#define S5P_CLKSRC0_APLL_MASK		(0x1<<0)
#define S5P_CLKSRC0_APLL_SHIFT		(0)
#define S5P_CLKSRC0_MPLL_MASK		(0x1<<4)
#define S5P_CLKSRC0_MPLL_SHIFT		(4)
#define S5P_CLKSRC0_EPLL_MASK		(0x1<<8)
#define S5P_CLKSRC0_EPLL_SHIFT		(8)
#define S5P_CLKSRC0_VPLL_MASK		(0x1<<12)
#define S5P_CLKSRC0_VPLL_SHIFT		(12)
#define S5P_CLKSRC0_MUXARM_MASK		(0x1<<16)
#define S5P_CLKSRC0_MUXARM_SHIFT	(16)
#define S5P_CLKSRC0_MUXD0_MASK		(0x1<<20)
#define S5P_CLKSRC0_MUXD0_SHIFT		(20)
#define S5P_CLKSRC0_MUXD1_MASK		(0x1<<24)
#define S5P_CLKSRC0_MUXD1_SHIFT		(24)
#define S5P_CLKSRC0_ONENAND_MASK	(0x1<<28)
#define S5P_CLKSRC0_ONENAND_SHIFT	(28)

/* CLKSRC1 */
#define S5P_CLKSRC1_MIXER_MASK		(0x1<<4)
#define S5P_CLKSRC1_MIXER_SHIFT		(4)
#define S5P_CLKSRC1_CAM0_MASK		(0xF<<12)
#define S5P_CLKSRC1_CAM0_SHIFT		(12)
#define S5P_CLKSRC1_CAM1_MASK		(0xF<<16)
#define S5P_CLKSRC1_CAM1_SHIFT		(16)
#define S5P_CLKSRC1_FIMD_MASK		(0xF<<20)
#define S5P_CLKSRC1_FIMD_SHIFT		(20)

/* CLKSRC2 */
#define S5P_CLKSRC2_G2D_MASK		(0X3 << 8)
#define S5P_CLKSRC2_G2D_SEL_SHIFT	(8)
#define S5P_CLKSRC2_MUXD1SYNC_SEL_MASK	(0x1<<24)
#define S5P_CLKSRC2_MUXD1SYNC_SEL_SHIFT	(24)
#define S5P_CLKSRC2_MUXD0SYNC_SEL_MASK	(0x1<<28)
#define S5P_CLKSRC2_MUXD0SYNC_SEL_SHIFT	(28)

/* CLKSRC3 */
#define S5P_CLKSRC3_FIMC0_LCLK_MASK	(0xF<<12)
#define S5P_CLKSRC3_FIMC0_LCLK_SHIFT	(12)
#define S5P_CLKSRC3_FIMC1_LCLK_MASK	(0xF<<16)
#define S5P_CLKSRC3_FIMC1_LCLK_SHIFT	(16)
#define S5P_CLKSRC3_FIMC2_LCLK_MASK	(0xF<<20)
#define S5P_CLKSRC3_FIMC2_LCLK_SHIFT	(20)

/* CLKSRC4 */
#define S5P_CLKSRC4_MMC0_MASK		(0xF<<0)
#define S5P_CLKSRC4_MMC0_SHIFT		(0)
#define S5P_CLKSRC4_MMC1_MASK		(0xF<<4)
#define S5P_CLKSRC4_MMC1_SHIFT		(4)
#define S5P_CLKSRC4_MMC2_MASK		(0xF<<8)
#define S5P_CLKSRC4_MMC2_SHIFT		(8)
#define S5P_CLKSRC4_UART0_MASK		(0xF<<16)
#define S5P_CLKSRC4_UART0_SHIFT		(16)
#define S5P_CLKSRC4_UART1_MASK		(0xF<<20)
#define S5P_CLKSRC4_UART1_SHIFT		(20)
#define S5P_CLKSRC4_UART2_MASK		(0xF<<24)
#define S5P_CLKSRC4_UART2_SHIFT		(24)

/* CLKSRC5 */
#define S5P_CLKSRC5_SPI0_MASK		(0xF<<0)
#define S5P_CLKSRC5_SPI0_SHIFT		(0)
#define S5P_CLKSRC5_PWM_MASK		(0xF<<12)
#define S5P_CLKSRC5_PWM_SHIFT		(12)

/* CLKSRC6 */
#define S5P_CLKSRC6_AUDIO0_MASK		(0xF<<0)
#define S5P_CLKSRC6_AUDIO0_SHIFT	(0)
#define S5P_CLKSRC6_AUDIO1_MASK		(0xF<<4)
#define S5P_CLKSRC6_AUDIO1_SHIFT	(4)

/* CLKSRC_MASK0 */
#define S5P_CLKSRC_MASK0_MIXER		(1<<1)
#define S5P_CLKSRC_MASK0_DAC		(1<<2)
#define S5P_CLKSRC_MASK0_CAM0		(1<<3)
#define S5P_CLKSRC_MASK0_CAM1		(1<<4)
#define S5P_CLKSRC_MASK0_FIMD		(1<<5)
#define S5P_CLKSRC_MASK0_FINVPLL	(1<<7)
#define S5P_CLKSRC_MASK0_MMC0		(1<<8)
#define S5P_CLKSRC_MASK0_MMC1		(1<<9)
#define S5P_CLKSRC_MASK0_MMC2		(1<<10)
#define S5P_CLKSRC_MASK0_UART0		(1<<12)
#define S5P_CLKSRC_MASK0_UART1		(1<<13)
#define S5P_CLKSRC_MASK0_UART2		(1<<14)
#define S5P_CLKSRC_MASK0_SPI0		(1<<16)
#define S5P_CLKSRC_MASK0_PWM		(1<<19)
#define S5P_CLKSRC_MASK0_AUDIO0		(1<<24)
#define S5P_CLKSRC_MASK0_AUDIO1		(1<<25)

/* CLKSRC_MASK1 */
#define S5P_CLKSRC_MASK1_FIMC0_LCLK	(1<<2)
#define S5P_CLKSRC_MASK1_FIMC1_LCLK	(1<<3)
#define S5P_CLKSRC_MASK1_FIMC2_LCLK	(1<<4)

/* CLKDIV0 */
#define S5P_CLKDIV0_APLL_MASK		(0x7<<0)
#define S5P_CLKDIV0_APLL_SHIFT		(0)
#define S5P_CLKDIV0_A2M_MASK		(0x7<<4)
#define S5P_CLKDIV0_A2M_SHIFT		(4)
#define S5P_CLKDIV0_D0CLK_MASK		(0xF<<16)
#define S5P_CLKDIV0_D0CLK_SHIFT		(16)
#define S5P_CLKDIV0_P0CLK_MASK		(0x7<<20)
#define S5P_CLKDIV0_P0CLK_SHIFT		(20)
#define S5P_CLKDIV0_D1CLK_MASK		(0xF<<24)
#define S5P_CLKDIV0_D1CLK_SHIFT		(24)
#define S5P_CLKDIV0_P1CLK_MASK		(0x7<<28)
#define S5P_CLKDIV0_P1CLK_SHIFT		(28)

/* CLKDIV1 */
#define S5P_CLKDIV1_MIXER_MASK		(0xF<<0)
#define S5P_CLKDIV1_MIXER_SHIFT		(0)
#define S5P_CLKDIV1_CAM0_MASK		(0xF<<12)
#define S5P_CLKDIV1_CAM0_SHIFT		(12)
#define S5P_CLKDIV1_CAM1_MASK		(0xF<<16)
#define S5P_CLKDIV1_CAM1_SHIFT		(16)
#define S5P_CLKDIV1_FIMD_MASK		(0xF<<20)
#define S5P_CLKDIV1_FIMD_SHIFT		(20)

/* CLKDIV2 */
#define S5P_CLKDIV2_G2D_MASK		(0xF << 8)
#define S5P_CLKDIV2_G2D_SHIFT		(8)
/* CLKDIV3 */
#define S5P_CLKDIV3_FIMC0_LCLK_MASK	(0xF<<12)
#define S5P_CLKDIV3_FIMC0_LCLK_SHIFT	(12)
#define S5P_CLKDIV3_FIMC1_LCLK_MASK	(0xF<<16)
#define S5P_CLKDIV3_FIMC1_LCLK_SHIFT	(16)
#define S5P_CLKDIV3_FIMC2_LCLK_MASK	(0xF<<20)
#define S5P_CLKDIV3_FIMC2_LCLK_SHIFT	(20)


/* CLKDIV4 */
#define S5P_CLKDIV4_MMC0_MASK		(0xF<<0)
#define S5P_CLKDIV4_MMC0_SHIFT		(0)
#define S5P_CLKDIV4_MMC1_MASK		(0xF<<4)
#define S5P_CLKDIV4_MMC1_SHIFT		(4)
#define S5P_CLKDIV4_MMC2_MASK		(0xF<<8)
#define S5P_CLKDIV4_MMC2_SHIFT		(8)
#define S5P_CLKDIV4_UART0_MASK		(0xF<<16)
#define S5P_CLKDIV4_UART0_SHIFT		(16)
#define S5P_CLKDIV4_UART1_MASK		(0xf<<20)
#define S5P_CLKDIV4_UART1_SHIFT		(20)
#define S5P_CLKDIV4_UART2_MASK		(0xf<<24)
#define S5P_CLKDIV4_UART2_SHIFT		(24)

/* CLKDIV5 */
#define S5P_CLKDIV5_SPI0_MASK		(0xF<<0)
#define S5P_CLKDIV5_SPI0_SHIFT		(0)
#define S5P_CLKDIV5_PWM_MASK		(0xF<<12)
#define S5P_CLKDIV5_PWM_SHIFT		(12)

/* CLKDIV6 */
#define S5P_CLKDIV6_AUDIO0_MASK		(0xF<<0)
#define S5P_CLKDIV6_AUDIO0_SHIFT	(0)
#define S5P_CLKDIV6_AUDIO1_MASK		(0xF<<4)
#define S5P_CLKDIV6_AUDIO1_SHIFT	(4)
#define S5P_CLKDIV6_ONENAND_MASK	(0x7<<12)
#define S5P_CLKDIV6_ONENAND_SHIFT	(12)

/* Clock Gate Main0 Registers */

/* Clock Gate Main1 Registers */

/* Clock Gate Main2 Registers */

/* Clock Gate Peri0 Registers */

/* Clock Gate Peri1 Registers */


/* Special Clock Gate 0 Registers */
#define S5P_CLKGATE_SCLK0_EBI		(1<<31)
#define S5P_CLKGATE_SCLK0_NANDXL	(1<<30)
#define S5P_CLKGATE_SCLK0_FIMD		(1<<25)
#define S5P_CLKGATE_SCLK0_CAM1		(1<<24)
#define S5P_CLKGATE_SCLK0_CAM0		(1<<23)
#define S5P_CLKGATE_SCLK0_TVENC		(1<<22)
#define S5P_CLKGATE_SCLK0_DAC		(1<<21)
#define S5P_CLKGATE_SCLK0_MIXER		(1<<20)
#define S5P_CLKGATE_SCLK0_AUDIO1	(1<<16)
#define S5P_CLKGATE_SCLK0_AUDIO0	(1<<15)
#define S5P_CLKGATE_SCLK0_PWM		(1<<14)
#define S5P_CLKGATE_SCLK0_SPI1		(1<<12)
#define S5P_CLKGATE_SCLK0_SPI0		(1<<11)
#define S5P_CLKGATE_SCLK0_UART2		(1<<9)
#define S5P_CLKGATE_SCLK0_UART1		(1<<8)
#define S5P_CLKGATE_SCLK0_UART0		(1<<7)
#define S5P_CLKGATE_SCLK0_MMC2		(1<<5)
#define S5P_CLKGATE_SCLK0_MMC1		(1<<4)
#define S5P_CLKGATE_SCLK0_MMC0		(1<<3)

/* Special Clock Gate 1 Registers */
#define S5P_CLKGATE_SCLK1_FIMC2_LCLK	(1<<5)
#define S5P_CLKGATE_SCLK1_FIMC1_LCLK	(1<<4)
#define S5P_CLKGATE_SCLK1_FIMC0_LCLK	(1<<3)


/* IP Clock Gate 0 Registers */
#define S5P_CLKGATE_IP0_ROTATOR		(1<<29)
#define S5P_CLKGATE_IP0_JPEG		(1<<28)
#define S5P_CLKGATE_IP0_FIMC2		(1<<26)
#define S5P_CLKGATE_IP0_FIMC1		(1<<25)
#define S5P_CLKGATE_IP0_FIMC0		(1<<24)
#define S5P_CLKGATE_IP0_MFC		(1<<16)
#define S5P_CLKGATE_IP0_G2D		(1<<12)
#define S5P_CLKGATE_IP0_G3D		(1<<8)
#define S5P_CLKGATE_IP0_IMEM		(1<<5)
#define S5P_CLKGATE_IP0_PDMA		(1<<3)
#define S5P_CLKGATE_IP0_MDMA		(1<<2)
#define S5P_CLKGATE_IP0_DMC0		(1<<0)

/* IP Clock Gate 1 Registers */
#define S5P_CLKGATE_IP1_ETB		(1<<31)	
#define S5P_CLKGATE_IP1_ETM		(1<<30)
#define S5P_CLKGATE_IP1_SROMC		(1<<26)
#define S5P_CLKGATE_IP1_NANDXL		(1<<24)
#define S5P_CLKGATE_IP1_USBOTG		(1<<16)
#define S5P_CLKGATE_IP1_TVENC		(1<<10)
#define S5P_CLKGATE_IP1_MIXER		(1<<9)
#define S5P_CLKGATE_IP1_VP		(1<<8)
#define S5P_CLKGATE_IP1_FIMD		(1<<0)

/* IP Clock Gate 2 Registers */
#define S5P_CLKGATE_IP2_VIC2		(1<<26)
#define S5P_CLKGATE_IP2_VIC1		(1<<25)
#define S5P_CLKGATE_IP2_VIC0		(1<<24)
#define S5P_CLKGATE_IP2_VIC_MASK	(1<<23)
#define S5P_CLKGATE_IP2_HSMMC2		(1<<18)
#define S5P_CLKGATE_IP2_HSMMC1		(1<<17)
#define S5P_CLKGATE_IP2_HSMMC0		(1<<16)
#define S5P_CLKGATE_IP2_MODEM		(1<<9)
#define S5P_CLKGATE_IP2_SECSS		(1<<0)

/* IP Clock Gate 3 Registers */
#define S5P_CLKGATE_IP3_PCM1		(1<<29)
#define S5P_CLKGATE_IP3_PCM0		(1<<28)
#define S5P_CLKGATE_IP3_GPIO		(1<<26)
#define S5P_CLKGATE_IP3_TSADC		(1<<24)
#define S5P_CLKGATE_IP3_PWM		(1<<23)
#define S5P_CLKGATE_IP3_WDT		(1<<22)
#define S5P_CLKGATE_IP3_KEYIF		(1<<21)
#define S5P_CLKGATE_IP3_UART2		(1<<19)
#define S5P_CLKGATE_IP3_UART1		(1<<18)
#define S5P_CLKGATE_IP3_UART0		(1<<17)
#define S5P_CLKGATE_IP3_SYSTIMER	(1<<16)
#define S5P_CLKGATE_IP3_RTC		(1<<15)
#define S5P_CLKGATE_IP3_SPI0		(1<<12)
#define S5P_CLKGATE_IP3_I2C2		(1<<9)
#define S5P_CLKGATE_IP3_I2C1		(1<<8)
#define S5P_CLKGATE_IP3_I2C0		(1<<7)
#define S5P_CLKGATE_IP3_I2S1		(1<<5)
#define S5P_CLKGATE_IP3_I2S0		(1<<4)	

/* IP Clock Gate 4 Registers */

#define S5P_CLKGATE_IP4_D1SFR		(1<<28)
#define S5P_CLKGATE_IP4_AUDIOSYS	(1<<27)
#define S5P_CLKGATE_IP4_D0SYS		(1<<26)
#define S5P_CLKGATE_IP4_MEMSFR		(1<<25)
#define S5P_CLKGATE_IP4_AUDIO		(1<<24)
#define S5P_CLKGATE_IP4_SECKEY		(1<<3)
#define S5P_CLKGATE_IP4_CHIP_ID		(1<<0)


/* Block Clock Gate Registers */

#define S5P_CLKGATE_BLOCK_G3D		(1<<0)
#define S5P_CLKGATE_BLOCK_MFC		(1<<1)
#define S5P_CLKGATE_BLOCK_CAM		(1<<2)
#define S5P_CLKGATE_BLOCK_LCD		(1<<3)
#define S5P_CLKGATE_BLOCK_TV		(1<<4)
#define S5P_CLKGATE_BLOCK_GENERAL	(1<<5)
#define S5P_CLKGATE_BLOCK_FILE		(1<<6)
#define S5P_CLKGATE_BLOCK_ARMSUB	(1<<7)
#define S5P_CLKGATE_BLOCK_AUDIO		(1<<8)


/* Bus Clock Gate Registers (hidden) */

/* Clock MUX status Registers */
#define S5P_CLK_MUX_STAT0_APLL_MASK	(0x7<<0)
#define S5P_CLK_MUX_STAT0_APLL_SHIFT	(0)
#define S5P_CLK_MUX_STAT0_MPLL_MASK	(0x7<<4)
#define S5P_CLK_MUX_STAT0_MPLL_SHIFT	(4)
#define S5P_CLK_MUX_STAT0_EPLL_MASK	(0x7<<8)
#define S5P_CLK_MUX_STAT0_EPLL_SHIFT	(8)
#define S5P_CLK_MUX_STAT0_VPLL_MASK	(0x7<<12)
#define S5P_CLK_MUX_STAT0_VPLL_SHIFT	(12)
#define S5P_CLK_MUX_STAT0_MUXARM_MASK	(0x7<<16)
#define S5P_CLK_MUX_STAT0_MUXARM_SHIFT	(16)
#define S5P_CLK_MUX_STAT0_MUXD0_MASK	(0x7<<20)
#define S5P_CLK_MUX_STAT0_MUXD0_SHIFT	(20)
#define S5P_CLK_MUX_STAT0_MUXD1_MASK	(0x7<<24)
#define S5P_CLK_MUX_STAT0_MUXD1_SHIFT	(24)
#define S5P_CLK_MUX_STAT0_ONENAND_MASK	(0x7<<28)
#define S5P_CLK_MUX_STAT0_ONENAND_SHIFT	(28)

#define S5P_CLK_MUX_STAT1_MUXD1SYNC_MASK	(0x7<<24)
#define S5P_CLK_MUX_STAT1_MUXD1SYNC_SHIFT	(24)
#define S5P_CLK_MUX_STAT1_MUXD0SYNC_MASK	(0x7<<28)
#define S5P_CLK_MUX_STAT1_MUXD0SYNC_SHIFT	(28)


/* register for power management */
#define S5P_PWR_CFG 		S5P_CLKREG(0xC000)
#define S5P_EINT_WAKEUP_MASK 	S5P_CLKREG(0xC004)
#define S5P_WAKEUP_MASK 	S5P_CLKREG(0xC008)
#define S5P_PWR_MODE	 	S5P_CLKREG(0xC00C)
#define S5P_NORMAL_CFG 		S5P_CLKREG(0xC010)
#define S5P_IDLE_CFG 		S5P_CLKREG(0xC020)
#define S5P_STOP_CFG 		S5P_CLKREG(0xC030)
#define S5P_STOP_MEM_CFG 	S5P_CLKREG(0xC034)
#define S5P_SLEEP_CFG 		S5P_CLKREG(0xC040)

#define S5P_OSC_FREQ 		S5P_CLKREG(0xC100)
#define S5P_OSC_STABLE 		S5P_CLKREG(0xC104)
#define S5P_PWR_STABLE 		S5P_CLKREG(0xC108)
#define S5P_MTC_STABLE 		S5P_CLKREG(0xC110)
#define S5P_CLAMP_STABLE 	S5P_CLKREG(0xC114)

#define S5P_WAKEUP_STAT 	S5P_CLKREG(0xC200)
#define S5P_BLK_PWR_STAT 	S5P_CLKREG(0xC204)

#define S5P_OTHERS 		S5P_CLKREG(0xE000)
#define S5P_OM_STAT		S5P_CLKREG(0xE100)
#define S5P_USB_PHY_CONTROL	S5P_CLKREG(0xE80C)
#define S5P_PS_HOLD_CONTROL	S5P_CLKREG(0xE81C)

#define S5P_INFORM0 		S5P_CLKREG(0xF000)
#define S5P_INFORM1 		S5P_CLKREG(0xF004)
#define S5P_INFORM2 		S5P_CLKREG(0xF008)
#define S5P_INFORM3 		S5P_CLKREG(0xF00C)
#define S5P_INFORM4 		S5P_CLKREG(0xF010)
#define S5P_INFORM5 		S5P_CLKREG(0xF014)
#define S5P_INFORM6 		S5P_CLKREG(0xF018)
#define S5P_INFORM7 		S5P_CLKREG(0xF01C)

#define S5P_RST_STAT		S5P_CLKREG(0xA000)
#define S5P_OSC_CON		S5P_CLKREG(0x8000)

#define S5P_CFG_WFI_CLEAN	~(3<<8)
#define S5P_CFG_WFI_IDLE	(1<<8)
#define S5P_CFG_WFI_STOP	(2<<8)
#define S5P_CFG_WFI_SLEEP	(3<<8)

#define S5P_OTHER_SYS_INT	24
#define S5P_OTHER_STA_TYPE	23
#define STA_TYPE_EXPON		0
#define STA_TYPE_SFR		1

#define S5P_PWR_STA_EXP_SCALE	0
#define S5P_PWR_STA_CNT		4

#define S5P_PWR_STABLE_COUNT	85500

#define S5P_SLEEP_CFG_OSC_EN	0
#define S5P_SLEEP_CFG_USBOSC_EN      1

#define S5P_OTHER_SYSC_INTOFF       1

/* OTHERS Resgister */
#define S5P_OTHERS_USB_SIG_MASK 	(1 << 16)
#define S5P_OTHERS_MIPI_DPHY_EN		(1 << 28)

/* MIPI D-PHY Control Register 0 */
#define S5P_MIPI_PHY_CON0_M_RESETN	(1 << 1)
#define S5P_MIPI_PHY_CON0_S_RESETN	(1 << 0)


#endif /* _PLAT_REGS_CLOCK_H */
