QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap axi_clock_converter_v2_1_26 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_clock_converter_v2_1_26 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:32:20 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work axi_clock_converter_v2_1_26 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/axi_clock_converter_v2_1_26/.cxl.verilog.axi_clock_converter_v2_1_26.axi_clock_converter_v2_1_26.lin64.cmf 
-- Compiling module axi_clock_converter_v2_1_26_axic_sync_clock_converter
-- Compiling module axi_clock_converter_v2_1_26_axic_sample_cycle_ratio
-- Compiling module axi_clock_converter_v2_1_26_lite_async
-- Compiling module axi_clock_converter_v2_1_26_axi_clock_converter

Top level modules:
	axi_clock_converter_v2_1_26_axi_clock_converter
End time: 11:32:20 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
