Search.setIndex({docnames:["api/ltool.fop.get_file","api/ltool.fop.get_line","api/ltool.fop.t","api/ltool.pdp.PdpEmpty","api/ltool.pdp.explain_file","api/ltool.pdp.explain_string_list","api/ltool.pdp.get_config","dsl","index","modules"],envversion:{"sphinx.domains.c":1,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":1,"sphinx.domains.javascript":1,"sphinx.domains.math":2,"sphinx.domains.python":1,"sphinx.domains.rst":1,"sphinx.domains.std":1,"sphinx.ext.intersphinx":1,"sphinx.ext.viewcode":1,sphinx:56},filenames:["api/ltool.fop.get_file.rst","api/ltool.fop.get_line.rst","api/ltool.fop.t.rst","api/ltool.pdp.PdpEmpty.rst","api/ltool.pdp.explain_file.rst","api/ltool.pdp.explain_string_list.rst","api/ltool.pdp.get_config.rst","dsl.rst","index.rst","modules.rst"],objects:{"":{dsl:[7,0,0,"-"]},"dsl.Component":{Component:[7,3,1,""],component_list:[7,4,1,""],create_all_vfile:[7,4,1,""],create_this_vfile:[7,4,1,""],generate_verilog:[7,4,1,""],io_list:[7,4,1,""],lvalue_list:[7,4,1,""],module_name:[7,4,1,""],outer_lvalue_list:[7,4,1,""],param_list:[7,4,1,""],var_list:[7,4,1,""],verilog_def:[7,4,1,""],verilog_inst:[7,4,1,""],verilog_outer_def:[7,4,1,""],vfile:[7,4,1,""],wire_list:[7,4,1,""]},"dsl.Component.Component":{component_list:[7,4,1,""],create_all_vfile:[7,4,1,""],create_this_vfile:[7,4,1,""],generate_verilog:[7,4,1,""],io_list:[7,4,1,""],lvalue_list:[7,4,1,""],module_name:[7,4,1,""],outer_lvalue_list:[7,4,1,""],param_list:[7,4,1,""],var_list:[7,4,1,""],verilog_def:[7,4,1,""],verilog_inst:[7,4,1,""],verilog_outer_def:[7,4,1,""],vfile:[7,4,1,""],wire_list:[7,4,1,""]},"dsl.FileProcess":{check_vfile:[7,2,1,""],create_file:[7,2,1,""],file_list_dedup:[7,2,1,""],refresh_directory:[7,2,1,""],relpath:[7,2,1,""]},"dsl.Function":{assign:[7,2,1,""]},"dsl.IOGroup":{exclude:[7,4,1,""],io_list:[7,4,1,""],reverse:[7,4,1,""],verilog_assignment:[7,4,1,""],verilog_def:[7,4,1,""],verilog_inst:[7,4,1,""],verilog_outer_def:[7,4,1,""]},"dsl.Input":{is_lvalue:[7,4,1,""],lstring:[7,4,1,""],reverse:[7,4,1,""],rstring:[7,4,1,""]},"dsl.Output":{is_lvalue:[7,4,1,""],lstring:[7,4,1,""],reverse:[7,4,1,""],rstring:[7,4,1,""]},"dsl.Parameter":{lstring:[7,4,1,""],rstring:[7,4,1,""],string:[7,4,1,""],verilog_assignment:[7,4,1,""],verilog_def:[7,4,1,""]},"dsl.Root":{Root:[7,3,1,""]},"dsl.Root.Root":{father:[7,4,1,""],father_until:[7,4,1,""],father_until_not:[7,4,1,""],full_name:[7,4,1,""],join_name:[7,4,1,""],name:[7,4,1,""],name_before:[7,4,1,""],name_before_not:[7,4,1,""],name_until:[7,4,1,""],name_until_not:[7,4,1,""],set_father:[7,4,1,""],set_father_type:[7,4,1,""],set_name:[7,4,1,""]},"dsl.VFile":{VFile:[7,3,1,""]},"dsl.VFile.VFile":{file_list:[7,4,1,""],path:[7,4,1,""],top_path:[7,4,1,""]},"dsl.Value":{AddExpression:[7,3,1,""],Combine:[7,2,1,""],CombineExpression:[7,3,1,""],CutExpression:[7,3,1,""],Expression:[7,3,1,""],MinusExpression:[7,3,1,""],TimesExpression:[7,3,1,""],TwoOpExpression:[7,3,1,""],Value:[7,3,1,""]},"dsl.Value.AddExpression":{attribute:[7,4,1,""],rstring:[7,4,1,""],string:[7,4,1,""]},"dsl.Value.CombineExpression":{attribute:[7,4,1,""],rstring:[7,4,1,""],string:[7,4,1,""]},"dsl.Value.CutExpression":{attribute:[7,4,1,""],rstring:[7,4,1,""],string:[7,4,1,""]},"dsl.Value.Expression":{check_rvalue:[7,4,1,""]},"dsl.Value.MinusExpression":{attribute:[7,4,1,""],rstring:[7,4,1,""],string:[7,4,1,""]},"dsl.Value.TimesExpression":{attribute:[7,4,1,""],rstring:[7,4,1,""],string:[7,4,1,""]},"dsl.Value.TwoOpExpression":{attribute:[7,4,1,""],string:[7,4,1,""]},"dsl.Value.Value":{Cut:[7,4,1,""],attribute:[7,4,1,""],is_lvalue:[7,4,1,""],lstring:[7,4,1,""],rstring:[7,4,1,""],string:[7,4,1,""],verilog_assignment:[7,4,1,""]},"dsl.Variable":{Bits:[7,3,1,""],Constant:[7,3,1,""],GroupVar:[7,3,1,""],IOGroup:[7,3,1,""],IOSig:[7,3,1,""],Inout:[7,3,1,""],Input:[7,3,1,""],Output:[7,3,1,""],Parameter:[7,3,1,""],Reg:[7,3,1,""],SInt:[7,3,1,""],SingleVar:[7,3,1,""],UInt:[7,3,1,""],Variable:[7,3,1,""],Wire:[7,3,1,""],WireSig:[7,3,1,""]},"dsl.Variable.Bits":{lstring:[7,4,1,""],rstring:[7,4,1,""],string:[7,4,1,""],template:[7,4,1,""],value:[7,4,1,""],width:[7,4,1,""]},"dsl.Variable.GroupVar":{exclude:[7,4,1,""]},"dsl.Variable.IOGroup":{exclude:[7,4,1,""],io_list:[7,4,1,""],reverse:[7,4,1,""],verilog_assignment:[7,4,1,""],verilog_def:[7,4,1,""],verilog_inst:[7,4,1,""],verilog_outer_def:[7,4,1,""]},"dsl.Variable.IOSig":{verilog_def:[7,4,1,""],verilog_inst:[7,4,1,""],verilog_outer_def:[7,4,1,""]},"dsl.Variable.Inout":{reverse:[7,4,1,""]},"dsl.Variable.Input":{is_lvalue:[7,4,1,""],lstring:[7,4,1,""],reverse:[7,4,1,""],rstring:[7,4,1,""]},"dsl.Variable.Output":{is_lvalue:[7,4,1,""],lstring:[7,4,1,""],reverse:[7,4,1,""],rstring:[7,4,1,""]},"dsl.Variable.Parameter":{lstring:[7,4,1,""],rstring:[7,4,1,""],string:[7,4,1,""],verilog_assignment:[7,4,1,""],verilog_def:[7,4,1,""]},"dsl.Variable.SingleVar":{attribute:[7,4,1,""],lstring:[7,4,1,""],rstring:[7,4,1,""],string:[7,4,1,""],width:[7,4,1,""]},"dsl.Variable.Variable":{name_before_component:[7,4,1,""],name_until_component:[7,4,1,""]},"dsl.Variable.Wire":{verilog_def:[7,4,1,""]},"dsl.Wire":{verilog_def:[7,4,1,""]},dsl:{Circuit:[7,1,1,""],Combine:[7,2,1,""],Component:[7,0,0,"-"],FileProcess:[7,0,0,"-"],Function:[7,0,0,"-"],IOGroup:[7,3,1,""],Input:[7,3,1,""],Output:[7,3,1,""],Parameter:[7,3,1,""],Root:[7,0,0,"-"],SInt:[7,3,1,""],UInt:[7,3,1,""],VFile:[7,0,0,"-"],Value:[7,0,0,"-"],Variable:[7,0,0,"-"],Wire:[7,3,1,""],assign:[7,2,1,""]}},objnames:{"0":["py","module","Python \u6a21\u5757"],"1":["py","attribute","Python \u5c5e\u6027"],"2":["py","function","Python \u51fd\u6570"],"3":["py","class","Python \u7c7b"],"4":["py","method","Python \u65b9\u6cd5"]},objtypes:{"0":"py:module","1":"py:attribute","2":"py:function","3":"py:class","4":"py:method"},terms:{"class":7,"function":9,"int":7,"true":[],abs_path:[],addexpress:7,an:[],ani:[],arg:7,assign:7,attribut:7,base:8,basic:[],be:[],befor:[],bit:7,bool:[],cfg:[],check_rvalu:7,check_vfil:7,circuit:7,combin:7,combineexpress:7,comment_prefix:[],compon:9,component_list:7,constant:7,content:9,create_all_vfil:7,create_fil:7,create_this_vfil:7,cut:7,cutexpress:7,data:[],descript:8,dir:[],dir_path:[],dllnode:[],exampl:[],except:[],exclud:7,explain_fil:[],explain_string_list:[],express:7,fals:7,father:7,father_until:7,father_until_not:7,file_list:7,file_list_dedup:7,file_nam:[],file_path:[],fileprocess:9,find:[],fop:8,full_nam:7,func:7,generate_verilog:7,get_config:8,get_fil:[],get_lin:[],groupvar:7,hardwar:8,hbound:7,idl:[],inout:7,input:7,insert:[],introduct:[],io_list:7,iogroup:7,iosig:7,ip:8,is:[],is_lvalu:7,it:[],iter:7,join_nam:7,keyerror:[],languag:8,lbound:7,list:[],lstring:7,ltool:[],lvalue_list:7,match:[],minusexpress:7,modul:9,module_nam:7,name:7,name_befor:7,name_before_compon:7,name_before_not:7,name_until:7,name_until_compon:7,name_until_not:7,node:[],none:7,object:7,op:7,op_list:7,opl:7,opr:7,outer_lvalue_list:7,output:7,packag:9,param_list:7,paramet:7,path:7,pdp:8,perl:8,properti:7,python:8,rais:[],readi:[],recurion:[],recurs:[],refresh_directori:7,reg:7,relpath:7,revers:7,root:9,rstring:7,rtl:7,script:8,set_fath:7,set_father_typ:7,set_nam:7,singlevar:7,sint:7,str:7,str_list:7,string:7,string_list:[],submodul:9,tcl:8,templat:7,text:7,the:[],timesexpress:7,to:[],top_path:7,twoopexpress:7,uint:7,unifi:8,val:[],valu:9,var_list:7,variabl:9,verilog:8,verilog_assign:7,verilog_def:7,verilog_inst:7,verilog_outer_def:7,vfile:9,which:[],width:7,width_or_str:7,wire:7,wire_list:7,wiresig:7,xls:8,xml:8},titles:["get_file","get_line","t","PdpEmpty","explain_file","explain_string_list","get_config","dsl package","Welcome to UHDL\u2019s documentation!","dsl"],titleterms:{"function":7,and:8,compon:7,content:7,document:8,dsl:[7,9],explain_fil:4,explain_string_list:5,fileprocess:7,fop:[],get_config:6,get_fil:0,get_lin:1,indic:8,introduct:8,ltool:[],modul:7,packag:7,pdp:[],pdpempti:3,root:7,submodul:7,tabl:8,to:8,uhdl:8,valu:7,variabl:7,vfile:7,welcom:8}})