Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Oct 31 16:59:39 2017
| Host         : weikang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1548 register/latch pins with no clock driven by root clock pin: MIC_IN_DELAY_SWITCH[0] (HIGH)

 There are 1548 register/latch pins with no clock driven by root clock pin: MIC_IN_DELAY_SWITCH[1] (HIGH)

 There are 1548 register/latch pins with no clock driven by root clock pin: MIC_IN_DELAY_SWITCH[2] (HIGH)

 There are 1548 register/latch pins with no clock driven by root clock pin: MIC_IN_DELAY_SWITCH[3] (HIGH)

 There are 1548 register/latch pins with no clock driven by root clock pin: MIC_delay/slk_clk_4k/SLW_CLK_reg/C (HIGH)

 There are 1548 register/latch pins with no clock driven by root clock pin: MIC_delay/slk_clk_8k/SLW_CLK_reg/C (HIGH)

 There are 1548 register/latch pins with no clock driven by root clock pin: MIC_delay/slw_clk_16k/SLW_CLK_reg/C (HIGH)

 There are 1548 register/latch pins with no clock driven by root clock pin: MIC_delay/slw_clk_2k/SLW_CLK_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hello_sample/slw_clk_18k/SLW_CLK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: melody_music/slw_clk/SLW_CLK_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: note_music/slw_clk/SLW_CLK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: slw_clk_20k/SLW_CLK_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slw_clk_50M/SLW_CLK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3229 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.079        0.000                      0                  613        0.098        0.000                      0                  613        4.500        0.000                       0                   314  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.079        0.000                      0                  613        0.098        0.000                      0                  613        4.500        0.000                       0                   314  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 note_music/slw_clk/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/slw_clk/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.014ns (23.348%)  route 3.329ns (76.651%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.605     5.126    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  note_music/slw_clk/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.644 f  note_music/slw_clk/COUNT_reg[14]/Q
                         net (fo=2, routed)           0.857     6.501    note_music/slw_clk/COUNT_reg[14]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.124     6.625 f  note_music/slw_clk/COUNT[0]_i_11__5/O
                         net (fo=1, routed)           0.401     7.026    note_music/slw_clk/COUNT[0]_i_11__5_n_0
    SLICE_X7Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.150 f  note_music/slw_clk/COUNT[0]_i_10__6/O
                         net (fo=1, routed)           0.429     7.579    note_music/slw_clk/COUNT[0]_i_10__6_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.703 r  note_music/slw_clk/COUNT[0]_i_3__7/O
                         net (fo=2, routed)           0.511     8.214    note_music/slw_clk/COUNT[0]_i_3__7_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.338 r  note_music/slw_clk/COUNT[0]_i_1__7/O
                         net (fo=24, routed)          1.131     9.469    note_music/slw_clk/COUNT[0]_i_1__7_n_0
    SLICE_X6Y78          FDRE                                         r  note_music/slw_clk/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.495    14.836    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  note_music/slw_clk/COUNT_reg[20]/C
                         clock pessimism              0.271    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y78          FDRE (Setup_fdre_C_R)       -0.524    14.548    note_music/slw_clk/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 note_music/slw_clk/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/slw_clk/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.014ns (23.348%)  route 3.329ns (76.651%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.605     5.126    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  note_music/slw_clk/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.644 f  note_music/slw_clk/COUNT_reg[14]/Q
                         net (fo=2, routed)           0.857     6.501    note_music/slw_clk/COUNT_reg[14]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.124     6.625 f  note_music/slw_clk/COUNT[0]_i_11__5/O
                         net (fo=1, routed)           0.401     7.026    note_music/slw_clk/COUNT[0]_i_11__5_n_0
    SLICE_X7Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.150 f  note_music/slw_clk/COUNT[0]_i_10__6/O
                         net (fo=1, routed)           0.429     7.579    note_music/slw_clk/COUNT[0]_i_10__6_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.703 r  note_music/slw_clk/COUNT[0]_i_3__7/O
                         net (fo=2, routed)           0.511     8.214    note_music/slw_clk/COUNT[0]_i_3__7_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.338 r  note_music/slw_clk/COUNT[0]_i_1__7/O
                         net (fo=24, routed)          1.131     9.469    note_music/slw_clk/COUNT[0]_i_1__7_n_0
    SLICE_X6Y78          FDRE                                         r  note_music/slw_clk/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.495    14.836    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  note_music/slw_clk/COUNT_reg[21]/C
                         clock pessimism              0.271    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y78          FDRE (Setup_fdre_C_R)       -0.524    14.548    note_music/slw_clk/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 note_music/slw_clk/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/slw_clk/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.014ns (23.348%)  route 3.329ns (76.651%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.605     5.126    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  note_music/slw_clk/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.644 f  note_music/slw_clk/COUNT_reg[14]/Q
                         net (fo=2, routed)           0.857     6.501    note_music/slw_clk/COUNT_reg[14]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.124     6.625 f  note_music/slw_clk/COUNT[0]_i_11__5/O
                         net (fo=1, routed)           0.401     7.026    note_music/slw_clk/COUNT[0]_i_11__5_n_0
    SLICE_X7Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.150 f  note_music/slw_clk/COUNT[0]_i_10__6/O
                         net (fo=1, routed)           0.429     7.579    note_music/slw_clk/COUNT[0]_i_10__6_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.703 r  note_music/slw_clk/COUNT[0]_i_3__7/O
                         net (fo=2, routed)           0.511     8.214    note_music/slw_clk/COUNT[0]_i_3__7_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.338 r  note_music/slw_clk/COUNT[0]_i_1__7/O
                         net (fo=24, routed)          1.131     9.469    note_music/slw_clk/COUNT[0]_i_1__7_n_0
    SLICE_X6Y78          FDRE                                         r  note_music/slw_clk/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.495    14.836    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  note_music/slw_clk/COUNT_reg[22]/C
                         clock pessimism              0.271    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y78          FDRE (Setup_fdre_C_R)       -0.524    14.548    note_music/slw_clk/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 note_music/slw_clk/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/slw_clk/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 1.014ns (23.348%)  route 3.329ns (76.651%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.605     5.126    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  note_music/slw_clk/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.644 f  note_music/slw_clk/COUNT_reg[14]/Q
                         net (fo=2, routed)           0.857     6.501    note_music/slw_clk/COUNT_reg[14]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.124     6.625 f  note_music/slw_clk/COUNT[0]_i_11__5/O
                         net (fo=1, routed)           0.401     7.026    note_music/slw_clk/COUNT[0]_i_11__5_n_0
    SLICE_X7Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.150 f  note_music/slw_clk/COUNT[0]_i_10__6/O
                         net (fo=1, routed)           0.429     7.579    note_music/slw_clk/COUNT[0]_i_10__6_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.703 r  note_music/slw_clk/COUNT[0]_i_3__7/O
                         net (fo=2, routed)           0.511     8.214    note_music/slw_clk/COUNT[0]_i_3__7_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.338 r  note_music/slw_clk/COUNT[0]_i_1__7/O
                         net (fo=24, routed)          1.131     9.469    note_music/slw_clk/COUNT[0]_i_1__7_n_0
    SLICE_X6Y78          FDRE                                         r  note_music/slw_clk/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.495    14.836    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  note_music/slw_clk/COUNT_reg[23]/C
                         clock pessimism              0.271    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X6Y78          FDRE (Setup_fdre_C_R)       -0.524    14.548    note_music/slw_clk/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 u1/count2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 0.952ns (19.593%)  route 3.907ns (80.407%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.802     5.323    u1/CLK_IBUF_BUFG
    SLICE_X3Y134         FDRE                                         r  u1/count2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  u1/count2_reg[1]/Q
                         net (fo=15, routed)          1.282     7.062    u1/count2_reg[1]
    SLICE_X5Y137         LUT4 (Prop_lut4_I2_O)        0.124     7.186 r  u1/sclk_i_30/O
                         net (fo=1, routed)           0.797     7.983    u1/sclk_i_30_n_0
    SLICE_X5Y136         LUT6 (Prop_lut6_I0_O)        0.124     8.107 r  u1/sclk_i_11/O
                         net (fo=1, routed)           1.012     9.119    u1/sclk_i_11_n_0
    SLICE_X4Y137         LUT6 (Prop_lut6_I1_O)        0.124     9.243 r  u1/sclk_i_3/O
                         net (fo=1, routed)           0.815    10.058    u1/sclk_i_3_n_0
    SLICE_X4Y136         LUT6 (Prop_lut6_I1_O)        0.124    10.182 r  u1/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.182    u1/sclk_i_1_n_0
    SLICE_X4Y136         FDRE                                         r  u1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.677    15.018    u1/CLK_IBUF_BUFG
    SLICE_X4Y136         FDRE                                         r  u1/sclk_reg/C
                         clock pessimism              0.267    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X4Y136         FDRE (Setup_fdre_C_D)        0.029    15.279    u1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            melody_music/note_sound/slw_clk_note/COUNT_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.354ns (30.624%)  route 3.067ns (69.376%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.609     5.130    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.456     5.586 r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.969     6.555    melody_music/note_sound/slw_clk_note/COUNT_reg[3]
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     6.679 f  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7/O
                         net (fo=1, routed)           0.787     7.467    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.591 r  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.591    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.124 r  melody_music/note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.124    melody_music/note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.241 r  melody_music/note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.310     9.551    melody_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X7Y82          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.499    14.840    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[16]/C
                         clock pessimism              0.271    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X7Y82          FDRE (Setup_fdre_C_R)       -0.335    14.741    melody_music/note_sound/slw_clk_note/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            melody_music/note_sound/slw_clk_note/COUNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.354ns (30.624%)  route 3.067ns (69.376%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.609     5.130    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.456     5.586 r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.969     6.555    melody_music/note_sound/slw_clk_note/COUNT_reg[3]
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     6.679 f  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7/O
                         net (fo=1, routed)           0.787     7.467    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.591 r  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.591    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.124 r  melody_music/note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.124    melody_music/note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.241 r  melody_music/note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.310     9.551    melody_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X7Y82          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.499    14.840    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[17]/C
                         clock pessimism              0.271    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X7Y82          FDRE (Setup_fdre_C_R)       -0.335    14.741    melody_music/note_sound/slw_clk_note/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            melody_music/note_sound/slw_clk_note/COUNT_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.354ns (30.624%)  route 3.067ns (69.376%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.609     5.130    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.456     5.586 r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.969     6.555    melody_music/note_sound/slw_clk_note/COUNT_reg[3]
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     6.679 f  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7/O
                         net (fo=1, routed)           0.787     7.467    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.591 r  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.591    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.124 r  melody_music/note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.124    melody_music/note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.241 r  melody_music/note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.310     9.551    melody_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X7Y82          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.499    14.840    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[18]/C
                         clock pessimism              0.271    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X7Y82          FDRE (Setup_fdre_C_R)       -0.335    14.741    melody_music/note_sound/slw_clk_note/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            melody_music/note_sound/slw_clk_note/COUNT_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.354ns (30.624%)  route 3.067ns (69.376%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.609     5.130    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.456     5.586 r  melody_music/note_sound/slw_clk_note/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.969     6.555    melody_music/note_sound/slw_clk_note/COUNT_reg[3]
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     6.679 f  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7/O
                         net (fo=1, routed)           0.787     7.467    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_7_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.591 r  melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.591    melody_music/note_sound/slw_clk_note/COUNT0_carry_i_3_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.124 r  melody_music/note_sound/slw_clk_note/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.124    melody_music/note_sound/slw_clk_note/COUNT0_carry_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.241 r  melody_music/note_sound/slw_clk_note/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.310     9.551    melody_music/note_sound/slw_clk_note/COUNT0_carry__0_n_0
    SLICE_X7Y82          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.499    14.840    melody_music/note_sound/slw_clk_note/CLK_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  melody_music/note_sound/slw_clk_note/COUNT_reg[19]/C
                         clock pessimism              0.271    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X7Y82          FDRE (Setup_fdre_C_R)       -0.335    14.741    melody_music/note_sound/slw_clk_note/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 note_music/slw_clk/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/slw_clk/COUNT_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 1.014ns (24.117%)  route 3.190ns (75.883%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.605     5.126    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  note_music/slw_clk/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.644 f  note_music/slw_clk/COUNT_reg[14]/Q
                         net (fo=2, routed)           0.857     6.501    note_music/slw_clk/COUNT_reg[14]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.124     6.625 f  note_music/slw_clk/COUNT[0]_i_11__5/O
                         net (fo=1, routed)           0.401     7.026    note_music/slw_clk/COUNT[0]_i_11__5_n_0
    SLICE_X7Y75          LUT5 (Prop_lut5_I4_O)        0.124     7.150 f  note_music/slw_clk/COUNT[0]_i_10__6/O
                         net (fo=1, routed)           0.429     7.579    note_music/slw_clk/COUNT[0]_i_10__6_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I5_O)        0.124     7.703 r  note_music/slw_clk/COUNT[0]_i_3__7/O
                         net (fo=2, routed)           0.511     8.214    note_music/slw_clk/COUNT[0]_i_3__7_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.338 r  note_music/slw_clk/COUNT[0]_i_1__7/O
                         net (fo=24, routed)          0.993     9.330    note_music/slw_clk/COUNT[0]_i_1__7_n_0
    SLICE_X6Y77          FDRE                                         r  note_music/slw_clk/COUNT_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.493    14.834    note_music/slw_clk/CLK_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  note_music/slw_clk/COUNT_reg[16]/C
                         clock pessimism              0.271    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X6Y77          FDRE (Setup_fdre_C_R)       -0.524    14.546    note_music/slw_clk/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 MIC_delay/slk_clk_4k/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slk_clk_4k/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.447    MIC_delay/slk_clk_4k/CLK_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  MIC_delay/slk_clk_4k/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.127     1.738    MIC_delay/slk_clk_4k/COUNT_reg[18]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  MIC_delay/slk_clk_4k/COUNT_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.894    MIC_delay/slk_clk_4k/COUNT_reg[16]_i_1__1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  MIC_delay/slk_clk_4k/COUNT_reg[20]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.947    MIC_delay/slk_clk_4k/COUNT_reg[20]_i_1__1_n_7
    SLICE_X42Y50         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.832     1.959    MIC_delay/slk_clk_4k/CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    MIC_delay/slk_clk_4k/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 MIC_delay/slw_clk_16k/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slw_clk_16k/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.447    MIC_delay/slw_clk_16k/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MIC_delay/slw_clk_16k/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.117     1.705    MIC_delay/slw_clk_16k/COUNT_reg[19]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  MIC_delay/slw_clk_16k/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    MIC_delay/slw_clk_16k/COUNT_reg[16]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.920 r  MIC_delay/slw_clk_16k/COUNT_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    MIC_delay/slw_clk_16k/COUNT_reg[20]_i_1_n_7
    SLICE_X37Y50         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.830     1.958    MIC_delay/slw_clk_16k/CLK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    MIC_delay/slw_clk_16k/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 MIC_delay/slk_clk_8k/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slk_clk_8k/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.447    MIC_delay/slk_clk_8k/CLK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MIC_delay/slk_clk_8k/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    MIC_delay/slk_clk_8k/COUNT_reg[19]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  MIC_delay/slk_clk_8k/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    MIC_delay/slk_clk_8k/COUNT_reg[16]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  MIC_delay/slk_clk_8k/COUNT_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.922    MIC_delay/slk_clk_8k/COUNT_reg[20]_i_1__0_n_7
    SLICE_X39Y50         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.830     1.958    MIC_delay/slk_clk_8k/CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    MIC_delay/slk_clk_8k/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 MIC_delay/slk_clk_4k/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slk_clk_4k/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.447    MIC_delay/slk_clk_4k/CLK_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  MIC_delay/slk_clk_4k/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.127     1.738    MIC_delay/slk_clk_4k/COUNT_reg[18]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  MIC_delay/slk_clk_4k/COUNT_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.894    MIC_delay/slk_clk_4k/COUNT_reg[16]_i_1__1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  MIC_delay/slk_clk_4k/COUNT_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.960    MIC_delay/slk_clk_4k/COUNT_reg[20]_i_1__1_n_5
    SLICE_X42Y50         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.832     1.959    MIC_delay/slk_clk_4k/CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    MIC_delay/slk_clk_4k/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 MIC_delay/slw_clk_16k/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slw_clk_16k/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.447    MIC_delay/slw_clk_16k/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MIC_delay/slw_clk_16k/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.117     1.705    MIC_delay/slw_clk_16k/COUNT_reg[19]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  MIC_delay/slw_clk_16k/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    MIC_delay/slw_clk_16k/COUNT_reg[16]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.931 r  MIC_delay/slw_clk_16k/COUNT_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.931    MIC_delay/slw_clk_16k/COUNT_reg[20]_i_1_n_5
    SLICE_X37Y50         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.830     1.958    MIC_delay/slw_clk_16k/CLK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    MIC_delay/slw_clk_16k/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 MIC_delay/slk_clk_8k/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slk_clk_8k/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.447    MIC_delay/slk_clk_8k/CLK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MIC_delay/slk_clk_8k/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    MIC_delay/slk_clk_8k/COUNT_reg[19]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  MIC_delay/slk_clk_8k/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    MIC_delay/slk_clk_8k/COUNT_reg[16]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  MIC_delay/slk_clk_8k/COUNT_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.933    MIC_delay/slk_clk_8k/COUNT_reg[20]_i_1__0_n_5
    SLICE_X39Y50         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.830     1.958    MIC_delay/slk_clk_8k/CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  MIC_delay/slk_clk_8k/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    MIC_delay/slk_clk_8k/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 MIC_delay/slk_clk_4k/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slk_clk_4k/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.447    MIC_delay/slk_clk_4k/CLK_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  MIC_delay/slk_clk_4k/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.127     1.738    MIC_delay/slk_clk_4k/COUNT_reg[18]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  MIC_delay/slk_clk_4k/COUNT_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.894    MIC_delay/slk_clk_4k/COUNT_reg[16]_i_1__1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.983 r  MIC_delay/slk_clk_4k/COUNT_reg[20]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.983    MIC_delay/slk_clk_4k/COUNT_reg[20]_i_1__1_n_6
    SLICE_X42Y50         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.832     1.959    MIC_delay/slk_clk_4k/CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[21]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    MIC_delay/slk_clk_4k/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 MIC_delay/slk_clk_4k/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slk_clk_4k/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.447    MIC_delay/slk_clk_4k/CLK_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  MIC_delay/slk_clk_4k/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.127     1.738    MIC_delay/slk_clk_4k/COUNT_reg[18]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  MIC_delay/slk_clk_4k/COUNT_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.894    MIC_delay/slk_clk_4k/COUNT_reg[16]_i_1__1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.985 r  MIC_delay/slk_clk_4k/COUNT_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.985    MIC_delay/slk_clk_4k/COUNT_reg[20]_i_1__1_n_4
    SLICE_X42Y50         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.832     1.959    MIC_delay/slk_clk_4k/CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  MIC_delay/slk_clk_4k/COUNT_reg[23]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    MIC_delay/slk_clk_4k/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 MIC_delay/slw_clk_16k/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slw_clk_16k/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.447    MIC_delay/slw_clk_16k/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MIC_delay/slw_clk_16k/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.117     1.705    MIC_delay/slw_clk_16k/COUNT_reg[19]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  MIC_delay/slw_clk_16k/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    MIC_delay/slw_clk_16k/COUNT_reg[16]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.956 r  MIC_delay/slw_clk_16k/COUNT_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.956    MIC_delay/slw_clk_16k/COUNT_reg[20]_i_1_n_6
    SLICE_X37Y50         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.830     1.958    MIC_delay/slw_clk_16k/CLK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    MIC_delay/slw_clk_16k/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 MIC_delay/slw_clk_16k/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_delay/slw_clk_16k/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.564     1.447    MIC_delay/slw_clk_16k/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MIC_delay/slw_clk_16k/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.117     1.705    MIC_delay/slw_clk_16k/COUNT_reg[19]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.865 r  MIC_delay/slw_clk_16k/COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.866    MIC_delay/slw_clk_16k/COUNT_reg[16]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.956 r  MIC_delay/slw_clk_16k/COUNT_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.956    MIC_delay/slw_clk_16k/COUNT_reg[20]_i_1_n_4
    SLICE_X37Y50         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.830     1.958    MIC_delay/slw_clk_16k/CLK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  MIC_delay/slw_clk_16k/COUNT_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    MIC_delay/slw_clk_16k/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y49   MIC_delay/slk_clk_8k/COUNT_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y49   MIC_delay/slk_clk_8k/COUNT_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y45   MIC_delay/slk_clk_8k/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y50   MIC_delay/slk_clk_8k/COUNT_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y50   MIC_delay/slk_clk_8k/COUNT_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y50   MIC_delay/slk_clk_8k/COUNT_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y50   MIC_delay/slk_clk_8k/COUNT_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y45   MIC_delay/slk_clk_8k/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y45   MIC_delay/slk_clk_8k/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   MIC_delay/slk_clk_8k/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y49   MIC_delay/slk_clk_8k/COUNT_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   MIC_delay/slk_clk_8k/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   MIC_delay/slk_clk_8k/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   MIC_delay/slk_clk_8k/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   MIC_delay/slk_clk_8k/COUNT_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   MIC_delay/slk_clk_8k/COUNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   MIC_delay/slk_clk_8k/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   MIC_delay/slk_clk_8k/COUNT_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   MIC_delay/slk_clk_8k/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   MIC_delay/slk_clk_8k/COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   MIC_delay/slk_clk_8k/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   MIC_delay/slk_clk_8k/COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   MIC_delay/slk_clk_8k/COUNT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79    melody_music/slw_clk/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79    melody_music/slw_clk/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79    melody_music/slw_clk/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80    melody_music/slw_clk/COUNT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80    melody_music/slw_clk/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80    melody_music/slw_clk/COUNT_reg[6]/C



