<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: ARMBaseInstrInfo.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('ARMBaseInstrInfo_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">ARMBaseInstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ARMBaseInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- ARMBaseInstrInfo.h - ARM Base Instruction Information ---*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file contains the Base ARM implementation of the TargetInstrInfo class.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef ARMBASEINSTRUCTIONINFO_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define ARMBASEINSTRUCTIONINFO_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARM_8h.html">ARM.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallSet_8h.html">llvm/ADT/SmallSet.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/Target/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="ARMBaseInstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   23</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;ARMGenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <span class="keyword">class </span>ARMSubtarget;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <span class="keyword">class </span>ARMBaseRegisterInfo;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html">   30</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> : <span class="keyword">public</span> <a class="code" href="classARMGenInstrInfo.html">ARMGenInstrInfo</a> {</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;Subtarget;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="comment">// Can be only subclassed.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a7e82ffc3423eb67eef1e1a43f0b75ce7">ARMBaseInstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;STI);</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <span class="comment">// Return whether the target has an explicit NOP encoding.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#ac714982de3cf34a16018a1f48346b46d">hasNOP</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="comment">// Return the non-pre/post incrementing version of &#39;Opc&#39;. Return 0</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="comment">// if there is not such an opcode.</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a4600f410854a2540949d8bfb93c9c348">getUnindexedOpcode</a>(<span class="keywordtype">unsigned</span> Opc) <span class="keyword">const</span> =0;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a3fca5a9f6d55a922e6c5890e1630bd0b">convertToThreeAddress</a>(<a class="code" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;MFI,</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                                              <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI,</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                                              <a class="code" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) <span class="keyword">const</span>;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html">ARMBaseRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo</a>() <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html#acd1aa5ca74e191974caa73958cb572b1">   50</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;<a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#acd1aa5ca74e191974caa73958cb572b1">getSubtarget</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Subtarget; }</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a9c01fd3652ae10236d146126f5675d6e">CreateTargetHazardRecognizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> *<a class="code" href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">TM</a>,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#aa0b30db333ad5cc528fc7fcd8bf95298">CreateTargetPostRAHazardRecognizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II,</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="comment">// Branch analysis.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#af7e521440ad010ed3629ed7bbf0cc5c1">AnalyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                             <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                             <span class="keywordtype">bool</span> AllowModify = <span class="keyword">false</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a7c457dd5fa38d890e08f9d13d0568695">RemoveBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) <span class="keyword">const</span>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#af9877c28008f47ddb22dd5103fb4221c">InsertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                                <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL) <span class="keyword">const</span>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keyword">virtual</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#af9311056876c08a7e186b82a89c6486e">ReverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond) <span class="keyword">const</span>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="comment">// Predication support.</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a560919c1929f18364551547b0ecc2d98">isPredicated</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html#a5430efffaad594b2b38ce69dfebfc167">   77</a></span>&#160;  <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a5430efffaad594b2b38ce69dfebfc167">getPredicate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keywordtype">int</span> PIdx = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae016d4c093fae29a0299228102e55cf4">findFirstPredOperandIdx</a>();</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordflow">return</span> PIdx != -1 ? (<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>)MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(PIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                      : <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  }</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keyword">virtual</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a9800adf4989a461d0d592c3b66e25926">PredicateInstruction</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Pred) <span class="keyword">const</span>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keyword">virtual</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a6b9dd790dbf38199f147cb87279a9013">SubsumesPredicate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Pred1,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Pred2) <span class="keyword">const</span>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a38656e57fa67b381c0aa737611bcf2bb">DefinesPredicate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                std::vector&lt;MachineOperand&gt; &amp;Pred) <span class="keyword">const</span>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#acaf4630ad9d642377ce6e5f81f190f13">isPredicable</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">  /// GetInstSize - Returns the size of the specified MachineInstr.</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#aa68427c1132a2d221976f7fb33892dbb">GetInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#abff9086798c2bcaa66812e6c574bd90d">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                       <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a2d2e6f4deb520324f1a4be87e20fe678">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                      <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const</span>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a7b1e6e41a5fc03ef005bcf94bb01c1e0">isLoadFromStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                             <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const</span>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#af3d8d6235c7bc8027782455f8506e9fb">isStoreToStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                            <span class="keywordtype">int</span> &amp;FrameIndex) <span class="keyword">const</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a35dd53987c8b93e87a384016981da7b5">copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                           <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                           <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                           <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#af702eee696ab1ffa7fe57113786b794a">storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                   <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                   <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FrameIndex,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#addb6fc7e52f4fd59156260c2531298a4">loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                    <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FrameIndex,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a6a12c22fdf82f1afa6a18b9248ea8ad5">expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a668a990d85d825c156b84fbb732580f1">reMaterialize</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                             <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                             <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SubIdx,</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Orig,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a7f0f76df06e615446a45a3f59114036e">duplicate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Orig, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a20040085a4f150b9352bc72cfcf91f0c">commuteInstruction</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>*, <span class="keywordtype">bool</span>=<span class="keyword">false</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;<a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#ab6c13295692da4a356c2e62ba6910b2a">AddDReg</a>(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                     <span class="keywordtype">unsigned</span> SubIdx, <span class="keywordtype">unsigned</span> State,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a6433e8a167a4ca274cedaf951140ae78">produceSameValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI0,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI1,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">  /// areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">  /// determine if two loads are loading from the same base address. It should</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">  /// only return true if the base pointers are the same and the only</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">  /// differences between the two addresses is the offset. It also returns the</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">  /// offsets by reference.</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#ab6fab2ceaf501129dce847deaa388d6b">areLoadsFromSameBasePtr</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load2,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                                       int64_t &amp;Offset1, int64_t &amp;Offset2)<span class="keyword">const</span>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">  /// shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">  /// determine (in conjunction with areLoadsFromSameBasePtr) if two loads</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">  /// should be scheduled togther. On some targets if two loads are loading from</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">  /// addresses in the same cache line, it&#39;s better if they are scheduled</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">  /// together. This function takes two integers that represent the load offsets</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">  /// from the common base address. It returns true if it decides it&#39;s desirable</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">  /// to schedule the two loads together. &quot;NumLoads&quot; is the number of loads that</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">  /// have already been scheduled after Load1.</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a72e850cfadc5522018e5cc1f27429232">shouldScheduleLoadsNear</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load2,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                       int64_t Offset1, int64_t Offset2,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                                       <span class="keywordtype">unsigned</span> NumLoads) <span class="keyword">const</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a72a76ed5a14368ed2d1811e110c0d38f">isSchedulingBoundary</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#adb19e2a68e21ee2ce55be54e3fbb025d">isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                                   <span class="keywordtype">unsigned</span> NumCycles, <span class="keywordtype">unsigned</span> ExtraPredCycles,</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <span class="keyword">const</span>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#adb19e2a68e21ee2ce55be54e3fbb025d">isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                   <span class="keywordtype">unsigned</span> NumT, <span class="keywordtype">unsigned</span> ExtraT,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                   <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                                   <span class="keywordtype">unsigned</span> NumF, <span class="keywordtype">unsigned</span> ExtraF,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <span class="keyword">const</span>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html#a11093cecb5ab3a76c16105375801bfbe">  180</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a11093cecb5ab3a76c16105375801bfbe">isProfitableToDupForIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                                         <span class="keywordtype">unsigned</span> NumCycles,</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                                         &amp;Probability)<span class="keyword"> const </span>{</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordflow">return</span> NumCycles == 1;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  }</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a6f2ca6a38cd6b1657625eb46a0e2e54b">isProfitableToUnpredicate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                         <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB) <span class="keyword">const</span>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">  /// analyzeCompare - For a comparison instruction, return the source registers</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">  /// in SrcReg and SrcReg2 if having two register operands, and the value it</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">  /// compares against in CmpValue. Return true if the comparison instruction</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">  /// can be analyzed.</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a2b718d0753e956920f0759b03cec31ce">analyzeCompare</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> &amp;SrcReg,</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                              <span class="keywordtype">unsigned</span> &amp;SrcReg2, <span class="keywordtype">int</span> &amp;CmpMask,</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                              <span class="keywordtype">int</span> &amp;CmpValue) <span class="keyword">const</span>;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">  /// optimizeCompareInstr - Convert the instruction to set the zero flag so</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">  /// that we can remove a &quot;comparison with zero&quot;; Remove a redundant CMP</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">  /// instruction if the flags can be updated in the same way by an earlier</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">  /// instruction such as SUB.</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#adef1e2c652a11005d506082dea2f0723">optimizeCompareInstr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CmpInstr, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                    <span class="keywordtype">unsigned</span> SrcReg2, <span class="keywordtype">int</span> CmpMask, <span class="keywordtype">int</span> CmpValue,</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a1ed0325c38b8ee49c7632594cf63ebff">analyzeSelect</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;TrueOp, <span class="keywordtype">unsigned</span> &amp;FalseOp,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                             <span class="keywordtype">bool</span> &amp;Optimizable) <span class="keyword">const</span>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#ad7fb4301e268000e3204e2364b036ba0">optimizeSelect</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">bool</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">  /// FoldImmediate - &#39;Reg&#39; is known to be defined by a move immediate</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">  /// instruction, try to fold the immediate into the use instruction.</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#ad4671e176ed51a20fd0ceb8090b37284">FoldImmediate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI,</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                             <span class="keywordtype">unsigned</span> Reg, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a212c0ddf63f28039bf73a4fbb46490ac">getNumMicroOps</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keyword">virtual</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a669f02b480507a0b4305cffbdee1e7db">getOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI, <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const</span>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keyword">virtual</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a669f02b480507a0b4305cffbdee1e7db">getOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                        <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *DefNode, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                        <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *UseNode, <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const</span>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">  /// VFP/NEON execution domains.</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"></span>  std::pair&lt;uint16_t, uint16_t&gt;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a278c93c1960c02f4498f108ece45d7c6">getExecutionDomain</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#aaed0effffa1cd7a0da7e544a115f9333">setExecutionDomain</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> Domain) <span class="keyword">const</span>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#af2434d76ef277359db5599e3549b691d">getPartialRegUpdateClearance</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a>*, <span class="keywordtype">unsigned</span>,</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>*) <span class="keyword">const</span>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a0debe027a783e78a5f39b947544af5dd">breakPartialRegDependency</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>, <span class="keywordtype">unsigned</span>,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const</span>;<span class="comment"></span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">  /// Get the number of addresses by LDM or VLDM or zero for unknown.</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a3a817fefcff152330fc8a08abf4d13f6">getNumLDMAddresses</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordtype">unsigned</span> getInstBundleLength(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordtype">int</span> getVLDMDefCycle(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;DefMCID,</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                      <span class="keywordtype">unsigned</span> DefClass,</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                      <span class="keywordtype">unsigned</span> DefIdx, <span class="keywordtype">unsigned</span> DefAlign) <span class="keyword">const</span>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keywordtype">int</span> getLDMDefCycle(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;DefMCID,</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                     <span class="keywordtype">unsigned</span> DefClass,</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                     <span class="keywordtype">unsigned</span> DefIdx, <span class="keywordtype">unsigned</span> DefAlign) <span class="keyword">const</span>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordtype">int</span> getVSTMUseCycle(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;UseMCID,</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                      <span class="keywordtype">unsigned</span> UseClass,</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                      <span class="keywordtype">unsigned</span> UseIdx, <span class="keywordtype">unsigned</span> UseAlign) <span class="keyword">const</span>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordtype">int</span> getSTMUseCycle(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;UseMCID,</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                     <span class="keywordtype">unsigned</span> UseClass,</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                     <span class="keywordtype">unsigned</span> UseIdx, <span class="keywordtype">unsigned</span> UseAlign) <span class="keyword">const</span>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a669f02b480507a0b4305cffbdee1e7db">getOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;DefMCID,</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                        <span class="keywordtype">unsigned</span> DefIdx, <span class="keywordtype">unsigned</span> DefAlign,</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;UseMCID,</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                        <span class="keywordtype">unsigned</span> UseIdx, <span class="keywordtype">unsigned</span> UseAlign) <span class="keyword">const</span>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordtype">unsigned</span> getPredicationCost(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keywordtype">unsigned</span> getInstrLatency(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                           <span class="keywordtype">unsigned</span> *PredCost = 0) <span class="keyword">const</span>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="keywordtype">int</span> getInstrLatency(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                      <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node) <span class="keyword">const</span>;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keywordtype">bool</span> hasHighOperandLatency(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI,</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI, <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const</span>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordtype">bool</span> hasLowDefLatency(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <span class="keywordtype">unsigned</span> DefIdx) <span class="keyword">const</span>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">  /// verifyInstruction - Perform target specific instruction verification.</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> verifyInstruction(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo) <span class="keyword">const</span>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">  /// Modeling special VFP / NEON fp MLA / MLS hazards.</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"></span><span class="comment"></span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">  /// MLxEntryMap - Map fp MLA / MLS to the corresponding entry in the internal</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">  /// MLx table.</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> MLxEntryMap;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">  /// MLxHazardOpcodes - Set of add / sub and multiply opcodes that would cause</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">  /// stalls when scheduled together with fp MLA / MLS opcodes.</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;unsigned, 16&gt;</a> MLxHazardOpcodes;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">  /// isFpMLxInstruction - Return true if the specified opcode is a fp MLA / MLS</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">  /// instruction.</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html#a077805003085f226c324aa660f324b77">  300</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a077805003085f226c324aa660f324b77">isFpMLxInstruction</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keywordflow">return</span> MLxEntryMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a4efb46d4834f6f750ae0649ed89ce44c">count</a>(Opcode);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  }</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">  /// isFpMLxInstruction - This version also returns the multiply opcode and the</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">  /// addition / subtraction opcode to expand to. Return true for &#39;HasLane&#39; for</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">  /// the MLX instructions with an extra lane operand.</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a077805003085f226c324aa660f324b77">isFpMLxInstruction</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> &amp;MulOpc,</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                          <span class="keywordtype">unsigned</span> &amp;AddSubOpc, <span class="keywordtype">bool</span> &amp;NegAcc,</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                          <span class="keywordtype">bool</span> &amp;HasLane) <span class="keyword">const</span>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">  /// canCauseFpMLxStall - Return true if an instruction of the specified opcode</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">  /// will cause stalls when scheduled after (within 4-cycle window) a fp</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">  /// MLA / MLS instruction.</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseInstrInfo.html#a0b5a16398cb19bdffa7cd4b7af7a2a1b">  314</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#a0b5a16398cb19bdffa7cd4b7af7a2a1b">canCauseFpMLxStall</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keywordflow">return</span> MLxHazardOpcodes.<a class="code" href="classllvm_1_1SmallSet.html#ab28aa342862f6d16361be514fd98c22e">count</a>(Opcode);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  }</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">  /// Returns true if the instruction has a shift by immediate that can be</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">  /// executed in one cycle less.</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html#aae231619c97165f218132704f3ba84cf">isSwiftFastImmShift</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;};</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="namespacellvm.html#abf7336821a22d9da733af010b2f39089">  324</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;<a class="code" href="namespacellvm.html#abf7336821a22d9da733af010b2f39089">AddDefaultPred</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keywordflow">return</span> MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>((int64_t)<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(0);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;}</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="namespacellvm.html#a8b9edb9ece6ca4b10c73ae93a487c600">  329</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;<a class="code" href="namespacellvm.html#a8b9edb9ece6ca4b10c73ae93a487c600">AddDefaultCC</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">return</span> MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(0);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;}</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3d6a58730920ddb4e1d1375812730313">  334</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;<a class="code" href="namespacellvm.html#a3d6a58730920ddb4e1d1375812730313">AddDefaultT1CC</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                                          <span class="keywordtype">bool</span> isDead = <span class="keyword">false</span>) {</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordflow">return</span> MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(ARM::CPSR, <a class="code" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(<span class="keyword">true</span>) | <a class="code" href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">getDeadRegState</a>(isDead));</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;}</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="namespacellvm.html#ae2f5a5e596252715ddf5ac3e48ca8115">  340</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;<a class="code" href="namespacellvm.html#ae2f5a5e596252715ddf5ac3e48ca8115">AddNoT1CC</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="keywordflow">return</span> MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(0);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;}</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">  345</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">isUncondBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keywordflow">return</span> Opc == <a class="code" href="Target_2ARM_2README_8txt.html#a90cca76dd78688687e0d697679dbc799">ARM::B</a> || Opc == ARM::tB || Opc == ARM::t2B;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;}</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">  350</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">isCondBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="keywordflow">return</span> Opc == ARM::Bcc || Opc == ARM::tBcc || Opc == ARM::t2Bcc;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;}</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="namespacellvm.html#a6b37f55b5ab197bb725692f21204c9bc">  355</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a6b37f55b5ab197bb725692f21204c9bc">isJumpTableBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordflow">return</span> Opc == ARM::BR_JTr || Opc == ARM::BR_JTm || Opc == ARM::BR_JTadd ||</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    Opc == ARM::tBR_JTr || Opc == ARM::t2BR_JT;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;}</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">  361</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">isIndirectBranchOpcode</a>(<span class="keywordtype">int</span> Opc) {</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="keywordflow">return</span> Opc == ARM::BX || Opc == ARM::MOVPCRX || Opc == ARM::tBRIND;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;}</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="namespacellvm.html#a84c8853f87c6f19f9e75130f6b05d763">  365</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a84c8853f87c6f19f9e75130f6b05d763">isPopOpcode</a>(<span class="keywordtype">int</span> Opc) {</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordflow">return</span> Opc == ARM::tPOP_RET || Opc == ARM::LDMIA_RET ||</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;         Opc == ARM::t2LDMIA_RET || Opc == ARM::tPOP || Opc == ARM::LDMIA_UPD ||</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;         Opc == ARM::t2LDMIA_UPD || Opc == ARM::VLDMDIA_UPD;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;}</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="namespacellvm.html#a139d94c9f05d52dab00ed111ce058523">  371</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a139d94c9f05d52dab00ed111ce058523">isPushOpcode</a>(<span class="keywordtype">int</span> Opc) {</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="keywordflow">return</span> Opc == ARM::tPUSH || Opc == ARM::t2STMDB_UPD ||</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;         Opc == ARM::STMDB_UPD || Opc == ARM::VSTMDDB_UPD;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;}</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/// getInstrPredicate - If instruction is predicated, returns its predicate</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">/// condition, otherwise returns AL. It also returns the condition code</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/// register by reference.</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"></span><a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> <a class="code" href="namespacellvm.html#aee7a1f8a965c68c02b5628e9b261197e">getInstrPredicate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <span class="keywordtype">unsigned</span> &amp;PredReg);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm.html#aea68e726ee579fec1a9a09e6c7c2509e">getMatchingCondBranchOpcode</a>(<span class="keywordtype">int</span> Opc);</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">/// Determine if MI can be folded into an ARM MOVCC instruction, and return the</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/// opcode of the SSA instruction representing the conditional MI.</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a10c0f7b27d60a1704fc8e6c6be600df9">canFoldARMInstrIntoMOVCC</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>,</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                                  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;MI,</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>);</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/// Map pseudo instructions that imply an &#39;S&#39; bit onto real opcodes. Whether</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">/// the instruction is encoded with an &#39;S&#39; bit is determined by the optional</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">/// CPSR def operand.</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#af38d3efc162ab4c4fc14f9220c142b91">convertAddSubFlagsOpcode</a>(<span class="keywordtype">unsigned</span> OldOpc);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">/// emitARMRegPlusImmediate / emitT2RegPlusImmediate - Emits a series of</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">/// instructions to materializea destreg = basereg + immediate in ARM / Thumb2</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">/// code.</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a402aa8ec2571af98e3b5871721c6f642">emitARMRegPlusImmediate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                             <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> dl,</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;                             <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> BaseReg, <span class="keywordtype">int</span> NumBytes,</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                             <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred, <span class="keywordtype">unsigned</span> PredReg,</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <span class="keywordtype">unsigned</span> MIFlags = 0);</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#ae59f84da43ddc1b247716625b3b31dfb">emitT2RegPlusImmediate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                            <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> dl,</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                            <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> BaseReg, <span class="keywordtype">int</span> NumBytes,</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                            <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred, <span class="keywordtype">unsigned</span> PredReg,</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> &amp;TII, <span class="keywordtype">unsigned</span> MIFlags = 0);</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a110c825c97c1c9d86af994b78f30e4cf">emitThumbRegPlusImmediate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                               <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> dl,</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                               <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> BaseReg,</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                               <span class="keywordtype">int</span> NumBytes, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;TII,</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html">ARMBaseRegisterInfo</a>&amp; MRI,</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                               <span class="keywordtype">unsigned</span> MIFlags = 0);</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">/// Tries to add registers to the reglist of a given base-updating</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/// push/pop instruction to adjust the stack by an additional</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">/// NumBytes. This can save a few bytes per function in code-size, but</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/// obviously generates more memory traffic. As such, it only takes</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">/// effect in functions being optimised for size.</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a0c287a0a3e811d36352812b8a7d5425e">tryFoldSPUpdateIntoPushPop</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                                <span class="keywordtype">unsigned</span> NumBytes);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">/// rewriteARMFrameIndex / rewriteT2FrameIndex -</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">/// Rewrite MI to access &#39;Offset&#39; bytes from the FP. Return false if the</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/// offset could not be handled directly in MI, and return the left-over</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">/// portion by reference.</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#aa74e4894fee993892fcd8ce9b66cc6bd">rewriteARMFrameIndex</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> FrameRegIdx,</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                          <span class="keywordtype">unsigned</span> FrameReg, <span class="keywordtype">int</span> &amp;Offset,</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> &amp;TII);</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#aa7e3ca219769642a9d531a7102a5725a">rewriteT2FrameIndex</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> FrameRegIdx,</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                         <span class="keywordtype">unsigned</span> FrameReg, <span class="keywordtype">int</span> &amp;Offset,</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> &amp;TII);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;} <span class="comment">// End llvm namespace</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00538">ScheduleDAG.h:538</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_af702eee696ab1ffa7fe57113786b794a"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#af702eee696ab1ffa7fe57113786b794a">llvm::ARMBaseInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">virtual void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00784">ARMBaseInstrInfo.cpp:784</a></div></div>
<div class="ttc" id="SmallSet_8h_html"><div class="ttname"><a href="SmallSet_8h.html">SmallSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a5430efffaad594b2b38ce69dfebfc167"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a5430efffaad594b2b38ce69dfebfc167">llvm::ARMBaseInstrInfo::getPredicate</a></div><div class="ttdeci">ARMCC::CondCodes getPredicate(const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00077">ARMBaseInstrInfo.h:77</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a6b9dd790dbf38199f147cb87279a9013"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a6b9dd790dbf38199f147cb87279a9013">llvm::ARMBaseInstrInfo::SubsumesPredicate</a></div><div class="ttdeci">virtual bool SubsumesPredicate(const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred1, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred2) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00476">ARMBaseInstrInfo.cpp:476</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html"><div class="ttname"><a href="classllvm_1_1LiveVariables.html">llvm::LiveVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00046">LiveVariables.h:46</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_af3d8d6235c7bc8027782455f8506e9fb"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#af3d8d6235c7bc8027782455f8506e9fb">llvm::ARMBaseInstrInfo::isStoreToStackSlotPostFE</a></div><div class="ttdeci">virtual unsigned isStoreToStackSlotPostFE(const MachineInstr *MI, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00968">ARMBaseInstrInfo.cpp:968</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a212c0ddf63f28039bf73a4fbb46490ac"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a212c0ddf63f28039bf73a4fbb46490ac">llvm::ARMBaseInstrInfo::getNumMicroOps</a></div><div class="ttdeci">virtual unsigned getNumMicroOps(const InstrItineraryData *ItinData, const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02833">ARMBaseInstrInfo.cpp:2833</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00060">SystemZISelLowering.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap&lt; unsigned, unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a72a76ed5a14368ed2d1811e110c0d38f"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a72a76ed5a14368ed2d1811e110c0d38f">llvm::ARMBaseInstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">virtual bool isSchedulingBoundary(const MachineInstr *MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01524">ARMBaseInstrInfo.cpp:1524</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a9c01fd3652ae10236d146126f5675d6e"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a9c01fd3652ae10236d146126f5675d6e">llvm::ARMBaseInstrInfo::CreateTargetHazardRecognizer</a></div><div class="ttdeci">ScheduleHazardRecognizer * CreateTargetHazardRecognizer(const TargetMachine *TM, const ScheduleDAG *DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00104">ARMBaseInstrInfo.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a72e850cfadc5522018e5cc1f27429232"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a72e850cfadc5522018e5cc1f27429232">llvm::ARMBaseInstrInfo::shouldScheduleLoadsNear</a></div><div class="ttdeci">virtual bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01494">ARMBaseInstrInfo.cpp:1494</a></div></div>
<div class="ttc" id="namespacellvm_html_ae59f84da43ddc1b247716625b3b31dfb"><div class="ttname"><a href="namespacellvm.html#ae59f84da43ddc1b247716625b3b31dfb">llvm::emitT2RegPlusImmediate</a></div><div class="ttdeci">void emitT2RegPlusImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, DebugLoc dl, unsigned DestReg, unsigned BaseReg, int NumBytes, ARMCC::CondCodes Pred, unsigned PredReg, const ARMBaseInstrInfo &amp;TII, unsigned MIFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="Thumb2InstrInfo_8cpp_source.html#l00213">Thumb2InstrInfo.cpp:213</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_af7e521440ad010ed3629ed7bbf0cc5c1"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#af7e521440ad010ed3629ed7bbf0cc5c1">llvm::ARMBaseInstrInfo::AnalyzeBranch</a></div><div class="ttdeci">virtual bool AnalyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00272">ARMBaseInstrInfo.cpp:272</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a11093cecb5ab3a76c16105375801bfbe"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a11093cecb5ab3a76c16105375801bfbe">llvm::ARMBaseInstrInfo::isProfitableToDupForIfCvt</a></div><div class="ttdeci">virtual bool isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, const BranchProbability &amp;Probability) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00180">ARMBaseInstrInfo.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a7b1e6e41a5fc03ef005bcf94bb01c1e0"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a7b1e6e41a5fc03ef005bcf94bb01c1e0">llvm::ARMBaseInstrInfo::isLoadFromStackSlotPostFE</a></div><div class="ttdeci">virtual unsigned isLoadFromStackSlotPostFE(const MachineInstr *MI, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01159">ARMBaseInstrInfo.cpp:1159</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_aa68427c1132a2d221976f7fb33892dbb"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#aa68427c1132a2d221976f7fb33892dbb">llvm::ARMBaseInstrInfo::GetInstSizeInBytes</a></div><div class="ttdeci">virtual unsigned GetInstSizeInBytes(const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00550">ARMBaseInstrInfo.cpp:550</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00028">DebugLoc.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a668a990d85d825c156b84fbb732580f1"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a668a990d85d825c156b84fbb732580f1">llvm::ARMBaseInstrInfo::reMaterialize</a></div><div class="ttdeci">virtual void reMaterialize(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, unsigned SubIdx, const MachineInstr *Orig, const TargetRegisterInfo &amp;TRI) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01277">ARMBaseInstrInfo.cpp:1277</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_adef1e2c652a11005d506082dea2f0723"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#adef1e2c652a11005d506082dea2f0723">llvm::ARMBaseInstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">virtual bool optimizeCompareInstr(MachineInstr *CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, int CmpValue, const MachineRegisterInfo *MRI) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02228">ARMBaseInstrInfo.cpp:2228</a></div></div>
<div class="ttc" id="namespacellvm_html_ae2f5a5e596252715ddf5ac3e48ca8115"><div class="ttname"><a href="namespacellvm.html#ae2f5a5e596252715ddf5ac3e48ca8115">llvm::AddNoT1CC</a></div><div class="ttdeci">static const MachineInstrBuilder &amp; AddNoT1CC(const MachineInstrBuilder &amp;MIB)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00340">ARMBaseInstrInfo.h:340</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a35dd53987c8b93e87a384016981da7b5"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a35dd53987c8b93e87a384016981da7b5">llvm::ARMBaseInstrInfo::copyPhysReg</a></div><div class="ttdeci">virtual void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00650">ARMBaseInstrInfo.cpp:650</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="namespacellvm_html_abf7336821a22d9da733af010b2f39089"><div class="ttname"><a href="namespacellvm.html#abf7336821a22d9da733af010b2f39089">llvm::AddDefaultPred</a></div><div class="ttdeci">static const MachineInstrBuilder &amp; AddDefaultPred(const MachineInstrBuilder &amp;MIB)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00324">ARMBaseInstrInfo.h:324</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00115">HexagonCopyToCombine.cpp:115</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_ad7fb4301e268000e3204e2364b036ba0"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ad7fb4301e268000e3204e2364b036ba0">llvm::ARMBaseInstrInfo::optimizeSelect</a></div><div class="ttdeci">virtual MachineInstr * optimizeSelect(MachineInstr *MI, bool) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01725">ARMBaseInstrInfo.cpp:1725</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html">llvm::ARMBaseRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00083">ARMBaseRegisterInfo.h:83</a></div></div>
<div class="ttc" id="namespacellvm_html_aa74e4894fee993892fcd8ce9b66cc6bd"><div class="ttname"><a href="namespacellvm.html#aa74e4894fee993892fcd8ce9b66cc6bd">llvm::rewriteARMFrameIndex</a></div><div class="ttdeci">bool rewriteARMFrameIndex(MachineInstr &amp;MI, unsigned FrameRegIdx, unsigned FrameReg, int &amp;Offset, const ARMBaseInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01969">ARMBaseInstrInfo.cpp:1969</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_af2434d76ef277359db5599e3549b691d"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#af2434d76ef277359db5599e3549b691d">llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance</a></div><div class="ttdeci">unsigned getPartialRegUpdateClearance(const MachineInstr *, unsigned, const TargetRegisterInfo *) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l04238">ARMBaseInstrInfo.cpp:4238</a></div></div>
<div class="ttc" id="namespacellvm_html_a0c287a0a3e811d36352812b8a7d5425e"><div class="ttname"><a href="namespacellvm.html#a0c287a0a3e811d36352812b8a7d5425e">llvm::tryFoldSPUpdateIntoPushPop</a></div><div class="ttdeci">bool tryFoldSPUpdateIntoPushPop(MachineFunction &amp;MF, MachineInstr *MI, unsigned NumBytes)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01860">ARMBaseInstrInfo.cpp:1860</a></div></div>
<div class="ttc" id="classARMGenInstrInfo_html"><div class="ttname"><a href="classARMGenInstrInfo.html">ARMGenInstrInfo</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00030">ARMBaseInstrInfo.h:30</a></div></div>
<div class="ttc" id="namespacellvm_html_aa7e3ca219769642a9d531a7102a5725a"><div class="ttname"><a href="namespacellvm.html#aa7e3ca219769642a9d531a7102a5725a">llvm::rewriteT2FrameIndex</a></div><div class="ttdeci">bool rewriteT2FrameIndex(MachineInstr &amp;MI, unsigned FrameRegIdx, unsigned FrameReg, int &amp;Offset, const ARMBaseInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="Thumb2InstrInfo_8cpp_source.html#l00438">Thumb2InstrInfo.cpp:438</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a560919c1929f18364551547b0ecc2d98"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a560919c1929f18364551547b0ecc2d98">llvm::ARMBaseInstrInfo::isPredicated</a></div><div class="ttdeci">bool isPredicated(const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00437">ARMBaseInstrInfo.cpp:437</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a077805003085f226c324aa660f324b77"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a077805003085f226c324aa660f324b77">llvm::ARMBaseInstrInfo::isFpMLxInstruction</a></div><div class="ttdeci">bool isFpMLxInstruction(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00300">ARMBaseInstrInfo.h:300</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a0b5a16398cb19bdffa7cd4b7af7a2a1b"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a0b5a16398cb19bdffa7cd4b7af7a2a1b">llvm::ARMBaseInstrInfo::canCauseFpMLxStall</a></div><div class="ttdeci">bool canCauseFpMLxStall(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00314">ARMBaseInstrInfo.h:314</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a6433e8a167a4ca274cedaf951140ae78"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a6433e8a167a4ca274cedaf951140ae78">llvm::ARMBaseInstrInfo::produceSameValue</a></div><div class="ttdeci">virtual bool produceSameValue(const MachineInstr *MI0, const MachineInstr *MI1, const MachineRegisterInfo *MRI) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01320">ARMBaseInstrInfo.cpp:1320</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00111">MCInstrItineraries.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00402">MachineOperand.h:402</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a7c457dd5fa38d890e08f9d13d0568695"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a7c457dd5fa38d890e08f9d13d0568695">llvm::ARMBaseInstrInfo::RemoveBranch</a></div><div class="ttdeci">virtual unsigned RemoveBranch(MachineBasicBlock &amp;MBB) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00363">ARMBaseInstrInfo.cpp:363</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html">llvm::ARMSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00031">ARMSubtarget.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00047">TargetInstrInfo.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1BranchProbability_html"><div class="ttname"><a href="classllvm_1_1BranchProbability.html">llvm::BranchProbability</a></div><div class="ttdef"><b>Definition:</b> <a href="BranchProbability_8h_source.html#l00025">BranchProbability.h:25</a></div></div>
<div class="ttc" id="namespacellvm_html_a0e6336a1dd23986cd15023ea0aae5269"><div class="ttname"><a href="namespacellvm.html#a0e6336a1dd23986cd15023ea0aae5269">llvm::isCondBranchOpcode</a></div><div class="ttdeci">static bool isCondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00350">ARMBaseInstrInfo.h:350</a></div></div>
<div class="ttc" id="namespacellvm_html_a3dd7c56278c84a39f699241bdaade2ee"><div class="ttname"><a href="namespacellvm.html#a3dd7c56278c84a39f699241bdaade2ee">llvm::getDeadRegState</a></div><div class="ttdeci">unsigned getDeadRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00392">MachineInstrBuilder.h:392</a></div></div>
<div class="ttc" id="namespacellvm_html_aa5e4d7acf58e87826a15b94d37144f2b"><div class="ttname"><a href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">llvm::getDefRegState</a></div><div class="ttdeci">unsigned getDefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00383">MachineInstrBuilder.h:383</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a3fca5a9f6d55a922e6c5890e1630bd0b"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a3fca5a9f6d55a922e6c5890e1630bd0b">llvm::ARMBaseInstrInfo::convertToThreeAddress</a></div><div class="ttdeci">virtual MachineInstr * convertToThreeAddress(MachineFunction::iterator &amp;MFI, MachineBasicBlock::iterator &amp;MBBI, LiveVariables *LV) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00122">ARMBaseInstrInfo.cpp:122</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a2d2e6f4deb520324f1a4be87e20fe678"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a2d2e6f4deb520324f1a4be87e20fe678">llvm::ARMBaseInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">virtual unsigned isStoreToStackSlot(const MachineInstr *MI, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00920">ARMBaseInstrInfo.cpp:920</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a278c93c1960c02f4498f108ece45d7c6"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a278c93c1960c02f4498f108ece45d7c6">llvm::ARMBaseInstrInfo::getExecutionDomain</a></div><div class="ttdeci">std::pair&lt; uint16_t, uint16_t &gt; getExecutionDomain(const MachineInstr *MI) const </div><div class="ttdoc">VFP/NEON execution domains. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l03942">ARMBaseInstrInfo.cpp:3942</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a7f0f76df06e615446a45a3f59114036e"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a7f0f76df06e615446a45a3f59114036e">llvm::ARMBaseInstrInfo::duplicate</a></div><div class="ttdeci">MachineInstr * duplicate(MachineInstr *Orig, MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01305">ARMBaseInstrInfo.cpp:1305</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_aa0b30db333ad5cc528fc7fcd8bf95298"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#aa0b30db333ad5cc528fc7fcd8bf95298">llvm::ARMBaseInstrInfo::CreateTargetPostRAHazardRecognizer</a></div><div class="ttdeci">ScheduleHazardRecognizer * CreateTargetPostRAHazardRecognizer(const InstrItineraryData *II, const ScheduleDAG *DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00114">ARMBaseInstrInfo.cpp:114</a></div></div>
<div class="ttc" id="namespacellvm_html_aee7a1f8a965c68c02b5628e9b261197e"><div class="ttname"><a href="namespacellvm.html#aee7a1f8a965c68c02b5628e9b261197e">llvm::getInstrPredicate</a></div><div class="ttdeci">ARMCC::CondCodes getInstrPredicate(const MachineInstr *MI, unsigned &amp;PredReg)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01619">ARMBaseInstrInfo.cpp:1619</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a20040085a4f150b9352bc72cfcf91f0c"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a20040085a4f150b9352bc72cfcf91f0c">llvm::ARMBaseInstrInfo::commuteInstruction</a></div><div class="ttdeci">MachineInstr * commuteInstruction(MachineInstr *, bool=false) const </div><div class="ttdoc">commuteInstruction - Handle commutable instructions. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01644">ARMBaseInstrInfo.cpp:1644</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_ab6fab2ceaf501129dce847deaa388d6b"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ab6fab2ceaf501129dce847deaa388d6b">llvm::ARMBaseInstrInfo::areLoadsFromSameBasePtr</a></div><div class="ttdeci">virtual bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01413">ARMBaseInstrInfo.cpp:1413</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a2b718d0753e956920f0759b03cec31ce"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a2b718d0753e956920f0759b03cec31ce">llvm::ARMBaseInstrInfo::analyzeCompare</a></div><div class="ttdeci">virtual bool analyzeCompare(const MachineInstr *MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, int &amp;CmpMask, int &amp;CmpValue) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02114">ARMBaseInstrInfo.cpp:2114</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html"><div class="ttname"><a href="classllvm_1_1SmallSet.html">llvm::SmallSet&lt; unsigned, 16 &gt;</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00267">MachineInstr.h:267</a></div></div>
<div class="ttc" id="namespacellvm_html_a6b37f55b5ab197bb725692f21204c9bc"><div class="ttname"><a href="namespacellvm.html#a6b37f55b5ab197bb725692f21204c9bc">llvm::isJumpTableBranchOpcode</a></div><div class="ttdeci">static bool isJumpTableBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00355">ARMBaseInstrInfo.h:355</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="namespacellvm_html_a110c825c97c1c9d86af994b78f30e4cf"><div class="ttname"><a href="namespacellvm.html#a110c825c97c1c9d86af994b78f30e4cf">llvm::emitThumbRegPlusImmediate</a></div><div class="ttdeci">void emitThumbRegPlusImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, DebugLoc dl, unsigned DestReg, unsigned BaseReg, int NumBytes, const TargetInstrInfo &amp;TII, const ARMBaseRegisterInfo &amp;MRI, unsigned MIFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="Thumb1RegisterInfo_8cpp_source.html#l00167">Thumb1RegisterInfo.cpp:167</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a6f2ca6a38cd6b1657625eb46a0e2e54b"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a6f2ca6a38cd6b1657625eb46a0e2e54b">llvm::ARMBaseInstrInfo::isProfitableToUnpredicate</a></div><div class="ttdeci">virtual bool isProfitableToUnpredicate(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01608">ARMBaseInstrInfo.cpp:1608</a></div></div>
<div class="ttc" id="namespacellvm_html_af38d3efc162ab4c4fc14f9220c142b91"><div class="ttname"><a href="namespacellvm.html#af38d3efc162ab4c4fc14f9220c142b91">llvm::convertAddSubFlagsOpcode</a></div><div class="ttdeci">unsigned convertAddSubFlagsOpcode(unsigned OldOpc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01817">ARMBaseInstrInfo.cpp:1817</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a4efb46d4834f6f750ae0649ed89ce44c"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a4efb46d4834f6f750ae0649ed89ce44c">llvm::DenseMapBase::count</a></div><div class="ttdeci">bool count(const KeyT &amp;Val) const </div><div class="ttdoc">count - Return true if the specified key is in the map. </div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00103">DenseMap.h:103</a></div></div>
<div class="ttc" id="DenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="namespacellvm_html_a402aa8ec2571af98e3b5871721c6f642"><div class="ttname"><a href="namespacellvm.html#a402aa8ec2571af98e3b5871721c6f642">llvm::emitARMRegPlusImmediate</a></div><div class="ttdeci">void emitARMRegPlusImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, DebugLoc dl, unsigned DestReg, unsigned BaseReg, int NumBytes, ARMCC::CondCodes Pred, unsigned PredReg, const ARMBaseInstrInfo &amp;TII, unsigned MIFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01824">ARMBaseInstrInfo.cpp:1824</a></div></div>
<div class="ttc" id="namespacellvm_html_a8b9edb9ece6ca4b10c73ae93a487c600"><div class="ttname"><a href="namespacellvm.html#a8b9edb9ece6ca4b10c73ae93a487c600">llvm::AddDefaultCC</a></div><div class="ttdeci">static const MachineInstrBuilder &amp; AddDefaultCC(const MachineInstrBuilder &amp;MIB)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00329">ARMBaseInstrInfo.h:329</a></div></div>
<div class="ttc" id="namespacellvm_html_a25ebb5d5fa4431b1a1835d0a5f4e2796"><div class="ttname"><a href="namespacellvm.html#a25ebb5d5fa4431b1a1835d0a5f4e2796">llvm::isIndirectBranchOpcode</a></div><div class="ttdeci">static bool isIndirectBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00361">ARMBaseInstrInfo.h:361</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a6a12c22fdf82f1afa6a18b9248ea8ad5"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a6a12c22fdf82f1afa6a18b9248ea8ad5">llvm::ARMBaseInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">virtual bool expandPostRAPseudo(MachineBasicBlock::iterator MI) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01165">ARMBaseInstrInfo.cpp:1165</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_adb19e2a68e21ee2ce55be54e3fbb025d"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#adb19e2a68e21ee2ce55be54e3fbb025d">llvm::ARMBaseInstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">virtual bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, const BranchProbability &amp;Probability) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01568">ARMBaseInstrInfo.cpp:1568</a></div></div>
<div class="ttc" id="namespacellvm_html_abbf5784629864b659e702b4861bc3b1e"><div class="ttname"><a href="namespacellvm.html#abbf5784629864b659e702b4861bc3b1e">llvm::isUncondBranchOpcode</a></div><div class="ttdeci">static bool isUncondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00345">ARMBaseInstrInfo.h:345</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a4600f410854a2540949d8bfb93c9c348"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a4600f410854a2540949d8bfb93c9c348">llvm::ARMBaseInstrInfo::getUnindexedOpcode</a></div><div class="ttdeci">virtual unsigned getUnindexedOpcode(unsigned Opc) const =0</div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a9800adf4989a461d0d592c3b66e25926"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a9800adf4989a461d0d592c3b66e25926">llvm::ARMBaseInstrInfo::PredicateInstruction</a></div><div class="ttdeci">virtual bool PredicateInstruction(MachineInstr *MI, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00454">ARMBaseInstrInfo.cpp:454</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_addb6fc7e52f4fd59156260c2531298a4"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#addb6fc7e52f4fd59156260c2531298a4">llvm::ARMBaseInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">virtual void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00975">ARMBaseInstrInfo.cpp:975</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">llvm::ARMCC::CondCodes</a></div><div class="ttdeci">CondCodes</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00029">ARMBaseInfo.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_af9877c28008f47ddb22dd5103fb4221c"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#af9877c28008f47ddb22dd5103fb4221c">llvm::ARMBaseInstrInfo::InsertBranch</a></div><div class="ttdeci">virtual unsigned InsertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, DebugLoc DL) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00392">ARMBaseInstrInfo.cpp:392</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_aae231619c97165f218132704f3ba84cf"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#aae231619c97165f218132704f3ba84cf">llvm::ARMBaseInstrInfo::isSwiftFastImmShift</a></div><div class="ttdeci">bool isSwiftFastImmShift(const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l04338">ARMBaseInstrInfo.cpp:4338</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00306">SelectionDAGNodes.h:306</a></div></div>
<div class="ttc" id="namespacellvm_html_a139d94c9f05d52dab00ed111ce058523"><div class="ttname"><a href="namespacellvm.html#a139d94c9f05d52dab00ed111ce058523">llvm::isPushOpcode</a></div><div class="ttdeci">static bool isPushOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00371">ARMBaseInstrInfo.h:371</a></div></div>
<div class="ttc" id="ARM_8h_html"><div class="ttname"><a href="ARM_8h.html">ARM.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a1ed0325c38b8ee49c7632594cf63ebff"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a1ed0325c38b8ee49c7632594cf63ebff">llvm::ARMBaseInstrInfo::analyzeSelect</a></div><div class="ttdeci">virtual bool analyzeSelect(const MachineInstr *MI, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned &amp;TrueOp, unsigned &amp;FalseOp, bool &amp;Optimizable) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01704">ARMBaseInstrInfo.cpp:1704</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_af9311056876c08a7e186b82a89c6486e"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#af9311056876c08a7e186b82a89c6486e">llvm::ARMBaseInstrInfo::ReverseBranchCondition</a></div><div class="ttdeci">virtual bool ReverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00431">ARMBaseInstrInfo.cpp:431</a></div></div>
<div class="ttc" id="namespacellvm_html_aea68e726ee579fec1a9a09e6c7c2509e"><div class="ttname"><a href="namespacellvm.html#aea68e726ee579fec1a9a09e6c7c2509e">llvm::getMatchingCondBranchOpcode</a></div><div class="ttdeci">int getMatchingCondBranchOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01631">ARMBaseInstrInfo.cpp:1631</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae016d4c093fae29a0299228102e55cf4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae016d4c093fae29a0299228102e55cf4">llvm::MachineInstr::findFirstPredOperandIdx</a></div><div class="ttdeci">int findFirstPredOperandIdx() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01082">MachineInstr.cpp:1082</a></div></div>
<div class="ttc" id="namespacellvm_html_a10c0f7b27d60a1704fc8e6c6be600df9"><div class="ttname"><a href="namespacellvm.html#a10c0f7b27d60a1704fc8e6c6be600df9">llvm::canFoldARMInstrIntoMOVCC</a></div><div class="ttdeci">unsigned canFoldARMInstrIntoMOVCC(unsigned Reg, MachineInstr *&amp;MI, const MachineRegisterInfo &amp;MRI)</div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a7e82ffc3423eb67eef1e1a43f0b75ce7"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a7e82ffc3423eb67eef1e1a43f0b75ce7">llvm::ARMBaseInstrInfo::ARMBaseInstrInfo</a></div><div class="ttdeci">ARMBaseInstrInfo(const ARMSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00090">ARMBaseInstrInfo.cpp:90</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00030">MachineRegisterInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_ab28aa342862f6d16361be514fd98c22e"><div class="ttname"><a href="classllvm_1_1SmallSet.html#ab28aa342862f6d16361be514fd98c22e">llvm::SmallSet::count</a></div><div class="ttdeci">bool count(const T &amp;V) const </div><div class="ttdoc">count - Return true if the element is in the set. </div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00048">SmallSet.h:48</a></div></div>
<div class="ttc" id="namespacellvm_html_a84c8853f87c6f19f9e75130f6b05d763"><div class="ttname"><a href="namespacellvm.html#a84c8853f87c6f19f9e75130f6b05d763">llvm::isPopOpcode</a></div><div class="ttdeci">static bool isPopOpcode(int Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00365">ARMBaseInstrInfo.h:365</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a3a817fefcff152330fc8a08abf4d13f6"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a3a817fefcff152330fc8a08abf4d13f6">llvm::ARMBaseInstrInfo::getNumLDMAddresses</a></div><div class="ttdeci">unsigned getNumLDMAddresses(const MachineInstr *MI) const </div><div class="ttdoc">Get the number of addresses by LDM or VLDM or zero for unknown. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02823">ARMBaseInstrInfo.cpp:2823</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">llvm::ARMCC::AL</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00044">ARMBaseInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_aaed0effffa1cd7a0da7e544a115f9333"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#aaed0effffa1cd7a0da7e544a115f9333">llvm::ARMBaseInstrInfo::setExecutionDomain</a></div><div class="ttdeci">void setExecutionDomain(MachineInstr *MI, unsigned Domain) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l04032">ARMBaseInstrInfo.cpp:4032</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a38656e57fa67b381c0aa737611bcf2bb"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a38656e57fa67b381c0aa737611bcf2bb">llvm::ARMBaseInstrInfo::DefinesPredicate</a></div><div class="ttdeci">virtual bool DefinesPredicate(MachineInstr *MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00502">ARMBaseInstrInfo.cpp:502</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a0debe027a783e78a5f39b947544af5dd"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a0debe027a783e78a5f39b947544af5dd">llvm::ARMBaseInstrInfo::breakPartialRegDependency</a></div><div class="ttdeci">void breakPartialRegDependency(MachineBasicBlock::iterator, unsigned, const TargetRegisterInfo *TRI) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l04300">ARMBaseInstrInfo.cpp:4300</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_aead1976618a69142c927e6abe9b307f5"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">llvm::ARMBaseInstrInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const ARMBaseRegisterInfo &amp; getRegisterInfo() const =0</div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_acaf4630ad9d642377ce6e5f81f190f13"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#acaf4630ad9d642377ce6e5f81f190f13">llvm::ARMBaseInstrInfo::isPredicable</a></div><div class="ttdeci">virtual bool isPredicable(MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00520">ARMBaseInstrInfo.cpp:520</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a340712de3e78fec11c338735cab17df7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">llvm::MachineFunction::iterator</a></div><div class="ttdeci">BasicBlockListType::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00303">MachineFunction.h:303</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00061">Target/TargetMachine.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_acd1aa5ca74e191974caa73958cb572b1"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#acd1aa5ca74e191974caa73958cb572b1">llvm::ARMBaseInstrInfo::getSubtarget</a></div><div class="ttdeci">const ARMSubtarget &amp; getSubtarget() const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00050">ARMBaseInstrInfo.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_abff9086798c2bcaa66812e6c574bd90d"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#abff9086798c2bcaa66812e6c574bd90d">llvm::ARMBaseInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">virtual unsigned isLoadFromStackSlot(const MachineInstr *MI, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01111">ARMBaseInstrInfo.cpp:1111</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00041">StringRef.h:41</a></div></div>
<div class="ttc" id="MCModuleYAML_8cpp_html_a5e410df3f6875c5af4a7f2be284f235d"><div class="ttname"><a href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a></div><div class="ttdeci">const MCRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="MCModuleYAML_8cpp_source.html#l00056">MCModuleYAML.cpp:56</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="Target_2ARM_2README_8txt_html_a90cca76dd78688687e0d697679dbc799"><div class="ttname"><a href="Target_2ARM_2README_8txt.html#a90cca76dd78688687e0d697679dbc799">B</a></div><div class="ttdeci">compiles ldr LCPI1_0 ldr ldr mov lsr tst moveq r1 ldr LCPI1_1 and r0 bx lr It would be better to do something like to fold the shift into the conditional ldr LCPI1_0 ldr ldr tst movne lsr ldr LCPI1_1 and r0 bx lr it saves an instruction and a register It might be profitable to cse MOVi16 if there are lots of bit immediates with the same bottom half Robert Muth started working on an alternate jump table implementation that does not put the tables in line in the text This is more like the llvm default jump table implementation This might be useful sometime Several revisions of patches are on the mailing beginning while CMP sets them like a subtract Therefore to be able to use CMN for comparisons other than the Z we ll need additional logic to reverse the conditionals associated with the comparison Perhaps a pseudo instruction for the with a post codegen pass to clean up and handle the condition codes See PR5694 for testcase Given the following on int B</div><div class="ttdef"><b>Definition:</b> <a href="Target_2ARM_2README_8txt_source.html#l00592">Target/ARM/README.txt:592</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_a669f02b480507a0b4305cffbdee1e7db"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#a669f02b480507a0b4305cffbdee1e7db">llvm::ARMBaseInstrInfo::getOperandLatency</a></div><div class="ttdeci">virtual int getOperandLatency(const InstrItineraryData *ItinData, const MachineInstr *DefMI, unsigned DefIdx, const MachineInstr *UseMI, unsigned UseIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l03470">ARMBaseInstrInfo.cpp:3470</a></div></div>
<div class="ttc" id="namespacellvm_html_a3d6a58730920ddb4e1d1375812730313"><div class="ttname"><a href="namespacellvm.html#a3d6a58730920ddb4e1d1375812730313">llvm::AddDefaultT1CC</a></div><div class="ttdeci">static const MachineInstrBuilder &amp; AddDefaultT1CC(const MachineInstrBuilder &amp;MIB, bool isDead=false)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00334">ARMBaseInstrInfo.h:334</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_ab6c13295692da4a356c2e62ba6910b2a"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ab6c13295692da4a356c2e62ba6910b2a">llvm::ARMBaseInstrInfo::AddDReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; AddDReg(MachineInstrBuilder &amp;MIB, unsigned Reg, unsigned SubIdx, unsigned State, const TargetRegisterInfo *TRI) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l00772">ARMBaseInstrInfo.cpp:772</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_ad4671e176ed51a20fd0ceb8090b37284"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ad4671e176ed51a20fd0ceb8090b37284">llvm::ARMBaseInstrInfo::FoldImmediate</a></div><div class="ttdeci">virtual bool FoldImmediate(MachineInstr *UseMI, MachineInstr *DefMI, unsigned Reg, MachineRegisterInfo *MRI) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l02462">ARMBaseInstrInfo.cpp:2462</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html_ac714982de3cf34a16018a1f48346b46d"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html#ac714982de3cf34a16018a1f48346b46d">llvm::ARMBaseInstrInfo::hasNOP</a></div><div class="ttdeci">bool hasNOP() const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l04334">ARMBaseInstrInfo.cpp:4334</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 22:58:05 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
