Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Apr 10 13:28:25 2018
| Host         : XHDJAYESHK30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file wave_gen_control_sets_placed.rpt
| Design       : wave_gen
| Device       : xcku040
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            7 |
|      3 |            4 |
|      4 |            7 |
|      8 |            2 |
|      9 |            1 |
|     10 |            2 |
|    16+ |           14 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            7 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |             158 |           31 |
| Yes          | No                    | No                     |              45 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             272 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|              Clock Signal             |                       Enable Signal                       |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+---------------------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|  clk_gen_i0/clk_samp                  |                                                           | rst_gen_i0/int_rst                                   |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/send_resp_type[1]_i_1_n_0                    | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst            |                0 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | uart_tx_i0/uart_tx_ctl_i0/FSM_sequential_state[1]_i_1_n_0 | rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst            |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | dac_spi_i0/bit_cnt[5]_i_2_n_0                             | dac_spi_i0/bit_cnt[5]_i_1_n_0                        |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                           | rst_gen_i0/int_rst                                   |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                           | rst_gen_i0/int_rst                                   |                1 |              2 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                           |                                                      |                1 |              2 |
|  clk_gen_i0/clk_samp                  |                                                           |                                                      |                1 |              3 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | resp_gen_i0/str_len                                       |                                                      |                1 |              3 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt                 | uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_1_n_0 |                0 |              3 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/FSM_sequential_state[2]_i_1_n_0              | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst            |                1 |              3 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | uart_tx_i0/uart_tx_ctl_i0/bit_cnt[3]_i_2_n_0              | uart_tx_i0/uart_tx_ctl_i0/bit_cnt[3]_i_1_n_0         |                1 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | resp_gen_i0/char_to_send                                  | resp_gen_i0/char_to_send[3]_i_1_n_0                  |                0 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt                 | rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst            |                0 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | dac_spi_i0/bit_cnt[4]_i_1_n_0                             | rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst            |                0 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0 | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst            |                1 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | uart_rx_i0/uart_rx_ctl_i0/bit_cnt[3]_i_2_n_0              | uart_rx_i0/uart_rx_ctl_i0/bit_cnt[3]_i_1_n_0         |                1 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/arg_cnt[3]_i_1_n_0                           | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst            |                1 |              4 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/current_command                              | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst            |                2 |              8 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/data_here                                    | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst            |                5 |              8 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                           |                                                      |                5 |              9 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/cmd_samp_ram_addr[9]_i_1_n_0                 | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst            |                1 |             10 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | clkx_nsamp_i0/bus_dst[9]_i_1_n_0                          |                                                      |                3 |             10 |
|  clk_gen_i0/clk_samp                  | samp_gen_i0/transfer_in_progress_reg_n_0                  | samp_gen_i0/sub_sample_count[15]_i_1_n_0             |                2 |             16 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/send_resp_data[15]_i_1_n_0                   | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst            |                0 |             16 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/cmd_samp_ram_din[15]_i_1_n_0                 | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst            |                2 |             16 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | clkx_pre_i0/bus_dst[15]_i_1_n_0                           |                                                      |                5 |             16 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | clkx_spd_i0/bus_dst[15]_i_1_n_0                           |                                                      |                6 |             16 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | resp_gen_i0/to_bcd_i0/valid_delay1                        | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst            |                6 |             19 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/nsamp_clk_rx[9]_i_1_n_0                      | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst            |                3 |             20 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                           | lb_ctl_i0/debouncer_i0/count[22]_i_1_n_0             |                4 |             23 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/arg_list                                     | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst            |                6 |             24 |
|  clk_gen_i0/clk_samp                  | samp_gen_i0/transfer_in_progress_reg_n_0                  | rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst          |                8 |             31 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/spd_clk_rx[15]_i_1_n_0                       | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst            |                0 |             32 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/pre_clk_rx[15]_i_1_n_0                       | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst            |                4 |             32 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                           | rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst            |               17 |             55 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                           | rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst            |               10 |             80 |
+---------------------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------+----------------+


