xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../../Xilinx/Downloads/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ipstatic"incdir="../../../../../training/Constr_Wizard/lab/KCU105/vhdl/wave_gen.gen/sources_1/ip/clk_core"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../../Xilinx/Downloads/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../ipstatic"incdir="../../../../../training/Constr_Wizard/lab/KCU105/vhdl/wave_gen.gen/sources_1/ip/clk_core"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../Xilinx/Downloads/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ipstatic"incdir="../../../../../training/Constr_Wizard/lab/KCU105/vhdl/wave_gen.gen/sources_1/ip/clk_core"
clk_core_clk_wiz.v,verilog,xil_defaultlib,../../../../../training/Constr_Wizard/lab/KCU105/vhdl/wave_gen.gen/sources_1/ip/clk_core/clk_core_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../../../training/Constr_Wizard/lab/KCU105/vhdl/wave_gen.gen/sources_1/ip/clk_core"
clk_core.v,verilog,xil_defaultlib,../../../../../training/Constr_Wizard/lab/KCU105/vhdl/wave_gen.gen/sources_1/ip/clk_core/clk_core.v,incdir="../../../ipstatic"incdir="../../../../../training/Constr_Wizard/lab/KCU105/vhdl/wave_gen.gen/sources_1/ip/clk_core"
glbl.v,Verilog,xil_defaultlib,glbl.v
