timeout 20 vcs -sverilog +vc -Mupdate -line -full64 tst_bench_top_t1.v i2c_master_top.v wb_master_model.v i2c_slave_model.v i2c_master_byte_ctrl.v i2c_master_bit_ctrl.v -o simv -R
