5 18 181 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (real9.vcd) 2 -o (real9.cdd) 2 -v (real9.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 real9.v 8 29 1
2 1 0 10 9000f 1 1004 0 0 64 20 1 123.456
2 2 1 10 50005 0 1410 0 0 64 37 a
2 3 48 10 5000f 1 16 1 2
2 4 3d 13 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 10 1110005 1 0 63 0 64 53 0 123.456000
1 b 2 11 1070005 1 0 0 0 1 17 0 1 0 1 0 0
4 3 10 5 7 0 0 3
4 4 13 8 1 0 0 4
3 1 main.$u0 "main.$u0" 0 real9.v 0 18 1
2 5 0 14 50008 1 21004 0 0 1 16 0 0
2 6 1 14 10001 0 1410 0 0 1 1 b
2 7 37 14 10008 1 16 5 6
2 8 0 15 20002 1 1008 0 0 32 48 5 0
2 9 2c 15 10002 2 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 0 16 9000b 1 1008 0 0 32 48 64 0
2 11 1 16 50005 1 1004 0 0 64 37 a
2 12 e 16 5000b 1 1088 10 11 1 50 0 1 0 1 0 0
2 13 39 16 1000d 1 a 12 0
2 14 0 17 7000a 1 21008 0 0 1 16 1 0
2 15 1 17 30003 0 1410 0 0 1 1 b
2 16 37 17 3000a 1 1a 14 15
4 7 14 1 11 9 9 7
4 9 15 1 0 13 0 7
4 13 16 1 0 16 0 7
4 16 17 3 0 0 0 7
3 1 main.$u1 "main.$u1" 0 real9.v 0 27 1
