-- Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
-- Date        : Wed Aug  9 18:48:03 2023
-- Host        : uftrig01 running 64-bit Ubuntu 18.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_axi_chip2chip_1_0_sim_netlist.vhdl
-- Design      : design_1_axi_chip2chip_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xck26-sfvc784-2LV-c
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "GRAY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair93";
begin
  dest_out_bin(7) <= \dest_graysync_ff[2]\(7);
  dest_out_bin(6 downto 0) <= \^dest_out_bin\(6 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \^dest_out_bin\(2),
      I2 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(6),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      I5 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(6),
      I4 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\ is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair85";
begin
  dest_out_bin(7) <= \dest_graysync_ff[2]\(7);
  dest_out_bin(6 downto 0) <= \^dest_out_bin\(6 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \^dest_out_bin\(2),
      I2 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(6),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      I5 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(6),
      I4 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair53";
begin
  dest_out_bin(7) <= \dest_graysync_ff[2]\(7);
  dest_out_bin(6 downto 0) <= \^dest_out_bin\(6 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \^dest_out_bin\(2),
      I2 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(6),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      I5 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(6),
      I4 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\ is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair60";
begin
  dest_out_bin(7) <= \dest_graysync_ff[2]\(7);
  dest_out_bin(6 downto 0) <= \^dest_out_bin\(6 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \^dest_out_bin\(2),
      I2 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(6),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      I5 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(6),
      I4 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\ is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair19";
begin
  dest_out_bin(7) <= \dest_graysync_ff[2]\(7);
  dest_out_bin(6 downto 0) <= \^dest_out_bin\(6 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \^dest_out_bin\(2),
      I2 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(6),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      I5 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(6),
      I4 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\ is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair26";
begin
  dest_out_bin(7) <= \dest_graysync_ff[2]\(7);
  dest_out_bin(6 downto 0) <= \^dest_out_bin\(6 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \^dest_out_bin\(2),
      I2 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(6),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      I5 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(6),
      I4 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair88";
begin
  dest_out_bin(8) <= \dest_graysync_ff[4]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(6),
      Q => \dest_graysync_ff[4]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(7),
      Q => \dest_graysync_ff[4]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(8),
      Q => \dest_graysync_ff[4]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \dest_graysync_ff[4]\(5),
      I2 => \dest_graysync_ff[4]\(7),
      I3 => \dest_graysync_ff[4]\(8),
      I4 => \dest_graysync_ff[4]\(6),
      I5 => \dest_graysync_ff[4]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(4),
      I1 => \dest_graysync_ff[4]\(6),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(7),
      I4 => \dest_graysync_ff[4]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(5),
      I1 => \dest_graysync_ff[4]\(7),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(6),
      I1 => \dest_graysync_ff[4]\(8),
      I2 => \dest_graysync_ff[4]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(7),
      I1 => \dest_graysync_ff[4]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair57";
begin
  dest_out_bin(8) <= \dest_graysync_ff[4]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(6),
      Q => \dest_graysync_ff[4]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(7),
      Q => \dest_graysync_ff[4]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(8),
      Q => \dest_graysync_ff[4]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \dest_graysync_ff[4]\(5),
      I2 => \dest_graysync_ff[4]\(7),
      I3 => \dest_graysync_ff[4]\(8),
      I4 => \dest_graysync_ff[4]\(6),
      I5 => \dest_graysync_ff[4]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(4),
      I1 => \dest_graysync_ff[4]\(6),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(7),
      I4 => \dest_graysync_ff[4]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(5),
      I1 => \dest_graysync_ff[4]\(7),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(6),
      I1 => \dest_graysync_ff[4]\(8),
      I2 => \dest_graysync_ff[4]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(7),
      I1 => \dest_graysync_ff[4]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair23";
begin
  dest_out_bin(8) <= \dest_graysync_ff[4]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(6),
      Q => \dest_graysync_ff[4]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(7),
      Q => \dest_graysync_ff[4]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(8),
      Q => \dest_graysync_ff[4]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \dest_graysync_ff[4]\(5),
      I2 => \dest_graysync_ff[4]\(7),
      I3 => \dest_graysync_ff[4]\(8),
      I4 => \dest_graysync_ff[4]\(6),
      I5 => \dest_graysync_ff[4]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(4),
      I1 => \dest_graysync_ff[4]\(6),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(7),
      I4 => \dest_graysync_ff[4]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(5),
      I1 => \dest_graysync_ff[4]\(7),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(6),
      I1 => \dest_graysync_ff[4]\(8),
      I2 => \dest_graysync_ff[4]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(7),
      I1 => \dest_graysync_ff[4]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair94";
begin
  dest_out_bin(8) <= \dest_graysync_ff[2]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair176";
begin
  dest_out_bin(8) <= \dest_graysync_ff[2]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair124";
begin
  dest_out_bin(8) <= \dest_graysync_ff[2]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair132";
begin
  dest_out_bin(8) <= \dest_graysync_ff[2]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair61";
begin
  dest_out_bin(8) <= \dest_graysync_ff[2]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair27";
begin
  dest_out_bin(8) <= \dest_graysync_ff[2]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\ is
  signal async_path : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair168";
begin
  dest_out_bin(8) <= \dest_graysync_ff[2]\(8);
  dest_out_bin(7 downto 0) <= \^dest_out_bin\(7 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \^dest_out_bin\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(5),
      I2 => \dest_graysync_ff[2]\(7),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      I5 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(7),
      I4 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(8),
      Q => async_path(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\ is
  signal async_path : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair128";
begin
  dest_out_bin(9) <= \dest_graysync_ff[4]\(9);
  dest_out_bin(8 downto 0) <= \^dest_out_bin\(8 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(9),
      Q => \dest_graysync_ff[3]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(6),
      Q => \dest_graysync_ff[4]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(7),
      Q => \dest_graysync_ff[4]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(8),
      Q => \dest_graysync_ff[4]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(9),
      Q => \dest_graysync_ff[4]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[4]\(3),
      I4 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \dest_graysync_ff[4]\(3),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \^dest_out_bin\(4),
      I2 => \dest_graysync_ff[4]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \^dest_out_bin\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(4),
      I1 => \dest_graysync_ff[4]\(6),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(9),
      I4 => \dest_graysync_ff[4]\(7),
      I5 => \dest_graysync_ff[4]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(5),
      I1 => \dest_graysync_ff[4]\(7),
      I2 => \dest_graysync_ff[4]\(9),
      I3 => \dest_graysync_ff[4]\(8),
      I4 => \dest_graysync_ff[4]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(6),
      I1 => \dest_graysync_ff[4]\(8),
      I2 => \dest_graysync_ff[4]\(9),
      I3 => \dest_graysync_ff[4]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(7),
      I1 => \dest_graysync_ff[4]\(9),
      I2 => \dest_graysync_ff[4]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(8),
      I1 => \dest_graysync_ff[4]\(9),
      O => \^dest_out_bin\(8)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair172";
begin
  dest_out_bin(9) <= \dest_graysync_ff[4]\(9);
  dest_out_bin(8 downto 0) <= \^dest_out_bin\(8 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(9),
      Q => \dest_graysync_ff[3]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(6),
      Q => \dest_graysync_ff[4]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(7),
      Q => \dest_graysync_ff[4]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(8),
      Q => \dest_graysync_ff[4]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(9),
      Q => \dest_graysync_ff[4]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[4]\(3),
      I4 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \dest_graysync_ff[4]\(3),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \^dest_out_bin\(4),
      I2 => \dest_graysync_ff[4]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \^dest_out_bin\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(4),
      I1 => \dest_graysync_ff[4]\(6),
      I2 => \dest_graysync_ff[4]\(8),
      I3 => \dest_graysync_ff[4]\(9),
      I4 => \dest_graysync_ff[4]\(7),
      I5 => \dest_graysync_ff[4]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(5),
      I1 => \dest_graysync_ff[4]\(7),
      I2 => \dest_graysync_ff[4]\(9),
      I3 => \dest_graysync_ff[4]\(8),
      I4 => \dest_graysync_ff[4]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(6),
      I1 => \dest_graysync_ff[4]\(8),
      I2 => \dest_graysync_ff[4]\(9),
      I3 => \dest_graysync_ff[4]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(7),
      I1 => \dest_graysync_ff[4]\(9),
      I2 => \dest_graysync_ff[4]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(8),
      I1 => \dest_graysync_ff[4]\(9),
      O => \^dest_out_bin\(8)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ is
  signal async_path : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair133";
begin
  dest_out_bin(9) <= \dest_graysync_ff[2]\(9);
  dest_out_bin(8 downto 0) <= \^dest_out_bin\(8 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \^dest_out_bin\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(9),
      I4 => \dest_graysync_ff[2]\(7),
      I5 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(9),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(9),
      I3 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(9),
      I2 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(8),
      I1 => \dest_graysync_ff[2]\(9),
      O => \^dest_out_bin\(8)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is 10;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair177";
begin
  dest_out_bin(9) <= \dest_graysync_ff[2]\(9);
  dest_out_bin(8 downto 0) <= \^dest_out_bin\(8 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \^dest_out_bin\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \^dest_out_bin\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \^dest_out_bin\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(4),
      I1 => \dest_graysync_ff[2]\(6),
      I2 => \dest_graysync_ff[2]\(8),
      I3 => \dest_graysync_ff[2]\(9),
      I4 => \dest_graysync_ff[2]\(7),
      I5 => \dest_graysync_ff[2]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(5),
      I1 => \dest_graysync_ff[2]\(7),
      I2 => \dest_graysync_ff[2]\(9),
      I3 => \dest_graysync_ff[2]\(8),
      I4 => \dest_graysync_ff[2]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(6),
      I1 => \dest_graysync_ff[2]\(8),
      I2 => \dest_graysync_ff[2]\(9),
      I3 => \dest_graysync_ff[2]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(7),
      I1 => \dest_graysync_ff[2]\(9),
      I2 => \dest_graysync_ff[2]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(8),
      I1 => \dest_graysync_ff[2]\(9),
      O => \^dest_out_bin\(8)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 3;
  attribute INIT : string;
  attribute INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "SYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__10\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__10\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__10\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__10\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__10\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__10\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__10\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__10\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__10\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__10\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__10\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__10\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__11\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__11\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__11\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__11\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__11\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__11\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__11\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__11\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__11\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__11\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__11\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__11\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__12\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__12\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__12\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__12\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__12\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__12\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__12\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__12\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__12\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__12\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__12\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__12\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__13\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__13\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__13\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__13\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__13\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__13\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__13\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__13\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__13\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__13\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__13\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__13\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_gray_ff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"696A9999"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \count_value_i_reg[0]_0\(1),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9855"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9AAAAAA6A666A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[0]\(0),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[0]\(0),
      O => DI(1)
    );
\grdc.rd_data_count_i[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[0]\(0),
      O => DI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_19 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_19 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_19 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \grdc.rd_data_count_i[7]_i_16\ : label is "lutpair2";
  attribute HLUTNM of \grdc.rd_data_count_i[7]_i_8\ : label is "lutpair2";
begin
  DI(0) <= \^di\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[0]_0\(0),
      I5 => \^q\(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[7]\(1),
      I3 => \grdc.rd_data_count_i_reg[7]_0\(1),
      O => S(1)
    );
\grdc.rd_data_count_i[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[7]_0\(0),
      O => S(0)
    );
\grdc.rd_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      O => \^di\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_27 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_27 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_27 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \grdc.rd_data_count_i[7]_i_16\ : label is "lutpair0";
  attribute HLUTNM of \grdc.rd_data_count_i[7]_i_8\ : label is "lutpair0";
begin
  DI(0) <= \^di\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[0]_0\(0),
      I5 => \^q\(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[7]\(1),
      I3 => \grdc.rd_data_count_i_reg[7]_0\(1),
      O => S(1)
    );
\grdc.rd_data_count_i[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[7]_0\(0),
      O => S(0)
    );
\grdc.rd_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      O => \^di\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_39 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_39 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_39 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \grdc.rd_data_count_i[7]_i_16\ : label is "lutpair1";
  attribute HLUTNM of \grdc.rd_data_count_i[7]_i_8\ : label is "lutpair1";
begin
  DI(0) <= \^di\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[0]_0\(0),
      I5 => \^q\(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[7]\(1),
      I3 => \grdc.rd_data_count_i_reg[7]_0\(1),
      O => S(1)
    );
\grdc.rd_data_count_i[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[7]_0\(0),
      O => S(0)
    );
\grdc.rd_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      O => \^di\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_8 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_gray_ff_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_8 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"696A9999"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \count_value_i_reg[0]_0\(1),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9855"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A9AAAAAA6A666A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[0]\(0),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[0]\(0),
      O => DI(1)
    );
\grdc.rd_data_count_i[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[0]\(0),
      O => DI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    enb : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 4 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[8]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\ : label is "soft_lutpair102";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  enb <= \^enb\;
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__4_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \count_value_i_reg_n_0_[8]\,
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^enb\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[8]\,
      R => \count_value_i_reg[8]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      I5 => \count_value_i_reg_n_0_[8]\,
      O => src_in_bin(7)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFBBAFB"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      O => src_in_bin(6)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(6),
      O => src_in_bin(5)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I2 => \^q\(5),
      O => src_in_bin(4)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFE00001501"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\,
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBAFB04044504"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      I4 => \^q\(2),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      O => src_in_bin(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(7),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(0),
      CI_TOP => '0',
      CO(7) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\,
      DI(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\,
      DI(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\,
      DI(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\,
      DI(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\,
      DI(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\,
      DI(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\,
      O(7 downto 0) => D(7 downto 0),
      S(7) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\,
      S(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\,
      S(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11_n_0\,
      S(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12_n_0\,
      S(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13_n_0\,
      S(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14_n_0\,
      S(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15_n_0\,
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
\grdc.rd_data_count_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[8]\(4),
      I2 => \^q\(6),
      I3 => \grdc.rd_data_count_i_reg[8]\(5),
      O => S(3)
    );
\grdc.rd_data_count_i[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[8]\(3),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[8]\(4),
      O => S(2)
    );
\grdc.rd_data_count_i[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[8]\(2),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[8]\(3),
      O => S(1)
    );
\grdc.rd_data_count_i[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[8]\(1),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[8]\(2),
      O => S(0)
    );
\grdc.rd_data_count_i[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \grdc.rd_data_count_i_reg[8]\(0),
      O => DI(0)
    );
\grdc.rd_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[8]\(5),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[8]\(6),
      O => S(4)
    );
\grdc.rd_data_count_i[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[8]\(6),
      I2 => \count_value_i_reg_n_0_[8]\,
      I3 => \grdc.rd_data_count_i_reg[8]\(7),
      O => \count_value_i_reg[7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_21\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_21\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_21\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_8_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair105";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[8]_i_1\ : label is 35;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[8]\(7),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[8]\(6),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[8]\(5),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[8]\(4),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[8]\(3),
      O => \gwdc.wr_data_count_i[7]_i_6_n_0\
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[8]\(2),
      O => \gwdc.wr_data_count_i[7]_i_7_n_0\
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[8]\(1),
      O => \gwdc.wr_data_count_i[7]_i_8_n_0\
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[8]\(0),
      O => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gwdc.wr_data_count_i_reg[8]\(8),
      O => \gwdc.wr_data_count_i[8]_i_2_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      S(6) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      S(5) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      S(4) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      S(3) => \gwdc.wr_data_count_i[7]_i_6_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_7_n_0\,
      S(1) => \gwdc.wr_data_count_i[7]_i_8_n_0\,
      S(0) => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(7),
      S(7 downto 1) => B"0000000",
      S(0) => \gwdc.wr_data_count_i[8]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_28\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    enb : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 4 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[8]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_28\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_28\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\ : label is "soft_lutpair69";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  enb <= \^enb\;
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__4_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \count_value_i_reg_n_0_[8]\,
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^enb\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[8]\,
      R => \count_value_i_reg[8]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      I5 => \count_value_i_reg_n_0_[8]\,
      O => src_in_bin(7)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFBBAFB"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      O => src_in_bin(6)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(6),
      O => src_in_bin(5)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I2 => \^q\(5),
      O => src_in_bin(4)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFE00001501"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\,
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBAFB04044504"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      I4 => \^q\(2),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      O => src_in_bin(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(7),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(0),
      CI_TOP => '0',
      CO(7) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\,
      DI(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\,
      DI(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\,
      DI(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\,
      DI(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\,
      DI(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\,
      DI(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\,
      O(7 downto 0) => D(7 downto 0),
      S(7) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\,
      S(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\,
      S(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11_n_0\,
      S(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12_n_0\,
      S(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13_n_0\,
      S(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14_n_0\,
      S(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15_n_0\,
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
\grdc.rd_data_count_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[8]\(4),
      I2 => \^q\(6),
      I3 => \grdc.rd_data_count_i_reg[8]\(5),
      O => S(3)
    );
\grdc.rd_data_count_i[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[8]\(3),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[8]\(4),
      O => S(2)
    );
\grdc.rd_data_count_i[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[8]\(2),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[8]\(3),
      O => S(1)
    );
\grdc.rd_data_count_i[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[8]\(1),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[8]\(2),
      O => S(0)
    );
\grdc.rd_data_count_i[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \grdc.rd_data_count_i_reg[8]\(0),
      O => DI(0)
    );
\grdc.rd_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[8]\(5),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[8]\(6),
      O => S(4)
    );
\grdc.rd_data_count_i[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[8]\(6),
      I2 => \count_value_i_reg_n_0_[8]\,
      I3 => \grdc.rd_data_count_i_reg[8]\(7),
      O => \count_value_i_reg[7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_31\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_31\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_31\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_8_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair72";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[8]_i_1\ : label is 35;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[8]\(7),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[8]\(6),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[8]\(5),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[8]\(4),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[8]\(3),
      O => \gwdc.wr_data_count_i[7]_i_6_n_0\
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[8]\(2),
      O => \gwdc.wr_data_count_i[7]_i_7_n_0\
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[8]\(1),
      O => \gwdc.wr_data_count_i[7]_i_8_n_0\
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[8]\(0),
      O => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gwdc.wr_data_count_i_reg[8]\(8),
      O => \gwdc.wr_data_count_i[8]_i_2_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      S(6) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      S(5) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      S(4) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      S(3) => \gwdc.wr_data_count_i[7]_i_6_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_7_n_0\,
      S(1) => \gwdc.wr_data_count_i[7]_i_8_n_0\,
      S(0) => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(7),
      S(7 downto 1) => B"0000000",
      S(0) => \gwdc.wr_data_count_i[8]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_40\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    enb : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 4 downto 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[8]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_40\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_40\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_40\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\ : label is "soft_lutpair35";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  enb <= \^enb\;
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__4_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \count_value_i_reg_n_0_[8]\,
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^enb\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[8]_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^enb\,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[8]\,
      R => \count_value_i_reg[8]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      I5 => \count_value_i_reg_n_0_[8]\,
      O => src_in_bin(7)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFBBAFB"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      O => src_in_bin(6)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(6),
      O => src_in_bin(5)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0\,
      I2 => \^q\(5),
      O => src_in_bin(4)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFE00001501"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\,
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBAFB04044504"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      I4 => \^q\(2),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      O => src_in_bin(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA5455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(7),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(0),
      CI_TOP => '0',
      CO(7) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0\,
      DI(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0\,
      DI(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0\,
      DI(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0\,
      DI(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0\,
      DI(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0\,
      DI(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0\,
      O(7 downto 0) => D(7 downto 0),
      S(7) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0\,
      S(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10_n_0\,
      S(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_11_n_0\,
      S(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_12_n_0\,
      S(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_13_n_0\,
      S(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_14_n_0\,
      S(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_15_n_0\,
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_16_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
\grdc.rd_data_count_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[8]\(4),
      I2 => \^q\(6),
      I3 => \grdc.rd_data_count_i_reg[8]\(5),
      O => S(3)
    );
\grdc.rd_data_count_i[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[8]\(3),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[8]\(4),
      O => S(2)
    );
\grdc.rd_data_count_i[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[8]\(2),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[8]\(3),
      O => S(1)
    );
\grdc.rd_data_count_i[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[8]\(1),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[8]\(2),
      O => S(0)
    );
\grdc.rd_data_count_i[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \grdc.rd_data_count_i_reg[8]\(0),
      O => DI(0)
    );
\grdc.rd_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[8]\(5),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[8]\(6),
      O => S(4)
    );
\grdc.rd_data_count_i[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[8]\(6),
      I2 => \count_value_i_reg_n_0_[8]\,
      I3 => \grdc.rd_data_count_i_reg[8]\(7),
      O => \count_value_i_reg[7]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_43\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_43\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_43\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_43\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_8_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair38";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[8]_i_1\ : label is 35;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[8]\(7),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[8]\(6),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[8]\(5),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[8]\(4),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[8]\(3),
      O => \gwdc.wr_data_count_i[7]_i_6_n_0\
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[8]\(2),
      O => \gwdc.wr_data_count_i[7]_i_7_n_0\
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[8]\(1),
      O => \gwdc.wr_data_count_i[7]_i_8_n_0\
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[8]\(0),
      O => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gwdc.wr_data_count_i_reg[8]\(8),
      O => \gwdc.wr_data_count_i[8]_i_2_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      S(6) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      S(5) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      S(4) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      S(3) => \gwdc.wr_data_count_i[7]_i_6_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_7_n_0\,
      S(1) => \gwdc.wr_data_count_i[7]_i_8_n_0\,
      S(0) => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(7),
      S(7 downto 1) => B"0000000",
      S(0) => \gwdc.wr_data_count_i[8]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair103";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__3_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__3_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__1_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => E(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_22\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_22\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_22\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair108";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\ : label is 35;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(7),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(6),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(5),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => wr_pntr_plus1_pf_carry,
      CI_TOP => '0',
      CO(7) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \^q\(6 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\(0),
      S(7) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\,
      S(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\,
      S(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\,
      S(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\,
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_29\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_29\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_29\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_29\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair70";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__3_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__3_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__1_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => E(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_32\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_32\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_32\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_32\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair75";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\ : label is 35;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(7),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(6),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(5),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => wr_pntr_plus1_pf_carry,
      CI_TOP => '0',
      CO(7) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \^q\(6 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\(0),
      S(7) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\,
      S(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\,
      S(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\,
      S(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\,
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_41\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_41\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_41\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_41\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair36";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__3_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__3_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__1_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => E(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_44\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_44\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_44\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_44\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair41";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\ : label is 35;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(7),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(6),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(5),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => wr_pntr_plus1_pf_carry,
      CI_TOP => '0',
      CO(7) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \^q\(6 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\(0),
      S(7) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\,
      S(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\,
      S(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\,
      S(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\,
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair110";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_33\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_33\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_33\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair77";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_45\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_45\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_45\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_45\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair43";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[6]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_rd_en_i : out STD_LOGIC;
    \reg_out_i_reg[7]\ : out STD_LOGIC;
    src_in_bin : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \grdc.rd_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[9]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_8_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_10_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_11_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_12_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_13_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_14_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_15_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_16_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_17_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[9]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[9]_i_2_n_7\ : STD_LOGIC;
  signal \^ram_rd_en_i\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grdc.rd_data_count_i_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_grdc.rd_data_count_i_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\ : label is "soft_lutpair187";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[9]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[9]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  ram_rd_en_i <= \^ram_rd_en_i\;
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABA5545"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \^q\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__4_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__3_n_0\,
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \count_value_i[6]_i_2__3_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA8A00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \count_value_i[9]_i_2__0_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__3_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^q\(5),
      I4 => \count_value_i[9]_i_2__0_n_0\,
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^ram_rd_en_i\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[8]_i_1__3_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[9]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      O => src_in_bin(8)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDD4D"
    )
        port map (
      I0 => \grdc.rd_data_count_i_reg[7]\(1),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[7]\(0),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\,
      I2 => \^q\(7),
      O => src_in_bin(7)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(7),
      O => src_in_bin(6)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      O => src_in_bin(5)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(5),
      O => src_in_bin(4)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      I2 => \^q\(3),
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAFFEF10550010"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \grdc.rd_data_count_i_reg[7]\(0),
      I3 => \^q\(1),
      I4 => \grdc.rd_data_count_i_reg[7]\(1),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A55AA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \grdc.rd_data_count_i_reg[7]\(0),
      I3 => \^q\(1),
      I4 => \grdc.rd_data_count_i_reg[7]\(1),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \grdc.rd_data_count_i_reg[7]\(0),
      I3 => \^q\(0),
      O => src_in_bin(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABA5545"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \^q\(0),
      O => \count_value_i_reg[7]_0\(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      O => \count_value_i_reg[7]_0\(7)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      O => \count_value_i_reg[7]_0\(6)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      O => \count_value_i_reg[7]_0\(5)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      O => \count_value_i_reg[7]_0\(4)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      O => \count_value_i_reg[7]_0\(3)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      O => \count_value_i_reg[7]_0\(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      O => \count_value_i_reg[7]_0\(1)
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I2 => \^q\(0),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I4 => \^q\(2),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      O => \count_value_i_reg[1]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      I2 => \^q\(7),
      I3 => \^q\(8),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(8),
      I5 => \gen_pf_ic_rc.ram_empty_i_i_8_n_0\,
      O => \reg_out_i_reg[7]\
    );
\gen_pf_ic_rc.ram_empty_i_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      O => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      I2 => \^q\(3),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I4 => \^q\(5),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      O => \gen_pf_ic_rc.ram_empty_i_i_8_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^ram_rd_en_i\
    );
\grdc.rd_data_count_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(6),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(7),
      O => \grdc.rd_data_count_i[7]_i_10_n_0\
    );
\grdc.rd_data_count_i[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(5),
      I2 => \^q\(6),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(6),
      O => \grdc.rd_data_count_i[7]_i_11_n_0\
    );
\grdc.rd_data_count_i[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(4),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(5),
      O => \grdc.rd_data_count_i[7]_i_12_n_0\
    );
\grdc.rd_data_count_i[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(3),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(4),
      O => \grdc.rd_data_count_i[7]_i_13_n_0\
    );
\grdc.rd_data_count_i[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(2),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(3),
      O => \grdc.rd_data_count_i[7]_i_14_n_0\
    );
\grdc.rd_data_count_i[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \grdc.rd_data_count_i_reg[9]_0\(1),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[9]_0\(2),
      O => \grdc.rd_data_count_i[7]_i_15_n_0\
    );
\grdc.rd_data_count_i[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[9]_0\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      I4 => \^q\(1),
      O => \grdc.rd_data_count_i[7]_i_16_n_0\
    );
\grdc.rd_data_count_i[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[9]_0\(0),
      O => \grdc.rd_data_count_i[7]_i_17_n_0\
    );
\grdc.rd_data_count_i[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(7),
      I2 => \^q\(8),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(8),
      O => \grdc.rd_data_count_i[9]_i_5_n_0\
    );
\grdc.rd_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \grdc.rd_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \grdc.rd_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \grdc.rd_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \grdc.rd_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \grdc.rd_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \grdc.rd_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \grdc.rd_data_count_i_reg[7]_i_1_n_7\,
      DI(7 downto 0) => DI(7 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_grdc.rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \grdc.rd_data_count_i[7]_i_10_n_0\,
      S(6) => \grdc.rd_data_count_i[7]_i_11_n_0\,
      S(5) => \grdc.rd_data_count_i[7]_i_12_n_0\,
      S(4) => \grdc.rd_data_count_i[7]_i_13_n_0\,
      S(3) => \grdc.rd_data_count_i[7]_i_14_n_0\,
      S(2) => \grdc.rd_data_count_i[7]_i_15_n_0\,
      S(1) => \grdc.rd_data_count_i[7]_i_16_n_0\,
      S(0) => \grdc.rd_data_count_i[7]_i_17_n_0\
    );
\grdc.rd_data_count_i_reg[9]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_grdc.rd_data_count_i_reg[9]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \grdc.rd_data_count_i_reg[9]_i_2_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \grdc.rd_data_count_i_reg[9]\(0),
      O(7 downto 2) => \NLW_grdc.rd_data_count_i_reg[9]_i_2_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => D(8 downto 7),
      S(7 downto 2) => B"000000",
      S(1) => S(0),
      S(0) => \grdc.rd_data_count_i[9]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_12\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_12\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_8_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[9]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair147";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[9]_i_1\ : label is 35;
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[9]\(7),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[9]\(6),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[9]\(5),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[9]\(4),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[9]\(3),
      O => \gwdc.wr_data_count_i[7]_i_6_n_0\
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[9]\(2),
      O => \gwdc.wr_data_count_i[7]_i_7_n_0\
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[9]\(1),
      O => \gwdc.wr_data_count_i[7]_i_8_n_0\
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[9]\(0),
      O => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gwdc.wr_data_count_i_reg[9]\(9),
      O => \gwdc.wr_data_count_i[9]_i_2_n_0\
    );
\gwdc.wr_data_count_i[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gwdc.wr_data_count_i_reg[9]\(8),
      O => \gwdc.wr_data_count_i[9]_i_3_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      S(6) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      S(5) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      S(4) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      S(3) => \gwdc.wr_data_count_i[7]_i_6_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_7_n_0\,
      S(1) => \gwdc.wr_data_count_i[7]_i_8_n_0\,
      S(0) => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \gwdc.wr_data_count_i_reg[9]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^q\(8),
      O(7 downto 2) => \NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => D(8 downto 7),
      S(7 downto 2) => B"000000",
      S(1) => \gwdc.wr_data_count_i[9]_i_2_n_0\,
      S(0) => \gwdc.wr_data_count_i[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_2\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_8_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[9]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair191";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[9]_i_1\ : label is 35;
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gwdc.wr_data_count_i_reg[9]\(7),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[9]\(6),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[9]\(5),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[9]\(4),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[9]\(3),
      O => \gwdc.wr_data_count_i[7]_i_6_n_0\
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[9]\(2),
      O => \gwdc.wr_data_count_i[7]_i_7_n_0\
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[9]\(1),
      O => \gwdc.wr_data_count_i[7]_i_8_n_0\
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[9]\(0),
      O => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gwdc.wr_data_count_i_reg[9]\(9),
      O => \gwdc.wr_data_count_i[9]_i_2_n_0\
    );
\gwdc.wr_data_count_i[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gwdc.wr_data_count_i_reg[9]\(8),
      O => \gwdc.wr_data_count_i[9]_i_3_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      S(6) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      S(5) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      S(4) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      S(3) => \gwdc.wr_data_count_i[7]_i_6_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_7_n_0\,
      S(1) => \gwdc.wr_data_count_i[7]_i_8_n_0\,
      S(0) => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \gwdc.wr_data_count_i_reg[9]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^q\(8),
      O(7 downto 2) => \NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => D(8 downto 7),
      S(7 downto 2) => B"000000",
      S(1) => \gwdc.wr_data_count_i[9]_i_2_n_0\,
      S(0) => \gwdc.wr_data_count_i[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_rd_en_i : out STD_LOGIC;
    \reg_out_i_reg[7]\ : out STD_LOGIC;
    src_in_bin : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \grdc.rd_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[9]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_9\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_9\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_8_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_10_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_11_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_12_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_13_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_14_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_15_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_16_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_17_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[9]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[9]_i_2_n_7\ : STD_LOGIC;
  signal \^ram_rd_en_i\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grdc.rd_data_count_i_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_grdc.rd_data_count_i_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\ : label is "soft_lutpair143";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[9]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[9]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  ram_rd_en_i <= \^ram_rd_en_i\;
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABA5545"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \^q\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__4_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__3_n_0\,
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \count_value_i[6]_i_2__3_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__3_n_0\
    );
\count_value_i[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA8A00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__3_n_0\
    );
\count_value_i[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__3_n_0\
    );
\count_value_i[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \count_value_i[9]_i_2__0_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__3_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^q\(5),
      I4 => \count_value_i[9]_i_2__0_n_0\,
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^ram_rd_en_i\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[8]_i_1__3_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[9]_0\
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^ram_rd_en_i\,
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[9]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      O => src_in_bin(8)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDD4D"
    )
        port map (
      I0 => \grdc.rd_data_count_i_reg[7]\(1),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[7]\(0),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0\,
      I2 => \^q\(7),
      O => src_in_bin(7)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(7),
      O => src_in_bin(6)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      O => src_in_bin(5)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(5),
      O => src_in_bin(4)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0\,
      I2 => \^q\(3),
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAFFEF10550010"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \grdc.rd_data_count_i_reg[7]\(0),
      I3 => \^q\(1),
      I4 => \grdc.rd_data_count_i_reg[7]\(1),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A55AA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \grdc.rd_data_count_i_reg[7]\(0),
      I3 => \^q\(1),
      I4 => \grdc.rd_data_count_i_reg[7]\(1),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \grdc.rd_data_count_i_reg[7]\(0),
      I3 => \^q\(0),
      O => src_in_bin(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABA5545"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \^q\(0),
      O => \count_value_i_reg[7]_0\(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      O => \count_value_i_reg[7]_0\(7)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      O => \count_value_i_reg[7]_0\(6)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      O => \count_value_i_reg[7]_0\(5)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      O => \count_value_i_reg[7]_0\(4)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      O => \count_value_i_reg[7]_0\(3)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      O => \count_value_i_reg[7]_0\(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      O => \count_value_i_reg[7]_0\(1)
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I2 => \^q\(0),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I4 => \^q\(2),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      O => \count_value_i_reg[1]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      I2 => \^q\(7),
      I3 => \^q\(8),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(8),
      I5 => \gen_pf_ic_rc.ram_empty_i_i_8_n_0\,
      O => \reg_out_i_reg[7]\
    );
\gen_pf_ic_rc.ram_empty_i_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      O => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      I2 => \^q\(3),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I4 => \^q\(5),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      O => \gen_pf_ic_rc.ram_empty_i_i_8_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^ram_rd_en_i\
    );
\grdc.rd_data_count_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(6),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(7),
      O => \grdc.rd_data_count_i[7]_i_10_n_0\
    );
\grdc.rd_data_count_i[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(5),
      I2 => \^q\(6),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(6),
      O => \grdc.rd_data_count_i[7]_i_11_n_0\
    );
\grdc.rd_data_count_i[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(4),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(5),
      O => \grdc.rd_data_count_i[7]_i_12_n_0\
    );
\grdc.rd_data_count_i[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(3),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(4),
      O => \grdc.rd_data_count_i[7]_i_13_n_0\
    );
\grdc.rd_data_count_i[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(2),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(3),
      O => \grdc.rd_data_count_i[7]_i_14_n_0\
    );
\grdc.rd_data_count_i[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(1),
      I2 => \grdc.rd_data_count_i_reg[9]_0\(1),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[9]_0\(2),
      O => \grdc.rd_data_count_i[7]_i_15_n_0\
    );
\grdc.rd_data_count_i[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[9]_0\(1),
      I3 => \grdc.rd_data_count_i_reg[7]\(1),
      I4 => \^q\(1),
      O => \grdc.rd_data_count_i[7]_i_16_n_0\
    );
\grdc.rd_data_count_i[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[9]_0\(0),
      O => \grdc.rd_data_count_i[7]_i_17_n_0\
    );
\grdc.rd_data_count_i[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[9]_0\(7),
      I2 => \^q\(8),
      I3 => \grdc.rd_data_count_i_reg[9]_0\(8),
      O => \grdc.rd_data_count_i[9]_i_5_n_0\
    );
\grdc.rd_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \grdc.rd_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \grdc.rd_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \grdc.rd_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \grdc.rd_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \grdc.rd_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \grdc.rd_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \grdc.rd_data_count_i_reg[7]_i_1_n_7\,
      DI(7 downto 0) => DI(7 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_grdc.rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \grdc.rd_data_count_i[7]_i_10_n_0\,
      S(6) => \grdc.rd_data_count_i[7]_i_11_n_0\,
      S(5) => \grdc.rd_data_count_i[7]_i_12_n_0\,
      S(4) => \grdc.rd_data_count_i[7]_i_13_n_0\,
      S(3) => \grdc.rd_data_count_i[7]_i_14_n_0\,
      S(2) => \grdc.rd_data_count_i[7]_i_15_n_0\,
      S(1) => \grdc.rd_data_count_i[7]_i_16_n_0\,
      S(0) => \grdc.rd_data_count_i[7]_i_17_n_0\
    );
\grdc.rd_data_count_i_reg[9]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_grdc.rd_data_count_i_reg[9]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \grdc.rd_data_count_i_reg[9]_i_2_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \grdc.rd_data_count_i_reg[9]\(0),
      O(7 downto 2) => \NLW_grdc.rd_data_count_i_reg[9]_i_2_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => D(8 downto 7),
      S(7 downto 2) => B"000000",
      S(1) => S(0),
      S(0) => \grdc.rd_data_count_i[9]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ is
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__2\ : label is "soft_lutpair188";
begin
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => rd_en,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => rd_en,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[3]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i[6]_i_2__2_n_0\,
      I4 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \count_value_i[6]_i_2__2_n_0\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \count_value_i_reg_n_0_[5]\,
      I5 => \count_value_i_reg_n_0_[6]\,
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA8A00000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[6]\,
      I1 => \count_value_i_reg_n_0_[5]\,
      I2 => \count_value_i[8]_i_2__1_n_0\,
      I3 => \count_value_i_reg_n_0_[7]\,
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[7]\,
      I1 => \count_value_i[8]_i_2__1_n_0\,
      I2 => \count_value_i_reg_n_0_[5]\,
      I3 => \count_value_i_reg_n_0_[6]\,
      I4 => \count_value_i_reg_n_0_[8]\,
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => E(0),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \count_value_i_reg_n_0_[2]\,
      I4 => \count_value_i_reg_n_0_[3]\,
      I5 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[8]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[5]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[6]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[7]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[8]\,
      R => \count_value_i_reg[0]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\,
      I1 => E(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      I3 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\,
      I5 => \gen_pf_ic_rc.ram_empty_i_reg_0\,
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[7]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_1\(7),
      I2 => \count_value_i_reg_n_0_[6]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_1\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_1\(8),
      I5 => \count_value_i_reg_n_0_[8]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_1\(1),
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_1\(0),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_1\(2),
      I5 => \count_value_i_reg_n_0_[2]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_1\(4),
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_1\(3),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_1\(5),
      I5 => \count_value_i_reg_n_0_[5]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_10\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_10\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_10\ is
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__2\ : label is "soft_lutpair144";
begin
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => rd_en,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => rd_en,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[3]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i[6]_i_2__2_n_0\,
      I4 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \count_value_i[6]_i_2__2_n_0\,
      I1 => \count_value_i_reg_n_0_[2]\,
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \count_value_i_reg_n_0_[5]\,
      I5 => \count_value_i_reg_n_0_[6]\,
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA8A00000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[6]\,
      I1 => \count_value_i_reg_n_0_[5]\,
      I2 => \count_value_i[8]_i_2__1_n_0\,
      I3 => \count_value_i_reg_n_0_[7]\,
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[7]\,
      I1 => \count_value_i[8]_i_2__1_n_0\,
      I2 => \count_value_i_reg_n_0_[5]\,
      I3 => \count_value_i_reg_n_0_[6]\,
      I4 => \count_value_i_reg_n_0_[8]\,
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => E(0),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \count_value_i_reg_n_0_[2]\,
      I4 => \count_value_i_reg_n_0_[3]\,
      I5 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[8]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[5]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[6]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[7]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[8]\,
      R => \count_value_i_reg[0]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\,
      I1 => E(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      I3 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\,
      I5 => \gen_pf_ic_rc.ram_empty_i_reg_0\,
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[7]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_1\(7),
      I2 => \count_value_i_reg_n_0_[6]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_1\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_1\(8),
      I5 => \count_value_i_reg_n_0_[8]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_1\(1),
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_1\(0),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_1\(2),
      I5 => \count_value_i_reg_n_0_[2]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_1\(4),
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_1\(3),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_1\(5),
      I5 => \count_value_i_reg_n_0_[5]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_13\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_13\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_13\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair150";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1\ : label is 35;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(7),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(6),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(5),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(8),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => wr_pntr_plus1_pf_carry,
      CI_TOP => '0',
      CO(7) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\(0),
      S(7) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\,
      S(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\,
      S(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\,
      S(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\,
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(7),
      S(7 downto 1) => B"0000000",
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair194";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1\ : label is 35;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(7),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(6),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(5),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(8),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => wr_pntr_plus1_pf_carry,
      CI_TOP => '0',
      CO(7) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_O_UNCONNECTED\(0),
      S(7) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\,
      S(6) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\,
      S(5) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\,
      S(4) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\,
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_6_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_7_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_8_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_9_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(7),
      S(7 downto 1) => B"0000000",
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair197";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5_14\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5_14\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5_14\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair153";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => wr_pntr_plus1_pf_carry,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => wr_pntr_plus1_pf_carry,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  signal \^clr_full\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair190";
begin
  clr_full <= \^clr_full\;
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      O => \^clr_full\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00E0000000E0"
    )
        port map (
      I0 => Q(0),
      I1 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I2 => Q(1),
      I3 => \^clr_full\,
      I4 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I5 => prog_full,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_11 is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_11 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_11 is
  signal \^clr_full\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair146";
begin
  clr_full <= \^clr_full\;
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      O => \^clr_full\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00E0000000E0"
    )
        port map (
      I0 => Q(0),
      I1 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I2 => Q(1),
      I3 => \^clr_full\,
      I4 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I5 => prog_full,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_20 is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_20 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_20 is
  signal clr_full : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair104";
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0E000E"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I1 => Q(0),
      I2 => clr_full,
      I3 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I4 => prog_full,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      O => clr_full
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_30 is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_30 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_30 is
  signal clr_full : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair71";
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0E000E"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I1 => Q(0),
      I2 => clr_full,
      I3 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I4 => prog_full,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      O => clr_full
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_42 is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_42 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_42 is
  signal clr_full : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair37";
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0E000E"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I1 => Q(0),
      I2 => clr_full,
      I3 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I4 => prog_full,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => wrst_busy,
      O => clr_full
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  port (
    \reg_out_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    d_out_int_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal going_full0 : STD_LOGIC;
  signal leaving_full : STD_LOGIC;
  signal \^reg_out_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  \reg_out_i_reg[7]_0\(7 downto 0) <= \^reg_out_i_reg[7]_0\(7 downto 0);
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEA00EA"
    )
        port map (
      I0 => leaving_full,
      I1 => going_full0,
      I2 => wr_pntr_plus1_pf_carry,
      I3 => rst_d1,
      I4 => rst,
      O => d_out_int_reg
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => Q(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I5 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      O => leaving_full
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      I5 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      O => going_full0
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => Q(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => Q(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^reg_out_i_reg[7]_0\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^reg_out_i_reg[7]_0\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^reg_out_i_reg[7]_0\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^reg_out_i_reg[7]_0\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^reg_out_i_reg[7]_0\(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => \^reg_out_i_reg[7]_0\(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => \^reg_out_i_reg[7]_0\(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => \^reg_out_i_reg[7]_0\(7),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_17 is
  port (
    ram_empty_i0 : out STD_LOGIC;
    \reg_out_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_17 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_17 is
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_7_n_0\ : STD_LOGIC;
  signal going_empty0 : STD_LOGIC;
  signal leaving_empty : STD_LOGIC;
  signal \^reg_out_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  \reg_out_i_reg[7]_0\(7 downto 0) <= \^reg_out_i_reg[7]_0\(7 downto 0);
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FD0000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      I4 => going_empty0,
      I5 => leaving_empty,
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg_0\(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\,
      O => going_empty0
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\,
      O => leaving_empty
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^reg_out_i_reg[7]_0\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^reg_out_i_reg[7]_0\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^reg_out_i_reg[7]_0\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^reg_out_i_reg[7]_0\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^reg_out_i_reg[7]_0\(4),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \^reg_out_i_reg[7]_0\(5),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \^reg_out_i_reg[7]_0\(6),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(7),
      Q => \^reg_out_i_reg[7]_0\(7),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_23 is
  port (
    \reg_out_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    d_out_int_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_23 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_23 is
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal going_full0 : STD_LOGIC;
  signal leaving_full : STD_LOGIC;
  signal \^reg_out_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  \reg_out_i_reg[7]_0\(7 downto 0) <= \^reg_out_i_reg[7]_0\(7 downto 0);
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEA00EA"
    )
        port map (
      I0 => leaving_full,
      I1 => going_full0,
      I2 => wr_pntr_plus1_pf_carry,
      I3 => rst_d1,
      I4 => rst,
      O => d_out_int_reg
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => Q(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I5 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      O => leaving_full
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      I5 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      O => going_full0
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => Q(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => Q(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^reg_out_i_reg[7]_0\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^reg_out_i_reg[7]_0\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^reg_out_i_reg[7]_0\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^reg_out_i_reg[7]_0\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^reg_out_i_reg[7]_0\(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => \^reg_out_i_reg[7]_0\(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => \^reg_out_i_reg[7]_0\(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => \^reg_out_i_reg[7]_0\(7),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_25 is
  port (
    ram_empty_i0 : out STD_LOGIC;
    \reg_out_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_25 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_25 is
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_7_n_0\ : STD_LOGIC;
  signal going_empty0 : STD_LOGIC;
  signal leaving_empty : STD_LOGIC;
  signal \^reg_out_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  \reg_out_i_reg[7]_0\(7 downto 0) <= \^reg_out_i_reg[7]_0\(7 downto 0);
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FD0000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      I4 => going_empty0,
      I5 => leaving_empty,
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg_0\(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\,
      O => going_empty0
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\,
      O => leaving_empty
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^reg_out_i_reg[7]_0\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^reg_out_i_reg[7]_0\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^reg_out_i_reg[7]_0\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^reg_out_i_reg[7]_0\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^reg_out_i_reg[7]_0\(4),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \^reg_out_i_reg[7]_0\(5),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \^reg_out_i_reg[7]_0\(6),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(7),
      Q => \^reg_out_i_reg[7]_0\(7),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_35 is
  port (
    \reg_out_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    d_out_int_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_35 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_35 is
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal going_full0 : STD_LOGIC;
  signal leaving_full : STD_LOGIC;
  signal \^reg_out_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  \reg_out_i_reg[7]_0\(7 downto 0) <= \^reg_out_i_reg[7]_0\(7 downto 0);
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEA00EA"
    )
        port map (
      I0 => leaving_full,
      I1 => going_full0,
      I2 => wr_pntr_plus1_pf_carry,
      I3 => rst_d1,
      I4 => rst,
      O => d_out_int_reg
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => Q(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => Q(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I5 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      O => leaving_full
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      I5 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      O => going_full0
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => Q(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => Q(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^reg_out_i_reg[7]_0\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^reg_out_i_reg[7]_0\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^reg_out_i_reg[7]_0\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^reg_out_i_reg[7]_0\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^reg_out_i_reg[7]_0\(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => \^reg_out_i_reg[7]_0\(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => \^reg_out_i_reg[7]_0\(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => \^reg_out_i_reg[7]_0\(7),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_37 is
  port (
    ram_empty_i0 : out STD_LOGIC;
    \reg_out_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_37 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_37 is
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_7_n_0\ : STD_LOGIC;
  signal going_empty0 : STD_LOGIC;
  signal leaving_empty : STD_LOGIC;
  signal \^reg_out_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  \reg_out_i_reg[7]_0\(7 downto 0) <= \^reg_out_i_reg[7]_0\(7 downto 0);
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FD0000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      I4 => going_empty0,
      I5 => leaving_empty,
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg_0\(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\,
      O => going_empty0
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg\(7),
      I1 => \^reg_out_i_reg[7]_0\(7),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(6),
      I3 => \^reg_out_i_reg[7]_0\(6),
      I4 => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\,
      I5 => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\,
      O => leaving_empty
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(5),
      I3 => \^reg_out_i_reg[7]_0\(5),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(4),
      I5 => \^reg_out_i_reg[7]_0\(4),
      O => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[7]_0\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I3 => \^reg_out_i_reg[7]_0\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I5 => \^reg_out_i_reg[7]_0\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^reg_out_i_reg[7]_0\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^reg_out_i_reg[7]_0\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^reg_out_i_reg[7]_0\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^reg_out_i_reg[7]_0\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^reg_out_i_reg[7]_0\(4),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \^reg_out_i_reg[7]_0\(5),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \^reg_out_i_reg[7]_0\(6),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(7),
      Q => \^reg_out_i_reg[7]_0\(7),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_out_i_reg[0]_0\ : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    clr_full : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal going_full : STD_LOGIC;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2_n_0\,
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\,
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I3 => going_full,
      I4 => clr_full,
      O => \reg_out_i_reg[0]_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(6),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(8),
      I3 => \^q\(8),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7),
      I5 => \^q\(7),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(5),
      I3 => \^q\(5),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0\,
      I3 => wr_pntr_plus1_pf_carry,
      O => going_full
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(6),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(7),
      I5 => \^q\(7),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    \reg_out_i_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_0\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\,
      DI(7 downto 1) => \^q\(7 downto 1),
      DI(0) => DI(0),
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(8),
      S(7 downto 1) => B"0000000",
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(8),
      Q => \^q\(8),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_16\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_16\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_16\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_18\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \grdc.rd_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_out_i_reg[8]_0\ : in STD_LOGIC;
    \reg_out_i_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_18\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_18\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \grdc.rd_data_count_i[7]_i_14_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\grdc.rd_data_count_i[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[7]_0\(0),
      I3 => \grdc.rd_data_count_i_reg[7]_0\(1),
      I4 => \^q\(2),
      O => \grdc.rd_data_count_i[7]_i_14_n_0\
    );
\grdc.rd_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(5),
      O => \grdc.rd_data_count_i[7]_i_2_n_0\
    );
\grdc.rd_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(4),
      O => \grdc.rd_data_count_i[7]_i_3_n_0\
    );
\grdc.rd_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(3),
      O => \grdc.rd_data_count_i[7]_i_4_n_0\
    );
\grdc.rd_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(2),
      O => \grdc.rd_data_count_i[7]_i_5_n_0\
    );
\grdc.rd_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(1),
      O => \grdc.rd_data_count_i[7]_i_6_n_0\
    );
\grdc.rd_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \grdc.rd_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \grdc.rd_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \grdc.rd_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \grdc.rd_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \grdc.rd_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \grdc.rd_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \grdc.rd_data_count_i_reg[7]_i_1_n_7\,
      DI(7) => \grdc.rd_data_count_i[7]_i_2_n_0\,
      DI(6) => \grdc.rd_data_count_i[7]_i_3_n_0\,
      DI(5) => \grdc.rd_data_count_i[7]_i_4_n_0\,
      DI(4) => \grdc.rd_data_count_i[7]_i_5_n_0\,
      DI(3) => \grdc.rd_data_count_i[7]_i_6_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_grdc.rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7 downto 3) => S(6 downto 2),
      S(2) => \grdc.rd_data_count_i[7]_i_14_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\grdc.rd_data_count_i_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED\(7 downto 1),
      O(0) => D(7),
      S(7 downto 1) => B"0000000",
      S(0) => \grdc.rd_data_count_i_reg[8]\(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(8),
      Q => \^q\(8),
      R => \reg_out_i_reg[8]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_24\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_24\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_24\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_26\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \grdc.rd_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_out_i_reg[8]_0\ : in STD_LOGIC;
    \reg_out_i_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_26\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_26\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \grdc.rd_data_count_i[7]_i_14_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\grdc.rd_data_count_i[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[7]_0\(0),
      I3 => \grdc.rd_data_count_i_reg[7]_0\(1),
      I4 => \^q\(2),
      O => \grdc.rd_data_count_i[7]_i_14_n_0\
    );
\grdc.rd_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(5),
      O => \grdc.rd_data_count_i[7]_i_2_n_0\
    );
\grdc.rd_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(4),
      O => \grdc.rd_data_count_i[7]_i_3_n_0\
    );
\grdc.rd_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(3),
      O => \grdc.rd_data_count_i[7]_i_4_n_0\
    );
\grdc.rd_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(2),
      O => \grdc.rd_data_count_i[7]_i_5_n_0\
    );
\grdc.rd_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(1),
      O => \grdc.rd_data_count_i[7]_i_6_n_0\
    );
\grdc.rd_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \grdc.rd_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \grdc.rd_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \grdc.rd_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \grdc.rd_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \grdc.rd_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \grdc.rd_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \grdc.rd_data_count_i_reg[7]_i_1_n_7\,
      DI(7) => \grdc.rd_data_count_i[7]_i_2_n_0\,
      DI(6) => \grdc.rd_data_count_i[7]_i_3_n_0\,
      DI(5) => \grdc.rd_data_count_i[7]_i_4_n_0\,
      DI(4) => \grdc.rd_data_count_i[7]_i_5_n_0\,
      DI(3) => \grdc.rd_data_count_i[7]_i_6_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_grdc.rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7 downto 3) => S(6 downto 2),
      S(2) => \grdc.rd_data_count_i[7]_i_14_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\grdc.rd_data_count_i_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED\(7 downto 1),
      O(0) => D(7),
      S(7 downto 1) => B"0000000",
      S(0) => \grdc.rd_data_count_i_reg[8]\(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(8),
      Q => \^q\(8),
      R => \reg_out_i_reg[8]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_36\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_36\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_36\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_38\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \grdc.rd_data_count_i_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_out_i_reg[8]_0\ : in STD_LOGIC;
    \reg_out_i_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_38\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_38\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_38\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \grdc.rd_data_count_i[7]_i_14_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\grdc.rd_data_count_i[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[7]_0\(0),
      I3 => \grdc.rd_data_count_i_reg[7]_0\(1),
      I4 => \^q\(2),
      O => \grdc.rd_data_count_i[7]_i_14_n_0\
    );
\grdc.rd_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(5),
      O => \grdc.rd_data_count_i[7]_i_2_n_0\
    );
\grdc.rd_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(4),
      O => \grdc.rd_data_count_i[7]_i_3_n_0\
    );
\grdc.rd_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(3),
      O => \grdc.rd_data_count_i[7]_i_4_n_0\
    );
\grdc.rd_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(2),
      O => \grdc.rd_data_count_i[7]_i_5_n_0\
    );
\grdc.rd_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[7]_0\(1),
      O => \grdc.rd_data_count_i[7]_i_6_n_0\
    );
\grdc.rd_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CO(6) => \grdc.rd_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \grdc.rd_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \grdc.rd_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \grdc.rd_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \grdc.rd_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \grdc.rd_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \grdc.rd_data_count_i_reg[7]_i_1_n_7\,
      DI(7) => \grdc.rd_data_count_i[7]_i_2_n_0\,
      DI(6) => \grdc.rd_data_count_i[7]_i_3_n_0\,
      DI(5) => \grdc.rd_data_count_i[7]_i_4_n_0\,
      DI(4) => \grdc.rd_data_count_i[7]_i_5_n_0\,
      DI(3) => \grdc.rd_data_count_i[7]_i_6_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_grdc.rd_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7 downto 3) => S(6 downto 2),
      S(2) => \grdc.rd_data_count_i[7]_i_14_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\grdc.rd_data_count_i_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \grdc.rd_data_count_i_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED\(7 downto 1),
      O(0) => D(7),
      S(7 downto 1) => B"0000000",
      S(0) => \grdc.rd_data_count_i_reg[8]\(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[8]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_1\(8),
      Q => \^q\(8),
      R => \reg_out_i_reg[8]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_out_i_reg[0]_0\ : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : in STD_LOGIC;
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    clr_full : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_4\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal going_full : STD_LOGIC;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2_n_0\,
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\,
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I3 => going_full,
      I4 => clr_full,
      O => \reg_out_i_reg[0]_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(6),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(8),
      I3 => \^q\(8),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7),
      I5 => \^q\(7),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(5),
      I3 => \^q\(5),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0\,
      I3 => wr_pntr_plus1_pf_carry,
      O => going_full
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(3),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(6),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(7),
      I5 => \^q\(7),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(0),
      I2 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    \reg_out_i_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_6\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(6) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(5) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(4) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\,
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_4\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_5\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_6\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_7\,
      DI(7 downto 1) => \^q\(7 downto 1),
      DI(0) => DI(0),
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(8),
      S(7 downto 1) => B"0000000",
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[8]_0\(8),
      Q => \^q\(8),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => wrst_busy
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_1\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_out_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_out_i_reg[9]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_1\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \reg_out_i_reg_n_0_[9]\ : STD_LOGIC;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\grdc.rd_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[9]\(5),
      O => DI(5)
    );
\grdc.rd_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[9]\(4),
      O => DI(4)
    );
\grdc.rd_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[9]\(3),
      O => DI(3)
    );
\grdc.rd_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[9]\(2),
      O => DI(2)
    );
\grdc.rd_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[9]\(1),
      O => DI(1)
    );
\grdc.rd_data_count_i[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[9]\(0),
      O => DI(0)
    );
\grdc.rd_data_count_i[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[9]\(6),
      O => \reg_out_i_reg[7]_0\(0)
    );
\grdc.rd_data_count_i[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[9]\(7),
      I2 => \grdc.rd_data_count_i_reg[9]\(8),
      I3 => \reg_out_i_reg_n_0_[9]\,
      O => S(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(9),
      Q => \reg_out_i_reg_n_0_[9]\,
      R => \reg_out_i_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_5\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_5\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => wrst_busy
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_7\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_out_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_out_i_reg[9]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_7\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \reg_out_i_reg_n_0_[9]\ : STD_LOGIC;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\grdc.rd_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[9]\(5),
      O => DI(5)
    );
\grdc.rd_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[9]\(4),
      O => DI(4)
    );
\grdc.rd_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[9]\(3),
      O => DI(3)
    );
\grdc.rd_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[9]\(2),
      O => DI(2)
    );
\grdc.rd_data_count_i[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[9]\(1),
      O => DI(1)
    );
\grdc.rd_data_count_i[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[9]\(0),
      O => DI(0)
    );
\grdc.rd_data_count_i[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[9]\(6),
      O => \reg_out_i_reg[7]_0\(0)
    );
\grdc.rd_data_count_i[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[9]\(7),
      I2 => \grdc.rd_data_count_i_reg[9]\(8),
      I3 => \reg_out_i_reg_n_0_[9]\,
      O => S(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => \reg_out_i_reg[9]_0\
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(9),
      Q => \reg_out_i_reg_n_0_[9]\,
      R => \reg_out_i_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 49 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 49 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 12800;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 50;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 52;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 52;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 18 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d50";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 49;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d50";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 49;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 12800;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 49;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "TRUE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 6) => addrb(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 6) => addra(7 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 18) => B"11111111111111",
      DINBDIN(17 downto 0) => dina(49 downto 32),
      DINPADINP(3 downto 0) => B"1111",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => doutb(31 downto 0),
      DOUTBDOUT(31 downto 18) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED\(31 downto 18),
      DOUTBDOUT(17 downto 0) => doutb(49 downto 32),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => ena,
      WEBWE(6) => ena,
      WEBWE(5) => ena,
      WEBWE(4) => ena,
      WEBWE(3) => ena,
      WEBWE(2) => ena,
      WEBWE(1) => ena,
      WEBWE(0) => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 49 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 49 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 12800;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 50;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 52;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 52;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 18 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d50";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 49;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d50";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 49;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 12800;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 49;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "TRUE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 6) => addrb(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 6) => addra(7 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 18) => B"11111111111111",
      DINBDIN(17 downto 0) => dina(49 downto 32),
      DINPADINP(3 downto 0) => B"1111",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => doutb(31 downto 0),
      DOUTBDOUT(31 downto 18) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED\(31 downto 18),
      DOUTBDOUT(17 downto 0) => doutb(49 downto 32),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => ena,
      WEBWE(6) => ena,
      WEBWE(5) => ena,
      WEBWE(4) => ena,
      WEBWE(3) => ena,
      WEBWE(2) => ena,
      WEBWE(1) => ena,
      WEBWE(0) => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 37 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 37 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 37 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 37 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 19456;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 38;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 40;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 40;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 37 downto 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d37";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 36;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d37";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 36;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 19456;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 36;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(37 downto 1) <= \^doutb\(37 downto 1);
  doutb(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "TRUE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(32 downto 1),
      DINBDIN(31 downto 5) => B"111111111111111111111111111",
      DINBDIN(4 downto 0) => dina(37 downto 33),
      DINPADINP(3 downto 0) => B"1111",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => \^doutb\(32 downto 1),
      DOUTBDOUT(31 downto 5) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED\(31 downto 5),
      DOUTBDOUT(4 downto 0) => \^doutb\(37 downto 33),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 41 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 41 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 41 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 41 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 42;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 42;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 21504;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 42;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 42;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 42;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 42;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 42;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 42;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 42;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 42;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 42;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 42;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 42;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 44;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 44;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d42";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 41;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d42";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 21504;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 41;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "TRUE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 10) => B"1111111111111111111111",
      DINBDIN(9 downto 0) => dina(41 downto 32),
      DINPADINP(3 downto 0) => B"1111",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => doutb(31 downto 0),
      DOUTBDOUT(31 downto 10) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED\(31 downto 10),
      DOUTBDOUT(9 downto 0) => doutb(41 downto 32),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 8;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_10_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_11_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_12_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_13_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_14_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_15_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_16_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_17_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_18_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_19_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_1_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_20_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_21_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_22_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_23_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_24_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_25_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_26_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_27_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_28_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_29_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_30_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_31_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_32_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_33_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_34_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_3_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_4_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_7_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_8_reg_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_9_reg_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_3\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_3\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_3\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_3\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_5\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_6\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7_n_0\ : STD_LOGIC;
  signal select_piped_1_reg_pipe_5_reg_n_0 : STD_LOGIC;
  signal select_piped_3_reg_pipe_6_reg_n_0 : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_DOH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_DOH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_DOH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_DOH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is "gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is "RAM_SDP";
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is "yes";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\ : label is 6;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\ : label is 2048;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\ : label is "gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\ : label is 63;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\ : label is 7;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\ : label is 2048;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\ : label is "gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\ : label is 128;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\ : label is 191;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\ : label is 6;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\ : label is 2048;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\ : label is "gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\ : label is 128;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\ : label is 191;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\ : label is 7;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\ : label is 2048;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\ : label is "gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\ : label is 192;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\ : label is 255;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\ : label is 6;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\ : label is 2048;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\ : label is "gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\ : label is 192;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\ : label is 255;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\ : label is 7;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\ : label is 7;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\ : label is 2048;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\ : label is "gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\ : label is 64;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\ : label is 127;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\ : label is 0;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\ : label is 6;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\ : label is 2048;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\ : label is "gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\ : label is 64;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\ : label is 127;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\ : label is 7;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\ : label is 7;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_34_reg_n_0\,
      I1 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_33_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_32_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_31_reg_n_0\,
      O => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0)
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_30_reg_n_0\,
      I1 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_29_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_28_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_27_reg_n_0\,
      O => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(1)
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_26_reg_n_0\,
      I1 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_25_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_24_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_23_reg_n_0\,
      O => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(2)
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_22_reg_n_0\,
      I1 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_21_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_20_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_19_reg_n_0\,
      O => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(3)
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_18_reg_n_0\,
      I1 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_17_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_16_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_15_reg_n_0\,
      O => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(4)
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_14_reg_n_0\,
      I1 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_13_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_12_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_11_reg_n_0\,
      O => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(5)
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_10_reg_n_0\,
      I1 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_9_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_8_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_7_reg_n_0\,
      O => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(6)
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_4_reg_n_0\,
      I1 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_3_reg_n_0\,
      I2 => select_piped_3_reg_pipe_6_reg_n_0,
      I3 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2_reg_n_0\,
      I4 => select_piped_1_reg_pipe_5_reg_n_0,
      I5 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_1_reg_n_0\,
      O => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(7)
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_10_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_6\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_10_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_11_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_5\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_11_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_12_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_5\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_12_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_13_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_5\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_13_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_14_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_5\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_14_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_15_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_4\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_15_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_16_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_4\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_16_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_17_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_4\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_17_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_18_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_4\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_18_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_19_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_3\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_19_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7_n_0\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_1_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_20_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_3\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_20_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_21_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_3\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_21_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_22_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_3\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_22_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_23_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_2\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_23_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_24_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_2\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_24_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_25_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_2\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_25_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_26_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_2\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_26_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_27_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_1\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_27_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_28_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_1\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_28_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_29_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_1\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_29_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7_n_0\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_2_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_30_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_1\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_30_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_31_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_0\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_31_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_32_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_0\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_32_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_33_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_0\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_33_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_34_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_0\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_34_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_3_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7_n_0\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_3_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_4_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7_n_0\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_4_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_7_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_6\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_7_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_8_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_6\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_8_reg_n_0\,
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_9_reg\: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_6\,
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg_pipe_9_reg_n_0\,
      R => '0'
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6\: unisim.vcomponents.RAM64M8
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addrb(5 downto 0),
      ADDRE(5 downto 0) => addrb(5 downto 0),
      ADDRF(5 downto 0) => addrb(5 downto 0),
      ADDRG(5 downto 0) => addrb(5 downto 0),
      ADDRH(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => dina(3),
      DIE => dina(4),
      DIF => dina(5),
      DIG => dina(6),
      DIH => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_2\,
      DOD => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_3\,
      DOE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_4\,
      DOF => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_5\,
      DOG => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_6\,
      DOH => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_DOH_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(6),
      I2 => addra(7),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(7),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_7_7_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6\: unisim.vcomponents.RAM64M8
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addrb(5 downto 0),
      ADDRE(5 downto 0) => addrb(5 downto 0),
      ADDRF(5 downto 0) => addrb(5 downto 0),
      ADDRG(5 downto 0) => addrb(5 downto 0),
      ADDRH(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => dina(3),
      DIE => dina(4),
      DIF => dina(5),
      DIG => dina(6),
      DIH => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_2\,
      DOD => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_3\,
      DOE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_4\,
      DOF => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_5\,
      DOG => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_n_6\,
      DOH => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_DOH_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(6),
      I1 => addra(7),
      I2 => ena,
      O => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(7),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_7_7_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6\: unisim.vcomponents.RAM64M8
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addrb(5 downto 0),
      ADDRE(5 downto 0) => addrb(5 downto 0),
      ADDRF(5 downto 0) => addrb(5 downto 0),
      ADDRG(5 downto 0) => addrb(5 downto 0),
      ADDRH(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => dina(3),
      DIE => dina(4),
      DIF => dina(5),
      DIG => dina(6),
      DIH => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_2\,
      DOD => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_3\,
      DOE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_4\,
      DOF => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_5\,
      DOG => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_n_6\,
      DOH => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_DOH_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ena,
      I1 => addra(6),
      I2 => addra(7),
      O => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(7),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_7_7_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6\: unisim.vcomponents.RAM64M8
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addrb(5 downto 0),
      ADDRE(5 downto 0) => addrb(5 downto 0),
      ADDRF(5 downto 0) => addrb(5 downto 0),
      ADDRG(5 downto 0) => addrb(5 downto 0),
      ADDRH(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => dina(3),
      DIE => dina(4),
      DIF => dina(5),
      DIG => dina(6),
      DIH => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_2\,
      DOD => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_3\,
      DOE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_4\,
      DOF => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_5\,
      DOG => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_6\,
      DOH => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_DOH_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(7),
      I1 => addra(6),
      I2 => ena,
      O => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(7),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_7_7_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0\
    );
select_piped_1_reg_pipe_5_reg: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => addrb(6),
      Q => select_piped_1_reg_pipe_5_reg_n_0,
      R => '0'
    );
select_piped_3_reg_pipe_6_reg: unisim.vcomponents.FDRE
     port map (
      C => clkb,
      CE => enb,
      D => addrb(7),
      Q => select_piped_3_reg_pipe_6_reg_n_0,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
YEwuPQIHbkNDxQTeJTgkCVtVyqjBl4yBT+ZdviOr5zOUwfBKlWmE/tdCpADfBjlYqHApCKC9J/KV
Dho7b9EK4z3UPM4HB59BVcpaf37TbLQoqXe5Qy+ZA8X2rpQ7anVwICWUzYfeqpxlmAQLM8k4m3LQ
Fz0nKRbV7kvaOcc2pV8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WxOA6j/Kp74/BxxZisufnr4b3mYL4T7rvvcojBGwIZ1KclJna4jz7Q7fiUZMPrU/w5Z99z6ZV+hf
CGcyAffgvFT0vL3OzPA3/28+M6DIkgfq6HCFug/SAnlWNYsRA92gn5qBcUuln1UCcigMaaBkzyT7
qz5N0yl/froFhWJzX72DdDrgg//FqWniS1judDCyy6xxI7xB6ypI5jzuOmnCWoKiwaxywSXOENLk
hDu253qM7830D8c9NkMoK8kj996bVroXVZFc3ej86w0Eu9yXzlvGbWptnm7zvGRTkg/JHnxm20Qp
6hNSmqlQ4mBJK+FLsEmVLwcYr3RkGOSEMOFDFw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
dnunDDVo9fB1olePgQuAxW9wNZXJF5H0Nm87vAePdSNktn5aBagpZI8J0ow7FRWzu+KcGngQjnF7
4wzGYBXiEyntf74LVYLh+I+buv/mJAOKSZ9lMXKhiMrDjbavcTm8IjELUEY4cwg0G9N+Qye26y2E
GZ3fBVIALWFkw1Xpi2E=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Q38vLdfubSnkU/paQVe4Q1Y7meHOoRcHy+9qRBWeJg6kZtXacAlbXubeuULHqvYR2eFAMvep+mJd
7UF8jCW5DID2Mxrpfq+dUYTNzeiTctDHbWdOdsmOSDcsRPa2lOUOJbRMsJW1yQkiC1gbrN8RzFeR
3AxUO/Bmu/mJcXv5I5kUvuJTugwaRdiKiwSTh9BnrK8edLVw+Ye4iU8XRa+JLMzMB5KGRDCI+E+K
+JyJStw7P5zf16BmPfbmIdxWp0zzJGpMy/nIHARt3ZLNvdqiw2y921dcDE0nsPSR7dv2Rfisiyu5
BMsLuPDad4MomOJkq5TaAB2HP3QEDq2ZoCHf2g==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PoNIh1XcE/oxeY9Uh1A5mUjj08uQn/LGSREpi81gngDBHu14g3HJ66Rk0t3P1K2klku4khb6t5Mj
ey0AqtN1hlCuCXnaUb/cI/ql0HWSHlOZezfm7x5KenNM96b68TwVdFEQslTCCMPCQTYLrapZ2JzB
X02QFxLbe9qu3MLM8+/61uHScFmz0Md4A79dTJMPWDaZaZEEW77Y2rDiemJqaaJgTD+fSQZQK/hp
KFJGfDWGtHLk0UtJXg9h5wV+BMzEHP0+sw1YitBhvup7Zgc6VGGHnUyfN/iXsV/LseV5UB8gjQs+
45AwXiOz+oyirKP98/LtclChNhG6hds747iHRA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i3pgY3WqfETihIlHhRX023Ev+OgDcbLZ3Iw/0tjqWCGe+vMwEAlG2MbXPqCSuw6yPhapCRaOuX4y
S9R6Nz74ZMzgR5yXu7QCwo9PucEWNcouvu3t4+2jx1GrqPe/6+ijPiKt1bZxrj/lYjm2GDHOPbw0
HknL9I3Xp8TZRwX+WmtolRRFoIqdw/YtLfjZFhsYIJsxJvllaiSmC+rtWZ4HlWs/L6T9torAX6ok
waN0gPBqFnvkZHOKY7w7+NRwFsqdPgo06UZzSeJiJjCnSKJTQXGRmBxAAD5E3/Y/NmHzLMEUojiy
Ugw1nDu71CNj31OYsir3FlkuD6nF/UgZCXbCVQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
vXGWecqsU5ayIM8rEQCarKtCSjMACo/Ipl8Ii3dVvIKKElIMsry3unczGS0tZQHcU4wIkQo15B5G
sQP+2FqanIcC0kN3An9oZtKReyCFTkNCAwWPiN26XBg72hLpGhhCsOOPltCWKLoKNLrWhFY7B+HI
Xkon7lE5+U9nhGUxv7S3mDAf7ypLmbKDxPUjyBMhza+xcs0I1tbBzqJGJJ5J9Wb1CoVbDmIzP3Q1
5/9qh/dMGpnNoOpXHSTK4mODJ0ncSVyOex5Ba4EB7nhh6jY22b/VP8BMfLlOIFiWT9otlktCZoja
/fYL+03TC8Kp61X1fDXxO8jeoJE7lRWgjMZzyw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
g/eX4c+WUcQm+3kzvGd2g48l+WCw1XLKz/gptoyJKTHJlebblsnR4zoUmerFZjejyMtHFNwNzFcL
ZYbCnWO3V2pscZeJaQ2r9Smpyj4TGH9+USIn2pVRW82qx98fze/MHczey4N5V/QGNZO1ehHwn74C
xmIwRoGgddEKcObJPNOH++zxVTZ9FAwkLqE5Sb5rnvvOVCn9yuAqmMaGXu80+Jsy0+erPvTHASu9
MV0y/OeR5rvoiAP3/k7GwdhTYWBkNRuViPoURQB0NGFKz2W76nhcLcM5PDe5ut9ouQHEO8nvgf7i
VmcLHNO67etWSsG2Yi0Kgmrp8A3tVRzstU68fdjQCcloyh87RPw4kiOxPNt5hRv0gAMYVVVQsbk2
bFV6LKImZKZmXnvIk8ISHKtN9+4NmNlKbiW6YhP4HrJSSBvuVIE/ZbO6DNNsh7wNAQLLMWFMXBZI
vR44dscjH30C4vEXqq+vKZal6eGCbiyjFF3CwXlz0UHmmAekPWXICxcf

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
myUe+gs19essf/diefiuLWzV3JeCvMD/bYb4hYdMEtspksZUxPpd4T2QcONYWwd/Qc50hI7kZMQg
o+x9lAPcv4BQl2S57nN8pKvQ0j24qV2XLON3jWoybvBxSPluSgNPosEs8UtYehW3RrxcZ2trRQy+
nrSZo4HWtEtUUTmZoDTgAB7HzwG9nJNoDXMJVHdwg5aWsPUxSkZEwywL5EV3rgNNpemqyu56YmyO
wzDZxJSMglPpQCq/+Xsg7ZOOW8ZXnAQLx2yduHGCnUWOHo5KqKed30SiHLz58xAwXNI5AW06+mSI
NmUxSFV4GACM8gdLuzWB6Masc4wsEggjlLVkGQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 188416)
`protect data_block
0/ZXbZ5iAPcbDAkmH3FkyXPAC8Czzr/42iF2cd92Ca0E2pcsbdxYQAdJYeWp/SioRB5MqAEmG79I
52qxt41L/JkQrP3S5Nbu0Gb5Xs9PN+vcHJHjUCQWOTEzUxE75Us720xwQSKHqQAHCzOJeB+ZfqzE
F+bncr2UwF/KJoZXpNCNzWbIbISmeC4TihcnZVkDEPz0bkcUjuK0i9HXa8LR7G6RUvZQtH9HmNfP
8ewHITrUQEsxzAG8Nc6cfUt/+S9KTQiZh+QdoiEUtmoEuJbsw8TKJk9sYnWe48GeZyh1E+KGB6Kn
MEc61mOG4PvQqRejFQ5eGQ8LqxjWv1O+OoLFhJyiB6Z4qsdSN6zqfKwMDvmaRCTIgX1LbBKg16QX
1CJsBL6UNK+1FQOdqZkrAV8op1BbX9efXjkzK8KYZwujLWMXIg6vRh+6Grq+GNl074S1ALNlVKlG
lWZr5tp6Zo8FbkJzerZ7ctCk/ZHQXuhvDlyLLm6jQQrX05Sp+c2/C4dviI8YpLR5YQegtG9v91Ck
OKaLIVjXpBIofH8enCd0SuX3XTq05JZdBleDuh7Esqs9EBf7xPLFUKvVeSyIeCr3SUZywcQi85Pd
huHcks1UkhtscZvi6HS9uUioSjMPz3Sv1EoJOpu08bVvmmLb5UbGmDk6fxOtTsurGxt7myS0TV9z
wvIS/wUNONuapi5YHh/l0xTdJHUrkv8IT4gwCHwFvLZ10VItaqW202sOryM4P/dRdWt9TWwklYkc
vTx9YIcPZWtTsVoL1VpDy/KXcnxjmJpCWnCywcAqCp6bTfpzNvxJ6vXDS0qsIRkmM0WxdGhOwRMu
8BCe9YoOMo1RC4Prb6/SctWLeGoz7cf9kUSM/sMythdlnD5JILsGqXHuiy5BeuOPZblZZUXlvsKX
mWIjcNjXqm7K2sy0ixx/h4x1ls9UDFOO7jZnv5j6bqGDLimEp4Zt9dlrbfw2l1cpTeOwLmSNmpj5
g/enoaZz4HdsQi+GLnI65S3+R5JodeTE8A8jyF0y4iktgwtI7txMUkxqyrPr20Q/dKeEYN+OxplV
fQQAdL+ZdhGk1BrNpco/52fk9ZUosB2G+vaAe2Sf7+shpCPRYXUXCW8K+SqrHiEsAxY/vmGOOZOx
aC2qb/SW3T0pnEJ9sj5fnZYgBSvVI1BAAdv8rcEBJLgYDrfwdRI2w9d/jPW5E8kTFhiyDaIOmij6
FVYr+Be9Yhsi283eUTn4BN0aI1ENs7vur9fFreFPKZHSGDlYCHrAInHjnjbHZvP37bi4MmMgeWjr
JgtSYqHK8tF/N01GRxSQV/1Wm/gzmPPD11FMpm6jkJoLzNKABAKe5FDYl4Go92envS/AP8XnqKn+
aMTRHCef8uj1GsZopcbTigrFJerPg1y/V9gwGbrHEacAV9dBdr/59uwMdq1D+piEd9Q0QcUHndcv
Fw2CE9VCAPImFiCiGPHKqc23Hoqw5X5apqMbEadNMgaaBANX2u7wQBC3kqrHoqAJ0Q1X6U67NHbY
22rk6Qvl/sQ3S2V7XPj27qljy8d3Jd2tD+zlAa5bO3jTKer6oqca4hSz0hfPChvtPhTx3wI/F/gc
lth7Usytn7+/ostDBrZBkML7vc+wvncQDND2VWZD3GQ9It4EG1JcwDdvaoPh4R45+BxVLms1723Z
i7AkYYMlCJ3hnrQwNUL3B28S/YHmMHT3bYXnoY1MEfo2Ds7zBQSLay2cA0+/ID7kMaOEJPgSeS1g
F9Q4otWFcVHWa+BPBsrvqEO5oScjylzgCdEdDeVv1rhe7e7P12nD6XMVTy8N3NT7xkXZp+pAXXZa
lDPWhcd6/r/3QC5N3V8DFc/aYZP0l1+TusTSR5u0DFFuqospZ9vCN8aE9b9Pn8gZQEt94qClQNaw
1outTyLO6cMTxop7o4g6PwY+l5SmQ4wKpH0lR7KGWaM53fsm9tU17iIAQSWfm7nFTZnMT+h2Bnaz
htyMKfItI+HbXUYX/ajg2lwNKL6rxO8tsuNUMDE2QGYRWEvol/B5uvjlCiRj0+UUM0Y2M3fQWtOP
mX7iLbzjAs/eXONELmJMHyuVsfEpN7hgroOwRWVJYaTvwCV9VUrfp+xxELci8m1st3ovEShiMFr6
YZVLEfBdthTlBWcAkID9FExqGx9Y9kO4ZkgGhjY1tdGDezoIm5LhfNQsTphRJU509bURpAH1GRZy
zBcpE+dyAqQToydtvfhL8yEPFw4xcwFH6aPMXkR6l1CsB0rDQRa6r2AcPDwdOMlp4Q/3r7EkRF4l
7IXHRn47P7BWnFFSGM9km/d223Pw50UTTo/E3wBj/dPURsjejFelYiu9UJEbh7ypPoAHmPqaSrJS
/rzkUt4t7TnDpTpnZTJlVFTPq1P3R6Ga7MG0qx3HrH8uSc8zclloZ4h4hth9ICYZQ/89L1lBp/yh
IMRddMZyoXNSvYj8/MloE8cTbdtjkRxBwojFz9hpMZQBE33NpTzaUW+PoI54FkUuSEvt0z00EQ86
M16Zxj6+xCDF3jY0FKv8xBLlmtwfgzgJr5tShxj76y98wlUIaW+Zh7I6QG4Lvm1Kz4tK1yf/cQ+p
nOYUZ8rDfiopxfQjd05yLTY/FWp82FGOdD7UQ/6znvQkMXYc2BlgVd/2LHN2jOo/8SfEYD1/oDkH
fXP61pxuc+/3chmDeegkTvp/3n907CSB9FrVP4BGXWT6wpfV2d/U/taHMJ3oBpzfn9Xf/bCovlHo
xLBwBFOlqQYgnigKBqQdKzaQCm8cuiH80QTaoaNt1E8pTi6JpLG+qBcEcUCcb8S0MqcF+SrQeMTL
2LOp+DG+Lhgirop6XmrlF7Qib68OJUfb3AYw5JRilU4dNTG3C86Bss5zlFOuhiU1EdGuDJS7x7/2
A46m4mnq/b5QrJbP11TNUwkeE+PlnyuKqHAgc7+XVvuyER/3gHY2uCniBy0FydLIC7OUl14R+dWO
jDT8IShYZdvyDrjgN5EBae4E+7YTNtjzNJ8egiYrzeSAqhJrmYL2mUBtxufAz2wQ1UW2z1yuo04J
lxWmw9ZEK6uraN7MAVXl9j1P5on1r+fxFKnpQnGSM44GZMjdQhp+3Yij2eZ4Vk+4RX+Kkni4degt
7Sd1te7ndqUIa7nUSpluaaKu+fizK21vl7aJDep3D+qPLNccxrty4aOv6ZSFkujtGz7zeEgHuZD5
zrGScIw33BiD7dX8KRDfNJrjp7/LBit1MTGhlPWmLeyA5eyyMi6RjXkN9IVEyW2OlaG9q3YCbDJA
838CDRrIwcxklMKk6P6c6lyvI7HPdD+2tY9+in3Wta4vMYWO/JK2a2BOEVpPnotrcVUnM5U9pEni
F+N23EkZXhBL8rDob6GcESp/lDYpW+FHAWHk/UoUCE6d+2OGXDZeGBfltoB4PtYRjbF7aeanXYgu
QTU9A/QZBnCJJfz3w56Np3rpx47DM79QXUkqDuYMijsRXrUVXFP2Uy954piY6d0RtszP0RFbAu6f
rjYWmUjZVPaUkFcjM/t/phTAjPfud4R+/zGVWS5+6cuoI+qgfOBc5NMovZPrOrrXwLYiGUhdQDWp
YckWD5kHEssZQDvNbLrYAZAEJ7Pjli72wVoEoboWmX/hQqZq3/mfbYCb6PlpE1spm5Zabfdx35yT
3jjLvLhHmLGvDtivWP7QND3/05n+W0cShJaLzkyxQiXnVhcHHoah3626JMBfDKqs3qz5KsE5fBuv
2ha4BjMMGwKB5aKCsfcerodA6B50gHepW75D8RxBGGzakqHvwbOCNpk7o9R2zF4uSqRi/b1KLC9U
huH55CeZjYd3Hp7BEI/2isY3M9wXuQ1t43SLCr6DumAWbmKRIj17EASuGRepNq8fDDi0NNvSzy35
z9nmST+u0ohEeRA1ORqWg9jUw3pPzvtGdO0IX6UXTGlKtp4XJgqFHa+YVprsaiFHOBTa4+RFrSx+
SycYrTRAsBtllJnYrElTOzhQmaOlhi9vYo6/kBkdHOO7Ua9z4g8ci5Rg6PW93jKLwdSIFeQk+cUR
VcQUGUN3GGG1a6MX18cPaaRF2QRB3Jp3vdsuXjdzIQVYYv97X1ochSSwH6HEmOXty4AULxgqRJEO
jRUs3AUrO5SaCMlhy3+J80zp+BxN9MUGHnpnRCQ87HTh1rq7aqLl4P3UQ2oggGk1TbIihQnvUFAy
yyFMmyirEZnPh4JWGcswksvqjk+zSg1+xYATOykp7Nykl5Tb8s0lVMY/xOhUfq7llwkIqDH7MX9/
4V3m3vEJ0LXbX22Z/bk43kPdFb5ObnS/VbOPtZdnDiQmRkVwhWoenyxXuI3ArU6LqWDL8S6O2QOv
z2Qa6kp5GgDXn5tBpeEyMBHvL8dM4+Jd6Kt0LPTypOXiEhlVef+ywOho00GKQ3Tgtx3ZbstXh/qT
txDJzFGGY7WJ4CVcZJjUvrVDgg/pcu7SzuIGSJ29MTYi8rmEbjLkSdFKfGBPExq+yxKmlUzXoVzl
0QqtQ/MTRLhmGTTCci9IHE6q4LSJvRNEalssVQn7iTLnbYgUz0ZFSomEDJQaE+bV5z6tbxtNx5uz
owWdHcAnPddLre3aYg1lKK6pxjEQ6k0Js5rYgQI6jIOx3mCucmj3EKQEa35OQqT1AqmHl6I7uaCi
2vCavlddIwt/ugS/IP6QeMCSYDGoreNAEjGgQco8HyStdUkUb1wJoM2vlS2zk4i12POL44hPmE9K
nmue40ax4zlSmrIoPlK5naGf8cpFkmoN+mIQoAJOmejR0Iq/hOvB6qNQfL5gwkcZqqbpFLldfb/d
IF5dMJg4coK+L9RtHgF+OY/S1F86g8SXG3CXjj0/ZRN/8IS0HW/MogngOsVoV29EtJN04hbJypIQ
5OM1opoeaJcud0R1N2fXVCtND1OOeU/jg2uO3grnxq+HYhCdz1rzNlUS+wV/A3v5KgY35bvY8PRB
7OreDqQ0wkP65LWXhyTK+qDnUhDgNgU3QFTRXrcRGFBu2yWVALP6XxL/tCP4KVNWS09rSlPXLrUA
kZiu05CQlda4NlNpkpLIRNKJoa/w1IjgrsjkQFWuo74rTp2MWAGA5DD4qJXAo5rfph8UFL0yqvFk
xQqlPHHJ0WDxJBxqEPqTREib3F68YWVy/DVL69n1aXte8iwKIY8VpbzYCo82wzc73ktHxZ4R0X4L
FgN1sUWjD+Zm+C/z9OokcialfYzdU/y4oY/c8FGadQ8DWZ95OHeetgJuoVYGZ7o+ZlD2gmWABdLd
GqntmV/bpXy0nfjVBbYyG1LmHPnsVuhLGsy0jCcpCwdk3NCDjp/PfZbTS5+LBn6EddnEmGVvzf7+
96dKaXpO9xTWjePVZRPJWa1R0mRhwPLkVmQzUSZLXdpZ83t4sEflNx18ueMAaijT6/Sy0v/PelxI
B+yfdDphPxqcoKOumub2SveOKFPr0P+E+Yz7pZkRHaGqcCxvbvKGW/4tG8V9kss0OzGXQ1o6vhoO
N+jUEHf/r2pjhlThLOLll15RYZ+/7HpWYczAU/eNQ1yywiOP3fVpNkG8v9crP8cqp98IqsJJsHum
cGkzPlxPbhKFj3pcamJFUsP8rgxrdaP2IKyFUS8axy66t0QMpr7vLT9+NhAoHl/uzvyTxyQlwVM5
waJSBVa87EUvUFIyRoKo7tDxc1ujHnYv9cNCbdeRTvinmGDIDod6uEwWsHZ/w2DPsfzwrhFyw3nA
OAgnVRnMuZLo6UkWuUjWQuAMSJz1eDnLtL+NtsSuilEh11YaNKeYsu6H2XpHosfwzIy0CYvBmZTa
vuZ+kUrFNjxDmUmK504Bb7NIxdo7zR2AZFLA6y6XLMRy8/d7qn+RQEwHdO8sKNWhGOhaQ9rtTSNJ
TEOAZ2ac+o08KAps508td4nMxxJrIltp59iu9Ar7TCHL9X3fhB7doog9526E8Hjk/v5UyulIrCKr
9ADw9LdGqjWff9optwTEc7pYT6QkhsyS7fM+vJOHVsio5YF8Xj4Z2Oze9QpJ/o9NAiaboTF+YWUa
STpSwr+Pd9VDF2b0zIcqZHYb6U5Awubtb93Mpc9pgYGfRzbL/K3tewkZ69K/xQwGh/K2IrVMd1Q8
QewgO/De5FWubyznd9OTAP90E11t2hrz2EbCmj1CYuUM+wlTFMhlPuKRwU3cK8e4+axqeBtHhHNU
Cc90tslodC6n6znZaBJhWTk37eMszLDw/iEwilh/ju7NdNdmXg6Xdmk6Iyc2Rx2cdlbxEUlzWhO9
tVf5JhWDoYJPloB08Z40VJlfZd6vmKjQIhQm8oUoGlY0wFBN6AC2TCOJ2CTtD03NY5i5XBz5mUSk
LqiFVtSg2/KDCzDXkhxfnt5PkImwbMaxRJuUeb6oAmuIATnz8L0UEtMBJr/G5CNWGfBXc2LSLp6l
i6bszTjWS2+QDpwALLwqLRwCaAV5C6Lqh6XdAjl24/TDmobc5Ar5+U/0PU2gQjaBbdthgEeySrnX
eV6YBWDfRf6fCSWPnOLflCKJDmXxLfkxvWJQCxkUV9K5hEuEk7E71ybP9ADi0Z8RT2ludvcWWf1I
UR6JS9wo78qTHKxKX303FjZFqyr9o+anepOeD/uGO1Q7svIlakSaNIa95Ww8c46E1N9SoyVKEWht
HFulW6w7YlFrDzWPusxCJsPrImdGIH9FYTNb1ywbjAd6G94L0pCK27UlLElP23UMlreT90CUIZA5
t4yX4TKKVS0zbJsy8Y90OOspSWLeQfHSx9T/ZMKFBo9xFfGGtMYPY+IwfjQfacD/IvQ+vagH4aLj
qOaKNjPJBEKLqemyEfi3hgFS7S9cOPg7n6VJyi7cr6Lgt0yDldj6yCua/oyhDLQxucrbHQhzExc6
43/MtXSb/EaOBgOCo/EiaHVA+IDfIVkw/blg9ePB53NLWXxsBs479wZqu+5DWWQjQKNcbkmGx2Bv
Z5E6HvQHHT0eT+awFb8e2/gQg3tC14JvyVppiw+KCvKd7LRFKkX9G8Zxh9mm9a1TllFA+qP4OKhY
3dVIIAFKEH8yftKc9poAZNm0cil+VjctM+Tm6YQqT1EIktrLWEh36bDclUBWk/6ewWCIoC0/NmHJ
S1YV34vYGu5tOqxuxniQfAPHy5sXN1xZRTg+wfAo9YmlnLux5t6YB1Kseg7qbN/5/5iFmaM1HYOK
CzGGR6w8gA0a22//KzGS1x7/fSneR5IpTAddEJLTnP7Q4FfLHLd9ouw01ABfR+3G3ACQCK+aVKoO
RXMDPXjskzA3Q1FdFP7RBuofABFwXp2Rj/Bf/mnK8r9iXwdj3iQPyFXsneCRHLbtgz0hBRKF9N7G
M626t8WZEA63pCLOBBk/wwwODKoRmfQH27yLdnKgi9UzeRgdxqxRILNz3ho+i1MJqDsLUcb1rRNj
cEaNcY1aZXFjbeOAP8ogoWSTHKeejbGS/ocDxg9wg44u5P1DpKyRusenEovR45RvmXtS943exUKw
WmnnXsP5YuI6xJ5npIvS0d1pGRFeAwSjgrhvFchTnm0nhAoIAHJr2PxW2VuXIsSUt7dk2Hz44I2T
q63qfxn+HwvzIi0H5kF7VSEnqpfXtijUPGVXJyiDupeGM5eEW1QSwK/ai4dpvOOope6j7gXd/UO9
crdc1sP+Nq5RxETJ0uaPBxEgeGcCKQeZSznB2w+gW84pzu8LtRMHqF9wfo3TiWH29YV64aGt3ds2
zvPjyOoIuxwrHioCl0rjOuV7tQDT6kRt1lD6mjZC5Jkk0oALPlDFhIOW89zdsV0V2TQYAkjfP3er
iwPKFzs+3+f6xih3ZvDqT+ee+VvHiAieUG9eaayLCxHtHryVvSMlsVynAIFPymj68k0vVCL5CBIk
r+8RSOAUucr8Zw+HopdUDrHh+bgCov3B/Y9tkvkdEh6EY9Q0qKaqZjETOfiilQcr+fjIYKa2ntbv
nxmKzTIUpZyy/QumKJvJl3eTg/r1mdyss9ec+OfBMGNuAnj16BWG+RnxUW6CdDPn9CBA4vKVRNm4
XqlEOQ2sADGhSvUEycD761Cgf+gtrG8xsxAJTqdUovUE5oFOANqe71gXzspaJLqmFTqK0X4DjuHf
o84bN1Xv+vOBUFJMlnFEszhhWyXBRZz0nTAHO6KZN4Ej8jit4ZI8c/JTqOJnH4bINGSEzYZMVogr
ogOfkb2k6FdLShJ0c3p+p1icOwNX3ayREfT/RQ2rzyBaOnr/eQ5nMPCQe7qkJ/2wXVtlZg6XyOcb
OR/DjN6pjJnES1IcPFaO+BJ7XKRH35vI9bgU1tLK7rkfq08rJuxV2zGbT4oM4FWoDoOVHxGIZb34
T0PpmEXACs1RZTWixFYWJglOEMtv5Qz8BlWnEmd9VjdTpUmiFrFy+pW7eRds5HkZubNV5YGlzagk
b5l8JsU+gaj/vSsrQgg/3T4ykFkRMct+05KN3PvpLCTZtAnFiqSMcaJz2k7ZACWWJ0PF/nmU/o8/
4yfn4aWWcsTjzyxAF14heNq3rul8UpI2Rk12UwhTAqRLOGMlv8UNgZLmKspgI93rjYfs/4rhEkWj
poXr5qvoAeYuc0KCze67wj6XkMit7/uQ/lEBZeyfb0hd3IBMB4zjkYmasSz9S7eyZsEgdalXMFx1
qSMFn81MDb/mjiF23XixRHNs9HPLYxUXa0oH4KMwvvG3hrBqieeVwdIka0osOB78IRuLytRLWVw6
9qUU9gH0Q5By/XObVl2nxO5/2mx8hETW05B+byC3l3PtBBWvsYLMnpiPSfn2UYf3Qmim5qjxifyY
476Z4QIsce8HcjlK/DoYY6toC/ySdtaJutGTKgCSRAG++w2IsoD/Z3a1+AYR6JVzetVJ6T4ZQ1B/
JRsnZwb1dNAqqmJIOuINwwZ3aU23Jf1gEqQuL+u/iazt1yf8Q2QjKE1PSodOWBP4+vCHED46TGGf
nvehBja1hjN8BkR/MHEK7S5W0tAddVnQqY8Icjlw6tk+tc3osUA4r8beCitCETcWzKQt1P8xZGPE
RfpeADaY+mWOhO3wTffNO0VtL53s08HqvRnTyjDM/VwCcdJ10ji5Xqn1EQ2tqhpCDNttBj+XSe3z
7JRVw/UqalJ4HMX8vOACW6rYtfm9mQntGZSrosfMVTta2bAqpoc4wDhMxjP92hUTsRjM31asJH1A
dTOuor8jQaoTFd+wb8NOyPLndjlk+FeX0ENgWxdCvi2XIo5elfa3tNOC5a2hSCiQWFQpIhLP8bCk
5FGY3d7lc63bXo3dt6cfC2ZuN+AmasXj5qXWyyftZ1nLy1eXlrWby2WGclJeH2+K6FtuqSiDCDFz
a3+KTp5H74eibX3Q8eHpywfJDMBagENnHXqic9H5jpPSOZFWr8Zy4b/dKNcLILNGDZJ+XsHL5rbt
zaquqwPClwK9cznggP2e32qsGllJ1nq90yeLxsJedv2kTuBQ0lBnoBDSWPH0sP2j0SgAvUA9B6NE
ISpnujjDIF6el+jrDZBxY6Nm3gwenFB/3nPyRdWGZp4ZgIchqJp9+5C9GIIFgaVV9KJInztwKyBG
2m3WrQadPHFO0o6fcQh801cxHWJoyOCsIS9L7b6ajDLEDRGxKrlP2pl4FJR5iJ4Wl5gTSTye+8j1
B+8nkJFnXeELRwss7bKR7QLtVqd8QDn/dUvsZJSLtBzd/oYooZwQrQKJuiLjIr8i4/Ut0qk1MWjH
2HraAmOHU3KRxCCI2qsWCmOLE+wZyrv7o49bmhvTNoIEhdaI1/QpTUj++Xwhjf/KYjkf41bgroSA
rFCxDBAX4iW3vR837WJ5T/1WeeHZlyxo9jMC0tBYkGphnmgVXJAa70gnY5BI/bm3As9lf0E1s17t
Cdly9sHdwZCn/ZwUgE5winsbRUMAfLc1+cei6nVmkfzd0BbHDMWvie9CQ6Ev45yabddkA9BELy8X
1/IaL+sT2++Os1/FkmsMNaF5MyAfjxvZRHb0e+pQYTAeQDPyjBh3oiszILOJ0y249qneFbEwJSNW
vz/a2RX1G4YB4MpmkXpLtg9RPGQx/T1DtJea5zRDq91wAF2ZkyHNp/nkNLykuSiJatBl6bdzxRHf
TJlccCK+M3wwRi7aOW8MkumH93BTG6rpZK+8BemwiSccymP48JtgRXrMBR1nO6TnwN7uKUaJVNnR
gNEc6RgT/YQwGQk4wvR/YeMzJcwyaS61wiQrxHmxbjiveQ1ofwwTxED+7Sk7EDOPlzv37mWN+GHr
o2A5LRRfsnc0yn6FH6Dv4qDf+YIlbcxabLATVBpKJ/qzQ4lwu25b6q1lkWX5qbLW6iZN19VKj/of
j1YkydeEedf8k/sw3RjJWT1Teo4cmfYqFrx14Ro4DjLBG0iKPeDHC1x8SOc+LYL4CSs/6fn2Q6SQ
1TvUkxXqZb1UcHZYCbfzSsn8VRZS+s0hjQoy8M0x8iYvwPxlLzzAFoGzzJajmikYskMKw6qe8WTT
Q9XNcUEWpLR3QqeZ04pkC5AuPUUPnsEuqenOHZCBKP/+zvEI+/+E9ie0YQpXqXyrLW6kWyArLKt5
ZJeU4AknHgwakuW4Q65w9s4sCDs7lkLtGxhLk6ElAIGzQQPCoxEEFiVgl7O+sMA2+kyFy9Y2cjL7
X9vq/N25FDi6M39oYW0GLRJVpwyiWpyxDOYip6191yWAbKnmbDJ8btf4JvWn86PgINUFM7p9yLZf
0x8dGOzkoACAFzQyWuXUFUU7a+fuqp7ZiHxqGXSLgPK984D7et4/LTvWhIw2S5k8a8MCnQ2vNI+D
Css9EbFCgjXkIly/Lk2ihvJJdplalmwzie3m7e1hWiE9V54sYg+Qu1+NajOcWhVMSceAMR4zPF/k
5zmE8vF75XpL+Moo1ux02OFTVi9z+rJXurNEsO1lnORzZiDsMKU2HewNyTR5bR6MOzx+b/LUxrkt
Ftv9wpH2rkxRVeKbHHlaY4iXifV+xXKsMBMUnF+3wUmkVY0WNQFwYTSHN0xPr+Kefz2dbcsCib4+
ucVQ08g7Stk5LazX5HDNbljPp7jyLu8Sir9nXh0kpCpn5fkdgPL3IexY4K4XW+qlbQKT3AZe5xow
OCTP6aPS0HbQipxsAhCMfPj28nVyZoIrMCE/ZOoVH65lR6D/1ZCdwkc/qZ7CrO7FUOyKhJoewD6V
tz0IcgtSF9HNdVpNeVdo5UR7urZO5tvzP3GYKz1VQrXJvM/g8BofousrB1PX33LXHkqT92si0w6t
HvAQ8mLrCdlvDEoUPlFXAFUZWiRZax6WIsX5jmPOJqObY8H2LKe3guW1MFZSZeIVMO+aiDLDDymI
W5WHN7faMOtfXsGGHAaukYu4WHNRXjxsmMJkl5aVnXcoDFHNEQJta7yQrHGk5b+B99hAXdU1Z4ca
5pLXHX4dW7paeNuNiXmZKCxL8XJTWjV/OsyeukdNNkuqm4X/EW3GYAiSORJlisu0BgG3tuQkv9qP
8x6DBaGWKt1/JAEzJ0inC7+IX9gf/GOxEzS7ROloT77fMbeTIFjQwpCl0L1shfs9QTdFGF3XX8v2
9sTqSXvTrWwB0TcOSpyLSAMEDroUqbhY7xD0l3vSyJPacUZd+9+pSLZN7o3TP3QRKlhOyUBtjaUR
Oa00bGjUdVKUZdSH8rNSOiQruVNEPewuttWcJ6M3dLji9gxBLdrYAFo4mLLMZHL1/9/ik8UED4Rn
nA1ZB6mlreMJUQzL21BYuiLTja97HcQZiMX5EkCVChSJkraxsK3/99DXC5wmJKy66NpGsO0+Cvzm
HUw2iCOmWrWPa3l3MJI24ZChmGUpqSmHK3N29iK2hLp++ySWV8YxKFvgVSKti9hRKjz7CzIGVo+5
oX1Zq7G7Da5POUswNoGeuLlgL8TrMG98JONtzCFUIVVjpBhnJpqitnmbFH9wMTqinjZ3mM3OxWv2
0kgcTlprLl+1MA+BzS4CSxqsfIDMnYmbjao56GW27fE1zibBTiWspP8I0VFjelgtaM2P/djCgc4I
/MLHD35F6JSNVRUxnP83fwXcHPvrReXnDXT+G37U0mO8wbBF1I5S065qYfPdD4DP1NrFyXcApMqO
EG2vuliITdqOOdv3NjClJsgfkCW1ym3b01oidVevXe4vMe02soXEIu4cQWzdsnFbM6ZeFjZ7evZa
s2Q6KLC1NnE8ztoWdT7TisqnlsRXNJV47ERc9IJeNdiJQa/3bONvqPCC/1+Llz2sTbMcCPejzoo1
2Sx8V7l+jetx0cJBjOZV+IQ/HhBVhkl3fVdnRDnm615GaLsl9mYeWcmdIYoxTcPGSPcQQKnLqJXB
CxE0IpiMAVlASbfLrWvRGObr9+osCnah+Pzlt8O+WQhnjy8y/K/x0lEGIx5ElvGW7XcF3xnqwh6d
2V5o6990cRX7YjSlI+Qgh6zJySlCvCwjr25edy/luqPsV5ugfBqeXS2Y1FyN73ZB3SdV79ZjKVxg
cUExLQVjEcZX5MJU8GN/MzTO/j95VSWDUxyHHXmmoYS1mNXjIHEzyuhjEsavWMDdlaQXHWdo8kBS
XPsPk9NyHYDYCaKmoBrraf+KeTur3UEM9lWgC3Zxy164I1I+VSf7ZSiTgZUxUmFZjzgLQUdzalyq
cX2PQriOzGU/DMQshAczROeNhkB7bEqqirnra2PMwnr7fGWe8xOm3GbmsnMCo513EzLijc1Foc0x
PkMHd0dzDDePcVaUaFyxk3eiIr0jA35viJse68kGz4uKd1MUq4SZz+trn7ntKCU6t2PfYdMOC2F4
SuaUas5MwbE1GBk+EAmAtOQdj89hlb5SHp744Y3zb5GAAe1otWynWPrbqwmekEL4Mq/B9GMvnkbA
dnsQVIwqW3ANHOqfY0bGFQR8S8D1OAFE4mh3NmPw6ze8N5KKFWDoTOjpI/r7+GJeuqW18zFh4mf0
ItMUIBidoxraL72vyLmbZAxtp1SrYabd3l0wc8u2VXefU+IgFj3FIE5cX4nBMNrwnfLgACiIYWnr
CYxyk6w7AJI3CMLizYe5TFLoSBLeUl34mvPJhxA6YrTrMgRyv8ys10qToRWPSlxexynk2KCrmlYQ
CYvoJIG8NGglh/uDfPvX4luCIYqOyRg7BHS6WJ/Mgu9QXrFdRE1ZAKXq8lrx5/Mb7COJ/kFcvEPB
GFoozHiEFcPhVDuEbYwh5IQSPlpq2dL01vPhkdb78QCty4AScu5Kpnv5zKhVmKnoZBLxTmIoxrh5
XgK98++5kWwZWDmssJornfsZXLv36TwTT+drHpvVyRLmvcdKCkTjBoNMLXHDpytelZ9H4zo5/prE
LHBw1Zk+V0wjiIKF84p4yW7I2sXyR5JJ6EFsPC+YyZW5t3ryMPjbVIw5eDAnL5pVmNOxWrMhzO3z
7Ir9VWFwckPJ0vzS4vTFlXdx1UkKxC5AyfiqfYWLFluOKkgKzPWEkKSh93e9QZzd/RX5SKre31sE
uN2/obg3OVUhh/lrpCwfeLekhVmipsPqrbIn6YSwzqRFCqkuTE+/VvY05+zT8A7GC7QR+j6dSWZH
D8R1jfd7qZJeWx1DHQ8bfhoEDWYdHBy8wUMXHfI8saK1f+5Ss2ty6uAeqCee+IjKM3pVAMV9rcBb
uHiZOh9NeyjuvS2MuJC/FTcNvbUVhjjP1G7TOfQsI5+sTCMhDXoWxjfh8P0KgPbbgvrir4npVMyq
I6cSp0RbxdlMW7XQo/c+y2ZdFEMnY00VmndKzhXJArLlZX6SLxh5umR3roi0cwrumEOpsk+/pnIW
0bNyGtTiZG2c8POoS5M5QFgwEcjhfBbD2qJrILp3V+Tdiin3kEpppUmR5knwPUx3pwCd/Nj+243+
5Hjnikhij0/tRrwjMkTdT1LZYkhSMZnXTbauXkIRV3xBr6MG7Mqy1/MdDvDQ05TXZN7GEpwLgAZl
cwzJZhpqIpdmV9llV70MsyUh5cWCqLBBPt2uSXnJgfXM4iaauqA/sqwx+15eLWO26WC+OUyNFHN9
IOWYzZquA8ChNNMFNXvudlMJNP9s5cSZy3B1Gm9jvBP40ORASJ58os6uboJ8EWZVbWlVRnFD3Tp4
VfdGPm9GIqnQ3I6vry44KiznZrLikc1mlk+9MqZPKJlNXvq6P8t9wjuU4wh5qxf97LdoZvvHIdtk
GGflS1ycJmG22LwJCt6paMce29cv1tL2WdovrPc/tnqOs1tAWcG4CojqqMH8OgCBkEOD+9GECf58
bDmDP0X9Sm0pYLoUFQi3+Dgzye/uVeGpEzlkdQgI89KpuFna794gk7aP/gcz13+uJI0ZkfgK4459
IxSAVLhaelepvSyYd4FS1qvQ2sVHksbCL/4D/UJYZlfXmNg9PCfrBsakevMpgawjvRTP5QDqQvAo
I+xss6WdTFfsDj07SQ8m3nWoXE9ZOP7cRaXdYYbHwFVW/uwqLG8fhdbi77elRuOACTUA8N93oOXT
wLv9LAd8An4uSY22qF9kEOcA65c3LuxvEdQJDwg8JQ7wZNaY2VC1IM6O4Uv535siVOelmCGW9epV
fNuj0WMyXgn/enZoVSJRVZyw0X9zEpQWfMFTSSNooC5UpWlO2ZqkST8JEDwxE5wsVB6KsiempcPP
dUYuH3QABQIEtvspexxo77vtqzzQTMDaPlae1ki08/OqVJkFMXKSrF5ShxtBDK1vJtbIPH7yk6XI
Rpgf2tJP61olo3kCk5RH4gW59uRmKLpyJqOy+UnXbRO3DMa7ijMHVvo9T1RMF0SW84IEuerrlp5f
OKC0YaEHvMAbAEOfaZzM/Bp8se5imYuL1o13JCmw17FQDe/uO0d5kkMxuF1z+o8N1Lilq0NRBnCq
WTl7J5zTWQAUPu8cUJRoPweaUIIhS6eCrQ1e9qKRL0l44MZ5bK+qyf1e4Rp9gaJ5onkTVxefjwf9
APJA2mfI5NH+sLAv0dhbBlP6KlMr1fQgbCLB0YmbyyMLfg/g3OkhANSLew7cvGlbP0cGTOej9UGc
tkaGd21KF49eF48o56ba3iTNaZwAnY+CVS3XlRRkXnmEczmD98GRrSbvSZtG5DTU5UDvRY+oFCsH
tcm5Fax38DEi/YkSmRf7jSFOtvhGYOZkW6ES2Kp3+hJZH3slDmCxvkthMQr6YY3HNcR4n6QrDBcu
81hOkqmurJ/9TmnSYPOs7HfY01blbDKUnZIuDjkjXiFM8c6g8EfRi6ByU6Ss8s5dSN+CF/pXIU1X
MtEYUv9bf9GAUS1qxePhr1fElJaRsJOkMTJnC9zEylJjwFk23aoT+BE0d4NBpAAjwCuhMthJ0Xfs
P4lUbZF4iZEh3UJ/nuuYNvYW13ZtDIWRJRa8K5SynFZ6hSgM50OFugrNMcxZhTd806aPvbiUJWAL
FIxwZwikCPRnmQgojQC2I2oncege8FZQSaUYJOeKFIkX9yhwWSI7fRSUFGOiggRos2JAXd+PdFaa
AJEB3Ip5QMCZUj60lvKvKwqSQs70m2l3wzuDoijH+xlG0cLGfko4NNACghGbEpKjqRpTNUbL7ub+
Ybkb839fig11asT8auh9KfiRNC9UvUWg3Jq7XTt758SH0yxRZwA/L5fpccsLcXyuCDdmTROYkeHQ
0G6H85klZ7cztWsmKx6ABPgNke03+VEUjphOMXwM7j71DVhp/Xn9sKAjewYpiQXtV8e98lRY5cdm
FplUH5Vn6rLY7P9P6vw+3YZn0BgR97hpDrfosXO5aeMbLETdoykf3y54c6Ht1MREAOtYO4BWtlDp
dQ6Qo9p+aDPM00QnRcX98twufMDaVTUatD8IM2az/SCatpq2xgKTNHUP0FBJM8p0ShJW77LIzHTo
MqbvL3oaDFzDvLuuskF8ltiXLGeHnUARBBrBaZKW/thH3fQb0a+vYV4J7rbrayfO8CBEIxtGBn3e
+49Tn9CwX0e3U+2NQaouKwh0uN6kPPNP6WiQjC5uqnpMOvrH4oVUyhPW4a/RnIA9wLSthYIeZ2tJ
pqGBa7nitS8BSO8Sqo/wYKrGK2cEo2ydQwID714BnjJgMT0oLOkS0bYtHDrnIkBV4KlUO3REVHa9
gDiLWHUMhwnBZ8ucVGjRjbW6Gb1UspTnOs5rxIV6TyzjGOh5tiubUBMmcsY9ZWZggSFl8pfeRIkF
zRjxirc0AVdhPkjQIVlZyTjl5FV4AA9txC3FocpGSmOJI7DkWwlTdo6l3O6ou543e6vScXsl4OM+
6x6DDxKRgJuZbaYblLoguc7DDpTBDrTJxwKel0whRs7b/D0f6w0kokaW8hIlPUY2aNHB1XXJk+B3
wYv3q/8QzOKFKpj/iKJ7MTw5Nu78XNB5i+vwtLuf8oYsqtrve1IOiAV7DYcXc+Hg3HOeUVdrvJaE
1E+8xRbuoASPvVHpW6pwhw/GXzLuW8FJ3DJ1iUjYLQCtY+qkNz2FUmZhfWbpxDxSimKsBGPMbmnT
Xxdo4gRvaFVoo3jbPb2tC3BFAZmXGrG/AWeB2KXwcVLwXswF8B/Q5jQwSW8fMceYKmkj3TATC31C
YhXt4tpYY4IapiddimH5DB5nDg4wRLrypKCLABbji2An76Rd1k+xNHbb35RPrQFpXGMnoXYFMWtb
EWcicpb0L9oOG1buHMi7grO/8hkI4IZ/GPwUaFIMU0CLCt03aoy9lUoteilBB1nhRfDlGors8MMo
CvE/F9cq2+7qNc77rU7OpnLAGCjMytMBrt84erPNeYOQR/YeXC0G1pYfQHfxisd8O0NGWC2DOWgc
0VAh/WqoFsBOV/FOzz/Xom7RDv/bEO03p7RFozCpiKndPZ3OnvK25aFNZFiohsCKnd1OYprOBEeP
rVwM1CXX3jLvGrKBwZ2Uuqao6i5WaORZuLCCJ0TafteRmXMYVM0zkM0NBnjxTg0wyw7PYYe1Gbc9
zJsdokR6UWq7zZO1bkRnVuGgL+Rt5G8MdAgyStzcRzBhQGkiSSSqPD1oaySy6mGJnn68cHk6LB8q
z4HnpRh4bboR6mIXyksYHoLl0tHZyQbrLVHbWdah5lkWKXZPNEGBE5A5Il1/K0geu4yLg3rZLUpz
GAd8MX1Gz2wE7RsodDK6JNJWt5spTzQXtkFAJ8d9ff5uzAq67npYhOknAh1+RqmIw1VAbEUHGtRT
vDf64O+HBs8TaBFjLiY6k/kjpAG9pHhVFDywdKLO1thL3ukAKpwAgSRnuPcLQIy+LfJP26EcBPRt
IGIR3/iJF60Xc/ZccuG+5QPZIsgwW59WYySrr0C1iQtb6bl1cNGHb1idYfajJUb4U2yOPn7J6GOU
oPiw/0yztb6E4iZin9Yg01bgsvEIPdoleqIkumwvwz61bFK8FOP4TK5oZQTGaiRuW28pHwcU5eV+
2cTM0wNLkJ4LOHYu7ueu8Ues2s+Zc943C7AXFDCEC9wzVqiCoDT7GEN+humqLGH8StzvldiigPau
1ocObbkwxzPMfD5HsCnhR/o5d/iIQQNlL9p5XaoZ2/uH5yobV16HddCpIlI6ERFMpO1szNdLwvGs
WH0C1WesQDVGfQD+wqbD5rFtjSiUBJmhC4mEDDs3TkpsaxVhrcOsisOyDfR9htTgYziaAn/Ad4Sh
yZur8YChfLqbvIFQOHXjSZjLnLSupwaZRrfI/309jbrW1mMqK58x8Tc0/+1KglSBtpdSbY+WdIBB
BXKmmMN47KXtGYWgqgUYDW9iKmf72g1ZHxmkASmkcmaYXCPgx0coxwVWKGLGDqXuIH4GPvKWgdtj
X1SpmMwj/K7h5CbmdR+xV/mjUJkZX9qIvlnXoMxhILglO7UNSZIcUVh4iegpO825+0iZx6ZKAJEC
N3yzzbNc72r2rQtO020cY4Cc/jM+kTKP8lKskpCK0AR0WTHIjiA7NLbe7RGyGREwBgoBLAm2B2jW
4NVqz/BDa2wbgsd7XttjLbQTFKUUTvfUPUariLGeBx9pEsbktoyU6TIBTYGvlo19CiiILIiLXNij
jIH64vYMByfBdRRx5Ed1hoPH1x6fem417gxF/nuiNbiiW/21oWd2JkcyDEOSFs1qRoeLWM+f4Jwf
1lxnwNx1SgwE2nY2JB5/tUWQCbsQ7xKyQU8TT+mqdQzAkPdVF0BXKEnVXTiF6yX1DG4devi2IGjC
UidAeJ6ZVS1Anxkb6UkytWoWAd0qFeHGfazMsS+RRsIG1tZUAtQGBOX/hljRjRKE5i+HDwuZhsRa
i8Mu/bmw5eeuY7Ax4eQuCoeJqXLm3mqVrGZfwft4dr2TBxxG9vhYsfJ+N0m9VmgI0ALJTwizTHMJ
+awqnbIZ+uAgUJfL3VN9xrbx8tbM+ZiSc+YELUhVnPeE3HfMvZq4GS7Q8U17NOfXhD+2mWaCjCsV
igv9fXfN4viLpM4vwQ0HWvOn1+qCLilwQ7MQCqOBIOAv7ep3ISo89c1Sn3vtQ0f9A1C0BSZxUUkq
O9i01wT84aPMBZaY9hvth0Oz98u1f/88SZ8+x1oVvDe/tjssZ1zlntZy9kQfibT/zw4T6hhX+yt9
tQv98twoV00UkeacEJg/5GN9XbcKw2Irm8q+bGQZoz4hGJr1c1uTqjTX60gMw87UZTwqyPbk62nS
WwdPdmaHn8PE3gnaONtkAqxLRGzZNnpKbJg2Kn/vqr2yjRFtOb5VZFv1w/b1EZVxE2T4OO+2YwaQ
/hGWDJlo1a51Fb/1xsT41Zdn3fuAN+uV0LQvycjqMxdhg8rpWQrtzLB1TMMxRiJFEhtmrzwE9Est
drrTmzsfbw5h4tiik1vqaQtRFFexrh18Ho9wDOcb3I36rKCX1NZrNcyvshU7dZflIeGEzFifDFkA
pf+1ajieMfFk9HXcQjAJw1028qYZyq6fgzfAqpdDQDEdbOhgESL+7VuLERtLtmv4Gjs96CzProEg
Bmch6KA5EPIwHncsIhVtggPlZiOidl84aFPVOhDZQHiysNf9MBBPXy3uyMDc1Z4SlmJX2IUdl8al
mG34JneCa0vKYZqUSlbbhppbpKT1+SEa7L2UNSerrCMpKO7bUjIpK5fMRNMHa64xncTuSaCFxjV9
RQMWt+AlhtX68r+7ohdjuHgcqAajUg3ygZelucxhXj7DJI6NT3YGfaJrKG4CCLhCowuAqqmiIC+F
EN00fHvdeVqtBAQHFp65c8d1nE/rJRNh+ZJfvHf7keJd0KrZLnYPChJrgF38JhOpUmNXR8xr/Aj3
bOla31V/8WalM4L0YREpSXoX2Cjgv3yxbcUBXAqxyErYd6GPBMvP8Os4REPnkvyUnmT61t9SBDAt
utwdjU0bp7BqqhGAFNTDgtfnYbUQYVUDdwLsRa5s9qOxGGCG9kvS/n8UmPQWRix8OUM9gqJdfxvb
ERbX8451d7VvEGcn8lNulIpS/DFrYZYzskKo4PkygxWJ3gxn5Bg2CVJvKbLTPnt9uP0CRGDGZ3Gn
1ERB4WZcrpFI40wxDef4rp8MwJ2AkNauNC2dfR/wQhMzzoCBY/7346TWaDmnjMoNVcm1cP1L262W
jzbUJWoTaJyWVsMPGWSsGbaa0i2h5Od95Xl4V35dtf1tcicIxVVkOlnh5Vbx5lfqQSdoSkpmK7Qx
ieqIfBSdbeRWEol9g5YdCxwxoDnZiTZvUlyK7q88YtECdWqSLyFidNrKJixvRpIqGpAYemtQX9Ee
USM0HIib4cEmoPNHYg7QVONSXmEtOrW96joMXVETk5XDDBNT/I/MW/iQ43K29ptvamghwiivwSAQ
PB46rnklRBBAgs1khMtwYeb2qSViBg+jb+61WKCeqa/q9r9ENKl4+vHldmLgB3BDAnSQKCXXZzZq
RRxsR/OVB16+VFAjuLw9ozcj6SdInQrvpsMUpiC7hRsIZXSVIx+e8VlFfSxTMTNyTOkVawmfXAT/
lL/rL/hSdqb5QBFsR+9ND3rDdlinzxdH2iqOf+4XtxYBbDfK57YXCx/Qsp1MXxAiv3tVvo2QLcSc
GIVTSYx94BV8egGd5AX7di2qYxcKm62An7CaYKPs5w0sAQ1V4iieHX1JYKzsohjtQtocvG2Z9FQ8
375eXJ8qd++xHv/3HSYqrIEIO8G/5Zog7rPO1KpIIRezaPXfFMbepen2U18WST7hjn6qcroyXSOp
92RNNrzqsIyti1ZuLMfet3g2NHkVsql+P2cqbqYTCtJGEmdHJQazLjQH+fzF3JlM1aTTs36CS588
oW+gfiTWsPIyziIOxiqLz8WTkAlTMLRZUW9fn5hS0bu5Sk4I5Tg8PVuMzwIgs1Sgo/rQ7/HBGt5X
bh98exaKD4aLP01Yu8wOmemH/lkKndZAdrdk6LpIJ06ELmJUQRL88djZNS0O4M9+O746TJGxwgUA
iF/QCboiW2wEEcYvQvVvwC8jNen798DHYxCoTTFAtE5n0saTQWPeZO+5rluUvVRB9LqH8NI5WbqD
x3tEybE9FoSgVBOVACJipDzeADeRvHYK/jRYx66h4LWz+z2T3FtQ8+zR0Q/PDuKuIdUzD/9GGm6D
CmC/F7ArsnYhvum3Di9V62rlKPZ5jznpvOdV7mbiBFrIppxDhr9V5WmhKCTkVY/3D2P6vIIpS+tG
gtQMbNhYfUS7M3W3nf06op0vA/hr4QF6dd/CzaVNAdJDz4sXodJurXoF2APkUL6IquU8/40k4doi
RvOijbjBVrDestiP0oO8PDKQvr7csDHtEWdcV3a3bkqhQVt3wNR//8OSQ3hbDo/uVbqPxpzWUYob
TZysFIo/cI+PD7c6pexeV12kw9xPZq2bx1bN8aQT8Jwdzbf2S8y0gsrTv5pYT9rvlvtIRkqQ6R+4
v0vRgB4Bb1ApCo8Jk5MbQy5rSinFXi0B0N25x1elvNXfvklynkGStAc+zBmGTkawh9WlMgtCnKCL
kEShYfVswlvHC0NMPAVC/Qgmn0VKMcNbj950Ciyr4GdEpRq5pfj6BcovGCVzzAtQPmDnPgugjLCe
bCu8/jhEUtrXdOZpq06jQFyyhxNBICnaTHuMqcYpK/TwsM+8Z8OyS+TjSN2TCmMf3Ru1QU/MyHHv
BkffC3eZ/eNOyMl3xCGC0vp3j/TaZiXt73nmEFG6EvDACI0Gz6RfHdOD9Axsatkjqj/K9fGqTtNM
SkVZAFF76eF8t2af7dbTLwv4ok+WtxXEqnLaVa9avAlISH6weGYNcz23oTDVseQOx3PiR/9g4uZi
rLpbC0uZLsM5lr6rFtkM6Ld527xM36KUVta9lAgrcJhnoKe90rnCPy3JQiXaWogZu2+Q4e05+3oA
S/2v2WFVeJgnWwCDwiFYyTGBCKdF94p2YbMZ78KbmopktLM9Qv7dUzWQYEfztnRlou6oIYsbdGZd
uPasvo823M/v17LBvkXZHZCQCmM9Wxfx0E370q/UFSG5RxO99pJ+lmoqa5NxLgVKIpXRmqUz8uWE
sHIYr5L8EAIadJ555Znxcijkd/JbDi7CFJ+++PrS0kFonqEeNlmC4kSpXjReR5xGjEQrafQmjZCb
7iuFpENDhLvt6WAHpEfDTxXM4KmVlvbeMeZ9lqbdzgkKXuDCueFj7kfInuZn6aAqmX/N1Ozxa6EP
0rRtHGpg6kfliHr26y+pjjfo7iFpQ/U5jnbXAWBN2MHohvaCBqBcfltgQoFcod/Z3ImdxSeEtCjX
1DBBgABfQRS8XVWRfRtMus15xRxTcKbkx/80uGgbqX4JI75LtLG7SP92x5o8aythDgoa1K7Ejjv7
sGHz2m7jtAd/Mef5QmyKkViJVUtGXwgYqox50XaYPV1ADdFJou7aS2bkVRmRxYCyS9kqB2u6EYUa
jqn9V8eCnBe6z4IdLW8J3MfR79hwJycBRtcs1c3mKzFBQbRyMRl/dbfJmQI5lftGr9XiAdYNVfjs
mpeYipVerwNBd/KaqL9d1iqozeZfUNBh0ELy+nk8PIcgZ/wVQ9rN7LftIUkeOLchIBkIHvo/QpMg
SzE++OX7Tdc0uEp+/MxCK1wi+GSAKC1xxekiYi0fPaUOkb1PiAS55xr5gm5K9/u1p5GiP6wA0F2l
yWxY8FkYu5cmC5VPH/q4vnqSgK74nW6Ta81hvT4SEC/Wo1D+Ki8j8wA8ULDnLKv5UJgWJR3OLRxv
Z/jAYP6mEfCPy27j4Ns0vM4MFFXIOqyX91tadVsriAEhtv29zqZ1Tiu3H9mXJ3/W4+r+jnuUTJGv
zLSOvaYBcronpvdQ3RevcfG6BpgDUFdth1toVcJdnlve77lRBvy2UbPWEpTMu0Xt9LMCdetFUfKO
lbTHPNB8mbBbtvthWhYSvX0iSZP/YPqQkQlniWDVybnDUbbBkL105xXs/luop8l5j6v1QcdlJ6Hv
lImxOddM03BqKtQ+h7uAOvn6rZM/DOj8pHbyIdXJkK9Ys16+6rOqWY3q25c3RtQNkEnVumIoNEnk
ZHgmUIx2WJW0e9Vo37oU+URVi2VyepIXmzMs6R9KhlpojPGMGqHlW7XwzqAlcCSoaEoFZkHR0cK0
74sjHV7CNK9Oyn2Flk8lYtHyb4KudRR96JYBb4TTJMYyfGPdjfkFIyMdRugrC1MNRZVAfa3IFCeg
kK1s4VFex/W82vkgNK0Dv9Q5DFSMCStjtTrl7FV3Bl73UVWSp4Afh7pQYY8Py1Kz3cwZ7I9UsIlB
fjYa8kJQMXCK5OjYydgGcwCbmTwwBT0BqDJ/lejMhPCOMgKFW3aofiItLimGKN4kqnd3wkvPFxdY
R02VXkQ6/Z5kNI5lYNqeQRxnH+n/uG7PCB9S6JrK0di8qxKo1v/ibP/MBReWdyaV9m0kMigU2B0b
Ux2LqyTyRyAW98MdkMWQTAwdobW0qOpgPERiXL9SfQ2SZWt0RuDXsQdS6Xv1uwX+fuQ8uAcKfBp9
jRyb60WvKVGUk055M58jqqS3kAaJ/S6VqCN3cC45p9eAjQvlg+HbLcE0nDrpkcY39BFzajDZDhDR
AwL92j7c7BnQoG4wAcF0vNG67a+09nTjNm0bX/wVCqIuMgb/5bsYweofuh0x+lJ+t5yx5LLNtNXn
UteATCYLttsUQ7rcZCP1Z9ytC+XpTNalGfmx7BeYrxgQhj0OF6M9Es/TBSlRl6ylTQuWhp3whHkg
4V9Xb/Tmh4/zz6gy2Xn9Gf1ePR6X+0YA9hEA8zlhXNH16IVO3DZppy1A98GCjm8NEllKg2YrBY2e
P5L2RZDh7aMmMB6quQ5DwqCsDJH9PCCe/0terPa1A469gXb3zgExGPby/g86BFCF1GmJYRsu3NRN
ztPOBJ72dBFMF2KUJZea+jg7BOreFTwg/HnBoaGKeGrDU5DKnXrVNaD7Ij1/dJX9k2LF4DCONGQu
paMzJUk33M3ddhjSFQvESdbJRB6bqDnXBfdnnz+BedBFyOBsCml2zEzgN30tdMvAaxnV+LNVEx4X
/pvrWVbyFURgHtwdI50V4QP8U4nfjuOxSApjNA0jjgzsTmAgzRfSawpAkYEdVKWylbh3UyOINH0j
6Kcb4sPaAvIEx4Rxyf6B5HkbmVt6ysAlW/KIpvAr8FtsHooa4Q9gEe9oUVPhEna2AH3wzugUpucW
5rdRvyEunyi8gJJUJUOvWJRBJoZK9zsHsKyXbUH6qkfSyxJzzzeBCWuQtBbB0vBGkFECS+4GXods
erAyyYZq43afrVhOMjvt/D/G1cen+YUusdspPNbAj5/KOXCSc4oBUv+nd8Tx2OTg+avvCA195T8Y
3mK7n55WWKlbE8wyOX/uetP6mgKiDauMhN8UZX8Z+mCvCpNGxFBfRzdebj41Q0aSdI+FrS7Gvwyk
hxBlLmaPpYu6QzX+9jrnHh2cYagRExqiKytCDVhEdnendVIETAx6sbfqEyDZbVqftdn8cT0OSh0m
PzDNokG7W+WCSEPqX9AkBmPKYWEg94CaWXVH7EPMpUz48uPv5tpwF0Ea9Y6Vw+wyBP/nGDLamnaL
1QO4ItrPgV4B2nXINC9HmN02l6XyVj0LfVVR3AMoQ4UbKHPvJEw6yb0nJyT2t/Ri6KBFp/8kWnoV
evsO74T38bdeotKfCVtJ64vaY/ldU5UBA5D6FomUiVlsM7jEtWLY/x0qi3SPLXkagLUBcx43wQyC
mIu6DpC+DdyS+KbDsmcJR4Cz8d+DX5j9yrvme4XAMlibcW9PtEbC5z9F1sJpIa++f9wDDDRpaHfb
h5isKHhO+t6WinjJAMnXGRfUWa8IBexici4yuxJHq0Tv0v621htPqG/FZP+CPsd6k0uUo6UHz9ll
OybpAR2g70X3eXPibQkM32Gnf5/xQn02y/pgNMFRJ9lnQn11gCyXgCbc0z209seuvUVQ/02r5CMw
lFp6x+yA8GqIuU/Nn4Gjig4IX+O6eviXSM//UTHnHu5nNfgzSSLRLYWbLDPqsRy6A5g3vLzRluEj
IPLPreVPsmiBwyeRaBbua3SAnzdUUH718XRFVr9lA7eU44ugeDAuFBBEG4scXYRnanTKG2a9jTNX
twN0BsMh/a3YRNJ8Z4EcI2yfMnXtrArVzWX56NCld3AqJ/MypiBY7V2S8I7tEtRGKEG0gnO9jprG
MEb0p+VRsUG2LL83V9487orh/bgu/iJ/+meUHIOnhyUxjWhG7+IvgBR/ZfXPjAHhhRHQ2bRqQ335
AwgUz8T5CZOuNEYvVc+oXppDFGnEOatDZ8Bc0lGVLV9ihkHR9069Qb/OlKy/tzrQTrLLo5W/ogap
sNfMP45Ap/pzUhGRpKyU5nioJ4Z9xgGqj7OAGvlqjcxEyGs6rX1A6XR5lAluYh+aTSYKNoVSiezJ
A8/G95VZyvpbyDogxMYjfV2CQfOfuvJn9wT9l/ijOHSxi3nxDxVNybgiG10yGBNJRCkF9BXU6w7/
XYPwCZ0twiG6DOhRQzi3MSaYzDJwCX3nhg0Ku/gIc7pJgzW4hsc1tJ1P5eXsU1aMqk/EqkdIh5q9
8FkhyEl2pVE/683Ep1gXNJ/WM5joj7At4elCbRSRvE8A+g8uNaXV4XIq50Vo0EoKpjmr25XRf2JM
bXWGN7Ts7Y3o52rgPF53EnLMn15OYezUIL8lxh5fqkv8fKAWrNi53l4JH88AxmPagO8gXvEmZW78
eJFRg4TKqQe66Gkspd4ZsTcxI7nry73nksF5wDgi/j+jVbLPPxx7mgreJHePUCYlvlGnaA2IzSt0
oB1CEE6KAK/eI0sCJrAwzr1x/4lnswh5Y7lxDn2xpSAEbl5kgok9lab6QzKJDGYlXbZIb1wLGMQX
mOsI1WO9fuvbNH+uJQdMxHcKikORzCKlnLTScV2UXSWiqlFl+aPYaavk2BuEPzco6xAfZyQlb2Zs
HEQWfz0Rx4R28sM3i+ROpvGjDmlALqnJD5vvMGvYQ4xv4P+k+JhxcVAtMqXSOOGeGD+nNAdMufwf
+z0QsvrAYV7+TGU7H1p1vMk09/gfgATV1y6Lk22PorK5LtkZx1pH8vOtDfB9Fmse7rYDlgaI7J1m
Kb+xjLvLLlcJEEbxN+QoJjMGZzfvHt1CraLACKAPqVaFzc5Bm5naN1aCmijB71ZdjNi7JdqAbh2l
kxJpI1i/5ROEvFbsWbGuTrrexabNgOS/++J0bfZBATMZGh8LEgHFN3lYHuMJL7s4DREUXRiJ3Evi
nTgKNp6WuhWwtzqlAjnPL+pIz1yeCpCamUzYwCYbtvYMGYy6LijXZl24hQ90A7HDRLhfecg6cms2
kPUxlX5SFgIdbxxauxOtK9EibcPEgG9PXq9CQ0FgaGi04XUsZ6qpAAPWLfyTBG0cZSIhWYTIRKD6
2EjfWWvVicW5z3iMFzG61ATyB7MqwhBLr0BJVV0djaVN+cDukaGpMaqw/7Q33xW5wCAG6rWNoqlZ
0efN4EPTHTvGMLwawEqx2OVCPEF2JRedcwHn8aSbPY+FSEj7i2phDvc2isbjpkiZGzHj8MHpX947
5p8cji+X7fwzm4rE6FcpAlds/MdVrwbWaTWLUj2hu/9GuACLotjXcH/lgBGgzd6z6NgwSBy2J912
BgQjX2LDmXI8E0oUJHBLEEZbHgg8iNpefGiCHgZOStclUJvcxb1+j6eXw4YPlKHEDIvnXdrMZKPm
0CPKFK+9qoCMTmoKFJ0zE0XhHADGxXZAXC7htuFkb5ouyL9vvW7UNJtpXpeZXf4zYI4nOMtk1V5e
QvH+QyXvmHVgzvFc2w0LQZ6//1PCy8+pK+gT9EzP26itiqdecaEHeJSstq6fwSttmsBOBLY/a02m
OJQGciYcwHDWDMx/cJS32uQXXmp2DACKJTgXgOTqbKeWLFEA9SQVbsQQx8OlsF7eFh0ihy68LV14
eHSeGYFHZONEVIY/HBIheacHo4kirCf7D5tYKilsPyC5DVO2zZ1jjCLbTXTBKSX+gGC0iDapHEGD
DjM+cspKzssBoyECcxhk7gcesKHpDdBEVK+um7K3gHuvdOSr8dSF5EwST9B0YQM38j552mTrawqm
CydTrwhh1I2cuoIqnnJ6zu+zYdVcgG+jQX3ys0Wd/JDbm22/W4wxLtx9HjimxInvUlAb7TwEc7uD
YPe10vduH8hQouLl6jVWp/rxohzmz8PS0d/Ue5N2jSXyZ6QA174e/GsaEDt7w8oJWp8veR47nOOS
0++7xPc/tQKAF7icB+K0EXTedOQ+rXF3/HgajCfH68Iiu5YEVEzAAUp3+GBTII9PvNK2DkiSu3Mt
K7925IhIIorR75z83W+0VCJMTzCg4wplhykT40wy0eG16euazNcrrUHLZJDLbizVfVhEY96EvAIe
WzIwbHUsiXbajaZgg01WN7guZ7oQaPqa/XbIS16pW36RY3LA6SaA36iIEmIC8D8Px1fzDQhdQpO5
NcmvSqNaO+O3Bp70LA5rLCDMTK+LdAfYKFIposjejrSgLo0CW0jg9iZVZg+nFC5LNVqlb7ocXtnS
oX5vMuC8wirsbmCuEqI0cIw5EbWs63uWoD+13+8L2kqVTKlyl5P+DaoQMTr6ca595FaAfmd0DfXN
M4lxxkggX5ZeHLWqhvrS2+flQ+h2XjXGg07su7P1eFj9IZRs9ZgKUNR3AmwkwDlAPPnM2ELT1yT+
jLNW1+85/idGaBN4hRKG11Rn5HQloWTDNi0K3l2UCFcg+Lv9dScGTn3hmEA4HMbpnoMFj5ZUBBII
NKAzeQodUz2hDDevP5q+Ms4+eeYyFN7m+4rAVRAlGrkIZHTcZITGur5YyfK8f5y333lQRludQr9F
hvRn7bOsofz+Z38wB27aG0Hn5JVH+llRELbaO/WK6OjPrq0xcy51vw7AHoEw5sExd2eEnFJoc3cs
7dYM5iQzufq3OauGNTAsZoXhJvFk2Y+Zf7VFmTq1PLvEl2lFyhU5ZwJImwPnri4Mij6RjreAXW8R
y/4IyfNKHlb/IyrbFnBwAiNk/iy29t2wwezDG5IRVQgt7CCsaOB9klTBL+kyapxDzXFl8PLK+QKo
fmEzjDV9CiBwSAKfLpOnHSu5NMPWgGND63NGJlOGw81r6pCps3/xMnI0xBiY7rDK8GQY4xZUl8bE
gyoxmfmvGk8yAC/SSRlTjyO/ogNhFIP1Jm4UnWYRcWl0ZAdhCpEbmw61DCH1Q0B+FvNilJ/3B8Zi
IhZNBxeAJnzR8rlpYAIJMFMuh2zpkD82yLLcJJroq2Z/rqqzXIV4RI+gn7gdepkxrUh4H0gBz02G
PPjJK9VcTLj/IQeBZ/8Aexej4ssbelgxVy7gXiAVf38H01b1cGRZxJd+FWdt8oCT+aOwJdwySaZz
XQJslJUVEsokZYJzNDkzgEG984VOxXe4R907288bI2zpHqHnPU/ifrCrZlrCjjku63gzZaFaNX8e
+HtxjJK1d82VbPCPQ9z+R+N8hNNpBvPB0H+x7y8NdI11AqUKbkjv9Wqz6cGQcmOlBM2a4RMH3R8M
G/U/VEPapP89hfNtAj2wlsIephTN/mhkY1lvwMPgskSgTksQmxUg7sYwnk1+m9iQfqgCZCtyDuVx
P++N98+HMSR6mmVgecA3erGZ3UHMyeQywCZ6rXi6xQF6+TfYpAD4+1IKiVPPxAmjBEGyJccI4jjR
OjmrgFI8P4u5ehcjGeTuOy9W1vJTStpwvpnESwaQLy8OKGgYOOdipGs0pddNedvUKI0XvdH25L9r
rkUgP5G4JT92rrIQANXPHwTozSbIFQo1YiRA1jeeuVhWprWkmvGFAz6qDtsPSSTrFl9HXMUpgiVN
zY0Yc6sqzRtbIIT4CBCeQfMa0DXGJl+qZCrxYlVJWzqjXWYxxHMhXru1RAwx8C0kS3IWTDaJjXgh
EAqLbdo3BsCKQBs/UAKeRpu7IwPnB/jvnDoLRSFLPWVlotqY8ian7am2WSVQdLYKSDs2QiYfdWXz
dOwYvPeiSEfhY2GiLx/r3J5zmvb3xzRUAuJ6vQQ7VjH4sPjaDF/YImZ0XNSncdrVZTujg+lGf47Q
x29S26Ln6XJlAdpX9efVWi8xwu65NtCzxoobgqHEQdB2d1jWmtfYZMpBkdcHz+b42hAGioDbS6s7
1A9xMATbFiySyMA+Plmb3G6VKyf1W75nYZd7/4NrYjUdEfOByl0eA4JwA0m80UhZfAKhRJh3Y6mP
Ru+aetAvzr8TZp2gUUXbkEpW308i4Dv6MkUfStmi/XsXuFEM3ZoM7PonC/t6sorQf08e9bSkl3NW
D0tRmi4/gO4CC1VA9i7CmpEW+m303UdYPJ7WqvS4aI3qH1LZ2Drl14TNIaCB/hTelmos1apfsDL9
PdLhgyglgeZhGC1UxGxCuH5zt1RRamhCSLW+UysUagJL4ZYZ6eo9ZPsqhZ4ABvm1mtfqh6Y4EhMf
/7D872UZMRcxAOm3fZcbDUo4kJOhGFvSHMC8TTbd1we0XkxDXl7C28zP6CU0F6GNTlYxOiRuTE0u
SY5EGsFJ1JJbd3Y9NZUkfjMvlHIZ7/VErqu3f+U31Lfo+m7YrxFF7PaFAv6uCMCo8fr99+YfoVBq
/ng85jSmpW6MxOzcMAMwOKWWOHBz2ursa/mgM9cSxsKNBni40y0foyoIoZAQ6FFAMG0OjBecAptA
pd/EHT6h3DiJ5pyJIM90Z0d5gx22/kwql0quwgProrpLecsA6KA4VnjDJuIFhtNteLR/qCTtAE5m
xE7zQ6anZOJYRs3W4U3nibq3piYvtaTNtedwVXmOql7keiOgxNf1ArFhOMjF2x0zobENTCHq54eA
jqnt/CjC1vBCB0N6ipxPFvFjVqHtCuSsWQC/6YvxcTuoUKC818Nqkm/5NLLZ38afNZUAoIrXluwz
W4XDfBi2Q/pMDREt96xHEn/IjPqci/jYruKq7RMDoQetyU6Y7IhZL0Lm2dS6id5gEweDAPFV6ets
F9nvzLDp1VRVhwGll7IEsYzD1NGKD7frG1jJH5FYbrkTGp2zECCAYolID3RPJJ/dyE3owuqf0FLn
/PYsRvOFtKsaShrimJ4oDc4TCdeJcofWGVi7usbP7jd76MwbHuIspKzOLTQc1HyEkwXTh08Qe9oC
1Uld6uMGeigm52nTYXXsvrR/Bm2RmZpjeSnuxzwDdmhl0+qiuUppzTwNK0wjD0ELzjUlCfjDiT/H
VVmzsSD0je39Lf02I3t54+R3jwtbjWds9f29OJu6iFTvj/ZDUUn+EIwvE46lhOtty9FsU0O1JU2j
J6ZSMSuBjQVWLXPw3W/2bvLaf0ctfpIB2lQhIUDrM9PKLsQ6tw2x8zzJsEA5qSw9JIrJm+wNSPN0
de1Cms7vtgFYBkgSp/Pz9oX2AwB9L++yQ5jfYKMi88hCFscmnTSaHX1qyhRF1QC6pqUarC2TgaXw
RARzdgLqGGqwjMaaQtQcygYb2/Tch8ZWTLkDqLVwXGxdpg5NWunOlLGy52f5j7DkKyZaLAHT6Tl5
RmDN6huSQJQXtyLoNtdI8XUwRDYHL9qELvKdEtcHxdSQWfuweOG2hzuKmbzonuTIMjswpDPD/H8q
uBDcpp6GDIVEaB6fHIgP1pr6jhUKrdlc8DfU+UNLlZeVw9vVaZqz0mRaWmwTt5p7W5xv2BMiOf5b
IDxHABbSvIySXKJOoisdoEx5r8OjlcCOYGe08BVpO5WoQYIwLDuN9CXscUIzOilb9XgB08ZozQMm
dSVVqAl2Pv9HdOgVtYu1tIMC8pCRyJxPpuzGjc9Mvg2wyoQiCV0v1JVHuxFSh5n2CDTVCX1stGqe
btzlgUKrbLr3CXCE9SLF1nIer/ty4qDuQwVHFD2XYv0GNhc4y4ypJSVRnCyYlTJJWgHkvTnPloEa
Gli9vb9T5yJM7BZANkizwHPcVPfv97znH2V+UNSes65dguPcgH4E45oOy5Etaix+wTKoayd7tK9g
hr1YCZU7D+12VXGPZ7IahLB9cpbQp89Cfd6MPYKOk8AVLQ6y92brEbwkQXCxhYpi+Nr/onSmjXe8
12xI7YiFbIYgQ7JjSdJ0s8b8zlxnlmZik+XNVakyaMRpYfWbt3Eg3a+zEtgndXoR+TDsm6U+9UXG
AKHpgW+7NrW+Gpj5PWRiVW9pVabSQWrw41sz9b30aVJiOKXkfvcODr6P1zoLpKW/xMAK/AB3b2VU
T0FuXpxbTA7JxDB3wzvd6Wxfi3BYW7dRdkxjcWV0vyMglqRV69SsKqBUQSOYEYVRVTolH8RezUWv
FfqziTghjUYeCIDC6Hphg7gpF1zEsG0VP9uzvoLBKVpLQcoPutgBOo5CxRdLOieoPt+LmUFN0Odp
mFuQzb3egrFgI6kJ1foiA8Yrd0ge6Q+dbA8+LX9yOZrvJuuYb28nAzUWkUZfCK5dO7h3nFL7nzfr
RJOX1i5TsQbgN5EaSY+AANE4Sxu34mWB6CbFG1B20bONuZxGFthHq1sse6W/hZ9vGRb9M7pi1+C5
YgTmJfeFXEY1XCD7fVhCioMGQjScwbe/tLY/9vtYSvhPRmJNbmBdIt02mTEYuavape+ODD/axeDa
MwXT1ZH06ptBX0nGAWz7sEJTYIgkQaZYLxhsfvdiXv6stsey7FyD6qWT6k5Sn17H+aB1gpLun+WF
bdBbR3xIHrBlvvkAyn9UAP4AChkhshMxrCJNpWIeJkeqWjpPywwQH650CTp0ucFxPeGl4PiWTd2D
3G9MrxkRZOBAnx+2r7SNlvDsRGUfy/l+GwwJl6FiPvNs2vhiKkvh+u9Y9f823bYmRUJU/FOQbjw9
LNIlVyMXlfQEE+OTgH9FQLMKnwWrmy/cmTPd/5ENwUj+4xzW+PBc7ggv1AAMSWnnH6Wkl33PR8Qs
ajqFxW622CBZr6dGS56rEPjZ0FgnrJgGy6yhXQpuM0yzCGzrUYdk2X3vVmtrI5fIv1SFLka9ufjt
YH5KA4dwfKFXsqUTwoX38SnU3MnYwJ7HfT2qZ/iNo4EYk46DHs+wenFtxU7v3/CbBBid83Tf1L60
KLD7mMnSQcRk+7NWg6WT9yttHqFhxfgQ94BmA4UIxzbretOVg8w4t+TWP0LEioJSxbwTHQcXBCzE
ibxnZSAAgoZjnnKZp+5mObebJLlLfzjFjwwLRwC/eZWNuyp+DxKAxelC5I+Jvj0DDFk0go8SsNY4
sCpNubYsYcbDbCYRBDUYAnwkPspfbZsnZApIa4CesGXbGSCarhsqRtqks2egJrU8Y7uyGJP/VBlT
/dkDHZzmEcWlG5CO7x/lM1lo53w1dQCbIhE771quGlVLYqTVIXjJB6oJlG9/YoCyaPx4Cf3lhkM2
TCXrsMfuiUiJohK7Xve5oOcteId7Hkn0l9+ymg0su/9kol5Ukh4wV1fbd/Y0EW47XKHxjFW5S3do
C0lgXuL34jfX30b9w6TNxQn6ay/FA3oxngwO6zN4cvzoL3HmMXPJKodSFOQqmHLtGIYNfHWng6bk
3n2wwn/0kBEKHQXC83RmnBpc6UO/nHFiJh6ZjyhBy06L4iIVtoK9b24JtXhBfUBcpz93aN1kj0f4
ZYBOgqq7TUwQ1dXA5ySyF8WiJbXvLk2g81lcx9mTYxulDsBjZ5w8iQHkgjz+mirr2F3OcCCHlFgg
Gjj17ONtMvgo5Jc9RSq5T3RG5NuQ5KLqJT5EAdnCeKEsvfOX1IfHSJ3v9zM09E3QqJUyFG2Vbxz3
eARNx7DKU8vH8cEgm3mznvLMzIyKrvyzzW8ZkFclufQuJbzVyGYaiqWDOwWB7G3BseNTOLr8Lso2
uw8uhqq02gcV2vv0e5f37lTPZRBWXJY+iEA0EsGztwN2DlAi6mx65jUx2piMcTiiFXrme6ZcQbTd
GK0XveK8SsoUyoglwvqPDJv6RuIb7IaxpOeJAx9D966w+YmpApde+zb9KUeHN8rzv/ANTiUWlw9o
YwgliBZTy3JfpfdDt9+IbhKlEYO/hFhgPTCEUC9o2NCy7qybQllPB1EcwICJmn3ws/47W+axZ3Lx
PFlDZISVJhcWh4NQT9SmgO6lbSiEYShjOUTa69znpnhdTU1tg/nUM6X9ibitz2pm8DLRgJn0Pobt
bBmaWSMOfP5T0XdswleO+UdRTqD1hqbr2x/sH6H72fHM5Kgr1GWDCvgv3KuArPZhO1zKSplu4C7m
Z9sg1U4Tw2Oq0mNzKctxjKSOcKtcpwAVwB8ht49B1wA9SLwwMs14Np3xG1aM8DBNNNVYtnfxLUYc
kXtMJtUrWAn0nTUVgYOKkSC+z/moQ53bA15mFJQiWp6xnKXYk+ZdFnhsdrrtqu6FOhEBbRQb5zrj
bTK7a7zwSo5JvQMG18Ox/c6qokQNUe1DOF2YEcp3qmMr6PlTxqlgjyj22zMDqDQIFv8O21HrUGr1
93PM8ZdCLRF6tDC6R/WUwokzopKzX3H7jd+H0wbAoq1fMF+zadGEvkST/afdnW3LOTS1jXNMeY8x
aq/fglEjVH1F6IC3fHQSCH8lPcpBXnRqpBqfvpHMA4l4ccZFHJFrRPycsBI4J9s1KOTnQQraGQ8d
WrZFzGleYtIMhL8+srt73sM7/wvDXzRVFyUguUuqyxhEqKgM6hsckTaiRvsALRz5RIVHNGmNQKEO
wyu24CdEXe8jmywDDuNI7bLt1xsNmPL+1oJD16kkwO/z88i6bV1xH70S4Jb5uwZ1wwwv8os/Xtq7
DvT+LRAPuIdSIse2eXiP0xCI10/w/858V72Y34GqnmFtNnxrh28P+4yUg6khJupnSQjJSlQn7WT/
0oHlOB1+AVBANv/+QggsmRT2+ZBF3uoNPPJVlCLmuphLdbsHluUetyx/jaXNCqKJkuiTtmZixhmu
zGZWjVeCrg/GUl8ip8kYFVw/7LZn3lQr0qwjgUFUdhIOTDbZs9Cc2bdV3XIkHyHH2+ajb2mRXyq2
YG60kFJ+sbCCunr7uV6xd3mi5i068UpijmJIzyY9zwdHxOZSQtT/v8EKVqllG3B5FTFM45IIp74Q
B+WoXLDYn8OztyskyDBvsntX2eMfkVj3jGlS9g+t6DERVMfJRgAMjpdUUkut2aEOd5n+7yESbPfU
RSBwGtOHTyCUbf3fsYuZ/PKZlDAtNou2b9hTamzGMTi0HpZpLCJQdaJLi6P1/3zwIYc1aWDsa6gQ
RRT4NxzrbTY3bhhxs6np15DkbTrubd/wY+YA1hZn53ZnYKaC1ui40HR/EaEKZLgTlLtq8zlyNwFW
Kd66bj3Jhwy9e+G/ucUPeG7zniVHPhN+nmhkUiDWP7S5/yWInRAWab8CDN7zEvF1oFJNfHGWiN9Z
fo1PKwcXCRePw1X/oa6ocvAvDyA7+W/Aaeag6x2Rk0VISuoJ23VllSp39OU0TR8L8oytwv/IkS8/
CPykAO75EKAg0sdnNAQCLlFMfJGNSNRJKzuG1IiV3ZGjpdxG5gopD31o03fwGsAmBRzNDtmJGUef
GG+MNZNinUs2axh/phGDgvkfd7E6n+ont6nzeAgo9w+ChOTjwGo0IIYsvOj663rKY1qv447GM4xq
nAAt+5AVBbBhuQAivFqZIgaZ3Cf/rQCYAGFXpDYyojbcuEIVNo+FBPTCu1AZqigTpVaHLpsv2Fhs
Ikkjkt+bZaTMGNkr+HbWatSCbpCXPBpNB36yQKjEGBnuB82SW9DnllxFEe7+IkFi8pHgAEwBoDNR
A0psvwLNgbpkXWqPT3h61cXXd+2Fbf3ZRPpNx9R80pF0DJn5FaWrRsbqFkqbCrX5RWgxhf/UpKMG
Px9pbd2E1w6plAL+G5nlgKwesVosGMLWC/246nsiqE4Jr+hUao7Z0s+ivJFC2yHyIE6SQTw89fDo
OQNCr/kYHbXaJUxlqKDsr91VzwZH9yFgJ9PxR6JeBLB1rHgZ+MmnYtp/nVqKMEF+pcDCjcC6Q0Y6
gqHwcareIEVu4G+PoTtivN/WxxoiPcTAmcD7td2U3CQIcPznFbWqqRCfVtf3REhLC8WjDglVvyWt
WZ6Ai2TYlvk5pHVAZdy1BLfX+LcKfLHIaoQ23IjN5wDNjsaNjBV56JchKMUQtVDMJm+I65erbria
hvY90+r4sqHROhAEPT39DEFWaD58nxMKaxpdphvYJN24FzBkSRYm/jyH7l0xotG+QsN8K0R0XKcD
8Lm6aDxYJQIebhMelKt2MWZ5uW0nZNsWL3hzhpft/FuF+BHTSAkOHjzWEASxCHpzYlBWyX2oH97f
vj2gp3e7kRpSUA7eLRpmL7zr9IgkKIIrFqrkkuZVD7QgDX/4wOhvgDf6KEfqWMNp0fjiNxg/+DXn
VDM1FjRY8yULhyeT7NCl9XdZLa5Fckt5vZNvBmpGDLkxgdmAo65JC9Se/l1HTyY4tEpBbvdIEdZY
2/SWy1tgLpjFMvQ5lYp7O34tFF41B6SlHZ1G0rdsbTPe7R0mz65CxovLhyKH+qkOMc7v5TembFr6
aAygCTniYyWhY2ZzBo3L3TQsQhFWOUGVBOyUCSM2r0/mnTuwH8qqT8dflqbDQBnjyvSFjiorQRDh
cD6V62JVLoTiYpE3mHOWdsWy9mOOI6MBC28T0tTeQVduj0AUQOqUottVwCwsTJASF2ohDPFNukT9
HFjXwnzUd9mMl5wfYgDhA3KJjpIYjs1HFsaWemlwXN9VNehSFPch2ewOeLNlPSuA2Siqc8bgsiPM
MdSkTe40xepbODHC8c2GCTK+tF80vyNJMzMC23/9ys+zZoolLfD+W/LQJk446OLd2NO6XstziXjS
KkmZRq6RHJwX9RKyJCtk8ZA0uhZnB1ylJdyMFk49Mzo9hRmk7HqthDMGT0xs1kDnntZIHk7K/CN8
E0LCLAM9Bx3rZCA+plqZ4vGPF7z8gww1Yyay8mWEC2pJdDU8XBdLHV+PuwYMTRxlYNlakle0Y9sW
9VEugvrIUAUitf370MzhdqvzpbqspOg53FhK7GIXCkB9EVPT7kvSM7/2H4lL0LHVJiVKbk3sfKm4
SCyLdC+tcIcBHASeG86UGmKyzVaLhvrs30ziKgflwasnJJHwGiV7qPJq6K0NxtTKU2PxeFyovpg0
IQxV89it31FRCZ3GpVEtwjEYMFEFR53s8uRdXd5RkLOPQboICphNsDMBTp7Tu4u0GJkjGY+ya1hc
+fBJebHbd0mny35k5kwfLQfCRzFDX1v5cJW2z+kLrsnlrGkPwjg6Sd4L4hFqRznJC4vcaL7wCbOp
+Vmj2eiVOazI/jR2EoP0l4Fd7RROOb1D6cNK814tMISp79P7rcK0NVzTpL3DrjX2xvMceKrU6Crt
B2BkSs/lYDWTU0Fikkq7SBIqyhGTvQfuFrxhZvSOPXuCxAYgAYAQY2e9qTjVKBl7MTObt5UklNbq
x718L5jSdlLI5QEvCtlquXYmomg8YKUfy00pauvysvlsJPUO2yTvYYUuDy/W73FOj8Lbhm6A87R8
lCuqJc1G7XA0cWcUIvnnDn+5f0p3vUijzHuFRdt6elXu0YM+gI/5QtsRhbOT8AaUJPJ5ocnzI0b5
Gftdbb7c05zsibJGwZdbWmDjfJIM80lyFUf8kE9KNv7CYM0tXvLo5WXC5+MIlvCWY59AaphUqPpb
ZVwbeu7yfhvUS9rO/IkUmE8WWQvOBdRKJmFuiiQZgSJkfYdcpCQGf24ljY+VQ6g3+nBKzYK/GxR9
DIBvsUKXeTkXwD0J8pjzxaHeYNVVRYqvgQu3nF5p1FD+zQB4SIeGfltrUiXwrYEuNNCVxe0P+y51
06McWPbFg7Rh1YirwdAZ7kWr/ZNLba2o3tazD3qXcXx45n6z1lALTWeXqyToKmc2Br+OvEurU15j
7BjYvnhEdPScSleZPASzAEvh90i//SxjmmdonOKaZwvmFlcVT87ysubVe9Gs9LP+1PJa5+rtB+rp
7Ndgob5598ay0jQ2OQsliBXiHI7NZu5cijEQTPCqTiWqq2g/bPY1okk80tNEnVEg3bZZItGnFWzi
dPUN8H5Mg0IYqYw+O362qetFNfmniHqI/rcn5/PxVt9Bh0EbdwTShhq/bUPvomTcueaEjp+G2AGK
PLWOWTW/YaCKijNN8+pAj413rgKs+Mya6shCOCmwxVz+6N9yTm4kqNVlmYMnW5VRzRh/gMrYbIOg
nlkmtH/vIzIQeSvHNJgufhSCOmcJ4oW5PbIsVLx4Gp7tykUEjLUp8ohZOUKCeWRv+8JW90/WBal6
HgBM2DPRLpQxrLJIjAIxCrfx4DKTzbN3SERDg06rN89I0WRqG00fDqZYVYwwl187Hgf647GNy6YP
TG59HgRDU+agXGsGt3Z5feNzzBUxqOXYGaQr7L7+8fF+DqY5uPvo2gtxxUsFuLpcxfL+QKcaC/P7
Xrqypbmd6SUwb8isVF4LiUjeMrwZTR9XVa/yn2LYRbZ9gn9TN0B8GMNwjS8x1f/YyO8fAn0P8d1U
aBC5au4Y+QRYDryiJ5jC1lpS/khqVu+aHViSguPDdziJctqPMjVMm3YKCg3YReifiWWNDRTmALRb
Ne3ZNFSWfReUKLJBfl7UZoMtswAkCVKLz7ma3phVzk+2leAcWDkVRR29cuzu+ZvuOIO/ZItbiC3L
R0yhG4V7ddDSDJ+IsR65YCXFIQ5y0kGAMqRweldfjU38h2oAnDQOt6GjgTdoRi9Srl2MMzft2spS
4ihtziGZtopydI8yvZ4VjuFGG3ZM+/uTgHPok0tebY0zxb+XpHA6DPIn07YlwO5lThfZnIX1PdlQ
OJOXjsia0MG0aWY+Q1ne6W3v6JAfuGZ340khhbsReurEOtzhuSifC4YiB+T44fG3J5oOkeL75gKG
nnvXQgJQ/S+op7bQdT18EhOzqhuZ5LcQJuzvsXzFHYj0QV7wDAOKUHskVSdtIK7xTBJO4J09C7Li
tawRkpUnUjZbXwjB05HxaxH0uUASvzOlSRdCj8eAAXvpv0Hd8DdYjSN3x8JlIKwaNQJPO/XHbWkX
12ScY21X5wXvw9tPCw7OzpSxfVJr2dO0MAFBwcwg8SJsxh6HlfUwDPHJkedY8RGS8JsnHAknbEHv
WYrRsba72aXsab02AJGwrjtwXPcP3x7qbPGRqPOhg8h0e5OSPdjO6yBO7BOB8K7ySZ8m0s8IDXMl
yha/DzaAqCBa7mi3sDc5IkN4fKbc06kjRd5Lex/q22PeydPkMAljBVhxYr1YMcGcUW+7D6D7kHTR
JICIFK+SffTYxyzjCZN9ukb/xYczJFW21c8zqXheoLw3n6sqSDs3MBvZPO7jQnbUIZf02q6ImpRQ
ibIyEKitOHGivqzpD7t31Z59G19Kq1Pgh5wG7mjTZv+07mZm95Mwt//4iiISbVkIMcYHK8e42iob
bOtaJopeiXP0gbKVkd9HbZBc2TMSeI+fzKWHeuEeD3k8Ym88UVPiv5/1K6EhH7sLpblboN/2t1XU
CCmiIra61Q0wZwNTv6596L000mSm+UguZZ6faYP1givMXvnLF63p7dEZYRk55T2SpWuZjOhKoLvC
j+BdZ4m07biKedcnuwiWLfBbYLjKBRQGzfGpNcoWVKIS3fkmoXckfxsQNpoI6A8NrMdQCERUSdH2
Ewfn441esECQh9Bou4LJjmbMqepfXLM+aBbh9uoeUfQBRwy1DAmu04YDgfzvQtnPSsQFpmmNu1qZ
14fNn15b/1O4zwMynSUPJU2ffGP7dPdWNoKeboyFJqQNfMMVhzhJtRd11hc3pX967HbLW3AAQjhB
Y6OEXLUuEYKOttIJbMAB1Rs2TrkI42McMAwHYC13TF6q3nXFbrMBH1aGNKrBSnBulmTX42GXKE0Q
lsyaog+Ch1wdoCSJVC/SYU02SbQ1VoE+CfOtx+J85onTWrC8ReCgNUHlbzI5aY6C9GM5/lNpmkZR
ra/zc9swS7lV8tjZt5W15hZLIzO1rVmuFsC27FUrY9WbSMe73S/KIprjj5U3CLH6o80AUnZvMJCp
dJ1dBhFQ2Gx3JajIMIu7ZIPrKTfHs7sQs100Rvrk1sohIclqZHxJFKY9T/L2viNC+Gg3RxAZMf6y
EpzeKtoa/mcuR1UVTzqYGf5OrPEnysMSDgcD4eKKv05b51JyvBgXR3p74D96XdHjGt8IimfCmozp
5rmOcWNIgpUSZjRWS9uXEfGU6h1+qHH3DJHbW2ZyUvTJEf5+N3PXGrV189Q6j59x+GenRV4cUBn5
0gEuciohm2VvzuvGT0ncP5dHsCBKTZ2/7E7g0E2yocvdJbqNGcFh4BToydvmX/Kv1DHZdUJKxnRn
yxlJs4FO1LKdNcYlR7Hbey9ymYqTyrgcHSV8fUOCLNMVXevWC1y8SlGQHImo7nTU0H9V34nR7YUd
nfJCxvZsLEl72VxKI+ntlSFNIj3DwW0o2WXN0J5cfbOAy7OAZP19Wb3fX5wQgvmLwZKonCx6QKDN
T3DuroBlbKxAiO7XQcJhGWOnmHrRjShxbk7kYS9F01XjO2CN+mzaiPj4B2cFI58MN9BAC4Sktrqk
V0JZKgzePxlRV08dBV1VzO9dy/Bpry5uAoHZXGkdPiPS8OhLuf86toQclO3rjqa8J+aQcbB5rUxr
BL4wfGZzRlKof/sfW/Wf4DJmaFi2h92FxWdNPYgN+dBwt0a+L0WowQv+34c4Z3yrWvVHX5bochfq
Vf/607mrY5iY28hnIjicaNifQX5QLwvu4lWn5MCtm9btTQnI+JG5F8D16MztTGQSkIqQzA/q+gCj
0go92aNxbRGQbdSPde/hY7u1kAcZrEEeVnAyk3RE7rmUYevBUn/8rXjN672+QLcexzhGyihpLaky
knvyXvXIdfQWEmm+7+cvDq3Db5KF4ZnVn3MZLcdgAAdLb3NkS0guYLWyHE648aAn/uEY5HZ9HCdc
ETeZjYZZgtW+l0TXWj+qpTYkKkira0ufABFxLdXFVzhYgectas1XsKdQrTY1C6VLqZOPGp3YMr3l
a0z+JKZZv7741YfVKp/563MFXmthtlRIrnf71EAo/b1rEZVw3CY7hbq+cWrRnxchrBkDOkg8royB
9CCE4rNyJE/e3Uu2fYjNNX9bLS/0GB+4GTwvNGFkOSrA6OoPFtF4dbPYS3kMhDOX/BLCxfGlElV4
bcGMOJsRrxYBMTrw1Y6ax49+Ca69XYlv+9dTbhnYmVopAh0B5xdXDLmKdPeeQQZiBFDTJIwDJkfx
NhRgUnL9Zr4VUDaJdlAef9o13hvdmKLKu783i2mGL3X1Lnmsyyy1DBBMMh/GN9oe5B+JG2ikIMjJ
OzXTOueVOptuQuvX32Mh+2Nq7/OCSBGCVhK1zYhoWXqvNaUxb/nx3bA/u/4coNi6spnQ8HDBdPVt
hG0OJ5s1V4PcnWrKjzF74R9JgkEN/jQ0z+DvjZDX5m+KZ3X1U9Ak1LKRk6TwfJlkvoZ/G71mUwK/
1kLXobK+3bf0DQB0Ufm3MRpyqn35AgzXLK1uNdcM9RDlsIGMfofZIc4OE39Kxrihwe6VKDEzAMXJ
ApWuN3gyzkjehbmwYTlgW6zJS40ggzqaYfMOoJTfRptpAtLGxF/ep9ozAN/K3nO/GxhSUOywaJ5C
Yj53EcDYyu8xq4JEcKVjsI1EyOthnTZcvTVkjzIyc+M4KmjS9lBYOlORSyR1cWuvZ2861Zt7tQF+
FUtZflVEnPnShUguBgyNCGOaSZBiGpmkuwKpAmIHLu1M5W8mX6FgYmXgONu7+yY+Dtw+1mK6BsML
rHecLnZxR1xGhaBUMjjwfdCH6axOs/8YHkZJhrrJuyQuhI3L65gcZb9PmEeFz4rhYhMl+vy86xjG
28DvBhIsauQ+vto81xdMoBUZzxRKxTBygu047RJqagAgqzVWvtHS6WHoFn41IhWeZdngqXjcpIDE
qkzzzAC7wpeB8lG27Su1Wlw4j3+/a6g89A2k1PqoQ4DeqJC1mtL7CyUZ9m0gezZaOlluJQBHC0tX
cyM1bWc4xnDTG1yb85vz7+BO9LwFnMbekYnXfCMI+ka3ad6+KfTcSAutqY3kNfzDJmUJuNTgJpw8
Do49NtDLZWpXuBY0xpcgKMQOsDEFNcwwwRWweOKP2XcVJa20AwGNM9kFBs71+5ykEh9EHl1cPxbI
B0ZAVvxOGHRx+tyNjhqzscq8ZHDA9XxjVrFyLLq8zXUJonpm6bjQHPdGwQ+bedLRt+iXi7SaGdq5
JpPzr2MWVvF3rTbwNasJtpiUWcsct4vDGfr6L5v7YbMLMskV+KTme6JIj4ifSeBP9WbIk5X3sFzL
pjBq+VNksFFth4KcGX9QaRtHj6RnhqoK8GocxB3yn5RU0T3jLJl5TrZBvxfg7GNl+9ReBiWh43V5
u4SSP8qkjAYimJOLNscu2k3Vo+yTpd234JTr8ztL5JoX7vbW/ZNXi44aqzkTS13QeOM7nYmUZvlT
+7iYMMVZrlnbksth9QcVxmgUUBVmVrchjUUjEYI14jiQmtPmzwh18aa7VJ3zKStZaPEx4Mnrddb/
DnNrxzjuS8cUIBkF/4Sea37zEYA9Wn8tL5lre/MeaaiDGP43cZ/tRmifM1HxZaQ2WB2Ej9rEraRl
ZJmE85XfM1MtaVdP5Bwb3L4TzFe+HKo/5B9/6bWkh9+c/nVFpgDDvJRRrtzDOynreKTdxDMkIDNz
2Ud6MguDlHfjD7euOXzo3DFt6L0kDcg9b16nEbDASFJRsm1lM7ODxkUNcXj6nbc7Xz/SD5ZKEI+S
ByoRDvY+PRDB80sAfeL5lGdswxkzHmXJIsp8SqIcfqcxetxHOK2Av1+Epcsw1duEXOam3v40nl5T
OWJawJHx7hwNiw9X1ttBt5ctl8/mzx1+JqBXWPRV8Q25E7SRqGptqTrcjN+PBzptbJCcq5AzkN7n
+matYWL5BrnlLXWyoY7GCHvvwFvB90mqIPwCHVzij2AYwxp25i1iqFoW5TkbTtwve+SkPjzRu1dz
W47abNMlBqVARs+w1W23HmjoEFGYXq06uArhUyPaPeYmwNV8hrldZvLqTsWcBPzOzpa5oCGDEA6H
s7dewRMvpaxiCMPQi21cUwsGaiHbt57OVwRtlXFhEc6l0JOBYqPMkzYajUjkCcLlhknXBZCQmR06
rx1LJc7M66D0AGzikKKTwioYMDxYkgh9eyJZNnxYlUFOWG7ra6E6Z4vKWPpVN74PB/4xx4vDbdmX
8a6lqFTm7+veJT/3YIP4QtkRLyGmMVFDnjYOW+U8TNna9RebFVmcB+G2LwPDNEjANa3kuMkMz6eY
NZWomLjOE/R526GQtRH8bLpBnxF1fpcFJCbLQqYzt0k7JQMzBkDq3if9WRnew+Axmbe/02YKU5O8
m5FVVnWY1s10NT6fmFh4PReCYvUuAUZ4AMFowmXfcA7HDpL/q4vIEXG/NVSe+Sb5IbcGITOI+ql8
apV2IMEqr7Gk4K8PecGm5lKYoX2ioPABSTQRdL/B0r8pnHs6Db/fC6dGks3LEvfAYYkd0xfh9jDn
sNaJE+e2s0TzuxmsDfUqjUV1aRycjJxlU2sHtxNLDug0uixeBnyy4qVecTYaXaUykfpzYv3tJeGF
TPisOju8Om+vO2DMbGBXKXA3vDFGPhml9hScML0dMyGfimkz5o6Gst6IjQyuT5lmMB9iIZ3QHRsy
2z2LRrc+FmE0agB+2zNo9muMXx1v3qMfifZUWeg/eRhykclG+HztB+AINo7KpFevLzsH9TKU0QQx
u2IlSeRvk/2i2LeoCCHXp9/LOoevrpFu4dA/UGMJm4VG+3NPuLcdelzBjPYmQLyJNksovJgXaj7l
LpM1ldC6NDAoLN101cfnY5X1SLji7z6Sd/TTa7GyodjBETQ/Q8Qk83ptndQXbEKuk8yY/n/Zx09Z
gubCkvu1DW7YIuXp6YGM2FFmsOTn4MIm7WMuuMYnfii3dmsbKP4f5rlbOtHmm+2LH4d9I/9Jro27
ZMwRydQdV1bJhQ6lWYAxe2iMnp0u/xrx7uWMngkcXNwyFXggDEqI/tDDV3lXPXaNnZROF+eYJ1dt
ZawMZP37ifhZSqJsUa1EXrviuj7xx9broFHM2ozrRXdX2pWzkoVcJfOQGFl2T5Dqd8t44a+XRaAw
47KLDZtkN5MW8JVbuj4YHKz+cNIMz+Ms4hl2wpvtjLvDnBVrwtyKMp3zTc6hG2MzNZ/J/EARPXw9
F6/dbyu3ZKnMg3/Ynt4q7KPQ7E0IOV3cQfRppymfyvuOysFIqg8BgIaTxGxYPuVuXLZH/9Co9iky
ZSBUrG4woTjBdo3A6ZaDuWDy8bjElVVl5PihzLbZ6onmIVLtCNf9sDJ/IymqdHFWQcpNubeQKCPV
G3Qqe0DBZyIxQ0D7clXkLp2K2atrPW4pLj/6UEWLaOKILp1tXS1Q+p5D15KSHfgcGK7FGqQUmv/g
4htbtAKgLtpw/0xXOkdCJSbNNYpwuWewMh1PK0lizP+SPx4MIILZOa1g7rwlaT37Jdg4itqZS2gv
GcDK4t34IthGLo17xyEYBcttobanXDhbKL+1TE/iahjMXSt9/zdmIQJxWkUUM6t9q43WoqyqFCAy
AuK4u2a848+p0LFdJfN+EgBDGeeuhoGjK/iC1WqvLafgaDfAuC/atR9b4vK+zROp8DJ0K3M8Q2+g
gMQv5m6nxCiBtEceYcmJb3hmF0+UZ9rvpxk4HzM0Cs9x62HpZJ4ZWb5EkhIBbJ0oqIht57+0ctox
YZuUD9T/YV1cPIfM+9n1FVnRniEGugJj9ln0BzqCgVRS4fOBun4FOO9bcUYtwRyqwPmT8IqJiNUp
Qiru8ODFRy4Z0hHEDPtt6UOGYZWpFbVzKVI5OkrZz1d8LbLbxxzn0MqR0fB7KItZt+/FvW7Dy55F
bbDbHQ/weVnt3RlaGNp5zFwFs6O3O0K+Hp2gcX8qlx/4PTXO2YqmJJUMgKsxRfBXQIOTZEHW9Cdg
NuZYzZDgGCXbYnqYY4gyhxStHEj8kX/gI/AHEVoSe8eF5utFJBHr4Umye9t0Jo/YvjH9fqd33csI
uwAk5ffY0Zd4VlbSWx+eA9PGAHVkux3Ov7Im3mDrEtttinL7A7nGwXVNsWezQO5/R1u3GhQCyf06
1mD5BlMFe1bujmLBut8V3JJJcR2FjHkSfYYGCaS3Z7B5SSYkvEoa7bHUcOa7TkN4w/EkygY89R73
4cKsw7XoHjWlMQbhRcm7MOPy1utzhl3Yl/4y3ks8xiISUhbrppQlsQpH9TDp3yi4Xc8IkgUL1JkZ
AFDALXuMYTg6OMLrQGDw1ZPCeU5Hn/MpHdQE1mJMKvd08M3c7r1CE7TzS/d5VyXW6gc2EQ6IAmbE
Xic5mPzydfoIl53EocQqzFPEK/fCjm8XdfPSTtoZKczQClMK4uMChv+QBEMEJ6KdbkWIRUpIHR+t
siC6/iMK3R22yvbeVk/cZCuqsHchYohW9ZX1EEHKj1o/YYuM6665Gq4duLN5+Z2bOOYktgeJgoKN
W3FmRO+61NBDd5QF9acxGfGe9lFioPnJmXfTiftKRC4UqoGlUSATV/K1qr04gZDWcw0H6gGk+IU1
Lznk51TuIUXn2n18mF2aR7Dm6bdvachbxBF1W+dR409zgyej5erpQMDFOodmZ9IvrmBfx84oI33/
aEkhZhYUCPV4vX88l60hboXdHRTb2oeea8dQE4oDSAFyCK1sOdx3r6krD+Qvr+VD5uP1H85cNVKx
Z3GdEVkXCrAlSVNf97nZfAASe9W54mnFCxBzjytKyWpLkyX4eCHhEmo7z8rcq1NRGvrQ4NH1wrPg
OhNGigzBFIQoqcrfFPogoQknFX68Rx4gzvSjAcJc9vVrry0DXcW6cgvvymmYl8cbhTUYA9te9fZK
malW9n6fnoO3q8Xxd5ZUXandRsCm2ibdGNYW0meIr/7SRqbKj8KCyForA81VL7d5xzTnSXM893CV
EP1gUbdhMZB9+LgCmGWddMjTV3eHDXWqBQOkEoSAVuPUKUkrahAfGYr9i7AU312WymTG9GHY4UTj
IqMLukEidEKMGjYXNdH6J2zOcRKRl0nrVmauHzVcddALt9zIcj2eBQ5SZYwUq9L86uhonpEOeIpS
8eZ6ddUauGwp0thxAJxTgHyawdAz4Lo7uig8Gm0Lc9f5mE3eML09A2mQhCHE7sUmgTWk8XsV6lKG
AHrWSfjSk5rFEHLVd+slA7ocY54fpcc0m51RLcx3Mj/S61JvL1SBDI0pSyGZOtB4UmN69M6ZdaQ8
ZXlhV85UAMaohZjsJ47LWJqe38aNnUubyVRZ8+kUJbzxCEIRJhJ17yfG+FEazjh3kXn1ydrKOfhB
vq2tobFwarsKG27jjyxdMWtgYAOp9iibCX0uhhCotV8Qc1uXh4345tcve8IYXdxdbHNxP3lG3IHM
HVcMC4deexsw4huZFSwEDssw1BDruY9kCH3qCoxUkq7LKvtJ8tqy7AGUvgi0Fxcvz15IrAkzPlLM
laRjf6/HoP5V6Kc60dqaarT/TBVDw/kjxMokwzbyrrBKDKRc0CoyiJgRQV5u6/lG+uSuTe1DodMV
zaOeA789xXz3rHQpPsrVDnJ0n5RKdGnGSRHzHaxv9Qp9TRJMLjFFAZNLU4MbH6V7//f89ZOhXbiq
oaJzgXYt+Lm2UKdcJEP725z+HWV5rL4SuQOOjnRiy2Mp6ojS2zz/UbMY6WTVxQZb1kipozM14KGl
cnYm/i9qPc56858mqQ8sCjDJb/b5hDGrGxhgkvFXJ1tI6CS8dr550mG6FRSOrOpPLv6xrYHAPKct
17YBFujW1LqgPpbbGsAljHZq+A9zJYDl1s6u/yciY5A5nxSrUDps0hKGsjJaDoMzAukeESzePHd3
JGH8zEea0o9QUue+zpNNZr8lRdj6BjpbxMM430vRuHK5/QT14vJMT1Ld5ZYWG8EkIxMZnCQi0tKa
zrfsSVSwZR5MWBTCVh1s1EkBdTsu1qF9vicFd0Fe/M9YsirTuv7S0Ce9/BiZRxlOMzO33UAiOWA4
pmMIocK8R2dyN17y5DU1hYvUR9tx16/YeoN2XmzOi++N3aiEKfAMl8lp2tQ4QQDNfbeLy+gwOdwr
NJcHH19Fe2Y6WKDaCKefbBtiT1OIX6HV+VPt+Aek/VK69Vh0nYS+XDbgkzwjPqEwCrgTh5kbdMXr
f6TVHfKH9107cWyUqCUVinfEC1gpUqka7TRx74Q2VD0LPiPdom0JBGNRluLYeBbN54C/02sPL364
WBS873MshxWrrcrQhlD3pH10BkS0ukkwdWxyyTFH0fYH2C65InFw3QA9HMpgKbqV+fIWMH8zRNuI
Dq20AMyquA0m1T1Oe1vWEFemzWXDvclMtaRNJN/0ecb800/Uev8e6xKjnNkkhEkhmYg6mcTDdbcj
V8B5iChmq9/n7zV4/a3m/gEDybbne05MrqFzQ5ZlQInVurN0oX37A1j0gcv3aInuB3qprT54Pddu
z4XTTDbaH4dFm1G9tOyZhSJXXZrBEa16kuuBIqVx+PbC6A7o1OZ6cLR5gBJ08MZiOCfoGluvviX2
QkykFZsoPQvwBvbrDvU5BhM163TTGWHbxKzvMa0iUMm4fovdy/zmk4H4y7HAKkfoUGJtrjzQWdPG
yKib6jpIGEEGTaBnVV0vDZTKtYY53OG2Ear0HwyZ/Gq03p/IaRXAVrJ65DcyQWY+7tZ0QQBu1Q0G
lo3IOYdwrMOG6RQD2QZYHjjWq6eFxlxibSyvG4v0oxRI+iI1UeiaYtILkmxHrohjNiX7p0jSnM6S
NFMVBv5Fs5pwczlF77NIUrgUSS2CnwgQfVc/BHKjGKe/wq6PypcbCD7gP59hsZnyeUj4R0fKWQ0p
BtUPxhn1y1HJfTCVgo2q/lgv3CfgSJMAhwez4n0r6mRhNAJect9qagGuDObPw+NYA8r1kmPnCSzQ
n2mBxCDzgfTlx+b4uOtBhHs2M4+wXltCCm4sFJfdTlt0LHru2UpvGajD4uU8UTHOT3Asf9lOMa0f
Ih2WT+rYd/FKRNnigXAvHYEmDcHlxRHwZCExJoz4Ip59A7OodGHNCfClBAU6umm5b2MCdedg+/Ks
9hc7MMw8MW0IoTBXB07h30oyDkgrktBUnVGwZBNCI0raXG8II0gT7fBVoW2p06PvflyoMXiR266V
JXZOjqhoqxInq5iaUMGOW+gFSxU+SYFR0du06DGHSHEuO7iUIeLJTHjGdTMkn3hPx5e0UIM4tZRE
nDeTCQEzbOkjR4L8AaVELfTo+Wr7teL6aZne4Cf70SE1mtAxYFv99XtQXU5RU8Tpi+qHS2364A7M
fXunBf/SPWjj8zk0ipeMbBVit3aSSMZyQVHGgsAPFJTMmcCGERtxUMAbzr63fmbgjC7Uz71pevSw
9e+Q9YYH8XGBlwU/cvJeuiZ48IE3LRu5VCLQPj/a6/4YE/AuHYs9RDLs7eqgBkaSrVG5Xq6XO2qD
REjqkH19nS2quKOSJw0cVhXuHqVfVwPq9zfOeLe2VvWZzfVnSyctSFnkoZn2t6kxjXZDhjIvJzoj
iLhBMIdeJ/j0wKJ+Gq5plTBZ3ePRzQQEfRCFw5OIvY2GhrkBA5IuPaiy1NVgVK5SI1G6rkIpmBDI
3wjmHeKtwQdSmrPCnQDrd2QWNmtjfzuADbqrdWN0digdysg9vZaCc0q44VVq06/LjWJNi7d/7Kj9
ITzR1QDmvdVf3GXqBUWWaaDM94LE3RedCzgAd9QAFCtKza13bmS3+clm4c5vodqAkTdYR83alBsZ
K6jNkndM0ldkdPiYp3l3YJncTsfGqAE04J9KgArIk0WY5MejKCf1m0mq+YwfDYTHCtBp3hwBBxya
oraHVxOUBvxQF10qiEOuZQRs575HCQBsvCeTpmxTvS8xxBfHUhQ75Os+ajcZtJ5V04/CkaZUYeJX
xdY+A9Ba+fYeOllKR+lq4UbSyJ3ZLoWDmBmM5H1PvN/mm09w0biK9LlTMOg+QfBNivrJgONFzszW
5+WTWPQgpzWjb4l1VCHckfkc6D/r2Ipm8DLURNuIG5BDfpC8BHJH8PPH7Cr7cr6d19EmLAukM8sf
0ozDvve4B71u4YgbGX2SGaziHaX8caiTKU41LJPjkOtqY1ZLPOuT7KiZGujxh7+6YYLyp8SgrZy4
g32q2sYGGX1vDd1cMQS2+0AeEYBir/3Ydx5N75bW64SDDPOBiG+ZIVTT0jXmbsTSrduq/mNp/j5k
NpLpFvpQeNN9Sf9BJKkV6k6/+lyKT6F/qy6skocN94+GA9QuLP5sHciq7eVNZBdEj9DLET7Oj+Uh
gPohZ8VquesO1eJT4wvNBialicAOVuby6VpG837F/AFxq3tzAYAx1H9erk1zCq+gz6o4eBmFa6oC
vjJIbCoqhbJS/B3gStKPaFTRf1W7DtV7yzZdDPmmXa9vGJZZ+sgcT04TIaQluVu4mJnc5jyyzkKH
9lLvFA6AptpLP50Nal/FPnBHKiG15zdXwUsRFaMFwgMcSFpWKvx4SroZqa+jh/AoSxrWPatOTBzP
Yo/7KGmXdRDK+oUOGnTjmvhLkPrjmbT9oUGX9xV4jh4nYqhEQkhFCDvYdLvIShOMvl1N0PqgqP1K
WtWUtRCjhmahoGvTbXasLMMH6+UgQA4GoRJw4rPAOx54HjxctoCzV/ppM3qRSfIdB7HF9I0LqqEK
wcJxwplYiG2BL69O3ibg4IR3OPqhX0/3F7NGTXa5J6JjqxcdnHEEydxahicyiYOQqIrXgsUbr6m5
F3e7Gom6zNKkFlmjwrlpFTeWY5TJiUKQ5ZdCRmIK4ToZKGRqblDVsVdTYeKpAotNGK05Pf24DS/x
DYGMOCMtuT8jPqTtkRdhosss+cZspL92n1JHuZ9c7JduGsRTuQYCaGsb/yfuDrfJGggkRHw3jFhc
A8J4+5u9oXfcxyI+UCN8IFEZtPz7ybqPkY1Lfi/kY7pNu4tLcDUn/k64YvUnh8w1BANA20F5VhC1
QbIaRZetHqXrl7OjCOn8iQo6dOs/2RGpJsal9BoidQOIQsCKzUbAH9m45gmCom2sGv6BG9utTKTd
rg7Pzv6xpOVNBfNREz1pN+B4fq1e7ld/AJl5dWyVwWwCNDfP+JQgzp+W9vtj0BMFeM6omuNevadv
RYyQI8tjAvbRhLcIuuHrVmrUBrLVuLhP9Q3LSQbjVUKCfcWXbW5QVWzX5hwRjwcDQdmz3FkAnCX7
Qzfj3krqfSp5pvuGy8uCJW6SIyHp8V/rr0AbEKgkpGo0AsgoutTUe89mNrk3tPirHSz1ZOqeZXY/
9HM6HeJaIzR9y4GxhfBDN0pBDEqNAcJd5SEiTBS9i3PVaGmxOxvEUJ56uG0HN/WNl9H5DVBSIlhK
Kne5aNzn0WQHrKV1tu+QQNTVwiv4ESQqq3a7AiQbO9pL1P4/HytF0x8dGyKMHRcnUnhPnDHBFXly
mzNB4ggruCPUTo72e8+6PTjot7NJ53lUAoTm6FT/DRqOw1weCXjPAG8tLi68EAEVdEh8mpYoEKe9
33pE4HF71K9tRj5OKsqABVXCgPSrCdRtN/+NB26I9O1QIdJyxndf3lOTRqG7yWMshEUakQmTmo1d
XcIbOLKelYP3+hltTGVkYMcaJKR9tRK7JvsRYbhr67JnXsdkHGni94VsXlQ5PyhfKX4rJXc/rYJC
WBw3QUg+as1BFDqlJafb9b9o1QDW4L9QfjPPQH3+KrYPH8T4N9UxjOnGKwe1ddFU7j4NYvZzwJaF
NHk9750hTkrfu2x+ebNK5PTbcb6ldLJtZUq0R04pZB8NeXDZuDovkz9MPFTayIE/KTl3X9c9HEFC
rkLlml5d+FnzxKvZhIMh6UNiq1sbjZ4GHExujkYSxGST02aLASymCxHCLZEm4drLWkq9WK+MosFK
cxQ6c+bfkihsnAj9VGy+KdS4S+qEhahwZGMKPfKc7fN5n8xt9yIXXpja1sCXQIZHzSjcIM8nlzFS
UFwkX2wVtwQl/CFamG0+iL0DA0MzyfC2RSzAK9TVrdLLoyG8AlAj2ng07H9lAA658XfIZCtcqYjb
OJbJY5Ytl6drBto5xQtWtH7H8DbZ/SVPAmM661GQYDuzcpxWbl9DokQsjK5jc8hmziq3MoSJ8dUp
05V1SALXFpl9z6fi11V3am6qrhH9oAeLsrG/9OCYLqzZRRAcHtq8sllFSO/LRiL5TipAxMz36Pfu
sKqUhaVPR/6jOGHAfCK67mhdhOEu1STC95gFWwSZvSgq3vJOe+7lveiRNPHpB/ayonGQxsFVKrRw
kQ2ZOzv3YwmKWIElMagRx+tnU67lRBISvq7Y9bxYUtm5mzow/hEMPjGc2MWhYUFzfbdfGZP/MJxy
3r8uvSxxlHAYqHnzTVwLTwNaPEJUBddg4MSxGXnnV3cH3TP+GLPD9ague3kwqrvGn4jbDE2oObUU
4xs5ghhnTMtMOnMBpPSaQsUt2tl8sS3lIYTqoNHL68Ju3kHp5jj3eTJ1053CO4VkBbv9X7HY709o
+hh9KCWJSI7n7Abm/g+UFySxupoWgUD43zy+4ZdsD8OrOSrtuuSC7JaeoEURPLgdKXRwbp1umegl
omc+ERxyCRc9WoWFvyCa6AFVxs+rlw0gscP/GNh67L6Sph6r0YtPOPhQyZXTWjdBQdeVuwpJSXNG
0TRFpkaq7fd5jvNNWQCLa3IPuPznubgAdStwEOmFmikIyEtrMPZhm7NBZCZmtm2mBRmQJIW5TJ39
u/JZD/EMJtOM5JUVXpeCy+8o8S/kgE5yGx0WxbI5bwzA1EZ4eoC2gp4BuDrurjkfmLyv2+dl7f93
5FHlZvhv1asnl/YZNtkA9/6MT4d1gYcid7kgaIPC8Q2nkWXNtCqBY2AHnZeiysJuaIK7t7bsNzFz
6FPcgM7DYxxSu5TKU8SrxZeFVwiJX+MkSWPuF6Zz/BJeZFdx8t34GRXGjGpauoItaDDOUQ3OZ4n0
TNMv486yd0x6JUOHqVRc92UZVgUm7YuLjUWLYtsEvg+pc0bNcPcI3VIBLTDAz6qlTU1L4wWfA9s+
pCVyH4HS2+BshlnKVE1q1LUgDR2kwkQsDg20a+mUW6dpWBoGid+LT2ocsuG+r4p46sTA5+UnvdGr
8u8hcWrjrmKfBRQM0G++FNuj56bDVBj/tWtoz4f39HYzISTjYk87Lo9UckMLlDP0enUMUetriDK8
B5jSOECkHO56aQAt8t6BdVsWeJwi72Yg/NAdNmNiAnyut8C6T9JU6qwwsApNThBu9K+MZAzxKGx9
8eGOR0PGGTfbu8N/VLf3/MFbxcmx+FLF6Nobvct00Fs+HUv434pkbGegOT/e2BbqX1PjpteknbR/
iTzupz77f/C5N7sg4o/RvxvSyKRrBTYrPkzWdh646ht8A65TdNfG/ucAPlv+e+hl0eQpDblL3vWZ
uj4yYAO2t62fsE6DMmGkS5ALSI+hzmAbrNChMVmS6wbjC08pRHGuwpML2Rbk5NMk86p8fGmyFYMQ
EYcN2RJ2m9v4WhAgYCsim8YygrEyL4oKpPlDCM3R0ZJP78RHCvUsQ8aFBp/1w7wlURWWPM4va2yw
PBltrIdFyg491zPCcqMXw3nKyca9+KXCXnNSamdv5kMiEgiobjpennHeFX95Vt+isWCbqHJ7KClg
MQ3kGpGiHpOP5ob7Wn9t41+1bCwad319fh5z53DTRXZy4w8cUEs5m+ih2dK26EtkpX0VnyJP6iyd
fhqgbz0ZgpPIB8hbzgv2vMDZZorw5GVa77I6Rc8fKsXh4PId+82mFQ+Qwx4YlanSVlf2QHWZ2KB0
da7l8Uda03zGfpTcpWAn3RU5essHO/2oBKVjAw47X2A8Pzs08xYHPhQr2Qi83E9bx1T5dnWsCcRk
d4AdaxV0G7pl8NILCJElLLbcIrJVhAPphhzX1ebzKb1tbQNh3CCvIh1yF6MqGWw8anbTl7tXZIkf
5jyvbi06sOv23xd5L/0DYyEBkor8VQNgrztCTqZg27UQUrwzJ3teGkaBhMsiAWsXwrDK90FC79Ew
r1mU9Z+e5o+xydwgDd0sBmrIxKRyfCP60cp1TSpCQXEEa/DtYCack30i8zachqGMwzDFdLaAOsqJ
2omCmZpqL5CdZuRXo4yKX9bkEjhee76SVJUmykzjAXD9qPJJrJIKDxdrte8FSAAVrgW486DGqwnQ
wDzi1lsZG72QnyZytN9f+IyrgFD1cpiD87/3RZlZp1VGppJIoPEw1Wtlco6teub6NK+osPTGn+vV
ZlfMLAKudxuv6oYTlSK5LiRTxk1hZ6hcIv5UWN6wRvoyRGvLA8DxxG1w2BS4GInPaoxocVQ3c2F+
d6tEsjioaNKsO5h87j1G74rl+eB02LPWMMdDWbTakV1ateF2t8q3+khnWd4zJ8/Qvpcvg7sFgeNd
cPy+DhI+6hPNWQYpfmlF6WK1PReDEDobYqBBKkWhl70wmhujKKphilN91Y5nhXgaq4DELZXLZODN
DF/H/6eFUilTk/he/402FU5/NgLN9x+9QlYRqNFpLeohoveOMow/xku6fRuapuaXskCgrTYOvvWk
vIkT/48yLsMXRX/cmIFSAq+NaMES/FVY0E53d19rvNLD4wtNGiYCvodx7G0Bz4KV9BooQpLBDXh1
JU7QIFSWbiw3r8YEghzx/rkGAnbwmSg3Wt0TwUbjXXhrK14SPuXgK77Kp3FHgk4mex8jLWJ3Gknr
upowzE/0jUBkkgdO9vpYB/s8SKX/qJj3VOPaXdD1VJ4r9DoyA6Ici7d02QFBN61PliHBdysMz5Nf
a68eVr1S3gL7bKMU4+3Oy+Tz3F1DZlB8QYJzLF7kPSNHs812RjdRBlycluvzafioc9iyLz00/V0A
/D5TDuSKzE7BJ/s6Ah/aSjPRHm6XTf6eE74ulYS5wo+WS7zitfnoTInixSbp8v24EVX8FZtI1JtA
DyQ8H/D+pXfZy5QTsI5nrfzlnUua0WJmY5Me3qPCMNjUA3d8YDc6uze4VYRe46enooKgojwSgIA3
kbXdhHOVztgoPz3lih3d8TOLc6lJ938OH7GjIn+14agkZby9rh1gvorBAwQgKeStN7y+IivujdFG
6Vho+3bMXI2QUYX5mqOtGs4RrddB9ZGLbo3HJODIVx5KMy6VWV9ankwnEPqJ9ym2OuKLcObCel13
3mWotIfzsASue7lzMjBHDBa9cfnnz/hGFW7RzimW4a7SGuLqI0Sh3Ry8XiJTA7sS3nTY3DXWNkKT
6SVxMgXv4LNYBNNDCfhNIwKVkYvAPksqTSk3Ld4pWFMEPkCP71834OQnB7IyRKnQ5Zt6bsUJITG0
uNCRYmA4Eb+OBBOMh/khWSPI0cWsDwc6TP/MDLmB2toIrGNlXAUIMPdZJOK2xTPvdzGo8VCBYYaK
zbVDXRV6r0GAjIlfdRY/Xzg0aSyaEF1WBQzAU+yFn8kz9KSch2Z2SbMsAuigVW6PjeGmrE+YwGXB
WGbdKdaV71PPLEZB9RHhuPFiB3xhQqecz7aeCKWX8chAf2iqEY+t3qyCsmt9yEzKlZKvjG0IblDL
9QLjDSrqf4gU4LwuiNff7Cv0ojJzb6EyMief3pq6IdVasTM6hfgL35CKYRqAVXudSIWTHlhoQQD5
jyw2rQvjer803LG0Gl6/cx3x+wyqBFAtgAvYxPAaPj9EX93orSr1DrVP8QSJm6l/pdChluCAM6yq
/eYp2A8oZThnERg2xjPxSzuwRfqplV2xA2iJp9+aZ2dmuNznkWWBcxzyc7v9Z6IcKgKGCdXfpodS
vgRdI3xjmPEiozdBeX9CDJZ7zs7bq3SiVnN1Jv8RleRqyuwj+7OcqknROi4BN55A/79iDumv8H8X
B0Lzkoe9ozC++o/+9IRhA2VOBRUkU186yVAT4RL2yCcLTtQ9gqRQNX/X4M0QFX73yG9hCdJ3Rydc
/BsgNMIf2SFhZ5RvkFqXwUIRaNBtdCEHPXv0FpcSqmQ0dmt1GCvZ4hpSBa3fBQpSK4IZs95fptqX
HSfynfzH40A9ArY6HrorHPd+rR/YKh0n5K8QT1oOvz9P49UsvK63l+JiDvKaiuiCL9AGN7HV+qtt
zo+NBK+DBQDB8d5T8buDIwTBN6Mk6SuvGt4yv1zV3LSRNZ9NS8Int2BxSKjBsgreQMV2Dswkz2Ba
buTVvIETxbyu9EL6BLqNVJY8m55PCFfFJvwIR5No1twktgRXfhdjWObciZOj/01bP67o5yYlMg8v
lE+wPvICFmkgjGInZ6xQOFmWiWzgkUZOzt+nsDvO3IalAUZMC4jvhjuJyWku00JbmKrtDSXWUIl2
u6Y68NKsgShMJcEvo/nRZtl6BOVoehBqt57r+uQswjZw/B2wRGpXNpnIlJfidEeHaRiqD+yumfvE
r7trtTbbWf+9JiFvNr0BriMW93Y/PdZ7vmHV2xYeIb4v87vsgb2HkwCa+I0dsNnR7yXkA1Z/S6Hr
+Yj6rjPBangB560FMYIEiYAwsGOze5QZlWqpI8x6EeZvtRiXcHtjCrtEP1NWUIr8VhA8pUgJ0JPW
FY8HVxeajPWir9gnTOuhgA1WL6Xjtj5MedrdDeh08vr9Ijr8hOQcGHK+TLrFgHHz15YGOuYtpR4S
RlOvrDFLFyT5sDlJxcaGWJ+99161fDtoLk8Vxz93HHU0gnr6GLhhxaxTOdo/I+N66B+QAkvgGhSY
lK0F3EMomp+H4N5HqI3cciyFsUYDx9l7AVFuYhor33noell4OsFw0Txte2Ug2+80dWFGYL3L2TFb
E7pFrvrD/IAdSqlOdCphc7M5wKMibQMs9fOJ3q8nuqObbnOi2+Zx0e5I4tRNCEfxu4ujtPH4eGlY
zWc2CMD2S6aBXnmaJvyadF7YH6LupiUwgB2f7IEeUwDDXuafaMO9cy+dkb1RcW5bvrxmWuNIVjoF
SSbVyQ2yp5daTGnq3EsRS97fkvGn3KclxsfjW4wVbdIJMzNsKI1aDwYDVkyO5idf0OwBa4nob3xQ
J/OPBCK48e2wOuK2hoTvaxuRr+uoEK45TkxNAKxQNe+lRS+jhnBM1g1zPxNt8IrKZKDeywHy6zlI
Xaq7FueSGdCx4Pnu+ypyE92zeWnzkPD2ho2iCLkpCc4Adbu6O/TO5F2adjVZQeGCQw9YciuE5EoQ
hpZrGS9RkM/YocHt3t2JTGq/I63+D/bn9Q8bAMgaLbuCS4zDVihryCj0qbzx6FWXIdn73vyqBKFq
RJE9JFQpUne7a14oo9W7d9cIOWvzZchbJz9rARZ55nDJ9nvNON7o1Za3JfOsG9MkfhdyYJAeD+la
uby3IZtxw+kF/YgTLe/UInzV+PrCnkppZXaBKvVBDRxpHpULfc9P/p/owXyz0qm8+k8zJ6qweXzt
6eY8TXkyXLYe1EyLpeZL6DWhzE2bx0bZTLZdooqnSEb1SOxlww7cpgR4IA15peWL86F1FlPxZNaD
haZYgUefnzYf5gA0a8CX9+wQ9gyZmEzg1fWy4J07ZkUGlYzrBsVB5zqh6wZkC3BNYx7QnRdcaR/F
4OcRi+WdIBWIEga2QeidklcDgROt05S2UR889/swQ8TQwzgngn1xVpL/dun+NgFpxRvZx84OF8So
tAn37MTizx3LfGf3UFPBaPcJSmq8+IfG2Oc9d2uxRz5cjbcO4N2BK4gR8q3bz07QQiNzWYVhvaQe
07kLjtNpcP8Br35MKbOq6ZyLvX/t50fWueRfYZYWCtDnQsJcBCNEZaXOn4hEDm8J4cn7DFcsU0xE
o0H+8XKkp8VsT1kaHvE7HnzRRQkHxlfosk64j55fdcMGJaQK+4frPKddv0+NEgOCSUKRo88HDv9O
OWlX76KKvjufNB4bdBpQuQO0ubR+HF2lzR9Hx6sMue0iLWltXk/axkdrEtbTtA726p9ep2yYrbI1
x/YlFCH1mV4h0hgq9RO9M7ykJaagySkuXe+Kfg88QGNX81c1GoaT7D1Jy8dC8SWOKvhlraqzsRVQ
KzjULNB2u3N9EW6/hxKSFBWYosnYI1q2BTjrSaYyX73ngRUF85rTt3ro3rKULCZbJUcuOvOs57s8
YrBHiaCGVs2gz0+VH5iDnHPo7P5qh3APMCxZ1nv3fEe9F9W5sQ2DftJMEPYxIacFpASJPsU+fJqd
ix8QSd8XBPZlgG8Z7V0kuA2leIi3QwpFNlt6OKDsjgOP0dUBZFWA4Xtz9jsbW7kGvnO73uZqY5Hk
qGkIO8OE++dEGwKWB11nKMxsUUVxkPKwXPn9MgeBs4AhQwYUFQgyyCVT6N/ZiJc/YdMhNvTV1FlX
3D90zLluvCnEBdKo41T5jDb87ZW+oQFg2v/ZA32T/ii4WdGumENbmfbEjiSSFj1iOGh43Xj96Vp/
LyhK7nJgWbJrqY8XuKmrd3t0vXsr+HMKTxPEdciAf1I/twawT3n9+QUbg/nms3+9BYuMtF25696y
WaAxKOQ3liGDiyzLOEOFpbp6HKZZO0Ac1Um7UlvidFYIYQve8dJEIAyulPR2jJDJ/cEgKOVxJ9Xl
0JNGA1sKFQ/Be8b5MZGgCVzqGrUkChyA6dwHy0CYCBoKADqP8ILPulODkm/jGv1mrgSMXX/vDdYz
y9qe6KtL+SW2lqxjYeelHXX/CHl61g4DrW74Wre16pO1rY63CfTO+KR0BPOLhgQHB7l+1qLOd3YM
H5E7pOHSh0A4YdfU8ZYGPRO+EujoAfasVsUjQAW0rdRhTa7UjiUAwN/ShK6Vw69zGLAOeeWIgWzj
XZ4+krbiMRwCBysVVgPxaYvuHv8KGZgLcDptiGSi12knHfmHMaXAW6QGbkCS0624owXetTYXPmm7
W6X9M1TwfhmodMt8xmPAPxBy5q97eQuF3RysFRp9BDKTrGIZj0VoNTke+mRlCK+7vokZp7Rs5ydz
1VSUzzL0mqAbxymtQsxyL5clM3vHmm95bFLVEbHkC0L1wYZYm7+SAO2xVRHvVLnmQVKoe1QjMs39
E4pDAAuzMe/3npgY0qS3kSLm7NqYfA9PEkQlikyND94eC1gEgdxXo+6R8nqxcm10dp5AoMK/UFYq
qJPrPWn2yXU4OOeNLq/7hlvqlu/LbIKBhvtJwEvCO+MhALRDWoAg9E6GMi5tPrx59zd8ac59KdJc
kjZsqDiTKeEvqPgrEfzrIGktWdXRmuMpjhDMpMO4gygyd8iU4ROzwYyOQTsrdjByUJzqzK8AO5Mk
J0nZswpkQzMV3PNTJzt8OkkFqom8CVVdLrlf1iH0eU6v3CkCutF8vircP070bsmWQ0pUuxiMEsIe
AFP5EJ9hwkigSOPgghl/62QCUuL/MVk5A1O0MroqXjfzuD4QUPs6R2DBRH4XvWcujx/Uxvu+3KLi
+52gjyIZUH+546MpYP/1dGJIcDIkPzG/A7MyNMAUN8fdgrERWj2xRiT9pXc9d6XqH0NntFN4klQ7
4lf0dn79OxzTe5n4UuUuRdRLWyFfMs24aSefYo4wdZKkDalyfjHUOOJhUAFySXeYKi3mc3TATteh
qcjIQ43YJvjSADsxlkFY1/rQTNldMLoo+rplP6XdKHLrGcLSQzOZCIJAHfXr3ZkVA9aQL6OB9BKf
W8yQqvqcYwNBsJ724fB54pVLyGBqw+fcLvDFWLHBclN5DNGXE+UuoZuVOydAk5vC37nGI6khuWCH
rkDyZOHHu+1RjI0vKvuy4jLStfn2q40Tj3TVAI4lxlHXkbpaaToFdVVftkZNOkdVZ477UHwYMAzd
2K4tqGIRDKZq2W13KZCV9PbVpQVW8uXZLs+YU6vCrWY/kPrLZBgs0H0m6Z04X2wIi/uJ2eD6/ntK
j3nOVheaBjJq7NayP+Zq/1Gn94Spu6xHIRVNQXifLHTyHVv/yC3yhjDVvYdyUv78g6rSz4T6gGmz
Mo2DDlE/DlWjCZ8TR5kKzhpa1wv9PEge+6kWqEZCDC6otJnIpKJbJhzmPgudRk1i/zaRrH2yHqte
BH8JqPso9Er6VjumbzsXAcBtrjm2vKOKaC75r1yKly5w27tuGMO4OG3AZyiKwpnKUygY9Y4Hk9+V
QNm8jyS2KE5TyyCWlQ08dAV+Ha9HyEm/SXucvNC9W7+A9i9p+DVyTGqcawq+D3557ExZ4M/lqw8Y
n9AbqRaEm1y1qJ6RAs8PkeL3Eef77pe9TEPfkvFIN4iJJ0PE/GmrU4jC2ZMmc88vRdvD6T/HOuAa
nz8W9+UV8YDvHGiMYAwX3Q9jl2AxXslfZuwDMHp1ao0qOFY8QSu4bv84xC3gE1CnSx+eN1uvkr9q
RiM3iguEPsyrcQZY5AM4XPZ9ndFB2SxmCjFyFLbbLdv3hkIRWRb09SVDMt0ewdMpyEWyX2eckWKX
+NM3T9V1KvG8P5SVszEoBzwWl+pquZzShdHsjv3W7G1oTaZjqPtx5fwV3hdaroaLt5YRpD5xZqmR
LZ/vG/jYGuRB4H0KeQis8ihNBlXBrsWXYvGHglczkfkQ04j7DTeJbH4rC0nluB0uP4ZA9kU1bfZl
cTdXbjcdiIPQQR6nRHRoF5De3mVcSXMTdNIZBaTzyBM1kgMJxckXBr6aXu5gGlkqfEZmivZT2knp
gw87pt8+ZMznzyiaJQCAxJALC74SudVIIR/YGm41bSvRvmPjhUsXalMsE7y2Vg2jhwmXuRAkxjU2
bqz8npfuzOzWcrRDGNPviuDClOtd0MCHMhGAttJh+liphLByScbCNKyi77J5d3Qmu1O4RaWIE3e5
9VP0JO7q6unX5qQ2lFgG4GaKCTeQL0SKsEKHQZwq3iluArVDs4iqkFAWB5FTy9Ofbiv5br4tPMnH
0KH6WibVRuhATE6I5dUjFnVp3vc4HztmCw1/RCsB3S+5FvxLUDuUcr57Cb/jJbk8BUwqzb9SpLZ3
ItEHc7sekloEET2JXGdPfeH7roXErTRBxUNeq5Fltbg6y63hirEHPmY0P5sz9zDAuAlIwAxgrOoZ
J+J+4T2C6PJeRe7oWe6O4tO/0Ny4hE8ZWJ8m+s1ePuo/98ItZpRfqY0jHqSM3DpWuueM/HOLLfbo
4gqNrXKgWK1IJFeLM4wuT3V+baxmpywA5RNE4/Vs3qcFA7hc81rVc6IQS+TCqa4qpvOAqnVFaEzG
86jk4K2ZjF9w+3zUonVEyYkfNsPSB2hyxr1gj+E7Q2B57PVScbFjlv34ubFB/7UL72YJEntLMK3Q
8dgxBpY1A2JfWMiTgJXiOGxHnxtYTEVv2fSsTgrHSK/fuT+827BKxAgbwXz2wnnU9Uks3nhiiDS1
Fbo/qGKNXAAgYZyiad+4kOKtWXjHG4lee3VO2MFAziUgEvCJD1KVoQ43IgeIIGI3BQhKS2DoJKd+
P18kv6qAer0HIk7o6xdGlXebQAEhgTZZ2YTsyzxe339wDP982V+DsqrKS8Tksn/r56rftNswIY03
8KXCP5oY9FIPBfTcc1YRWzzC+887ICZM5fmWFeSAxiSdHwjRSOMCKr0cnTou7TO0rVdTShBEPMmv
5S/yJPLVUoxCAdvbsL9D0nh7srVSmVtGD7XCHMKspZjQDVwn8uHUYpc4h/yz8v9S1g9HBhbVYL8q
obVvXDFIvHagRx4ohD+Q/kSiSD0RIzI5MT8w0FXamOwFTSSkidRsHXBNCeoC395mqnQyfElZoqtR
EVpjLIjX2X5kZf+LymsnsgLqetlTBVi8MINJRugXMkcJQxSMuGN3h6gMk7cn4uZ+GGMer+SZBl2Z
OpuA1dhwRFzck9uMrq+xs0O7uHLz+rk0VUF0o+MJYfeQu/eeFdvErjzfYGi8HoZVFr66pawGMlFr
MmfsKcDLNJ/Ha86VYMOewGx/JmzEeEQhQ8c7vRvkAciB8ILPHJsUK2SgxCMf/Ms35GlntN/zIYbY
hRHQMVhW3xL0yyWPw0TA7M5Gp5ka0ggJFvIm153u4iIUXzJXiBZxchB0f7QH4fLUfNbNG+wfaXE+
1kwgVwfU+fiXioKCX06I5Ln6jWomvulrkh+06tMtfqLSreS2IPmaKOST+fpTTtZ6Pm/eSiTf1Ge3
aHhO6IsjCB4Mht5OmnvZxqPNA+06D2kxDS1/oQ+ya741BLr91LiTdSLvq0achJL2y9SCjqc9Fku1
o90+dnkuwqepYzaXWSTjr7kyWLZF0KYHPod6Ekfbe+JaRVNA2kUWQlrpvcmrHqHdjSCHQjSMJqfQ
R3VHQVov5cID6vLh2AzBYtRdHXJ2aGGWE24VIonYo0CwOy46lswgyM3xAKZWy6WZI8OIBXjYpvhz
0PFc5iBfjP3EfNNit/Gixp1d+1l9/5I0/FuQpck6mvSeNFLF13GpIcWjKp8Hio7VDj3eLVtXvD23
3I9xt1/z3ZbDAR7k8bqxd2awQoQDtBGHmSNcUOIYu8I49wE3Ed30j39ZZdMbUIvhubbc/BMhrOHG
rm7Wx7U0SF0K8+RVi+IkYVUwdQREXHPlu0FmSs22bE/9VpZX78nnGa/ILeEU1gD1MU7x4TE2F9vI
z4yHjO02ARStLGFCVuqGJt7b/Cz7+6UFzadz0nd+YC6tVliRrMeTJxYTLdii27NM+bozImfiyutB
GHVKPoWmwuuLBUA5K+jwZ6fZudaymOlxlxjParW0kpUxtzg2HvdCB5rhaZbtxubRGo7l+LdMkZKJ
/07/Fuly8eUrCqyqK/zPDg3h20RHbKSA4od2XUnApwuan8DjuKMNQJHKPT53N9HEcEu/xU3E8U7W
AIKWDBk+AzzLC1pCa+RSb5QaiZ/zKeyrnFysSL6Ozwvd0Moe4EXMQgCduBDS4ln7dzmy+OrQcH7A
GtCel2z4oEh99IW8T+UHNCpXxykaO6HUtl9RG+I0ytm3axfUwA1pHqEppkqAo28442QbAQq/4MXY
rQ46zdoBJKtuhNCfkm3ZAiuD7SzHL1QRtUr9qSYTs95FPjKLoEY0/rz4L42Q8u0ipDKdtA1FBEWN
j2CCvYg5VNcaZhIbQNOaUzI35kQ5qvmnLxuhRD+SGOQJkV/ZAUAQnSRs19TDmtgRObBFMnG+mXbG
M/28iE1pdqJeIPgST6zQDraMZJ43mpuiKX/kAtA5Ea0u/wEMw69mQpymXrkupXHFdr9kOcnkKh8+
hH1f8VinZI/5iYuN5BHVvnNI5s4Ed4c7+ls2x2B2jXkTYUxgZKsTeiSQp4+E7WP06avHbVCuiaAm
2O9J+qUhHVcZGvyUNw1tjs8ZvzbZ7ju+SVJcuFb0Ot6W8Fh4sIllBxffE3RW47RpjhRtN1EkEJdu
qoVXRFooJdbxeiMF36Hf1fxhcsXb6NkxdeRQ3ux+ytIeaKgP2FbhG3i4K8y7jH+HDZoS1cIO98Rc
9d9MzdwDjMV2IHwornE8DuOaByvUbQu3jkyNZGJuOEjZUws94UEMNb1tCyK7xzFjW1A8au/axVZj
Kc0ymvM4gaXFUxKLWsCMksYkC91BxsNk0EfcNTfovSTE6hYkVSZ0Y0Zli265lTNxT5swShlYaFLk
0vkeSlxigzEM+YoEw25kGvsWFQmhFc5+SQor6oFKN/XzjXYaKgtNO4rmPpxVY7X7sqZfU2XJgFo8
/iIQb19syQ9aJO+yWPMLpdtQXE8QOfZnPDKf33SNZ2Jd615Lb9wbqXJd/J28fqYaCEnvdb9mnfXh
bYSDlj25jn3PFU2THeinX5NbnZwHuJVkr69F1ppJ8ZSP03ow/DAw7q0K1j5LUWlTVumC2+aFbbFY
oKw/0zXfl9DIxWsSr55mDgzmJKR0dkKmmWjDPX4emirrut+kwGBGC0FKJWbT1fYIzCk2DrXyKDXO
1OzYAnjXQWrAIudtpUgX+ZeJZX22ZyUHb3T1d+M3krXveSqF/+XL+4jNLhrUjvapkU0BMwRljy2S
usrkn/R994kezvHFs+HpI8UrazYSqcBVtOMGaAtSBSYwjGRYuvuMq5cxnYfUGHQxG5k8r/zhNGBD
swHGKN057KwAr7fMudPHOGlhq02MDbfFfQph9wKJQvXaP3e7W+qZ3p5WBnDGNDTpUc+Yl0819leN
F2ylRBbGe4iAbkXg/Lq2VQG8Q8rOKGoNOrODSj4S65D34QouldEUKbEhW+MGaSiPqtRs1wtA56l6
Nx5ebJ5sRq4ZGujMQR6RkM6VDraX9TPv/e66Jk9R2/fHNz7HSkLi08zBkBzC6TXJWXkSaYT3t/Ws
vUCw/0hqNXCEOY1qlPyPlAK8xDwe8N6A3vyyf7XwSZ8B8psvXmZ7Y1ejXbh6bmu28hGFC15RRZ86
tjFSNEd9ILPT0BlDxiv7KRQyUPuMu54FMT8Ih+ZcQUIwB9tgsNeWzzbIoLdaHb9KYuATjWOkO75J
ItUD16CcG2W3386KPw8NWMRUHaPbp1Voe6jyxIN3Sz9x5Mb3iiJK99w/t1TDdIVmV72QRhkvvi3K
OkHFkxM23pC/E/awuKAC24Ib5bJ97DobJeAOOqCHCzlGFpWEE2QcBWHpdYEYFUMc7ZcTeIk+DwAh
jGVjuPZzf7wJa9P6jMdxNzl0IQp310GXQ48FriBJI1nmRp1e2bXjgnY27qIaOfEXxRoosMnAQPJR
XZuK/GuwO/NyBZoKrjxkX8EqsZ8imw71CdQrjuXhh4Mrxf/oBOd9Q5jUBG0ftqQwv7aGEvq5v0Dd
n/3kwouaCMI6Ysk2qqKeuTfDenmeLspwQr2r8BeMoCSGEMUDreKBhQzvrbh9XrZMVy8+GoJHbhjJ
KiQnGl/SgA5gQGYuNfVSuDbrh3HA3RwXcg2zpgs9hJLKq6lwD7NB8wmwUY8mULZpVOiSBqX+OGg3
3emPWMFOU3KvUw445LXAkxo1KBPiTZ8qB0K4A+iu/0vqKTVYURKxFNrn88NYjKrQvgxCXRRRVXXK
G/+bNqT5xn50tS1j2PGyalQObMVG55mJAI1WM8gfNXM7zjMDIC3yXZV/0rdzvtktSfCe6H477H0e
TtwCS0DkKoWP2qpDhTkztg2+vr0P45agdO1Azkif36+/Sdyld63c06UeMUGQ3aKz2oHLjcfl0XI+
k9rB5mm+eT9FezKdmE7DXgsYZJRLyAbzPO+nGIWylehfFGTtISZj+aTVm2azIOg7hKYTPC2Pqt58
U41pRfkpYEjIYLrKghl9YOWQA2iC07D6MzywRNfx6/n05bdyhWe4g6wlzDvhFaXCNo0ZbgiSKeJ5
bPrtupFGcSsMIEro2f5/qMUtG+Tey8nbC+miMec/9w50fvZWoyfsEXokjXnSHnnXiD0YOfXtcyw+
TPXB1WoQXv0l/mX5tkAnBduFDsKva5AZrrxGdhSfg7J/Fjy9T2Xlk6WpofJsGf2Do34faJrYDpz/
+Hqprh5rfVNLJ2pg9rbf5ZcTC9A2PKtZriA103Fc4SjDYOphsJTAJHG/vDBhFdKWCUbkwx77f1t0
E+VovhyUQOXvX7S0S5Ds0vh26CrT4predmk1Kmo3Xjw/BTBQO0/ZOxJQusCnxz1RmOMsJt+NzRzm
+MVwvXr1TC12b1i8bc1BBaklcapMszB5WBCgHB+qmtThedUPnyssgheDDiOe9zYxfGe99sALsZt5
cED79qGExyTJ3XYlV+Md6TrwMzFaAPc15bHRhwlppCgt3PwN7QQgqeBzWuTED8EAJla+e+qb34dO
dgCM7bf2dIPtBA6RRUuY2n5CPeSyHjojbeUGq6a79JogGGfDOMS4hcEmgrKNG2gnh2i9n5YAcR2p
44/ggWyCaha9/sS1gUt2/wt3nceMr+STvjNnVAGpmSZxbfk4Ccju+GmNmRsHt/uYuksXhDUA5LlS
Y5hSbqPeoTrL24MzyZ25fp/iXQOY+SSMe1gPQvVKSEJ25oRpe6HF4Y9hRkrxhE1f5JKgvf3+3Bo0
5BT8XKW4tOBtI7+uhQlIpl/Cx4W6ZbXtVJr3oRvbfo3JKWyB+oHV6YW89h5jIMa4ixVL/gy49d0K
LrimJBLcMo2iFMcrMJrMF0tgGDPznWn5uhfmdTfFLMVp0+QM3T9FtJefYFFuzETnBy81Euq1UKXe
wCCyAK1Te/35gPo5Chph1x4aFtyjL6btPIMm7ckCj5bkO/ajfbviPp8H/wZJDQLFXNVLlO+K0K4W
aBZNBidxL2hBSsefn/lC1Bkj6/suqS2bVJSE7Birf2Gr0Qr2DfMZx/nppzg5huPGntKp8XluOfrr
ibUaGLaUnNri1C8+60tTLROfDg7qqexwkC2rAQk4xp7I9m5og+nhYEONjtEIqJ6NN54KC2It1clU
k4m/RbvAPEZpNNX0JNWGSNjrmM6bhePd6/AbsqSIpTW2MuThCR5p6pZvH8xKnzNEveLPyxO1QVIT
bhdv785dJGeFz1jR/hW07MHVf1O0ElF4uablnLcFVR09P4G+J+yJKoRpbaJWQvGsLrRmg8X57pnD
0U2DjE99baCgAU7cucvPdWA2RnInlcrkiB/5VzJgg9AyiefcFcuNiITBN0f25++vLlHlF2IUoJ8m
4zF788leVBeAf2dfMNymtJvJlxZm+x4v+KxT2AY0sqKRWO78QGInMDoqr3LVQ38mipjsacL8AYnE
WGAuigIKiuuVgfhz0IQZzxBHl9Yc5jAOM47j1wi11Pel1Not1P126V4CJn9tu5eVrQyMpFQqBPVa
bb4VK3R5XTc51PGwoRr9FarWetpKjNZU9oVzEZhTHhYeqz10thFyh8LAZ523tmP+eYqA1p326QFh
gSQleMTPZlSx2TrHhGFFa/kMcdOmXlVboc5jw9/L2WwT8/E5Bcn1l1L4yYAJKmy/3VcBr1it6eIl
81CBkfVr0ZAGCq4njKtvZqIkwlWQagWI877ISjO1nTBVUGIqQCNFmPcex45Zj3evchy+Lao7hDeG
8dPsetwarPtP0YW4mePVoLU0iwqT9t8bkIRBmczd8w+YcBqFl8kgquGrZsDgtWT8Ehy5aQ+ojR3x
r9rUx5VyFm1VaBH8SyVA73eU9OZyxL+uzL+wheA64dlpfYwW8fpao/wCoVnCziJsKUBfZL9fpJai
9y7kC430BbKsCLYwPkFTrx6r1dgA7RjeHevFJyLoVSV/bEXljdKtHyLOnfAf1BZVarlLkFPLNGSP
D8VKyE6MaJeSepiCYE1v0GrIt15BkkDVl6WowMSPUzzR7hcbdiFe/eHIpf/hMCAqFpZQJw9vhFeT
SGXuJFmSy2DMaovT9uGQZLoo1lKb6C7A14xEmXsoxA2gN1hDgC9/PlvS99CbnQ3G8C/dzxH3YWof
5aa3YW9co4tWFUpT6tAzEcQJ1DYd0f6oA/D9V+vxkjXtsc0hEkQY+tqga5rMsFM82CvfPrwLgJBv
yRTwZl8NScilee189SspJHxj1ZiUu4pV8YjVvjH7IBU1WCri6I6p+Q6luhgFo5UOpiYNg4YqpQBW
lUDe2pX6Ky/O7jLyIm6EGQeHiJVOU4B/7YnrE1fIVhBdfNsSnx1GOBohNr8IvIvZAF2OwED5Xs+D
nCv9lQbYpiD/hgjmCl/CC5hmGhJU5DrSci+nqTstCOXHcLqvU6JEcNfOAAp8BoxiuN0n4/PtmMAQ
1/AenCJ2TLSQSGNUsWZh54y1X+nY0qxXeEBWUWF53Pbcm6JRZXqqb8kNob4NdQyYtmkag5M3NFVj
a++DVn0DWkqki/k1OwEc3sWlN+1+ZDMKdWqm9QP8kUzG+5WGlAdU8Ub17zocmEghpSLGcdNfFexH
PCq8ItWk9EfC39+sTGf7KbDihWa4nkhwOEvKIiMa/9+TpxDk2vA8W12c59PjmgT6OUm4LQ+zUBuw
sAUsQH5RxEakXz3F5YcFoznSUX3pf7bm5qMyVzcxU7W36jDbxL76LWl07hdMX8o1ZdH5B0ri6m9j
W1+asOpfHk4IgK7W/QXeghqUKG17nMgn/c1Q9hGU79XPB5fXTuR8FmhscauQICl2XgdK7p0WN00R
pRMwDWXxqXdSYo7Z27jcsLw3kvAFbxxGMrqVWA/jxNrC4HA5fzx2L+K4hAEu4zd+HAZzMBnlXf/i
OymWLsiN4jU8rbD+2QvRP/udZ5++v3JdZrO1f5SpIKrBhVDFqMUQGMxtgFuxtxoKXCaxj4UBnt+1
NII3b45Kxfs5CkUhS5eYmsuvrhlL/JvTZGPa5TP/MlovGst7qs5kyfHLkbBDqjBsC+Mn3bbyGRKY
HHGcFkDsZzGMglm+4ok0B3rzDQHqJbwEnQ6OhMWdTq9FtsoIZUZyVp93ddIX63+9wQ0FDNP4X5Ha
Vjg0Q+6JfaCltdGGyNMlysQeRJCul/KhdYROY/RizdwQNsuQba9bwm05JcIP7BI88JFAyeSD/4Q0
jdoPNKpcdIOMYevqL59+NMynzUQRF41/81j4mySnkMOREv6oCG07zHu8DSFFHnHvTug1bgqKXkLy
CrhTscQe20s2dBmQyPntPtLfhJ59UtPu6gifpgooVRxmBZ5Uy80Z3ygOPZtTjeuk91zatRHd1gAE
LOOmr5NVO+v7NVQL65Y6jTo+r9XTOgoa7B8IXV4ZxgLMZofRAHhyi/vIdHPFalLc+ZJ5vuedzEQ2
ZAr4wjpLmhGdVq0OdoikAZdo6IZ+/jnj6DQZaaP/mCfmbqd5X3xHYSBtpFoD+O0q0YSCuFvsiUBK
DvqsXFbm2uw/8ppIpFvB6mJoQBr6jXeRpVn2VmNeKBk6N9XK5Yol0DjhNS2SKrm5DLV4FDvBontn
KEq7rHFXCQMfCwE0pzxEi9Iu8vbOijY8iQhftnYWjdjqIh9LDjw21TvKHbGvixEyiCfRaTIE4jqU
RDkRGchoJTDZ+ewGd3qcAG+SaMgyPLjk64BOy5oiRWxYv2Tw2QIY6B0ppjsvtBCggKkYf29odI5Q
KtGBcLNnEYFfktskIfm3Y4lPalKhCsL/7aURyOeXH4h6v4rhn0b8mwYguZ8srtnKgVBX90pKOfdh
QV9zQZYByqiN0+gLtyBZenIJI2hg9tbLltAp/663PCg8gTjZblT+PpJ6eCLQ1wvnVX7MKwk2XRvg
fpD3wBNmXCh9j16qE7AZiuznzGM1/ikMCw7Ngh6/XX9dKc6In4aylgVIXv08I1hOTNvASN+heiTO
ypbb0XnVKrlbJ+VQAgYqF1sQ+20z2GLBf8GANJzBrm/C9PU45I9nm3UGfVe6l+o0PXWD2hNizrzk
p7/OZVPmQquSmLyfA3Nmo6tcmOezTfmpaaKy9+oohWZYp1tWAs0mnNASqBgK6PK7fz5Q/6fnZtx/
NipCBPg9OkLTHuPLamiO4IOP6I4D8s8GAyD1VSybNcmLi9LnNhBCNAJa8nIhUryZO+DHGkTeSc/n
ucMcid+wf4HPqioa+6gEJRmdheDjVQCz7J25EHGJYvt/Z60AkHPjqCnkY3qO36NBqAMj7mPzYz6g
M/EC/2lqsM+33PDYAbTyL0L7nuuR80KDefJkKJwK5QbGBcCQ+0SREKxX1FVtdj+7H/FgH/h7U9lS
7zYcDs9CnYHEhs6tbB86GhDJqJSH06wCtI387DPHXrzYfK6qJ1PJoDYYg5fh+JL9+wFfBqGTlZKP
hN8XTp4fK6fPsRsULJkz/uhG30wh8bgCyQtwoU9J0faoB4S3DGrlW0pBDHtsJUGu/88IrJsmfBZf
k+Qg/z4ydCtv176l6LIAIk5ZSQHYbPX6ZDoUGdzJ+6BW7Bb4EAPW9u1J/d0YtUnt8jzw4klDfnU6
1avIS8+er4aq+nldNDs/tH+b13pU3IaYT5pzkQsd1kJ8/sCEnxzzj/5oUIkhK6/n/nfw+8STo9bm
vbFh2XSPZBLxwF0KWyclcOTBaAHFOcMu45pXxGSzg30qChmfxvdJTreV9WV6+W01VlKnx2BRv8Tn
KU372I3Mt07tNdTIfupLfVrW4KkqqRsIFI3SqBM3KQ3ANmNQErkcJeBmX4l+CBOnTt2pXRYQtC+X
UDq6RMiXT84kr1hkPk8kndL9zAhoPweCqe+AXuOw9G7hGmB6b1xMEMUKolOVMTaqrQ2UbZxZxtxR
LWMvwp8I79kvDnkvNQ2mgUZGVryjSq26tMlh/BAy7rPuHGGEIvVe1J1UcW//yGFcUl+5n7pHdQY/
opWBEYJNaeYPcEVxueX96wIJ7fNTi+qvFYwh1ks7GPbsTB4p4/DDzmyuxh4cBVYcFIuwVZd/eg9y
JMTdPYShovcqmeGb8dlKO/PD7Z1QFK7tir5vM1lEjqoOE0O1L9bpqDj7vSIbLVpjPtgR2ojC8b/S
f+YYEZc0iCGIblCIpa9J0wN0HjKQlw2JSLmG9YUM4cWj2pwVApbev3TqI/frIlx+sZMCVEtSvnwG
iK5ipMNn5zDdsWQqlVrEFxUwF9p3GB3CgfXrdyH1JoJGBp9DZqnjmr3MHyaf5wU/GuKz+XX6+1ly
Js6lM13Ny7+k7F1vn2Eq64Nj+JUD97JVsP/7q+52vEzAu7GERFBNOu8THw31e7XhN1yMr5K8qunF
S6H4qDHqsNwKfFl6KYiIE4dCZudybExfAQ9pjigqd7UemQSD487k006DK8OlhVK7TX0wFOU9+CQd
32djoxRT1QpwcUlu+EzTaPk/fHs/rNMDlNMVco7yD+x/Au3C5+2egC83CyD4ZIkWVqF7VHm5RJA+
aQ6hRUWfweUDddcR5l9hHQbmz4yqHEzrZl077wrkiQ7yzPGQNs0UO7xuPHMYFp9p4/I3svhLyqzr
IIiz60+nN9sQyu6AeJmcyD6+4wfiOaJCgJXi7rihQG63I/pns/bDmmMq2lOsExYZsl3Bct39v0dK
Fl1uM1xKJyJAAmvJim7DBOi9t8IDZ5mfjuE2AJKoldKU38jkG8sCvqfhJ17xocPjDasbF0lyQS1Y
fVb4Glnx4VPyI/+CxyhKw//+4IoX6/RurJ8AkBpazumw29UEOdJ2Wo2mbNSVXeCF76iJMGD9nr59
UAALGoEeDuZvDZCM/17Baz49wh+P5F8ni5nWCRv/9uTP+EbubTRHonMjpMGjWEfuvnPRFo0mIE7i
zuoROU9RAUpZTBVZXTR+Y1m47XBFy2IaYkFCzpbeXO5iVCWyhnDNeP9l4VBYhnunYDWwz5LwkDxc
joCTux40l9fX/rWku8Md/2cViiD2Zq/EgZbN8nRlD5sdCzwXvxWEK++GmRFG5MkSjljaPDJcPzx9
/7XvxlojEPqTjZwQcleYhxumL+NuKtk3Czsd01vk23oS4uOM+LdV16IYELssbuoEIKsXO4NzmQE9
awqtsgVr33pAeN92iU/J6H+M92FyoQe1tDEj8FRVgmgRdoVFeCLcieIWLsip8z1PXM9CJxGdiP2E
IgT6XZldXdUs+mqo38eyVu9RWmyOiGIPJ5kr3/Tzee6mtJFrjlCW0z0CplKAL7PBtoKp51SN+YgG
R1NWJ6zjaFf7UtUPjI+NdEx4WJlH8xhlmZQEyVi/k6FRFTbyaT8ttfSM54lCBevX5ZU67h+v2d1R
xjzUthtypNRw3zA2mrNY0eQj4tI+uuXeTqy0YiBfPJ/vxFnnoXi6caPZSY/LPoeUSPUFNEUQ3OoS
43QugriVKPPO0BWwQO3ewwq7d8dG0FBeybWLExOZwXMi1Azswk/JjyLA27fvwJ7zK8NnHfUDRiPX
PFsAKERjdvEithbq5qA8g4ptoF0HY+Rj1B25zeJTPtmXIusHCnmpEJk7Gy7+dry+dMO2fzlkKZUE
QM56KK3rJiF6T0Q+OKx96dD7egDS6k4GJiEnkTuxcJ2BWqZRp25b4o6at80OneLk87L5lecrB7dx
2us0Ac2L6UphF0d7oXNhUgYKNMqUiMX0d+JxRs9xOPSK9v2ac874L4wV+YybrrRwCbMFnVV0lKQV
J2Vek1TG5Cxe5szXWZDiFrogLWYCSSUZwt1bqLh1grqgpJBDuTt7lZqMGZpQ6oLK3t8XeyHYVFw0
KtFDYzA4xn+/HkLdfXwsjBoo/xJRXsU9/uwK//RIorTeOQfAQARD/KCW5LoUA3ZnCcm6Urqe+U5l
0zL5WIPO3Urv2tJVNjSIiRvLCcsg9LSn/2RZvTWhoOhOdec/a09+K9IcjJHrWb8h7x/6h5sk+TAt
IupNeTmQ0AhuIYsXXrTYLOaByvnI1P7YTvsHxjIDL2en926/V1ucvwkUgVSUohNA/KEDx9a+8w4x
5Z71aSeByhh6MV24beE4tpg1bLyknfNo+OWJ4CfZb6t9RZPRP9QOf2nRMhLM7i8q+bWSPcu5lJWE
QjU9M0b0LNoKwN0WkzyQntjTmUX2djf9I09aYHIxw+i8Ne9CKCITd/db/0bCs5pCrcnEOolJYc5z
tmxbyCpg7c/fSiaaazU2hF4XZqXvUuEZiXLdW4TwQ4sZLUH2EAIaiw+x9F703T8rSB8gOp7d2GtN
UTjnMmkaMK2MYV0rZ4Q4j0S2pkf6gL9chKQOwUIKbpM41HaDSeussaCPt/yUMlzlUwbl92oOLcnv
pzsUx9YmDJuEZttD3FDCpXYxhy3E/qWBxmKzvja+S3k+e3/bb7X7nyywy/yZo06MI/Ad4YLHthLD
zGq+B9AfsLyHZRHNja2AToPHt1vZI8N++N6ibgNX7UipWLsjnx5S1Oa6B9xoGkMgCDB2PHVrzXEM
Vk2PyGZlZS5+qgMzz+9z2wUiST5bGMKFQ84mB0SVQB+M+RPUoSJc4PKfgg9QFIQuyLse49RajL2u
DnQ3a6FgxZ7HtStmsBm/DEVtRyTMUbPYj3qI5JgqayEZ1l8Sr7sj74fKr2WOu+QKRrDzUMZeMgFe
yANn1GCkT3AykT1IHiH+Ir22ftFprZXhnGj+dDLPdZ4Eas2w4kAOOfN6n/ROgk8YJC94ZHsJhngj
Na6mh2SbIahmn0DDgeCQV1uIwtRiZpAvPeRVIQ0azm4AJJwe9Dud4HMRU7lXvToL/9bqejYxNU+j
9rqLKAWht/SK1N4X+ebjMFpIhNgmFJtsle81+hl9nyW3sjwu/5NfddL64k3ZnvYTl6v5ROi7Dakh
i4BCrdNBC1wJwFb8978IHvJ6WeVX1pgo8Xus0LiJhe4+y/GJMA2rPOG81YEh8QmaTSLsk7GhoekR
tu5dqFawNI+99kWCr9n+VZNj7skDVFSJToGt6FbbL7uwcltzP9FT5co18/jbyJkl36PJU72z6kK0
CN19f1f9lr/8B7RvbMrva7PV4WGxQQ/X3qtWvjkRD4NmRfQ/muA52dYFYiS8DhbOIIXwq8cBXP8e
V/3HGLNfi1Cm4ZfDOpFh2ZzvqwzlIKWW4rtrnPy8hLvH6wpM5ArDpfSm3uWWIrbYnOhaaP71hCO0
XumQQaSXpvTdAEIpmu3oK4n7rj54vzjSxE1/YeFlRO0WimkAEKn3XxTXG7TBkAVxJGv/rC1f8++w
grjl3IWSeE1ahegEHKVIOnMPRT8RrWcVaYzXSmjKlHCWoCgyO30rPUHRPm8dwOfOwDkTGJUYmx5O
x9ZAxiuSmnmheeTsEzjX0Vz+S7cD84HMh6tuut5gjlZ4MqQwRQXbqhbDavMZYIThsugLDF7pWzjc
3T4Y/upobQH/JfTCw+ph0XN3V4TdhDOxoekgg05SLSu27vEHqwSGnDXa/zQkgoJ9Q8PP4JhxE7wo
vXdPJIq5LNX8YqfGoABtlA8BYNA1m1do0e/WScj1hJJBNiqaeKBRzGW/ZPoExsjUSXwfFmFy7VOh
28lqsrS2kSAmwP4o4SOVKk04aejaWHj/tJE1UlHjCzp/mrTqicEV7BEFPIcE/hsf6N36VU6CfSWM
XO+wJtyjbGtzapflY8CJ9eBPeuqn8P+VtltltiaBoiyTZJ2/CWFmwKSE0SHig4Pq5S+8H6lc6m0Z
PJUeoNNHA7Hcos2luNYkDGxZyljTcJzjlUyp8ypIAu9Tlmpgx8y4NGj9A+usXWCX7HyAVwTawzFw
qs/iOP6pO6qo46RgkajNxAMJAjJAZcXQPkdHCXHA/plFZqn15tB3mFZhUHdV4PD/QZALhOo0AnGW
iVeUhWiAFMtH052UqRx1Tv28DL4vdMsfVU82w16l4qH3Qxuvi4OYfKCa6Rie3k1j9N60x9jR490+
WJIh6NZlF8HNp2xjSeYUFy6mLXiiTAj3s0HQvcHhCCzaXew1YCOZBIjvRvqtfMQ0O3qQXIpFMI2i
IDgQ9XKVbm/bMCnbgeYa9fJy0coHxy07vU26uTZILrRYQQWYfYdb3zBDJH4DZanSUiPQ9Cog+ncU
6FBXpPbZyV0LetmwAz30r6D9r8aLEqqIkVTlFsdnPIKdMkHk/wheRM+XrWEtY7O19LWuG3RMLMpk
w14hbbvrMEnjTOJOpg/Pg1nGv857TWmGUGvMNR6edpO3wC6r1rYroY+jbr/AZeu2UitBgoG1Oy/F
qoHCcSEwe+R1dz4MMXPEBpRQV/Gb8xcrCHn9cZcjR6GYVcQ/CO9MDw11ZI7X2HN5+ikZu4TrnT69
XH2ZXRdFupp1nThExMUiRzkH6pEZK1VgAazKqLyQ1gfIv/us68tDtAikjH+e+6jySV+cJBsb9jWJ
gS4jGLXFkC1hJ6zIkSYXIDiexIVjTQMQUSU2E3DPW+OF5AKrxUiTB8ZBenQx+jIffw3Y8GQUdy/G
kaTYAYx9jHzs8gwCsoNoh8VN5IMHRhHMt+TwPGC2JisqydVWSfNn7XexL7p9/yDhdUHWWMsMFmJS
1UQQJ8NJws5Cjcvf7LUHDTXEaA4C/w3PxDr0LUsy6usm/3Osdrr1co26JJcbHrKm/NxzAE3EUwrk
FClTI/c8nC5qGVC2L+ukkAzoBoQIHsu8+rE1eJPck3rtda9PAeK/ziXVRlSwyRhVIvPsmYrG1yBS
O2zwvAEw2VUx7ScyzLDA5QwN1hrldERK9J+q42u1hRIuRKyULjNXPdutbYCViMTU2yiIY406rhig
YrkGadME2B60IBPjOxlyExW3HNPHIJjcSE1LauH6o0xYv/uWXskiBXQMplnSCwM/VH13pgUVHcBL
kkxYQBQ3aUYtG2OmNMS9SId5fG8mOG1J7VGI7JEvjf86ZGy/MF7JYOpo8902TYqwPCoz9z9uPk35
LvuGUeklfydIUBJxJECVYbvzG0xtuG1KPeuMfF1QuccLJNx+YMdN1UXofqCykYLm5wI3YznIZTS1
bcgK0nY6sqlXqDWWsLPGfmzpyw3aatCG8WCAR7GdFG8LF9GSD5Bv1faPmvbuCm9a8930g2ZPI/0B
a1QYvA2yRJAyRO/kEss0oCxMUHP8k2Fak2MQ7psabvIi5ioFiMZqDBUfZuGfovrOlvc06lJmx7cp
60hqn7UCKDMY++BqPUhPGFdRJraT9nHmcxbPHD8H7JM1JR/jYb7n7a3aXrqPbQIc5594qLvLxZos
Od9CV3bD44ileiSgLUr0YOSfCw7kaPw+l+rhINFG1rl/ruu/WVIFC7J9ZXjxHoeVLc+jTZjQ7YyF
Y9UDk4oDicUIoIhuLUhcPZAOnOIg88g8slDUA3iZPKZokIlYpLeJwy9LCKzS8176Ir7KosEDDm1q
lp4B/t632H+r87WngRmuJ7vyLxQVDkxnsq48rjuOQ/jbiNTuuHzzDWxa6cTauGS88rgY210LHqo+
ZOsb/vnXjm3S07zyhCUrpZbte/TIX/mU7++2Bul9oIXmjQrcIP+k6doxFW8h61ayzAGSutJ4M1e+
bSY5iUlUgmZeE6xccA2EIMIF8GdkUbjV7VyAEjyUN4fFtGtNO1+/iHFWXq5ovjYqLrHhdO+KCtHI
bbTnrT+ulQk9s1Mtm8TbhTYPlPdh7X0/R+FGQMZ8YE+/SD2FYggMqqu7+ACV0dtRJrX+dpbyouT1
K2Nq25s6QDQf/POIu+4CyJiuq5uoLrUsQo3OqwXnTPUbY5klRhCIt8kPW9GLVeT2KlDzyKH3XO8W
DG9IMmZlsWyUZfaeROwIKsJ+4knrV21hoV3sFN1v0FWvMUVOKDOw+ae2h7faEOM7KdVwvp0cVMf5
Hp0PzSHufGSr3/EAgDfpxqf9xXgG9LKfThhs3o0Et/GcVm5cE644RkOLRT/+CLGokd2gfN3AnStp
Re38JnhkEfEJzC33yjhV4xIzB4hUQeFU3JwrMl4heKPuDKvTnu5qO4sU4Rc8OeSTEXxlBEnrB+aN
wRQqAFg7+vLDpcx9XKgXaVkXwUE8429JJjvedM4EO1vtbdbWTwOQx3iIY1wgGE4VqBCQCfPSoV3A
NDmpglmQrCMwdrtGQ9t1l/8NG4LK1PVWLjyvzZ1FHtE+gxQb2awvj4vIKMLGY5X+nV8LCZC/173s
0v0bfVl461+za8HsQDenUTOP7dlu8tO2dTx7mtRUi6iEQXG19PHEFWfADuYlHuK5T8ClbUxE/pwe
wGJk1hZ8oOzSa7wXlz4ZGdO+akYbstp2dTGNv67J2FltGnONkZzGBIU0PDOOxLwbHI8j5hwy8F/D
43tnp83OqxxS+hSjXrhU4wnEZeWJz+jpxJjtJqpwQakXzqL1vtmo8ShYpE56yAAbltlVivmojU7H
ioYw7LTQVj47tiiIOxYngnVgxfS0ie59YavKNdqz4ehqwEnw/posLRa999IrfZcGyLtT0Szq3zFm
r6FfCqkMcC/Yt1AmZW2ZOQKlMF7L8jd/tDIa+0Uj4wcswdqk6T4b9EvGpDnbjIHHO3gahp1VvCMr
0W5oCj6EZNDX7xs9RRz/wnrBXyMCc0BohFAGNFxs2v9wP17ZtyNIhdAtQIn+0JaArtmndnc0Fte5
ENKLbphtBKF+YKDAbocYukD44e+A3V1FGqa3xe00UVrqj1JUuBFPDzLpMi7lY28+HY67Q4FWeWHF
6n6HryB5VwvHmDjU6rNR5SbIwQasiJd/ahtKXhDkD+bhFbSQdgy7I9VF5hy6c9e8xPXJTEyrOqau
JcdGmsH/VrAA/awMSxK159rNG6NUslyKBgjnmO5M/U3sLK/nv5ucDEkYtF1ZGcjX8GrIyBagbz6k
rI5wRXA+3va6GFyQZzEKN8HYuu5y6MDfz19t8K7/aycYAfknc8ZggHRXeU0Iro0UwxfnWekdZPRJ
v4w58BpT5Zfdpos/MgoH591QxS1dP9HMcoji5EewPLrx+QwI6OkgG4VH11WJm45xCaOClYUxEScm
Ph4QUod6lNrYdAYXRlPJ/WjQZ3VXdNfgLoF06ZIRjyC+MVV+ORB1fID9SHaa6Rc+lJnHPS6wkF8q
b/WJKYnqTqZXznUPOAcL0SAOW81DIPawqRHYVMNchIiv7U98HK1iGPvpxki3GPv6wnrB6TGQ489v
ed9tHw0mf1qqIUKSQDPbeVF1Ew06D1/rmoUewZ/bvGPYQU83ZsikmTSGTbafT5smudIiGz3+UGwd
jGebdlYZOAq4hX0YnOeUHty8/RQuAcGBkY9CwLOZcY7fEaf8yCfQ0CLmSBeHohc/OG5kyYxd7jYa
QxDbgrgEkg5Uh1zgXQtSlGE9bwcPHqCSvd+weqXm+QY4jbZKTrs7/ckT+tc/byCe5RTIyZsobs2p
/YaUqSCmDdtfbkkefGQzSda2JJ+XWX6Gctf2GuPS4jQZxx/t6SfkFF9BLyRi5ltSaIRzKKuWdeDR
mbKPcUryjld17uxRn6W0XPBlozVnxWc5V8gO1TFq7AIKKwnD03tkrpiKdsdWiTJAhs+AYyFtkj4b
6nkC8rAqZN63hqOA4oTwCIdWLI+oD/4vX8Kr+P14O8bd4sQr/TXAJqTWtNtd/RcqopBlLZKuiHgb
Cc7I034/TAPu/O85ETMWrPdwb/1LvhYZ+uAh8JKgbnxCgPTyN8kHBR2vK9B7dC8Yfh/lah668Cfx
mtB5UH3Goom40TE1LRWkNvd8gIJF4X++zXcypmItEeyMwovonqFVjziYYEJHWUjQKqE5NiFTc1OX
O61PASONgj4vLR2gpDT0XzPTAykZEnSLE8LlNuUHnsAkZb3kebhcDmx5GANzT7mZxk+RwzlCzNXp
eCF+O3HKKGVtDYeEMQoCoYqPjhOGH3mJ0L8AziFzU0FRGLbHsgKYdYXwgkYIEmf5DSDGV0h2AOix
H7uAchq8ik+lEBnlPLf8SB6GxOD7VSYQ1QgCqIPPLHcb3nMNvqs3UzZh4F2BIUKydAGbLAC+oxkr
OntihTGy+G+41sw4Q5inNhEWwBGLs9b2uRLr9GcQ3GMAqFFFDPhK1h8VG/zM6TWLR3SZSiawVf8S
a6FQ5N5LHo/77G0PCvT7tKsnGr4pS6EBkTaylj4I8jkCpe8NF9bkLZJrgOKtUOXg4LsHicBcVTNK
F0iwD9mP/AJ2wR//EvsLE25a6/XGUuUfvqEPYAgXEjBP3uUlZeWcXCnkS5mzzXaZaCRAQ7wpiYsd
D7rkCfhk375c8Nplb94xoxXGNmr/pNph4Qem+wpPoB6C31RHtXvXyufE/Z5uS+tk/htWxxXSaB8b
1l3ye0WymowA8nWFHFzvOIwP7rFkqBwm2IAgbLTGAMTxVsmR379DGA5/2Zhar+iPd0rEQ7fqLXmR
uEcApna6kAhBordaOXcYsZwv0ZJCub9/C7JXCgbpOEabe4KP15S17QxjkO4GnxY1/NxZDG97XIo9
jJrCHwi5hH2WUVRq3d09Sk8IZB2CjytdOTPDBaOq1oEv7ZU/JArhZI0rZTdmsy2zWeIwim1qHy5k
ljawUZWxT68yPaBPZ0G36KvL6B5ZlWuexApy1IV02KviaR/4a5LbUAZ1ywwvNX5ylE3/m5qZ8F8Y
yZdx04cHc/oMNFKSsdLIgVQCqSpCmcVEH/NRSLrjPkNmlouj8l1qpqH+zh7PAUubXjqE5YgWhIYX
3+ky/+WXvXfYwGIh0TowS5//E45664RWhnPeMK8h5CO1N21yxaD+p0xJFfraeSdpcg2TxDc2qK1m
m5txTu47CCxhuIws4b4ASPMMDuCF0T5sEU+NsoyqVrDwQeIp1YZV/E6xwoyRywWW3LfRsemgo3mG
rXM1vwXBxPyVjnl41XDNk7YfC73hgdHm481dTQ931uNLBT0zpFZMza7f/MNayM9ZFh2d5HCkI2yE
jThZiwy/JsLpO659AH6KySAQAvxkpRaVGOBjA6usJiKyTLOz7aAB5va2b8J/1KRXvnDA/0JQbe2U
aRIzxyo9wLJOTjPTzjw7UMslZ48i4k6ALfe2ury5WvBMdc+kol3lPKauHkAAF73hkuCvkgX+UUXv
esG8CG9Oic9Uu4SqYWZ0RFWTvmMychhmRxrINdvKbR/goZirhaqnWn40p4NGeNlbLlSkDNitkngh
I4LYAXFIZajijeh5JTIBfkdeM8mZCfIQKubFvEAkD4oGgHpm542ajJ1BTxeO1yux9uOQA4xoOSfy
tiNSI+EuuIMGHGTYHiyAV9VTwFJD1+pcganypojN5oRL6mnBV587Y2S4yOZxbA82Na7l5D6tZ5fq
PYhILjmcf1CzhaYAt6RVpBml7B2lWSoD6KIjkc12cOvpjkMm4yAAo+BJ/m/Md09lh1ImWusI7drv
m2JiM6AwzBGkECWZvZm+gUkMjiKT62BYsDsIvlGGZjCLxQDvwmxsBDAXMFc3c0WMBadxdEdYnxEn
ZB8p+u+ODHpw0DftsxYh6DuE0amHTRm6+5iqqsC1Yvrd7sJ98ImvWLFkD/az+hLizAvg7LeJ0OOi
dBgWCz5WElmLxV68PWSJrmruTCj7iaydQ8wLrb8aDil5V8gPDXBfbz+SOvEYygsPXdph5/jUKB/C
jp9LtrxW23jC2HGungGPVrrHRLVCNt5rj3xAIYIJt7ZTUzpv93vZ3ZD7DBL+zIjeJjfEOhtsbzh7
wcwHIpKBj15W1RT0Twba7zPDX5HE2rcO5etKus7tF9EErwX8/SRFj0Mjdi90kB2mq5+8Kd4kpLcU
eR2ugW6dAQj43Uc+80OkYBI8+wzTMjC+Z++1Gw8A6o8/WzxnpQcJlHglj/VNDXne6MMkZolqIS43
keuNv37C3634m1i1jl7ddnIryNfpKgnbUYHb7xh/GpucEN04a8L44HtRERFjNaiELLpykVLvKqU7
+pTwv9HUA1VKijiv5Dvfy0ka5QLDjGWV+TRmZUM+1kX2ivRR+uS+lakd4LdNwn0Jma2dq0Jq76Uj
P6HIE6GD68f4KdHHFslPReTQ/MWMt9N4jyFWZsHkAxdV46p4VG9PWBBhtmDxp0swEpY+5tb/8fkM
sDPkNkv4Y6hGf9TqFkbJi7Qvl+8FQW1NW2HmJ92q6zoILRK/7xy99GuRBAPur+9SVucNG8NRpJjS
XMkEsNPZ2aM9Y/J1/fI9l6lGPu3JAWh6SSAwv6UN0lSQrTleP/zVuB5OMqW9Gfx/1oaZ/bwPh6+Z
5PlyTnyoBbPczy6FDBaFlIeR/+UBbk+4w2NO+Jgz/unYiKqn1vFv4TeA9tQRA7BWz/u+MFl3iMHK
xb23SsagxNryQU5oKdjHTr/JZus44K6ZGN2aUA725MVVEANbjesiOVGq9kI1l8ngzb3XUWEalIsb
EXr9dGxwlTaCwqDTAdkIcqW3gTWqRzNYb+qfgfLjcFUBjjPKbw7vnrKll3wIdxlFjX4B34y+vUFb
0vPoMmAqhEHfm8XAe+5Sz8Pncf1Evk/JOUuEwycsFYD/f7LVZLadABlqShiz03VCKSp8aptP8CBk
FgHAPZlAe7YOdT5e+wTKHVkagbHEw0FuwIv7jD7nRULTXXYnFO+TLNuLIUBncuELkw0pV0QQAGp7
2H42PhgqzGhuOgkarXDq5lpTK+89J5mQmPX6t8p8Qi888iMisgSIIERtiZ0q9622bmYWN4NCjTtX
vjxzT8Ppcb0Xy+nP6hFvJ3qZyWYuquKVCoawNVReoz0jLY42wM+UEn7PcywO429sRDowFMUDU6dK
qSZV5lJ3/cPywQTa0OTiuYkicvC5iENXd+2QGPM8g2QbWgUCDb+4T/YAX09QY8TLdPOWI8EmjAFT
nh1DLFvXpt/qOboy77l5ksV8Pmzy5e+ulEYfiJkzBgMd2z+2SwCCzWGX6bVhZ1Wz9/JNHPQ4oTB9
Ya//v5elHgc6wHiVLBHSTTwNB+w0mnOdHFHnwHEypETEbEG+IwHxodIw8yVDiS9zCSEkgAspCOXh
BoO45Bppy3PlWzB9w9miNGnhXQKUcq1ttwdclQBRyrm6UILL6lx0ds2TufBF+xD7gTsib7hCJN4K
NrPb3vIQ8y8qmgdq8nVOEj2sNKZg8SmYIh9WIgt518dZFsQIw2F4cOcBRkIKQF3G2ass8CvtNGr/
Jbwm0nvW78PFZWOwiS7gDHnWto+wYOlztca4sFsKlu9R754XKt0mcLbwmL8+zBDsYqMDcI6N/6vV
1e4iZ9rCs/LJnf600nTZGpa/P7/3T5jpC6D3H3xcCbvtUcHIN+xlaERs/maMBc/YrnGZOOKJABTv
sbRuf6iZazDUEuWg3FuH/TrCSHNVn1nMIT7UrD1l+2C4W3mfoQpwvpiFP9GuTC6aqCaa7RDRgLWL
vNyhzlV/Ctoz8bWPO3yLHiPfdYG3rREoxtW9X1kBvFUBD3oX1eyHvyz1fIDdNQhiDCXnAgPrPFBO
2quNpJPC9qtRjhh936FCAHD7I/PFeE70h4bFWY4AwBxJiXXzY0BT8fOKTBYwjHZ+yKcfjimHT0Ch
RWIWZUSfFamwSzg4DK8WP6SLl2E/mP3+FoqyFucICSr02UkIDwTms7j0ayYC0Utd+GNoxAmzjLze
kBZB1kaT9/H9Pdc6AK1ezBsymHzhJvcpoosvmWmid4GaCHrXGPl6tO9u/x9XDzs06y4rOxAG2dKG
lOyPTDovUBPCcyt+z6DFzWtfO9PibE9dV+f6MtRsKGQb7VidQbUrFZXofRuCxmNTjYDHfjB/Bzwd
CsZAsFn1RQ9VOUGISh31+2DOeG+6n11OBKQYxQlNC+4N4X5NZaOvTEOw1dBlTBvGBPkQZGRLq1Ok
3fBZXralxNFShVa6ELr4zX0OqPTjD4A09lda2+Dtf0SUh1jvLJGlAL1diMhrtyCmH8shJZQ/QRJr
FN7Zr4A66J5xmmQP3Tbb5gh9evV5OGYBk9I0Z30RTR1UfVywsbzQlssK96WdNO3T1cX4RxAGvC+K
DuMY4tlhnTglz6BTlRW8uW8QqPDTza5WqO2u8lExK4JNa/XU9kRYUhGx+6Mv4CJLY5nwB9DwkULS
ThSzUeZUVn2BVZOjoyyQV6BCyOO7/OAUhnjjj4+mgXkDJimRL//XK1NeX2TWj4BoPVplFuL4Kihh
zJowAD2DMPMKpX1X40cbbXzoxMbaIPJgwQ+WzM2IQZY1Rmkj6lMLuvDBSlxipPRbPUtycC3YofhR
7DYOAakUupwZy6CSvUNHFSaSXSUjIQSeOsOEXP8cwDS5pajyZNPp1YaLe4a4M4DUTVCi4WoVXmp/
EMuW6C5pJqD4B9+zr15gL2enncIMfZDfGIkREm6dOkvQrFop0nF7LmcgWV3LTMXWLq87xxG0WZHq
T8wTmhVc48WYno46afURYqrBJC0F7DKA3kDQHDdyUxs/z+bpur65psRiLCV3Dr7BP/2lJ3okvxu4
fV9U7noDq6MMXivEXkGS7wLsrUQJ/39LX3Bkt4s6O0+LIVs+bCWLP4KnqZReX7yF+tsiWrV5XpS+
M/3mYqOJnt7rFlMe5AOkBg0YO+M2VAOevz4f5DM8y2QQzFueF5o9orCSBY2shCtbWiyMAi7pYUIc
7mLqTy97obeJYnLrVAWm2Ljf3YXA14K7kFaL8rWl1vSfoqYa/8QoXFd2G7DoQ6P3zluGEJN7ywPS
Y0ULBHCBN3F2AhsaA0J1Ama9cPTLi02FMfRPQDaiJTsN/dtJPMoXoX3wKDjXEzv3a750jx7C/FzN
6u/KNnosUOZEveIrrw6EJnwtuMnHp0ggPlPQwSQjhQVb7Zr30GiSUVuZ5QI7BKz0sp58tuptxZfT
YyopxNWxhmbzta1JiApjBqfD0juaShw4+qLrgZqEZXJ3hVDajoQfs3IuRqvITbphVgfJwQOr76tG
ZnNnlGJKcJT0Dw/RERdFVyeWM2dTIyw8bnABl1BAUPSr3OBKWygqhnfrfUJ8TJCo0KiUG6TnaibV
s0ATE2dBfLSWru7E5DeGpHERQ6lAwagbAEYZEDLMqnJKv2wR5b6fmUjF25R6bsYAEUEfCW6I/dFn
3AxJrHNSAG6g96PbXO6CyqaWZqrYlhuPe3YLR2ItUOQHaSBmWy/Z488jJi8bG8uzCBbPcmd97Sba
CAYPOkOYrBCLkBTuEcnlWKwI8zoEOZE9+ILKs4FtVqDNO/LIs8yJrVwK+wxS98jUfU+965CbmsB6
yNONO6ryIvqOhqY415IAWowvVlPBfLJ7xZStkGNpj2exbseLQvceXCE/t72Tjd7/DfZE21ySsFkD
mfJCM50HFoZ8KEfAfv1xbq4UJtGhHfx7WGKAWrFW5QLACqj4arKouZCBMq7/Dgd0KWNcDwgBDhQJ
FWWY8nxbE484KyQnwpOSPk6l1ltdK/AT2rQpM2gAhU52xheaCb16pelzwVNd0C/y7MmYEQkS+1uJ
HknZVzil/42Wxiim5TBRkdZ+78HFAy58MCpLtl+IaQRid3Rq5AqXOwj/zh69xqvmktMPyF8p/cNp
56CK6Ov4Z7m9xOpFXOng/f/IsW9jgbec4ID9Tosl9+lAAy8Zv1PMIOQsMBVfmbrDhRoqCM1dnEMT
kxG5jXwYo2Kh+blaw9nbyeDKP7q8rPHTwHUFMSBYy5D5kPtseWL2RbJ1GYNvZagaIkeZV40FTkVW
V1VeEnyBUlxA12L9RRubhseUqRfxCeTkhIkwRmgBsmssTy1W+LKE4dXaF48d1K8+Hg9YJJaWYLAX
vCGDVOjwfE7xzZSuBFRyKnGLfhUhaamZQRn3Jtq6ddVZen+kU5CwhyH3IMnbZbUXKJdjGiOFbu1a
v5Mcj7Sn0zooJ0N/BYSJVDL3tnx5JjLziB/Bzo8DdqeTdBUBfWAqNEk1uC5jlbPhgD/Aj1wgX11B
7JOzrdqPm5QAc+6x55BAyTV7lYo60ZqpsBS/T6xwYI4UUwhcMp9ZTe4/1Hf+8WLjhemTlOoI0U69
SIFSYGUb4MoaI+A/QP9jQCmCfKMJOI1I5fUxJpDbjKs7ECMypRWDg5M9VpOaduKswI/kaBizHxcl
XCNSPRRJvA9jy/4wxxSh9x0vW/IslQyOsrr+fGauhnwcmW3SfhMjCegSdHmc+7qHrl5YH1E9leD3
3ItYG1RQE8/VzcE5EgcRztfVenb/1JTYzApfCEfueRKAs89CAeHdo5Xqwiya/ATDwjlNbNDjHP08
6IGgzG3/UHnbNRXjjnysoZbV08hDLAgU8XXo1SoG2I3UOpfTuemVa1PiM4UiuHJ8gwMV40A67xhO
LeKVOmBSlgwPZ03LF4dd0NEiunyPn1e+hci8+izr94uBZgaQKK7SE6ys7zI/I8v3xBBpeXuKEL9n
mtCbZ9Fy6k/M7SDzhNFedfHg33fZK2I+6S7TcSmbK7TKpS5qoK728dKppzIrKjRPK+hpdx9tzmhh
euzdNQ5gOka4k/u6g03z+6uCTc6xOymB/ORqzQiGBjM6w6eveAIvCwhQK9EwJWllL3ozl1qR9/yO
y2uaCGxE72gJcy01Lanhx7mFiWnyRE1zBthUnz/8PJfeInkNSVZ6cK8OyYUIOQl2lOj3zsf7eu/5
VTXsN9SmoWOELIwjZ+csGnPyOByfM8WqxHkPjWqJJR1IdPrB/ayCv4FQQNf4oI4X7rdE++BTEdUd
RCFZYXvdIYY4MqA+Sw8tvS5GRjLkij5jaXjW2irbY3+Bh8FaebMQIwYpcnsoIhC0o0v53szEd8e5
IkPDX5UdfjQEbZ4mTpVHJLCvR9SR+fND3JXTQu8/bAz3Qnxxdc/HA3FRZh22Vm1mZoJX/W7Um5LB
vn4c6WJlwjLmxgbHtBt2K6xerwZ3QKBGj2BP2/r6tJ2EnjiiNOKvyjZGk2+aYz9mH5iCdrfBN0rS
n4x4GvhH8ndU7Hbz9kNCuxiPAmz1JwIp7fN36wcOa9FhWeFVe3Asj4K4WudSp7C5ALxgJSX9Kry0
vlveVu2NcfB3cNG/eN/iR6icmQsTKzhXkISkRNrvtcLvZHaZuMnsS4S387yZpHnHNTp9eCKgQQLj
sYUHsV9IUOqk2hO+ZVDMdU7hX3ZDyNLH5NNqENcPbS/gJ4wCrGLlc6fOEOPFQfyBgG1bmH+R4HLd
pOdAYmEIdUsR3+BvxLF6r2lPbmuV9k22Yij0dJYMcFdi4Q/jW16ItybwQ6mGWMR9pHCMEkS/FCyw
gFnC4cOL/EF+UORZZxBT1XcriEWPr5SmWlTmC53jmg85iGOtXIBD40TsfcjTu7LYEJsP7pMaTAQv
XZ7ium2Cf9AbP5UZMFJn6X2kIXcRX8odKPIcJukrioXqtB7SPldo9QKYAcq7FCbJ+hMorXlqLVR6
vsvSclmcuA55PE+v2GMa0F2Qp27Zog9ga8B4MzzsvuupngC7Kl92aTklxBbSaVrgh3mqFw5oBTyJ
bh1lxe0zpRWms0CoWMtyyVTs5JNo3seVsdD1+KcbQNJD2qznRssr7W8K8ga15x0+3dO7RTJg48Hw
YeRdoLL8g7+/+8kYpxqm8YpBNMQMn89uVU6y+lL4CAY0H6Q2ojkr9A5oVZPR6YiY29WHflAPPuq8
tggr2wfsNccea8aGmCZbDmoApkiz6jtEDeKjnWbidOnZmbhJe+egHHayOWkJ46yVm7GidWI+bK4U
Sd4b56pMbQ2agbnUOCLh/2mlFMBzIrrLO7Ft6HFDKK2XWjkkLzTjyQjJtz+K3LoJKDYyODNHCKp5
cqqsIAVTcash38zPxN9KfuRoyDxpRt/cV99biRs3EWdxw1j0qLeW3EPxzAY+eHcE2Li9wm+E7AgX
cWyAg1NOMfgMTRDTYfsSztfQDz4nlR0WH0SFxuMpZGNh4Bnh8l6w4Euz1Nvo2ZhV4O+/Zx1cBhvK
HM5ClhWd1CLC31MT9oj7/GNHShEWuV381cD+botHW5bs6vdplBx33PeotxYNbnKGuykwiPMhxOTV
I/TvaiMC9FtXVwMJ4e28V691Eax+j5SDS+u2XzGBJZSRKB8wYDWqEjIBccl9bpoA+izIie+SPn7N
lUa8lB6J1gOYimVydGwabUMn8xVmGQexh++JhmXa1fdzeGXse2zX1tauxZgVkojFTDuxKJ3RY+rZ
GkefzHUyyuPrdKQvKVCbNy9KndAJeGnYDN47ieAzC9uX/pHmGqZPpJ/RW9OQNEVcc9ham7iZj36D
eEdwOw7flmNTpd7hulubAM7IeYMcK5KIvmLJ6SXP/tV8Koviik4eotMSWq3u5BcGBijdcBcH81Ir
i7P3klq/0jV7wxh3ufoLbmEofGqt1NAfWkNaZ1D1wpFvaJtXOZ+04bWghmR0OceWZCSbTK9rJujl
Wtp4/hCEen9MR+eMB0A0iSoRLR1Knx+QnC5o//Wp0uakZLMFoSAYhM6hA4pTbiOpkP+RoLgiItN2
m3CByGr8k6bnmLIn1V2NZnZG/5DGNB2N43tt5kOC9ugQ+9jcuB0G4CPEIx6uKmKJPDH/umw4VMhD
DeaAiqaJ6hcK9Oxf494b8LPAMnidjLnQlrTsS0vMkT5mtsdn8R12vsQ0l4zZUQaEnl2bcfD0p4s8
0oot+0Til/HgRfQHf3Y7CrchHkjvR4437BXU4isiCr2du0lATCxg9RdvsvC70Z09R+SvVVv9IiFj
Q2/HlL6xI3jRMCFmmizwnNrhspsZFtPP3XS7Iz0rmNqyDbxHhygvj7f3Zmhv4JkYVUwSlnr6mjez
sKkTCG1YXmI981jMwEsbmOf0KrNbEsIjaL2+eFY05aCLAOmcPXd39EXESr5Yy2IqrX5m9pwSAWjc
qWYYS1zWp4Itm6zB5k81eS0JKK3rcT6yiCjz3UZL1S7hHbpVPOhZ2gy6OL7ws4iEbBQ4OylXJnlR
c4W/0TH4dKwA2KHtHr9wSLfpTBg3w6Yqh8LlAVZdAjDxAf2Ms/Ej6/wZBIDZAAAcw6ZHSy3Tz/Ce
z6UUfJJJF1g415TZiDoLdUgBG1S4VVHZX746K4ijZDGAD9VE8hEZugraXOGeYfvI6baCJU3jWzYI
/HLrngDyCMxaLAbGD6EtJ1QAdVfrtyIF1uxFS7OfQCnBJ1pQ51HY6rdLUxv0a3u4Up0Tpp6m02Zt
tJI5STF/6XVvzCt50H8aWTK6jmGCetwPXxw76O4CiPaEe3Nxrs6z6Vv9uVi4JNi7J3CtY/MQPGxy
1TAhzGaVF5wajBJaRkuJD/CBbvRetUwCyLWOF8ObZWleRH4u/OoViyuN1G1bpJbvdqzoFgivokai
nRL2dmNVNKvTSQ634pnAvPNGS82mPT01XSDJdtvsG0MfP4iDlPY69WICyOQoV6Bsh3VxXdg47kIj
tevRJc4WQuj+znTq2Pm38Z2jOZ6AAyp+ltOztJJUyXtFxd9XqtcnuZW5FvaVCPdaCK7kd/9mmSiw
og9bXkFqHpk/Am640Xao6nzQsxOjkqsMWm+ySmtCphWE5aIblHIajdXDgnUrQC2NWK7kGUr07FBz
udOnijK81FFUfK/cQM/e29p2ktN9GrE3gS8aVHQH6lJHGZ7yUJKwYJT8vw5ORTbM407vBrzYDTyJ
KMVy1IIb7uACiufYCLh5f505qKXDQNdZJ+/x/0C9ixkaOmE4Q+dioRYTeKtrffc/fFDDxxpakwI1
egyYkm/vJIaZNzsX18WVxmAUg5g8/6m09N1RSfOV39GEml16xvCYoxlz1p3oLqK77ROWcwrpAycS
oOqREIubeQJYC1EMwfFZpgqvLUHoJc+4hwVdR6aSduACLEj4UtLl96Ici07U3JV9RyxZLFWl1NeQ
8LpuLpcaXrFIjEqL8R/sk2goGLMPiTNGBsn2Yaaaprv31UA2IjhnjrRlnksl5jqMJeOts+GbyTeU
9RwQ+iTkB6EXUl25z5F8T9Oj1apb4+p0Nu/dbWDTpYWkYhC0byHjvSGFGE2e3ezBswQjodYdH0SE
Lpm5XA/fLVqG9ua1A8azbL0QNUDDXXcWYoh0Z4YpwTEJdK5piVL1bnvJT/ktD7ghjE6m523KiM+Q
Zan2HIA3/oL/vstCQWCUg5yTXA0yizFvLvnQ3tYGwSrvcuCSephd9bKGfy+IKCwikJSVCOQkzrV0
R/f6plBA7+pElvYiK7AvEdh9ICzm5q+kfm5WiSVD1U3c5f1dKTW4Ou+oAfVlL721924vO8ITFl+s
cTsXGk56PNd7yygF8XP4h71OC75oVNunQ4V5/uXxNPbMuYpCNps1/DyAxcxxBgTDbLWEAayk+Xm+
nRm1xMIxpg3EHI1Z0JYqYdjjOx7KQcjd1Ti0OQHM/MszpnhnTF+Ttxc+Nht7KvIAse6cT7mnWO4r
Hf3SU3wjkS0fB/5Dnz6/P4q9u+hPxtPcwFGmLfv6sbIrfwwmWaVcc3VYo7DLmlxVX+iJQT2fZVke
23YdW4aJSqNDKysUKLLqscj/jbBU7l/J8ENZqAAwiUE3gmG2hwzQmmA6lhYob5F7woEpdaYlLj1c
noTn0RmqhboF9dg4dC3BwA2wZuVtgT1Iowgh3HZpC5kkEevU+kaUvuOGGDHxT0ZE1yNPkmiiLb+0
CRZSkLQU54m/TI1wlgZRZZUOH+/O1G0za5inCJRISds2AVMrOihz2BRJ2zXMLADyQzMxnpCsE7ed
iaY21MfSi+KbPYW7/RT3SNsfj2lyVFV9S/dfmiqPucd3igWwPv2Cg34AfkxUCYsEe8qm8SgggIBU
Nt8yeF6s2SoOJvt248SJ3/jyOBzZ3H1s+uD/L4s+UiF/qMof4DfBBxuBQn5x2kpcJGim5sOLkbpR
jCEYUgaMSppmn2GiUQpz0TlsNoE6Pidu2fi74RkqaXesqf3oygVzBjfYMEauqk5KMAil55iVzZ3k
No/W1TeBTnrUoyINzT5QlPwS+7yU9rzEi132ZUGB5mC2bbldKPi8V0Rf0sGUOJm5GEhYgNPC350o
Evl5p+DxKApbvzLd192fTZgknqmGNzw0rjDqCTKeSuwEaoZHMugOwT1CMfgbcyuVWOQNCRYc0S3i
/LHljGcCdP51Gnu3W47HfiwUZ7nCBK3FqAwPBKPyUX3Fn1y+GiktHv2vrDNi7Q0xb//umbImpRgo
UgzShO1q2JzpcfTKYaHcFT80UrMMryy4XveqYCmRNsk2jKvQ3DgYpiIVu+qw4acz7Ytpw22RM11l
edcNyebhg9rWdcw/ZYnfIaYy+9D4A6D60FIaboKTPDVqPFkw2HheEVauHalUbzAfzYAa44PPrCEa
mWiYCUBscUxcurJByCzdSlucdYGzTaZK3El5YlgMvNwpqOTQJgZ31BZKAWNb+rbynG8kKuuDXWKo
U36rsGWz2XYfBcRS4UZCPSJUvGt+hN24n20hYNYGXEvSmONPVW7LkJaa/nU66a9zFMwplB4+Orbq
rEKG4rVpZ6DcIf6UWEfwtuwgFCeYp8Ncs7sMYqmi4XZOB7zmvS5FL4Hv8MBA9L6Un+t+gostKGic
pqJ4zA9uiwkXeYk+LeRWdHarrYhVIUCQou+6wtaiUE81eaWDjWRXFmmUgYwEkwIgyZR//4LekNYg
S7CZ9BOjiwxEOmpYVBtUSn9TRtZp29RgkCGP9ws+hALbf55uu+nDVbzAMp7Khca3kFMBW76Ch6On
W3ITir3gjo+KklzxO36aPaPOI6pm4jTzxnW84UUQHA4xo50vibPd+gMMLyghlXxvgIyvNyTv5wqU
xZUPr+hyIGabWBGsUeu0fgHpxk2Bl2rH0fWRkyn7s1Mh7uNM2E5rpttpVOa1DXt5jWgntMU3VfDM
qYqJUFSio2QrKYtLUdlYjzTixutBgYgty54o4D45gTwVgDgEK3Ub6Zo9+b6ou5tYJEVUZDuG/KTj
KOeWcCRqxACWgnHNhv9m/ogd5I+denifv9Ecq65IkWcavepYzpYhSPoU2TFaS8ng2+7S88GEb62h
Gf1g8IzF/ZlcChyAiOlGuuVM4mIaNeSTGhPU50ZU8GBk59EjLL8Cwh27eNXuUkyrOM3453ZHAe7A
1rlmc4BCDNcsK/+GxcOh0FdPIIpeZpRj0H4aV5DEvdnk7pUE7cgVrbw/UrVppSoMclLvZjCIIiWz
xaH7sh4IkL15oF/0OcHdwTg2mPHaP5+jJXseqMp+CdKmbFRJFkcutSmJeIeB+1khclgovPTDSEqx
BJTNV4wMzQo2pOEcetBIKTI20kSfVDxv/sMfEKLCZIGhp8xwNh9skAiMszYZA/3+JgfnhIE2EjXN
0xexyMNVeLXpjdxkJE21+WhUFxdvdTUjql4qKv97srhX/7wdKWieZdxHLWILUEOWP+N2ownMuigV
5WodADJ/ivoiw8kkeCJ9En/HgmRcAkv+NjN+VVenViz3ZyylkXKEwyCYMmJrNXXAQ8gilOiCdwjI
RMfQilSacTjlN3bFMr9UIVkOjZzNQMR3T1Y07Z/ljaO0eDZHmyMr5c4G1Cz8MyVps1X+8c2wQfZz
6ldediR4CmxrDOcVk+F2Isp89RMg0olvnC72mRAjK/DSvDenqzrJQ8rGRSPmHOrJ03fzouj/qqTn
XYuSKflI9T2Wc+0NybVNRZLYzbvqqmqX7rlI59PvFXGf623nXpyP37FoqDpDK6x7sY1b64+KVPBw
lTCxLa3Qutd5NXy32IjrIwEwYWxsQZhLUaojADjldVY2TULrJTNHEcMsd/KaQZiAPL+0gwZimbLQ
NaRqsJdFjsIgcuntzNzJUyXZBh1MQRZRIgY8f5k/c0ngJ6qcNEvCjLN5ic8j7C5YSditNU2ri5JP
BTKaAvWhcoGze9f3GT2nQTnFB1YwmvT1cPEGtaVBxVqGcxxvW+7n/aEX0L4DsLnA10n08alhz9E7
znqAjTUNvjaaHxYCOb83YWI6OyW/9MwAaSam6sJUDAXba0UbQuqRoLgPezY3CPUMfMf9jeidpUYB
OYSnGE/IK7pG86XYrBy04TSyIk8FbvD+OFpWbg80WBLor6WW/KxoTPDbtSXSlwBbIGSUo1ypkLhy
zt9SWfQBBHv4ckbU8ErVtPsVYN4C5HWPvQUKqgSJ3idfykldhy8RyidtpsVnpvCa13ghoi7FPAHX
5Q5MWYmadeSPLcWqjbCgokzNuRb3v39YYB5kzdX/KPU9qTfXibSz/kuEs39J4N3x14jOV3vX4Pup
QXcbKxvoDLXs8JWHr1MC3UJ8qgs9u2LVtxOrmqjC47uU3LEwAisRr4oOjlbHzLs+bZqxqGvDgoNL
OaLEfW1Y2sGg9lEUhZA09HmaFpsGUHbIQN+WfFOKWj4B+s4pANwMT91tI13Qoqt8U04QMhVIawFX
LU2OAJyaluH1OyBK7y/OFZXF0KlrIDtbJa4gRl1Lh6jllSDT3GGbhhyD8x2TsW4dp9lz3xHgyTd0
SZs7SGdSJ1jZC9IRp5N5G2rW2PfpU1cqYjSod0mipC8tmKaR51ShAvy5+O7e748gjRCh3ykDxZqh
Ls0qE4D74/9phgi3T6u0y2V4wy1hPjRPqhjdtIcAIp30HuIwRXL+P1vBrisMp6CJbuetpGUzXGkL
nRIQaGWt3/iAmSIGonnBSaCATE7VPpMUDmbVX+/UInFZQAxNLzu5OglukaQCALdZ9Otr11KgZtqR
+m3wAT/VLeKm+MqOoEiE3wCV6iOEFTZgAhRyYIf4cyFfPBCGqc4e4mGfsh8Ie5ZcHVNlWLU65/qB
ak8OIH+KvSZGaX2lTa+fkKGyfB/5OxUDljaqt5CPdLfLqz7ymZBhM42KMmFqdk5jlnuWrgynsIJV
M9uG6+uPcp22hzFvETTT2vGyYlHtKaDv5BtcxJ0TYPSV4pcd0eWKs1Mrceh0lLU2ECt4ICe+/p+6
EqDaSvvI+PCOElJDLnTu5Lv6JNyATIrPLJKDdDxT2rKuVhoLg7hkaiIL6rIQiwzQm9wxbVKsMARH
f4fCkNMOw1gDWJ6XQ6IN0yEiBGnWBLUwtcw4g6kRG3ZjIPe2HSjJef+pQt0oHS/RubbE5+HmYfiD
vztSEx9eCcr/01RsNaBLhKp3nn48eTQjQykzX5lOScGjfrKzWyrS9b50eGNtyvzn0kBQ4WK92fvI
PaZCGgFMd2oAegvz+Xs/8b4N4vwFDd9kC4HI4jo27qwFCRyHw9Jgt3iBYfJpX1RrHKwKJCmOZLBw
617+QltrNxPuy5WSystt0exc1gxiSIwVF80sXlXChezRX9FbRliLn9dKRXcOb0dFMyyfZH4kPm0n
N+lpoerXgsBYPQpn48SjfsEpX+ZDBWsnipWN5ympE61BjYtJT4HKeD1Fu+XuoXD18EphC50H425l
dJg9xDZoe4A9ODanEt/eEnsG94Swv4CPbBtnVc3rvGBn/Zvzvu6FREKNfkRpr6XxUsTH+PvwUuPN
RQnyt8EDC76zjWM3YE+izQgBAK2fELE6hC18J4/t/aE65CVWcZo0Bi61X418UH1hnUOHWYP4Of6o
kcfLMFye6A5nK+/YVaUjsP+nvAyaIhpjSRt0s6o7+HhqZTkgyBB8E9VyTf5IildW0VAzTST/hQcg
HwgkiDf5XjX0VqAiGj2XMBxGxQocsJAC79qTyS2/MwfauqoLfoMrsMnrrC4J9hZK/3X9WmgRLRCr
xy5xIaFhCYPhP/NaCBAWjrRhX1pob/Q2cPAfN/MGOGQczTdjuq/IwhAKzI9uWQ5KBZP36rOJG0rb
RNoynqjB1pZSH+Mj25QZs9ys4ZyPKCLlkoqLwEVQKSFacH8qRan2avg7Ad/i6RZHfpjf7bwE8rIE
O3aQeSHwjc8THV/O/eIWDoIDFXCYpv4MnifXnydWAZ1njB74kxZ3kCRrLMV9xbwp6FW6JQVjKArY
eaakGjXh0g/MIkMI5XahbifDhpVTULoQgG4cqM/a2ti3CYrVbyGkGNI7VHUCqG+3LbQkLuP1Aol/
pQpE6vx9b+YoMHNlfDUX4NlxAzOY9BLa86xh5UOTjMaYQc5L4YlK5u99yDQb55dfyeBS/HOaOVIJ
/C8zQiHj3J/pAmK/i1M8CBpW14P88mlCo76vMwuPToYVJJF//DzAv4PhjLJbVobUtqQJuuwJ9I6v
z8OZjLm72vcnorF/VCMLSQS7oT8Wy0G+es+4kBoFf8uIR3P1x6vMfdhVzsYzZn56Xl8OfT4N96Wx
rMOPEXnzNBavmXkq5x7uTaUkIMNDWdC21plxNe7ORHkge5/qUydI1a5aVYhOe3wGN9Queu+uaKnZ
4kZLep5GWXDVehT1dTGe7/YuH7c73UthVaizhsoLmDumX802an7yfnTufMtEJYDHIPndf8l861SS
2oNdJhkgUJqS6l1DOcbIzB+7rTZC619aL5tc2P74f7ZSSXzIOgUoO9IDetzG86A3/vtJpsjPrJgP
2PVmK1LdtLYBMk6eak+Bc8rknkPAX4t02FAUvQ6nTthxn8RrS5VmDtQyzTFlZDX8JE2ODRHADDh7
E5DvbQZDhudNYW0Fk/e/MctX+iqMeOCPYxxGeaZ8h1i8s67QXmfE1jfhgKSP6TOHucmGHoQ6U6YI
/vTNl+wmIAvYQefB8NJ2ggQMWfLeXVpZaD7Q4J7/K5tvTE3ATAFAq4/JYEeKnx+PMnmM/PwcMbr6
OlM6itZF2xCt6+0yJVZjLmSG3dC/+mJXqoAP+IC47qtr1P7G4LN59yG8lLxdCVtfHsXXYLLQqnrm
RtsuLAGMDDz0vldRpsOM0jY2NnKQ0kUSd9YVcI2l9b4YCs0iWa6XEHYtHgbx+T/CXhyUG3OmDcBz
9NFjp9FGqzpEVZWQZpwXKmiAgesm3d10mC3KG3DDsjU31IZA4PhC/Zv97iK07GU87gW1QgrjSfvL
addJGq8UhStkyM/+u3KyYbGUcyvwQIqp1DLXUkA8yMTrfOAH+penM6QrBRWwt7AiMUczb9JgeHXu
jw6qsQLoqFw7PY0bXn9r/BxNu9TyNQrzaOSWd6M7o5vCieYy1dUZ2HElW40yJMOTlP81OhSVc727
17DHGD3OrI+0v7b2UIH/gA0FP7B/EhT6NufoDq8ORMSGwK97CPRCk2s4Tiop0UjT0FO93AEQrYjL
FR84MxTcCly0KUX3Xr0DvU29prTphIUSD2b9/KcO5etLhOG8hvpwTg/sgYxrbb+AAc6K7l6J0QL8
KN/wlnGAi722O/n2iI60LzxNvt0ht14AQXirC4zUmj8isZ80O+4GKIkOkGd6IvuWVb8rHjHosR1m
cq7191L6qPGkVzdjtwgNEvCiWcwEzEiMOzcYUmp33qbpjIv1Vl7zYVpU6v9k8ckGHFsQ6S3L7s5X
CWNH0QlfCfX4/cheUWUTuSqlb38EeyujIII1RlSsETx2iHLw/KVgELdWfVD752SXFShChnRtA7O0
texY69IdxytQ435N92w356l5PBlnmR6burtHxrfNJ3T7AYci47SFuPerFosoI1g4LdsKREdEfjeS
b/iK9B0+IbyQkUtw5aTqHUviZjcWoA0b4M3h8Gn8TiwSQC5rm49DPxgAm+5FPbXTdEPSeRvmrD1l
Yt36C+3p0aMjX5j8RzZn9f7QksGzPPhBnJgwZ9P8MRN4hqCXQbXOX+jksmBL2l8xBlKagXtDXllW
h9NcOrj2jV2Xp/6B/SRxP53Qfp2SvMymZeaavqHvGjklcIVrGdnrT94XspOFX03gf+QUGWVlzbWd
XbgE7+XZMegcHS1bn2MYcrPQJ04BvCCDVElNBbCyK3rCkoaIl7gvkcd86FOEw+qKGoyYhsmmQdq4
SvYsjYAoW5fi8wEWV0g95HsiMNSoeDQbGtEJPnbQtDG0vQ0DuQr7rs7gRGtsrdOwu1mKUG+Mdkx/
7/NE8TdwMjOgl9NC8EDRtwogxTiGSTXwo3p1Smmux67GSNTIQ9uUN29Cu/OkOzRhCJTvCx0FyqKL
07s+wm898emTA2hZ3JVmJISVLKa/YSTBzsL4hX+Tn2QN3V5YQmJv7YOObCRVmVWOGLi91rQg1Xtq
fb+qc01jyozlfPh7qgPhK3+17NmHNVA3E3gJMf91KmXxSG4iiXXvTrzEq5v4hTYGlKvsqbh2UEL5
SeGWln23dVzS6QWsao0/Z0lY71edxFJoweE32pRuqGbJdjUA2DiXaxQKnu+VQ99pBOKnazPSLr2S
/PHjmFbnZ/vj3m9Z8TsPDEcjEguFX4JSce1UHgGCEOh9hC6/9hD39h6WvqR1goFXMAZ482CJXJHX
UEBdsppa/No5fuUfI6t9eYWd58z+GBxih6pBKuOCDXTXtvgzTcPR/5WCezTgfUt9aZpdUICXIFh6
aRerk8v0CJAk/lRk7sedemgmvL7YhebKPqjgNPDTL+UkdlKXvV5K6kvaBMtVVNpOFTZclfA/UI07
yJeVxVUvNlf2ioA/i7LBu1KQfyZQSEY2BvhRPynHM42jWWI3J7Q2hmgN/LNshuNis3ghyIjFCY4P
4zljk8T8zSFAwcWXS8xWjM8JJFuH5gcytAEERAjBeXplWfSqxudR8OhGq+5a5uIGh9J1P3B4l7kj
4DzhNUHmkN0QwaF1mZp7opYSsFJUyUzJMXjDjlJHMfLW5D9DRmfs8tUMdwLnxwN1JqvlPpk3uY7y
7Dg44Fr+XWUhPj6GKFcO38DKaF8mAAEN8buO/juQeKMpjzO/4KGPUjpSEoMOnXKijOs7zUgIrtKY
SXRTBGb6ss/MberAxUwNIOMhSlZME2n+iqHsCM4gJegMTFbjd9v0FENgA08Zn7ly9zvEyhktNkpV
5eLlWToiIbKtvFHPPTHwY5lhMwecA4XkpWeRzxa/jVn3kqRogTVDHHDPGgqsyOgwoqtodkISNDV+
ldKgBBOjH4+xpAWEWgkwFXK0VAbi1LD085U9FQWGtMsYevyRPjsHFUOWXhkyfbIXu4Z/zzdZrAym
JysMIFgXzpChj3hymiiy8SSYkM5cvJolALxmbVlcZZ8M6CocMcIAMVhJ9C2FZZ32YzWzYCTHprW9
mdcqwsitbGqQbmLy3IAokyxg2dYATJL39TpIOFgyyAPWFYT3MugVHcqMwpxefBLmjvXVNj6bxiTR
cCE5S35uMEymb6lg5szjz9+cPSSKsXxnIgq0I/A6XFLRP+oDZA8LHcgqYNQHV2qbbKad8EN+5K3n
R8AGYJRFgEOtqW06al79mYRL03G6ttRuxaam8cyRT3KbavK/j3iQJlg/5hEnMCF3CRkdTwZQg8y0
H8rmzjoiIFw5sTP4EkdNzwxub0z+g9gWb0NZPp+afxkNwPakePjTpBzbRppMHY7cTM0n9vGt+d9u
zqVKdEHgVYYTufF6CLp909dT0mKWWW8mv9mACeRktTP/EY6BzbToisfCtwi58qo0J4JG9c5sEjFl
UXH/BNUA+ZRpMfnUm1jPwLJpA1n3WuCSuykZsv4DBx5CogcVnX8MG26Y8wLlZz8b3KB3qmeTFrtY
b88a48W6A4qGobxV7884tdOKDn5Xc0Hp0B6paoe7bn/0nl5zZMkH06w2Ot3t/VUYoo19BwoP8FQY
O8o/a/9pm6ViqEKjGTtOAPMowcG6BVnIpJDaj+VZt1UGxgiFCFxyGTSe9PyyJurgkZ1yQlAB7uer
Kvu3Dcat01qCbJg0qOT0vQFFxdaczsyL68b6MA+g4cy6IndbeLl9dkxcqGgnVGSOkRqFzCaz5JWt
1OEfWLliy2TLI6gcqgJRcTGpB6iiSSZBEKcLX1qLPNGJOUfQ03KIbhm+i2SA0cFICdc7KpmLxid1
0vJuPrfSEH0MS5r0lueKYJH8qvzRTcQw77pPQRUfRgQfEvbspDGEt7s3AsHDAgbG/bDWurK5EaxT
EMIKc/xGYFmfn1Tv+megf0jQyJC6d+dIdpKCDaux3F1wSBlgDehuE1QVeu0q9sZMd/uR2Ou57i4a
CBjzVNG43YZ3otSD9gGHs64iPTWzq4zUOobx+XPrIjulufMzv+HLPnRg0ps5dvBzvzkX4W96QUp6
xPLhKuA55Vo1xz/ST0+QcBrfUAociLE3c3vbFsKA1w0QZiNZEdPZlfMx7OaQOgy6qviRDdPjonev
JEl/edf+JYrDK2OUVD4pIdeyyU6D05K0Drod9yXZVQ9zYkYe5WpY9NVZkzO3K7+W10y9Z01mY8dF
QoL9xx8YBFBjrhTkvRcofxy6TLY5pmQRAJjkhM13xPTW00T1oppeIzDyJJyCWm5k7h+hfoO+NmXi
DZJmABTTftQokrnFJx5qntBQMilIgg37y/XQsmqqobak8s+IEpcbqX2to7nNTTxpsmSd8bdRBlVb
9sINTuGx/GqvQPOgwiO0MEv9pf7xbTpmkzoLOBHe0plzdERhdtaZY1U6oVkjSpTc92pwm2QZh10Z
Kgj3opLLEimPAZCm/uGZ0aYUvJlaM/Vt0bljCiHTdEXHk55yK7eWNDh1uEkjf2KnRgVkFgZLiYd7
3NRST9elOKAb1TiDupJW+MthiLGvczDv8Tlrt+8ObY+/RofJ0se2aiy3IcWI5INfxp4epNaeDWW9
vtfMRUhDqF/YEmVPEshiEP22fw85LQrnvvH3HtEXLpQGZCgFd8tEsxaBabkPBlOB4jXgaum31SOs
wq8xM8RN7mA8G7i14eRMoqcKYeOFWr80JnI/D5IWVKxOqEXMrNHxdG8T9+aYa1A4wOUHMQ/ySp3o
ZY4FCLigr+z9ZqpcXRizlvBihNzPh7aO/ifkvK0/Yc0tTCX0vq3vaaTpw+XiRHmfOMS4vpS/d1ZU
ozRx7005HAHWn0CgEWcbrOBaWn5oXD7ihkw50X+/6QfmbGM3ZrnBlxlDSBti2iF8WRZ1ZtTz1iuk
KkjayEPyr50Q7w3PRYXor+b72/aVK2vIWCea3icSLXLclYfSTpwIfLyCyqdIfqt1Ku7njdlWbt3U
B5wiJqHWaM7WRfpniASUULABmtcKaGDgLB/RNofdasHSss8S72Efk//OgBTBmNwjgXxb7ONpuF3i
g+6pf1UdcpOUvM7O5D/hpPGsRerWs4DrKIIfhqV7ZzGWdEtn6zdmMl9JQ6GSlWjBFeQWezKipMRa
nVaxvHjr6s9dgR50GUsEXBJAv5KM1oeYX75bFWV9aPvQoVwj9pTgMq27JrIZh9JkZS8Iy97Sf4lT
gBlwWADA2cYErR6uCbj4ehX/Haqx5j9OBj229y7eXwohYfMQ4ZLSGUrQAp0qB1kHQVPj7PzKwdDo
1/KuQVN7Z3536hB2v+XCxGV/59ceLoUhUpeOCMlH/07eBRvsBfHPntMgtiVUVxPPYgilsWU1CFJi
8SHosSDfSVNs5ekARuxF2mgiQf7G+yBXfT/+O98veKzvX+U3WsMU25x25996IxWU5lL2+D2gpI8X
uFymT8tV0dFg2X8d4eqfcJBGpbR2cWp/kj8DIqerW1/+bUPh5b3GPKZ881zToxltMF1XIq+0dyAc
dUjkRmWDm6JzfeE8BHHTFZMWsCqA6QA3H88CFZmWAwYqYBYkeWrKccBWnH9cDCo9juDkAzjhCgw0
f1KeiPUHmq80cedoEOQK+q7n9fIZoKdqiTGK+69koKx9TtAAz7oGzdjrD8FY+BzQVJJ6pVkv71RD
4nNFiD7UMrKqTQO62MXdcqDlpH8lFbLbufw5TYm+G51bW7Jt6Zf7wbpckK9qq5ZTtTYSfHGlHmVm
nyncVcX0HuMq13/Ip08LSTr5BNNJwz1f/cuRTR1AOaJb3ekjgFn+tvclQkdgo29k36O+P2iwKvmF
wmsPHrVd5JfqoSoFab42+W0idzl4zvFLZi55RSDG3NoimiO/oubfGxdpw2J57CmRAUOQ1kitMx2F
0w8Aw6NLxKHSBL3ETe2UqQeMOF8t/zwvwm3rmvlDKbYEYFcWWcbfHzBPLSh9XKD7000nzIIqGYYw
xyFodtwIvEAykuZt2lSNrFL7fo8piH3eOcliAIotVT81UK7m6SP/qU/N5l2lTd15evf1OGs9rVnN
fTobyZBRe+2amU2frUrNOJ3VSo8A5dn4S8x0v5kNHClnPNDLY6i+ua9FJZeX0ySIcfXetbGLxgNU
4OjbozSV6zM8YIdJIaHESyWrgyAIjVN37rqTOgauFGExErB7P8d7VJxV1BcGd6ZEMB4m5r+mru40
SUpHqKhkCRh3sjRODYZYXlEmT8r22Cxw5XHVOQTpA42ePCkJrIhq/3XWFwB9NkcpM8UmNco1zd5c
TiZyodcdUBW+8SXbDJose7pbpGXWNkEN5/L8zW1M+5ONXYVHFQMsabbLwPNXHj30DR1x3yn1dh0u
WlvP5Cua8ymlyJNwNCSRoprgVHfG5ESwEUDtUn2rbZxvcrcbVQX7ycoZZS+MvLMAM6iXh08toVnY
kX8elDPC8DVj0XYhooj60S72h76mxPKlfL0W96D23rNaIrYglJk3nVhgjGcttSAUrtYZYsJ6UMrT
B7dTcISdWgYYMQkbRnPb19+sgCYn4ZK/0C1nL4mAaS6yymiPU8bQ+ZKWLQYEY0tRJjJLudTZE9V9
CyWDbrPQeRu3tE1T1u1PHsL4smZn/5UA7nKFaKRvu173Aampc4R4YKP+WIkskgqySzD1nlonnmas
JSonrr0npJWWa9HO4fI6suNN8E9QOHy86m89KLiVoAR9TVKRpsKHrJXPoZd49yvRnipRXu7ZcxeX
zwTxiAhUdSlXgx1yvUcMWMnbEnjrIPNXXoJn3gDb1JufLxQFZYkXMNX90nrf/257WyPONBjoDukW
a92gMNuGLxxv1o3kQmjJAOIHnl3Qm0yPmEPSELkwH7xTPMxUvsQgtjJN+9lYPNjlb8SC8UMitmcJ
g6KhF4h20RbfUmgjNHKVe7ZZAiFf6j0ONP1eQjAC0pBDF/YDRgz/MAIcnl8vta7ZeUGJgTzWHVGm
lxh7ARwJx1YxUU7IJU9H+cIZwAXpueIp1qcLGdlCggShKGp8PogXPFS1aBK3EH+o2eUxC16s3+n0
X9CHiwQeiZps0P/NW58y4ECMz/BfnsMjafYuhGvTA+Lbc55r3AkHhbNYFHgbllxlHCNVF0AeES7g
uXLLZ7iS/AFiom/3Hty75/sA0gtQPj2MJ/RhBx0HiuIN7b2YDD5lllWn7Xs+P9eDqLdh3UdzLaKu
Dc0VLXojxqFFckrqunhromLqdXZvNv6hBmh/7OkAZbrqfnVxVasu3WlnXXsaZIpyVM9BNcu//puS
EexQAcETet/kUsrjnpHeXP46TidG53//D0+wgOnamc6pRYdWYUJhl+uINcF9TZfYGch1M1/zkDYo
C+vnou+Z+uJ5cm3lq/7x992kQQzew0gOA/LMdi/l1M/e1wJplbXDK23iKcLezW/E8jnWeWzRx4ug
RSJAxfjCaynvNVGeDs9LLH7pW0elLAMrqHRhXNFXB7tKgRm53rutulZpLJR+nOato2fQTBxvZRdx
rUYbyT7T3Exo30Bz1hiJzQ0wo8gReuNcbAdIoy17vv4MMQSsgdZ9LdCYb4ja5ON/oIuBYPSKpEhX
d1eV8ANk7YTLzvikrd1Gyt9tcl8/XC1uzRzb1Ec7h6gxmnrFdqZe7py8zv3zbkI2/NSvmSWvNeVc
9Nwr3axevP4Pm8WAmr1pTwums1rADd8Th9wzq7KIQ5OEkyMEd9ZGCQfcMF41K3SdnTfhize43scf
f7XrF6tl5wMMxzTmsrow7VVauVBTJDSloN4K+aSmVSKl7aecJIAHBPdlBBGZALNDLsrSZDzqJWxx
+Lt2/EUHeP4i4mFQ20FWNgxCJ7pRJSRAAxrqBweeElyoMdKQBVpgx+lzIfSKZjhLCDkt47bGhj8M
qOdROOjsFxLqdrDqZ+ZxIA8s+WB1jyBzuF6nzVWP4vpnJwgMgPmK8PaxY/xZxstiVDEYfbiRZPH4
/Z7ARetAysNE5rKV1VFBjsYY4NlS167EIfAxaOzSEnUNeuQJp96cNRwEJLwp+o36cEICgu9sF0t2
aDZ9balPh/9Q7h7JVjaM+B0LpNldQkaNxVFdI7o0tDEcaaaj32k4N364usxccQOlwOrDCBFXTV39
ukZNYXouLShG1irJ2N0U0ym6fOvLGax9Hpgeuq/vKxzWU8jRSW1Mavts2EAuHq10vGdlM2Q95M4J
2IX5790KG1baIkND0chzAZjX1yJ3HCw8VTeBQBigfZ66/rIFIZo3XNDntCN+uypAXqEvaoIiJ+oF
zGED7QTyIhfpnV36GYRkkSn8QCPunBKWMsz/+S4ZSFY68TwqrxiL/GJBjk7FQss7UbhjGXSytSLD
UodtqZkixyQOiWWQRku7IfaZPyiI/0+cCwD2hcgx5Eix3tOqACJQoZUWx6qIQLef5kZAwGdUAnjU
ZXLlZz3TFcJ7hFbRG0ON4oe5I5FXPqJ+HrbF+O5nTPhJfyD2Iy8ULUCor4nIM7yiEKXlgBagwu8V
8wJDlGxw8AQS0dcuBEpVV5F7auyyEw+nXnvA4p8k51vcDmSDTuegXb+RGF4WLyOYHpVef8xWro0+
rrwe7bev1mnbqxTvNMMaOXu3UZsnRwwwWSL5AYt26Clqr3wsrP3FRlJwfg5HbTAnJ11Ewki+z2oJ
tRtDWnKgrWNBsTcXSQWGWFZRAFy6muXT09HTHVcokYS0Kbc9MrlT54bR/PKpxWQrpr9fIOW+cWdE
+j50bqSfnkXoCMksKJTLiFXzWi9aLd50fJLsDsspVH9z5aATN86TtDBM5RIL7mgZjuoyUetYJvRS
sKvI0DsvhoJhd2UsG40ZKMMgW5SLmWOWq39IvosoGTrPQSWXIjUXiTwDvNUYhAw9ycoQ1jeIanT1
6p9UaF65iT4DmT7eyh9Wq8yLGihdJI1t5jBL2+NEHHX/rJiTs1PT0AIueqir9cyMdtJeEcbPjPDO
Aih12r7stpv7vlcS7pCQ+LzpBIofHMXcrb7gCGn0Y6O9rCcUFhR4jA3tHqVqQeWTjiC0QY61ne17
MVCvcPpEs/B9FlCgVlPkHgex4w7LffOp46UYgPh5FmlOxEQZLP4oPYl7rlVUDZzHVJWrQcjAiBzc
6eKmpimlxmOQVp1Msw2D+qh+UXtfmPSWqCyfYmCtz7thGW3gQLklwTLposNVLn86Gq0lGQdy1XQ/
hi7BD3xud4ZPsgkJc/6WtguF4qqAP++PAj/57C5CBC17XZInQgPV6qfQt60ppU8ewV+3VNAoi43k
aPUBuOatRTVLKvkfFjTJKieZahj9qVrJJfgFT9cha2W16pMJbEaiueFyZPc9GrMz7kGJ4JPwZvZG
UQOcM2odMwYxcSpeZbZyE8esI+MyB5gokCx5PWtkYZPEkQGQkhPKGrpHkbBA6dTukuEbVcXPk/me
aheDGCVlvo2oW8KFelwxf3w/4hy+eCOUKnLGvPJbJ5KY7amspPLJw5PY/hppcYmgqH/6YvznsNL1
jnB3h1bxYN3Bi8xX+Xdkh10pZeEuLBLtgCEXKatJv4kT1cKd0laHXqsrcWiSOUqbsrULVfjUaftQ
IgGwquFoSNI6CiTIqMQvv+geMk8pncN8vXcZZC5X+wypbITnCLrq3kJI+2NAu2Aydi9d60NA9JH+
27/uSf7rutDiEUo6S8FlWQikeW8nGpXI2dpb9ChTEfqAs4psuLTNI4JcYHR/qB0FKKYDu8GPlyMq
ByjPhVIpC0OlrjSVgztl2c3IjLi3iajI46AnYuNHuwa/kwBAzAPDbFH2xV+ctiZOM6J2RfTqQSCN
kUS1watmkYiUARcCryHUOUQitgpyK5ySr4GE1i+nj/jIiVkRNKzM5DO9IJes7r7oqkysP3pCoBZH
JVgJBZQqRuh1comHy3pTjvejRF/irY0f9xUdho+2xZOmjaoscqelZIs2QBYxEvQ4/IegL8pyGVh7
ZYQ4pvocO4egg38UMZBNQz4sY7nhuMBihbNh8hTaOu0e9JUoxNkqYd2Z1pYwSdEnFXL6EYMzRP6S
7KocaU3W9Q+2RuVWQ7dWsokYxsQcAYQ+qGkYo4BngM3MyRG83Kvu10FhR3ZusK4p4DARwvsANOkL
Eo1SpOrZqTCWevynI/CFax7aN/PfECuim5MuElPJ3z7gxIFBmddDbkrA7hQ0d4l9kiCe9QBC1ddb
H90USAzynbhMAFUBre9fkIURKrhczNx5rRCz+Fx+JLCt06FoXfctLD26RLc5f47MtdKkTP9WMaK+
Z3y6xT90Mz2OajtpTAlczTi7ahpVixdNg9p64i+TkgGO5JmJrVw3A+KMwUCu7jB+1KvekjBGTzz4
YdU5tDbmrF31exfr7IA0aGcR9ZWpaRHXphCGWxwCIjQMFf5aVzYYeWmP/pUem6uafN7DxIxG0jGd
nfsZ1dcjbyFTPqBJ3sYvq83ka5ryzi1CjEffS3LUtFKrMrBm2yolgeAXKJE0N4+gBxL+JFCoRPq/
PeDpomskQfbD0Vx0jQ/tqlPvDDaF0mXpMyB1QK6LC15jdKFDiBRI913T9w+yinaPpKAUgOsrsBmV
yfpiAeVsFKjGE2ErrMdFeZtPWMM9weKBq2n/+2DZjS+sjHpCy+3oNfnXr4Ak9nmwdQF25FQ2WmOk
U8uXT7LV/V05EX5xA4BCNErXuCQEbH67Hk4GhW3Xfcx7tOmmr2vgXRZXUTfCSP6XmWZLArVB1724
wrvFVyCHzs0AY3M4Ubr8b8COgyKSfA+ZBRvyEzOlAQNXBGMw0MltiAIc9fJAgZHT3fWwMOfKYbET
s34VOp+ENbtsDxRinZMvx2qSLBBHOHjz3aLODCL9UhawdW235cfeYhNWBodGFMc8wHCtkq5P5GhA
1OfL9Y4HTRWFxL7X3XT4eBBhEmFZweOeo+n2bqx/qZewqJqPouOhVSuG/5SmT5qWxeBZGjcboWrm
Igz2i1tKfvWDlXAI5zweLvctuK/hV1xZTXtq9rUn34uoW5qK0AQWOz9EzOXrPEP6tz6TiaiJ7PMo
lbl7J4SF5YVsp8nJpjNaiLYiPHyRlCxC1smJs74hQQLc+zrWN7drXSDaS4r++HTgQ2iJLsM21bzE
Cz1UKENYwU4+fLEpV70GlJo5Zk9+nCz5Z4JI8nub3Vf2CaxNLBymnwnO5zxJBC9FfCj47dmlq/09
N7W55TVbe1yOGwqW1JoHQBMwbW8rdKbZ6bGMENbV2idxny0FT5X8oJbkDkfdatyoeznqmwhnoocF
ymtVmQDwa2KQgfaLSsj2dMUjzGj8beijygfDOYIiE4UjwBK6HrAX4Zq227FRad2EHI/gQU3aKWDi
2kqPbKh/ltpjhhOgBnKvLDpp2CIJ+FG7L/5hA7fL5TUnEH/0b/RVDSI1J7hAiuR4r3OjYql144l9
kW1oq9C8asRN5SNNx9Kl/Y4gS2cRLwfXtc2TxZAikLpGQ+ugYTyBhYcvLgWQK/K4eZoCacZ4Z6iS
GRx+bwg3GpgNWgeZ3R/AxVZ1NJkqERhecIyAwur2sbRoXECMKwsZ49LYPcY2pDuzvyCUcc4CHINw
1u6GmjCj8uyCZkcLbVZZJftp91e0tX81njimETzQx4nuFGIUunUWOErmLHkQ2ACBCMjZC/HVQS/x
WWPySpOaJD/CwY0Fo+EpQeESjrwwX1DjyESqUSvOp9flI1al/HcUcnwSZv0444WZ3uLfL6wQkJ/L
lYHonqgkPdZgYBFk6bIDfj5cwWqZy6jWvYVBwiiDhW1M5HMaX8+Ca5bfMO1HHS5O8WePd0nyHnw+
EW9Rf2i4g3Dtk8wRHVf9DIDC8o4fkiPSQk/WwsPgoeyZQvKiPHbf3EinYUeTiqrbsrm4Y0GScqPK
KapxpJgUYAHytetelPcFcv/ObrFa0rnxRvXUyeR0igR3nbybI5SNaaLFnInXNYvsQBOhA4S2jmb9
sNeXmY9qEEH2fYFEKahihgPiV3zMo/9ltDjhEvQ6piDmsfD83PE0MbaTRR0Uy8v9RLvc+nkeor1p
DJtKWEPF8pkO0WHtTtMJcNEcuON2c0INY4aasf3i9I83J188iubzcuflyVwCUpjops/ycphC7xRs
ORQP/xPVZgzanL7rcuYrSeVTTEXKpB621hj8tQCvG4zj3KwGV+4+Z+HXgp47X8mZ2591PM6WqokQ
nLw6+oqpbK/fqkf2lLrPfl6sVD4NHG0Uz4ItrVzWspy473ky/MrxCIJUJJ9ouSa1FYDCfxB1pWbk
3sRSE7WsfWXKB8bLeZ6Ut65JwGVlMcsX3Bg6FX01PuQQyqRqXvqkEr8kQQrbDDNip24ocfH8PFEV
4oJAg9w7Frilnqc9LWZH34Y7sVvqgrc2GZchebEA/+WGymLX4OsC8xe5vd3szeIXfe6aaWJ44PE9
je1OFhTYwrwKzKwM0c/GgnKKSa7wo41WTcC4manzZwcqO1nz2Pa3k5UoUSM9ttDqamy0WevSQ2kf
8pG0uUpCIR69RvlrxmGSlwADxNo20x6vfi/2QZuHo51Uz/fZS4ZVl8E7qEx8q3Qxx8AuKd/EpQQ9
qW7d5QEmT2zMiJePnrp2L+V8Wr/Dgx1i7rEGGYGgzZlB7wqQ6MvxjW9hOghSsQtjHthlt7vlHVY6
qn8ElBVANCrWwYIQJUZ4i+elaYyA7zykXEJrciwygG7W7zKg9784olYK5kwA8WHahUVJxusSUIzI
S3fUStbnAbGp3ADKhhvVD5wky9L09MgBM2OTav7CXc1vEjstl/TVwMwlm1bj6RBuiBcMO4Ak2ZhL
gGdOQ27v5TRDtT1bJm3f2uWDKl/H1x70Csq2s/5DIg4ZgB4p6u01PQQ6uyi4XRD8MxUyeZnJE44z
sk8v8kq96pHFflO8oBnopgILkdw1C/xCJlzNj+sYwCT8DP4stUlGyaKPc1PGDI7BItX7A8jZzchO
S7ZaK8QzMi606Ktl6e6Mh5MihGn56UIf3g94aomYVxONUEEYMEpRdrIWmybKZQ4hbfCgsPCOE8Bg
q0ctPC/LWL+QGO15RAtDGH0eidBVlGjWQeabAUY+NeP/Y64HwbIDnw/tiBLxeZCT5H24FqNNsYxo
8l4kO1JrhzBytA+h0juTT8a+wga73iVeZZLXF8ixVLh+jHGgWA/jXSm6JBmI3877LYJC3SXSSrPS
f8mDYsALIieZLeKbMWGjx79udXmn5YOsTYQAjeCDw0g1AaKTWaGkGjTGUaNPEACJaN1+/xAOliD3
ULdcPTr2qwctr6yyCxa7gpcc8FmU6x8G/0dXQ003YhKsYs4dLXJ+3hc1KGvYp+typhethBX5ZKnQ
AZ5nmhGCHQLXHrEYP9jaQC/PnoUBzLFirB8YSNaCmstyRKZoGYE0SEpRw7CDgsbeweu4VHvCz7ty
S3rxbXsuKks7bYj4AgLVS1EfPu7jK7fzpOGNKQq2Wt7eEVHNmwr/7QtK18QeWAT02xVdsGOrVLZj
8zxwmUiiF5amZ1YbkThaGzSIcL8WjBqlIhpkLLcM3Edl6n6wxEYGEgrqmcfQAYYfBJbVxBZ0HqP9
JnQuCgGW6yI29h5Zt7Tq/Z2aibJ6bwQPe6Qbj/oM0uKLTJuaiTME8bdt7NkzBXZpXfaqvdhZecLB
OJND2Az3sdV1pdR1ZuWr4xumG7HJEanpqSPW5HVX9CKKRGZEKnaBXPgMWR+8GVwZgc1rpeNMgebG
No80/SszW4jATPHuGTEVbzF5ojcbwB4hQiXt73f1aM21mPvLZC49BHS7TyCDcOKO3s77XwTeLxg8
ts6+X1FpE6nRyu8iurwZVXos2JEW42EIJhUOxdKQZiyNRXE9hScqSLAbTa0dQtCKiXcZgWEUBVrV
NUXiS6kLYHCt4jSep9IbXKJaRF1ZS6JeD+6zo6Ijn95c2tPma80OC8/NMpAyq8jzCcOgI4m8uW3t
RxsZr3FWmoELYp+EEkxVxiSgUig0IqXOC49Ig1oE2+QkgJkAtSI0vmEi+g5p7oHXqGcm+FZ1d04r
oVirszsK7+rhgl1DVyEJuiryAhQgjI6zqmRGv5ExcHi4AMNTcwYuOCYtVQZLIhpoPRvEh1uxXBLG
DxqmjTF7MdyDK60MKW3E4K/SHJV4t6z3AhVRjNM7Sa+bqBg0Ixnyyiy/YW+dl0ML9N1fhmgjxRwt
TvenfYy/udvjaLTto/LEcrekSDv4gJpfUpTEqPFSCXmU6wX2AHwJOfURtOMdDSZ1hcMHY/1kcsal
BysLUPuFo7hf/GQwbxvxdPZ0uKW+O11x/H4hkaSeInP5fnP/SOGcrvG2b8nMXo4zVA0EqTQxKJUz
JFQ6jO0uY8Nmpdp8ME2RtidSqcxO5bYNwN5ab1qxbuvCY5rBxOHxh4n7IQLMkilFZ6oBsbRgIBMt
wC3QeZsfBTnwrJyTmNK7hgdr+7lTC2QN1QiNlBHXjNlftCMXBJTgVb3uAR7uvlKN2eEV300pFq5Q
DFGyr8GxeeA1xIy0VG7IQUpI+ZZAMiDrmevEuO9VupL+8eE6wpIO3VS+FUz/ZIn11TVe3SHbmiyl
tBGr+cU6vA2I9oqoVMN/lrYKWF89LnqF9DhJbE3p9qYW976eqjfg4XUDaYAbKRd/zyFoQakAiZOe
tiL0m0ptcjnqErJp3/iLE2DLQSmVfRsnvXJCCT6Nw9wI9x/iDNJYCG0YqXPOqWpQ6vYZu7Uo2Vh9
q9j+hxG8Gmvqeawviv4Y7HVOnL0jxQ8PX4m9Kyl0Veto+yPumDkPUvqD/gcS/WSjFI0NZ34vOCP3
O2BAbOpm/YSQX58B9JNhzTqgsVshrRfN9m8qFKpCk0/8TPjGFWVBoIsPaMmf5EI0YmyO5Q+sBZFS
yFPf4uCgDgMsUdiV1LfWVKqO49AAwXD3uUWkDxnzPEXevUE5HupTkG05H61adQj/QtV/sfgmnxGl
ixtfAl7CDd0+4tne5yYhxyqL0e8IJC3f96xiZwBKqN9HwXZeoUZ+1XczxciGLatqd57V6HvWrS4V
un0oBzpwfKR8uF0MI4IHjZPZQzZlwCHKfp77ZiHDIxJ3phDhnkpwPHWwxWz6J1Twyb6Shuk4rOuM
PjZTGbABGhlVywKgZjBaLl+yqK9IZrgND9aTRC9nP/GZ876BP+pEbEAQ+AMecNsuHS36uQujzoB3
TXSvUZ4k1TZy1PdVqQ7yd/wCphLPKmteZXSpQ+qAxkBxRkETQ6y1kE4pSMqahd+hzaNuGRSHponX
sd/2rALgkDVP6Vk3A0d0AJczamiI5dTmF+Znikyv3+E8JYdN1XB7EZMCivl4craL1ig1xvjZrA9R
dhbWgeYrO5MYKVdqjTDdaFHY3NDiYc+TmXujqHdo7w5Xn0s/nQdxXoowtuOVRQMy8n4+U0RNCUhn
D1vfuhnDXXkjNER4CgqYZwMdrSl0x560Hp+UsAOFal1hgBTyyH0jtKP6nztknyePO8NpMGo2Hhsr
CvQKDIma36GAijHI39CRVwyA5dpwaHFL1K40tQS6nF156dtAIgUztlApd0jidTZ8p7EC4S1+yf1/
AKk9FNMJzv4g2jJyKORZck4vfDgqnbzR8iCvB6FO+Xef0LI/wsaVtPpWPO0rL/btxlPujZmt4Co1
qPs/15Zi7bHd66ZUeh46EFjbeeLfEuwK7AC8OCYkeRljk2K2mEKAE9YjbZVOwQqa81Pc8o98+MIj
6GBIv4+LRCrmntpQpjOBZbLoovCfo1wKpMDEaVwtHCpvcA+AY4jtvLUzphtcZMilrexJNAfNZO7c
MXr2PKPqaXICOC2X/PdfjJsAJYvvt/mwuhYDg37+hyMA6DpKOxrI+ac4nNr2+6Lg+rM8we6u3KIP
bHoIQ7m/qS2uJpMz0dErFuacNzNAxnwQsV3+B/OXDykAj1Xp5OmTfJEHLA3XMZs5H50n+inHxQj/
U9f5eGVRxI4OCYBD++MLRPt4EYPGVq1PcArbulShRUuGsx8WCtyKrR9xO+HNOk2TvgNshchqfIPs
2ddi9o5Ga1mh+gdjLFnZUJwc/7SbJ5v/lurIjCSsh/AYE7h/O2Fi7nqpYhszPMduuv3q84SvOeBp
pErEAobMUtlUaPaLv/MJohPbHANkhVtEGPsNc0guH9Ph3HBsfw2GsGe38aIsuJWsaJRyyDzVs8sW
E3YfgfJZtxkiujdZRWtp+8rvUDDnjfwKb8bm1r/4qrTLZ06qEYV0a0rZBBsQD4sWcLN3btKqyjw8
uvXpGjg7TyTERkGZGzQIfwC9A9qhN0Ywj+5DOdJwH2r6Er4JGY2hJVZbDhwT4ZevvEFrvsfrEgGB
e7U3nOjAu9cyKvOUQf1tFFKaRYhF2Oc+//4DWgYoYFvUPfy7KfJgs3MEX71YqN4+YCyT/XbH6unJ
2wf1DIM9dnggvax4rEb+5BJ7Sw/vonPwJjGcAUdbhel2UYU+lI4h9TX/DA0aQD8zlSIwYaT5ZPkF
cXzyly+YHIBI8w8kSIkGp2nIzzZmqTd3W9GY8p5n2KpxBK9xfk5Vx8O9DGWUTvZLvaVmOltLcpDJ
0gdW0+0VwegrtQRbw95I2hva2/g/kI907MKcZBK5jMybEYvkMLeCMYmILjGwsXq+V1sONrK283fo
RDyXEPM6Loo5Ts6mqbyM/kds1C1HUxLvZT6SaMPmtLIcal4pJej8Xvx7aNj0i6du6sat9II+UWoN
ruArUNa9/tEawHxzdphinNlY24094odhizlpeQVJPJChLbC5rtEl08P4rEyyFXhiTbULHeSMPn4H
AdbcDsqnE7b1SeE4OcvZnKJ0NXSjHVitMFVk+KiDAHQPPPFso/r60dHbOWtG44hJkGvgOYOq6iCQ
ngzZ8deyVdIkwKXC+8yEnIYKNHOM7QTmCxu1EysnVd2VH0lzwgQc9bbowVF2QaqUIOj11rqwYX5E
Ir/x3td/fWC4O8AeGROpiWW+TQqEA6ttR8N3fRrbTI/PttHsFzqjMkD887CIP7TcnFK4CjsO02cv
YOpI4HCC+EwES7ZQDPqz+ooCh4HA10MLCmUftKtCuDP+TPsAs02dI8Mtj+ZV9MLlEfNS3HlARRnM
kiXvcJTMHQaYQ+moRayP+4sicw00wsR7gu8TC6YUBCwRTFh3NrFIu5AowCpKvs6e26RetviopNGH
MuLkVVWcnud25aq9c+BizebpXt8czpsTMoui2g8vI4OBSVWLdRp4mkfnMgcYML0gDtJ3pwoYSQAI
ad2CUfAp24LlbJnvgJ64nNCFdyl7TiXgfSbihS10JVqopPulOWd952YwKYlXEnpjSCPoDmT2ULhV
6qOpAygzwCgZkZ4kHQcGzP/fXWBeRlo1lnogCpKfBL6xDm8UsjXil7J/yzSHsyd7c7Q1hTxBWRsv
JWYjP1bg9DGVCi/IKOP4O3wdSXvrfWLRLOtk+Fz/eC8SWNnFYryHlcAg4gjlCtSDweLJ+zrlilws
4v/QnYwMgbU7z2wm4VX0rqGv5qsLhAwathXsyKdSrkf5TiovX2/VdSQHGvPpP/fgZqm4E+W27Yjp
WHa6CYfu43rEv8BdY0FICP2ykH6S38qhub0k9wlDpdxnmDmoCtBOGCnckekxuAjE2RnJBBTRbW2m
VfYChyEWX3manTfMUxse4nEULbV/2n0uw8RAn9sSPuL/4gXMyeS2TvcLqtZJVkllnaxYWFAz4r6z
SKlHmQ8xPo2SZbAi3vVTX8+As8G+kno005W9kp7IYfSt3m2CBiS5kMHr+lKb8sfjQsFvKjJAfj5y
NQPI9hs24I63yJ3rzgG6Ok0k1s+8tVwubS5ftUM0BjtXJC0heBh/PltCDj5ufjdGBpOa5KTiLeYv
qODM+pJ5FXDK+jEG5njPfi+cMgIYFcpA6hdvYzfiAPSWxxPGSpjC01PZr3w7LYJeJPZDljaGH7G8
wcQWG476rKAxqNE/7w7mOOQAMpb7VJJ9jzA5iOdOM0DmxkFMNsCS6otip2v9zCKTvErkBcRW1TLw
yir+uBRe6VSUCndwDHka2GAHV52TDacCj7iNjgppuezpF1/qWCU9etsrpgrR76z8XKvzc5JZwtvg
5g7cQqJwi4SWRhj0qhp4N0pzjzRDOr6QQPiDJf/k6ZY3502ZIzxmh+wMCG6fNFgeeBXttMbDkBFR
oqcLeFyLifnWThATJfoO4yoR1kPoEa95cVvNf5BB2f1ljS+ZO9G5RfIEYyP9uKun1RbnC5v+y+OL
dbB+5Zkj4Bc0wdxYwJUtGbf3jF7s/UoVIkpYk3mVWd032a4kP05BukblrOtU/DoGLFCnUIyTDqsi
R4x4SZEtDJjrj/Shi2gjxsDMe2x2aCycM38VxpcpZBwmOEUt6v596o7f+ij9qXqsssPIHKi2pXG+
IidZr/d4367TW71HlSjEXsvsTQIUcN1S3PNarJ4YjHG64obor4x8Gi46V0jAYK9LIALL0lSM5K53
tGTrmB2/adF35zoi4zM29T6WV8UVL7+WsSpy3U7i/DbdK/bY0Pn8o1XPE79/GZhGJ1ip7eX9kMmd
FuvKRq7my8AjUNV/vJLJ7R/7pnPT+3T/6ZQaQJ6v/bZCkgvoDkIacvJqfqa0zxmMbeCIfBAFV8ce
Wh0NUWdgk+pjKWHF3wh5OJPw45XSSGc88k2atkSvSjjx+n1xju7xeRzu7bPdSz/TUQN2XbWerRWJ
wLbJnlxiDv3m6QdSaKPLMCq4Vf3r2j3hdwedZAPIF2RNc8nFbnQ+3Rc3DPyOE/YzGe3UjpMMv+2/
FImYUVr62KbYc+YSDCNmckjN8qd75A9g/yq2g4wHTrkUekgcsKGOQJlKrJwqWz9kyejhtIakTC7F
K6CyiywEHgbcI9rymWJxJv+XO5SBeAKj6wAYwLQBEtSoBlfylqV05c5EiaoAgiyzDTDQ1NphihaZ
X6exWBN6VgeRtUuX0snZRelWQvj+6/UgdhTrkoc9g8IM0BQGehxUJhHpaWALPn/PjVvQTaicdiqo
8UryXHL4t0JLtpnTV4JJtN5hsR7O7ZqFDRLkXff7beyCQdexgKH1/Cv9gmBySY+/hRT2ijyBnpYh
qzsG+rnWuWHqOeQA0x/BroyKYKs9n9HIXHyipWVrL0FalMKHncLU70F8NGme/Po4LbFdJF0TX+tw
A1/DcXT4a7mSCLwSX+5t1960CDwS9RIAq8xlvnVdJTYowT5kPvvqDCUgKI9qFC4uCpymd3csqORm
SFVhMnH4b4hLXQHTtKAiqjLB+1AOchTCWVx8NDhfPdru3HRKEuY+KalTrkADFvYp0Sm9meZ9o/3f
t5KzVP1yXt3rBaF5mqC8REukbiNqNy9oLhVCoiWg928UbIHFiCDeEaF4qQ40PrbCJZ9FSPVeypUb
8DHUrZGrifxWKW14Us8c6l+gQtBB5JFCzKoEvX64dRMzcb0UbeR8R0Q/JG9Zvp8TxEVUexnKCxNg
z2JvCVoAcVxhdxAngF/DOjmnNHiivKgePCWNfYjM+xLTIqcF9247OVkC96sCz+pMvEaFWZrI4Aee
t9aEseRwcjm+CuD2w4Bnfl8a/ALyRSoIRZ+/r/cC587qGYs8ms+LQWqA/sugGCKMOKx+e9SoOft8
5imIIZtWUtAT3VLNDueM7XchnfrNH2xi/wVgQUkht5qnjmr7DkCoMW4RCW3bC/Lq9rOimCh3iQ2f
tvrmqaCifFtDbw82K/bMNANeLAlQTJQ6PZxg9z2rcBDdl2C/wzTrDkCHP4HvYpFZQhbVDfp0u8Ga
jRea1dHXUta14OO/G9SMDWTpi9HUt/HwmxnOv27kYZyWuu6J6tM+hxLbCHK8bV42yZVroc0TXL5y
2DVYO2geMlcSqsYIzp+D25aFQejo/cf3vo0OBuxAIhsFd0hGZh4nWYf/AHWHrcdQrQnd2UTE/uT8
v4Oz3TrNSLm66Wucjrqhr+If3YriHt6m/mj2ribZ2mkxDoNIy0/tx2w8fgau1b5nuNv2vaDBMiqn
UVDN8MUYO7D81KFyAaCQ9yPA8SCavi+YgVq+empZg0Yv6qZhc6vq1xOSlRmp/LqzYPRuct37bn1F
SBdQGtmgod+PmQTV+4kSvy+jszHvQyIgWbAArqK9srFKlj7QK9mh1c42r2kKgcBuek3cOJtmWVwJ
w52Q1lWJaG/4KO4jz1+jF0FBsMuxT6E4r+3zMcagCqYipFJ+Ac3lYFXJpfFnsuoZM6jNBYOER/Lu
NKDFcUdWF3t7t8wJNwlsN8JXI0MsW0TA7USPrkurSpo4Uwlx+8IubIMi1McHLo48lo8z0CQ9DukJ
/jsI5BOX8HD/wQCYZJEHXsTKxZEkviocsn9gnqzqpdi6DIBABcJqX+B1j+t856zehcNSRVv3I2CT
ATZAKfWpvBOxB8SJXAhDJJvfDpxaQ239fO982/2Whuov+UUGdlKHBJRrzvg2f5G84AfYU2nt02O0
WXkJzWTljm5vMfBtC+LFR+3sff2eQG4aRZHB32DuL1Wb2ZQ6GSn9YPaw3JZMtjhDgv5BbnGSyiOc
QyQC4f+UvRUa1oq6Sf2P/4bxooVeliFSm7Ps+XMU2IIivGCRX1QWo3NwF2FOareF51lPZnOQ1xx/
QLStMjUZs/1CIlHPsruFNo1phOXxYp2dLe4h5IHC1At/DmDH8AoPxCnv6u4ggzzmvqY1rB/Ab8OU
VzPdfde41TXDlW0Ylnl3gW+nBLsI9OpV0KeVeD44c11BjxwqdBZ4strwe143Zo3IY3r43QCfNZhL
5GTI/v5Gm/QceoiM2VzSP1LrN4I1YMNs7EN39EEe3OG6Lw/I7RdDdgfqiEOfa3zjJMAxN6rKPdC0
gpzSCxRWma8JiJqdnIhCaSzDQG00Z6C453ftBJbvGP1LMLkNpAMAsTI7c14uc2Ef4SEP81dquiME
jP+QnYL6spB2UlnVclLdSZPLNHQoZCVVQIVxmplIJiXXGkYgDhyBv/Kpv5K+9nihtaVFgjmWES+G
0ObQpLlT+VdnyZO2y5t44JoVKpmnFNTSr2bQgI8dMa4hQP9mI6HhP+pk2LBMjCCtsTIHQxYu3c8y
BW2qfS80OZMeIxgPPiILU8glhAANoAXkMKAWYAWne4LbLwS3UVUgaWDPwVWf8o2B9uDhPtxtCb0c
T13W4U9Zs73Ah9+Ifi+mYhZOT9FqVauK4c2bORgtHcS+dpFwJsA40/iwecPZh+qRbMDRAhQofAm3
phNXyr2AtT2cJaUHvdYx7TPKwDtS5469dBcVVMyZ03QQUsUyR24RQc8o4WvDpXSdUldBcOhNQSWu
S01mI5UHA9fwccbEXay9YzQjpN/8QUtQhBefxiQktLJRZQR+SQpd03dEKK38U20gzIhzgc3jPkjo
I+jBf14G7HVe+bcy6irOjeWVHc6kJDsRZdJ4NqOhyXkQYcDt7A3W1yTlx7vYE9nuY3GKQanIlZyV
NMNdQ0PrfalujVJOgp5SK7nZvSaZPzIvgsha70yui1nK2cYsmdVQb13SfssVM6WFjAJ/+tLzEgRj
Bnezkmvt8M2craTFZkWFp2mkfcR465OqhGiZQu/vkj+jkf+dXSjvYn7UVsSVjkaMHbJfPeQld4Yq
misw+u5sASFLCgcqhanq4oT3BgVePRUhar9ZlacmriraojzwwvITYZRXCLbIenJyolsPzYvTaZy/
r7GCgZ5v0PQdajpvFrxcaiL1ieokYYtRJIBhyglFtF9+CJ1vnseGwPptfO+y0itESJkgiaTN4XQB
qeIGEX7i1IvfeUibndV4kNQESgi52LEq3Qdob40tPR3nfxLlOr7iGmlCADGuYU8Vf2gkWb3rzpTL
Udklqil/VM5aPar8XR3hCuLhREQeZiXJNeI0kO7rp1dOwFeB3xS1mDfhjFTRlP/Jx5EJZiDAl8bQ
RfrwKSFAujV8N/opMhSwlFaSMQiLb0mtt8wrpQCXus+mbyzyI9JIiA7H18jEmOayPJENkWtcFkEg
qJcyRp1HGR/hHrPDMd1rFohF89YBEO17ygp7YmjtNtgOjavdd5q2dU7mUM8jHpRpkpNKvb73u+8b
+ardwVCyjpJvC1aAP/MW9uhFaaOaztB2T8PLCP/h9mttk7b08D4tbA3d1KtbKnWRqGFdObrhINV6
fgT2JPAnUN59vlTk2dCUr+NqQun3VRwvCYfHDe/0AfuzhYWUklykz0FAqOFrH3z8AwslE0ERXqWc
9IpCV9x375AF3eRmGBGsmtXn16zhN9uX2yjWz/SZOgD9DA8uaJ4uwKWxajmrqEMNOVryXhn1qQbv
GAZDx11MxdDGA6V1uDm93eMexqPcR1uS3olQhpAOout4JwRzpraI7YDo7r1BkoSjyYxtGGaN+5gR
GufsFnkCGW+minxXU0UO3NEeBIYwX6wZWHDFbwgZNIuy3mI+c/iq7W3KtaTgtJVN3/+vXAk+s92f
l7U0oz9XUr5R1JiCEl2CRVF7tBayw5ZxtnAgSpxXV2YzvRlqsWbMw5DidDkhMRFdff7krCYpa4Oq
0WGLk3pMgv7nkIdFifZsgqNNc7paWxkUCfvcvqo7ku4KtOnpil8wT9CxUAbk6dWY3IQZR9qvka4/
BLf1fhSJpFpDwfLjn8uiRIL2vtr2A4q0/aDBYCIVqYRiizRHQ684m1rb3kJkdZVvMKbvnhvpTsSm
0tjmcIIuW8PC3QtjJWXJ067YMx2DdUzQgc1hjuDkfuJml7it5dqfPNiUdOW/nSQOOQw1MoLIGmeN
gpdtM/xPNkl7wvaWQrAbmjUox8WU5VTtbSeBqInwNmNk8bfMqMSUShcCqhmQeAVne2t7ZbnFwlLZ
IBQCWaKyTsj7wN5OEPU5cA+uQQO5bum+njDtL5bML2GyswOoL6wkeAVGpdsPVQ1kUXXJFhM7i4KR
yLyNvXcuuHYGuhHVpVzJu6/2qndP0fwUxzFdieTln0wedxflJXzxRpwzt4kIowGXE47g3wvi0gZw
smqOsEaSdMv2vj6KTO9hSdWvRgmIkWQlHI30NCiC6yFgMXTQNOFr7PuWBgx3e/7eEZfPfxyrj/BG
2N0lkPjX+OumWJgnj8KCmfDeGFP59/4rsZGZVLrqiji5vs8+zwWmTWLb5YT6BXHk8z0oP/aIoQwE
Tdf8eQ7p8N7cwGkY4HPQAQhdndTAi9nA+ymwpOWbSPbKDYTlncTabQra2Ee7HS6zRuyuoCZPg90O
Ikp/mDZoJGEpRAfEZ4ixoaPGNWldEEZdEnv6IsfEILx/tpTInvd08wglPH6qWjngC3CBFy/wIGK5
MdVgr/pe+TTYw7HiEIzVha0Xgcv9Ghq+EA+N/UibHSbM8RgOPNz2HEhrgiYlHmhEN2GaLslQUdda
ZHhJNudZgxg7UMZR2Mj2+i7r5xbW5RfBtr15oMXfp6M8XkSKBeFRmowCTkbRUdwaHWMlR2DZkV8c
wpmht/zbvPuPG7GXrV5a3vUMVx6PCOJi1Q/nkTu7PgKzv0CPRHhDw7lmBeKs69caEVnm3WPP5ee3
GtmImOaBetQdwBrGvg3SDvVbBAHP9xYgYgmtgs+CdrO2IJLGHQ26UWOtOnfPpsl/lySxxhxHW9CB
PBDdgnEp8aoTKamQkonA+z2Y9KfwDbVlZrWg/rmGkUdaMr7tpA+dEa2YX1lhp4wUK91TnMsPXrAG
9XvfVrWTbjn8MitXkYcSM++ZfwwttoDCp2mhAKWbKAFa0YeqXJzPxyJcsrsjHZtYCTw9jkSYyqiR
FMQFBqM10rrd19uOgBmKorKwQWZYPctcMtit3oRG+fs2hU/0DhIzZSkuS4iZUMAG/p5l+QbkwEmT
s4nsaBPhsYkF5TsmMCKlRWnd/fgNAvgGhijcNcqXpPTd89H1H18l9BaJyAG6TfpenJHhT1XQUD3j
4lydA4EUwRq67hQ4DfxnVgV1Irh839BjzmnY7PSJbZSnMxTWgB+iZ6Vsd6eD6sIopbwm6nd/GJaI
uU8wZ8xEh/6zwuNIHes83QfW5FVD1UyxzL8VWYe5ijf3GvDV82q6/y6meizP+3WIt5zQJYlkq0C9
5HroO6Qpbg40HMYAeBggZx9PGa7hHXmBkm4PrRKLin13CAycRCDHn4SkOMa1I7YVOjEZiUqj/hbH
PHGKNVq7dtq0KOq+q0sYVBEypo6pvTneR2tEv3ISXQOmEv2wa77/y7ip1Ryv6vvvu+LsNvoPTuii
53NND/OHXRPUoiFkySuYsjZX6LR1Qy3dJW9yy1xJ/lke+BmPxFaMZ6l3T3a1U3fb+cS6iApFFScU
ry5iKIIW9iK+B+7DNwyLCWRV/QSJsj5GlrbY4FYHTx2yQvQ9qehBk1lfYlTn35ueZTdt1Y0I0Kj5
wsWPchDHU11Q7ZDFTBAOKU+EW46hgEB8xWfF+N5oKUJfHqhzwe4HFNxEXJsLIm9RcGMiO/QvKXSI
vEdv4ohIYDyRykZFZ/44XGSpo4hhV6n0cAMkVzdORLs9LHk6VrqemkVsyLAnD7Sxvi3DPJhjbJCH
t9Z7rX7WxpA6vooHQY/vE1yenWXqZJNX93O+y1Z3YJAuip9DUNuEk1YDFfZlUUQ/HrKw9n46krGZ
SOHEWHTeOmXayW9o+8MnLnvps1WIDfUN07M9Y9fxyn6SZXGVZSMpbR1l0UGr/SKo3SwUEF18Mr0c
Aje3uwp2WEYq9ipK4AYe8t1seSDMvAhfgn5HyJ3v9TYNYp3ARGO4gr+slykh3+k14t+nzIkr1HyQ
AVIbcYMYGZ3QCea4PczvJUJs2aSttuCY11sWTwgzp3Oiu2Sgv9+OIT/kaFKyG5VsIrUz6Lwe8IqV
K4lOuUgaipv/abPgVlu6/2we70Ay5B0U0H/vtSDBdgy4VLm9xqBz+G3ZL7faLbB6ex3XKrUzgB/u
xvTNfB6zKkY+VTi7CktPZVSsamLtFAtPK2yG+a/ecPCRxVNgAwS5x9W6C6V71e2/+JegiTowTsWb
ZvrnSpKwqmxGp6JiJkU5Hmwhp826ECGDes5r4DnNPr2Jn/vYKKmCaXDA6jD30tWjUb7yMI5LQr5o
1zuY8LVip6/7hBm0ut2KimbluJsj4+0r3dU9JsG41RFkv1SARgRCwWng9QV6V0YnS3SumBFxGqAj
H2cvOH92xkyWZOYHtg7gSvoJNQqT6V63L0yzsiP9d+9IlFxy0NMXXryBF3Zw7bxq/ZYVzebcokcJ
wfejkNRTP4c+zQxvc3rZJ60n8/Au3bBLK27RtzhVRZOv1NzpbG4xuOgIHPuHj65WTXc3xaQPwL9G
x/vGzWHv9xxK2mkHRGnXkDvu7fCzFCvuqNPTZZZruQzTcF13eQROBRw2tX1T6ly5ExlcygWrK6QC
dhy6vukSFOSBOVoBJ1OE2rscyfadyf5TzgkspCRjpSkuRRkt2SITBtAfKmOHmiC018T8fyWSRIiJ
ADv2jPsIkGHbe6Yv0pmHt/fHNzhwx77SvND1DY0TqlGlVuQTzFXsb1ES3r3z4fyKmeHHMlXPXHUF
lXvBPydxXdByljc7S4RCXYefofDmozyj92nMq+z/aQsuBpd/bfTcEvd0N31Vihf/V1Fxx0gDTmXH
ymQOI1jE0EzdfWSRBn3+0j5bhrukYSd1zq9z5rsTe00du07xkZckTT1Nbm/NsGZzDe3X/WmHiNXz
9l3l20hQXIfstwnqwZp3xyXPn2nbpsX9FeOy7NKmMsOFbz/niU2N0iZUs4ZKSvv4aDbUL7vKfSDp
6WIE1kOjq9fvZcNYUzOhaoVm6URufjybeUngaCSiR2xMxrNmHKqnG9LRgVlkyw4l3fza2vmEvEKu
9dC9ytv3mcf8Ed7rbJJB/OUqVqdrBsLyiiffcazW0C36oVbLlfscxwkcw1DNGTFSvzmQe1kdMpFC
2dk9XRr13Pok9L1Tk8jRduVargzYHX7zQCgZtCTaSZzSA86lRl+CHWnY9yFQjVb31eNE5J5viYgf
S4yK9QyLJ6HgJaBu1bPBnRsdtA9GNQfEYzzDchILq4/IPNZfKJ14Cfu8pto2WlxyJOcmHQeVhdbR
uzWyRLxulLDh4vM9l/m/bJHsBI4Tqxn8koBW8B7RenJBoek7GJ5FD4LLcTrnlYDhugOlDfD+Oa/s
1xgqcglgj5OrhBf7pHkfw7ojN2RBiyA33+H1Z4O25iISn6Z+Yp4+xWVY6uSnTxP/8TH9D08czzar
euKg0/rHdb/GjOBtqbpL8/CGW35mLZHYz1SN5cyf5sJDS7Tj8p42H5pt97qfbF5vaogHMTFhw9wI
ClFpV42hgL9COkceLshXN8l4FuFpMuBYTPTjnc9MUwFIdIgSus/HVDJUJXovGP/DHJWqtdNlqjRp
D4D3XPoDFV7qrjYtkHK5Mw2XqFVsQRhvCmZ4Njy63CPOqm/onJ1ApMKL6CQa5F/rT4bYu2drOr7d
iWpXWo0ClUmwecHt6OGzqInFECCHHLqzW1s/mbU8lVFlt7rUqZFZZFGC55skkYQFSOCONXX2PSLy
jp0B3pC2QM+rnsxbgWlEyyKxtXYEQ6xxjr7/wz8aOulpOsNDYLQKZ+Sx+kIgz7Nv/ROrzjH0pvFb
W+2vEKWhvEThSILapC0MEcCnXek4cb6+5IQp3QqMBtQwvldRsNo1nlR+eNNKdHryGZA29nue4Zl0
2rt2bM7EAx4p9dx/T0rlPW6JVbGSqgkPV2p/SdrRCs/KaafYnElGjNpwpHJZW9Vv87CYDOt0RhDR
E42in/GPkXxa3f6AUqH8ACQJFulLEdZf05/N0eEERbRfbC5z6F6esgEGbcp+wKSyockNHc0Z/m4o
I+4j3csGr8Wozy3Fwqrkc728vNXq+5hHb/DtTdGKDL/DxUP4cJrdoIMl+XHG+cuXtn77Yw+85mJZ
6fpEFKMbob7I0mLz9cwL68nY5g9x6W9nxgJfX2RLFmhB8jBEn6/zrEbdNBPo82GD4+0toHPKMDFt
4yR+SyJw3d5+Vr/TVcg7WO+EoJhU13wEC+Q04tczreVQx8ngUN/J4XNS2gemzDk2y6CcDkkZc7OW
KZGJ+5OZym/3FbyPIoIb8OeyseJDWRtm0oIwh80mGH1STTQGwkKGHaAsc84v98HLOF9W8KarhzN6
i1u491EHB56+ZVu5Ldj/FMIA/LiOldxdmC0hiPVYQiNmBknu5yAXH8iF79CgMSjoK880SLPvB4cx
glY0tlkfvqZZ61R1QKQ2lFSE/FyrqKT4VyUNu6bmMYK8JyKfrJNmCIEw1iZCUeoYXAGjFPa5YqLD
b+Y+bWM7J0l4gsGUGXSqUupnsPgNg6Pn0ye9cASXr6iU2Kr+xa1zO9HEEh+LqJrtJ5+yEloI9w2T
TVU/st+1rRGf6cZeLO53R9Oz9OquCb61OcNOJ32R4Kw3uynj6Nvbwyk06MRg9MwCua7MKtK20nJX
0AeCll/GQ2LVLyydhITivSLkSbHl8V4aTfup9YhKd+iWOisDsLQ4WsQMaC5Ly7pN3rAW0pl9ZXjk
LYYSOWlz8WqR2iOn7PhzQX+lJFFdXvqpHD+vt1oYMYStRXWxoHOlMR9nipvyWL0yEnkSfpzRiFtW
7sop7pcS2tZJ6YyzLZysxm/MCuMgLjwehs294iVcC/j+3Pb5RGfxYKSQC0nCrhURkTFxP9Ar/LMq
aQkSl9VIT7+1njKf8htUiMHOOvae4GVwVG1TnfyUHuZXJEa2Ju9DZosMP2YEtWhKQOR+ED41yfuS
q7SbdChbrh0uM3/6bv6MrfthSqjF7/AOcS1lG6Cphv4wFIlXOt9jC2a68cGcvlVZhFiyJoYF7VvG
Xlx0RwQOQE6CfnNGeUBw4/XHsSHBMn7wLTEEm7AumW1iIIZvsCSgLQ6z3YtvlFsPEWY9gAb4THLw
Noei6FuBrKFEXjMfPD1DApFkrk99ERZJ834Dal8ik4RNEb3vVNhStiJkFA2epcKiUVw++cHA4UDs
l3IBjXtjBbGwxKJAMqwRFGpvKeq+k8ME9BB83Pj618dYlzAZQ+UXkf6dLhDEtucDL5hYiFMLEHgZ
D1J4olb5CU0f4lcnoBcUzzSIhbcJKYJZRGJIdgNo6bfuIZAs0da4fY42hAamBywGsNNZEWFWIAfu
9JerLwj6qY7wZSFOjev+bb0Uj8HbY986zJ/7gUuedDKQflugxBHZDeG+2KflpxCjJ/kVOoeqw2Hd
C0fsztxm4qLAITNdugXoyqAyqgZbMxgVK+tQex2xfOHwIuBwnDdUckReKrWnihxEcV/RQr5A+fzN
rLygSNZLOixjwnGPLcWJWsXGpgTr4lZxwcwYLXi91ZhxHIQByJdcWFBMeAIDf0FYsulLZp5tnpmq
yn4sHk5bSdOYqNZ8hhfYUfEBXX4GwiJzQ8FkdTP50FfBH7tDsraQxUdCqVl+N3+xdvCLMl6WVS4K
CVYP1inEnQsE4GLTk3+6BAIc/ezZYDLN3d4zVDxGA4sziYgMPWTEfzG01osL2csKi5wI+BFuVVH3
0G7I/anlxhu7PVaOuUJ/vISdxLroKCf/tROY0mvPPp2eATArf86UuhuQI/lizhwX/zqFg9K4VFc8
xILcLXAi0aMTejKsjuiJK9IMeSFLLobAPjVOiAww3u91MKXuYcy2a1DP0rHtxl/NvNV3xCetfroV
QvvM8kkYkUmiqVXEVPAkMQEiZeuRdnQc8MjdRkuzCRG+C6HRf8ztWgUV5uyq9L0paKNAARl5/LuM
ZyxJwI51euXDmzVxF2R72s6ucNegWY9Z/tNhJl4i7j93TweHcgTtctgHIsHpsglvLlTbJfKIwiGC
Qp7JPaNlvhlDMIhksRaGIkuLlJav1MfPW/JIt92x9Q86QDlUaroWLkjQ3iOpkvlLtWNuCvbuRXnX
TKQ66kLLriFIg0KJQmM2XE0d0wEqtM9USMNl0Iosh2ngRyMOaE4xmHqSdCGy4xBjRgb2p4supTZX
Ux1kFU+eR2sWTjh7LsdcQ5gKMDdQTZ6THZKapimYz8+CSAuoYVBKqCHlPv72G4a1HlXIqfso0S+R
2qa0fEeN/Dr7rOzc0LqJuunyG+/d99ezbSXXpVuVLDyDsdhytIvQmqR9/p110cEEtTvj4jzj89LQ
dB0w6rqOqOdahdIjglxojZBb0ifA2KENLoDSSKvJOgXhVYg5Qyvy0zCuTLevGr5MfsSWgWEiSXsa
8cQTogJZ1nofDfUvdzRRioqSczVoNZwUCh0SSoPZsnZriOd8Bjxe0Ud4qhxP/PUqz6zYakFbIqxv
yJPgVzqIqZlUjZBLEcFfRA89Ct/PM20gApyerlKLaz7BbOmyqsHmv57jz0BPND9OYhZm4UyrGJOf
H7y9Qer5FEB4IjXoWmu/S9gcYz3z9nrXztk/uBmxQzFJLNFYic+2iv8gD4L86zhZxirvF4sAbmRj
u/mA2IPdSYqkja42nesQA5IOOCaFb25hzvHWuvGN/73tzMf0bIfqS5Cj6yZ+U+LNtEiKGJrWpORT
QpcMPO4WrI/DOtI3TAlGcAzLD+iBOlBiaYayDorjVWEWpR7TcrWcG3Ru2I9BQBO5bWtim6XwQpXl
dIF/hWBqsVcQKBX3oMqmBwGHpiUu2EGnNPtitcPq6Z0bvoKu85NSM9Uj4xp083COIf/rYmBS7Zn8
ZVqmC8TndedMqspEuj/YLTHfuNsqF2HlE+3cq6VvTxjsJCtfDb6U8rzXhFmGX4JdgKNmajFYPdwu
LLkG8iRP1oOiISDTI8mQW2YU55Wuc9UHP1+mfChxmqE3ZZoCNBBvHNp+ArdSG6wcOHf9zpmFv+aL
fT4SNoqKcmh6BaSrePi51dhORk7SvwjptGIUw0CiK7qOZELaM9kCB2STXgQeRb2aKavez+BP5Vg0
PS9aCDg83Up/OYyAq4CQ25ydLVFOyCExoNWTRFG4NtbDkrVeGPVJNQwiM9ewGfbJ86+HpzOlGKy7
/oQ2c21COXObPQEMhbYqMhoLdaFJql+5PyQNoSKEtfBRMIHanmtyx3/BLKH6GnwXcrkdn3pGkrUt
Qx/Y6FXWy1g0jKI8F9CDHTRKtvuKkJRfQM0Djbx2AuhygKJgVq95RHI3btCiY+x3Xn1RYLoqb1z6
7+PlntMsftqzNQZorsZTXdiVB6Sse+UAt1LUJXk2ZVylkbickfXAWC/3pjJnPmyF+BT9k4cNoM/G
2UHNb/fi/ypnM/w2uhhkEQcxAQpZdFkUgMAXLVbZJYGTH5gZy8HKd0uWRoRhOOiqJLekp/JbSTM6
ZtxfGivmq6xb2jhzHSnVm+gTdec+FVeyLyTVC8hGRbzi/J5tHPb/HhBzfSD5qMDmbybwndqYjz93
S6Pe3w/ybqrE8DMChj4p/1UxFBrV6Q0c0oNKleMLdQoF2Vwu5/NR+6ycg6l0ku1dlsEaSxP2hsL3
9zThXO0UAH8/4fvXN/1mmwpcZYKWhnoaa828o9SLos7kh8uj5/kQrWgcTIOoDY7eqf2J0OCPNcOQ
sAzCMaVvvjUYXpy8Nin77zXyhzJpmt0lU/Gym7WIhf+huCB4CjKW/a+xt5i56QroFOGFGZhgcAub
DJ6bp10HSYvMwfZLeZNUOgObRMVFWHYzZ1rpoB+eTYYt7ojyVT6A/IPyvJUan5g8MGoCM8V1sMUw
IEwmP+2A3ODEtGE3+ilzsMTT8ZL4LLLpCY+OSZehc7K5ufoPtdokvVjiNfHSp6OPKGwe619k9e3K
8IAOFDMcFEIhk7x41JpQ5oNzXuzugGsv8HPI7oCfLZW6N4ScA8q4mIQh8RpeGOFeLvifhNrb+nBT
s2o7ga7Xj5NM2iMsvpvIuAnTFGA35k3/d8kIzYO77b6p5pXaRRNmtTHYDPXkEXh3MJgGX/j8RHuY
SwxyyBdx5ynUf6NyvGOp0OSqYkMviT11DP88enih2cfCin+kQV2ZmO3OXHRnsRN7krlNhxAJt3X6
+a4LtyqpNL+hkmg5sDCnyet9SK8v7XS2rvnhhWnosvVzZ4HbcdR++BMMsSDhTF0B5Y9ZJWfGawbI
7vjoOEPpOLzL8eZiFk9lP5jBX+/LTVkpSiqr4xi7A8MWNJQ3ut9Ql2OmkI7UeD4odpFt9/dq6GY4
Sm7gUI2Y/OioBlY7heexsKiaAJrmQRCpVBvxE8rB8CbtzSO7zheteV3peVf3D+xUJ9gd3no1wsV0
UdT1V2Zde0ccrnPWv96IOZryhRWqbtx0cVcAxs7R1h+Oax3Qy6UAcbw4e9RBgt8gvpiQ4Dfps4j+
DvvM6whtDv+OeWAJzGGJ2cuo/F84+LYUBKpJX923FMpGoV3fD5YCK7XyQaKay4d+smMsWnKeufK5
YmlP1dLfJj+cNKgAr7hqeXM0qI3sqe0agwluJbrU/wTA8wwHVDIzJfaoWtkC7DBkfFmrftoi3U7w
rTxwYC8Ks/qM/ISEOvgTVik2mUx3SzLtkPCxgQtDifju3IHIs8Qz5pn7mPD/hhmvswxGZ33EfAAI
O1QLzEqB/qAxiMwHhjJbDHuyWR/FXdDrKXjnjlBKi2DcXFj66yfh7yFWtrOjoQEP89cjJfjQvdPs
S8XQnte36wcTnWodYWrlqxyQ7eMiuWfSreSfWRxVZlpgISQHcGlvET0XjZSYwkTFG3aAPfKRgp9S
keuF6NTirNV4lHjvEZqFBcppkG2EGaJci1TI+3WMUOhKq+cXiH1QCBA/lVT9eKN/YXbI8U6xvFMS
GzZH3OQR47gipouqfy99AZyPRBgBcnS7DRMHrLvH7lZQveM8BSfueTC2xjRzQjdNmopzrRPm0czM
a1Al7RLujkLGjflJMoA0ERcG7rmdekuHDTlQB4KZ8UXINHQcl+1DGUEojRitj1/gV15m/oEJSXMY
ktcie1um10kLNd+5/Bj70mgTeOS+JJZcz/jZpncOHT9xQGmb8iCieuqIIBKHqQt1OqAvaSCa5lYe
OE4FlL8cvHOuTA6m/Ne7e+YC+JceWiilW2gVmLk7/Zt8BvFq3SUbnLR3riHS0hBWzK5kud/YeNuP
7YnIeHCaSmo491B+sSK2r7QTRt5ygIMJVUMlyKR8oi665Xtjnoe48VfYd/Ip0utdUhyRDj2hAJKo
KuXI5GXksAAPzDLqiqEm8JDvlEmz/axMr9ZdoZeWZoZgEVGobqczezqzLicpHyyW7fTASr3J2RrE
g6a75qFRmUZX0jY2RiOtz/pO81MkJ8VeXU4FI2yP4rjsQUCkSjPJWWDWVYmtIrKy7VUFZPPtcS/3
Iar3sP0oAC2eMfU9TdJEjOvdic6tI5EnE3mTPa80lCfE8VHIO7XBLtkVKyV/8Wkaf9o23E57N9c0
utCSNewzQ0+2HcDVd9J+XhzBuPEs8EKHZnDO5GvSg4Hmpb+uZo8ZphDC0zcA0PzUPrDfNAiMwoN9
vomGjGHzX3nLZCboYD8ZdeOW6doAQq1GlE6coA03roCXwaVGNYhHE6PQX3hZgY7psP5SIuBEqgKJ
apmcPyCRnqiYhBdSRSGw2whYJoF9xMtjBfEHaLK57kKc0NdeHExu7L9/E3yuGMGY6/8vUCRQ0uCA
/FN1aczDSUqcaO6MBqjOwJM2vpkqcDiD4KargF7Cqte6iJtYpVocqH5TNxd6yxTqXXryveEhi6e3
zaaDwBzB5LSD0DFx1dnbOEouE9ewTu9IBMtnLl9H2w2v11dBh5gMs0rGWXQ6ULSW2ntbQvsNpfY4
5qRZXiP9uH1T9u2pfkFxBAc4g2Cb01sRS0SGVG28UUB8NnVhJvWOGG8nZ4qyChEFYoqhhkBt4zj+
JjJ6sR9hQw5awFBlIvwwySnakT5kxxwZj3mLJS8VN0ghxilI3cCR3BgvMHEmW2F1/PdHbQ0w6eBV
jgvMldtRMD0alA4p6S/4aUCgAi+cN1zCxDChDsAUyxu5x8eSilLOkCTyATntnx6e7YnVe+ocJJ70
V5lFi3TH73QAo3UqzDXJjc8LsRvFeSZpAouKLy1wWcB9AVLVv2WDPyMK8njikYuTyI2nKCy2B7sE
Bwu4SrdALBhzAqeM3w0S/uPkeZh5Ru0dc283+SFR8En3kQsnBV2+uE0ttYs94DcQuVZzjVxlZt1y
hEH7GP2XUz89+eYqu9BYtPjRYfaOktRO8BDiJParaM413xOGgi3NMucm8/E5CfOlZiYET+UwHClH
nHhSexyNI9bEtGRvfZR6Swe8ji/1/3HfmCH1OkJva80Ke4bgWnALCKZ4J4NpkLPiNhUC2LUXJgFe
ScAF33IjjRzVjhnPvSRyL/o87pk8ZIW2CnbOxmKz1TYIgKjeEuIerDB7iT4XjaZtfKROSOJVA1Ry
VmQZb81XgSWDYc0AAn16zJIPBjUa/97SiWjBKrxSHisCskJvpvcaodrymPtoh8MclKc702qulFd1
u9jf0fZEGb+TCq39xhLCtD2FnNkV9FS/gc4vOimr04th466Ba0ArPb5b+40BoEQU2G7tMoq2kri5
JCH/Nd//gSu88JtrjD31+I0TXJQrGJLo/5SaB1SrPWsohXQ948bL8+x/dWueOGwnbmBTH7SQ+eNk
RuHh4biEz5TDYf8cmPOvcnCxDsmGScykuoJd75+p07QkQEgXbo68RVVIS/7Y2b50e/pJL4bYX8fy
TGECl0iQqD91POLgho/agB8C6c5lWKncjhDGkIvFBsXbzzT3a2E+z4ynh89TBDbTzMjzqKJyPsOI
5LIeCHPFgvBsoN8GXuRG2rTnTJVkHnJxmmnZCOI2iOZITEbUqtyJw8/N86MBM5wBGcrA8HNtOdrs
lBgAfOSl2+BZoQ/5dcoBfKkR8HuXCEkDCGIWVtJWGMLs5hlliydo2EamqBlCLr91ou8bzgKpMONr
vxG15ubngjFLDg/guEYffpL0zRpsRsCG6QijAKcyHqpVXL3Pbjxh9VHaevbteq/2/yxBFUDFNmNl
1r/4kfy69a6Rw0Y9iNCR9DNwcKe2LkKP5DnuGZxYwxj1tkNlTJD7IBd8ZDRGIbUVB9sLKcyVeDaq
CFmagFLc1RCC9vYLEimBkVaVt/FNCZE+BMnA0FtASdxtrijOkB1Yey2jJ8Om4Y0KiPjg+Ei7jK0+
ruCsInaoB+u5izZxfMlARZJtAFNysxUMA8UnVquJpkIGvDQz6RehcDq947XsG4lwNTvbr9eEQb6u
NUXYC7mhDU5SwITd4i9OD0qYXHvaK1XfqgtUwPq7DA/3YrCVyUQ3g6VX3hSWnuKunGOM8lDMCB4h
Ibeut5jRWIP2sS1ITRHEaJV/i5rxbyxJr+DmCZwO3p7Pv2lt2fhzU14XtmOa4kOJ9LLk29vJWHJA
tUDibjW3XFJKyZsyskTwQEKkDV2PKdsm2KpkSSs1zh988IFmxUuNPZKye0uIaP+TQwZJlLPIPeUL
+nXhA5jw4fw9IgtG2CEfYF5nwWMtVW+LE0WCFBNlWnFsQc6LhBXKuyiP0RSel/TpEGs8iBNR3M0X
lW34Rmlwve6NcRgKbVkvy4zQUQ8TbwjKk1zMG/5/O+Y2EB8m9x/Eur+Df5LNN9ooWghIWvjSoWR5
Sj49f81pboWK31lUI7syFGrmFZ35auV+Idp/qBsHAEnF9yDLBstJ/9RLLtYxB4Q/P5meB7ANLFys
h1SdKC1TETvuTlCzRy5+CbJb9qS3dNlmdyttJlJdMJUrd5eXTW0DLb/GfBNoTDUnbnEAte9U9W5N
bWgeeGf+OeWzkDBrqN1vv7ThJLnQB7FY0rTVEL0uDu3ZmyQdis/FMiFFhsF68FoVS8FcJAf8Zk/G
lkJVYcAF/2Gh304c+Uf+OV76UOdOSl4/XhRd06HiRiB6SIX+Y76yXjyGHuUFcIiQQ22RcOvJSWWW
DTfk2DCp78nAJRApEyWWATxHObNQUPm9uvMOn5ckNxDqmgjZDmguVKxiB0Jxr6sMfn5O43e5HIM5
DNKFnEzj8V32G3N//gnVVGv1Cjk+DvS+eDiUSltukc6xEDYSwNebGW3ug0nJ4lAEDD0rBxvlIbxA
dkgSgc/mDkdqct0d3cybyQWrbvPAZtscybbGER0inq5M98G1xKzqjSbOCisGgnYcCLcPfjkZQNXP
gCPRyKUskNB7ln5rVaMTr/O6BEudrzGnRiVdhFnI51FeOwOYsYQS7qGraLOmFwBJsnqQWCb1yNSA
rCd3R31u73+tnmvvaB8/PzC8kyBmd7HeEhQveDVEyJTFgNGmnasvJ8WIksuOZ5c4dLORo9ARcAdo
f6RvHbfGmrNA9uHc+bQgjUavx/kX539UGiaBfSM87QgaWXlfZ//jEtbS76tVf/DTHlihZYq6nWfS
3QIHKFm7Pu59q+PW1ojUC7FUfC/v0ZquqCi1iUm2INAWQOjrptVonzwPr2GezHwiTWqUkJGNc/2R
17DelUn2BoHJs+MvL74Iagb2Qtz17RDen9DMHBEA1cWAnem0f2kSZ5hqMEAZRNdk+WW2GiITctu3
+KgiokehprBYYqIq1E9eQVg/widNe8iVvwOZ5xDytI9W57g6cEoeTe1NYcvJaljP4cxrc1I3W0oV
FKpV0E0VeiHa5EU8vTAKjyM9NUrUZwQzIXET2iuW1Ot6r1zwEmZixmZ7hqp2gelasoaK74V23LsN
RHW+dfCdp4I7De48ShYw2bN7CqKXxCpbMD5ZOaq+MTBQKHiSocerBvwhvU3Lwiyjx3xZ0dVa2kFw
love+yZw6jrM/svPpLdlPguLIX66InGlL/A9jOwrIV+Spq6Fn8xI6ye6mlNxDGNFOXVqmifAH6e8
9u1QgxGZUw0fmR7AQ+DNY2Z8t6LiPGz7XdNCTOWUdGcgrLbUqgiXoK0a5AbFju+e8nKD0lOxXiq1
a7/BHY5XaE5liRZfrsao6uECiWR5YZMYxh2jPfBzQjy7IqwPX3PuonWxigD/y4AbF4qehBKJHP5v
WE7kzma+h+J7jM4TvwKA6rGdkAZTNp6MUBt4LBqj4+uRVkSTAo1yIWdyJk/Vn4LOQ21sZfRPMRvR
ocuuZuqT0FCfrWfipNsKVfPx6b9DstLf52bLXZGikcLcMEjVzWn2AZNz5eWDYsb2R0VCZYpfIy3i
Yu2KBZnupUtSsW/c1EiC9Z2g+n8/D6rPHJAVi+2zq6bYIcV/Dc4+MUZ/wdNa059OHvTXMQO9OTsu
d3D1Xup4NoeF/Fo+Vt+cM+GoR76CRxAplG4wJKfkJ6VPai+pvhDzhC5pIZZZVn8v0GnNPQt7e/2s
rxXilGnqWnQWROb/egkEnE1uy2WDqDM0vQWylhRFXXJ+iZ1UPi7SjPbcQ3g+KxOs4aCFP+oS1u6X
M4ta48WMqSwnrhcABBvpT+9k+XgKdMhNKvc/d1dTg+IWlWN9eGNlfJnKlhMrWtBXrAa2IZAeZ1jP
IF+159iMNeFUjpkeTFLQZnP4VxkQdyAn9ydqJqGjpzj8baYclSId1bh8V8LkLYpm9GUOJhW/uIPR
pGZordLUdr1R6YN7ckPrt5BBxX3U514fvNIFObOV2YhgKqU9Pp/6eH5+PK/kMvOsDgqDgdOXW82C
yYEomkKKLVEA8x1A4quWupAmwHdxzm1HJ/q3LQsiEg+6kber0av2bq+M8hqUJDmwI+iCWEFXYRYe
CYPnnEGaJ2Y16TAWw81vEHOfMagq/V0ZTegs4OgXQ/f2WqB/nRcWUZCKXAgEDvAQSDfeEc1GIkEG
NFfsT/G2VO3dKHsg47pABsKtNUshg7KiTkwCZuEvAXGvxmSCAOVDpuk/b/GU4xrtHnkx83yv05tx
dASht/Ci/lKwZ2ZJAKhz4YgVAT7SQD02kz1/pm2SybXy6Cp+W+NY/2Q6zZDAbAKOZ+hKLQv61EH/
UdPmSzVvqGqONth+xxmju9/L9auqemUclZh3Xb9O7VlDZdPsBeR2mbs7POGIyu67im7B61OJk8tD
0hiRSlluopncw9H33ZXYjlI9iKgUZoo32qgnyD6XcyFpi20HX5ESpr3Is+cbNKkKMmqmemyfdFWa
bgw/fZ5L3KRf/JHP2g776p5aTohFfFKZV+01Rk62IXNe7FEzHQZamI18bUhtJKzgCfmsvJd671SC
NqZpL2rppEeqSh61pLlYoasAoYvmHyfmxLDQz+n88yiFlYM6PyAAenNeCOacmMLzduoBeYJAmGJc
wdGE+dBc1ZVnaOBKMR71SYEoCDxM3CidLQHNLVoFCxrMlbhmt1x64WhV/Lz+O0e8TuMRmMKDAvEW
FOSq2TTVGlvKEeg+jdqA4DBwv2uka0dzATF+DcPKdW05DarHhzJQZADJFeA97RXvopMCz2on63qu
tKYFT1IVNT249WJsr7qsrHycgklqy3+N4prirVWjU5zU/n3KkL3jGVNjQnK7JBZ7KLrOvSoIz5bp
DttZAgR62wVtqkI9GBpndOnk6n/xgD+52k6uEc8oK5hmwcxFjddbDSCB3IjBjpkJHJjC/IemuTjm
PfkQI8KmZ7/jgteUjFNVtYqQ5HSsg+98JZy3DXeTNczg0AcYh8UIb7u9Lvqzt0PsmXxBdQv52yuW
8u3Dzi0h8wm5YvtjmNt+/YqnDOMrF/W6A2ixoTkuQJiVQbTzNHzew5S1jroQEa0hGz34gr2liVSQ
cprjOdsY8tiv3LVkuaCDZUTyXR0Rh3/9Hv+2deV58T7EgLlSREET0btPr8QueZEz4x22zSSuFqkJ
I94Zakgxw4zAB//7ioQ1PaZyG05XlA7f/uK6NztoJkPrrGMNQhlmHCq3OFmE7zYq8wZ2UhU9KPI4
fIgzmOAMjB38tjCCvuv8Ga78E0S5YnhgmjQnfW98xp0CCwkbw4Hev6N2JC7V6XAF5HbjS+bfmL+g
3EUeU5W01w5CzrEutISF+gGFMb8gBVSuZns/OrEuHKNzdvbc2PXCd/eD9se4nu1oZZiwnjELUf/T
vSLDe9WpZDsxYd1SNUyVi+AdYJwK1LC1mPi13HRKceTMigfh0Gk4xbUmcf20sFmr86sobY4eLQ+n
FxSjcYtBCUGBkZ9dTe/ItjIvlNZlKIPGh6ONhnZVHsRV6Moxhev6aF+As21Hm16xgOgb50prJ5nj
7E82ga1aBNdr9uEWOu12dCLT0pdK5i3i2ybqrFtI1MuPo6XEjNd7i1vKtC/5EX8VQ87zItgCxgkl
Wfmc0I6v45LgFHcNszbgekOlwyp7I9Shc0BHnIzpqNgixGB+ma57uESQb1iGc2RfjJlLrqcTDSKf
n+Ee7t9VFWiMeSSFNQtBSvYPsVQOkGs1jlrnK6nt6w1VyLlpYjJ/R1+OcQplArfVDMGJYwON99F2
shljuX58nXkvuw/TywjA5W2lmyBLcP9aKApkDyFMx76vy8V1EauclI5pfrJTdr/Hn0fqbNekU1S2
iWVpiSzSFTGAwSwLYviEy9kd4rZH2v9PIB+SM/j5aRgG9+qWzQaAEfuhbZsCOKMpMr6mvOLgJuNx
Kj6U/rehsJQWvfL4tQz7aq4jmNPiaqPBwF9vvWQ6vMnjKGukBNNFw0N1Un12SI6okliDov9UVBYw
ywrGbR7BVdjUgXyotHgRoZndLGrcwtfBckcOsCvCG721opXfv9SwN/VHeI2dEiYphromyM5el2nt
DxAIPhy9tuZeX4oG72TXG3CFcuWpsiN5ZWlA+Afc5K0pMHGJbViA7rfVMAbwUuhm3iSYe2WIFeSa
2sxsxnNVtPo2x1nC3y8ySls2imckP87veixk1M3lhqgr/16EU3KYuO+UnHkcVzf+LdvimGuk4nyi
Qt/uZwaZEh9CMtsj3GOmsG/tYiZXeeHcfuLmF7HABB0ebgeIoAvregR9DnIXpXQqcbD0LEUgoUMv
UyJ6bzf49ZFKsAsoqBOPXw8UNcN2KRZfm8s29/qhmnJzUfGtRWhTAC6Mj//xwvUOrkVDW8/wCBYq
W6YL26Se7MiEh157/wUCzf15W5zHKvasWbq7WQ6MWhTlZVf8yfiKo681UVsv3Bdvpz2YwBdt5kDz
vg9EKpr1KUZnfI/47CLqoTl4IVSbhoUnoatZNlPdzG1zbZ/8SuyonoTTQ1H47S0SodYF3XZDA2jx
3xXNt5oMiWI+ZKsYgOE80T4ovN4ervK6XzW7SS2A8fF5M327MY28woW+An316nIn+2Sn6rXvmD8L
GL5pNVLoLy6WbHt4TDrxj829QG4lHlr41dhzlGnHA35gaT070bI+lBU0qG9dzkbaVwQ9i1vJt3Dp
E4L4icrFTizG+7obnXxVDrcdN8CaS/Oh4HeVemCpc1Ts+IYt/4Cpgrp1PcbUuJF/cMDzsaIZiMcM
LLwG2Tau5UcLcZYU2w8CpkaJVudaxlYiE388uKu67jzn394hh4wC8j6kh2ufbY1Zjwyf27ehvb5M
XHnd+fdC4TobmesBd0o99fSkurE5uvb+8z4pd40VRB+/gi+BD5FtivIH7fwHvyb1fNMUCZ8F5R5X
BHFQ8wnA4l2ZiQF7xKik1tL1E/GOP02/nGYuFQlvHA7trSTUi611DeWlsv8ldNtrQh8YBTe7cgjL
0mQHekTjSzU3r/Qkd/DXz8nRwTyrvn4c0jOCMcncl3kAa5QzLOiVtxs/IxDL3b67zOsmCR5EmEa1
16GjZxLfm7XA50b4/vFPrMvGH2iZ9xqltEmgFgWyA4l58U5aVHz0TnlDH+A60NgC79Zg1YKOBP33
+7pyYrDoICnnuNKuyy9MhZcXM6Ih0PQCicYxB4odFjB5T8/10rcNDbeYgPDufSgeRErRw8gsQZHT
bOA/bZqXRU4W4WYeT6hzgFPtyDSjQVEA+gJXmHsmMs1sR+/yeUnN40lbSMd4jv5TKDUjQyr2OPVw
1+g3714O1jueHvqw2xfllkm+VL1rECt534Qcwyj/Jg1hFbh2AAzFqGU+3kbGSTHNkhw/O0M7Jwsr
L1yYSASyA86xJIO6LY9VZHpOxlPPfkH8M8r6c8S5jgXS4pY++cZSXav4QoEqWZb0a7ZqQPlZCnwI
eduJUWlMiqNRfDOxuNa08M6JHt6KrxQkk0cBYiftz1iUwGANUVzxWFpEVICv+Jh9Y1dUuMR5h3BS
6RYR0itUq3A3UG4Ndr76JyCpFyhPs7WGktDcRso0rjBzCd1FvjigCwR+DI3WWF3CYFTRB1obzY24
buj8ojPu8Fn9O0YKRS6u8DJkqdzORu/n8Wyl7IL8abEa9symxApIlBw9HV6NxWDs1BLuYhvUdenW
JdTNEsRHwxJGTVKXtVChsQlwJpIGcCC1XiQVlwNc8UlxZzPmziDt2a+CweaP5IW/zk/ZQIkEFSnA
aOVvLHWVgp4/yJJmSTnqfb/EfGyaq/lqoqk2ldOpbZFA+S6NjfdBhCETD1PjwqsSIFFKgLs/mV3J
i5YbLB0DqyvpvkUSCWoqd/I7Z61SXKuWVcU1U6kPDbmUCPfe20vf4fErWJmnouOYrPQc6cVSTzEN
zM49/lb0UlHf0aF3WqTU2bkhU6JubrgT7THefD4+O9FqEBV4nNci1ATaD5uxpxXWXcbf7yC6Zgr9
RFOBSxBLdBMzfOVhdlkIco+Vvicc9Zmk6J2QhQE5LeDLsbkMWR7AcjpGRB1cj6GIUf913fID3kvU
vdsK1YMcWuGztIKb8LY/cA5sCD2aRXtPxe4bATObJmHdl4hoQOw16ZAK5kUGYXnStoGJuf0vYj/D
qxoJvM5XVNoBtW0N0V2yBg2FUL8asQQnHO5P9QyFYCprJzJva+XLeK3sBmLEOnSYQXiPenqBM40a
zu8AgCtTzByR7bTDJ5cAI0+p5rVEk7KEdzEb0PUP5/LZKiU0gEtelZGtjHHi0xCDDZbgyL2PtLY+
lMa++/EhvZyRRjEdy8MUqpFYNWyHfVl1cdJrBkPr4kh2EevVmC/j+7QDRrt9upFxwsu2nZ3UHPbU
Wje49TcN0A9ty0bZBnqj3lkv0gUkpvZt9gsDTx2G3HN5xaLRRSq5XR6c30RtiiIN4x1bYlstap9e
NVahSKgJJ7KCwaM8MpnlfHcCbGNeeQddpP4hhzotdlmSsBGzkP5M/vp0dMhq078EuivzLMscuKvX
TZLYzMyBiTQDmt8F/YC001pllacWDNlNh6CVwe+c8NErr/Mfz5jj186QOIisoc0MES5kJLp4R9gf
zwkLcN5XggMnvQOYQT/qYddPnuFeINcCJp2SqVdbYBUIrB1h6TUiW1nTn0LJL8eSeihVonf7sBiD
jiubd/+HNPC/XQE3sH/uEWQycjTR8Cg7n2MCnW3invomMIwHR2ClgxH5LLa1bnUfuqq+kFFNDdcy
ka3fyykol7vKYNGpZinY5JqYk2J7dASQNLRUWhVK/AZ5bsNUpqDwOgMYsmfIKImpwp9UfpwhW0p9
4eALIR0mD2PJ4+utmpCRRmL463vxUBNZCXCngMpfpUafpslBCPDcd/FwISgLhSYMjbGTFesh1FHh
zqB942fLjBQKdyrOEnrqY2p7JsBSDW5v2hSVt7ifqTyG+nElnAGywAO2NJdCNDE+205WOwJcNszS
CLBt1MEYnKYmzK0m3ZUrSU2PQf/EFSM+/vsCovMcFzjHdqQ5EwNokNN1GlAmY2kENalrBuMF+/aO
g2RuFSHiPqTzVMMObbD7tcuCOaBo5RrzSUx+9J29HCX9qxBXdMdCxLSp+GP7iWraOICvt5UHLdmD
U95q6kozl4m+4LbUp5VwT+P2Tal9S6hfUYdYNCnAJd0Q/ldCNEkrsTmnxS2wFjj4FiocuK5zPJ71
IqtcYmz29rIErGAXGDTvOVKrrtz6ZXOO8LBfa+DTh2JWEXkt2DK2L3Jk7Uc2kstfi447xAblkZx3
VCSNcNI4QcyDYkbMqtPrKttslTMxoN06cAjFaLjVWlNSz10ZPvSJ8fIW/5TEc2Mad3lXAqbaQwxj
0IqL7r5KfyWi4rrzESeqlmwFtH7yVBlJs4u9ao4Fv0IxqgjUahGnKNqMvrcfkTc707jXQoXjBQnv
XT4w8Bz1/wGG4bAh28YR/5FRx8mIaOvBd5G0q5ZugOyYcekzKuNvdJABcwi6Afy0LxnbVB31gwvv
pcM2bw/rqvguKE6zQkMMug0LzHToj0uCc3rdNE4Ser5tbS4oTdvTWbn99UFqPOptUXUojBox9BIE
KesyO6Ofg3b4gs6Zj3vbbyokaBWsK67d8JlRye1EAxkSk2Gt6L/dO9XDfk/dMU+XfL2vZu1R7SEc
PbErz21T5LAdgXIMG9JmRamyjGNihw8aBcQbcrf19trv1iwq5tnMUD9rVHLWeDxkrObxlbJ2yeVD
TrL+jh3uu6vJLn971Gzv62IxRgUNdDx3Cp6C4moJnjyTvHlanukG2nMpsSBwwRRYB3SIsqfQsvIb
Dod8ydiyzZY2glB4M+K48fYESQW+MmUrCD+z3nKwi0uf0cbOzA0dfeSGO9QTEjwLYeD5LIHIo9tn
CdyK+9kVEnHgvBjuBgRo5aB/0fmkwVikw1y9GCq6zfIqKPTll2koJ+2qlFJvvePBkCdcjTMm7pqC
sLUN4AwUVivm+EBoCghP5/zuqw7CcyGdy5b3OH8zAEDh5nvmZj48TAIg9AvABmwmyoedW9iWWN3C
H5BPelSsL6sSDqEy9x2+j1vs6qOW6zlWfIlPcuRtWD4hhSn6nj/GzI3S6a9lXFQchAX01p1ukMxN
MqxqoL2EG2bpzPcMrZ2btqDY528t0tQDSCWwan/LICzdfqe9BHuap5lztxcnu6y106RgTK+Cy7zW
ic9D3/2MzacrZVSzrMIMxin2GsZwyXQVHgJfqWbXui+0+guQwdN1kVXmCRk7q4Tv0z1Qr7ubUmC6
BSXrxxfImT4VnyEc2a/eZhfATJQD77f2H1uIKgllZYIn2gid3B5QsqNN1LNSJQZuF2o1V3XMt9l9
q7NYiJ6cdSJ68I4AZwu1yzlAVal2xHnp7M1bFnN2xd1c01oG4eIcNJcDYO2gUAUYNMFR49Zb8LYo
Qq3BcjJD9UO62ROpc14z7vIB62fQ6XmIhna2nG3s0SP9isJ4XTGcFlb5urE5Hg8lAEJTRPoh0GDK
eVzXEcTWmhxgqqyPjuDEJaaHiD5CXaUm6HoBR7RLRT/pMuBkWoMrbQL6CkkmmhL2uR+ntK+Rd8Yc
rXsp0DXyd3OFsPK8qUgD0QsBvTvCu8NL6rqeGJ2WmHGOWnbzODd8S44jXyYfwhizGkLHIRIi4BoI
4oh1SUXIBOOs+sUQT8Y74TU//tISucFw/pMBcx7kT3iOXlwaLM4eq/CYkYNlLXgBlr/ZcCuonMVJ
x/IjzW/csODNCi2GaKhoWvtBU5U4e64+xHXRshXnpUqH1CRrl6g/eyLubvineczErGk7tyTCNeq0
l4TNNTpTm8BnH6GO4Dp8irEV09g63N0vEFpV93bGHyHoF4QDO1086bQqdZiI5T1FV19CQLO1z0Et
0huyFAfiqKt8EvAlZBQx8dmZxg4GNijJ8ZX78vmivoM0seq1/Zl2BV4ZrhBqW8daqb9eHJ5gLTHf
w2G2/ugqoUaVZDl948GvsBgxrAFOnL1O4nqChyAWT2nYMuJKRH7QxdKymSJseN99S8MoOEqxtowO
CKt94r2ZTb2uczowfSGf/p1evQdDXKzkOUlR12TIFFe9c/MLa2eXNgFaspzWvHD6M03TdhfByevs
/wPVODeE9H4Mg1eFCLlXuuywm9IyNntepvu55NwVPQF1uQ66AmMN676RUKUY2L29p9XjA5J1dgL7
Bi4C2p6xpyGsx1Lo6xNaIO3KiOOZu7lhmQVuH3PHY5qcYHZS+2I0f+5WN6Ipo6PlNNU3683JqwiI
B9BOb7P/6sSh/+SYucsu3XOSdT1aOhVudb4nAesR10ZfveNX4P3+ilBD30QbJcuedlMB+AsAsXW6
hTiGz7PRgJ5ahzllaQBwha/vj07+5IPW1v7/DMnBj2O8HfZbvDukBa1buomEqC4BbSeH/kOwG4gi
g9O3X/oI0+hVRoNDLPC5AqrKY/y0jL1eqnVJ0BWVQ4h4iOnPdTb/OJyTfvS9V19E3e2U1NXBo8Nb
cy/G36auGY6on94I2ciCDRSX/tssQmhtdIOUJsFowrpr3lfFoM9+6O11d9rpN8FX0ZxOYjfZ31f/
owhvFC8fFrpR6BWdvATf2C90TN79ic2cePVzhL8wVHqTvpZrYwwiuTkb5tTnEcQ06e8n/3uW0exM
YHzL/HFwP/V5Xs7yEFwQfoLG8TmhIZ3tfKS9KInMIvcMx4iHES8omXKSmtPHvLYWnYrSYE+6Xt9F
WkGYpwV5YmR9dOqosJ86yTJi8z0izGUeDZBhVMyOCK6tPEMFxjsid95np/mAFd+EpluXM3IevNvD
LtaZtMfxa/zHaaiL4HkGuY4p4co4+ot66cAYU4co3HgE3gVEvejERk4KnAcRHunEqDHeZUMxgyU/
JNSB3e8uxKWiVwigpG6cNOjkKqrmNuwRhHaDtBQK43RPcS7oURJbNToOQS8zEL1Wxoy3lj+4eO1D
KoS1+q1Y/sqiSpcrW3Q4pYhOn0ykM6muRskbJBSkKjKNyF4kbMgpvFs8+a10ptazXjdUSk2kJagb
wxgdFb4QC0sJFx1w+utT9I/51k/FFYGZBe7SxXKR8m5JOuzQmPH09C1Ue3GymhdNChGUnwBom25Y
k07CLFXVQJ21YRCJYIMY13/3ueBG/vzPcQRnIBOd/7f5UyWEtUa0RldbekCw6OJV4Y+RweUR6+T+
OeyIZ82GOw/JXqR2IQ2qw47iq2SHtdgDSYz29d/I1sG2FTML/Mvgq+32Q1grOi8vUFMg6VWiht8Q
PgUdceEnltNxvtVfGyTH8ZHgSlx/YDQaKP+eSosiOtX62fpeSX0aossAhnVOk503EI3tZ7821xtW
pFNySCBssfIrOkPDB2n7YVH4aUAV/8ZGaqdMWKKheMwhc4stQcBVTEEycjiOBt6uimqWJOl5rxHK
KNSJCc2/JniZH3Bc0FVoBljIwBVN+86fCKAaWol58QtOPRXcIvQn06gvdlrRc0BzPKLRhfLOeflT
wCeR/ZghkmZZSwsDVse6VyxZirslr/89wUAqkBrwT3eMQ8ma1mRcFlgupLZPkVNpMTaOghqRNhrs
MFg8nozts6QgkTL8gL5+OFbi09F1dKnUuFTphw/g6RD2EChe3BokPqfDNzgttaC56mGKmWIZ52hG
DTNXNdTl6WMwmEbh7kvOoGOuHK7lpXC1QgQatdmdBtlHZzFI4mKOOGtQyh0GVOan58sg2KWSBxBW
Ij5SpQVBvAG2sQ+TUO6Z3IxEekG7n/Ecxkpv8wXG6aHBxkFXJOUTYUR9G97P4EuI3Jqpj3ffsCVN
UXNRDydaZMuv4Oax0218KdNt+JyAjdBSl96im4qJXhqOfvfbKNZtMA+3TCDhC4tpKOyjsQiFKpDH
z+q/erXKdSYUlOO3ekf4AELMB2HW/1v9HcNtkcHk/O/zWH4/gfmAkivdDMqaqFMiSiLWOwd0pTX1
o/XDIXeFZwRZwDZuT6lkEsrlSStz5gwUEwRnPSERmK2Jsxpqf0SgXVReaGzrDk6I3M1CyS/uHZD1
2kfybak7a/gePET99faqVjefxp4HyeLeEaOnM8IVgA7rXaLEvVw/m256CyZXbzTo4W4Z6hVdTGGh
HpmsN4DQ0J4+W4wq15aOq7dnbc7F3Hkt3Rrfr0mqZzj5cUfkokjvykAvnfvBEIjrG7MgvOpttH5S
1XzmnyZqEkhKu17fbB/U+q89j81BLBP5P8x3p+HHc69NoZ+qSdj7agO2/mawCAwbxeno53/l27ZD
CwaiNl+LjKrH6NE/IFY//HNCN3T9uiNVeBxLPqwO5txFY+mQCHoGXofxx/6JkbqA8yvCrxtR/gFq
0TnbT5zvg/tpiP+AIrrScT6FZgb0UP11EITbBHHJnzLZFZm/nCDrpNYXyz2wh/gPBcLYyqXcgeAA
QnSrjTcWxSytdJA4BzhMGt4xzVs1IHHlS732YhvYq2Rqc9trDJmie1ozK9HCboBOTnnWjToCrbfq
Hpz8frPjL+NdCR2DF9+f+Dxsm4IPT5jGKQogf6HZJa4nHDAbrf7TFL5mJ5mnngF4oW8QClkMtPfG
wkF1nISAGus1uegMwWlIEnxp1kokLWWoRbystP3SkY90Xl8opY2rub0JDQxl3mxwYkk+tJpLoDWE
kigwerC1QLOYPxGxR0X4w1alwjboulB8qPtklZF3n5l2tS/qhV3dTUkudYkx7EKcXSK+m621kOG8
kuJHDx/X5MlQqT8bnTjDe2q/EehcjTrnAx1TB0OmDsvxDa5aw7EMDZa1XYrGKItnBoK3j1KWMeC2
UIooYAUNwrHJoDkSAA+HliACgZiucwEm+ZPXvJ/4BQEhKUViz/R/hGOPxn2rjbFJyclW7HELwj5t
NYaOMXbogSpIvpvgVz0YjPFkBPoMLvDElURArlaZh82NYPV/TG5paTYqo98T6QqB/mKbXCFGUCad
6Cd5i7j7nRo2nBMYmu9EoqsSB4I8fJ3W8X/8OSCTz5ZrNs/r/YCud7Uu4+t2JgiZXs1X4ndzzmEf
dKqot+MuC51AFucToBH5JKZwW2/QJGA0sWUp0bN0WXfeucNQNcn59FV2m2cxz2vPYZ+V2u6dwh8w
ePbY59EYqCjV4a5MqlKn8fZouyYpU4+CBGc1PKK4ZdWMrVdGw0u9Zttt07I605YuoORtkUs8qQ0A
1pnouoMvf07jwTx2HNZG/ZJS6uehx2yg5aOAFNQ3jxF7wMqRANa0Es/P7nWODWJLUDFZdXmTYs3I
QEZ0xFPkWGJGTdIVSJbDKVBdFgi9Moyjh3gyJXYE4LlNN5dpPyD68KLxHP6l0vqCOaiy9HdgqCaV
ISVhs+Xvqm+s/Uby9G4VzucbDRaS2Vg/D75YX3+0n664n76khKSUnfug0hv5gAdG+oqbs5UaguD3
SelgFlFmx334IvIibPlorF3i+8b0Lf0Nc+tvphg0GB4Kmuh85+xDxfv3S/4gzq3EjyevP6Py5AXA
dsyNrGtVa3aHMT2R7a/bMMT15l24CyxZ5iPoDUNc1wDpVKZIL029ui/lLqT+2nkG3+unkS5m2mXf
FgO6hTFKWvR+AyE4Lsxdas9X19UNG1rfAYsJXG+mcC3IX7NqPcXDigjIr0rLQXculDMSIpzQ3q0l
Zt8v42btV6llP+lOBJi1xlLz/XPaBRjF1h0rIqNSdCO/FyQzWNYA7XcuZ3D0XKqiq/v5+KOlWDHQ
Y3Rp2sNmcLF9seB+o9443FmDc+9dlH3lBjUXty9oAt2qKJEcPJEkVXlj5Z6igbdl6LyfUfeK/gee
e7rI+johu+RPc8oIgY0PN+zWeU1yj+RbD65N9KRQ9xw6b3ObdgRaKVLiF/nDOB5BiTAj9m6VVbEA
XMFRO93bEuXhb40YCO58z8HWOXpc+EJUauAMRkTIwVppOJ2gRG1qlmjzUseQtG+Z7BMF2j1YQRY8
v499j3lPkeXbqolxwnKig5NOqyvpFzncFL8o+AZ6x5kBb9T9+nIHWOGX6UOPuEeLDVn2pV/xPpTO
KvOKOqO1gUyXMxzmqzX+heQS6P67HgL+aktxg6eb7LOyjD8bE+37LdNAW9AEPS/PQAB2dsF0YC33
FA1V3NJLtxtZ4Z1YwWeAWGQypzZbEXXp5MrMU0WM+9xSlSdQt5OZ6nHD/fP/bgMeElHa+NA8rFG0
kJ6uJ82RUQQzX8bAIEa4YNnhlOE1gIEMseTqWkjRFNSE5q9LkbD5yO/qgz/MBb/qo4f7MrveKsqo
/c/8ExmeosPAJKvTtIVyKtzT2fiTtrBpT5/2zURcXnGkxN3W+2bt5eiPc1RSh3nJRSVL6exigPAP
idK6A9d1sQCYf6O+Jmi0d3zBqGM98U+fGVUHc8CTRKsLY386b/Ie18PsM9ug+gsEvPGPMNarKY5l
8BriOeglBffsWyC/QK1srjZe4Sup/e3XjcxnbTiAljRc1KeDgc0e/DxEIHEUWv/V3UxFVegbeajh
WAwCFFGgG+15UaBhw0wP7GiaOmtye36R29NqvWe3vlASg5WmylqcRwh10s3A2I1RaVrmnyeGMSxY
QjtDUy8Mu8qC//jljLelYv3fE7qHqNQfLl+6Sutg9ZGS5HAzHe1g6tqKp3KOZNTwPAONx30BHyEN
WND/Jcosh0cdSTKlFvPU3sc0yoA8oFSdXwlstUD3e1/Uwymqz/cpaapDnNjovd9FgfTg9qXbQZo7
VJR/GyXvICeR3LKB+ozYk2wSUt5JnpGXFTM2mImn1PRkc7VCTf0G4jOpqkd5Njl2WJAK2+8imMsZ
zAsn0YFfOM/AQcB4CbUmgJv2NB3pkfZoxkqAwUkAjAeiUdJxIUQwiQpSB8weCQEpvWqpjpTiVBxe
Z0HFXTiMVUgHKL1X1V8v16Xk+AR1mDsfWbwtP9VGam5jQ/BKweHps1gn1OowWGoKP7Y7hW/m9FEQ
7F1RhrWRVzYkho695QaaVOQVR4PnSf2lP9iskk2fKpJ0IUB6mnpMxSVf1lpB51nD21/lbp60wdYs
tsFz181ATv0uG/BEKZ0hWm7qtudAzIrh/6I/XRpUEmjgGpNEzNHWUHVNaX3lZMxgPE6CMrDpcB82
TFZTNYo6hG9g45fyi33RMj5AyKXroWM49hK6PD8Tn+acyNUr1ojUXdiC+Nbu5ASXh4gwy1qiYB9V
AymW5PFC2bxoO7SlfoXLnPeBCD2D8yKfQx91mOspVgkofTHSvVtl+kZ2gU9TvpwLkDyQe5xrAlMW
lvXfFpWRfTdQixY2nf0N2Gc2QpOUm5DFH0ZQfjscxTMiy1lUyfBB4VnJp5phdXHqHWtBSO5ko0Le
dmDrwzTnAF8u971yBb3wN+2ugLvdLlaUTB8iciqT8K7jBGmHakRUR5qmACXedCdycHF7i7BojMJv
gBM8FnLJJOI5HKd1r8BFz5HQx8OvIi3+Wd58gWZza+ldbK6lsG1zlDdu75HSo+dnv4TzPndgZmOP
txOZSsfS/UBWaUyHYKs4MS3bcqNdzpkHdxTK6SrDUsykibUACFliEiqmSM9TNrmlVvD/cLnBwGAa
o3feJ98A4IfxIKQ6RZq4sKRN8QaABiF34MbrUsibnGmsTMGZs/QJ89pUHFCa+DjeNR9vVX7XyBbc
J4gvBxetvMBTemzZXqCRMezRCGcXQOS2B6NZCYvo8DLtO0icLSz/CFgtuFxmdC0VsHKeffz+YwKs
ilYh6D+T2jKhFHQhrlojf5p4VL7e6yX/uUEcwa7U2AtzpOse9MQDkTfIOjF9+lfIZ9BwAgvNIinT
fovQH8BKKuEDCL3GBuiAaQNEK2srmY8ABY9SGrurlDPIPxq0M3a2bDzbp893K4yQ5mxWM/fF0jZk
cZwRIL6K1UkLwZMpOVyH5A5WTBDGxCHZaKuo4on/WWGTsw1Z69ke+vfSf9DNDorGOoVg/c/LRDLD
t8VSoR+9xWPKbdMDd3Ne/itNJpMbMF3+YQjIgC3ljqkncahDYj/XhItcjAo85TRrewQMtuue9Yzg
ImMigBiD3DpoCw457HR8VebPmIx73BQmCgui0Eeudb4tiYBK0W6fRWT2mk6YHyjX39Npj7mh1Ei/
m2bLlJw8WMb4eBrp5cM05Be+9K9D+NQe86R0oYB2uTlWmqGRtTrjZAcK+LLbasv8TdvPH+kHlBKQ
rar8+pprL6thCfffMNkMWy1iKaPlfy7n6cEaX3r3akPuO3J1/rrxWf4saVzvanU4XBmzd8afoJm0
xY1btkyrYdq22hmYfPo03NKVHRBHubYLQ5VlkAUuFqwd+Byej6Ppu3OT+EmdFvlA9ZtPnWhjXa8W
p9IjXdE8d9ogVIU/RY8EzijlcHrVXW4Ypp4rblHybqG17t1nXulmy7KLku0MoEbnE6d5PuVwj/pT
7w5eAA9mo+ZLWLg7BLdRZ/+p5ArCql5/b441Q4GRnIDZWWVHxhu0fJ/+JCf7HakyUyOLe4jdi5mf
ncc8UjzM9JxG26fcThXAcpRws6NHpK22ciMCP1bRvvWvdC6wY2d/4tj8+q2uYd52HG5Z0CD1Sug8
ievE88K/oBvfF35Ja1+wTIBsHXYFcTjfXfYOQFNNk74mBRO4xrIpwqaBe1ZRlWjFlBwaMZf1D931
77vWUFZdGJver4V+C1AEgCnMvSTWEe7vAEV17Wlh8xGCbOR26tAi4e3Le98a7HsZi2RId8ez7zXD
xrqUfaMpOSBjR0eiepHmQSytp9++sQ73NIqZgWRzirT1v+oJsTcQ6o5b3L/ZSK5HA0YkhhJ2whqB
d2MPSubGX6HdE7MolsvL9vLv6IC2NcZCGUS1tLy9CudfpoEivCXGP9ryqSKU1BbleEmV2n2bC8cA
5iHmp3zqEb9YlWPVdo9R8uRMLtLjpRQi9aLJQAIMWRw2jE5tYIFRx+09lU2oLuOyt8m9GAjXAVZ1
2NMupHC8s9FO+iV3JcJq3Jst5rgMGPjGdvsf8qsNbkPK2NWSAtgAgwlUiupVyhR36TdW3tM9uwW1
vXs+K/DK8N3daJDbXonVuRAA0Woyy7mtYtM/IFH6R1nMDyR4q8i+1MfJ0+8Zu1Fwj+0brWvt2Bsq
wsrmv2RTr+zdmyEWOO2UASlYzU1Bxzu7jh6nnMmHkwfR9CeOXEl+/Kwupy6+LNGB3FpHqxPxELfc
pOc4vmYmMolprOpW6g+kpt4ckmP5kGOd+DymG5yd5P4HBQi/RHUGZKfoP4lsxBp+ELXY9dVEae6V
Lvl6oGvOD4oKxv/XWhj+rKAn70i2fHnCRCOym6auPDVStX2ccbctplkZbtBcIIlTKS9WLl6HP9pn
y95Y2UBM8jJTA1a0ZAUpBAgoHXOGLTb5T8gpMmd2jtNrRe1Po2qZG6HTrzwaj/irjcpclMIFfgJ8
zuisMlPq8aNHkH9ZNVjc8GI4sCHdXk/IRbuqApjcX0gd1fp055J0q3BMLO4nBMWBwsOjSZ1a1nh7
rMuuF0oOXePR/zKNaT62A7rt5DDnZYkM9IX6AFDokVDaOzkfgidpaI8+mmKjSgEZZ7xGUz8xhGDU
ktkQJUQ50SrHxFqKUhE2AGHg/1x2z70NvZfbNyGzWw+ZGDmwpB9MijrACHAVvIQI9SQZ1qbLyg6b
GMplrww3218YITRQLhFZfHO5UiSwgCWhhSbzx1ihdbhf20Ay44evdCcHQk4lgzToeoRYDDzEgSYZ
MpFqDXQJElzual2DQESBSrkqR5Ouk9bC71uxlfFTbYakWrgZEkAF8fe9PIIBUNToKw2RXwztpr3i
YMFKZPuF69Mbw3NJ2ZBuXFp5W1Tc+SCdqoDbAQPhOCOP1ZeLx5hkHNDdAlOIxFrqE7+UGLNPfZ4f
xbkXNJkVX3UyumpWhHjyTrw8tfw3+//9tQGyHzg75JH8f7EMRAHqUQSKzPVXpCStHMy3DN9Pz/jb
0vhx8kZiTx4iw5uasj8caTtDFkUv1E5e7DFVz9R8W4l0/Q9SD91bPwAj5gAokSXfgEsdBVAiEY+K
wfsPCEfbus80EbFJYpuKwIzUvvF5hXZsV5pSu7x/mXBc03KjxfS+2855VF/O2p5LV5vg15k0N6/b
ONfIplOq/nIXYRaLNvjrWCj4xk2u4Vx1TuOXX2V0HvUvasOE1OjfH/JPkv0KrrinJ5Gg3Q0cn5Qb
I0r9w9niathinLDKcGuS6JULAMUMVrmZ4QRzjnDMoEFuwqB+O/Meh2ITi84ipLGfsxAOJCpwVu6E
/kcsDRQIZO2hbhpbxav+cb3kMsTXoBPZCjzqxKOIESenwCuTus5tEMMI9wGJvHng/+TAVeqhlvtx
WnJ2X7AhA9fbBuXywjlQI4jAg9J2gAFc7n/kdUrykRW+y7LCobZrbjH7Rs11ILHtyKU6m/Phfxr6
LeBTGmmMYj8lvxxew1mtZwLd7UVinlKf8GLcK2vLZy21QQsOfqWEsNItInSrEdzSPakTCRTdn/U0
/jEiMOT+nt/lc6fP6vojDehdKHoc2cqwFZeW/yZSpUX27Bea4RjESUwkdYysE04mzUcsRzIhTe30
9YWC6f2GgStTQO96Tu7Zkh5y1XGgIhdqkOe+yx72rD3rHastlY6wVEi9AyzodPOBInqpjBElFjY/
kNiKWdEwFqXeOrKfxNt6WomFntasj+VKU/ufW/AO7F4r/bmHxPFPZY+aNWrsdUOQSpQ2rJQh10Ew
NClXrG4wxHqaCU+EKX/sFZvN40h7JeY4nGvPDseyujIclIn14SiulEPPmCVO2SthIlsonG2m5UPr
HtfAiXlJn5893Q6fhJSAvtRKA40i9oKXcs6SXLVl1BMYrxL6DpNKvHdmrLesRfA9BZw2T4VtAae+
k7YW8DM+8O3z5HQC5dFuExgmuaN91BXXRZ1wQtkIIht1gmcQFqd2QkzGzIF5Fx71/eLZYQC+U80N
9D1wJTiISN8NzwKbGdrvtd+Du7LXr+5CVf2vKdX9D1D6ZF4e5hYu0m68v+Fxv62/ERhAsDup9a2B
CVxQuPUl3TOYzcvj9KPrskP3Koys6x1V2jDpNUky/G7zycq5fFETmRXeI1f6jcsXljK4xLuPqLnQ
3B7JTV8Ys1uWHWMJ9E0KUqGPFjr43Hzxe3GsTNU7porQqhnzxWMGdxtNBRwl2iqhiD0fDzkSXKHK
n5Sd5tC5cTtbVytSmAdrksOTDkNznshxSJVn9sYsY58U52WZn/dGOLGmLJxF6uLitrImDuN/l6bV
oVckcyUnONTPb19RdY2mtNbZ9q9CrsJwXCgi20qLbbr0Vi+jSFJwoIxgYE+JvBHBtDvTs85sQHXX
HpBFp7Bvo/hbFQrZIJQGk5DTniUCskMQBcCjr/Bj4r0vpFm819TqQU1SYi7jFhOx0rTVyNaffV+M
5IMj8tozV6sBOIFslsnIXgOBftwlcpOnjxawvMYaRTG+3WjAIsFzeBFiTyM3RgTkgyVZGYNcMOYL
89LPRLcEOcwgEMXlzZqVqVcS6mxbqFIn+yeuDupCvhj85xjH1t5ioft+NdFbIss7IbwRniCF3ZKq
XojxFyu/L2OraCGlVQg25f/Dl7jNK10AxlFRq/oN26Uz4eK1SPjqhsV6ChkmMITGqYp8NNm0S9Dr
nnajK/Wl5uolv0b18+/tDeDzG0X+27flAbZNkVJ/rNqn7NEAMtdmj9wyWV39y8JyqbhYimz6eex5
9eKVJUwK0hbH5+sbnQvfuB+6xs66lun8ygqxnva5pLun2dHcUlnPW0ZxPn02NSWmQEuraoLx84uI
L/XW/0O4bGBB9JBAehkFAcyl+AsaOPo1fdyttIwtQm9TMB6dGfo9bLAKT5W3wpj+zELa6Dk9nlrW
yO3HjKjYY4xQz4LGiSY+83ueQjqQrm2z3c4OwtCRVQEj0oBZY88sOXVBOy0AtOWnygT9dN9Z2p+1
ZZibzS6xqobyET3iJhTmjGREHT0XoFV7RTtSc0r4HcaYVUWbZzeI+nPNh19wWq526SZanfUPwFyw
7bNnUYIFPn3zGFtJMBeEQFx6kPUuzbmZNFddSAs6FpsHHOfP4zzifVNOMWMyyJ7Wn3q8ccuxUdLc
bWihWLHIzjvn96ngSzkfbBA3QuRjwhrLycpwwKpp1qkEuzHsSVNNGtmiEZRaYW1DnfaMhICJlxFh
7rN+X2HmJ8FFGtq7J5drIQGNEZY8dEco9Pr/76RuBfQIe4/SkVqUz0q7tQi8KEDRBFiz/2nvEpcY
9ZG81+N/Z5GnBzbFx9BnDuhj8ddb/RwR+U46/vA3o+dnUGTEhsUD6OiLaoNOmtacaarmkmWTmW5A
x2AKcdH8+fg85Xd0qpSg8MiYdxQdxACIUMRNI6gPvoq0+SLZDa+oV8JvPteHDmTQ6xp47bu4yKRy
vfHvArUWEXI2TynAZ8uvxyhdIbWsm9sQmhpCMIStVSm39oWg7yKolCXP+M96kGvDyiyWZlbP1Lw3
Gp2W8yTO5wAWgzuN8aKGUnEbhcPLRIZOPuyEd/J8LwmzkmQQPkVvgAXYxDXpb8LeS6RWP8LMAlpy
rKhR5D2GSjhIgTtuTCJIG9T0Gui0XuVRq4lfVQYfd9ncmd7uLatgtMK0Hvr3oAEKbTplW2V4aYRe
639AduNdHTSj43iMUhrku5m6fkOQ5Uu3F6bmaPA6r97fBGDfJBqzk/36BVDXqj89FAmvr6Yl9dxe
LujksEQw83x4i/Bt3OLXi2/sIv86TMzR56FPXA0D6JG7NOL66XCQPk4xyFm1ShtMTUb+wTV2Imqd
9I11HmGfSKYmBik+aAjS5r+yUm1oBhxCBaNWzpnLqqcwpb+W3H1oQdpkiGfbRSf5hnwC+UlRWmDl
W3xJK9F3WRj2vFxKeBWGplopmaOVz5EwkNYTo0qLnvsJa16qmTyC3qWOpLEauaj2EuX/7FiTPAu4
MG+lz0x5MsSBcjfsTCMDib34re62tzhH/9587mjS87EmfDf+kEDht8MnTBuC8ooMI1VaHYkR5CNK
rqe+oIG998aeZop/xs4u5j+pgCkDGze7B3QqSn7NHUtMYdF9G9mKni9wUtb/QgHje9PznZt2RRPX
PjKOQ3y9Vr/HUQGPWTHjF/aP53d1RUlUrntPuyKp9ceYNTyIbGlZH0k5LhylU67uI/wYVRqtvuyt
d7mMDhoum2ZUBWmQhffVJMEN7go/nRFX37LNrS0tLFZWA9ceZ3ogos2fW47Y0hC9y8pnZorCSSo3
ZhdpBii4fxgXBwloUBrrnJHoPu0saUf9wYbo72+QR0WEhDtz7R4tY8ycpkKdzu4BOOrTt0TN+Wc8
AWE0UMblExdjtuSz+21QcWkJurzee95OZ3xDeegcIcj0i3QxihzyCfKvMiImMJuX9I0vpampJs2Y
lSR45FQxnytqKktEHLtECBcFUl7xFJicaqmcPqeHcI1QeW7pVc0ZOawReSaJY5oWpL/6CY3zTRrg
4GtSxEfJCXTFlblFJ4cxwZqLd86bRqEM39/jnqAEKRbfVaPsc/NkQPEIjwrH4PDoEQynfPYQVequ
c/hj804701EmHUGKNj/cYO7lUbNkJ3hpB0ADPWZ4Ws9ry2q0mUKKen3k3vcsAsVhzgenmIPHo9l+
iZrcSf9nDpsXBbA9xjdPL3j5E7bEjoiDougHK9DLMbZMHF5Qa31A+wO/AlZsYj+oV1fC0XRwzd0+
Dx5fPUFvy6v+Kj5sRdzFzJ1qFSL39JCqwKv93ZgH0r1eJ5PixrLKjRGu9NBzGHVo9oGu39Yo5Qck
EuD+UGkBc7f7xUyUBtCYuS9oaSq4tDheI3TqJSCME3SZtWT9hJjgkvp9IPly47zl1MEWCFXaXeoe
xrILi3agi+Li36d7aZ8r6SQxZBVUTo3R6nmtAPF071QoTFTUsd9Xhcyr2UrONWnHHVV8nsnGAZVO
fEKQgEyqrZgPWW/BfVIueZk+CnSY3+yy4zp/gQfwT5qMHXMwcHNoLtOgBmqYjrLAd8Xo4gUez3Zu
I/dXGQP3KieZRzXF4NIuHJ/NnKb8KjwpfwNPm9jBu+mYhbseDSD2+JbzI9pi3wMDqHPkskaYOH8G
ZFsBlOU5pru8gmXHnNyMdnwlRQnnwKNqzhOg7pahdn8w+ojiaBcuA5histgCiiAtBY7b8BdaPrrx
uhJxfbihNqizTm2HNIwoVNF3ozZSOgpcVaNS49fLGtG9ZNJhfVjxT4yqaujjphy1rXlxay9I023Z
noOLbWRxRVW6IF30uLlslMTpObyy4ZO1OcegbGH66psjt+DIjVOebTVw62qfFj9nCGBIGCZ369jb
DMrUf3stZHLcmclIeJPwD77Tj1wRrujQdLOIoAwlEW3cIaxWLFN0Crt6I1nKm8vmGyztqd6HKodc
i33ssYj1E9Y5D5lK8Ppc1ftnkLIrsJx80oeGYioaSmIWvqqEofOn/wm7n93mOOyhH5/fjpugYcCz
zqd0N+SuG6XR9zKQysNH2cpUPizfFDoQ9HKrFWsNRczFfFcGTNSqo7pbAQUqC9MDFn/2sLwJEo0N
eWLsu4RRdQC8mtLgkB9p0u+hYllWGxunvW0zWUJj3jJHkpLlWuAiKzGT2BWWu5OfcAZxK8vFAoVS
HVCewT5cSaRHrNDmNAVV/wiJAkpB+p0knGs8ZMYFbHZ8l7MX8J30uxmNfK9pX8RA23GhOt4iEFPD
fKFpyof19bu0A3mgC7pxWZCOgN5QaSK5Cl8i2XTnsrqSGExy6FIAnQRRZOLaeKgN4KrI/44sbHaK
f77KuqUGank9NCxFmiYoTiUPL3giEcIN9TGm81D0MUtDtja3pyuaIn81CzOfwP9wb7ecVzOB2Ry0
eOwVdajtZ7cQz06n/LypHgZfL93S4JLCS0/Fvuyalo1GPgkGy/vAwyCngIAIcVXpiG85JlH5K9wu
ijJWfQKBY2gr7igsbmqh76/rH/bnjtRe47lYYTaxeolHXiOIYMEB7gtA6VXZhE5Mk32efzOS9YJt
PjAi3lADE0vvf+U1SGgdvNKTyfLHTAyG1Ba2uLWI+qfkxBOIAkGDsvoHMQu9WfYWeqmn6C5i3CMj
C1fuFMPWi3MfpYPH8cybqNkEsEcCBbYZuNgGizmvXgYimtWE7T0cLS2MApyGPId7SYQQ85P4NZYv
joG5clURqcsrL5J+f7kSi3dOZOiFqy+V1LAjVUtyOEXxPgHyguq7RlX4uyLIgEgy5ApRh+IfFi5I
K6wZopFkO40tPxZVIm29MKhbnwkoFuz3kbeQLYOMED1juGlDtSXPx1ciLh+O6nspNDDpfX5o3Zbn
eNYYUnJYS2S4HqRRK60sWuE32IONUV98md7G367ivJHMxpYyRADB2ex7Vvzglvg+At/Wk9Hnbmb/
MGWGVHBxMu9sKd9rmGDaj+w2/o2RY0YNIdaqRPRsNzaNT+4Y5DsxaJC+CEazNOOadm1p9kLnk1GC
invD1Bzb9BMBTXw+NUj7zx+ENI/c6VEJ6iD+ZNvIqLL+pnxy5Xz2G3Bkd67r7iz8n/lerfU5cTcU
P2fIm1vfINl0czMJuAYZCBZzjp8yHCM+J3HiogHe8Q51XtmhbPTNH58Ajp0UgvBRj4TWQuJgrICF
K9YmTlnWCvACAxePchgoNMwVzlCb2czRxPM+HS36myuiNaJnjZS+Ki36fT/I5NdTSxJ8DCufcR8v
ayqPdtnsQu4hcYCC09usK/oRQ2nIRn3RjeoBeJu3+8rsnC4/6939/UcQS74jN80Ere47kcoEGaNJ
P4iGvNXzg6sjM2xpG2e/g0n8F4YFoteWKiNg1hWsdBpC9azlrVx8BOvjXUHbKjS4pPkDravNuSF7
V6LO8cSMh5SMpec2lcrGXDu+1mruAwAfHnRb8brDgb3XstU8Ot0Cms9Nk7s0tghZitp76heKQ7EH
t3Zo5N2ct2VgjSEdJi73PjtX5Xc8Tyo5Ujk5LwsuRirxowKJ5grfFTmMeGcxoUcyW9aZRIKl/V4Q
0Ou2OdlyTwmOHfV9Mt1jF8wFNO11m/i0vhO9L1cyxrtExDum/BnDyhsoj26DDk8nwGfjZ+a4EZhz
w25neDfjLgUc3WG3a0V/0LRhuKSkE+QGhKzgP+HqLHU8IrTayAe9YnUCC+p9IV0gC/krdknQOJ+u
4ZsHHOUGDMJJ8uY0NjN6G4PhPcJ94XcehpeiqQjWbkEonOX29J67HqI+4ppHBtgOn81ZqhGPwACI
jFmUTZXtEnnfGC1EfHonLGa1z8wL4EKY2ZI+tH4AhkEQEA8O0Ffz6pAC0i4Gr3NfYg9HZKG/OJ7j
d+fzwYUzErwrQOZQxzinwSVUTdztDo0qojojvCTWOxQE4/p4ap1o3+1Y7uTWsbwMQa0zO8ZV4WDP
/ulpaJ9NnPsBMtXf23FElQajOGfMcnx0boVs6b/cjXwrqhRjerP8c1r7IFXk6NInZWQ9x0AD/KN4
ayDjci4t0GtwWqb5oQV8U0VUkZe9LE1et7rd/r41Iy/BRq/x9o0oIO84NXzfl0cEN3i1E6g7GzO4
ylF8g7hR0OS/NwWWjzsjMKCi2+TLmQMUJPU9c13HvNEbJZDecP2t7UmhWATRUzqbfm6ReTATu+Kj
bh2nrkVXbcfxDlKaWxKY6ZjJ0K3Im3VnzNFKy6foZtyy3whi9T2hM2aAnWjJearUq5UXML5YpWjT
cnmPJagBTQMq5ikogqIvryckq8ST+v4JHBIw56juHOGpq+wYr2IAZGS9jnX73qc+Kc2yRaoyNh2J
DJOcy4J+w/CS1EulAmPY2nJ7j+HxGLuCCSW/s9Tn/1QikvcIeYlTjpuigcVQt2tbRtWeKmQtttNG
fM4QjMIuOTY4IqUTfC7KRCsw7v1dyIEuF1NfSqtQtpZPQMuwqXdXWuNuBgJmBjON0AWbnIdeGPr+
oNHXaz5mf1W8EwhJXxmmFc2MLINgFwF9n+bKc/TWqR/6zajQYKElj+taLgNbeaN8yqwxIQZP9Fol
vUD3wOkR+BW07gmydlcQnmFaX3tl1gM+2amXFQi7iZLY0lHGSKP+ZZs82jVHt4R3IVIF4Apt0CT5
inKTj1bAwb3pMVX8yge3Kt+JrQ91Z0AuHrznyXFeH4CTDNZ6Wjh4vkw6myopfYkEIXi5V3+7lPlv
7K5eCvOcdCWEY0/JOhVZBdMS4ULxEvpgtxUYc39mA+NI8sFM7uSDX7oXgKIBMR2wBbhqdM6pA0Ql
lKks63yjW/Mj5jL8nf2MPLQyDq0g4oGlcBv1X9qARH8jLDNou3RdsfwDrucXFXtpzG/TJtJT20RO
W9oDc3MnufGWL9Fa8H5Y4XWqkWnwUdzfzVEW2ZKYNCi7wHiYs9SdFFE3F56c/170y370mc9cSn8b
9cZEBdCi7PPU70X9NhHcJgcJ0AxefR/JssDvxsrZlR6o+uzspzeqdYIWp3HMf8pCFk2JW30bUK62
l/5vF9KfLmHGsfq6DuhTqiSRQFTrla0X59q77UX+mUL12Avo5goo394HcYvf50Ci2PuvE/o1W5Xo
swc8X1MIRtSiZ36bIYxtSxTR1sRgnTpQKisp/BYCg2/hGrWdbbtSyC7IrHE+TJdaZo3cQArUTXT3
YuvK6Us1ryhhtLjazc/QzrO7G/Yr5yNaZNX8egpNXRD7+DgZUcSWsXd/ECTTUJhdEiPw5WaCYaPi
XHBg8gxJOJOVovv0unMJpw8RDu7No0Du4AfpaQKFuSYB5xGcbhSOooKEHBSu+1WU2L633tSWQNhp
3rLPFUulBg1yutJmpuXi0jPMkq/Cw6m3k7wZu932ifm7hAjhL5C+QGmro6IfgW4mGUAzjGhjkPpX
V+Cvz0d3RG3RWdewTffEcq2YSs8w8TqNjI/nUFRn/luQkr0xYQoyI3n3sgp17AKLvrw08jIQC1lH
1IAZawFDXvfzI7AMM18t6wzieazNEesUmLutHvHq8sYVeDFDjdF18lQCuAdSE3OOL10gBiWAZ1y4
LnmNDhCb+9KZfuYMEHZf5QvEB+kQZKLjXGwu+s3ReK7EIzAV8yzGdlwS0J+nQZ3UsVgtv/eoQyJc
ZQBCOfPtziu2dYnUz5nhbwniwd/8xWHYF8WmLvdB7X39J/yD/xn/R7YCJmznbaLB4x8TDGA8JyJ2
B+pG8G7Ud6Z+AvAetHC/3ev0dQzipxdvVFZCU73wjsZzxvcZgXQh3oA+xLBA92fSw9eqJWdTbMg2
RKl5ehFLWZ+WEX008WOoerK9SIaQoX8gjfjxYdes9jATYwz+9Ivq2RlwzawfHlGQmXNQ5JVvtF9d
Napb8E4VJwt7t3v3TsZjNXdvT9/fe/K+mS+lOUl3kJ8EE9SZinXx9tJ08tBQC9eGd/BToCdXEKOr
KPfWXZd/CiUWOwXvYQXmSFYF6fPvxtnpwp9OmHCPCIxM5Rrx6ypPfVY47g2n3IArRlhodkVEbNYD
bYyZesnTMxRxJJtD5ClpHIKQChbgz7wxqS3gQ1Yua1ROjbemhiN6MEzjXhNTd6StTJzTvVjpbNL8
N7U5J8A+uTqyk9BKJPiYfiA4ZmwlsFh5VZlQZEYUzLndH22IkYRDsQkhNbDIDkWn069YrqrPMzuy
057uAh9rW8QZEUbf8AjnyA78ZgdAKGAh8QzQLwtxOwjOHOKXxSUdWmrX0RAXF4dKryJNtcN31Fk9
ZdisdpE+Y9Eo3L9iN9MAXnvMaJQe+ATtm1OAMwaG8JZ/y6BbpNs26FYmxh6bQSeCnLwEOGOj6IBK
0GLBY+FDrDcAvzici11qF5vX50pCtJn0LiBPh7mrPixpfSnske8vyqeNjyJSsS1R09Ib/PSZnN1T
/9AwKoWukPQ8nsN4nE2pCUEM/K06BKvx4OWBmN3MHdULzto3orvESc3ioCUvf86K950YOt0my1hB
zscAv3KK7jCiTUrQdkJuvjotVpk5Ya/TIqTRcYfVW/+ml3tHno5DZIxbiekHz7UNOLBMAl6BKVdH
pDSBG12s6DRaHttLi6uEW4/ZLFG2Lmzoe1QHNPE5SVnn0VQd1TOmK7koG6f8n9qU6HspCk5NQuqB
ex6GmHPHgU9uOhOtjZm9SZDvV4rWJXGA1bLwOrNgziaSRZG4Z6huZiafYwmzYABBowIAnUGaV5eG
neiyvYPDltWJ7VEgB/jwWKBa/t6NNu3Hy63d4zvxHUz+ffcuXREkc1yZCJJUi8CHaKroWTAIvgUN
wiY7poBC2HcpjZ/pM7z2vhUrAMYsif9sMWK8PJK8Ezgi9g79K+Tnmjdrl3WFVi3oIbMSrErmY718
DKhMFcfKUA2tnxa+I6IqI1RbH+c3h+C/0XjLvJZn3v62nRe+J4iz56Wny8pZL58AQFc0NtX7QIjh
e1Q/E4GxbQI+5LZbG0Sp0+uHQQxZbCI+hHrb+R55gcJzPW/dW6JISNvj9Df+1p0oBhnt/zWEGAUc
U0poKn0NUDSJdJ++/WFsl2y0f+aaRz0rrEPw/Dg0P8Qd7h7qHouGIOJWimVJRapJmDYXeGuMf8Bq
m3RkSf1ibWVcEoKrQQ75WlsvYB6Z7lgWCTPgHwsbbZT8lL7VtQzeFaRyTpL6QGRkkU+Bt82/RLne
c83oHL2anuFHZXZsPzJAa5h99LKtwsu8ESQxzT9+FimhhC8M+wPMDdvJ3eOE01bwKaWYliio7FJO
AqLVNZwgOYDgb5kbTMYAbDxJx5waRa2MqlrKT7SyeyG8Y7b3XVZQQIcgfpkHxSGtL7Fim4zLT+YR
6PMem/EB7xf+8J62keUf5gYHB4/Cdua32LDFevyJK44qyPvqxFtJGb5mcBx18RlZqnE5kkB3qnqm
SpGmNo6Kj7VMhUbzC1Ce0TMcqBj5Z/43tcE4hVFOIa6cNSSPkUF32nx03ecDgFQMUccj5AREP0oG
pa9kJxQrywZwC4F3nmgC9Ylhreh9JR8ntCJZQnsfB8gJeWJxJlGruRc1YQOiMOHyM+iVHNTxXXnd
LloIOBTs9ipIfPOWyNlsZpV35fNLm3i9zqh1jP9KAtzQLuhkEjcKPLrhSZQdN6Z0a++/klwS1ZAz
G7y1zbTSVdeWPuxiQxhZikOZ2PSNUm0a4uIjA2smvMOdu29F1vyiXHoCRFa4Gj3PEoD+mWhC/tHX
tVitF+xWHzJHPrjzXoh1ba0t8P/TN5pSQ+OetUsuEXHshFceL2flJvQ5es7oHFlD+eKppIM/2ohs
Xg5fOL0j4eXM/SPeYZh34iCH2dwSeoSkJw1RNFsjfzmCssxYKkCQDzCpQteLIxa1T5rdpFbA8eX3
om++4b3+l0zQ0WgiSKCWwMymNStKUbllpLmUvUu231qaO1uQlFY4z41peEaepBQ/R8k3ns7Aqgut
1tkdjRNTzMMzG8yyJUmIZBqsJD9KaguCVWdTkljrO6+rJ+GmYAkFc06lVWu7g1OkIIJ0+atyD2Tx
iqD7axjS6mxeg2gsmjjv+y0R5VT6jQR7QPzPpMzQFkFVnnon40MmA2lZA1DnK2SDKFETwWmNQyC9
1hvGBs5B2Yk8sBGm7ret3CcNEzF1+bldyONbx0mA0bgn+HHkKKhecGMtmgnKdxR4Yd3lXRjjDC7K
Vz30DbP4PPYdnUld8iv7IK6tp+o9hlphgTm1NYlcGcLApMeoQfiLr5pbPyRGkoeMdDs2o7boNrMq
k9HVidImQfgJ9/Ao6t/nBYBhQTd4JUjugXMU/znyvfJ27QIYhBnbIWC8jbK3FGuA2R2iBmP8sMwv
mfaOImNIs6/3ba+j2gKutQhNLuRxg5jWLn245LuFqtGo46P/bVmuflm41XEGNTrOpoijTQBnz73Z
r4L/sM4D0WN1dovcIqPpHBC0DR9aaVjEK8RUYkdjSUd8vzCs2norydQjsK4ChZ09PnQFqqun/AlC
q3tp1cHqhqGK3bFRPE9+CPyIgmigH4C68OZFte0M9pnZsGodKyeXpDKsKgJ4pHnLpR+kQUlYZ8Xn
5z8pDpV6yg/56HEYkFOaHK2ZuFdKkuqA8chZkByU0+dgoZtvKkSE7C9dqICY7uqS8FPESVqHAbno
AGlbXIw0XkfBrDysr0m6p0kIYu//mJE5oSgVQELmpV8LTmNYyRsjziNEZimwEeTJdXBuxk4mTvdL
CKbflBfzmPCpL4OUeTo4I6ztTybBPUwdosu56JgIqZJoG6SLmmldO+gs2UUyfxcu5ZSfeLgt6Akz
CfbZ8l73nM+bCMQvkPOoEFNURa5SGL6R5Ek3ASK8j99Dv8oSp9D7rsJHUUBnsYu4YjtQpxT7HqaT
lTHbcH4ffW9rivhdUAykOJ/uNp8z+elo5xnSk0cNjQ658jVsEz6Bk+rpdBn2Lznaxl2VeReGabkx
6fNUXReu3f1Bzul0VDmTVUBg2u1nVfpd8Oeab3s2RzoIdApuaGsTt2FLPcUJ/YybVo6IvFTXn+jB
sn+/4lN6ATQecLrjz1WBbokTAet/t2WuHPbVBXsz2tfFQHfNEbGv1MwxDUtX/eE5HnwC28EjtyEB
pxAbP/Vkc0MFDKsIh9iBDM1VD4UVRy+0BzI5TYh+DxI9dIg/9FL7nEfVV/HDx7o862efutxaWRYs
Mi2F4mpHJprFn21cOU9zn5ugbGS4c02kYnXQCgbxp+q67hH/8EYDdohhTlWoTVUgQnaLXaxGz5a5
hQ2wEQ2GwBchXx8wT43noj+vrPepZEKuvXM/Pdqo6q6whI9esb9CGuBuLF1phXOA01DjL6QRjod+
9u2KyDlXYah7zWICuXOMNgR4+R11ijoz8PmupDI5ef5yIUOCEXyVwDzX03P/ApA/+suOj8joeB3r
vmFrdbwi8bPvbWizXNgK4+H7JQF2v1BHHWzjSMbGiYk+xvjykm7ZGH5/dr8E2LFABLwh/yj++uZ9
vkL3QTabSMq/mbssn/glCaVagCzcrPXaFnWhRa+ALHK3JEsJAHb1g9PYHSjUA8UqBXmx+RqX/rJm
E/MrUo5U0FV8dAXJxU5VlPxF7H7Yh2YGkJMp+OSjL/pK6Oa4bAdYS8F9aJOG1EsvofvGFo+MnShY
8hDc5Azu/HLR+LFMBppflVayMM13k5LivzBzrXKQtblAwK7WcZGz3DTvAkIgyNOf8QlHPjnf6Ic2
qBqWcHe97ehU93YiAhGsC/+MpdsyjtiYnxfR2cjFD5iMd4G8l85Q/9OwoXgLO+2wowEP14qrfmOO
NJRhYrRjQkaRoiQCkGf7+w6tU/Tkd9VfQzleDBoD0yXqZ/JWfGCLVwsXdRduZ5NfntsgWyIOdTBB
aOWeW7CMhWUA2PIUWb5zim14gmjXxfyTgiHixW5n9qyqwEBMxRp2gKisZ1CjOQxa6lSKGsTrBYOb
nlBxy37pV888s04dQDNuc//FiJhty5wCk2oufcmG/7ZEpO472SVEJxIAKa3SFJOXHL9bdPBzpAcl
yso2KcXVs3LrkUY1FX9Ugvim2XYlwAEwemZxZBYoH1g7ynyVh6kXmH8JTAsSTPKTmSUjHLfilmVU
+EHEMB3gKtMkLL+wYXt5sTkwx33TOidLVfCjE79rbdeQKT5ARwGF6jymkkiPpJD9KlWZLZ2bD8LS
rVORmrM/MfGzJcLYlc0i8ivihmf0yLepqFtb1KTeJyfVSEoULLoth/WU6IAgUZw9f8dbKo3COhmq
2LRIOkR+ssA8HztemTrcKr69yHUUfTtr71AougO/orqh4HT4a1dxc/b5Bz0s4u+TBQPE8SM3HF4d
0Wc7UGKDNEGrba/EpcqLTPT0s+p1S42iR7oDGiZDJUiZpApEVR2+v8df/aejVpVlYGoLZU0bLQhG
SPhNFLl33NOKjrwhgbKVZ3PbVOrq951CtEBsk01fdUibRn8oegW9Z3AGq035cJ55JYAFhrmwyTGt
84rG0FEbK0q2HmWo8pXy0IfSSPpyU0EYfAlqYLJVHoGcHaWzTcJ16ZzwyplqRcNH1Wur9zDhNFTk
KvBj2tFCNbw+UMuS/eRXhYlsGFa1W+CGlULABjaOrlBmc4kS1amzt8ac3soHEXkf4lrRfaVwrkZq
+EYW5xuyDf4g9sE2y8rvtp51iVPKmXvUwRn/0xAGfRHl9FRTYoJFZ+kqjnOTUwu1fWXHVn4+YnFy
IUg+2AX0+pUNq4PxpA8km+yg5R9rEoanWxQiK0lRuC/VpX7dQSQd6YavQhbW1Q7aOQeGSC7JaJYt
Eduu8VHiX0CgzWD9YZOeMOmzB4f17dDp81nOn+f1L1U5CDhoB9N9BNf2ciGYgUmN+5FMm9OStUnx
fSm3qhHWTW6jBs16OyCv0CrG6Es0jrfc64Xgw4M4M/UXd9/vy0xK1KaxLG2XAlB3HCKHMpokkJej
asq+c7tqBgZrAIj5ib9R0ci32uT3EuxK7+gFgNO2jBOfh7rHWIWbWPxx3EE9Dk5Xgaf11Fzl15Eh
tg9WnzaDT4S88s6jL+h/YDhSlHkz+KaH1DnefcZUEhoov5pg8dj8MMw17uSjVI8u4D98484PacPj
9QUjxMcqQdS7FSaWt1x+eDsHcbwvfQJvOexdQTF7xFcK8It8FDC/Dw+0Q2P1L3YQ/gNJSxJqWTBO
otpYHGLgN1kITxN+YNeL68JB+1XLWDEH+4rpWMIOlYH5EhDFhDCBSl8zWV/CMfCM/2/tFM8H3R/Z
UrvDa/j1H7ObY/jeQrJeYUkx/Blvlqs4C0rvAb6yPR6NuEGO8bizOG19iAqKlxnOatC/FwuumhGK
0opHtcrOUkaLNXcZ8ID+/MDnhqr+Uetb3SlKdba/mclOV8T7t1LAMROod9flEYd8AUAR9q2yvsPs
JhquleM3hlsThLMJHwSe3/XtcFtd53FQgB3z9RYZ4JiEiAox4geGaTRZE57InIqkQwp546DW0weL
TmQodoEY46dB+o08nxg1fw4xD10M6j1zuIyrQXd2BUnOxdcvxFdmyS0iyRyU/mQXS8ly0RF8kIdW
eYUHeWaOiAYdgiA3vaasmGOjLl4z6USOcf4+UDQFpU2pG/x5cpmkXoTMMhPNAlxFXrtK1Qx2eM1y
+Irwr6FTcg9PFO52u3WjXdBdOk12kIr0w45FaW83yXr8XtKaTHFWCVlDYO8t6lfM8dXY4zULzcl+
124wJucig9lqiwwokNBytJ7D2KsdQ1jlFUhe7tjzNpdsuMeg2OGqXslMB/GxjOMBc12z1aiglyXj
+YKW+E7N4fHb4Dzhm438g40+6wW6H0cF3yCLTLcEJZlSbgRoft8w/KxvFF4xgXvw9j+nRoPAiXpr
v5fuxQWzIw7UMu41o/rY/2FjuVTEYWORhwXDH12rPIr2AJH8EUuvNX87uSreaVVgtIqQwJwcJsrZ
Bi1Lo6UA2ov7jooPpQuWHYoXH/Rv34TU4yvcbj/3GiqsYRgneTUVmbjBRKJFZVYe+Y9E7pGyoIip
PWTyblcohh/sK2TI0I/lprOXfpqb6Qe9H/kbruiZKuLJ4Mm5zpbq5j+8awuvrqXlTqVbE1FVcmDp
9wUWMefXyiXVUlElmGW3awMP9U1QrIYw4+Kqf1PWO8FG13tL9tpwKta3WUM5/nAU0uIVFHH3kZZI
is1Gt7lFUorQoo2ra5V/eLxgsfcBXBVlj1mHo/pryu6NndZeqT59k23n9cb+25aAas1bqH1096Qp
jli5Tb/wAMiqOd2JgUp1+IqVQnRzKp0CSqoHbyrEFUVFTgdgVOApW7vkdpnSfvCLpIndgIYjc7AU
ORHZP44YgDw0wPO1MQhsX7OLVhKhfL5jmqzZxg7owmxDx5AWf+8ju79wZAQiaQUxF8T6LfL/ClMd
4vPbA4O6op99gdffGk9wotZKZVzx9Y3k7WdO1Ov23Z9T7Zo9U/hI+k+KR5jEc38kgySMgoZp7RCL
WPjJK8gjERQ2/Xh4ppirIp1n84G+Ym310eIYvmV/43YB7dmR6r5+mbFOqayAFaJ3Vr1rPsGQ8OBO
5UYqsemLTpjK+1FVi7/hKQ0idlrjJ5EAKemFd2nAsRb1IabHZS7XyrlUBx+D2nCDyNXtYQxxayGw
52Q0d6n08LVmfZsYGHLBY21Ux5ymZF+BTdA+hrt4g9EJxvZI2gn6MyeuQU4vEgc4/gg8nqN8ku21
3rcGBdBBBAW40Sx8eQ+nTn22GmeOhKfpbDGvIotMCzzPNMdmbzb0F508owWMK8eZdQtFuVbCKe+6
RbV5/pagZhO+mhvpRWS4ThDxYNUdR7iVSun+LxvRsHvHd+692mLEJiNVFnQRlPZ9nL4akYq8dmUc
r2OydW9nbybA1DnkNXAwjxCidKTHQAbA9p6JDEDdEbcNVtv14wE8C2fvqTbtazdNH72EBxmwcxFL
TpmfRx45OSBkehgHb1aee9fcj3CvgYU8VW64DTuCAQ69UMti33EKHmEK8Dtu0RWb+EJ/9ih31/Q7
+W8/NaZM5i1ubmM/uU/SPFptn3y2YpSCvI8c33r3aa01/X/W28AOEoSk/9IREOS/MO1qwI066kEU
6+h/KnZbYwtDCwjScNIUAaW6qU4uTtn2r1mB6JnR2Ct5h7yEJnZNNSzC0X+Y+Uz+lM5TI0OPtlte
fAaAOW7v6f/rmVB20fkWIztZh8RrXLGThuDJEskJQIdKcLZlxsVRTFhJvHS4Lj0sOd3YjVhQBT2H
EchAGBGyi87ab2qTAFIeTnGPaySDBZcIiVZTX5JTRbRx1T3WOFK5CP+IsY8n0/y/EK2V3eeExFL8
gJ4DCWv/a7ZP4+rzYvUG0g/A8/V5jnuV4zQYvlEqnH9v9p46cUkqNiTYDiwJ84nAplMv6zVrAsP+
Pilg79Jazo2Pzx51M/0YwV1B3OO8at1XH/DFk+BgV4v/ne1xcBgTMpDNreLgIid4VLOzx2kahJxc
n+UhOACcQiuRxsafYYfUNVXuBJ6OvMBlXDQ0ViKoWiwBC223cd67BTwjYmaJ2we8+xzJjDqEmcLY
/5dcdouW2XWki6pubmF7rbaib2OlXSuakDH58OXhPqf4p4TRi0eo6n55FagIfhRxwslwsqSH+Wqi
5r385bAteLTC1osxJN1RXHB7gLrtx8jEk1iu/+gY802aSvfE51TB2HAxVxsp5q5NBNGjrJ5UHF9b
WyRBGWqDQD1pIirUx0v1jg7xZVAhsEAoGgm0wFZSArU4fA8SneVy+XA7J5nMg8yjd9Ni8F6fb2XY
FBHIG6YNBLTVCNPQ9b3YSx4oZbotw3XevQS765BXaGrRvNCjTnI9uMhVygQUvjrMTtym3+hdK2y2
m6K+x4APN6ryuHDh123P4ZGMKrNrXYruQAaD3aeCgJdFu9L+XiBFzR1dmzPlrXOjzUjh1Tn9fsVz
e1qUDyilbncPhPb3rRE9eqmHSXAt6NXuDtqx/r9nKgBk5kmop+wxUwKzgAmlIXcR4WUoWViE89jj
h0Lbg9ZNVDaIUTrOrehN6L7tiWocoDe5KC+adrpg10H++LON0Ywsxyo9fSUCArvs/yHR9iIQVZAA
YnFZhJtwMg2ipQ/pBomqp6vWgpRfNQ1kXisJ2WRwI9mlhYWgfcN5emgtU//s50GnouV9cQUOkHc3
0Rghu9DCOD4aBen/ZAKoWoowoDVEoqtZurk1hObbQh6y3Zufq3CK8CjYwRNGTY120HJqegukLFPD
QFADL9vU+5YCSGbzCRKD/PzsfrHfM1GOUzQ3nzUKSbIIsulYkjSWh4kTaohNcRnI/QMCTYuXLOeC
lymaGfAHt38uz+Rwb9jPoYzBpcCnLmANohOK5Wbozj+ubGMAmk2Vo27hLJlOpR2dWK2El3MIhGGT
Mh8sjzH8UqTO8VDfKU7TjpRbnIOYtNUTFi66Ah+fOfiW7Tevlv0Tb2pZXyNaLjWcMis1f2jSdTnZ
cMFEZ34J2h+x1GenDGCvi13uoATG863UBgW1J1m37o+47XwlBDSFoTx/L19f3WpdPIeMAFkebDxu
JcvGlqjI2/2NtV1gD8//x2vsGO5OejBfuKusisojKGk4dQjUVgtKadJBqvlcHNOf5+jgZ8hvAnKK
HW4csvhV3ECBUUn2iXU/GwSKCmWssvHk86CXeHTrwf8/thPT1ihfq96NH+c1qFxNCXvcOxx3AgFa
wlWiwIbHzl39OHZmAlGmEUajCvwv0snqN9fSWDuestT37Ap7qCmYt0fjHkYQNkTWzq40nX5CtbeR
ZOpxN5gCh9XZyfbA6x1Hr7U0wc4s/tbKOnI5QgQ02ogfvl7SDfwSSi5VOBnPsZMfPYlpBdDy+Zqc
E4T+BZ/kPQGjZkLceJFhPKr2FPArP7IeiV1ZwV3Y4JZrSP4x/02VeKtcjZbexKKkoOkiTywnviWt
lu6fMYIrS5LICDg67yA57bM1V8MdkEHq6WhieWIvl3mXGejFmVRT1xQo4r128eKes6LeJZrPO56u
UlToRCC2mbUK9U84j4q3tIOIwRHtAzHnkGZkVuHkJl1875qWPbt3HqAKFWIjhIgCx3h+TTGwij+e
lvx2CcXh1lY3Y7rlqmbFIZpjw4+b0zjPidvAP4hGIbHyPj14jGLFwBHnccRfMorvkq2YqbLQTH92
xKqW9zbkvxRIY+V6k3gINYjkX8o7241g3Ve8b/mqlRvE0wkXGk74fSE41qNF77inUPsoy1hRbOtV
Re5pwKW50FTKDKJOG5QgbZgvScBPj90aDl5RKjbxRzNL3+kCYM+vi6mYLSpldap/m40z6CA4y7Sb
ScHCV5KJ115eu8aFI30uARvnQr9fRnwK1Kc6RkC+825U1agHd3OotcY5iZk+dFNHf/1ofwtmkAYi
/LDyRj2rHVgH0v/JNl/t3F9zAdH6RW+AD3EzGzmCmyQG+R9tjZ4kq0WceGraUf/CJNPhK8u8zzFZ
c402G+okAMPu71MZidTZ87KYwMovQOWu7Jmszoom1L1a5tKN41E0QVny4noiwZFMBIfAyzPZJwPT
U1za3WcwXqM1Je8GZBXb/tKplCYzTFFUjchSXp4zFpkVin9HjFhrNDednzywb6m0It5OjgVTQ1S0
w+8B7Ssoyugu5Nvdut0r5TAw7+xc5UxgWX3m7JIfyRoLdJAk0EKP5YPAvK9U3AayjufXpGs2qWzQ
8O/DvVbuMfN0VW4ofX2L4tWBXnlOjWhsvz5KYvIKCAhKncebhdZ+5DhNzIVQvRqA1dVk8k7qDgkm
0EuehQimCrx4WErPIwo32fY5SnGFVsfk0uSFolNONeTrQSOyITqRmP+/sPoYNrLjKgNIMICiZ7q2
/BDpcOq2sRfCInHbYt4isS+vAj+VPLe+aLiNJ+DCqh9IFLP6DRpZyAEcNqY+FQprmHsj9uPSrmss
Gvtp/06rjwopuOKV9o6kBtATRdI7YtuZd92CyWjfLQ9Dr3Tjva9bQbfWl0emscQXXUZwrr2MuhAd
0RToCRblsBRTxfrRRxqNa5H1cfDwzeabk+HpqfKqqVxJd1HR0mxf9X+YPHtr5AoL4zclLdtmTG3P
CiCS2tm08+Ix0yCtKYdlWzUSeGD9Da+dulX0OQ7+OrZ5Y54Q2P29uEFoamEt/jDiYmbNZrgYzxQL
Unp95EU5P59nTNTR7H4A2xRK31Fr/evRHi+eMoleGIDbFJlSviXnjYU/bMDM7FA4Lvg0mDeaD+l0
Ao4ZCVTgxOa0n+UE8njm7GcxImCqFmGTE8jtdVU+xlTqyHUlEZiljDdwfb0eErhWE5zFfCxDoa46
3RC5m5G+ZuD5/V3YKkDRchLRs++uE/RarXB0Aa6r7S5AF7w+OnImtxZpanW2E1HakVqHCyid/RvP
X8/EVzEgmSW8FMvpRSc38jC0q4sSviMSx3tIXriZQfo8US8ou8MuNTGwjl3Wa7DGVdmqf/UX9O5j
LyIqahEwiCB+jZ8Wk1QpVtmQ1+c05pNy+DBvPUse9HJ94krz7Vc0EFq8Yw0AeDqtIeREkDaTVx2v
7g5CkjHu1BCK3AXI0oB5cmXIx1PdMpQI2wxEg0z8cFEUtLOBjaZxzj5Zeb2dwiH5QlPSgHPNw82I
mcDJDpssJTq4p15twbK4VkniUr3KeaR6HwE22dKRrGFIXsASqiPrvm3Lzl4VRf7yVW+CZQGO4Ein
lUcihnu04s5I92yPPRAx6kx2LR1/8cV7s7x9m/9Hznqa72j0e4+vP96sQdCtxhHhP2XE02mZ+fjq
cl06hHN/oIvcvFNARrWM3isY5rLmkxQZTuiNcMdGu5yKQl8U6hSKhwg06pcp35Z+3bEUoyu2Y9er
poRxXByEbRlO+qAioP3kjQj1ASo9hYSWzCdGQB4kparxdOcmknOZItVBsf8WoeOYV8PnCy4Pkp5F
ioLHix3TqPRSBO7kG4H6iJS9+s5+byRzReap78NN2vR6uiV6I9saR+H22SHu4m5fhYJkjnBpyhe2
N2YRgmHx0X6g9UX2DI1oDP2TuCNJ1RDD3osKt+ZPXr1yyWejJrZpDRmLZuN4sW0IAJmXBag/OhKq
uJvW4A7lOy5UQYBZS/P2Np0W3QcHq0/IL4MVe7g5ERqHSrax/IFfHd06bQbDQkpK4HPXhx6otcla
kAJ8Im2+/B4X/2fsyrpV//MzPTrGG7CKgK0fzWDwC0CWNkshDshApqvgFuFJwls5v9NShLYlgMz+
Si4SejK18s+qWn1NxCP+lZOEg/CeXQPliU0CCP/Mzz252s4Tx/DPmrgsFiKxTOBHgooctwJHR2WV
NsbrH8WTCZGk9pRh8qTCPVkNLxnXz1FfuhXFjvhu65j7SrZj6E9uDWsen/7+RPyY42QyTZV8gwll
KKwAu+Uc/uOJgTcveroRL6jvYr22aOF4ZCuXorNQoe6G6R4eDUH8Qhj4A6au5os9j8uJeWR5f81g
nhNr4PwlX3QKdrA34Xs7h00dmvv1GuOGKmPh1leYxMJXjn9YnPjtx0VuUvddaxMFe5V/hnENsDhv
YshMR2QrZ9uKk3zO8yXePHWaSM1sVy93pAP0uw3NRsq0vAuBwfPNkHxPaORGjfOSqwH0Tqmmx5ce
MjYJUyFqKGD8FduNce984JGhCrrFObayf22SwXhPMEYASIoJqLxGfwbqqEGC4etg2spnGmLpitdz
fIOMdWLvEjfQDhC14LMNUCwcI2Fljjsk7OH3g4/uoMVgmkjUsOtWe0sQTMMYi5aducyGDOYYpcN8
S59/RFTTWjU3hwaPlNZGRocIT2QsZX0xoucAD2K5/Fo7vK9VAyXg5ZwMR0Ublh2lfe6wEwmBr8sd
9nJk7GpSHev6j1bVym/4zgpgEoJco7pw8mu0a8hQySehfkb5XyRhMAFjlYZPXxiCsgDbd1kjNxGo
+dMHRWQKkvABn19n5Fhswu1WLthYFKto6jYsbwd9wB8FnORugwfA3F5dgLBEuivsv9GgOQYhmIMK
4K5FIfseqAeH+zZXvvqTZm3or8EVzzuzjAUUBqtYmUWJrm1o/D/4DuX1cTypt2eDoKYObdaDOVP6
2NXH4KsgIvJJjc0xy7c0CvqkRKgjWHk5kZM8WuCQSATFBMgE+dl7GJs4GCfiE1ly/IJvsVflBmdY
f3dKUUYoTXNJ0qjeO9KcQ5A8MZYUTf+nUS8Iem+YiSjdRL/v1pMeGG0+2XrHRIbOJVc/wFJqfv+a
6EJ/0tCc49QXQlVA7IEg4sPbdvlb0xGe7Fh1j8417asJ6JdxV2mXUZcGK1h9sl3NbdlhwIYl95kI
i8AeXh+8V5z8q4B4beMDaBLgxg+CHDcl87wkNGyiufl1uSAzYrm9yZPwW80hSIoQ3Y8oOI5/vGuT
59Rtf8gFvQJLFNKOzMQAtk28gQWJNSyq6q6E6dV5p3SYWnyFC2o6e4y8y2/43DAljnzBPC4RiX+i
P1xsgqPPfIW55Hsi+kXPsj+hSsNpS3Mv3Ds4EMif960N/yAUGszmzlxqfTgsIGriaqDctOhH6qam
x7FZI6wrqVCF9kO/VcMw9rIUVTiojRFfN5vLYk42RQ7CNez/u5z0fVihzMU5gdhpYB63juzXo+nK
uuMXEL/aaP+2pt89q/VOnaRk2ukSYmhQBP6p81nOR3cC4c2taL5v95oTjmNd/yUKMnqQk1zDlcyO
T0kNLFAm+owkBwJqOMzBJyl0eeOQ0VFtsWPzzVDT/fz29x7feW3WScHbjrA6MFgScea/Ol++G26i
iB1k7RkNkOsEKOeoDPp7W6KR2K0Xzrn/TNFaUmo4ytpcmsg0q46E6d7EO/Nb644BdseuGqIiQ4eN
5q1dDNpu+PM40Fta+1gyh9bLtRH//yz9aUklO47K0vDt8Y8DRxBItmN4aUj+/wALWg429mLR+8r2
7zUtKNeFTb658TVheyrq+Bkl0hzuVgcF4plsESLd+AxTLZosEaSvd6YQMXHJbO+mp7BPW/0MUiSN
glI3yMS3HU7ryhv2E9h9GJ+2ioSIPpccxisAIeHJZTn7S+9XXs9AYTKoo4qbLLcXrywNhS5zFFUU
Rm7XJv7MQpxQ7RvloRuzFcy56LDE6KkYcfW/5WfelJ/b1aaHntJvMzhdzVQjFSURS8Dpco7F/F29
+jVd+JxoUSRamhe9T5ZlLD4O2q8UVngaUYq79ndXEcIg+mrJ733GG/2BW0QOh4myx2dSuODFgfFZ
Hj4gshFomLKesVEVTbIQlHxZxJNcZADMhErnQBTzv79ONaZtNVigOW0waZd4weRvzD60jUkGSEXy
IQVmKzp27ZE+iqq4i/GEJzpFpDuXZbz7jkaOgyprUZrI+w3k5uM70QDKSEBtWpmZMIfCjzkxAVPp
puRDvnpgwX0wxnJcPXqJ+QH5fUr8EFTVq4P4gyiex92F0FaOMTPH3H8JhkeqD1UFlCy8lignCTBG
fhavrAeJtzeQzEjDuKtDoNBmlNxqPcCQAoDk1AJ7jROF0hhoz+hRYtKEeFCtLzqnU/D/nAMh7qtA
ozACAdpA6JVXsmvBFYVH0V4jqvLOphTxd3JtTlAgB9aTzloCGXeUjsZLRuCl3WacBax/hO0LXoym
xKPiJICE9J9ieTbR+FebiJIxDGW1PRZppVNjNLmk6OvU/ndsZD/iNxonl6Vb8gu1PJHXrW6Wr8vd
1bKDgqOknuoCfOBOXw8TtQWrq2+/uVcq0w8Ag/QxTVjC9bUU/nl2XInLHSJym3BQ6PM5xptfxK8E
Z2/ke+9BUHwgyMz7iQaseOq5wzb38F/XrKUHu7LmhhGqwpmHR6mmb5TZHBgzJfS3+y5YLyXzxiSp
JxUbXQcnUNgT8iOEMxRn6VOItc1tAJjsF3VKAdumQUkXRo6ITmxA6l/HqEpIl/VFGl45MKsmCQml
XRhwDtUyHwU+zq9Dzcy5sD9MdVsUGUxqTBneBy6mq1GBpCbAEFGob00D9M05iXsNxBHys3V6znKE
WNZebYSPFjxYy6fwLMc1z/k50BGjck03DmS4u38jzpyE5iK2ls/C5XG4pEY3m2l+TZGLgiN407aP
4upaGffBb4nhHUXHfMNP4Gda4Q5IXbpzH+xuX1345t7poxwO8QLXe2SmsTs+zy7992p6v9/VoPlV
WifsHk81jRBpiIs8zJ7MdKFkthtbTM+x+Dcuh+qxffhzJVhJUFkPe+w/dIfcCTFmCUKZbjtLoHbC
3GDsXUMHduvZCxOVtJVavjWmh/6DVlHiALKL6yfeG+QKuw8UsWBaZN66R10ywHOAv0WNDdQpHnKU
bSqzWfBqZfVm6jf+bWRxG5drNh+LQiwpKoWx8PqaaHD8EnLArrlB0Ocf3O0njlAgIIQYF1Bxro5Y
SZySrFqx2c9ctsa8nRpU1A9RpBSjioGueJkG2uIBWUuRymc7N1ljKMYKJV//cGDYXAbVEb/DdOeA
8I9WD9EhL6EXfuauRhpfLovaYIjuVv2yEAQ3QLYfBSR9QrzvuwQDfBHhrLE3W5Eaay8M6+UYS75v
Jcgc/HPlrXOamokbC4i5J+5D3IH36ncy4WxeDfF/eQMkOnvWabPnXV3BlWiopoNkiuUz61P+05NF
nUHQ+76pkXorYD3kIb8fpxHQjMB6PK72XM4yzSoQaNDoLU4C3fi8izihnah8kgRlH6O/Xw8IVK81
Ms/rXU39sDkGOfQIGG38iat/W1kzXzE0Qvb36WP/188f5KJ4QBi54B5bsXVOiiArfHVXd1VvBkPE
9jLADQZ79MAodmUG9irXYcrH0bsJzvAn9bKiZ1Mjf4+n1zt3guojTdLdq0T9QNtjoCxaeYRoyADG
kX40Fc6FVWkn3R5m3hDcXMFFSO6Q4aMIc63Fs4XE6P37zAgW5kD/Sc5KueFFVaO5mDgCNZWTJeAn
CxsZUdAhyjFpydGB47ZIoQ+20xI0KcvPDkN9XY1uYgjnCwZoDQrknpYhzrKDcGaXnklhbYw9ySRB
5AMtnczGyPLpWX8Bpyy5lH25GF7Wb05oomOZU8UkSQGrXUvs7WqnyfsKYbYYSm6+GQG/R5Y46Nfo
jsAUVMUEio8I4MaeJ9kfwlLKcOMuj6nriYJRfy2onYgQG0ZT20S8r9/l7B2TbUYxgmv0sB3kc+qK
JqB1SDW1/WmNLh0ib4By9EuXWuBj2ac0veVwHWI0306SQC8PhLfdU3/STQSIHJOjY1qulWMwBsl6
SFqZ+CkeVxpGO1SRAw9ae7WKyYKertk8fKB6dVRGpXVgeQ7WZ/Q5/HWBS60i1sUpHm7Eog2oL1/0
DoHt8Qab5fsPQAwGto/Lf3U7FX8P5hsVlxAo1aJE2KI0umeeqyNSsLvn/IpKzS9Wth9QCdgQWQar
Hom4ruhCx0ISCpeMKCEGrCLtSZvetf3Uhx+0VcK/pCQuxfAz+4IAfn17db+Tk9u126Z/5yN0BH9N
/E4JGsy2QOdQutvIp1SPC17aQI6lNsfMFH6z+UiW3vM1p29QljO1b9gpCWMkv495DwU4TmCUl0oe
OLxnnrvnUEfbdl48JV8o9SnR9vvjWpgcXBr66wUMlo9Mjrn+tDafyTgA3uuloTvOi12Gu4k2ecnE
8enCDz1L6NlGjyAdnqtnsQUBxE2ogtWl6MTDLnDfimHfTMMllUKRK8+jCIAc1bhPPfk2LgTe0x77
QmL1at3xfnHApc/GvHuIVD07XBFbvXOcNmll8FFY/lEcAeMscDDWerSHEo7bO5rf0ZbQj7nezYkN
aJQVFkHjiAO62LhU/ycChGJwgijgwG0dqLdi4G4nVQnJpN9Q+2/tjI5O0l2KiySXTeEIboIV2qyP
ZKMs5a+k6MnKZQPb7ludMI1NUOgKaatYCPh5YnyAo6D/pWpnMn3w+bbFHEZdcZilB7cb+efSrvOl
SGuumZiHRW8WkR0AP1/UoZlGWt4VI1ZLuJrU1i9Rs4io4iQVvJF6Dr/wYlk53/woP/BM+NBlAYjP
EQfk2LfE/La1ryPNB8AFy/MWRpbPLYSkmvbSAKjRCaarAODqbSoC1lcka8Z6T54cn2KBi5fIRc80
UM6JEM8rR3op+TqaFiV3EgDJM7ybSY4kDWvmTWaDwc7dTliJ+VwPOZ6HCw+v+YCWWoYQzReL03T8
dn3GtCd4m3Z/ijL1uuGleeK1mAGLBpqkHbSXFd/9yYDfYvSKZJ2YckaswrvBV92DRlTFhvjNfuNU
ycea/N6k8AnaAlNyLRl41lm2ixj6sYbb7pD/xv42t34saDHEoVQ73TAQewPPudRNcVVQQ3oKXLCh
FgQ3NFwxpDTPasUo/oZeII/vPEGVuKN6+3QFnqKLBPXIGyLZqV03dZDBQm/hwNwDof0Kk98bzt8Q
g1wgbpuZs6vYFLnQb//mu/fEU4xqiQHvr2ZZvCjIZtmIZRU2zAwNx5JufTyEStehtQM7oFjqbQ8b
49LvXGAEMUxL+tjZq0RvzFWjxltvC9XvYLbi8l8eX8p0dysipHA3liHxuve0gVTr1bidvcyb1/k4
rHKLjPjnH6GTmyWlR5ytTkjMxCwemzK9bDlnC+NFHV5w/RjEfyL7Y/LILLrRbw2IuoXGX0Y8UvNi
dvUPhoaNwJXznrN9sx/DMkiO+1Hfqb+TTkxkHxh1T4zq7EyBLd2tyKpNYHiuc87Y6wJnzf1TISaz
J8IOmyiPmwq972oVcf2W1ewoAOj+tM097pQTN1uSnEEgDzyzX7q5HJoMaGxG4b08/glSj81+eFxZ
MWTXuZvth/RJWBMyFiTWRvEaeBEf9d+1JIz/p+vbBP3oFW5MR1MG4OwyB3BCXJS7IoUi7g/HF38O
vUuj75x1X3iIIlGN1cWn8I042OQkGDEdIEdNo8p5p+z9XVJo66QRgjL6toLDPclgb/HjBCoy9SwB
ETCwnSJg9CYtY5H9tonrQ6URdv7JLtb7k5HNpOiX2j1b/uL5bl1AKZ1yAgnMtLSfTuQYrkUB+YoF
SJhAplmbonzbLrZX6tZ3YSysiciSlDYJWHZ/C6o91/dqQOUGjO1HC/LfflMBBiHKc3wyrQHDtroK
WQFKp1f5yQa/Oe1GkD45w8X4i9fkXRXOAYHTUMMCyM7jXsauQu2r2XnhB2weKqY5E4zJfpV6Y4Za
jn+jkje5ZoEMiU2SD5iM7z+XeZiPyLZm1arMsl1uO6Z+oY0+hrmYpH23a2crs5YDEqqc88E6O4Nv
05VXww/hFvLmgEGVpZWYB/AC2su64UidbXo6bmod04Mrmoc/op4O8O0PxKNVE4ZODlBdhediunBo
kZLOBscWq1InhK0vGtd+a5Oy+l16gy3dbAtWJFlx/xkI17JJWw4WXTtSCvoagudPsoTVG1nMusqG
Jvz2hk/BmkMymaVeg8P6f0fYXaBubBriJb3cUctScFt7hm5vqBQO6hbJNNeP7CTDvYiFCkP3AGWd
jt1IciysgUsBgCS7XemKNByk5GSbn2PwNSKjcRPswFLrSvziP7r4+l/1PYUZasTRjqOkd4ixYp00
j3L1yvozhmzZ1g6mmKB5h+PwgRSJ9GZikYltn8v9RZPvVuvDWK0sLyf3fxW/wVv0I0TWjv+WYXxK
pqfdGc31kX8TRqdwY2FNqOGJQoYNmYh9hBfiGXTIAUs1e/RQ41j1UjDVQqhkkXKRrotkS9jRNwsc
sWR6LScdNLw1NiWeXikPLn+C9lfML6qVpbwNNjG4RO79HZBwIDzYENnPhtn1Fnzb3DgJf+I91maZ
V180wZUNer1/22Pl8oKl6ptCV6n0CZG6lodBC4Ye95GHghsu9MnrVMu5JKz14beYVTFhnm0Byiw/
NPorHDLLxk8f3podkgP9SPLNCXSLJN06O1BGSG8VhqN6wCFKjYSiER5EZm4vjYAQFQ141l/NTItL
Mib1tW8+eEgG7knfSWr4USe5wsRhiIVaD5O8DwjqsJExITSkV158AcFjerwdfuRJTqnGXx+zQFQH
6ReRCRsZ69g7eBMCh4WV+0Ngcxz8DOLLFKpYjD68UbatAXUSFO4KDk89yTrTfRmhXooL49lP5xdj
lpcL10nVBprWMkq+54Yo07/VtxyylHmtX2F0SjGEgLS80ezI0XKPryrpuZ55Z58EunVqyQ3QysNf
vWy2MvbpoJFjvvntzYH5uOTP9CiJs2/M5vgfzUrMUFKrhZNmnFhYzE6wh6RTMl1KYgZottN78s4T
aMFpiWpnSUTvLufmPzehOKFplMm5Np7HyH4qQIIh3LGy0BG9zmMOumDgqR1fNtK55EmtvoKRfvSS
DU7McPflaPNGOXHtE8d40n+a2TVy5zsutAtFqBF0bUWdeHwzjrAx6c+Z8y4PL8sSnmpaeCLUyaJL
EYIzkfmD60Vze971VxvMcbqre7eyR+tpADPGyhpQwQjTzqG0yPSzBsKe4ftzK6XkM9LOeJzI4uIj
4WeacWBuYbnEBIuacjpbFNm+pkA/x42gHfbAbOm99XFjckXVjueUxZtm3Stlfd+5qAdcvZI4OrIm
Fsl2NbZzUTsXX89oT4bJGMn9UXCCfawULMt3VCGs809smulpEbGFkoyEoXNLt9ATIp9OShXkFbJk
yuPGDCZDGIaXlzu0arCv+KqMQRAmZ0WCqIru+xwIztd9ku/b8tFgK7HLLVxo43hDy+PbiC/s0fm/
YzLsmJRcfkV0AdpOz4xlkq/0wQzIupqz+pvIDH51pSLE79E2Er6aPKz86QAaVQTw81yF2cEvKrzi
UwEgECNF1RNhlU0kmcqWEVIk0dTuFzZxxlh7pCv9ZlBb1v2AL/3Vd99ud++8gdakZRDVkEbFj9c9
/osXmbVoYkw6nMI4unuhN73sHMPjbO6XTu1nRdSC5zBHofZYy4XNezDhuKUCJKdO0Fi/ljJiK41s
yMPS5wHj/MSW2EcUX/WQMIseWDsZHs5ZOtqRidkTpdqWhdovyOjgPufGAXP0sjs7OWemTwuc8vw2
whudgBVufUvm+kt32BU3tIPRrY/zLVOQ3V3COf5bVWeth/UxzzTEjpCeiH880EIR/awVUOIrf0Rf
ilv6YoYufoShzHTsffASFTYaHQc+c0V7WyalnwEi0TwoKJkm0A8Nt6hKouIGL8IjxbVQ/4iUuhe+
OPfm8UWiLdL2qTHmbWmfG0Hu+YlPGVPsjzUdzWbIjBto9k4MY94Ysm/+B08sWOzwyaTLCu4cnUq+
VbwUmeSTCGocbJd4PKZCRJl17poh9wb8tcvZ+emNqxZ/ym91L5Q3B3nfgU3VMeUAckrFhqYlFFAj
tRAdJt1pb3vSNK3eqM1c7cqUjdvuD+9EPppialfebxcpWY/QdTf7dBX92eBlG8wXup1a7dDELBJw
id/zKXwWZfSdw1Uqd7Lj5gXviKKt2x/f/x2GZoK9hDOIe8F1G+xAKkgtLGQrM+PknGzCRXMQ+/qp
3YYqJeLVB5gjVEw7z4WlIWs9uL/8rP3p10+RAK9QrNy3V12HrPvH+Q+2+BbI8htHqYwfZar4eOXt
kEubqiE4Cgvus8/oiMKWFytrD6vOOWBo/ial7+ez684hGMuZb+jEOTH7j7cAAGDTdE6pupxiq2Lv
q2EOEh15rZrC88FOMI4l05ywd5P9v1XQcZ039DhgTqd25Gj438pgCqePiVxNZRI+mAi7mi/4RdFR
W9jVOI7oCSxlVAc35axRvgWLVFv/xCf0oRHYE1OkzyHCHJEb8jI67ApRu70viUbEN7joALpNtAxa
0QeLmabZmZDz6a1Fj+oN8WbEy7NR3tnPgPFjMCu9bDScOFftAmZLzLIukDVGpoN8yUDkCOt9x19E
/sp/nyeV289lUiMoxF2cck7XVXLoar+oHHAa0N8iU7lv0uW68ifgEZvsWkdGOZ38pnU3BIIv8ovG
KWAdYhze4r/p5qtk1wCcqtcFCJegW0RGsxdWYsdu2d+BQxFdiLIPfnQSRd2Xi1dSRGyQMqgdnpdW
zboposcEnSQ39PqNl1wF0Ll5rTDKrcdJ+k6YOzIKkHL6AZ8DCxLWMka1U/Swa2e/lrerJ7TYj1/2
C2yoK3L1HgoRG4DdI+OilktG/kmolmgysBRHdcDzhOn0dsb/fIRBgOXwTeuBXcyjBFvYBvIWJgLd
t/tuBmWId1NbYYb2k6wU28uwyO2h2SzJ/m4KQegKU6tPkrNMmi9Y4iw/fxdDN1SzHLP+vOIiUSRx
aSnjqWZiMyiD6nzQ5CnaJBdl/0z+bIL8FOrG5F9j5Oa9l5O4d/YyQ62+a/4qtsseCJxSrqVwRQ5t
GHPWuMck7Hi2Yymoh6/H16QILzKufSlGw4NIomUMuFmRMgXPlP9g3aWdLUYG3ohLg8r/9TT7CDSm
9SuJTgcfQ4lT7wKlyJRO/WfZh0viHGwaUgLA8dlEazTeVU6F9ICy5UPDOsL2hrmt3dcRe/JvuVSs
sIlxX2K3pag6TiAzteCAVNWeHAzt3ZbDJ81i6rJsHVUZiVXvW8P3KEGGM9SPdbTFe5Y5indoYdEB
kw6ZyVCuVWyfsDF41yqiN+4Tc3fCGt7RSfHKc7I8D0yBu3ZX7sCl9hC7l+UZEi1d/CiEPsUZSLz/
l0hneMQvleniXnO1WgVejdxhdIPXh0Oakm1N8oOiX+h2Kmc017S0YwEOMHqop086OhPoWDTzGELW
8WRTl8dI9oxxMcEt8pL1zEFlsBCm9NM+oa7YNOmE82aVPlHkn6AeFQyhpNwnneXQMSq45sOPxpp2
Jlm7TdHzO6ATfOuf96J0Ztz5lz7/ItFxyh6uHtmJumT06LkSa9MG7SU2iJ2FD6VNyH1/PTe0cCUN
niBm2EuYFjrLOpzU7q4NpYKMoMZwc42w9YEDx+BFeOy9B26wbT2yYq+albtNyKWlAvwV46Rr/tzr
PmFTsnfeKZe7e6wE5VKDgPNgjq0qtUVO3GPtCPsZ4rrwE8eDaF+bgFF+UDIbO0Boye8149BjmG2N
MQ4LosiaaQEnj+F5aJKIoQZbigKG7l+m8RMKzw/Gz1GncYIc/wseydFA7Xz/m6j3nRlbWn4+ZcQD
Ifn3M+h2kSKwUj7Yecpjbk8d1eZaVHxUZT9+DI9ZfQK0//N6Kw0bsFOZvXJhb0Tr1W/R99dMe0dw
uyT0brz/0NHUeV7Q8nqmeso8hdgZTBBj2VEHXP2j2cppEUWFQRl/LrsYSpTgdoKuDmoXLUbkLXFq
ulTv15r9Gl9avMExNqY7gNq0L/HaoFQYR0RILieFVdH4BKsu3e7JL+mdgzNgZp/pEJjAnGC3j5mB
RlyNI0Rze45g2k/qP9fpQ39o9wXEWIMUauDu3/wqI6AbY/ShdGnuMyU6NYkwEZMdHT4ZMgrMCwx+
xljTHxAgtBlxhBSJW9fZS1PYFJSDJDqqZU/nQNFNN/wwRHG6NmfJBXQpd/alEFJdbb246YhHeXXE
iED2W5vTUexXp8G7YZe8bDpijmH2LYrXo52+ngtnDCri214DiW9YZJ1yRRLO+/dAyhCdoHHSE4jN
H5V/ix198/2jvNo2RU+QmD7J3gmsKTaTAh3hzp2uW+0whlNV2GYXSiyR781TghsMSguK/g6WB4Lq
KMjH7KQfcSljZM9mEuaxYnF2bWHczgmPD45GCNcwrqzIcHTeNBVXuynFuOAu53J9oxwALhlsCb1M
WN1545D9+4h7RQzzet2XGZ4EE61zDgQDXg1kQ/pBN6zfiebenppEHMJZ0HJ1w4DpOjusGRHJ2nMD
smm7vi7xj0j2KfXFw5K+40YdVY+mmCsbGTF6C7kxmDIahXmO2xt8vZ6xPJq93bMxdAFrj9jiCKbq
w+J3xUTSRaA2Ph6k7IAde1bLCx2GH3SCZVqp82ZrmD3UC8qOgXQP0ER4hfK2L1CX/d63YyrV886X
xdv++6lW9YrBit6gC82i0GeXAm3iO8lzG9BOWcJVjcAcr7W6ecyZUDYN17umFA0+ef0Spizq0O8D
sNbc03ywn+uuZYHShMgLJIhclotQ2pcYvm+pZMQyPR4bKJGOHWFNy0JXVm0J5klc+3Ky86JxvqIv
a55cgrzUwQSqHPSM230BSy7zcTNdvHu/qAkRbdy5tl9umqcWuZ3Z2jqLii1ed4B0XVrdLqjshENC
7LW9VPXpItod7gFSR6pVe1dvc9djw4Fa0qadjELmJsjLw6mZHXewjzzIyIPMSMp0jGNd41ULTjJC
MFHYM+bQ0nRRI679tUOapo2S+ROR1tgbIjIrlAzpltB6DeZ1lWpbive5O8hI+1YdV3dHnqfwy1Ge
/catBje+atK9+xLbHlGpmHYXBT1xWQHbr0TF4Qa4cj+or4HugAFlw729lFeZylFlKEqkmCeuJ4Dw
6dkFkT6m1EwH327Y9pGEm23zqeTMEg8zrlK1Zh9ZIQdOqQ1SJLfQoPlnhhi2P+j8MS+3UMXMzbHj
XdZ/NPjD18E/eSOY4wMRJnnn0RMG8lB5DQAdzd6VRpIbK2rutPA5ImQHgtkQrsL/y7HXZrQJvk3e
QaV2E02z9/kN1vjE+JlxrbD9JgskLFNxjIvh8hARrvfa1j8OzQuzBKSVBF1I+PjJk2w/2htfdAN3
7TVQxL8hm/YQvSLvvvpcBrLEakmnRuqKGx7mDy7wZ+ewiVN2+9RB8Dtp2PRPJiWPXU784GbHeevL
Zftpy8SJP8Ekc66ISh+lhaPhQs6zNaUoDy+Id/sx3xOz/TAmaqx8YhGKomFFa3BJduOm+ELI+eSL
EZlR/Kga4p8zFgJJXNnA+VoRzfD6K8s1jupuP4mMPWaZZLnCr2L2r55rtSbLUrYXIxqh5xYsheIa
v6dQgYUh1/JbJ5v31/uPtw/lWBUbVsS6RbrILhq/ew80FuoI86Edf97L32kCcFeOapPAwZkOi8Hh
cjINQXBN16C+bsWy1ZsP1tvqf56oQkzTxrjH8M0/eHBJF72eJb4K5fs7L5Y2456iwKQo2Jx4kuV3
UEDeGFD3d4yEm4KPJb7aL8QQtUz1kFcisgY9yUW3sjqAl7yGoUHoAMcoN7gItJzaWjSm4EYOVqRq
91Cvryu9iCnFiKM0ut0r+aL06wMa439nLzMSpjAwKlvbeHKBw8EDdtLMJ8YgA/uzH6euuH70uoQT
bSET5sxK1q34AZ6ASokUTAtE2MB26OLG8OmxsmZXq1bNd8JgsJoFVvJLXNncIIx8GkA50RoAcEha
V7B/YUC/4/qveO34p8ui2j5tgJ2a37IkI8GuadHPYSoFisB1equOPAKAnoaJdgPp9A9xP2RVb7iR
fSRab9eVuxctP7UlQVVk+HPp3InSv4k/NLAj0pTHD6Hnu47zLTJ3Y7K5cE7LdaHF/gxwxZLb4LpM
EZmgqecbQcMrs1mF2HYEfOopHINwh0RUUkmYV2cVNlrFC5GxQBZmsBBxNL1IplfDbSvk3ZRfJR8R
aP4r8gQF1eFxOjozMrjqRuDAGlKQ8MWeO5ZkooqCb20xptN1lrqcKT/2wQGZbgwJLJlTYNpUAfS2
h5nkr3P97cBZ48JOU64K2LNAOaX9pxQ7kamlOk/tPsS5gWC3rlRm+E9MdSMOqgoDEIo34Y2Z2adm
hXiBQ31IvqPcM8qEmVVEJi8rrm72zd64JKRWhan9M4nHeajzfYzaeTwCow9YF/t76I6e3aB0PpUy
lQPuuCyaBCao6mU96/q5RBBHVMG7u0X/ouyYnedgQ2jjyvRdfjrecYEM/JI4+y5g2FnC5uWF9BDa
9/9R3DRqAUhy6sv3NZ+Y/ItKjjOTyPWtvpjIcCJ2ODxLUGzS1FxWwsuFiUWxHc06Apv6KfXT/twl
j8ZB6mlqIECeyQYJBgeNkUUXZk7RL/sW0eD2eHBbfcFieb4Lm2U1i53T57hmRt+pRPon3XJhqNv5
8zsilBafEaDSEuXMLK9v9r9PXckWmM2PPOkRX09lLIpugKUICp0TJFcogZ/EfFnXv1zURjnLPzwI
0yg3ZMaBIEgLNu+220srA6XnEkSe2xlfAd5eHXbPhrjXaPJmMcnqMbgOuGeAZImT2K8/YyNqIDQ/
LbJcFPKj0iCx8eruZ9JNbAhs7e98wqyMmo4kBWW5Hp/ujWiIow6aUEuiUMWtOLX+P5v0I2xLV0EJ
GU9ZJc4eCqWD0oJZfa0+pNIwYGQPQuNnqrs1gv9ufWEuF88VCC6WB3bD72bUwjVmxHumDdG6ur6Q
QtesDuPGmYX/ab0c0DZ0QzJcC0jtL74tbHuzUtos6hzccl/+A+K6g7DryjtECAUIqMUZMxVH4E+A
vy92ubLmtAh8paOfnLsOZcBAIgPmmq84BnGbqmXRxSYP/owQroQ095sQs6ZKs9NNEv0pF2N2LxqZ
7F1sIiHHe6e+7iH06yyNGdU18aMcxpyKY8Oi/4pTfZfeMRHQ8Y7Uq/ikpbxjtNnWoYA0EDgCeQg2
AAxbzuV1De6G2Ns2PvTsPsZ9Ktox5Iopgi+9OVturrEyiOIQIzMJ5Ky19dFm2kj3JNhvgbZtlSy5
flwYLJhcb/1ofynp8+JNbRfe9Asuyd5/6sSNWcaaRb/bYSLg4joBHFLWdHcj5HgPdYDy4NmmJ0/G
Jrx9AdySX6UV/EOC0yAAzPeDshxSf2sPhjV2MNwEj9Pu4kf+x5NiYVGw9ab9wrLoNdsnQQhV4Ca/
2bYkvc/F97b9huKmoFZHeLik3ppUPgT9orJklSmog3Kcali1Y8gRjM1csdblV1O2B5oq3aQrM0OV
yC8k0+Msu+HF0e9XIMm8rBArjur4rAw9LzVPr2pCGFGIKbpEie55fMMNTw/PmnAxIuSzRm06MD8k
Y8iJCcp3hGvhTLd4PzVJG/OPizM8nzlSerldIA/5LmmyJiTlrakTjfGO5K++PifHPRcnxzHxufET
ez0jxbKe0ITJ9m5vtvhqPh7u2YCUCLf9hWHzVjgqRNi7+u03m3MZ2iG3/PHevqE2ZYU810+zPbai
LMv3rsXh+OeaaToisW+Ftjp1/hQDbbkw8SpGoJ6iMfVpvCME0JnuYcf7Oo1Grgr1fDKRV4NnDK4S
zbh7/6eDh8WgRlPrVoyA2LgmMU21LLr7oYMo9BvI1XE/Cq1I+B3n+dhzebytWYgVOJ2N4+Uw5qU/
n320BcRFdshWttuNWxthEmBRFCmf4OtXRSTdHTLOzE17YIABFDFOAnxWJE27Qygn+wA0zuVQFngt
6dpp4g4WulS6SAqAHOctX1aR2rYSmGKbg3VWqi0GHtPA8qbPwQUfNP62OrmnLEJeJbk9sjB2Cabj
9O4dPLMV0H8JmjqcbQ2Qnf3QRNTne/iHjYJ2VzfoPjhzkuUSb4f0WvtMJegRUS8XyhQaH6yjhSUL
+x0yQZB8jiURfjXfl5T9oPgRcPK7+dmpd5v7pQNQF1q5riUFbTq90y+rd5eE+apoSBTFgpCiKbeE
N9ACF3kMUvGX0XqNOjDHA+t5aH8TQZ2UWkZLiSiNfcrWDLpQT94g0LNNh+jwJaU6/1vXQm6LSaR9
EWwW64obVNhXjibbirwWilG/zyZgv0cjE5Kp9uL3fgwDiaKEaIVOSj6DDkmJfeCyncmvL4XxuaJc
CL44rcIpgjEaL3Psw03v2LZ4c9eo620S/MUDZ7JEv1RBuyPzYYuAiy3WE0fPxTCo1rwZXV+y9nTR
RGzWGAQvp9U20VJg9Zx80qCB9nkEgb0PvZuJCePRlqjPLH6+FIsOHUlm/KYe6XHVpgvVtI2K7ZOR
cP6I6XwCSwmXl38w5zlPQ3pSxtkJ33m8jvM6hMlo+UKQJqkIQizy2mP1oDwlfXZB88tEj+1s5OPZ
rLe2/Nvz1LjE5JOCobGZAsBUkpvdyTF+f+ssedPsrSvVaQFLTgjgzHn7fAjlla6WimDlAvqr/N7p
HnMOHnqQv8W4xQdM6x10Os6lYZ9mqCnWNUvhhlmPgh0xiz30bY7LNCtHCxkkW8qKrT1Y1bVNm1qK
RL3tiSzKwePnR//b75kWyw8b3EO3/EHUYwlwkfT4JbiEsA/W9rAbNlsuEKdEunNE1iyr3ccLT0in
7i52+2l/Tya+nJUVg0FY4fPYEc3Hm9iWD9WdgnurrTXKJgA2qf/gYZQn2Us/2pjE5J5Qg44J6RMS
QKVb8jgwrvzdwjX4VJDG5dCrg0iYpcUKuYdow06pn/9VAve6F5Q6nLpK/aCylstPZBjzVq658vAi
6AsuoDANGHhk6nf0e9Bc1fEklOwFs4A6c3iTz//0DoZ2XwcpI5hAZ8Zmq4sIE3/uE/sjW2PUlk4b
IzVV6zzrBDjaVkVheYzeCYOOO4zTcJLtV2bepeK5zLlY39Y5QlSFxMwT0D7tAO+VpdJhvdV9E0GY
hYEhrNa0TjbmmabLAGnsS9wb1j2m+2MUfPEUrstTMeLxs/8qu1htGGHuy3BCRXYIYg2upNlc3mjN
EoLJsHn8vUidaoBI1cPqMkI7ASufcmF4JIgG305gFyt8qIS1gpFHKN19vuDHHo/Ff8efswVe2aAk
+SyB5EXZG7sTK+ZyXgxEpCu9X13CdsGVtgYnp6IEcQpLV3vrWvhDCa9yHeZ+TZhUApds2Zh2aSpN
laX0qrhCnqV5TR4QFRbQvyMdEtiLc28T/bLNfqefvAekqTH/4+nSa6iPSJyA4KzDm7tgbMke5W4/
SBc8fkFB98RgADpLzRZZUcqnk+sMYOdJIx+ediMe3kVWye4U+lDxKXcB/Ofdem7/8LE2kbm+bJC/
kXsbzinQWXqTFBSdMAI4xNXMUhvR6ZoaF7hz/KwjMW4KDI/NgsJReFg9lrBQuu4yY5qWYt0VyM0N
+vWSP/tjhFYKAqDm2o77dg+ttv28Ghy2T0feHwF7YbO5uQnYbPAvAnKBFZs3AMEm3eIldkrhdRbm
lhnFAIt2dgmtUrYjoBph0GgtSjPFZDHq2QzDIjVrRkzP916QSE/4zebpLJ6l76uj2JswdqwMQpyw
PNT77E2cm1g/BO4plR460zb8ZiJn2KqsMywbyG33HYiiYdicqsBL0Xuad1G6vx4/ECin9Lloa99W
4SUBIrZ07VuPH3wgOwxwwkt2qGV+FEzXas9uADO7xteFV8ux8t7QYRzq7gwfKvI7LGF5HxoMMhCb
aXVPG4iPnmpwewl1qVdUtZfR/5ScvR+JuDbhyMq774hQ5CnrAnRFBUJa4m6rtD+zJd4rWESmznpk
rieMVltuvqN8Zt+u1DJoVFcKJKqKWKF2x9+8rNtMA5hlBXxU+gpr5J7lFs3Jr5NXgJss66qmitxE
izeFSha5eBcf20eKOY9xKuEYC+RxJBdrJvlFoUtDWSf98prQRILL0r7P9+by+Wu09zwZlT/155pu
Xm4VkmSyq96xgwaax8kTm7l1kTMFgzEgY5zGI6Nu8lZK26vitmFnW4li2ExUxxjZY3Ul518q/kfc
96tX8dBQcypjoTAZLn0X08vBFoNiWnhv3VojqMSMHO2W+bM8WUBuJ7ZFjUoOuyzTv1u/HG79Js/D
/K26PxroVMk9184m/zASciSS7cx0wL46BT41Ksinndi1tEA/v+2H2cuxkttRqdDqkBTDrYoMCI7A
bcoo+TpeAmw/edaWCmcUJaZelqM60+yfTePufkdWhdUltBf/BmJcYqzmub8b5vEkiZOVze6ZQCwD
OjZNKBEfUG6ypNOgWA0FuZJGOoY9dF388InvOQ9Z7ksw8x2w78r9uD3B5UHiC8M+7o8LIkrHn3SL
TjS8rbshFneDlf+V0CnbUcCDwp4kF4JCRs5jbsoCim5NVMda4FMPwF+5Gv6UkZAtP5xgtQzReHDE
V7XVkmtOZpDhHzTj5MoMycoyOSiL/B9iO3CizyZpEdI5yzg/FkkGHX+4lroCZ16BU7iiBXwz3Hei
gZsApyFr2/wMgdX5hQZggOaLe/ZSWm/0RLgYmiPZY28o93vuefWv5Sz08Kz55M/zmx2/rjeMmO/N
Kz0N6WkqtZHctFBxrZCfAehSdcOIj1v6zXiTJfZrT7ThgZN/5M0YtPGOv1+eTZC7vvBRUoggdIUz
RW9cyxgDBZ3omG6CEnrcH+L64BwvArM0CkG3K6CRaY5WOciBcheo8O90npcYTe6ii0155RIgq3yy
uCkb7nBSnlRsKYbqnKdB6jrgjvc3nP8114Ud/jabQFhKbEssdXXijy5ymvk4ELXCh4Cig8AGnnxx
7bN9E7GcQuY3bmokLQqr/5h5ysZD/9T6zwitvtMIKSjcRvLIcpO2eiUVUMP/Ek6X0hURRgyCxexN
GC4gBVkPFFrLPoR8iBF9Krts3LCS18ZhcjvTKZzjlaP96U+2Xzf55wnLCwVoOjumT6/t2+3guQDg
def4qftqBQoUUSJFsue0NxMDwbeEIczSJlnQMqqIgcZ0a+n4K9DkS08LebINOtQFO6dHIwMoqmR9
VQU0ZuOncIOz2EQXMi9t4wE7aNqgVr6yysEWkKA/Z7NnYYah9JSsAP7ATYDnRfTp68O3Pa3knawq
cawyXwCaBi0oFUokEqj56gM0cO3smzYVcbXBKR8F0Qd3pmq+wJYqj3kPqNlokaE35z/y6SYV7Ch/
erpQM7pT83Ehqgy9TcO/K2T7WN6TX4wla6VQX2IR4IqDW5CuJcwVSDHSn8xakWj0y5CdaiMNx4lm
mupFOB3rFOoEDqQwYNxNRv+q+Jx4L26ohxwtetG41624MR9Uiqgi1HuaPd6ZgE6BhT6uj96DL03k
KkTUKRx+WkQxCroWqw5Rd6a4leTSej8vpkz256c9lhX+1Cx0GKZ0txqaCQyTy4/i5RUztl5kTQtv
QWhgqNYJ1zUVFwa/o7HOzWvE2HRUZY64xoCnR8eJmNq6afKa1gOA6AB7MGwUO3GCwPayQTNb72Hu
vqRNN1aETvjU7/aHeCx4fZarvzuRbzFZzISQeHpdsLOuRhgekoCm8pw/uxPKF90qJ/GN3InRYb90
tuJpXw5zQTTUE56Qltx2RJKt1qXp/aGuee1+qQoc0j1dEfTm2f1EWlYIMGtbHXPFFDPiPM2fLefZ
naemrTV0OubjS7jUEvIXfA4+G9BRgTZ4R+eYjttCpNG5GZzk7tjlSuoVVeKT7ZBc4Cs2VPbPV9Fd
uFDDHAuuSszD4NHf/enPBUFqQ7UfkbT7mZzMLV5TtEepGzK7Rnl4+Ttb4B619e2++CQr8f+zTp6Q
N9a6hW88oxsDXF/utP0a1LpJGR86BRf11rAGMzCpbfEzOZ7kNpO9bh59CsLEGm3rklXH3MVMw9Jx
j+p0vPbsUN4KVdQg4s2/9L7PcsVUR7dQ4waor+xpmhPQkXQn50wBU74/2XTD0d5AwI7uOvg6xno7
2dHYnXV2rXcTlHyU4/D0r5C8e6CUkM3NBwSnzdZLEgnAoAirgYcKN7h3fDVWeYgObGfNih6W4O5L
VZL6ZIBD7zxaomciLRazX8maUeRyh5ZqrwvaMgMSVptTTkT3nEJYOm9Fw9d1e5bK9romUxbX8Ynu
PyrvmF0OK9F3tSDQR64KNHCFll7hIP5Y1dBoZU4LjUDXsOdS+0qAuxYK8MUODDHfJBCP9Hgb395z
kgP6aM7Yyy9t+J6IjVBQh+qWKiCh8SvVxbIptqj1obx34jih9c8/PWXTR1EoovwFS3dnk/Jkq+Jb
SF6Pg9L5iK/dNPJkyvV3OPJSmFeksMibF1TB6BVeNKzwz4qfElCyiusOVT8GJI+gwhG68eHT0jUA
LMwtASyvVHvr8kJMSjl3gQ8vTAdJ4ao7cqXDkLuarYoT28ItoV+43XZ3Aq1ty2TAnXRE7veHfrfL
WSHvoiy73uBzQh9UhmN2OO/VALjumD7CKdOCKRnqy1/tSo1CwN3lJsvYoz1NBwuXxh3KHj9n9QB/
fQj5D5nkYvBCahVYAXxUu7AgTbQ7w5b2cnPzGEK9p7MOjNXhkj9OXFIuLC5nzJ/gr+47p+W8+niF
I+LB88oKVGtuKg0wvKwnQ7NSBAWZdLTD6pqkLqtzPxLcxXD182BMaMXIcw30r/iJkLvf+2HjsFg1
gpO/OhRa0IVk4D9LUUT1A+RLqu7wnr85hLGFyn6dwPYM+B4+3MHhI3FfGfdQe5FElsV3TUSG/Tqc
EmCgGHUC8prT5Vod6h6fsx8BJs/d+4+jmQBxm/AY29tujo/bPwceSFN9bRDeiMcWEK7RCIWXGdx7
YphPMXeb+Vs89qr5RtX5zE7Q/FoyWT9hw+03InkuQCUhQPR400z0QE7M+WuiKuUeafFMdmZWz67+
WywLGP0i6vcZRp7HEfaPfSdsvtISbpTPpc/zOJX7QPpkI918ZuDT7yZ8PaPAy8aTSfvry5gUg317
p36wZcGIr7boinkltEI7fy0wxOJxGEsCBKDALwKOOgEjjNeZ76IhtJQY/i/G1JVtuGzmePOw9/LS
VaGnUaIf+BIkIcNuamawWG4VGTMLrzoGtXjmhpGdOgfwHDk8Cms2OXCDJcVaHVylv+xlu32R58yF
acBOkDTxGOLA95jgRCo/smw1djyMRrzBGuklasO3pWs0HcvbO1N/xbOVKmQg/p40QnriQNgD94vk
RYQjlIOJS7cOlYO0W0JlLiekrfXnvJu8rS4tcexhLnZQp9EgVC50EA0Jd3oyoTT5fD0WrEclFZA5
+P0g/73NCXpPTZgJYseKh8rtvk5QVJ8cI1QYrHvLcicD7QF+oQ7qrOHb54sJnlEFb4/ZBMbsfTKY
f9RysOpGLhRkIpENTiTVWEIXN5fyEHie+JwHejWpcOsIhYGNqMzzQY14FnBr9Gy8An1u0oUWn44z
JYBP+VYwvsOA65N14dEGMohWeY1xGaWCgyqtRTBCd39FA+e2dlJxfj50LSIJb8zVRVrqjRsqOevF
7tEm84Fd4J7kMGjrFbRzlQePOiyrT4kPlENO5JxJPUAXIEJPPjXqStd0glrfXGmrHmUAunEWJlph
JiwXUCbTRuSYTOcl7HJnVX9jvb3oQpEbaFA3bOWO0gH1zdwp3HNmnJ1T+4ZFeOSVkKZTIenOBIfW
LACB6hzQSxFkor8V6MGX3Fz1xtGjP7ZDHD5thAOy0DoJf/+IHqE82WH/D88I5R6/qoDeuohnKym7
96/GGgH+oaLGOfeCHRdjrCM4rHzYeP68x1uB3Rf/hetXHSU+q0VPK5fEQDrMOSTltGDZNT3Lr6FB
iZu20Vw1QVj1kToOs4jFUwSceA4JVOZxlk0TzlZQV7yqfM8lCOEGl0StUBWfIjlGTYyZP0XDGiQj
x5OGtNE1wBEx+0AAaeao5C2v8/I+fMKtrvy0vb3uXsEavGcw0C971HdNH62cck0hwOf84HV26B73
Yutm4TaVLRJ+ZdVkxCgzZoT3eucp0kLx+ZHH6jZd9y1hvvDan+4tN6VPhj/qTHv+Ua2DWODTCNN4
7/Jt4f6XCnosthP4/Xr/laUEZjaL6W+j0OytzI6GkpbGx14YwQN/c7ftvBKmiP3KyPxFoDjUplZE
p5IC107jYzYPwb7+5HM20nwgdaY2A8kH/wOVI5IGdbdXvknp3Ox2DJJlGKTfuoODDY9MmUVQ1xB5
uzRfJLAzFr9IFShU8gcKXdpdfAKxw7trjA6Fn9KJNXDP/qKRQuLQ8xo2MaRa84ALP0EoTJjWhKZX
hhE805DNffgUMMet9jrbXlsCI5JDUQJPIeW8letZUxR10vpEDW3nlTr9DktRKbigVwZQ/TbnZNEz
b6v3ag2IPvfOPZszPrmci4ka3MWfcVwxOBRPDDpF7JUBPno+7DsXyJJLl9mwAn5JzybI/DiaQ34r
znSnjJWyM1EFeTZ4rYG9Wqo8XSpy4ZeV4jyrSE5cEYaMDat7L30WyrU4Oq1Br5QWLjbvvAPCRrZk
aMMsFSdBOpzak+quBgarNnBgkAYBOFE7LAya0f3prY1PnQpueepEM4JflKirr35qywjPSy6fABcv
anvaQ1Wo1rHL15plVO8LTWdIiNOKwONR3Xjq0U/aC5I7f8tgcnHJiLr0YSG5Cp3kUxE36e6avioZ
SjP7PEasbubndcPyJiptWZ0DpeJU6Z04TFfT9EEQGvAYm3Mud7uzqb3WVjNzgXnG8sB3tVuCz0KT
I6S//QE+mnK0cbFJkoP6hl5o+NL5ukhdQnY7vLIvbBZfbQC0cHa//ryWZBMERUZsEF05ydc4yKlK
HhrfpiaZaNs7BDwLjyXFgxJokuG8XtVMB64MAx/vXH3INeKbNAiosiMlmAkXms9iAWWLtTDiishx
2cItoofKdUi0RMoYvnnKdfNK8y8YPSPC93dBAJBBt+41mN308IqeoBRoYDlJRzSg5cM4FfEKU1by
ws+Xgyc6gBzfgPCYNpl/CjHKZK5CnaHrgktbI23J1Hesd92ZfO8XTvm/4AJGIUvXUaN9psMVEcdN
/cGtm4bzgVjtWi4w9Ks5xdXQK6N2DbMv/D2rSdgdDyi3M2o0Lbuam4ch53oWYDtjUXmbfpSQD2uD
mvTd4rnbL4SZl0ZGrC5lRGecmxiZcwbFTdVr1kYTiaaPeH69bur+YJgZ72hPlErbj10UpA7Iivfv
hwNQtjFJ3+CVyCfEs3IKSGRrt1+YIcUkg5NmXrkEYffgkrvU6xuhEorcVA9nT+1EVQqOGlmv/22O
KKwrQtgZ/x4H4jaInLjNtAgnZM7PksJhr92Lg+sxsz/EkL6ZnotDmdunirzh1h5d7kyJ8GQyUD8o
oc2hHwf+nNBEujiD01jCc0AvCTBJhf2CfHwm6rn6Bo8ZlTxujnvOKtDyrwsrIbQfFgRfNl1R1w+z
C7mbe9TGwgBObZux4dFS4W3EVRxAXzeI4dkV2opr+hyOjnU/gDMcCTxA2juTNW/YEmoGO5WrdF2h
ZgGybi/SwTLCeGYAyMTpPqLN6skc/KZZrY0lURkHBluOqkk23khKkx6+/5iCxB3F0ShP7cTIAjvz
3DCjIuSwxwRenGsYJCESGFEAPTsW1aSm9kB+nMVUz6ash9c2q1jJ2m2xMvt4u99vKLEcKsOkhsY6
KzEe7Xx3VDvAc7t+lDFNvbgg2ZMcqYGNHG9k/pvr29Mo+RjPGpDQsAplb48kd0RNmlbNrwwQxT9q
kRrCymwpA2llL6hekVOQjyuPQhBD1lbup+mEd3e5pJjf9U4bPDvdp8LQsPjUqchv6xK7W48GBKB5
FiRCukb55HDxnejx+5nx9G+x2btsJYDd2qX0YlcMSk7cMrMOd+wnwcJ9Ag3kOBNpuvoC4zPIIsGX
GlF370SfS1fOtQmWR2qDhVuVwjPbD2rpWmYIJsg2SXynD7P8B8bp+4w0VoQTacTSgMWzZo98RhLI
9y57kAehin1Eo3A5QZBP3IAubI6TRseKIvbC9f0ZUBy/mcs1bE0vSFdjWMjZgN99qOilbt5SJLQZ
1Vss1UUhChcDyhmVOC8v3m5GMnyrG8dEYFbNr0uCoxgt914SBzsClynOSwMhn0HbPJ4dPms4cYGg
pUIrWfqCRdZnzWQsir420VUNTIuPon7kZ0lG/QUxM+dx1BwgLrqYn/JzHyUmOTIpwZ3pmky7KELi
9HAayIMOF8sDk+6ret0sUQJ3sTH2frdys9RRPegUACScVBRn6MpCv1StPyXoki0JAyLXwxB5aN0L
Hqs3dqUlGNN45vMznab7VfW8jTjIqaU5E03Hvm09qMpgIkcohWOIW4KQv1rvQPzzEceVxLRAM+rR
K5MaQBPcUQSENaKETNwCyxwz/eQLibCd9bFeFan6kGS5blvTWjoLldVi7ikEUlrFQ9SQmTSPGNVs
rIzZwTX4hzeRDG/K5ZL/jrs4NlEHVWAdbq4FE5MOVeu1RrXRIpCOzDo5kwOrVhqLOSDsmbH2sq5L
TwaaeS3VGd7c83U8sxH3NAFDwhip17VQu+1G2R7+AAWSFjgPzimq34U1LjaDEU1DYlADi7ie11WH
sT05VbsWIZ/5WQF1ranew38Vqc4UlQFhsbMOuR1skvG/UmjrMPLc+Cz0GU3c80i3D0XnjtxCG2c6
1aiUqmpOZMxNa8BpkZkOWSuZH+6DuwnH8oAAZ5i2TROq6qQFkZZ22Guepl7ScKETxi63QyUeLcfD
A9uFGuT8821bDjS3ctcnhuD6iCXnbA83P9ytC3Lv+rPxTUqPGFQgXZgbDNYi14gXoc0lqy/DxcY1
ySn1vGxnyQ81Ax2gia9RHib8YMXKoCSmQjZ9irX3AvPEWDKbU5GaTOYwqjatY3PnZihSqrJ3P0YV
aYX0fIfcBIZuoSElYm+AQ3ou8lFfFXHv0wtmmQ3gjCQ00I3IaCe/PxkW3l4rLgAGqxv6MxOSzBSE
8ilXH2sNhXitpLWEiFtOe7comCMY0vogoAvuHhEt+pqGliaRvKM6qwmUmrKZAKdo2zpVfk0Y1eFP
BhhyDWeSWfBzXYrFsOMVVZHqChEqMaWvD89H1wzhg7XS+/naY3DyhpFe7jr5Tw8OprHvficWqO2g
LzNknr4OcqaGbK9ZK9nfjlUOU420MOsBRXD4NkJ8j6mHji5fD6wBjhSHDAm+frnbOYCitnmb1yNN
P2uJjxCHGHZEWjBBPNVdvpiam5AbvLHqlscTU+uVIPH3ULezwTosO5NY96plmFtYnVt9b2TtQciG
QGl3c9C0IG+4lw9DESl5FHqr2T7kYYNXOxzf2TvEavibrG4ceWwRC2zdhRUmWl0eAoyzfa82s11P
PvCswKCs/3pJS5PD1mvhM1hrudlewxkQS9Nzt2JyIMcO7STww6niXsxUZJj8CNNfRy0gTPsi3SNt
CvhZGAMoJ5SlsodbIDJev67p2ulUgqX3j95oeFxKFZ3ORCb7JCyOL0I+ROzV+oHkajhCI1DlZ9M6
iW0dREDH/q1D6qaEwu+cTnP2dABMOEO04xaybm12u41cPUqRUgLpjiFqlCI4GW7L+ttEPEitw2Jj
Z1oNdv9Y3FpifkL4Yf7m+jV58bB1PHAF/AwD5gzf/ZKgNBf7KG8PR0IKn3FWjpMs5939Sm5gs059
jPZL0Bk0UM6ZF692jQytNi/C++5UPNY306K0lFn4W6xhYaUzamq5K8bJfTKvl/QfGrvXKyZtuBaR
tAHKG7Ir7Pci+dV8OP+WYD1m1179FyRNVuceye1zeMA1vG6bthjDf/J11gOK3wUo1Bj3e7nC5dhj
QgVVPso/sGyzELbfG7Hqgtznh9AwXvJCbrbnTLl3JXf0RqRxEoSj7B2pymALBeR7bFUR4Is2Kcvh
nx5DUL1YLpKc4nend6etKaL2PDgfFQ/dlm58IER48E77is94yJjGZ1uPZQ6ujNZCKspbxnU+aVnj
eVHMyE3lFgBqKlL/Ui3rTpAfyCXsWw4CvjiOnqxaz6gH3LfV+ogpf5gZfPg24xCWsMmIhS7jj1Ho
vT1ymurEByO/QVlcw/41ST0tJrmpUymRfu0ye2j4ZcDpektDmqIxy6HuQkn6LHJQxYXSVuTyKPD0
to+HjwINSM/qBZUkGv6qojqQ9FPdyCihF2aPNb81XQiBEVOOu7rQw0nYHz4Fj+41yfj62bBPPo0A
EN6KcCcRnxQOORASkIqZPZvv6l+sB7lOJmPH53BQLKsZMAcEOyTf4WmVKarlqSqXsDBeRnZrQxPZ
gei/hXMSoEincAiZcMIdeDDBsD7cdxL8ktC3OxQ4VAXDhcwL5m6ORrlUz8FhPuYVveRPRnXd9nWN
OamVUYYYn6KCyzjQWfL2NVGZhN3yA1RiPVja3RRRBv2g7ZFfIWIvd7YFZZEgrdkM+qi+vnYdqtPn
aAfcb4gHP5MQrDQSuSHx7mpEMDd2NNPrEHoiqDMsBH+y/oYpSt28DfFk6db9lUBevnoXBfxg1wha
+vQ1sMG+noebWwr37VsY3i1sF1u07ZL+1LfH0KdyAloNGkVsY0t7ex5HP2BA9FUGbfTkyFtITIoZ
waiwAVqcZmfTmlG3tZxDplsvPrWMU6mYXyx0ASgPo96uz5d4fmkNfDfu7BNVIbhGqibmwJqeW23v
Ksn8KXx7+9Nbooge5kLehMLHoCCRqCz5dki+sSFGQWfgtzZv5Z3tMPgU2uht0JYsU9jCrJ2DCY/m
nZw2Q9PGyFGKHNuKWgiUzZML3ZydJz826SY281L9OMbCnx8/pxrq7X8yXv/SqmsOzsx+DqEnqiOG
KdajYok+e8Us09eZzROZwb6O38WTK6D3Wb1yuk2isOOaAUko+of7CBWTb/R6e+wBIphhsKTjbMWO
mygYem+NV6ZCvAXZfhfqjP9usWXADo8pjVrZpgt9FjkD828lkzp5MM7/s/GTzOYrc6onxwRGPVHr
VZ6dEr0oXg++RZjL8onORloegCz1KErJ/kTRizlVSS/5qqnIXoPAM1mbf6EMunmudOYC4iauYgKL
uQue7y+44GfxEAtNLP7phzx/IiIur+POt1P8NQKEVyFG6Ry3y1xP+lIobOJOi4X3C4VqvE8750DD
Beh1AYQAXIM+69tAC6+J+NOaSQxhiqA6GD6/gOPivfA81YVl9q6qMuKdQA+m770FsVSZtfr9swmf
WyL0gz9k8gswYNUrXzubdzVziQ3w8wIKZ7ZkCNUvkkepw41HW/o14nMAt4MHkK3+f6mJL8GF8eqI
ppjkkZqP1V56npnaBkwBJp05FrHsjnQeR3/TW+mOLIaG4f0MHTVxmb926M2nSJiLcooPw7iWld1A
kW6vOxrQCdgHaXd8/2WyT+r5wdwZhQbR0p/n9fySYoJ7CfZMuZGn9g5vvaNG0+12lGYejlIQBC4k
pxiiS6VSUEgUCCxF/CU0DrQbKoFid9ddqi8o1CdomRghILj1dhKiBoluMbm2IYVuxnxToWkE0jyR
59XD33DAODw1EvIun1QakheWqEjGCUZBllBL2kJvwQvZgrGjSMwFrzGM0tOmY2iJLptG8kj1dPdA
41w7cZSNYo9XZxZIM1yjv51DK3wV7BsdBMKOzvS1m27dPLWB4UxthB/VdhRTIT+J4ECMHr/LyIWw
w8uK7EvPe77+cehKyz9lNCR7tXMVGDpTdRONCwFMPIQahqYBmSvoe10IQHxiuzraPa45MvJvwmvj
nnRLDz777WWROuqwEcCShWsjiCIIZ2NTgVPlGzt0/VAyxemOvM3mPggXilrpp5qhMXxhy5RA0px5
MgYwI6p2eSjLFGeNofFm5QIheBc3RjK0nzAn4EPV6AAr9RoOKyK8dSOBC64LhJvT/XMONRPpImsY
FiZjYwHkVrrc/+R2o7eRi7NajiaGDhz3kBoVSOHZyBvNtBhlyCLjIRa9y5AviWB/65yKkBgZN1XE
Sq9KgTwEMjQ0/W+6bcbyRMuZhuAFXdLPi248davdR5BYhKMxrkBaJ03hmEJ9fkwAeSBDxhQOMh5A
friF7b2p2tItoQwws1Vai9aSnpwP1hNd80GoCnFxn4orSxYGQUn/no2bdZHrYhaUpK2kHe+0BE03
b4uAAazR/AX3xyF9r95d4+Abu/4RI9rwboEut9Dq2D14ji8deQxSRXUK6u4qexaIsmb99TyYZ/HR
59+uS8KaNA+hwLOk0nZ5Qrqhpejmxy80bg1ABER7Em0wzlPwjQQzdDB3k+9/P8OhMRCY825fF9Gy
rgBjdRwOsEVCUpBy0Tn99lbItfP2pR42+dKsd6Uw9kGlWcCSLpe4OlM8HBpn7dfj+ZKtGJnzIXRm
KmEsNubZUcb1CLiun+m81cGXikr+TyFt4Cxo2aoJtNsrtH23npM0yxYQbxxx5O0oEDsyjXFLexvW
hCeAiAYIR+zUkvBbo10Q4ld3Wzpav6Fxh6bugzUJtWmdjL5ZxgZVfAHp5QCP+X2w1/EN24lcpPMY
wjMbM+CWeCOtUstUYKbT76nYDz/qbnGIpBJ+R3WtXSuk11vFXj74RAe6iP8O1ihsZNJ5RPha1U3z
s+P6A7Aj+J6xsI9086ehSbj/NG6BBLD1dtLYwoLST+IKju/kLi6yd5DKe9tKqxvE7yRacpMT8tLi
0uhFJAgHs/DPaYB0J4pUe4YQZBR5KRca2mq5ISiA4OgYU5VQO/HmWddiMi5La+W3pxgRYIZwqFZ7
TL9ZvWthlLu5CVJqKVeXWy/mGJBhaZG02ciVXDrDQpFw+ncgtnlCnPrLLS7pd6J0wuumNx/iz9YU
iY9VsK5N8l2oTC09qUKJWnG+mDsUfOVKjyRryeNmLEChqTsQGvYcw7l6ZZ7gs/Og6w7LDKVklGOC
BZFOttuZg39n7p6HvWmJBlXgRA9mqfkCc4bK5nYOmjjHxTBQFlnqQMDHL0PVL/Fy3UGTZciwsKFC
wedoX7hPrVJxkDin38TuVBlqttA7arz07vFrr2C6JcT7Skm2OpXT9pJsZL6p+PaLfQbjEhOUp/3D
sxMnwx8sEGEQPOhjZiD1pg3WVqBrzmPV/mohAM/p1EXT0AJEfeTHzMFAE9SSjHQDa4Z8tnWmTZGb
jnu5wHEDHej1er6jrnkFDj66aTMdKXKlVmQ5yY+W0AdqCDmWIT5qeQIsuaqtVP2DsGbZS+i6bFLr
v/71viaimtIsN16XX4GQYlWa3nwTOjlnVq6aoWsPBTve4F2xRZfyFzT3/PkOwuvS57RRMRgZPQmh
ebR+GSQyx2FJNg9CgrIWw+ySSm5MkVGF6R6BEYglGATpRedvovsw8OdVjercaVhgaT75gWGB/n7V
uGvbj1xaSM4r3yoYlN7MPqyjTmHBzvJCjhOMmeSoSQPdTJkYciko291Vnd98RfYDFBHd/W0W83bs
+036G2yZ4B1Jm3gRaQViDDISwkneCGWchAxQUBJirefo5bCwEqOqgqsk6qpcaCuDI29YFPYCrLr4
4w0JWcNHMyVKUXmZt6CVXVMix7w2B0VMwSFeeHG5gVNqyGGe448nZIj4laTMu+bFKpXJXk4yu39S
k0JmwzoF0ecRGwv9lzOM3sEmhKvZVClxosjIpNf/Xp6f7uo3r1hFzZwcjnR7g+YAeuFOA1x1ZyBF
hxiQjmhFz9bqcg7Tjw2ke47fWu3n8LI6pxu5xa3JWHL1zVB6N3ycUdSEXJJF5xHSCqVI6Zx+j66V
SkMNlfPpyLmRK0bIHFBWb77S9HtveTT0uahbACCFsUWGTy0Mt6SQLO7E82D7Oy2bMPoRulODI3rh
5t+5rAM0INMYDVjiWD/fvVEabipPD+I/w31ait/iEUT0Gn7LLviN3iRM8WxzVffLMKn38+FCfZCO
3bC+g3atuXwROczG+UqIfY15IgJ2Z+BJzNk4ebw4eOee94B0/UhfjpA3pXr2UaqRbzvi5I0yBZl8
qMpXkGqTbwUDaKvOM3tLK3HqetS3BxwYRUKiB9DXbgHP1V6woRES4u9cGpkfIyag3v8buNmlIm5s
BHdyYn+LVPwHSJHkJ8zi1lsDJgdhhVGkVmoo15H6sMXU7UDgtkG+AoXN3CXDPY3WP8hb5QFZXS2P
YTbpp5Myv5uO6kejzuekhw/XvW8Hgy2JtOubRVkNLDta5GgTxu7ob7XCNKRSa8K9WTRsFXKw4Uhg
bcjq5Eji/wJMV9M7LxKv02gQHblacQ1jRulBApEZO0aYIhFpdOpiUtKk7uMrNfLbdB5pBFtlvpqR
uOnYDgTEQlE9rjDleVbvBS6OrhplGTzlXww9T7rmPDmVEqyRwaC+V+94LXEPe5N3Jokg2ox7nxoB
YsXB+0V2weHxvT89gYnVZbmVHc1wcXUv6UJdlVH+4wlBHQcuQMQw6scXb0SOY55qqzjLA1E3wh6P
UXRLNwiQrD2c0PkZbrf98w5HMMjeAaHYGeHS+wysTsmcXNUgnYhVH6aL4sc5x6rnhp3WRoWQbiJ2
+Rnig1aK0HLJKyG3EbvxJ3o2jHR3khX6X527JMZd8E/9Hhxd8kerP8lkKtPrBuoBU1wRH98PRstR
Ccb0R91HgqJhILkXJQs/W1zGxoIiaWiIclw9Es6Twy7S+kbCxhQluB5KNig0y/UbxN4nrVLOFoCo
kewp1PJqh42s5vmupDWhX//n0kqG533j2aPGDI4kyTlqQimGGg08BKVjKehFJsBci9pR1UWxJJEl
18AWvh7DC9IBJJnWD++mtmu51dZ1bb0C3mawo9VW/A7P2lRoxf0CSwNChGp5xIwcbnxfA1YJssx/
lhGfLfQg4XoQ5uHa4GMoWPyWaFynyKwUYPM0jL5edQUksuRODwovHFgA2aepJINVEYT15YxiGVNz
YwiQ1Pq7+xdaNBkwk7yv+GdJfDq3w9ds+padZ67wndB28oheSvYzbWrNiRr1Js9e78a/f2/wXh+P
HobHeHO44GVrvqwEfBF7SieC7SFzdFsqNCuVz/6d8fuDeJvtT29PBptXTnPD1BYaJ7RbaEzQzlcc
c6uyTRUHGgzZDERFlPLpjPPETDSvO+49W+vpDXrM3b549MCZ80kmiXh2YFDwuu2bLgYPz0ulj9HX
+iY7WLrWU2zNuYJbbRvry5qs9ic3mQLZhF9UmDDCasmLQ6+O1kl4pGwMqSNeBa5UQjRYOT2WR2Ic
6w8kxikb4OfdojP3HQMOxk68UzYbMDmRDC6UzPok0dQxYYdnNqBNc8YdvQsE+GDXjjEFIQrUjYIX
iiGzWXjDzUYfJsa2Rp7C5faRRiVr+f1PVmr/2pvGDPvAYGOafzW+KEOO7vVbRrMGZe/x4LMuo+uN
cVHUxgh7fw4FNA15w0SZnbBV9xT4a2SOJ86ZBOZ6S8d4p+X0S1KmD9ZeGxlkzSG9yivFXJ6wvyJP
Md6YVabtZs2C3Av9nAM8w0DtqndqkupKfvsfv/z9PgKCo/lmI/syR3nwCU40ZDPcZFTuo15Nh/Jd
py6HdTLuDtc0yfbPFUhbzveJgU1ufpVx7aItD4HG1J3Fvre7qxV1vndxawXQ2DTSUBAw5eu0NKsj
7Ii1K9OfcPPfSTl5TW8YRAmtXY9jMhNY2q0nZwOQ/zqy/zJlqnB5AUw/FWJVjhisBehn4eiUAbMu
AbyUajU97MqR6JQAtooZ6D+My0fMPSzW0xYMDVekXilpPsEmx0OU7qdRy2JiuR60OQ6/KNYjb+Us
C9FW/PogosgPZUEzy61vaCgLtQl1NZzj5Brin2vqnFraB6VwWb04EXY9TghfoWo+UxjU5VUUHqvG
yj1ct+ZNXIOjVOaBxchDTpZjV935AdUWFjaqvq5DCdvfKBVmI+mGEwm7zY6Kry0Yq3JmT0T9MCPU
ObXkgd5uBVMxCWfvBG0OeGYo1i3vpSTMgVWGHCPh5pe90VfWmEgoFtZJeH1UZfwZaWhAkZ0v3GQT
K1HH0jwA3/AA+7GOpRIE46KZP6ZcBBaFQqbIYh7Dm1Az7zyNpbk1blHTheX1pTPnl3wLiJyzOYyf
Jjb8w+kn6qAHuxLC21tK/0+Z+sA2/zy6zHfovuo4LXl1m8zn/lCwtcrr/Yzu3I8FvwVYZhKfuPNl
WB8zP5isLifNekDxEXaw4k9Dx8Qq56EOKY7/2/Soc8tqWb85DBtTt2wXIu7z1I9yKIZ7HPbrz5Fn
uQ00QoWnYDUKNkv0JjA/y3CfpN6avLQbvCGUPkbp9421yBvxeO7j0I1tAqKmUbeJnSa3OjL3h87Z
swOkSvg1gQXycRN4uyqjVnKu8+lNpWoJMy+Wnw3Dc2+ToHcEbEsE5n35HPdsz4TuwtW7gASMsVNf
MM11E5YgmwuFfZNNIfg45RT4yw6ZkLmUyy+F6TX8M5j/UpX7RxGuKLR2rVrCQVsvkYxr8OAqH47f
pXo6MdIrUmjxRzkJ4BUelkxxUnMTK4TKEwJdYt3ADwUrlfWM2Z0cdqItWq1p2bvhYpuSgX4EG3NX
f/9Nh4yjPjrZr9rB+csxPvbtNFsZl8C0fMJC0njBkdGPrNS7bb1m/h/HrL2ohsnE2Lv9gUCD8Fcp
a3aAvTS0xrw6F6V2eubL5H1vSe+bMYyUqGujbq4p9J8eLdgrdZnedv8BAxo+pdqf96z1wpyaNgho
pGwUjRhitGuQE8J8o/2r2Hq0rWlD7HfsEweSdDw5kFZY/EJUOpg0h0RWU9OjxDcoum/kHSVnNVtC
cfJNgExSyrCyGriK5V3XcUDe943byBkpAb2StAd6r3H1QYJ1oQ+Cehvccd8Z59S7htjoF580JaOj
lrEaxbPMLjGl/VTsu0ISsrNhyCq4uShhMIbPLPArf1da1fsp0TsLRGbfRq6G8eD0E6kG6WkC3f5s
JYsvuCETLqo6sJhXJr+ipb6ld00gMewMsL0TQTb5v5f2EDmyrV8rr3opZhWdAo64fMSWUC8Zew43
0/RgA+NlVg+JsPARC25SBeBFZAimih9QFpVnVlFr82A1JCo40q5wSsEgiq8vzu/j9lZPPFw/YJAz
cGSJ3fBWwh5F+08XUjWED7YHvE20y1zyVNwyw2+3EWUG3oOlr8WaPR2419G/aQUp7vPS7zScrkbS
HpevrnsdpV+Z77UMWrMRX5SdVejQFNlV8E2BLrjpD2QCJ/8SitObJH1AFknUlVsN5XGT9BXSrh12
YspPnrSJtcNj9txLIOBvgsiyDirMrsA/0iij5OzFjFPVCTuBDVlDXX4fas8W75og2mqB38DHesYd
YRIUumpbfBhcMQ+M1eXX88648ydG4KkkxyUeLwU+dzW+9AWLdVLN6Y96m3mXVDSS97pN517VShZ7
F7u/b7NwvaxxbUrE8MER7pXjHLP2l0jyIFSxbTwl+TZndKmQylH81g+3ZuyNAfbnSX875qyaszXj
NvxdBYJPuIxiWsV++ouQU5gLMUbFGmLXP+BubpMmpAjXaaoeq0m4c1YklVYfvp8bFwJFe97zSgLC
b+NNVhciTiN+x8txmjFAuTIOkQQ6yLaY8Xh1CP+hbGF6ty7zGXy61264DfytSx/1zPZFokpNJqdY
qBlAzE76A2HgeG4kj1tbsENFHNT0hkcEYOtPck7JHKn/9+8cyQaih85/OoRi9kUYps436CtR7Y+1
edyBPjZMUV0UFnrXUxOHIUSPZVdgl6+blOjSQ1F8KCaalFZKzOqtDTnpL9W/B/nT5cy3buZDCdTm
YiezM1RXss+0yMqMQrM2VdFdgFRsrZED/oGBh1OHBe6d3psl8kN0BofYDF12EjXaGG0P+ddEZJpg
6WzR4nHwSLGJS8vroBM6CLPV4PPXbfQVEgd6IfJ1tN3zggO7Rc1PxCQiZWEd7up9fCC73Doonvm9
Ryp5mH8/kpNxL+21e2Lrcrf7Zchk1VqigifFT2qXDI72jfE/ikNX1jslzIwExSVtxTM9px/F4FxX
uf+wyoHqee+O+XJOa5cs5B2KfE7zKJDo9yYXU2QV/K3S9yJ96irQdrPhy8yMmRWQzdE5gxWmRDNM
m906j2HqOFJCdFqLIVZH1lUS1uvUWw912NeCItqm0+WZ7Y8F5/QE+U4WNxBv8gku2WkzoBlRKfKm
FETBJZlDjOpMT6vALjdPvzVkxDkXY2K7vUVWsfkzcK8DjK9hM5Lt98A716INpo/dZZzhIv8Hkddb
feywcW376024hNNgHnYkEmrqatBk1SRhLXxs3yCKX7ODbCORs5y5pFPydknDverUPxDaJDcDX9HX
ybwmhzlIWyxAyTHk4e1S/ucfd/EpMbORC5pAnE/ngC9Og66a7R2umMrimjSNDIja4Qj2aOtgAekE
2dfjmfNJKo40PvyRg+1sD1EcbvSkhkzRcGrzKYmzySJSqkNaT5RloDQuodZBo9j8rZVYSfhvFcny
P+JT3m9qShqMzrlCCUTnXKFIIgggVXIbv5ysiotTwKR50ET1peN8nr/pqEgZDviH01lmWu3aAvWr
d292DSCjr/znFYjkBOLVKLBce5L6jB526tVECMTU4oEeSaxyq9h5QkZSj0ATsfUKkMsodb210xYM
QCmkmPHJbDO9B2WFKHq4fIG72qTdRZglPzOJhvtSfwqT/QkARrjmcYHAWO7TtIDNcUWC5Fvk7Fbt
EnsH1XJUmhWefTAPp2sPeziACYtM4CTAiPQGqCLd+XS37JuIJLzp7LhjXIfotC5L4eNXUcEqf+Lb
UFER1lgkdo/X18YcrHPMr9C1thlf8n//zeuoJe4v3Is5w2U5/lGwvP+8hKDdiY5u04jtFnVjFxPv
HSCi0FE+f8ZY3UKccl8EXM6caaLVWXZKcKJui2GBPtrq57t8W8bNNxExJ+N25K69YowYTDYC0scY
uzBgEnGpyyjc7jFDF6F/i6AnY9q6dGDxPdmmkP9CrBgERPaBQBbe6xjCcDyCUoLRFV1nVOf0nGlN
TWyS8ZAOByPNEVg8UvlOmD3MqGbL6oFzFIq9FWVJ8w1Z9qPsDnIuurM+nEALMPX7helLgOvjGoXt
z/Ga7Y6yw4yET2Okz9vvVFOnNwd43Rat+fcyn5gtTIkLbjbpU+7tBEuiFu6lufr3/UDtOE8v8O0P
nFhQfI8hpgiYHcM1FDIYgnqVIMOaFAAJNDBSGRc44HlYjwaAwt4WJN+55jfS7tB3oYjRDbARgEXw
b/iBCZ2UZKYRN7W8r1jdupwARRIlMvujIIP/K57Y37F4Tn24hKnyFo4oM2LzpYy4H8hUV+TrjrU7
11MT/ezglEkBU9zl8aEqPmJzDeq3vKkBRyIF1uAotQdglMR/gkzNi8TDL7hu8uiU1uF+6wSPuTRM
t1GsC1fCMhD22DMdnlA+axC1eB3iELyQvQ08UAmdKMTMOfrDfKvUYCC7nlDaYKPfwnCt3z0K+Qfm
4x6arKm5YSNn8+h6Pda80byrEsM5WAULmKZbjgT8CgvDuV8Je1dCu4rXjypR1uim6d3fGVyBXD6X
lzOL3YXMy+fJ4JIOgurGSA43Y5veM4GTOeUm+f730EEmGKB5vJ0sbZm3wF4gJWDgiC2jcFDY8LW+
lQRnEg37UUvxu1mebXUJtPPeMloLqgBPaIyd0rDjA5MUFSCC33FKG0iafLyr1WlrXLZbVOac7FSW
qenLZRhGf4KJPJrcByir9xzIUdiN5IlVRle0VObTGgMhf175fXl7nGf0I3ugtEtMGZwkHCfeeeHY
k7AensW8/tpg/itrnj0OUZ798sfkS+BiAggutItT3Ah6AKnMi5QglxUX9+hkMJB5bsAswH3qXnhR
F7jc4VCpUuIQNGD+uPKNG6Pauv34vRgVRnUPP9fNXrN15RhK1Znt2nIk7YD3nN91qmV3aUPYwWcL
6qNmx34zrqbj/nhOkmvnI4IHLIa0k3m10T6ElJJbyLA+jYpx2zv3kjWnYzRQJRskbCBMPUALm2mF
SJ+aBqty1MPBTyZUdh3fPvnnFF1Lo6LduHiwEpYKl8h2lTdkHZEn8BTXNzB0ULQ53TEa4P6E/J2v
ETTWMqx91fLhrA62cDIoqmCrCQPIlsXxbC+6PC80fRLoX1bVIBx2O3O156NYBUdGo9BT9gJzB4Pg
iMwrkQx4re4bZOQcZ+SfuZrhkzkrpYHX0tLWq7UsWadT4JiO7max9qxhoAWedAq5OrXDZMPZ9rDv
QITbIY6WwxLy19ojWNkmZn9y45YgZq+rq86foNjJPnN0uGo63rQOjQjN1BlEWnTEutMe1xV/eoUO
F+Vm8XgQ4ry2WSl2G3vy73rJk++ecmtP2FreLTx6zn/oYQRsnDYp1MBmqHbj7WYE2Ec9+bkUlkLB
JBoS0fHrLT+2N22F1YwLhbiGHG1sx2zSILFjXAAW2NXWjF2GyNb0Nm2HQ/t/mR0lUHN/wnTG8AWe
jpbu/ghu7kAgN4pgFZOLW6ZPWwIOUe6n4IJmGLre9oM14t5JMzjXq1GcuQN6iESnLumz4/7v5FMg
OhvhTn8NcI3hnyjCFWDrLRXb/2YJ5VGtrmDOY5Gb7cZMn4s1VuyIxFzUqs2evrkkEoSP+WF7EIJh
JipX9XvNCleheiW3IMOZgyJMFeuDDW6iiS7dqwEwC1Hd6rhcAbOiMtCxSVgCjsjEomp99o2UOO97
ZIlJn/EAD+eIHyn77YunsgKnJU+8bU9Q85sATCNQIPDF547uedIoDhWRGTt1t4SbJeiIqiY5gulM
rc0j7iI/p53cYXZ72aE1kve7/qVA8LwYz9LsWnvv4pIFpLGI2OaBbfP2gKSq5BgCoZzQl/4f7trB
OAHhiIQ7GpThDwEy+cuOdmxbkGAX8XmlzxvpQ5ksOwy4e00RwjgaqLyRW4bYyceCkmxm7m9V907M
oUR+lWdPkYqTNoyeJbxzGe5RLZTFJEHxf/U1K8nRdM6H+HNL97dybMFoo2Eqdsm7zxxZO+wwxaJR
LIqR9Ij+km6ixNiSklPbdvXCUS6SrEQBMM/IML9UJ4B9430eSjkpo7mst/2v9USLQLu6iZ38DT/1
G7mcI4jFooYhguIqmq6PT5vnZprjLoBJiPgFqcuG51qD2IMTmcf+cFNqahlr2Cl4QHV9jIRb2mV4
7XGnBz7Bhktl3jhjNsei0058wqQGS7rmiCWqGSeZdBCeUMJTKLpqxX7enh7XmX64dsQT8RmDhywF
FLzZHAFtAAAi6DySmfnnLPn6OkqtdJgkm3HBMTkwaHHGHxRciUUKfAM4tXMrzTu689uGMlvH7Rjw
OhTJ/Qsvb4PNSna1MWqnziV1je2R5jmOc+YVAfmQENcfSxXD9zOUGux+3lQ6sugl0UCPfFnh1Fmr
PZAE4dyA/uZQd8XYks6VgHUv+ALxjIYSHGMKr1fVt3uU641ROCJOZCSClCgc3JCPWey9+xWkHmuG
UC1G6YA8+VZtaBP/kIdcQP8hZfz+vcGkUm4s8yRfy6MIUP+GKhb4sjbKxwy7L2lqitm6jJMN4lV2
gxdFHFlUa2RA7tzuJHh0iXFvd2xTEoCvObZY6kwz8dx8Qh/Yr+S6yRaBvUDQM62FJ702VG89VtF9
tzs+3StmPItCCp+LChfUMW6SjmHjcQXy6T2LTXU8TgHzDGxb7+eG1Tmokt8rTrgvzACwyLjja8sR
cS5miZ2p8/AddpIWRq9zyozep+4ihbG7R7KBXEdNzk64pNahg9VXEEnw5n2E7PABE3NapVlm70Qp
a2Qxi8+8pOq+H73USBTFcLOfWA0T3lidJCTtyeZkq283kQ5Vm3rANBtd6SsyL7gDRe7DvkjX90J+
lEvTuZ1tNoOWOKLycrAwSXdEPDfmXOYS9Xs5SLVXgLkBiPLSOxFmAj0yAbdKoZ7bLIqEMCb5vyyg
FzTzJ1/BVn4Y1ELijyHynYKbCXF53PapuOZ617WeIc75+0pRb6Cg8q4Jns6QwPbMLH/YM9NtzwUR
n2bo0qe4wMnvlC4eJ/w2vqAxB+cFUvUStQTTz1LiDyHbMSObnv0U2WGfjPyyGwYVzZlEJaB+YTuF
sCAHgXOBkVllIxl4gi8NCsHF2IvNtGrslOhBFLCkax2bX8m6QnjXuDTqbO2UIa2WyV3lVmLwzhmt
V/jQl1F7Sn+CU1zyEIa/matt76zxSt+bB0MlmZw2KMy/1Zp4z142dhKQ2ftCZqxMdql305YAxujk
eRnmqdasdWz+4rbHOVy+NpXyy10kdxBEsWxHHBFQB6BehIJQwN+j4+IyfaUTR2W1zaynTc2ITi++
+A4tHCYs+SMen6cQEHETRTRYOtap+iq9Aq3r1t9aMpN+l8fAt1ED0Y9cf2T8YyJfp5VoqFd8ZiAM
3TMSxEytBucfNAj0YmuaCPZHMq/kCUY7Tj8rn8KAr6hpL5h3fUs/n3pdwQ7/W3FtuOpQKm1JtygY
OSxb5Fo9waiiFILUvW5WnRGwT8iXVVq8soWus0MsWj1eFOt4xp+C6Vd9YyfyaCJj9WBviZAZFKAW
EpAzbcBdq7KN3bpjp0AQvzP7HEqAqg7eHJ8gaSc5Kee2Qtvdyado+nKvXDZ+Wnyn4TCxhEFbTkEs
DTwpfXU/+Ua5DjwpaG0a0jMJsaG3hwGI/BVHJHzfoCQDHpmvCUaXbU0JdP7Wn5FsrhkxeBMKd8eY
o2KABdtX88EGKRAXYLLtjryPKMu4j34tCvb3ay15hUbWEW2aNulM8wlTIS9Ple9ZYWqQ8h0J3EQS
/jNkkXBaslHK4qI2YpCKfUfRIUocZMmEeId9OgMxWKfAQrt6JVjByc202EDQj4go2dBcqDjF8GsM
zl8WqUuA9IT468cKiyv+gDBHUnv98pIfp48oaiO96d/tOJnAseRgvnFcxat6xV9P4ckZg/Zj76hF
oyUwQlKgfMRY15+0S//JqCNWAAAjSrtwchHTA5qovjdAMxM/c1ZbIWqzJIFL/EKi+KgUmj0nz/qr
BCnvxAzSgJBFpsSVxTUMNsKOwPxGEViLdwB/BCXGegtWuQ9Mpfwv9oKF+5nnhzAmIAeIIV/ieRDv
isEYOgs7z9wlr6GSiag2b7+SLm/sftEKorFt0mfJB1D0RZKH45RvB8CAr95ZyCmHakBRG27I97V0
1PE3QykHntaupFSVwA+ohUswGmFBgIm0/i2uia2lY4EpSEYf2auGGEkzn7kU3Jts3y3/TzXSU1mu
AYKuEHj/LymbIp69HknlpN2TX6O/pD+ZQb97mtC14qp8779Br33XsNISgs7MYu+QG+R15PQSaUBq
U9PS7OHiBTqzHA2o7Ya8E21XUBZX3mkjftBIgIZEPxY8fADvWdFMROhwOgrLCGJvLMDgZVcm/2hF
1ZdleYgMlkdXhczu+R7PLQw5JMNB4Gc8DUong368tCs2zjVyX/7qyYxR2ZuoTxx50OhC17v3JwNY
gTahChYu06rikBGWDxPfmoTLuBb25k++w7wpYif7fAE0jpZebbg8UrRTX30z4amjZy1P2CTKl2tQ
VosKy9Phg4bhzgY3EMM52R7OM6xuxZLPWGtxQlG37V+GL8N8ywlJnesQ+4avMVRrX+8PGq3WtfS8
BCJJuxEB7OIb20USHKSEQSudcUBoawWQoqNYmUzzfnyzDnjOXJ9pfAw6h8znDwyX3GmLNLfGrE4/
TkKry3+uXesaOkQc0YIfKtoWG7hf0hQyP0yvX/2MbN63eAJfEG/HXjU+N1JD3dd+PY/HYdmGrFb6
n9Pex8uwXaxsrL39xfSi6R83FJNO2+PRrH0eRVsfroqyCIV/JL0/hElISA9M0B8B95PcZiAhTYla
7ANPpSPfcVCLZ7W/TXvlkJp04sNqiBbHrzMWSM5RWcGX2k9qSyijz1ksvodqynrkgKUx+sbkp/gY
ICG90dM0qSROOHUU45y3c4unWvC32ceoDQINdTz+c2nbrK5wbMkVDHXW7U/ax/GoFKHT1DAwn6si
c9CyICLoWGwoHU1v+7CwLLWLA8XwIz4nffG+Gxyvfimiupq5CGt8hz7ZOZRWtIXdBG6eH7Phz1Tw
Vd0DUtSHsVSgfechz8aUYAQJ7xJ20bWX5V5KHRk+l7zzFtuBsSM5yYbXEDvWnN+N2l8bHnZiZNQ1
OMtx+6kzDyUFMm77gnTdMlPfwcTxu30bzEIY629UHWMFks42+zLwEsHXuSYM2cq/ev+tUCFuCq95
jSY6i2MiBUz9jLsoiI8Hs8XQMAe48IYy1VW1/7DLEmAW6uON8gqzu3nvoJ6Fe0EcC2Fxf+7+o2sS
KoCd7y/P0XO25rcMBbDVjEjm7GH7LpqesnjdX9pEXzS+jmzaERVTgrz7zXTl/e0rEYwre3t4+h0K
DOD5cgx/mZJGTOS0oksbmrMTZ5DcYlcnpx3V26Df7I3XvDjM/yYMt56ByMv5QeRRgdXfQoeRqxfV
kWRnZkJn71R1QUZ3KiL4IYi4Q+chrCIiIP/lwIjnwB9BSw8/GJO8mIXkrmeGhUHkLron+I/tE7Z/
TIVLVeXExfEztbH32USZLVm9UH4Vosp8KSxKZeWrzyvJc8lvWxZaJ5Ukn2/2nr0VSSujyLCoPMcZ
gODSafLFFX4n/Rf/JswqFSUc71w+KrLnx5lybOoaNXvvhKF3CBh/OSGas9RVYJ5CYTSRPyRJOMps
w6l0yApgGfNqgLNz+5xEWalTEH3cKzNjx6Eaahlr9jlR4Fv2lut7T/CYJFc5eyPw25vB5oCW4+pA
2sNAgXa0MBb0pIkcq4rtTc7MYgKyVS/5C8OqxZoYKiQLsU+gRlInNBDKKOZxgqXKLXef2MbWYG5+
TwHRUT8m4O4HP+l1KaNFlEaZHHhvTD6VD3ersYAQCh1Od1ESUAxKmhLKB+A0sWzM1fwZVIa6MMHx
bZQgU1MQ7kGeIfZnblXMzaOQV2TyxDyn91R0AP0SKM3iWSeFDsIAn8zQCeYO3saWaT7Qy0/oLbXw
nb9bC3DQqHCcLmAqhXFXjK9ucf0XybhyUizIWPIh1/ohYl617iU++0QK9qiYs4q6/UJbSfIUwITU
fcayZUewDodA4A4/B0n7kfCZcfayudZIl2PsxCQplRJHk8xA1LSqJlLWM7euwhEJIWuUj2yHmm5S
4ZoGR5MigImMGW949b/jax+MtnC9+IE0Fo9FJw7YrwEEWDffoETaaVnf9PspRqA6YfL4r4Vepek2
+RZJ3rBZhqZ0PVhFHM96C0BdRAnKki/HUxu3j0iny9Md/9IlIqoau+oEzGgqg4Yq12O43IgIlM8z
Zf5j2NsAWtFIK6uJia0OZGoWyWxHCyXAYsrqrMfZtPJo70FV95rPo29HhJg2NeQYTjD8OzhXVVyG
9c62d5Kg9SqIP7Vdmz31A2TsezraXGJ+FBDoA647QShtlZAhCfkf8rdurv4JLc6/ixIRHmc789Ea
uXap3CFQbkNntoi5oFtEcKzhgylwHJFpZso7IScQO0W8YU8S0A5muPBOr9RQhGuQzExUHpsWgNz9
gbvIqso9UxYsKCoI+5X3+Z7xqUBB4EJQ3WzFxcUTP3eL5zkwyHRzDKTK1IdIeqWsyzd5OuvkvGqD
8TIeSb5VFgUO40AjWlTSqvfTEqThorptq4Z9n+iDDoaGuYvtPtbnWXiDHHhlw5WdugGtFYeRLhLS
HbuT4B/BwvSjzLvVEedm3PFU+tQ9sxEcu/TG3nDmnnmhh0NJUUsnvgaTSdKlM2kFRX+wBe7BKJFO
8kBdQV3G/dOLpTkz3aLAYJAPC5/YhG68ZCYrqXNHtWXiBgD7PkQnjHI3lJRs+IR9Tm1erMXjAlgm
JtOcwtf7yGDpSMKDqzNT6UXBLde2hJ5LZmJoZDAzwgQr7n3496xYGyA41Q20WwXpPQLwaN3oJMJB
DDgrqNInClqlLMu9sQdR4wtcjhRF46vrli40IrhTwVPKfjxJS2ApYCXNz9GL16o8qIMNwb/E10u3
6E/kbWXZ+CkNfBsNcvNE0nZOjU6CQF0Uv+anN5qw7gSwEtaazI2k8Q1yZzk7avcuLHiph0biyFRJ
5aEDQ1mqa5h4/H4BL57wKm1SJU8tmyiY18gXbOr9mH4KHeSLy5bqtEi11qPnpLuPW5a5fk5GwPUV
gB+8qBoQ9vkJtm6G8lZ5GLtKtQSiL6sCB7KjF28lkouBebKsVME1q586rC5TJJnJxt8DHk0tJeXm
ETnFh8SxeQczzPYPlIhdaZq++OuTsyze7zfTUUHMqgToFx/abQlwlbe4nMizXbUlMbnTqNVEvPA8
llQzckX5dlkYZ6feeP20xVu994DZPqR4vlWc5ZNy19KgjEQHBcNULXDrHMEiF9ntLVpqXuh1648t
JomYEj10qMO5Tx1WF6m2l1VF01Q8yvCbkVYXshob3VOU1GxcSgRSdk9Vf7AeUa6hCVf8H8muiUFC
ek0KD63EcfhmqtitHLJJYhVojDod1hK4JtTdExefdzM6xEAgqe/AemhZmY2wSCaKBLVY43apbbai
G0Ty0ahE5OiUBhwdnVti+8+KkVTj7e59Nto0UPtF2ARrpIMZgvJuViYezeZ1Dk9PUm6cZPFsduex
Vm1I4KGrnrY/Ks80yOnLMzymlQ97TQYt7cUyPnI0leLkiQHr8r+M4iiLeWnxfDc/R1CiN+30kZ7d
x+et2YSlvWXe/w9GSOZJRbjv17mNR6UJQuaA+Xs+/1rq/Mftc134kSWDqQNffP2U+DoNKZS8TYXt
pzg6ouRWeyJAjXOsIykq3ka4UOQ8XzHGZHRvJxGNBvw72ujhg1xAqGUtwRE8a+/ddJH+G1zd8j2+
hqFwRCb3jwv7QnyLUvc6USrjnn/GPrI7CbyVRA32IXa5aQL/h0ImXk3CP55c2/BQg11qakBiIyP3
DvcyyU1ikfhoaf0rnHG6zoy8STlNgVlMR7+FvEZ8cQMD7XeAAijnuZIxmqgf9f01d8ZUUtuOf/QL
8E+7ZlsmH7uYNvMz0jyD/qsEKg9+DfckADfPMlZDljSoynZF9yYTFMflD7mE22GKB694+Fubh2TQ
LDcJPL9kfG1NhwxaEHTwuA/QMGXrfBeKveAxwyDtUEt5T7ODmk8JCVFIPkaRAmnvUSW8gJixz8V7
s8PDpVYzQtd4kvIZXOAe0E8R4hejTuZ31hV5OTMqG+Gr8zO7CTaEPoC4FgyJyWGzE3wS+0KLO08r
uWA87hv8ZoZzoMo/2qHT9qks2O1Mg87naiQ4fE37c36i73QX7Eh2oPLaW906yXpBtgwOwo6JJhvE
3khdzC1Z9FjClQ1ISI5Ky/XAarpFzZEXLYlFeDw0Xj7pFJeBEA55UQL/U8DTdDtjhs7mMRkjjftg
Q441yY0wOG2l5JsUhdiFc/r4Gx37VkeX1qn6/kZcjQdCxiTrz6oSkih0/dOSsSsvF+Kw2Ue5G4Ha
ivZcDazcJHDbBG4IDM6XYK8RratvIG7PWj8ApLShyImVgakJVVNc3mF4kx8Nz4P8h1Navn3Qhdfd
rTXqjkGjrLWxg2HQ1lCxH9GqzJH7w3KOxx/6KQHcAYQ0tuAV6zyRNpJF5I3YjNDq3rYo+oKXypeF
XIlAzCvrqZT98kYQ8SClG1RZegWCmuDKRImfM462DJxbt54xFtavUsFR5Wq+OoxbsmuRp2nvOwmC
sn31+471qigt5eEb6egKCsLHEgcPSd8N7eqOVyz3Gyn3ASL487q2eOxXo3v8mLNBMPcA8ExzWE9R
Lg6I5bHulRwU7FV/fLgomDKmyoEnDiEkl0CMODOaodNdkq1YIuHfgC9bnknjAFHpjZGnkbMb6IcM
0fC6gy+B6ump8Upmw1o/lWRiMuelCO36JhFZQ7bCT3Ro0VUlanVVG2w9H1FxmJqQIIi1I52ro1R+
elowq56comOtcAGfQSxCNCLP7gKotwXQNyE1BGFvywGU58kBj5cDHmBQAVAF5carqgfEESxladzA
76SNm8K+eNjJ84KwCZ5F8qRDfo4Hotyd/RPcZ47JwhO8x+D85akkgtGGBSoyElwFQLnKhKDjPVdM
f1iRMf/XiAFntG5h6eZijLKRVkgOUWSN2IN92KBmdUSI9Ek/XGx/1SLzoDJy8kCli0gbBOALX4l7
F/nNZSyMaPA7fGTeM1GA5MfLdm2JRSrcHWO9F4EKstZVQHCiSv4enpynAwp/OoaWulQB8MK52M09
BWBD9tvpx/5NDj0tbHzFQJBw+uhh/WZs9iL1G7byDNsXtOOG1iWWgtLF5UamR7HmuoX49XdEMpL3
WjINdbXoudROVZUmO8oxCd55OQOqUuwFKdNBfR8zmw4Cwpa4/9U+jXPD3DfwofakQrptV7hhEzMS
PkmogaYIOUUxeRJZuDpB2e3DN/B84pfd+1AKicr1UhlRHFfxlM7af8Eavcj2txOVjz7SJM1yj/5A
G6V61dwfjEd+hOtG9fVTTJEW4qPXN0mgNRnNOOWtb46ItNvWf+sGVQsvhO6oNU7GxDvVouYDSlVg
3PLRaWHFR2fdsBjnCKH/oT/w74lkv4pYBJoiuGS9iUl5UOnFwkLyAim025RDIXSYsGcCmh3kSX69
fO9w/pbGwDXnqQ/dmLv96YvbimOvgHWXRiWnhZMkodwAIXjvt9Q902BaWlPNtH1MyW429tmoZAI5
3MkJTI1S0Jw8j+xkCFFJMIVIFumXNy3bzl4JplGAQDLOSMPYgfnIoFqt/ZI9Kvi6Wkn6WpxTuZhN
vAXKQBOveussSQiufCG98UXEAcK/0YS/ddlYx4W3//TCDLf6mJHBf6NJKGzAz14Dj9qoHxiQdKB5
JDf3pI4ZOOlw+10KPp/ngTdUgM92CMdg6ixzRfUjrSEVQYhnk5S/Yt1rCQnLBEGy3nh1scMrqDsY
ZWw/77Dk5j/e8KSYd15k/wqcr69U98vbK+0GsBgFwk4USmA28DQ+czfvVzbAPQeSJi+xxtDBq4IR
UYurpYdqrO6DMZDM7zUk8lmpakXf0s7rahUys989juEc+yekITAg5r6+W+AVkkCa0ZzeshtOr4re
RADWyv/H5v4ON7asAFkqtpJ7kj8QztK+MNd90uCqyS8fkFPFM6ydYGCvKcBN7lysVLTLbuVsflpT
D/SRML1Bcq6n35B3sb+q+9ch/QlGLNo1K+cZBkct7KfFWdgDekNkW2Q3UP9aOMdMQQCjnkpr19Zs
OG+8rGapzKOaC8ZtwyE4JWvjP3Rlwf16k7GmgT01JHngODaUZ58IwjzijvGa21IBIPlq2aXbTMnx
lX48XdpOa5uNOHU1kctHvQsidQJxHKZ3Dnz+LizfjUrqqQr//GEIX02JiYQjpWAgl/sQvuoI+RRF
WVW4iMc3gFEgLM/0rNIxQaOpEl8V9SkzRKfFJ1dRMdq7RYZeEsRiGDjuMrT0LnPIfd1/8coaX+t+
VEZKXVQL4OE80JUMrIxej9zwktb1OkWzNU4nYmR7K6olNatCV2QdnprHc1FNOj4sLNvpGFy7dCai
GC8xLj5X7aHhL5RkGBxjfcSWE2raq2HRIVJFHB8+CRSkhLdWfOYvyFC215IAR+iDy0kUIX5oSzQJ
uXQs7M/3dL8gmClX1FRtwcevvnLqlWNkaS+7JZrjHLEyoAS3Qcif814/3yitK5LoyDg2fuI+ajTl
sDxEiR2XrNReTsRYkRg6cBh6/fDM2VrcgAmre3rPXPZCGl70VnY6hcww3GEOgYhq8yoQHWW5x1gb
tCPFl3l3/SS10NNPh2XNFASeV/5mwwiM3F1gmKC6/UMEkDndeZlKcqj2W7pgzEjG7LB2CQC3xXAh
JjlydtJDdTLiI3xgN08TwvwlcIRnLmKoUVx1wV4leyTqc/PFHE3TlXJINe0RkMEYUF5jxRGf8wPY
wa95ED0S+uwlTsrPRFyUsVp/5kCt5BFu+hcykPXDLW0SUjFnO3WsEP10/zFYNz5ZMHcP+MIpmHqq
ixbexJLKfJhVf2JirYS3GGpyCmqaxIrPeMwRMQryvdFFqT4zLxDETjXyKVjB4VDVBjg2/VFe6pM8
5iQ+C28CbghpN+zmBcIzb9swce4NLPr7pLAWFt73mGBfZzDJz0k2qHpzyZLFcVisKeoNrwgVSqxd
q377Jon5BiGpgeifbcK8SbHzNtU93LTOzRlEzIg58smNUTuXi4MXGBIvIYQPnbLxRVfOom7g1zm/
E9h13SOHyIWRxwlmvPvWiPsONrQFoihQwfLPZfLpc/JIU9ic5CLkGDYXwbK9GJLMpEbSFPzv2p7T
QCEIsasC1sO3ZgW2PFHeMktoniNdicxGs+aSJ5WF9g2W6XfT1iRQqka4i/2HSD8oTvBkypu950RR
UpfL/Yb9iA2U8oHS89G/dOfdThLvWHQJvZLEYDDMy9jXkVH0eQre2xITCBSRc7GYr51+VYGzY7ER
x/a0WN/9iVlM/E36CC4fXOh8+xMfieyyCynxXIHalVBiymphTvBlY0GImfIkWeYM0quDYw8jff0M
AODx64v17y0qEUIrdPnJpu9P7sZfrIAaHsaYXKpJH8Uq2qrrKBfEhCDuRn4TKgizamWhDPJSw8cI
iBggj8sKGabuQ69QTa5k7SN7NydLP0fTZyqqk76AxhDTlyeP0ZnUYyPHjlI2+uoN01dK9DFo+2Ct
pQr39NS3ftIKUEFsCaiiiaBF/GF+LzLhZfbscb0faga+ZWBtxOAEbbR+HS4TKU4ruXMhfgRBVR79
VdvjStkTYJlapLa0FpdS3IPTZTxGuZzwUqsdTDSo0QnlRye6vSPqD2WH0Pk9gn50tqtFl/pWTN3K
XsEIw0APsLeunTFEOH5GfgDZxTHoYmvw1iXWAUMIF/rOws2Hj+37ADXAbkspB5QHYcaAE9P1Vuby
HGZxN7CZRCBuXKgNAZ1C02Syxbg0xcX4UREjzGNNxUWYYHzdo2uNPlQ3Cq7yjxGRiRB4yuwq1EH+
iedV0E9EjkxhpPO1WF+7AcfK5XTPqUEHT8EJYxGrey6fQ1RKmAJoxuKiKebroI3p7Jdvoy8aN8OV
2QkKZtPf6c85P3RsrfqmS0/DxOIOUUGvVtXfWbylBWrhuOTzNlcK0HL3hQapow/BmMcewkoj1lNN
JrxaHDOXSzVvZdvFIO757UEbFTuW2xas1zMoh8Er8vRmGy/o8j9nXNs0O8ydV2OFmp7jyyQq/8DP
pgXljkulDrDvEWBJo3Cu1l2N/edD3j4ODOdrHPumYTmGXF5kDXh4Q2VDI1CEjaksNAQkKCSa89kg
Zy4mHJQWEfi/EsQZxwJT0DTu104NqE9tZ+GGEJGlcawfuCThdPfwvzfon3NpA68kG8NGO7MKV9sN
n7mPBbjqWzNnjjZI4Z6EKOQI3h8DZFdPQLkJvgONGavr7EUtHAfy0Mt6vNFI0bpqZPgfTyQ6pLzT
vXX3fXIfaKpOlTPpc2hm5VNSTGb4rfgr4c+dHeDnwEXWk3DItRdo0nvdJROZTJgW1G48SHL/IDzR
3HUW/EggXk1k9ZWQodrZ6u1uEfBruLhq9W923rqy5durh9WiDiYaUcjULvgOo0ZjA1jqD3899mEU
iwblilpF8cxyY0cTKmvhg78ZxXCkfCCOI4+BMc4ftCL+WVehm+E2cIVlBel6IUinrytWofEKxpd7
8GNTpRVnLLNX9QlS2h0zOwICL+t0f6CGXdITY20PPeVu9Nf+2wfTfUTr6ByNXYpYNBoMhgy2ubCX
6ZoZa3YIxCYjLW4T+xXMHbpj/dBn8KNUhtKSE9rO5+scv+w4Fg8s7274XP3PKQczatkaXfFewnlF
BB91nrIn+qwEJtKr7tOrX3CSSLNhPOuyxwWKxkdOaOCurnEb+WGTK9sHUrWLWOm4VzMA+Jb86/S2
GYDuKoBjehOQhbNLNEhMPupviPiJvaC8wzDmH1BmVmChUEmr/xw6ucuiE6eygJTFhlgIlVv9MYT3
vbZCulHfqp4/KtWpnKhcpiXBu+huc92y+HqPM/lEMXdupHDuu4A0WW9j0LTfIhOueK+8O75IaoFl
t/BSdFk+s0A1qgG+uPfvMojQaE9bEfhs+vuZ6ZlUiX3em+s7BJBLZq2B8HSS5mR4xneWKLWgPeYg
iOgYtDse8JCxEmjno7SOV3VYKcLch/wU/E8Ba4Ah+HmIE0tRqyZ6J+hZ8T1c3abzgJHon6my5jUo
SAKmAAae4fq/R8zncLXiwHJA7/Nn75znVOufkY42C8NPQlYzYkJQFKz+shQeXQHctZGeb8lnIuyJ
BjPk1KfIhrqL0WKIFifD9YIIfJwZFoJ0mHGiE0uq/Xxa3fxHoW+vSPxuX4QCJTY8klAPaI3o7hiE
CYO7e1LBohyecnj2hUv6lWP7PLX86T2uKL0ZtK7md8ARAZQfvESGex/FeAbE59NzDxouB1x+LIJs
HoBJbN10td5asRpu4WDJdGbEfYJGgTm+46QuiQl2GY4NnWrEhW+4Qz8wZkzf9bnhjQ82u0ZjsmWB
z1YWCAG9Mw7Eb3ORH4VzbE6+Apus/mzc4I1ASJSHJdbSy8ZVmt65DmVx4LjmPxBiVgH3RwLtfv/y
kRtV0bZ8cc05opkRT0BafjPkfw97HLY2VT3Jq9w9hhpHWodVM0lK1FxF6VcuEGi4HIog0nz25B8B
ThIyy1huzagE+jaHEol2JWFVYIAvbiURJPN4iHGU6TRLp/MxxIFT1AW3phnhtFU2wrzeHOeGeyDb
xnc0aq6RRFIlAUBHaTsxELgz9TVqAQlNtJpCwED6B7YlucSC8pCfC5R9mycTMvEjle/JpVsWgxSX
cJvv0HY7LL84CIvNho0QZw77fAMLTR8tDQMBKdyHTwG/pO4R5a9NTjlAcerc4DaMo8zptBMZA7O8
vY/2xiD40xvewGqsX6sJhcKpG5KS42CHDzubjxZk3kWEh1lx28ohu3zBuv3ku5SaTkbikIFztOkV
4GELnOFvYv2+EBjmeK2awDlVmb69iQ3qEnBPv9IPHuE+YJrDBsX3h7GbvIrrugru9NjWV923VmVV
XPh8nOZouIKcsFovh9wnUqQ9dBr0ZsdE2ZMMTmZHukFwd1uqHSlOxvRHs8WRADvnK6c7snlYoxlf
UgF7D3OtKfOFvINBmAEAuSIsUrbqbLTzknk9ODYfsjuxkX6fi7nDMQuTJd28KB9MAAbLSIeeit1+
vI12Y2yiWZysDCrGaDO0gGOn7kKTwf+sLsqpFsl9LiOVz4R02aqTEh7eO5Al6gTIpsVt1jgWPiAX
e73ec8PYkaxgnciLVFJXrfSHCQAVRjZLeKk4lFCI8vJ3SVS4Pop21ooF+keoNuRMfTHErNGPOZuA
i6O4r79lOXYRHebsyr03pg8ZhfBVyW9KBKbMXMMpkIpxh7fdYfsktkJeeUGNvR7lJZMv+15hNIg9
Ue//IanL0yNW3RKE1YnKgc4rcbQYOv0KV2ExFqoHGzCDpLExKbM2OyfjES3XSgwzVPmn/aTyGt/Z
84jPPOqlMGIROoPCwc5mi5VlWowvkH3HeLXnWt/5Nrv7HCat7HTMkGnx1my8OxKmurzJxhHzidug
1NU432CJfMKTYaJXsYv+3pyacxoOVZhRLOrO9PRs9ILhkO/FTFjSe2V65M9dgCZcRx1HagmUYTF0
YzlcpHbHCwMneQgzzK7tTYVft5y+aDF+Iwd+Z2U/Rs1169se2bGQ9T3/Jiy1YOnPrvaN7fWcfoaX
N/S3ASXQy8nsavXgT8+drDu6VQY7c/8iDfC0oZE7sZOObRg1B/jmUSq4wpdjNLAUH2GtbLZgEN8P
q0w497cuG5AoIa/hD1EfBFspri2LR7GTpUsQ6KFvLMuhU7JnLynMdH/TTz189nOqRTsQJbOoM1Q3
jiBw/zXpCHSw51eO6/W8er3WEMkn417VM/0egipCBCaGWiGWwWdgD7BhdwYtiZ/e6+URPfWxiDNm
iBUUyTINgzyZa287okeByKpd3FtafHS28PY0pIBWPYee4MmYI2t58zaBB857oRrNBKvTFOh3dv8i
2cUQPh0DpbeuCN9C0+HVk9mfwHXewHQq+EUKa14xuhT9GjKbdllMwcZGV+ra3K9YIcD1yDGHDK3o
4G/ILFvwpXr4AY40EKfHi1+DTaWH/wzfkEsFaLfsg1qj+HxGGJjSomqMidFUcJKpiI3W81NFOwiP
OR/SgcQnnE2dPJ3XSb1hPQ6OGJIm0uTvzzl1M3PkYjyQ7pB0lhMY8aLbZrPsogNwNvVYK00r4TS+
GK+P7arNcLILV1KcCLnXD+Fgq8r9bOpnCCnTfwu3282tpSOmiTTpeQxyPKgoAbhKDmFOwRirUzQ6
LFsbyOLqnKlCbiYMyZH1Fk2L0OKhE0odjXsW2pTwdwaBFnaSU0++AYYu51kpkUMWnvPfZapaLUBc
SvGdsSOEw1nhkk7mzQP7Gq5wokcUGijp3N4QFeNsgre5YRTM50E3S+rMnca4I4fIWtDeMt/gag8J
w2SkiMz7xgdCdfBvJYf1r3SI32w5WDlbkL0NKul7q97XPSNjxcbeHsdCq7yaTzYkraJbeXizTStt
DXaxo3lIdmTckdJeN/5/ozfoIzvrA5XfBGpL0cE+qxL0xiXLdyG06AQZLPGcRlDkn9c4g0JCH7G7
0H1OvwggfZ72B5ObMdbiMOy77hs6j7nGrWMhmyMUwB9AzERltwdrBAfGKhGgJPTYKHtaw6H+Ow6c
22bIZRS3VOaPEXUwaaF068S0LBM8uie7n1oM13VnZ5BqtNEmBmFU4BdHeYgQErlp8ZfqvM6NFIjz
Niqb7WAfxpU0y7oEnYx4xJtd40JpnvoiB+kjdmIYHFBhKMzeC354VeqvRo9BpBA+fYmSA0y+6pTK
nJAIo+A7yo2S+l6CXaTwkpbCdrpFcmzcYsz+5wnPr72+ZRgEpF+hYTBvg2eWqufe9BrPr+7hs5yt
aLGpcLhX3pe1qEtpPpOkCYm0wZkqDqkcJaFkoG97TmLzJwDEcwui2CYO1ufgK0zqwb/VYPQAWhjK
C+opkx3aO+VWpKfBNM4qGhRw0dknl5rtFGeZx2CUzXu0dOJdXM6uDHKUuRtm3iRLowd2yPK08mFA
q59lORTzKm4adwVPs/7XSyXqFpEDwpwzyPobU0I27zxzbbuItnXfVTDeCbCA03xSO8ZVNFDlsviZ
70z6TRW6gku0MUmmg85lO7ToTgpFYRAuG+COCvi5X1JdJBuudVnCEOTHTZ8B5ywfMfzaUO3NI2Gk
CpE6gi9PyXZw8+eX7TgqTdEUFUpUfyS9BqjxPljBhEA6u6YVY23OJDw+wIOu8iDH2M8lG7Cru7Mo
zPsD3bzMHG1nN8M5taGXSpI/vBDI4mmW/ag/hmJnHyHtW7D2RkbdUpIs8nA/hP8AHCjhykr54khK
Wgup+xb1i/b5Jyi2vQkJ1vCL4Kv730vI06RVL7U1Q/e4d0OfYDmpRI1UPYioWZyMGTeXO5/WRm9A
cL/eC+43A28unAjeEw7PglppmHPzOrrU60W83t531o6uCXQ7gRcPe8/M8NJFaidiCCLPBOta9KaN
oVqgkbvmxnt/RHg1uC5rbLX6jzRg/JG3xDnE3vjP2M5kuUTMEtGwQyLHL0Fl8g6ud4W7k2y+DeP3
Wn49VPMC6cYGJEGugo9/q1jYcUOQH+FTI3Ac6dDjJknaKNMuFEv10hD/a7MGk+W7/ZIZKOV/xN6x
W63qmDZlE+eCZuYe0kzTPy4Zaf4uTW721jHUD59ekpON5FEDAbjOdts/0o9ApXaoOXMWiKZU2Y4h
HJwY7ur/LXoljUJ0amIw+nW2hDY5jW65igzHstMqRCFFJcLILDSvKwU1JldeeLjHyJa8LqFm8N+4
GynpOkFeL4/kUUSTfvZNAN5zZXe53GrBBuEWCObTNzfJSwN8Yx0NFPY4qlRUeFDH7wgvJqnGMWzb
44w5CZFr0LigNcX4fKkUbTajcqMUx4LzmyxnWOZ1fi3QvXeZM+lfma0QYWMHl/rjgZpHNZaTx9br
EncBBnuQVXS9tvdgst9eLhXePzFd6eYPdtMsROR2xPmdkHj0Xg0j1mX9xreFO/8X2Gp2F/xZrQb8
LgC4rjzx2V/coP+KkapCw6cJhvCtF+1HZvaZitchASF5ybyNvEC9LhtBbMC0TAJT9GGA9jK3nefV
DHTfCMy3f9TLVAmpz6pvxQYW/PpPv1tLra1zFn6i9xochcZ2ZqE19SJpfWT9maL/7IhjKIk1/4j3
ajh1BvHDlZRNHWAs6X3cSfCZ/9wX3i/gk9tYnn+iUTDpkaR1/2U+w6cNhitolSSNL8+ScmyiiWuW
FB1dwaxfIeqomq7+g69K3oIkb/QpCvd59vMEJ81mnEJ6lSEFVu6GR7g4N52nujI4TnQfH3mY3mGz
xg9jAU6CMBthGyVKACH3DuQLqEVtYlC/V4fPMbytepBhUCcqVqc48mvU8V7tcCXrpNViaN4Oh8t4
hctwpTwQosA7Ft7anM5I2LI6x0YvsAooXdh7US9vBEMLavoK9qf2TPRcvj3o62vt0xQyKpAMmtXv
YEED+Ii/Dwh3FMEAsUy6UyLDLiFSGF8FvYdr7NDAlX8s3UhMST5U3Rtwcth2y60RU/YxVWe7rAzd
J2k6ARLLNC7q/Me6Z9vp1bjGkTCMyOQEU+XO8FqCF2XohMnjt4d+s+XEdvB3ESQJI/b+sglyE7PD
LQW+DUllJ+Oyit39bcI86th2EqLC91vWcCd2rnlCt7DrsFCVnO+pPdqQipqw4cmFDxHIlf+LBg1p
TVd52kPBck/RgU9qD5dTuS5WpjjhaWwRzeToIJmOAGTsJCNwy4TMMS/GaG0FpupwmGkZFWcbJFaL
32qD1o8WY7DyOD6J/LOhf9FFtSbp7tCrzKXppaaRhxsBYV9VgX6IL7ejhBmp/vT/uLTU0gNZA028
4f+KH79mniYftOHSoCBo+mWjhxF/+57T5xVUevdsF/t3LqmC61cPTTHYUCbQOHKKaJXHPF54Ap56
5aj6cWFo1hFcm7oUh2vL2LyHG/DFHEbXyT7ab75cS7oae+A40wVm0Vk4V49LSa0+h52ABSmEnCab
6hFLmtZ8iXIfPuOgRKhOrM6/FPTpI1AtU+C4avAiir+0zknGq9PYBQ5dSPCIgk/J2U4kytoCGEoN
buK0ZzoxBsDWF7zKnTDhXWLxU0JbGXAtcvpcoZKjSHvn2TiwsoEkD+JEVWy0E+XtHWW7JUd1VbUO
sv8ayDyvQLH+vcARnHThDxlYYuRdsxcm9BakdwVo7VNZpURmZI3sfjP8RrAt3n5QWSyrXfdkfPCd
YRiNLAJAdLdTu62AIcHaA1EMHW7C021Vrte1xDrrl/+f3q97ykD8xsjIAuh29G4gJo0XX6ojNS2v
wnaT2uWr3p8X4N6FBRiuGu7WVQtVJdnHA11yAzj9FvacbQs75t5rz07M4eiAzImx6smmqdn5tBaU
iedoeMsANckSPq7VUNP3uBdllf5oeoVL66YfKcnvzO4KjS6U4HBejQQKt6as2v+XosOH38UxGXLS
4nwRx3fqONA3/J6WMkhfPMNIiHp6A1XtkPmqxC3MvEZgUJyNpLdMWrCnPMJmon+5w7l+fNpiuEy0
CzkXzyBn1kQZiznqKHEU3CWdrokxdZ013ynI/OJ+VrzUeBY5SN/hpKGzewseNLj923UkWFpwhC34
SkyC3GN593tLAc1+sJrwbsw3hwfsPNk28rHEFjIQjTcGuLez1J1JDurMhgmwyvudjCKt7YJCl4R7
OcTlbmh0kbMK+6IRWwmt4iagN1Wq79VIsEeDhiY64nL9YlWpl4uEVhIJ8tBMiWT4ZeYMXPj27PB1
kSkK2/sV/wlv7znrwFnl+eRbCCFgwfmkQR5CGw2jBbHGyZ7XKZYEHE0TG552RhB+Tf1p/xbbRlj1
2yw4+SOXzqQ+bhKQ/nFbUWY4tKdw2JOFOzyX06xC68SM286K9FshMWd2jQA7iyP8dMyJZeB9AyEU
VpD7i2EHF+75m0vIq2S8Y/9uWd24UI7shrQDO2deMwFIzXL6rBzpgREZvVW8UoBgWjf7p2/ed/DV
1/Lqfz5E5HxqNLyXpeOaOuZ9LXR266/gr6xGJDmjb2QytLDlBN0tsHp2ksMiTCfBoltREZuDW5g2
v9e1QzhKMJ92vwWioynQClqSWQ0vGMjOcu3qQqqM6EEsvJmiebbKgAHuKjJSVNKS3DQa4mnCOTSG
ZzZwwPTo+SCkoYwLH5jpajLpRz6ohc7sRTU/EEMT0zhUFzO1Saf/AIIKbptbv1O8igAhjq+JdHhV
ChUGQLUFp9IJ5ZngkE7u9nMK+NKYiCwX/MR3FJ1yHpt62eRcsYxKPl21A+bXioGk4PlKUjS6OkDI
/6GD8mirZbIcLLGBOG/uuprdLvwBzd/7pg2ZxIbGD2bR/AxNFczngITr5p2YyY8awYNpa+VbBM92
VpxPEvdilJMEoQ2+G9S7Cs7i9rT/s+aGzpk1riU3qsBNTmmMcGZnAshIbZjkF/iCMGHlGQLwIBm5
UFj8Yd53NkqzDOhzBiqDSKhOzEzvGtojo2VQZQToieBarPlb1RoWPUocPz+IQHVlX3LlyQlhZfg6
hXSwdXJ6mBrmm5oh1tV9ST3pv/AY7Ei/WXx7xySszQ9hiWzoc39NiE6CBrwsF/9HvCx3B1KxsY3O
lhJ3By3Knu06tZsXbCPhJUxsFjnNU5J6V8yX+WmwiPltYWiqjJ2pQqfbJQ8EJczqSNbXZP5KNhpe
e3HTe+QiOatJAa5OyNvro9jgZUCtQu1AbdSKLVBpDdCAoEtMFibnQeYe5uI1AP58F+o3+jgczVxN
1sG8wYK2HdqXmckPicKhXSYzFQIoH8lXoi4Q09zNnheMmvh3phM+fkBw7CJeZQkjt+2hSF2odQTb
NsF7kdmtc+ak1zpPxMCnME029gpt80CHKRuHs/KrURl4x+fvXGMSLG4+yozyIZFNExO4mXFtG+0Z
sKvUdsiHkJfgcbNj0Q3KkPnjmNNH7iMDWENTp1PGGWy9l3+1Qp0W+rhgB//8ORZqkW514Lts9sHp
Zy7XpxNn8IE0RDjX4WI2UEd0kIrnbmYXok64k5sLNDp8X/I8MaGXfzPzLW8Fa69MFg9Af66iKcSR
et8it0X/c+y18GYQMsLo778nlF4c4RnJpAjnwcf6BmqvZOn5T29gQdypyLUxhre/zp+0mVF3HDtE
EpqytfVp4YQSCtLkrkaLzqox3iMMiEvpS1ljoIshRi4UdySFAbDB2xRjv+fzlcffCW5iXrcEutcn
uTa0HVkinVPiDKuHwgPA5YuJuG5Tn9Ra0sh0ShkqsZwj5dOw7O7F4kA7wi5N3DpAJWyQ4s27N2Dp
NW51ILMFQ5i+DRwVMB801vXIO73razAxiygc+3mlni0c4cQxBBenEo0QjPyC/dy+NAzo2RR6pkKM
uQDGQrF76me1dGZkPRBmuSGwQ3V//01z+VG2gVXwmdkr0XXSkO18GcmXg48QeAzSWX2S0Zh1PwfL
tvfSPrcV7N6/hxZmTz6Z2cG/mf+f5Lzll5Tm89ULwndbAyDFAtHk1eS/5E5UbVwI2mWK+x8HGxTp
7W/DGdLJcMRUMmfIy2P+Rxfkf95xyFb13eLNu+htOaJZyGRI14eXYYAQnhzQ3Oi2SUldWJA97qsh
iymrMVDylo/k4idGVZReAduQJg9HVvMAdkzqD38SBrZ77D/gqGs0I97tKKWqOT8Vim+pMD71dXsf
JoL6UknviH154QilZJkifYt0hMXAdnB/HtD7L9TC61n/h9qumGpw6IATMMdSFtq2JKzXJPrBy/sy
A4RRjbeQ5BGBOBRYUMUC4NGr9KrrDmcbprUxOE3P4gpF+qIjt9n8ieJ3kHG0lP5F3yRxHfrAxEy6
ZZt1rHU5qFioECq4+snXj842qObTH5t96ak0618+ALdmAeoqNLdT1xvjcW64a2sLa/fjDnijS30L
+aDu7iEvxxIqKxA7lfSo1EtMjTdVwizzFIXVdckynyt9n5SvGbfKa3mg3wD+gavFv83UG+6R8otr
AH8Hh0EuVdOGWt7c6UNI1o2jrsfSUPbxlkrxxgONeGDy/c0jAyP81LDsn+TmJTAKHfZQ3Q/JqzKU
5IkIzLNmv9EoXQ15ktZhk4Na2unWjq0Gbwjz2x8yfx7AI4ndgjJnrSkvbjZP5Qz9o3YpUYncu/VD
15TfFrmbc+0luk8ingaM3bZrPLrOuzEaFlvbiXDqmz0xLCeA/7jbgBaep/9LW6G+dguPZKON6huV
LxdZc/FY563SUelD6BMtfQRO4C2lKy74H+zhTEopOd7f8Gob9NPC3VlI9g7HN0aVS9J/h5ZQA95T
6SdV6rv45LFC4zRiqD4N47TEgYvV0E3OgSPwN6LGWxp57JRtO73FDIJBh2x/yz89a3hZmGR8M8QE
9d/eAwMqBJzr1q93WAVRqEAQXxXUMXF79QQlkQkcrXSI9zJj6tT9onTsZIe/VT6OZq09lWIHS29L
gNLP0ToI3E6IScxwDi8hxNJmkiNq0CZXPLSeR3lph2Vu94iz2LBYatBXmgp32DHDDVub356bhEsD
M0DDMu5accfkoHtbsvqoY4Vg7NQmFD520h0T2ZmCeapF1kc0oaRFUc2zAUyLbuNeINvu3Otufssx
2EqzA5FvcmyWOa1NMeLcJvqbarT91J0eaELnvx36vAujIQ2Wv139zupyuaNpgxAWMSp6FyJjv/k5
PiKNyHrlujd0YMEqOG0rVhcPB8vTz2CHVix/UgmCK+l4EyuBQSBxm0rZwbO1Be0uAfcVUirSaDor
mH0quaGtR7x6s88foxflyDjYrY/9CyfKzVMFymyX50m6BHL4prTF2XGgmfFvfdJZN6p3HWaMLajf
y7JehO3oSfnCBM1vfE6YXSi/BsI5GsQG6AnzY+AYFSjUgJ4vFiHzGZgq9Lop9Remnvah/ZoPac9N
u30xMsoO+yhtUA7CtBjm7igw86wTssaVplB+AznRuZnsITjLD/rf5c/PvJYTVMhDU2UOiLmrEbFf
mX0Ju7fgT6XxhlIPWWQOARjaFwMNC0kGddF2L8ubFgZyABXCSvi7KF+og5nZe9j3jkDIh/9+k6P5
N8e6uSKCJz3Yn1xBLQbuduP+/5bPcTOVJNyL1/ahTCwTkC47nnUAvI5qrYXFx6yL7vrjvMlbgl8b
bcse5IciM4N5HmoAUxMrYi3BEaWpdiEDqvrkHngT4PM03ukDzvqQLQGxqn5lKbCWPVLJogGlafls
O3U2sGLsiHRuty5Bj11ZL1AVLzPOk/r74tVix4/83qMZHVRTvcLTv9rDLzHvV9a5dS8dmwNI82HR
FHL/um5CkFbah/REOO+oQu+3T81dCXYqbYwOh89NUVlEU1Urhgd/bG+PDwqZMQGQfBPbhAuuEdYX
DGdtkzoUfjjRuV1n2D5x6wyuxvxm3HxfuRVMhhE0y8tmj7i7vq30iMYGJkwVeFjS8Si23jYJd42Q
cc2XsOoWpLF/X0JGFKh4UfqZXjeq535h3GgIrtr8J+VIUnRXeoNztGwc2N5jIjmRFPwPsBvZhtdx
EztS/fpNup0pM+FfAmnEOS1AMjeTmR+oQvb7/ggN7I/8dAldbZODHGztpW9mKAewU4TrajagxOYi
FkH2wBmeb34sXzJriwpx9QNseT4K7X6j8/2eoPpzHKK3blqoSWAlTKh4nUYg0bKTysk2FzS2PF3Z
ZL+5FQPJ3bAosSIlBiLWY9fShtC8pHcQwQlap4Q8cmrsXb/eZrWHHN4ygc5WTLVFCxVkmZT4jC3R
58amVZPYFwb1Mzb38TUC6FxlpHqvnbNOdvg+kOQCu9l0B/yYMR7tjm9x+Err4ZB2SSzC/h9QXEBh
jYPOhxvFhoPqF7kTKLqvCQ1nP242/KFKXwQTEx6j4si/sN4P4F6e4VLWbUIxnzuxpNxzn418M6N/
zujG8ni8IpivMnlM4oEt1X0qAuIC9qvAN4EFenm4RIMiKMc3Xblbovw3Pg2EY+Zvpyih5/e00XYL
h6BSCF9r79t3PaaVlnyGYR8CAfjlBlPS75J0k8AkWy7K3o4ACQ/s1qoLiH0Bb0a2vfbv/vnJGlqv
+fI26OOuUq+54mFqCqodrFUhRu5pPeiXsxqh5/3Ghd5gRsR6VqTztg3cTT13UH6A2N8LL+dnbF63
101BTyOSkVJAhFtZy/D95m52Lcu0HQ1RhY6hzFxbl1yuCGuYR3jKP2I36RuUpADfq3QBULFpjuow
VkVH3DMLtqJywwEW+CS3Z69E9RGG/ZEj4632Ak76cJNJIu7QF3ndM9pi75vsa3C9s2ptvrvLYImG
tpjTVQfowL1QI2Lvh7J+f56sIMv67l12rI9bCbyhW90PiF3erQiejQSFN4o51HoiGgThskVqW2Dd
9Djqe2+aNppOjq7LW7GrekD1JAdrvrehJUnTMMXGfcPHQSyvA9xmniNv14X8Epgnq2YjQXSLXC5r
6AoICbs39zpN0RsL8vFmZ4ENrJctOJbjEU1Py2CX5JqSGQCNTj2kdaHJetV/ynQnzcn3b5GLCAs1
0mgvtFQhXxbTPwrxWDiUsKlmuHjX3NsL6TBQMvfDKLMqJYKFeyKq7B/+hHf2IWn2gowOmDCJ3857
WW6Dz2Ch4IACpvzD2mllemidwuOYw1HxA8AJf6UX+CgCwbhubzNa5UpKoDJqoKq/XFTwgb3BQLSw
o1v2L66IepVVNBGm+O/uhnaLfc09t+Gmpwk9FICIFiZvA1oVicjg3oeObVAQSdDczWarJDCI1Fdy
8t3Vky5sfraJb9Ep1Upa4X0uJSzig1/GciuhOWhd0Lkb0lyH/kQeShdUqX5/qAkmfdNtv2BCKj85
/hZPLUIPY9RdJG/UQnJK8iaAFpqLx3Hka+VuamrEXyPCDSAXwTN6vqYrJpH8CeWGa0byi7romvi8
iBjXaAmRL7K3s1wzCv4s77G8ZLYAstCtMLU3h2vXdP1G/7A9VSfk5Tq+Ici6/B1NrCA5XKWFlTPW
wRudgIzZ0nDqOwLMVxoka8L+teW7ZGlIzNATU52WP0lDf1f62JmqkwKWOvYcM1k/+HhA+2BD4frv
CpC0ZZqdDl1bpnr/86PmOubnKinLHFLph60QIIbmiXoOieCW5yJAN85TiYuB3e+yqr2d45rBsiRl
y8sHg8c/3+kvW3Pa0Cek2fhGiZzQavHCgKUk8cPBuWHc7pjJltv9Fn8J/RU1X9VdkseaBT0RxtP+
iWd/jJdltrrRSyLpOkfHK6toolueQGNHAY2XkbvcpAePm5aiTj2HdDMjJQEs6LKIFa2e+8OEHpkB
QlVnGnysoymuOG4stcAyb6/Z3A8DKePdGMTUwb+y29p8pqKuuazE8GDfRG8iUEg5ajLOrFx3kE2L
8tXylPxDcni+adnJzwW5jFKxtLC1QLlhjHUEu2R6UOa6GGxXBKqY1uzXUZ8HpXkkCe+FO1UQHrrE
AQmCPI9DgncsH1xWIs7j4DyV0TqlNnxU/4EoB87K9eE3E9ivhrI6WzUuHB6BoBlWJ0Hhz8eZJV8b
69cAysX+7w2JpBhvgSal8GM63DjjyfFL3nT0sHUDLn+UbyEqzwjAj+uYAMaeGvoOj0g8ke1kFqTY
Ur+PV8IWprLHMBD2ZB/6AZbR4FEsvil4RPQMvb6NO7QX3LB084MGFsEhyPPZCRGbKwdxYFEAeVFS
E3YmJTdX0ydDI0Qyh3H6o5YBiC9vp4rbqVWyVWKOARdlYEIMup9eaoV7fFwDXLec9Pi9ZbuZIP0q
zPcZpGCM59zLGn3PzPJfcgjcxRgXR0tsjgddRDC93n+9S2Mc2H1d4DDskFDBugEf8n+pjot9OA2H
jMF0cMESFnD0KKnK4jtJxWD/r5+pzhMsPZe5+f4b7IxzDUD1fm7cUHQA3sSYb8SwHN/TJWyIey68
HTkxiorpr5rekPjfC/25qigWH5NHCAkrVJ2BMY+1mybkLgaiJWuVhIcGpu0h8KzS5Q8jHm8YObnB
SkjUbVQEZvaw/FI0Rq7bFdLoL893pZoCB3frzZsNV9BFCU1puaqg2GbiF6KV5zSvUHQuh/5fSUET
CtHcDT8nX+KYgVZ+U5fpHcyoH9LjDkQcA8i8UjuOX6Sroijtu4aM9Ju0gQ1ZPRIF2OTEImwpjcpt
oQrR+i3HkWDZ5/+vAVw9cwoUHaAxda2OTUGRQ8hYtYUNBxcsKb4FxU7/Hu4/wZVKuI8aA7E9bVN+
Nm5/5ftMAj1pP59wC/5C4ycIOs3B7ocAe+ane04cS90vBe9AZbU1L0pS254d8qYYPiAofx7pgaDu
jj+Kq4n0m/z8Kd6NYEaani8NrvA5mExIc+h/OJMZjgoeyBfWwF2aJQTkUk2mk1VTG5LqkFI4h5JB
Zovls5JDYpfRoA4zL5MmeNavFb1ngG8u/aL/XIbG9vF9YXHFmLMg0xj8wvv/v65TTqJgAXRl0Uh5
vD1OaLqX1lUvxpttSsNUuhEw7Cdo80rhIEsroJZKsI6eczrj9dY0XQi6wKTNVjJRYBeJ8X4BSujK
IlvvVmfuYYcHxuz3DBVxQHpLgUGmBRE6tM1cBFfWrUfOpvwRk2vp2pQLB0QpTKNvXiNPu3bNkHNC
QyDpg4qKuUxY+Y7+lUr9vigpdzJi/sW99BkucyqmREsPeqSu+Fk87HjISaqO/91K+8Nlk06hdMxJ
w1Iki8b3mY7qoInaw9XRyKWaS4k/ISZrwl4UHfggFRtpY1O2Shh1yzed/4v0dbQlHWCUiZXKzVtz
3EYf3eFHc0Ny16mKoVBGkNPuusyXYMZMZd+c5X3ez2TBmwo2WlxZW51uRezIFJ8rcRfdmCzJ094P
cD9EUhVs3GgwuOxxoHmc1lsdaq2tqjwfxEBYWm0V7fyYnIiYsTCMPl5ezzPNJMBdC9gzhM6GSIDo
VNNxV3Vc4qZ0ES+mmQCH+v5617mg4tgMgIvllwM6DjibL4pYr3Dpch7vohgdTeDIHcNXKDW+1mTQ
SrG9Ai49anOE1JCISPZfI5MM8cb2BpvqRFyCPoC2v1JZrsaEaD2OZgLXYppDv+LpjeT6vHty+VKD
xQ9fEVmLuHCvizK/lQaPObJzqf0Y8/FO5I9aVke1GKvSFA5LGzh+hmZBEDWeRBoZaOMZsf2DkJUq
Kpgs5S6OA5SfSRtMjm4rReaOAM9Mv8DnR36iw70oGQC1+7hEitupHb5D+UjH8R0m46QFdFvk1Rq5
XWmaIQ8emU9d/fAB63nYk/rBtBWMIf5TivzPPUCQhYYtIbpIDWbuHa4S495Sgfuj5OB9SeOnG42C
51wh+8piBiFmPCZvTNhffu+FuMkA8ffatKDrVMdGiQsH4s201OSjbeY8N5UWYy4zq3203y5Lgsld
O8TG8CYDCqZV/lVSWx7+BOR02HW96RLfoW3jFwiMy3YKwnCZD1uqYMh3xAW3yZeBaf7pAmvnV7lk
qBEhyRd970T4TB4tzrMmyGatrp66gbgwrFAo1rd1fAcNtu9z6srNNqmgSFX8SImwCRozRJDOrcoV
uPot+2qAEBmgwHDWnAFWn/wRHx0y6jpq3LLYbGKUIRSI/fCzZRIJe/tq1vcimFc0oA+6dEFhdsZw
5PHFlMlg0jD7fYoEhe+qxPPleG1rtPWkiISa20HYNFKeNBBWFLsBmb0fqM5LMvUMZ3Y5BU/Co8n9
bXR3iz3EEx1ckfmaujjZI8KjeZttJMjxLwQ1ypE62uA2r3cn1+fDBIYDgIeqfH3H5ezFKF8uhLKo
dCRrJdzcatrasiuybkyHqHxmFZ42v2DMkWb4Akn5VdqfpWIlsQQWEWk5Ay/fdc+Atu/+pK1FeFEQ
1GtRbJSxdWynKTLYTz5SV0Ev97rUUG3Z2/OraBIOhn+nkQo8bsuUsT1Hf9XJ/IBblKzMmgY80uod
I4CDyptIA7oT3TbdlnGmX+AbJsb9yNaggTlv9bKV6I/JVAgwDdfBxSAfAFMscn7MhwaUTuGalWA7
10LygxXZ6s9dmkugl1h+KNz8XQYIrPzkD67yhNWE/KGpbHYHGTOKoo6Ubxi0K27Aj3UHG7fQgnya
ozWB760O//WcXbhb+IUTYZLWatoRTvQvztkbwT96QDZTeQg96awnhW7qrVZMhgGQzZuEuo3g8Jjl
Kz19tnM4C92HWXZLJlUXPd2xEgUDNs/4Mnvnx0gmHL8shgAvBovJvQTnxR5S1uIVTVqJm0cPM+K2
J2LEWHu5OQBnnTYD0h4QkjiVfaILDq4u9NrSLEgYgp9GbBn0+2EY9a1F1V4y7ImkkSp/3VWyiVKH
e7XfiaOYMRnkuj++W0/3xX817gFuTKlzjGxL1s1IYcbQpGID9rd+opRyMjLlLWDBhQbwToSZluRQ
HmsTuzURX2WWBM7G/ruAoB39xmhbJiuVOs7HpkE/C5qPWedlJHiytVrsjj3rnnQjroihQtMVz51X
uwafvOkH/5QWwfJsh1gQNrU4vg2rscNov8Me0xdu5ZrUEntYEsUD9t8MkAUeCla8IWJrn10P7cjn
wBT25HIHJUGVO1lQDIM+w0XRWGl6Lcrj5YjpkM5WubbkoHEuUJzg+u74n+tKS3XySYg/SU45POpT
hzQZRJ2GMEjYwhUcvyVjknEKCNUKGHodLbxDNiDM+GTWfbm0DLTw0tlJPeL0JMg37NHIe1zjjxMd
m/Bc8X7Kg5Syjlqc+2hkwryqF6aLaLHXE7IFMjADZhoopNZ363yfuvovS8YGxPF+iwAmMRGSjxE+
bykXlF9BZd8/e/DQGj+j/KCz73o/U8nP6r1Te6KuZlJA7ubzK3QG6/l2dC+gzj8LvYFxqDzoaSvZ
Q2Ct9aS0n7l3mb137jrMv0WEKGaS/TphRCiRQ5na9Uy1OATCKcdt+GuhbKbmxMtHjtcOdicffIsQ
4Es1eVrfw5Tj2/zhaqD2KKe0pFC8G836ISSupGYbfP2SfXz5yoUhyeLziZt0TLr2/nkUh8l7A7SP
upnv1Pc4jCAzUSZvD5UBHF3nHHcHzBPD3EhpF9LJ4YjlBTxhhUFthMisU67ptppLlgVJHQG7MSkG
OEdffS7s/TZ4+lY2P/bkhw3Xn0nbgz49U6uBOPanuLIIS3ZUW5qXU1dgBhUxGv4Fwt2wtuhWcE9O
eUJXXgic0X6cBT/OPYwBP3TvOFs/R9Y+LKCkWUhv3q3z/E58NbEbP/T3CT0N8YlLT3qnl6OTAs94
UKhA0LJPXBJhH5gDga7jM6HUQJ7NAlTp41bcKDePEM/nb1AONmGT97zGEi60SbasgOII5oN+bj4l
hBjlIB9K1JbRAltjsAuvBrnVbUXnn2MPVty3sErFVsRNK4iT+Ciq82rkY5EPY7PbAJK5a1HdUc3G
qiSS4H/qNsjBhAAtX3a3rHUm47bigIVZ3V9n680MA2s41UDroko+Ta5XwwF47yTXUAyxF8ME1ZDO
YJTsDLyvhis4CKH1Rc54+e0moacwT0+JxJy50kWr7nsmLknSlhagYmSqmt1elWI6fJCZVn4Lsvbw
RgibOEhN4LJiVwhDTlkNm0ZIbJadFxrJ8Nvzu+WhsQVaO5RgO3FAeSNu1A5ykeYkvlHF4hLnRd/u
Vt6MQ5jUHVws+wmL+a70UkGznk2ZmOEJ0CUyA1pzVSV9LEHJ/83znJY2tTFGKOWBigIwKClqDqyg
5dcnmPFtO7VbShUghK5uhA++JrwXKPiCYXaafL/HbCDROxRcsb46aZ5YyZBDjMXdRDGO+qB6ctee
2nN1iljX+5pldK/k6ygVE6qJOlTn57iwNaITFfsxr3o2+LhcXWB2Uv1sRBL5qZi0ZU2O24PyFlRX
g/bho4PSymuvzBueTqVf4BiCYjtl9sNo33yv7aL0JQkIuF324c+nO+m6q9jMGmp215IVsjmRnxe8
OsVKC4N1NvVxtX1lZO6ii/sGy1RTcrQ5nfEAGnSl3//aI1xgjy0gHxwyDtLxyOP/ixQiWtzp3yj5
dotsw+XJ34KMIdTD5gKMcemGmwkyrJtruVMHvh99K0g6/1UlP4A/AZmcJurXgb015WxGYTA3QTQ3
c5XfJktOrGLlXYGdxxDmZvA/ctXTgY4h+9tn68OyzWLwMIf10mEusQiHi5DLOlFBhlFZjwHpLW/g
h6W97aiJt8VqWB8Uj2wXjOjG+t0ObV+dnq/xyof0QY6IaSObTb04HLnrzOpmI05MD5blsllWkEo5
XdZ6oE82ti53ad5A8BGtf1XbCJWUbjyW9IOAkK/O5h/HiWBMEYV0mneviaN56FFpJsqTEk3AlxfX
LRyC+mlf2rhbrGAIz+dSjGhPPu40MC4VyJ344xrcyQ/SlRIk4X5WbE/UrOQvBCxBl7nLSgkOiqts
ePziQrYz+Rb1B/RNLdmyZtIsjLJ9ELKKSEfFBG4p7D8HDWFOHewGBddz3xG5uL4aLFXkEnb6lx/V
JKBZY2kh/8t6DRSJjs3d+5ap+H/X/cNpNp5vVGn5SFfCNKb2OiCKInBirnnL4HK8HBsBEU27zase
0ZBiMRhRbs4t6kmib5yUmikQrqF85W0Fztn4JNLxU/OJeRNh2YKd7TAQaXCoAL3dCJNpxq0h6LFN
Frr5V61xPYhVym5IvA84B3J8Ok7dHC4I7Jjg1vxwxal7LBRKO1FSK98n8jVZGymMSkROIt6ZOv6W
tus5k6GwlfxYD439nwMabxBcFv8KJ8CH9UiulCKL0yux2O4qK2PXJgGRI3WpSg5E1BDxy66CTCNn
HMOoDOa7JY7+HfDFTV9i4dKdoJJLVWqGDx+2lPyO8MI+wkebana/faXRxMiymDnU9NR0WMYvFjVX
gZ+dwuiPEya7iB+aHZknZ1JnaPXnQQ95MjHTg2d2quieJ0+NPBxe8Nr4Wbsbu0JzPlt8vOV2zPeZ
sPOJz21RoS9XmQGAEk7FyLDjPoKnJHTMfUw/HUQtuL56fmYi1yd7lhnCISKy790fI7wkPUrBnPxn
MLh3xMHo4IFnhDY+y6EnLmxvlaMgKzUSY3BAMx6kFbONhOZ7Fco2AHE/E8/9wULjeTw7TTTHNZw+
dVWKRa/Z+B/Rnvn8RsYwDxl2JgFrA8hbSsfb6GOGA7v7nNrqA4pvZLBqxGlhWvgmr+BgnqPsUhep
RfBzSXBN1ZgYuzOJfo0tigEaolS0DjIKB24gTJY9AmwESOjBpu9kKpwHH23ITmkwv9Nn9zjUsRvg
y/EoH7BBSH6DwqjFF6BbxAF4O3Vq6eTCDPK7mTA28V37/Jz/fz80mPaBYq1uEOLx5oihFQkCEoA8
dtH5m3jz7ILPEBQwPtWsBIN3N8JLT2RTFNM6fstZY5YppLVAWnA14OP8i18aPNoLrq0ag6CIXmTT
MNbnkyBi6CmeTGavA56rvh9d1FSv9P3Llx/WMJPLGxAjz0ClyR1kcpYt2fENUqj0qD7hSYlIw++I
iVZ2SHxSUfLfzVj4SwGp4J26SHIOhHcZlvObn336IKgpSI8taI05zLd8mPvbap0SLdfST1WDZqR8
gBrJmInnjP7jiBBvaYwzQHYxqgTckjvatmjVWGN7JMOhY6NKA0BW9U1QvGzoEzfP8R4+xhQGCvwI
7Vc6bhp8ENpM/rvgBqr6EOz8yFhpns0K3L8yEmDQbx/6gXKdXrJdTaTWjJAOpxN8YgUZ9NPUqGiB
l/Kl0qBzFkH4hWIFsqOXpCBVnltC2iNabTomYrJpthwIyEYAnWGN8ipHZjl1/nAKCPvEdxlQOboc
gnzzNYK2eUonh3gmyYumJueTk1z35b4BfUuNtPK4IDXM7KWcQTxsodrOK2Rse9ZJJCbqK45OM0t4
dsp32SZqTLJTw78Xv/sR0JK8FEnRari9rYZL8FtjwCmAutSSTycPJcSyTIyaNp+CV6qfvHqFuAw5
UzhdVynhTfSSHZdK6VN6bhFHL4WEWk3JRhwjRtX2dAhg6dBozu6fdTkDhK2WuMNjpFxzjtkkefFa
21cUb1nSaJv2UlzMvj/Fd1Qtkgxwj7ZtBqXvSrqJNhAJwL3f/D8zr9VIaLOgdDtW2FHTaMIUqyF7
2dL+Uf7GXD3zRcEcZ3sp/nZK5Vb2UloT1jTxIBl8VVCFCWZWKUlvjz7HS+u8KIApbpwQKqkEdFKZ
R2c3lZDuXWm0CxLi+QISaby8DD3L8KjSlftxa1yjjV69oVsw94doed84WOfQpFUkbzifYckGuly3
GMGLZCUcQlVsyJ1rAzCc/oosmZMsuTT3tPLh9/xakpM/4sW8l74Q0JS3gBQMrlGJUJO+M9Rx/kY/
RxQImomkw/9TyNw7rYabE2RENOT/GXcla+h1WEe450EgNGJyJssNSJbfZ6VERSEi2f8IuyokiEzQ
FIEqujwQr9XFYt/msxaE7Jl/arVMi7lEgr+BquhOxD3HtSJS0xJnmmGuGTGIXvuzpjz40mqAK72r
D7pBLjy6/aJroqTjrsUAf3gurHpQv/RjWKa2Ld54VPc50rgu4NIg+fV7GDxIw4UESjaC5Y21+qPG
mAzRslPT863C80BsluTZYTpVChEx5EVKejUu24BGmKTDjzSRGDMVVzI72C7VY5jAn1cKjKx7yQ+F
6A9zgH7ptASuxhZIt7udVXq+AkMVV4rK7LbW6KjI6CMQydeFuiI3rr8jIMx6swVeZMCkC/beSjdm
I1j3hqzfac8rOuocaI9XILmTe0flTbIhlRNJUgaw87/7+KKRPa77+NlQZK2cyBDTxHSKsHK4p37p
1kEyu6zKn9uQhaX09URhyZPp5vCfklseiHTyI5D3a7DdOenChsb/z0OUOAiS7s98w7Wm/k3zXZID
P6u2/2XNcLEH/JaVRTmrrYGqEkvDy3j7e88P+HBt4+O/Q5ms0OYX1qM/z8tjy9r4ODFsIyBJOZ9S
fFfKEl5a2ZKbXGeEPk6XUA87v1KaxYnHJ1/CPDt2ZW2CCXi2D/Dr9VUkMPSZ7FaehVm3SiD+/Pdm
HdB5t4OmXVJKwJwJD9DGij5NDjLpd2gTW60cJRrc62JQzfQ9ymcpV4s+eOiCmSB51Kqko3YuOy1d
5wC0BJb2VUNOWRRpPNaxrAVkSfOiAn/GqEtBvjaVBfqP9Bow6cucGSWfSfsCOubobYNi0zv4b/gP
dVeJbEKB4b8d13bFAkwM+fx8FkBMmPz7fDYL53N9A1KYziCWVpH1tZQ8J4lul4paewOuOj98fIAo
M0sfliJjEO75F0sNvKZIhmmmggHN46oXdEc2o/hil8lFAxg1txTeUpkpzIuxwz9PauDB7ymNG+gq
W5YCHLLF6DfYemSOL5BeXUuSzSmQQ0cl6EDRtd2ZGBMMpLRW4OKnL+c0EpXKWf/Ry3H6hEbYr5q+
1nNDs5bP1iB+6NFot01X2jPwUznnJf1ao2447sfxOkXvFtaFHc94zSZ6rTT8kfNnVNErnD8lB6Bb
BUh9u/zb99axL+AoL9tzHlodLbJIUS7iyp7JbTkG2/bKJuqPLZoknvWknNG0o1bheitSJ/xZE3fl
ZIhplZ2muiEXADyxjCCYmPwLRt+4ymUA4juxmAJNC4yB1CaOPyjOTUizK2+OXEmwvNHaj+smBJEA
llKDfuSrV8rrzLQz0QTrKA8a1uwHN2g2Ssu346czpHIQmsY3+mZJK2EWAtokZsTKiKzGjaXjgXhk
ickE5pgCpGHISYNhgXkdOcDmqoui9vtoAn+7zAef+Ie+o4iFjMQX9tpwXxGzc3BdvV6VgfRj2x1g
Mttl8V6vppa3d5a9kJ9SwLdcReN1M+c6yQAjDR52d+thh0esCdEgvzrb30i1/pqRiHoFVkW7Hvrf
ijVv73fLQ6y6liKxLwOrHD+KIawMkX6XqAD49Cboj5+jYsBcLaTEzG+epGC2TdXJjI0XWh7rZy7O
Ys7dyn2RpQP1s5weQewSeD4kub1UGctpHhTG0Vn2FI5r1T5lxYZuHx2vYzEA9z8Y4YlqHEgsHvvX
l4ukpoto8+Jh4Meo9pRnacIhF6cptWp1ByX3TivtaHjvNzrlEc5gr5gEEj4Gex6NLlw4ghNNt9pM
v2aKvHeO4chRPh7B8/QSPf2kqNYSWMZQsxBvffhDLH8X1BSofWlSeguZmlbLHdxODFNJKLhXYL6f
bXKsoxJ342x4QBEo6vQqFrPn0jxLeaqOzmSj/zO5WqenZv6J+HgnQzdzyrwiG/E4TQJcqPA7kN/c
QrlkSPug4AXdYtnESjZlzCWGHJuwGhZVs25Oj3AFfexfrvZRRtwyBt2AAq3qAmV71WOdPNooSPrn
jPUCvczpr6tHvaOqr5LWGMI2Ge+ULN/+FuhrjM5Td8DkJJs6wFitxsiXe63Cxw6G0E0n61H0fT1b
Q373lz6uy8DtaWkHZnJBucWVN3F21ilscISnRLy7vvWyngmUA84u3qZlKS+bVdGQCTjUrnGWoKG4
9ojeelniZ/IF1bhNgQ37cfmTl+yCfheALMlzIx9oJB0314fKycGz86Z9WEy3ky1HzjM8TijlsujZ
zMEci2fCFQ1laYBnQqKbuntYjB+rLToDdi/Sx8//KUVCqgvsS0ts24wWtG1IGqBi+Td7TV9e8Gdk
AJDgEQxtqSBzln7M1VAonfHsKcqzhWNRXoUE4/dtFT3RIk9FLQ1JAnYYlx414Met9/wAuGTpzWIj
+dW1YBmipH6zodLelANnHSS3NwbbYn6GLx9hbBpamGNk7nBzeqy4aAHmLEiJp7ZvUWBTwpdb3kZY
+DSTd85ylfy2CAYVenFZBjP6eSonMjX4RSB9qKoklBNBV6CxfPZJuDbVVvAvFIKS+fsrjWPEEpes
BVPlpTq/LVvKeuaq4X2CHmxmjpwVHxlrcXx9bXH+RFhIjHhy8DmOi8RAC5V3pVGj7bU4uCt/JfUS
sgenGhLjnA+hOb+IyWQNiKi9JhyiqxhmlpHMhAvIpWiDVaS7gMkqHYsUJssV+393bHd+ORjUQUeR
LC3BlSA3bzTIvbwfev8hqJ/RNiGU0K56//JHLE5duqRYghzZbTaw2FT+387v2Eead9aEv7guBcgw
j7QnCCoiGlGHmSx/cfggXKfLZaqnw9MmTMEymof0/Gfvv6UdIsrA2C1P5RXhgK69FWtB3+RDl+FU
4olZWK3zbvL8Kp94gc0a5NssQD9Ozt9Wh8fu/7GIB0FjEMfk57X0/nRDzkPRXdNnlfUXCgAaBNCM
RMdXIq+VJJZVjkoAc59dS7gkbLLx4DCX1m+F7IKGhjWWskv4DndoX/pD05GbLQmCGAWwm4q8eeuU
42aqebuGe7Pno9u2FNBNzchagGG9Pg3ct2/zjQ3ZXc7zPeA28/rB9VqEY3kAZ2izlV0KrFZnDaje
+dWDiaYyaPOoaW/p7K9IEvElYg5Gcs8P5hay5wx5RVEzgbFBveJEeioYCX5gava9XXG02el6jPgo
ONnTvSWolIJxn0pyAd4gXioNcGuUtTwA7fcG7Wa6lLRK333nxnPwtVEuwj4wdsp6psTjapUJztMa
UM0OP5JlMsqk5rCRVImOmKYmINzh8DHkMFJ6q1lTWR086fEYLi0rmMHnI8JHgMWT+2ziA66O5UEF
ecBoornN0hOoBhADKG1iygEa9FdilDPYQvNop0Gulju8U4V+N8IEywF3YOzVvu9+co7CR6/r3ILu
vBkNklTniokEJG3bgSQmpe3v24/b/7y6cKSFJKRjmmUK6Jm/hzQlprcsy8C960Dks611ymFWatXV
NtPYgWwBcueOx8f7qf9fwLtJlr3wJCGl6gpF1yjTlmDimUJzpYUzdPdQu9n4zpvN1ePe0Wjr7V5E
/pI5NmptbHe5H4O3FTmH46RonmjP27rdewj8Ujm4GglUi6kIMPgjm2kJ1+KqQ8HwU4eVAQ8+toBV
Ay7ctW1nzRVLWEKaIxhH8SX2lcolj+GmMW+yfeSlxfPMDVUffc0Yuu4YSH3cPspvLIi+r3dqbDqF
hQfTwO+K7MguERWyyH82nsauJCJThA3aRomC0E7xDqpR4D0B147WqSlkarH4IboVIyC4ngBHrREq
WS77hKGXTp6njzcjFvZt4v+8Uz3eTrAttr9Z/RWdLkyULYrL6IdUpdQ0hG5bXgljQVvHdxhjARMw
sMAPnseIbY8p7X6Ru2So3Ppq29POg3mRFWDBMeyguOHcGzomD69vUy3EYA1H6FiYxz8/aOOQHgRK
rZrFfRkYZhbQqUz0MGaLb+McdPs79cwuQoSslONu3qBinuEqApIXE7BYZFbizZDZPUFP2OctTbz7
jwdP7OnHweDx2tI/v2FuIKzWPqVgDPnoAr5X+ZWYnLqLjykcmT86eFK5CFos3h58R0/Z9bpQZ8c4
oTFdwJTB/OcK5mfCU/kLdF6x0R/Ob+qNA0zV7CaI9B865NSt3jxRzC0hCAEfJ+nRizeoFDzSLDQZ
8yz7JiFKmJ9BwIv/Vqu8GAdg7E3PXu3yFz8+chYI4GhBX/Mn7wOGa8Fm4K7gGE2yqsld54gILKIQ
JCqlFy4+ctIky+hkwxCi3c2+bs5M5prz6mvqOIB61Fyvv9mqziHPejfpvyB4uaa8q54vvfZmQlf9
LdmFKHrx0Ljk7d/hC+Kjzh71ll8Ln4WBdmF+sWKVt5S0bGdOxQXk94nDTzbm9mqxVJ2jhHEp/9BW
0wL9Eu42qc8PykoS5xLuhClJGTL0jGjbs9LgTxmkKMgsgJ/Lbqw33herhBa0bo4YMB/UZF139Akw
+EYdKAkvDXMKkYFxSeOEad8jFriil5Eq4nnZ789QJdVUwFBlCB1UGmyl9m+Xc09uAfdbPWr/uT+U
0AckC4DXhB59eOEPzbNb+EcRpoikRU/IWvu9aAw66oUUPYciKx1kaq/ekGOPxZ+hG7en88CuOr53
Aao1+B9oemV6h7NYm4ogx0d9r5ipvtJWdsl0hXhM4VekYzlKy8MFtEFS8hKLCLxo1UaZoZekL9xO
dvRFoywuVghagMQkHaK7+xwtYEHgs2YkvnRteq/qLiIUADop1/pGD4YGRlW7dLaUb8mUTo7yvlxH
+piEttebJVOFvCH2WFuno84evkwSfWfa3BUmr+egwCfbVYbM2IgIz1rZptzQkrvITNBxG5pxigQE
+1OnNoKSwq5nDGTpGvZblSk8fYyfR9QCxOk2i/K/HC9BFIkCoB1H2xXfFQH3dfQoKeE+k+wUZtbx
qlBi1qeEgNNczBlADrzY1ou9fNPoJuOWe++M5UzMnN1t8bSn6HOHbNs0WfTBpRTzz4RZRVZKpoGd
T7EBpQfuKbplrPYFM+VIrUaD4vmG8VKyKTGPRqApuCCL/U6VTU6yHJVVdtYw6YRFnbQscQgmqsnf
gPYwfKTBCgRK2RIdWqRgtSyMgqe3RMXse+fLWIXpCfSAveaRTI479v7p/i5VUyA4ugQnAc0f7VU0
Ft6ceMLCP8CdjUmMuKSF+RNgX9KNOe2CTnVkfzwn8TM05Yo5+f/wKV7jZzV125OrZ4qFKkz243Zg
lMy56kcViM2XFvOYzhwpy9UVEmReXIeeEiwXNGGWy4GBwzm7/r8ldmPb+XqoVKxoKI2NIbT3f2g6
zn++baTz3YlmiDmJVNNc+dTJSnw3MfMSHNtOAbY/p9+k0KrVkcIA17fhzNgK7xleDTXUcBoojd/H
Qf8VABmTAtvFNzsHtZyHIpzDIKXqy9uKBtpZsNGQGT7jQnXaDuvHBZS4WHJ8P9Gao9ALm2P7Mv1i
aDpBOiRzd2qGBPIVftvKAhtTmubvj0KKXHCExh4s0KtgbYPQAFlCI71sGJ9aObnCkDXKTib+MbEH
SL0cPoyS6QcApVXNj/j2FcpAo/TlsWz5s2HbvcbAvpAts1npVA9uF+SylTlQgw3SvJevg/w/5/DF
+JpXP8Wbl33m1HGjBAtTEMjpjqcmuKvhJMJo2YW85z+bU2QCG92MU0l6HiN5pwJdXIqeJ//Svmk0
oNnFnwP003bFqkSji3mzr9lr8jwPGi3TvU0t2Bd9KLFsNoXQA8/md5bHZXCsx3fwwjz0mX0ijNPv
Z2V/n6HpGwQ9Ki5BJAv5nyJwQgWxzqj7uR5WYCBuUzg+9j5bZRJkV4zHYHwldcNTenYyw5O3i4b3
0PSfytQ3NSDq7uOjXf7C+GY6aC0WX2cRCQ5TOANYPp8TbDc6nTHftz3JU54iL0BQh5w+ghQdQv9A
sr0Gpj+au83ohAaHl/yg+lbHkciANZ1vuXEI+fwfH1803bImV29ieexWSuiEd9StS0WIM+NSyJb5
KDF8IaCjzgSz1ARi5FisLB5NULDKIKCD3AQX2E/iydt3rlxLduJUdwPsidzr/hohp0xNA+6aE3MD
2cij8p1fSLP1KUkeWa7DX0ClDu1NDNcgnIEQ/m/CvspKttXr1PoHN2g0H1Xq8v9EHoSQNqjC9y+I
BLmZB3xtxARvjssOBaJ3Ti5DvWRnFiI/y5NwGi9Orx3I4y88me3Az6uGNfWbUCWV8tBoRzJWcQyP
OJRjI9AnDKs2rpJxCcqKl37UjiPoZSZKsrV9enLugPAznhXn4jfCZfQzEA6Ot63qESXwjYBgywcK
HXlTWpE35VNo0SP6Al/sb2qkdEzmMfocWPtdfd6tmqntS1yamCyZ7mZ03rV8sKe1e7pyjqYstV7/
29vR+NQ8cY+Lyr0DzOdsjx3SDieiAXNO7qFgnbBec5KB4f+tJB408YfWbm92Wswbk+C0AkrzvQec
oAOxcbviIb1rEqYe7URL1o41ZcoxkJFaXbRkJzLwtsXR75GGB43rNBuxBGjiXwgzXVdzU2ZdYfOi
Q4Qp2qb22OJ5opL3GnLtqZX0BFzOh7N/zekIwQvQxeu5rvps9NAqnHyDsjPIK3uetkfFTE/05WXa
NsMPUsGxQdu+lZeGbdvGcWPUSfGp92oLMOdpHiNaSj6pW05Y/8bf0QUUFJbfSo28e3n1arI3RIDS
i4EY20yvkQjr7ODplopKX1eIaStrjEg/v/NOsmFqqC7B3sabk0Mn/JRlvoBxlpvCNhxsZayZVWHQ
wrZTFrufMi3Xhr3w6LAgNG0vDg/hspZIaaGKYPxd5imyf10J2UteKP0Xdc46yJHZwhmotAq0Zo6I
AbOzc4qQtEJuoW/4SXJ2fdQOZlZIIj0HE12WPXxA9nKLqZFiVBWLuZ980qPnUk0rI1P92biZQ7zd
8QDzlHeKOQLbYueX2xk7UHMNbjZvKwWWEshBZcQK7anFVQq4fw03z3Nm40iXMW1EqkguekDaojEN
4EtPE8jGkIsrOkr/bLQxqgpXjmcUmecf0d8r2Ae/RYWAfef/rER7VAIIV9HTtaZpTs/GMXRxKRVA
LylB5sx0rBsUcSl7TudzFimZGN88cD29DF9QIMus4tYorHl3bH8h8x4y9FrqcCw13nFMQS8ObBPh
3b+jEPovcAcvfP3hxEl2A7YWSa1Br5PEFA45JBNolW7jSOtRHWD6ZKVh+XAH2OsAiYl2mZxXamEZ
Z70r0+3mWkH5LGHxxHom28EG1l4yXGXrUF8XC4IAN5RVzGB5Keobpy7TTr20lOzOjsOzpuvoeIO2
3pGbMB86Pp56Z9l+cvKDh5bDYsqxFt+Qnpa0m4Ngj5YpvUj1DJyK2/nYeaxl9eAQaDkuttDyrl6l
oYoOliFpEqL0F+FfCI3GEU8jgZot6oDxF9JhsClVUkgmNaVmpVk8kzm40GNrLY+oGkQjEeTTmZFl
giVcQTWQUeW/8Eg+UQWPN1tVvJFRT/W6L+7XITExFJ9zlOZhXuNgo1nJok/WQFGNcSecNxlN5g73
HFgtjXQ0djpDWSGWzbxwwuEpe56hFS20rh3q1k+qMlADqy2Y8delLCk4hQMp3gQCflo/SlORMa94
2vm+EZqdJ+AeZWaA6TAkJyOvghBA9tO4JEK1ixVcw7W9B8J6mSIPmYtz8ckTvHVsBaouvKDZmVDZ
2v+j9+uyC1TEARYp2vcedYcowTlAlLZggLPPOz270tKempc8FGl/qSUYtbe/2gOmUkGF3/BTkxJS
5U1NRR7cZQzc+p7Zyd1jW/75QB2Rfby7LILtj6sjWeqmaXx141DPTejqqGWwXUhK/cbDBGkJbOV7
VPhg1KfUDkkrzCjTELRhXLeZwvY2MHiGN13ozz3cB5Pn6rqpuM65fouY19CqjbkM0FxZfMqaUYLi
1WZkdwCdwNm9QtIUgMUeMhQ7NULyVW2vrtQ4jjAmICZhJGQ+TqTVqxmkggjyL/OYBf04hB661d6s
yCDbJTlD0iYz/yTzlKAsa15ncNrmbbANQAiscUVcGhGKOu8BoHFpaOhjGg1mnBp8WnLRd8EA7AH0
P4LqSy7In6jXzvaOJQGoRqCQ4r7KFT/j+vbMnxF4RAGHixW3Ft2OSwdXtKyG8t3+IfMiZEzEJXMe
wdk3JZt/DocxydWW7uMe1slGODSZ8OelH53xq2SpDv+34kqh+Ddc3h7BsOqhycgGABvOrPN+fdyu
2vOum+Fc0O7gVBAou8sb3ho+JEMzzeKgiEqR0cVd9RJ74WjbYpYKgATtygDAQ4W686CCmWaVo4eD
xTHM0fYOndr8Zcp9r2mwI6fqxM+WO4C1kNJF5SyxNtkl5C1o9ZeBE/8b/fQQGM4o0KLU07puUTNH
c8FfbJyTC8hpGgd2n4gADm66+pNU0kNZsezOOW38PuhgC/DzcWYkTyn69RC74A0DMc+MkHBismKk
1N3iZmJRS89Puu3ehZqhnha68BcGLJtZmrzTfqYZKeX6WsptCbXRwVvkZMB+5CZ8a1asOrX7zlSS
AfNBcoLu4RRImLjoMzdTQsXoNGXde1W4kAsl8n1MZNsoTP3xkN05GYGoQWydkMhZvqhpsl3AzKXj
a5Ix9bAjJ/dOLUfUfj+Jl/rkU6a/GWd1h30fl6q5zmYmXHJK/QcKqwsw6pZHaSjHkQww0CWtq+BE
E0053otcCaigQMYCKrbSawklVg95cZUlGE7EiARBSWaY6OuhVQQCTJtT6c+GSw1eE0b9VClP0ESC
BUNJ8Ur7WV5DxmAKNagNze7eyZqx1UjGGL1M5hdcOQzPTISqtCYAOO4GY4B6/CTO6ym1bASvv0iX
VMNw00jjahbDa2zK0SOMIktHGzYdjIWVfl9x/oo1CBHCNXRDjMIpdulP745JylN5iLdKwNJ6jfb6
EucxsVWZWOi9tpJQ6YGVNRfoPM3bX/urECDDS6bu0SHBffNFglrIvlShix5VaiSskb62YpwPn8OP
rSCCm0/lx1NoNGJjc1gMbUpJv50Drh1XuGpH1vbzkzQPq3vt5IvrLh/wXhs9PrSM2/qc+oSSVi4B
JXiyXPa+wQH8oNdJOKCXE34Q5qverfxj0oDUh3ATHKD5wP6+dj/hclxoVeJzdFG0gXZLas4q09Pr
Ro2eGA+hWTYuWfrDzJA9bA5VDyyUoHBlu2n8cJELqTq+TSmoagZ8mpNS5VN69MuTpb5dwj+oTqtE
O9cmY11G4m7x/mZhGuQ+kQ+nkh1rF41t9S3q1Hb9D2eW+yqbxJmzBgcHVcKge7gWJLIdzwsYxA0w
TyEIW/mefiQTZ3+DNc5lCTH0ZlkhcUD7bDql3mA7isFbkL7yc8nTrmv6lVoJK7MbCAoessbFjoW8
C6EQWZDIjqwU1U8juKOi0c07ckrjLtZ34RLP1BktDe1tmileQI+DtMHqLJLVhME/HR1kI5TdXumV
km3YvdhpUjqokTvEhVIMZVlf7HWlQDCGGqas5ddLIc7J/yB6Ri4DYlTZn57FLphpzRQ4oVy7d8jT
nT+iqjHlzooZgiVRfTgCpWAubgiSoI9Ok37WdvFOXDdhlYC0NlN+MPgKFdA8Ht+6G4SbxHtWgLgu
K6kh1JEJYgX3Gzpj+45BLDFQoakGM4ykl3CMoRwXiPzQg/E23+I1Km5VthhWJrdvjdp05U3lazB5
JyUVl06vzHekusLyj5iFwVquWBB6/+j9tSp5BU7ma6U3i1l2x7Hsnsf564WiMCBpJh4Gj4X0+YSs
SuI571iLX6FvTvaFK7lBkgvvZFFyTi8Ww8dkKcmqUHfUiTfnaSBF7zJhOZiY1cyM6JjHJxW6TW7U
wl+6oS1Cf5SCjosb44PnTsH/MOFvYcd2YI5zHcz29RcVqNwnhBiCpJlkRSABiOsx/szIVrZa7bOt
fij7mpT++8lctQLzhlPJEUSzdFApX8Bfbz9tHwR+jaP25tncUZkoicIdtMWkZMBjBNoQCKJwr4bL
nB0hNI7kEheBsA/BdPuNbiyPPTjCRb4ifgse3KeaRmN9mH0EoToxsQU1vLb7s0jBAlnupaelHMyd
1fSfc+00BFCMn1YwQLTlWfV7i35NpmIbavCFfgO05nOp/A4k1A7IiEBi4+weYaz+EmQbVXsJ5bz4
yNTU0Jj4hBeAua8gR19NhpqNJR8GqpWQNUPg9vrvSGrIzNcpj54BXEhkU5HoDtrFDlo4n97YnygS
Jwy5HK/EoXGI/LnJSvt4Tjg+TB0y0Cm85xvp72UrDEx+/jLw7D8T1cGv8O387aM77+P2rNv5/Ja2
E0uR4MceUL9yC1WXgNYvCIFQPpIEU4zLQXzOHSbcK8hhQ23XUpjBeC7cO+Or6diUTy4OMLfRtPWM
iidG7DTzW897a8mwfNlhGj6tWZFxXuJn7CwpdLyxKBC9Q+DQZ7VjDAQyM4DNMVHeGFjOx+pcdc32
VrJALwlERq3RMsXg0DgRXZBQbrPwqUPwSdYUrOAdNAQ1Ef2/DxTLfWEEp775a1vwSClIcAJo+/9V
MSekFIq5Ys0vTj8eHdRFL+FNMH56wXS+/WHxIBqoNuhUU15z2U8RgVPj3lPsFoeANouT6RffN5+g
7/4wrSpw128lK0o5AMZ5cm7P0lSy7DO+sBxo+cweeZ7/kKYMWmXb6XG81ObFvY77ej2mhmcUdvc+
YOa5KrpYZriDaxADL+zSm3G7u6ZQOWWMbr3bJZkUeVMM952vo46Egqr1FW/vKfMXOCswoTjQloOm
iaxqLeItNq42d2WPogw/V/mqg5Qd5PoEz9pMTtwmH7GFVZSrhkMVo/3LS6tXRE718+lE89A/B0l8
xixjYf8+WpwJepogxsz+8WJiC3RwZUrnTtksHGvIJ0wG61dOlfFv6/QqEmUYrbkQCqwyXfrvsFYN
CadTKhW4McEadIH44AsPI12D3LOVtuNsK0LgGonwUtJx4XX9bv2jmhIqcv9WSbuIR/DDWP5VONuI
Xwpge4ytKfCcuMQ20hCP8GUVqzjzLZi66Bf1B5myVNsZono5XNKgNu2us117qUPxkxrGvIpK2PKG
Pm6JNmH6ke3Z5vx00pvOlJXWw8hxkFGzllxr64TECOOR511tn5UT5TavNVRoiG+9HDJT0e0XpS1r
imCHu9byRkm6gogJ0XJVSAAU1r5dfoZzyKxNVC91+AtQvnVqbvac8Rv3hpqYAxFgjdFnr/VuouhN
Pdx592nLJF71Bei+rRiNzhVrNcQZpxjXrDN53l4gM55BEQvVHyw0oVzCW+1UnE/xWvRqg3BU1gvH
q6DYc1kWSgFtpV4c5Zho+EB5Tiifrm9BQD+JhI2pKAIFoSPRnO0UhXsWhmQAyDip8GTI7pkScluO
5445SHKILJJCHwVYGVNxYAQN5G8z7zK74oeW/oRuTXO+ZQFN64XzaUAiPyn/Sl0Lhq2zCSL0OF9Q
St8y63Itgedm9lTq+PZc1pSQNlnBh9h1coCnMtRV6Sd3s3bnLDlX0uz0TqyVbY+aMsnOFUKEJhuU
RQzYDRhWLrgASVeMrfRgnZ9VJ1qOeD9PcJbhPYsU2+3vBTyHC8RmuPe4cg6ZnKJHQisAL25OglQl
2b1euJL9r1eDEbOxTMFf3RZP1DQizVppmaafFNWYDnv+GIwUwQBRsHLlsVEHJhQEska9vON5Th3m
B1VhbTPXmebbu3/wqhpvQ0NOO1IFX6RAenjaDCfTcqnREB5HjLM3r0vIFasn5w4QmSggApNeoWn4
9c2wut5UUEjW56EGODgO8oRW+WQDKTiWBlv1c+35ULrP0AvTEOf7BO8v4Qa0U7Zv0FKERKIi2w98
aM6jffipqq1IbucziXd+COOhG145Lzbau3rALgFJThrE6sDQdLSxkBcx1URyxgJOvCqkcaUVuNVd
TGCilAUUNwVsXvGLigDqfl/mJtqwzECUyczkrQLAzwRCfglZlDGoSofx1i+p+FBkM/tjISTkardb
7mlBy0WEJmbBNOxfrb0PdYPqMaEaTQE6OcYb0ymrIT7K5yCbkT1u26CGPyAq1TBibSvLwoeRwUyy
a8Ji7M4TRrKJjGLBZwqiQFIKDUIROma/Zzo7TA+Z4sxbY+Zi7HzquSLsfKvShiVjitW9NsIOf4I7
nKnJIAXE0bs29DM3zYH4oFtF5Pi3/cbfmGn5I7agxDggRuQxK4JtcfwlDbkhHKoD6+rPiemM9wls
VQacTwGlYL83HdVilRjJB1YkfDdpZQLETDJSYZ9QgZZ8nbWPwHy0e0R4JCRYaMGvcZ9BpuAU1PKw
iq+9/7Zz98DNW9ZmHeWFQuM+K2U864RXi21QPVzmU2L+8ntmp4ema6kve7Zp19hvy9bOs8jjnc/I
tXtMTR+WRgs+raUzNePG6j1FMzLOPakl/1AAkoDy6wttep1YQoUWQWo6uTb4o3YNPYvFms/skDb5
UnPegQesHYudBPqBeMIDAJjib4Zu5GI4d+6DUDrk/IPhBZKbgIWBY9IAfVEbrIvJNIgRHxMOhC/X
VBs4CAXNMBly3bvPgCxehHeT4A7GmuUPknHdsFqrMWeVCHPVJaJsHc85OVPhBds8uLpHDMIIoHuS
zXEHCwMuCzoSEdWJ+2FKJOIc2qfSqgrjGuCrecZ9IgwawLWxnp0pzTFeJ/fEru/DjE+0IOsQoiZT
upOCg6EtqHIChiY2IAhIgY5zhl5xPVZcVv0WM0JyYTM27D/mCqTd/Rd0S4qLn3+U2Wb5MltjAKId
a+XJmr+VOPCT37AiYULGB8XFc5zufKDAb0rNu+t8pgV5lmjp/Cnp/a7M8GPGCTSzC+nUb4UMGQfP
0WeXV76q6EeT7UpO5sCYbs9ZLBP6G7URDwXhTY7+XI+Mpyq64FY2IRgKTL6VlCMacNAq8kjtO4Mw
FL17vjO9KAdA9YtmDSaqP43aZezVAS5t8Dce8RQRe/9F/w0dX3RimuJ9RSI0QVD7SJ1r15wcfAHh
s2YiKMoi5JYdL47wrnn6vilgnoYLb7y8W7vxlzFl+RopUvnoz3WCsNQUg/7rbloG9WcCEXdOVEG6
aXSgAj+K65GrH8u49kFBpWOX0JTgIj3swlhlswS88EJrw8GgrY9ZoIvw5pdlpJwXYennb/Jfj3mc
Z6RSucxCEDJmgwefXIHf9DBxHSW4HspZcSxasEFu//12o4EDbpoIl3qgQZmd97XSxfTqmjTkSxOx
h7G0OhzEeD/O8/s9O+lalb6HuyfmnOKmXyiJ8BjiejF6WV0cwlzytvu+ZTtj2Pvgh7FIh69oa3Vo
EQeGTtuyqyYzAW1ZMg9RRxUrDjaJTxKazyt0xs7v+eNiP4+j9e40yTg/xI/tEauRk2eXyuaWtNG4
goomPh4fw8kQ2hKPu0mSPFKFOS52mfsdX8OGzDxjnn9EzEdZgBdXDDZ6oCLS3gs04hvcg9n9NS8d
3w9PqFfWG8r/XMC7yIq6cHO8Nt1AAsAs3A0LwMY7WIOwfPFfEzcDWdiJEc15Nm72gRkbD9bk8Uhl
imv0fADcmwrY+vRiukHiz2HwF3cbB/78fiJph8rGj/8oxgK0XfmHDb+xRvn3i+5smCTVZFVkcRp6
47VPov0fg0O3vsPjCrsq4/n828gCbJ3xJ7WhshSCqHICTQk+HdTWftrUB+kJsPwQt2hgztGfIen8
nRouvZ8HVn/YigfEfVHIgszL8r/mXRAPf9fVtthxOAeNO7H+i99QdO0huloqL8L5sjQHC35OgDKr
nsQ7ALu2ENOOPcJDPnTOxp1BeMH2/dE8wtN5UCrRjnJCfixjdL0OoCAi6qKsbnu8DP2QB0erM56y
MPHVN3gpMgPR1I2aigVS0dBuH40HTlzmH8XqwRhuSvBiciy4MnFwSn4SiUyLvs8fvEqZosHZPZe1
6YzbnEIXGg/HItyre3eBVZETfKVMbLUFnAxr8JBQQ/Yw812CfvNB5eA6BlcAuKYbtrwMhiRaRRzk
bILNlcwo0DJmFFbauowLuUunShkkSRH0qufc5uwqFlIjRMcmhAxUO5YkLf/WW69T+zotZ/KkCDXT
eCkM2MkMK4S2X31FvwdeasCi2x/xZWTt/YxpJOiABBHowXEyixZa7+0LRM0Jzwe5Hu3YGbRqQEmZ
0SQZZ5xdM3pz8jVx5EC7ic2oHM0YcnplQ4pXF+mof6e7dTQzS0y1YyJvcNGgW4fq2EHQQW7KwQ35
M9zJtrC5vxdHaJuL78ZTghH84JmQSWgZkkUUgh2okL3KDNvaox7GJlIgoStjwevar+1e+rtKDzR6
9Nvt3y7/iMluWLJZSaGdEp7K48Rl+43L0sA/5D08gvTdhqiRkFK+iHFTitOVnY7mHp6DgwF6CsiO
iXflo++QUQhYCeUJG9Tzus3LP2EpmN4UMdAi8eMlC3oQs4receJGYWYvaNfsU/wcW8drM0VPe6mQ
x599P8Lvg21v6JC8KWjt1n920FyJRtVUfIREywsXAP7NaVH64fj5g7oW7Lxm+eWD1Of0gcrbcBY6
8ppyLoO5zSwgGZQ3o+ebhq9sqGq5/pRVue1iL7QWfZE2Smn6dVo1tlfU8+dMKU8DYgZwv8VXGaK7
vWpG5d1dJfpwjs6BCzFvXovIEP5bJY7IvEuQ37rPBECv9o89dOANdmUi+EgV3YzDN3u7JzkJqVUX
keBw5xG8MwYt/CNzEjTpsHL6PwHBQ54vQ5Ufy+s4t59MxkR6NJpdCVW8FwVEVVCHJu+FmH1p+JeK
8raCLWBikM3RSdgP6TbGQWCXcqodKW7eY723kS5qK5LsgRhUMJaVDHPK2eV5LVzs+b6F0Op0zEWr
kEW+NrY/d1SqFVqfGV6wW/NaP6ekrjrtFDMfQhLkjF3sKJ0g8Fk03PPXKzkWfP/V2WRq/UEGg3il
EmK8zAaeIx/74cfoIleH26VBoTbNa4DS+bxn1rIqtZCpj7fGdlkORoL+85DEBm2bQqZdb1VHjSbD
3kMiaEC+WZ9kM0vizQCIX2ad7Ot3GWm1kRsgWhGfDE0Bt2kAWtDPGdCOVY6cn/LyusKY0D6YW15i
PSfcoMKMGqQgNdzoVBWP2Ca+Y+RDpiSCSR9O9hibyhvPyGebTORXZDBTIVdwVO1FYVtuaURs1EBz
S8Ob1NUmooZMmJOXvcl98xtX6j0M7VkhGhnTqbHd/1avINvPnN5JFvhVpOGSflE1T7/dDwsgGBvW
oPUOl9IvkOW7WP8WeKjGNYsEvt2ygd/znvoExKozuPfZRdPcQ6gHsH9/57U50vZtmkWcAE0hYg5q
m55llzRpF6ee//71j6vywGND1o6RrqYjZ7h9vV74Q2T9zyzk6LuG+mLd03Xph0widCB3arv3xT3m
lijkvbwoJYCRZj874SVf10HdFd44YIIdniQ4QZJPDAXO2YjEpKd3+ZIW9ClKP5r3htSDm424wsP6
EI/9YeQVfZuYD0G2Qf4tgYIjG8nOScynXMrFi0N4vAlL6ukB0uWSqrhgXJJKXdfjuussRXWrd8mI
0toCc4ZBQICQWyUalmpwoRUDbnWLIyAwbmYBgE24obIPuQmPQKCiO7V9LVrKOlJC4ekBJCxRUaBV
ytWuIe+MC2zMMAYXOFIDqaQwhvhsntCd3+5p0kxDfIwLf7wVseMf3F80mSY1lBEOG6WwTNHkl/Cf
vTS+GInAvbVhTddbmsdjjqybXA4plwAoZUZicw/OgkJ8LDd5CzE9rU28FA7sBAH+8gtAd6Z9Tkpz
8CAmkBUvxbOUTJo7KxEByaNpPJ7L4AxrGuQJqBCvItf/88LURtJUod3X6GB8pGh2RTRQg7+cQnCh
MwaMelP9r+SLw2oFGSlaLs3NUHIs+hBnr6ebvHAzHW+bZ35seXhkx/NsQ5r7Y/RO3KfR/WNw3uRn
/vjcXJLTGQD7HHk6FjSBhcZURdwm+IO+36ICjffRB4EiiUb20rLoFHzh8Qqt+lpkwnSUUSMNeF+M
GLNn72hx8bZSg8hITNshjC/HRPwNfUX0wG8hyw5rOwpRScO0iOaez7NYyUstQam0oTPi6G/kxQFW
svv6VKWMbPYtef4KBcSEbKk6yno+OHaQ8yC0JYUY7ufIo1EfRTGUfbSvGqHKHWCapxnPsrugrW2R
sv9VcqQDwhfxIzmak5/6hJ/nbXyUVb1tLcjT8NNxF33LsRzCkSGI6v6JIfAo/DT8ZzrKVvspuEmd
RRUFNeW9uSMTe6Dyl8v7ADSMaIVasKz88jKkY7wqoOjt0Mnp1xuHar2BRb0SGYLUJ3CEVeu5GQIq
4rZno4FBiyCcbI0ooR/7FcfFmJNDBu9lv2Yv0oxoIjS2fNFx2ENFfiBqwI58+9f8EfJg8RabBTtE
+oeaPrLSz22gfy6VyszRzPQnxbG2Uv5HOcFlZ4OeOPVt9PP/iAVTPW4Xilb/S+0/t2AcC1qDth23
v8gkM9IfI/3ahShTk0aP4MAgrN7LStdd3K0PY8hvP2Qiw7u+S8mj+3UoNQ33QEQK4A794k4+c9fK
AYe5tk/RmO3ATXgB5FN+P8+HUH5QVVsw9ugrDdn3t6sK4FYtrqaf463CHseXvNvTQ7dCpSBNNdVg
nMps+6Fr3UD5dEak6NcBiWTp0iLoF0imZ0SbA2xY7s7S40tqdBwXyoR+oY4WsPvC/fGkhjOIukZJ
1tiEfMAEObuEW7oKq0jc5GETqHPqSDXNwEDsanioyAoBcfYbmpaEKKVIdP6WQaLswlTGDXzlsA0Z
AqMZm3AwcaS96xAAYb/6vxyWRSsU3t/CD2JRMrJnYJKNLfhbSxeGQ/amYe4ZsYZQ3MJ1NmZAMG+J
UJiQer6qQ7Xj1pjpmJYTzsRumyfMJkbD8TF6qRynAr/5tyLiGthuuwAQ/GEYREVLB/qdxTDK9qAR
DGZy3B7Jc/WjsdWVC1x+vFY0kCMDNaR6+tpKnf5HVWhjb7k9dRxMJJdS5mAa9JmHIrnCuPF1lmfZ
aXOcAGfDiexKMpmBny7h3IoNqDSkFW/V3MtCRThNpYvghWJwVz+oysMB37Ch64ahG6tOuF0CU5q/
O9Ev9+s7qdq4WNU077726vA5FEoFiWPWkIKWPRXKDG2IVOo8EeoDaThp80v2Vzh2411/PY590cTB
YpaGJxbhZ8M+OIRMMShcmsch8rkmx7PXYTls1bmHYfGWCCi1s2VD0xlrVoEyMGx+ocMy4eZVsQa/
gNczEIEHp91SZ7VZE8EoqxZEk4GAgC6Kyh3r4ImmRzqNvDYOttI3e7LFuQNEzRD4Iv8xM5YQC1hX
pKl0a+br6zDDOhMQqbAbUwjwTb4W+9pBQD0DGKPPLLW3OVk0j+dNmiR9+spkN1BIdn/IcYADaqyr
qAjR3Mmy0j2Kh5u9a9L0+CbBYoVA3PcD3A+UfaIFlKyunMg0nO7VwGrNZ+y6S+kUjhQ7DaAwwaw+
4KHYoGiFsGySwlSpF2CQOA8OdNxF0106Kj1FLTgnrg37SsQL3I1ZIqH1vxKk1G8JDHF4/Oc5MajN
9N8eoOJI1k+Y9glnOrTJRMWymgmCjyODK7Shnvm+0bFUXDi0/AiW8tbEQ16TcQEj26kP9LM2C9NJ
+SqsiBPgpuS7YHdA+/hO5K374MK6DA8Sl50CU70jg6MMdoASXAy7YPFkLVlK2XOTg1rA8/JFxaBs
K8ZXPnrSiIRhAFZmSiF00V60p+JD0ZqjZpYgcmZw7PXZQ6CwoQWT/FsjbFeN5Ac3m3pDfI8jaSd8
yFnxS7N61AaPbOPMHScpMrZbjPOLDql4bpWtoQbjNU/iyCTwucKXi8yzPEnXXfYCwEmk6Nuwgvci
7ohtQPtqGWRngF+L4+fJ9BLX1zSPeSMvBTkaHQ/Dy30JAtXjeSqY8mEtrNpdMKqwngcpvknwuvwO
vkmFbgirYd/aCJC9x3J9UO/z1fW/LpvZfsPoInWjvOlVG18J+KLz+oN3WNOJdk10lLDgRx72Ojlq
hrPocGOZsKBWZx8rciwl0sJ4j9yYAqiOypK0txnRt6X4HLmNpwcCeFbu4wpB62amo6wYlD6AS2/W
9y8obZT9AW0ht+2JJ/5qKDhynxQYFrUwdX6w7pIBRSpSJ6f+jlNVM64uMgmdy1+QVyXCHJdvkKgJ
XJFzB/NQhIa6jlTgU7927MZA6yQ8bEjhcdm2iaQWG23lTgkY2Q30cD28aqKhX/a/olLf4XDhSImp
Qf0qZ2rGkMUCBsncNcs7R5FDddRFyEc5DIX5xu27QetMl35s2AjbKErZEWBgqkqheT//4JINQH/c
i/xL1eiOJFUlc1tX3BRerDmwBDjMoAA7q9uQZS3eTDNODDsK1kCfTq4sdYVhUWn1CmkGQkQM4Z0R
+rL4le3LwTfVfQ4fh4q4fxEnUOs5MtyzPtPgmwHvmzyXravaW5C2nPTK/OmVh5eqZ7ozAia2BzNX
N+HecXA7oQ7JhEmegXPgQzJVta3gOUOplYBFzzElZnvu19WBcszkOMhh47xBJjeGxowpF4Nx8ytj
0OLhM25AJysCJDNMUYOFLrzcdrnJIWO189uZQdRv/vhWcyS8pP5+CUXeIUXu4J6D1sOTHzlSz7dc
bcEOHEbgVitKMNVkLF0DETk4qyy8OCIN+TkwxlxGi9Km8YAq4MaiMTd1qDOcXwkoF0Z8C4JkH3K5
ouIrxmkefdqMqi15lPsqCWPkvwj0f2bnRI62oc0nsM6u9iwFXnVwfBmIwMa9HAAyq5XuPP0RSSjp
i+Cu6o7gka+16xnZPedbHlu6A14VixmSYq2beqSG31SuS4eAV4K6lTiLGG6Cj4TsxsX8wv0GxRQB
99Nfoeq0KSSDfRtFM2phY7XImR3FPymHN7nMLP3NZohJCOjg9LNz1nEhMXHXUfBjNMId4PkCM1LU
w96bAPb141PCrYcQExBh5DKEag/IzmtnjWDfaTVSg5hvnDBDzQsoSlos8rVS7CvJ2lcE27LbujPZ
91f6o9GDBy9kej7o/GVXAmrW1ObEak4GjnfEmSz4cJPMIaAP9EPoT+mHLcaLkqlEb6NgZprgEfsH
jTWsfW4lSulKuzoW6JyccSE1EdGn2+BIvy0tCujsJUlQ/b4ky2comRP8KQYoa+TBlH39VofbBGEO
BSRvLoaTA7zqNWkTSnP+aja5zX1ii3s/MnszBujUviJ3BiVD7BXF+DJMJ6H/ZWIjHDtQqKcLzBbe
Kb0tHRvMFH/Dzacn+tYk04j5eULpw6YjzpxCPZTGMkbdRMxTKIsY4J6ghrgPJEUtxk9rPZS7HiJJ
WYFxafeEhG8Td9bfBwV4fM1OcQJNCQSFqvC6ilHHmClJiMtAEHuK20Sljull3g83Jjzb3YAqxAf/
IfxXkXr06ktO9j1KmY0FTHEk9OT9HeyWtGOhH2eNNbEDDoxYNiB/+KfyXXd/DJWlJf0rGweI6OE5
E/RhwQXxetDOGJpkdlyZtU10L4GwnQzxfjT5DclXl5rgkWs1bwq9uRh/pQdxOfUR/WFGXuharUQK
ZmzEHY7A/hirURTDfpYsD/MpiHFJO37OsFh97b2zj7yedZ3qeVpQ4cXGYwokXYTLb8qDLiDHXC9z
v5oGOBE8hPaGcrQAGkQqYFd9OU+2CQVavJFBETxJ7FoTttP6rOnyqeI9ALYSR4VrU4H4DqfJyxoL
K6+4rKBi4Dpg6rP1YGaW6K0fEuY42U2bRqTTEWqVFHC4yNsPSNd6yMVZAC6Ru6FTA22Qsm0YWo5q
ZLx7eNMIdaYlABVNRupQXIaHcW7GGjXazg/HG9H74w6Cyu9Ceyt5BA31KshoZsmiTI3AcJkekgAo
2IxusHlY4DtbKhRW60VYWdEjdkk85FwtJKLXUAIvRbt42kLycDEh/SEAHcxbIABag+v2GQZW66DU
yQo0RnWjNiBgd9AaFG3WzFzysGQ9Rw0aF+iB1lgiBZnhwUG88kafsddQSiyJh+DF2NIOiLejY+eM
H4az19bMsG9FLJg7I+jrxiSca0lnCLoSS7PDdryjN2tyOPYSjzkRZzi6UJy3h4p/htBrvBX1+09a
YYDToIAJicoiRhhEW3rltll60RjXy9+Mz99s91dUO9vNLLcd/GVzJIham9H5MqzEfuJu7DegydMS
9AAPe/7n+k29LLtP1HeGFBe36NbhZxkmpPpAFKRafU+fy8oCl0F5NpfCJmp2JxO1SVakllw1HG8p
Cb1jsvuiC4PUSPbAP/QOC5t7tjZtlJFO6JqYXaqM4L38XvRLzqvNqFDsBYVMotXz//jKDRj6WpAG
ntoaOvKwq4FNvZDX2LReNfMRwenY6q8Ime8ama+Z7EQBsk4yYVsLteUUZoP5rguJ1Q/23sv2BXx8
e2Lzq0FyTgsrxkUhywf2pO+q126Cs21ruww7cdwYieFqshyqwzW+k5E4BMrALualOPMXvX+fHdw8
ooBTo1j2ITO6wtGVryx3baxVRGVGAoN+IbCjxLSpMbEngGU04U6a3dTftp+ncMup1BFVzuFtj/Kq
lbDIkE8Nq9ikdNdjOEZBPhfZcx0vZeK0pgYkUNqEK7ENDqvbHhpxkT4DE/k7/xW/PpaG8S5QVCxM
uAVq+n1F+rIaENhsPnGhRA3iJWKkiBPfVno8/yoMAcoDArBdL74DCWL04RlEG7XGT+wx5Tzo8kuA
SyL+VJ1nFx9wawdnioXkk7VomWB/TJFoqgeWLe9kqfMGeLhk99srl11XZ7mfCQNYEuZ+vKq6JwUC
McQpbSYSY4PQb4dVJ5SkPwq80tP+IMSfPgrDuPrlscFTNL3+Ql67FvrN+kWf1DdTG2GabcTl33aO
V7t/BWBQq08cShyNIscaFHHvS9x6J+vY0XkYL6fSTuOnZ8VjQZwPg5Vb1Y2ouOgo0qeFGczSo3SE
M8pKOkAz3FuVtjcG5sR/GhPJZy5RcSp6M8udLF5803AdK3GNNEPzDaTSTcp00DTXyWoqqHjXxZ/A
R4LQkRrsw2MI0ABaCVJhdm6NmF9hkIEUJsNx9rI1F5bXmPb7V+FunANh2aw/DKscQuWNrKE5bbb7
KuYJNEXWskhMZ+7PdCOki5HSjPxsJXkl7U0m9tPzNpcfhmVRA8gf9YmlEZnlpWwOC5QRm5IjCz+6
ou1Ty1bnBmtuPJhYsWks/23eZu/qSSJOhNBLLJ0F3qVioj/nhKfAOjVmLwyIiEQ/cYPPs4qiQ6Qx
iGv/smWTzezTGYpI5R0TVzmbszvfdus+GnOJ1oEPek7dX3f/iy/XXvUgUCh9bUqvpkpqpm11touk
vXu9YsDdbT7dlme0BaOxYQ/n2Nr5MI+6pYaeDIwXfIidJlGpDAlHePZCZfEwPipFggIAA1Y8UxIS
/A60FqzGS1DQ+pVjcXDkYqVXUNWSg+32xtLuJMTHCf+rxvMxRcw9iwIGmj+RRGZpeAxpMdQxBsS4
IKu9M/IVjDBHPL+osI4jnyH1Cvx9aFgdrFX34SuJsEXS7jMtsUb/6pCra9w1lOaV2j5qHaPNM6+G
eQNT/ZOhB7BEgCMqgwVi6MhM/9JbXDHjcZwuhEhtF0nC0hSZeJwb3kgs8wZSzvJFVSUC4mIig/O1
wRzY0gKc+JB733eD2C0Vtf5y63/+S8qQmgMkuA2at2dobdZwdmF6elVQFiNcY/4AyM3KY5X/+TU6
CbHrYNJyraohpfkNhLR34LqgN7GjeMKjXBfh/DctTOVpaRzPghfscLp9FY21RjuNIWZCgct+mYQg
HZHyrbFyQke8lI4s9u3yhG5m7fUf6fmoLXvqaSrgrFEvGUUdjqYyQH63Jx/dep/5ImhCaDNRfKM7
X4xyC+NteKtUAq+345hzL1MbyizEHuJHxUk5sbEC2JUU7I/4cpA2I9gZOyt9VVyGGwY1ohucR3gc
3bWTjNb13LMxuR7OOuFVvUybwhBHdZhvRH30VYgikXTkv8IjrzmPhdDJ1MASgymLjljLI3cop0RW
GgfNWh2+xsOJzO8J1UasaW+ybUfaPIGbFcsjXS2dmZkyCzJzWeSWrH5Atfv9Q37VZLKGLflhF3kT
7wzvdDQiBBUFPg8LlLE7W9/C/kXOST3HPb3XY7GRTBzpPGrGUsXCpDhxrR8/GtdgV8yn4G2+Ne2H
J7RnuYcuxCHEPoPXBlsHdAk4AldJxR2j0L/BKCZulZpvFlGI+pQeKgAoIxq8t2imole52rSvDnh3
+yHqScmpX4Sl4tef7xHlWJPOqdhzLDW9JqTkYOJEVE9kUaEkCcIKmU9Fy1nnADoz823xGMgI+6PO
jsXduEVXGdTw+bxeJ9iQQtwARzUD7xFAI3whk7tm8Qx0YMqJHB34Ws9FvlVHn0rGYKQPw65boEA9
9Xht2udaRj1MoEti13Ychw0Ar/X6Y5jmjqLifu4yXspVGYsiSfT5YC97Bz2aW7lHtyc5NmZfaVLx
PDbLZfgPA3NyZf3lPFeOwJsm1QYnDX/HfuJ4xpG/CB1CZCx5o8YlXHrA0IhrukPUshutGTGP69uz
wdMmM0Zl3cJUS8qqNE6WWoseo/cUPDPNjBoolWn3EAFkN+ok2gr1BKKYHKAvucy1oxAftjtXmq6k
EfvXkieCBymsEcyKqgr7iFuiv9Uj9LeX5kMKLGDo+6gRYRoCSBByADNU02NNwQt0DEDEA4fa2uL+
Mc0k0kWNunPhFP2DI7fHGPLPTilEZApoAJwrq9J1aHCUUwsx//mw7nCyNre37L4bbfe6LHKvnl68
MplX6V9ZMosVpek6s+vJkvwGmoFzbojIF1V8Beps+q7UOShkJ6ZiR8jmC8Y+sVTgvjUFl4XPHUkC
NORgGHtjK6uUMj+kn2BWWwfU6zPUXzJdiWKg08T7tWh10G6K0OUfqFJAIy0I9szGeodY26bLB287
+uYT+HxTlOWGjqJ3OH8TFa04J563prs88eSoh4sjJoulGu3RIeXoVjtteCw2xrD3UPLrMTIuyUZJ
KGqZgTzenCEluOq7VxjF7OblJxbZBzwvN/P/EDDQiJDExbZjhlV9lx/hz31SN5Wdb3h5ngCTHqbT
nTez8BYgFpRAuLtEdvUbtm9Q35zRDdwy4Z3/P+J2vSYCv2LWS4ajMa7fO7aiPGXOCwNjgriAFG+n
EooJ6QRUOKytXXJSgF8A4S0IwGd1FM8sZvRfeuwOIIO6Xrhyl6qsfNXspgN7LwgVBYGAYIF53bPT
M99f8s7bULi8IM/Bv+bOTHwdTdb9MY6+Zb2EYiz3lU8hPSgtrv1rvoWEopPXgoa7X5U+zK34ftCQ
+5xVif1z1GNPvm4X+n8SQzhY9iehozYRCQw4HCW+aJLXD30kE6S+K2HS5/XVEj5m1fc56sZ9JG3Y
2EtrADuwAkNvAKivW4v6EztHvK8N3hQEhasyxocgUkZ+vpPXB2Hfav32OukkY+E53pN8aMq0R54I
Qlpca4/t6pIjl3WRI3/1T2YNFgCKy7v56O6GZz/F7BnoZJannk0D6Lghsmlc1/knXuOK/lRZ1sKB
BhtdOcGkCQcAz1xpF4vGIfHjRWTZu7Lc5WBH0xfxYI7TzpPqoIW/59uJapk7gpmu6hV4GQxXzrj1
65w0lG1333oRqkUCqml59D98OUbnqf73x2i2+NQOevy8aWKsT94gWgb6EDDJBcBw0nac0doHKvDi
SiVKRIZFkrIJcvFHCbtfk9xbeiglzJen37Z4mG2ZRISFM8hH/KHWplSubWckB6SNPUncj99Apdq2
aJGR106W3pjEcA6gICPhZPnr0tF7RGseoptvEZb4e0jL7msAWxk43mtBGZZDFqbFvR/z1jxetBJd
FppbarPhgwzrt6N+F8AOLHfcIYQBBs6uIxlJgPMCfp5Gcxr0wbeHdZXqs2KnTQ1XijFI0hmIVyz/
A3jbSi6pQOOybO/TWE3VC6p7RwJRplAgSHZSdSSvc9ZGjX5ppyD0bAWB1VuirPdVE3omLHB4L9KZ
phVDijIIsramRhHE+QHHrx+5nOG1uPBM8XxEdEdSx2SjBeS8yL9jie9KQziUXpr3GmGiSSGW+eQp
oziBwgo9mW3acMaCTwWdNCJiRXypOP40oRqwoRZxZ549F/1zUlxJDjPNYdFE1snT+V8T8FePfe0p
6tKUw67LMcSHlCUGK2kfy4217uY18xThW8gnbZ7PuMFZtPw9F4zvwdltsqljhluNXM2MlSOZeKwk
93DSqErbXQxa/Io7EDFQWqzP51d0ygSZ+YQLMPzeXwK9R1Yv+9syI+NuByOH9Bv6IqWCzlef9O/M
ULMEiL62OCVbvOxhL41tzBSbC0LO/lwwBvH4u4eTwikY9IpygTVFHKZ+gqOBnOg6UXaNTPa+CoHI
0eJJWNSd7pXiRE8idujluAzuuuKdq6hfCkFzOE1OW2Qp3FnhgRuXFuwNFkuidc3IFpxHM/ZuMGJt
+37Sw9aQx4NaNMq4tsxhLNSOT7qhR8mMRhh7P16B2OVe4fQj161qMTwB9YCPDjXnlPT2Vmm8QdlT
trLDMx5ph8DEIJrvV8Czea5FINdSVKozzdltVJHf2fwmzPaKKqKVvBJKjIEa90NNaa7+K3sdPdvH
6IoZ3JSbWjoeBnU03LgB9cSMBqMPhwPrKIzg2qOmJpgsXHiF3TF0zsFZpKf4DY1pLhTssrVZ7Xdj
Et1zNdjPmK8pQdOEowDbaTQk5s8W1WrMgZw8y7Ofpsj8KM5PaizZGV2+kPz6kgwVaPXiX9XX//Bu
1RQloRbCiD8B10IEQIcjFtJi9bgu+bwNDkEfmoSXAps/dnr4iTTCOtOqAQGKHgMpQrE6ROgjOBPs
t+12FuKulXYRxH8IMpb4i6vhhGSDZ+o5lQl8L4taijKbZMR7ZI/vKNPXkULUyJNeDoDAaCuzR0HO
cHfJoeNxRG2D6XoTQ9jK/vJtPR2Z0OaEd1mKbKRHBFa6Q6VY8cmS3xMuVRBXhL6ng0J3/9LhHuWN
lbsmYi4tFujJatCLIo6TOAMmlwLNAScpTDA0ygb3wNnHry9xbL6Gl+Cl5m7MUfaVgOoHRLFbr5n2
sHSaH4lbh18fg88hCKdBV1xL7MGF2VkIrf/8S4CfEHmvHx/rqd6Enmhs3gqVL+ZfYvif6yWarH0i
7CQu3IEwAenkK33o+l5nuRtV/ycRdm2HdOLnEPu8wjCYvhWstBiOYlX7vn08X8NGN4t1g6/wnGdm
2RWQlDBvpC4l8VhYqyR4t5jG3tdDdVrOBj33NeetvKb1sg0/lVXfrkBK0qCsWbU5C7+kzlBdFk/q
sOTWKYCW07EZzRwiQRJzsjSDG35p2JKawlYNJ7tA1EUvV5gbnTudcKdCgj0yj2+WNGTQIZKwp9tn
Ot/UCBfm154N61YW83IPHuGEqXKy6T8BgN6ay6C3QCT7SXp0Pv8ExrFbl1vCwj6oTsYtbg8ex1hc
NDEpD5UlqIjv0TeBTYW21bOUXH2dtBuCedMmlGDf4ubzk3boHvFAxLIQc6Zsh2jv7CcmARHxrxZw
Sd5IRuhY7UV4dGY35Q740zdfvVukR/JSdCpsOsC7chDU9SxIfDIa4tPYjXtomsTWFDES5qq6J2fb
MxXfOBWuu92zwqDppzBJVuU+IhiMhqslg4Bh3Ixie5eJxdb3oQJIefaKGgWgyoSvKsqhxiP3pi4a
ay40xWAhqLv9Dm3685p2RkwHnzNRXJRH4w9KCPlwmcw8Zo4UKK7jLXxdFlVHo1Bp4NSNu/IjjEQI
Y4C6N0efvk7PGAYjy1STXbGo6lj39E1zx2VPw5WhOoO7G3im3SG0j884PZWtNy9JeODzeaj9kPcU
xlDeIVVFLUiPlTVUGvUJL6tzUkrhEgRFJ+Ry1GvrriqenHvjqBi9SefSaa1DDpYU7zvBuQvFEWuE
GYZRpRTCSjjvLPmr2gtLFdJEAm04yrk37M7MoryzdR0XpI9mhNK/iV8f5fdj+ZyenimQoCwnJVZz
393V8gZX+eRgZNwpdmcJuDN37x2GWNywO95aiMSa3eampUEJ1bxooq3lhJdrCHkLP35Va5N7kqhQ
TEB0tJ3/NxnoOX3MyhNjpJvnWxXJQ2vNxKl/gx7znZaeLBH1e1PReeo7/ds7uBHjE0jZt8rmfYqw
23J6MB+9Qxx0IAagoH3T0V53QLO4fA4jz2QLh7Rf+46h7XsocU0piadskxA5BVGvsIM8gG0C1XyB
Lwq5FkJEdt31gZ7qJugtSFrax8tjbJGz1fc//KC3HyMwTvm/TMSWvHcMzIA7v/+JbkPi8YmhaCl3
LFLa2OFsh/tX+/FFGedzBc3H+/eEyCzhuUDY3JHQjanR4dOhG0SeN82X2NPAKlTWReYOBwoIOzDn
9UXp9Mx37XngD/HQ0Yh2S6NKiZYCunaC7CJNWZkdbpSqmGwvsjmnU71c0vEzENiJsjT8RXHlN3uY
I+/Jw+Icw7QBFtYbO7L4K0uQstvjK8xBR6Un6aMP9B3aVZ5t1rGkm5dIvD1PyNigQMvDxwU9WwL0
pYr21aLd9T3W+D+A3ouoj/zftLJ79rZArNTipq9M3Y4CPPb+gq34ReQsZcYAO6hneJRmP1HbDKXq
MXgr30aoO0tYJo+xhT5jRWhcpMwkAKWeq5aqXq4hM+MxkuP/HFdW7PsL7i70LRiy0R4Yqy/hivAb
BXTl1FQo/KBjQZTES4+LQEfg2jCj6oNb7rC34rkIFtNt9IIaILgCBZkxVdTpnq9ayuKj8vUPvSfI
PENHw+i/uvzP4A/BAvtJgA2KGbfgsWDkDBLhzbmah2k514mtmnTkk7VnDOPEAe6QmFIDHRcmz53E
o/08wvFaocAAlT4YAFrkyhc9r9O6sc8iRt1uIOcuZE93Tmphwd/WW2adkPUnBNiNRHq4j9/qaefH
z7bE6oD7e1SAEPhHmFxl5yJqx/Di+o1eG02FiosYAK8eXorUAfQVuFK7PVxik269FDx1tPEqbWVd
sUl/1rtuIa40eaU1C2lJsZPP+CSMw2HWJPN+zQW6YzBdtINOgdPKNbFP+At1zhOQ6NJQ1AmHvd4/
FC9rz1x8YcVm63Q9sN2QflvJVIEZsbIOOvvn407FQW7pAivL9/98bjxQYTBjFo0bH4gC6OU4S6Rl
msf8J2WVOMqIIMTpMgdOYjh0MR4TCVVOooQ551e3nQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rst_ic.fifo_rd_rst_ic_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[7]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair113";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_1\ : label is "soft_lutpair113";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[8]_i_1\ : label is "soft_lutpair112";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004400000044"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAE"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => ram_empty_i,
      I2 => Q(1),
      I3 => rd_en,
      I4 => Q(0),
      O => SR(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__18\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[7]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => wr_pntr_plus1_pf_carry
    );
\grdc.rd_data_count_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rst_ic.fifo_rd_rst_ic_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[7]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair80";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_1\ : label is "soft_lutpair80";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[8]_i_1\ : label is "soft_lutpair79";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004400000044"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAE"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => ram_empty_i,
      I2 => Q(1),
      I3 => rd_en,
      I4 => Q(0),
      O => SR(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__11\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__10\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[7]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => wr_pntr_plus1_pf_carry
    );
\grdc.rd_data_count_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__2\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rst_ic.fifo_rd_rst_ic_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[7]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__2\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__2\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair46";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_1\ : label is "soft_lutpair46";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[8]_i_1\ : label is "soft_lutpair45";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004400000044"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAE"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => ram_empty_i,
      I2 => Q(1),
      I3 => rd_en,
      I4 => Q(0),
      O => SR(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__13\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__12\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[7]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => wr_pntr_plus1_pf_carry
    );
\grdc.rd_data_count_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__3\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[8]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.underflow_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__3\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__3\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair201";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_1\ : label is "soft_lutpair201";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[9]_i_1\ : label is "soft_lutpair200";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004400000044"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF000A"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      O => SR(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__15\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__14\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[8]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => wr_pntr_plus1_pf_carry
    );
\grdc.rd_data_count_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      O => \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => \guf.underflow_i_reg\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__4\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    wr_pntr_plus1_pf_carry : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[8]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.underflow_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__4\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__4\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair157";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_1\ : label is "soft_lutpair157";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[9]_i_1\ : label is "soft_lutpair156";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004400000044"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF000A"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      O => SR(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__17\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__16\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[8]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => wr_pntr_plus1_pf_carry
    );
\grdc.rd_data_count_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      O => \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => \guf.underflow_i_reg\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
YEwuPQIHbkNDxQTeJTgkCVtVyqjBl4yBT+ZdviOr5zOUwfBKlWmE/tdCpADfBjlYqHApCKC9J/KV
Dho7b9EK4z3UPM4HB59BVcpaf37TbLQoqXe5Qy+ZA8X2rpQ7anVwICWUzYfeqpxlmAQLM8k4m3LQ
Fz0nKRbV7kvaOcc2pV8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WxOA6j/Kp74/BxxZisufnr4b3mYL4T7rvvcojBGwIZ1KclJna4jz7Q7fiUZMPrU/w5Z99z6ZV+hf
CGcyAffgvFT0vL3OzPA3/28+M6DIkgfq6HCFug/SAnlWNYsRA92gn5qBcUuln1UCcigMaaBkzyT7
qz5N0yl/froFhWJzX72DdDrgg//FqWniS1judDCyy6xxI7xB6ypI5jzuOmnCWoKiwaxywSXOENLk
hDu253qM7830D8c9NkMoK8kj996bVroXVZFc3ej86w0Eu9yXzlvGbWptnm7zvGRTkg/JHnxm20Qp
6hNSmqlQ4mBJK+FLsEmVLwcYr3RkGOSEMOFDFw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
dnunDDVo9fB1olePgQuAxW9wNZXJF5H0Nm87vAePdSNktn5aBagpZI8J0ow7FRWzu+KcGngQjnF7
4wzGYBXiEyntf74LVYLh+I+buv/mJAOKSZ9lMXKhiMrDjbavcTm8IjELUEY4cwg0G9N+Qye26y2E
GZ3fBVIALWFkw1Xpi2E=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Q38vLdfubSnkU/paQVe4Q1Y7meHOoRcHy+9qRBWeJg6kZtXacAlbXubeuULHqvYR2eFAMvep+mJd
7UF8jCW5DID2Mxrpfq+dUYTNzeiTctDHbWdOdsmOSDcsRPa2lOUOJbRMsJW1yQkiC1gbrN8RzFeR
3AxUO/Bmu/mJcXv5I5kUvuJTugwaRdiKiwSTh9BnrK8edLVw+Ye4iU8XRa+JLMzMB5KGRDCI+E+K
+JyJStw7P5zf16BmPfbmIdxWp0zzJGpMy/nIHARt3ZLNvdqiw2y921dcDE0nsPSR7dv2Rfisiyu5
BMsLuPDad4MomOJkq5TaAB2HP3QEDq2ZoCHf2g==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PoNIh1XcE/oxeY9Uh1A5mUjj08uQn/LGSREpi81gngDBHu14g3HJ66Rk0t3P1K2klku4khb6t5Mj
ey0AqtN1hlCuCXnaUb/cI/ql0HWSHlOZezfm7x5KenNM96b68TwVdFEQslTCCMPCQTYLrapZ2JzB
X02QFxLbe9qu3MLM8+/61uHScFmz0Md4A79dTJMPWDaZaZEEW77Y2rDiemJqaaJgTD+fSQZQK/hp
KFJGfDWGtHLk0UtJXg9h5wV+BMzEHP0+sw1YitBhvup7Zgc6VGGHnUyfN/iXsV/LseV5UB8gjQs+
45AwXiOz+oyirKP98/LtclChNhG6hds747iHRA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i3pgY3WqfETihIlHhRX023Ev+OgDcbLZ3Iw/0tjqWCGe+vMwEAlG2MbXPqCSuw6yPhapCRaOuX4y
S9R6Nz74ZMzgR5yXu7QCwo9PucEWNcouvu3t4+2jx1GrqPe/6+ijPiKt1bZxrj/lYjm2GDHOPbw0
HknL9I3Xp8TZRwX+WmtolRRFoIqdw/YtLfjZFhsYIJsxJvllaiSmC+rtWZ4HlWs/L6T9torAX6ok
waN0gPBqFnvkZHOKY7w7+NRwFsqdPgo06UZzSeJiJjCnSKJTQXGRmBxAAD5E3/Y/NmHzLMEUojiy
Ugw1nDu71CNj31OYsir3FlkuD6nF/UgZCXbCVQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
vXGWecqsU5ayIM8rEQCarKtCSjMACo/Ipl8Ii3dVvIKKElIMsry3unczGS0tZQHcU4wIkQo15B5G
sQP+2FqanIcC0kN3An9oZtKReyCFTkNCAwWPiN26XBg72hLpGhhCsOOPltCWKLoKNLrWhFY7B+HI
Xkon7lE5+U9nhGUxv7S3mDAf7ypLmbKDxPUjyBMhza+xcs0I1tbBzqJGJJ5J9Wb1CoVbDmIzP3Q1
5/9qh/dMGpnNoOpXHSTK4mODJ0ncSVyOex5Ba4EB7nhh6jY22b/VP8BMfLlOIFiWT9otlktCZoja
/fYL+03TC8Kp61X1fDXxO8jeoJE7lRWgjMZzyw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
g/eX4c+WUcQm+3kzvGd2g48l+WCw1XLKz/gptoyJKTHJlebblsnR4zoUmerFZjejyMtHFNwNzFcL
ZYbCnWO3V2pscZeJaQ2r9Smpyj4TGH9+USIn2pVRW82qx98fze/MHczey4N5V/QGNZO1ehHwn74C
xmIwRoGgddEKcObJPNOH++zxVTZ9FAwkLqE5Sb5rnvvOVCn9yuAqmMaGXu80+Jsy0+erPvTHASu9
MV0y/OeR5rvoiAP3/k7GwdhTYWBkNRuViPoURQB0NGFKz2W76nhcLcM5PDe5ut9ouQHEO8nvgf7i
VmcLHNO67etWSsG2Yi0Kgmrp8A3tVRzstU68fdjQCcloyh87RPw4kiOxPNt5hRv0gAMYVVVQsbk2
bFV6LKImZKZmXnvIk8ISHKtN9+4NmNlKbiW6YhP4HrJSSBvuVIE/ZbO6DNNsh7wNAQLLMWFMXBZI
vR44dscjH30C4vEXqq+vKZal6eGCbiyjFF3CwXlz0UHmmAekPWXICxcf

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
myUe+gs19essf/diefiuLWzV3JeCvMD/bYb4hYdMEtspksZUxPpd4T2QcONYWwd/Qc50hI7kZMQg
o+x9lAPcv4BQl2S57nN8pKvQ0j24qV2XLON3jWoybvBxSPluSgNPosEs8UtYehW3RrxcZ2trRQy+
nrSZo4HWtEtUUTmZoDTgAB7HzwG9nJNoDXMJVHdwg5aWsPUxSkZEwywL5EV3rgNNpemqyu56YmyO
wzDZxJSMglPpQCq/+Xsg7ZOOW8ZXnAQLx2yduHGCnUWOHo5KqKed30SiHLz58xAwXNI5AW06+mSI
NmUxSFV4GACM8gdLuzWB6Masc4wsEggjlLVkGQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 46928)
`protect data_block
0/ZXbZ5iAPcbDAkmH3FkyXPAC8Czzr/42iF2cd92Ca0E2pcsbdxYQAdJYeWp/SioRB5MqAEmG79I
52qxt41L/JkQrP3S5Nbu0Gb5Xs9PN+vcHJHjUCQWOTEzUxE75Us720xwQSKHqQAHCzOJeB+ZfqzE
F+bncr2UwF/KJoZXpNCNzWbIbISmeC4TihcnZVkDEPz0bkcUjuK0i9HXa8LR7EBaNrYoS2MA0CHr
NPj3c+LTZdHY0/E94MCdKGdDR8OsnONl29MK9FyVM1r2QhVawVOs/chobgP7q2PmfoBaisSfQJ00
S+llGFEj5aeHtT1xpcEonY7CLNW6oV/DR31gaKE7S/MObLmhkLpAYZ7jyQ6kMVQg+TgNdHdRrJMO
hbdKYqCfCsPaDj4zswLiInR2fjUDj1kqily1FpF614tG5/CxU22qanmM8ffkWcR3WD7fQbl+lPJ9
DK8/X/vUXUBXFockr1mtyKhKnuEueSt5g53PC+Jy5TlRkvqJV3dlqlqHPkUxBS/ZLsASqx+gH95P
mWETvK2EIa4e+Dz+wictrgCDCcKA1zwCcRYkk/aWlcje9p9nmdWzrXFtBlC1dXRitCQ5jX1SAn3H
d5UnCHO7K9zdpljSYqlthi5ZOVSZXN+BZPWtlMJ4uQRn9cd5gIDWwYdCQ2MjXdNVPmUBGjImbnVW
jJbkUXwFRhcx7E7tznxLE8ve02DwXpnNBWRTmFICxGe0z5e3QbnwyzZm577Gc4Hfttle2RqDThv7
P5kqx0DNRsYTjBZHxXSiY2Pn/9pXYqX9JSB0hkG2FYFZ2c4h+FF1n5sLwGRiFvgNuDqm81dt9WKS
CvKGYkzTas5SttLOiCD83LqNLySTEmQFRc5fn2BjL7LdODpRcDBedxUDyWG4xFEi3dj6D7wfWGpH
7kD4hRyUFSQ0OG6DIZjr3jlX9+9mKeGV83jNnTl2GfIsFrv+KyBG/efv4i6qPJ7mD8kF1hKCqTGK
RFwJrAY+6MOg55fgpE4iKInY8f0D7cRvviCZa7FwmOFwHF31cxLBAJAI5DzwEy7EOqVbz6cUDL5V
Ubk2GxLjxw0AfM3bW/130pnMLOYW2Vlk3sUsnGw1Oha7SLiqvyLLfXhFpWNySpOCcqYBGISbgTeQ
ZZC4crcGML6nLNjSpBHQ/IBOvOiDNbabiGI59nWw+P4bWKhUKf665/e5oJ/kDGVTaxyST4zo664d
vjm5I7fM//LIYaxLE6uUlkXk7KGuE5fM28XXrbn+MKprsWqtG92eHgPaPgvNvfcrIL3ARLhPk0SD
2i2IRkxhPkbkK76JTJwYt9ChtKuZlPVOO9LCQwCNkyhLO77cLbRwB65H3kXLrkSXyfB9+CnzeLDr
6jgrMNJzb8V4XeSclc0UpbbrnSJ/slvGpeBmgDv4dVt0CP39ohgk96SictGO2WlX8gG2LbiF7SVX
MYP4KIx8mMlmRnwQDMyWHOqbQ8dK+i3nqcCeeyxIrOtr/RlSdvBWH7D3Xe9x0EAyWZ3u1Ow8e64M
zKsvlikT4A127VSVsJ+A3NaF9lrke+/VZntxhRtc8mE3RQoYJLVGv2ArTDwfAtN8hGzEx/GGY4zf
2Wrj8RNvtqvOct5GY6exXTTvt43thNfFFfEOpmpDepAjIwzqzyjQdcwA5FLtNN+RZTBglWEDWqHm
8JVo+k3U+ND8Gp19VxOpVZ3+teFT9YVkD+tQJuNIHcShkiOD7klHAlPb2yyMYwSPZQKpqbfqxbI+
lWPeVAw682JIoFbK/h8OaM/+X2ag4SLAa7It+mtbzzlE8fW5u911NBO9CoYHa+/IjJVsKLZZiORn
siV2PE4EWO5tX7J2kiQgCfZ4+mNKpS5r2rKL+FLN8jBZPp0L0D1ntlhBS1xe2fsCIiegIIRt+9vK
p2xoxobfLSHwfJ4W1KPHmQBQMkyAYtF9Kiop7NmxLTz5klPaPI4jojtq0ur7ryEn3dFZy/NUecIg
cp38JySCyROIkH6PaJSbYx+pLZjBj3LP+hCg3KvhAfOpygPvJCw6xk44rch6N+u2yG4YNE/McV3a
korB+pwTDoMBiLzZxo5Hpx3s442T9HxrasHPbrbQH0DHPXq50ES0rqp6OkA69qYQqB7JL9paBrNr
zR0fCtCefJUmwBo13FJ+SzgppshkCkVuia1dKYDvkcrKbhie4wLB9rQMrKWn8cHUJobWkmzS2rXf
DsmodSxHgUGqp2YCQJ7TcUFIgScWYEkiPw6nQFjfu5+cTtfv5xNegyIaXWvv0ZDXwCR1TScdh0fd
3uW3Sdj+Cdbgc0E42zoal4lT7pzQAPfK8nZb+FbdZ329MUfiI0cKVSuDqPNSTLuZZl9HFGRDJyC3
BEytLiuYvIDE+MnPwAx5VqOXlDv6C9blZS5eueItAvuikFdLmcK7hPJ5fMthfPlnecgzarmo7K96
c7D0oWKnEfm6HAjFt9LRCib4ptQTb9aNBKP0zuYj1AdPJzvCjtRyLp/ehyW4Zuhf74ioqfNodhWg
00/rD2BO8BxndRty6oqA0mfdjXWfxRdALzljyg/i6OpevduVamsF2+0CD1kQwNXxj+JiEb8846An
xVohnuNi2mICBERFyhLLnFfsotuZUDXMQoqItGjjy8aDsVlYGHMr56pF9jRZzwD9OOMyU+7tWQz3
bSxucRBySuFIIcuURrH13pYFEvoE2TNVEh52jvhVqBmKliFr9aLRnOLATxuCkhr+pDGwuPK9kq+P
rl0c6SHjEJlDvD23SK6dPnlp05Psh5+0wwW68efKJo0SVcGAOx+RFyw13CgkT5V5fGnScyziIfJe
m3ntP2LstvaunJgBI5i0qLJy9PPmgmwyZJ5kfLVtBOoAXJjZnZprQTMZLNtJthceBlWWNsmHS4IN
Y8ixrhYmcDuXMaIk8uKl9RRekniTYkW/BdpWJoW3USOp4lUplTcbBp/zcRbwWmmNegKTzTBjXY0/
30i5ZGq1VZVUma4tJIpdFAb4AJYKADBqHzkbhBrQfwAe9HHeSVnKEg5WPjCVqWDRdICRVPWzym81
RZi1RnO/jeHUooywdR+D9wh1rGDFwrpvN72g1RAnG7+iCZEXdVtRmKRaMovLoAHtpo9wskc//2Sa
uAOii8c7DuRyqIVpyIflToJyfYRgioSyiiWm+EB6ZU1kziPvyh24L0BSh2OeSoloBfkCgAhIUneK
Uova+nmANZVLHi6NzTcY3m3sKxH+m1vrwmwifXRGK1lW6HKGvyIMT1zc9QI5ey6jjGl60Q4HlyuM
pFWFYo+xwv5aZ0h5ScjTAui4WjUmLEe/yJiXFMhR+BTwD5uW4SIbESb8ypGdvQYSJ4ZYoTmgLgZV
p4TIhoheCwXjO4a8edrF9ORFkyk3coJpjJXKVta9eLIyT8vqeNAoteHWFDfXR7w5lwlw73kKFjej
7Pqi2t+AIEYeTj4MjJdAiqd8Qt4yCT7+lNA3tqtNCxjb5XyRUEYt4iWZ/GwKiN2vQHjM/t556xwB
ybffq/Vdo1HWZnXtQGpYxVhN7kepjaOVCsX+HO65wHmttPlX4lRk1Skypke4CvFVx+XPwVFaio17
QZg/WYEzei2KDYcWTFTY3ZVMNqadY5hNuz1+8oNTWAHEsFC1GzuEBszrjcEm8o5R+TDHijjLjLyu
WrC5kYG87cvQvhZbqzgSbIGbZFBd1ci+xNhReurFgp5HTA4d1I/T2d4CZYcAkGXFAbwKiiRE6yzU
jC60jMhlKReWXmV4FMpt0KLz/gr/3KLh/e6IB+KpSXjKZjT5z5tVnPljSzLEY/CJZVKbAHUeh1X2
Y4pTohMWkzg3whX5PsvQXfe33E8D8OtcBgdkkfE8cA9eGx3dAqRu8216dXIvAfO6e1D1s7c8CVSm
bHw/zxPJB8M3OaOb3kcaCGCUvWrh/zHqjd35BwVYFGXy0mT+tg1dMziRWnEIbMUIifAqKw7+/+Py
1+z8mptTDd3BOOqTirDc3+r8u6OR9Ua493hVfZ9iG/YSdtPvjuDcD4r3CSiQybSTpil1au44BlMS
HODzoLs2ompddXaNRceqFAy4pjag19FDdsRsReYcgwMeq3d+YDDkv6pPlld4qYE7DXjxXptsMmhy
fx6y3imVZraWBavmXr3HUZdiaMYYNHmspVzff+ffYxrNibKsA5nihgGQ2XVjfyRNIQzitDYZWlWd
rF4GdQLXRShAx24dckAbEXg9cr4ZAGMe21RCWUGkqQENgqJqo7/03eppCx+rxgSjqnsomVXS3EdZ
s8vNs0AakxRVjU3mGlQhMuM805j7dFadX3sHrKhxjKAFHxpbpB18nyaKkedKHWQf1qUXU92T8YUv
rO3eMs1nV8oyTzxXPUbhgzchcPD2LSjxQtx0MrffHEUgPj7G9AFHKcLlnsnVCsmDC0XPHQ4thJE2
JxJy+0aSITroojBYQxEtphe/T2OTjhLGFBnjdcnylHtTpCDFOrF2YSOhqfAC0eGQcnPX0SoZRK8w
pvbcghk5AFomc9pp0GJ0xIbY21VIJ213nZ3zs9GSC74/0gvuGDCkuqJ/Jk7yX0VpArBOX5K0EFo2
E1eXEkat/BTWHz5MnhCCp45llP6rpoxqpmPzNRWuq1U4wM0rL14LR7+kknCkPslfim7owaM9n69F
nEP9kvpxzFCdff7/QhFKeV1j+uGak2WOIScyvzEYLTiUY9cUAI67552wITfDQpFpXG3T72a75TIc
btBoNos/2QR9bQEoOlUmSWzQ4gyTgrKY27FGilDD9gKC8dRkxJK+Wgb6iR8P9xC9pwsh2n8UpCTt
TktvVh6leNqu+Nm9WCbt1IHJRaPv/Y9ROqL/CqaneOyLucSz2fT3CVYzCNigWlW5eiPwkqVptllo
iei1dxAzb2VgjmmvaLV87EtzXuV04UopOb2To8PXSH/XsJ/3T7q9vTIlEK6ByOLbkQG7tqobyi3I
EdE1BY5a5h1nN48h4cKBGQ3QPFO9rO/RE+byaT7WlUhMvkivKmQGlwgIv+QwbxTCXhZly1XI023I
clpLGk/L9zFZMaHxppQSejErh6fscZ/9Nht0mw+mU+sbzezbS0xsA7YL8FkzHz8Yt7EYeXwCWHr2
9/Q0Z2WNgkYlmGeRaS+arj5eNpseJZrpFt+3YSZqa+H6+04IqlZqz5OAHFaJxQ4SkjudbwoNk1P3
h2CX1DSKKYag13OM98NvZkZuYJzrBmYPI2LcLTO4tQTFlxNXsi0XjhnBK7fIgWREj+pbeP8hKBcg
Ra8+7GIbBuUnDdFOftUp4/qsoYaF0RQ1x06EMO5hzu/vmO2p7seLJszYQTy0otgLuw/4Sym7VkX9
TxclS30BBv/G/xVgBwM1F+69u7MD1wP6thXKjddf90FPGwxkLSiYXLs0tPpzB3ClGwVnIb+ve7ev
Afu//GJvK1+CSapAQDIphuHWIVB9SmFjwVyHIvGkORQ22wpWQ2lmXPMZ2FblMHIOQ5ABRz9jpv8n
XnSSWyyBtop4IXqvc/iVwQC6etUueAEJNipcQfQ/07+5kC3W42VoW2USZ2U1xwX4b5B4RTPv1oLb
3PNSF9/2WLPeL4KNiDy8ZItX1ADOMJVXTYES4iQ8tW4BhFFbv/BZ/YW2DInkGVdLceDLitp1bsPX
YRa218wq0yVQDgs9wSO8vBQcOpT7KHOZCjqT3Ot5fpEdS6Ro2rGnhNmMEz71Hus6/prd1AKi8EF+
FOWYXv9R5bqm8bf1F2gmZ1h8NDsoQ78aWBwV65jFHDnoDV0YqAZdBjE6KaGrSBLWTYhAxK6Wk7s2
5yfX49xifR2zan0czeNQXA7nTOiTTgtZL4xv8INn4fKvpR0VOk5TxeBsYUFjueyUX9dkV3FJ3mtV
x43x/z542hGhOhAVtwV9vPnxBe5NIhdDIUlL8DP+UhsaU+sy2G8d0ov6glZV2Taa9gzufmz0C6Gd
Z3omJiICPcJeLkRLFugkQM2XywGM3Evb5RVFjOLHQ+ZLaYvqy5l1MCPdSnaWdGbf6AZZoxMDXdPY
3mHXW+/jRkyYiLn0D0UoNnlnoVHkU41DQ30m6/T4thx5J8CWBLBq30ftV/gaUSssbnOPOmodM0vM
b1Ps+Bl2lL3GgOD0aEYbJ2dgZ45thyFno8szxSAmXyI9JfHzgF8uSCXNC1EsuGhLMuF43BVC699a
7hfVp89Alx3kjfqYvljlrcQFHaSeOmixjZ0OTZJvjF9Ps88prTrMU0aJYcHGmmVJMEfstUh1oGyQ
i9TDcUAEWqld0Ln32eNaGcLHX6ncRbKq/u/KsWBNWh1OomNQlEpTvVUHBPsvYrqQ4IDmJChW1fJh
ZZFFz0onEWZWLn5bX8BV31jp0DSU6PZOpLtfiBa/hYLOOBHX0MohRKHwi1MB89trJTBs2W396yEn
nnr7tb+FMerMXCo/YzFtAhuMrQLbTPCPikUkBnvI6DZZRw/wATXOH8/YZYjrf8bIUDKgW+1bZk3T
xN9Vd6JAuI5xOP5rouMAcU8dnWME6FNY3SO8QSwCa5xBMvjxFNdgo1xZSd9LTm/uIg63SdUj7wjs
JUKlYDYOuqdyUaM0z7TmdzoU+tnhNaCB6dowMAl/73DNAgJCubyMjUCuhzzrIOVBiOjL0iseWsYr
k3qpQKvdDw4ebBMwVoi2yHX0mSbQ188PAvyhqpwLmXS+BvxdVRrsykmJSiT1ETWb+Xc/eMK1n/Hs
m7Wk9keoecZM+1E7ICiHjVMajgnrXXcKirRjYN+gN/P/dqRP90xgos3Dpz5QA+p/niHDXcmDSiHm
BRI9pXse2s7n96Z78yJIDL1aLe1TAu1vsrulWNO/a4YT/JrH6F4LZLtoEUM1E6FNfqtAPBb53UH5
25atU5LCWFIjvqBZhlqEyKswp7n7GyJxNOXYSOzL2kBvpZgiI+sU0em3jjGTsPDpWKjBXoC0FAvv
QYJLY5+yZvKTTkdu5FyCoMV7U3hCZ9DCr/rGd859ASLwmKQcdQfpPdyuxtxJBGeisWyaeg7RyVKQ
rcvin7UgFIoOj3vxOmiUcT3eKow/9CNPHIwNTN3K41Q8TeFqz7WitLk0UhHSQdABip4wPUMnwrNL
HoOS8HXCb27XvwpPzCKc8rE02N90u8JXRkT45++NPOnKyYxwNt5FrS1Ye0fsva55Asjl2+VUPtPy
VXwo+vC0+93f8e3TzwY65nLi7KeDchMqbC5sWC/Wm97I9wMAvlNJvCAat2kYkGX6IGb/Vfo2n5oS
WyZzCKFdwC2inzCt2DOORQXuqL9BX3fWxHxWkbrgxeLOJDssZAlLVr37+l7khJFgVh2PxFJwNzP4
KTzVa/6YO+eM3w4lYeEK2JGqFphvSJFbU4I2fAYVcoLWFzijqvbOKjES5jUsS0yWJYFqD+C7AIPV
xK+kaBZ2mB7CG9j/YGAXjONDSJVmXC/V9G67aCXTt++8hYzn575kbRO5pHfCZjPS4FQGJeQY9gM/
Apnd/K5jA2uqVgtlsowZEJMx33wedoFRBIE7kfseJOJ/EOc5ZJyV9lnTt9RvNvJHXdw53E7G1vnV
jwglMwtG5sOAp2H2ZVEJkt8lluoy/ULzl3GddntJNpPRwiK2rUWEcBJCWAxzCJ50NGyovmSo00Nv
4vm3+cicQjDrkbAuH1Uk5oGkvmC9S9I9dZE3685eJ6IWrPTtEVwQdwgzwptb3/lWRRBe3hlL+q5u
X5DlEy4MwIvV3WqsunaCCPvZqJvEPxetX61cfo1+g7j7QkeCNULhn2UbfohxgirbiSXR2HZyhhdz
JwHDoNurdVl4lMSYKOlwkap7/p5GvBXHVCNV+INc2+hcynY4AyzwDo2nTupq7e7vBHD7eUWg2KG7
/8uFk7hpZhc6TaXz7KK6LUTnDzud9rah0bDzQuROEgEqCEh2PQPZu3vhOXel781Z4Wygk8vQmwMp
0JbCPcQrC8MM0MX0gk0Ni11FWtT/wolSYBXQCNJ2W7cZRJaqcGpB/TRXdIqIQMYR0Wo+1jfbn/fW
2hrTJ3FSFl08X/uu3ujlSysfKKIis9a4V0Chil2NUeTrbyxY9ANULj60rpcHxUJCJUQ1cpivNuMU
brpcXykVbw4RWMnG1qMno/IA+TC7cRzGgNFW0PSQa8pIO0+oN3UuwJ6rvebVt6raA5J42VPuTv+R
y1IluddcfUzJIFt36K5vmv2NnZB6L1o1Kbzt9tnIGesIP0d69p+xAELRv85kJygiNgEgxtfM8Q8s
wf4P9zfjyEct4uE6QI55aWfzXejR7cWnAfTMF7C0c24WjUDWi9YGFQfBWZEAY4KsprIdHbGdjbXY
BrfwjpZRL6AKCMaNFxwENZIL5lGHK+gKT1q/RkZx8GuxWdqOYTQCbFI/Uzy2iawx0ro1V04wBEnb
U0HfzCAUoYIyjlryc/ItJ4w4nI88om2YrpJAqsls/DVi6SWBg8nOMRTOxwbMww2Rs2T9TfDRDIAC
/46lAWz0LXkYcuuS5nbboCMrrhcOmm1nCDqqrPsqZWX0905X1I0m8qkc+okW45geM/tX1hjwT8O3
E61ZLSI/jQ8VLdDubf4l8mOrJW2IMU3uocKTDVxQzpQM0hF0mDw5jOJdvMTtCfE+PAHGpbx//xes
gKKXPvJhWjCY14NRA6LifH7fE6x2g2rU6FZjgyw4YFGULqDQNbKs3aNQdPEHtJkk/vzMQ69ZiBjp
dmaH+sIMcFpghEpQ9bYb4a1fYquuYUVR+o4pKrlsdf99usrwMWf5+amTPpC/8ejm2oGk6Vfa7D60
vVe+FAs9HEDKBaFaRzZlK6s2Qe+4RC17zbiyhC85+aE6/rEZ9ay25J4MscJhe+sid5NCszApFbzE
q0QZA/AsCAXKZjf9uxsOv75E8ivBRSY8WGaULL68PRMTS9hxyoJFV9LZhcObxBetu2U2AhHvS5AW
mgkAHrB6NsmJu0aVdKkeM5hKRuGnYxv4eq/+S67Bixh5ThmRA3KR/PgQ4shtjyp9iKz7M6JdRJ5v
8mmoaSMDhAtlg5lYkShwNlW48FPfxrvUGKXrt8MY6dKtpNTIjm3lyQvzN9nfEFm33HHIJIkXd2QY
dtzQMvrwx2jsTFwvhSV2XSmQH4QikU0joEJrlQif38ZArrMsdsy2ty6CSQWFw1WvV9Nfp/Nn0jQh
0H4jM9xrrzipFr2ynSGTUFdghJjRcpnK9277y+9JiZsK7q7P6KjJKTc56bQQTraQYP1f/aatx3Eh
ghABcPKsGQ/UjopR946ZLyoAihY5M49EA4xM74+wi6n11YaqAWXPAobGk35K7ogLfzU2E3YWnmer
0DB1fByl+cWgsZu2rQfymPMBmCGURKW0Cn/WNzxVCbmQmfGuwyhHxt9uapjINuvWps9+bh9Bjq3F
RGPMUC2co8vWywWknBm8+5OrLSuHRWbuipxB45PEKK5iZrPbRwfHTQ+rUUPDGKJwiTEcB0waEppe
5MOfmcBDXGIZy29/JuLcf9uP3AsoEfXnGdmOG15xwMdgKMZ4FkIEdaJ6gEltirLaXhh+3f+tNNSm
2WuI7coy//6/5orF5M9X5x74LJ4hIaHTvIq3jUNMh8rLZmoKmlCw1e0uDnkL6xsoY7kk1szHf3vZ
8np+mY5m2ALKgXwuYlSVv2af3w5Tq/RKbiyV0sjALih9quZ0L9i7wq2Rd2A4DgXW7hqVMPocUhn/
VapJ/jye9z5Ty9sH54FK3CQpxrGb4jL3Zch4qFtD9UhNBLOV5yd5ARtjHftJuDja7RIPkvAKqVNk
+df17ukYbNxyqJlNTzrU1k3mQlft6BnFvZahE+LGXV7qVVRU6+whcnhBRZpg8+Jk5cmNgtP8e84U
jAW8/9oMQCCsbOhIUKa73VC1D+lXVTjaBTSbGj0rSUFzaElH+suO8I1S+7avtoRZVV87tCvZ0LDg
v3aa7aNi9PJeLRxMoP6JoBKbXbyexp7HQdny4Nwp9A7y4RDwaOJ0/0HLQxt4JWuCABJrP5pFP3cG
LkS2rcyHRkW72uV8g4Hciu2nUYJFhCkrdbTZBjQ0/Ms05Jt/Rm7SOB7xCSDUlWvHoqSIlkLFEyUV
dQ5jtowWzjyfpHthksHxZnbyJsyXVi18fuoqBsyl6qkzKlah0DDurHph1Fz1rRU05JGbNpnITknv
Kgh9RaEnGiRyFfWWaGmNEtbb+R3+fZxR/3Od+ocq0mdIfyZSbNcJ7ZNNkSNPi4TnyR7l4M5Z26nk
LbyxD2CRjtIF6HA1MxNLzCjX90c33IzIuZuXACrqBSQFXNLKbDGbgweq1DuuU2/Hk4GMUV4wDkRv
AI9v2lv07pCzU16qLo10gIF3PZa0YR2QjibF1ZRfCbVWg0p7nBvvWx0jgGBSOUlkqtUEC8J4+l5a
fvr4NHfoHfFZe6/u4/CVcA16xwDDe+kd3zx+2peWZWUCjyvUfksH8Vo+Obxrf16wCLpQZvmeN22O
s85DtavEbHdH7/dQjWIiR9zoVaWUkoL0dy33mf32qgnU9W1rFLcRRHoYH8cF8zNxRnJaDk4AlnVJ
WVTjYFRoQIbTes1b2xHFZeDE+pW43OIoi7AGfppvAh05lAyhJXrGo/XW7uir+aaWSxj8vIyzaVka
v1XC+i4U65BBgQ4PoAeGlQRXGlLQvz6RkTKxBznWK9jQGqd0F6hOy9Xxs3Pl0T55gn7hGP1R0izW
NYFn2j/dYsOCDa3h8J3J4iTojCiH7xUWmI9RHZPR1s/yCGta0XxNBMW9NpQ71uF/g0uyprmhL4fZ
ifON7hatznrNqaY4pH9t3ZSQGaG1vW9NKoADIEEz+Uovreah4s4WCaPDLPrM6f6/F7C8EzMxPB83
IkukJW8G+sXVPLos9bOC+HzaWAEwZgYGFOIjhBrTjh2ocvTGyyli5flkjCHXukEu0LB3QCv0bnfE
P3FtgamLpfsHGUt0tkCQUDvIgaYLrkJCCGnxw1d87nT1vuhpWvMcFoYmWYOUz579GXTvLr0dZfTj
e1m/6AnAKJlI1HjmHRkXo42Mtfp9bXtGcZzZQuYuisyzppmHMpjoxZ78RonUfBoE/AlG1QSeeeIP
s2f+/MGfFd4dahx+OGYmIyHzL+Uudrui9Yo05yfduskYMF1lUGaixOkAPOJgbBjzR0sM+AMUjDhc
/cnWjmrrtMWxlO3DyBLUhrXgIawCVfTFjF3n/uNahnlpPaQrnFFyEyb8xR69CglTfsYZoc3Boc5m
K+nOB3Yeta9X6StZSNAqN7ivRXXceK4ZGeDeACSKtkauGwAx2mnjauIoH8A6xSiZVscIjPSJyMDz
bZEloA0dLTj8hZnTXRlZzzRXCGb2LckR96OvQJtdtD1Yj6RSk4MHYwi1W7Yb+ZtFHUuonPePJXp/
v5Cv2oclqt4DGYF68bIo7SgYmLakgFSwqJnG4Jq9QWDfeI/zRD9PV9ZuaaW7ylIAyHvHY/rgfUs8
fOzAGZNkwytQ92V2AWfCgI/PsbIAly1b3R/dpongo+0lfo8xy7AhxckKP5Ttjthi97AL9b4MNGsY
swWdwGZ0Ktc65otNLwHl68VfnOiGr3eXFFj9CSGYwjxf8cTdnlCX1e06SAQY0kIIBjVM3324J/TM
zoZjpU/Nz/XGSBV8d4Hs1fAuydsIl8kVT2IMjn8C7eO/MtS2JCm9NiU8+e8ZsfvcJtExboVZG9gj
XpHD0905bFnsxarzUZyxH4M7quaQfTzsYnLpOsJEshH4H2buW5RHIkqXTd1L12JrJjc0m39D7Eox
gPyHQ+9Y1RJTD90nszGt0S8NiXlJ0oiMGWWUCiyul98XxGVFWj80gIHsQ3lPPsJmY6goox7AqHjl
NN/IeFR+fyit6uNEpuV8HwfgImz1Kyu/JOzJsLxNa7AfCyaMiwsiJbzKInktiVCO8fXZKRvfFxoF
k4jXxMkQftQ0EpeUm1nOiIJKiXJ7jtdh1GRoxH0uLmcB+q+MuGr8xQ9Q8lfD5HAL7iH664cnf0IN
8Tmz0Fu/SrJPKTphPB/A7Fcs0kQIuBSKZi1ypmbevp7azzxeKd5dchEpDmpIOQIiS/m0OmEZE9cH
fzuXvKBGOX8uWQ2Jv8Rr9Yb9patsVgLVjKwkD9MgIJ+AzJa4maanL592EW3ZPjyHf98zRfZRNv7t
alyKWoYFw9GfwY+Ob9zUaS4SIKlOtsR6PIDX0LPmAceAEUb7dLeha9VANoeJ8m6tW8rQETe0Qj2a
yQ/f8IBkGTD8+3Awooi557SYr7YQcxkY184beQpkwbE/7bqRb8NiLPnzD3tIDqopSaaNduaik3E0
FG34CadCT6Np7SWxrAmsYZ0dmggLNzu/QC/olDaZ/IxXy69MUpet4O4DTbkMKKqxyfFi91LJdlZI
bgh8vNOa+6tmre6zN5JtjYKDjJKoQIdP6HfkPVk3CsGg1gnSaskvL2SsdS28VOOW/Xdt2Lne0dSa
WhX8m25W9CYBXwM1Jhyvtc/UwS9WnJbKwIiDc0A8TORzOw2hpKKAyDkwKAoGLQsuiSzo/+tZgdA5
DWO3/dB1lVYTu8184BJ5XcREX1o8m8KPAH4mgNgiyopxOkbBoBOONqDsUY4ltzdmiGSbAjkllm7d
q8d/cMGajCcM0ku/6EgtQDTkUerjXB5vhJADP3PDTD/yOhqbXjQvx8l+AH95fF54I1H43SlgAupo
q2JV6ZoR+weRCakRufbxAzW1BzKqWyEqugt9zZjeF6G3xwF06y/NhqciP2ukpE7iznS+BeQDB1lL
ZnQ7Ru49Iw9M9rKRURDR7N1VbeNsq9Gsq1bEToIlPkFEmqmwPNtSisM33aO7Xmt4TRGjtyFgwGcP
pH1hh6pLeRFC1n9kWh7OoF0WoWv3PL35lE/N4RBvcr0sHx4UoeXuq5aCLXgCh8y9o3WgwZufCeYe
/k3H3tBvHW9rgsp4k+67ojuDJJwGCgmed+q4vB9WEBOSsopiEDrMpg16gKXm1qE9N2FdazQ91Vfh
74sIgkwU5pkdFZcugMOtv3DvwayjHljhNq42PsVgADze+zoLI/5nCGopLJlqL5uH2QfYYB/z0Fgi
oPMlc7SwPUARvgj4xrM1Z50sOx5aOn6xNqjAMNPdVFur7MUdKjXN0ReHaF5bdjdNKm1XtLDvbE3r
8xwgfyqbyLNkThDD9BEzkRK/A+jTkA9GuoUGVNsjwBOr2ILbSSOiNh3AhN/84CRi1wYxtAfqlbTm
rJ1u2GTRQY2fPAbq+xvou9VlXsZsf0yssKY+16ezcGlvIoqaRKmdv3epPRD18zQuSDwVO673a5Sg
xZXAdeEkFnD+lppxtCa8CVHdw3setJkrq/gy6Hh8pwg5KJH2GygDkD0ALUSP9a92uqzh1eIP/SVl
cSXaQroLe1ZRpH9T+81RUiZ3Fs0Ebt7hdz7nrzygSeamb+L8x+8UIlRhH77G87hmvsOyXemSA49h
8XKC4iVepIomqj4DUaTCOso3g0LumGsNwydp9Mn8Cr+X9PaT9NPJCMSQOGUWxGSNJQvuH7neWFsD
R2uIp0PlBuUK0M64vHgTkloK4SPzvWlRp591ZA/80QmHZ7h9nFvfWTNRyFlZZzhRlwiZ8dINoNHP
EpNYO/WQIQ7bzsXr1FNx5cZ+//6laVYrMCYfdcgckPkPs7ltOf6yJX3+xeLELUEZG3mvK36XE4cS
dhzIIfqMironOTTMFA7+cAooBfTJRQLzNmpdUg1e0lHYSK+JYGYwqexogrpVmycbpOgxnxD6aVT2
FoOzWLQGEbFv0NqVaCmF366jTqRiKhde8fVJxeu4WErSitz+vaIshOSBcsMCpIt6SEoOOe8bNzxc
hlGoJfZ3hvJdS7mCGPHkQUaCL1D5CJWXK+uu75fJbnBuWtswweEZddyrExZDlhLRn90Cm75ASS/S
Hq2vIMjvWPRh4sHAzrmZqsc2G4dN80bWyuERx5uFC/vZuQ76WC7JzVgEvuAIFqEXwb+BW94FUsuI
CK52jMzH2mrao9/Yg5om23iTYDkBSDx7651HKw3yDsouKgk80kmB42PqKOOBu/J8v0WzSAP46edW
PWIpUVn/TpJCUcyhydzhk2E+ZwAiNwAf57aw6+5vpzdSQOUMv+eeDiv5MosdMAugAo92Rlelf4Zg
NQqrOAQGaTnjIcA4p23hYUax5r7xgFOYuTwlGGyf2V1AObGhxEze6JrWBAlbq8p8Nvjt6zPiMfBv
h17ORAd+y2UDY9z38LuXShanMOmnr6QcUs2r0T/srFw00d/bVvCwSU23X3WRjaFXgwxYeUC0B4Ja
t4/2Slg20CnT6sRScPzzJk25kO35oWZZYhn795WWoGn9E2mdlLwJ9bwUedjH4eCH3QEMZjzWkPD1
TaoIsSWWaKme7lcy1AMeZcaq/0EWMzonTIn3c6gdfMmDB09CWwW0VAPRfiLuWQ/GdzgagqT6qtLf
85vwGm4ng/mP/7NK6wMc5Sv0cw+BQVXj2JytupcFml4EdQqml+ssKlCiGuvhBb+uPpA98iCQTsyi
v7r42WnnUreAC3cL3NKAbWMDdz8cdE2jCkN0zriaOuaX/VsEs5+rwpZpX/aEtyEdbiDtvjl9OiLX
m562x2Zb2yrr0eu3fbP3JeBf250WD0fhfGMIM/3eAFTFP/ZdmwezVoRZpi2UoHr/LXWhA7GIDAa9
YfPTMlvsCuwq+V8U06ZaNnz9EP/2bzAhrjIPQhwsuHVmkcL5hW6WDL3uk23F/hwtvTn+00Sa0dn2
Xq6Y1Rh/EQB0p1iu5tWsE2eXnI6cChr1wNIIndQYvmUzB0/sLymBSaC1hYGEI+ri1SZrDG4INGQ9
+DuhCAGHh3uTDxDRizQ8Alo4XXCRdEPQu5wszJQNFURNkB64pjbLvJ8QE0EYGPKCxNad/Txk6Fks
xHQ9ypHIW/hjD3kVqS4kxXlnVSa+VzUS5XpoC2KLkAyeOAHj5gyDk2j27hpqeBhDUQb1k+ZbpW7/
XHeArhQuZcIbKw79YmK8y0gknpgLc+abCkt7PWcMEU6GWAUhLfAfN2t6hEJVsdPIsSm7hdOhWAyt
HQzS2ItpB7d9Me+mg8TAaLU89sPHMehSOQGlpBNv1b54Bh4N81b0gnDAhUYt+K+aHlDmV4i7i/a8
/JtFS+YW9xmN5fC2nxgPfNrZpS6C4pvafF93mfhJp1xBBpOFzEH85v6nPPS1eV6yj7jVMdNLOFh7
JqlTCg7Ebvp86e73W43w6M86MjxxFRTxLFs+FUOsrToRR7sUOzECe/QduEtWziFvIuvkxGYp9dPM
jiOkTZBKSn/HBxTdVC6blTNuKBgxR9wWy7JRzFFwovi32YaawvpjpaUehECjQoyMEt1AmyQSNhtW
uWiriTE2iX5MNiB03s8RtEyQRjBRuCrkcq7S+zhjC6DuW3lQjeTw+n0cKHAY7O+QljZfj4LHSFy8
bIazRC+kGvGZEX7nwrOtn+5rSpzVOs6PPzhc5QhgecW9d5W8P0Wi1US3ZxU2yt1okla3R34W/0+5
3rLgWdwh1yL7+4oD4JqhBT4GlWbadFsPSdxLqSZFu4UvqDfHGRjla6KKicy1twqL9bfu3rMrcl5p
c+BbWYKOcpWTdX40SgLsDgz7JRDqe+X0JFJGdKWWyHe/Arkxlt/zWU6pGXqs+37C9rI7jBAgSSqg
GnmOfLCd5LOY49qFC16BoiWjflxfgvptsUrKco5xumVw9Y6ks/KyGgpFklicfxhCelpv3glUP2jd
D04f6bEPvjkJ4SzR9IeBG1PB0hoU7FQpH3rnGseeKQYjON2jtXlPlAWiGM2RQbWADfQuPyX3ip0P
erQ4MyRUXLfk8Bi8AdR4G4aI9ec4OCke1vAF7iGalCpQuP6qIQISzhXIp7jUY197MsMpW2cvyykN
IgK5MPCAGpWYJeodmjtEmNlNjr6vOgaQeAlvzkwGT394Y/3/Z7ZPI45n7IV8MJhtBBkd5hXxHHBk
kmeGM4ASlwUrmjn6QHm72t1N9JjAARKswSKhZkszHcFOs+Fh2uN/2WdU444QPmSIQVxeeOvSxy/e
Mcsj2XLqkD5gDXfFjg0vM+nItTYHORkXKDFo+VObfZ+xUzuC+DR/zdaZGL5y5SioHaxd55pAj9ju
DJHK+KtVbwU4qjG7werwXbEiKnlDL+5mloqSkhtrHpszUj17kdZJWN98Y35mdjHgQOEYOTPDpMB4
LUqYRo5Fboqw825tqmfv6SkvYhV2TDO3wmiu4qLya398+9qQcioZPIc0HiPfnPiamVMX1K54dZi5
Vg7c+bjft/EmkTV8QoAWry1gyXaplCwzc71BThsJ+JB23ztPsjzzOvWotnvgsJciZS8OaTNmqkk8
0x7LvqxNGZgDTqRbzHn4BEGxg2YHaQLPpIjMMGsZOqeJi03eCzPKxEycE7JLCnO4/jd5ls+MB/LF
KElxVNqegUSM9b3PsC+58HzC2xKn/sP3yazDkp6bQyGEliFGKGV9SiXKssvxov65iZpqJ+WU9VnJ
LC1+Giwc4rNCYUKZW3krzaxQVsRTXasNBxleSSU6OBBL2IFLJp+3mjDKfbbu8UApUyGkZLvgdsLF
vZb87/XMrUN9fzIW515cyvUu7olxlMN4MU02AM2uMCjyYIY+V/MePwSV/OWCPWbbwQdgI36jmIsl
E0YBMLVfH81gDSB+a18w1eGbEYJPdKVYhFRdZh6Blro2e/PW0su+7U/Ywe5ugVsX/dr30Ll585t6
0nQwyOacqD5U4Dw9O+y2SMpCfHoiNx42QhTIt3facEUyflYnGdOKVW7JN6r12zSjC7aJnvI22uRT
oYIyq0sTOG5bewVAhWpqedNi4VfFAydDnw8tEwTaoOLBUHQ0kF67iHJM2Xvw3yEaIlblG8k/xAk+
9ALHqyT/H2Gj/VcbolsbvdMVhaowRpFLjhCbL9Kc8uUjswa/y5Lx3J+3zEyiQZlWrWyxr/SBbTVv
wteiRirT4QtTrrJ638kt0PySj9BOLbP9nBsemySVNpSn2vQD/kcSDdZqM5e1bF0zwuob0VGeWtQ1
Y7oC1e6xSyohgKNo+c2LrCPWlQxWbAJvUAp/Qd9yApuAnRe07sTln+UrGaH2uPBumU41hS4P90nA
kxsQ4xHtROTzZY2UrNMDYFVsiNeXekeigDMvJg5wJkkDlD+pWM3mSl93uBLiVR3NK3ApDz9Zod//
H8IE9bHOThfZiiHnpJRt6RpJWrau/reFzWg782C0VHNmLVSFuy3Vo2bnz60zdCOaliv6KZFdeWS4
YuwJ3CUVfwAmhi6a1bYA5dgN3iwzkWqY0hT1/Pxq8YsgH52ScRBLpJBwys8HRAk16xjwPBqW1q8d
2FubgyGoQzEKuTfLGUEDRpOFqLQ55082nOjEzwJhnybHkwqikoQMjDbV4kgyc6o4UpbKzT9FigoG
t7NfYfw2xVmyUTvdDNmDM0AgoSGtieZ7wtygvZH1x2Hag6qL8CqoHSLlYmc04Uxg1KtPmwoBVTzS
0+nhYsKUPF+I/2Oaob+WTZIVq0NlsVU+PAPmEZwP7mgmbc1RVuhsYuo+cqGE3NM1CLtDP/C/rrqx
EfJeEATwOgTuiEIybBPMwda9oJ2X0rKGjiUX1ZGHHB1OH4GpME9ULsuXsJIk7Ag5Sh5Fuq6ndWeg
KXjydznLLszZKlHHwBa7GsX1JJYLdy6QKWp2Ms+l4g0Ku42NlmYy2kgm4pujqNeZO5HaLvQ9sMsW
XvnOa/HYjtxjjytm1zhBV9CGp+cAUbJa440GQBzC4+zB4tlP3ZNXvgXHQy08nbVVt4wurRYsfra2
DBs2xDUM6UvMrS8d+8kPR7HU9vSXG3NSr2MpYGDdaAFwZtpCn/sjOGbhD7jcqTsvi/KAclbdW4+D
dmk3LUwlMnKmMbP6D8h7+gyIe/FB+wiCYAwC5NJS0gxS25gHmJFR7y4IyECbY8W6LFiet3sKzeEE
dFvM2UHPLZkp41wAp810nmQcEXNNhDi1wFEcvyPb9IP9FlKu1U/DrTgO70lAab0FwqjauFMToqWt
6kI4dQuavgMB8PRLF+7MK5B8JOO0ValU5R/8qPz3Y3jWKuGgHgkFZnd+9HwjV8Suy+KgAOFinfwl
KGFUZFgUEU95Wwd7Tzi6NHHElPF3/8XRfUowZs5vbJ2IehlD7olOsu7Q8Xt+FMCOJLAWb0UcHhWt
amj5iOkVl5kBHB6LTWmsYGErQt+yukBKGTwcjFp9iSWeTDldsTtHEUuL/9sdS6M8uFwrAEZInL11
UDFR0qAJyHiyttkgxnSpNASFhDNbv0tNP+sm75TM2TPqLxIF1YNBkyKQPj4MQPDi3oQkGg4JEufz
8nKfZ7f608Sgi40rUPVHV54aDlsryDddHKj+/AvihqIueKM/JH36FDCSWzkwRwYyY1UdiOTFPEGj
6KFcWw2tEnonAxioiE22VMLznhdeVKgS2UnB5x9RWh7Gm4pboafT+fRDs1rEhqf3jO6qaJhyrOEY
hgO5hcVamKp6YyXyj25M54wjsxFkAgmVPXRi/o5SBGF2VgHp61AuSopyS9aHqFxvv3U/4Orrow2O
0CxId9IRG5/Dvx2PU+zl+qQLINwNmj8oZrQjPViWvg8aYSf5HIDdsBiA5Pbz0jMRRLqWcg4RQhGs
pV7QiV9BqxWNVYuByj7xxwQSDd8Cw67G0p7yzab/wk6f6CjGQDwmkJB/A4Teo75+71HauIfsVSPH
RJF5h4phSzx/hzwkCxEMX2X13B1HnuG8ExE1mSgVmoxYYjD4ILXOiojZO5pEdz5vYUwWQo1YfLgD
ISxk0dLYf0Wa6jksLDyI0AsMmHK+ice2Wc96tJBxEl0aPT2b8fzU1RU7HuznT3H7sELg98Xmnb6V
aN+k8t7sDkcSEFMD2OcYM5LpP8j7ndzt69+5VFf6OxU+ZFylQXFVzQiT2cZKw7MkGAFwi5CVD7VJ
GhtUnfUVxgiCJNdABnVR0cct57ancYGXL5sx56PMg/QzeM1cvYgFnGC5VhX0T+FtINpIYZ8hZGhT
qD1gtRW1uzyVc4YMemjHboBwFSDkDMJ4zGgJEV+Vhmrw7Pa1AlQ9LoPZuqZ4OMAYWqOEjfyRpqPe
KzNxRZH/XYhSNrGvpyE/k5JEmibETpDtcZA41xKCxde3Fu5sPNqdmQI+p0QxgYvruiXVJplQKX+0
JFPlYmyQml1QCPZuAY0cHsXkMh76zlTDZJla0JhulT8LesmuKqUjAkJ7fzgPPaYftx/VtwFnlImN
uAF/iAykKFUbk3UeC69nzNZmEjUgzx/BMLsOpzN0s1P/BmN4NjPReadu0/aUUBCMvWU+YN1wVCNQ
muA6NikOMLidVdDhbnf6NkSAq1tDKyIH2fBF2Jbj3zdmmjyGLvL4u6ccH3GD7MnwnYaExYgA9igK
xCqca1wNJfdmMGNkLpTZIT+RuHxI7jOcDx7bSt1+YQvvwZ/FV9ju8DO9IdjCp/kkRX2wYDq4wDPa
6x6PBWOATC8cN2TXcJJsRXBREnyM2z8sFWxwoK9xRPC/kMv/c8B26iCYbSwR5mbizVlX0wUl/EwD
5iI6767FXT+F+oC/EpjP5O0/PkZtQALrDO0PYyw2QdXiQ+EXtHYPBt4v6taIUQWrjq2sXIkB8zh+
x9QsEpljEdkrQ/zjUCvvxcLFKbhaHowL3zsMdtM2SxVY7ATEK/quIqBeMsfaL/S6ccwZBsXNOxT1
zMY4qR0lVzRrS2y6k1g/8Wod1c82xNgtvFHAhQgLQVprZE49AWFhSURxrfjjK4RK2ZrFkLbq0zYl
65DEZAUHTt0b/r2X4NAcvznz488zz8ZOXKCXgMmOA0L10qD1fjsjB7InbL8zWLkvzFNT/FQdipt4
nwEmF3q3zc7HR7xObra/Q5742DzSl+ZgzS4RO6/ZRRZkqtJMBG7oFZom3AekJqfSGhejBRStK+3Y
f/gJLG8inpFkzw0to7jtj68gv39U2KbRNJ79VwUlo3ERcVdEVwbfO7ADPZwI9bsyamsGZclKR8iA
Ym2igVl8HURtztC1o19znzSLL202Ao7HUdPVxgIkDRpztaQKaexO13JNGVkTDXAZ91DqI1lISXxe
0kXg5m/FLLh6gNdg2DWEF2rKq24MC1/iU52HnYqlcyEUJMS147X2i5aPmqShLfPjguMzdtkCSr0W
U8CqeZ31Lqt9BXqWdrlC5ytaW5k8azBmgg0vEbRJY05KacD4lyOxNCD1hfdn35lglHCh0VNcrPnC
bscfvvEVrzJqGnCcz+0/oh60j6bkzPXIHJHyDsN4wnxWH2XzD51IebykOFCiY/Xh6wrfu1Q+qhAS
nrg2z4GHAANMgp0aJVa9oA+l3NfNGf70N+wj+YCl3tlQjyUTZKhqHafZfa+W5tIbqApckbV2v9yA
+leaOhI9H+fp2h24AkDWvQ7NpIpwTPhDlh06JpNeqHGkRf5KLxKwL3tzK2gnBJf+iPCRByx9FdqH
sTKHIi+KfXi3R+Qzs+4b6B/fzzbbSatkf1LMmEpQ3bPmrL83UgeuV7Z5VkZHoflJaGqBTKL7mHff
xtVNDCxbxVvH8/PkJFsF/N6Nfs1UzGhHq4uZ6eCbtfdiRemQuJGqEwWMscWc604CopYOVMbmAI95
f/c3GOBrqj+Yiz7bN6ckJuZE3f8yr2MtBPrNLhyvn7w8j02P99zZbTQmkWBNxHD0GKUro1ZlqHvp
BeyLTePoWrf34NLXNhMtGwUFa7pWeWqOuB4epxuu5bo83kUh2fmdX1KWzAeufxDvK3NSQkQQ0Qhf
Mlx9cn/fhoC9KYKfKz2e37t/QHpdJH+G0iB3BPV+vWkHBblxBCxelSjLo4u0xU2Mqisl8vFWvz9V
z6R+sUIr7lzVsINVyttI7WqEPPMg4MIK8Mwi1cEFuCdZEao5ifDIG28MjQRPLfXJd9IN7auT10hE
ufegOO3d7BxTsRiXCHtQYbbNIyTxRsi/T/pw2hEmd4HtERRKJjqDc6VPtEgMEC3Up5WCM8NPH0/x
lKV0VpDbwLIt6T238abveIkj8Se6f9xWWb5NQtD3kv2TRpkJSN99Skt/IGFVXamOoePMyBEwyHbs
xemLxyOcz/Mm0N7W2Av0LUeB5wuK68+DJf70BXNE4klLWTu4qg3f1EeLNJ5pfcyAsTAawjay+ukx
hyrFAja2aYH7cj4omvRWeV7CIT5N0/2PZBsdsh4SgYYQNkkTzS0UXcqkiAWyjM+7mp67vGLGiwOe
8XMP+WVLpZIfF2/Hwbel4Si73+xBucPlLeZs4bmBzgZvYKuqzibpHiiwdDRNEyI4xE/hdDfDhzgb
pdt1svMtDyaDNoBsC8QuvU8Zzd45ZD+0rctEfFoalCb6vXjPvl5J6bjvERUrDHofgJnpUix28oiv
WHvTzQQDgNE0RUnqYkmDGyCME55bGoazUIYRmGb5RBula4GnjqXhm6w9ly/M49XTScRoqUPiYI/d
0dU/TgjUpo9bvd3xMp4J+3NaYQowT68SdY7fIy6qipUvPNEeb9uatR//9VdSusrGPp1cfCXdB76b
SbWIgW/xql+BkPSYxFMUwzpirwNTtSrcQsphJwM/h43rJDuDjPmlsRnVvFCBoQsxd2P3FzMNo+v4
F9QBX7hBNbWzrWyjwdJNliUqhCK9tIHhRVcrh31NtcoOBQFJq83GLtQMV7nzI0spjCCCHPVz8F2w
+FVeYEsDktm2Lzq7PQayQfl0fwMUE01gdYMjGhILtX6tCSUbYUn4qaQ2lCjiqOnIx/Zzb0TjyCrP
9CVvXYXFnRYpQpncDP2iP70RfeTDCmF37HHyUJLNSsc1BOLbZ55RePrIpi1Bpm/pdgwY/pCIiYAX
9cR/BPbn7i8J+7NhJIqwqkTwOOiuzSCWuR6UOfVgGnL9M1dcD3WRm7eZdwXM7ThbD5uIq5C+SX9y
+IGy9FLqZx7YbJNaLRYFDLpadi1p385mNw6WlFrH+WDIehwZPPHryL2DwMzY/xni7THROaDT9xU8
r0UU0Y92gY/ZzIQJUeh7/e+vl9HuCt7mb2nGt+ZdpDAdz5rBC6eIy+wkxHoioc5bud+HunsM4hRz
KUHszOwTYRuNkbtV8N7EY4bPwA4HYZoQLH4EuVv8fj7sufKEzigep354rV3gQCnmoWbFs60QSqr0
9OuIq08lCMDYSSP7y4iBv1Aum+UEr+I8PrsKHk8i3bp4jb3pJQSOFAHlsiQlDIb6DCiDsyuil9gL
9eJuvbRNIXnpOThwHEs0mSi4xzJCcc/GNTkdVGw8Dq/p73nhOjht5+LznsFHXD7Yix2tAnM01R3O
g87GyDJbrCPixOLJJPSp1gWfZfOXjILDgwFvDA7VpSLfNEXeLPPEUGnRY79kAL+6jdY3QUiYC4r7
aPQVXRUyLDLD0shpmX8QdHK3Uxv4Vp2uqNPncXgY+U3HYb69/p73TmdSseDFJUEq2pt9fPeZSkOl
O9UUUw6kB+uAqvRpdzLnpRqXBKC48NG9G/ghZebEmsbNks01iZhf3o63HDoUIZU5vI3qoCft+GG0
tMbWjf+smJkmQhJRDDCtW5Su/qKY5Eno6CKshALO+E8RZp0IzvLg7Qgsmh29SjbTAKfpgKUtkERx
RwLIEwRIi+lUt4vnBffJz1K0UMkBf8p+3AEObciGk0bPEOnrkPESxdVzqWaNJgBojRyB+1x0QF/G
eCrouZY1q3GoY/rnN4XNzT1ga6aBaDo+bmdj4u+4Rjtl3Okxi7ZXrxJMlmEP5E/B1+t2TD7svwMA
sQa4V6HW4d28OsFwaKmlq2mzCv1tpa5xbRsq1dZq2yHo5oNk+K29CUcbbULP/jz+sy4Doh1Wy4pA
apvwfcBP3ErK6LSte4H9pLks0r1laqbos2WOa0ybr85ksKxt+XIHHO2M8x4C9fUoqyIgp1sS8NSJ
aLDUUve3lo1B1xmLeRPzElxwpG7TS6qL2xKc6IznL+pvFOykaath4lJ3sX16V/9GIqDJQE4Uxr4y
lrIXL20opcLuP9tBRJVi1RxopXqsUTHfnGMITvSnzprMbyT06OxTxIFA7GxFrkSJZGS6XS2e+2EB
oKOhiMfzvK49h9zccfWjGH+odQwlnSrliNnstB+U8196xxEU9A3FI8WJcsqYZhXc5e7LhMSc7PqC
j/bbx4q3rPkgFToxngoJu1NszFf+uPzleF1SLuwAkfcKlubRUuWEcGpIbKoTfRdQRO8ZDY4MBRN5
30Gx7VWTXY0kufesapxq9zEUMmM4IqfT/zzPw2ArJSyqO542/sAHN4QiL5iT5I2Iu6VhystLApuJ
p6LeSkDUiakJs7fY0cCdbnm/ELkekflC56mtTgS+oRbOdIXo57ISxkgYuwZChg9ofEzerKQkSztQ
hnADcJxyfBuBzdavgZQmOynwdNE4r5UrrNmFTzydHyNXEq1pTDm3AWbLshsoTvJtCp8eNHp9GOUO
GThf7uE+/iBxS6qCyGamqznwqyHge8WL5p6uZGXzUPF3soXy+syWiLPjEkfyJ0uBcvdV1Sk2PH58
+h7cQM597x2vRhdByl1iDGqKQMwTBbfo7IFjHNjDQ15qiL0Wq/fH/h+sZUb/y+kc3rKqJdmYnR/F
uzLt09jV5P6V/bSxSvrY12WDvTdZu+NL5s/niVrVW0WNTWLRLUM2ZZlLbgHa9NqXyWnd+9m0Q1OQ
YUpAckcleof/clcQXa+0z5FJQ1ul4Uk3xrOqhLWaOoZUQSWHtEJe4DiztKQQmTBsy0J/q/2xaYOr
nWgASLyFhdFxBEnF0//g1wFlm6iwuy3DjujNwQ1avZCedbQ0BhG5FzSTlHtAjyF1JhSpi/yRYkeZ
j7/d95cKMnjK6gC5XLxnOTq/WDofcrNJqydX9t13khl9QVt/UtPWp1rfLg6TF22o73PFBSjRpFCK
zY9yNkCEtdvUS3dPNmJPbNGxFaVW8e6pI46Hme+FsVKsW6ItEt1xEUzPlB3pGAbyzTooskAMdnnz
dytSi9F744j5HJndkdxsmLsPqdgvuFSYzlm9/Icw+lTjK58WA7PcXPm0LJWWwHTZAsEjMs2y7XIR
73QdeCOVMMswxS3QKeB86hWsWFOVAHq+GMMzdH27INLwh/2KpMm+loT1NaE2cxC4nETmQoZW/6Tf
cM0+iqdN/HOuTyOK+hADa/HDzzgVR8E/hgz9KCVHvYaUS6flCRPqeSSG+57/l5tBVYpsA5sJ4G5M
VYSp0QgxN9niVVgXi1ttvqyi0Az2CQrLwgXyFWNQrtYqGM3QCRF2ufaKaYTJHD3+1BAWx9T/uxvq
cGg4bGYvId/tuBd5skCLGQ9Akc6FeKGWASozL3UdjHAvLDR5simMdj9JIEwn5eZK/GMsFpCb+pOH
dfMFn8g7JmzCTNtPdYMxQepB2kF7jegruj3ax5ar2d/6TUP/oCdC8otIb2C5OSGk5bnslraPvyfg
HV/M2gplecTzu7aeSeo/AByK1oUCWYmanIsBqRc26GIeqd+cBfu+eN3H2amhl9+fYYAP5vOqN6R5
0qAsc7GMq14uYWd/UdXbalv5AyHd3OqKl8lNYNIezSJd6vOYENSNQe+lzI6I3VSFnKEOGRUaXaqY
pfyNCdT59jVQJjPX92FhDM5k0SU0vtv8HGtpPdKjImWtaRhWagCcvxCOjsPzk0KhYZdsNoCLBwHM
e6I+sTUDdPOeEjByzgt9TZUUGw4r0tg+U9C2zSuHVv+qTsgXA/QthmyGid5iQNruqkFbBKQoR2T4
5N8lEtXUILf+gTVPDYg530bEkptuW0OxxFGrruZZFjT7yho+PRHQH/G3CCo824J5EHEVRMayBWTT
/46ClR2hgmqq9YZMKj3aIDn5WVnTos8ylZRAQWe/BH23JexFxTKSC1nv6NI8y7km1xF8xuG5kOf3
OGvgv9ra3QTzJJiSF7RI04g/21a8hgTXNNOP9tncdkP8+ka+r1QrTHfBzkXaEp9pcX2bBEwdI7yN
Pi7e2xrmUJ1HwvXYoKj9T8X/3nfLubEGBvIFBoCyVmHdiIkUgzCETXi8eo10WRzpCMsdoMym7Axq
G+SM4PQHs/ELLVeJLvIn/AKvoylYdJfFyskKGTuwv2lMufDcxtqxtbF95oC7+6TMW749NzrMixem
SIvOW1m2sOBQMzixGImBJbVom5sshosfOItHn+Co7EpDHvXwTCSkSmi7Q8ZUwULRpZABkTAuDRTG
ANUGw6Cn1TaFlEKLJyetmv+GQ9xmPwLjiiqUDniArLcK4HFkZx12APP5cJ3t//VtrE6KHYlUxHPf
jl9n6PBRNad+Sd6qjO0dGBGXiYJdPHVRYFZUIB7ndeqWMzqLHU/0HjhaKtfifWEE6AddoFo+R12l
emCtiGF2Yp70JBCggUwp7aJLYHdCgfJ1EOv9I4hP8r+U3AQvA7vDQyVbu/Ykj+cRP06w9dHcUy40
Xv6Qd6EEFkAr7y1V3XV9WG7y9IstALEAFKNaXbGQh28eIxcAwVWLDB/FTmmJTUucQaKvGv8tX/dt
bDKBrzmNf3D+YKmFrbkCiZGmt+BWzwoGxbAOZfrJsneHuKy2VYDQA/kvGY/RV8BKX2nuHWDdQUOe
ISJiQniifE6YR4c5cz41KJ41EqFSmy5MrVsG/fMj8vp1Vrnz5QLhac94zHmJiupWwXilxTMYOgNH
WU7Bt6pszBb4XLeiD2Yw4ZA7lRdWu3ad2L9TxwVrz7pVPb+X/fzU7MNl2s8MvKqyK8Gv1aoBc03m
2Xto1ObTUc1dOn15N/HD+uS+vxrPZbUVqNp8eq+gkzWNFy5YsPxQC+ve9KpAiUYq+/vgldtPCea3
curQke4shMtozE8CIM4PG4roGsQWzRiW7L9+wcdhcF/L46D5iWQ9iSDgKiOUAdOGfTOAoQXEYFTC
ScOjm/Hz7zLtJbiRNBEm75LJTqcAWsvutgU2+0BZ8HNqdjG5RmNiETYBtmRJX2WXWZ3AD8p0m1tO
BKF0jSyv5xBszl2acEJfTdl0cubIk5x3rlcUeBobwIz4Ooc/1m2Jl1sDLBjlQAUvIu3M0kPNu1VI
CMOKN6bpHe3W5bUmcV+wrfdxO26wc99bknZX7mXtX1Xij0+QqGd2qC9ttxgw+akjhD2a6QXxzd+w
9vTJNQ6CvNiNMelEd7U8fcSXn/bsZebL1yAzzhTFWPs49ZehaRfd0Hji1WFSrpNky3fGyqOOUMSR
psvC/v96fGlBj6DYg0PX4Sjny7XUdSSAEe9HIZHxj3alqNdO1WLYM6xpapt9qH60HzhKnarwOAtz
a9lhxFjAvV+nfJOiulFjhNrBPjcKk5WCiCOWgS3qRLk3+XyvCe3gS+Aiou/k5DN1YfaR2am6S1l1
40ZuB5CXTgL70ItFJjthLWlWV+NZ50mmqCvu+KqJxQoxO+xh3Lnom11oyGB+jQF5azBvB+Abqb9Q
Y8slXlw4NZcxvMeDKtR++XnCt0C0io0dL9LGS5w0t0RPOS4ESdpZlg0lWraVXGzPxb1ewBk+GfJH
78ljRquS1baUfpAzDmeumPwfZWfSvdSG2co7F7ZBlunBfFYkSW02/eRvWTij3NPZaIzgmIQPH/qb
/Zbowlmg/PQIxIQ0tHkZQ9h2RK/etrn6W8UJEEduJliB56b4eVbiSjNZHpXAXrmwm7GpMnbcytLq
zm1JWptfzRfrDduYi48vWB7/I1RHjTy1acfXTt5USJWIhINs4sjtzKRE37VZNfcdgR1X3L4+k9jo
3tR37OsfhxSY4OzwdXqClj0zsUssZOvSjtg8iCWnXOyLh4z4FUbOHYpkdyX/g7qw/dYQZRFv8wsL
5rFEWRzJk5QwX/gSbqtF17NYUKUp1THILt2wvzD3dXcS+cwIt+YFQx2kpSfuzbSaccavjnEYiO+1
6UZpWpQv8VHRXfF5bpCbOfEq9YYsfKai0tkhLnZxx3bjbVD1dVEZn0Hajzn6T+XW1+zzgry652IX
oom000Mpl1DMJhbg6YolYMhpQIGQZeux6aXMAfAp4b9VR6ipKz74e7uGgd/Mbj6Nuy8AjBYFkg8s
ARHReQXsI5lXcbdHPZu7TlXItOPwW/wqeic4KFq7osf5N5nv4ZFIiXyi2Fy24sTU8/AqdD7WF8RI
4P9zZCRRIjauTrtRa2vqGaNjEfADYKYV/SmavM5Nx0wPJmaHcPCbyKFQGLhYXdW/Ak5rhjeiyoc+
e0gbYnQY6wtePyH/1jT4iOFdOE8uMqfz93Pf3cLrZh0pCR6vhb2eLFHjVGW3+6LvU+EzCGrTKKdk
lpO/YZq1F0meAJAxOgFZqP35RIFknkkBplG0y6nIWsf2uhRoiFGmxHUe631e3SA+oGPxeJIeACFi
Sgzf133reJOzs8gZ6voNuAK23c0ChxxZcfZVQARNuFDCLcbFzDxzk0Jhr21SXcicjUTPbfXZqFkG
2GLu7DRVdy6Ob3Fw92A9jV1piOlzia8CirRqjIuQQyNT74DtPy2pczSzetMIjF0Ma1pJNBxiuHaZ
hKBiUHAhZ3UcP3B1zZ9dpTLCyatb37OT3Q9+OZUaOzB9LA/ofZFZR/TpGp34YQTXcTyoc8XJVekd
F4Yiwoxg8s4E5q0OfgtsYkW35a8L8DD8UCkL35eIuWV1CXLcSLnKLvHbDbPOfjK+KwPVfEQYXZZD
eBgvozWQCGbpYG5sQJOJYOy+gd9wHKy/cQlKT3bWq7qSoUfG1jG+yEXS1auRio0Adm5e7Ld8Zr8A
UEi9QbSWlQsbk8ooDWWQIU6pESX2f68tVFgnPfPwdxyyvPKavSKvqW6F4O/xFI2HLxK1OZWUMOf8
icxwewf0DedwdVc0MNSh64OwJAMMLWIIwdLlnR5Is2q3RRpUdBBeF0YZUel+IHoULZoGrAAv8YWX
rGJiOPLn1CkwRgcXmPxmKR7Bghf/hOtWZoSpXyDLeUtpmDWIxyuPxqZNzAw1hgLHCdbnxsFrfQfm
znERGJFY+cLA0sGNvlnTW08tgVW/T6UicYnrTXOz9/T+QAxhX8cQf3/lTSeNF9ZYPLbHPANTKJMz
Ap9sSHmCtXB6gROUodwzhMSVW4yC7rG7TUAVKA4vSnLZxHe7xw+63nLliapp4Tfn2IabblFghiXs
2y4jm6aaSmbEKkFfz426H2hCPzxeU2rTP53ZNBTDWLERq4gAVHve+0biWP23sJ9bmGnoLw7XQwpv
+jciS4GFvdNwJ7yM50YkHj4RAAvSBcVNglHhT2dEk4qKU5qcNGNal4QJq+UofavWjVd2vyF3WiNj
go2zCxxHRVJkvqgyEsKTWr8go2/0oLYOe7xe/bP5Pqy4MS7lqSi28d6u5ZM0dF97FBIsCJB24aqe
wwgyi5S/T63JsGagzL+mtet33I5WY5RjHfEtncxvZode+RpuRJMvWCqLNfRURYc4qx8SqhJX8FzW
JWU1bodra4DF7mqgF7S6gAKjr0bj2zEKai5gMsEBxuBrqxj8FbXkSuQBhmYRhD0s5S1vz6NGm5Pd
/b8CnatYcDrxVSQyYdRse4HeIfRt9lb37IM2po9YZC/b/NWGkPNXPPUfNJD629qDS0+OERniMVcc
ZfChY6JY/IHOzich1OKMAl9CGmpOtfi5taNU7wvM3ub04/Cm4Alksx0xDCixn2bBVGuKnGcjO3lK
y0MzzxPsKnLufw0BF89n1UVjS/948aM6zpdRU4srqcRA/L5ePKjjwXYdjw9LtCAiIemwjZQdo3Fn
gXi4vTO2QEihu+5djb7/V8ciuTi1C22GoZBYXNTEKj2aAUbc4o2Pj7A4KvH9/fmJJDg+isBdg2my
VRJIrjXI1RqQOR5PcABDAkAzVCLKTojCTFRHUNJy6E7QbqYCewwwIIDw1mEzrAqr+naluACUubYW
LvKnKgZbL6XqpM/F3veuF72MkyFMHNIz2g4sCcEEvHWtnAkc7XEqnD7vs5nzM/X0rv3h5VKcLUln
42oyFh+ocJr+NoAFnMOP9bvcDNesqfbxpAe0S/1d0Gn9FTc0CncswbW41yC5rNcd+IwgrbeWWN7A
7qroIrsSNP/8ppNRQnrgyOJfJr1oc5oDD8Y/nzpHPZi9DqLk3hg7apuujNE7wjauwXYgyjB25h3q
IrYKVfayfPS78gS2kQF8l2XIqHvtUCgXexXd/jRhHHidMSAIeBw4ZQbGAJNVL7YWBDzEp8+n9b2A
/GjO+ofhbIzTytFMwox8O6/CPnTJH6WWNMfbqMQbla4TdyMLrbtGkguAkhMTPv7rXmPWVDjBQR0F
8FA5+d4atEwWrvRvjr9jFrGajz3HWjeHRoJgULI6NZLyfEBL6WdiVNI+e03ooy6XR7pd93maCRhf
/prGPeUBnVHGSv80T9o3zqV2k7u0reBtiO/Q4OV25AoALCYfxTc1PGnK7tad/B6AInSpLew33R3O
YKk6Nb+tksWBHsoAl2pjG7+JJK3SsOKftMcXUspKQY++4mSVUE26zBVMfZvDt4bl87J/T9nZswXX
Sosej0RVcvBNfE8p6a34r3gws3k8My3LJoOFCO/whTxMhXxCOqmyhMPpOkLeSdg94hS2MyKafZ9t
EzooWx5tHMV6KNEQ8zC5JEUsTtXQZIRlW8uUqRqyeLcyAsXgl8PQeMSJR44G9jJpvXiwFd9gKj5i
2T5qb+JrY72ArkugzilhcZLSippxKHgLMtA6RbTADLCciezljAwsbu5VXv+9rH72gXB4w4kWlX70
F4+bz7Tl4qnLy77HwcgJTu7/FvP1gQ5io6K119gs9UKjmkwQm/12yoWuEAB0BSK/akv8KjVl6kAs
XQrinqvzHpwDxZCps+J7Y3FignITMg0oj9W65QaiO24E3T+nQrMtB7tYItLYAXmszKHuvXAzG/kq
WIRSJcwxwc0rsnCfXtWU9ywvZYpaCDWT3Ek9tom7GMbFbZipypAgQoSJRblKhA/zzHOIdlUsc14K
ADDR9GIPvI5aewmCeohp4l1/G+0qTvXbFIW8IkS+gex+hNi6OyFa4fjpm6fCTqurA706aBDO7Tvj
AXbMFtYH/yBiFNvVbLO6NYdvzYc7cXcY+laJjKkjEsYA3wQjUDBGuavDFodSYNBY8n2EeTPxpHpt
BOwEsBz3EAENWPlbI3TzlKWGR/IvkMRqqRu/UnP2LWy2+Vzlyvz25sLXjSa2/BMh5CkD7uX/vn6y
SNZnw2B9TjqAWhy9agKm+1LQWMVNBnSE6Helw56Wr2gjMY5TBG2Dgac6/U83T3bHIXboBljn05ad
/o6WcjKavrexnSruRzxV1NN7Kh7gLlgYScA7N4ZcMVAHTW7Iy7484QETSCmrEncQOFMeCgBNzTq2
eUmFU1rYMsIJanYThS2YoSMI8R3eM6iVT70KzTzSuB2NcmR5GPm3fqOl072eCuI1OVTXxZptqv5U
D30emfQkIv3J5L2yFAZq1LeMm9PaACUBcNRjwMEHC13iBNp/IQEP9j/7wL3fINyCElTitzUMXHdK
+410VazhITIRREFFmRtMZgrf3uqdYoZmhRhVd+LOSCirO9Yl6uK1wlKXOtRF3cdJdLuo35pjxGGH
1yk73icftSDy7JKpPjKlGjTdt4fkexHc+aOZr6Vk2AhxlIbzQlG3MYqksHy49qUm1E7xbMotXuxH
3uWmok+yWEtoI8rb5t9FpwQ0+575VpCapC9uWctJwpDh3ct+6O2cszb9YLgqo5n+PFJY5hYjbcjD
F199/ldGCLhbCEHTBMxx4LGUac5DT9foZoxir62b8GEY3FquT57Mnqmv8TQs04gAqZkWvwmYJWuP
fUhx8nMoxzKoval2DxMhHLKpPwKnCTwFJJZt21lcs4+lAT2jdBjvHYTJ3/CL6sA0jbeKPyundUTj
JKtfeGxE3KmXRsXEdvmJufzIXLj1vzaRYoQBrzEnRRjsEY3Jm/kUY9+ZZS2EleHTvej/4Ex359jX
PJ+V3C4Trtu9ABK+oyJOOwswqluhEUxQJ1h6/4B9SKUU52jJf+LWunmPKrmmMhS5ZqdYK4jPI/Yr
ky4wFRl9KrpXrJeKVd1TuM2a8ARir2c8srVwZr3IMNoxHh8qKtJgxRdB5hNbecu3ErztKZ6fZ8yq
B+OqrBxgCVm1C4W2KMekdfdFmUV0ZNUMf/Pt8sOPLY1mXLOJ3oNWU05IOjGtPwgGjqh8Zn2fx8Mb
Toi/OiB3NcLV8Y7G+Y7l/TBpFF9Q7ttU44jf+7zMU6MvuI3B0lVnjwQsMWaRbGAGUojShZ43aPOn
Jw2D8vlBTxEPsgwjBg/mFS+kGFg5DLYPdOlSj0lvqPhUfR3lme418nOdx3HmEomvNKWEWeQGTfSL
cbQ5ROo1AOLnpQbFwUu94mZEWB8rdeekRFhjvt8ARVtr3aIW9Lhb+u38F/Z1s80ZjE2xIwTH+DU8
OJMEART6+HhxOQRV/l+cjxSL5/5EJejXnWIHxzDxJwmmIrkCYRyMfNfXchrvCXr7dmWjAAZ+mGmB
IaKjSq4lQxw/QDfkBMZqNpy375Adu1/E3/mVeW7lMR5EFGeUzCftEdnrw0GBqZjXbdeCW98do7cY
cbUjHVuikBQL4xQQwj3mD/Cm6p1qK1mGEoyCsZfU00JP1m8NXKLrVrBhJBcMfZgNxrql3Y8lL0yQ
zbS0wqyDLTHn3AfNOmz6p4s3JHie4owJxJIvP9sIGWwxCl90hhRNjBNGsfj4eJAH4w+NXOQ/7lfd
hPXdahPqPzSF4YatyX3N4vyhDweytuvGWfyUDEOZeLdFqqz3mqfZX8nfMUhgyYYjoWsGpxpz7Q0K
F96RgF4EdavivS+tmu8eu5OTByvVCMeHaRn+ey4c8dsqV8SWUVZZruilwUae++b/phF4FjG0CSQo
XAZ0zHuEdT2g+PynPk52dGRMwe2+sEcf3oUikzHe9ZlDiosOjjJSCyBSQafGWRg5sxL1tuhTrRzw
UjDZiP26sgbyHytWgx2pDF9rMSlOi3xUZABLjWXZTw8LO6YcNLUGVPonRkXTl0yRHe7YjpMw6Kf5
qTbSPx3sltyO+AWqr6uttBzGagz7p59V6++XzlpUy5f4sQt6sI3mtXHsZWXDHzcE1Af1Ahp6zmEG
4kteOO1G7/Y5gRnLnARG4Qlaoq/9DdLQXG9AUMl9Q+vkITdv686kOWNhmiXCbgP+Xxs01wcKDRRL
f2fI+DS8O57eb50PAFVTNLA+3e6yVuhzZnmzcERqDO9XAvFA0Z6kYJhyvP+hDCiWa7FhDWVyvQFs
F5fvolvFFi14RjGBF3qz2CwFLDzmnU8OlCjnoxi92el4odAl+z6ImdSpVZ93FWv+425ZmJ3F01Y4
MpNlvRFFHm9RsD5RjrBL7suWaqZ5EO0610NqPTT2y93bsJXZTioZUS3R2PpCzB4UX6BqJ49WUJQZ
ZdRTve2Alpq5A6FU6pmbVnHU0Df1cp4xUn86GFGGXASc1x+XCQjT1zHK9MO7dTN8aQnJM1p9gljB
rBUSAb8LqIxGIDgR5AHp4IUckv3DwFKsapyq/75rukhvq/Ga2V45VnoF8u0/zzo/MpnfZwVS8USb
1oTRt4T5G7/WPxSu9cHm+RqFu+hUkZmGeENu4FHDylIHULnZWurpy8HWo/5i/grFF6/6B87uvhn/
RN8pZAfB42FwQHNEUWx6carOLCnIRR2AB1vT+jawWncHgvk4LRZRh67RC8VK4CeL6pQpJA+a2MKU
fz7SDI5ls1zUmqBvOWW8LagPKXS1/iEmi+xHEn0b0o8jbT/2QPtwZXE5JjRVLm3kRloBKRYZKXkq
t/gkPCnqoIrvTwh6jz2Wc+B0JU7CPqdeQKagP0X/anI8gQfAmYyKcsCAyYEdvPU62P2ffgR3hNNs
es1GTw91XJpMZfJ/jdpNxhEK1F/7q17FsOHWF6roUSypA5EXJDiL8HRZk/iv5ocC+kcFmTAo9tgP
25Hw9zRgjPubjPXiov6wpqfNyBds7Jie/YXpQyadGcuK5Q1WQMFEw7GT/WcN+LXNJjsa9PDwHNaK
vQK6WNkvsSjtAu8sCoRwc2Z0+u4qZzMT3eoX6c9Vvf7C+Xs6pNJj1pzbzCmROPY5dvQYxKHM+jvL
sWcMmIG1ov/EtMvmjLtl62VWuSz9fLQZwQZY8QaZAgaG7PCrlym5XMIi1NOi0TUIQXNkLpAozGya
5/HEvbddDCneCGG4QYtunEWV86x3Qsw7sUtxln4m0Dt0aTaodL+ML4CEradNhhVdhPl3dZVgHrvn
qUvlI1szJwL8cmVrzEj/78mAKWSbbBfg5hzGalay1VmEmRxyAdNgtCtxFT3aP3u6WetoblOn0RVd
YY16h/+AGrsDD+qTxQQPLYQWJdaONPo1G9n6shsOh2RCO/526qcXJrGANbvjve3jM96PH3GujMli
/drSJSoRNQQdrzjSpQIY3fwwMHuLi4fIGT7q+QOIZjsFoeLfWy4H8xejVJ50+8X/5Kqo/1TSYwWm
55l+uYPRJyjJ5Z3JDw5mVhN4XIYa4nd3p1Hf4CYg9K9QKmkHxsjS8DoyR/E1Lza4IcPPy9BJtHS9
HhXIQ0TZLnl5hPjnXRAGWNIXjf1Jot4WY7E1nZwuWD4CkjGR7WF1kCeBIGPCeg9PGUxNFFnN2IkA
SdNBk5W1SEKAxsn7ndsgRxxbdZwN7Dcs8PUbRQk1AwJHDr30CsLu/5YTjYtYnLlNpz3jRdFMbaoH
g404pujMUi2sb8zWiqKEcUfAQ/1tx8SgxIG5lounor3jWVlN3TLFXF1qiCF/peDqIuU0Jxn3AXBM
6vdsQosoIUlktKLAsrmlFymvFF0O34KautWm4ltxxyjybdHZbF0Clb8NuDFs7QC+e3+/n5FT5Te9
yrQXPUblrfZNZ23CaoTqnhDMHBuyj5Xs/CPjMmCEoV4jxAC7z+pdt56NxgMXbbaveHen+X5LbRtZ
xvRZV1NqblHzA1jeYqhn3XzvHB6oDln5x29h4vRceuiapdWUHah7EX8yHEhbaj942+wBkorPgxzC
0fi+Y/eay94AOWCcFNIZifB31eGyrKWfXVKSAwRfT5cmGnREk7ZqBpiPUd3fG6tOQurlpqV4Fu2u
/in0SVTnNBZMTFQzx+aX4SlFdS7uNEwYyvvHfzbsP1GxsKW18bl/E+hx9grVRmULRP3FD2CYgLJD
Y1NNf06NHE5eQT0Eidd74uSsT0cu/MIyPMqS0hzh5RCuNcOHSq71TBazeFTj1MB9cBZfM0lqbQRb
+usZz5V/XTCRycqP3yy2/La6RzIQlgf+brLC74uiLU2ptDwVUBzwiYfiE5XeIdc0FdLBM8JqTYQ1
mhFckJ2eP4afGGzvXiDHBWBcbGOlFmdRV0QMkF/mlLt0Jd4Mi39TWr33kbmWBIa0u9rVGhUlw+Mt
4HhCCzYdmaowQPa/ZOa4dNGERXQXaBKkJYYqrxs6y1NU3Wu5XMmPspdtiqtwSKxetT9I1MhB5vJo
rWxuGd91MU3KHfl3dk9c0tFQnQbun9CPrD99GfTSMbBR8P7pvHdh5KY3A/Q0iHiHIbPFyhGypylx
kc76XK9TrCFxsMgStaMIEJSc4NQvpb2BNeeFqDpb6lcwbj3YCPfv9acU10ecXYfeMxRH2MB8zEnM
StBSfPx/WXFQ5vk+T8LqQsG6fphVzU5XKn06rvLoAimab6uWkHnUIpnccxGppr3CbgKj+j1Dva7Y
zdHbq2boOO32iccTvQ0oJprWj/1V0/hTBD/GJNSJ0VyUdw1hBvrjiW4nWd8U5hcuZQiPHSONBoK6
4tE2Ci9tH2IAqbaAVP3JwQ1Afp0uer4iPxQybqTchn9AmsATNr0RuzxpJbPE8vmWKJojYkWxa/IO
JSs26JTRSxX3ALd/7FBBqZUoc+ae5FDLRrzNyZeOWnf3HuSTlvtbu/DjCYfatkP+2D1sqDVypht2
5+y0bQOLZFH6nDyDfHgdtNuSbXvmWXRLW7W9cJap/QbQLw7fsgD1kNdfDATZEoRhoX6D2JkEomg+
E6HqjHcOdb31G6kS5eUS3t1Qg1EVk3xWqhRYlitnlG+QRhR1KBMjKDul19DE6pKB0TQ22foGCVTx
nsyw109HioPB5rPYTNxJtDlvXt7Z/41IMVTS8Qp19kcB8ExBhJK2M5HAXl7cEf+S4BchJMRx8YJb
iVol5LA1pCZHNrI+kTKZ8xFYVzuKATR5u61ihcftkhrovmePV4EBYDNYsdIC6vDrDluuHyqOevxY
lUiNtYxEMFikXDUnDl0u3A3ly5ufKaNwMq7AyGJ+qoU6iKpu3v3Kkrtt33CixP1n8dC5vfLepaqH
pzqx1hQFEZXP1oPSQbhaz0Am6SddzZUNKlPcjm+AGJrjx0mjCIGAobwFcV5Cvw6cguVhkkkaccDO
vLcExq5/TYNo1ghh982asHmpqTbGGaJNIm9TIytFlM+l3kQ6Tl4/HLOQOFKtDvNAkKlsYQIGJHpl
R2biaUKUhdAVKIxJglK6eAbn8Wsa3WhBNxtRw+3f7gRx6I8SkneUUfDF+FgQvhk9nisa1xlL2teL
3ouM/2GCVX5qzDH0giETDhE0MJaBRJOpb0n16xLz1WshCr5H5BfWEntDhkiuKNSjsrYZocBTlbjs
JPy7uznN74UtztY3Qq2h/Jhg31XeP9iKBim2RuNRC/xzozilA3bcCNclOzsPr1dS7MmDMmE1b5sp
IYuigBHS256+kaT78VSwLXV0Hc/xX8nnK/OU2P4QKbHKKaG1C5zio00dTkedwwiRICFEQ1FbI7ld
vw2+zggPXT0it03vqdzUr/XNbPjKzwGpUNlb/f1di06iMKiVY8wANo60AZmRIWUfFwYt1p06CgL9
lqZa44eJ4ht5iE5igRNPdiYRyB6Uy3SQ3srTwmtlXFCE1v1f+YKt7qqHyNa/2kAXT0JaBeGjf9he
1RTqKtpw/vl2eTUbP4jKlHsbNttOgnbD2EAxkfJ/YHX02ZMK9uOCEFN0OZ4dXk/H5t7UpKf/x06f
GLxK4AVer4626l6RQVS6zizB77CLqMs6kmPmxTvXHHd0rOw3+qEzJpfhvpr5jEWhB1r60Yf6a5rD
bvh4J2j+gq0rGIQPI2/qbj0ApeSd8JV3vzo8LNp/mmDm21gH0yLkOFhneZ/w9MqDTpwVhy5qStEi
Bs0UzF0zGJUnVHnw/JSsLV+xB695SJ3BQr/kBDr7N2mrosH+XxaUfn1+xhk5mh21WHlbffL6XB53
rWCM9aw2pzPBKVjYPRJ4LmSsA+a29pRnoBmzPnbGsSKALgB7aMIQuPFoVg9K8mCZXM/g6jY4fXeO
UBf6HGiUEk0I0uq0SmJidgv4/lE00PqnMAJuPTJLyVYeKw8O538FgvSdOztLA3Ppn4yr9iGmMctn
t+fJjzjOzKTfgyb05ZrIMCKER4A1tDauJNOrDLzlhUcUEZAyW9lmK8MJIlNnsSdCvlGU3OFKiNLK
gywYlMoXqEClBE7REEC3d5hp3B+TnQQc3SvOv/25D8Mt0IZN4qLm8woa/gytcYdP2lzQ2pepXJwX
kGh1pqJ8a/t+O7aO+YdLJlEHrVDbVsDVnR1uyBFud+fx5lE9mCVPYTIV+5nvnJfVjHgXLXWO6b4m
dPORuZAHFWzswMmLwIQrOfScj5cSza4Im3n2IUjoxqVlHgVrDOr2gOeQtlQs6v+gjZO2cx9xbD8y
gvo9EuU4za+yqrqe2u1KYlYY9UFBeirGueBDXyjmB0jO/YZ3owBHsxTvmb0XHauP9ghTlbMAlNsb
pxsZLGy7mdgDPIGKqgoi1hXUdL72LBb9XqLTCbq+oBvutATthkt5SYZbY2SKnV4MljPY3gk1VPY/
13w/zjfVc3uYG5FZKolki7b3ngv6g8Ky2yIAQztRiRP2DIn5yL5ywejf6eew33Mw9Qc9jcOQv99o
phpLC+H6HjFAND8YLV11W4mqrjshB2Zt5OQyXizg6sFn25jMmvGFN52YJC1ieYZ6UMClC8K/WKsC
C7Wg3DqKMkjJ6UfBnKqo/gLOdTRXv53G4O3I7+tKPQMxtFVq4S09m7WHKnpQxsgt1loT5zD8UO3d
vAosmPXPi7V4ad2ePCcNcDQ2ZFMVlTg/YxqPX1qNK9M4BkvC8e48NcSwQT7VN2m9554S3PdJpLZU
xhnkYXIpXx9UNBOBijuIp+KGtBr0sE1kU6eXRYHW72ZjYU+CUhbrrIPrIheHVDAbWVWPPEAV84KA
yu0g2TcQIGk1vQ4ymnpjmSTOR7ztyo5wiNTH4jbyrNRcRdEF6iBryaXhlz2ALGxPGot9PMSpNaP/
KCcpATLMKqccWCulhRArH18M4l7VTSjpCZxDp61N5r7KU0sqqgB5Y7YGblSgLyQpmT1JMY4QKFY6
8//lQxB5IJgMg1NWmIMvgkiDA0RUAHZ8/t8w1mXNDqY8HQj6gth0gjWXP3ZTlNLVlABn5pvxr0l2
MMBcKMXIQbs30OO94MxEc0oCU/48O3IHVqtW11X7GEwxojttKQZS9dRyij2NDpcTngt9FuhkH8Ef
y2lruQ9l2Vm1ADCFMmZNs/255k59WAJG+vjCOkdS9P+2DzqabE1OIihXxMrIaibYF+UFKlEmFB1i
B+JAJFZy9y1hoE7goKs9MCn0phU6ant2jshtC82Br2QMZMKmpYMQUlw+pbEq08Na+lMNpM+PGO15
8s8JVaa0pnbECHdv14nlkqVUhNFlYrj9ArwrJ+1iBcLLRWK7a/ZmRpk/N7QmKKcjBMdWYFY17NXQ
N5Npw5jQ+EqEBfLX1Kdf2kLY8U8QKq28o/RAg0iVg1uhoKj2bKvxq/5tjGU3z8iXZuUCYeT6baFv
zjLUtsuqoMc7yFdGfzLFdeO6RhJG232c88MCAXH4C7iCr8CcaisOF7XIWV9pu5wNhC4i832c7ZJ7
JVc7yQSEiw6BEdosCYmT1KUis17agH/NqAdZO6gMHTPCvrvewcdg/BREALH1KmFmA+OYYnNWMjpN
EssveWXc+SwxBhcSlicvSoiZtTGUQGmDyjFM4jUjUh9HCyYgksFvW5yGcrVR2GXC/D9ALHBbD2tE
Csux47MziQg5Xq8wzNnEXsA+vVkRRY1mQ460ZGImbdFoMNqwSrvyBbpazfF9iSqpo7XqjvBuNiNa
FZpUI+BFY/vG26K+PaJVtT5F96/81tG3ey9RumE3Ky9pYanCIsVQyvmpbhn3KL/kZH1zpqULxhCN
MivpOmhfXZgErsgZPTL6FOVDJC4drncd19Sc1ci+X8Bkk3ozeUqH2AOL1v7xDxsGNYvWuK9xpdG/
2i4/q4Gk0sKZ5nYgF6tb2zued381xJs1t/77alY2t+rgXMaqWpIqSD3pqII3QDwuKr01LGRAErzy
rrh4MZboKqXVXYQCDU2m0DCPjQU7RUsI9mvOqNoIIzMUMfpGv4+N9s6hGh6FSmzx4io/VhWeBj7n
3t+WXJD8h6lhQ6joZCoEBASc5/isH1NoBtFp3sEUrp5vWbUrzoaQ7p87UnYD+GZ9grN3VMLZycml
G5vM14eNS+S5ySd5+wnwQiud2O/B0zJBqEtN/WSCynkNwYVHnOzhmAntfvhI0DdT365L4G7k4tXP
3Y8Obw7H4vPF45nfHSxiz79CJI6xfUuvL5ca4NN+4djBhoRuqRHyNknCpal5k8WYzMNPybpv0YF9
AmcUSn8r9jUCf6Rz8xznQbmJM3fCUdhiKmWo6oem9jwYUek9nl+f8w4/qdZ6+fhEP9cROmWffHRd
vCcgdSHt2s01ng/EfPDCMK14MIg430jELmOcLkgK/xIW83UzZiqzTQgfGx7NIbizUaHuuAlQ1cGm
wzwNWV5xMsSISGnXtX8gNrWp5tycua92tR6BipMMr5FLsNXs0a0YurJC4DJI5TWISvUqWxdlHPUD
vc09F4ltCp+jPej+peLlr80PI2DO/q/3rVHhkER9+huLl3fgcRSSDwqiLUdPNWXdE/lsti8VAGdM
+Lu0InYsAUnuN1JttNHMKzvlq0gO3rnH+0DmLpxxXcu0b7kIsjR6QAGBmLFMpNmHMzvx2P9Z2c9F
CXcAtRypFYrb0V0nHLsZKGdg3rZkhAm+l+kZCasJt8mZxZXubF1Gtvy8fKmk+AF3QICnxKrgFSOe
ZW/exXnqVBZvA1yCU/KhijNc+YOz6nTTbBLX+1IcEbygOPsIgTjtHGovyfvNiJKLamEPY4FMDTPO
9jV3A8htd6ODBZWB0zakGchQx1rwdLoV/Y/5wJfISo+G/KRtwvkRPR3CDhfEADr5ot3ySX7ybd/N
MP4YQxAbz7K76YSzberul0q+OhsnrCWTXjx+HcEI4OtCzjB5jC3SJ1IYd9I17NCgXuVCkQ73mWZO
39fWF3LwpQRrzHh2Y5HfuiRyQhvBABWa0cGbfjxEgfTcD4J6PxIFocDnRB/qD4CDGnErTuxl919h
c3PclyATAlLpYy+YRG9ZsyODYqoRSfklrGRxHVcH7twxEsDKm3jTna+O/H64VUp4kcMZlBr/FhVG
sg3hzogCqIzyR+k89KWrvqN6qaYUwxY6GnW495Hf0/lfKx9XQJru0Cqa6AkEPPeB3VXQyv0DHOZ1
TcmXcUPLHr3GP4qMHfB8+yKGMpFz5qfZM19pXl1AeGnl+a+fbF3sBOl2Wj1hwZiVEWA3pJrIg9sG
33qXy4Q/CBtIWAU3mJE6mw3QQ48MZObJjfxrz5dpibVUUqnjs77so6HujcnNi+7bKaSUadtPJhnS
5qpIjlQXscZDYM2Rh+42vxHz4oEy+c89quvtJT0NiasXXIAbXFnCPDUVcJC5P2ohq+UpePYyK13t
6jgVr8y23KCfp/Zj9Zms2edIcKaBX1QdnHqPhyzUgi7ae1XPI4k7kUUyRyztTDQ2P3KyGtChDxhM
UInLbxG1urnoDdNc7jIMb7ND8jRKTT1GVBIK/w2aQQ07smEw6KIZli3aE7qFLGBU6ObVqJQo9sxO
nzysZ5m262mG3Wn9zkBySdJGh7TGYYhdzs35MLIvyg/JloaMBgP/1Msmv/IDZCkl7eUOlt6biNlb
6oXujB8UOt+hHKSUtUGeZDogKdZNidRCsQJZ4dZ34FTOf7wEcDbvyX3AQ/ck/54RPP17d9Zp4lk2
2Ukd0QUUtGqJ3pfD4Eoehp9DdPBReXgMZ52KX/wbTE0QwhqfDz4XrrRpTvVN0iCaufN1YGHOavYx
CbqSfNzfGGI0cmCd0M6I6ccKCt7T2Dejxj1oHOduaf2kFIv1J+HBEFBvq5QQC9T9PGm6yVjNiNcN
Gqqjg+MKxKhTtdWP50Qoi826DADElhxr8EjZStjBQ7/80PNSVbpBORdv1lfiyC1ZNKxFIhd9vNIu
kduwI4KLUYQI85lh+m9YyV+goqc957/bgo/pkYK24+hiMMFqJqtAe12IzU2RDu3Hty/1J8YiqtI9
K1U41hexGIRkNcl7kJZE2CRBbhXR0cXrPuhwXDpHNtb37pHCoaxoYVx5VWa+EzGJgWhALmS3bkwC
xWkj7pLxShcqvMoabACj5g0ZKJSJF5uB2x7K9KXsvpWvSxVP19Be1Kv13tq+sjxDPKDInIam9MVn
sdG2LHOCgxCqapNVkC6sFJsMJXzFpltMh61YlU4EhNUIaz7D6rOmdwIIv9uvkOxfH72hdLerpkTK
TPZkfgFhChrKKpP/as74oKnP3ffZ+wGJCzi7MIITphyDvkww7iFVXekfsyPiEi4SNYydcJQ+RjlD
wjlGmMv1nEwQ/U/ZrYTKkZkwp0Nxr3XUIb6Vjrh7fhRzPisFTaWMEMfNYsT+cNNatgcn3Kej0jQI
B/RXBeWJ3WjpX5odKtBzLVrcq41qyobxWQezouXpvLKiye6Q9Rd2CheaOXzAzhfhS2dwaKWMb9aT
ysi33NsiVpYgltkabt4Dsc2UTXjF+bqw477LBlROS50+fPx6JgqGlPQtKukAQjmSEVZJkgEQhnZF
SyzJIE8QVdezx0lx92ZgZBhlOYbw3Swr1mEC5OyFvT6dI1+AseCwjnVTXnV4KQPp6PpPN9nFpWMq
PuvnuLOWSbLEB+20H9KFXxO1e5g0jOpIk92VL+cefCSMf0+zc2PDyZJS11iPbahZchpiuJ7evyVB
Fp/h7ZAVgkLfZ0jLHwFoC0m+oZhgg53+IWMXbVva4qkcRvNk9EyH3YUSZRqZZSD3tFJMgVSNAKZY
JiTsbv2GdMgKDRHbOoR+jWbnvhHjaKLIAXyLHZC2eB0y6rDaTp0733S9zM4LLCnibo/d3hI+QsfP
ChLNcSt/wsUHpvVirfTXCRZly4NEFdrMHm07PytU1B5DOKjR6kJit8KcQG2LJn+hGuqQWUOTv9D/
Odm30IBbDKpTXbawlNx5DdkBUDd1ZbDrWNsK76iwXh/i4A2ha1SQibWHbdmxHoRqFy9CcBhcWIJc
kT9LN5+H6rLevg2FgVlC6zWBwls2h7t8T25NvOynjjCEBPMHBrHqdqJe8R3YbWI9m9qqLvGz+6Ke
TiqbWRPqJpAThfzTfwxCflpQJvMcZPmCRQlUVFuIDJwP9Ol5iMe8VjrFn4w2W18WneP4z4r4pnI3
xz/y9IguE8EqJLT1/nvSonYee6ej7tPPBMYb00TG4BsfW74SLr5FhKE+BjFExn2b8FN1Bp7asHq1
FD76rfX/z45XDMgACvgmdyaJogCcKYpNzAZM0Y2qdf/oWfcfgacPERUtJPY2LH+Mlide+btokvGm
JcBdMRUXqm/i9MufBoOhLwCdrMALaK8U4CMBdaHDvnZsEO6i1F3qY7S84wToeAM2p/s1MV1lcbJQ
Q6gZed508YLKZ5yGa8+tkARpJD2eGhxEvVgfh70ucR7tfJFY0gHv6oZqx0NZqOMjWTDfXBuyyHc6
2lqbHGOXRLOEZxkC9c5YGt0gEK9oadW8ably9ySKF+Qd0/2OA8ywCzzF6X3qed6wj8P3VvHStgNH
grVGFZHYRsbfheNHOZ0h3kW/RhNcaEtloyn94IkJ/NzxbD/0OkNWbuNHZZ85ypVZaW2WtvkWq3pV
CyXG73d5seA6GqTnNuNnazrPtBhFCEmIM13qItjEYO3ZKGcI3IPCKo+FyzGZsI83c9RXyzi9weOB
W1IomQx/K9118KaRhHhjXHKv11DTvXEtoWbfwzy+NHeXXfNuxif/UrAQSkjvNVg8kf5TbOTuQQx0
Oyuo9bVooaA7ZFV7cIA2CwI0fLDGiy3dFXHlvqo44dqLHYjiWSNgk9aVJaKryTwszUUtF6FR3cqf
YH8O4VrPrWsk3b1T0dgANaqgXTCuInSL/AOGUogOEZUfUibs5LOkF7tVU/vl87ve92c0LCqkp6CW
JDXJpC4EN3+oChgjt+4N1Xs/kCYvF+3n0iYxhf1qQJLuoQuYqcdU8JubCsCNH2Bpxzm/m7iM+nUE
zFmFzZ8DH4oTsZ+6/GeK/OyKhmmtWluqFV6Ds60op7ZfZhztzKKYDAbZf+RkL7HpPzQZEfc+wbm+
N6/zLefTnDjaayuhQ10WqZFvM74wDx747G9DH2xX73ViBClhgNvHMrYh47tlOvwLbrq9WM5003N+
9SDxkHI2N/GAh524NI3BsZYik1u078IRxMBHlzMO5AxNOQMPb2yzORlJgq/fTYIeoaEtTl4mmYHJ
be5dO2MAz78jdXKA/Hzmo+HtnkhMqa+/Ry0EqvVHMmXYJTXZ+t1EmxITD8hVhJfDCAlH13CziHO2
aaZ0fsdiNniy86ni2mqj8jx3IIEQvPI74zm0omq1APlgblntORKO/iqTVHg/KP4o7su0eXn97CUo
Rakddwj1ZZYALWkMfTUj5EG9NoexUCZKoXPKPO8mJmYP0NRkLQJ7GuvaTLAJei0QDOm0Y08hIPV8
qJunW+oWj+7xqWOhP3ljXomvkuywTB9cmvvJhsaGA1l9CG2yUW0mobPcsuvHXCyTKPtrOw/zSGiI
LgMc5a+dtrrK9ER48sfgoqsDstgN44IuSVxI8YBtZGcqv28GzFm3A09+/nqCAqHAMhrjLUpLvcdm
WLuanWCANLr+ZChN6GONvmXGG1+7uGqXjFhjJQFN/utzdJ9d9wugNR/9rDlaSkIf77ai1KUVm6/r
75do9xYIG4Ei0j9mXzsvM+3/nhYOu6TGcm/A5vFRUHQ0NgK+2AOmJtnRKGqJ2rnnvbQq4xLE7C9n
G5SIfcYVR6J/BXwZFr4MwmiKSASMOmX0JwfRz+CIfydydmD/EWYSdIgASJShdetfVzQeikq2UC9M
l/RgqqU8D4y1+KDjWElwpKlIkjcds5grFkDKpbjpWVtOuxzG+pEVc1J8pH6gdVNfa9QedZhITtju
sUf0Ej6LP0XN6SqH4yYOuEwBK/iN8Ht5VJJxD5HQjaQksDmMw/6mu47rvDBxzgRJ6cCuI7AKOz4u
OnJEeeTlE5WXt1q4+19X8RFM+kFnwFb74RvOCB/49ik13uhhrwUgpy7GTieqsXNsmOmbnpTLkj/4
P+E1huMFEqkMeAnZTXt5T831IHFNkoDbXf4yXSTJZDkcdE7yMbv1omd7Q4QFIePcDtlsYkVZWPEa
y8qHc79BdKzla3HPIyO+I920rb80Zm/4+JFb5suqiNmdWnBpFZBmQ2ioIiRzKoygd8HFUviVKiZq
hgu3IGbpPdGJ3POeI7AT1tGoKPd0WCJnNOT6pg564+aoKgIbkb+ya0FvSJv2IL4all72UUmsrIQ+
/XdTpVNYGk+9CGgw95MLCffvKYcZezsa2LsEMfMlVe+gVPAFB5SRMjb/r2SkvFJrDrNWvryxuUOV
E3SrnnQ9IMyLrXEJTqzPVj/Oj2Olg8TGtZVBGNESkQ2APtSEwl7Ryqcs4vwAkHTrSaQByvmfYJii
JdLxDSnfTvQpc8YGkuWbJLwTGpr4UAYYBtvFz6VwBjoC3dDQVawWdk6m7cExYnAAjHLWmDT1NUId
jRof9/cqNEnR2kNMOWqaKfts1W4+55ILmkYuhpU0ae+QcYHkNBmjrVpOSWS/D1Ygkzr9PDgr7jcf
HE/QNcSVYoB9ptunRH2dVn30oSX8/JB8VpRltEm9af16GZZ6jmnaM6K/uKFbQucheT/gRMV1Y3eK
7AoON/On4Yznd1SpNwudtapuni/qpPnfnyIfxdz66Zwrw52xGpGTU8lDQ82GloDB9oMhKp7wm32k
OXOutrWviWOYKL725PFLXOTvb3Y11sSRdjBouyly0qv+DlkFUdvTkXoo5hM3juxhYdLskjzrrVbH
7bRv6XuXG6dGXgYGKtjW0pnNpbDAzr6gnAjzrmUBp4HlxY9o8rRQfV0oW67O9/Y5aNK2lCtW3d0b
/UNicsAB1Eiyy6lfdVyvr0AfaxekDUL3CaywaK2woKBMlyP19uhRbfEPrjgg4xwII6skgCD2rdxb
uDhLeb58/iveuLXtTKCHDLIvlejN/evYTvLWCmcxXfG6NLXhVhC70BRRp9j/RrRO7PrdvvbL3mkD
bMoxCJujtsds0N8e3W1EKtxAFdF2t71LvOkbulvBHZoGpqf4ggkXqRGPRRqAtJ1Q/cer563lktkS
vRDAawxNyHonKdUQP0n/HB2ln3ub1WHevLv08dokm71pUV6uoW0rwCdAv/Hc85NvrAC9nKNaozoD
uvinMTOADm5vbttNDc0UdAcsppo0wC+FIKPva/hriKmyIss5ZdwP5Osg7VrPHq2szDsEKVVRM7Y0
MHkg+JYygem5TAXy+6JYrJg6DXcPmFz9CkGHfVAOcLx0MpVb67Z6tnjAvgVkVCkMttTIAUJlQwxN
aZpB+F7i7aOqPV6ZAFvGubC9zABYhVQUlsUtUUV06KMMrKclN1+ZMrpif24v+THQLJW7GnIjN6Gw
IQCgrW+2ZW2fUZXfn8iqkRvyzFEsUCggUF0ArzGk4b73yr66IfH+YX5R6krg2rzBXHzW77JaR8Y8
pI72M4rlmFGgUnr4p3i7Z+8LLbFTEM29FQz1yJ3suQLt2/xLn5OM7N/+9mJxiAwos7qlUGOVElaf
DSEbGKv5SJWM5cqbcdvVk8cfvIG2rxXCNLIyzT18r30gg+O8bdjlI/Nyb4D8Gh7ovNMPsDkAAseX
pHVhPooFYhpXOx+nM2If38cnwZj1PQu0InLIP6UOrzQmYZTaj4+qSlwNbO3OGQW//99z7pchZ+Qd
GQ4UBgJsxmJgMrxWHRlT+N5L9HUF2G4gzuvstMbaOXENWUrm2d5uGRXnjwdPWBDCxzpVqc7H48ji
9ydCnyaTPr6/kC6oz0z4c/JL9xxEjto+JM6hBsGhxV+jSp+fOfuummRAdhXF6IxKay6okOYFHXf2
0rr+BwEB+u/aou4ViJNlvtnfA0s8s8E9bcwDnup0nHPQasA4mrkX1+QXkknGflWE8QjZzFNzGaai
tC5lTVHiV0oyhKModabdh/pEwo6ftuNOgY5XWEdflbEo5AeJeNK/nUYspMRIH8VJDn4IZpxeKbFm
OGs+Ij9cPqZKk1NeKVhZc0QRCOt6b6FiWy35r+GuQJWwuo0bjZTdTZwoneLDumPdsSY9Mk+AGXJA
MpyNsvWvQvREfGhcBkWKCp6tUv7AqR6O0pbZvvKb9XELjCKh7l5zjFZ25EAZxNpe/+/VISFBLZXG
Nnzhrdy1sCBX/kov9ynVGqdk1CgsgfUxatpzcq0GNOQJH3bTjhpkMehuP8vK0tWCXbdXfzI30ZVG
BHLm2Q/BTc7Ygw4NglikozwMXABYscHlIe7L+J7FAHzDq3IbViEq5Tob27FUA4k4ya3DvqNO7Lha
5ynfsXC/EXclObPp6xt7zRlPpA7n4S6+zZQXwBycxWWGJatgdVzFwh3q6o+nX6Jl3K+ZYSkhgHq5
nruhpfEioTIHdnk7YDuvroRCNDbBgxBK7pCrpGubT3YGTGoPFg8hPWo55hp+rnIxzTMbGaUPXw64
4sirz7l1Zgb9zSJKI+ZEnmvj7dq6j7gXH07TUk/fwRALENhfXImucsYwZN9cXbRPBxcFk6CpE6rV
qZMBXfbNe1w/170Fnfk/1U91NUINMO21jUZRRCp8ttgUG+qCUXPl6rJrrNo/mZ3J3IPDUAFXrFJe
a+PyXbVrSIFEmqGgve/kvP977Cj0xh+UO3ji9TeUWti/M1jWSUMX1lUCN5eqEEXvcVVVVIKNUkDd
8EKV8rYOvqQwZUTHy+wc625Qw2CnoxsINU1xb74+Zkcl7pcato7Bqjcd4MlRPHpiVD7hS8wxRH2E
gXX732UGuN5WyBWKzW/ciGy8pE+B8lgYEGm4qZr+3df7oqDqQnk6FWBNe0OaT7r90n4CSpX2oKcm
0A5I7GYkIC5AdRqeWPYyojb/GCX+5YFNc6SoFmDRRfaaw8D0jH/Q1RFQviZ43Wk0NK1QSOTFveAh
G4xN68lmk271DlqyPLA1bMh3qPgCQ1MWMkKmJTCh4O5pfXQU9LA90GhhDY5gxgXcfW9axvBKCLvw
SkYpiHeEZLIAA+eBK7iY1j3dejTg4p1A4PDfFQGQ6nHaYt+sZAYL4jttMcnlGS42PEgd3x+lwRSo
fbpyqAvLjYwpznv24DTL8mOBxPc07J94842VsWDnwMlgMjFXbW3ZGACDx0BSXQ71Lr/cheJqhlOo
20F6vM7xsOW4C9nr4WPTnfVZLgXhZdtg3k50SatP8JieDEJu3p2Y0/gd0UBcLjSsAw6UF7NCpABo
6MFbY3eQ7svGAPeylVHMc+yDPVZ8gE5RzhJlKB1/rwL8rr5CpcGnuaAIApYqa/kS4oOUqp1WIbfT
2xwDCcWxBScZ+SWr14yUR5Szwn9cSqB4hCvaK4doeZuRwWmoBU0235OsIWzkCTymJDX+rS8YUCEj
iq9BQb2f4cKQ7+WjVyD7aBotnm/Se4MiWfqqiXD9dPDvUBT4khlyafwVFk81OyrMftVKzNVtMzKZ
xeUop4DZQdzUlU0xxUHm5U7j8k4B1sj1hS0t+7FBDaLOVd+NvUFpAkFKdWT9I95cQB4K/WX4izZo
dRuMDU0g5dYt03naiRK9MxBuWhxPy55TP1FCy4uUPSUxiLoPiGQRlOk52t3JxZt8QG++lFzu+Kds
ms4lEvtLSxsWXqZ2T6etkQ2TtBtHBD6XE2w5BgfGUzaRubHQb3eV7LdermQLsQL0aHOhu1q5yvhP
MQG6ygr1jmJUYEvuPwrL2eDYOtbqBtlQxdktu5/dUjshpr5FzYpndYBL/EDlgZR0v7Ll2v0jhFND
ciFb0rqm+hGIt4WEe5ymdJNVvIHiCwhOun7jaDi1vw5HQFuMIjsL8hgWZe44+UdCSHjQQcCTN58J
ahZ3BasV5seJGwx4h8UdSndwQSHqT1Q7LYNj7/4UJPIx2s54nADI8o8uo/1gfTpMRz2/KsaJXzVb
mzTaL088cA/u6ecHUvHdTb0Zw8aOsIe+Brm5AN/pm+LXTQEMUsHGUJ6GFmrAHzKqCPVE3/DLhoMY
Juc2AzTxieKctj11u/38R5huq1I5xktHGWuEwS13RvHjKe1CbZef/uCXyUTPykgKzioEnjgkD3up
T4cWfe1lPTQ7RG77BCgRCDH9gSrz6RXVns6RnZfJ24FdJxfXos82BHAsFAua4iANmRf3J/1vLY+K
SnvsUGv16/Hh6ygZNKEnjHiQK643GzYsRG7om/u+/phshQWQZilKwmT0F89Q6qqEKAYJsTReIDEk
lOCbY0RJsg7cwWlwTkQYv0iJIQHiMtKDUUKV92zyk0LZe0r+pkYgOw4CxS4ELaq60zKTZj2xDSZD
dzpgKaHHp/WBHHM5+btZZ7CcxviRBJt40jgVPpOGZe7tBM1lS9dj6s74+tJ/Z7GOQCan1ZHQBPz0
12+IT+wW7k5DQI+IG3Sm0fWbZ8gHE65NwNbVlGlSF3uw/LCIZ+QcEIs7Yzx35ZNrKi4FBLQ+B/xl
ofvcYvii+SkENibwv1ccBLDhrKVLC5nz6J5i5sGXjYrDRvIyGPZY+imrmA7IsltMnLDlgeMeY6Mx
mPpVmYC05UC/tjfK0uCxGmykKM4ljCRJTYM8Kr9cqVFTDTCGmAJut8X/PRcGmoLZJnapgRK9VSqe
viNZaS+ANIV81fezBkRUJM65kODs/Zi7rzeFiqRvzj3YKoedeQG2EWDedsVAhXGF7ILLF+9E3FKq
xADxuleXPEOzcp3GiCnn3aE6spILm95OFZ2munAvinPOgAHLBqG70/A4BFnl5YDZn5JM26DGrE4t
D5FCAqhCI80SmXIXqe1efxm+uIsqXk6do23T3QSH+HfLrPh4PEFyrOdQUJen45I17qGaItUrskGj
/b6+4eNzdc25uXBGbq4q8d9HyXuPYioPFUATOfj7ygx8mocc//OgXMLxDAfrpBfpwYV0ywgLEuVG
vvpnF65Wt/iABa+mYX87XRtVVwBqyxrRs74ZWJzehC/8RsYeI4yFbkVvVCTVL5/mK6yeaqzTCp1f
SGzy2wpfThfxyfiezMQ90p7AzjWkB/D+kxywVVuzoqFLJqhikx5X6lQO9EJtf/nhs4+Fokib++MV
0V0lrxH1yWlpoP3qM4kPPxdNST1ABWByUREBd72lkHI4da0gJp9MfLHUzUIl5AicIV3OWAHQrItF
pzgbTNtyhNBIXf5V5dyDLvj1rZXN1Y8KYCPVKfSIYKjaLJrEfLKeYYMg/STw6mZLzE+uvPJV2cim
Ugf5A18DYbKo8+V/c7SXu+Q6SgAAWwKxuR2JLr/2OZhXGppg+75GVsSE6OJEqIpmPkELhkHNoUM7
PV0zhqpVIugKS/iOr3GgJicHUwudyNfKnNtonCuetSy2a5dlvWmoL0dNgY++AbutRrfO1msvIHkl
ya6l8sayem3FDqLVt5MfdBjvaW8YxCqAi2MmwFFxeQsp6wjaOnwI77k/zul+dhp+pxblP0US5TK7
aMDCX4gLAocW8JNQ7AeKamBmu1N/B62NYyB6jq40z6W81ukKBpgcPQaoQw68Jv3PxkQPUcv3O137
LfeQ55a92FlC4j1lOcCOEIhU/7XU1Q5oK2oby6GSxgQ470AZmq4UmTVitTzivH1xB2NeieDDBOGX
EdB3Td5meqWZkLNmg0DnxltcohGj6S+foBShPKu9Ep0EVAH79rcmWg74n7CaNodVQ9g9w85hRXeF
+RPIj/sCzR9oUh6UjZWISTqF1ujhqlvHPPa9Z79PsNABwbmn2MFN0rKQYQ9wbwJH+okvTooIjBGZ
pJvV3uLqXQgGs1PCJmEJaUK3ESIH5LVVm1R2bnR8qZdvJZXa/qYSWLxFDrIyv5MIH/sGujBZNqKk
t8Sn21GJENs7psRCMSt41Oq+u4HOf0H3ZVmMQYDMpaIZBP/wC4Me7EtDFQnCIFL/A/gsFKLa2KzS
giGOtEVWZQ0WbhEhyi4nV9+y6LOPfsKxISGxPiOf7fbbkSIG2E5GX5Yn/Uak6Uxw27ajF1RP8att
/0QAz+tLuH58Kn8/9Ub42Eez/urtZEkg+OwDI0UDpeHHrtbB6oMsGzjsg1mCbs1nhKimAm8WVcaX
flzKKoYqU+eErXjFvaIDNmPdOS7sXy2kkihicJlSnjGXYd0UupARdr0tuxCOlNQcOv1jFwkkao2S
7MSiiCaVCiwLoyie4AgbQaaEzm6AOUbKSJM+qsgjmXGAIvlV8K88J6qnWwfSgmKFp0FzF66tbuZ6
lYpDWSZOla/tgy5G/DJYN6vzuB0RZ4L7ncmTFysrQj/TE6kiuWGWvLpyI8zWzq+Xi0vtu78M3SZ5
I6JF+zty1JB8FUYn8MM2FaNqGP4MKCyyhH0NiP3oMe5vYoUrNO7v2GUqanT8d5wHyQQQNNYmR9mU
AHj0AvVBgmaf9PEVoR4YbQQoNIDOc6u4KSK7fZkKmwgRn9WvJ2Jh14xRvziGEU1ZYlwcz2Vo+ZPC
lGxsWtwl5x1fSzbu0pWykeC2xBcjLEv3t2quWsac+Pt1hWBq5D6Sk4zFc+MkKEejjTiLggrFthEW
xyQqu4EHm8sH9MBaDJoN/iCCx416evZtKly0/H7hcOAJnT9seeNsBMpv/hSsrUB726jTQXKamtHt
iYFKQmWeMxO6u0XXsg4dA3IJ3sPsvOV/EybsaC0c5oaEXH/h1PL2YMzjVT7L4DJVdKSORV8Ixpxv
XoIUy/xqtpb+NFIiXOGC7jYxxsICluu0TICpaQmuCI/sQKVyv9b7wjCwDRZWMtExrIfObuGMhzPU
fqxZZ4pxh9KSK5kckAxVA/D3cL+hzGNVNUHEU9BS95RqaNvV2ApmBCgFy6eSfQaz8MifaSwHZerG
peQZaR6VLKYu2sTW7n4b+ZutMceDlPtPkJhRzHYfD1BLaBSpsTLyD1AHnstgJ5kNLvJVGaNJYv55
KOQyFSGe8Njdk43EAu4im+BIW7tq8m2nqv68wDypqbqX7M0v6CQpXXMNvxRVSqvDJjUM/+up5F0F
w1QLHNinETF22GUtYd7SX2DAxkTppiNO9ktOzJS/kOF6kmNZ/Yz2vOhdzrFTtT8iDKaI0D6n8jfs
45jyaocgkjPyhXVvUOcaDgTWrEdAZyxibvSNku0Uv3c0e8YwBXdCRJMsVaaWfuaWlHqobf88c35/
Wv/77Qmj5ORNS9U68MUMRl2QpkUWyhMJ8IoWNpOUmn9wuVGX6Ldzabn3zWtRDVQN740xZnNVXR0p
3SsjKCVkrK+xw8oSGt3/ggNkfVgILxI6GmgsURaEYg7FIj/C2vfTJ9Pf5hJ3CGzC/xWAtD82i6e1
mp14Z9zr5YOnNV9utj6RipnzSOplEeRyaA3ESJBn+Z7sqjlfNUTpJEPHy3DM045sklmcCeycBTp5
pRvsE6tHJF1RcMjxr1oYjE7ix/3U2htidKXA/ZkGK+fdN8FSqlJZBeL6HeFabKP6e3w3v6Us92BJ
xqnLomhsS4rpWQvfDz4O6FD2h29ywa9RpdZil0CYYxSa/PdUrbSSYy/a8S/+HFbY5UNugrm0dA1j
IEcAfiKsDXIEDyfXzvj+mhgE2QkPqGUgwRTRrWevcTR+BtSOr9mgWb57wu/F77w2v002rFoEFvmq
0F2H9nuvS9ztMaL9DGHNoWMY7RYBFrEOb0e0D4kxYYhlKxTokl8duznsfFVyPAVdRN961N+lAK63
H1Ctnevvk7i9rxnh6tNcmWv7pYESkH7m7EEkm+bT9KUAtIT4IrW4zUTuC+Q53Ry3afFPxmfOvcSl
WYZCWhOeixuF+tt+pV2DkcM06iSTpQMmoRJkFy4Kq2N5sAvtKUon2mhqwZDCN28LgdT9XDCCXrj1
bqnv27klhCEK336dufPS2x6tpUJ7b2OB3iBCQV9KNYLI7D3ONKfMHv3ZwYzvu/QUSX2tgEl0bKJv
JjZJTzbM6yfOLDpki/Lecv0O2S2BFoK+RCkUXoicueWvvSaUDs3d12VeUw9foGsZbn64YtiKjUmY
JUqxp7eJN/OZtJ2/ITPW/Hve8YjGcad4Mz/4kO36kAajJUhyaqOhQAignkKWq0PpbPnuK7yksN+j
2AqXlB+BBhDR2THPMXEnybT0ed9AZfXJnOpytX0ImnCkLs5zSMC3/KYjy8OC9mrF1XQxdy5dJgJA
REIm15+Ouko3oFaFX/yEPofa84e3vJ9uiRk5IpTpA3zVJx9wtPJAj46Udt53Vk17fc+Evepdosk4
H8zn7ULkz0TvV4X3XlK6FaUNwfpVS/4BjJdg1N4lq7GfAXdBlAyacZWw0UaeDBTNVIWv6uE4FvR7
sTJBAROm9kA1bC5GjiEGA/JbZ6hgkIHZJVEsKw9eiRwJxkog2jqhNf+amo60u1MloElX0lh4dD2X
JoQH/Adxmr/gkl9n+6RASErnsWz+D45eDsjYZZXzTfy4281yOdihchDEEp+bkYMBc0CFB8eYI38g
OBsCykyTswO0Lo/D2dvELDo9PIZuNF8rcIoFUwauSHoID27K13wsGTzETZ1MdUO2xyH3TYxERUs8
HBg1ty5+fBicFnvWUqAW0A/BrSO0zUtir5MwaG6iEtE0bEPzM/NsCiDEIKCtDFTfXjT6n0Zdnp4w
TSH27/9acX7vZYRTu0TZHJ7tQlFB+yGilrDKE3HUMW0JUOIq89AmVrKOdH78QjYmFEW4rnLbIj++
/0wJb0oAYGmhtAXFKYYl1suvzRfPJ5xZ8rEABS3jS4gwaPwo6cERusrGf+uVrX8iSVCv3dleoY3P
0YOGwENUV19I4XWvqG50FjkGnRTKnkoZ1BtWe5Bc2wNkFqUdKfsKomNe2SwB5op6pqqgE+UpXxCe
9ZkQmO3PC1FF/cKnNDpUpvO3kK8l9Ek+biEDXnofUkTtAwKx1ZQjrHEXOsvqWCLAs7hK07bxTAAG
ZJBwdXgIvj5mpxdAGcq+HA1F9z/wePbmnttXdvtC8Pq2CmJ0jyYq9bYkpVVdCWRmlXXUQeF13Ufb
KhTUD+2PI67qWB+7pVeU2hlJ77R4ZhF0wizgH8aXzvey7mMINBtl8aa9dt+mNMRbWAZzGwlFqosW
gnhAHDWTt0GlqfMd+j9R0Nuo71TJEdkAf8fJLN45PplGD3/afydthnMMYjQbFNp/kprxDHjB/b9x
F6W1HneQbfPg7Rz07KQC7uVd0dyHVYkE5rCNBteGDOw8z7y2cZHvKdoUDI7scv2S1Hvy6LZoEAM/
WQR8jMr18yIuPQMcWLK90ndkIsiXQirlYT2b2jgWPZHj5j9bWlIx846rByKsgpfA8I8hU6PJmVSo
djfINIp5AJPJte2uAjT0jJL++pems1jQrywQRAqK0wYV5wFBFmRH6udR63XDvjAPlYgCrEDR1LRp
LqFV9DWhD7tCrYENhPMthwQo5KGaYecwyMApQIprl1e1w74jOt28Ovr6fF6vuqyi+nkjKCs7CNUm
WxcZzOA6g9Maxwr9AxOF9CQCNVM9xJov17AnjO1+yVcjxOxW2TfbrtWzbd7aLj0ywikZcCtRk1zE
M4mEL8KV0+XD4gcviltM1Tkdt7y81ZIu52M/0Rc+4PwmXwBe8LougKhjhZ8CF0js9OGcuVSV7Jr1
B0i/QHIMlcncsGWWI18+Ve+EmdK8op+lYzgTtXh8+B21FFF1pyWqUlBnRyJu6Cwy2uCetsuk5yh5
JJE/9AgUQTZid91IQB4+PXSise/mt9vQX8vuHcQYJtajrnTFHyPyTHD5X8gF/7jPQHMuJUMMTdnq
Ws4eAbTEs3nw2UiBiIXcJr7qEL5u+kBEkQdMWbFEs2oOIg9uIlBQ3XZCNuScFsSPquUIPoqRb5yN
uJEUgpl2SNOq0Wnv85sBkCK5MyZXIGg8GWR+xnCgd5muwuU+pPUlZ0rmbR91gWGvYeMXNQG5CShH
w+KiUQlNYprrwegicBAxHzzHcZzKTtzHyQ4kF1b2XVqDFE3hf9HsoCJcwDf/ay32WFc8Sc/FrIRz
CHmFqep42FwqpWt1WPyb/gb6AF9Nj5AYBT6bPoKfdj26aCWtqCRkoUcQFT62rqxDxVa8EuKklzaj
qAhEFFwCLA/zfQpWZAB3B/zIpn2+abtChxnJnuYuBMH0uly8cXChE2VVs+5DiIvOlpSQ8tempUiA
+tlb86K0ZH2/YYeSLe9GZIP4aHTHqz1T7E9yohW4QeZU5twIpKszYJO/j0wr/xDZ4nxOvx/1HO4W
q4AYHM6/Ku6gR4j0E4aYl7mVgTzCjAnXeyojRBIQItz27oJfumPfTZQcrtvCfRcrH+JE3z4XNGum
IeitM123z27qFQovbhOIVW5FjWXn/F3daiDnkZ/1H6/a58XOfaqPBNdySvvBGmrYd07bSyVQ6sR6
oFT5pQysgEfbVSqzjUTfXFDpucE1pOKSW03nvZwqgBzFXRUqAWCiaB+R+O3omV4DsedYZGoFB1dQ
TUVjcr4x2UM8a/ngqzioe1vuZb/e1PuLCDTDcUv3QzxRH6VgSnPwy1WMVqmhjCO4IBd46Qh4/GrO
Ufz3AagsgCN6tpaF3kw7OSKmRHHJ5FWy09JM80Fg3GjZeopF79f8N6/K2kN07YEj5ozx4P6a4qTu
e5/EtkjBccSMNrz9DmngWFH4wOZCEFE/QBUz44RP61/DJX0hGhYHYtQd6M9gJUPvOnexfvQZHdlH
tf7pSscKBPdD5aR5j8Xrr9osCcsCcPSRL2oebX9drsIHsPyuo8nnBIFhmHiTmZnfV87mxRxKXa+9
dFjiDBUFfkc5eaEI73nTTWrUZ2YIlfGCHAMobOQ3dBiNCHH8cyU0X+e8hvfuGHtW6bpKIbhl04PS
Ps5QGgwLWVeTxLvEjJ78bZU6NGhVEAz2dVZZh5WfMNu+7cawPajpStxG/57M2z3FGaar5wupc8RF
Abwz63JBU8cf9eNDV5TxIukeNsX5EbduJLML2st4ppKlQKqL1JUKRWP9mAqmHkH2K/sSwcR7H5/T
XIgDDldh5IpcuNQbWGsFLHAMCTUqtvoL4EBlUXA7C+8ZqVx3sSIqqLCmRYpFpwwPtXwUjuHgk8M9
EDYfgW1JGDCdeJps5ni1nkptCvbQm5mle3oFRzCxZ5pNr9naFsg/4yDkVJz2A0tCR5FmnhGTcBzQ
b7myy+BJWejYEi/j+44Z3xME9ufCiGGpkru0NWdvbxGhhO2UH+l5eOl1ZyKJb2+9Uo3nbahLNjaq
WNhOi+LFYnI8l5Ob10av93Rkp3kfy5HtEH19DGKc7jo9kQ45Zi0+ym36MS4n/Af+EcJEWQOrSE20
vfDNRs+hNVCtPSPpDPX0a0VjibIc678zA7Tf8mIR2BLzmplbN3odv/hy8Q/LGmpjntVJcZZ3epj6
172e+dxbKnPAZMe9S93crfNmqS/8/2wYhtPgyUZRnVH1TglnoKeWbyx4llSM1FIxuefS3BI8WYJ8
4mwcTv2XaU4zuays9jvU1QBwxugPrIuUtNw/lNIaDKTWajQsm6Zx4hMz7Fv2K5Tc55dK+OioPIej
J5pIGkyUmlepuw59TCzgnZN5A09BX5PmAqUL+ASbhj82+W5dBZuIG3Mau4t1loavWlckml4/9f2/
lznC4lqMBOS7JXQ4jNYpYXVTaaDsD8yqxy5blLZGB7ul4H+MlX+yn04UrVRPCojbSI9fBIR64WhA
IEKWbDcF8d9DjIClxExXYE6Kaky+LhwgkjcNNPYNdtxRx459NSs2Ud7kD0Pxi5OSDBXLgJiBlOpC
NjZsXcCT4jt2sA9sYpzJnk/qh/zBIXWssm/sbtG8ETrtQdakJ9gAEXi1WMWhqcHa7bGxSPGLjldX
94dhLs+5E2eMgb7/V/FMGkaUmMc6t1B+ftjoZVBeu29vZXpM1hpSttHf2bP0akFVNZmXdH3dE3j+
IqVn1a4JITcv6facnXsTtmTGDt7SlLGxQYu2Rl7c07L0NBaIaQikjimRZGx/gMPkaodedgf4Bx2K
YNpQ1c0bf4xA1XyBk50yTgkHFRdwP/4ci5AbD4ViWmfCFIfQi7GIfH6sjDLOAHAXnk6Ijq15Kvil
ZWC+QpZkrGJJ3MX3UC7qX0FuY0IuAqh35YyLnLUomjrJoB4/aJVlJk+DTqgY/SvyM5KRH20Qxrd8
gts1dIQ0gwrRuFnrm4xgiOj8J4kXK3gePNlIr+GOMv4pEeHmVu6LBVcpd63Obc1aRuMkn+0h2iF0
cBvt+BoyI8FZt33NScn/y2YHo1aGtsIfICvvfsshh+uWXl2HzsMnLm0OBCew1Kp/S71eJVBx2C4G
vHkqgD4zTpLzgVF4/MoVbVyR6UrOLgNRt4x7ZzfLuQDYou2HmZna8Azx2jK8l7ROuQOQFsDrUFR8
MLAlDHevb6EnZsAaX2f0MF1ef5cUP4hdYQaHmeFtH6uvciCbarwlyjXLCPyo3VF//SisOeirJkS9
VY6bjaj7HISpz1sjvOpKZTQw4Z2SDvshRS+av1G2KBnCE//W1KinYZQNpesAtGOqb8y+K8VmEIbT
uwLxmPexVpwuD15a4CSP7C+Ya7j9m6mI5J0OHKJu36x1SeIPkCvyBbg+4uDLTHsBt8LdjzoiWTCC
97+/Db0mNTFCrAY0AZAqjI0KheV5Jqy+nnNpgs++ZAu7+VpbPSNrY5J5lwPkg8RRj58nHUfSWGD7
3kvt5bx5EUjHDnTF7BebZNHxBPzFkmo3dqVR2dZp3fWdAG7Xlm0Cu+ZyVbUZLU2eFYn/ey7HeGuM
LEdev2TpQLlG1g6ZmPRYcGUhLm8AbR0d/5rpgQZnJlMjwEZLw/Hcco6E+odnixO3UzzcHv4S+hi2
afvASooPlWtWzxE/z+QdDNZtM5eDFeLEAC74NFHZqkbKvavZV9EqFlSlfoMyBnoju0lSH2Y6qUQf
dhQeQ7J2MHOGM9QsKvf3t55GjVpHOxsRbK4jOdOdaZSL0iM1nWflJS3zDx6jKYqq+WI/Xke7f792
K9yGcSBrICipcLr1fMYPWCQpbopybrONMHlYAVoaBezOrkCKROCkYwjg7h31NnL9jceq93zbF8Xg
OSLzpQ2Jt5AaTSvVmNc9JgBDut+tuvzz+lnB7y7TLEUgehU6kaoww7udu4GM74f5weeYWHNkIGm4
9Gig8A3CldLNM+4xv/3aEBwnxYGGhm8K40DGQYHlGVT5AWhegmvMk1QfgModUeKVnv39+PLTuR5A
sqSXEqVavaGmiay5And3o4OYZhXORu2d4pxUtLrG0S9Rr6cNjSlErQmmSr1BqtRLBEDTPQd2Zj7Y
E4apvdbCnT2oElCNHnaffTeB8VGYiZqsW9W5ev2C9jQJlB9YM5FkMBdvOiBylJSoNCYiPtdD9q4m
lLOrEF+jaLN1Nn2jxbXz86Qpeuhx4NcHMpE9Vhezhbm7bm+be7ltyeYQTiLNva3HO004pU65I39b
BIIf4SjByXsMerA/NEUMfXpbLOP4N0tCLmAWtPK987VY/P6NDgHDIJQgUf8rviZN3PTAkvmVv3en
kmN0a6W/rYjCh7B72zpdVPgeDysrOHTWhkpIRQVNUjmv3R/3CdbF0EsmjbXP4JiqB9UIrO+jxtCM
p65XzI2j2S8hpH/logHXDFTkC+k87YjRHXaS4d93jESPGg6jvV3pDMm+5RIuxcVqZwdtth11GHAI
67QKbBuG4bkz4v56Ql2PUN4uhjpFfKHRyiOPyUHqg24tyC/wkQeskwZOo+xt9Ai7cbWLNzGm8DlU
JtTpa2jbAVlxXChzPA7zbPvrt00PYsDbLXqIhdpYFGTYvSFb8Zd5J4oHTmXUYPhk/MdNnsSwLwYU
KkLspHedTxw/9ztL3TUa6Jrq5RVZnNz0h53Pr1/vC1ZfmcBrRZ5twpyQvA5A/1ZNt9pZoJTNz71U
Wrnl5fRw2SmAK5eiX1gQv7NpWqEw+b+2Ws+eSkVL83dqn3QJSvn9lCTY/K4HSRePXBKh3Kqm2j4Z
PVlaKTVbnq6kc1lYkXMVyS0jRv2JwLfGwMu6xXy/CoY/eCEA45c1bxIfQgr14EPi5l1P/7IVy45n
q9iKwj+uaz3tohJAs1PKyhTi4ybvL28NcbsW3VZENAlBwVFXmg+/mSn3r9oAnOHiBB1p1e7rmAoO
M9by/UfMKaSXLOJwBZECTxxVw4GnEBtqZyhDUDdPCbI+7NQRVAAsT4z2NUqECJkk3zAJcisbedfX
wEHzaKO+D5PmKOTTDAZc/r+ed6ERHDiSnmX0qgxWI0zrR3UYwogn5W+CPc7K/CABuQWL2B5qytKD
/HqVn+IMshXe95l6qHuWl/HTwtXg9a+DxK5p3oz+2gHm/bewWI/AqXAbtd9V3D5owAKui/Hu6BZ6
il6OX03UYKVpnGQlNQVG0G1oO8pRvySaVBEnAfn2CigVSlh/24Q1YBiZMQWf7GM2k1kk32ZLt3KI
HO1hhw6wMyk+2F0I+IJJx5JWtKirNUrb9HXEw+bN4QyhuEWzRprpyeXF9jGUMaemKCAfbUVVIwoT
o9kjt5lqYp9XeecN2vhvUkDY74+J3NM9RD6b6gvSh5yBUOFZj+2AEVM3e7RVkGeTOQof60tMfwTo
7MYB7rgYIWrqO6/ToMNcfTmqu1i34DFOWOzqxL4HhJqsjhvQK6sE/mFLC1lRcG1WnMoVbh29URyW
BWmP9AmZ2X0Hrf2qjiZQYv9WGSPMAZFE3DEHqdcoZr7+L/LsUDUfieIJV2kucO2AomuVHHrXei6H
mLhazgtN4mJGdomz42JlcvMMvyLtgjgG+WCQ+rmz1t3KB4ohvaDBgqxBXY/V0xYMxSlV/qJzsMNp
m8smnp6pdb3g1eas1nHErIeOlCBeZ+OPiAUJLZ4GOlmHHYAur+GByHK3ufKLo+wy87Lq1nfvyGo0
fvgtZFutd1yi3A59GrVc6SgALaNK5J8WmElOKN29cpjBbP5eTck9pvuT4efSmXjiQICBcSd1pS8J
Q3mnDO91FxqJM7z5gGlotwi35b2BzjlevgAT30cClUJSlQfB0z3GKKJA/6S1DwSrXc5zSBdeA5cd
pdBOFMLoGss3O2Z1QVFu2GgAFCK+yTeqy0HJDrw9V3LbElrbnsiihDtA+T5kakbamKLc63eRjLMo
vZHaSf8hXLGBpv7Pffg2/6qCuAyW6MvX2uJmL8wPkCMsSzO1rjJ2y12QNB9+QBYlMKV4fTvAueDY
VriAP7yzD/kBfXoQmeHY4D1DfdUel8mAk6m1nKN3c7ge0UALRuyTzI5K4heNLH9Q3knNh+kNZsFp
/crAxqJnxZgDGoObUciY3aR7ajQiBaVG9QPVIcFe8z6vSnWEFmVhsR+2ezIaOXEizDzNDTm6FIKB
yPcrmJd09JOym6Hc1KOdcgDjQ6QX2KbMZHpgecAjOBWsg++ehagZxnh2tg1dK5EplllOB9KCtrNE
Jhj/DtWWfXY2B5aR+pG7nydy/IhlIsOCR8mg9/LLtGa5CK8145EfUN5XaOKci9OlEWU48ZgugPge
EOVxv2NUiJsA61mJ0X5Ae/sfGNygIYhmtJ5CclmMM1b3ZCHlAY8ydQa6RyfVzkrd3MFVqZtC77N7
OijA3DWcF31wo2aj0r7y6s22KlkvrWeOt9w1SMr6QNtKbeWD78pqSz7bNk7FRkgxft0cNXkIiDuZ
jOjwiG0pPY3KTzD2JSIxfIdQbZp1OMqflpf/J3BD+RRMF33AnFBck7nE0gZ5Fb0NHVOeRkqMi0tz
NWeoxBesIa186f9swiNwjQBN+5BzWNSonTM4SBo99NcBXX9MJFCdT66s78JOP140YZTjJzEooG0X
UCSOP6Q7A3xEjd8l1mwRiNp8hN7gxJfMXkqFvh6BC36gKPlN/rzcCrap3xLxHw14fzDWcIAvxXnh
f6nDmED9XQXLZnvScSCiD5GvcNNWxVwiRqn1hDrPsV0OV2qVAqkG8ENtoUoYJmCeLROgDASvRMe0
NF2yp8gU6WMMSQ7ib6l89pbNiBHWcnesoKKZlTqoFcWevJ5024BAAAr08BTDIIHFbltZVtF7D8yj
HHHafmXI+YMH0hlYuDMmlf7eMP/V9VPCeahfdQvXT5sZJOwZzc3XvC7qAMsNOJYKVosNfonZcej4
r9agjA/yArgeSKPrrucpZ4gdu80LuJ/0B5k7dGqrfglYVLa+lmUINXJSFQZLKtIiLACaQvYHf1NU
1UJ7LJ9asApva+wai4pQH3J2dl9JteE+v5VPmhgvSOvCyhfRmURflyf7lxnAJwtyusVLtMv02yxH
1t4pSvUf/i2oIY3juWiqai0eAS08K4qgWgobLiUHZIcWCylYA+y3Rfny9l1qAlQOCoVjE/DuRvhd
zJZFU6QkO7802uKVFoMdP2v5ulroAZ8Q0UUXpfuz7FE6A3ObnpZfmzwZSQXHYPkKmMMvO29Tus0A
zgh27zGsoLbexyvVPIWHLulrIj/yDCZwF9OZhkeHxcmj+Z/yybgSeKDHS86QKgYC/eOINUy6vlkA
y7KcRI9L8e3GjfSFuyuYvKh3rSxfG4sYKiyHpNLwnkN1N7nIx/jP102BEtA3xGObiDTN0gsyU762
pib/UqdYxCU4couokfbbqpmN/HZWFbTiRbqOmW7OMJhiRcONtHiqgVdo3izrpWSOG1J6UMxy0Hv/
VKm3BI0wK6v2KUEPpuNmX22gTlYHY++xKMISMMVLS3fEZqY+9ltnHOnuqJidzHm+Uh+Ou15YgEk0
FIo/eRqgLp7eOnMT3uwPYmiFnTaUqEjnvevh0IwjnScpFGrVkuoP1jwaSN+GG75g4+2vLcqt2IzC
7N7K/TmE1AKOOAJV7y+9+0NiWU2XltRJDo6QElazilW3fYWz8Mj+AzIp9TbJj7/wP0MGNhoXyrAC
21YSWBo31Zj785TwnC7IqUoZ8/d4OG1mr93Jb+S1e522TWjz0AhFTlCOkSQFNMEkhlONOHVqWx2U
Ok07lozpvw+1ohVuvGkdij+uBKgWrM91WGCDSzWhiNwzW9PFsRbQQ24jJNu2dPE+qVbg3AuQdjtx
VrMapupRR8Lt1PKjDCbE3GbjzjxSZ6HaEBPvjnY0Oh7AAP9s9WlCZwCmyQJ8+e/+mBqK/amXdfgu
RsMl6cagaCJNhkSSoyMq8fYePQSQbNo7z1O3CeD57+Xe0AxCmousqS09NXAdTkFP5r4XPxH9uXrt
YAP4g38Du8nYo3Obdxu1rxd8huts8DAc7POiI6o6Q4Zj37Hu6DSzwvu4lJy4OW6PBs2K0b2uNkZn
ydFnjDds+kjcKoaw1KlfEAAqJ1O5qFDTalzdrZlJqOAY3qya21Tg2BT/LcsS6kkypBZvxlzM/lqd
08YUcDRbCSbKE+bsYrUUFKh8g/H5Y73DRPsCQsXRHMI7lwfojCyjT3LTR710m4W2NmOnp7jsJ7j5
QhJkYuFaSP3L3JCrDw16Z6uSDi7niYrThChFdIRS2GZLAPKqK9FVT4kCJf3gKzNTDgmskq9AQJxm
If79zGKefeTC/9WrkUtPfnOXrtEY+0p/BFAzLx+pldJCmuy3+5KPlChgfCGcut8gbQ2MpVzqNV+4
8nVxbukkgacF1D+Rdu8Kyf1AFZAWU1UCwfo5LWC38+sa0h28dYkR4lD25Hzl40G29XWPF9ZEZU/n
rGKZ4F2mgGbZa7Y8Y9lzIMfQuuyoqND7G2K9ucPcjXd0Q14iweDd3s1A3TbLCAekujcyEMarVNQa
VJz4Fkikx/5klMRAiOY+C8jsbVhHCuddTjK3XCwsEqxmI19TMHQ1fs/j9dzzrXoeNRQAYVA4xfhV
uldKyq1Ix/BbGbEM6F6dBxBM4fDI/fbi3sGyFbEkEDkwzdsqJTcsMK2KaidvbNTP4BUQ5M/XIzWN
a9J5PF9jMdoG8iTrSihvm5MzpezAlFQcgoHiHjrDMoqJwGNDhcYvmQPm3jKKyxnbt3gs/JBOqRsf
nEb/e2Ngy9ad3elNC1Lg13disphsC3/U0PPRVz8MpS28k3IkjP8Objk52YtL70npCEY4Jduqh7xQ
i1SYk2Bjh/sjnTGeB0bV/HDDAOPQhORlnv/6bW0V9rFhg1H2763cVPQyDLSBKt9M68TRVRwkY5Zw
DFGcP5gFfWvinqbMNPj20ogsriQC3OEXL0Fsy4dz/5NsKwhoSwYlENxYCh6+xHH08rBttxuoKluv
eq1aGP41p3ilxybtvOVi5T10BTgktn4ec11yd6FftmmBzt3DzmeLkXi8PfYY96S8ZlIosE/QeXQ9
DPsPaf40s7hl/MTeKNrUiXhTcPlOT4qTBQTjWbQ3goBQ+joYXvqOWwqT7uitG9cTftRHV/xHcbSW
10UEO2MMaoZ3KESsISFLFaxZ7uYcwYAaz+IkmEpIAUNqn+T+FNzYZbtXqs6nE4ZS6IDl4xTc85Ff
rL2eW7O5zJwmD9BDLITFQKASKKhGKCtU4TbfCTe/v/mBEXMSM6Npf/C5lKnemByHuiXaSj6uzYuf
VvqZWm4e3SXffcRczAExJoa31lzdahNu/n80Hl1itatumtre1iR8dRe0Icy1S0WiwI5XhcpTprsa
/v5q3g9usSaGPC6zdZJlGXv+n8VjGLS4jKkPW644VIhWPt27QFkrkY/VBpAmXWwslmJGLjQpAGoJ
1v1iO6UCc0sJonQcGmK4cJanu2KNVGD6H9lI1umx7iGkM8QyzAIVEiz/3HSGB/+81xI76gsI1nAi
1Vtyn5tndTywtjEZlhDZEYN/sxhm+xYLPZrplg8unr7TX5sv0ORZxRUcn/frBC5KMPigD/35R1d4
orqXAjz21MQOAvINGk8zvlr9kJ8+1voaspUoZAq2R9JeaUhdtRU05fLhTlZq2A2ieM3KhjYbbtOr
wRg0eGAXaiOsV0huVcPch0wzYP0br2rTXbTBRUteMPFhPLURv3rlkjKIdQJExsl9kNmjpVNBSs68
uf+lO2NBG4z5za/0IHPYCZJjsD4vLW8eo1wp0WHUFOlMwIZKgPKZfF42uCDghmXtJO+WPU+pZOtB
QdTTFo8adwshpujbee/MkJoTigZlQXx1HL0aPo0yooeOcj1OxlPhDl8Xaw+wtD1P9Fu1vjOg3qA8
RXMxuPumgtccqxo4XMEHV/85f+btTdD+o/VKOmcwX4Lj1HXky1bYCVSuJEQFmM55rsD2lIUN/9hR
aEcpMKJuTHSjuXkWcrQqMQc4omVp7fQV/rcCrs+4uKDyrhBPk212MQJurG666eF2hnKbu00/h9w/
j9aerqwtpPsN/osc2g/AHJJMLs++oDQOKDZb8PtUP1fbRSrmCipMOXHTD90CueizRHwNnHslFpRI
Nkt6VZ2Sz9aBshmZKMU3jUQiuyCYvdF/BbhdeVqvuveKuy+vmABcrzOixggqvliHPYOFXMpWHRvx
29zXlWyc3IHxcMgRwNWLlNfL3IZM2I0e914Q0TLJU+MWqdcaE8WZBOo+9+VLDXBoc52dNay7mSDr
liOTcpY3T55qBIYfUlWxwpE=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 49 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 49 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 256;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 12800;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 126;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 128;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 50;
  attribute READ_MODE : integer;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 50;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_11\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_13\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_14\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_15\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_16\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_19 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_22 : STD_LOGIC;
  signal rdp_inst_n_23 : STD_LOGIC;
  signal rdp_inst_n_24 : STD_LOGIC;
  signal rdp_inst_n_25 : STD_LOGIC;
  signal rdp_inst_n_26 : STD_LOGIC;
  signal rdp_inst_n_27 : STD_LOGIC;
  signal rdp_inst_n_28 : STD_LOGIC;
  signal rdp_inst_n_29 : STD_LOGIC;
  signal rdp_inst_n_30 : STD_LOGIC;
  signal rdp_inst_n_31 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair48";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 9;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 8;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 8;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair47";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 49;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 12800;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair47";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__8\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(8 downto 0) => rd_pntr_wr_cdc_dc(8 downto 0),
      src_clk => rd_clk,
      src_in_bin(8) => rdp_inst_n_24,
      src_in_bin(7) => rdp_inst_n_25,
      src_in_bin(6) => rdp_inst_n_26,
      src_in_bin(5) => rdp_inst_n_27,
      src_in_bin(4) => rdp_inst_n_28,
      src_in_bin(3) => rdp_inst_n_29,
      src_in_bin(2) => rdp_inst_n_30,
      src_in_bin(1) => src_in_bin00_out(1),
      src_in_bin(0) => rdp_inst_n_31
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__9\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(7 downto 0) => rd_pntr_wr_cdc(7 downto 0),
      src_clk => rd_clk,
      src_in_bin(7 downto 0) => rd_pntr_ext(7 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_35
     port map (
      D(7 downto 0) => rd_pntr_wr_cdc(7 downto 0),
      Q(7 downto 0) => wr_pntr_plus1_pf(8 downto 1),
      d_out_int_reg => \gen_cdc_pntr.rpw_gray_reg_n_8\,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7) => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(6) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(5) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(4) => wrpp2_inst_n_3,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(3) => wrpp2_inst_n_4,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2) => wrpp2_inst_n_5,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1) => wrpp2_inst_n_6,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0) => wrpp2_inst_n_7,
      \reg_out_i_reg[7]_0\(7 downto 0) => rd_pntr_wr(7 downto 0),
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_36\
     port map (
      D(8 downto 0) => rd_pntr_wr_cdc_dc(8 downto 0),
      Q(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_37
     port map (
      D(7 downto 0) => wr_pntr_rd_cdc(7 downto 0),
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg\(7 downto 0) => rd_pntr_ext(7 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg_0\(7) => rdpp1_inst_n_0,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(6) => rdpp1_inst_n_1,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(5) => rdpp1_inst_n_2,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(4) => rdpp1_inst_n_3,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_4,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_5,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_6,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_7,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[7]_0\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \reg_out_i_reg[7]_0\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \reg_out_i_reg[7]_0\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \reg_out_i_reg[7]_0\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \reg_out_i_reg[7]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \reg_out_i_reg[7]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \reg_out_i_reg[7]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \reg_out_i_reg[7]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_38\
     port map (
      D(7 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(8 downto 1),
      DI(1) => rdp_inst_n_9,
      DI(0) => \gen_fwft.rdpp1_inst_n_5\,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      S(6) => rdp_inst_n_19,
      S(5) => rdp_inst_n_20,
      S(4) => rdp_inst_n_21,
      S(3) => rdp_inst_n_22,
      S(2) => rdp_inst_n_23,
      S(1) => \gen_fwft.rdpp1_inst_n_3\,
      S(0) => \gen_fwft.rdpp1_inst_n_4\,
      \grdc.rd_data_count_i_reg[7]\(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[7]_0\(5 downto 0) => rd_pntr_ext(6 downto 1),
      \grdc.rd_data_count_i_reg[8]\(0) => rdp_inst_n_10,
      rd_clk => rd_clk,
      \reg_out_i_reg[8]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[8]_1\(8 downto 0) => wr_pntr_rd_cdc_dc(8 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__4\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(8 downto 0) => wr_pntr_rd_cdc_dc(8 downto 0),
      src_clk => wr_clk,
      src_in_bin(8 downto 0) => wr_pntr_ext(8 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__8\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(7 downto 0) => wr_pntr_rd_cdc(7 downto 0),
      src_clk => wr_clk,
      src_in_bin(7 downto 0) => wr_pntr_ext(7 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_39
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_5\,
      Q(1 downto 0) => count_value_i(1 downto 0),
      S(1) => \gen_fwft.rdpp1_inst_n_3\,
      S(0) => \gen_fwft.rdpp1_inst_n_4\,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \grdc.rd_data_count_i_reg[7]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      \grdc.rd_data_count_i_reg[7]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      \grdc.rd_data_count_i_reg[7]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(1)
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_cdc_pntr.rpw_gray_reg_n_8\,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => diff_pntr_pf_q(3),
      I1 => diff_pntr_pf_q(2),
      I2 => diff_pntr_pf_q(6),
      I3 => diff_pntr_pf_q(7),
      I4 => diff_pntr_pf_q(4),
      I5 => diff_pntr_pf_q(5),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(7 downto 0) => wr_pntr_ext(7 downto 0),
      addrb(7 downto 0) => rd_pntr_ext(7 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(49 downto 0) => din(49 downto 0),
      dinb(49 downto 0) => B"00000000000000000000000000000000000000000000000000",
      douta(49 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(49 downto 0),
      doutb(49 downto 0) => dout(49 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(5),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(6),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(7),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(6),
      Q => wr_data_count(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(7),
      Q => wr_data_count(6),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(8),
      Q => wr_data_count(7),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_40\
     port map (
      D(7 downto 0) => diff_pntr_pe(7 downto 0),
      DI(0) => rdp_inst_n_9,
      Q(7 downto 0) => rd_pntr_ext(7 downto 0),
      S(4) => rdp_inst_n_19,
      S(3) => rdp_inst_n_20,
      S(2) => rdp_inst_n_21,
      S(1) => rdp_inst_n_22,
      S(0) => rdp_inst_n_23,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_10,
      \count_value_i_reg[8]_0\ => \^rd_rst_busy\,
      enb => rdp_inst_n_8,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \grdc.rd_data_count_i_reg[7]\(1 downto 0) => count_value_i(1 downto 0),
      \grdc.rd_data_count_i_reg[8]\(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      \grdc.rd_data_count_i_reg[8]\(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      \grdc.rd_data_count_i_reg[8]\(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      \grdc.rd_data_count_i_reg[8]\(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      \grdc.rd_data_count_i_reg[8]\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      \grdc.rd_data_count_i_reg[8]\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      \grdc.rd_data_count_i_reg[8]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      \grdc.rd_data_count_i_reg[8]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(7) => rdp_inst_n_24,
      src_in_bin(6) => rdp_inst_n_25,
      src_in_bin(5) => rdp_inst_n_26,
      src_in_bin(4) => rdp_inst_n_27,
      src_in_bin(3) => rdp_inst_n_28,
      src_in_bin(2) => rdp_inst_n_29,
      src_in_bin(1) => rdp_inst_n_30,
      src_in_bin(0) => rdp_inst_n_31
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_41\
     port map (
      E(0) => rdp_inst_n_8,
      Q(7) => rdpp1_inst_n_0,
      Q(6) => rdpp1_inst_n_1,
      Q(5) => rdpp1_inst_n_2,
      Q(4) => rdpp1_inst_n_3,
      Q(3) => rdpp1_inst_n_4,
      Q(2) => rdpp1_inst_n_5,
      Q(1) => rdpp1_inst_n_6,
      Q(0) => rdpp1_inst_n_7,
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_42
     port map (
      Q(0) => diff_pntr_pf_q(8),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_43\
     port map (
      D(7 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(8 downto 1),
      Q(8 downto 0) => wr_pntr_ext(8 downto 0),
      \count_value_i_reg[6]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[8]\(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[8]\(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[8]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[8]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[8]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[8]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[8]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      \gwdc.wr_data_count_i_reg[8]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      \gwdc.wr_data_count_i_reg[8]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_44\
     port map (
      D(6 downto 0) => diff_pntr_pf_q0(8 downto 2),
      Q(7 downto 0) => wr_pntr_plus1_pf(8 downto 1),
      \count_value_i_reg[6]_0\ => \^full\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(7 downto 0) => rd_pntr_wr(7 downto 0),
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_45\
     port map (
      Q(7) => wrpp2_inst_n_0,
      Q(6) => wrpp2_inst_n_1,
      Q(5) => wrpp2_inst_n_2,
      Q(4) => wrpp2_inst_n_3,
      Q(3) => wrpp2_inst_n_4,
      Q(2) => wrpp2_inst_n_5,
      Q(1) => wrpp2_inst_n_6,
      Q(0) => wrpp2_inst_n_7,
      \count_value_i_reg[6]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__2\
     port map (
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[7]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0) => \grdc.rd_data_count_i0\,
      \guf.underflow_i_reg\ => \^empty\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 512;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 19456;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 507;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 382;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 507;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 384;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 38;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 38;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 37 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_11\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_13\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_14\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_15\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_16\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_31 : STD_LOGIC;
  signal rdp_inst_n_32 : STD_LOGIC;
  signal rdp_inst_n_33 : STD_LOGIC;
  signal rdp_inst_n_34 : STD_LOGIC;
  signal rdp_inst_n_35 : STD_LOGIC;
  signal rdp_inst_n_36 : STD_LOGIC;
  signal rdp_inst_n_37 : STD_LOGIC;
  signal rdp_inst_n_38 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrpp2_inst_n_8 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair203";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 10;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 10;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair202";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 19456;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 40;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 40;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair202";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(37 downto 1) <= \^dout\(37 downto 1);
  dout(0) <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69A1"
    )
        port map (
      I0 => ram_empty_i,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3__2\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(9 downto 0) => rd_pntr_wr_cdc_dc(9 downto 0),
      src_clk => rd_clk,
      src_in_bin(9 downto 0) => src_in_bin00_out(9 downto 0)
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__10\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(8 downto 0) => rd_pntr_wr_cdc(8 downto 0),
      src_clk => rd_clk,
      src_in_bin(8 downto 0) => rd_pntr_ext(8 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\
     port map (
      D(8 downto 0) => rd_pntr_wr_cdc(8 downto 0),
      Q(8 downto 0) => rd_pntr_wr(8 downto 0),
      clr_full => clr_full,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(8) => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(7) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(6) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(5) => wrpp2_inst_n_3,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(4) => wrpp2_inst_n_4,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(3) => wrpp2_inst_n_5,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(2) => wrpp2_inst_n_6,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(1) => wrpp2_inst_n_7,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(0) => wrpp2_inst_n_8,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(8 downto 0) => wr_pntr_plus1_pf(9 downto 1),
      \reg_out_i_reg[0]_0\ => \gen_cdc_pntr.rpw_gray_reg_n_9\,
      wr_clk => wr_clk,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1\
     port map (
      D(9 downto 0) => rd_pntr_wr_cdc_dc(9 downto 0),
      Q(9) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_9\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_0\
     port map (
      D(8 downto 0) => diff_pntr_pe(8 downto 0),
      DI(0) => p_1_in,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      S(7) => rdp_inst_n_31,
      S(6) => rdp_inst_n_32,
      S(5) => rdp_inst_n_33,
      S(4) => rdp_inst_n_34,
      S(3) => rdp_inst_n_35,
      S(2) => rdp_inst_n_36,
      S(1) => rdp_inst_n_37,
      S(0) => rdp_inst_n_38,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(0) => rd_pntr_ext(8),
      rd_clk => rd_clk,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[8]_0\(8 downto 0) => wr_pntr_rd_cdc(8 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_1\
     port map (
      D(9 downto 0) => wr_pntr_rd_cdc_dc(9 downto 0),
      DI(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      DI(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      DI(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      DI(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      DI(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      DI(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      S(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      \grdc.rd_data_count_i_reg[7]\(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[9]\(8) => rdp_inst_n_0,
      \grdc.rd_data_count_i_reg[9]\(7 downto 0) => rd_pntr_ext(8 downto 1),
      rd_clk => rd_clk,
      \reg_out_i_reg[7]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      \reg_out_i_reg[9]_0\ => \^rd_rst_busy\
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(9 downto 0) => wr_pntr_rd_cdc_dc(9 downto 0),
      src_clk => wr_clk,
      src_in_bin(9 downto 0) => wr_pntr_ext(9 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__9\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(8 downto 0) => wr_pntr_rd_cdc(8 downto 0),
      src_clk => wr_clk,
      src_in_bin(8 downto 0) => wr_pntr_ext(8 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0CC"
    )
        port map (
      I0 => rd_en,
      I1 => \^empty\,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn
     port map (
      DI(1) => \gen_fwft.rdpp1_inst_n_3\,
      DI(0) => \gen_fwft.rdpp1_inst_n_4\,
      Q(1 downto 0) => count_value_i(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \src_gray_ff_reg[0]\(0) => rd_pntr_ext(0),
      src_in_bin(0) => src_in_bin00_out(0)
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_cdc_pntr.rpw_gray_reg_n_9\,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => p_1_in
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(8),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => diff_pntr_pf_q(3),
      I1 => diff_pntr_pf_q(2),
      I2 => diff_pntr_pf_q(6),
      I3 => diff_pntr_pf_q(7),
      I4 => diff_pntr_pf_q(4),
      I5 => diff_pntr_pf_q(5),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\
     port map (
      addra(8 downto 0) => wr_pntr_ext(8 downto 0),
      addrb(8 downto 0) => rd_pntr_ext(8 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(37 downto 1) => din(37 downto 1),
      dina(0) => '0',
      dinb(37 downto 0) => B"00000000000000000000000000000000000000",
      douta(37 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(37 downto 0),
      doutb(37 downto 1) => \^dout\(37 downto 1),
      doutb(0) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(0),
      ena => '0',
      enb => ram_rd_en_i,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => wr_pntr_plus1_pf_carry,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(5),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(6),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(7),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(9),
      Q => rd_data_count(8),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(6),
      Q => wr_data_count(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(7),
      Q => wr_data_count(6),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(8),
      Q => wr_data_count(7),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(9),
      Q => wr_data_count(8),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\
     port map (
      D(8 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(9 downto 1),
      DI(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      DI(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      DI(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      DI(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      DI(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      DI(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      DI(1) => \gen_fwft.rdpp1_inst_n_3\,
      DI(0) => \gen_fwft.rdpp1_inst_n_4\,
      Q(9) => rdp_inst_n_0,
      Q(8 downto 0) => rd_pntr_ext(8 downto 0),
      S(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_0\ => rdp_inst_n_21,
      \count_value_i_reg[7]_0\(7) => rdp_inst_n_31,
      \count_value_i_reg[7]_0\(6) => rdp_inst_n_32,
      \count_value_i_reg[7]_0\(5) => rdp_inst_n_33,
      \count_value_i_reg[7]_0\(4) => rdp_inst_n_34,
      \count_value_i_reg[7]_0\(3) => rdp_inst_n_35,
      \count_value_i_reg[7]_0\(2) => rdp_inst_n_36,
      \count_value_i_reg[7]_0\(1) => rdp_inst_n_37,
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_38,
      \count_value_i_reg[9]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.ram_empty_i_reg\(8) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      \gen_pf_ic_rc.ram_empty_i_reg\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \gen_pf_ic_rc.ram_empty_i_reg\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.ram_empty_i_reg\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.ram_empty_i_reg\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.ram_empty_i_reg\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.ram_empty_i_reg\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \grdc.rd_data_count_i_reg[7]\(1 downto 0) => count_value_i(1 downto 0),
      \grdc.rd_data_count_i_reg[9]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      \grdc.rd_data_count_i_reg[9]_0\(8) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      \grdc.rd_data_count_i_reg[9]_0\(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      \grdc.rd_data_count_i_reg[9]_0\(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      \grdc.rd_data_count_i_reg[9]_0\(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      \grdc.rd_data_count_i_reg[9]_0\(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      \grdc.rd_data_count_i_reg[9]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      \grdc.rd_data_count_i_reg[9]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      \grdc.rd_data_count_i_reg[9]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      \grdc.rd_data_count_i_reg[9]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      ram_empty_i => ram_empty_i,
      ram_rd_en_i => ram_rd_en_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[7]\ => rdp_inst_n_11,
      src_in_bin(8 downto 0) => src_in_bin00_out(9 downto 1)
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\
     port map (
      E(0) => ram_rd_en_i,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.ram_empty_i_reg\ => rdp_inst_n_21,
      \gen_pf_ic_rc.ram_empty_i_reg_0\ => rdp_inst_n_11,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(8) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
     port map (
      Q(1 downto 0) => diff_pntr_pf_q(9 downto 8),
      clr_full => clr_full,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_2\
     port map (
      D(8 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(9 downto 1),
      Q(9 downto 0) => wr_pntr_ext(9 downto 0),
      \count_value_i_reg[5]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[9]\(9) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[9]\(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[9]\(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[9]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[9]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[9]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[9]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      \gwdc.wr_data_count_i_reg[9]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      \gwdc.wr_data_count_i_reg[9]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      \gwdc.wr_data_count_i_reg[9]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_9\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_3\
     port map (
      D(7 downto 0) => diff_pntr_pf_q0(9 downto 2),
      Q(8 downto 0) => wr_pntr_plus1_pf(9 downto 1),
      \count_value_i_reg[5]_0\ => \^full\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(8 downto 0) => rd_pntr_wr(8 downto 0),
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\
     port map (
      Q(8) => wrpp2_inst_n_0,
      Q(7) => wrpp2_inst_n_1,
      Q(6) => wrpp2_inst_n_2,
      Q(5) => wrpp2_inst_n_3,
      Q(4) => wrpp2_inst_n_4,
      Q(3) => wrpp2_inst_n_5,
      Q(2) => wrpp2_inst_n_6,
      Q(1) => wrpp2_inst_n_7,
      Q(0) => wrpp2_inst_n_8,
      \count_value_i_reg[5]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__3\
     port map (
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\(0) => \grdc.rd_data_count_i0\,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[8]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \guf.underflow_i_reg\ => \^empty\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 512;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 21504;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 507;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 382;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 507;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 384;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 10;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 42;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 42;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 10;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_11\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_13\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_14\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_15\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_16\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_31 : STD_LOGIC;
  signal rdp_inst_n_32 : STD_LOGIC;
  signal rdp_inst_n_33 : STD_LOGIC;
  signal rdp_inst_n_34 : STD_LOGIC;
  signal rdp_inst_n_35 : STD_LOGIC;
  signal rdp_inst_n_36 : STD_LOGIC;
  signal rdp_inst_n_37 : STD_LOGIC;
  signal rdp_inst_n_38 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrpp2_inst_n_8 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair159";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 10;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 10;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair158";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 41;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 21504;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 512;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 42;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 44;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair158";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69A1"
    )
        port map (
      I0 => ram_empty_i,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(9 downto 0) => rd_pntr_wr_cdc_dc(9 downto 0),
      src_clk => rd_clk,
      src_in_bin(9 downto 0) => src_in_bin00_out(9 downto 0)
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__12\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(8 downto 0) => rd_pntr_wr_cdc(8 downto 0),
      src_clk => rd_clk,
      src_in_bin(8 downto 0) => rd_pntr_ext(8 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_4\
     port map (
      D(8 downto 0) => rd_pntr_wr_cdc(8 downto 0),
      Q(8 downto 0) => rd_pntr_wr(8 downto 0),
      clr_full => clr_full,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(8) => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(7) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(6) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(5) => wrpp2_inst_n_3,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(4) => wrpp2_inst_n_4,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(3) => wrpp2_inst_n_5,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(2) => wrpp2_inst_n_6,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(1) => wrpp2_inst_n_7,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_0\(0) => wrpp2_inst_n_8,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(8 downto 0) => wr_pntr_plus1_pf(9 downto 1),
      \reg_out_i_reg[0]_0\ => \gen_cdc_pntr.rpw_gray_reg_n_9\,
      wr_clk => wr_clk,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_5\
     port map (
      D(9 downto 0) => rd_pntr_wr_cdc_dc(9 downto 0),
      Q(9) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_9\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_6\
     port map (
      D(8 downto 0) => diff_pntr_pe(8 downto 0),
      DI(0) => p_1_in,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      S(7) => rdp_inst_n_31,
      S(6) => rdp_inst_n_32,
      S(5) => rdp_inst_n_33,
      S(4) => rdp_inst_n_34,
      S(3) => rdp_inst_n_35,
      S(2) => rdp_inst_n_36,
      S(1) => rdp_inst_n_37,
      S(0) => rdp_inst_n_38,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\(0) => rd_pntr_ext(8),
      rd_clk => rd_clk,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[8]_0\(8 downto 0) => wr_pntr_rd_cdc(8 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized1_7\
     port map (
      D(9 downto 0) => wr_pntr_rd_cdc_dc(9 downto 0),
      DI(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      DI(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      DI(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      DI(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      DI(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      DI(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      S(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      \grdc.rd_data_count_i_reg[7]\(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[9]\(8) => rdp_inst_n_0,
      \grdc.rd_data_count_i_reg[9]\(7 downto 0) => rd_pntr_ext(8 downto 1),
      rd_clk => rd_clk,
      \reg_out_i_reg[7]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      \reg_out_i_reg[9]_0\ => \^rd_rst_busy\
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(9 downto 0) => wr_pntr_rd_cdc_dc(9 downto 0),
      src_clk => wr_clk,
      src_in_bin(9 downto 0) => wr_pntr_ext(9 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__11\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(8 downto 0) => wr_pntr_rd_cdc(8 downto 0),
      src_clk => wr_clk,
      src_in_bin(8 downto 0) => wr_pntr_ext(8 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0CC"
    )
        port map (
      I0 => rd_en,
      I1 => \^empty\,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_8
     port map (
      DI(1) => \gen_fwft.rdpp1_inst_n_3\,
      DI(0) => \gen_fwft.rdpp1_inst_n_4\,
      Q(1 downto 0) => count_value_i(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \src_gray_ff_reg[0]\(0) => rd_pntr_ext(0),
      src_in_bin(0) => src_in_bin00_out(0)
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_cdc_pntr.rpw_gray_reg_n_9\,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => p_1_in
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(8),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => diff_pntr_pf_q(3),
      I1 => diff_pntr_pf_q(2),
      I2 => diff_pntr_pf_q(6),
      I3 => diff_pntr_pf_q(7),
      I4 => diff_pntr_pf_q(4),
      I5 => diff_pntr_pf_q(5),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\
     port map (
      addra(8 downto 0) => wr_pntr_ext(8 downto 0),
      addrb(8 downto 0) => rd_pntr_ext(8 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(41 downto 0) => din(41 downto 0),
      dinb(41 downto 0) => B"000000000000000000000000000000000000000000",
      douta(41 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(41 downto 0),
      doutb(41 downto 0) => dout(41 downto 0),
      ena => '0',
      enb => ram_rd_en_i,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => wr_pntr_plus1_pf_carry,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(5),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(6),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(7),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(9),
      Q => rd_data_count(8),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(6),
      Q => wr_data_count(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(7),
      Q => wr_data_count(6),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(8),
      Q => wr_data_count(7),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(9),
      Q => wr_data_count(8),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_9\
     port map (
      D(8 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(9 downto 1),
      DI(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      DI(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      DI(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      DI(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      DI(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      DI(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      DI(1) => \gen_fwft.rdpp1_inst_n_3\,
      DI(0) => \gen_fwft.rdpp1_inst_n_4\,
      Q(9) => rdp_inst_n_0,
      Q(8 downto 0) => rd_pntr_ext(8 downto 0),
      S(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_0\ => rdp_inst_n_21,
      \count_value_i_reg[7]_0\(7) => rdp_inst_n_31,
      \count_value_i_reg[7]_0\(6) => rdp_inst_n_32,
      \count_value_i_reg[7]_0\(5) => rdp_inst_n_33,
      \count_value_i_reg[7]_0\(4) => rdp_inst_n_34,
      \count_value_i_reg[7]_0\(3) => rdp_inst_n_35,
      \count_value_i_reg[7]_0\(2) => rdp_inst_n_36,
      \count_value_i_reg[7]_0\(1) => rdp_inst_n_37,
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_38,
      \count_value_i_reg[9]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.ram_empty_i_reg\(8) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      \gen_pf_ic_rc.ram_empty_i_reg\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \gen_pf_ic_rc.ram_empty_i_reg\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.ram_empty_i_reg\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.ram_empty_i_reg\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.ram_empty_i_reg\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.ram_empty_i_reg\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \grdc.rd_data_count_i_reg[7]\(1 downto 0) => count_value_i(1 downto 0),
      \grdc.rd_data_count_i_reg[9]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      \grdc.rd_data_count_i_reg[9]_0\(8) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      \grdc.rd_data_count_i_reg[9]_0\(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      \grdc.rd_data_count_i_reg[9]_0\(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      \grdc.rd_data_count_i_reg[9]_0\(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      \grdc.rd_data_count_i_reg[9]_0\(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      \grdc.rd_data_count_i_reg[9]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      \grdc.rd_data_count_i_reg[9]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      \grdc.rd_data_count_i_reg[9]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      \grdc.rd_data_count_i_reg[9]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      ram_empty_i => ram_empty_i,
      ram_rd_en_i => ram_rd_en_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[7]\ => rdp_inst_n_11,
      src_in_bin(8 downto 0) => src_in_bin00_out(9 downto 1)
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_10\
     port map (
      E(0) => ram_rd_en_i,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.ram_empty_i_reg\ => rdp_inst_n_21,
      \gen_pf_ic_rc.ram_empty_i_reg_0\ => rdp_inst_n_11,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(8) => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_11
     port map (
      Q(1 downto 0) => diff_pntr_pf_q(9 downto 8),
      clr_full => clr_full,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_12\
     port map (
      D(8 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(9 downto 1),
      Q(9 downto 0) => wr_pntr_ext(9 downto 0),
      \count_value_i_reg[5]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[9]\(9) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[9]\(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[9]\(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[9]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[9]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[9]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[9]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      \gwdc.wr_data_count_i_reg[9]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      \gwdc.wr_data_count_i_reg[9]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      \gwdc.wr_data_count_i_reg[9]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_9\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_13\
     port map (
      D(7 downto 0) => diff_pntr_pf_q0(9 downto 2),
      Q(8 downto 0) => wr_pntr_plus1_pf(9 downto 1),
      \count_value_i_reg[5]_0\ => \^full\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\(8 downto 0) => rd_pntr_wr(8 downto 0),
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5_14\
     port map (
      Q(8) => wrpp2_inst_n_0,
      Q(7) => wrpp2_inst_n_1,
      Q(6) => wrpp2_inst_n_2,
      Q(5) => wrpp2_inst_n_3,
      Q(4) => wrpp2_inst_n_4,
      Q(3) => wrpp2_inst_n_5,
      Q(2) => wrpp2_inst_n_6,
      Q(1) => wrpp2_inst_n_7,
      Q(0) => wrpp2_inst_n_8,
      \count_value_i_reg[5]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__4\
     port map (
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\(0) => \grdc.rd_data_count_i0\,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[8]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \guf.underflow_i_reg\ => \^empty\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 256;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 2048;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 126;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 128;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 3;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_11\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_13\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_14\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_15\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_16\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_19 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_22 : STD_LOGIC;
  signal rdp_inst_n_23 : STD_LOGIC;
  signal rdp_inst_n_24 : STD_LOGIC;
  signal rdp_inst_n_25 : STD_LOGIC;
  signal rdp_inst_n_26 : STD_LOGIC;
  signal rdp_inst_n_27 : STD_LOGIC;
  signal rdp_inst_n_28 : STD_LOGIC;
  signal rdp_inst_n_29 : STD_LOGIC;
  signal rdp_inst_n_30 : STD_LOGIC;
  signal rdp_inst_n_31 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair115";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 9;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 8;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 8;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair114";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair114";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(8 downto 0) => rd_pntr_wr_cdc_dc(8 downto 0),
      src_clk => rd_clk,
      src_in_bin(8) => rdp_inst_n_24,
      src_in_bin(7) => rdp_inst_n_25,
      src_in_bin(6) => rdp_inst_n_26,
      src_in_bin(5) => rdp_inst_n_27,
      src_in_bin(4) => rdp_inst_n_28,
      src_in_bin(3) => rdp_inst_n_29,
      src_in_bin(2) => rdp_inst_n_30,
      src_in_bin(1) => src_in_bin00_out(1),
      src_in_bin(0) => rdp_inst_n_31
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(7 downto 0) => rd_pntr_wr_cdc(7 downto 0),
      src_clk => rd_clk,
      src_in_bin(7 downto 0) => rd_pntr_ext(7 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec
     port map (
      D(7 downto 0) => rd_pntr_wr_cdc(7 downto 0),
      Q(7 downto 0) => wr_pntr_plus1_pf(8 downto 1),
      d_out_int_reg => \gen_cdc_pntr.rpw_gray_reg_n_8\,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7) => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(6) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(5) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(4) => wrpp2_inst_n_3,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(3) => wrpp2_inst_n_4,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2) => wrpp2_inst_n_5,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1) => wrpp2_inst_n_6,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0) => wrpp2_inst_n_7,
      \reg_out_i_reg[7]_0\(7 downto 0) => rd_pntr_wr(7 downto 0),
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_16\
     port map (
      D(8 downto 0) => rd_pntr_wr_cdc_dc(8 downto 0),
      Q(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_17
     port map (
      D(7 downto 0) => wr_pntr_rd_cdc(7 downto 0),
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg\(7 downto 0) => rd_pntr_ext(7 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg_0\(7) => rdpp1_inst_n_0,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(6) => rdpp1_inst_n_1,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(5) => rdpp1_inst_n_2,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(4) => rdpp1_inst_n_3,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_4,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_5,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_6,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_7,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[7]_0\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \reg_out_i_reg[7]_0\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \reg_out_i_reg[7]_0\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \reg_out_i_reg[7]_0\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \reg_out_i_reg[7]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \reg_out_i_reg[7]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \reg_out_i_reg[7]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \reg_out_i_reg[7]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_18\
     port map (
      D(7 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(8 downto 1),
      DI(1) => rdp_inst_n_9,
      DI(0) => \gen_fwft.rdpp1_inst_n_5\,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      S(6) => rdp_inst_n_19,
      S(5) => rdp_inst_n_20,
      S(4) => rdp_inst_n_21,
      S(3) => rdp_inst_n_22,
      S(2) => rdp_inst_n_23,
      S(1) => \gen_fwft.rdpp1_inst_n_3\,
      S(0) => \gen_fwft.rdpp1_inst_n_4\,
      \grdc.rd_data_count_i_reg[7]\(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[7]_0\(5 downto 0) => rd_pntr_ext(6 downto 1),
      \grdc.rd_data_count_i_reg[8]\(0) => rdp_inst_n_10,
      rd_clk => rd_clk,
      \reg_out_i_reg[8]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[8]_1\(8 downto 0) => wr_pntr_rd_cdc_dc(8 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(8 downto 0) => wr_pntr_rd_cdc_dc(8 downto 0),
      src_clk => wr_clk,
      src_in_bin(8 downto 0) => wr_pntr_ext(8 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__10\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(7 downto 0) => wr_pntr_rd_cdc(7 downto 0),
      src_clk => wr_clk,
      src_in_bin(7 downto 0) => wr_pntr_ext(7 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_19
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_5\,
      Q(1 downto 0) => count_value_i(1 downto 0),
      S(1) => \gen_fwft.rdpp1_inst_n_3\,
      S(0) => \gen_fwft.rdpp1_inst_n_4\,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \grdc.rd_data_count_i_reg[7]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      \grdc.rd_data_count_i_reg[7]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      \grdc.rd_data_count_i_reg[7]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(1)
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_cdc_pntr.rpw_gray_reg_n_8\,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => diff_pntr_pf_q(3),
      I1 => diff_pntr_pf_q(2),
      I2 => diff_pntr_pf_q(6),
      I3 => diff_pntr_pf_q(7),
      I4 => diff_pntr_pf_q(4),
      I5 => diff_pntr_pf_q(5),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\
     port map (
      addra(7 downto 0) => wr_pntr_ext(7 downto 0),
      addrb(7 downto 0) => rd_pntr_ext(7 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(7 downto 0) => din(7 downto 0),
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(7 downto 0),
      doutb(7 downto 0) => dout(7 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(5),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(6),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(7),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(6),
      Q => wr_data_count(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(7),
      Q => wr_data_count(6),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(8),
      Q => wr_data_count(7),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\
     port map (
      D(7 downto 0) => diff_pntr_pe(7 downto 0),
      DI(0) => rdp_inst_n_9,
      Q(7 downto 0) => rd_pntr_ext(7 downto 0),
      S(4) => rdp_inst_n_19,
      S(3) => rdp_inst_n_20,
      S(2) => rdp_inst_n_21,
      S(1) => rdp_inst_n_22,
      S(0) => rdp_inst_n_23,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_10,
      \count_value_i_reg[8]_0\ => \^rd_rst_busy\,
      enb => rdp_inst_n_8,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \grdc.rd_data_count_i_reg[7]\(1 downto 0) => count_value_i(1 downto 0),
      \grdc.rd_data_count_i_reg[8]\(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      \grdc.rd_data_count_i_reg[8]\(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      \grdc.rd_data_count_i_reg[8]\(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      \grdc.rd_data_count_i_reg[8]\(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      \grdc.rd_data_count_i_reg[8]\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      \grdc.rd_data_count_i_reg[8]\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      \grdc.rd_data_count_i_reg[8]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      \grdc.rd_data_count_i_reg[8]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(7) => rdp_inst_n_24,
      src_in_bin(6) => rdp_inst_n_25,
      src_in_bin(5) => rdp_inst_n_26,
      src_in_bin(4) => rdp_inst_n_27,
      src_in_bin(3) => rdp_inst_n_28,
      src_in_bin(2) => rdp_inst_n_29,
      src_in_bin(1) => rdp_inst_n_30,
      src_in_bin(0) => rdp_inst_n_31
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\
     port map (
      E(0) => rdp_inst_n_8,
      Q(7) => rdpp1_inst_n_0,
      Q(6) => rdpp1_inst_n_1,
      Q(5) => rdpp1_inst_n_2,
      Q(4) => rdpp1_inst_n_3,
      Q(3) => rdpp1_inst_n_4,
      Q(2) => rdpp1_inst_n_5,
      Q(1) => rdpp1_inst_n_6,
      Q(0) => rdpp1_inst_n_7,
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_20
     port map (
      Q(0) => diff_pntr_pf_q(8),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_21\
     port map (
      D(7 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(8 downto 1),
      Q(8 downto 0) => wr_pntr_ext(8 downto 0),
      \count_value_i_reg[6]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[8]\(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[8]\(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[8]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[8]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[8]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[8]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[8]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      \gwdc.wr_data_count_i_reg[8]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      \gwdc.wr_data_count_i_reg[8]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_22\
     port map (
      D(6 downto 0) => diff_pntr_pf_q0(8 downto 2),
      Q(7 downto 0) => wr_pntr_plus1_pf(8 downto 1),
      \count_value_i_reg[6]_0\ => \^full\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(7 downto 0) => rd_pntr_wr(7 downto 0),
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\
     port map (
      Q(7) => wrpp2_inst_n_0,
      Q(6) => wrpp2_inst_n_1,
      Q(5) => wrpp2_inst_n_2,
      Q(4) => wrpp2_inst_n_3,
      Q(3) => wrpp2_inst_n_4,
      Q(2) => wrpp2_inst_n_5,
      Q(1) => wrpp2_inst_n_6,
      Q(0) => wrpp2_inst_n_7,
      \count_value_i_reg[6]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
     port map (
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[7]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0) => \grdc.rd_data_count_i0\,
      \guf.underflow_i_reg\ => \^empty\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 49 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 49 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 256;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 12800;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 126;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 128;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 50;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 50;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_11\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_13\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_14\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_15\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_16\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_5\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_19 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_22 : STD_LOGIC;
  signal rdp_inst_n_23 : STD_LOGIC;
  signal rdp_inst_n_24 : STD_LOGIC;
  signal rdp_inst_n_25 : STD_LOGIC;
  signal rdp_inst_n_26 : STD_LOGIC;
  signal rdp_inst_n_27 : STD_LOGIC;
  signal rdp_inst_n_28 : STD_LOGIC;
  signal rdp_inst_n_29 : STD_LOGIC;
  signal rdp_inst_n_30 : STD_LOGIC;
  signal rdp_inst_n_31 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 49 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair82";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 9;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 8;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 9;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 8;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair81";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 49;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 12800;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 256;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 8;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 50;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair81";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__7\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(8 downto 0) => rd_pntr_wr_cdc_dc(8 downto 0),
      src_clk => rd_clk,
      src_in_bin(8) => rdp_inst_n_24,
      src_in_bin(7) => rdp_inst_n_25,
      src_in_bin(6) => rdp_inst_n_26,
      src_in_bin(5) => rdp_inst_n_27,
      src_in_bin(4) => rdp_inst_n_28,
      src_in_bin(3) => rdp_inst_n_29,
      src_in_bin(2) => rdp_inst_n_30,
      src_in_bin(1) => src_in_bin00_out(1),
      src_in_bin(0) => rdp_inst_n_31
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__7\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(7 downto 0) => rd_pntr_wr_cdc(7 downto 0),
      src_clk => rd_clk,
      src_in_bin(7 downto 0) => rd_pntr_ext(7 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_23
     port map (
      D(7 downto 0) => rd_pntr_wr_cdc(7 downto 0),
      Q(7 downto 0) => wr_pntr_plus1_pf(8 downto 1),
      d_out_int_reg => \gen_cdc_pntr.rpw_gray_reg_n_8\,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(7) => wrpp2_inst_n_0,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(6) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(5) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(4) => wrpp2_inst_n_3,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(3) => wrpp2_inst_n_4,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(2) => wrpp2_inst_n_5,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(1) => wrpp2_inst_n_6,
      \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\(0) => wrpp2_inst_n_7,
      \reg_out_i_reg[7]_0\(7 downto 0) => rd_pntr_wr(7 downto 0),
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_24\
     port map (
      D(8 downto 0) => rd_pntr_wr_cdc_dc(8 downto 0),
      Q(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_25
     port map (
      D(7 downto 0) => wr_pntr_rd_cdc(7 downto 0),
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg\(7 downto 0) => rd_pntr_ext(7 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg_0\(7) => rdpp1_inst_n_0,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(6) => rdpp1_inst_n_1,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(5) => rdpp1_inst_n_2,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(4) => rdpp1_inst_n_3,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_4,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_5,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_6,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_7,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[7]_0\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \reg_out_i_reg[7]_0\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \reg_out_i_reg[7]_0\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \reg_out_i_reg[7]_0\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \reg_out_i_reg[7]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \reg_out_i_reg[7]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \reg_out_i_reg[7]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \reg_out_i_reg[7]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_26\
     port map (
      D(7 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(8 downto 1),
      DI(1) => rdp_inst_n_9,
      DI(0) => \gen_fwft.rdpp1_inst_n_5\,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      S(6) => rdp_inst_n_19,
      S(5) => rdp_inst_n_20,
      S(4) => rdp_inst_n_21,
      S(3) => rdp_inst_n_22,
      S(2) => rdp_inst_n_23,
      S(1) => \gen_fwft.rdpp1_inst_n_3\,
      S(0) => \gen_fwft.rdpp1_inst_n_4\,
      \grdc.rd_data_count_i_reg[7]\(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[7]_0\(5 downto 0) => rd_pntr_ext(6 downto 1),
      \grdc.rd_data_count_i_reg[8]\(0) => rdp_inst_n_10,
      rd_clk => rd_clk,
      \reg_out_i_reg[8]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[8]_1\(8 downto 0) => wr_pntr_rd_cdc_dc(8 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__3\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(8 downto 0) => wr_pntr_rd_cdc_dc(8 downto 0),
      src_clk => wr_clk,
      src_in_bin(8 downto 0) => wr_pntr_ext(8 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(7 downto 0) => wr_pntr_rd_cdc(7 downto 0),
      src_clk => wr_clk,
      src_in_bin(7 downto 0) => wr_pntr_ext(7 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_27
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_5\,
      Q(1 downto 0) => count_value_i(1 downto 0),
      S(1) => \gen_fwft.rdpp1_inst_n_3\,
      S(0) => \gen_fwft.rdpp1_inst_n_4\,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \grdc.rd_data_count_i_reg[7]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      \grdc.rd_data_count_i_reg[7]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      \grdc.rd_data_count_i_reg[7]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_16\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(1)
    );
\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_cdc_pntr.rpw_gray_reg_n_8\,
      Q => \^full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => diff_pntr_pf_q(3),
      I1 => diff_pntr_pf_q(2),
      I2 => diff_pntr_pf_q(6),
      I3 => diff_pntr_pf_q(7),
      I4 => diff_pntr_pf_q(4),
      I5 => diff_pntr_pf_q(5),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\
     port map (
      addra(7 downto 0) => wr_pntr_ext(7 downto 0),
      addrb(7 downto 0) => rd_pntr_ext(7 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(49 downto 0) => din(49 downto 0),
      dinb(49 downto 0) => B"00000000000000000000000000000000000000000000000000",
      douta(49 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(49 downto 0),
      doutb(49 downto 0) => dout(49 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(5),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(6),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(7),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(6),
      Q => wr_data_count(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(7),
      Q => wr_data_count(6),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(8),
      Q => wr_data_count(7),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_28\
     port map (
      D(7 downto 0) => diff_pntr_pe(7 downto 0),
      DI(0) => rdp_inst_n_9,
      Q(7 downto 0) => rd_pntr_ext(7 downto 0),
      S(4) => rdp_inst_n_19,
      S(3) => rdp_inst_n_20,
      S(2) => rdp_inst_n_21,
      S(1) => rdp_inst_n_22,
      S(0) => rdp_inst_n_23,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_10,
      \count_value_i_reg[8]_0\ => \^rd_rst_busy\,
      enb => rdp_inst_n_8,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(7) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(6) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(5) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(4) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(3) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \grdc.rd_data_count_i_reg[7]\(1 downto 0) => count_value_i(1 downto 0),
      \grdc.rd_data_count_i_reg[8]\(7) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      \grdc.rd_data_count_i_reg[8]\(6) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      \grdc.rd_data_count_i_reg[8]\(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      \grdc.rd_data_count_i_reg[8]\(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_11\,
      \grdc.rd_data_count_i_reg[8]\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_12\,
      \grdc.rd_data_count_i_reg[8]\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_13\,
      \grdc.rd_data_count_i_reg[8]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_14\,
      \grdc.rd_data_count_i_reg[8]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_15\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(7) => rdp_inst_n_24,
      src_in_bin(6) => rdp_inst_n_25,
      src_in_bin(5) => rdp_inst_n_26,
      src_in_bin(4) => rdp_inst_n_27,
      src_in_bin(3) => rdp_inst_n_28,
      src_in_bin(2) => rdp_inst_n_29,
      src_in_bin(1) => rdp_inst_n_30,
      src_in_bin(0) => rdp_inst_n_31
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_29\
     port map (
      E(0) => rdp_inst_n_8,
      Q(7) => rdpp1_inst_n_0,
      Q(6) => rdpp1_inst_n_1,
      Q(5) => rdpp1_inst_n_2,
      Q(4) => rdpp1_inst_n_3,
      Q(3) => rdpp1_inst_n_4,
      Q(2) => rdpp1_inst_n_5,
      Q(1) => rdpp1_inst_n_6,
      Q(0) => rdpp1_inst_n_7,
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_30
     port map (
      Q(0) => diff_pntr_pf_q(8),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_31\
     port map (
      D(7 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(8 downto 1),
      Q(8 downto 0) => wr_pntr_ext(8 downto 0),
      \count_value_i_reg[6]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[8]\(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[8]\(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[8]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[8]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[8]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[8]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[8]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      \gwdc.wr_data_count_i_reg[8]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      \gwdc.wr_data_count_i_reg[8]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_32\
     port map (
      D(6 downto 0) => diff_pntr_pf_q0(8 downto 2),
      Q(7 downto 0) => wr_pntr_plus1_pf(8 downto 1),
      \count_value_i_reg[6]_0\ => \^full\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\(7 downto 0) => rd_pntr_wr(7 downto 0),
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_33\
     port map (
      Q(7) => wrpp2_inst_n_0,
      Q(6) => wrpp2_inst_n_1,
      Q(5) => wrpp2_inst_n_2,
      Q(4) => wrpp2_inst_n_3,
      Q(3) => wrpp2_inst_n_4,
      Q(2) => wrpp2_inst_n_5,
      Q(1) => wrpp2_inst_n_6,
      Q(0) => wrpp2_inst_n_7,
      \count_value_i_reg[6]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\
     port map (
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[7]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0) => \grdc.rd_data_count_i0\,
      \guf.underflow_i_reg\ => \^empty\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_pntr_plus1_pf_carry => wr_pntr_plus1_pf_carry,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
YEwuPQIHbkNDxQTeJTgkCVtVyqjBl4yBT+ZdviOr5zOUwfBKlWmE/tdCpADfBjlYqHApCKC9J/KV
Dho7b9EK4z3UPM4HB59BVcpaf37TbLQoqXe5Qy+ZA8X2rpQ7anVwICWUzYfeqpxlmAQLM8k4m3LQ
Fz0nKRbV7kvaOcc2pV8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WxOA6j/Kp74/BxxZisufnr4b3mYL4T7rvvcojBGwIZ1KclJna4jz7Q7fiUZMPrU/w5Z99z6ZV+hf
CGcyAffgvFT0vL3OzPA3/28+M6DIkgfq6HCFug/SAnlWNYsRA92gn5qBcUuln1UCcigMaaBkzyT7
qz5N0yl/froFhWJzX72DdDrgg//FqWniS1judDCyy6xxI7xB6ypI5jzuOmnCWoKiwaxywSXOENLk
hDu253qM7830D8c9NkMoK8kj996bVroXVZFc3ej86w0Eu9yXzlvGbWptnm7zvGRTkg/JHnxm20Qp
6hNSmqlQ4mBJK+FLsEmVLwcYr3RkGOSEMOFDFw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
dnunDDVo9fB1olePgQuAxW9wNZXJF5H0Nm87vAePdSNktn5aBagpZI8J0ow7FRWzu+KcGngQjnF7
4wzGYBXiEyntf74LVYLh+I+buv/mJAOKSZ9lMXKhiMrDjbavcTm8IjELUEY4cwg0G9N+Qye26y2E
GZ3fBVIALWFkw1Xpi2E=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Q38vLdfubSnkU/paQVe4Q1Y7meHOoRcHy+9qRBWeJg6kZtXacAlbXubeuULHqvYR2eFAMvep+mJd
7UF8jCW5DID2Mxrpfq+dUYTNzeiTctDHbWdOdsmOSDcsRPa2lOUOJbRMsJW1yQkiC1gbrN8RzFeR
3AxUO/Bmu/mJcXv5I5kUvuJTugwaRdiKiwSTh9BnrK8edLVw+Ye4iU8XRa+JLMzMB5KGRDCI+E+K
+JyJStw7P5zf16BmPfbmIdxWp0zzJGpMy/nIHARt3ZLNvdqiw2y921dcDE0nsPSR7dv2Rfisiyu5
BMsLuPDad4MomOJkq5TaAB2HP3QEDq2ZoCHf2g==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PoNIh1XcE/oxeY9Uh1A5mUjj08uQn/LGSREpi81gngDBHu14g3HJ66Rk0t3P1K2klku4khb6t5Mj
ey0AqtN1hlCuCXnaUb/cI/ql0HWSHlOZezfm7x5KenNM96b68TwVdFEQslTCCMPCQTYLrapZ2JzB
X02QFxLbe9qu3MLM8+/61uHScFmz0Md4A79dTJMPWDaZaZEEW77Y2rDiemJqaaJgTD+fSQZQK/hp
KFJGfDWGtHLk0UtJXg9h5wV+BMzEHP0+sw1YitBhvup7Zgc6VGGHnUyfN/iXsV/LseV5UB8gjQs+
45AwXiOz+oyirKP98/LtclChNhG6hds747iHRA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i3pgY3WqfETihIlHhRX023Ev+OgDcbLZ3Iw/0tjqWCGe+vMwEAlG2MbXPqCSuw6yPhapCRaOuX4y
S9R6Nz74ZMzgR5yXu7QCwo9PucEWNcouvu3t4+2jx1GrqPe/6+ijPiKt1bZxrj/lYjm2GDHOPbw0
HknL9I3Xp8TZRwX+WmtolRRFoIqdw/YtLfjZFhsYIJsxJvllaiSmC+rtWZ4HlWs/L6T9torAX6ok
waN0gPBqFnvkZHOKY7w7+NRwFsqdPgo06UZzSeJiJjCnSKJTQXGRmBxAAD5E3/Y/NmHzLMEUojiy
Ugw1nDu71CNj31OYsir3FlkuD6nF/UgZCXbCVQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
vXGWecqsU5ayIM8rEQCarKtCSjMACo/Ipl8Ii3dVvIKKElIMsry3unczGS0tZQHcU4wIkQo15B5G
sQP+2FqanIcC0kN3An9oZtKReyCFTkNCAwWPiN26XBg72hLpGhhCsOOPltCWKLoKNLrWhFY7B+HI
Xkon7lE5+U9nhGUxv7S3mDAf7ypLmbKDxPUjyBMhza+xcs0I1tbBzqJGJJ5J9Wb1CoVbDmIzP3Q1
5/9qh/dMGpnNoOpXHSTK4mODJ0ncSVyOex5Ba4EB7nhh6jY22b/VP8BMfLlOIFiWT9otlktCZoja
/fYL+03TC8Kp61X1fDXxO8jeoJE7lRWgjMZzyw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
g/eX4c+WUcQm+3kzvGd2g48l+WCw1XLKz/gptoyJKTHJlebblsnR4zoUmerFZjejyMtHFNwNzFcL
ZYbCnWO3V2pscZeJaQ2r9Smpyj4TGH9+USIn2pVRW82qx98fze/MHczey4N5V/QGNZO1ehHwn74C
xmIwRoGgddEKcObJPNOH++zxVTZ9FAwkLqE5Sb5rnvvOVCn9yuAqmMaGXu80+Jsy0+erPvTHASu9
MV0y/OeR5rvoiAP3/k7GwdhTYWBkNRuViPoURQB0NGFKz2W76nhcLcM5PDe5ut9ouQHEO8nvgf7i
VmcLHNO67etWSsG2Yi0Kgmrp8A3tVRzstU68fdjQCcloyh87RPw4kiOxPNt5hRv0gAMYVVVQsbk2
bFV6LKImZKZmXnvIk8ISHKtN9+4NmNlKbiW6YhP4HrJSSBvuVIE/ZbO6DNNsh7wNAQLLMWFMXBZI
vR44dscjH30C4vEXqq+vKZal6eGCbiyjFF3CwXlz0UHmmAekPWXICxcf

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
myUe+gs19essf/diefiuLWzV3JeCvMD/bYb4hYdMEtspksZUxPpd4T2QcONYWwd/Qc50hI7kZMQg
o+x9lAPcv4BQl2S57nN8pKvQ0j24qV2XLON3jWoybvBxSPluSgNPosEs8UtYehW3RrxcZ2trRQy+
nrSZo4HWtEtUUTmZoDTgAB7HzwG9nJNoDXMJVHdwg5aWsPUxSkZEwywL5EV3rgNNpemqyu56YmyO
wzDZxJSMglPpQCq/+Xsg7ZOOW8ZXnAQLx2yduHGCnUWOHo5KqKed30SiHLz58xAwXNI5AW06+mSI
NmUxSFV4GACM8gdLuzWB6Masc4wsEggjlLVkGQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 4048)
`protect data_block
0/ZXbZ5iAPcbDAkmH3FkyXPAC8Czzr/42iF2cd92Ca0E2pcsbdxYQAdJYeWp/SioRB5MqAEmG79I
52qxt41L/JkQrP3S5Nbu0Gb5Xs9PN+vcHJHjUCQWOTEzUxE75Us720xwQSKHqQAHCzOJeB+ZfqzE
F+bncr2UwF/KJoZXpNCNzWbIbISmeC4TihcnZVkDEPz0bkcUjuK0i9HXa8LR7ApXiEn+xqQTClTA
SY5y4aaCbVDJmk6RcLHvV7fzYhByjbUbViZKa0tsDjL/YyqYtLr5ik/FuO2C9JuJIkkJIyaRDo4T
dqh6UCYAD6hP378KeQ+xh783pare9sT2nt+WHQFmesoFJ+nScsH2roU9biB5hJ/e46QSLUZZKUJt
Dx3iA0/mRO+zN02mbg1e8aEB1kuT7ny7giFRFRaw8x5ZS4H0AtMJgV2BmN3lIxFiYQc4prtdq7ms
iOgZOnSY5L3ufGdsCmEfRbcgWGvVD+3TaSYQVL7RYkrglUpK3tBSDgUoRFsYcROMwN61g12bp70s
J7cKu6M9MUPJEejAbiysmdfJGpzCUfwTIXOiC9ZJCo75oMXKe7Nt/TFI/NMyQ2ZOda9lTFcnYzHM
Bw05riI/p6rF5kfWZTWGlla7/C0V2k8RijNLUQKKF11zS3BcQQEtDE0gVBjv/16hUjua6yaJVlxL
Q05vpLYTYitMYWeATaHND9WmnMvFcuwiGUeRKAGoIWGKOqN/6uvYsjmSLKNCvkDukRBv97VjBEbE
6I4AOM14O9xa2P4bgspnzHTu1QUAn0+QU7OLGZ0jxu/I6CZl2XbMKfOmLhCVI5VeL0wZavLKphzp
jTyzFRIUMGw2xVcHF4Gnk6KYJm+bstPvvB9XuKfPl+1PSvJ61PKixBZoIEp2fIhpIvNYe5c1eipy
amNl1gWfrJ39UlCdMkl0rfSJWqtGqH0IqqV+IBqWmUnUz/O+WVqhyVbgYAjeg2JZRInM+1ZhVvOU
yXdj9JeKVvWdxnbB9TRxV75ElACrw7UorzioSCuTnVMXhyY+P4BXQkWRGBUNOlvAofbAoi0jViN2
NPds8/Y6qLZGgpijbbiM9dp0RcLj28rxk3ZvwB/zEEHX0EV9QWnBNbZsMmFwwveWGfQq5UmSXd5t
W72x7Z2JjRDrWF55nw5nZZU336ain8iLg05Rm0ONzSlXfBkqvq5zxS0OGdXTpJXcZgC2lQMwPeMm
LgsN/dYzZJ9kt3z2saF8vXeoyBlkox+2ZKQ4eju2jNWBkbdAIt6+p+IT2LD4FtmcpjQ8hlLjlMaQ
vnoQDe2WuMnmOFJgGRr/BlbmULE45F757AUphL+UM87m6U0fH33RkDvBXV7/+Q8lX1veoGCC3i5v
pKbc7sG7jh4Ytat7Tax4WpzOxFmHvnK3wQUXnAZLMCEE6Q5bIKbYgfzbKjUAhUFfOBAXq/LH6uaw
0W6xQbCSyplzye0js093BaXpmJkI3iQ5Y8Z2jTj71jg4BU3b5gz/+V2oMuRf36zKVdVNjzyTVeef
wyHXhVR4LpUQGovJgbU4pK5cT2vayjldvLLWAw4s3NN2Z1gVEoKA056phXPukzyh4sH2lz0yCELd
1M6za4f7n4vIVgw20I2MVYlgF4oEkOBCJDtYKQbMkePDo4C8rQwRpGc/7SB2UM/EG4nmjxIRGmD4
qounwWxC/8NyQcHMJQY5jENIn1GT1stBnXmZKG3gKHy2S8RQaXopx13stxL87WNfyPG5fq6gQjfB
TsT88KxEnJVixpV7diybLBBLR7vow63jqVIL61WuHatu9/SWOZxmgz83iEb3GqTYVJsAs6VSDnLE
oO+//FdLSMVWKOZqWHMAlUsZGCd8SExZeNvmQjKzszWYKvz7tlJaVfxO9yxaH541/s0V1BLBtsRG
OSB88rEXSA65W9XXIuyD+unvNVtfeQe89n7W/wUp/solNBZtKPocw19ADPI9eOxLDOr1RcUISRjY
J/MMVBipcsLEBqNli1/nXPAOKxZJZ6ZsPkOR9IXSkwf2cNM1ELmn8Gy/kKBLCptqadL1ei6+qHZa
JLnSbP0u9/B/gdtVBBi2y42OWEHrZEAFoyKama2LNjsLnvM4PW1wARSU/FEHhInFI65Zu6YThbNp
wPKMdZUaVXzdrueU6zTLnGx1WGbyeT2CC5pzyVHZIb/9C0i7i+fs7tl6myHbCenw7K+YyXo5l3y9
si21yAWFFIPdHcjbuL42MdXEOnO3vQ2q4tKr5sSftMjDbZAlKGEL/ssK3TaFiN4CqXixNz93Wylz
Dr/g/AnW+rZ7oCfZeqhBbtdOFR6dNivYWFdyZI0sP3gxXGAyC/xzjL1tufmx1bVGP9vfMgdvjSgM
Cg1Sx8jTsLbGb15E3FQt9Q66gufQZ+sJeGBjc/icUID1N/F3eFiJxJVZC3OWw/PtTLuoAEgVgns5
79MA9NTYLOt/FEln25qWpW+J5qUlq/7f+oufXWkCOre8TqXz/EbgWvxnpIUNEla5OxbsuTlCI+iZ
XAAivBbrmcd7cjJRFSzrnx7tSFlWObryuwpLKrcUWhqTDS0Bq3riO9hbyVQVyoy0GujbsY8EvskL
vkdpdBfJHLMQsfcaV+wiQ3U7+DBOs6dqr0MSyVOXRTT+qosi1Y52AmB3WIEvmV9H7tVaKb+whG6d
D13+Yb18yuWeAsVe2Md7Lt0GvATtsuxDXsNTNn7EgZ4SyvdmDj/DUD3+2cHW+rYo+H51HDMo5vrO
1zJZxgkeHsc44PTn9dkDe0cmpMdpmuyIvXNyoVdafh/18d7eoHgIMIXUQi4CKNeAxywc13sOoMEX
VuaBtaOtekX2CYnUZE2fkANQLVaYTZIVXzXBhOOMRerVauVNyzRI0YWGBjQ3dnrL3zqbReK0ddB2
lUaLcNwbkqJbE2ZQh4wO0NE2zzR1aSl0+D2mf0iiwrEmo+pk5n/stx99z9UI4+n1oCBV5ogLX+50
uxgmXs8/ninHUk4d0vRMHmGxgZkfrxO30fGzSe2L1Nt88JTSWqvHFdN/Hkmkt+lni5l6gPRIKrj0
W6Yno7LzuJGm+eilJDQpIHIyxzCbUFVuuIRkDSfMlVXLhmSK3xV72M5qYf8/+l8uUNulxctXJe6d
DdOgxm4mlw3hJlVIDWwCCbiPUwFeEu+upmlUzOIX150Ys2FyRW9xsLyYdWf25p5h3F2UYKfItl+u
YZZUzh5rrY+7VRC7zyRApqftYmN6sJeF81pE/m9EI4eP/DFxty18uwyaSNtOWwg4brgL/+3cVJLu
LmDg4PN73l3bHXEncRDTEREch0YgBRK3GVYrolUeLS41+X2qv3/TwC/87AsSlnhzJTeKJnYtjeIE
5nnDoVwdiJsiVcINohLyz1IVqbYIVE8cCuiR2e/Ym81d2J0+k6cXEdsmNnyQA6d8pTKSmKuuT3Dc
gf18jU+6doiINRSZTZovTmXQVd8mGRpEbImVBWsPFMKb0oM0ik/kveJNKi6XnKmeLgt3ew6OMT89
DovOKa5rWNy3gCsAWSBiFPW/PSbYsy93Lk+hXJjPSKkaBC9ahcx/PAAfA0cMPO0uPdn8D46yv/Ok
MFrxUeeXLwSg65nV7TeG8MOHgzkT+0Br/SGBLs+ig0fIwm34g5nHQzZ5jTDddQjLvspncPFo2sr3
R7VdAel4xxCrku4LNInFlW6e6mA3+4Gw9dPX9oscZo+rRee6YAWP5GnMT2r07vzsiYn7Nq3thgQ9
LkPE7iHRXh9aofg19PIbotTSvZuwd8F18XKycrIavsyzLvUdbKsYP4mbS0o0P1VhAAJZ1BzJDkB1
2a+SEGG6ZCVRnYeb77jEnAuc1Ii+DSxLAG6wUsEb8ELlqSSnl7B7eorEz7rtgiNEJ3yaL6MsnV7O
JY+xZfuDKSh0LmHeIuj7QKQeBOWjs6eMu2mF6q74umurt+XDykO0XTfkQ2c2aaNBeZFhz38ZQtlN
3+mmYbBlmB43Y7Y6HL3SfjgpawqPhVHFwnjkFYr1t/Slo/XQOBhCUWKMe5uJAbuT1t0H3GQPyNOW
NT/8/t+hQiZSadnb0gohYwgciofVEjXsTUt/zYSMh8xUNrXvo2FoqcAPo5qbaMqsA5uuiVVHui+E
cDVxnfvQ/69NSpXubVo/qJUnxFYD85fuyqzyEZGxWT+QuR04HPk09kXrS1yF3I0TjFG76SRzCrPD
gTg/MxMbVP4eup8M5UIvZKU9ZIvl44VJQgpF1wfmwupMxHwKvfzSAcPtoYuqnQ5O3NI4Nr690Bb/
kVjjuuvgRBlHtBGOIukBcjn4MQuOanwn3SJz2p9VcEzuZmgtgpQ9NPmhGE+00B20ezKri1DOUy70
gk5GxjdOP+c5veQCK/lpoOoTphHE1RW9fKEfWcavU+pcfUN0Ic0a2RE2cAtITkDFZDb93iywrrZZ
RH9YAMEKOkEUy7m1+rLAUy/iQ2ld4wMmYZP6kA/coHz4HWvoz4zIPyJjjGlHeGaGg885Nwsby64o
uWHE6Nj+Hi4xY9WhNEzDoWyfpfS3s65KtyvG7mrmzUZ0BOwyA7g0XSOEjGgwg1hwRwBb/mhmVELx
muUe+3oRcWGiL2dBpuOilWh0erFv8j1OhwNox+9hgNzaYRcX2GymXoWS4pQqDtj1bcfa1O2QoJzF
fZfHjBNElzyLIjjx9IEQMIpyFwwPhdNq3JrHcUlQDipqDcSdgY631zz0YCzuixsEkDMuQ7WtYHrM
hHrIV4hbB36hdSJRfTfuZmY9Yy+Yt/RBc5DQlPTnepKNnNaWdLcbA1KSLZkKtPFJ5rDfTxfAHuLy
x4VScmSrghgXIGtca/HUGCwVc/OEdMG0FlVNTycfXRxGn5h5Mz74LPVFwonX5V2bijnRIWveEB7J
66SqnL5P0QH2luGl94XgYOsG1+9HJ33TwgAQ5AZ+lSjyGrQqPtiJhTpXW6lTl2Isu1rkEZztc9X/
i/T+UlWGTONUf1LNk3vUGU/BAs2H5e5pxVmaK4V55+EE51DBYM0zY29eRg1dXp6NSJgmB/IPMj7q
/DkOBmAita6h16lulMNUedDjTzMV2/YS/mHKtnB4sYQBemSnu92adF3Ve1SVR9wZMRaGePVLRf6n
tidMjVK4J2Nxu+1tj+5QCyq/HSdimvBTHf8et3IqddINy6q0y8/I3cLUj1SAlVN3Q+4oLFSA1NmY
mTKRdAj8WArhxlsWqRKKzRb+jouDsfaUUqUhVPn+Zn5uy5Qafs+plMkuDICKrWEvHES0Sd92Qbrg
qrIA7qzWmedqz/KyMf+N+971RRSweVOSQH+bdfLoWKlLdfkFPWiLQyJWIxrPknUndr/lN7y2LcJX
k9EKZnIf1WLSw9cYNiqoctCkvZ+Oh6SVX0PHmaiXExRAyhOcnpdqYtBmOJa2kKOov7rnkja48wNT
Xg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 49 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 49 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 128;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 50;
  attribute READ_MODE : string;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 50;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "true";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "true";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 256;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 12800;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 256;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 126;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 128;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 50;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 50;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(49 downto 0) => din(49 downto 0),
      dout(49 downto 0) => dout(49 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(7 downto 0) => rd_data_count(7 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(7 downto 0) => wr_data_count(7 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 384;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 38;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 38;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "true";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 37 downto 1 );
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dout_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 512;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 19456;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 512;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 507;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 382;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 507;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 384;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 38;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 38;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(37 downto 1) <= \^dout\(37 downto 1);
  dout(0) <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(37 downto 1) => din(37 downto 1),
      din(0) => '0',
      dout(37 downto 1) => \^dout\(37 downto 1),
      dout(0) => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dout_UNCONNECTED\(0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(8 downto 0) => rd_data_count(8 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(8 downto 0) => wr_data_count(8 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 512;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 384;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 9;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 42;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 42;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 9;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "true";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 512;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 21504;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 512;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 507;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 382;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 507;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 384;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 42;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 42;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => dout(41 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(8 downto 0) => rd_data_count(8 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(8 downto 0) => wr_data_count(8 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 128;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 8;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 8;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "true";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 256;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2048;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 256;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 126;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 128;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(7 downto 0) => rd_data_count(7 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(7 downto 0) => wr_data_count(7 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 49 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 49 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 128;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 50;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 50;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "true";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 256;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 12800;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 256;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 126;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 128;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 50;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 50;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(49 downto 0) => din(49 downto 0),
      dout(49 downto 0) => dout(49 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(7 downto 0) => rd_data_count(7 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(7 downto 0) => wr_data_count(7 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
YEwuPQIHbkNDxQTeJTgkCVtVyqjBl4yBT+ZdviOr5zOUwfBKlWmE/tdCpADfBjlYqHApCKC9J/KV
Dho7b9EK4z3UPM4HB59BVcpaf37TbLQoqXe5Qy+ZA8X2rpQ7anVwICWUzYfeqpxlmAQLM8k4m3LQ
Fz0nKRbV7kvaOcc2pV8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WxOA6j/Kp74/BxxZisufnr4b3mYL4T7rvvcojBGwIZ1KclJna4jz7Q7fiUZMPrU/w5Z99z6ZV+hf
CGcyAffgvFT0vL3OzPA3/28+M6DIkgfq6HCFug/SAnlWNYsRA92gn5qBcUuln1UCcigMaaBkzyT7
qz5N0yl/froFhWJzX72DdDrgg//FqWniS1judDCyy6xxI7xB6ypI5jzuOmnCWoKiwaxywSXOENLk
hDu253qM7830D8c9NkMoK8kj996bVroXVZFc3ej86w0Eu9yXzlvGbWptnm7zvGRTkg/JHnxm20Qp
6hNSmqlQ4mBJK+FLsEmVLwcYr3RkGOSEMOFDFw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
dnunDDVo9fB1olePgQuAxW9wNZXJF5H0Nm87vAePdSNktn5aBagpZI8J0ow7FRWzu+KcGngQjnF7
4wzGYBXiEyntf74LVYLh+I+buv/mJAOKSZ9lMXKhiMrDjbavcTm8IjELUEY4cwg0G9N+Qye26y2E
GZ3fBVIALWFkw1Xpi2E=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Q38vLdfubSnkU/paQVe4Q1Y7meHOoRcHy+9qRBWeJg6kZtXacAlbXubeuULHqvYR2eFAMvep+mJd
7UF8jCW5DID2Mxrpfq+dUYTNzeiTctDHbWdOdsmOSDcsRPa2lOUOJbRMsJW1yQkiC1gbrN8RzFeR
3AxUO/Bmu/mJcXv5I5kUvuJTugwaRdiKiwSTh9BnrK8edLVw+Ye4iU8XRa+JLMzMB5KGRDCI+E+K
+JyJStw7P5zf16BmPfbmIdxWp0zzJGpMy/nIHARt3ZLNvdqiw2y921dcDE0nsPSR7dv2Rfisiyu5
BMsLuPDad4MomOJkq5TaAB2HP3QEDq2ZoCHf2g==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PoNIh1XcE/oxeY9Uh1A5mUjj08uQn/LGSREpi81gngDBHu14g3HJ66Rk0t3P1K2klku4khb6t5Mj
ey0AqtN1hlCuCXnaUb/cI/ql0HWSHlOZezfm7x5KenNM96b68TwVdFEQslTCCMPCQTYLrapZ2JzB
X02QFxLbe9qu3MLM8+/61uHScFmz0Md4A79dTJMPWDaZaZEEW77Y2rDiemJqaaJgTD+fSQZQK/hp
KFJGfDWGtHLk0UtJXg9h5wV+BMzEHP0+sw1YitBhvup7Zgc6VGGHnUyfN/iXsV/LseV5UB8gjQs+
45AwXiOz+oyirKP98/LtclChNhG6hds747iHRA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i3pgY3WqfETihIlHhRX023Ev+OgDcbLZ3Iw/0tjqWCGe+vMwEAlG2MbXPqCSuw6yPhapCRaOuX4y
S9R6Nz74ZMzgR5yXu7QCwo9PucEWNcouvu3t4+2jx1GrqPe/6+ijPiKt1bZxrj/lYjm2GDHOPbw0
HknL9I3Xp8TZRwX+WmtolRRFoIqdw/YtLfjZFhsYIJsxJvllaiSmC+rtWZ4HlWs/L6T9torAX6ok
waN0gPBqFnvkZHOKY7w7+NRwFsqdPgo06UZzSeJiJjCnSKJTQXGRmBxAAD5E3/Y/NmHzLMEUojiy
Ugw1nDu71CNj31OYsir3FlkuD6nF/UgZCXbCVQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
vXGWecqsU5ayIM8rEQCarKtCSjMACo/Ipl8Ii3dVvIKKElIMsry3unczGS0tZQHcU4wIkQo15B5G
sQP+2FqanIcC0kN3An9oZtKReyCFTkNCAwWPiN26XBg72hLpGhhCsOOPltCWKLoKNLrWhFY7B+HI
Xkon7lE5+U9nhGUxv7S3mDAf7ypLmbKDxPUjyBMhza+xcs0I1tbBzqJGJJ5J9Wb1CoVbDmIzP3Q1
5/9qh/dMGpnNoOpXHSTK4mODJ0ncSVyOex5Ba4EB7nhh6jY22b/VP8BMfLlOIFiWT9otlktCZoja
/fYL+03TC8Kp61X1fDXxO8jeoJE7lRWgjMZzyw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
g/eX4c+WUcQm+3kzvGd2g48l+WCw1XLKz/gptoyJKTHJlebblsnR4zoUmerFZjejyMtHFNwNzFcL
ZYbCnWO3V2pscZeJaQ2r9Smpyj4TGH9+USIn2pVRW82qx98fze/MHczey4N5V/QGNZO1ehHwn74C
xmIwRoGgddEKcObJPNOH++zxVTZ9FAwkLqE5Sb5rnvvOVCn9yuAqmMaGXu80+Jsy0+erPvTHASu9
MV0y/OeR5rvoiAP3/k7GwdhTYWBkNRuViPoURQB0NGFKz2W76nhcLcM5PDe5ut9ouQHEO8nvgf7i
VmcLHNO67etWSsG2Yi0Kgmrp8A3tVRzstU68fdjQCcloyh87RPw4kiOxPNt5hRv0gAMYVVVQsbk2
bFV6LKImZKZmXnvIk8ISHKtN9+4NmNlKbiW6YhP4HrJSSBvuVIE/ZbO6DNNsh7wNAQLLMWFMXBZI
vR44dscjH30C4vEXqq+vKZal6eGCbiyjFF3CwXlz0UHmmAekPWXICxcf

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
myUe+gs19essf/diefiuLWzV3JeCvMD/bYb4hYdMEtspksZUxPpd4T2QcONYWwd/Qc50hI7kZMQg
o+x9lAPcv4BQl2S57nN8pKvQ0j24qV2XLON3jWoybvBxSPluSgNPosEs8UtYehW3RrxcZ2trRQy+
nrSZo4HWtEtUUTmZoDTgAB7HzwG9nJNoDXMJVHdwg5aWsPUxSkZEwywL5EV3rgNNpemqyu56YmyO
wzDZxJSMglPpQCq/+Xsg7ZOOW8ZXnAQLx2yduHGCnUWOHo5KqKed30SiHLz58xAwXNI5AW06+mSI
NmUxSFV4GACM8gdLuzWB6Masc4wsEggjlLVkGQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 145600)
`protect data_block
0/ZXbZ5iAPcbDAkmH3FkyXPAC8Czzr/42iF2cd92Ca0E2pcsbdxYQAdJYeWp/SioRB5MqAEmG79I
52qxt41L/JkQrP3S5Nbu0Gb5Xs9PN+vcHJHjUCQWOTEzUxE75Us720xwQSKHqQAHCzOJeB+ZfqzE
F+bncr2UwF/KJoZXpNCNzWbIbISmeC4TihcnZVkDEPz0bkcUjuK0i9HXa8LR7G6RUvZQtH9HmNfP
8ewHITpE5CjhKADnzaWdhskunbSE4qHJTGlnH5ETc8D6l2kljcYUOZmswyMeM0MiQKCFB0CjRDlg
2tIepD6sMJsQ08HOwo/OyPJn5pDRKmeGJ35cWWwzqxcQCEjO3IpO5ajAM/Hj12CxIMRXdxmz4UuY
DMEL0bVPgErVpwfEodayp6NJanFbGTfA1g3IuovPQu+ODJ966Zo456bN4s8K+XZxznyHXOK1EwgY
YUmYK8BwpYZO7uBZSp3v7tVoJ5ZcKPI03lvah+6X1xGxrnBc0/ouzN6ufRc4ShYvjIjzdWdXkDCx
yXCRiF/dcIT0wFT0g8rd7uMWuEowvUGEB61UhmLbNvWF8CSpK+ElGW4yZXfbUj5e+oibjkE83lcp
qv/Tr2Bhf06wwBSzXDXfzujpTPI2HZgrktpDOjCzs9TFGs8AxcfFmVaVREx+G2NIAdGWxLAwhBeb
8Mw+mPI0NgGMouM0BzcSxEWojA6A0Z0/ASSwO7n+BK48eNq2YCW83WeehXrQDIh1sniHiydlNUWP
A+PMS4zk52gM38CQPl42jsKsixYD2enBgaPKuwx6jbe44JAC5wF7ZnCkZZVAfe3fqKVWlw15wWBE
jWgneH0YAvSHSqxbmiogt/BwBmxbj0Pz7xi8rwFqOVhjIaxHuZ//UpuPdB14esGIu1cnmxzw0wAQ
xcJWi3djEWIrACwixJEGDENNKlUCcRFwur46ErhEj9fJS5HD4m/FjLPn2NXSUIfQLNBNCiXVuhjY
Mp5+nUxEzYbApsgBV98XLL1JT4rhzvHaDlzFg3b1rT+4X2JxYQiOnQ6p3IGQwCImnvd2wW+aC76v
wKz0zgBXdZ+DamktSdvzKI+CPverIG+zNFfcZlsV2eAPDKHqFhzkPHSQag5MH7ELicTXlIB+i0X4
S4tTCaKlCllEyIjzDgS6XVrVQjGiETGxh7+trPzeIXPwjLellzJPc8JwcT6GFzfn0gOCbvO4lFE1
FXJ9ZesOpdHmfSXaukfpMoDRLK9Q9ut2w2M9kRVxjigH3QL/rF7KCibpKxcFlMFv6yA4i04cPnmd
IevyIe+4bNBzwY+BDNOZaAZQs4lvvgsFBpvPy8luabBNS2gfFa3mQmgTFXkHfVO0WbqIxXrBisqq
BJEVJgaD3wyqBzo4U9ObQigOmKEUPo2O6DuaOw2jxrYR3dBSH7fAyKIkXky2yWrxZRUSCyxUFb+J
QdT65MZVKIay39qjmrZKL4ofPOnqXDr9wDoStn7HAR4P7joMG+1Ql5U1BLoGuKczTJ/3sQaRtZuC
oU0H7SA1KhLGJtGP4jCPm97JEHJ6WHA/0L2Oy7BPW9tHcOpWNUvhJLZgPXtBJ6ItVhMkABOzTdEG
b8N2U6Rs3eXOf59vz8NnmTszdmJ1Jj0OW0IRiRFS+QxNEYbwfqimz/M8J6VfZFSJkzpsWWtSGs7/
AmvHQqkNf0P+ywZVcag6T6XgBdBsPVX4ffwG/Z9iqTmsaTSOBAo6lZFhtnO96+tMRwxDKjMk041u
nTxORqAJ/wHfy41PsbyexEX/SgmgoYr73VkI07QxXGyMB9vrbqvamoW3phbfXEyrn3FGwq/Y7yND
of2YEex8cP2NUVvPidKZ1BA33bpXLcVx0zXgDRk71Qjq66VzzbSyvNRhyO9fvLv4YXHFuS3fZc8H
7YjLUTsDzv1PaTj0mpT2ua6iKLZaSf5pM9lXWsauhpzc4uoViQWaqUpuKBIcENEBJDkAo9Y81aum
OdRZK2CZzuQY/wqbaR8sucWTHJlWHrZf0zbaLYQF3kV+7nvieDU5IpnWL2goryUAmB8J/NziRsfX
gjGcAPLzL+PSVVBaJSUJhqPzemxp0MWnkWEe4DaNfzJrdqzMwxN96498goFsaDEfxg+RLfovASE4
Qfr6h3HLOZA8/xVLhlUxBZlUXL7eKspwyFPiILcmy0JGP3Wu6o2pz5ooGYBzUP3fDZ/4gj725VeO
ahzzMGvgQEQzO//DcgTfQOrMkYjhe/hEU0SFR3ZHw1Vaw7s3Jp50HRwMk4HoXQwdOOL9BNbjBnzd
rJE6UavHQLMNSTavF7Uxhg8k4zkg0oib2ExmlPbXtIzX/nEmAtmsv6mp+BvSLLXexYGrrXNL28pA
Yew6AtuKJeSa1YjWnjKBxCWkftH9+df1/fWVbql7g4hV6G0mglKgqWnkgV9IhFkZmiswT32uBCsP
m3wo+rynI2PpFVzqo80YYCZvFi12MIE73aYSaF+/sz5g0/tMu/NLOmTAUMOV5O5tJd4iINaxEo5x
v3B7RrYHANXPe9XiVsncvuOPq3TXoe5EV8A7s01FooHp4z7V8h4ZDZQllMqkD7KIhDgY2+ieyST7
8BRBf30ffVW7RnfnVSXixdcJJemGGikyDOWzJX0n0yqbjRj5HeFW8sxd+zYYQjCOaLOO0JV0W96m
AQRNLRJbqKYgMsGlmgPW8I7dB/+z4Gj7dN4yzxFHho+flRvsS/9ARSa9VO8ZPicEMj4chmkW2p0V
ojA3+LRpg0y9461AWCJRg0WMLtJv/HXCwz68e7HxroT/3XDXiB9puArsNjrEGOVlu5ShZ+S1Jl0t
4nMsUN1tTaIvay1+117FWvABFv9PUBaSjLtUP3yZ/bCmfIKOqitFFUgs6PSys6W4Yy1UbSwaVvuJ
YmPG7v2H6hb7OpQ6QT6qFQA46ApcS5m6qVBm3FyM9lnIDW1OwdLcs+GAgfamRyx2raN91LPp5TQh
bI4e0z58+g3w4E5fb4SuRkjTMk3QIeiCSUm7MTVK2T9leGuJVVIUxr5dtxBOnOaA983vf0klBTsH
rXNZKz7Lto7YCocCCBstMlZRxNO4EWWWQNCmXLfer1TwEiCM68S4BKe8V9J9Kn/JORGYVOIOQ7dU
O9v0lpuiPZwyrfjbKW/ThVSJR/VkAPAX62Ea2lHQH4I/mVk2z8Z7MZ1BaLAiE8huW+EJo30XaQgb
HYTg3ovnF8Xh2DgOiJojRpTULY25RpQXXT9JzU2oeDAx9SoP9g9CQYXYWyW5EgfHpZCVSXihb4x2
qMz3OCv9wDJRPWO96MvCHY5+MKSJ4+wG+wbaCXpaFD+r5/wAuR1WnE24JBG3VIUdiIsrzkjq/u23
CNI5vcsU0D+r/FTM7L3grI7pMQIFX8jpCxneWcTACUI1oCvlzjdmWOwTigCsyhlhXjv5juWFCKCb
gx3yAb6wqE2Yp9sg4ZnQx97vVMEC5fgf0GjMXnWl+v8wK/iWFsDMXKIW0fKnZjyDLyliC+vzLaTf
9L9bS7EOwICqaHwQOjFxX+A44AaXuNi1qnEMp4pah48Iv02Ql1kd7mcG2SYvtEbQ+RwEllQz6cjQ
bRw/rnZdgpzXxR8T125WoJqathvz7zGXBQa/6JUbOdAEKq4ak+QGthHyziWfmbEpSSiFQVfXsdZ8
+oeCzrDipRJ2Ia6bYvXECIhjjfB9MZMcfSOQYBzC1346ZFVQgW/Vf1Rr/1t+3rm93zsyZ7nc/C4Y
kmOKAKwRhxYiJG6RxSKsjQX+V5W3OidVTcXuFozyC9wHA3JFCByBep3hGL9W7VQefkAiK8NNaGTI
iq/QiafcafASc9lM/e9jBYc98YXQK7bJCoPHhwetjzrM7u/sgBTCP0bawlBjW1eiIB4bEKCwP53h
WSBBoiZ0E81ztG4B097/L95l0Ln7AIoA5Cg6/2lI9RC2F0BC2IVloLRRInTpkBLmOszTV0+vp97h
QQuySawpgv2NcmIQ/qhHApVMIh2h2btHjjf3Wv/rit+x0uXUPplgbgRbFgGTOlAkE4sN5pxl+jg/
pC5ArSNgsWPUApa92p7DErjqrlHqCmdeEnCtYwnVcTjNEsQt1CQb3Mii0QUuwfv1jA8vPpId6yL0
GFaGRCBxBCtRBV/SIdn0HiEaewkDWTp74b7F2Pj4Qa1HeOfhcEQ/IfWbw+Qlt7UkqTQt9bTF/sUa
wMi40wv13sv9YJG5k/hFS21KmxMSFeZvPSiB5CxYDWt8x0ZGiZtbfs79hy2SkpOPwqNIMXUm1kgq
U9sIheK57cZtnehVRBK10vfTIK5pDQqKp534NnKLik/TlWBXmCgiA0OFKHAEafzpl4eewT1riXoP
O9gwv7vBRFXGAmV/I/RfDGtfiQLiilnLuHsGHWXcCn1xayPdvbbqpmh732SwsIvv1U+x9b69SgpO
/BawosSJOOYk/lG5l3I4NP8g1/oNknLYMLeYTyaDQKwQrCP9yknG+wR4jQmmWxLfjYjYLDn+cnY+
nzRwf6QEiEoYcH3YoYXRI/1BbJ5j39/I6SEO+vhqVWv0gPJ77I6LMkPxSKuSMax2XvA79zyhzwhQ
yyzBEwrV/WVZYJ+UcRNff3By6UW7XcKjnX4XtAmmYmmbUNi8WtrlAow/8cjGNuSPHXkeVEFwoNuv
YKr4rJhLlBk3B8KIllHz1JotaLrxmsjCPrcqJYlOJJzuHY4Hso3/hoj512iiaHm1YrHt7X+VsIe9
+CrGrZMppTr9lhgPVdOh/wffT9c+TRdQ8gRR7l3JJnS1lkEb3g6wpPlg+DBsQ3c0VA/l2cjLmiJ7
hNbFxH2l3KiVFVMZufC45dLkXdQ1WmJGbnW4F82i4A49Emljemwyqy9kjUYpa1YT8D2U8/it42ko
g2t5CXzPIs2q517N5VzmQsoMO0jGl+we80rMCHqEE+v9OoNI6QbEM8hKxdHITk2Y2lJCjHUPV0wA
YD3Ac5Ag+Nup8nRMJgXc55I0tI74j3+g68KwjZ8+2alTOMIXYFdh+jqpILLtdT73VCxshY1W90nI
WrNUr6x7CPw5Mjki2kqRkchfSu99+7AUl2OjTHTZ1ezAPykcl+fGyG6+Nn7KDSr6ghTMMO6TKoqs
VcHhM2NHzSQml5fYA/XbX5kLsOYRwdXUr797Dl/Glazpt4DDI2s+O7Hc9vkPqm5d7ZgMJ/M2FX3+
nT6q+fKGHwQXm4RgW7WYvg2Fy6tMvluvE9pqTwe9WaABlkyEfzOI4hjGYUzL4wK4BvB0ThRiGzy3
ILLWBBPFvKrVq6pjRn9SmxRZz5uc3fcaze2F2c68gOx1s7OB/Y/B3LX1vFDCkw5seA6glxlBZQ09
kt41uMibtQ9Q2c3Xc2H5iyqByg7HHuZ3OChNSgd00pSGeESbZ1iflDm9UD87tWQiL9WUI5oMPEap
h89CyP3mqsFp6n2tFPFkV7bnhjNP+6yn3y2fpWQX7Xsl6tLKtn//WWrlwplAN+TYFHHXb5YUyRMh
TIkfMork0x0OLgSVZVzQLnOLtuhefu8Pm5qXbezTlK3nnwDVxshTT867NvQH61WvT2cUaAHaSkwe
EBipRtJ8On4hLFADkxMx6b9o3rGQK2VVbrbYElaI1+AYA0XObmSbzg+4zZMwd+fReSaD7CEzyU+B
JX2wVpwITJgwrX7PGpVK+xMdtW/In8bbNI88bwl1QfZ0j1NnFPNU+o2ai+fE6HOCgrEL3hx5Lh87
lERsxgQolN3uhMs/x4azIaDOnOeWKc2YL3VNZogHH8UTv+eUgZCE+9PkFr6paGF+rS7DgCtcvCGs
GYi4nDIVI1+ruJ/wGsEBcQaPMcRpgIxW7wY8FMscp2lYEnQPrPA2xHxFQAEdgg90U/VnykZjwWsn
6eYIT4aZkY6N30zRE1oGl7VP8LbxZr1SYUL3lSEz97dtXOdhn0Xff50j2u5HJ7t4dsgEg0Gliz83
APXTnMhavFCHj4DlG+GLyasdudhEmtZ0YYgRrWrSMl6KHhsF4defsxpDviE9hzKRapdfKB+SJ+94
77TqbL7lE3YV6jbTRbC3tkjynxw6BU+3eztdnjpEFoVYLzKdsSNXHXEvnc1RcrBHA7iT5+kYM7Le
B3X2mJ5DxwZ3NFWJ5GeKsP9J7sUTXfJ9zq5PwV6+EHLu2+qhhdEWFfns/U9o3azNgsIZ9peGSXp9
vE/orq+mc6WWSqtOmGq0IzAGKhJYRHo3qEgP1j2k9JL62gXIXq1Pbg7RxiBk/MsM7R+aQvqa42Bb
e4B1886JN1RhkC5T42GcWagL0XwL4oRTTB7bwgdQLKSz3n61BHZs+UQxPqlgNgPxrojHku/gTnw9
XJKn8ZJXdUs8BQv6fIRFYJ2Qj9nx26arn9pvwqfx+IsRF3YBxf2+5/JIZxBE62u5q6xTQjO801B5
1Lg/Bull+XyuGwWXwBYTIK/1zMv5OT4hhXMsykFm4IA9hNO9/QIf2BqYeZ28I2lgtHHhS6cthGvf
RN5XYYDMWZPEnqZWg2adVtrwedveNv8JomTn+FyItYgA5L+xz+j+xh6bD7sh52/MeXvzSCt6qutt
jV4rWGTYA697peZygTcCcVKCSVNF7Y7bQsLTNFaQf8PhHLKkUx5yWhGcgPObBCgSCbXVa9t913YS
HWKnZL7FHypduOVge/1PGX7TAaTWskEa9LTKfjPPu9kpwzDw+2tMlcyluLK6jt3Wf5ndago/gRM4
90bACCBjUI0uwjkjr7kYt8Bs67SRMKzAPUFCjNYd6J0u62fRoWm199jcHt7nI203mG9qA4xammKp
h6xY3HK0xgihduE1eMIeY2CCqrUe3Hthgmzl99v1QS39pvkT9rnGZSTPeBInQdDZ4MOH4afE2l92
v6XwyOJ++JekJGXsaEUgNku2jS2/fkMa3C8q6W7MbkIFbVCA6F7d62PhKF9aewzHIcgQ6CB8q4Ul
84YSdECe2LFF7N3ZpDfWfYKZzK2mkQuP4/oYtarqn/7QTVMdFB4oz9Gt2QEu3g27rgn0pNIZPfe0
rHjymQYx0nfYvSkd4TAPe1GPocGL82v1haXp/jkSVoE1+29/Qw3hhhFTDMFDFuVOMEZw76a22O23
Z9ScFVLWBwrc5EUV4OFbFRRao1v8fVAcHdSgPIP2uQyP9j5fPS9k88o2l5VHbq8bDHH0sExsn6Av
cgTH6q2SAGi/7xdjmST9uCzrckJx+79p3wxBC2c/EArZV2sIM6wVcmK6Nwmmvw9Vv1aZUaRY7V4E
Wv9GJgddgIyghmlLT99tZOljebhLVF61GAn0OZ0wvdgZMpdlzCso8iSUovYIGP3Wnw2p1wShHRL3
7Q9OA/X8yutK6bXpO2VbKgQvSyqswHMujtN0gDmKorO+PmJeXQ5m6ni+1fQ18clMX368fsiVLK/U
m6vUxVJWicwXYw5c4akCsFnx7s6jw7c95nEYlvOAuCsi9vc0zfMq0GXOhrPmDnX2JTn0ab543TzD
SmK36U4T3amtUCODTCkeCPvdszcE06DPSsRBceS2Rs7I0j3nhM9BKz5Lm/lzL20bIAk1Kp+2bNyD
fyNuu1upw8yKyKg+wQd95l8bF0fsbdjx3Z47+xgs3pWoBVBvkZbZoralRAINRZU+A5rDmzKuc2KH
bz4LD7Wi5Xfrm4LUXhQyXore9ArqviTDCLM4qqqno0pYx9Sdmn5gA+w1qen9p/3T8GWg1kh6MiMj
kdaCaoycIfn9mt+yRTjLS2zJNF6Zc4FrL5n6KTINxXRFCnIJsyYicERdFsGodT3gW9o3Wb4RjDfy
MqfK/px75bIyFDp7HJ3FKXxLd9GNGMdK+6TYMKbDJQhAhxMZv9rK1VmfDcPpdY81MXg4H42aT+6T
nGJrqyuFFUwRCeWFPZctJ5k2eZ+3P9f8FLlkwe3Zi2ewJKSjD/e6tPc/kZL0/one0pmxxoCCIyAo
TkPzKnvylcGxgX3bePZ3oZmbUCAK98eCl4tzrNN0CllJf/Ssm3gPgkK8rAs2K+dSALa9FgRwWWDw
yhVxUqq3y7S1v08gZaL07Lq4iqb3nUuIHajwoctIA6aCdFsLSNreQqLo6RmhLGxy3mleQfvclJWP
cIKcp5CHMAB3x/783K5CWabyUZqN1RWfpQUZAdxLguArOvS/vnSU34fo3gF/jihEyDnPOhZYoYK6
klSP1hPMAP7D1OjfU2RdSBW/1tbdM8Z+gbpT7wI4JWTbbanGLPZy7IpC0Vb1MMjj5xq9PqWUuLQN
IiDZARfK6gg3Hzu+nyYVrjWjPVA7aSNLPjmKNFD2FtTwI6gMUDzhSvG7JmJTmwXFudfLf/eySiwV
fcB732EZOeoIO1BJ6+qvfKg7tVbAekDsRbFlLF6T08mYO5KIvx48pRsTaQXbwiSJgO7ary9+o9NW
GOrgAjeoToBGw9uYGnowQJS+nGlqkREkI/aI/W19QvruXP3W7BzfVaELStE6U35y3iBUexvklyLi
6mQbzWa1ISt8bT52h1MXHK73iq4DgzS4/W7/3ih6Io9/oCx6O3cKqJfZeGqH+gy6G1gj9mLq7hFv
kHmFEebyjUtFk4NzFbVe6ZjlpsCZcm69/gAtNgYZpTudyFJJRWWfWNm5D6WAwiSzn/jEw6ifkOoS
Zf5/b7QNx3QV63QUF3EbFxh4QMY7p6dMXD15tIFlwdFE3h0ErY/334LCQHYs8Cyk3sST4/vhwRjQ
FpvWcO6gFpYWPSJwRWytFBfXDXbxGUhIWokNWMd21TeyQWZEMB4cjgkyyiirj9uXzYGeCZI7vVD/
iY3qEVzDUqhgaE5Ma0WlzV2uQ1ppx5d8+8V5Gu9dgpeFoDgj1cENqr6WsGkwWUQ5Xv6IhB0w3AsR
Qz+tYPsU6uh37xJHmdojb9dvnszoFMjCb4OQP7IuNi79MZOiYiZRUUyxvrT5rcO1If/emNBQEpHe
rU3znEwSJoedBxMG+QWA0hk5Vg/hEbtCUR6t+y/XoDmqAlW+3KdodWY0YlXLKRBdJtC3dWuju91c
M2LeSOZaRH7VzNx6fmZ9burcV//tS1O1PtyvrhDmQpwdQANj/NZbpbFYHoBPYHFckmXEgioPXrFT
cTsquzEbOnVppYPv1M3qVLTKSqhX6j/7XfRAPnPSV/ry7Nv9mWa+SAr95d6Q6Sfu544ahifvc+yb
BMNcrdJ7REMTGt4GHXRAmuPkG60uOxpijyBGXMQp1ATTud1zUNfQwABNbioIc5lCRfVxnVq4d/Up
FwQfiRK25/Z4wh00KjJtIEsPDklxsifWJW0Na4dg1fBUEFJghIK6aYv27C1CKSQDrLzE43nkTqt1
IG+2TPgbD+R4uORg+gdMltnQyL+EqqpwcxkGO7FKXlXYhd7DlcnSm91i4FJe7W6iXzeAtCgYzkYk
UYWTWzKsbf5LxPzIjA37F+8yCpUKY/8li1+XO7oJhiy8AZRQ+LkK50hjdN7vsC/u7MLIUeOoWpo/
shnA1k1kF8nwC5ZTWzYCVNKk7JMjI/HX73T0tQIVX/c7OLZ8Lt/UyKUeh+mwRZmzGHZt3B4rBxv6
eY2yzkzv7yTh40hYkWAIviSV2wqijzfuWb2+MFhiCMgRYrfzXOuMsP/ZCAnrDszYqP0K1j9Rs7rO
lz9CsW2YtazG5OTT8jqY+Vu7LbGOr7Dqq4HsgF1itlgIa2NYn32BUFwXLYdTBVNicyg5StIuIaZD
NqG/JYji+hsjMD6sRMcwp8xXiM2YVSOx4LO6FE43+kraVwFz3sN6RgJq376c3VJxHmTxkkO+Rzrv
Ck7roNgX6ePWYuqDuFR/0l5eISMbMTs+VSGc4fKQekxKTh4tYOEbhTds20RyIbfgnYP0rYYNKv8u
wAJnJkg1qqN8hoJSNQGgNcJgL/kaqY5sDUOLAarIy6+mUUDj1t7LncgCocC23zwgvKZT8/6x8CDx
DmehcCLMnEOaa3/rHw4wibvL/naP1TqEekEbd0anA6c1kkWog3axCWp3WbY6PWpsXrrWD6OacemQ
NYB6bcGK64vTbUo3RJ3YpmYyup+KxVmQkcc+3hF7DIAQJkbI56mtFx2d6SGEzPk9RBZse7DMpgBE
beCmuaaOekOdX/nrTtW66VXmHs0WWIv+/3rFbwVQYbeMDh9vdF1HoDozGthwuCsCTudtAZxv2eIM
hlvXxILn70SOhZulT2/A8lGYhcYnk2yEypYChy/TaLzhIEWjKmfJ9V8QCDSY30IE8YRWfFQqpTTU
b7U6+sXvIursxzpXOLF/a7viGuEBmS+pt/n53Z/aWP/fs8oLETXdv4vDQPbg2Kcsm2KxO92IUzYM
0zL2egZAskhalL1pgRs6Jf0JJzxxAv9HnD/14G0KnP23Ph74PXb1u6K3RA9JucZfnN0c+RF2WWxX
5T18kWI014rCLUSe0GwLrH+gTlTZAJVDgwEsqAkXcSxdmTZK5wJe4M1yrleuz4CVoOkrNwFvRq5E
p2L0wBZY2Y1IgOl/87g7qjCD4jsVNHIc+cAJK5LfZh5OEePXQYoZo3nkHUGFlhj65QR2U+MS9WYj
DghpAo+/MwFynLMUH5NVuhmfLomdXpq7t8j5m9yrxvG4yTEp376o+rQ1wkPBnM4+kokRkV/jXLVK
NXfMPeB3+F+1k2JppJJk7oko+D6CxmL1tTRpobCPC82z5CGkwKfXY7E0HuDU+z/5j7qbgXUQUJwU
YdrwO1aMEk8UXFlwiZTowoYbSAUqs7ADAn7p/S5Q6M0s699B1a8czte77Vhus+D7I/eQsqFSOk2v
cp8RRFkjRjjCdUI37tyQAdWFZcXClDkJ2Zlgq530jAZ7JTZ3cI/d1tH2zYWKjSeUy5f1XgT83u4J
qmD/BhYT4iUNtjT01TKlCt13sAkiWTRjYsTihZ6wF9EZoZMjTmJo9v2+fCO10x6MC/quvA6IQD5j
s3BWF4gGLF4C3nL0qASw6vMSEgIS0MJAJ8a4RvYAZABFNcBcdGrdA3bTSlc4V1CCWrRCkvYCm7P3
EQt6KoAw4D3zee8beDDJzcZblEouOXaPqD53580Ecs8p38ZXyzcKTzONklED7bVqzQYzOHIpM4YI
ZgO6TbTW9Vu6JmkG0QZIbYrTO/xiYUsOYmCqj76us5qsu3n68Q1owaqm0Z7GIuaoYkau9POBztF4
7FvD92xMyReIOBg1Rw4iArfK1WaBja1dGa0UGWVCt36I8Rny2B2fH6HKeMX9sWPM9nbIWPYS+coH
iTWs/fC42cB//dROtfd0FkYwpO81OFVDmTtCOeHw9PJnOFK/UuL6h/YP3lQBud7NPLMxTiSNj3kD
UsBW07chEhmmzG82zlk+suUA66DPHHAOgMymvJAAgTwZcfbYG4hx7Mqyg4Fo29y6Xcr9Sjgalg9p
kLyDViitEDVhARMhiDr31g9KY4OVOap77oO101HJpkt993sUakTNeg42tngloBKngU3WHPOu+FLm
BIzp0PjUGQIaEFRKh6kvIdvIvRTL7Df8r8q7SJqgpBi9JRI/nR8ZNE+XNkILOYw3utvehH6gm0Yk
DDW4+nzv9puFx6rs5iuWQ4DU0Og0fCbNgDP91Q+gM/OUnUYle3XGth6bnNfwfd+M6BKFTVmsiIdx
9lRcORBKMkwcIVpzX7fI9U0jsaLvKntcfiJFA4Be4s8J9hcUlpqUUBh7sKi2m0EFohrT3WRS0ac5
CDeLdm+yyunJWcsd8TSrwBtW2QansEfzlkVsV1354K7XmHa3xOeUiMDc9gDj71CMo6kEFxmj/GT9
9xxDkqKb4XIXJgNubNYPlFyAthqUnHN5MExnsCXIWK1VAdguojF5guBfRBVRdt0Pmkn278kzkoF9
cA75WkN9Lor6AuMqdU8bYPr5ChDvgnIrQZI2wEfJl4NMTOV1H9UKsS1n0bhugO388U9tnh6tEwQ2
XegsURK2aL/RBGEBd0x9gSim/1GWQIEFVmSNPSaQR11f+ZfqTaRSHHfiQxSzEI1GUv/M5TziZuxd
15GVhVdRQ329m403g2WL6QAu+SHRQ+K13MOwVrbBRuCPtzpkBc21JdDpgEyCgXHuqo0j7H2O7eD4
9c7AWy4PcfvfXpqX474ZfM2yAjqP1dWN8U0d+a52NWt9BZNY/nQSgs5tUaOjdXlkmFNQLX8aDPiA
DF++VUSnd6IvINT2HhNAFuLFbg9u1xEPLYMtuzA2okT2Jf9wnfrnjnGop7sjmRS6OcGJsr4jkoMJ
UhNQe67DzrPtIIADhwtzlEvpILd5igDXsyfT1lOcOkLmWVawVl2EzURrUuvuSsLmDfPWhXzbg8EF
1FtNasXHJsWkm/J3OiAWdE+CGAD1o228nzG2J/Dyq4YWFZNDjZCqkiAt91Pl/0z/DnqxxT9TwV+B
ooHRzOM9dujr1xJrF+vB5JAmnZhNnqqIGIv0PNPrBqdTh6r9HYjDbe7MMcfxfOw16tsWs+/bc1xB
dCzlm9cOp4gd2lRKHYsRb5Cq4IaT1qpEAPhLqqZodjSiQTrkW0F2bXuMRGGJDUWq+dyRFHizGpLw
wkPd5P26tRFFATHAO4z12wTa66OWQYffg0pwg4jwqyLY/aT30bbdm5etg9nx5sn6lRy+b3agnYoc
zohxO+h81ZFb9uu3LxQyPzM/qnxI6qTUXNYs/ip6C0kuKWL4NWdR/Dk7L14JIE4VhBHrbAaF1eSW
/EKa287MKRm4SnMyjFip7MZlm23y3msJpY1NX+OxCqkgCkuMDzhSafUidPhnQs44dxokkZXRFuE8
ZYmDKyjRclZCM2yGmio5xqM/Kz4X6ZM1aKNG9RblmtUMfvi56k7bV60f8UBllkwOZNHMDk2HoNw0
e+1u6YFsx/Lxh+q0q/5RyWcMrRZkkwZV1VWmu8j5OCpz7z/4+ThSH6tqqMqeRz10AgX7hppIOslD
snAjTOTNsaktYqUtZFEMBWMhasjgnAFq3LRTi5HZhnUVbR4Od47vS2J5MAFJoVUCF5t4eQGkw7DV
Xr83tXsr7N60O/ySwGuTXgo8BUTM3Dd+jonZmsz7R3CtsgIjQar35RjKBe4Ac8XJ92eeAPwhH+VQ
AEHvSfeIJxjXLPaW1Vkpw0XKsb4FsNCpQhEV1Nb+BuCaRpJZkJgH08A8YFWQbiqC9o1ksH/4DAAr
CZi6yXH7kA9O7qhn1Db/PrvfQwzRmRUb2HL3Vn8b2wApJ9H/1tXnHI4zX/MkwZcpWzCdpdc8wiTY
TXYNlvd6S92pACpHdxIinMjp+xllFtTL7Pfxw29d/jsjJlBRxaIGAn35mfgAYrQMthjeSbU0Thy/
cup5/MgLmaE0Q/BdiQ6l3OQ9+RDhyDO6MexJrKvu2jYcGNfzNSkDYTghr4OCwUAso18ko3aXS+Jj
4OyCWiGdUTpSxxWfws9lOuOp/Bkzn5/e7yB0WLcUaeW2UMTlFPHfoxfsfx+hg5X2U7p5bUIPiwNN
fQk3nc1ebm7ciCkCO3XwJq6iyKPDsTfOZivQjgtoSJfB4TbBfqZAF22k/NSy/G2sTh913sCOdUHW
3wvco5spDBo/xIqQH5E42fLyuWyd6q2yfjn/Tu89YcYByzH/tFWO7RAF4rqQJyJSd+Czl3GzFAjG
hPpS5EaUwX25FCPTSZySycv0SmLsFYp36fj2CvbMsCOqORt5JsjgBVLuRCqexzA/T9MG2brbPUN0
ghuPjlqiUf2Xs4cuiSQlxNUgjbnro52iEZlYsXsdo1a6eT4xfkI/IPjVXRHMKe9zVKFddbQjMrtW
2YLq4PSagw4mbBhx9MN9UzonvhszoPmoQC839Zm/zNd9+nMmvKVpP0aPmk18F4CObkzJPvcLV4N8
oTvr3joR+MKAS2oomIhEokNSemjq6npJxO8YTvMGLIm4cTUXjYESdisIKk4sHHiRp9ytpgx93qm2
bhGXf7eVsB422NxRpJQoy6dmz4zRI2LUcG7l0w8xq2/6iD5B6aXzjlBpRRp5wDxZ0D1nXm0uayH+
VznuVGbN1LJUHPbAhKNikYEA49Z4RmX+UN21KOPn9g6pXXiOo8XDYvlstTt4iH3H2PjeLCx1quEz
JdvBo9Ms4gcbTfC4AoNEPZ4sRTpBsPFcJuqJHMA7Ab1OYyIsfKkykR/zBTlDfBrYVH1jQbD2CX2n
9vHTi3gv50n+2+5L9DsgrJgMFrieXBd7M9+U2y+xGE2zPSmL8c4gJYW6i4MhU+1k1ZkDHs/2MrIm
ZYCLbTIcUjFXrxR3pZMvyERL5tcIJZBTdlP5HiHYdzlIOckRblnfXpuy0rnW7MOt+yGRuiGYojzd
Us4Vs50jJGik2VTAQYxJv9ONtCWpIHFnlzsiH4qiI6bgs64230cFnRKLdgA9s1vPw3nx/TAGSu4b
UoHG41aJVb0pOPLd8onyKAGB04inAB6C+EAUxpF3hoLnqerLe0MjWmhO2lgUeLSkzZBHJ9ygCYFA
/zhkoJHb6qSRqadk4mRpVQT73X6JxXuVi0OLvV8dQiTU60CzOuLQdZgv7P37oWy4bwVpRMgm5iO7
yM6SiKBuGvNqXv1sv3tLxE9An/KYW9xgPxNSX/QiLC2PSx5u6eQiUHC8yZV5o5PCBB+uc3xUGMff
DFAfaOCGgtfxRSoXA7+81QvJPVknsAk/fvvHGQRWGWkJEhaZEi0SYmNveamGlij/hvYbcIhxIbG8
Fz6Ubwpx7rI7wB+133fDWYrTQyps35b4eShPChqW3l8tmqs0u7QvQ+jULE9sOcBZhydMxOKYp3sE
r3LgsvV88o1E1iyB5bfKDWMbm3unrJ6vJVt7/XOnx6VHnf9MX5lBdZIXuCzpSbLiG0g5yVIUqZW5
VWqpdVl20gS2F/r9KNz/xNpRvnneBsoNdpp3SrOqQyLqzZ509hN+jrSHihs0rMsgdRRAhxynUTJo
Q7ret7e3e5Fhw6smCYr7+U+Ug5AWc6TfIsSwu5/FHRKQnhQMknEfSylE7xRrsj0t5flkjvsw9u98
F84xAhBrvdagjxoyMeH9NOFEyYuql2GDTv0BI0g/1On7usAItqj7TD2lOS3Go8nvkLQfYk2Qh+vc
1phJyrI0eqO4eYMtvjSVNsX3kW48c8LGyv6ROHItR2JNGo4nkq5q/3dE04m9HqYIEoLn/aXPa8bT
cfmatSxqoUjPZtuOFYHHiUCsSq2h0bBxpR4jtmVW+HuxsIomCBFCf/23wpYmmVdUBMw6HjuHEtzS
bIJIVbNBnpWB0slCwrTl+jJkdaHwus/OvjQTtN9VebXuIwfP0+IysuJsqV5Nrd1bdNBc76L31J+J
qmoyzPexDgMToJolhy9QMXdzEjHPSqLUwuGSGhrN3BpN26YYTNwWGoOBiERbvuH+Zy9MQek5I2/u
Gz1zre7tYoQkSbLHvLLdjtAOYcsoJRZfBLugykP3wTwzCAWNXYjvBkM42KenQzRHGp+RjvQCyNhJ
hCBcJRbjDzbM0hHg+/5wsXpXWuOurU51nD8ms6Nb1zYIX+wddD6qsOMxqWwmCEDx/hm2kPfS5yhU
nustX6dBPL2N6nfE/xiWpvcIaAeya9SzaYMbaX/taUaljwEbcwYQTTSOm+jkU14U53IRIsdnFQ8r
kqRwtRziz0nx86xIoU3NNOYM0Cl3fQp3v00yXrFDEYjxSarJtjrT/yKXqtgq0UKXWwxk6ZYFPSEK
SHbWwD8uTpVpORHEeJ4PTbbp7aizy1Hw5wI45tPJNywd2W6G3vLK8ZTZpxa/7sPJUIVd0Gr7cg30
OvvrGbN88li8fPNm60LxshxyJAGlIkHDIA0relkxF5zDgv58eSWoRPE9BXZplFXCbgDzz1JLc5vE
LkFkLOe9ngMgU1CXfJVMP80rI1jjbvLSfVEPqMBQRGJDoWEVrFqEUc2H6mVPFxm3s+gABpf3wPY+
EM24YP1mUYEt8rPNCc/iblczqQ0Lu+kKrE36cRnX+zadvVCMRKDWgfX6k/KCWzTmWEVxO/VGP/pT
dTzB/8OKoBtg4O4+Jf7c1UDN2/n+h7h5Qtu9NKjByU6gCUpcYzn9ZOsrtCiG0eFFgEBtCs7ypYAY
DLi2N7o5IwVtoEXnYzXx/gb1Rycb63ilprLTy+xqO7nJAaXWPC+wER4E4gNrKvcc+NfGyaAxVlYf
ime/5AZ6rDQQ5g3kYFSmSuwsGvlWSQKgv92xUIKoZdDKtfl7WyL9lGFSW+J0fj9YmOZLk85VGl7R
FDBGnv29ugH6FGTcXbp+x0682zHWT1WroZ1347oODjbLUaXyq/dzSrn2mK1sV221EGmk0eABVdLH
Pbwds6mIw0fESwuToIh7wN1bbmRj3up5VIVmBWiXJ75yxplN6r5IUJ+cCbfuocadok1N1h7GlF7n
08T1s+I7u8naD+ebL8V3YG9Q1NzWjJge2nGLntak4TE3RcCDfxEoT6gaZv3FNvm3NIWlWmggIBIQ
eBvcWlCgr/ZaxAzp01c1g+g86GMfjn1i4r9Uk7i66kFGIqA6OnRsEGtSQ6oSJhCrRsRcuDiIyR/C
giCFbsXW0+tlFf6micDVFz8AVhHjPWTUV+1ZxZ9w+h/vhtXIZSRJ8N/8LkifqM2TuSiN2/9RmdUb
vYbgennv62Mdjyc51n3a3lblD23oGN/7pR0wukG3FmbLtOtXqTjeQKxZL9GZcibEBzdWqCuJiCpE
rrsjLNgpyZqAjszIeb5vb6+wwoG+l0p6/hsNUrzGDpBlIzjQONh/X5w+bFoXHFTK6f+jQjgmB9eu
QuFBpPIGv7gv2C8IVTGIPCqsm7h+9QEWY/tk/M/vElLIQZ/bm4TtUDel9J3UmWiS/4bDfGy+hx+o
PQ3sS22IN1lWVJdvSYUJh6RaJIigVdrW2xMtHvKWyyK6Upk1hx1RIh1ZqMcf3f+hv4CWyLfNMjnV
Go2wzFycPajHH5WDC08PMIxpMF3r0YXgUNN+YsYScrzhTKTVwtwrRgBO2XdJeZFjGjLVLzSrjtVR
3rmX0hbXyPe/iRkdbnssBwwwv66pStOx/JtGuISORNoe5nm+LsDt7k2Bl5TmJCUvRlv+VI5NDOXe
ZhS8cd51j8uTQvvx5xDviCXgulKf7mRJn9vjnJsQ4RLidi13Xo7qvtVDLpesvcbSGXmd0pL6w9Pq
ORvFDsSZpIvjrntFZU2FEJkjaU8VuBIo/r+4AIKahCJtn6xdNE7O9bRHXghFG5LWKUCpqNWYIYgB
O7x+f83/wwESLle7zWyW9V1bcaZbALMOuwfUMqqDikGzTSFoMVd1R27pKOV4zIgZXnmh4xpOPr5j
VBjmlmiQ7DkcrA5BBxpVmmGgSne4wKzAXSUAkw5wOV+3U3+bFBmpujw4Kh0221U9hJsc14u8CTOk
YqmQylr0FeFB8iDMqjhucYxG36k/gQCX03zDLRIDqWz9pB6pWGYPNqtzoqtTG3Lbj6yUBGK8jIld
E5XzkmAr1SLtPk0exc0vtYswKw88FuIsExHazRV38B0rk7pj75mNe9ynaO8R8V6P87v5Hsg296Ex
M1BPuDBqYVKx1OCvBFNOvUNSuVq79no53qTYLi0aPP4PjgfQZSKmIXbETRAzOR9Czbquts551ZyN
HoMcvbTe9R167Y8AuwzX4zBc3de9GxWd89FFkZ1ul9l1HSE78x6CnW8rPvKwUshhQk2LIvgUnJwX
641VNo4cfCyP57QlexXtDt+qG2MkBSv4M1XyV9krOO2tNkWDNmB68+IQv5rk5YfImi/7gGlYhC0v
xWo1DDqUBqBVzQ9cEksYu7K5DDjbA5nglzi1dgLFXhrfe5Z+PeWlQ1p8jVj8k6TbF4EDMDp3GKkw
YecOLsnnK0JkSFy4VEkj4FyJM/eazlIET1WZbWK1AAmKxwuvJ/4XZZnW7wuZes4sVUHSBz+m1jLG
cQ0YWuu6lctAqbQWgr2uC/JqK5PVojOTUp6Dhth1dxLYt2XgSXDjBMoRhuDihhpFjLAixd7ZSN7F
ZJ9k81R1L5m7u0nx/+KIVG+65khsXoMG561pMHFX8YHKIgvY0BVkPwmmgZmyJbf5L159/glnIrjb
KMsUA5+lqfaQ4rDxaHJZuo1h4fCSjQ5gYB4NjXjOggKpYwoyA74TMd72RRUkSNsEahpMo+ZLw+1A
5JYx0pPqzwjDDBeCTet4EQPwHq1v/GAmoyHvWaftc9VySCn5e3TwXMGdfI5N5s2wyTzKebJnHzn8
YStsWoAovUNnXlhEvHJxkj8j/QYVMEjg/xl4pfqUxqT4abcAEJqCc+DmYtCpS/R7vpC9BKFnRjv9
mejRXsH37QUIZy1FYAe6tt2mn8Sf31JUZWvFNTwQxzaG+pYSz3hoamEtBnM5Lv1qOdhWpCW8tHwa
L3IGRXBUPtPMzHPoDA0npnDXOVQwz72GUv9w6U/fbSwdCyfLGxNhOg2+83baxKs0vTEr2fhfdLPP
q8ZehulQOhdHVJpWESUvQSIwBi5jAPpqt2XxQuemWSQa3lAv9iN+0oFgWnWR6zvsD/ujypxDrehX
ZWkZHbmI9MvNj5PlVFP1/PzWeoZh5PRSKqgYSe+oklS48YJuoYFK0/o+5frOOARqJdVOGkN1596a
krADqrfhV4LNhPSoJ/6MDimnrc1ez87nmdeRrQkk2WNGvZj5ocQk47IZt/iY5WIaGBDavt3MzPir
+xFhOwoESBJ7mWjFrYNo+pex8QARpgZWsQpchQPqid5iL6L1Uq775LfwpmZGdCPQU0PPcMjEpaEh
75uMZiGsiDCj+Q/QUgCE5MrDkxaCV9jgr7SJf9Mft1Gpv58xIFA6dmHrnNDfOk4/Qnxgvahn9RR8
oC0hovaL41HhOgtZ5JLPYs65ZqhcEwlPDyRNMzx6iokLPQyZ5TJgyUpZNotU//P1V2cYGGr44klb
vAJlM90Dp2Qo0jhW+LUbvk0aRlw4NhrL74LqLD4AJNAVM486SmZAMWCKuMqtggig/CacoWBUas4j
sBtn1Lj6NZvXOmMoAqjIWcwf6v81ynN76Ry3penlwSjEFJlHIbLgXJhUnjILxP5liW1c5gcBw1dp
LJGCfk7V71DbvFqX8IyUm4r2ksXnvVsO/hgkKUMaXJs6MjYZYG0D/OadnS56FgsMRXV+4iGzwQDl
VXH4UttlEHYVAKPDaBwvPUQn5v34iEBkIbQQPo6z2OufKjeYyteqeHKQmhsMvoHH1Tk0d05BgB41
6zRC+/o7uFd+6YkVlot4OqrcTERNHsaumGy4FXF/oxUt8WBtR6/WIxEBcqmiKheF9sIw6uCf0tU4
xOv6LduhDEmY8lLH/L7JnWPgXd5rZq624esQAduIoBR/BiO9CfDUniM7rnDkiWrM7TdmAlp5POrV
vs/uVrQlZHOK1iHeFXzjwoIuU8dxeUclRT7+4uRVNeWfxXw8oiMJzl7ltSiQczPzkvyFFjhbFP4z
UrbE9VulBhOC35ACGUf5f7lAf1vpnP/v8QVsXA6Fu8FQLSW3o+zgwoYGOq52NJY8FV5o0qANEQhp
ilcILy+n+TlqFPTIF7HEGt3s4Ga6QJy2sQXFQd620n2Fxv9WRzZARxlz1+40MwW+wT16fpRM8szh
z2efG3fvZ2yAG10nxkqo0rjf8Q07J2BCtzVBNI8fb82LVI4vR6158hytxZbzRG77WTM1QaPBtpd9
ugsC90dtw/LauJC6StoCg+yhcw3/uF2p3oORAdCQhouxf0NtvOjtDFUN3aZQN59Fwqlzx10fAKKH
4LE4PaGTyjgXlFoQGnNXzJmYVdDyrG1wVPDF3wjqCgpH1TY12qR5h22l6k7IsG2t8HL2nQccbVNl
VI9NWpppTd1QfS3HCX9sGs5HaY3ErVXzgW9RXr1LmqpbdA1s/SBRWhd8AftiJ6440HvX19aAIUnn
cQMJjLNLp+NqLO0DusmxRofpL/YxjQvhdGZUtMsTIV0iBbjB4a/6vqtHRrnskc8dKRvo5GKeKgfc
4R3AUIPvD5T5HASWxFzC2maQY/CYWcnQakGBlp5W3FQJR5mPGlASC3ynBx685CN7rCv8keQJAySp
LqlFLB7OLA02/N+q3G89t5v4/cu0Q6P5q2WRbIL/FGNq8Zfuj+qZbzj2kkRaGLwsXkqmlTEQHOPr
SPd2PKyQ/I/X4ygn8SN2UlOu71kvBxruvX4FdJDt7QEpwlkGAbrIITbbAkV/oniIJQX6uEE9c+ww
iSrA4M1d5lBXzUupw6nJ8GM6gCDNUaB18VldPshBM8VOOGcPx/MFRENsmIgRX3U5hWLyyEqPtBNJ
J5tFmEPavBqMFLSw7+O6QxkSF4DQh+vyn7/EbwHe/Gtlc9jY3b1sIm2aTLsLyMdXdvxPdOlj7L+z
5g8QO7QYDBY9bnnZdr0Yjlawr6wRHBt07Vbv5LgvEPJWXxi103PJfrOdOVZ9bEGT+gp9PrpEwoFV
cMZwWkj4SQnLCl0EtQjAnDl+uS5rvCCMx2gJAxWbJS+G/a6h9XGqj7lhpWyor0kpBLmlxjEgMGf+
wWvw12BTLswmNUHn9MfgUswmza2sIrcgEL+fHXDywXdIgLSrXPn6xVXzCWZSLp5xBUMIlZc7cnwu
O+/bSATzN5QGHEnpJsNse8LmfrOPRVghSCyQ5jClO8lPLTgtyOtKxpKUVQVUtOSogQJcXh9M73+6
kLuHv83GHg+UGs7nDdKs7NbQEiE07DhSYV6LDcTsjTgT2mTb9WXkG9MjWC0N0w5lAf/7Vp4cXmVD
xLTf7mXhbzjh11hlXjAZD9GPMB+44RlNO5wczEeT6Ve+WOzWV4nxPEXXuiTFCBi+fhzSbfOWhGOl
c6WZKe0BsDsS0vhN3rqCFIzkDbQuAQDyidYoruXTQ8o3h7xB97rZAI0tZp5ZCg2Jauf1ackoBiq9
MPuWRsLfSSjlyVOi68TB9F9AKprs2baKCZuqyh0o4hP0y9Nlim/2nbQ+7tFEbtf23lwbVXDPpBtQ
IbROtAtyvIh+9Rdd7tmo6Lx3ERxhW8g8bTSDGTz93Fr9uHzad6IDmHiLvScRKe+ci5e8VNa40OE0
HQ1UwB9RsWFULAfuaTsR1G34Dxu1v5YB9OYb6xLeNo7UYEmMOErrufeWGHEle3OPwPDsch26ZPbZ
mt7NX16Mxn+F6GshuD3Ul3dnfg+SveTAKMn49YQVAdRqCSbCMtfDjhZ/VfHIdoyuYkiS+UMNjl9V
KIa6LAffh2juce3yYfkQgmR+NlR7UNTusYNJjKbb3ybTfRNe8opbZ27rLLifsR/MQkBKSW4/oVTI
n39kA1Rw3EX6b4b7T4x0c/hhFbyBj+4ka3v2rC3qnHct/gaMfdJZNMrG/vyNrnZ25DhFmYfNmkz6
3E5U/CFwMSllXxu2DXUZetM3sN1r1h1ZF6Yu2bXEpJQhv7eyTHK6WGVZ7J7Jwj3dUkZ57ZpypuF+
3Ozn5CAWFH+jIvJ5mQYwEvOHKCNBzaK4bl+BWWVH/xnG186Djd48ZoP24fK7ozxbX3H7YC8Vq3K9
VH12cpbpxY9bAzF4F/zcTyjQ7Npo7JC1SPtjxrM0ScXveFCy2liQo3aW8TN3kGAceQKf/RELXeH8
Bs6b/QFaUkgzZ05vXs+kVyboiizZpB+5i1ikeCGiwifEApIBG8srxPIDTj6jb6HsgsEUSjDuWd7z
8TtgR8npzuiidzH1H8JeGsHljQPjpIWp9LJ/mMJWU+MM6gAcAlPTY+rP4tWhiwil2Y1c0+npUOnz
jvTcRVVFKbohvCq8ViaFseDY1flvDC+itCPShYls8Sj5ugu2Ksc8G/+l1crXf9vE+emwOSxdyWGI
MtNFJbKnXqBhQg4aFWCJqGRkm3zb41anTYsi5gU8+uPq1gMIV2VNS7HWnxUErzsPNToqmHKldvJK
/AXzSG74Hs6m97PJWVH+oVeGkIc4Rk86CXP352EfuIc1T5uwezWEzKQUpqxXuF2ngutDxXopvr4E
lT88C/WklH0I1FeNTecweAwObjT24N68PCO29hJJccxvU/9ca2vl+1n7tjGGoxnsRCgCjkq0pbzE
j9stjKvJoBjoz+LWCmb6ym/8n0EbB/j7V4uHaXseJysDJlbi/zMC+MIWJnF2LOEe6jLuJRn73kwr
+Buu5+HAalkW1QXKgRHGLomO6RZ9LqOJCW6Dxc//dsS04n+sPjhVSDjEUJWwo3y/dc38j0trdC5l
wzcD4nPeg3hfws1j3YSWCu9EGiFJ99549R2dXvNmICJMx+XZHLJHBhDZ4H3oRaQZuggJ92v89JJM
yZgyNCJZN9vc63rTKOxhYmqIa5TrxMonS7i/GfurxsIe7NUetx83/zdYST6DGt2N/QQqgJUFNrXI
axtyU1I1U8l2Ro6P1XMdiEkkzZJ8X83x007sIgBMDC5FXO4cmuoWbxWQsBnRtR7qeqkW3B7eFpJq
JnXRVr/dQZ++rM9natCa/eQASTbBkfMxWsqHT3gUsoHCbfI39/KUyk1ig5WqYwvAZqb5AbwWIHHk
vDGVzwqO1vABXIPMmSCYRWOGIYMO9jW0JQN8krftwzCZnm8lezcHRQPSeyZXnhulNVI9zTzC2i6J
IpuKtatalQH4OI27Qg/7nRwaLiCrkzQWnBeVeq2T3hI6O2O3b+DAttwPgUVEoolyWMKqB0rj6hBI
9OBEK+vQkeypzuZK5a7S33HaOleRjCD0IVV6IVHTWjZlOZaZxulgTKn92rLzTcUYc0pHulrbu2wj
a/9EFJHgCGBpaZY/QT2LT5wFMCg8QJIjm0uQxzEuOZHUzO54LzHzIxhml43nnhsEcHqr0AxrPa6o
euZJo1DCn+Dc+uvvdw+J+am/XQOYeiqabKJEYndkqP08JwStT4GGmt/lfNtbdqzOgYknGdYU/RoA
ARp0vbDv/5wDoVcpp7i4O24DSQ8jF6OkfnPjt59kRUaylIYuROWpTkSMv6UCUM3x8UFj0RnxH2wy
TDpFVffVSM6MbfAYj4lq87Nkvh9vPQ967Sgph3rY2QSopSDie81w3KvPK4SAx1acUsK5VkY27GZB
+uKOSa+eFzsz251O7+IYXRrvv90kh+i9DuKbHZqUvWQcBZAhRu+aAE1YztPFrtgDYV8B0J7PzmwP
++1bSAnLa1QNsB6dntN7szpbWSBPfm2PjDXvHhQ2N6tz6Ft6sBfXYTR8IIvopOeRs2lc/YIUL39T
JhTRTA+b6OjcwdtAgmW+GCpaup9N3FH17J5OVfl0tCXyaHns9hAY2xDzaWoTJWjwRTm6DfwAUyjz
Rx+nOv09UZXHCe4IjLS4+h3Mcmf5HmUMAdeBAyuCr7psV0wCFuf5uAXd/e2XSxBFEXkB+Liu18yd
8wFQx1dBy7KaGhjSk+U+nerLkbX1b2LUMgvwJG0g0GfaR3IUVRvyfcOLU+mDpmZNcL2cws43EiCz
LWYQghqldj+B0230kPK3xi1B5crGpr8hLnVfz8Ucr9uu70Z97MXtw4iU9x0sQLeliI/KsaLrK7QD
Ka5613fSwvSB8F4VmBsavwd7n5zZ8FUyOv5DRgYI0UqutZ9iwnMJ4vxxjiUJwCPPQWWTDI9Xrvgl
VBlnJYNsJ5groyYb1JkUGTW9r+aeYlXAHUo0t0bvr9a7O9BH845QVnqpQtv9avJV+XzJHRxGx+/D
lh4bLcawfkUtiA6xJa+LvUUy4irLvR6ggLGV16UXtO7Domoc4+k52VJfK+eoDwV4Zmls26y0Q5Vt
6YR86bkWIl4Qes3l0hH93ZObXmk6EOoIadlAVEgttH1JVxeA2JyhayXgxQznF2xC2R/cZi4swB3G
Q/ff0xYsdUjXFPdqOY4tZx0JhREyL4u+GlqXxWMHMv9kNf/+COm3NgxdhCsApgB/5+PMCq6CAdpR
+G3hzoJ9X9AlxW8ZXUCo4uQi84zxQQ/kYOYvmxkNIVf3T8enUunGn0xFc0MbQgG3PsKZgHntC27H
MADxLVGBDOhsyOaZCaNMdUh5VBFx1SnynGHV31IHzch5jNeP1rDntL64whv3Sv08LQn3FGWVd+k6
Qjgk4dGD7/vIdXP+RTmpI5ucpAW/AjEqNOxkgKdLARyn+kp7EoLJ6AmUK2WVb9C113462KhQE9g8
XOb6p5j+79IVowJsxGF5VKREG26KPVZfFOWdhRMSDxkCHzRWCCZzO9ocwjZCiAPf2369HURCtq7J
9kaMNskYYIqfJxa4mfCOKxMmv3s/YNx3PxNkV7Nf9GP0xnQecZ2hj1346gy0787XKs43uD8aIdf4
h1Nl180IduQA/GnWD7ZgY5F6th1gbCXVVPtEFrDBNjcUIbh1dcx4xZT36AGYhhnW6QBVNKAvo3nF
rCUR7KUNhdp4NgSbR6sdmCyC8ysWuoy9xptPQxgz44xaL8y7Ri8Ixe4XHcSVE1/aMSREP32S+cLg
+Vm/6G+Zym33Xg5L8NvjJWk16w53NmN0clpSg6gcwxJxwJFPbnsGt6Y2lBUvaK1XTQnwuwpPh2y9
nxk5/Hyp3irmetAvFb29Ftsj4yeRqk+UR1CgXsjoB7zyAOfo8+anZt3rtakgGBbkEtmfeGU9Ljbi
3Y0QqpprUxB1eAzQ0clSgBRXK4rsYbztKsE+aIfDHOUvcPvzIxZc2WwvaMO+t4l9jrROYTuGa7t3
PXOrgcrrj5I/pvSq5RggPCJRKf3HpkAGsiiHUbxaS2lc395oAwdlnUFQu6HFR5UbvZdx01N0Mku4
LP/D22UbFOUJjhZ8AEf9tzDlOocfGtSLdE8rtWfiXnx9GJbxEQPxFv/wJaKQccdTCiLzQcfrR68A
Iek9HOPLXNSOHcShPkwCcdJJ5/Sw9hVh0mFqf68uuxZyIFUFdJqYMEB922GPXwGXFoTcz2SICQT6
mX9i+2jNehbT5g+wmCJqc1BBjlRFlODaPFvjjuoIqd8DKjTjj6G1OW5lsEKTCHyP4M+AbCRmxK7Y
sJGhYlX8/SPVn8JywdU4so1bVgZ5blt2/qIlA+bIj9fNtaW47qTtTiT9HAnUSGxaW2AXI1M73gQZ
N2iECDaX9g6tXygTX9FfaQj3sGcPHAHVuqZO/pkFt8JDY+BVTTNkWn4Q90MCKaGxKsHtuQcxLKFb
SfZobTmnbjsK18ezjt2a+DJNKOB+NilJzizDqC561COyD/v/8q7fgqlOx/imDXU6hRWFKxPD8vKm
7Z9nr4ynhqQRprp459GM0vVzZVFswqiWzfAbrosz5T+2cXJexHHuC2svU+ji5bhWa2kh+inajeYS
D6FQCg9ILP5ERdb8A1lU5ESH0VnfCBcDTGo86QXtpiGG5QuO+SAPof4pvRCLrirF4OFEk/X5pVts
H8YnaOOmQPQ4p/hRY1RLGNZTm4Gp3cgrHYLHryw8jqsjXsCyHbXTAEOIizqsKtIORhOOUmIU0Y/y
kb/qGvXLRRWiNL1Nq0RcUoQQ+nAeZGiImREaHEME+YpowxkX29uQEQ+LNW3zfertOUeI6MVJ83pu
HZX1+gJVQrkHwMufE5jI/9IgsLas1NOhFMhZuzIjiYgbKlJnpRUyb+qBBzz6bKAd37bIOsOKx+qG
h55wtJJ5u/omGwBuiju/VB8nvjWD/YAzFIpmkbYYf21ORn4jj/j2U8Zy2XDvtk9tHKAtAoXFBcOf
BDT5rBAAFlCQ9sPE8s93BFcdc1t1g0qDbtkb2iRY40wFBVuiqACGdOYD96za2vp5TGFuazpKeD5C
oHJXNpkYJuGVrbq9SJYA8UQSLF1OVVogXJVuWcmU0yNyx73y8o4YA00i4e9wXxR7K2RtB8sjEt6f
K4/sdGojM0X6GdqnTpKRYLl70detFrt/Om/gULN6Qh5tDo1PKuu2TYe0e7jr71LVdeljc7qa4Gn0
h2sIz2v6U2VXnrbVbbJwUDW0wLW1/9n3vblpUFHW5INd2cVlPnWZfptPOB9qtJHqruZX5WI/AEoK
d0XT83ITC36dhXSMxqhmjjw7x7o57iR2MjIh4UnRM8Ejf3OiZrd0x5h3di3BPVR8rEE4fz6j77P0
6V8sHABJvszB0omIVOMSSEKs9lw8vBGVCOU7W9ESE9hoZ7UAw+B1Rdh/YxLl8CC/2gt/o3T9AWsd
OWaNqCtk9rhOVr8VfGsmI4RiAHGgBRSZlOfxb1W+20kelbVsLcOLNo9bVFHv69/wnJ7qDeyDp7p3
H91tORNVj7q03khDm9LnvW7W4ON6WG1XTAsaj/9/rZTbIibyVKqJehVwz+BC2r8gN3xp7FhI0Ne4
rG0f3LdBah692NQqLepucLdYIGfrWFLW9aGoNrbIU7xnEEcOxxyVme7pS2unXsj/2cQFWrnjNYkx
2v3BXCP+C9YCn8WvrLPlNjMViGi9zsbAmkJQFY3xQy+ZfUALxBWQTox2AJQHI/rgkZCVpxui6kcU
/titX4N5WpUtc18P22WZO2fKAa1HqNEEj34lri6wDDbURzswBR2GY3n1n0eid+L0cBdxzmluFDVW
FO8gXaZNe1rvFhDMpfU3olthybP33es/SKAM61zlQenhKXpIRCF4+g6YgE8LNMLH2d4uv+9mMjlv
gtRsQVmtIbsw3Xcp1DoUAJMzMdYxw+OrFwWOmJeKT0LdizTbQTdfLEOAQgQWjQH15/MxZdSdJlDs
xiAhCiohZIxVv2m6Ge+xLrmUOCQwJXksTcbIecteQC6GrXvG43FCUWFr077GE1SPLZvaiI3fkZbN
k+btUEZe6NpoN8ZO1muRkgJInFgtlXjTT+IL9LpK5KOe999gOETxqAh51XwxLFMUR3F1lL4HNWK4
PQwfK1FQLmU18Ti3AEbVJSCjYrylAUmj5jaoYzeqpRXoFWoJ4XezcS/ljTRIGwgHMGcLo6rexoC3
5SVDjs+F+Jg9GOELIjKNISsx4ug6OGdncpQa0c6x3JB16De881rbtxxv+mSBLIe1CngGmv4cpaYg
nU7B1GvFHXAIkfU5rsTFDg+ntmZBCD7b/p2n2RgoaDiYQwLEPpZNId6Bi9SQchfnbZWQkXk3LprJ
LfBeq9WbbWkaJ5qLHykIIDgSwSXiBAi2+hhBFoBiKpo1VHPpCGyDJopahgQ3uoBAyiiP9lscjG7z
+A2hMOQA8bpsc2ucAK/sUEidp2ovlcZjrML7nVh8zzvEJLjaw0bJOnsf0XFwBJ1DTwYJDGwodLUR
djf+6fo2cPpMkV/cEtpmkBpe1EIntfNdNuFH88c4Tp3NiVFvrO9eDE9kltOfP9lR4wpUB+ilU5do
Yjols+fzykBcka78ummrZnXdKAr9Fmtg3bcpICzrffufWwRmr7KJ6UspPI85Pw+PVZH9ULW6ml/u
cJThjXyxzCf++HJmK3zFG1vZkt7Skz8pzWgyj/GEynj+SYqpfxXqfOAa35o4eVKx02j11H/g+KmH
+3u7OLhYXLbgeUf7X2fswpcjT/+fw2aLeaqbcjqhjOyQqKt8Sv1EUw6pslBeyuKrIvnmajh79bK6
AwRsr8fu59+xliN5p9SwcveIauX0FWED72PA56dC1E+6uvnOH5/2bLuLrByYP57cTJJ+Mjx9nG16
w3wQRgwXQwCu7BCmHmoVFCNcDTZ7mI3rkduIM74hXf3kxSajpZqKKjjMp812e6NmZHU8JYdR6AoQ
e1y2cDPdG87Ee8qgggv86OhjsBqHX5DsLf64Yc65ZBT9ynzLzzRBRH6s7ieDyqTRhuc5E8OPQSjL
rSH/clG+OpWz1yCHF3nMZ/9lWOkZ5K/U6pD7qRlCLlF5vaJF7PmpeXBoVamKnHEf3QGFlQgL3I2l
/HVvtEJQ4kDFp13C7JaQPtEceGsV6Pdoi1VuomVYcz/Ct2QOlrE1xwij16mJL9wcnGY/ptRwMfJd
Xs2losMYjTPUnB/eBKt1CZJl9PRyJVrTa5JCCMESCM8v6P/YA/6Muu98Ygf8JF1vHDYdqvVZJiAD
ZbJ03aVHB78IrC0QKfdn2pHgDgyVm4gxEf3nsnbmdDwIZWknaNP9b2fn67Wjfe7o4FYJkIzCDsgC
3cVNJOifT0TRZ/E/WXGT6N/DtOPm0z8G1UStgzDdLEa/ZNAIp+sjwskVgxqrsyVQvNRmwydEI+Hk
rqoJM4LrJ5QXdM9hHYUvEQ/kX5oQFPkJbJaBvh991iTxK/A+/Fyw1j85hDHuwVxCh34+RnecHbn1
+8O8W1SFCF8l7AKZH0fnfP+VryM2t9G/mdfCdVojC/CVvVmKOwCGkNjDoAdAVoQirj11Pvq2PD2e
3jc0piy59PKiZJnbtlVvkRpEIt62m5N1u4snzuyOmWRJudxS+bza+SQwlv9a2Vt7yDyWS3vXe7NH
RAZO+iN6k9wdtU4bpoz5GLOvN9qLtngKuntg9zTRM2u79IKL139Xj8ZLW4FmqucLUM/aacJCBwLL
sSClrMRHyPsJbHCTlj684Jlnc1z6caPTIxUryv6LnUmGs8Wsi6N61Ftrrb2rpqXx01Ki4n+3aimu
myuQ7Cp/3mc8ITLP1ExclLHD2TbaspRB5ip3G1tHu3ZIAXSV/ADrslAlwG//poHVGbE7mo5SlZEu
ZGpaZoujwSc+0hvarUiruZytO/iXpzlF8bTVXQz9PilWmo/Qsc1KAN+D96ICIl2Rlmvd3B3ghMKG
npxmVpQC+cWRwphA6M3slOZDcD6IfxOS9IyY7ajx58H/pQk6Yyq+o0ZXpAyjOrqaG9QKqRONbuYd
fNiVarrt3GuTucydKBrDBITNp2pYjaclsGXgHu8sGzXAxnGwwZsVuD9sbUlAvlLuEJScQW/B5R7x
Q6wuQZwKBhLUfaYcKn7/M0dAHsbIy25yT7xAIxNUJVj8mR6GeBsWppfg6j2BZb/PvROsJ+GlRgY4
fzkvtJWg/mXVcPzptW+KrnVhJdLFprynRGZIrVzi6wOrjww6MvXNa3nftneWzXrnzpSRIILtXTNE
r8PgJn/rz0VHjoIew2uBp/UKyTXgMS3YYYnZ0hqVCaIzSBYfda5AeNXsctG0Agt2f6IgInDjhzfD
XtmeGtoVXIvY2fNi8Z4iH7VRmwbFWT7R2A1JjOfGXLl/0wTTYwL3p91g+vnqnM3KzOM4vs1KBgbL
mkRlwB7Pfi9x7Uh00UOA9zmt9xOzw4LcL/WLw1wxRVW5e7B4dkt3wApQeQMVqO459WOmzW+xYZF/
RaI2m1dB7fr9o1sUyrzmmD43AfBR+woHZP32lzSc/dQcg1AISaUKtHb76WoZeby1njxIZgo3y7UM
A/wvEpu0JHbOLjOqdLeBUS4wUsM6y+jET6yMygtLme2XB5rJ9prfXCkJ7k8MEAqseJXbQAykPEXE
8ifru/Lnk69ar0++A3YmnhLGYYGzlZp7CzGoEy20/6yCE3ACSgBtjP1Qtbu3Wjynm6tI7/VJUYXz
MdL1kU4QqiEaN3nXnzZRhdng8ShRrQo68gQ1yyJfglyrjyr9JnL5berxfoxOhzUsAFjgxe844TlP
L76si10hOzDPo1FioSWSjife2dTue2yW9SurjX21+wLlvp10Cb5sfp+o/hunBrSBTTK/dRqg/kIU
f0TDDbVUULQorfgyDBlL/jIRRM8NyHppSvwT9TQ3QZUBLpaMXZyjtXCYzP9vyBqBvBlh+S/SWiMH
QkPKfPLBlaj4qA0DUL6pAjseIK1glAo0N7R0OQemL242qgCtA1ZjR8svv6o8f4S8McjDcrxAhJ3M
cSHLq8hzBNAtfffBjSaxesu3qz+sZzM36tQCyK7YXbop54quUJNSkZJ7Uwc3U207D7HUFYziL4FI
5/eLudMwdr5dmS2tLvrBHp4Rbe5jY4N67AS3HD8IPtpHV3tJoqZ9qeNn7OCM3HvxRl8SIDzWXpQj
AL7OZGdtY/WEtgxS/4w85k5f4Dg2lKqmCxn3hN8H1DEKHUR6WvAo2KY5ghOYkilKnKe9PpA3TyCR
cQldu8e6RI9iomzt4M5wqCxds6EQZTb3eCaLSz8M/lmNjzBR3Kr+DebqIcfPD3IyoTNuuf+9e3DA
s+ZkstzMeLT+KYWxTxjXzngUzXBiRYY+ILHOohchIPX2Z057WGoEiO4iQr4GL37ihoAGhu6RcNgj
VhKi33IAk6HbLsQbStpKer3H59o9nZB3oy+Ri8fvN7mhrPQkwnVRrZcFyaqW2c9rwzrxb6rQl4Vc
QEUIaqnyzbwuC4Qwa0dI2Xh/aRyl3fn+6ufrQmKzGyZ+CO97+xeoYZXybbFrSlmEug6QoISrDXFs
XJXpFETPLUfeZEb5mHXcuwzA3hi7A0xtfntcVsHi1UcrKhr9kS1CbnCksXncZwNTN3ZCZ9aE+eZp
U2NeDc6nD9rDBJwsgDLtJtA/LQvc+TWBeFgQXSAIJQETp3S/vUfmi8OIZ6JVRXGM4BhRzCmBJhKg
CCONlvNLeFxyWNJ2Lco71YkhIAYOlw4PDh6kS8Oap0NDxuJ78QtSlz5CRJ7wRmUgZ+Na9bq4Nn1y
xZuRK1e8YEFvXfG69bYUaQUYy2shFGng0OSstasv3d+Vu6MDTw9htE13XqreMAYi5bwpsmoEDwWO
aHAe/zwxIa4GTWnJsLAxZGccQdUtQznz8EJAMI76iVUESTR6w8AOn55JCk+Rt0t/yphQC97bEh6R
0VS87CAm5K8gHrIoaR266ppsBu5Z96vRg4dCgzKOGic+1s2MxHJtAdukqFHpK0hJ4Fkps2Z9p18g
KglqHIE8aETHnQH8xjt7m6z/VzoP83dge6S/SptTbUJ3ZCwcG3khr1b9bfXXn2kO7zJgeqy1PPiC
mp233ARRaw0306dCqfG7aJ0HTV4Ji2cHjhQiVCx6L3SCgtjMvf0IKFxT926/rJOGzr51tf3ANEo3
RBadzLT/e+16oPnrq9qwAh4DLGj4+6enXQ9Ht1/TxyJAdN4Brrwj6mOLAyExIRbBHxGHqD5lXL/C
aRVCY46hvdvnCcCGsolhB+nQKSmAXJur7x7twKFb++wTcRqt4vzv9phj9CY8y1z66F7bap3YkKE7
yt8S5eCxeg5Ot5bYm49JH1XS04AgsWbeps75t+YnVuZprvd5GmLj4hlO/a4JGrBprmENqx3csrdj
p3YXr9kjlWlxFWPunzbeT1ijG/tk7qkWAy+1WsLeoqfrT3iccCD0yIFF4Dfg3JoX4CmoxvirUcF2
r4UqAvad6cyITPgglWFxrtF4ia237LFewM3JyGBexUQSGaAy/A9xs4rjdWbUb40s4FHX+j5P+5uJ
5hDt4b/U+z+Kut+DSfIqD3DkSODFMep3lqwMl5xxEntxDESViOaKQUdQzGkZAh2K2UAIa4B90WGh
q6LklIl5ObYd7Ed+SoPwa8LLpmi+tMFdF22odGhilQqJMah22RDCVfqDSj7/8WiJQAB4fQ7y/2yw
lMzPo6b/5SAVcZwN3WGhc5N5KTt9jeizX2r5uVB6zGshxTRqQ6tqe+L+/v88J8WAXxQW5Ts5VdT4
Jfuih8sz8k4xle5ryDexWs7hYx4z2zf01xHaqlSk4csJWQluqfqZF1u5rEJ70GsV85gGD+PNd3pJ
MWdNClLfk6zxIVz6/ivHpmcWv8nm8Bl6gVNM4/nqFMF7ttd5NcR49RgDJzoJtrSw8d0BcdhMr5AY
g9jadfOcPmrWL57Cm9L89v5bSMF1nM44z2paI+cUolXmnCCrcq+w4/tFSFallo6QIjLNg7dFHiVY
vTp4ggjw+IC6f7mlGUqsQZZwvC2Rvth64Kk1DYqNQHeTHtVZTOqep8QprBU8kMr0aTfpHPhhADZQ
oyu3x/xXhWfdUgeO9xUy8qNTCHV+I9TuVcLT9xNQriBW/se+iJIcLSgmRM3DZw4gsaoVCttUtAs5
iAPXN+M2qJt5FuAG50BtWLM4GHtwybrygccsol8r3MC24OMHvUcMrQAPIZYDbRzA7hDRtc2nAAgr
QacofiOyGCupvNrHZp0mOGcMHshZd5LIZSQuFlk75h371wiLXmEs1EI/RsrI45DF/umUGIrm2IZB
1RZYjxRZbUJqQBmK/Au/jvRMeZni73sbHE5KzdioSiKrb1xI/9NUVhS7e98yUNYTSEUU8uYH9EtA
pj3RX+Roy5G6rMxCCKXv485SxoY14AmamlXXYJZz3AZjz3Pe+fmWp0THhS1wgh77MCNYpjZcXnfg
+EmGsus4UnqWlM/sxsEtvZFE/jwLvK1eEkqht/fOmPIFGRgHRXBiqdvbfjDbghSTW5bywGTNWE64
/wd6RO3erFIXAjAxBkmlVUNSsDFJwFxEPeaUh55NxoTxhxDHxUgp5Jls5Wcd4lJ3oiAagyTSKbMP
0gFt002+QkMQxdl47KVsm8QI5fhx2eU7QgFlEmSjHr3s/pqkmTNIdxvux1gQEq2MMCkFnE2RKOAf
WcBmkTwLY+11X6MBEhU5elwCE0Xr7KCKmY6iS2tPYWgYee149O9YrWXVyBALww2mU2KdvaIoGZak
87WpfKcOLcy8p6fQMIIu+sPL3cX1hbi2iiOeg1WeAUg/yxlAbS1HMd0Aux65qRZxfQwz6PjhcG/g
RBqgN9yPxAIXbRAPhbhCYHWJplzP/Kq+Klm/J19RP2onWJDJAvtE3WQy++xaDLloJNy/w9Rb143h
2GToYDYSuysLLTe/0lYgaFo98wey7qzSWVx3q022Se5cb2vLC34iXYWNvWZdQ8ja17dEYrpWaAR5
L0GoYZeBV7O4+u4aYanUXxTvJCjRqKASq63yluqyZEJpzYcEwOfuMmzJ++Mh6XMDUTq84UMmZER4
56+ITTCth6TcwgSONSDVa10ii/VPmMbkytgO7mUplPsfDSkmcHEBHhIAOn3Kzg9liibCPqcxhIGs
a8viaNrBuZp5Aoyq9EDV7GXz+yf92Rdn/Uos3lBYmFCKRjDMju9mrFhTG6VGKzujXyUugyopVGHX
P++3CqMTXvvxRwsdcmv38CfLqkKF2Ybc1J1p2NMU1V5aaixUYQMNJpWP/vT+jZC6GI7biCpuIn4d
nbrUtqgLRKWj6LvSszBP+9sjhncDG6/YDtMDrxDUGM+fPUycNOyEz8yGVKKKN66XY0/vg0F/Y7ct
cjgcOqWuvjhUE+G4MAv6hI2wWQl0xXFb12gBHPpiuJ19jmdWLNmj/m5OCLUho6wz9I30zOmzLABr
RiAdoDnuOPR5STRNbpQGqd/nUB6QXxwMvZNxdSuaDmvZX1OwFKyvdqvy68Y7gSMjZ/zK5Ljz7lMf
IlVqTRv/6DqkkCmMXSSZJR/8xaiANg9Nkup0ddsKshhR7tkRgMKSQ7RNxPAWJeV2BSa5yv6YqlhJ
+fwGosLWQrX2RBceuW2s2KyTlBxPcaYqXpoFeoN7WL9WQURwQ/jyaVbX9RG4GHM1iMF0Syya70n4
TrKfmbou+1jY8QoWMh3QKGE42K/JH15lLEZCu6ZpdEFEjSNBqMwv5tkroVW4euEBQIl6ZBvL31FR
3c8oEP7n2g4c6PT18CgZPVeBENV5Rown66AwSj9vy/Ln8QLrVDMirssdbE3kH9aTmh9rHrkD9TUl
wphHeV+dy+0hseEalwPdVSk52OIqSVBVlLVXZDB2ZmqPLxHWorvShLqmurGO/nwjfkKqRc/m7c4K
9QqXW7YmE+Lc8DqtDsiJaLvA1pxtQQ8TpOfPmlQ6x9NLCNubvMDXmvjZn9NAY0IlqmCcKgnbRrUq
oMyfO4RMj5/ljQr92CvaVB8PlokXyU9UhoTQn6ck+vxnOyLJyIHh8SDM9aJuex4nZnsv+dPSFS8r
oidLFMZ/bSX17qcMI74CSGfHH9TPHKw3U0IiHudaiKdqci+1LQ0R6nrztNa3lsnfb2ZnVg9vFG1c
u1vapDGWdWtLy0Qr7WCsUCU6dPxSzkrJFoAkOgEKYA/epOIX8opCard0lagPz5uvJzSC/12dspRk
kS6lLo+s6MHcEiqE1q4d+IXlVogqZoXyAsMPnL4aRMi//qwJ0ghCvd+dVbZnFOOslBOPo6Qvt7rK
W/E0lCP8UG6M36OsBfOzga9QQpmOaxD7cLEh5anjTue03GjTrKWtC2WkFb0uWtoRTEClM+j6dgCr
+tXll1ola8osia+nAIHQbYF2dAOcKouPN+dfoGAsRa9sJwdU8pw//WtcJt+DAQZpr7iBvfzmHoK2
QytLauO8jZraFr30rBc+6S2bTFCrgkczm3wxFf9Kp/pQo6ZwOgA1Sw5OwjiuyGEZtLh1YLGc1bMZ
ZBz7KdO4+pXpQxLD2evPhr1tS1NC6SHiDKBuPwEVY7DWaiolxs4+hbnf6WyahAgsr3eFHJz3lUD1
VU2ex8DCCPlw3PYheWoEIXExEWdQNXuhVdUDOlqVpLXBRVpEDMmeivJ5kmfhNHq7NR2TXTLHa77M
0X1NKaW4U3ZtrqlkTy8iWfnMCZRw00ZqLGq7CzynC8UA5km71Sou1y5urVJfbGEwG4KhWaKnCJBN
f5VKQ4vxoUjNTpBO4iVwXw0aqR/c88y2QGzvgqq3FZRrHCMZaN2rYWL+BIiKAiF7yCGggwawVY4W
cYlogHDAUFneeGkZh65LC//LNiKyVZx1YR6pvSiWq0mJtGmS6TyvJlwoXk8hPdAr5lIBAbPsn5Zj
cfBMnaa4gzIOuzehtAR/eXiBQFCZ1snbyK2R4fG8TyFb2m3p94Y9nVCzTI71gmOMqsi3OIIi+Nik
PvRQtKTbxumVCiMu8YO6FZCBTnAilcKsQyz/Jbh4N3DYeme4iagJtxnYrKe/rQHrZnxdnlD31Qf9
QPNr2MjtvFrqQktywVXJPLSh2hK6Es4hTRj2I28qe9xuO7iVs1uibydfq4vIxizn7s05VQ6U237/
2rTzwzpcOwoH4aSpxQqcRox4De0puakGj4MX4p9YN411aDRfBUWcJZYb2oNIVXFBPcJx2oD5sE6/
9JNVuyoUwFqyhg1FCxeET1M+vVaZATsEoQjEj22ggeLScvt/RIMklwqoRwtlTbDR9tTUts1RFGCt
zfSDZQxNnjRP8+QwtG3gHihWWAJGrdvB5F7gNqmMOdfE6AnBbUyvIhW3syNFm6S/hWXjFX/ZDoBc
6mjeeBpDtVjARiN8/LSpDr5Lsfdp2kIbGwyJfk7HxMHsOYt7HPWPgXgumHvzAcDunLg9KK5aV4v9
8PqXSUDRA7sDWZQX2pRTxak9Wy861Bs77cf//aWYyK1aqlVbZufXag8QQFQbxA9iKmVDinY5fbj8
nlpr6l3KTHXhJLwpzVmlbdzD00Ng0EdYRiiCKffn3oZtuJwr14sAh1fSO7h9oFTRGtR1R+1T3fj2
/Cn5n0Fi+APISfpW8p7hSXK2JNurU1VBswQR9LQWS4t2Cul3JXVDTxkSmKeT2CmWGJzWYN0Y0bxo
KMlB4CsXFDIfN1RnekGBWE1ulAvxCuhCFVJxfu+B6Ec1piwGfHfPK5n8R5qcTWsBrR7/InEqLIdt
+2WAxifQ7D65T4cgFLuyyRtNLSVBgKgtjRnxOjQEgORgoFNDwgCIRFoZG3uWMGwyoh2zSoLCgJc2
P6P2lgnF8y6/c2x4El+bIkzFlEOHcXSeTM/eDBcCAh8w+ROU7ILqxqASVX4cXWniEOU/V036H6ri
vPJy9Li5XJ5XzcR4HZEXqg2Gy64tuD9gYD07J25PqE4J068zWF12/HmW8rXx8Lr6m3F8u+R9EG/X
X06G21D4IUV1ve8kPH2iwgVxeZOsQ7nP0Seb+hHMs5hb/efCTZ8+kifPXOpbGiPl2XTnkAZdipV2
CGvcp2ZHtF9LboiGiFDgjJ7WZ9U0f2BqehsZ034Rm4B7dBRCbFVyUgQnwr+JEMC2SvlG83lE9UQs
h00NOUzBKi3YN+h/2Sz6DkndIHHKK2kkm41Skr7NqwowaEE9WJBfljebsnw27G7Ipi8KomYCDlmQ
sOl6wTeIATlo5eBJha4Ac6JqLwETUOx1ClYeislq/svMNlGFLdEWqo/DRwKqCqCm8MKQ0e/QFd8l
4l7H9qGwHuQKH6azy5XxNIUDsCfTE/T4uq8BiAd1zqhaOPueQ6cn4BoA0VkRUavyTFJHzrJnuwTa
XGuIzrgGgbfDYKq1jkscEfOdfbERB63iAzjQedfMRLb4DUIsTNZMj+HjdGduyhLIu/0CqYt2lXSU
N1anfdU78/h+imXGYmzYEefhyPlWzcqc6cw4mAblSZOyUCjK0NHvyo1dxzOtsN54eBl20iOChJDc
eCml1Usjb9EWqh4c4xDLFgGx/FRGYJC2Lf7rwVGPZ9FvcS3e5q2OqAo+cnrjlCz2e4q75j99U9V9
25W0zUJ1SFOYqpp9eSpWyKB0Ayn3P40LlEMhKD5DxZZc/r3Os6q0TDXn2ZaaQWvE6Pl6nqg9bVFi
k8ThBXqDJQ+WKuSq2fvjLpzLf2lRilQGQiygIyK64mTp4KjeNkFlnSS47t7xbe1aXq/KHB4ml061
v2Ze7Crimb5RyqoA+NEWjY7+mwTvoV47+z/+12XN6MoTvwT7DBlmwGlEmLO252Nk4aPYXAOk0NFI
3kB0Vuyh+ujJa6jnBRqFefRJXbIP3WIKDdGtmtUll+oR85ysPhxE/QsURHa6nE8KetHscoRrH6s9
SK3DEsToHKYybqAOLKscO7SQXy7R0UxH3WNnZITiryT3ct8vuUimToug6X8t8YAesyNDQmc7+xCS
qmo3BSsVT88pHXvk3f6Zbcn/GhDPPgmm+Qt9ylP/KhNKsWTb4KGypQorG3QA8/umXQEyRRLQ8EhJ
cbZ9gF8sPEAW9iAfXymSIm/26xk04nnjToAKm0wKTh0FDdQ97p+AxkS0+MeUbmAFIAxBzBy0S9pr
GEizyjBo6tsQtDJA6TTeSvZ53o0e3pw1xMacetE5DTDx7PJeuTuH1AdovlgP47EkyiBwvN7Idhxm
tA6V1V8nK0CKT6qexB0bOcNSmlGeV/OpL8R4p8w6OVhNxxFu4uISd3nkHXNsTQuNmNC+NhdOi4jU
JfdmIK1MNvUiIOHQfywcm0bEgMcre5KOY/9bw3L7xLcsk4HdBCJjb7++fgPOmU2vtNlDA/rDSkU0
kdOmxIGx3tVw5Q+mAJRXhsbPXfuWhWOd4TJsZREHDcFxebs+hEF5Tc6prt5XD1RcWqCrw3BvroOQ
59vVFVrSwT15E7Pe9jrTiKjZU4Pk2vZjiBQdrkQ7vBF0H9ZCdPB8MtLy989MUJogwJqETnH5ACxt
W1b6eQRQzt8YusHdje8+0pljYXhLwneLNGiHG7cP4uiE1A6abWsJCiyM6ShxSMDDQHtivWPXPz2r
L4WyKer5wbPskx5zqzw4sHt1MsZ6GM52MAqG+NdmFeYHOXdhYygIXbrBTuTx5oScSVgSKQofvfYE
FmBB6B51lZQucjQnZJl5sD73OAqNLmv6M23Ku+GSutuCtz37jii/P4S9wCyGjI3NS794j3XkKjtw
BeYX3+h/sR4DFdTaF7tsfffEXnusZAQQV2zJPPgZKOVzpouO2le/RB98jEKGnB9XZiCJxZOsroK4
h5aSRojqm1DsVr4paUTpaXzq1HVR/vZelehJ9utOQQDoC8dTnJ6H/JeEqkTd6HWzHSRSpm051Z5o
IvKp0GnoCHyE1AGiP/WQBFL0Y59AkgClMb5q+Bb5zvmV0KnViz/gW2/Ld9G9LkY58NNX0lCY8Dv9
3ziOdl/oNHmzxVRKMGG89dzcZbaDIAARB8wKVvOqZXkiOJ3r+59wFkkBhmuMxmCdy9xO++Siw5Ok
Irk1WVgwOCUJrcCH0zngUG4R2IkV+F64ii1ONwcT0Sx+8YEkq2ZZfAyzB00xjPLoCRFnfZf1RR7o
rmRhLvVVXx2ZzrXeq/04pGv04v/UWOjZlFzaBzovTTW81bhXrBEPjmCPcD7r8pfuoyt6/sFHjfj5
Z0LucIbwfT2hT0IpUyK3x1Fm9VrsY/cYWH3D1RPbd7ZTcNB/h0YjiYzChSxdFWrZQZMyBXkj6cXJ
sIM0MxTMwQzejZntJZ3SqU4KScjiBNCLIRyZNQcofNUbXIjzZKCQH+C72+sG+Cz38eiOgXzZ9ztb
qydIjqYUQjZoXH8vRfetjLsutZTe2fOhCojIKy/wDgsqvMr1mrYC2U+bIjSdVxcHuJCw1UxbvDKj
o6O/wTxPVoW+qEmojaCcJjhBcbhwvabQxtU1rmFAfQP96K9QbgoXVismy8MwURiCf2en6YZouzZl
HH1gWhPvhk6zsqOQduF6HlhVlteWSpjJmUqqSp1ppo5XQBdUMyHOKlHEpZ4Mmmxnkjc6rGcmkiYK
t0eH7iLxVAtp8cWkCJ0NTVubJejMBBmQgTmhblww/09LsilEwpjf8o72WWD17H6BhBZOynXXCQJP
eLljcj3rYSWBH4FwS73t17Mcf3gX+qOHolEXsah0IRurNJSyaLuJh3G8bUyza3LDKfTnbC+FKsYN
TSHHjGtrrBETajqsJkb+ArzSWSgnluXAtRNfD9RxG7FifTe+kBLo2f6NXVBMycznHHYyPr8mbqoX
DIJdsaaHfuhpKHMdmitjTqRPCVjETfWvhjZaDDSNIX8CTVvHxdmuF5ua2rPaRQM8XLzc5tiG8H0R
Yi3tbIgF9G6oV0ZHqVeCm5SdOz6hnvqrPx4ZFkFClYRLTGfEsUbZrK72W3pbeTbEw4eJ9GYRn6BO
KOplvo2hxLWa9VS5TDXsdK6pa60ioVmbj3OXGlcmePrxNTDOL5euNAiouYBMjzpasBgfgoz8AUgM
mlO+PXKxVfvo0N05k9arXQhkFknQ0xM8rMuMeQO6Mb550UsmJHbi0DesFQfzp1HSVdhD4ZQO+ZVR
Tx94Gm5l2bE94ZDenuah6IbKGMTITdvj9R1TGU622YzI1ENGXQBNhOx7718XUZcpp9/vSz6UCTqR
NFTwmTrEaZ/ZwG9NntRJZ9ZwGyI2c4T+qIcqgdGCxedNYnx+Eh2Nz/FJJSFTKLmB4RCyYRCnBm7o
KYkWHqSpc5AXq1EObG2tmtC0DmM0w1ig8ljGFDKmANaqOGwd51wmjEp2QHmkxPESE+QUlLUxOSP9
Z6MCHXutvc24/P27eO9lJtNNU85PF60APUjVoQyRjiK1NGWwPzdSyQijfx9q1trOsX49k7A7dbBT
R9h1rfUKlVB5HxZhRfkEpDxZ7YDpTT/2O8KaWcDqj8KdptYQhv0EloHzRh4txgg4fEco34yLP3Qe
ucDJJSV5LMF4mDkfHlpByJUjWGuXFV+CpdAlVSoZmloCMpnYfRfQMBkCce+35bE8kaW47FMsNb6Y
wWCxIkR1ae+k7tjrvpswvWkXcxVJSMa2SH46fpbMb3L/qkJJ/uPGDq7nzM1EgRJNz+Wb9bZPzoRW
sNvAzrtzmuXEKSuhUlonueuylq9NujASSIU1JXKjm+On6xurOFdeQnQ9pO8MwJ0g5nEP+5lpulMk
rgJkNHUQXnEgP0TuORqvBpVrxL2MMAAJcxRK7GLOA5T9CjXACvN1RQ62CdvVyaqCV0Ss4CYHtckM
zCubqSsCgQ4jubWVSQ+BZcQSZm5aL2Q1Xyd1Ry8/9qgXMc/cc3qt68OhxW71tbthddlrPpRliXxo
kaKiqjAkiriQ9yLo3nIDv5HBWbPrYEdJc+4n32a3ovxeqB+HuHKtrJrIUxVP28HClnBTf2XrJJ4W
YVYNuM2/KHdp1X7Bxxnk4RrcyynDOzRS9DI80SezvL8V2xEXlL9gAbiOdeqlBb0JODa5FPJpJ7DI
fIrWK4Xx6hmf1N1cM/2YG2HeuKfjPl4IVliD4m1iYIhVxzlLQAiaiCaW49/JLeYkW1CI7NEPRUre
zwujIAgdShqM0xXJJLdwCiHMhHHc6nXsb5siI4zsdvevIKEK//PlAzGtK5yAM89wTGjSQmNp+bOH
2VmWgQOZLXYsR5oiy4qfIeWJLbQYzKUEkYROaMrT2nKoij9FZZg1w6BICPf/5VRUdOYQBh9XAi8b
xfIQIZ/c/xy+kX28XTAEwbfdahTz2R62yz8FFqj3wu5MJr0wHikJkT/ocLCYg3buLFPFKanDwx2T
QTryUGyyY7SWeHYRG/Y+5vO8LLwHePD2WhDQxMigbyyt+kFg79dSwk5iPHGMMG9eT1Sr7YSRSD17
Pw7GdsbzSiqVo2gF/A/UTGkBBoASvG+38H/lHk2dler398DtyLalUYGUz03jO7SELe+y7D1/ClnF
HGj6I7PcQk0frCH1XcUEOQKrI0t1DGmD8AQ+5te8gqSeTbsdB4NUhvNHxA9h/BrQ8/XpcLYxHHwK
DAJvILeA2ebRumRWXRFQKccjNG/P4LXMGdY0RKZdIsz4FJpbO+B8yrH54k8WC6QNy9tLHkZ54Ks5
Ko7pwk70O9o6M8j2n6lVh6r0NCrepeWUS7eyHCXgyGmZNSB3Wdy/q8HhdBfVhptnxZdkdSJweTpy
X6TalDYx3RD95O/QcDQY+pZeN8fmts3zTXrAKFHp0Bz9ayJr78rjunTeFWTLJmoPieBv32lZ0FQo
Ay71kmlIkTDLP+6LyZTbL7IuR+46dk24o5j7Ku/OhtIJ2znqZ3frMsymVLHpAThBZshUyfaKqJ+0
khAzvQBURjzGEqBnuCdLcdb1uHYM8mJ4bbjYTsbdU9WFA5ZbLiKr410cmgAP57da2P5MqUs6/6AX
6l2a0Nn3ruKZk1hitanaQJvYtOMNhEUl58luGZm2nCe7Pem3LE5uih76RVHRsud+2IZCCf3GS35l
BNr124fzQstneU41mzdjhEZZT6yjjnxenhjMdEXfFB6d6k5HSrTcSnsQLT8hM0z73FxjwOpkts/X
ofn3PU5RyHOmKPFvFtHdYZiDepz7PJ7ZWBqF4jf7NNWwVYgCSsg1OsecH8QSPDrpnIhB1Hk/TSAB
nmou+rdn1lr/rO0imtxoWE3MdAXKFy887PD+8cmqYftRTHsA9I/CcSxH3ZLrHfIkmYtDf42nMfox
aBohhRZUehZ/5RTibLxDHQbHHKg8+oVdyywNaMwzvOCD3UaVAelVwTDrm4fN7yw08riNIA62r/et
1OVLTow09SU3w0xN4tTWzEdEScbLQyC5S4pvqKxPtInZHB3XFBSl3xb1/bHXPYJ+AYokzdrycs73
DGNThCxoEiJo66armLsPlFii62i4JfxtyShqbytgwtUrxaVmR/Cx13Oeq5nVIRqRTVLRqJKJY6z1
9ftj8Ctd1t6tCL7oOmBe84GxYMrGsFho4Jv5Se4NvXEQYs3AbBO9LJQYgX+t1OI5d8NV8m9lH6b6
4N9T1/2sKdalCyCaQFKYF/aMpgETg6RrJlDgjdmlJqTbpCVclsXf9tIPxdYz1pmKgmUAtKClhtaP
qMn+wYQDf+/+wZcNsnqhCXW9Twzlz4OOabpILvB4qJDtB/kAllSlquip1VRPa5yppChz4WNJwQUY
yUjhs8zy2laJgBumglQt/w/jXujsJLh0LnA7cuSWvd7UStypPEwMV+5XjRiYkwIrBR9oIgueMcks
HKkqdrmiv7P2oAPX8ZOATMDpOFI4HN9cpObHTjD5sGJmnessnmAAd20nwQ+MLAwYchEfuDrjA3pb
hkQNj4tc3rpNG/T7OXtzFnQKfifgLKWqeYFSI2IoQEWHKje1KJK429VTzd689juKEzmiiuyK5GpR
EOF3fR6Eiyu0h8x2+tCgCfs7z1QjYetQTufbSPhzxXGSznnPURoU/ftjnQ3JJyTX4JSsl4fpSmXe
TGRBAiRQ2VgGpYeNm9JtEPhbAMMOKuXOCHY68im3vguDIPYGQBr3HhQ5VybvlHn5DwvEnQsEZGzM
TUJoE1s5ejxRMw3yK9V6v66GWVqk6JiDQKmTZDIn31e/Kb7K6kOFTx4sw46CoViCx4nRbEuLJtZ8
fRtIu8fKHwV7qZUazSnBfAahQb0UDPvR9dNHF2D56SbGyZM+GsPkF0Szz54d2CkvpyzIKemGqv02
34KfNL5rxDHn1poKr7FfOedy5PcRPckk+U97MOB2ubNicFaFEgFUWnmTC+OJ9bncWrl5SC9TeN+o
EJjIr0cRSFlyN05KLbjunxU7P9v1xKH4U0Di+2j1wXSXf5z9XF35wMn64tWyIfLUEXLAlB0iTsxW
L9K9SfpQh7objuqi3VFJHnvtyZfyOxAsdKMCqOV+P6CG++9UZVMlLXwNe7V5fRcb7ftbWwdbbYPi
Cd5Xqcq7G++d2Dn00eMsWAOA+9zg5JkIiYh7pI3BleYPb3W+GW3NHILYn1JfJPBSnGQHL1QOw2cJ
XFPzXHeR7UsbRrgq6fOKQoxS2qNHfacsKefHjIFuyBAR/pcWoLlfp3oC6pLhyJep/dwgZoxb+OWp
FynIWq74PhUtdnYQkJO3SyMfBQgR0eTRqEo6Zx/SJOh063ZGZWMZxFMpEqZw6K4O9+8pG40u16Z4
N98t41zBIMraIQWnwzXIepbi7bQc+EhmIFIlhOBcKCkblGrLI17DcdZiYacAs53nnXU1rQcUBbdV
Fnvpg8jKY+bSUqK9bMh570QjvgCyZUgRtYV3U0LaXEm3vEcaweLrklkruTWLg1Z3XTqcIHmh1iMt
9D685aOZN5Smh6HChxCGOmh2z4fKcheTWV4b019BpbA8S9uS9WrhAKGAn6u+U67ZFj0WlrDBsVci
8ooWnySJkFmHPBN4MKYnpbqX0SgQByCKwo9qw5dnFQZKLPpSThU4s9liL1t4DKabAkSQbja59ai/
s4jk6IqNFbwwnj/5UoP3i+xSWfv+vg+z8BM+wOkF1WZGwkcBXxno6rf6x4KGFlwOaAFATcSXIxHy
/o3LrWAYpGE2C1/75Za2wOAoNpJyzBay2jpXeOajxaa6lUfDUpzjAhb3aOu+ooVP1QGjKFXQ6bst
Bhh2UsqPemnKa9lAPc+KbXaPHUD/jYzXcbGUvuVYNfhS37PagJDMsx2/VtHYG5Shb1jTfhdFAIHr
5YRz37ij31d0OHriR8IidRfkd9wPgxp1G4ruY7oIhffLl6qZZ0iPovyfXu1nMOdQbURayHUihI4F
AmThCTVDrqyrvKIi3cnwsaImOkR0jQS1AeAP9iXgDNAyO5BqbB3D4rt4b0UfHeTIHcPmf2URbYx6
gAUH1ogQl4I5ReRH8pPOsWN8j3P/BJltk11ZTK6A3+JnyUEpzuYJTBYJ8W/bYb5rfWrcjHHcnh5M
82lUWVyZMqgNtO/JDDL/JO90WBJlKTkSJ56p5xU2gmWdCExXSJREIbgRn/E5hg/PpguBk4xGBAbV
LkhZxufJpbozYV7TNGhIS/t2vkzGyB6XYLw31EsECxymUJeAeaiBpGBdnvA0AC+BvEe/ELQu0gRM
BqFou4UtHj1jm38VIgMcEuP1TAs9fGM4uYRNymE5JEGHugua5iGj/tOimRJA6O80VM+pr4RZMLnN
TQwukT5KchNYFp9rVEuiirIogf+oTL6V2E5Cr8ag3sFudU3V6qKV8uMZuneuyS3yYWzAlgLFD2Nc
uDjOATRo7MoLrHRnrhSWF0RqWgp1OqoCRLMbcVaNSuGCGTWTRMIDtz5/yU7foXyXXjvG3h5h9sfJ
1pkxY2F7kbhTtDtn1LtFLD/ICMfThOHtTeMUsUiLoaA2503rlLNOHYuMh5BBQqIX+/bigLApG4PY
o/bzWntlG/A/+2/N4s1um/piLj7L9YHbIi4+2netakXEJcIy57N/1Kjg2+0mrKJZRV3mC2ur35X6
uiHg53s9HX4Y+HvEHfXn67nk/m3f1NmWr2QmT4qqg7vZjHZ/nYxcmHtRRR87Rjwq38qm9u0HXEDb
4PUoRti7kbdyg3s4oEr9jwdt596y65aq2/DwZAUpko2U5MH7kas+PbxDYU7MPYpmO2MRw69wV+M/
ZeWdLvxn/LCYa+qNStVAC3du4pFchRJPiZ2YDPnt3RAGmc/FdPU55vb1cul+gDAYNCLchCKRP/Jz
KDMvCitLsEX1R9HGgb1MuDxDGDnUntEO20Z9+Wilxfk1pEe+AfSJKfCzM6Nv7qkOoGZxeWBLRqff
nKXiKPQLTv6psI8dI2jndAG2kWH/ViPbiGQSgz8llxk4uRuAxtUiyJ7B52w+z5PWQdjjCg1nPQmT
uouhPm+DNwKH5xakfQiKtRTknUdTDjVQaAjYySKdyWWzSq4zdZtunnPisbUViOmWGEq6Nhs8DA25
Zn6VyMUc0+L/bwn+iih1+jiKnRUIhgW5iZwexLChjUZ1G0A3u5yO3rjAw8U/X9la4fBULEV3C0bb
0r+0Dl2yGdQ/hLxM5KmrzHm9mNaJzKBUNjlcryqho/sDJXh1jO4yXCxT+0rH2bNBEqcrKtgBfLN/
AsiVU7rOlNVrWUxx37XyFcGiJxAAjn8unTpmyHj3hkmdRK9Fz4XJw346INfMJNgAd2NtH1d6mbA0
aucOR+9HVrdwXR5xKZRJpI/85SMn/hQKfpu1pnEhlmgKrKvJDpQ96Fo5f0AyR3OnIO2x9bkTxv3o
5VoUacknwZx7aQUboIMvE/7pfeNcAv4y0ytJtWlsslq55/b/nccwnVqXz7naCOShphUXRBCAnj5p
X0R6Mgr2W+igcZqwvB3v0g3ZXChRTu7ThsacncX5lvzDokxpzRrnudbc2IvkQ/XrVUApMQqbXu+x
kgFAvOmzBWNq5LMW03pMMlONm/veYbgWm03ce61jpx7v2huojgkC+x6Lfnw4YkWN7IQi1jdQF4po
K172F69T75o/8b9+jkYe7qfZ9OUErAFNClJmVpu++J8NRK1R9S8Q5g/dtSMGxDvjyMKIlh+JCgig
7JCGPrNcJfFW7dbH0xUqYucP1i2FvPrYuii0nGi+/8CvsoXX0cbbsTkXj87FsC5eiYMvPr/DZI6m
jcJIEEezPHz8wGU2XsneJSCHY0pbCoPpLTPp1BWYfGu6RODyKglD59OV07O43jR8NFkJFb46h1KU
hP4+eNiAFn7CqtrJs9u1ky8v+QJR+qy4gYRtPMCBzH5Ao53/uwDRTN0v8A4aOSOvK4naJ6/h+42/
i/jJFOkjwhZOp+FYhu48UhacwL7nk6KD63sNoKv0JK8NEvb1Y+QoNPGb0FzzPflZWvf0TxXMf1Sb
rWCxGYpuGJpukaEBbKLRLC0bYzxJXJCprIQ9T/sp6s+MV7BktsEKWFehc9ajXLA5G9NGm10P7Oh3
unWD2MXkBEPJ8UTNXLO9jPEsIY0O13+MJbgEBBMz8vNzKPVgIIkiXaUwLzczR5lHr8Ef8HN0gl3n
Cci5PTqdv9z8E7uqLlZB4yycJ64D2ZgZLMaGy72iCreTP0swG2ItyXhDlhFenMurU/6TXsH4EpI/
qcYiuVeK9ElgQyFf/KeFMsOFQGtS3pG7UIpAdbuEtel4ZAKon/8lN8uOB20VhfEwp4Q3QnvsUg1g
YsvnNrRf1Xf5Ea73npQ/xz+JhNgMY7ExczF8bmjiMlr0fngqqBF0CG62xyI/4gjH2fGySLjNroyp
Jrrs+VX0UMYari/kWIm0lzkzC4Dzz2mJhNU9Z11V3pmvtXzALb4l7rMYKy0UMXNJ512qIbQ7j/IO
0Dv3nz+yo4naJy0xv+9fX3rGgfSJefq0WI67ZvCqaBjYAnLbBM5bEWbHHyUKFV9Wlb4HN+IRljwq
G71aNdETZolGM6hDknkfNl+27V4HOpobQbg/tmtlIA2yNd2VXwHLv7NkXJrqu/Nomm3rvvep1pyl
e+a9PpgfdHfNd5fJBWu5jbiTmCluhg6wM7IgHhFe6gXFpU19l6HL6JXjzxPZKKXCCzBf9oq9KvTa
sDkmWzX3kzQuqAQF1WrDvf4+qxXh9UTnAB+DO+34pLEX1DV3wsZxy4H4x0Il9y3tmq+8rP2M7kTu
Nr5DvH3AfQOnI0qcvveLGKwbXoPd3rTm95nhbJMRFPTlQsiKDutIlEtAxXZW6H30b+mJtpxilQUw
c+TH6+7N8veruCGBCQ07tm5jSDBT58Z04my32YJNzyeEQAdxdLrHb6YV4fDK3zH+n7qU5nNLacRP
XfQGfXES2BHnQ+Z4qBOuIa8onDmBPbTVFLzZ0+dBjNNpjq+xLJ1apslQlh+jGccI2yL1HYaMib2n
sPABLZiSCOQzW6W4A1MIqfF4l4MeWGwCI25ESqb9y17HcfJiu3FZnrsdGLn1NgyhYEn6DOip2tOJ
aKv3nXTf6NwVfHJL5+boyIsg3Tiio9tQy+V8+JQ5v6heWnFKULOduvjtAGYtrs4gNYt6oPeZlAbD
S/j/LD85qp9B/2ZZ1DTojsR2U3lUQYwBQzswb0N6LuJNdGHK0YCeNw/RZGi0npDFU45fcxUEgANm
s4l9+Jj4b4l+ShP6t9lv0R2xGsT3SDmZ0KPLd2V7YiFscjs4K9fQRoIg9G2p0znxuk3T8eAMOiWX
gGgXzAyW2DTlT3ey8Hme70fIXzvdzD50Y3ibnu4O9Om1vAilShgud7GEavIfmaK5Zme61HS/HECI
jw+78KhD8cwOFjZVwyHNWzOrdHbGnFCDGU1PNhnM3VjRXqD37vGg9703RXAYonR0TaDhpUt0HbMV
y+r8yVCXNbNWUN8LZtsF+rI3vs2PLCAbHs9z5HRkGMLYdxyhzt7XZfraSyqMaIF8vI4jZjX327ca
YjKxH2Ii1rkeOaL6oBI3VoZxdWm+DmavF2y7RUTgumy2FZxchqofkroc19ONC7wNJmvNgqjy/r0D
YqFflWuUIKGyg77cNF9rI1GyqikYxaX0qoJPsDITSYaLGZ/X/aUQb1xyoDZyxmDJfa1fwWM2BNWy
4LO5CVlIqKhITFO7OgCfSyiua+mY/WLU0lZvvUxx87ysXSLVcSOHJ3PsUiUcQisHH2uYRD2wDTEZ
aNAM4Xhn8MgOBOMmw3EWd+K0sdYSLvulfpc7bpj2ySjEB7EZR5cj1dFjKIlV6yNFNRA2cCHNc9K0
cuxlvGmtqv31PS/eemwsTNB29Rqrj3pYBI991IwTUf8UPpZt+k7KfhbPdevOMWCeQhZd4XdkoZxQ
h0Sb42NxAMwYmLwF9F0oEkfce/09t7TvV9j4DpHHpH8AXknaXwAZcnVuQV9DMfxxtz+tsx1NQO0I
rbq0yQkQH4KLHgn9m0aYyHiginnB0Amc5MnrTkt8KJE/KDu26nM3qcdO9e2TzDRSfJ0CseBHiMl5
iYiINn4Kfhw4w5seXnffEzbb+5iCbB9c6Uur4XOirtzc8E8Gp78++Xfzjhm18i5Gpk0m6wPET8xD
BcNQVRgdoX9WAJ9KCr3rbtUC9Tsxeb46MeZA15TVM+zC8hswbI81Mzry4dUIGKojSrFhPeT37yV3
GeZ2v+K5SGtUXYsVmAaW3wFVvonej1qrq06GIniqDRPjkG3vxG4V02o+CLv8OzyNawEXZwiwCW6f
MuDB4PU/M7JL+ebrFIaFoIfLRT9Y5LQ0DPLa/4m6GtWmLAGTroNk83CmRj4myGVP5zScJVctsOfl
gIae8Njy9+a0ny0G++sdtPom2WE1hD/CJcCdUJ2ZAL+EInhMOnOS3HH7lOmdulWv363Mig3QWhJD
PlX2oZTnhc19hCo+FFQ+GRgRzta0tofmgaQ01XioDkP7fgekkjQV42rXZp98/AvF9rMMqgy07lIR
eY2IzxAJ7FyAXysdXo1vavGkhlzzNq0Wz0R2k2KmdFRzmfP8JOUj3AqNj8kwiNMrrL3ccveU96LY
Bj8j0L6lQUnhNau5PhNCYtJqKZ1vC9zHVLrAjkskG8nR93j8urelxziWSaU2cyMp175YFj6laIWK
m0/YqGD3p5FVjsFzhWmTmsBQ60Dg0vwulsP/91KnqKaOYk2RH9GMPlHJeHFcg1f8qCBjUGykBaDe
+nNuhKMJRQHu1OCW0VvDFspAHeqLv8v97RhxnCLLdzqicfJDNLGG8wCSISaudR+ya/7L5CKn7qy7
k4VeJcC2xIODi5btmT8HZH1TSlvB3qmkyt3KkKVPEb1nEDN6111nnIWQRSzBoWjj6+CQg1Gop+AY
edRrJXPPshg+kd975bUxs2WvFdGkDT36bYGfdYpIP7uT2rCAAcpTOCUCwnr7gyk4gjjFqSGj0/qr
WADZLoX0cysIVY7yVUez5QKu4mEqCNJxSRzkgy2LSLmKfDZ/or3tx+c33KlZgHv2BSPgNNx+9li7
k/S02WcDTjwZqtnLqppKppRARzTbVE2as5Y8zO7VxOpwgyxEWtGCea5mhmIr+aCEXliY2Pneo1nZ
lnRPFDilrdXgnirG6iQ0hTaHlci7fvp5v26ILz4/Nu/dj2jAUd+ZKFmdiYJ+C4NLiaGup+8Tu7Rt
TwPHSHY7JTVDcOqdpRuXNo3IUKXpxynf5bqn/95zlQOsuXVIXVO8J4mYV7y8vzZO0+TW/yUNWYmp
xyUGsxlqsVTdwQpC3NxK0Sr/YpRNp+r9kZU0/5eTGPlPC2UTtGSZLDEahKjIBkRLjWeXD/fjAWx3
4J6f+3kz0LAHaRTwN5MElGvfqHTz+y60P3qyxfKi/ZThGu0hXSI54/eYkMSVnQx99BQSIIWwPoLe
z4jsSSg0ExyaznZqjPVypPmGtZOW2DCIL3TKdTwId28HeOcQrcf3EACXUGRnmZINrpQQszPxZdyN
okTLfOedRvmvK/hR5fM+A8Xe7FLp+Orjw22iVtMEdsssEq0Q6L0C7eq5Vci4kkC3kBmMDosfd3nH
vxU3/Ye93pk0ZQsPwHm/i+QN2PPT1iZNzCA0d7S9io/M+w4EO445FZ/Homg5RpqZNjlLWtLFOcoE
qSg5xBsQBYczDgOpb2/a1TegVXFgvMzaQNMKc5ztKI8m5LEJf+kqkiGMhxufLvZop2YHiEb2zOkj
Y7LZvNUG3Opp3+NQkkxCwi418DwOuw/GrG/lccEuKsChV3tYcE4I6j4s9eykjJcobzWavsJP5IWC
pIJ8tGmXtRI8Ir7RwonqDUj+Yoo3+kHcbNLntdueJA2UxIYLvdsnPfP7V6nMouSW9WMqQzdhovYp
GBLJgbyDm8lg1PmVTK0Ysu+AcqJ9FbcaHy5Nro2WH3ZjCNBKwAgCkOwQnFCSySrmSctpLTFjCx2l
8uJHKnbImrPduCxuaQI5CuFA27OxmIOMIjM3VcbZrRgZZdQ0F5gXTj0Fmj6hwvHkUcRuqk0olM5b
/8BiJpBfWEhke9I421m6aA3JHfEMh/VVLEGBuHl2AfNyjtmtlRUMfOWHGggEtuoQOCKprzfmambW
3oFrIf4Q7L+a3mDPu3rzqoU+6AP44cXM7nGBiRUfPX1/LDMP5uXOv+IS6l9pQ071WWxVsI6Kncr2
O1TPU/tQF1kygzF1AiTlFydjs7bzgx2xoa2LKplleLQa11QBxlNRrCxOJywEt8qq78xHPNkrIzzc
UJxQeAPOTTPKzvyOl1phr9fkzjiwJzLoU348UmL9adxuRm2uD+H3iprwRW44a1/2JKVo9yqcyI+9
z9+AkKfjPGjTOOUbJt3BOYsgUOOzhm5y19trmBjAptZXK3Xq8S5IOQbmrwPL74EfCdXOMGSoisvY
9nQPC1SxiE59QeigCbIkgzINsecAjNOC3VJJPBvI4Hly3AkLet3hk+3yWXf4DMtD7jxIF8NOCbs0
c2pXLi1tBfREXjSgwqTzw5cJi9Q6sToJqRPocRUmdaDiwMgviTnSagg9ffzkp4DgaxsRt46Si/JH
MYOpAglkckTEkTfyropa2H8hTIf+Oa7JssELPsrkxwVUbrbxfwPxOb8xxY6o2A6RR//NGOXhtPSj
6XR/M8yEVVggnw6QbMsqXy71OsIe+sSHRPvctM7MGR1olWN1QSos+WDvpC2J0HfSmbuiy1L8XBCP
zZsCDgzqjKYwz70P6b/qYnToNxTzJFpZf1Vg90ZaXw9ja+5I/Z9U4hsGnSbOZyaHNY6jZD4s+/Ba
lugelyWfX1Qq9l3yySjn7X2Uagy1KkKsBjDSpdr+FQ0KakGrUmd7tOMQEfiC0BdiYigDzidDxAMn
qWbZwkgB0WKOlD5L/uhPfl0PY6oGQmlbfCiBIBmNCgmOmdb/aCPALh1LLLkrA9fQ1W51T7/2B1bD
DZDD/ZBsaH1xXmqx1j0WJyLBsO9lbIfgBq+Y6yJcu4RQCqTojC+PxXsXoaT6tVvxcLDdlR9hdiay
+JC8IHHQJBpReFDV3eBOmbrrZ5cW9NY3o3SiYxMTUVYcU9V68DGBLUk3cdp4JHktRpWM5t/rz0mr
jThs6AERJ0tetZRMINYbbBmrx6qtcEfUUGZB4+/jZxkyV/efzffDFkRz36Kcockbg28PC6qSx4jg
dfeyaCxELvdRlQBIkY3VJ0VJts2SN+VlsqpCBsu5tzwG86yXG4L34jW5QkoA/E5bv3EWmrHkwdIk
dTnYYXm6V1423czQexnBf9uMmP8yN7lMzaTL6hEZVsXScPZ9mLx91kR/XzaCnUVP48Mihz0TWIis
/oZ5O/QW5p8VFTm19Xk55B8jvE280THt2ACVx/3KA6tPXMVyc8lUocal3iKowYelRrY0mQz9dyRk
t6pmsAbm+XKCmZRwnpKO4VWqPBSkCWbgrgcq50fg0JEtFRTHA4lKFNvzql6ty3u2tiMpJKeWOpvb
WaFUrrKnxF0hDjUz+s4/HKPhZOj1OeTpB6kWVArpzoMYyitheeyU5U6vd6Ee6ONRlUGrhdSsZwQ+
IvaHtzPNNY5jUMBFRDtDkmdMNontHsBuY1oWidm98Nn/M+/DsoBRxf54QrZVBC/yLb3IIHxf2sil
IPalplvnc8C+aMlDrbd1LjSArqYgJILxqOaEAzj8dW+icx/0TYDkcAnCvIyAkp6dJiPkAB/XzyOw
UektfWfmT5u2YuFmL7slSlo4ZVTXtpTmg/mfWoCYo0eq81cR9BeowPXEk1+nYLUPLwvjLKr0s1Xr
mD5zhm0/XhiDJE6TV84yWOg2KyHEFyaCwRGrz/Jt7XdqjF1U4NqZvTEV1z13KgzFh42YtWMNEn6t
ba5iWcHJwHwFq3v7/7ikduaZCSPdbt5M3Y5bX/wWPXWm61WK64RkoS0HeoJXfz7Z4lw+nkw/kF1y
ratyAnJJRyE9vJlLLc4M4N1NH/TolLCRZzgHuwHAIAsITCfjZ3fL2lF1731bulLzA/UoFPes8Whf
67c7TIKAz+tPkCAoue37ziYoD1FyUbv1TllNEBEpZN55GL/j0mBcFtkkRP/xBdDvvxGZ2RgqSdFz
ClhHNajcj5o5C7XeBz+R26F3bC0qigof8RxDO8j8XdHTBn9esBr7ffCmqW8BaJC2v2ZMRTVgW09F
OFxObbEZJz94T18BMPo1EnBXokJOOMtqqB4F9B1eFEfLumwNSpcC/mrwqNIaKkqoffZ79NX65WnX
p8bCra2eTkFrakXBCXTssDxJDOP+nJjFPEGMpR8u5cITxpqqpZODvHbBaISuZhk9AeWtD7GrgVbw
sDlVICzRrKTVjHWzGcu+iCvkQPU1MUSkcHtdb45hq7xpcYI9nEmiwsdvKX5FjGvhY0NErpQK9F+f
LZPmddBVeBfmcWdyTY0W61LUSdixUtfXmZsFCsaakFJn1eg6FffMqjzO0PopvYDf8m9100BdBAx6
Ajeckf/f1vQp/KU+8wfSPlYuwBzMdO0BRpEsb8IGgmnKWg3B92Nxle5R2oAJ3FVnKjhfRl9mkI42
GOMffe/5spGMQm6kkgPT8zdSPRjqkEQBOH42S00XDY4Q9pKXtCqF/5hSeFjrwYMYYhQVJ3pLaP5W
Kogp2z63tm9Jzau5S2TglS3NK2+up81/Bp9yLo9mTveq9q+bRyzqIoOOoFqAud6O/lX+GeMUQzv3
zu/Qq0ddHEhfXikFFoBcr5XdYpkea+2LRbdME/BGnWjXvWnyM6c5SN2T+ATGrFfbYXv5dNExbplh
PDqG13ZVhee0QH3/wHf5iJ4rHo0riHftStGyHTMWz0wBPAwvPChLoJT1o7ffZdO13J4YvzYwhw+4
YiQ+M63FV/4oK6OFa+k2dmjmu/dgT5CB4ezlexgBNxUlS5NOs2epAqC9fVx0Q0SDlF6kVH+ijX2q
FRpHPypgWK2tYyUQbrZYLCXALyAviM9q/zSpYHikMIpbqyXE1K7iSwQkB/TdFbVATNeeWNmiuoxf
FDrwiYbr/odwJDUwtUhDsa6vl9Hj9ROdxS+CwPEF9CuoqcEBd2ZO/i2n7HkJweG6SDc++FpVLCop
PAhAAQ/IHPGuBXhdgXSfWsN0KYlSBZoexqeHZB+bPsq/QTZvxG+aRVDUHiTgCSgpbu9MmVZUJ8q0
jXMOePnLoEUYJaep2U9jSZ1OrcpnN7NP264XnLHa87SWdVu3ialUh3pZG+7iMIMGMHrM2M+e5LWE
kCBJJHZvJMF2/xIuR+/4IdQb/FJDxRKTFTZ8BzGZCqjJWvdX94THyA/8sZs0UXTQIWsMMKm8PfoA
tHXWMjcdo0n2gQ9D9hnvjCP7IoVxA2CAqrNM7vMw6jHfTidbiIFB5qjMbISo/1DigNtsZd0su3x/
AxWMxGgSHpeIo4DI7ziYjziRJaiWpt0XxwJAwjiZm7ich/rAMXjbVDq4xuC4GMexx51+Zx/i5LZ8
dFz9qR79n2V73koqcGU6ndamOMh4ChRQ2NiJkM600Lqv91ot2y7HX3O9AGnbU4dxb8msK+0N8x91
P1GryFuSYgpuqYoMXeWRoP5QvIWFJLnLHPG4X1yFdQJhiruWt+YwZ5wFv439NTHdG0TLZVnR/swN
+F96GL1ziPS8/yk5/mIIYhNiWrq3q82myKc9WAnPzIv0U2TcedwhlGisQ0eiJw0vAWguBLankLFR
uAhvZLD2RYibnAmWuk74vCmWal9b9IE8HUGmmJxRp/0zXO6tB3abSx0D+kKBedWBRCntI0dooQp3
JF7HfWPhON373GHZPauSXzAmEmjVLTu7p/BR0BFc8SovoXtyhXTtR81ZlNs+cFdrozUmWUF57RKu
VYVK94Pl8bgz19jAHDFTT3y3QSMTQ1us+/Vr9GZPuKbZWPH+BHyyI9Fa5aHf+hf8wIFBCFoIpS10
qEb42b6yHzkAQ306uhG3zLkQqGcf+I/OMfwyJ1aDpEGVfupejQyxGrvhFte67DYWiops9EtpP09/
SLColiOf2iJqbC4Uq7HclbXJhgxzdzmP7wKm6TxvqukXv/cW86jiH+CvZ61zVfZkavQHOENmykLF
hWNIXPSmF2Wt0tEQiWlrz0ezYQQBNtFfVBjtmK6PNE24IobAYLqwGD46aOVmNGmA0gqvq3zGIPiN
XADtL4qIEmdk0AP5bhfa++QLWsEcQYDQ6kavDR7brfk+8oRxvfUqKgIMdf5CNQqLfdhJeTiu/adY
Hd+aNuAy89PSYFVnHfXpRHq3wbZJ65yL/aBXFxo/pEekYVXbslKVd0aSUSAnZPdnVgTl15uUoX8f
6GTe76XkX7Ahh53Ay52ROtVllihYkB2tNFRK41O4iAgWD1e0D8Cv/aFzL2otJyYp7yk29AjsETMQ
SUxuUBje1CN7IO4dzJYiqTh+fnnV+totOQLe3aHs1vDpeZdyeNjqej0L0Zuw89xW3FZp0HCtA+GR
kTHSZbCwjvDeUgDmdHdvfpYfuzkbWfhatf0l9ATRJwvGZxzOwoUJ2UJ7C+g0jXVrWzLNbPbmN6Nf
bqRASmBu/4TDVpjH8wIlfX41k9sf1/3B5zPiQsgNh1DkujEPiH9hhejdC4ubhIS8LWKVuIRBDYeM
m8WmqL8sRIXyfnMIPmiAyaYwaswdnY5lw1CGuE7PNRv8mdISs8Ze7lCQ5d2X8Esh1oU2ZDpyNB+0
VIxb/6fSOGI7Xown2NBE0hRdWundpb10q3Lp7saw37/PCDWcpVNl4bV40KPTaFet3ey4ul12giKN
dPDNTQlYiFpj2ypw6ScKb49t/wud4TBZlEymobrSVyJn3H6XmEk27tbGh9HPEp2o4f6g37jP6G+K
t8ar8HWgAz21jh3g7xsAWrTCSyUT9Hpj8qgQFA48VAX+siwVoGGD1M8JtTuUgCr9r/LTeau1IbUA
BqfKHn+2H4az2xIaevwwuNlNryU+j9MY94hSvlHH3bvKHEWzEFWiNoCvEsWrTDxhQkV9j29pXOYE
PDRvqojMc+xicd3B6/+kSZB/s4Ho7jeQ6HWdptA93KTQbyub5VfGJSm/tuXEeF6zOCw0hHVhwHuq
+0ewmd102v99RjJ5nSA8KR3Z/cWppyMJQvWEsbz9AIVpGK2fKZKPJhyqCmegJFzbKRLqFDjBL2zc
dbZakXza0cprADF5s2ugJ8wRWT65yiM9jEvTYXJcwTnUPXgZpI0vzySb6N1EUNh2DTqv9Nka/nf4
/hIrFbcmYPBJmAlaq8rkyTDj6APyQ4w/QfLmwSQAEAea93W8VDAfYRHVP/KcJppwgubvKKjFPH0V
o1VTFK6AlNVYavLQD+i37NrlWfb4YhtFUj8NI3orMkKAX+OidKuk3YiisaACnDcPMWrUNQLzP0Lg
ceMDygx8d4TtPN+OexIuA/2UuHGvcbhinl3lsm01V4fayHpDri4ov58S5e6lF7uKpizZum65Ih9F
eVPu9cDCfmyKFZJ7qGgkmSWbSHIp1i0lLYJWVfKnOKTsh5lNFKWDKqakAnPnmd7vCVF+q2r8tKDU
0YEQDgnxd5uZhfgvwjFP9eCVtjfHMW8BaoQmpTulpdJ/dVB5wyZD8gMlSIOIF+CmI9wV+ZcN0KQA
cU32ENsj7DTiuK1xw9eAQ3svwYvAbkecU4PdtnbdCKgbPdBJcAae6NpOuOC0+RCnDQj5nk2f2syM
NmvsmtRPpju5UV21aj3XLbjsrfMhlNfzdfm9XdHwE08aP7psbDL4NpRrTfWeDBF4a17tYhx7YhFE
2jW9vjyDdMin3maeQXoKLg3KDrsLkx0+N9pU2EUugNltSOHVWhPedpy1YyXCjbe6fb7UnUERqFaD
CUrxtgDYLKaTyFHKpHtNK75gyx/og6IG9grASj2f5OrKpXG9O99scl4z3h2T8bltLPpH/BIVXf4d
G2TMRhxYa+Fo78euPbos5qU/2tqiFiiUoeJezHQ1ly1Ef+UQitEk9zcmhqVKM3NVvCIhZVyTbptV
fXoJzYg025Ja6K1qUIkykDMolgCbAl9u08QbDNlmYh+ALRaadX/3BkxnN+JlWZ+EBKa4C5UvDKJW
OB+ukB4opJCeCgMjJjX3H9aA4xIBmiF0QrFl70jo4XyKUORap253vJ6cHwc+0mi1IoC4zJZqMF7b
PX+fyzMzO/egsfLwOTwiMAEIgM+IIPAHMIBR2PmwZNOiBH905ow9vtUf+RvN6S6wLvy9R9tOTNTG
mrBxvaBxwdQGxQ6jMR90AQoCUUfg+YWMI+55X34HaWcMRTooQuNn3H2JMR5vOtJ6zHmYxQ7OLMZy
4WD8mu0Vhzq/ZklRykzPDYrgS+gFTQbeij5jFYxiV5u26bcd8NNO0qEagZqXLLfUDHDoai3r1Zi1
74Mak0ZyFdRaVekBFoz/eRxMhVVSI6WUJjaadq9ebGOXkqOpZcA/Fbcm6CIags1V+sp35w7+7KgM
FnZa5mXwp4bdBlAr91THB7DJZgcskQ3bwcD3VwGM8q8KmdLj+GdilM/RHkfmW6+/mlyfvLqD31HP
k4j06rYpkIhuiiVcL2hOGc1KCDflRlzQuthbrzUWAvchC2Z7wy7RZs1d6Rru30KZzCv6nwTZ0KPM
CAJC2tDUdCmf4ae0KcODYyrgnoF8A8SFJKf9qz1GoJL+eWxXkVXtMFHHnfE58APyOSY4UDtttNgC
TY8Cvj5NRdt2Zcj8EEJmfzHv/4tdTBFObmiF6FHrkBuDPztuyTENNpSwtkxZT9+iM4DsI9zYYrc/
c7FMeQhS3Vx7p0ZD9FAY+zf8FHgRhPeCZ51DoA/p8ggiZAKZsFM0C3mQ7SzvMVmemD9WqbuhWZyP
O+vEi7yZApPEUs/xFBZ+Sv14V9sXZWXOxtCd4YIebQE5xnFbCW8EVNX+q89qyAji/ocx5Cdd3SIM
hBOZN6ELLS1DhGTxuuF9Edi/QlgA2Dxyd2WHQtcXhvk1ca6KqfaiyfQ/jCQ5RQS0Rv2TJFohFxFe
BPs/bHk4Cc2Uv7IjxzxaunynpPs3/Qk1Az1mWnpmuQ715EqvHzoYKAEIu2nJ2jLmBcjvPKnRg3XK
yA06G7OO3zQNodQgybtLaydz1blAglfFn+GXbJHWuh+G0NA3lcfUOESBENBZAPKoUfD9nQcim+El
KqeHVIGMG5FHuqioER75ZxyiU9ytd/cLVS4A82gG3LoDqH+3ZSQmmxNhHQC1H9H6U3+cWD76kLtG
KpOZYz4rOJryqmfCj+vBXEyg8rs4I+ALTJWese9evtIViHhYouSwYWPdNYKqS0BFg0AdIKARiXhs
5E4U4yybnLBMpYI4Nc7z+AkWtP/OHQet21umqZr2YCmdNUBeu68S2+8YUn4Ovj5IDbXE5Ae//X5A
EDAATXzTj6FS63wTXUse/Rbyd+JrtoLgl6LhxMoFGPnco5fAWuTvAw74TmNGu93fnISiyyPP9kB7
evTG3C4YXCuMFsLr091WPBSkTBLAmEDNIufpLKPHZusDZmQgQmDExKIkWWKhV8vleiZgURWmams6
pMWHMaWYUc0cOQZIsFgM/jEhcbdC9XtJGYxRtxTi07CVz5GYdkC0wIlPDbCacuqKp6h8QcBX2b4l
L33iEaTUVurwOvrKrzADYpadm/Kb+3M7WI7dR0cXqbQB+et9hVHYEHXfjSB7KDV5GZQBDB5acMqy
4AyZgX1ED5AJCcWE8dP+JH6/k9WiRPYzrB7DLvrCuAtdSnWWYC7PHuKPmrmVOfLfRp/zW+rt4MOm
HWOEfrFn4pMKsA6XFiEJSYziGH2rcfX3JljdYlZqXGwVR91vV77GHRP4+OVAWk5CMS2hrZp+yvwf
HULkQGvcDqdY9w+tDNkw2QOZR3VqWHv/pGniEE4PZQ4wQYa8ol1MWS7KphUeBNc80LclLsDAnzOL
B+ADBkotvbYfTK6rb1pNSB8dpacn8iq9KFzItuWMivXpsgxCKEBS8DCrmXbmdhNxQlKbfBCT6UTt
6cZvVzBoUQRORoUjJj9TORGUeF3CsnxeGyQDJ0BqC2KFdroCRNKAjxaErwzyGpueWIic4MTyG3zW
y/+IlInrJHSm04BVF8e7jerB3IvWqQmddYy/m+RoXwpvqNIxpHFZIULZCMZ+iOxMzv7tHolGpmQm
NvMuJYJaKytFWXBDJrHJJdzMnCotzlWJODvjxjq1t6our4lfSVhZDSlh+J4jyCv4V4fo2/Rnl/iV
+36q+ohnFTDiVJal1Vy0BYRZOpcQ2GK1JXWApBhviO29hh5imOLzo9IQy6XBboD7lgQfTknSlCri
8XUEKp8TZ/C08qzVRCkn8skEPbbdc7CQv5U4JTkYjZN0Y/bbxV1SMSPFK+rjHIKdB2VXbqlsHxoM
51D9JqTE9CWnblLbjuL1qrXxO3Q3bAr02XUONTyMaCHNqkJU3j6xjIoapkYubfSK2lT2PvuN+wXr
zkyX9yXhrK2imSN8iPvjx2v0UGnmRpO1Hm/nqG170GBthD92IBizQtzNgoLtXz6H10T048m9iIBf
AeYyHj1qsNEUS3/0strXEAvqcbAK3Xn2Jr2YxFxHsAXwtEYcROVFTCK6OLQV3GjXot3tlHVHD6IQ
RZpLNLF+Nxds6KfYIkMp2rAs7bUB5T5Kx256c/Yme6KshcS3VhGHO5Mn2Zp4vF5LGTSQsQtgRbis
GYF7NqZKu0rkxWg9V2Lp5KzVus1tVXwUdmFbnCbVongBQS5v3C+xXSEFb686QPjzxL1zaO6Id3Vy
cy2/LcVOc1U76qNkh5KoKlGxGHinjIZ+lhxIgkYK+L/TauoMPlngaaXQjvFyssOsUZGOosixDgOk
t/+AUlBT2IZTndBs+eyTTu+tX+lIudg83WlglPyCC3q8vgaAW2Rvc/EZGMtktVlhDctcOlGhPk3Q
6ken931ittDdyZPqkR7oyWmpA2z9EUBQeq7aM8JsSBUcOx8FhN7e+f98NV0j478NqW0jt76nUZ5p
9H7wyWfIar1GTgqEMFNFxtUOaoAeGx/4aHD8mn0QZgBPxv1wLPPlFYK3vzb2rIalO/U6on4/i0It
+ORdhqXI0K/O/ynSm8H1oIHiY6CG2fP9ZZlNuf4p6aEOtu8j7QOXeA+1Ih594PPER08H8o7KzDwt
DAzTIY89Gd+sHq4bb6OKx3yweLZcflGjBKIaPTWXUk49XnqHCsF0WgoXY8y3GH8QuMm4wF2R28Pk
q9USCNXpvS1hMaspAEHKDSCoCyS9YrEmiQ8QjUk7Pq1/1BK6W5tZOTrjl5uXLIxTuNDUcPzTpW7J
Y7d8XiID/uP3h3V2nO6eBfs5B/bBd8JH70YD7RShFP/fgRANEpPcP9HHsEscpPasFR7r8NbVJ/7d
K6QSaKAHQviVTY5tegSn11O5QTHCA2KSkn4Gz0BpEYPDYrNuJIfITh6A4kgODLbMET+vwraSFGjP
UxiybrvIfcymVUEx6AMpfIVB5cPsFwjfAK+W75ha+gjLIdo1iYWB5GFxQc1WkAqgB8JVoq63BtRP
0mCMCiwYROFyCdD+mHdWZqDykKnXiv7v+JE92osdbdljHvxEE4DQo/XTzxc736r49uEhSwsflVJ9
2WR0XAXRBZXVyOEW3JqRALal1WOpNEKuqeMRHnTrtbqRdAE11cqUltOL9byKtUlvVZnhnhgNWQ3v
xKNaRRrbtR6XBA8Q4g4xP3p0bnocLr0hubjPVtqKrfQ1kUaFTUv8HI1Tud4uSmF3xdnlXSPZmMgX
RDsw9uT5MCcFEbOEFZmEszwc1u7bwOJoB9wkjm2O2MfHcA3WvvSqIWHZU6c7k9f/iUFC67nfml48
ahU1Ru0Pm8sMWq380BmmcPmshyi0XGLFOfAlywr2WnlHALMClodL6K1C/5DgA01ShOp03fRQCT33
y8BPCYxusw1yewgUnHU2JK0o854h+qAXOGGfy7dE3U2xEbBb/XBM10M92MvULUM0Aq0ID/Gp3hVW
3qYKUB3ioc1vKoybtVxRUB8954fO7Eh/rwX03z8mD5U73uYOE0BHnGDh0VNY9qTyIoEF65pf6eU6
6uvsfkzM88OSwbMI6xVMeLI5NbTAHg/fNi3ZB0xt4YGjQk76I3HEEHKu2cXdp9KpBPbvqBESe78e
LSPKOSUb3nKeE9QWthmOx4ABnihi4ITjWF9I5dPRLzRTQGXjygj/dEn1Il+1t0fONVsldIVd4Xgn
IkS0iIGuQ8nlu6WcfEbG4ZLYeeavF3l2bteMhATcu2m76/4w5yrpx3Zyl6wybkpxz8bLaKMAZpVW
l8vv5D2UkQuGEB+4CyKEP6FxvfTq/vRqbKNRX3IesWraN7K2g0KVnlSt+xMBavxQLIOXyfBxxfsY
46fq0gBcSkR2dgpz/ZHDE2XY0XjhUW9r//gurLSJdlLmxzIsF0R0nCNpVAkAZocCqY6BMJowsSGa
1JxoHoLLGwLhPEF9Cvl1MAUuXYQlndKWLaUNPreOX0AV23y/IcZPWvjfMjNjz9OtQ3DmJPw+xMzY
62LwN0GKdQNWhNmVSOoVhWpSRgTOOfKJbHOKdAxqsPVJjkLU2vk1hiZNh4S3nR/QfjTmh0j0nmx8
ZTD4GLBBQTe+FIGE6KXStLoXHQfbWlW6+kaF4DH1KW2sb8Bg1QxkYOUDDsINY1pBzGCG1WiPUGIV
QK+MXPHv6bfzNZ6tPVxRaBGaQ5BZIcMwqOBMAj71fbnUSx3PCzex6rjt/q6u233BbwSMnR5dOfIi
GT00maJNWD1iTHaU8Au42VcPA7uRxznlDxughm2Y4qHzz1XZe8brWlxVAGAJxDEu7OsWk64rzXN6
KFYGKcC/5/ITxiFxT2cXIfhcANTmMPsf1AKJYxuLsoSfxvkEH7FtvpFmazW2/VRaXMmywrIZ469E
3M6qulAjFq2UJgaYlncYCWqfiyt0Kgwo7Hej1N8NNFJTQlOvh92b/J2eIEwCb1J0Dns6CZ0qAA/1
T7pXChbRGYV9XfBZmtJvEr3iiZl8MAJ6t+I2BlYoFFJxJIXlU8UH6+1sOzIUFcnB4XLr2EWGjBv2
GQ+/tPxVyWOKaI472j6L7vjzYurEx0N8erV16NcNbtX8eKYIR3YStAbU0hGaqn9GauRAMnOBGtoE
q1z09VhcExsts+xW5vjEkdaYu8hx0eKFLgA/FQ8RS0bvPMEZW+HHBlCjfjp24+uYL4b+S7ry6pSk
lhmgg/1DfRTyMr2EJ1adZfuj6jD8g682uYqbIsdBjEMtX+sXnfcu7clFKaxsjdqM3nnpLrNBCYAQ
oyzHaAMS1DjGtZIfZTzpsO0yNiYSLX7heGktc7N8U1GYXfZVWP/tg7qGjFbQBjyc59pxIcSw6aWx
P1qsh43GLafMfzP3DwZPZv5bQet16YPU3oSvsrG6Trxw7H1ljvuTbftklCMH7KP8lDKakHsK5hol
gGd6y0u2fhAM9JNv8PZyI1z58/vN+3oimCoyyobgGH4o/51MMiebZM+sXF0Uv4hGWl8TpRl9tYDk
3zXkqYm+1s0lcn9E6zkykHNFASQLSo6JucJMFakQ1RJepTKPsXyhVNYQbPuihG4oIGV0g26TonDD
4Sk806tWZxFqOFJf6NIKjERyKJHSQyQ55MW7PqNEfDZw6qGbdwlOYAQN8Hl3T2oHhi/UfkYq07qE
6K60YnWnwhRNG7gDPPV9CwBqquWx8v7OHd5BacRFgPr1ErHPuL1VWZDTA/h+RjkpZXe0rMlgKbpt
IHCYoCdCpFsR8Dn/YYNfow375Tj4uF4Wq/cR9x2X5LiNwYeh4rLEA1EP4q4hclumifvL2pporhHU
uHbxfvBY+9VUSulYMN3keBsUuFdiVywUibBjqJZ6PkBBb4468gfYUhes3gc6ahBGM4h85Pp/PcrJ
yTEwq2zS/dPHQCx3xRgyMjo6byhsZ6Av22jzoeWr3Dq95gB884VZQF1Ka5MnepiedwD5KCkKWtKT
nWtoTmNjCxDU3rKlm6871IpmUDPS4b/zOCtLr5U6nc4LmdVFqdhPndyeJFI/mmpeYfRnRu6spsyh
tqTx4XWL/cJ9yl9XXL/qxyRikLlCE8qLdjcsaKRC0aWJrbtJ9HRjHDAM8070ToeodO8TBTnzljBC
1SYqCtZ5Z0Ice+AZndtyRcyWEusnjMSZWclcgigQEIOclpehz3SnhvsfVZM+nb8rS0omQdOCbtXX
m2TT63pnOB5aQAkg6WZxaaZ4hsEtsPE3Kzlil/X6LHgQqFsbYc8/1mXcGNdmCXKGpWndY/6wd36L
4UZ94dQhD3wSFnl/jjQW9ufh5SNnoEtGJrvsUMlMY2vxskvtRVbSEBMGF1dOt1fyUXzNMXdPs0GM
e8pU9MvUxrXsaK1uQKVjQzQkFl7hO/H8TmLgzgi+MZWxosbGFwD0y4r27KQEUb95lMJS+kGJn6HJ
refgXiN5xk4/egpsdKAY8wFZ9rHJPCKkw2/+HXMcJbhEMmMKNXMIrlaMtk3SiJnWptsUGp74EETw
KY7/K1kytx/NvSSeEtNx4rwIKUBuHo6gRAtU3J4IqIkXrxGLUmO8vSZHwWKvajJqqb90EE72w+NY
nZs1S6cCnow5GOCJDqFlOvEcM8tkrKo11eIBDLUiIV2Y/7ie1sZJfJ0+3z30KCvCT4iQDVeZAy4N
zhKNckoJXZQgKJ1NujjtwPWAcPOmc/R4eE3+5hADwrdsCY10Vi6u5iJD5LuX8QJp4fGuRTsfFrR5
bVTck6QLaiM6lAvvr3aB3Fv+FVEJqywGLFAX3f/RFCbVRHQX2vDGL8nycttgdRQ1K5wI/BnuznPw
FOP3yP/TipT2p4c9PYPtkEY4rW8kbrawJiklJUX46S5gSe8d7Unpp7OawgeJf4EDlV8sBtsSr+d0
JA9tGHuilii/+lmxF8FDDAouOGjrNJ5s/C7S7crbT3w1Cx9mRNpdBqBL3cH8xSpkGzMIRUtt4tUu
lV/rFXfHdaMDWpGIVc3DSLAYhco1RizjaqRDcXLTj0OOGKie+Ynlaav6BEWlYKuxeQ39OhtVX5bT
O0tj6VXsb+yfk/d651EPldj4/SvZzcKcoi4KEgHXQWuUIEIlTOOWLLue8Xaj3t312+m+3Yc67vBR
jQHHghhJix0ga6+ej1d8vC2wWSE/etuhVzvlxiqGoIbHviYUHz8nenj/e8MM7+IElFQXNHjLtTWc
amk7isK2kWWWYXewJw9aGuxfgkkyycZBURwxNJwyFQgNpJIQs2fWpTgW10AgrFr/lwiTNBUaSh8x
Pd0T3lPDP3xSxEfpeWmSYPft9vT5AdMW79k3cGpfbuAJn1t7HdfdPxZbH0haxHRVBb8C8fvVLNw3
R69PEfmttrV28hUpU+R2tqd3m0gXAcYX25B3HplhRAMErwIec92CdrMmX6jG07HdsM6+QWcSwQkF
7K+zJ62k9X1PoFu73JDMkBeDgxW5OkkvJFSboMFF60QuDQsPh4iBP2oeN9h5AbIjCVkvQTtOSMEP
ac0uyc2ZrFowuhf+XAUIS4O9cdkrm9UuyYRa/b47o/0lQBCMqTCufz3NyxNBOo8ZSfdXraDgdL9O
zOzUdheWEztuoujTovux2vwvmH5Gbpabwxt38bw/VcpXzp0YLYx38tkMtlI0uzFao2d9FvC5JMrN
nkrTmcprGydF/vhX01QYW96IVOIW4DnbiYbMnRQYNznPGzJTndFfDBNZ1Ed+FfRsf0mj/6Nsrxxn
kPIlvKTWsS/GJZrMPKQd2K3b2thj2ETsK7VGjuWxEcxuE+APGJr5o8w9n3dU9ZFkt5J5E7uK+Fpu
tv5GhPbMJCKwk7EH37LOl4Bv1x4XLgtXf876vUvdK3IVfitdU+EsPLy0AbSISWPVBNXxoFcFKGb4
VF6Si5DjahF57bDgs0vWRBjXvrUNDtJey6sCYCq/joAzacoVrYjp6JPbASWLINKlI6Uy1cFxKvuJ
fZCNe0PShgc9+WV9lsp0GoK3Mby7y7lFshLVAXAP1xujxqzfZ7pmT+csZ09QVWm9bZvrau+N5nhv
cfQW3HzGC2pajeFGXbZCC5XjtRen++0FE9/qhkkWZPyeD7mhCHVIhNJjdZ797whMwdLctR4SzI5A
07Nz/OTgP/mvpiSdZesjklu7hVij+mIK1eXyVgNFPcIi9SyoqybV8ywQPfSUml2ATkwRgR4rB+Cm
0Kv3TnycNpwZa8hUVjsBYTFW4Vwqy/9cpvVPTWYCP9YsJI06WO3CwuOTc+DDwLTQ7sJ03mc/0fKI
k89SMOgbZ4/sozRudQi4PM5rEtRNreYNBDfflBUcyvuLySNbPDgn83sH824E9sgArmNvvQBxiHBv
a0hWoAFHjCAAH4F/U1RydIR1UdR2OQHHbQaZVUjCYgBkWJq7vEq4bY9QVVk6H0MOK8WqRHysNHrs
8mzFdW54esx6xyWSTGmqTYtkEQVGHg0n5xIXN6KA8REt9b8x3pzokHd3XzRsNGG0dxOMNC6wQXOD
8/abb3fZcRqIYPS7U5qEUCxYUTQNR9qYjqtvZr6fPpftCWiIxFP7uZY4uoXtH23VSyo8MoAkR0lE
7bIYQC69D/X7GvU4PK7QFeN/BFU9TvBxFl2P1RLODu6oBGFKYWy71wMLbOKNgMtRdLua00Dftmjs
abeQ03wuPjQr0cttaQ4Xr3utozjhrBK0iu2hxKQIYofIeHB/4rQpsQw5et1Yt5xsCs2Z2mCSlbkX
nWvIlkpfelUf6wKDSCOOlG6yULBtOomvmdqFKR2RSAqHqlN49/hScqhlchvE9SGs9OUqO1/2iCFb
XAHB7+4/W21FiIozO0N9zJAgYjsA8eFQr0o5iZA3TFjJBp8/k3xdGTYS3M/lt1xlIygnvHi8xYHe
b9t5LzkgtYd2e0UKqQtUCOPnqWQqJnNpaVdi3vM/dBL01tcdEcumr0+AJBCEXbMHUaipC0iKgNdG
YbRHWm/LpdQnFn6g0Wm2bX0eqk3C85OJ8fIldz8l91rn5eVPCJeBqrFY7XWabzKGEsbVUCcEC+9U
jNlbzw/GLPVVs0YBQr7WawRQAcQWRLbVK35RkTa6ioz7olP0J1AZAjdFBS3Ri7ZjewtyobsoW//a
uwd5qmFbDHq7byXk/mtwAI4jlwjm35sgZHg3MWvAUXlLeKXbmFE93L6E9AjS/oDWjgH2euk4/uuA
nwNlw3pNsHANFCgLK/IY8zHJZnsUpQb0FNq0aarNo/3uJ+s5PRQf/U1cqAWj76OgfS0xj4QzapqT
bHlzN5T7jX/E1AnxMFUjbxmq3VQiaF9t0wlBJ5iKFvBTFh+5PohN2zqwkxNuk3apGlpxv/A1dfIn
eirCs0sUcKvv8u+Do8Eq/thjKXWrIsnGyooMjVSyJ336FFQVh3+1ZzwebXNaPa1zVQPG4/UCPgK6
hKsIo8w7lq0usk6YuNwkYMEQQHH8z63N8lVwlJVt55kGKPV1mZUSH94A9BTPVXAxkGg+MPfLhBPL
ye4Kw09JGC+VE4F+cwfyYf0QBGuDTO80QLTVbai0+o7fHXw0cT9KL9Ap7KSYuCNo5w2N8Azx7z3j
enCqpPDbNxbmzlaJIIzO9pYw17zRRvhSE34GLeAiD40Mc9am++nkd0kK3B+Q+nfi9IZbg1gY2opP
HSlklSANMLnpJl7EM0AvVDBUiLUn7xn6APpTIa7K6PTyOn0/nGTyU0eduH7s+Wo0W29qSUGaoNFg
BHVG1352Jz35lo09gLvDJid/f1S4navcf8iB/lALxklYGTXWYB7i17TA66zxZ8+QHne1jIYbswPU
2BeSIYy7KBNTYbgWi8zCEi0cUffsnJ8QV5zHfqrnuc/dVzhfA22oEtTGDTs8gEqmRbZqEMhpV8yD
wkSn6R9H9dkK0jQmKL9E6y6grb4dEuyYUGAbDqn/vPsS9ex4v6F5uYaY84h5qHvS6uHTWiuExG5a
F8Z+CCJF/IRQhbegxH3IWKSDyA3TIVweEFeJTCgEaiSpWXEbZ8LGKEgNpYdRxi+heSMmm45mYj/z
UMApMK2rZBh+4xpaD512libCof12wcbvBQhVlnDZiQOEPJgnhh7DQQqHyM4mGm0OJNyHKLauDTCc
Iv2us3vAWD4iFJPPTh978nJ2bvJ3QkUMVOdmrITRUQIdHHBKyEx8RHcTP+3dKGG5+cryZd19NbW3
rDCM3z4FFDP54wlAOYvA9T5QdTQvV3IMYK3GIny7ijE734eugBpfhoWNKQOnsm8zxVrEm7vdH6Sy
ueIcS9VahJyA3AQzHwcrqDGUAvT/3Jh3v1bSalBpEMvTke18ua07JN8Tz2kw9yKuULUlxMiiASpx
JS4Hua/X9zxykqgG/YNiORG9LOSqDLemObfN9Q5ZozUVtfwG8ncv6Weo2o8T6Hs2RbBvAfOoimCC
1mz4/cSuqzDsHCdl0Z7JBoF4bdFeC26eq5Q7WSTsGloqCUYjLCfUbBj/RpFnk2zWNiQsw0Zh7BC/
y95QICNupkHBtJvMnjJ+KXRamGYWPRA3X7gKQP85M9xtQaDJrtcjSaMv1AAJY0nkwaes0tMTst4z
HXJgCfPqsXvsiwiiwvUlbz/d7VPYBfiROWjAfmHme5ltMdhV/vUAWAMU1NOlqqURuIhbe/ibLc6k
ACZo7iHUIy4PHSs2XQzOXjIdpOzIZYGvxjsVfU9I9V3G5IhTjpxb7FMCvjAXXcMkQxh20VLKZW8T
EG0Wxryz2u6P5ETCNfyX3WLlz6q+JFYQTYV0X82cdVazwV8JFBPJk3ej/bZbLokROUi4wT5I5go+
DI/FIgwMUA3vvJDFNMpN263CaUu0veIu+md9dxPgOzj2DVM/fHljQHLnM6yIKRWrECM/tjJbETAo
Ou/AsjwoGR9/zUgfeYDNN5II13f//t/yMJcuSt5fsCQZ9ISkbjk6RFIvJpezhV4Lc2NHqcXVswlR
p0+AnE9krRnEHlCgurq5qFdvjiWw9cJdBmw+jHHvoYpNPiNALL4lw+ZyCQCQZ+cXT/l1OzcqzTiJ
J3PMnS7jAS6LOuSdT3ZDoRpx2XYYDXWdJoIdzpkiw/Oy6Kwb/Vffp6CkkJ0NgJx0gg/+Q2f+nd9E
lKehlgJOKOxeH4eHHml8qv557hIGdLwII8IxI7PRxusBoKeLgpeo+17QTwTBTLaAKHUklQa9HH1+
WEHtEWlBD25mIrnhT0+5vc5ZIutnuExeK5lOLCCXSfGp3HzpFM5DJz5WDHkwlf2UBT85KE1nm+2S
ojJIxMdhopBmKBydlvhhykRnKXnEPNut4jb5vnWSNMDHi1j0ltsFwOtkZsuG+0g2FnZnFBP/6Xce
79BZqQY3C5+v+0+gYNxkSxS3mWCZDAw2RJl2IdJyWkC2Rgmm6RvWsYz/KGQBEpuvQBXkVdDTm13k
t64Tvg+tZ3WHk85badRA7BxvskG2AohI+XkEsqhooUPBm2+G+MH6XWlHRXeFITAohpFgHHW8WetH
fgHZ982UKPmoIYsx2VD7Jw0bdOOpAZQUVN31FsrX5DvWw967LwhQOiyZpY+NZuEzYIPCCLMbOdry
o20zOZZ6nrbPx5ErxOj77Xb6C2qRuOUl5TylcKUodDn3KBQ1k+y8A8H635u/VrlGMFrgS1QGoqH5
zNOmRyzPmquYfW8QxsiNldcKDt/pwJNI9L4SWiy7YJbv9NDCrBoGXEyqAqjC1eBTsUJt577p0u2o
cAyHN91+YObIfcguRkluIeIozCz4iPCnZ3TKeqBhovPtfeImqDzfRLdiLMjd7wLijuOxkB7Ikpy+
v/uEk1twhNTxIrKfBh83y/0XYLFVP0iAppc/gl1HYONxtk6DQE40aDYEYZU+BUNdVEFmI0Tj73Ce
S9uLT+OAcvV2vqi680GPR3xIp2GN9GPVNJErrMEsDTz5qMwNCQYNGUoBKmHHKsSVoPQSexaHrnRh
t+0i6b5jNLpRvzkqCOXtygq7mRQswh8x8Kehh01ZrCeFFhV9bZOWncMpdTm18577NWhVrkn754po
3t8PuabHJ53GouMYznu5vO55IImhrg1RcejqEoPTTcKRwRTLE8AhkRdV9Ildg4x8mQZMvYe1wYlw
k3WFNf8IKnHLe2sDtQhT9Zd/dpGxTJvEF3AfwohyhBiYl1gtIa381tGnsCMG0JfqpvfSmwD4prPD
mIpi4Zs2nr+Vj90tqdxnBe65+TzozVy79+moTDU5izwxazD5oU7t54OYERm3RkzRV8NXg94JLVL2
CennXeg+0mdC0wqDRJEyCgVQP5IV5M7EJOvVUSnG19M8kfA3fRLN0D6+ohrZAmwmE/id/dm1IZL7
alNKnBKnIL9uf04k2kvIWxMJH+4IopwESgaQtURO9qBrI/vm9FlNp1PS4uCBx/ecVuuSoGqTtJp8
2JfGg0AUvg+e4T3FL86ZuPzIHw+fGfcALZYwa/CfrUlUPJwidXZjppVKcFb6Yid18eO+tWElgff1
fRqQOnvUueVQsJuXuEyu5R8e4m5w6NyKY4inwJJ3UMHtjZmE/p/rfsmAQZ027pdiPOJoQO/LFW5T
suKn/LmlXWuY6TvEel7/J/wsZliEerwLBPCtST04ChqJu/MKne8fJZ0CL8JyLbkzLewsLOOyKcZT
P4tMCLep4gI95gckunxZvGGhZ4Jcg0bvphnfMSCFJ/hhLQ7K07wJsuIMDV+jl4JvEyTU3KJQ+m/H
e7bUDmHMtsSOSDChEQhqSQqBG9dwbzxWKmZcURriPSqbuEeNpi34/Mro0AdIKlI7H/5MRoDN8QVZ
F5Vsx8AO1skUlqa+5TOr46bDGSyd/M7EgAFK+IHlQGuSoW3a5K0UtC1QdK5ZGOHhPLJl9f8Hr42B
k+zxnO302km2FXZ63af41pxK2U6yuehKQC1KrKLpi6CY8GYH0gJpjaienembDXiMsiPd1yP0Hrkj
imSJqc3NhOxKy3EsOgoUvvMoWXRfjgqHodqCO4AjbRYJkhHk2CCaqGecdGoRApOca4ilgZB3eQ3q
FgzYfitcAtBnVlKLa3fpcs4jXc1KTAR575bKkSHBlhldQS2aAScrzPMGzUyQkxof//piB6WbIN/r
aPFs/VwUnk+Lsi82I0l/PcKtAGFpqSZ1tl4Z2RKYTPch8CGyDWsMF0q0I0zWSEg3hbL1k6U0IG4N
YGUGfEzJiND/IcjcDuoaF+upy/8gP0SQ/1eaS2+k1WvVvp25BtSLh/oU35xbLwcUpfPvEJerzN3l
Qn1Tmc/wxvrGU8QDv1wIcdDd40fwnbxXvOOjfYq8yzUdLmBvDwO7oNHzKq6mtgcHslJMsz9ufhZE
LB3nn24wnv04kKKuUF40ItoNrS2wR63byTxUYKcWBsk7Q/QtP2ssUIYtfz+Yrt6TeglSiHzHVYmV
WbbDSJjEdJXx5ysWEdCW+BcsUVJNyn6vVH+1vyZrC7V+25m76glm7P2nZUSVA/GfjI6Q33fCrb0X
KBBAB55UlnQx7VMa6Yk976Srm9G9ZvnduqY/ll7QAQimxftCZtF2/zaSiObg0VtqUwF+9xlEFGKB
b1auXl06C+zTiyBXAe+s1/3ThQoWszCocH4zUTdJSENeYrQ6+tBK5Vy4u6WGLMJ8akZA4z01lN1z
KQZyeOBKJcUqhGI2h/14jP7g9dGG2SO7r+m/Iwv20aSJd+2Eq9hZjGX0SZ7MpHc2HMF0i7UfIh1+
9XTFS+pSh1sIGXKIeV7Btfmkv6bgxsc4f/Q2u890fkJTO2/g6p1kL0hdb6d3UwqisifdBEyDa2KE
JXM35Lsx8bw0fa9J9YIU+uQkwg+xWzRR2p6iGQxlzHeKE5vk13Y3ySfPqiLZ6BPZJJ/+TMNSkVFz
W7jaKL2Zdz23RgdhTGkMfPFOlDJ53pv3PP0wUrHCGHnX8RLQlbkQg3hxVmoHkEfI/EQRLg0ZBA1Y
0ZipZgK09B4tgen2GnotSWB2kkOm6yCejxrSuNQtgxhksD8FBpt9802VFS1IPKMxdfnZChSPSsF8
Ow6p4oW2tWyE4Ti5j3rzF1aIc+SagdQIoCqaxZcl16MhXrIbKx5k7V6v8t6yRxRusO7d7msbBvX3
9xRuzOjIJzRKHcbQdjQYuxmRdqVSPU4XwgbTujAx+vcJtY3j+AalELtEQwrCnSc8uE8zys4F2EP3
zESEGeFD04tWK5xkJQbSJI/BUlaV9Dn+ryG67gatfqKYb18pudZ7DlXw/FLeuJti0WfH4sWnSihB
bTIi+ZPktqRQYQliI84KcT74i+STaxm/Bb5kRiy7joP4EuMnqO/O/ZZgPPXDgICYQcJNAId1QMdB
O+oilZZQTLXbqyA96Zga05ZScMf7+sdZu+7Q/FFRT+NAFpAjySVJ5AIg2IUdGqZrTZfbco0xNXCg
ySZKhxbEVG5DRM9xUtV9fcGBMzGSNCbjlWkOuD91Y5ZsdTrSfhE8Nb9hS0QCp8IU6UG0k8Gtu8/h
JKnnCmI+UmqEQkNIJN2F2DTSpX7BjzFm3OiCgJkseOiuPF82NOWqREgccJZGAP/sZfaWuGtVEa8g
uvKGyI/D7VdeOrF8xvOa97orCMxeXv3iEjkjrz1FFncmvAdMLF/husxdBHAw9ApTSJ9LEnXMg9Ha
00VaNxgRJ9ZP+AZGlhZD4zMjnrMANtA3BCFFMHBQ3O2CK+//02UcYXr0fE6OxjTAl9SPIeY9uy2f
b6WCQk7EPKUPzuq4ysare1v1iOWXtS6BE3UgTwzMogG2i1kq7yZlTLcGvjecZ7CRumftzVDWMMAb
xRFLKuaNbSqsoMFIatm7vA2TT0BQD4JQaYlxAe9ZsNRbHjQyv3kIESZBjpZVae+fYMGLhXn1eTuq
ZyN0Yoo7RmwEjXjK5I0jWBSyiW8NXMIvv0MhwPBHoGwnBNoc7PUFHIgbsPuTT7/cDszp9kJby4qJ
ODogsqtqztRVZz9UGzrwMuR2m4HpEGdREVS8wzraarlbRWV4NyzOQ6hDYBq8UvvaRmbd+sqQzkSa
ykIns0EvQYIU1fqk9+KEGrqrkPkFS67UFL1CGUHw2UpnpKdIEeQFtkqPs0/dOpoetKzeQ+fcv9/L
kPXc85Kz3NJ2K/Y7B4/EuMGDX4qYkGwm3W8cIRFq4fSvuyJ41ncFktt0eY0MLAZCmrOBOIQeEZL4
gyae24HptI0C7PuItorUfijbqrIVzzyFQLnG+2ljGnXC652Z2eBPpX8O+dSQejpPfLR3RR1MttUp
K0ZBtzWVX47U1e/yO2xa0S3TFbt69KwJ1DB+/qjeIxBIS1z03G2inYwMruYTu2rnuDaPauCcgTmM
8ohJEE1au17fselmhD1WcPcYc45dXAg0Deh6WvNSFfq/c4A5pCTNFw+oc1vUR/4m/Bq7mbJM7unZ
RfTw3pz6sYrfH2F5AIGXOKFu0+pmL+EA99ypxVpcBcDR3c5YPI1YIncqMoDRLBqsmuAKKNswDWqp
XBhxD9ORpNbFgFVNGHKIefPNU8b6nzlH9DOdmrrwAANNFzpOehCp1TW8Eid/+rP8MiBXurlKCGQd
Ao53tzeIq8FXhfHiuOO0RxIgyu/i4xKUw9jimQYE/QcJnkejXfat6ZeSVIqCdIWE2QtFSXJ8R/g/
PCd4PCdf2xWbC7vGS5WbgoZhDxZHnRanS5+Knphs5+CScgVJKKXy7BpeTRRNb6G3KI8VFkLXk5Sj
ubJRkNNGTeSaE29fH9vy8Fx8SG9Y5LEWPJLxLI4HR1QH+1z39bptPnPtlJ9h4sJ8UYFQ5yg3bQ2X
iLTNlGqjKps0b0Td0Lf256NX3QkT4Wpvpq5Aepp5h+eXP+YiwFLwLtq3rsFqgcH/65LF+jt7Y/9C
mx3wLRvBX8Uvk9uRT4KYOVZuIa5voIr7RskQCujZMPBREHmTI7XjfEiS8RolkgXesx7oyr/3fFsg
bcIq+XAyHmwxet5hCJA+jJghaWEoN6hSCH/h+jAlwExmXwwXZm3GCRTED6BAQhb73XgUudhuNJXF
VfBE70kahGb/tMbEeZL99y2qzsYO4RPXnJh0/xPeL0oKR0zFXexutV94o5patG7LCL0OiN5sXjFQ
mB1TOfg+SmdY0c/dm7nO8kMQDbDrNF6MYXgx7PLelI1Gc3Z3swyB8aTrlVdhCmBf2KDQyYv/nPaJ
1Yu33OMyFSuAODQvg6KdnUMDoHoqo51p9kD5yL4/bu47YRK4RLjpkc/bVn/LTgactpQi0GTcW9de
w2hKeY89mSiqwGI5Y6xhYfAz1mj96ASydMBX3AOrE5jNtTpjt2tvtHue1DEEDYPhqk0wxj9ORnvC
V90wPOXpuY2S3/324LMcqRybTJTEFUz4QyFy4+vE/2N/8/lD4VzFDBaZgjPbEOHtT90jPhRYzcf8
7dnNyVIeIGhH/vy3ZlEfkeBrstPlXoqz8QJTce/0xOmWUntcGOwaN6tT2TPHZL0G5pXXEekaiVUx
/8cvtZ5IsDy7Uv+5Uojkm9qX/EP2K8jz6H2Jc9ocd6JODISlzOGs/ejXwQdjwL0ooN7xSCZhmDMh
JM0F3F/+aR6xcUyXqn61PywZRf9JIdUucCQST2bUCnVWvNVzdK+l9hJLPhEFg1voaK20HE6jVlDY
21Q7q3Zww5cIBXkACJCuXcOUH1CggYEyQl+CrQpMrNvyxuwBJCEya8ivqXAzplmqNgUP9Jthtbze
4csoTXHIy/86+0L/kMhoCQV3LLuk/IG3jD8vQ1afPKktJsu9o7YopEM5JnTGeq9QBcdiq9M3LQ0H
wTBfBq0hKgtgS8WK+uzG3eeZOjU8ZD9dXCLIHPyaAWSAHirIDHQBnkEkY137x3hHzLCIbMkUX63Q
mcwmwwU7f2gypA+4xrg7bPN1ROTlBMM3SK2lGg9QbLzIR8FZJFKG8kC6I+liiQ+p1pFblzBxoe67
+W4i2y6WVNJDRhQAWZEiBtXuFZAm4dfyhUGRiQfZred62cT7I6tIWCsdRJ7UiWZLnmsKa0ZdJM3K
tdaA6swAciHKorIycKpS+xtY1l+ZJ9zxZRx4HcjjNE91fiUICDRnTkohQY2Gx62h70hSP3XlZqLC
yNBKOfZS0De/qQf1zlPNV99gqssxo3poGL3QgXJLpKcsrumEZmRN6vWIrrfrUwaA8nFpZ02GiEGp
InAm9GCmB4BSjbq6NbZzoHEcS3EayrjAyrhe0NWA2+GgIG2P5LqFsOF4mQU8eZS0SfZLZi6PEoVC
XF+yAdHPEkOQd4IJ+6nbVphTHaa5t/efF0ILCGPW6u/oDKkNjmdLBcTmXR6UnGosOBdQZFYaQ7UE
hxykjyNLuSY7XrxK4VB4IDoaI6Q+Ugi5DX65CA9YPKDd0QEVTaYEwvPZPD0nEg1k/vYakGQ6GtmC
X68TkQRXJcVPfQm2h5xkmcfQc32VlqM7ZouR6aAJVhyJlcm8w8m6IIvyrGO4PIOgboIv5DERlXL1
XLBJXYoKsEQtbjAFkI0ZNPpEY6m6ZtgwGZUe+U+9eM0UKR1lpcfy42qGdFycqzwVfcU9i0BuC+V7
zGIPW0i/CrV0bAPLuu0cx4L6Zmcz+nDaV2Sy2fgxaoslPoCI4LQISGTfeQdVgOgpmN9G8ssykpA1
tzC3JwvtFHpKQapK0CtOz8e3IBKauPDxIsOAIxUF2mrpOogTyQhrHhgAWEhuL2QuBKrpWYl95Wx3
IP838Bv+wL1cp2G+SIdH36yKze61EAjvq3O/Ub6PLBEYax3PtxPCasJ/E8ddjSWbRVByoXHOyfPy
agKkdaQucxeeSPF/oiVHS3V3HqJ3mI/O2qpus06pXMqhj5tUNSmqIWvyoIusvJy1PAQAe4+ueeeR
29KhN/ES8SmhOmL77V63SJMbIp1f9VwI8ZtYrWE/M7x3es5DORreXKLC2k+jEmSDq8v788o5kqHw
UDbZ9xTO2Y2ISWABFlpk1nicOde36BCQVwv0xab2rijgZC6ePGirQCgNOMhOO5dQtW3xUvgAdwHy
YNt4/EMtRHe/ZUE+i8gaJrUBZMvNr2OobyLVnh5gDQKop0WfqyJu3XjGqU8RpSyKYTlf9oJ0vZe2
B8vSaoD0iFOQ2VaehYhK150Dlmxjr0E1R78SMc93UrcTByXUMUq+ohIHlJqd4QF3jh25klJEkWvi
X2YqCcBmZgsgyxa9keyOqOdvOpN+KAuIQPxPF2dTxumeFkKGKSSeYc6m6zrq5FlMQDyVKX13ovUk
1td7jw9qs/C3d/eH5AJHSVerpkR6A0EUkUsEeyy6yn9NmYkAD6JW3fb8vuYEe59hjmHXQahCrUmU
zTt03rridBFLjQDEK9erhU7UjsW3XU6LVhKy6XeNIOwiWvxQs/CnDCjR89O30xjV3GmSEmy3jhpG
jT2pk/MZm6JwYm2fyxixDsOZtHo7AC7y6JWve2WbdiVqGOhsdojxNmgznUcN0ifTCYpIEYpV0n3O
enfWtr59Fn4rjO8PgiWVmPgXsKoKMFtPhFuHOFhR53imzqSduRHqZ9KbdrG8DECMDVZvjYoldzqz
olSl6kwdhMlCN4oBdkep+bQNV+MVm6QghCnFLq+n1gDM0UllJDGVZHzh5iEkBR9+PSXCBkdyvCnq
/eeWuGG535tpRF7wM3P267ECsmxuE69D8aR8CQsScf59dZ+kfc4qlI8arg88ntzbj67/t2/szqMX
nEURHdh1gt8ZWjcVMsJqG/ElJhwPFUHgsVzV3ubxozwwGWKr35uTrwbOJnChecYbp4XT7aaoGFRy
m29BS/2g0tN1nT46fjTWvlZNZf8qF3VTowH2p3Lmwn7s4Q0JjUI9nt5g4YF1XE9BJRMRq/uaLboS
KFC7T+CDfREdtaEwfX6K10r6y41m1R60094ls1ykckDCesorUsRC7iuPg9+HVxRCiZNQ6lgJinji
JlV03OLJRd8WfP+Kv3ph/9p971be5LVsK26QwDy1blzf3fdnvMkUv3G1f2U89GJQypeFQISDWNXz
gGikuJfp2h3VdkmTO8YELYZn0nj1VQFdBcBiCHWDilHkCAZQnJqHjWo8UqJKv+lzRTKBKayK0TzR
XKsaW3kroyd3MF6Omax1H4pzyVPgMfizRaRcAAmdFKA54GVp3M7A2OTR7fSci1OFTu50J2SG7jLi
68cdDWbNtQKlFpmjk+Sx0zO0TfsdUc9gOhSKtk9mnEFSsqr6fFlyk+KTnrqN7IyArl9actNWyl7c
Qn31gq9L6eHiHQahvD+MkR1LdyiwbOPe4KLrmXY/B0dPtGZa3Kq3j3EYyywCI7fzVoqJbl5HrRQv
I/QcAsTElkv/dC2TMcgaA/my+UvKElMh5+SLvGoia+raO5UedQCUkMjkbYKCzb5e7iocJLSJ+46S
CrYOi2z9/a/pB0EV0fRbUlMZcSHR2xPS3KUoxWBNI7wJ/5izIi/Im5z7BTy4nKq4yHqDKtDkoYYh
TB9uQrIUipqRO4aoxul/7ELJmgP8ywyHAJN7eYFQyBfabgmus3TJM3yx4FlngjSzTV5BkScGj58H
hSKzVb1qmfSZtbPI4ztc8COs1NChQMi/nvHtd1Psp+mAE7NSzO5hXO4KdxEWyXCCIi59ufmlY/6d
zPbCtSIIGf1ddEr1iTl6qTMKaoXAJe5ofMLPs729vSemrdFOlYlB+Bv4Wj8peFfL50Iz8ArGVgzy
gaXuQjprIt7gZETZx2VyX8q+/3CSYHn6Upd4gMO2yJEO12OW9euMMhT2ZlTZhrZEj26PYvsZDr9X
7gBn82oUSQ5Km9in4GOjC9W2JrIyC2Jod13vR7Fno+fbiVRbTgCweS1C01oSTKCYZl/7SMtAPAZz
Fs6+u4cl8SfLWEBpShUMwzUmx9T624MZqNS+BOR9DH+jKRdDwZU36aGCUsZZPh8fTLBL35uCaWnF
TRaSe0Fu3Ch6Ao1xuLw8V98yGNFNcDdtBgCRxK6PfFz/c+5vx8aQ0VQmaQOW57Quo1p4J4dSE3LQ
R14UP1nFF1I5H1rLbv8jJW3sc7fnNDtkUihFCdAKyRpMP6r+ts5vwgyD7Bmi44jHYASLlE1es3Fc
xsecL45h5KeyGqZSjHOEu+e7XCgReFcn7D5E7bcRXWxOKMEgsv1fPsavSdFDpsF2x50QfiCEIUmD
4tayFxxpM336ubFBgfb4V+HNvKzqj+qXlTzsIfMEGYyPiNwCq9J/CNeUkiV8LfkzouiRfIT/kCDT
cEgo7WiA46GpP5GI8G5YWfB6ft7Zvft3daOs8donq5Njk3giAC8ZPGRACb8oHBo6ZVoT4C1Q9snj
WZLGUtS2FfAJHzk/jXH6PQpVx1nQ9Gujq0zKdB9K1WX9YmoZHS4+dPxd7CtKvKmR6ML9n+6S6Kai
2Ujs/zcF7ZY5Nk/MIoSeGmBfy4H370VhWMnr+CGctL8axBmmRaznAYBmQ0HbJjFrV84HgEYR7X7q
+TXLdUTi3Rbd25vcLAe3pQUrCvnamnjckw+v+vEoWBd2yD7BNxH/4jtGFCPZ5EntCAR2bKCpZnt/
ZMkTF6b3z/ahDjCSz2cdHy2ikoMrq9ag/D4JwdWNOmx+ThBkhDMcjqr1/6gC/rWaMh5u04zNh+Vm
C2VnWgqxBhkmQn7irqbHCQmwNfUAbwbbAIaiiebXGRiWqx3dHNUYTs1/WPJWBx5SVtE/tojnqrOM
g3rTbrn1O+/Ff3i/ljlQIZGt0bfLPgToKpVDnINAbn/y9bO5UyFAbU/6v4mBxTFYEOro+ds5dsVY
lpNtc/4PcaoQn7UAYVgDOpkd84ESLaahIMK0Hi8dRy3VJGr12H/0NfbmK8eV0oDoqnBS/CwoUhoc
wrFvWf9RTVkRFQa+z5hCkoWDchUK0fW5HD05QNcqbTOUqEm+EOG5HMrXgae8drWABw2b2zNGVMbt
C1QZ9ph/MSu2Shk+vl55j/2qjKttaQY67UDWJf83BYCI/CHXFDQckxEAvfO6leKPELOmq5bWtJ5E
UPWyGWhY8i8rZ8i327RkFaEVKgNXfoN0BX7e3LgAv08NPyB/i0z+UZinqMWo68LB21CPF2pv6jUd
C46TCjk7QYkufEojZXQPPXZJcF6oX25UQ54FE/j8FmFzOznMhtJ1oVfVsHZYBEYJpi9TG8uoUxhs
X+96s4vXraQRTimzBvGpB7Dw3BD3hjm3k+5VX8Sy0JHGjrC8HPMyix3olnfrR8XmdW0f/z2KVq4m
TvLM45Y529Fw2dC//bJTX3pJg1FTTNeQOU3no3zgmIcN+GqDhiD4Ut7WCMCRNZPqbjV0JeBv4hXW
Gz7FaXJp+fMvLp/g/n3pBrC7I/YYxSVdAfjF5Hx4gpVeVZ35xvBTSpXEwozIv18GNcX3B2H4jP9u
4wXtGu7GypvFs4lLcFFZw4jqf3DWV1tyxiOVySrF2C9/A048jDzn/BOo4qQjX/WvEDonDK7IRfbf
5mHKJXn7NzJIXvtULhA8ZkMuT6O2EN9CzdCy3uen8X42z9VBiN6Dv3GWBYauzUNfAKGqaN8pAVoE
lykWvGwaMJcrgrvorGop3kBTApto0WRm8pj23CA1zvuoaOohpNZEIw6/up47G/7cueMRsPcr3xm/
psidSauNE5p2iam8znU1WP/lJbBooiuTtO0lrRhjwrf4IDd4oh5YTdkmhG3D86UsKYK3iEJ1GYKH
k1syccYZI477BJyhzKxi0KpPzKTME6W8s0RCl0Gkm+ub6OZ9NDiY43g0CWyfZZnDP3sHWWjAIDgT
bQdpYGT3gFzW8BkuW7l99QC/b4vZR2vFQjCQd+3G13Nvqn0cNLFbfFOKvztx5io1sBHeZ4+Pydjd
Z30K44RdZxlXIpvf387Mt8wG+uMW7hMLaD3zqFgamczdW4prwc38umSMIP1Iz9mhtOgHpr5wf0aK
QGKhJ6x3UZyM8FYd9FFKceMO9sKu3IZ2fo6bCueHC+jTsfkCSHMW4XoCLdiRzCJ1t7E9zg2J64+G
dPW/NDMMmRy8uSptX7YBfu7sgAs/5frPVt08Y+MZUylidhCIYms5qMJpXwMjpjLddFPWAE2ctoru
apenfR3kWh+M9LdlhjfZV2ALHIWOeigobXQ4jTaJGyWxUbJg2N1537BqXqVm8GkgltoTMNTuJAKD
N9zDchXwfzujdXuuFnPawsJQ8L/G/GIEypUlYUZRZt0UdRipAeMt8D6Mactjc2SFjY8EcFaqva6h
7h/EW93pSGErUe7NlOkheedJ60xWFwLNbmB6Bqg2UwGnelD0evhk4K1SE4KWyuEOdrVBch9qK2iQ
Y9jl8Obi8kzukWqUF1WA6YRXkN6RiaxG0So/Y+1aUa/6nQZgqVjroNmutPqThV3dkI/QOiD78apN
gaxCUesQmj7XR0ulqu/JJiI/BogUDwyVyQJoQU8zwiKBkkGQ3YsQerg74rViyv4v4bQnBSHwk8Z5
oKWR3o7MKfxQW155jmmZgNKY8dxNIuRlERJnmur929eTkqyy+d/OcpgDibI8i8FWFeEVTt4vhq4f
dBXBSPjv/O8Qka1DZT++y7vi/vTHhN0G5MbjpW6AoOGfjAY58Gqv1wW+ieSAs39LAvfpDm4utVwJ
pp+OKocYUsYfWTRjiC8Fv5rBfLeUdO6BDEXO+wy1KweDQiGYl39LIhyA8Xx9zchMARwOUr1cZGBy
I82gik/rIPp09ekQceaEmShJm2Qq0ltwroGkGO4enRUF1nf3QVTkLQagrKd7YMzYFhHbITNFJk3V
NQW/4aVfApiy8B7PwqGVtmbgqGvHAoNdGxXz+S9REARAg6JmLpb/Rd9tl7pRRMTBOgOLoQwi4qJ2
DFpWeYBdJgeZGJLhWJCV8dFieml/msPNrBYfQ8/mBLqEmo7Ws2wvOllV9nejZcFhf8mWPt947Zxo
axfKAkyzWGnD/Z9D/RWsrR5larW6hLHFM6x+9ZAnjFel4MM32Jw1uQlMki20d+Q1uQkDP4Fle0Xp
m/Nm6oFZRAs+QrjGHXN3VaDYON1zpkYHn+rsk/EevHQSRshp99LpEuphzsi045mHuaO2uMvH0DIT
KdM963M0cK2a/q66w1BeVrpeVrZjNKirsqpeDdLAXXJl0miyidqkRMTJj+oVApIT8u7bzhZ57psR
SHYMwLT7ALrqGktpuHRvovk39xZMc++yfND1ekZh6rubZ5f4Xtyo8e5W5EODwWZwTGMzUrxrJ2SF
yKEbTQlzHukgJcauD+w4FyBuwZSGu/sOY0p0Z8pNNPkpYGnZ7SkijmUSCegi4ee3JcLeYHsYweMM
M6ukM+dfY5RHnJVmkoZJwbBsyI3VMN/YJ/VXxoiuWdSixoZ14mCpQ1YO77gjPMEnWIuWJWXIeLdW
uNYq80/cMT17d11eAIYvXcfyFuvp7FlLYRs6veMbjNUAcIq6sIsziADnflgypmrsr0soyIdUR6Y4
MMmZ+a/PqPCdaYJLZikBIfxIlC+nxmbn4n1EO59HgX3MoCAsJHdoEBm4B/QvF/nLjYwnGJo6e/sF
53HAPFtC+Xp2VM2wVDrb+pTok9MVhRhm/BcpjMVwW6blJZsAyxapYm1tANSJ9CqLO8lC2DUJ0WSs
SxESJkr+Hd0II38N9Na3slq//R2bGF5xNcxbPxFbI6Qa5i5KkEmT7yOBW8rUtYIG3TBZNv2AuU+q
LzzKI+5eZpN5xe/Rkf4M61CYMU/81C3i3BXCL5SG2pPtfimu4F7KdqBniiPse4EAuci0OMH1DDFf
8uOmuBEGoPu3UoOw1ztYspYvWHXG1R+RUxTFvswEwy5p9O4XCkpgAIF+gwhdwXreBIPA/EOlQsSH
CqpdFXSaaeT0olhksdZguzg2vdswCEZtif1lFUDQx0lX3uaV0GN+L6eyCqsq9kVwWc0UbO/RkNvS
ZLbkm/aj/oBpkWZAozlBVzg+hq08GhCgWELkYRHS0UN0ny5Gkcicy+/YxlDoOSf6/x/llWu6i7Ld
MpSIBbj0W8jpNgWSLccOnEDnvO2FkZH7ksaHKWpZ6zsDPKO5b3GHC2j6h7d9t5GZxDPfumQMXJTK
6mMyOcoBQXtveOqH/t/EkcRXzd4mWTgoBl6z7k19/qEEfaXCBSjx5j03MOxa+ZUSrqtMe8K6oXTi
8b3liXI+QqP9MtM4ckzd2bqqhPhtUR6RN9YTKZE9AzkuYmcb0siuqlQNC2+rPz0UAX3bSiB0PclP
rrqRMB/ZHvB5BSsCDrNlIkdG6cCclf405wcIutzZfULEI6nYvQiAm1GDG8LVkR8DDQy8oTMwzGjv
921RNZ+Ri9Zv3aHj6W53YQXBsTDWynEUKr5rj2innK1RucHJH5SbMOLFmlay6lXlJNf/KuOf6Sl8
4jlJkxbNNhoNYX90Ki2GcFriNfOCHouADsbV6JMEdDNbw3McMx5GztJWM9oEC0kelysmNfTY9yfY
2z1rQjHQLqFOVgQ1PV6jIrDaaVWloMxFGL8whhptK3ilADz9NKjU+MrVtLcyFZx+v0RfI3gXMtxA
/THWNnXyZTVx/tQHKC7Xfq1069wexCO7VFQxIcAYkTOSfS0MAOeG3Q7VC7gRnEtf2/tuK0+rl8U+
4cJgpfGPKZ1KkQVW708Nx1XfL5c8eUp+1S6V1QEXHw1OlNVqhZ2Ih1/tD2UBZKOZoOIcLv2WhhY+
CXNmjANgW5KlGp/SFwIIZBRA8Er0jA+VLli8YbcjqV5SUdx+G6xQ9vS1Z33MXl/AhMNHgLf9BQWB
biPnlbhfMpWSj+MPa5wiJ3PXneOHZkEFAloDHueYmaSoiZXGRbSyKmCQya9yHNir1LlNwy9+N9Lv
Kywzez0+pBXepp1FzFwekUJ8W+YqLvIzqXYpEe7NhmNoAQmI5Fq93dpxEoS18DTuTv3uY9++eV8R
aEQdrQPj4nyHojqaV3Xqc1btXeEc05qu6CcgL6LtqCOviotRzRzBv2IiojOBc3UBULd1roHYi1HD
Xq4tuD3kDMF9hgW9cHxy6KTbD1E+2nJ7ElTAq0q06z2gOI4ELg1ieXDFpGJJkezIR8omT3lxUX6Z
JqZYQhd1WxINKD/ScgRxIDhtsZ3uKQBE/W3EhkuMUEdtqtWuUNIFhOmKv9SuTE/1SCIvRT+ZLYSe
sl3Z18DcdAW2IWLTMwO1Qx5ITZST/KFBTaQ7k/qTL9bM/bz0/BLujpMdtebAY/mqpVoaS8eZUBL4
Rq/ZIoEujH4CAMsy7d+gTEqNdu/TXUsITYhudaLj9AXW6+YZIZpF324d75bYAwjNkfGhzEL8Gaca
iN1UPWDakKHDsQpfRqUechzg/dxwnq6oZbYmPtrS02klKcEXReoY/xoMSMim8SW171EVFa0jmJiY
gAyYNUvnqx8N+cfVeOICnjAvY3qWCa37dZv9xDQZB3mzzu0BGelC8AeUkZfyaafhR3bEXQCb0TLc
CI4DmtRUqPzxka5irNmm4jHCJ9bv637N/5ONpzPBkzfEt8JKvrc8ZKNjK7ONdxqZ38e7f0IWIEDv
h2zu23C0cNelnbKUCgeeHPcCmQ8oBr/bYMCGgiJV0jvZjPKX1bQLOQP4aQ7S+9PPtjwauMuM7ALG
L2Sf52uIUWeZH8ac0B7EHTqix0fUaTnKy3rkRXYgGA6Vv9XoCOi5OXSxb/pESKvBLvAsJRLLFuOc
NFoxDR62dQVU72YGbLs0qbWUebidxp4ZOhX++Z9OfVNRrJKo64TrWD+5ievXU2iHv3pSjo8Lc6jL
uV+5/oeE3mh6wO9+qwMIfc2Logb/vYizqJqbZrueGBWktlxdm9EB8zpVhsvXpDXd7jUdv751MOiN
WuHH5ckcZt7Y+nJmkSmiOgqpQF7iUCHcrU/W3YAftnkXIHdI6v1+Qa/BU/s4QqCn1c28c6Xv9vHj
2I0LkniW+i5eQLZTlRwDRjxmrfGRUz2Mmf41wiYgSfp9K+f+/HVxQ/JPrAvuV1AOVdUAFwd4CW+m
0TZp2TAJpcNdDBn928hm1zZFHo+8mvI1U4h95RB95bfUc+SgGxsrYp2xAg1Qbhc7db9bbqlmZ8Ih
EOw9rIMiSYLdLY7sCly4dEDYjIPaB9uZSp26oeyN0v8W3X2ipE/sPHxUeTjIzvbgbdqPfpju174n
h/KdKRhA2/ZcSo5q2jb0Z5hZOmlF6zIPoYvypNqnDERwnRX+HqcnIBebvT8gye1RyImwExhJkGsR
wRRlJ1+cBksmcRTRRIpmgz82e3Spg/zgzKtwKq64E4yvWRqH/vA26HRo+jL78oQCAUmA6Qq8nZvO
mVH/pTSvYjG7qLriXk2Ou4U9ZVDAoVrajDIY59I6uMNOuE5Npy5oaJwFpQqVElYcqJ5sz/yGIL9k
WlpkTR7VR0ZITBArje2QVXvKxuFmkvKShLWScOCyHgBAtK4HtNjyUF40GLcnWR4NkmxdHlOJ5Yw0
OUDtEMOqEC91Br4O5g4L0vaQapWBRdJxpzQfjinhPbyBch1nkYFFvPIMBZr7Evx1e6IMBrOrrtiv
aQBDoKOhNh7Ds88P6SClP1U4uMOfSaiFqxCj1o2PyJ/Bp5xmj1PJ4W5tGx/H9XIeEv8zo+0+L5nH
AbFKroAci+0IVi6f8/PERQloeVGZHg/26M8NifXTcjlYK3UYOXO38eTPZbgxGZ3l0SP39tuHPw7P
7vxZnKxf981D/AI5FjQ+F+II+sfDvOAep4d5a4bUMx8YxsbAbgjeYchpKx1HTRLVPP6girFcJdgA
MVANUEsjBWxBkMFD71mjl/CH0ZrJqYQ/07Sbq+3DECoZpqZrFasPlWARmoyIFO8REL6J86OWrBE+
cHeSXNPsxPvPNQFgXF/ZqUK96jIhYCb+IF/USmHygN7P1XVLNPH1VACNaZjtSwL+ipWU6xiFqV+z
z+/+Gyn1xOAobsoU2Arg1MaHZB1XPEsT34sv65HdrtoV8OqnbQdW04RQ4O9RV0vEhQQlmj6hFTK5
SNv1W5xrYYu3UE7JNjsszyEAD/B63wRTi5mZgUY9jGecFYfKlIN/pa/NHy+Xc6sskgSYV0OvhzFj
YJtVnQPjGYFLPgYD/C7A0Hot7wpLZKzw55c47EOcoL2A2+5u+HMwwhqE/ZcRdKEB7gNHbu6ns+Yn
Mdzv2fBc5KrPatzHNeitnaQ4daDRW5PywzsYDaf1QVWwDJWB/osiGXA2ETEr58XbJY2U6BloSMFw
DtMFy6zGoZjM0GPwe900R41Mfqf/Nupodtm83x8jSy7bucWUD+v7UAoQnEYefiNrHJg7bbA12q4o
+Zodq7HzWKfICAc/Ngfo1zYajFuOepfpxYMkeYBYR18QW8++I1mkfK0FjBN3CprPxJZGhbNJ1sDY
nxB92maqzPEZkkIT0e+4U4DS9lNoq8YsxhxLrrm/a7QEaNuQOcZFp1NST0Mba0+pMMIcA+SBcE0p
zpGYUah/Fi8drEwtxOefStS24TIK01NTeS/0517wCdiwYHfG+Ga3h+zEv3v4jKSihkhtp3kGmMQX
0B+grnkPeCvO7IOtwEevIA0an1F7H1NnSB1wEKz9nhYS797QrRQwSzfOIuHDlyE1BfIFqAJScbJT
SQttM+ECKXUqdT6SFaWJlt8Xx1JPREXdMeklxYfTr0N47GY3EbUiwMeSzmk0Ao7ZHiqbV4bPfDvZ
doiin1n13W8SYS9WrWjr+m3m8+N0mo3eR4KO7vlzyK9DdNHb+yIk5EIXpwafFM9GfFED/3LOHedS
nsKRAvpU0ibnpk8IeYuA1NdDCRDJTVDzdTEqI33SK2QpxkLzaXotFO9i2xTHBFzhwwpTYktiU6PS
01XKmWverebCSwf4r+c3968W2TWMP1lsQJ25xsRnb5m+RgufzcvmmebJPPYayEMGY8W/sOVrhhGg
b179QFxlwSHH+65QE7UdGcBWimN0ro8KTqeE/xfcExImBnpdI0lOrxnSt/F/icD4Neg77DAo45sd
q8RmSFPkQnxXF/1rCACQ44MoZ/nM8mZ73NooW5Dbb4uRhqI7FoPmJI6VNSx5ckICXH/S5QfuH80d
7MVT3kbIxnkVIM2qAvQRkpj2EuxW21+g09BUBWWTe4qVICM0NpGb4oNHWsrR2qTgoPIw2hP0Qutw
sP9pdpo0TdBTnWEClpUTy/R7ZCCTWwb2ah6ZEshQToccBVg9i9BkYAezc9Wj275zNwhP857bWoCV
bLtc63tV1xi5VIdWAN/NNYyeg5diFlMG3O3JiGYAW9gzsG3eSeZ3+FIoRK0flu2LiNBFOBcGsXkl
VvFbAn4yjEsoufAop50ZzWQv4UBHjoNq286i1Go/s4PZZR7KecfoZgAG4A7hlW+6/rvxjdSroOW7
8P5Ih06AkNsSr+A39BxZFbEXYNJIGMkIj/aFgYuh4NnSJJXHkTwldVDJ1myLmKu91h596IiIc6H3
0d9PqyTp2ODNQv11ecbfwbYG+gxS6P3wupLFU8kdUet7Oqq8xtNwi4AVX85rRPMRRCb3CMbDy13s
c0uzN1w05JEk75xrMaREEG1v3ErBlVgB/sDDVgUBVgAjjDSk8bvueUZLoLH5H3JccAQTJEuhUMtK
Spqm/5OS8f8kpeo3l027A/l4/ATvtmBscmox59xI62Yqm/V/c3OaiJa+UalAQ2zNj3hFeNSA212e
TvXKDPEQyIwTt3siVv96QbO3tEITScn+Fv5DBiYWFUCsXJUQXaekrysp2zkHziBQH8/+uDS2E+uL
Inf+NIhefVv50ZeQ7PuR2HT+iDOtkRabiKU6ZmCAYkD4ohjrQvw9mokkTirb7ZkPPA/BZ++2xRPk
OFiQ2+zEihxsUprPfvJqeQu99oOxvyFCQstLuBp5fHaZMCc3NEbuwObVXJsIexGT9UrmxnDbs5m+
o8aRdoJxBETJC05225YPBeXThNAFb39NF7hGfE2ux6WXo3pPrbnys8bbWDr7HZUgVWfpsfbRTr6M
HxntFCWh0D0MI2TJ/6BXGZldA9grAIZ+YxOoNJnTkeS1W+FsRTWDw/nLNyloag4mloaNUbSlXb4R
P8LHvpLM/ynrxa6qInKoGNqPcss/AgzTl9p9N9vZjXv16/JohviVCqIk/BlyVBTENgOhz/pTKZlm
XO1eDPnKw2f91rxrG/uUnUIj30GGSHJwhnTZf6Ao9STy20XvPlXG7LyIT+CKZ/L/8/dgO6Z3+OyO
JPnXG8/ydCfv4SY/o+8bBHd6KLwDBKCZWhOXn1wv6U737H+lLfCoQyEt6Wsz1gEZ1gYO2vQmUWBq
t2OwHh6Or0ACreLtqqrcc2YzZKVfPVBhT0wJetrPrLtEx3pAIqCEiMlzm+GSM0z1QT2c2olf6ZZM
KZqiZeaqL9wJEeiXpXlkriDh2DDj+6bOV7kuH/pSCaleeQpOlWuxr0ApdFffFIVwFa/WvQk43RKR
ZFKdV5vvImXodzFUc2zKGNdpWQXs2h+wVB2xOaeHqW40GePuywQjEMKUZzd3dgVvARZJeFBBGYzx
NENrtBzw6unCWcxCGW1RNXgtnMAtpU+5lDJ0EgxOX/DyOozwrddF1zI/ertlzgl/i4h50tk55bST
i7eK534qRKCfLxRxXnted7NRcAA1t0X6bXE0Uks1uvbt6kqsNqVLIWjR8CwN2b+3qfbb+3Cv6jRL
GWlMxJh0tJCS0rAeSYdm6yJBDOSgECR87Ek5hwpL86Bw/IWAOImSX2qwATfEJDhz8u5mq87OzeF4
dHsCqDE313tbwrHXfW9yF7Sx8PrY8JNfkOlVAmMgGYEEu9CSpwFbeRRnP0iq7zseliwym6lMxp41
R/TxoBwR+gy/MfTWZ96sTQmHN0Av9ikQp7EWSUUc0fTgk41VZqg5RSipRfB+kEMYmrZQ9HW1w0jR
XXHI3FyruXjJYQGPL2Do1WhimYUqFdsRVQuALBuq/RAsHtK+NnfI7Ni/4PAihk9pKbyf6GU3ObfS
qg0/XQ3GTy+x5tiTWssUF0zqZ98/3WJEXhJ+GLta39kT9Sskav/Dzpek5kfOo4/zIsHxX+z2r9vf
02BDMsFjJZ7cmvsi2Jc+Hqt6Rn6u5bJkI30wv0H6FVwoZGb0isx4C6KZkSCQf/RHjHwfxKenLfdg
TsfJkxlFiKvdm6+IyBILymwhO7Mm32cqq8tcZ5CQfkjjjoNE1vX8tg8Q0is7Kb+fMbxmJGzYy7OH
KQPRcA4UdedqaPXkXdDeM7AwNM7yKYhTRbfd2Mvkxz6vmblfE5nPB3d4CrxC+W1uc4AVFrjynCfJ
vG6hGQHgBZtB30OwmeXUK3eKn/FAhgc+ZoBCe/s/ocKFRYWRKTtPT4GZsjvrVDcvmUPbtjoIvnUP
CwQcSJVlYOugwQyoaGU8z6wixz+hZSh7Zk9evErX2AHUAJ9bPtkeADOShN85N2nQc0f/gcNaloGk
Dqrd2SIByTgsk1F+9s35Duc79atsW4W1hi/8vv5x/l6yOgrqYwmZCvfGt5fGB3LFtqtZyJDMWCX6
NqC8wlsD9NNTSejGRDLB3oqgxk5/4iBdBsdXuoyd33uSqTI4eYzKUWAO4SnckK0QBr4g5ixQJVF/
VHpFPoChxYBexnh2NAVZ3kG4RzyLybdVDJLu/cwgaf32fBOnJCkNtDFQazKk5M5r9TF9sa8Gzhj5
/xBJmMOIquy3lVKHcnSSTAbL7Vu/zXvJA0jJlI+PTwSUZUJEUcXrRxjotb5OaYNBoNpcpFtecNco
JzYTK/nVOaYoSQxxrRVC2s0GJoiZnJEm7LrEAfg7liFxb4yHptcLKNabwsHQgO+5VJe14DfVbmyJ
yjq/8lWU8P3OB30UX+1RtcQMXIqH44ea8I/nzI18BF8YrLnO9jW4cBP3ZyV1WAPwU+qDzyPdckzu
deR6fsoS3lGMuPedb/bh3R4G81itTG927YnH3NsDoqBMAe1u7OQUMZyOnbeHCvGGeK3IhN0JrgPg
Swk7az10psigIvzP2rlopJDF+0T5i/ZriBPIsXu7rINPxtU2t6mKY1qKVLrHoC1y/b7gDg26uvYv
W3Q/SVmT3kAEKwEbq9tDcGUYdHJC3UeYPkmE3lxtxMPP7x6dnj3G4mV6tsgh6wWUocpCCcyNLQQQ
Iqt1THbR9zy3vIjsG2Hh8wid4sUA+rwZoHCKPxtP+EHOiCqGbh631DBWiinTAZBQa7Vd+dbl6+WI
lvJx8nL3nQzQSFb1o5GiK5GIk9BJ0ntGeJT7VwsGMr+qmNn7iKAFzOEzgkW55+BCM+qv9HL5aufA
YHSQoczz3731yzlRdWL69MrnLUWWWs4u62Fe5VF35YgSeS5wpljPF8nFZL3ODwT1Ffgljxw0h+q7
GARSs2eY/GZ+a+J96ShWnzohRUkGXJK6SZMkCkX+R1VEShol/xSc+OcLMLlgT15jfezcT59vjpnG
uo4+CclyldR079Ze3pXZ/8BMdAcRoVl000wJRbM+qfZn09OVoW6oapa3nhTkKYfaeWCIRxc4mZFk
keHZ8IdqF9JtTl6k0km5naGNh4m51elqX6tkBv4zuvpZ88VKXf3Ra4BnZw5nB4AZq0PYJGqOrznp
rBGG0EN0ng0qsaRXt0dmHn3ff1G2X8bQm9CodSa1pmzYcsjG73PCblDRDEiJwDLMp7H/wxNl5pOt
9js0JzhhzdTams8A8rHxc5/akRpdteh+zO+6NyxUxr/DML2/hBXIsxwYLCWmnimOfQzBlZUNxGU7
s6+QfliSjJr2ke+RwrxCCYb87if+/H9iJFci+ZpCoOYjWP9d/6pPPvseT28UkTFIP0Zgt7KJuC1R
dtBkzZFZkKKL0W81EnIAD2ve2eNQanwVpq2EAsiPb+we7awdD6yQLXztdKGCGL6sxjhQp/P58zaf
/bLvkA2A+92wYxI/HRS6w8W7ZvrwYa3V0i6CncdQaJVWbTSdjCxfAPJ9dV5LQU6AUkVZAoYfpV+/
3hyk8hmX4OQDhN8IOHYo0IWvGsj7JgIPRIRGFGto1QxsJD+Bq2xRJy7tfNV36jjpN9IfYyzkoRkl
VoCS8znKrMrUNBkd4ebHozvHxmGRpDEpu2bOFnOGABfSVuOA+UkK8ubN0UHYpGo910NWZbZPc3FX
4Nk0HTTDpro/tWxoLMcgf5Hv8LuIUuIJDhPNg4O9ljPeFA1NlHX4K3bTvqrYLf8DQxHSsVDf8sA7
4gYqa9kI73qMXLh0PGuYZYvPRwv6sj9a/Xt/5saLycb+Z6M7m4KHB/qSH5kYEX/xuuGdyN+AWq+1
g15kD4lkrL2A17IQXOXylax0VZCkTARTx5EwtLeH7rQ2wj9nZo8fjUeRFsMfY00Htu9uJ3EZk5aG
T0rPfGvnL7hI+BxZxk6RvutO2nLpnizT8QeqtAkpcOZgpipB7tsq97/GCH5AaCkiHI5HPdr65O09
HcQbuCpN62/f/ZzR9RzdFiUaSJhgZOJuC1Ym3vLZ3xvU1oqOvlz+cEoABtPmqNIv8Asyti0KA0yp
QG1dyNF94T/wVvV+OBipw265fhngsRz++IQQKfhZlRYlKNcgfRSICBApzjxlghTAEPOoE590iT9y
AdesqUoDSKdEDYZXL9E+qyg/GJKeOIa9avjKcFHbf6TsNA6x/m9SzdeBHXruLJExntp6E75f9z7A
W66omxGIix2ZrpZHcUfeTb1pEXHJznivsssZM2JPktNYjMIgO0AYOtyAsWfNnw6fdvIu1Kui4eAY
hpwA1PvE8j+4FodlAuZNzjfewLZo1rbTgJH+2fIMHN11nFuyrNvbog1frMgqZiU9I+qUSUkeDq5y
DuKYf3fnzYEpaFnqOS4DU6ni+uSPvQmtLfC59XZzgXk5utD0C67c9XCXPYEtFWEpa2kaxzv8IXhC
WCu5ZGtQeP3h7Rx6wKz2N8Jt6YgLv2XEbWThOt+ncqwvuLbLSYeKyvXA0WXiVIghQSvS4ub3+gEg
Ie5tyRxv8ZyIAKc/ejvRWx0qWQVLWOtN9QTLL/KPf+Zya+6FFrMh8kcieeGYlirHdDhZ+/dts73p
er/vIQYxX6nnONIjeRx9GldV2p4t3PVpt95fMt6Y1RUn7Jlm/ub48SDrIQryOhQ9Qf5MRNEMIZqM
TcpRD1wghmOhidWb1+KuwoQevyjdra/o1EH1KzKMzP70Pxu6onMT1SG2i8J9OyAykppjlkRnJPzw
CXA/KqYCzF0R0flyv3aLuD5NGxMauxp1Iw27A332/fBMykj8Nb6pP0TvK8Qb/ujMnQW6kHLPSYcQ
TfQgUHJx65zD42xIPEwO70NjZNr67+MjLWqYeLyXsTNiTAhGFFk1lcTUe/Dse1yfQWp3HLwZUa5W
XzkHYgoBTP3OwXNck/dShUabiWZFWwEGvKvH2eX1zGAfTiUFMnIUv93L4sxEANqW/WcxdDhi7FgA
1+os6wniCadr3NKHFgPjgwyLveGsnCE1gbMXP/iiT6y8buh3S6/cSMy8ap2euxBA81GEhdhWm98Z
uwEkQgxP2ZoIWBzA049EbG+B/MBqZGeqNNf/EvSO8CKEWUMZ8AKPLQcO+jnX/2mDPrSZ0dVTqS+t
WHlp0/xW0/pWOXov+1ICwi80gi5E+KaJ+cFowS2nD4SCjmLbwaJHyHrLu09pudpY4Z7VCsBwu6/1
aKnkKsgDO2B7XacRwr40Oni/ZCbYJ1eUZcG818Tt4R7MJ9QUiEitznIskB96wX1IXftMVnk0stx7
rmkHf354pMyl0irI5e5t9/t+9BSFH2jHJo9jfbzyO4nQjODuLhgwWlPOoRGvHkhvy9hN811Vjoc3
Vxo6+9qJYhB1Pxc5TI8ZkW7/lS88d3uofUjnnVsw9P/EBvtuwlxHaqS16YDR/eEuY7YeSFgsNbrL
rMHbIEBYZvWGjBj5vY41v7rQyIZkEv6JP3zMyILqM8qzRVteABzq3MsuRAwx64moyo92IVdb7DZu
wOLA58m+UAMQqnTXuzC/aEWWJl3RUvJiFfXF+s/etSyQwfmKmEi30RGIt2JkvBC7W2JHQ6/7IZQU
1LGhSCKac/z6dE+6FLHODbX3ZRq8WlKDuZmGGfqpZ0i4q908HnNRC3bGCKLIQtSWPquxdV/5k4e2
wctJHD0ugqHGlRFCiSbBzovvvflhy7VWSJKBTwSxgQIV5ls2PxcUvzwpIwE/3l2NzDOV0msoQieM
Fl8mYtkI9NBdRaiyZCwgBhz2MzRHC9WffBg0fA+vcsmxu73SyVKFqE5vrxsMJC9+9qOzR4mQDpbr
gfnitfLDbxo25/6a5C0x4UrxX16XgJIwPEpwTf7IdnO1pvYLUErvsqVuWQpkzsjBSJYazL+cWvNJ
iwqYFUi/yK5yknpieJ/92czpsPIRg6yCy0i41z+0AI4tiWyf9+nn8sN0W/GFanAzLiiB/As5Y0Oq
bxItaTbfMGjM16urKpM9eiEKoOn2jMjPI4B+gf3uGIiGM1949b6JWj+5SSEzVt6k5xYgCvny/vcI
XDOanrvR4E7by0qUzo2IkUvmRNEvz180J/PuC4HUnBwwaHgV0prtjp2m7gMWG1tRi39KWCle/N4v
gTWFpCYDTW2T8xhiIBQkEv4bU6nKFTJcyTz3av2agHGexgZ8Cd2fjtNvqF7LO2WQmBTSuYx2+MnP
3EZQyt4cbS1A7YnCTjZJRwzU4ZRQMvKWGxX0hgI5uUwN4QK7ta98tnTNmCxn2PE0nImHOTxh8QcW
9AWRc3mmjsgMbWRWkb7rq1uOSyBx8okWbGnNUmViDBBSy3V8HQGbCo0C9edmTckp/mGBPFENxQcu
ysrctY3PJkcpHU8JLIJ2+wcl2FR3/yKsIlXuGLpNwqd8SKZLZkhKb8eCdY6QBsNLwYr+x5pUNViB
j4p6OOPyUqMjYtqkkkisxlsHdFEevE48hQFP+TMTeuifkvd0D1gqiHdf9KBHpdK7+i7dN1YFTjsI
oDCMObOVIWxzaO0Zee584wSo8Bl+bMu1Eb1Ri0FxwgY8t1nemFgcj1c9q7dXKxPW0DTdYtp+EdQ+
YLe9Y7RBoLQv0BM4OnB07m4x3ewFVGN7EXB9XmunMRafI6XpqxNB6XkYMnyd4gt1mAZnRL/sXQok
I9SBPpcwmghMSKgt3zv/gmVlmNHnGirZEW22DkkDgMb9Xry2lkJ1nfDJMB3oEU80flJPsO9wadKM
PhM6Ihg1uJSLTklpa382D+9ss3XHpUGuiedcAFld5ZpeKUm5ekCr09JOjYXYO7Ffg7D1JhnnkPS5
Y25+VEPoGRxpHvpd5474RouauaBqNUrKvA32TBoJ9dwsJCovrmqpDmj9biubTpZUQ/utp7Wt24h/
ihRp5DhdVFHTDknL/MU+3Qjxl57FYSLg8GIMd/uAZBC8BASCk1TMkN2bIe2Oaw+X0auVu7tfix0L
O7oYAEG6h8AS+0XN1R5fX1ZvCxF0wKOU6Wt0rJh5qh4Qno4kgQ8R5l2WG1aBDBgyDVDwYCUNI0xZ
GW80pr1qHLXm6pgF7Q4iiF5IwQJ4nqnuUOtpI3sGZf09FqvlsGQmVBadgNBwqcn7ma/qaaLBOIKO
vq7XaKj+4Y+DF3qPfm4+D91inwS9qlbhphIMuPGcGBgic3j7n7a/4N+FP5Qad+yzxi05H9hdYDic
tlgMm+IcD1p7rG+tV0t7/p1veqBNauRtx3utIwAsHk+ap0sT9giyp5v4zNK00pRmnabwDrLDgqro
qLD3Rwmg7nWi16zpNVaIgfUKhW/+XqNdz2qDVLhohQAKl67qMoyrVLjGPLWPUHmgLEdlTOaB0M+Z
tVx3MyS99KgSSv+A/AW9RLm04K9A0Db5VYmyhYcJukjYXgxoYoNE8EyeTuvg3S2/0mlpKGCxmReS
C78f+vMLOL/SwwBWwNt23PNfil8DazK0qM9yO68wHu2k+0geH3LtlT1992stUbp4B6hRqjXS/aLF
ZODsx+Sft/KhnT8mV8/WhYeem6dZypG5PtF15THmfNcuchPf3qgO+Rbo4gNNA9n+7HDNLq8s4d2m
JEf9WGOyaCumNxj+GDysSP4j9Ev5TsFitMV6sSc+zy1maWelc1CBnlllczHa+1TTeSRT0FpkWGue
9GMmPemGRQNwOY3CL3uHcKUHc8NKW45vdbDG3qi4/CnM3CrvAV25WgG3XPh38iuRiIbiNg6LhPQ1
FqYZ+c/iJG3dmIf4jOR3M7T2Czr1YixzfupCywc1fSAEgvAEHhiN5oNwkKNC6GbmsVs52yQn6m9z
lbPTV4BseMgpv9uPzHiohXKXMWkEnoGotPZzNtWTHbBlbQMmI+VctmlXtncJ40lQPVBP2LtDntpG
2Zy1pHUI8Bv/baNAmlA57eA7gjgwHFEmuUPyhnUhR56wq7ASw0iiUIK/+7Lu5qoNLV6ohv+1UYq7
Kbgyy2gjR4uW127a4VnfLVHVAKla9eMQplK21iHRSdK0Z0q9iq6TUfthe9eJHjBtNenXiFLP9PDo
PqsZTGcFc0mvLyBHvm0h9AW0bn+zupJ5K7gUeBiHhFGuXa9okSK2Melf40Z8ECIMNNe1t/QeDdCp
dCpxkE/RDOtV5Ay4V1g7kcZrnLEdLnzBYnFECD6QAEN1XU+PrD1DMa7gOi9S/aXzzF7LNCGhrrRd
ShQFSfgXupmAn9XtFphOAVsFmQ6HXfp3sjrmMuTu5iLPUI/rh39/sh3u13QEYs7LDYF2nttxkiwD
qytFYI3aCP5CGQQo6Bhq5KBP1YtGM7cArmj1fxco05bO9qBS6NGGBZ2PSux53661L3tFgDJFYR3W
2LsokOpZw/BIvNFxE4iTyppcCfi7qgDcJHeYIMw3MpoitwGAn7Cn/SCtJDozVtun7rInTQIkpG46
/TmdRxFaOe5xMEH/fTcumeyMPIe6WXQQCnVN4byr2UM7ekeEFvNKag/X3SQcK3YxOSkgcrPQjJXI
L/1wnO+mkIEqPwCi5zUArYN+K8SGFtRwq6KILUtmIgi/FGltwamFAX01nZQIPPjwJpPup6n94FAe
T0ywnp0GNcjU1B0XeKR63qBe65bwlAprOPZeY0pcvAk6OykCadKpjtdLmRLsMVvHv+0DKgqtQ+yp
pCCaFmOIrAzj/XjHmfR8y7fJNf9MwBs8KUFxCP8UKCjQoj+2BAzt4+6Oln8EUWyIO/C+760th31B
g6HZr2a/7/GdFKpbJaTiwDmpiWEVIbGjlot5xiYcRo2sgmzYcxNk9vUsl5+Cv2VdBL12UpD5YArk
a/QQBqgMc0Hr5pK1/FI4GMn5CDma5rw1S3u1yzlU0jpy7z/UOn6IplzE80rYwuA/fp7ioBRngn04
ootAqySZWP6Y/RwBkYdpxZ0JSlqa1DNNo4NoO5WjBIQRVf7kMk+k4D9sx49GONfFnqqEr83Oy+00
G5s/pWunG79LVoX3mK7RuuKE2kXz1T21thNlNFEXGPHbSA3du8qfAa8aP43kRdMp2y+V7oUy7wdU
s+iJxr4ZzdzdaBzmp9umR0aklUqXHJCWvpfMIrSZah2g7haJCy7648ieZu3ROWwMTXo2L2rC3CVv
vYtXTfcDCamD03+520QAgxT+dmORPKC7FoKbzREZzVJ2+fMUI1oFKOMyDiI1qA1p/cfw6KLXgg8z
uy+jrHiT9IzeefeREqnq6WvcxhpUm9ytW1BwRUc2y2/AEkh3iPBbg7FLxizaTTS8OEpBNMUgTT9M
tEne7cg6ykPuO+U67axAwHhRyz9Vx8NjF5HqQd5KAzcTZXGevQKueYcnszMA0Ct7Ov3yeR4DHH9k
Ec2NOUEPcjV+XwiEBStufHdrcyox3yEooX3cEBqPRsfHLntZ6mr2VrII3d7z2xuyuKSlkGF03Abx
FF7mvsVqVIJ6dDF5Z/xVnt6jtNAM9PtJgQ+JkESSn60uswi4QGXU90GuLttskL78VGbyNWh2AFhp
+DHOwby6V+XqZ5rxVRS1jHVaeisBi8ltmKUlIfx4CsWlo+R4tgodLrV4rOzaCDV/7Z6lp0S1uRBo
Lc47cTaCxSod0IgexEAeOqIX1cw0Uc1TkKbH+wWfSJg4pdZhRn1ey2mahzOSAl75ywdEcHdtPnbS
gZagMo5Yr1zVC5LmRyWqItQWuOz0sAmrEBdoSTtmoKD52ubnfwTJI68KVCqwH2DGzNKEiGNj4QxE
sLGy0Cihd5D+RgSYMh+q+MNqsJ1uFiP37UgUgzeAYKGbBrQx6i6XnotHFvdHSY8AL0nwnBOamq6b
4jTRI40gFWkwpaUU5LhTNu789l2Gp3/8fD28fFt/o7UgH7mjszy4rLyQPUV2Lmrv1UYjjSXuljO3
vF7LdpDjqELMzsKq69scAii5i4n7InGo6It1Tt1Pij3LQwvdGOUu36eVFOJyw4B3+uR6sJtO8PFS
FUPrfGbQ8WaZmp4NgllfzNwMqqBjCd+LgJVd46vigGjJqPZUwdzvyP/wQYiJV0LfZ9zq1Wj3wwfj
Axwfokf5pz3Ly966uOwg9pddd4O6QnI5OxImXrdnJ7c51ocwKNO6dg5fkE46FtfBTpy7zIQxSjpt
z2xea87dMHe/XKzXiwawOC6Cr2TsNVzTC/YnXMsgvaAn3f/Zgl8ivYVAXsv5muoVHNA443HQY/jl
/9FfjIX7XTG63frNbs3cW0Hn3GPobgksEYfy3kxOibXVHvIS0a6gc85lIXe38g0WPfkX6PpqayxP
lbLBiZqLJoZOEcngnFfE013NSz3K+5bEvcNQOX8NHtDmMvZ+E6kfM2nTAX+WdQEVmfU3xxtSiCwd
5pyAjoU848VXGYUH1Yvd8edJATSYTvqAE9LxcLFaxkoViVsUhI8+lILPAV8e0uyyZ3nfJxYRtOB9
tX6eEHvJheG+7WOkix5JmcmCyAzXNoIkBpL3m3MYZQSyY86oTPMaCihKYL8WIyw9jDoCR2bGSEsV
pYYuq3RmiOFuhJTS3+gLujA/TzzYtmQ0+rAyGvi1XLGVxozvT8SkviWT1UmbtwUZnOZN0bLn7KMC
th8e7KF+uh52zSoYzmSJsDnchkQNWDDz56ovKgYQVEkhdK/PRaWAAE2hu2wU9i9Ycg9l/bEcNQgp
/9AwC6fUF38LpSPtwzg8jMzzuzY9YfzXpW68oqwVW6xQ4/6NOESJoNhsSf/sGbS5jEim/Y78l4JD
JqMtqJrtOv56KWQWxqLos9cMbT3kxa2af42Dym5pcQgKIkyOXKPjSjml6gM/MMMCfVijhPGUpP7h
RlWb7k+FK+r0xXZc9EdV4A7ts58DKpTf0koffFFQfk8XCVOWkMTyzmpDXJsI6C+qm01xN3KmiHY9
w93tZNDyakb74T8rKyxpYCticzR0NH+O6J3vLH4Z4h7l2lT28glYalVoUiFwOU8/2Xxpjh7sD80w
r3tS5BuezBGzdeq/h09ug0pH/oPds7QgPqNu8w/vqvRKPk/qUMgR6YzttG8ikngtUBcyLiC4Sd+g
HUNSiGh/lB8XaNK4oFcrRLjyJNyuKkO8iM+QWMhkFo64seAFPQtJovGdBYFKs5BnAMIaWABhl7wD
uer0dkFSNZMSRKukP9JalZdIReniS0vlCDfR/hu+4rjCiTzcrW9jHC3SKFHpOdOQLG+0VLE4bR9E
CR1dHz/cErkxebP0E1Wru+063n7Moh84ybjzUir7zvVnYjGntS+Kv8UbAfYieiC+kVCCkiVnjgJa
PWvLnXJgy8AAg0AVSCeZBUiSZDB7KIR45pIO/uibzKRyXHF9LVSdbpx4/OgWzzmgB25NsVstb780
Qa4SQ+QnGfre16reGpbt0KDt9DROhP+DJorbqYGXBX8HhqWB+3zqeRRGN6bJdZbAtKxU6ekguTSp
VmyjrDvZopxuZTw1L/8cGgP0eIwiDbIhx74m5AGtgpxSqcmlgPDJy52CzoO3jTLGAbKPSUt8qD9c
F1Obc8p+Vlmq2c3IixGiTbzw8kfqTykmKWDXU2L4QRY0hWw1zyEJLDg6khy5ShbccdpNC488K2vD
YWusbieXsiPulkgoINAdZyE65NFd/PJWB7WZCy1fPg5gm7Y8K1V/rGMdFDgRlsSpAZdGEgB3Lk60
r8f/dB7MPKIh90o1R/oAPNlt2sLtj8NWwGSm6OcUzSyTELPux3fbo8CPkYwbc77WifO1wcpER8MM
5ltLlbNpDdtk49Za7IAcQoYw3hIi/vIX/n1Qw4fvCChhPuwzAMIugmItJk0/bq5eSP6Z2gjyWZO/
hNT9rqUTnjPCT2JtVmTP7+JNaGBvbzzm3mRlaurK0gR5TioYIkIE1ydoDTfU9YibzERrkNO/opus
SRW1PkXPAAy6cwaWiXpxhbRDHUxHHBAj4Rp4IScMFNH4Hd/oQzICKIVGP1KQO5ltlO5wD9/DRX3k
yDX/KBn7aQm4nt2lexVxRQcOVL38FxgCTJ/lYVIDtTVxmk7aohq4+MLiAaMatuf8LIn1zHIQemPu
S01SUgv/zn/ambyqffnT1Me/botzSO7kwFTXVUg/62R8I6qI4ofd2Uc8FaM2P9oRt++MP2QXx6u/
AkOl4gIRh252zlWxFHRUszyrQQqEPDsxsgXONaRVlTNghNz3paS4+nmacZcTrFIw83V1pdtW7ePq
EKvq5AUnA5nZ5t491re/LhvhUDd/V/jfv6YzK5venc4C3ajFbIxdqzeIKJkdhT/AK73rPPF705mg
2uTBuLrGvcEQzyxDTBg0zfJtfJhZQxwGx3noTVHErSbGRziKd1irPjzYNUsyH01kV4DuWKXzaEVg
AfkK8jhEQWdsrGe1BZYjeqIvuqDPB8w/aisyWHfr9JT0xJE1z62PcTFYKbOyRkdYVc8XLPmswzAs
P8ZK8ltcaDEu0aMjiHT9aljxiYXIf7Altv/kCsK56XxrrD7hSceLNprKLIeD73TEdlN3y6iO5GiF
qXA5QwNOc8B45W7jIO+axSaV+z4aQIktP/a8dKwV0RhHNDpc7ygtBn8UE+FBpuMlL7qAqYvkMXfq
kIi4FjvAmCgy/rBIS1++3x6aplpKO9Tk1+J8TpGcpOhlR8ibo+OVJsUrlH4ZPyNA5Q1o7pGUN6LG
E1L4/y0oDfo30GsqRW1DbQUw8Y5HmvEJ3ZphhQ3wNmp3k9WdSk+2aH69/6Zosj3pFGDI0X+3508Y
ES2PFrWxD7iG302ipL0qUXAGS794sTzbGiWEaxblhSI5gReGxmGefkB/tyMa8u2Yt24NQms+AH6m
IIz+kn5yuqQ4ZOXDsAfUA1KPRT/99v48Ora55bJyjqRC/Gd6GxAS+98h4ZdXcb8/7LEauapqydj8
WDv7T24cxRCqLNUlQVIVGlAhOM7tEVmNRyO3Dlpg3DOm9VXex1f0laJC4ZM1qNS7vkeOzXWxLWIQ
Bx4wwt6QIQG/brDUlX8mcHQVtEKaXqacAVvT71hNSNE0ByhW3TDg1pDySTA/o9XiVCWAmq8yu/2/
kykV9bzxhL4Gfl/21OYEXdkC15ih1L/RAnyphoJ+zUuzCxrRhxuKwlN6nxacHxz49y0IEcEpwOTq
WrWpDc7PUtWPPkwmNwLlYo0slxlt6P5L/MhaaFFK6vTdU2Fj3T3ghhaHPCp8r8Dj7QM73rx9hnnw
SIDs87taMgbRVOqCpwA8sfqg4CzFHlNkyt0YsLK3t9hwBkja7B2V0FieMqDu5YKqEVfSLKqkXT2s
YuXJ1BQ1kVzSR5bTY4f88JfYY8etqsCKHa0Oyymgyw2W7t8kN5bV2gRg140KEOEcNWZ5Yynsv1v6
W+hRSDaKOLm12zjnMgCCGHkAbJJCCtILgWdQYQRRS4P0BchzFUA/SQTOPfjshrCFxjpiqsGa2CJP
4Ztd8UqjdAhTpGCR0cAPOlKc1wrzpGxKmAf93UeknrYUy7morQrNwM4klT5eDJM+HIKiYuSUi3WS
DlnLE/XovOuwJGQVXJKYOuzI2FxrSfWFydKDYKkhx8SoaVPFvcI0v36d9WdskYtmlyBeyP5pzCOs
1+6NlCZtYRT6b+a+W+L9nvpJugg45ySfbnT1F4dL5t7yKcf18D381nJz92zO1gxrSAA51yvtEXZr
1h9hiEraCf6D5sgBW9mFa5goDmGY2eNFtvipeFzw1sbtfDwQ/aiZleuVzXfmKZx5z6jWgc3JZjIs
TUve/hHMqZxPMHrBSFquViOCb7ekk9xrw6GpezNswXwD2WJBdGZXG2qprPcEeFdfHV98oN14SiOa
hz0EVzV6d+2I0SsFtz+8siCE67zBQ44djMbHezKvFREmH/XHTLCGIk5FORiYc1Ky0PvI+8LTm8jo
q+A6AGQg3veCxKDexn7OJ1rXsm0pJTIj9rpxPwu+6wvAlqZXlGvFj4jkh0kZ6IYgj+f6XqQkllLZ
eZgCIeJUVhivAnqoNKGaIyjJWAw3igg0qV2tTtE9jMCcXBYV9X+5Emx6PNpfZB7ztNY9Jr/JrF5h
W2jRr5SL80TN06o9hAtGahdtkULBn2hDnaAR44K+suIiTVw1eHKRzU6oDw0Gu3C4ayTXmqGkexWb
eftvHKAnx2ENJxHHEBToGyrsDM7z3/uVgFE3l2PZy63j85mtt4nc9rSQCnvmFZBlP40m2T2Gvn+N
SZHoaPO27+iRXd5Hpz7G6HtS2LMXEFFWLYzvAkqE8Gm/9aOTc8CAvkqt+FHp7JMMVGgyFt+eNjLJ
IT5n/6mhX8H/EUaaZqHOTLYUNrxrpYuy4AFU6avCLqBkoTpViqBLpFXngqHqSWYG0rVUnTA14Xnc
4ljRJEOKnNodUOPOaHF2b2bTeuL/XZJ3sAcTDYLKHsA4ervFkd1GET/yGSdipFYshk90qFWbb+cW
09VBrNU9HWlRDrELNCPqOk/4JAHP7mvcjaDMkOkLY9po4rzIDw6rI9yBRmr7XvCkxkeFvMy7qFKM
QnRGkBW++QlqwPB3r+qIFOdpUFG13JfWRKG0MabThuDAPtPyywCVH8189gfAoTj2ff8UU3f8cQXH
5pCa+7bUbqWzPQi8QXze65O22p+aohL0EyKdkwqB20lgvg7sfwWaE/1MAJVH8eq3vRBFTLi9V8hx
A0C3nz1gK703Ifgw4/iiw3lyDjwQR6zj0HKDEkac5lS08Svlmz5nitAEHt1Zt/mmbyM5NtYN4mhK
/Qb1687DSq/gIzGFnedseIipVhqGDB7TR6TZ+Fjbi6aHANUphcEzfvSfBzMlqSF+6EHY31sSyZSU
T4laqDxo7W/yfGNPCrGdVadOEI34SLamKtJ/NiGybadI8teayDiL5G9Pn7UpFwVNNso66uoPe240
kcxMx+VWz62lNW71k8VY8f2jN8B9yG8dqsmEWjD0nKgE2j9nmaAfwkcA17rmaSYMtGxWgcUjTOkd
treWtg7Pj2v4/1WwlsP73GzjmT9BDPyyY+iPa/ivVv8uNbd87KQ2ox1sIDIkJ0vs8GbBd6VLeYqB
Nu55vpgYADks8vKLy5ZYLxTjZgVkphY/xf5ibAkI0vBYuLRkvAU5vyy/EtBOe8P08gsdZZZxQcUj
oB414DocBH2jU4r/T/pvtO369EYpilIJW8k/F8ER3MjysTj/3oeGcbxQYzdHLYT7o9h6c8KWI1+w
8XW6zXBUgSti5MZL/PPqXo5TNnrrT7k0zAzwcoO3GcZgU4tOc9Rnyz4elLOIHWPbzsqeez+04ZOk
iaSd9MIFCUAO875n4/pVzTAh33Y9mQHAlihxqE8gOskAuh1MP3IyStq+T+egfw9l99gLXfl7ljFS
Ozc8bKYJFqSxd63VCZC7oUplrhWeZuI87hRD5JJiIMZxtHh+ms6BxF7fNkQe5XYkFiYTenZehPPg
Du+cuQxmVmj+tC8+hNaGE3uJq6bEgPig/+PQR4ehfItRabvKXi9CztY1AvKIzTzlHrArpuI3f7/x
fedSApklAU8BOVkAhvP/Imw2pnwbmqZNLGuooi9X4IYu7+BWdjydf31aLd+i/jkxqIgH8weJfnin
OvO1j+HimhQBfQh7lATdqryzo1gf+ornRTWF1uRyoLzfXSCLwxz1Ud2MQ31qd2RF44NaFj8tztBa
zTbqB56QuhC1y+doH9y/Qv8tQYgCE3yB6ztE4noP7CZLBYUUZgD/9fQ3OWwtsgum9vrAg3CxD7Ot
NRPsws7rQM6KNUwu9ZkwMImhsCZOXiwOJSDkYV8qhn2xlKL/edDCkFKHeIvVspIvHb1CFEUpRS6s
VrsiQHGlhZugPN6OqgWLU+3ba3yYF9sd528PVJF3MQaaJccePT4sIIRcNlvij9mAKW2gbtw8JylB
cn1opTy6W3cJ+zWiJLkl6NiBLThjOaIWq99wRmAqZ4r7m8AGKBmsJVIxBQIYXFVhnEORwn8CyJad
Ohhp00d5l0OM4yi8pboHDeO58nrmod986GC8xfT3CsBN/dc/M1hoYLc+5VcZdrH2z7btlHTS/jyo
BMza2VW/IUMMe9xYJc2mNMI+lsvJrahZqQOOxRR5VxrSr4363qrZH7IHVtCmLXHcT/+0A0L9sTux
Xd4D9Ey+7BGKN8DPR8S7gXn4oVfzMQDgDeRvNAN4Wlog9MVBc33dbYMMDsBlDTt0FfKJ60cxKfSD
jUEIQaP/Dk4gmmAdS7E04gh0aliNK0+l6kX0watDIAxF8BwZB5M+u5kBmQR5qbkXu3CigkqKKv7V
qzFkgJFLG0O1uBAoiFSl2TpoaY5g5wC0q7mBoihqfcZO+YtpaG/dJys283KRSZ61ZUF3G8sBCy07
W0VFXnyrP32H2qrQvNmvQMJHnO8bDXkLqeWkLUUrqxkCh06B5FlVLL/pDV/O98eXE9nWkhOqJuTD
twebWJ3rlXFXuanpHaHX01qfW0m3mdQftKp0OeStbE5/ve0Hw0sXiYDemtGc00TTunNYWG8TLPjv
bdbhS6nS2ElDNh+M7KrXM0wm4VGcfiL/vTMmbUJ9nrsxnEuXlhqC88bKYjmdy3tDaAaNwZ0AgUdh
qy44Id8Y/cFVtXnm/aGFKbjcef0mfl4EDWpEUKkk/Zwll35oVF5mrfaWy+S20b7wnAIKiTNsFSin
XtxS10/4hZAZCdMEKejtYe/tJhr2/xtrPQqKW4/uvknSZGVIt4x6II31zZBVlNBm2ygk+1MPRHyP
cRoBqUipIBde3SiB7/+Cot16nlyzkgu4TVpXkfKR/Fu58Iz2cet+pl5xqNaVFF1uPQE7rQYdXyZA
lV+puJUqqxgnMRuKjOq3TpKR97768P7dSZJF34C6JujKg9GOZIpDveb3nbSxT7qhfKR6462hWG0r
RilQTW1jpcaHCH/SupaPC1VRPw5doJU48q0GWzdWunkqirbavb184T7jaz4CtgLtVJcKXzaeZFMu
q3/VIIiq/qs/C0p0Ww4KBk1iBNdYgdmDkoAM0IrccAvZnciu2x609Ag5EsgfWqjXu5ZaPSd2qL4Y
VljHke9NoLF5t7E7BfjV8qEjCtDdWuBX3i2Hsi01+CsIpQEOoLdUKReRjlf1SXIZnwJtgsSEYSCy
sTBHLvQE8BhkptMMzyxEGhvO4X/OGMewNEjamoOX8eYyrLSkU2J3rdnc93XEttofXbLQQmUp6fdZ
gbngs3ms/U/fuqR0nlFiPPUFrOC7IXQEtTbufa6TeYzmS09pTriKyH7gXAL3CQJgqojxfwqE2ojz
FafMZVfEVdyibhhEhB3koxfnK2OmDDQTDM40tZZm8FN/J/gYNH+lDjD4UFBzOuCXOJSdGiCFBHnW
+MeIP5lKONqjAMN2UQk+UDs3/UkhsWBv7pNsqYJ2R3CILggRlw52m42bihOkPQ5IOkDoXNfzJUwO
sMCwDZLQUmRpB4B6X20bDPG4nRu7O8VuDu8IMDCgFWcm4yRMbFtPRvsmFBHVSByTZdVYCBKBkwFS
PsBdAtABG/0+rCirpVkDdC3nF+u5+lw5IEbrZFmaREvqkzegM5WP3sOEyjwzppX9MJ1GBEKy8PEF
30QaAIGfayMaxI/tbn2a+e7mxZD21B/Q/KG9esd2hT+fbXgJe9YR9vtqQhBglMFA5ZR4dsdoRlfK
qEAwGRdo4o/3Ug7i6cexEuMcUlC7PgQ/JVjpaGSauh9N2ZNedpR89db+pjTOvDlBSPiDVwB3l2n2
vlVVn0QZnC4+d4zZv/KxqhRcXMrjCvbEl+AQAVmA8gat4kINa/JUV9Jg7RaB7xRj7IRwOu8jTolW
cwOjGTn0lwv33qkqy+ESKrGGC/bEiXC9CmMiwnAoARR97i4lE9kLKuwShE/O6vnHAIi9S90QzC4P
60XY87Dbb/wZrvX/iASu4Wj+ju1yHh2ivTrnmKx5WRpR4ABf2MFS1tUY3KbUgzYAp6yM1xt5unaU
MqJgJH1LJvwMUl1hSACGD/LKzORwrn6LUfpApGJNuw0oETb9GyA7Wq6CSO+Sj0gJO4W9g7/QiN3W
qERaTtsSWuJ9PecNq2pGk09yXz4XTQUDpkSbKOzP5NUL4/Ta8lcZHhEHZDD6KALYAAPjjg1rS0lV
GKsurH/yARIp0V86I84FFdX30Ll/pUGdFvHGHOVCL9NJUDb0rDXiiFfQRxu3fLEQFb3l+8/kGNVF
t6ls/YCOln+jyNWlsRdR+gJeDFvW16vJz/m6dV1bN4oZZJlMEaHtDDEqhGBx7WK6b+Nn5sXmAxSV
waPXbZ+GHYvzArOaOec6gmRt/JnLV690eXbI6ImRZZF9H9MAPz5lmxXMxmNROl85FNkkkJAt6e0W
MznTDwaVzKcRgiA7dGseBZHPbBgWgQQaFIcSygBJ68wt6+9P90laNHLhb1FG+3cYHceYQcgmcQVs
g8/hg2j1YLx6ywdmmkZBl4Eu0ReiMSTngR5c84KrdlEmRwZ69MKT0dQL8DNjTuUps87YzeDcIDBb
iuq8MNTYbasu1YBe6A1FDTTQIp5jBLrcomlkA3nehGm/nAajg0imRww93BPa3gQPZWdbYrtm9Wi2
7vPy2tMk2wMT+Pduxy1VddxJa7Rbj/FlAUZpoc2ozv+SdSOQhNqRTBrJ3coTp+B48fhiEcgGKaaO
q8tXyTYJFes9+KAUmgmqAg6yVL3c17MJoqqYXHqK8SN+1fMp/TwuqPXmQnZBBCnmvkbt0HkaRovX
GqvsfBoNP2MuC/4DT5j5h07BKu7VKzXx0e3dNvJgOW79I06k6jBa0uUBOv5+F6SbNiC0c4Q8hIrL
eZmUL1cEbb9783f///kiR6NPHzJcVXi4ZK3PF/6gIZUONyobowBf1zBh2KakBTVqXpUvOmnjMhz9
iiHw37E3qh2rMwuDVllX2MVXl8Bh33NNiOiD9gqW3YnzEkIxJsw7BBsUFT+sHemjxzTiNOKhgYyy
QrlCd73rqNFBZsP/3dv5Pf/NKsONTTVljM4SLZPPZF811YUE64eESXoI9XRf1nvdxhA+VQXgMtK+
Tx4YTHbfwB/jr/Nka62XEqLJIMlMLah129+JR2ZZ0Gri1wtzY1hQrNUaBU9znoS8zhodb7hR6gK7
CLJkGgNhK46RarwlENpMiGmgugZ+0J/m/uYkwV3uyVooDOkYZsjFCbsl4XBQybam+0rMt2hetKe4
UV5vlt3CIQ3fTaBWbf3OtHojLuCm/XHu2Xf3fB/BKUiMwj6oXi90yUbCFbCqXcDw/pa3j+zU+OIE
yffjUnAiRMxyhRYCgwHgb0zcvlZmItJHryTx0cNitlmt8YtDE4V5GEEeeW2mf81FzNbzCdXmCaoh
H7Wnkxl3BijWbX8l6LAaK2sBOfS3gfhkQE11nstrCKHfKGD9WEKZIqQ5L0w9Egx2rikfQXxFdX80
gazlvylWJR+Ewpm3qiRP6kJ56g6OuVPBxBPQU/YlfbNLy1F2QATGlaVAry00ZzirvIkQp+unHSv8
OSZDrW5YUIQVbW/hqt3gSHAEtDw9B5aD2fATFdhhsSY1hzUPBOnS2XY4jNWakzphyqo5FLtEthJJ
v4M+fb0BqDNPcoPpagoyPUdtGGdPTXzT10ZZ3tB5fmWB+mD76AQ0u9bngpczmZ0Ao9RrmHGEmspJ
sNmSVRcofyT7qgTzFtQDulgC30ALq/PCENK817XYuSsB0cjckNLo0is60AjDjfGYP/jm8KyuZ+KW
FRDRCmOSpxKsWd2xHJ017C8P0Ocp9iHIvc3sZga5l95rLbeEswX+1mC8e25mYtsHnh2GShVWd2Zq
tU+C5mPlzmLtxd6qiV/t5KTdBNk4YCMXFxFmauqSpXrS/joBUAtWuw4k8AuB6w45UH5MCRyG67gG
+5QVQtbjqlBUJdeVTwD1l2fS1HJt2gtPyfj0UNmBOLXzOh2FZAXThArhQrBYDYJL5qDKP5i4/ajJ
TEAcoupUI0IMIp4U/LCWkr2oO8JD+6E3YfuySVEwF0MTF644A+0usKbUZx+r9rF9/mT47V4YM7DH
K8xtXNgJVIFv4VfzPLVnCzX9Lx1uQroG0AcEGwwZnEdwar7L2HX+ZOvqNEf+zxmCUeiDL/HlF19R
1w+A2iKSJJjqB4y0qvJ+2pK+h7xCWgEA7zq4awMxoVc22V8gIfTirnrcNmscJAVr628BVdyrsHhu
pBkQ7Uqm2EcKqtEM2q4DWf3uDmX71ApVk66OPX54IJf902qwxJp2LwrnFw6cFn1Q1IdJMVqwVmYl
7kXWsnShJI2dRIcEhv3B7MJq+vpn5t17J7rodZuvjBmfo7n8mO/Ex/3OcJBbraoETv7/FEZx5caY
TA6aaXHdQ2XemxDhzu7pTg7OXOos4SNLNPJ7wJd1WAlGgLDrx7KGMinZfQoZXVPISaW/OUDmHYON
DXl5VnpRYHUYJnzFsI1scL+WfUs7eCpckzmq60SOCtyesOFd8a1b8wPP1gvsHWRloUJdTUv2NYx6
WiyL5chpHfi4Y+5+O80RuePaIwoZ0i6lqy6l4Lg+Yq1vWUkDhMgER9s40lmPMgIEWr4ZiR51t/46
Zm5RX0Wv+A8meMsheuQxk09cQ+UDoaZ57PdPBJw8lwg2sioQgMJLYW2QdsuoJc0NcCRv1ImchIuT
b8x0ibs9LF6UYwj23yvldgwAV0wZRKHo0u4bQnihgwnT3O6uUgSw9soJs7o98qAutaIYDQR2DxpP
0VpWYiQqjvDXsRJgT5rcYrjE+Oq/V/G/3DT7KKu4xk4uWon1a0lgcanztoERbW9/TCJNY2XEYrRl
uT0RU6xJmH16fm+XjXv1x3j3cX+Yp1jfM5+aYPEE6ApMt2i88hePnyEPWMfNaB2syNYA/CGbHLlH
HmyRj1x7awcicz1OkXP1it8Pp3phLZkm3VYgMQlFmzVOywnmByRypjeLreR2/02yzLRiORG2poyH
+v49ZUqonsDkWIh9P3uKnYhqmaAqZLuRv19fXifpOSksvHQoBbByBIPqkhjxLoqVZ9NFvcL1EqIK
NZWuWdRvtrc0VWiqb/hnnB+wKcrgsQX0DVtyYlC5n9b2kPrNr5ZgIG5Hd7y6w+Fq5Bcp/cBDfiSG
thYcPPBhbOQBWJbzXaKWkSkkN0VG02mRo1wO1DngYYxx7B2LmEdR2H+SeE6Rc6AX7+HUv+6KCOC4
bP6rzqHbUP3xlxbMsAEtO2y5NeQJhBMKNTbuGErloljeAG5Tq5+jjrgx++Y1Hjhwb/qAtHQ5TDRI
+WkU9uZS1W/CvT10x3hnJS17QxRiO6DUk7RwsczOm/t6Q9aTMF1SuPpmX6DHii2yBE92+o5HpUWM
4p5n0vX0axmO1xN1g7K4065R3eaA6kJVyaPZbu2sOtg1JqtZ7AXbp4/Ae6pZhsnGFPR/l+2P21Y6
uLxjYFPcN9rZ7PFhgICPzDRrBuqpRNrOvKmnUhnGRz0eb2vSwqITpWQB2o5gUT8RBeeM2tFT1Ci+
dscw7owBlbLIe3pSVujlR/pnLhFTxVazXJ11qobQfqGXfvYuHDAhaq5Y2v3e6MXstG+oDGNa1LFT
1wNRvK72qBiBSn5TTiK6t19TWJ0Av0wYNBIBuSxXzb1GCmSdaLBlJuCKQtdro3m2/kUSBzgmylgH
mZHWOPp30K9uR3FOY0jHjCObxbOgf7ehrlQqNhZBlM2EgJ77jqtnIPkBvyiHrChH+vNUJYl/EBuZ
Ewr/uA2y1NqPmq7vDIn4bi6wuU0R1NfZIQy1pWyoHTf70nQaYPS7GsfpKtiuTpKv+ynCoALxg+ib
VN9ns3QTaOe+2QA4iMHniR7SKgb9gT4oHRx8SNkcOqzaWJDkqJvSmSZnl8IU2cwXtxBC1prmA7BJ
q2+dUMsosJjI+GaMc7B14lAQgwfnQSKVt8QfKsOkcvqTroZK+yZVTqjwEoZNmtou8w3G2PHzWhtk
kLprNKpQrPEZQUcSefG9os6QXsgQfux6hbco9L4X6sW9v6sbyFDdaowVKFr5+rV6fvIj4lWAdjal
FTgdEQRcJQDi+TgwyVdAxAUeFz1GIHw6oUXAMyuMYKTl/H5omoj+YF5ZtJ14uTCs1pMiwPtBAsIY
oYXPEkQo5ior584gRlLPCkW2QPU3DZQ48kTwdUyRts6UvylB178McF7nEfhKeQC2yWIveadBXxOb
+6uZpVOFRYJT6FYtx22PHO+sunD6Q9Mu19gnGaKHZboxGwJ1PzCcPyU7Y7WkQMyaUH3ZrfTSU8Xn
YutlN6T43GKQ8qFbtJdnty8lJqSFrdEeKeGsq6dR0STa3WGZdjYhuK3jqAqmXZgvG6704zP6ytRy
BVpzjDty91itxJZ/H5v/w935qWONoxQeQzS21i9nh4DsKLiFabf7mLWxLPFd0LxBeo0h6Wkt6iYz
n4scnBK+Of2s8UguoexzfpRp5AqII2VjH3RGJ2NyLL/ANQe/C/QAIgAqldE1x1vWkIlkP+o7wPy/
jao1LCF5tL/sUP4O7ozXMVSh+GzwMkUV0ZNoVuRIF2md4xhXLDLg8oKu835BRGM6gPUsdHXaVq5L
XbA9b1hB39XhNWMnDLgGpRMYkqR4EzbNzqCv6uJP7QjKkU5gXtSr0ieAzfw9JsfK/+pO/VMRPBHV
WuhjsJLs/sFCENDpGLbsGQnjCtmE1xnBvhwsfTPSd5vko0a/c0aJmQmS9WXSd9u6ure22YwIoSZh
EcUDB+r9UfNk/fhbjS8J4LLb241h48dQMnle28BNWhBFysveRBdXWxPtUfiAxkPXMFrQCjrUiH7Z
HQJYXZ0R+cx0ptT9DxJTk+VmgBIcr841jJgjASgIEp7T8DZ37MujM9Z1CKGQlYoJIRNai0vroApI
JVQ4OhV8awS2PLTXCbViO4SZAqbVXj7xNkKr/E4Q1EpLgI0BQW07HvOChwvQuOYQl56uQ6pyFj4B
5jbSZJylSOyfqYZZf2dhnOrHts3/KVJ/UxTTsgzse+0mojlowgPq29wTfuIJ5zk/HDpARnxiE1bW
/Ym1pUKj+7bdhV35WO9iBEwAQryBJbFioYa0lhJVbAL86uv1k/lj2A4AjHuXZMiDVPwmvl626Fqn
/FNZjLO2vDyd93306dGnv8TlWBCrlaV4/wRUKYxTC8zcXjbfC5i7Vah76pxs4crU5RpsHb4OSUb2
jn58scToq3mBtb4jUWpnRsUP/mQGEx68OlY1BrVDRnIS1OqLMYEcit8Lf77MpZRoaC54HeoToyND
UHu8IuIc8XabsVeu9Po/lBRWOLhmESZlRPMKUDhcOBGAu2sFUeZxjnPlUoau3GsKVjpYR3wJHom0
wyYmzwZxipJxZ/iaMLrTagh6OYpG56Oa9z+0qmbJJa/vs9pDxjkmxGGmlBlQuYSW/WmP3Cbz798n
/mXc8HgdlWdf+JqkNUcrOObQJXwsVudBxIy5dSxxXDfay3bnFo3vg2UiEVJDrKya5nSpR6hW64Yp
USHShnN4uDso49lGZ0EQKyanriyQ3uY4uYHmuvm7V89IbSLLpvFYgoz+OomilafiJuiaUqxOK66X
OtiWTccBT1ZhZWiStMlgOgpDB4VekIsNfLqpwttiq8saFqfCByKQfVtSJCHrazE9ZPSIDvVhPi9r
2P6v+Oh1SvX6liB1meyUVhUmuUtKlYMF0eIRkOONQhcIrmaG08DeLJweP5icnmOk+jUTFcr/vH96
ouz0c/Bcbg/w+QTT1ggrx4IfrvqtK05utMcIMexSYF65BlQPIGCYLdVZx6usIWG8iJBCqzr/AB+n
q512rdDQ1i/G/wGN/Tj9SYvFfrtF/iiBfEWhktZVAxxPG/uTFL7WcVl7zTnqkIhMOVYm1OYBj0Nl
YJuxrJXQfRso9KBDUNi1Hz45oPiZ/BleZH41IAtsanVCb21i1PZoL4jK0xVIF37z7MYL8sKBUa2r
kEjzjn6HWBBZAaydiprtAw+6GpogAnfO6mqcoK9X+lOXXaeR67CQ+SAsNE8VF/sMgihnKr9jk+Xx
VFSEQTH59KtWxelQi2CUIjheVHvNW+5pxGrav9pK7ydqhVIXnEAf2rMJumxAL+5YFh4T7sWERFOW
sB+h3Xlu3lAp4pCtBqqzbSzv8nT9/wNIkjsl/Hd0GB1dl3LUmV3t6OgtXQXALQqcAUD4TaaKNfNw
u/CrCeGHH3VaqWX9micBiXZO/04T/w+B0xEI05gTiYQujWsYe8KmiN9jYQ+crRlzct5DMVuc+pzj
qrKjxDMAKS+Jd348aDRhQ1BLdmARjj9p/73VhH5LckXmqmJpYc+6/MVfmCkz5JfXS/PSZAd6Ik9K
qlPwYBFYijRS695HeYwN4U3+GwZ9cMscTlrgs1Q9gnMrYv4OrLAGYxz+hlLeZNq2I+73Wp+H9JbZ
u3VauksxH7NrKvNJx6wHFpz8hCa0hU0cgC/0XhoZDt3M0hirjEc7EZ0KfWq+s16OV90l5FZjybRx
r4prMmI4upp+cPYoslRilITur6v0L9Wars8IHtqaHOmLX6QWEbm9gdIgLc1Y7tCSNO+nxJhSzfAj
vEzjUejxuz6b/SuZyuM6LI6W8HWCj39S/FbltV+lSK6KT0XpGfFHkhevNYl4EFtY72iu89Umr1UU
yzeVqq5BXz8YN00PkCTzpzJdttI8PmEfijxqGbxGbJkcKS2aPK6KgFIqUu60bOPv/bE5ofggHTBz
oqd3xlzHfmhr67iaCHE+0Gzm1rygnHcGZydFCOD6iQdVfunvVudUDMoUbJicPnlrtArd38hNkVUG
0C3yLnPxNuBJPC1amDw3/zw6Ot5MEofIOGtBFRxeJ4eVb6YY3jGNWqnYpznYbRU+NqIvCp7tl50d
9Enoca3nuMZC9WqPXHBxb7Q5TJMu5LdSlN9WOsmTCu+OSHvEgKkGyQES3jwWBSNUKMJjbnJ/pD9k
571DqYLq8Kb7G6PgOpPcGoMXuBrYCFT27W0mCLmAH3IGefT0TLmO/9qmif3J5mHp7AVVahxe3FB2
OWfceAUjv/WhmGjS/s5XMA28euFgJZSbcw4RR4BEb0k+zMsos/NB8SicXjlnO4atAassWs4CBKgO
b8wLRaiqJP+lLVczdQRKE42rufZ1AEPG1infHeHOyNPGIdTBDnrlP2Dy3RnP4hacgdzkYdWfHNRi
K+IWM3fg58ea/I/6FSPsRwubHEY04sMlYjBF5xbpM1ipLwZZdxx5gU0T+PG+y8Frr5Qre4OgnZT+
fC6/O9OtxcioauLOWHM7ugAoK1uoKx/iq+4tFqfd6lqVph8sVAKZDRCbJtZwgD/Ct+QhQ8o2N0vM
iA8jODo9OPzEB+TdoAZcOPvI1lTqgxnQcUgZV83hEdbubXdRh7GGRDvAE/T1xWrTwhPNPNBkGqc2
5cpb7CCVO0cKX31nwIDurkTdQKxV53EQvrLEIy9JGoYSl9MAg9NUBFeYpKXXmu1fJFOqcDSDqcym
29YPuRAG96Kv9lv1lUkxXDu0cG1rNvlR3Lq3zGKC/wKJ1tp6GqNsQheSYGXphFxmHIVOmRxMA3Id
qZJ8sN2090S9ejpn9ClZ6ifHnaVrTXCXEXTmsu4GCLXkwGcfl7GrflZAWBC4pNYQo4R3bB41YHbs
XI2N2zxhbbeFSt8DRTZusKnGPzvanZz0i6twWiDoyAkZwEuYWDvJ8l7A8OKrJpSEl1a0mapdxuca
fo8VIU+aep7KSPtToPYTSByW1ErGYRTSJszd4+jSt6lrMHSuUC0h4+O5Vt+Z9lSedDu2AfrBgfvG
YN0QOU/Ao84gjh4hpbrXqDXqs9yBQ4EjDkpmGus6Cdbzp3FO4KRxF1rZ+qkcQt+b2MmXSq00uqyN
Lp8MWgMDWUlUTJbutX6cvDcMECA5fiEfPa+c1FkwM/ZxN0SRgOLI0+T8nIbJ5YB0ZokuUw9DVu2R
9qwjfRnVZKwqtY2iN/sq+mAOTQq8g8q+fDrAXi3I3fdvVKSHi6w5PYx6NL91zPA89aS6407Hxq27
2rQcIoZJ5TEbaIGQFMxQPnt0vAAvafGBDKorFj3bNJyzfSScIenNEnrQAz9xLdJNgaMCohlYTF9F
oB4hhgkBoQ69LcWbdcNwlZ21esZl4dRlGe+cfGA/xTBNJ560IdXH9iQ2cmGm27x8/+lAWTpQEEH2
bCqHY4gWgvBslfvdn+WVe5/tbsf3jL7dsNRpymOYGCUrH+59dzgM6oFju9pyYvAZY4J0vqOD+bDg
lbuBOAH2IMKGNLos0OSvcqMMz2P1L/vN7KM0SoEamiqGmdF375x7r/EwNJTwUWl+KE9xBM/Kgbs1
uOL9aEM7Bn3pepMMLEADCtGTZ4lWWant2ND58Llj61+o8DZLeJgxrYx8fZVoalXTFuVrLbA8MCHQ
jvq1Z/BbFQ3hO34TpvFm92dg4wQ7pAO1uOt51XbRsnviWmfiEdd8jUxRrnEGrniEQomxt5dqoqEH
q/FMpzZzWd0F8M+X3wzYSX8TtDaal3IHhxSWksOGyOYcH78UiHu1vD5mjsrPYw4mlNEU7k6HYqwn
wPCPzy5edGYlBqr1wU/q5LqH4gZFLvg60MZnQSjmlYiGth1Ozc7VII4mmIYUq1GB5rmmDpgrRmYJ
X1+KLdzm5+ZPItIV56mzzLpCV/0sQ7ezRZsQ7gz3nzSQDsrkZyJAZLykN+EqIiHYZjiphJ8eQoV8
EE9a+nJKBJgSGw0MmgdkhgVyAJkTCNqvvyO7hIGseiqi6Y1Z7Jq9MAb1DasQ53PBZjv10wbXJNAV
DR4jjFemClUwU9nE7J7A3TVOQovLLyaT3MooX2bELQCPq/J0Llu1+QStTSs+sUQLupWx+qGzcDyh
MYHotS/kmhBgXlK71iH0TVStMbZ+6tvmquoRpcJZJKGHbLGOXLaCyVqSWGd82PPquo8saugYgVPV
W4DvQHEbXf/tmJHDXJY2Jv5LouVqeID5mxWXftTgw2Jr+RIx/WdgB8SykHpWp0MPNinNZwTlvTE4
PlMK2vQomwTFvIfz9aooX2uHEsJDK0UsbK2ZuUXU4VqVWaP/LtyWY/18olw9F7fP6rGG1Hr0tnPg
tP3xYqAElfLY8/+DElLJvIBlohafrLkZuIY2BlL8PMCl+Dr8kXOrf5ACWxzeDiNczbxkCGLrumEE
KL3Jjb7OEvljBLKaMP8PqOQEIFjFSQMtTuMamBiffqNT+M+Tvvf988rlG3bD8gRaE5cnEMPJDHuE
yBYF0S9S7BLa04HGfbCKqCsN5YXE3p3gBSkUN7MHrreZmdjoQDRffjfqKhmjlO58kZGiRP9PKH7o
hSS5iTwk3Ho2ehbZAhMsEBsQYRGylnV7OU/HtnAEAwLt3XbX8N+bmvC+I+I7RsPtnVV9ITHjp+0y
SddOq80tuYJvGUTD40VAGta5lTR8/B/wxx2M21X4ac5Blbmd+/gY4AGKEPQo863Am8m8pq03clV5
Q51Pzry8qeCasViqzy9g26hGJTA/0WT+caQa/9I+WunRFGJ6dlwZCIsVm8ejbvcFNm2PsU0Eipo3
44WywqHrchvYt/BSKEnDdBRBVLSyQWkxJEN8BXp/thTSjbdZQwHFlL9ugtN5A/dTdAfwHCPF02Yr
edxMtXjYnlLoXPolkhJPvDU1bABxfsVgpVX8TPn9UB58H8hkA4WqwvFb+v3lSdA74UhNnYvkB6wl
McsJzO/+zgetiOqRAadZRa4Rb5byhmpC4S3lEIklAfoXyXcZG8SUv6JN4f46gnyh2r9r+gzL9fgY
z4UQysRjS+kS75g/6YhUbI3wTkurvOXN81OW41ew95dHDt9duP29P4/HzPZBhJoc3sPoRMVQMXQw
wjLSGdt+qeRIHDbIVNM/a9aGHhVyYOrXoYfZs2PkdOSZ2rN0wb9xQfgBS5LwoPHKQt67WSJKYr8N
XT5aWzcx1vYi/7hyIW10isbseappqn/h+jN9eASARpURkaGuYjY3jSEHUjg/LcKd5X/iwoJiDUhB
sj2Nbsod64VH3giDPbx8w0EZ/4Yzwc2/VDa/6rAuaGdmEyVrf+/hLdSu+hV3qzSScm8AR8B+2Q7s
lq72IUqRbUbTMAlOj7UKtucmBzV0HOKMdSa1JiwgZ+UBoNMZUuqdIBVuJCQnspThY3Pcqm4nJjsj
9/w/RQJlGIP6wMI9G/ycwdFN/UaJAYgF009TW1q5iy7ufYIpaFI9pblSdSxIdE2a3TSShsa+BD96
amYv3ADURUyS2aF1cpW44s5qcsOdgwIWEQA73sy4YXho2Rg+8mbNlkGid3COM2VBvYObLVt3qfue
BSgm98uKzETPJkvDbQQ3xRk8n5s+PxSsLvoVIsNfB4cc7d/UZaVqSQWb5Vff/QrfdfMUfVVgGYkV
inqfDgFsbkz7aKnqPpsNmKDu5jpjvV2ZwNK3fFWDWV5lAH1CQmRXhcptcaJ49fAYW8ZuHCnd/q2H
CU98TGuJtmJwZWGqrv64rSqCX1ieDSSQiIgB9P8swvB5WJXpSHAnmUUsPwENMEvhR8uicZLoxM3Z
c4bQUNRKGqPi90SjYLEJERP80Z0Rvbb7NRBEtrYGywuRaVVGcKOKep0eVmP6/IkmL+mYAq3YNomU
4ekIaavW8q5YzQy1diCExAUEi6vmDYHvrjcSCwt0HMInah0SMeK5mLJlBurjD6SXOGbCEC9deeco
LkhliYvS4oB+IMChAESMqJzL3uwNdyH7G2/ju22gv7fhAr/gQoaLVWGJEv16sn9gLWMb7RxTOq0W
gtWUDdhk0FvkOnY/haB0/41pO6Vu8iVV9sHtud2AxtAUoD7OnBSr7eHy1NHZjOou2GIIyHNC6ayB
0px2LFlycIDMVN52mmURoxKjeuUa6Oxe/N6Q+KCsuuTWg3TGqTBKFw1Q1TBs3AjEOVRj9wQg/qMB
gIxjYtPnasRJZKrejcPfV6BxCoYHyVnWOsMmbm4Psvhrl3LBO4Idn5lyJLd2IosrjbV3zW+DsqIH
/vJSMtRSX4f8GLIOsk/dARSJPx1f3b5X+QpleBjYTsPCMBGfFsFDYXIqA0UiaamMY4ZOOiA0BJ65
5Wgdh3Sj8p14hiSv6AY8NGO19UxO2GXHS4G8FgX6OlQmFkH7rDVWX+/79H9DLMk/It1jKldK8zo8
Bzgw7o/xZ1LoXIqbfKvHWSTxqTLOAx4snEEKB2Uv/9gvQKs4v5ElB3k7lzLuqKP/g0K0CfALx3IL
YJEmajCY+t0w+qUJZYdKY1AFW5/EduwSKf3te1P18DcvFP6IptehAFhmnLOTSyHXnncS0c40UTWp
63zZqjQavZR9RD79yVJ8jDLmpewp9cs1L3KX7PKuUxoBijXGclwVP3GE17Sk4y2c3j3yfzq5gx+7
S/aL6XBiG9xiPzX8TJBrZzeiaB0yF6EdH6Bcs5KhSjiKzXScjf7Nf5/qW58C7s32gL9QQMr5fvvd
RrCjpPg8c4Xcr+mjqmLc/e2mlXXzrgv4/0fp1h5NOuOB4DPjQVq03xN35It7+Zbl+xwQxPrI0mg4
Zg8mRkTd4e6pNzOIuc1QkmCTP7GZ0hP+87KX8JAdiaJruL4Xy0h6DOhclAHdzsuuj2bHhFcZNCtH
Cm29/ajuRm9KGQMAEgjQoNnQbc3jOXQc7vieq37lp4H0Yp9HQOpGqA385seDWzvRN9DGAhu1C3gI
afSxAGpjyt2+8VhLJgvDT9AN3JFn1SeW/E0v/z6dt7lUD1cAxJvBgqB4KPU297b2xY27e6mXMKg3
WvlzCE/pXkcSKUoqMttH+OST3jCJQcPp/EdJW/84YJRf/ld2MewEt4w5xHnGeZUMCrvHTI49GbHX
FtmF9xHKpu5x6rfftvPfP8jbj+x1SKz329PynNDExeGh4Vp/dm9T4Jc7v3TsRtH0WmoyhO1yIGDv
vR7zhjRI8EcqEoK+4SFG8gqZ7NeZjTwVKnHpPlt8P8IQt7RYhTCmK9LVJ0RwHbMhIC5/4V67vsV2
mhXky7t7aBxkZ0yi4k+ugZZHSrCV/Zv5ecKF1gfvX6AebDfvZWpzb96OSWSBJqg5RMqHDhQQJpH+
r4EDsMPwrDvf0YqUpmk9XiLyi7zhto9G9Y/reSEgjR/vcEszlzNN8I7+cc210zRdzu0Nvdc2TW01
9A5qENbWMscIEVVQUiyUP04j2s+o11Fl3TcKfGJulDxPvuOjQNWy2Y5v5TD+pnx0aGGM1aDHFAet
oNILUc8K7Y/HavLm76lTacwLTGLy3Lc5JFahsv9WYYHLNa1ea93H61H3983JFV+Th8jmD9wUmUFU
Dt+5ee8QhYkEmdHuAduURC8ROgDfdXPldhBcOH8T7fOsP85JZZG8q+Rl70n0aOe0VgaqnMMgTiDd
5g/pvg5XCe/u+E8bn7GOCZ2jIvnfbm0U1mcJMm8Hn0KIXUUNqwn9rwbXXStjZR726T69qlPENh9O
cIr+fcTjdJf5sCB0an+Zlvkgs6SdikNi6AdfBk7DAJ4O2zhNo2KKBL7COR7QcbOEsSW5IDJqH/sA
F2mxaEDHUPRvJIuzz9AkdPQVx0sbyAFy8pa2YSnGtxTMv2k5u1lNMTI/D3Gq1WKjh8GkMuf1V4/y
v/l1TJojpA7WYkKY8wUgwjqGigQVKJH3/DbeZi2pkCdfn1X/fXr8XRypQMxE9n1JXIQkj+5OAXNW
04r0zxms+BvAUdP3c9izRix6Ess+a0BbXLLBCfJTa6ZxP+44m7LNUJcNBef/9AudCcJ5DndODsxz
6kduH2byh0lvdnc2ZVM9pnrHzpY3b0nIqAKtOfJwEqgO8fTx43seWcQ4t7GmakarOE6toQPwfxt4
f/FGtvUoaQiTBEhB4o0vF9VkBjzffJ7FAsuZuFEH3HL4SV0T549HNkmUwsmtnMCu5RjJVRoxDarw
WS8aAcib8TIIvqvLlUgtmght7HkW2B3DY8a1gQncw8lB96pnz2uqYMQdHGQt3NWALYtz+QAAt63S
sUlnrHAdUEmwkRWa8xyGy8tK/yf2FLlnaWRcjYHFHOk4ESWdwiZfZn+lCfTrgzSwS98TsQK44G+h
g168SPfASldwzEPmh9rUUvLf8oSqIydiwlgQIWbSV8psJtpKpvSJO/zlHFqf97tTIV+zfKsmbfcr
sK8jbCw+28t5AbQi9IfWH534J7YqYCI0c5En/LMQL/VrOAJQHhGPYDLBtm6MNTcZ14f8V9/94DpE
fpu9hyfOGITmvVTS50JcUhschc8q0q9R6sF3VCjmLIprdwacuhlhPkGHu1QtvI/HMNVDX4ZjHSlb
7rdgGCVjpJJFt/4uZQptLZ252HCGZ6B/dsS3BzQD3VkqUvsjs3+o8F85B90gWtF9xsnaMlAoQbkA
SFHHexnDmT4ggDCxEfpM6FXui8kFQrAvPagtowZoloU5U8ZW51SE68AHGxymD/zH7Rrz1TlJdJ3O
XewmrrbRyDUTsdSNjiZjh9BSHz0U0qhcYCGEGP64BmzxlcD7qwpZA95KeM3HE6nS//dt1Bs9USpg
XIuwEd+8htM6BTIlGeC7TOouBm6Ag35yvEX2ja31ZPaYwp/FaesL6KK0Of1VfviWqKjp1m2IJJvt
pS0pOCxk+lyF0zuoYJOCBJZsODJDkvMk27eBJbugx9bOxsRQklvQWoxb/05WAuX5sNFJEh3xsld8
AR0Axzt9KRCMnSdQ37BcNicslMHATKyGEDafdDN60Q53KgrYhLWLXnQsuyzO6u9QADLA/o84UVG8
LMEja/tsDS8bJJcrxDDv1I/fuSqlgUrEdYtZWLg5lfOSYVITj2V8AC8N1rqlEpyrUJ23mCG3qIbo
hcWcCP5H40B3ZBm1+DrrPsPZ7tNEyjS9lKpforA6lepnej2Hu7fL4Ai1pVTrkY0suggqLmdQrqD3
naM4d1BAxU2sPTI3DcDTdbIQoycKU8v1XtEnjX/1KufVFRj6RsDggn4qiBdSZr9uIkc6B7pXc3Mg
dKxaAczscFVSXT4kesUmk4+mUrljGcVKM6iR5AUzAJ8nDN9anj9/6JnyXachmW+hcoB42EMB/nLm
QGqD56/U5dh1LGLLMyzIr3j/ofzUoZw/cXii/BQ75Fqkl1dYlb4hUHtYmXltJ5055bSE1yhMJ9a7
RhOjx8h6Bpk0qwepQ6uVFe9J+v23HHi2Scf53/XkvLgknN7egBNzu19KLBzGd8h9dtdmUS/To9Xk
V0kCvUcw7LoOj5MhjWyQ9f1wxkQAQd+PyFecahCQJb2Ee6p4g704+/TaCZHZaX7AVGQKrfbxFx9t
Bu9DSi5f1NAxuYjuONP9N8PKLLapHxdl9SZFePx5Y05qETTv+tUTpT/rAeq5uR95wQfhwy3cjUga
AV+WdculU6HVCTFNO25TQindEEQ6PiAr+nVmUXrdDdUXN71nVI2OC0v4t+n4YH3EVhYsRab1K3MO
5iqp2NiZdzMzRS7MmK8A3sQdK06JjFodRZ4S+EsV3U6VqqmKdQQekWQR19qeGWW9RGB+GfQr5fGq
U1cMyngAubF9fWtalAUnundsb1ykgOsdGUSMaqy9xV3BpVK8YCGZyYI07p2IrlP36XLcM6IRynMb
+zEmuIqmLcOCYAXR9nN+cDSt+TqM16w+NeR87Xp8zGvzjzoBvjkrbxJ4FCM03i3PxbZuvWV1ym1L
lk3Dsvabp0MvFZr8iJ93KiZ2WjYSGl39O7WA92P6esPh+G2lIzUT/JXqDW2MvOU0Oc3EboiEoKQr
IqJD9/2XP+miinoX/CjHoL8u2EXALtIS0mAp16f47tZnVI2BRrhXz+wTO2N7OjzepeBpq9LWS25U
nnA9J/+BgGrvWK4RHsS4kO0ClnoiFLtW9XvihNmsc2j8aYoQ0kXRrTrrM8JPo0Y7I4TgUUOJINkN
P0Y+cInRvp/J9ZKdp0amuJxy26UsYlM1dukgOtTDJ7fr0xsd5cpxL0Hxyllgpk8PdxyP/CI6YuRS
LSW1h5NzilTXnXajK5bXGklBkpEUeroOzWuiRjeUnNe2+EhjOT4ggBCFo/CwgLtBHebOyiWbH6zc
Ks+1vhbxwPk+sqV9K3uELE0EIV9Mmmxi+UL6ZWrHQu0v/ux7lAm3iHSG0S9t0FncYDN+1fIDHpMh
MkP+J8r7VP/b7WWEk3N1NPQ99YjqKI/peY4kF4XZmu2E4zYm/tFB7PWBwwjqXdWZhz9i7zlLDLWz
i0PD/uyGrXRIJPLA9OhHTcF6toY8/yL9Tj41muFnVkSl/C//bWqPvqg9dL1SaDJqswEeaoThySwl
6iuqWZmw99QOx2TR5fAoaPl2YNNbyl/dMlw1twOGywPSoUQISFsqGLxOhSgvL3ub80mu+K4d/nJh
c396Crw4ESZDcI5NYcSRcdH6yjnRTpS9I5yfnvjzN7bMwJ/Xl4q6AplBbF7i/E1UM6uTNRzfDSSs
FHzssEsT4c1j1NQVqIcSzwznd2KEEGk5aKURDx6wYXfwgS3daNl+0/sm9Qfn1hk3jTUBAGeBfUMj
y6hxq5t5CbG9lXQ/hTKtsS07CMS9CSjgMAcptF2PNZfpS6N4EUP1e3Np0hm2+WnYMLEotzxCvk17
cUfXkWF+/88Mgz/Cbbg1aNl/qN9vvYuekq/UmShLsLKDuVGh4Y3CZBU8T0daxezInEOx2YFW2cO/
VNzl2l7tSbxdPnGUdyygHLG3Z16OiHC0SoOEkA0Z3bYS1dXbqIeJzChYBqp/80nYkCQBeLJnx0pY
FUpkU3ZxZsb1CpFDCyIpB6pczn04NYAtyEZSzpWKZkACjhcFO6cK9SEGoUMFQYzcbyWMkrtPTgfp
fPCx4h2hlcLv9MZmTyJqmfqaHik/8gpFc03rOk3L8RsYphienw+RSqX3LOs/n0vBEDs5z7uJU6Je
JZahwo8fQ+rXM1XJGiW6SwqT2clSSSqCNK06nG/Jf972RE7WMdQjDHeaRYVPzI4nHSSk3OH21cl4
kFasUWopb7VqLGv+VF17y1bBd61WHCFOP0LQQJpZSAQYy/ivg87Kz0z9BDuodd/Ilhfat1IbO2sX
NXjwnSCuhIJcFLcEb5Yi8DEC0liEDCo9NofHGGQ2e3/q9J4qKkAH4LRQSkamRs9TfLpi4C89nlKv
aWT+Js7Vfeiodimtlgo5wtApdUPrbHSltl03WVQL2WlMPxVRtKZN2mYnI7LeHeiuDfhV+OqJe8z9
GGYpbjegKZvuSBiUckHn3ZVvzJxbKDypbQ+UdkLkRBALESgFpslKBkkIU1lmT79W0J0qSjdT6p+p
TZKHiM5hfk5JLdMyfMWmPdydMGDY6ZCQWqumr1dWevqK6GPQ1LT5ikW+bKmLfS3giGBlv94oAg0f
/KDytl/L/qWs3YC+4fH3ChuwZDgw4pRbvGrHTos+263IS2Xr1ZzeZ920rcteZUkbePPtDj5KKhb6
Obk3oA7+yUgI60swNwkaaJMW789wSErU7uZjwuU0OI0QK+AzV5gt9owB7OTGVhiFkFw6/svuze6t
LXjLO30BUC/WTDwWKuAVaK8miXh2ShhkJoZjqv7II8y0udMn6VLUK/8frIT/XBzKvQ1fBcMJzVZG
A+kih/IiDvwq+d4H7yZ7DrtL7Ioh4NWREKDOMRFN3ep5zv2lRA8pieG9WY+wOvY5TwbHphpu+bZu
K5c4bKCFIBaq1qxDDbsNWLVeCUGdWHVz1rWoP75G1nT2rb6PWAtK6LZG4XLhCWaiJyFSBoNrzMza
cQ+cOlCm/JCHJSCIX2UoCE+nxmtstOOG3uPYWbjGghvXeqgcvpeUQrFFQqv2KWfexQsuHMxzT57d
19M6BUdZc8JOw+Q3rBB8kSQ0JbhT84HbwYs0666CCdLQRbUxTj4cKigllvfyxK1Be7pd9+KB2WlJ
O+kGoN9rxyk0/tYNqDKfq32laoUFifvecX8hhKzjNq6FUVkzuEdwyp6cZIU03W0apbmk/IlcHkdD
pUaYjjawnEznUS+gOcorY4KRc08D5L99md2oeYur3acy9DCNcZpBrg95wUUM0JsWDudvUE8t3K5w
5unSBrv+pwOQEXQNfJjUduY9YEABt/0qI2Y4W3KLvSz3HTfOLOBqoXLulVaU9SxcodQM4YpBWmpD
Fjn+uSvyOAkCalWDx3J5zzE4BIEsQanZAoNbSGLiUbxMaBUEb0IvAFV6FjG8xR7EFPO432YfE2HN
ANJyD+QNeAjJeC77JWB+hd5pCkZKawecsrhP1LuCJEDze6UM38Ibeh5Fm4Dpld1jaIPKAOgHU+Ni
Si1TN2aRXMOcxz5splgCerui2koy9rveB0k3OBfqhpYIfBA198hBfhPAQ8CPPKBQCFIAHHT+mBgT
dG6Gyie4y6pt+QgT+/bzycCbNBpZeeYP4lGFqiO0P5ZMyd7Ga7amAeMnmga2GxevqLyEbpj9z8hT
l0RXmLGv1zYL3MheUgO1sADdStXZ6y+PFERsKC5Sk/2wA6bwTplqE7v14iM0k11m37uJvrrdQ2kx
LXR8fLJPNTF/5VKF/QDMugN3l+MVscL+jNuuFoubO3iAqpfoDYTs6a8JAqQAGtOWIhwLr7OZWcTj
OdyVLFe5q2ZkQkgoJM+TdWb4H/0S6hGR3HG0w31A6wOBB9kWFP0M7HXNxeHu/HqOKGlbRlrB+CPM
jAynTBqbVR0qGP8neV/elKMw14NuympjI9Ax/QquddcrblGc09OFWCh7Xt2gbc2KXQlPVIpQhmOz
gqCjZGK6W/SYkw00G3ND+hNweOtfBs6DSijfkJtcS7Y5/nXMCRwGLpYoC8djHyl81+w/up+Fnl/R
GL2o/dt8amd9IOgxiyzySmyIYgtLG65buAa30JU5C59Kx3ekIJuHFF+KL8zuoknI4/9rzIupsLlJ
WSxzu4pny1s1WxglVSnctMhb4rNd16e7JoCFCXGLZUEpB6TZa0bquxTc4pbtVmpDIW2viUPp70A2
2RByWV+Mmsmdt0ZfZZcpMO2xEaVNUkT3jWmOsgOL5jaTsbY8gAnTXqq1HJnm62EIYVd8MQ7LHD35
ps5lHOyCUeaFYX+Xkkr5DXnxH3G6AfjSAihzgfDi3yQeKUPKXS03m16GYybeWNfG+6L/FXVhDK56
JQuGi3al06d1P66vMolm2nOCSnisEoXg8HoNkloHpIT3xuctjImfkAEw9WMqbsZEOO2CPNHnMhe7
B3WLqxWsAdFfVZp7y5DI+R4UgqL4u2WvbGg/BjKKCjSviZfn2sKGHHiiCUk2u8tMxkZlfbWsff0y
IOJHIAIPlfb1zwJPgCWAJqF7ReAu38NTOSX6KPfvHkZZECsH7d6uQMwgx8LqtoKnpPcGbCRaH6PS
gGqVn69bUGeEyiK2ks8doHf7VliGHO5VIme80VPvBHUzdtUsfIG/4zWOe/JSdx3FFibptwRc0y5+
oz+sm1CIEndRBRgtS2snR/R1bIjPzw3LDs/hmG64Bm2wn9Vo8DS6B+p1cpFmOFNzeB0TkSdjIRoc
97Kn5vhThVqke/L1Ts/cIm2Tf8wnAZYgB85W8CSPi3TYWrY+3LhI050brpXALV8fH4uuF307i902
hpx79gbFh1tTg+vPQipRd8PSGHf1hTI9Z83t+Bt2dkJ3wvRd7ZKo5qfVCSfdFExvajVEUESM4D5I
padrUW/RJeylU7ETMLqShFRB3XJr9BZfhBMCwgvyTgBbzYZn7xjY5vhZ+2Y7Yu3KHF8M27QMYxVH
0HNdnyERZXTcPla71UlFuxtPk3NfjpPyGNXOHTh2TVRRqrDmfRLYbXBcARex/1twtANvNpzdiW+i
ItbFKG1dgZJ7OvjRGTy7+oJojljmp+JL5iyvqAdz+v9kAFuzFNJyZYL820V4XkOsAmMyBhzJicEP
4PtFftpP5wZiswfH4r9jnRWUt6wHK5ngHF5Dqdsfst1vTKv4ztbffWgz7Oi/cZZcxRSg+o4l2M++
sVi5KLAeNpAIg6qAVWvj/00aMSRgIy8AyTTTOsL76Ewu+M6tNHyIfAVutGB/XLeGTQhu6O8Hy6ML
fL5u2QnEkeOscByanKbHC0bkLqTDy75LPud2Nq0LxF5zXkYSx0Kym7iR4gz+WjXOD0MIms1k5NtZ
tZ9DX/+1f4Fk5atsu3LlK+uG5idtsC+6zIMea4MFkkpnAefuyzgk1QsLpqs7QTsbnwTDoacBNs98
IuS+94afsiTEUsF3k66PQoJzVYuleavgRaBNneglxLoXNZzYC4RTFiioPI9sYXkAEIoMWbi7tLQU
v4HpU1WCEAPjfnVNXoc/dVx2BIpYX5Yb0aNAbBRbbhCsyRXXMUonBo0gpZ/fkcb5Lw2aw79b47zn
ryQWvdhc5KjQw8OGKBTavPwYhWecYZHAJzHD2HhAGnuIWWmEMcEKtJ6QnCk6LJ9OYJ++sdRaGpw9
nI9VaIlaI8ClALo/ARC4UUFlTrlErDddIJjRjp5WpZOx14r7bPt9WHBrLhDTGG6RRQCD9RZUPECu
rSCKJ965IwykFHWyf+rT1rmBhjs/KO6Koiq6s03MG19tcvbwqDFKOn2ojBr9bGHi3Pt/IxJshR+Q
WmiRl0x3MK+TqTk1/XZ62yI6+wC5WhvNAZcFsmm3gvTgdEyXdaQPZCfULjLPxpgmm8NFK5P+PVcZ
y5MOJ927bciz30fK/zHBYxd0QgOgvR5zgDYr5ZufPtcGh6oagOBwkFCK7aVQBBGyP7uYyXHv3Cfe
W5po0sotUQtlpwWcSGQOUT0S3ebRuF0cfT1jNaFnAOMzjvGgGzCmz0Eup4HsmxJvxLuN2lhWtV1m
OqZm0ZcBZ931YzvHihJUJ0BREASDJv81+cTKIvhylT/kOq5LdtBcWT9WRFIxeC4A6aWir3sc0t9q
DwP38qA/AejkdwEXdezXCW7X81vTDcgKKiaf7p6cxzBjUr1TJ8xfajbUZw6DOQHUNKl4r0I8F9rk
mB0pz7aoNOhekAeCLkJb51K3NiGBL91wazoNSbtHS9o6mcZQqje2SVnsIwENNeBJW7l7F12tlUv/
1ImopyxQreoS0MuJLUvL+Ugae4N05hLNKE7VQsyk6+rI1KDPJ69Ifqzk9THiiRluN+q9/a2RpBZV
RgSj5+bl4iBTPWSHP6sXL5KWeYkx1Yt0mFA1L+vWTWjCTf0Ra0iKloUjgzOupZ48HazQxeDKNbcW
VkbMaxKvEMHRBMmOPW0VnbjxKi28lL4YNgy649Ky4E4Nm6qEQMOFRsJlKMi6rNGQEXJENi83oU9w
w4JPayqVjXJmfAJFhv3+nYnjOFpthAruMzEgsvKCscy4XMcdN1rTuNO7SLvAo5mclGF3x2PEGiBD
so/Ab0arfG8W6CmK6YAsKTiJLO1kBueeOCwTVKR9BYnlWIRy2dKB1VxvWo28/+SoTzX3Heix2Vtq
lm5ieajIj4w3QChqgAuCXhik5LPUxJg0P0jJe1pYF5/WEIv1SUWBKl9pIpUOPUU2+fa8umoFCn5U
pXpVD6SqqbxId/n2OEPYhc9eXLGcuF5FJol8V4W7eU7LE+puuhGZY61leGi6rFMi2ibuQsZZ9kGI
vr8K4W3Y2IIruLG98IbouBRqG8x6fARyX1zKjc2k0VDTQq5ifLnB04mndZSErbVdK4ShqrE2noul
R7uf182/t+cGuPETS4zurVlZFgfPZ6A2o8pi59iMQ6AiE51HBWjKdPhO8khmxvpGwVf3SqZwzLq4
mQrMksjzvBKAx6VWqseQIQgSvqrTMBIIPTYJK9bQ7SeXyHK9Y8gZwpKUUpve14pzOzqUJODKniYu
tii7X3cklPZTyBkBkBAcPAvFdRIgQ9GdyXpaHmmvrYNbomCsC0dPsuw6ce47xu7zrmYNfe2X2g1p
7oFI2WCPzFE54XpdYQTbWr+kpQiiSR4QI9vbUC7+4/f+vIftujHJF0qlnoRuuLEBEfTlctUGJAe/
V/YudmU5j6v+1U6ikSFY+wvJAYO3vaPoSJ4ZshKnV5yel+zffDH7bmhFuKsQv2KXl7HUnX8L6l7Y
MUh93QSCOsPEHKUdcRhfdhaCHKoA6nnDDByA4FdH6/LRGkCZmOMwceftuLFvxl2HjIacNRmG7t8h
Fp/4VVxGc5L6aqJbSIGq0QyA1WkI55+yx5jYNLlERmnHMSvg2DF4VOi5GQyHpxBC3YLIwodVAkFJ
/bW0oNJdYbmdD09RIgGXb5axTU/7g7LF+Ls1c/IHZUDPgo/y2VH/eMWE6YJpgzYZyS+0fOhsxsCt
QFEMLAuAjrP7ZG89f+x6GvWey9ggUYVrpp5HHs3tjMePokAuz5GKRoa0s1B4vojVjYjG1rLa4FX7
5CRUnkjWSeNlDSF84m5Bu9THlXJlVz3w4O5OW0rIdRzCur7EKmKc+uXE0M/DKnKF69t2ZQiw+kAX
XjwG7tSC8ybDYSeiUgp9wJ95Jo61asL87wcVtAJfX4HL/6qSMf3RDlloUZg7LX64NrwiQsFJXHBL
w5c8iOwf9o49v4MEaKLQyHYOaQS+FmB0rtA8/YQPKa68hSoxPl5G7+WP/xUBrBBNBTGG5UlqVsiD
IrVkoidZauf7nsgH1kJVlgraGezm+6vyXGbN8+5rBuHhnr4XhkUGT0CJHiMyNwhWnGuSQQZsOqfG
UElttCzlHOZH7/P1/WG4m1p4RBQWeTlmqiISaXDFnI0zUWh1HdeTaj8yhp0AXLFzuK+oVU9tEX5K
v938WzhpW6Z6T9jIEGDpKiUezp4It4COLBD9DaylJLT+om46aWycjDCi5iXKmXUzdrXD0mWlVeTv
6qUvT263DPUmoyjG5uJQ14x99oFmJU+YRX892vpNdAUmBhelNZ/o5FfacamCe3npvu16kWoyFiGU
yefAJqsZ/Q7HC8cbtgBaXuzhbCq4v4vn03MxH0+RoQEgTFP9AS0/eSBohiN9NHNU09SwqhuKHIYw
htr9aV/CacBBqJh969gOIpmrAZLiW7lBQ/eaRxyCtNTO0L6bBwhOJO9M7mAStPs6q+ayn6vyrs0V
4QzgB/dSDQp/OYzQl7xjfE7unO716748XMIpNgQp4nNT2Eyh0pA/Ufh1YzmRJ7bx45xDTwPpDSN7
eyGyNWgQOcN1XXMXIKE0AZzrjvgH+aLbtNxYCkrRIdYlnGjITfeA1BEDUd06s2pmHH5NOpCVrlqt
dbZKSn9BxanKzeocwfxfIFMyrIthmxB7mv0QG24VGDhLK+Pms1HDfA8Tg1uyK+IAlYnwoJYlDRat
nfLNeZVJALV/hNeMnFhgNX/WEDo4Wq7LJ5V7UvzGYJ8fn+8GOMiPglTOA3LrAMX/EMKr5qf5Rs8l
vjKbfIOG4/IHVzsV8eN9KCkgbZC+YpE6Dxc6XPXhqBgv9+QtU2v9yKTGUgnbohQQKbr5IyT1kmE+
7cTWGRW9iUJQonXJSUKwVYPaFilp2MtJ4zH1TZXEUDXZRidFTpGpfKjbemwPyq9y/V0VRWv9YxvP
JFDBRsPhuOdIZ+FQ/Bg0MpY35TeCFbrqQQWVjCpp8nPXcOhApLL9zJvsLp8+zU6wrMWzcYkr5eQs
nTdXrbOxodrCzOkI5b0pN/zEdxaRGByeDHKAxBQvVvYcAiQG4fxOMEhLsJwtG6o88U4O9Zx7WNHY
S3Hpa/+iMvyOsJHrt6XNWbGOQAHgi6EYxQQ/4t8sQsGV/r2P6bK5fYhhoa9inPIbJ2wpyZyW46TE
zWoTgXcYu7h5yhUDZ/p67OoJey/gcs75zD4DkNTtVH5WSnlHyIeMK7BRoCzOFgEu/+jfYjlSiyZt
cq5vavIwdqWUaBt9IrJOK8MA3Ptg1NpGPFe3+P1dJlXdsyHBFh43FQNHB7k6lVVkaraMiF9LKArQ
XAKoOpEQDxdcqgk7M2a0BXF0czBj/QU0NL9FbZ+MVPd+qOnAIGxUlAPn3BinVB1LGktx/wRvCbc3
Jv1oYPcl5SdOV5prg4v6Dy2wHgsJkAekxdxKe8uNc29HAs2Ei1Wq1ZTFbh02wBpuAOzqN6LjVNCr
03ykrP8bcn/WFIVjQ3ezf+dfPmo4xaWlxuuXkQoJOmUBoR3R7RAaE4aHQxEfHvVzGcxzefsFPBl0
jpsZRVcNgd7ApzgK6Ec+gIUz+EC85NT29tDt3tt+WGokjrZDYdcdNzHlHwmSNWkRdSuo6R3cM0Uj
UkV9CdWXIUmPAqaef6a9nC21mFlV681egAUO637RPVDWJ8vl8cvSg2h+D8Ha3SeBX0shnlLvOMCv
HrY2QvfuzArTuhG470DZiWjLQ8PvNO4CkIpeZeQSIubEvGDSZt5Ii57oiaCE3q2NPmm/qDEGU4wt
R0H4CHRm++ulFb0xdSXmCNiUE7rAhYDtRI3igOX7lCxtqoh6kDdzNteKK3VWHJZGwoHELRjnkqK1
pxaJKYPj9Bk9oD3XvMJDtrTLqrQKERiakBJ7nNGWNrriUcmV48oQR7bok8q8SbJ/KcnfLWIlK4ci
sXfsLTJb0xidHt1XvW4LTA4lda9or7EA9+CYiwBhU2Y+9cr2Cw4TM1IxK2xpkrmD3lVkNTBsOesP
h/hXS+cYtFCpg2lcUERlEUvjtF27Ef+CR69Og2djW09bfL4KsRSQ82VMpEzyoHy+0ItOzllN9PKU
qCEd/k0KYScxyZovck5cF/3PobCPUfNKjPlmZLtodpW3opk+qrB/4QT23OtG/45zOIFt6qb5DSFG
bicUzOxAe++uNH29reAZjX4FCtuZRD7PwnwuCkxWUCpOyT3+dUK+PAgUBImDyQsIqVDs8KA9JWgK
xV9yP9vok0LWHW0ZjRasSUNkyk+EADpvPQEt4zMGWw+lK9QIu6d28OOKJGvx1AK8RzED1qMlRK0S
ZN97ZYhv7eq+TFL+n2U6qyupMsyJx93My6sbdxGS727u+XAHt3fySlseSQ+CPlcB97v5Q9KcO53O
cyQSYoWQWL70sydAlgl1/EFCky9iW6qMwG4TxEH/A6s1dqb49bXRRWNTU9j3oQc06By4p3wYlss8
CvcgqUmebukR7cgqTCXDhY983oiD4g+rPwPRZULTdKXIB5M/PLpK8sDUgSB5T8NaZsE3BWMnqExo
Yh5csTRpoiUitJl4GpFCe28eqDD1cez1uaxwvolJ+jjD8+C8gTfy65xxiDWLTb0FlOcFdEtFTOdj
1JMBL7i2gA+aGELWJfMxUHsaeGIrJ4MkVYpDZzzcEVtGFpZMlIcMz/47B0OU0HyiiE8QprSfXhKJ
3bZv8EarEDHOSXGOCy0pgf0u7K2VZwUCyY4XxWvtj4vzZdNgZM63Uv5tx4dMFgIcrH87Mq5TuJQk
hBGCQe+qlMIOUaIqwTREJHvS/XLH4LrIYaGNZ5hTMViSIymRrNiKohN1sFMBf61x81ajtJwJxiMN
4cKxHbmof5mWJ/+3znEegz2HKopLp2st8OtFXHS8X53CAcV+p8EAOPzWgXu2V08KsHlcktQrsqNh
vMvatRuXbsyOjv916ZT9EXPev2p/2IAuypyng2lWPadNu+HXLSlY640IbzvYysrGWWARKxsZ9x9C
gln+E7u0obNpIX2KyUr/e/BufTr3W5bgxHWfhoVgH2si+38IhdnR9BT/v5jQKzAbejtbIgzJvbIX
5FJNs4ZW07Ddy1b5weYAtwNFq+NuaxePtpEPXWxGCHsKgLCM/32+LNBeqf2zWtNYZOmhX8a6+zpn
MLfj6O9+QL9NyBTuRANEZdHgGQXDl04+pkShlIdysgbUrbQFD3uvO5Y3AG/5dIKxbslW1E9qGbpx
fQoBDb5zkzvoVMDW0La62J39X1lKHm1LtjNQa7XoL/2addfa9whc8rdy9XW7/KGEFis7xwVslcaE
MMjbxeiS5eZ+1HteOJJFlYobrNnIcubBIWKAf03S9fmIY7hoYOfqP9pbqZDAXzWxrmfav+YMCvaf
K8s6eapvr6T3kY5YD+f+INe7QGPBr3t8xRP++lROmkJbvytu263XwOrCj+zXEZdVRs+ii2nMjFyP
arkdfAJg9yQrRfs6MjQrFKsGZzAMLuIDd8CyagGL6u+FlPG48xVpXW/8BGxoWuYRE2mPx5+xDsYJ
ZGqMvPbmniYjeMcGNYMCq/3AlnCzMBcVv1l8yZ82UiZNnoC/BNUlg68oIcfMNopTV9JnryEkoFGV
v5uPTlrdh6rDiY+4+lKPyIYon/sKhiU0FYjerRy1WrzvhTf1XHw1zIBsiLfb9W5BQbdsNO0rZySS
BOuMOL5PfRpzbC45mFrNejef3ilhuWuiHwz244p9JEBlOiwkvsFhPAdRKYv0s1ntlWTyqwCIJcnO
pGjuzIvxbNjOWui/wlbV+59AtCvNl1M6y8GxI9eexpBrOhWNSJ33/td73UkFqKr6ixazPZBfqwU4
rNAQlPFe7KHu28LqUcj+Y7SJGomufI0wtB1i6nerstm2GymBZksFS51jjfSdH9k9MPEGPbPo2VvZ
FH7go6bDYmGkNzWSeA3xiWqvQPuP62UIri0P5rsgSQuqIENh2B7cwxRSXMHwwsT3UuRev8ffZiSQ
3IfSFnX6SXQHvFzCELhTDY8dqIq0mgAvkJQCeN9PXPsbCYQtjVqJgC47ysCO05wCWKo0xgsLiF+n
wCcRPJXr1Tbnbxq1qFiGmbHhDcxQZNaQfGbx2TkE2r9anD0PFCYerTnFns0IaajUdnJ9QX68FNcC
f6zXlEr8em+EGhre1pf9q+pYAfNNUnWL+LVFW8BwGmqDU6hypPVFSzaKUbJJtDPUIS8tjzaE9ji9
e6dPQZvgjQYhawBG/vNSYlML10RYKr4fTLemc01M5QPSp7x98q5I2oufqiXN6qDql3jLe/S03kZj
F8tKxDp5SjcnSH4Xo68SxZKlSNVQ9+fTP0K3qpb2sQWX5ENjbgxOoSP184tWBRvnFKhUUd/tJLHD
u/TFZ9FEtUiA1cnNaUl/c20wGcOzExRjzfNwwTor0f7pk96DdBTRXYCmb3vMttISE+FkGj6Ba/Qm
wUbcoUxXdyVhc4XqN0BqFFjZdfAXO+Ge+oxtfa12JbLl1InIqCRycTU8mRimG5kW1AV7hnmd7msf
BNovAzPMYiG5D241soq0dKHduVqqm4oEEmhUxpOaXAH5A+NSuidOwVBDsF4zxTdxWAHDp2GeJ6NC
hP0J4sTZoEnZnkrd3u/q4XsuRa+wyj8HUYMI658n+VM/BDZGltDJY0X9Gse0tV1qx/zOgZJDDXqD
GPiR3hlg6TrdESxB6q+TabJ7B8qeopa30tqm3RFjjPomJQIqmoIyLkQ+G9C5pxCdMm5Wl8QmT3a6
SiZyavtCWNdIyiRZIrez5u+9l8xpm7rt7OXW7AKcZtsIW8728eBEyT5gR9VUU0VbubTu58gegMxv
LiJ9nbHAnH9lowyR5gPAf3Wm0yOSLAqeY500jLelypPQtypVhQlZbBp1MruBU29MTasBORU77Z6S
TEsdaMQmJ+4oA8sMq222stiVCWapy4zCiulzh9iMfcG0CN5mtEZa7gRbzH7gSkK0bwQsd2rjjYuj
CuHNkNJzF9+Ne7kvX4UypHO0fuUy5wasxOdeSwFUJ5Xxhs+gS0keYIAWb2KePNtwFZHe/EGrCjUe
O31DYpcnY+vkIbSQaOrdK22zHCrWnSJck1JcCXceGnWcae+ANzIpjtt3iemutheyWM05rAumENUy
2g7njo9u9pYiEujoqlr40OTlb2ZKT8NqLFwYc7ms3YoHj4Pq6LlBin1ZIDHgAhXT8cauv9NuiCVz
JsxgZYbFoua8zu9jMdtwtaHvy5PBHothU3tP3A+kpbVqlJmk6fIiHnrDyQ+TBlPyWQdQo+w6xRyG
Teoy0DwPJJxdisqRrwACcQr5uukDUiY6y5tOX/bRzjZ2fUEuVAS6PvS7EVCadckjDN21vwLlFYYH
RbIhmGt6TGt8JhBFnlVANfY01TlWk+N4K+baaZwBk9pU9xZCPLiVtwKB31x5EK1QQet7ARkQjHXH
Y9p4DVcwokEBdh3eK/oLJ30uEE5rXb9/XhT43H0mFMiBlbskytTks8e4wzgirOtpQatdsNTtrWCE
RsOaG9wTjZhBQfSZyUmbPDi0q/pE/CpXIP24ETkEiVTLpojZ24cshQ5OFA25pucpoeZG3dw0FmB3
WHKZGU0FXwzhlUs2AqmeB1DHcH40wNKbZ9EuIEGEqPow78ww5l/T0bidXTq5Py4NeUyPiONHDS/8
UVh6gG11yOl188eKOX3ozUZty6xj7fok9Dh3TC+er/53LwMRgegzLyXapeaEMhMeAYLpZkTx0cQW
dGcC+NJVmao+fQXe4EmKlyxWA8B3navEJJDtPWlxnPH+9cV8R7yL2Ig4W+Z0eWfw9JFv6dOWVjwE
1LsN64Gqllzgx78jw5ulxzEnBCxYHhG0xy50OOZovST6N43Yn+tPeFR90eft4sWv6QQT/RdRbmGk
DMnrkW68KdrBJ85nslU0rtUJslr0tEVEmFYIK0kqa7DCP5UkiyvL/8kBCf+3N+CokhS5FkYdhQlu
I5P7gd3qbxpdJFJgPhiBTdPWOlRO5phOQJ69pwaXWquPn2Lr1Zi4PxZghy9syDVHPTfIXxckWW5J
E75dTn8X4wBjHg5HD7EJnxAuSEsoS+3bdUXg4PO63Jbt0AR7/ZzWvN7FiSInMwuRt64R2U9cJTgo
AK1Ra+Bk7zL/42tes18NTxQw6ByuMiirS2kd0HOZKvHjRWSYhB+hLqMiIJs8nzyiL3sn7gfphTr+
aMer1QxM7TaoNoak1Pji5KP944Z/LEMyoltyF+jVOr3SAG4JieEQwXlUfdoUC3xL83vafHnCD311
B4TMTVlNSD6xOimpuflfSCqG+KO9KfwIQOQB0JYwo0GQR+JNnUrfBsmV0h45hMR5NdS92rSAJNK6
iRSfizztqrLJ2oSY5OqiSgU3mFu6+sLZs1iNKVINVg1dvjTlT9d/oUp1Hr7vQwPfpjVP3/zaOKic
PdvJqpJOjI1eGoPLwVdlk+INbc4pVz08TYDUfdJSVtyb+UlZd5+dTKILkQcwKgHNcUzgN2FQ3WmP
riOpD+D6vlzFPp0228P9n7EO3sm6u1ZZAdf1TbxiJHgET8JEs28mgadMsyktVuqyYcPPIB2MH9/G
cAg5D3iGNaA79iVsg7ll4+8KJSFlYFmV6/7Yk+DQ4tgAiwr76X9mGRXEraPB+80c140ZXjpbD3QJ
kDjwDQtHW+GiPq59hefbJo+H9G4lMkngWN0qiIC+BIJxsFuOAc5zpW7UC9aVT2ihc766fES4+QCI
974+iu8qzrVPXXyuhdMADHYrv2KjEJOPVsk820LW9BQT20wPjV7Z2ZI+2HJLTdkrCR7+lTyeM2F3
Tae/v3gXAyvU9bIoNNd4mVg3JxZxHluGux9zU2ygOSU9Inzo0WRhq4mdAcEQXVDgwlCaNN/NOsiN
FX652Jyg+NkKov+S6EhP/pqpxqdgLHYltorDHM+A5bic5WSmYkQuDigjMaOJEIUHFbeRkqLb+McI
VZFh+8vYyYmE6rIloMTOvIxA8uqpV0TqyFgnpnLnUvT5Qktw6totv7Ateyz13Uhf/KJ7zz2jxOPF
pgglhLoPdIRIxY1QwcFT8aQQixIzOIEy6PuhW+yollncMWRhezUIgY4/gNClNATv/ScFh1QCHiM4
6pbBIQqdLti7xyKDycfavbNyDKMTAEXNRxdrCaASEeAjKIUiugLKS98GNnPS5FBYZj2N3wMw+N9D
Sc5gqjp3ROucIbrP0W3k5DWOfkeLSXJe2Oqel6FnLCC8O6kCdmWyrF/v2/ddgVQ11TQp7QYfSZ7X
c8PNEp5NrEkwOe3lSH9SH1vmViRyNlWp7Lwa5CRpTAl8jUB/7eavSSMAOI7mWcmXrrHbO4ao1Ss8
KI4dJfLLEyNhIegfcooKndMkWfI7iNpwRL1buOdeCXPrHqO0QStpJuexX2yMPWLEoW08aYPkqiNH
gbq8cDtken2GiPlVEbAXNFxzoHKcKQ+cQsHaLU/hmdfbJpybmUuKTE+H9kaATDs7+rqPkk6VjVAw
S+Ws/OO0yY0ec1J+nESbRWBC2E2MRkrMolWjMod8KCcbyF29R5oV97kZ04zhV2991oAJ8uj1Mk7S
Fd5tIo2xfSKc9fC8gUNcwqYFRP26FoBNss5jo/OF7stgG6448HuT+f70y/5phv4ug03FIfKqImaM
R0GZqgpdf3UsXhuv0RO7T2cwgWelSSrKxbl/OjaeEhOLdpzE4uWOgQuYXM/DP3S9n2qXw2yyMc3H
VIoUo51ZmIex21BoGmAjjPDx2jg8TnWdBBxAyyaPoCI4UGC0rg1i3QEhEagAL9LccHbwDj+YM7QE
0VFeHjYDWb1mAaFwY71lv6+hS1gq5w+RBz6aZY6xsYgffq8KMYGR3sZA3Jiyqy/+sxbUcRazs9JP
IWzb327T4WgXDRauXxsg9JLqVTkAyQXHCa6SY6cJWRNH6xJmJ09zJJl/AoC4YJaZiiPtLSQpxccC
rUlIH45sOB3VZh24ePyC/0McTHMaq75eqcDCiMhqpENwWAl1Gi2S8A71F6sKCsnWAPbJvswl3WgP
wmL6C6Bd+dUX3tC3YTvKoXupxkwBVq9P8wBqHY2UuF591dsvH4UXw3pDplA4yMKXig0a790Q05zn
mrViXwxNU7JOiYbuQt7R2DxE1h/Au7a4J1RFpOKc9TuKeIaILDKC5YPkWjkO2Ol5apzxjIfd9MFB
30Hbc7CjpjnF98MD05y2sQORiDK2IKW95g/SJwANkz7TsUMKHrGoaiyr+eu5TSoKtpqHlKrJzNYV
00Dt+GmIwcud4WMbk4H8syVWpeUiYzt/LxWa8nFXMaRFSkUJeInH5eJaEsO221DkpgRoeUZKgWvF
OOZAo4pDvljWR86/w7/R455lhD8UQSI83ZCkCtnJ2/UD7EDgTYRSjzgRiwD6XxaZTKK4lEk+TMTJ
Ghn78Hszakc5zAk8LHE+CSuxfsvTNlQkkc8FuxOetvBvBBLhjNaKeeshSfVQB6ntxTM852VU81ZW
+01B2TU9+ei7Tz63mvxifE5VZUY7t8VAgOt2lVS+QWObDEUaJM4FFb/pQadZly6z1CWTetpaz9Sn
PGWnqURF4jwI/kEAeB3hdiQ3+H/csIa4fS4H2SRgA3kSTBCA8dlsHLdSqhQ9opa+xrjjksez0c57
QklAP7GvhzSL+IZzGY76TsrxOSo+eJ/23tWSvxNHuZAAQAzLl4DBrpuO38g82z21mCUiVarsrgAZ
vFIbq37Gy0e5/tgGtaUOxfKhhFsZcr6kx0UZUA6PPHNFT0qPQDnhxdURLm1p1Ax5/YUtE1WD/E2V
cD5bKVb+brcTmCeBKa8NuGTVCMAprYk0SYX171nZsYvioYVHEYxYvr9PwfNEZUHcCpbsZdlcdk1a
GFEVhiUgduMPRPzSssGcGASenk6F+HRjsHiIYU7d8aK7LOtndiB+7r7AN+t6gRIyShBZnMDgCcks
3HWCgccOya1pWQvW2YsCrZYj7QC3PN0KWAGJQFH6RdtTnHy2JADSKVRZZ+F4ju3RqPHb4TzaG8iD
38kBIZQmWFjJvhDMnF9WEQDDLBXJK9Vj7HBfIuQujTp5/1qtGMW7gkxhIF5ngoCJyxBlF4EXLhJn
dvXd+JHLrXu8G4A83O1ZAlbbFMJb2U7yy04zpgKpTH6XCNVJcFJ72pKm9p7qYnQswFG7wi4b11aR
5y01NXcoG+J0W1WDCEAeCFMfpaoo/timNjpQtcnmVKHnp2eKOSIqFskwyJFTHeEM9mwW5qe/In2e
G9K+SXLCcC9CukObsLCGJvvlXkUqB0JtMTTwzXexAx7KNgkTWRyeXdk9oNA+FYqYnhLsuLl1GcCh
XqjvZ9/O9XLUvZ26n03u5YDATR/2e0pU5J9+TjIdjJsW9MpKvnvCfZtzfkp26KHwShBnKIgCmqh7
iCem2Vn5Lm6tRgVYMvmqZiZu7P+87GNAtT6GXy7Td17xPDYd7oKlHkt0PvcCZ2E0FsUHLXfsAS0R
aP3toxdlMhmm1UkzIXuWHpvx13f+VN8zStqE8rWGmB7bL2YLcjQfuOea1b/T31egq9P1sQSYe7mE
dKlPbzMEvUgGb8gZEAqjyWh0tM5sjdsAP+2prMU/I0AJ1ThP5ksUjiSXE5H2OMm+VEc5M/a13A7/
hUJbbjiJaPsS0PncfUEj8mnvgN9hQGIZZuyVqYQBp2tFDXK2LnvMoH7mNaKKyEyd/epDfofRRLYX
AYBbO/uMm4cOdXo11j6/+qVQ6uRUgnjgTiBlXJ8J/lRDtYzpcrgDzE7k5T8cHebIURquuH9SVuY6
JyeIAQCt/7v9nYErGt1IC8QLLOGy+WX7SJT5pSHIgFgOOqNtSgCcfGY6nwxEXSu8vwdElfkFAhYE
2PJZxHypMY/LmOeQqq/PnfArXt0ucMiaRETOvCOmj10IrsVK/2zdQ2XlD11YmFL1PRaA7spEpNRf
Rd/8LpYyDGgqI0IL88mp10euCbkSYmZtOTErsaJbV9ABIca0MGNbyZCn2nxgJLi8eFG0dP828Osv
uaKGxTC2M8gjeUvP7lhKJn6RgAEpNKRvJY2xalkheV/Hr5zRiczaNvMo66URr7MHm39GmLlM9qv7
bfFrBI5+KiqX1jhTdROB+2TbxfAXh6vXnCWOOrtQwz8j4wRLLLw6DuvmfLs/tZci4eK83Qv8voq+
wYYtcMrEOhJEb8OxF8qUFTIexV+0V6GnXvMNV+zLOZ2pV76fWsFdK6tObT8nuZEakfmAF4+adiDq
dETQmEq7+asblN4eNfA0QlqgcTk69C7c1Oz99b3RzK6AVBcVyVyvs7CS/qzUkhPzJY9Xrqgc5lFI
AHvOPu8PW/WjjoHD4wPtFstBL08Na7Kqk3kqXtIlLWmNG9n8pBKJeAkxpp8CPpwDEwt+CSaUtFDi
PkCk9c+v6Lr8ysFVUxYfey/VNgcT4kk3Cegk1yGPFM7HSZK1pHuZ8517G6Cv7MZRNGAKM5/vH+8f
s5cgWobACDkr5wupDZ7R6s0kD+CrwrX6jpUEHNPQdV7EJXzTgYkd1P6HWfySUttwciRFITSSdFRP
w/DeVoK2XKdtQ/+eNhcQ6vgXZwh0b8NIciZLntCT4TpH0B3KGvtRid6V8Yk8zguz/fk2Ai4r2CbB
Wyq1/g8PWGCYlhTV+ZJAEOxegpgNZQ4Ejh/PjFCFpfjySv/t/fQCZELDtZg+y4qhLpPK4wRjwPz6
ie8WApiu0tOAiL8eEj6GzHCAfHGrmM5BUJ1Cun2NJ0xmD2JHqq8qKlK5POjMiKF2U0vXcI2Xzz5g
tSMRwKnhetpL6HJ7LIr8dXJqInvT65T1a9tn2S+WEARqcJ6Fz8J2dDLrxrs5fm036YnQS/+JufhK
vxjgm/RER3xXEsZu90ewddsiY7ixiQ06NKJ4wqCvOLR7eleT2MnpdYC7KCqQTU/9H9f26bFR6R2Z
didKOhKkRjDavKFGy/9LyzZHy71PVHrLucI/RmWAbO2I60MF+t75/kTsO81SYt7XTtiqfsY7viOx
jKTIOApTFMJkZN6F+tpMSor4ZVcCIn9Txj41ysLaElmW2URWdbnYH8GqocGZYilwxESDCtPUYFAi
ZVdHU7mtTDYXeSpu28PQpuib7JS10Em+8zlXGZ3gIB74c0iTZSrUVfadUd2t/qllsg9AFX6VMsUQ
ByV1cWz1EcLULlRvmFYW+osdt4gxarsb5kvxOXioepuIc6x1zYCgJ/peALceZuWDYeiYHsUtXlBi
cImo34MICOtK+AHYLNR3uwycKOmAz0BQZp5Jp3Yjpev3wS70XW2mlg7uwhnf3IN2zofDLZ2mGlqP
G/ZOh2V4BT7Uug88otV8xizOqd9k3Y/2HhXIDXrjv9V89SsIEsyUYEjaUKSglFGu6Xp7D/mhd0LV
e8UiY+sSTXSu3xzBjne9YME0ZHEqqORbG2zv0FglpP5nVK1waUyw/3RWtTMBmTJPrNwjVtAtiFk9
IROAxDZ6VpKaApntcZ3yH5Ti4MTbn4T30/3G+SSP0zD8aLbMqsFrt/zTtvlZxO2sQ7p8cEPj4rHP
E7QQC1wbFxpFJwhsQG3ak10Q5kjVXgEaMqXRuV6IOoEg6qB6nSX48O5AXO0pN24p+R7NwNbFtHzD
jq7CR0nMgkFiC5hJxNK9yvEcfK3ICo0QnokspZ8mk5xC2vKTtolcWXyQejVw2mz/KQltc10Xkgc5
E97atDzqXMeYHyip6LE/d9JLDLGsIJREeAZsHfKDVNhLfToPoMp2YuHvsb+dAkZZrg/0FhiLN+mt
sMljFKeStPSoitVfRiRyuSENU6hVPs7Vv7ppWWsl4cPvjGvfCx6rJNov3jX6H7eRb8WAh9i3BMRM
9L9sh6f/di+2yN7xwT745RQX8o/61byDccLLnbVEZy/pD6wKXISY5iFXk1P+X4TLTWri1/m98RUe
D2KvHMzvSTYGLR5qD+DQ0aPCx5vjl61GwoTQ4E6Q3scDBFf24SZ7FH6IzBdIs4lSTfo+//J4NWEC
4n1y4ADmAT15CXuUO8lx+mYWXw5/7OmKcruy6N2FU95EgA1uFVk76nvkz4z5X0ZQJQkandqK8hxV
J739yfQU7kD+Q1bcBRgEvzeLAS/nPnHDkYxYbrLMGpcazrZLzlpPCKFUpICjcyMRj8v8ld8EwYhi
tFoFVe7VNOa4GP2uupQhX+6coMv0Ga1oYwlb+7gp9RGGFjezJeMyMrLgOH93sMn/oSNlTcPlfpA5
qt6xOXkcRQnSVBPXaludwCU9vN6D+2D77WUgRCmeVD9mxwqszoJnxF73BiJhaannBaygbsM33HNR
Kxcr0zIyZIke/fjbuwDBp7diVY7kXeVxazf+MpCgHVAoN5V4Gh6jetht+WSPyEvZ9YgFKRYU/Aol
XuJtatqeQNu6wu2n6akgmke8kMOYZB7EqSlyNmSvmGY6SnOAIQI8OMCOLfTYPp9smOjtUALPmlg2
12mmmLk1rNO+4qIDX0fDhdRDmVS8ulLj2DJtb+9JkFEtrzNJ9k8oag9pd9fnykURBKxwuGswHYLh
cFjsJJJSwPYzJ8N2jkUStlz90/SxxgMPMD7yzGCRzrs5gvAecpMoLpx8zlrxiTKZuAlDZCtdhISP
fj3te/TTpZsg7YhMqBQa6vJl2NOvmT5AJFhW7bXAFSClCAKUy8ardU3uRUbv5dEcSY3TFWhS5GNk
xT4cvhSR139XHKCa9ormgUcz4R+QKxIUlZbd5tlTPpxJPEnv/kZgmSkfHWb02j2Dn+az8ZwS79po
MRigfsRF00TtOobPX91Q1oU5d1yGdTHvK20i48EQmESYHw4dhMrMdVnfrF72BGSUhDy2VdO1vujD
ZBWsV0WOJRpQu20vp0v5/AJuXaE2/EFr+JZfDaLlRRrul6zoRX4E8oGFjbdr4gHQBn3TTMd+5Y6t
3wxfPEd+zvQpuSZnDVcKIlq/zmok8fVsWf5FCcXW73kLipmBl/MXszs4+T3/OEDeDhyGlZzRJB4U
sZnxRZBYQywmno1aQb0xv3YvNB9z1uNZIojeTsNxW5Ls2MapfmCA2teLDMYsYo1Ga24wq0GnVZWg
gLS9V1bvqdnSKJn3QXARcOr5FMSKzwcoKK2GBolJfOdYvBlsrvrJZfxIFN6AfYW8bNFI3ha1t8rT
BRcIBCk7zivBvTv9GNbBqcwwOgtEJyxB9XP1rhUZsr1Hm6Czog2fxQBFMxxgmuaSRoQofid6uOV6
ipCgzGf6HCv1Hidm0mm7CmSuMldP0cUDQeIt7HgVTZCQOgO2lXSpeLFlKcI6j+KaYCgjtvH2inqq
2zkzMmQ2J9tOsekMG/us/nMSBFYn/aQLgaNqqf6oqLBIekPFtHLwm5rwAp8zwybfOVN/EHG9rtoG
Nbe1MyclDKaCLQos/965KqUnarzHHEwNcECispRLogH7mGJmhuWcBqTCuxDpb9He4UxUlHmD2dl0
8L4wrqvBQp2xpxSOVCO0mzLsqeGNuZrk6hVseo5bCBNDj+0sNjXszoNAwmZSjUieYG38JFzf2kOV
mpcC50YNIsEA/gDnSIS0HDMklGYr5q1zZ8ADkkCq611LAe0+G/omukO22rmQQfBKwxu7gOTJOi+G
z81INDKazC4giFV8Qv3iDOpBfYrSwZoGPfDFm2WZIpGz0VR8MojyMjZndC2rPu8aZYS9eoPRxe9o
OCYyOMO+dpilJOyMJugxMN3n+wfNlrhtfYoREh6Cuows70OTJ0tySqJpPdQw094KTxUZv535uIpx
LTkVQr7N0vOlN+2ESe7PdZwR+nGwOR1sW/M2EYJ3TfjEpMFW9otwkwUhv5+Q38ee5iztmVPPJCKM
1LdqEQi5LHeDLD3cKi4QuncGtDAHB4I3nwQeOP7K7zHOnwukLC7zaZ4QeNubi4KDc5SOVHZoKkfh
28kn8MA9YzOUTAUOMZIYzqt76ANUafqxpo5kKyEFwXL+D54WL19Pi4BB7NFojJ9Qhq89g7x5PA2n
pCZPpJJb6nO5htpGsKod7qzjz0pK8/Zju5kfwBavbVJRfOxtYDsRmodrVcLqn4rbBXf7cJfk+jbV
aSXclZXe0XdA722PclDBuR0ctSVaM18djBidV0DoUsj5FKWeG0Bat30xFWBguCR1i8mpRg4jFVLu
dpxmuD1m7bna6b0dvRUAPd2fOILmPJIxpaGwmulA5wBzjWxXi+hSZMshYAFSWL/gzfanoDh+z9gy
xEj1ex5FlQ6fzXayFmu6d3uOco4aOyo+KPzbfuqDT/FYKLbCr3sIEP7poZxxgO7s/zSNuINaW4X1
aFp5QhFBr2UTi32SjtHyTfE2QeakUzkLpCSJsS3zXGRtthqPjJUkS5/54LjZmJivZnFh1DMVBZh+
sUFT0DLs/1BMeTa2lTF56sd1HhpVXJKqZmBpIPnDbSVpPpgTSQrs9y5iH9T8bOi/sW/0eXfUjy6A
XGlrCEQcCFMyo2fTTEnHBPlA54hxWWKf1nuo53EbnM2ysln/EqWrSr7MQewCptl+ouE8Xu+NjeW0
u8lRgY7uD4fLrul3YZ0U8a+4dNVWkiFglfXvg4cZSJr/soNl3+0Gl4b4HrBND75YLmpV+ft+E/dR
o2kP641Aav7iMYg9K4Fe7Z/jUQtZ9WNeEyTavyE3i+6YTVNFoC6tuZl58hfJIwt/PIxt+RCwBZLB
c81RpOyjN9RV1/oSNO4X/d47OuVLdbbsmfDausV+mR2U0aabkyrv5cB98LdaNhGIb0PvzTLh4jg3
r9HKvLB9rwHXOYOBamEqjCcH+2gYvreGdXw3A/uQfWGhOs+7zxVsxVJgBpMX+ToSMwAAemaPJde+
csuUbs7uaj6zQfi903aHfsYUGioa3VcJeKADMb8nAxXEKsAJWsEtpJD0zI77muhNCMzwiavHEOQi
WZkSLtOSv5UNfSwDcDuC0PNRL9YAXOYeJDKClTlfb0RUbMTxIKoMYMW7RTiT05GaooLS6gcOJYbq
5t6Q1fKEMNQXbZ6uA/jwyblVDlvbzt1OGyXfpHBBEg01yFGzPL3ivbuX0D+EiD1866+iNhZS3ICi
VKfBna0mDxNxJCFi8I7somOI5AXj8CpNeWLfVFJO26OA88NmsddGIssufZjmSr9Di0h/VZpecvBl
3OW2Wh7jaDgUcFheXx2QzJg5qsf+ZhBhrYzEy2lzANVqEtObcsYPiOAQaAIShww1cPLLBUXLTgZw
YqMKrwEUFiwMhZmEdtOWUFcPAYHfpeWRfuFJjm0SJDf1dp1AeruE1ugP+MVd5p8SwWd1MrPGNoBc
7HtkpqVsgG1J0z+JRLKIv/dVg+OJ0byeIiyr+Fsm/+yZCeA72QnoorJbs6fTtSx6b6cpIRvHatwM
CUcLhFVrUhzZRexDuzP4RtTBSqXx+Abwyd4iFDoLxa3Zr5gJgPvDKhzEZvAAbIsS/96JgfFZMVBi
ppFaNrAJVLpyTAi5eEoVZ3Oad0pgdO2Lh5cN+THrXXL6yEdNHSNh668o+VQPW5wnamSG+jTlTpoM
2Y6+17wjENdEfwetiQshUHlF0WSgJwOrQcCP0EUaYJXtz92Xwo4/PPJH9Up8hBFZsUJ2Y4Ss8THZ
OMG5Dhk1ZuHoV7hLJ0BYJmd4nN/HFk9uhBZgMcXO5WhQZGBqEEKUhl8IhbZnrdwPg/elGfvTRTmF
71Rk+lHHEWY3pRLN7yEntRxktN0re6QrYt/TbZQGWmYvdTTIl+8PUT9uwfNv4YlZdig3Zmz0Tf3k
yLZ/QF0IWZ0ikg+g2yfjirj5vQmgWTMlnFbSr3K6pKCk2OY3I9nn9cZP2ylrluI4C+qEfRetWo1n
wRSgyjDKdudrSL/ZebuXjA0iW8K3WG6lM+46fAXuFrEiiYWirVnZr8P1yQ8A/jg9DtKzllA47zzJ
J3wfjHbiKOvi43vuotG+GxHteeEpUQ0b2iqAgn6zw5z4AbEYwbiM7m0WAJBU/WOFNBoEwpNMUZ+c
YrucyplMpHvuz51P9m+NGBc7dOtpi5J0u3fsRIjYQzwcGQB39/9HAEzqb7zFGqgi3DWdckrZxBlI
xBDlWYPZI/yotUsK3nLo/eEj15g3ChXjbJoSkiZS3pq3MqaBfSSTZYDkfCd9s2CJRJgFSdfl0ovX
xNRmqc+aAH7HUOLgChPnMrE7PE54N1udyeNtNky38PjcG9WzTcaSvXkYcNNRXBOlIw1lotxoassp
EQPaeZu1dL8nl3OkW+dHQyDuD6O/dKe6JUw1q26gg9Jfed7ZpAsPjTyQE+6Mikx+atAVHMixdeIW
B9AjAoomgSSm38unSnWUi2NGCcxUw8XC4lOLgSgDIpU51Pu3/u+QaWJcm0AblTlO1ls+qcbBptKA
YDeMzo8NikSiMeskoZRaxDZYuqDaIFxIZoK3Eb9xAjoZmb/Tn4/Llbkna89M0gDXnPIctn84TnTQ
fe6WrWuZqZy0aVksgsw2JI7DqN+WuhedIEN5ZS2L3NiIhaUg93LD3XuKW7hspZPfXFJkCZiCesRH
xKzG0XByFLiVAyu/jssv6oizBNpEOQQ6dFGTYdT9ZjaZqe90ksZ+lCu0mKOuHNx2q5iURw609MR4
NpWw+WUIA6jPhQY5lmoyDIr0UmTLrLxLmmBxqVbttgzi+iY/3l5KzbiZyhWn7gRwbWyZSrbu+klJ
hF+9JF5zq8s24m24LH2rZvm2BEQUguEr1T4IB4ZqlN9CZHO+eWrTwnKK+AXeElSXEBxO55MGI322
aoOvMCC7HUV2jXXKy3RKxv5SB0OCdSIOKaQEZsawIPZtKYOyTvQccfbuMg2Cvr5i4xLp/pi+Nzq6
J4ryrHkm66ISZZi7Ev6JXxF4z6FNqKjrnvi/AQrxkuw4bE3Rfis5uo71dVIKyjtln8T9hYF0wNpR
gFcfqnSG2kWTDUK8LZzz653Itu2epssRmxqKNVbBiT+MkmUpyqgztjV6UWEH5Co0eJbxggdMr2oy
701a6jY3gqVpPEPbQvl5MbgysjqX6nAmq86WnodDTnB/QdYU95RyZOE3drXNizPIhSSaALTlS8pl
FgsKPV75z3VkgX0aFQh/NHcJtGvkMClWJViuwWG0HC9C9UMoR/TByVsN+H5SnQmRjchWV2FAkg+p
gfF/9LTrjcUEo6maaFEkGvP1aVjHncwEAMJEUww1eHmToZ3kIwTJo5vteR9Ov7I0WkQW27/wblbU
z8gAMRvmN8k7NWXjOnTUCKiSPlL+gpW9WLlrD3Ka6LswbKD9w1BBAopqFDUGXhEsJS3jV+AsnIHC
4DYlcQIN4UmHr5y49ZUZAlAJDEl3NsV0GgmvX/rgg0n4Kt1uZKb1CiNXa8DxXykNdviCKUOmTouy
hlsV300FnGcMwhcdr9/CL+sGrDmIE/6Nvp8sSnShMKtzZfR7hIjntQ/hvfxDo8QqlFM+kTPSJqG1
gJ0Dx62cP970oFeB6VPwguqs3ZAP3paty1c1EvVvMxKZkzD7IPpnBNen5IgPMHZJ1nD2qcTIn1jO
UmT7J5Kv/4LYGhh32MD44mvcM7jc9myrlvFYlytcf8ZPO1Zg11pddIQcX0VX/3Bz+ZKz3Q3Dwkjx
c+pwKvMYkhcocu8mtXJjgnpWP2FgSq1QrBdCDHaLBYrJjh5w8napiNBS8Y2QSk1qmYbwIAlQjQRq
LfRXjxWQH4oASr82xb14dvZWXJq6trqaIb3twUxYO9kIj2o+Gn02JOUMhAYPKSslFetwUSauQERu
G8HdOZTPp/pov+6NjWD4kHUwn/nojHURUIVzn34kGNdD5o+B03je28LbuHE4R44BVsMIRJWWSYel
VKpkHvv1tuzmgeE3RD7y2ZlqkFxB3ygm6KTnIm8ivtbkCAGMGO3zSNZ8CQmskuuELXY9DrAr4qgf
JyZlX3kb2OfgvZAQfCFHpmDt/x+Yxg+0pPYrz0/sZ8o92/Tb2v2YH7yUSOqWYS0pHsSxKvoRXsZS
zsqD9auEFMKRKOaK7pPj2GKGx6WNOU5JLhpW+IUUrCIgEaK+zMCiOwZzzt8pBD0M9dw77m8nB6jl
MhMoiZbiX9KWX5ACRKVPoJnJn7usL0IhNsDFhFdLzIxRWHjMGgIRTcq0OQMKGd7J0VusDjzV3P4g
5ur/5mLWReX5PkaiIx7IoM/TYcgMgPqL0B8UtnISWUYeliE6x4M90CoaTXFToA8jjwXVa7Vu7Iu9
EvBN49llnu348lEAMqL0Y/W9jCR1SpEZdoAy+cWwSYsQfZhRCY5rdgdIqh4CumHl2bQUHU36mOz4
IVz1XY4F23bv0AGLaPzQ4SYcMoQFtiUKBAt9mNXmkyfE/BqBQtqIXn5z8F0DPD2+aVkDbT+yeedy
EDdlrcZk83CcwhTF9BblfxrCGauk/HfH9Sj2p+tBakVyv8XPo49u5sTd/9dWb1fRLCZd6c9e1mkS
bk0v3mJ4XEbp4g/4CUjnkZlxtWAn3ljPCTjUOMWLRb9RM9hKWU/Ft8tlkdrX5zhXNbIMS3BC9e6Q
9Aj1YhMPP91dxGQ6wkHvZlBS5/MrfKH/c7k5+/qPOKKMuCn6kNOItHLvPhIz7EJ3j3Y2VsfXAvJn
xvuImua1ZddfaVpdyOleVkeZF1jcjKXz5/CVW5f272kZmNWycaPC/2A724BEvxusL90vjYCkaowX
su5QXdyRznMuZmPY90/L9GRzsrFCXH6CE18KQ17nC88aSVfGBpSc8RuvG0eXt/PgNKjDX0XtrNyY
mcCA/LX2QtrAYpTmJFS79ePA0jqucP2gswRE7rD1KmNW3Q4PvIfghn68YUWm0iXMNinEF53mBSRQ
UhktHnp07sPxlS4ZOntzme8EWl5p8X1Kd6lo4/0mGqJyHUR4IQUMPwqLL/DZcZ5T0ZAKIoU+Z6s7
hdGx+PyXm8S8BqCKdC0Yv4/hHp0DsS4OfQpGxd+uqHfLIZvVTpiyAZsIb2BofcYNE6z8nmq1E/Da
s2wG4qO87umEpenZcqZMfC7ldaR9w7d93BcBLin0D6Ft1jCJzdS/dg/JsJ0klYn8X49jmKUZoAiM
Di0WwKMQnP+ePj9VRzZq0vhX9eseEaxX3FFVG1YF/K05nP+xTHQdL1Sz4AKIxhA5/z5F9chSibcY
bUa+JFr79vFyKU/fsJqFK8zU8H8Pm+muWBSjXLZ2JoAZXXRSdiiTqdjx8CEprX0F2DbjjsEWHf0E
uacS4xlOkQFKPPC5DEvy6GD6ZGhu0ctwGKUFX6SkynyyC9h28Kk3hEW6PAq3zXcpxXlR/6kiIHTl
iHcLYybr7t6iV3Cz2UpLDIndiMby+ek8UKqZ5YmabxFaSSqsK2VqWqp3KYYzvkJKIGdrWWUOMfUB
U09q+ATTvGTpI6wROqH+SRxzI5kCvZTtC389r9FH/PB7hzxuKytGgDi3rbhjD3fGwImCGBMP4B+/
JhljJ89+R1wb3oU40FNzmzd5zW8qLOHH6zTQpja1lMtM320G28mHfvDTa8sTXnrHMGSvC7E3ijeZ
3gF0OsBV5UAjeZwQoMSbsR8uTi8OoyDd1lgvijucTO0yrlhONCVKAIClftNPpUzfBqK0dGdCyKJw
GP7ZYspaGkcKa/GzG0K57zOvInIJcWaXeX70w72FJZ2+HGbmRTvgEf5akeib/zv57LUjXnRbTpXg
vnOoPjkPCXYd1K2MmfLDqHgjbOdjyGoa3I8TktT57/GAVKjZdSJw4LawTKup/T89cFapyB3kbYzo
3XHNA1YimEYkijX9sUg6npLYKr39t7GkKFJIpsyHvCvxfwYYNRJBYHvQR9Br4Pp+uKHrv87AbvHG
mAE6+8BWG3BDhzSVcCA7occylrab55aVf8K21UZCHp9dMPPqnn68a9/qS49aBCVD1cJqEZqN+oad
GrDdNZpeL/Pn1m3fcOI9d/MVHqtPw1JdSi8pW4GYh2wssyWj7xqjShsDivjSfLINMvBFWHyxNVb1
tsdoHmfaNtrnvnijGd11jWlo84zKVm30HQWNUeIaWyaReaRTUnluBJs3rzvTv0dz/XrcSbNRRoyf
gOtojT0wAKEy3sdlI8v0S/PR1cty3+p5wccTuVJVFHjOE48QgwXkuPIx29feHvScdjiGeHVWCnpV
wuBW5dvYBL9LVmYKpiz3Gj+YtmDk9vBgbyOA6qCp02E/YVu1IBjqZoNfjQr0rhn2k/Rcla8843rf
lO6OTJVWDExWnGm0QNZNCjnnp9DWecVDfjzj6KIYRXSRv4BLGYaX6ZbZmUAPlsOptJpwZOC7o7pW
IY5CL0UO+um+l6IsJMTn0dQW23ZiWJrrTe5iw3jGCX/gD+itk4EKtVEuMLILQVp+AHnBdKMCs321
qZyk7rALavWhy1+aP4IVFXjzkw255qPqTiTm0HJOycvwHdg2VPnPFH7lJ1VkL5ITaB9nOaF5MQE+
J7pBvj4odozVhv69qrE8KLjFCBlIndyUCcare5IAzIVMj/ZCOTEvV/HabFZXbfiMPEoQGF1P7ng0
o+I+2Vpf5uFGU706lIK7q7HCVS19j8eOSTR/RuD2+uQqOp879vfDTR4xYIF46CE4RqWpu7s34A0P
6s8t0xWDolXJcaeDicLDnvBBBRI/ws5CppUq6VO25YHJ5U/Ru/qriqMr7jsJKpNMGC2RyU7Uxgeu
+sKJin3CCytwoOv9ox5Li9TJucGhTqMEzRjJ1FXX+wB9Ong5u3OAwerT38qZyUvpviHYvzqmyD7c
GERWzWP08qX37sOtTneLEnDXG2cAVBW+my6N1gSbSoCpuOuvGv8o4pVxljJULed0fnJGb7+y5O8Y
neUcfZqrA75d1Uwl9MmPq1wVPdB4m0C0u7MZ6rPNSNjcpx9GOvtyiPHF8PoHqj9AyM9SJ7V9acoy
V7KzzFwpb1iOncJJrY6dMkhBE4Xd40FMbnsznRqagZTHQcCPI5ijjM+clD2TNdFq8+Sh9QstKzQr
P96/B+4ikdYXweAfAg3DiCnufaaarzm1KfYjGoK0Xszsf/C4yOXQiGkRDIyoh89qqV3cpKy4dADn
u4yxOgtQQuEK6aaSAGXu1KqCkv9WNKTkGsqSjKznv85+u3wU+8NSvLP28OTa4zhINTil3XBNVMVn
12JpfbSQCDc43hUm252foYfQZtDZvspIn532RWWTVRyq/aKU3Mbe0OqqRbWqspiongUHkNudnpH3
2DODeMJGmqH9yWc/8jxBghDHq39FwfQEpjoMXLzgdAOTIM83srt9BguBRQbnfVkgyKLO2hXK1c63
7aAOqKhevz0YckMXTb7S4esrtdnV/1VwVmewBGRdI9NedehovtDCNRz8t8VvP0ej/MOzaAbGq5rm
Hynp5X6SvqKyyLw7/61uzT0fCAfZyghZQsj36zh79IVBjhcf8Mw/9l+l/Z/t5FluJ2/Xlc38+wv+
IkcIYeG7GAHkkexevN/SgCa031JoFI2EroeXD0raayJhLgsPGYxfYUxfkAVVAiQYDyqj/4kJwa0j
Mpx6WVJelkKGu5t34jLvB99N8m8z5S8wtq9fqigoqhG1Q2ESvv2FPPl7ZcmhsAsd4RTZ1h4/ZDoC
waQXwYQSAKm6sR7HO8jqKu8B38n8MMfthg1uytfj54K5cMdag4Dr36R5Z0PGkQrFBTYJHiZgvxDl
8vSk/h5ILxU+NkHE+B00KOaggLE6F+hHMgD8HDRhaBxS3eekvj3NdaR4YfrMqMzh/ACquqUVktah
7bRguXl3Ph9+mogR5bi2w75snBIl1yFvtyyzGCQiUsDKSEMTt1Cmq42T0gtuId81UOJXiZCwWO6B
MIKyqib2SuLhzyf96EmuzPkdUSkMcfIVHl03QdnaMKGX/7Ww0CbxXoVsjOORfJg99d3zXI2F+Zyk
NfQdAoCofCf+7uv+K9bg1v+L7RSteBBQfUEnX8iHUeUht8yAWHlkH2iCu6uvX6BEFGnQc1qO8t7Q
bulfP7cqHmqNsGADA2fccWE7W3QgIhFA+2GLrsyWUSwbw766O4ZfuntQg+dnbT/971XhAdra09EO
AJ7XGSwGgkzdObjRFtd13XBzzspQ0AZTVK7eiXX8DSTB/KEN/G695+7KezT1BI7LbjYQDaGzvvC7
aq/H72CQPoYbddl2BfKkIe/vCVUKqPJ6Pfmm/iV9jAuLS4CYkQBy9eVnMcdDy47zTz9WE7Bz7nIc
vdP1QYz2BsYuAoHJRB+9HNgRZXLrS15B9jxvYMt+J1O2LShc0PKi7u43y9aWCx/VIUsM0vpPbPrI
5lKIJvg5DKQlgeJ8saW6CznJfKNbspMCG0/muu28spU7fLffiDf6Wll/hF1lLbxXwxGwljWsZ39v
RVv7alhOXzq0DKbIt0wttWg7cA1zdY4GOQOWGtP81tcmYjKcj/tKV7aIhL69AcVQpP27dRg/fupf
51cx85AJmT97ziTSAudIA4llGMV36Vm0f/mcZGi9AkpO33g8uUAWzEuLkNMeaujW48JZk1STh+wB
XuNjLowAyrqeEIkhC9rNhR6uBOHpfWvuQz1m71BIQnStE1mBU/9cHI7wH6Hc4vW+7N1MY4MxfU85
G1wzsdXGrcQ/fpPHOw+0RYt8+1gsSFOFkCl8W14AIiHDqvC8ylMM2Zyr9+dNvcQz2mcIhjlvULJR
Jw3UpQaf/eU4ph82Zskw5hqkRavW/jFt+fimVvFPv91289GipSldkcJ+0AzAqfs4gc7LEGxeSH/D
ha09CQunZWQRJ42glO1M113ai47TdSRSuK6WVXPO5i9kU9YSG91aPDO1Z2oJ5gourWabgnmrQoBm
m1Ii0WJTaxQ1LOyvtjj1BTuOifUzV/1o/M2LuP+OoX/vLOdHkvKJHeamgzJcuJAoQ5qcqZgyVTYu
NVJdD3zYEUtSDtj8EnymELhAKiZ7mij18to7TD8srITDdQnBSu4x0yZrhmSHMGx4HVunJ2wHtEd6
1Gsi4X103LQg0bcPyrjiAnOsA3BpV36veG8GH7XWOGNUTsxG/f07xnGAwsNUMbmBWgMJgzehCVK0
y7AzS87vhBeA73tlPle6FWFuMj5J5oQ9OUTJyKaDe9eFiS5g7u0sclJ42V6Hun9pi14WoSLMkb8M
xYIXU/RZSPURRV5RED+NmiOCQw+6QXLV94aNM1D9nRTI1hww6V3YVuf60Sd3j9lO9u9vHyu/jx3K
Gv4Mie4/R5aoA9tT28uIpLMBA0HQJx+MMl5tu2sNmsNYbjw1RuenuXZTxLuxs/WmaNyGLScWkr2z
VyLHE6PS4Vx2JbLusM/ZVIktDMyWVkzlZoy5aoGkB18wMKCxhH0zDMDrLph5tvfv2KhCrnz5rk/b
APCk/kWqMAnshaF1fQGV5Y32if+l7H/WQ7ta8De6ttla9Vvp7JuQAibKCDu5scsrN/fz8pnspdmh
mAybQUZRWLn9oxqxB99rvz5ao6jYVHHtF2lu84BcJGRair6AKJgdkjIu1QRXrTHKgsbMc8rZnsSy
ygFGxqaDc4IQzOaHpfCi05nt2YIdp4FSVGKLHQ7JXkt7AcUscUrkZ764bR3oAbo8gLqkUam0731F
yrEqjTgbhwLwB7w4O0l6eEbqX1vNLGL0mgr3yQCtnRZDgBeDLy+H9jNJ6MHoIeLUMJgz6D3W3aLm
+ryGXY8f5uuJrqxlv1RhvwUn2J0aVyB+UKyfFDZauZncIHzAkMg5Ep6iTsgeHMBbqngioa2ooudo
XNqAr4u51bvy0aqe+MqK2wL/EU1ZuCAXugLRPATtEF9UDc7q6XOJ6B8arXSFYEaHvktV0OAxh2Ds
dy7dBGIfh60/PatAOz91rvJhRNaJO8rHtckOODqwfpUWt73jhZay8mPBCwkygIMYnLopAPjk+acE
VVFCneq5QC39i1AoV1OVKLY+hueNVGynF4Zc0LOk73gGpnZHEIjQH1O/f7NkQULuVkPMYAJ9OgBs
M4Pzc1dnoW1nhNeNYDs8A4vcG6Wi1UZXShCMdekw3OI8Z5ADtqcwXJRmuc3RLwv/T7jyQz7CCJPo
nmE6zO4GzLGXkdmJSQWbBNseql/uUJbgGcmWElfAXQ3IRO3Sz35NZ8+xI0mn83gORdu16pjjekCv
yNXMU0168ChFvYpUH+KrBekRa6x2Jo70/GXwELsAf/TiZ3kw4MhggvaCrqMM0NHSG4tub+9+DqNC
JeT/vpKrvySK71CF9NaFjMDY+wFm7xfALMR8d0AzPltFTAcJ1loJg+zduaw52PiEWxug0emlXlNd
ja0VNcLD/Hs0YEbszQ2ucPfcKMv0HODMSfzJOKlvYQPuDo9QTJOqVxgW2iaDq/DkjuDwYR/ZY4MJ
4nFBi5a/lVSJFvHH+cI0ckPKGxFiFqhFCzeLjUZLuLqlUXZbQJEJWdsuprxCMqFBF2lzlpr5fBIR
IGc/vLHEIV1n9I1IpRzWnTwiM6/ZgDP3Pek6gZQT+XvUipM6KR/mxxQ1yQSxEt/V/ftFWs8jvPgA
/pDYfoEUpasDPTGv7LRMNnKUVEluboLIjp2XxIDi7QyQw/E18yN/D34dxABq9zlPtx4j7QrlHjsJ
pIuQRZXr/Ai77ME4xiTExevfj/rSc9RnSgSeGUR4Yu193T8vwP8UW4ufKK90eByu72isipTC3xir
7Xc764nEThIu30QpmIyYgzuVfw7HtHkG+TR97W5xMA/sNTzkw8c4hgfGBaqrLoNv5IuYBZDEUa7N
I6Z/jQzRJQWlHzXF+BCs2Zq/Zalc7oLh//n5XwD5qRufXJngyrn8OWmCQDxFcspFpHm2eKjqfiz9
/qHiExPzFHGPLIBgKZi3NaIR4c0CxHt6CFCExM+K/h593WQFn5UwC5dtmrpPm2+BWmvASj8llr6t
M8++ym1JhaSIV2eRzxF2OjzveLlqx+R0eVy802GFm6WNkE+QQe4Lgd7SNWXJdSiy6K+4i1gv1qxB
/AYTmrh01Q2la0ir0ummppFlFL4+ANyPlzBnyg6iIQwXxP6R3prWiRJlCSwSscZeiE7roDvg8STd
8L88PqyROpZi0ronqOamWIC1qdzCrDcNt1Y5E/+0/ZFglgFfr4TItE5ozVC7sXigeNUWjlRHgBPQ
2iYyCq1MPETTR9w6m+uOzpaYcaDrZGPuqHRBg2l/GvwWRaNxchMYAeILO1Z+UuI8xVSOy47Rkp6M
XE4BLSDtnvIxElaNRbM1SXXIw2ZD5V8LKNpZVGfPBYiaknC/Z1KpmsbK6bQN/Ch6Hkf7tHTcPcRv
ck6vtat1/FifjT03mHMLiBnplt/armM4Qb6Zu1cWwY6as2ch/s9We14hqIGMbLS/GupAXNhuwqjj
Z41GOhrMY+CS5miqlDIRoJGurcr5RWNLbbtijc4MTy0g8M+YbnNz2rc8NHl54vwTB0CyyUXOhYAq
bqRbdvnyQD9+UINRq+Gl+GWnuVh8Yc66I34zJ3UIUcNGca8PhJnUqF3iqXaFc8omy1PmclBKVDTC
uPz2V+61hEfwoS+QhQkl3ItK90csIty+NtMA4F+dVaE9svDc/nxweX5Y5GHrBPksIl/9DD6ZAE2a
k+mxuxLtk+9/nP0mdemwcYSV3ymUWUv1OK7uPHINSuV3tkaAiAlVgEm9dTSkwRwVCMgVZpN481hR
kpEwM+kYOKJ/b+nuLH6aH/57xHXSeSm0Y3Y+ZVHKHUb0+bqjQ89eWOXteq3Oc6hLn+hjXQJ2qVps
mhCpvN7004uzG381ebPM/QXz31+GkOS8SU5ue9PZA5UTS4J5Cu9mQejr9vnAme3dNQgDU1DxUoyI
OXniJI+UpQBxeLdTQakGLNXDS8waL5sxGhdUBQ+C+cSAUA77sZlp+WbiXUGbap5xG7IBRs6j6d0g
LnfS/+NXMmyjMjLqxNdRgRA6kx7+hieucR6DvQyKgJb9qDwIafHDdolIM9ePJq/fzm+t5SMWP5wZ
UvlmjDPiCpjXt1Pcv6MozLuOrcBoR4V8+uCw8EoXSHyLC8yxE60ExwAunymCLK/t2DfFA4/2QDjV
QVZNJ9DzKVOmnVfRei3VVSIkaLlzGQyKOcLFdw3bkh+b8attuSt5CeWmmwxM/grjuv6U8SAF6Ux0
sv7If8qqIxZwW4muxELE3Qu+bYurKoov5NyOvQhKfcLd4cdSfZXx/w/oUCFpunCg6qcXVnjaH6Rc
mj3iSwQszWlC9XVU/S9Qslmo6d44XBVasgCa6V92w7aucA3ePhBPIsLMYaN0Lzwsh0AZQEKQXxxR
K09lR4zoxY+6j+p63RNzphebt1fKLPAC7AvRtPxCpCB5GhizlRCC+k7hrL1uDmcGOy+wdNe88OKf
GlGeXrP/Ba5sQn1I2tFeZP7h0XfhPB6CX6PyqiYF5Uy6IBLb0UyxnLCUvgwZYIVPI7jN3nL9WwXJ
ttEgoTgLJ3gHf916cOJNfkf+ejoGA6uo7OVpgicVuxVNEafUHPBDn7+OTBK+aEgsgID8z4pbnH+f
Ll5K32883W9CF6fzqcdAIPHavRjryzR/xMwpTj32mkmCawFkeV/dEaaCxUxswEfxjr3uw709Zicn
Igx1JguFMDBlLE1rw8DTBtmVD79MgOdMFbCjdvc4kqP79odubtOOrOYRNJBIGvebS0+JWeHPpsWU
h2DLb7uvsoCpkMhalZy96+m8SMYbUABUzxdz4swy8lGWkRkiX/0ID1H39R8qTq90/LWGyFfu9YB3
lFo8XPQ5LmIPOi3TEDlaTenf1KaWFhfH65iERS/dP6a8INb9gk+meqzOPoyBHATELiS1DWo/bOzu
6pnMD3IPJdWFoMBildku0Ske0x5/9iKRfDuqEsrgzo/TT+/l5/Rmgi4OI5FeLRUcxpEwkAC7zT1A
IyCqRTgfGelQpTt3ujel9JY5DDCOb6pgioh4V7BX6p2mpErDcN/9UfIJwxO9Kbf8Euhc4fzLqXh3
i3ViR9pCbRICcsB80ndNXcchVZ0txeFYKKGeyXQfjDsHrY1dXaX42UmF0ILAVD+/qiGMM22vyeHE
jLbSRF7nA6g9m6eBQtwI+jBU6gZ8CcBFFH7hiwN57AZ6oExJ7UQ5LPhF9ZFeRKtKiiOl+vlymEdP
rGb+otXWS8OB5DUa4rGTY0Kf2tGjPxF31ikd6of1SfeZwR7as5lu/OjUMH5uhE5EhV+pgPrgyUem
f6u9GwM6JucGD/VMqlCZeIrfGkR1fAIt6JmkmyE4Jg+9urC7NTmCCaDmG0FE27buUcuA0DB0PkJZ
J8U2ZFo2fei+twj5lKfMUt2DbUJ4MRVn2sELVLHCBNOTsTNwyoZjnH2RhOL6JTArhusGbit0UMVb
rdAfYufY4uQfJGCxeu+94CYTHdLxBGkjsv3iIO9So6ipyy3dJz3EEK/cCLeq18CmuOby3bXXTmOq
9WiBWrFhpA/AU4ZrMU6r/IXf0mpSGjh/Ig6/OKh2DSMZy/K93bp5geEptNxuozqRKph7WOLxlDnY
H1WAdWF2hHYuK4u3rVZwFKmVd96MPSASByCWbGrmGvZ1SPS7WuRvdsrdtxQSKxxskcKnGpGB8RjR
RBktUx5LYv69ONom+bHCUG2t1/BA5d4uMOdfWxPMwyoGJmekS7dxD1OiF7mpxTvleIzm3M18wdsJ
4BAetH8EtNqqj58QoIj0JYkU52NEeTkQF0VavFiCLYVXe14vIbRlz1JmyZPueQHadM8nag/vepE6
2u9FyNV2B6yGjeD8zHvzFLW1+dscP818tM0+C3kI7kFjGz/AepmK7khyL/bo2tCG8MMpkV0TkKTA
D2yQKiPmo/RqzjqAs3K9asOzPS8dG0QTGlHmnOBBA8G4xiSBdiSaEp3j5jkZWujy6teNJTfGEPGa
barb0fYzweZ8yEr+dpKQDhfU0GKyW36s3z6bczWOVIhMHAloeTGMndb5aGKVbzrnk6ZD7gKRzChh
vEgCILI3IjQQJp8+IRPxbQeDMGTYC/opxXmim2MJNqIiK5V4EE4lIdkpXOmdXAOg78+YeZ/41sDD
dwYdQd9Pew/uZWj1vZiwaUC+orWxNlzvWtaGnacnDB+NK//4U13eW67a1ODrVzjce55ljMhbm417
E7saPDzvk165ZW9Da5lgBkzSfthcmxiwCOsVIgA7oDezwOy8O0WjbUrFPpMzthhjgWkClS8nvZOo
vQXUNU7TK3AASk8f2A57/S5Yu64OPJ39b3UX7UKibRb3IzATsIBEBBPOnF/KXIYaccofxYv2RSlH
LuWijg0NkaiGDXo0/OBsP8jpukdSa8iAWB0NlbdG5VbE8aavlAauz0kl+dbfKIshzqKrsinZr119
ItKstopmUnrHgW//rhIFcKSFFdUKGYQPX5aqgDkws72aArThuIzfIjKWXFQX6C55zgyra13WMCDn
mSoABaUggAocrZtYwJumEbVA4aL/muYoTlxld0l48c6o++NTDU61NjSumeVEVzIplR9S2G1Sntlr
xpGMQwXkSZJtkePKgDSC4yvb46nqIpnl+7tnsUfuu/rvLMBRrwwqq292kqZlfVWSBKEQLAqttfzb
wbtuHVNL0VOKC4K+loghbGOQ4eLsZLePSO296KSVg1SsiRSfeOGCQ93KmAekhV50rox4XJFK5VH+
sWFc70nxsRH0po9+ygqHdMdDraGdwXeHphTUpHjbrl4vXWhvobRSwQtj89c7HLuvLCCSYLe8i2Df
+KvgrBpLBcDs827XZkVAFjvY0aUY7TJ3DKK9ZWsAeYjhdLolSRPWNP5mYZOrWr6fml+T7DFmQkfY
3Kj9Ri8f1lqV+YtrGWXeNFuwp/3MdyOQWM8abnVDm/6/MA2BRXu/+q/5/ylZUBufeokaW1yE7ls7
K9gME/+0DF85mfkuXQFqJIV10fo/cad6O9ars0IG4Q+Ed5zeYwIpHwqeKqMZVU2cjT/0WK65w8E9
141DYwWKm2maLDrFAXWe1910KtaF/x1FEj7UTuBwLAvTWhZuEP2nErIwGMMWNKIpb9gvfMWBjViK
P5e5qyzaplTty0LRbt/Ed+fj/dI1zZokJ+v+Spx1/2EeOI+7tKgqGCEekhhyDgkrsALrsZ7N/aGq
3lcCH6iTmfxBVsqcQry23hk8uR95ab07tvp6YFGhJ7iJuPWBBivX9BFvlGFrDrbrqUQMMoeedh4x
PK3YUqM//9eFasjCIq4jJd9p3cBghGI1Sk4ZpdJQRmGt+jBXg0DzClj0Qx1B5BHEg0HE3UhmdZm3
ENYK1I29m8w4mbW2mHa5GnnyBnTkdEOpsj3yBEb3mYg0GbefoATnTD/n7AM2hq9aw7Zg/HbwBG0j
GN8AqzfVa6BTMK4oFXzo1UP+qVvmP80Jmy60eA5v+uWCIt4TgoDcoFlNHrcK74ult7Y1rLCGiTVV
Ol8Ry813r3a3kRo36lrYIu7W9rlbAiSLt6gKSBnS0zQ1H+4LaY8mHaj71isYRLdR96dHf5Nuh7BI
+ZNTQJ5qI396gcEIrNIZpIMSV3KkJ+tAl4gjlDeIBqv5hM6GwbPo6YOlsUdrzJJyLW1XlZKB/RJ/
ewjjOuK4TstX2Yw5JWF6hsYkY63qdjcLSPJk42M7+bUgGE8l03pgAHXLYARN7hOeAvLof1w40woC
naC7uARzzrSSCPNOahpHh3nltQvE64WTui3TQ4xCdICxOJqaMDpVMR2eENjF31xktesYzk1G9xoE
+v/1ZmUZzzzy7g0BVS9WVqKLdho3mIdN8xJl+YCGna56eWCG3grzYwhzx/CXKU3wZzTEr57lFc0f
iurOZKKuB4x4ILKpWNkvYsj6uoMaoTUcLPFtT3EaO5BOosFtOD059UdxECUfh+obNagI/WBi4LLQ
rRaQ8UUBL4ocwmT4MAoH4n2yazfnxEz0hLX4HJIHPZ0nQQCL+vUNs4Acn8ajCCxkKgVBE7KNtKhs
mFxXreBIqIjKbcvDCIPwe6Ei8T/go8CLnugz46MCZQCpuzUhROZ2/dMH2/jlypolx3/rHnff0xB1
M4fh0z/7tu/PrCEtr5v3njRLvEZ5j/1w+z9cy9T3oQc5O/USJ9i/gAo4u3D1m5CYO0iksWBqVDmD
EglbYUby/I5YwliGNdqDBKNIdEN7y2/61veDseOWKefuezHgvs2HAPwVAIztpME4AMpjpXtzu81e
5EzIVX141q70ftsicLqyLBSBhUsNwJZGuEfYtxhoTnN7UZmKvPlxby/uL7hBalPidgjDhzEhnzuf
n2P7M6YcPaLgseXO1ZEGpubmRNXuicbrkfpjuP/DnQvf+fBgnYUy/uSEzPlubuAyqakQp5CqH6k8
E/YWwpODh8/A3taT7ywtjAdZ3kNRkPL3PG/reltGcFdm81pLGJukHVc8/Lovh+Zbcr8hduyNAAko
JoGfxAa3FYEl7IgL6VKsM2ZuWg7JbQaSCxOjCmgF0IZ49O+QJ5omI3KEbbBxnIdSVq/IWaIlos+w
ZsIT0MaO6RAwazTRoge14mzDtCHP9zRDqMBRR4dfDKu9hUdwzA7zxLChZCygU7Gf2BoesnMaBGKv
mMSVlBbChjJHWmnVgVeIqp/Cc3CUSR32PWvGOLCwUB5Vrx0rKDsre6clBP66Pvssb+tjbFoeMcRp
YUO/JTbiCl0Yyxo13C6i/wyNGn2U75wqjEpk3wpK4mRagqvYO6swgpnDzW4gzX8H0PHwMExOwFN6
EibAN+7hBAbxSN3NCqvy8DTeXQMc2hm+pdtPzaHsLcMgVLUMDxtdRrZFw2hsWLHXI0iVBOIRFPcq
CsLphtbLZZyHF0KH0RHTiigypplC6kIWmk8ag1SEexY0vcSMwlZ8/e/tHp9YX6uaEJwpTET/8Obi
uL43TL4kg0LFU86Lmxna97OVWjZnRVkaVD0IjPYErlNGgAlMCmdbt6wJLSLCYmzdOyoCTSk1xNaQ
293qfYC8x3vo3Ril/y+DwqFv5lrkgfEu24Sh4hVpCeBMbE5yqfuJ0A/VcEROpFd3nGeMJyzfuZVQ
2ZykaEUd61L4rOGnysUquQRmM3Irit3CDjYDaxrJqfAbVg0LYqobiI+2r0lwEEpFg10IrsE9rLb0
rff6KxE2ZQAXLKyAPUlzqPtfJ8zhGF5RvYdBGU4NhSSOkWrDD6s83/VmbmLiGnCX4CpwRrn7vdZH
MU4hJynoqMBpSY/KrHUOAi67J0LvgshvIkNNx60Pjhfthu7s1Rl6zctevBXjT+QOM6eCHRlvOqYI
gaduBHOMgLDi7X6lZCwWWiHCwS8pWI9cmDkgMSqJfgi8WaGvdB/EW1EFEgJbpTe5dfDuBgA7+6FJ
BvbJn5RZ2Flke9y+Iq8uH/TbI599GirvZKD0AM66GrAZExNZ0AJadZ8WtO5z3amUAza+UVgZA9DW
RLCqjgvuWqXqfLFOYrohJFIIiBv2ZIiea18GMYYbFo7QmcX07nLqVMAkycBhTgcQHksYnnync1da
TuzNXqEDTc2wwLaMd8vNaP7yUVo/Xwe4KwIY3UjOvv4cSAoYS3QoK+UH/DerBZN/C1dZ73oKEMcI
S8qV96AXJ5Ft/65pObwKpXMUmJZu5uxpJAiE8IKbP48Y7A5AfGtHFAxKU3qixMqw9q6acsei6oDb
TdAZLIDiwiuhdADHWA7t3hxK/wx89/lI9Qgz0NNTXhAaq32ZDB2KzbpNj3fpMH9r5GzcPEPC69Xv
Dpc/FHG6K5KiYUu0aRIt33sNxDdXzIscVmIKbpnGw3psHcnKwN/ZiIXJWfVoGoxOzhX3qzAZGMRi
y47a8OvjuE7udQbVB17O2jYu91JyEHKMtvoulNSU7sjgPIT0+OY1W+J2QaQ5xW4YXrFxDcJgt24j
clz3D0ki2aD/ZxUxe8SUA1c07tbj/0EjW9WzNe2hI7vi/xHJKdlammsae6qUs/vKBCMQEeKw56ts
r8jINgfZm5omvEnTsFm96ezsetdcPpgdEkMzzUURxeKVOQfTRqtQg7Q5TmbFbvG8dSM5sgoiZj4i
mOP4JoHvuGXcgOz7RG8mQBfjcOPXzGH7IG0GqE9XzENwcVg/g0DGyhiNmxUNU3I8tQfT/UqAzFK1
3lt2o1OouxIeaeCzIjQmDT2BsHX9mVDbnRGKiPPR4MX8oguTMKqsGL8EesGLhliOfS4WTwqlYKRz
oulBpBHq9Hzf5eD4MAMuzYUnPexKFwx4HWMbAAnt4BCSeHkOcWB6RL0G7+GLVwZrc/Kp6xEY9ajr
3oTOmmZ+sqMXIdFfPKTWOur6tkvSnU8U3pvrfdu0pak5r61nI0bOu9UjahoS56i6rZ1fJIq+RFCL
Byzdsmx6/SNViE6RMdz3/yl8l0NgyizDZDkXYfqyPNmbhO+GIaL+FEqSkvNi9UcKNIHv3GkE+z3Z
OM8olbwNAr3X/5uHQh+6FBd3HGi3dZYEUBnDmkcsZC42NKkzjpTx0KstRaOw2UGyQAxnpBNQHWcK
fcbRQ7pB4U7feC6zdJ3oqNiMBinR7LXlXx505fN10/fo/gWh04wPHLJwGNlCes0SGFKTqyKEKzmS
rTbcpyFD6ISMnRXJNXBbz6Hm7Frcx2VVol74pW0HM4u5b/tJJJKLa5h0JsTS7L7FVk/F1Ordsswh
QNHTJFFhrCaNLWUdUp9jc1h1IIASp9tTsV50vsWPzjAu0O9f5qS/j89HCreYceMrxd9YH7jKAcG4
Dh2v2W9jK/1pygniOLWp9Idx39ubmNM36zdiAS0rjX8OtUCR6ZFLw2ZNz/7xlPipX5kZO1rusM4C
fu0APYeqB9jjNOISUP54shxZypoQIIUZhb8losYuxGpdvWAGET1i0oqJYcM7dbtjmbXLBUycebQQ
jaesb8JMUiQJNJQ/DucY0Kmtotp0aYFNQWl1oD3CbhCbo0d5aKs7rQhVAn382N5xZPE9Bkbgg2bF
MPJ2lnuVgKRHeC2iXAmsqzageY97YEH+moKmQgvXUKAFIeTH7ySR6TgPfshgBAJ/yvgPGpXuPemi
VwF0dR0YXfuYMl2k5fnpiUUyLvZIfPTvFsKvmaJvBAUnB0TUQKxggk5nLr/0L/5o6U53MPMZGsZ6
6wlgGJnZyf3TYoM98m/ec3Tq/5oOgmTXc7B8VUv+yL2g4hf96wcwW7ejguf2BwBP7NiyN7M5okly
ho6D8lvko2QsnNYsHmrAmSnrpjc/0pFJDO30Y+cKx+SoJpZlIZTvdaiUGKPSEUg96ZTtZVUjhaAL
ANZPj/5dTnCxsFUY+JzlhHBTbljx/FpEgpGUJAmN+KIwCmCemMCiTwBwU4rvM9CARojYrUKokfTQ
YYwmvji6BzK1ZdzzJmAwnx7UqEWfBfWOChZKq538OHbfUcYIpWBj78Ki0toiAI24ND2VLTfS8+qi
CU/rWZHZBz05FfleYzQZtNTNbhYebop8u3eUWdnxLQ+99W8xvUnwS2pk4t3ZUV8BuMrQ5sOwbEjB
e0w9P6cbkItbGFYOPaasb9LR0FXjlKNk+XpPdKy/KL/xskZebyM94PaGNwrnHRpmIk+b+z9qz6fK
qXfi2fQQY8hQUPeMMA9fJK+IKai1cAqd8Qzkw9hlpBEuA+sxuSvNI1DUhHTpk8mgQg3wYpSKZdLu
uVvyHgbfxtIEtyhliOFt2CQw/ZYi/1mlrZ/7wcTQ7F9Tc5BzVGMbqhBWGGJZwi4YwI8yVZyzQ77r
nA8NmDewL2U1obVrHWwRqLJsB31NEuDU4EsVfY8h+HWUtzloUocnsubOo8uRJEQypnpHRr2BC/lf
judog2ebt6wHTefgCnO5+erS7SI6F4zfNnR8KQflE3Kv4unFFnCugzzMFBTGYa6yOQRYa3eqVQqe
IZuHyyJet9EMPnZsfGZ9hJMEo33FeeqrgtRXEA7f9pHYRy0z/SO34bYG8vMXwZb9ldP6pwN2gYhh
3uX6jri8v3bHJsY3oiOqsD/fXE1NYN6IjltBUnzy6uatOO/yGMijirpkRdhcvtQcEniU5rqHOnVW
qBSZI+45vpO4awO71WDrblhkIX5SDqdpQ9DIdA8jR1TX0kwRkyH/3dpljm3nry5mNfyGjIaTKl/b
sYFEp0vKe97nf00kXMLY30eigOA2n6mvgpEsbM8rWjJbiku5SPcGeLkS0BWkxiuL41iZ3pS0jyPl
ZK/60IO0T6Mh0erCRJ6FMsYeOdaHBCj8zqj9D3qLsZWjR/6jlO1JsOnvi6qq+UCZNjRpQmKuj7bN
J3BB/atUjksSpbhZg8EsRZ73B+Ct3BN1e43dhABoMuoGH0T1vNAd0sIBxeqqYAvPmgKQuT1uriU0
jFNFpyu9h/cy26E9PNs1rRtkS1jZdaBV39JRJHsn30mLWqEbP2MGqtztyka4qxboR8Hvmyf0mpbu
JEUVbbjrDBQcwusiMyQtkWqt/wkJf9MchrqGUCagrf/q3LSHz0F8Zo1NMgP92Cz1uk2oOAPBVkg0
uBWaq5VO30HCg8E/6enq/n4iXDNy1mOWghPkWeB6/OSQtgqwohUXdxdao3f/R5wYsEngD/KTFR5m
rPghwJTqRvXNYPfEmPEeL5k3JXeW31fZS6SuSJCViouWNnmbidLOFsEzCZPZwUVrZD8sDi1wN/l1
AgkbAdlZRZNsanVYNG0R8Uvq0BazOT67QmNpNqmZ91XY4cmB2s8rWFgykPKzfGgFU2b1WEhGY8St
yeda5FvUwM/NDNrivVhlgVofi0gdw2QGtEqtnm9yh9aaT1AcBf8/emjIO9wYNQvKJ3Dkv39mxiVI
Omgy9b6ycUMt5qDczB8iJUyS26Ft3YnI2pIFqw47TyDuKaBEgCqAevVfBE8pXiIT3vBiEA5H3k3o
SY8w2f7WIPlFnFRQEqK5+NwhoZx4qo2tIf9ms5rDRpwhyJMmC9buuaRraIqsQWXFZKzJx2wMRUyX
CaD+owuwNhqSegnm6Vf2eglYZBR8jIosY/Fal7tkQPeKTx6sLsbjMnKzd1eBtVCUSMNArC7Inxn1
yhiPkgiiwd3Jx0kPHqIKmRtXVg9o6GiLSpK/A+pibcmsYfJ5UmSiDk24IFbvMwxH50u4+hP5HEB3
VN6xbrGrOh8w1bZhY2bBKaIq3mXdZHUI72u4D44O5D9oDMONnZRAa4Fz6TT28yIUU6Sm1B1fLu3r
gkYSCHjSsCSvtR7xR3NAErKJ8Hy6cvDxmxiplTLAtukSA7BLHdsAJsSI/3aYCqLILMSO34oTdZQk
eLeDeN/LOFW/93oOz5qi4j1jK7f6OXjPrU+Cuy3REnVPcKeHHTqcI1fsqDGujlQtUg8+cE8+6aVA
VzeLRQgz0AqyY3xdY1L0gkS/8A0KF/l36rUNx++sOjSBeY6wO2nxjveUg6ZkwLtwOCoVyJ+3OHQ4
sgCGdPtpM/dBVNbrkuAFvr3KaSDB307XKoIeWH40wPTq2jBUBshBreHIc5FXN1hyuiO5rh864XxP
d5Nx3YR4u7UQYLoGs+18dq0zb+9zDB2c0gjjDdtxH/Di15FilMtSCbHbyuWBfBctwwtzdethodhO
5gN0Ewk5c7r2TZnu5fMnMKjRPmEIQnAGdsM56ougmlhjgRy2lOGyr8fSJD4WfY8MrJ0U8VoJAEN9
w84JopnbNsxhRuHAnpjLYj/T87wpDycczdKCPDdDKJq+R7NBwK5u3oA9Z/fitl8dTY9ubDWesrgG
6NC2RgyWKJGnLs/W3D+l4APpnUxN5YThG1sKkLJz1DChZId0MFuzeZ1x67Ikgo4citM1HcghVxen
L9MBwc9y/ncXvK4R7eZranJ9Y0TGTeO+WID5MJkyuugwX1qpXP1U3tzS2vMs7eAt0G5NRSqy+ldC
G1ebyvA69PbbY603mxEqQ4nPXD5LnpoeEv8Vl58u/ew84e+yJre93qLipF7V1jdQwRS5qPpqW6Hz
/CeT4yvrMnV30klkIWREFLFU/m84K+pUjzSxRFoOuXtgdeGp7JJl6N9tel7tulajpkLnryhw9Hi7
sgfYr61w0RX1Fo5FAfrgJC3rC3ALJhCDRBDmWZCvvhha429UUz9DHpeSIq1UQEFozNuYwrRNUZK1
ZSmXCy4ck5AwrfiMzGAlIvPEzN7doBrMe9pswW6H6ktGiplYpdDGc2411vfTfjc07HcI5/dSQQwh
BJiaI93OzonJiapp1Snc1ssgQkdrlzAqJFMBiap4/YndRh7/eL4x+HobR9lJouMe6/kgr9grYpka
pnPLRHsC8gG4DC6ekxMUONvn6ITU506TPHKGd+ozFCLXCRhetpAJLOvaweW1ww9fLNJgjDnHtuQH
V1WmP2+ogoedt8FSpfT53iDLUJCdNU0s6A3BfYjnmDV4JxIrlXNCcWy1N1lI6JMzU5ZaT9vXIOMs
uotnwa4urpeiWNfeCtmf+44EhB6eIoNs6baGblPt2G6xhRLffSI8RWS3K4Ofaa5RrKzCKvtjgMT+
X1FJmJxASv07nM1H4ATwD6kcsH8KLtdYYft9ues7NMvITo6hS14fx6og/R6rWgYYPyivYfu9jX9q
ZJ5omCU/TR1lTJmY8v2lDXMS2KFasGjQ1dwmIVSN0Y7aLS2b9BI5mFxCzniSIrdCLvbZxcFkMcT8
8yusb4daaXFU9lbQA3x79LFgJyugSNnSW9ifJ16dsG1lcfSqwU4kCJzuRX6TM5YUGCBdLUO845A/
lWauNF/a/WL1PhINmPAgHi6z3Vp9LaItT3QgrNve/8RW4iPK3o925dfHAZxpvKreqEl768lUJaNO
HeX3pQa37h6cUlbnQ6+EfoMACzfSgw6+YaNKgqBauDS+Z6H74RTAgNNXEcPD7tcaS4jOv80QFSht
DNgZ3ICJePc4sq80t098v8/baGD/oKWFy8XT0dtr8ExPae4o0r+0VCvMwdMagi3O1H2fdotiDiJ+
om4f81XubolPGRrfPePl36bG+B6kPI8PKTH0b7UcEWgCt4Mud5rl9XSJFPfemn8BuzeZRvTl0hKI
rRTbWeXu2tKBF8Vmk4QHz6pwcgiVZdJLX0XJQYv/0f8bFZNZ//Or35PCKwGumxGMHNRpYO4oZtkm
/aASZt+GWr2VZFvj4nygR+2qYbfhe+3oul23yrNMg3yumGnaotAD4oa+TKqby+g7iDArtmqouoyx
GFHo9HIoeLAIrO7xBrNqKs0tQpFyNBI0sj2m7EWgHJddYoox4LWA+qvoTlERtAPZsp0Wrtt3yIuZ
eviGu/ueSohDUvmu9XSC8x+M5tBablS0Cf6wPJPsVthjjnhlxb9LBquulggb78mhUM0zDUQZ3+sE
E/32QTuyoUbPDn0sccEedhYw10i3QDCqNvodkwgzs2oXczDrdbkM3dK3jaUhDIkMz5YHmH9Y48aV
MgWc5ZYTU2am1YA6R3gBZbuRWkZEvu+UuGw0Ln88+ImvDyZ8RPXObRmBJbzvp8Xg/nz+CopKHLC+
kNdH6ae2OzbVJJxjSdd1BpIHrPLCQWI+XWKieJ+WGw61aQkcC2hr6/HES9T5EQld5N/AK+TdKAED
bO8BpgZxfvQ0z2TIdJUZT1iMQk3yNbsIp43jbRXZjZMX50hX6fU0x4dpiOn/MbqTWGWlHtNziefC
ZA6zUp7kzZgS+ca7cgiyYFAcGabHqX8vJiXYpM+wo6EDMbnuAI4G/w2K92je2V/H7sDPI+9S3bk3
Sumq/6aC8BJ17fgyWtql/wn4e8Kil8TbRcDJR3G48qmnPDa2HJ12FBOfiU7Na3+e66CwnseQVdyv
jEcmNVVIodjIiSdyATKE2ee1cSL565vOUFGdzFCkZW8vLy1ewvLsyY6csMCyxO/YRpi440RWwOgD
55+lyA92q+IyYQZEr2Nh8FeBcNjTxZGjVU+56WLqd4jerO+PoqlolcumUu4XYKWcTx0zI81MPUHK
lrZLxH/hbu4N/BxF1g4hbUJieD+FT69zltfQyMs60GVUXc6gQz5USIb3Ot2OnvMIpqH86nO3XA5C
IoC1oNR9TwAesT9bh6N4XuExqiPkPNYRRuJOhnkzQBYPdzyUpkTUTUrRfI0R0IPP0yN57AP1pRvt
yMNNAsAa/Fzj/Ghb+CeHdkEGzVGntjqZubARPsODGQDLxN/cAeivHh3yKZV15jqetLeOix2VVcUc
cf7purNzjxW/kShZrpP7MQaeft2gsWbTbcGPdeWrRjEn2ZHjgfXOYFVCd+W7T22/B9D0kjcv6fjh
rb2IHKXF52Wa3cU+k6uHIYzg8j3xIrI/A976++31+kUCE8Qu7zuX1zANbax7BIiEceC5YP6lZi1Q
bEPUlM+NCXNJx5OmKRFLqpNtsOAl4N+AhpYGwHfo674IU2AqY8Q0Gfs7WRRoeNFkr8wzLry/M+fU
9tn9jZkQwM3py3hMqILxndIfBVHROS0etbe/tg3erP4xmT9Av/R4lJwmzsjekiQMBs+z9Rrx973v
5mSCyr6FVXu1w4YVGRfbI8mqXoQ95lYsukmbt01rX/a5co9PzzGCxJ5Pigrb8idECE6/KqlpgIrY
mBUgJ0DEvWFxBMlqxYUfiVuxqPpMW1xy/xki9tTFPGdOkfDzDSRn20WDKf9Q0X3dyJw+fx07vcq3
sxLBgz75g4alZmRG56RDlTp4gWBeCoK/JGbKkNp7U7sRBCSYzV0n4iTxvCLoybiY0z0EpeJj1pKz
L4Q1PrbIQN5psOiTy7+59nvuqIVZTcMkqrGYMURflO1Ck1YIfR0ckLcxpVVqY17yMiaCjrvb+hhI
2YhG6rOrCnCF+LUMK/uYFtIgGKkBYDFrgaIpYm06HO2gOqQ70ZdtKzciFJ9KOpFmMtPkEVGnXP+l
/qQYV1EzkfZ5jhkYWtefedhCZBOOQpUssJNP/wgCDzeBIeGGAhdBOT84usR7/619PeE6xNXkDxAw
FphsV+8elwVH06cWHhP5fD4/VQN7LU9MKEHJ10lz3MxfrxzObVpt3nbDzr05447s4rnad7teOgw1
JudDVgfj4xP1thIOXoRmPPSYhZb5pZxhhlgDKRikJ7etznpt8umtUbuw/8jSvuWSTeNkrsGJq/Vj
hbuBxPHwcBfk3Jpc3vtJ48D4oXxrLOE0H5v8z127eDCRnCsCyCnENWgtaYb3eQF9jaO7CUBVosoP
h/WicK9qN6kqyYrx1ISiaHIoO2y87si0dxqBpElm19QqR1tPsNWzQgYtOmkOMBrjn2+N7L/VhRPi
4tIdC+LNF/wPYBUD8Yx4fn1JeoWAuLaISWNZPoFz1LqVrdNGv53HN5y2Mbcsi34pDAdmKkAJnJsP
7u29hJjt94oHKzoFhia/K25xzzCl+saqsauI9fvjIeWnFO3yw0FuAh8mrk9jy/PfVhjYNV7fgn1r
fsxqOkwRA16LEwsapZbkok19rEBoONe1aoNggouRtWWmkJRoU9uBP5NS1B40KUS463m4AgqDVD6M
KCQXCWg08J8EP2xvDu1nL3bRx6SD+6Rcyg6nsaI2nD9cAiiPmj38Km5tuMpiCbaqTtnMqUlFFTvg
TRodmyu+3HAT06iLyjkXdS52mouOj9aCoxCBR3I6kO06hj4y4bThBdeHqL/CJtcDzX3Y+uLB768a
I1GjGHQxAKw8IwoQQ5RsUJzdUlyxrVUOgcxxpMQjYHmrFmThQhWul0ujYtvAT2kQp9DVhdZukZOi
KPMXWeZhBpslVNVsU7Ra5TzeL3FBRLShGoubsFJljldLDFZeMGiSkj8oeoV22GMUneUffjw0aKnD
LWADTA8a3Ca5l0IkfykozQA+7x9xGzr5ewu9clUEWhebpmpk00JMA1OnzmerqKOkH7vEwFG3KiY1
QL3CIVY/utZbm7i5rp8sN4a/r8LUKW5nVOqj/v5DJvox5ufvG9FCeIEM+G4zUHvxd8/brWLQ0soQ
HFtbjomDFeP3jbUJ53dE8zFal1yrv0+MDx76zKn7RRgLD4dVDQf8zxiFNQXfKACZf8a01YHrB0fJ
bfXqQaDnVQLSl5i3+DMqA5K5QjdQh+gDxxRuicdbUlRms05aCq5fcqWQzS8uVYSQdhAK2jEqsGF0
NqOJb2L9jHyKDpSm3XcK3V7khSUf70kUkvKnNhhkNJvI5FdeMS00UwV+8zrxp0x+lnpOpBStTsyf
dMHe++7A7lKSfOQTGb+RqcPoIbEOuO+s64wtWyIhzNoplPHiChOlWcWkSaRjBVAzoTXAV/KU9PfP
Wr5ovzNbAl+mDSppwsw5fFUkukcZ0S3J8XRfNEos98yrG862nmYrsu3EdmUdmkYAjdDmpwPecCs5
6GyIeOuihnBzxXCTd0mHnZZCAKvK1EC6QOvkfxrtQugK31N6n7v06U+LYGJFD2w4sMqDPif/eqJ3
EIQZrIgznmJGjaraj0Vpy9z18MBvqUDcrsuUZYeXDAACERVSutEZS59rhn3F6Ef6tlqMZIgB3XV/
4L5rKisxQd3IK2YAAoorNu9oagBBdQVLqSvQeYrNP8rfNcQUh7s7TOsXa6D6dw07uDhE8pPYL01l
n5MruGmtp1ecJ0ORZ6LuZzIEItR6qZQBsu2+lmUek1noc6cgL1n7IdNMIzJAFVcs30K5ZznGWHu3
VSCb6F9mWNbGtptX5RSqaI4Pk+PS0HvLOA40KApptuSiLWwVt60SyyblkJ27ckAA0YcZQ31jDXZd
Kg7gi007OCl2aWxAHEVRLQFJZahezFXthfsLe5BIuLcPcGtVCHLGR2vMR5CDiOOec8rPTyZKpjlw
YrsiSVOuCHqn+3FIcSGpUnpf1n3Edl/kGGa6IlnRQqxJg+Wjw4XGz2knMt/oaqa6oT87jIke6vzp
KAMSDwPnQDXj4yOCIdO23QSqKDxqoxdJhp2kLHXOj6ZOw32lWACM2tih/PWuonMuznoZ1tJu2Apb
x0UKhsCuYbYrCZaT8tnFqDYUM47DTdCIQ41CP1sC6ShG59lZ3URACWnT7Ib8kzBot5Y/pmhGA6BE
/vfpEfi+gL6FTmEx+g0MJNuN+2IRprcd+U5CIhGt6W95VIWAxQAYzKH6mkVB1vHSwqPjJYjgXLaY
HnTkFq/5fc6eNoc+v49Ye9CbaUAcuO/caVr7RaJxETYT2/OENqsTXNFg9eDeHPy3fdyysfQRmg6l
LG+xNv326b8wBuqvW7iao+zb66RPIT090woLsSGGUWQqIdwOttXt6MnTBE5fMSe1Vf4JKNV/HZo9
/UOSrenEDFgqjFtuwjG9ZRLQGjpvDXI/WxmsqIGGPRFOPSnukwdP8xJ4tz6KLaRBYIe9ujNoq8eQ
OMljUJ8UgAPVnTTswUwatjdEv27qNnwr56dMpgoHGN580Mji8RzWDoWUucqN+jeFtawOwU2EFoLk
q/0CPIrIwkp8mvweg6sZchabOjbwoxscuaXeAhIQkkcD+5k4JxL+UhSF4d32qeYpreY0wNzyZJ3E
L7/y3ZZ2+qsK5btqvD1EtKJ6dOimhlt4bGJgRSdQn0o/h+iQrLzkvqZPH3BWCh0fruQmU93kIbbG
DOk5mo45YdM9viKbStfHg0s76wqSRpXQNR6hP5x3CcPfk+c7BIyKOpFxe6J1huN61P4h9q7wIBHk
e/ca4GDt8HnrmZsuTP0qsSm23Gr9/dwN53HBuZX52Cse1zMY2F5hSEpXo8QFqSWaoCVRm0E8Nqz2
+5ZSRaPyEg/3oeRbvbqmsNtOOXi2yd00L624JkSPbQOU1Nvy6emcj86pCzaqcgywqcQnW0eAiTjP
pfVJ1DTfJ4Lv86MfiETnML6IVbl8PU0ipWaXdI9wC0nwx+uosaMD0sqvSVQUhlyHIwP6yR7wU7GX
MSMJpgiV70qWtcS9JX51t7OFIpwzY7PKXJd2iiygioG5BqRWbjesxVto+Wh5W4DQjg3b2yIll667
4ZpObmsVo2DhcXUFWRUmBY+qc6iBQcQVOQiDTa4WAdwym/dEpjnJtSLmZ6XGpQxPcYNV1DwX3fBD
nDAYoQUorz/KRUC6zDI4jvOI2TBmcmv8TKIBXE5j1oEuelqYX/D98K0Y54fBHscKwAwZZpANXEU4
lUnE4T8abyh+j+JFkHK5K1kNX8jc/jcc6ZYsD+qg/hWIa7W53H+HR4svYbeCcZB6ssNPUcqcyYAS
JntktWEDF52fdETzKCWEuMxc7t9B14xZNVsG9rqepZswNmn5z4aWgszu3QZLf7pv6V7759xW1eX9
xibLebD6KPYKp7QUsdtq00Ry6fTONcN6uAp+6WvUIZXqLyn2afwFeBzvrjYdcoaB200zYqaoEhAX
6hZv74it9xb/7/GMI6vvZ4YmkcJpjJadQjYK7OuExqeWz+98Xc3McoISuY5g5d71Af2+9Ff+3xfC
ZJK8OIVnKiHoL/eMkUF1dk4AGDrnsQjICPJVPDuDt0fqDxESObMMkqwBtqJ5p5fMz/YSpE8KQgPG
JAxQ4/S0xczcO2pzpT4YogbHh2WzVLrUlKQtpPh7MnOT5CsTMNyoYBi39s5ykcx1KenlztYEVY1w
tKKqbY6QIZM0m3qGfXdT+SFm1FQz8dKFY3UJNA4h05t6B8iWwFF0ZJm3EWjGD8F7/7xWO8INjd7a
sR8wG6Lmsb6A7L+UmSHSq+bildEHw3VAm+FuQA9SZd0D77OOdeI977SIK39igFSMAxj8ZGXxBM8n
UwYl6m3nfO5ZJ6SMc2afn/5/L7WjeBWSPjkS6ZssGM9sCxLmaFNZBNGmESQSSzt4jjF/mq74URkV
UTAiRLAXFRLF1xKPwFy7JgE/EZ6ljyWpQff0z0onrXUF2K2FERVlyrPEAQA5QPyWTv/OV8B6HDUK
aZOeYywJFinqqp6vOmAjNYG9dxPO0dx8wLRax7zMNgkzpReLgI91fqcWBB2sIbN9rxeCA6BJ2gwc
ae2wxo/YgJ6qkwXk4LsGHxPNtt1GnA/Vi8TRFE43XeYTJxJGd1mL4Sh/RyTM8s2W/q1iYnfkLXCt
kVuBIHLueyRvkT/9Ampof3BOOKpV9FyeRksZMmPOc5xvhY+oY0zhdwL4F1slIADHvZhrdqVHJbz4
Hz0DHP1QlFXBE/wyp2iFTNpWa6hKrt/+bFG5yBdibq2Xrzbiy/cFATs7QrFN0HMvzDfMsSsWxzXX
LY+O5Ip2BRFPpY7q0gPeeHwMYwBjmgqYVoV6YqQlFA6Ux2IMDhQRQteY/UlCDOABIuMCz1Wz3Gvb
DumzaDtVuBzc22HQKxEKj6qSb6mZxoX+1i2FHx7yj+Xu5PeKDGvsEITbE4NUd43J19JfYEZEFXik
M6xrrI+1/zXhseFCrtwQFPzGi8Hk2w+KbUu44LvYT7S1J2UHe9RHGJ/1GkECkMV9/YDnqmdbeFhx
HY8e1x7Gte0GJGLL9lZHMYSBGklzFVTwuzfqaihWKk6CG2UAW8FvANzy3qpM0jo2xyL8WgEbdRE1
rjIokD4bBlZ9PGQ4J+YZSwCLQiWdIDpLZWVRSA72mItk0rIvg9kaP8VRe3wy770Z1o4CQT8rsMHA
RdaAOSHDZ+XFh+Fc5nbNQcdvvI7AuzGg1unOC5hUY3IhWCZcmRfMhSLeOGwF5sq/4DXRNnasI10C
6rKdILJmOTLDo7G4pqLR4DbcYwcBVWTmo/AXd2rNGvI+vfzCBUNIPXqOBT0j8TCM7hAv6vjobHBN
NFDKUF7DSxSgWqRTiQkmsBCEn9tBqwWQRnGk8l2hsqeLWPmM7Yz6Puprs31nZjMcyyP+5Wg2vQjp
ek2vPePYy7wqCvCFwA99fy9wPMSdnvexZEU0fyn7HZcR/DQKM/DZeaUYQKe4/rh05tGdIfbrJNDi
74xSSUsZkPx0jQ/g8pg4rJEKmGLEvXofTqgVjQ5tL9CdTT1CSkjARwoC9aCdv/XZoIt7jQ8rXBZQ
FFfl+sRG1jDdqQlH4hLt/97SPjMlSANuPrydlV2QrDagX0LfaOYIAM50ln7dJQyg82tzQLoj+QDN
PF2TtDJKF7dZQ9OsYBPvXfLvJPo9R2lK2i7YkdpakGhfzvj3sO594dp9TnSCT/h5r2x/hAT6wFVO
kU6LqezcgGmthkihkihppLKf6ZQiiciEBSDyLPBO7qaED7lXJjKtPDdlWfh3e6S1OcoupPn9jUgc
6k/9WAp8gCNA4cneo60IKZoyG3mQoyw4OitIhEAM2P19O+rqkPmHmkRnsZ/u5vD60Vegb7thjVDS
ZHjSpXoncxGyVkX4ZFY15KKJXHfgdcSoTXI47PuvYMEY3sx/VXzdN6ywIc135ERzkxI6cY+O1FTN
lodQD67midTyRlkOzbCQOvLOM+moGFRmt+BXA7fjppINAS1tri2bF3PYPwUTj5nOFiSEaCX5aqvP
sPZLcBIyl+ajWcRNOXeGkbqb2mgUPrQSg+J8lGdu6uDWfaF23hrTCiGzp5m3sarUcZ3yv/u5BqVj
63UvDCFbITHANC3npintXuaooQUGRzUOSO4lGUSs3rQgWofFC5eLWWpLDPwErEidYIunoee0xxcG
wni4WPg8B1ew/9gKevsEm7DjfX+dtGCwSLLeetaBRB145LfKCaJ9YSXmNu2hducgeGkrcMXsJXgr
ZxuDjf5qIqKuczwtTh8/sL/HrZmeALvjj7qK6w7of7Ssnqzr1CDGPMu+qtg1e65AHLCeMST7fXkY
KPIHoV2FRUnuOHOcV5p9XKUPvRnrKqWrIMqBa8c2NidsCVq+WILto6rgoDvmXzIO6w7MfU23Tq+D
/X/yTMXh4YP0zgM0RWRm0rsW9YXkGDKjRKql9nEsTQu7KIqA9zOQcr5S71jlGn3iPMqHXdhF13F4
0JoUOmi1VmGwxPEDa8GKQzEy9BH45h4wklTMsUT+IqbsWamA3yTdbLjgH4D6oBMIw/3ce5L8g4ZT
TUVdgL19vHR/qVvkrxl8oFmC3vdudAXnTL/vNENtAR/lljZGB5+hgXaSSO1WtorCdlm4AkphOp4R
YGpC8Pup1ZcFieNuo/TjgyztngtUuNDmkmswW9dJSc3GllQ7Kh6VoqvXvD8LQoF1rRs9qfi79ARJ
aJp52jnRtVUi3RPCBtddj7ofJai2fAYYFBDR06gPvzXf2V1Pan5ETh75iyb9Md+tTpD4EKCfyNgm
AoF9ZhzyJF9yKbTofyUW9g2WajSwP1rrLb4M5YU3YXROMlj3o0vfoUy9YJBuSqMp12ntkiAgae1n
csEBVq94zlRerlboUxcIDGqFzY1T4K4CTX8iK46jCRardF7dpZX/50yTevAGHc7qY4KwvQq7CaQ5
9pke+rBe45aueHdPw5esqwK6x0Sl9eCvyem3E4a9H9/UAzx28FQOhN473erjiAQZjTCxIh2jC9+1
sSZkXNS1E5ZNR6PEMRGjhEuePK2ylJj+NkDRcTalqgqZCud8bAosIY7zbZTrxX/UzYszsDqHrw5E
JVlOygrpfQT4boYrLU4axN18MfxhRdDzQu94iiZ3m2BKF1A7TqdmBC0F7ZHg++UUjTevL0pg0c1C
tWJNvgzVJ7VHm9LxA/Pa6ftFybtjqDtN50+kZlj/KEpZds6px+ZlRODQWeaWu4WsQyV5SjglhP5e
IlXhnfxVtNOHLiOrblzX2x5db2jSV0hawXXE0ajTjOEB2vAfXdFn8Rm48WHN/q/OzBM5z/4nGwlW
sLA6InBJ4/OYOTaTZAoV2F3SkvY6BC7Caq/ajHNIO9jpL49TYQMshPjxz/R61YqHIjzITmWlBvy1
aRJ9aNQxzUFAVmYRyUBFqGZ5RXRWVvqvJ+YNmRuPahy5NKlKrSv9bmUVsBxf+Ohm8SxMcyOYpqpN
WGVEfTg2WxTzaGNQapTRqyJNP/dCWKruPy4hoVpu74FBaDn8aD507uipN7ApScPQfTySgcsAGxFo
2uyJzfvdy2dMnvxZDt2OvZIUqsc2Rmzp/f52zhoLhYEgLYyIxwkfa08vCCyJBtDmOBaPydT7RuoS
VMx2Ji905YaRmbQqhWZb16q6S7QkR3CpQPyK0blcxPcu3iobbG+QqGiEmVHFwuZIZpfjd5n0dlIr
I8558dCy+RQjNcGhwC/dNDffykbHdGthoH7waqTRLXaBZVs2akie9CkK1cedY6FEdgYNeQl12C4E
PyFNmRRWs0SvBj+egnnqpy384MMHODdsWLhxl0BwEJR3ayeC3KcYzFeoas8Ay5UO4VV9m1TRw1Rb
edtQ4WbhL0wv29j4+MU5JtVkYY777GCJmZPph8qek/LcxP3bVx9FqHr3yvFNmlg6OeTcy+50t3LZ
OEA+ymAWJB6UhCZ+BDesYi0unr/5Z/Ohch8FmFZxRAFcnVu0Ldy9auUGBHSYpsIJPsuidNbFYnht
EFjgkDa/jK4n+usgWJ2e7wT/nI+6MTtdBTTsTjsR8BVQH0eSIMDcrIa7o7sxfXDblNqti0HOXz4g
ig9vS+OLW5kTjY9TjUhELFa9Oo6vgzGtrFFMycLH5sEb7vWnSQ78xHCbeBk5iYPM48ngFxzuqGFS
VI9rYgUooH6gQCtNeor2FdHizOQ2iLB4XQvYuk1bkyHgn+gigk7DHCk138ePM0DTjCBS2eCFlswr
qIlApH/ojl245IkTTKPiJ299TOhB3YbGHGBjGROWPBW3bn/27A6LfVdwVjzIPCYjs7FdPTAZE7tM
5Ph4m0QVID8DRrbDig5Z4Vuzzpm1itHDtW29O4uTCy+3Sv7QOXARi4Hi1+LKD7z5u9c/vHHNBUUn
m6I5DRnnAcxYDGlUr0dBJmQ5/hczz98UitGeSsExRhfGAefpSGHVKc+U1i5axp74DXcwznONFMDx
54tMooiIeMgy4LZfqkIDPoyOIPwco0fVCsgjmztRIsnjJnyBlbwxUr3LRGRtJprWo8xE0jvrYyOM
uWY8W/k/KcfoTvNjZB7CGiiUhQm1D3yaj6EU1I7pGBq1wOlIhW7+HYDgasZF2iMP4oM/zMQtR3by
8TwnPQIRA0Y5dK1jfTh605bjZrHkxfgxErVQ3zA2bvKqzA6JIWnGXA011j8PqVUXikFDbYg94ZT2
qv+MPWDMiqfuE7EZaKhZAT30dv8ylTnpjVueKHucOJrsTAuaJQ1bPtcvlqto68Pt1OLxONJN4BkH
2dYbkJyd17AEVZQUFX/FAt0TJG5XxXG2LRXP2Q3sB8AAxrmGtnI83umviEITZgDcVlADKcd6OmIu
KMQOSgdC+2H7UUyrOnKe1LOJ9xOqStxKAJdeiJNG7MeGKHS8Dnf4tI43PaGSft1EGlbfH3CAFmbS
fEPuIcnkRBG7N/MFioCAsgXy7wD6qd6lHgZbtebtw01ef87X9+V7buFF32JmSlv3DX9s0gmDhAV4
vF7gDz6Pi+ZxFxc1oooGDbeIodJKjGM8oSVbK/DPPLN9V2fppRHsEax5XdJ5dveZVtUVWZ6bFTnZ
lG6WLWP5TfYUY4tJqZrXZw8yO0KAKC/L65nDvAspuccKh4qccu+ASNwVZmSfLBlm/1Ix3v+ghjPd
h4GD7pWbIPJWPNygrR23YOXcBlR5UibXuClwO+dSsQlU0EHJj65unD69iS/zvS8EGj80WLFffXLC
7babA7lpRBCEP72ndzpd5rWpHt1xumeMi03ATZhGofeuXeBiI/nk6mk8AcoDGz24UJ0+/sKRT+Qe
KWpP4nZBWGnPndEdj2xGTxIpcRpohgmZ/DTmXgQlQD2++pVRWV3nnD6jbAOpiewg2LAJ55l58rfE
JigMOTz9zk3D97yykDus9jCxa85CVuljhhWyxLQ4tA/a7QkcbotyYf63YizBQZfTwKx7tjCgInm3
RxCKKFG7bEXwq3oAvmMJPMARBjt+20ILtLZF7aUGzTeW+DvGZE6vxlSObIcTC/s3bA6iKI6XdZsm
bPdek+oIRtqa22hYkkbd2k33q18jhNI3J2eiMxbp1l1+QDkFMfvjeFCyooqaSay3r01qM3jUV3dv
pE0uyffuGKmOK4brSYM93A2BmqQQUPxJem9eowNj6vE11rpQN7ekCTofiwWTBjVDYo5ssJt4J2Qs
PhMWGkfnBU8WvVQ7p0A+RusEYEY0aLNWTtcTqW2u6PQy3C6YdPk7mjNRpsPC1OVvnIaWC80tSSU2
e8JbV2ZIz5h+F28BST4/KNWCHTLfW2zHzQV+lAQlBrTKV8GwJTU/zCpfupPOgzRgavg8hVgmeIPA
xNfNe/kDvFLUN6jhJZlp1VDOs+7ZY3fIOR2CsVZwOd0q0n95Zel7qD/NYa2DiUa19e4e0Byfx/q+
38+jISkk4br69hNC9ec+TpVnGEuMpu2zYZKq8KSmh35a+uG0c7NCuiqZiAwuWBGSe1K/+HrVgZtQ
VjbZd3K9YqQm0RzqXhCySfa8k4yKSVfufhLSaPFIs7McLmQKi9T/5KLj9hBnackrE7eHwvgHJE27
1FNSquWo95bpNuQMQKlGrjnBS1eFAYhIQL5lunD6dS6GC1J/3vhTRQ/4QrZyyonoZVx1dSoKSKg9
8/mvjpx7mdNg1EF6Vsb9mBQ6uPQ02JouwWAKz5nu/RdAjDE1mvqX3/hcu7vO3qRxvSN3bfvT9hFK
BQo1ZgmZ2G7CgNzMikWVuiMgu1Xdh63iVzgX2wBSYLQX+pmdsiYmKti7k4bKw/d2Hp1hUaa6G9v2
6V7ZCfDbUvGV1qfMTC71TkXCcEwrMIsz0XQ6DYoouqBvq7F6GPK/sEgOxJkS8qeHgW7oXPlf4xY3
2tQIoW5b92AVJjHl+HCkGFU46O+g+UPMu3OPRkDQXwOBldrpVLzC3yvaO/NRuGe1j+Vn+Wtxrglg
Zl3qvPr4HRmpxKmDksXy0+N3lq65avFRAAW18XuZMLiNpGJzjvRw4ATAc03WYOpiyOduqaqotYgs
9fHZHHxCE/lA5WeC9j5AvzUQ79gHKXDiYSdLXg5NTf9rmkShULWHL5WZfj2uhcowsSw4/uWjnC6b
4iSZpgVNyoY6hqJiv9Yr1TsOezjNhxTzJLixq3y0hmqRbBF+BhOz3Nvv+Lpb4VXlq8LDHq6aybg9
c7ji44y45jDMwYc+DJyKz12CkSrzcamcFByoWe/cG92bHkbBEGyozBwvUGE/sdNmv7fl2kVEU6Eo
XIE5aey/93jTw7ucTD4YyO/GR0qbDaKTJs38PGUFzFC4eLNeBxbAboqGuTJOfutgu3CoxcBbKNTT
l1dCN8wthp3dT2vWepGoWXXyyBAzSZ9V0L6668/j2jiqRcSsBTZGFON8+6lINhZu4mpCOdyh0Umt
FmjTEqlQZI1+a2fRYxm3BymU7AbNVFfqpGgC/wO2k6vLVJAsTGA/IB31fqwdiU2DKxMmCjM1Rq0m
VFZ9y6Ch6uEXOQ9/RP1X0TrxHWmlPPFLB1W+7f2MFYPdlwmEu0Xd92jHckaf8e++kieNLo3FIpKC
RhW+QoHLGQMbI1nsHrymXw8Z71+BSgrnj5HvH6rwWrvN18Sk8HRFsXyUo34wI8k43KAkFBin5TvO
HOLDL+SslAM7I2mukw9aSkKGqi+AtMbXBZBquKotjsknZRDvS7K2nMyJuLK4aCyjHeIPbWeqi1w9
astJf4WYQc7CLxFs6hwlsEBdRqXbPE4QzZb4UpXyxhrXLgiJPpxxTvK42yJY7f5D+W/u+LEDyUGB
5emloWVSjk7mlxI9FZ6f5H/rag4UZfDQKHODcV7XBBP7fKY4IavQZBLpXKWp8rxDNb0TMyxoqXu4
LnJXXc87lq5FRq2buNWgCwe0Yd6QAiEd6ulzdzL3SJMdTVj53nGpCYKLUi+kveEIJZ9s61Oat/gZ
jdq99eQXaBc9WHYULqEG7MeaO3MGOARYJzlXu3zZ1Zz8G1TpCxs8xsn/Q9JvGQ4K0ZHDT1ie88eg
qomnU5QjDTPCDp88tD+VAoagZocXRAFxAfHP4YwizdFrjAlSOmwxesP6/mbA47NMNgfBqpRYKRA9
ThidFS/OzyHzBBzIdifNWfiX9vI1q6rdMDHGp9Pm4v9Y9vXQMknyYp5xl5J8iYJE9KgEm1mZT6tR
EwcdUlPp7Go/8YmOpP2/CO060A+KUzsmN8pJTvtdBPj05A7OfY+eNAwAG2D/XrqqmI2afp8r+6GS
xMpflrAexLxlha8XTCQIzxgojCVsqSC4bDviNkClO8/V9C9U5U/nsACKd3ROVQEfggPfkYydtFh9
tOIM7krQJdPl09y+n9F5aaZAGlbi/F9oeRMlcQjSZN8LXbqmMqRvsPXbayoK07MHZvfeqfD60Da8
xSI9ZRc535btKQz/tFJnWP4F+tXiF6bAfqOmwfhnTI7PVdZXk5EDPYnikK/lUdQ65uIGSI4feFJJ
VGR72hd7rkQCXiXHXtNBsLk4o5NVP2sKYbGMmGrsc7RQTSasv7tYlxu1KOwbUatmwnHNxlMgMTiS
2Enqeuru9kVGgWzEMNszSLoNcAKNRlncbfXLG0cMWvJpxOYAWHZ5+LHyLvbzv4Qlg8SIya67z1dE
u7++8y4k+C4fTEWh7oJJcADO/FoV4KqwwxqmbwvaDM0r+VEpxZnxeVzpPtZk6x8pbbTZjedJl+nK
6E0V2XmOP2d6d6G+Se6UYP5/uwEaTG1RQ34f4pj7UovGjtOwzThUM5gViUWi7US43HLJWF2hrm6d
BP6ofFcqFAFaUBpyzj+D7eE58RsE5Flub0JlndWG3zeX9mt3htY8QqejAF+tsT18EE8/AAV7Ab9e
zZk3uPhNbcYPgqXBnjlkmX9K93MEY907gKrZIWOxFBz2un2d9cuWdoJC78ACMkhCVLHiPDsoKdX1
ny65yd3QO1xCJa6/IUjsRC5ZiHN0kgZHNXIPHO3fOX3HvxLV33qxFZnHv4ZlmMONwwLE8f3Lh7Mk
cDjT4M9U+PMjGErrgBtnQLnw86EBJ12CeKCxZNalKoWNmhGgvbMqiopN0nguljh9zzfBNUlsk4T/
2kijY2bGzdPpn0FwQ/r/NNmAIUjvkSeZjwnuZV1/ItG/RLVGOo2yaEjoNmrusTOAX4qEfR3gT//T
AKJZ/g/PD9dxABUi1mN7QDk5UsgI4sKcYmu6f2qKtCAehcsgfqtl7k3p6GYvXAzv5wtiBJ+g6rOf
UCdRkZMvIOWeg//OT7z2ZQIepwcdiLbbAgykcOqnm9AvQCue6os1b9QBj5v6Dx5Sfpad5tfqkn7K
6SHChowvnnu/Besx9Jx2M8x3un7H4TR+H/0tiUru5riKSVQXj1ifyNg2L4k8GXmzcvYIx7ASzPwP
AiLoJBKznpwie1KYFbIETOtdYr0rmM7033UVdzewLaMqbQE30iMESkGz/9InUR4REOccpK7y6ON9
oF7f05ju+anZ0XTYUApTSg7HK8R1H+cRgLmG6ekrfhes2QteDkeqV/jIBAd7seIjsqkQlsF++ZtC
pJ23aigBUeQh5kOBagdBSGSv4XY/IOopUmpBlFQ8+AfUe1pQWB5/DzsfeM2Owa/qLZWn0egktWEN
s53JmFZekKq4KOx80GqFgQTNIn6bI59FdYstgRW4qgj0qZov3hpBOLFpTuY/2xrK/X8xQEj56Soh
U+he+HUNQmFsbBlS5/KfmJ4+rQ5getv/f0XlOVNXZ7iQfdCrBsvASO5R28K9Ql2RF0XG3eNhMDSv
fZFm7MZQtfpZQtvf0I2Gq3VSXXCmaDjNzrsayIF/sDViG/CNdGmBwBCFjOtL+gTPATD5Xe3wT9X4
5Ws8cekSebCPeqE3yzxsBlQumxi7DtbG68jnlTutZD1AwLuxH6wqCV2QkSNP1fzoqqzkV1zWC+36
XTuXYbFBhxgBnvYC6owk3wnSKNOcjWgFRhjvwpIOdNDR139hGss2SBwYf3kxNLYXOyyP8K/QwNq5
JjMLJ/d/a8wYzcmLzmnWIJiLbYVZWNX4qLJXP4fnBUvT87rEv2MS7JQbxqYfVJRKH7pHeY2QRKWT
IKI8vCX4PMCytvRnIUnmX/iYsfb+OmZbhgTYEts3BxPy2v/WzZZbDflMWrq/Pwa7JFgIKYe5bUPK
1eBrWZ3peH+dh0WG5w7wmX+BDLlGc0KbzTwqAvfRRvlH6KLb+A/ks1FjCLPSYVKsxDBrxG50f9Ch
4KoEZO5IytEOn1B57vZYXnYeoZY8Flbst6X+gJBJ20WP7bmwTq4f4q5kAG/09fmHmfIgsE8dmUCb
fcXZgtx3i3Ja6j899ZA8eqSwYhdcFcREhKALsMLVulVs/qMMfh6Mi9wzDJhYcuP3SdZms59qHsbF
zSpdi+y5+aaHmneLW214o/pHZcxtIUHGVGtc39Ayf7BmXYADEEj+oq9g7avVciw3DDvI5OvqnVID
6M073fEY20f+FklCm+kpzypsbfj4fe8s/AvuHN2batlPFm8Vivhs8J7XHtTyB6tQtkM0JCJkZ5b7
1sDsXYs9kO1YDC9JZIE1CtUu9PxLKqqksVimmN/aqdmTnAL7UJEMSxfvEf0cf5ung0pDo4iKsc+6
bMUe/VutWbAdY8Kp/FllrJrcKYKJP+UMpUCMTT4KJ+zjbU6jHXi6R7QyVukYzdk754V5DKxVo+fy
cT9UrAjl3ZWxV0EPrLMfkFOWlC80MGyj0OCoKDqQ7FoYoGAzc5i5NkM5JqqN+KXm0mKLriEcneKM
JtHp6PlzsILEthpAF7RCUv3I1Zmnpf4iO2JDQZbV7OnSRxEwSeLf2KHfOO144j7k99ukc5rWmluv
OqcgD/x1O2UMjcpV+5VJCU8wzbPEB7EZS2CRdrCg1hV1qdNRcDBwpEyY0ni0rX92Iz7qEQ4gtOrf
c754FmYHok0Gi9mxBvM1Sm9WINm6L+ZqFzGAZ8nCJBxHLW6MKObWRJCUSMWsqFJ+/JLh6bM4Uwl6
LReohq52+UbpviOjRkYtXdUCIkWcgDtO518TBV5RG+lROnl+A0scv5gHTPQ6thQ8I14elo7LC3Kx
/e/7Q4VdsfpxsbPz11GuTTO43MCR7w0RHLs7OOg6VHDk8UiNLUjQqRZlzHnBQzZRs5AUgq5/sDTY
3u32dI9sSUGu/W6SdU+U3qRWfJ2UR4dVoJVXpI1co5ihroz7gO1T6elKr2ZdhbsEYE75bWNN2qjt
2NJPrRDaI6O0OQFYM+79MictlQZwcQ5+Vvpumx/kSsjtnbayoMSgpn97NRb8gyvvVKUOuO/ISm0r
+Szry7fYtattrFmFeCSfbY5SlviprF6QmxjaVFsptEGn39vYyHxOPeiw2VwQQl/YGsxuaaN/vrNm
K3dH/EYXCrsPqrircTMDJzSUnCyXO1NhuZdzCjaNbvBJiRe78c+xPCMPQaubxHfGZjPQHcy6B6fC
cemf5k8Mb1oeWf7Pb3sLUvyc6UIPhP2QP31BDgUkxGOzzBX4MBLyTgeZfQ9UwzRes1FEVKN+Qx4A
OcrioJ6Ash1Xo3de6n1oMedIiqnCrXED7SL1D69BKbWim15+lu84yU0xk6YBfr6cL0e/k1PjAsrN
Fv/zV4edm/GXy4GAwpkEV4GDUbJz6sxyiJwKvQY4MyGpVYFpQFmwPw8CDQQJNHsmf3jxayJTSX7b
znGGuxwGGfZnQab+DMNXgmkovo/ceOW18q8A4Zyd1GzDVkCqoagnx9xEGlOrNXqio8s8nyNAf7nW
PlEXdr+CQ/FiSL9Y+GGPeeyZOHvG4aQBQBSSyyHQu8SGoOS9GeNwUXWSzRhO4NrgMDlUAyDVP7fy
RJRsEO906D+Dvfw6uodCLrj6OCPKROU2N8yvPJw+C+T1xsJTVbEKK77PMpInEtLLVwBH2KmEJCXi
YeA9WbsE8oDOUzoE+GfEBI9Au20T5rSLGtYevP7RrmkxuBufwyh4l+FQengr7pz841fTE0rtz6O1
gRqMe0i0/xG5IOc1qRCOrdrVmKMXbYlgerft2oiSZlzvl9nMv+S+4n4zZd2F4f6/fpqrsWghrAM6
PReCOVHkd7Bn/iqOI6+WRb9TxEka8SyoXg0BOIqC8DJLBsz+rWveEfjR7ZVX5jaw3qsVJDagSYz9
XEGLt3n9zVVd7j6Dds0JXjsxuo4z49JWhVgpL5W+bUUHI+zLhECWcHoxji+2g5rbbo55CmkAHFHM
dVxVg+pH6VHERLizd9AbSj4Cqwq/GQLfmLG3Ip8SbMjKB0iPmzhSo8bsyww80h0ebuJSV+1bFd7X
XXqo00e5TUL7c9T09c8mKpyuEOdMji8Yg8iK5eOSzcBMTdFNNbhApq7iGngdeMzUlO926EULoGok
zJHyc72X5mAVE6s1I01o1I2MgHFUZ3KOfNbayb2KWp+vBwknBhopP6rBtOWvBV/yOKaCB7AMNzYX
C6aqc1EFYKzNREdhNXzACOEahKM/E1QOB275rAjmtrW56Wzk0WL+F2fjmhXVvQZzKDGkfvoV59Go
9qZb8nQ3kqGXk0ED8X8on77D1Wo6WNCuvT4GdhOIxoyMhbPzzvvcDzgMAAB47gwEr9uDzxj53/YU
82CyYmiDwtBnMIQAQXufffCdeFll0pVye5hPTCEOS2sTwZn+lv+AuWyaba48ucE1TZX0f7A1bqV5
Y4bgJAab/+VlQ/TwT2pkm5NoIKroltHIQZD5TBz9oeZgsMlB6CBvLtYYDW7Jp359XqXOoXgonas0
QNCMdwDIsxVlw80HmJc07X/obW3K7fvkr6vrKHNAg05kQmGUMV2UMTs7DrVW7/vbYqxejwLO0FzU
K+5iftxgIRSZ/EhR4YLZUpg/FB8fhnH8nIBCnu10erA38gw1KppC3oTbmjmwRj3N9mUvj5GL2DCB
rUtIOZiAd+OYP4zlFPbB6qT9FxZvmLmGMqtLvTyDio49U0G1TYNtyV8N0i9+JAjPhYTCyh7bxHR1
BNQmMzeAK93d09AkO/qkyeDAhTbGcRO5/qHUzmbjCgs4IKDwvwoLG9IB1ypDVZAhqn8oTu00Uvgt
NUMIuIyxwK5L1JkvfjN4hV/k2bE7vOtA8IqTzL25JfN+4mHV19etXXUPxIlga6eSncFo+ysZ9gaP
29dhnlhiAaadz06eXXxRVeLRzUwtw7flGONZzuNQIDU19ECoyiN1WPEum3SrhKTqZVE3FodCzt6e
EMGyfCMDffowKZCPNU/5nwiHV3YYrDPaF8Ak9FbnmEAuH/CaP2dYtgvv1Ll9FzFVLqP4P0Mub2Ce
xvbWcTehu9l2jO33kcnKQlg3IfFdUmfaQD3rejInoMK9SCTviLKlDEr0HjB88WhJT/O8/fRpBA9q
4+7I13kiMii/y4BvO3com1oJMzRjgW232hl03y0WoPoFuAnv3Aj7QSJMf+6TkIv+b4gxPS0uSp9L
5qQND4hf3IwataWijzuB/KQbrtYwy/mKq5T1dZNf7s1JLJhcj55kAITZWy63+bLDxyNZrC9NkhYI
YvLIKw/9vCcR+GzMyvYEMkJI2y2fgMzkaG3AROnw8lwffOKY3RKD7jzztLEJEHxBZnG8j3EFO0Of
iNmMCZql5U52Y3PZBIZQRmeGLjcg8zcxFL1y4aQX+INbeKC5SKjU1lA/axnKqpOcykfPwPiNVt61
FI4Qua5ebSuIteB9AOcAK9GMiSW8WUYgHyw61ruZ2hJUgt9t9kQBnl7SqZRZfCe3DtzxXTFjw6sN
u+mb720VDAGFVBx5Sq5+cig4qmwtNX5rxLM+m1gMQGNS+P+4c0GZ6OrJZJpkz5N2XTRpmYPaU6fD
P2fYp240UlhbK3rNSPuj3bJ7LPZO7+at9ROh9L+dMcQ4tguJtMxfOG920drckRAWa3oWlSOARsOL
ZL+mlD7A8h548DpnGdYN6sDopVvH7Pc5nmrgvkjj4Qe6bLlJKRTiQo1piVX5AAin8xD3LPP790XJ
I7e4Za96kar7NkeXuwPc9AxFzVRTlfJP9rkIatigJ2NnKl88g7Dt6RhhjI0rryCIfM2mC//DdgM4
x3xvMxA081hLn7PrmVO5gZSMBKy5I1oSKihavNharoJzY6oToDlO3230VRAKeYHLgxwMUL1baBYs
ZCwminXybx4zzv0sZMuNPOtRSPL8smbzRkJMy1+Pbba0kVyh2OnHtAVyCZIfIOScxggNIxOYpcsC
LB8MIGp47woPiyTW566XX8FaWFfywCe0LH1PeVHMiD+Oey8yRb6br7sHW3C7sqG1jd2f2Q9FkOT1
maIm2Oo1GDHlB1LmJn3KIceCs0rf7VMkXvrJfEiEUvzd8heLDh5aD/KG+L7BFYRz1CcoZrs07BoR
p0kAo837zJPmzflnyce9IePWBiwN+6TNkwkCKtkwj17Pw8mtu7TiujADeoF4WOjsJLb9VIKEJ8En
yLuNs2NH6IWt8WGvD8ZQQkLyAbKcybOWNQf6AnFfx/C+DKkmBGHuMd6mj09y0iWgIXy2+iFZ+bYb
NqaSe+1T3vco+NzxpVezhloGCUO+QrrUOPTHcmW3UrFiNLPhlMf9tt46IH36nqVe2zfrVIPDoNz8
MWbtO9ahZKWlzoU3Sj0O5FiazW1Rj2vavQVwNu3wfruZ7CFGE/uuI/WlSpSnMw2MVtOQgDXpd+CE
uoFLcOEQoCJoSBidYVN3KPD0jOxyyIISipqkdUbR7AvxS4RFmZfbE1amtqGviJ1LRVousskfuN1c
7IbbLEOyrhupbeZXp8X5d1cfBPNBdUHqjouAef3fOdylUmA87AdNLII71L4XF0oOd4ZywnhHqqRx
ZyGDYTL4JHVo3MKaIQsTmlIw5njKwQpP1l7H9D1E3yc+LC5LC14WupaswL0F2nlMxGbcrQe/7h7r
2x9EHhrH+BErf0It5zb/HnN0TP/hezgtBk6Gb0165zd1nOLj2iX0Xz/saujfv4qwbfjq0yEgibFa
W/KN3vjKnKTOBbcStHvCzBuhTUQFNs/Wkd/Uyo/k5hDl2a+6kyVt7ZE9A+7M390LSNsoMltMojs1
0dz5HJ3KGXN/JJKX1za2PAycvgU4ucDOSNiXIOBV3xlHcTHFLPeWcS6Pp1GizhSG4IHezZbDLv4j
hjzpMAJpNz52yCXue2iAtE+okpILXrr+Zw5/9M6AY+GBH7jGRmLh6ct9viznvZjbEWdPsSTbYaQI
JXODp1fGOUPvyuSmSQHf+lS72KAtUjm8pBbtIyS7OC9jUACMTGIsWcdzXbBi4gWoVavEUdeBCiYd
VAZ2v3uGYpLNzx9mj357NN+y8Axq1u+aXqwvFinA2HtKMsCIh21ne/YooHRES7vzPeaQnYU1FU5E
OkfYi/H1Owf3uW+8tIW/k3ysE+cXryKxgPQkMJjU2hrbSsLRMsse7NqGIUd4nPevqW+fZA2DvFif
Pzvk77jEiAeOc+BDrbdcPtoT4NJgGyZr5ZWiCMy13DMYnEP01Nlt0MpHilSTHs5D93os/Lvxrk14
I2XSTXK4a6eBZhjg7T1EzJL1kBC2kLhERaw9VpbBMk0SFfCNNdgOLJpuqqXhC4Xc18CRJECNHIqB
JqZE4++UhegepwuVpKhmgCASPY/TlxeZmGfshVVXZ8smik/42LCQUfrTn2GP3auqZgR2eNq3fl/H
MBU+yBsRMqerA/VMS88CWtOQPmE60IorBBWtkToNBDlokgwT/+kq7l28zfMmuNesKNsg8aLzvqid
SMYEwSOs5T+3dclp1LsrzuuwpXPutu13NklVxRUI7qlt1TTKQr/wCzSEHGbQ8jylw9zCI/P4fZXh
GM9OP85M5AdC5jxi2VnL8W8Zt7aEOOx5zjOxT2Zfae3XQFL89A8pncHVEOwcvNfMINvDkcdpd1HK
G54orw9Zb+ymzfZ56HQ1e6g0dB4pJd5puOP+3Y582FosAVuee74k5UHDEwf09ejdA6ArnMh6ofyv
zrXN3xUqwCBn9dVx611wl845jHrWNcsBYA5MMGjSrcu6bvZ2snnZMTD9+GQs/n1X0yH+p+KRpGSr
9VQI3Q6a7w5SfPy6mgpHlUC7XYJ8YZbFJlIS1nKcXSrGkfvH9wRKACG45iVEJmDHfVKz8sDLeNDl
gBbEdWc/ZrC2nO6iMC89JBq07Str/Loi69LtKNEcn3NoTUlTS40eIfOkn5ZYeXbGRKxMbY800ALW
Wb/CPKyxRzlUFwldSZxq7TL5xu652o8q0O1H6yMWuPZtwZ1/s63y2SsnIyCBaPGB0hFIw8BT996+
h4BFze4+qlSWGIRxLmAX5s/r+rytcdFIgCORzR+Hck43jBxFODTJegQqqCe3qza9pmNg97f0sWxc
HQFdQSulvlKliTXs9Qp9Bhr+tZgGV0e2R2W4PbKxGou1bkATAaiWvYV5FqPLJADC75fjfLgyOw5q
QFVBQ/jr3s+5qHopmESOR1VfkhI2TZ6yz2IDROrW7JqDS/lMG+LUps5gvQMgorb+A1bQapQberC5
LdVVr6gmrhXCaPWla4/mSxpvY5tUBx30nBKSw36B4n9A0JbO1KmWwbxUVSwKPo6pK7g/oVralqnt
WvsXDaaTE8K4Ia5wEsHLloY98xb6DzVFg2EjDkPAvVGzKNboK+RcPeq2A5v+695LwsAf4VI79RxG
DmVxIwSrPOo1QuGtCX899gxmSOVpSZkcTHrYesxpYITgDK3nMhAfL5iAXT7xQVEWdj0E2gI9+Ng6
rWtVj1iVnVS31N3t9Jn0LrtXe19zinfNbCH3hOTDCahMYFGqT8eGQaxXrkeduPX5upc4VoaEWVnd
WUo+GLIIbJ5KchuLks3YcI/1Mh0h2Ufba1bTXpsE3BSuVjudotZdF9Lkb+jKxmOEhrJD7Ekl21qK
ZxXncGXi54UfzAIZibXqQpKeMIQTi7Wwlnf+l/E13tek3H5WubJjzNHIgvaKqOyLx6k4fPVZv0Hs
C3OatIgvGwSB7BeSo9RgthAxiWJptZ31NkI/WNwdY7H/zeueE9psVuzq75R8vbgJ1g4ljU3yk8IO
/dWAXQOebgcdCrP+qYxHZ/4eXM/Qwvfwsgdw4CvU7kZ1jfNfhlWMrJgcO8xmQtNnW7y03miVlGvB
PcCfHX1xphwbTluepbQqFHZDjcCJhWwp4rrKbPldMLkaYgDkYVXeQcEIiz8jgMAyR5jdOSoFBU2B
9v0VmQPkripCU1UMO+EeL3bsCte2+xLrauJYAW61AQ0tKfIBC6DxOqY4YbK5UlccKMJ3LuIgNE0J
e72SiLRbKJ7m+LjhoMqw1kRMf8A0fTWvUxM4DVDSyvZSBxuzHJwHbOW7PNbPU1ocSgObrIpHjauO
8eXX68DWdfc0jZt80yItQag3TtnWjZKlHcv7qjckTfxc1QmPcbgHMaU9sjrJGmoYBV/dhFj1Ywgd
Fiv/t8VZigxHpDe4T4nN7bGKc1G1LPZq4jlJoc2EVw9xfJi4gJ0mwLj2w3JG8MTYbcZmzPb20gR/
Gzdb0zUUZzQeKp9mC2gBqsXZTNzFiGDDkgcjEjf/sPi7/8CL2+wclQt9EhNnO5u/vt02udLjXErS
H11VD9A+yl1nh3thIAih1+Rnp8Fvebw+bBEMP/scz27brwGO22V/AKFbSNMSEnVcngoE1UcoTiAL
Qfa2VQJrCcPgcKoJQqD6f0iRKHEsuBTlzTVEM4xs44T4hy/5dHhe/6q63oAnQtkMMHvPtTeV9EoG
XP7Lz64updOVFgo6mIvbTr0Ou+jINKey3Pmjac6aStERcbg1GO1+pTSn88ib8Jz8chpkQG7jJDPh
sIilINL0OcOSnnbHHLbrwCgETKzIRzfj4AxPSEWPPyY+Pz9K7q4WQxV558uPM5ADIiGb+Hem2uqd
fIQZbt/1IYCOJGPmYK5hn9QA4apYe47OscdIdF+/bWHRExICSPctlN+mjhgoUhdDbKE6IF0uADUq
XCP2psZsLiEPSiKJ9DlvZBYGIAWP8t+rCV9/6LX/TYEfAj0VqlgcucHZdXjg4Pw6XU3dNgWOhchS
Hgrz9N41UFffpN9zUwR8fiBoe/Cju1ax56/AMah1tMeCrfoLW8YPdVz1GvgWhJM0PNxD++YmT3ev
P99XiVusU1n+McuRJUIc+VEGU+8ke1pJTUWW+WtDQwwPLQHqQpm17BxOQwiGFhhFerOuxxVnyB8y
aW4Q2cDPIeoixIc1V+19bd8SAKfUGHOLgtJwB/LWtGxjQ8Ygqb101t4Ukc99P9kG5bXVvaFjch3U
bIXPBTgHqHF0tfcKTqmXsWJtyO/neficxM3ANPaeUQ49JmbwqUdlzD/zbBN5AodEDi/pyGy6znfx
CHueOTjvLtiPk0ZuCWG5So7sf+yzW+Y823wWo/BMpr3Pv7DhvRldHDwRfbp2um90ojmZD5gj98fT
s3gCTFP2z+kCnwsEkKv9QLLnmAwqQoUImLvhEdWsV657FUN3FizzOg4sCdOjGRKUpecXb9973QXL
TQE5Og5KLcrDPeNi7wmhzFZjqyRrjqTiFELf00prBZXLgkArl16PNWXT6mio9qV7ljToP/uqXTRy
MpQwlaOMLFKx18fZlBcxAagPvXmNQDtlmB0MFX8i7fxj2r457rA8qh0pUxNGguonNOHL+VUCU5BY
W3uEgOI/wigNYjM8ygdeJTqwxV+nSnwAESBEkth5NBpuMpmF6ZVqvvrFpIpg9qXSK72bYctPgN+G
s1TePCxFRTgXpi1e1tt+YA0KSmnYUzSL4x4uuFPcvE15SxRQhy+ls5G0n4FzGb6o5ydyLh/L+nDn
rgCfYRLgw+Omqx0iKwbL80YpEj4WQaDoHuqAoEHTVkDDmBAimNtAiLkaks2nn0Fs1eHXlLm8OiHs
ZZIp6EdXEBZgqqjzXNzXur/Hc9J9MfJWkettTMK2QEx74wIZU/ucd8M4I9q9AiMiDYcsD6fij32W
weOvqCega85KirdxDTbF0qvULBmqeH3ICXam4ro48xYiKVkAv0VyyrVZ3VIXZZI1RrzpUZIQkwTN
ABHH5fvJXCyC7Wy3yiJRXWRB0715khI5BtFSElH9SzGQcJytYvvSfCrN5QWged/K2iUAk4qL9/K3
wxm5ojVjSaMBKNtmLaazx//W19ypqKmUKENL6GcOhqGs053WfMIV20/NJWcYjlTNz+RJQQMZSmCb
vLkOriDMGbApcD2Av1LShWOgg7BawK3s4j/geyDrVBa9na4YSIbTj4BJt/6+GWR/27UU2vs11BL3
vvJwZ3DJe1NqdDFrSGW1N+tUwZvjZNEtpLA9pOb4s6W1ExcGlImPlPLd44TbCWPDzfYAtILCLl8K
nHyZONdFf3xuiXSAsO20yhKSg/I2ut7tZE79KRU4sgGYvnecn02dFAgAUhqR85uuCTxA/BvauO0z
xwxQ5kdvagKkRSdtVe6n4SS+M2orMY0OBmPmffhvax9/JnSih4YVADJn2/ZQUyOCwlM5RkzSd1PR
OhmXH8hvptI6nShoZfwBeVmlqrHLDacKVnCPbJUTtZxX3S0N8NRg8NntutjX7aV8u2EFwjwEm6ak
QZeg3p1oe5amtTur0FOSPXfYxMUNoGXKLI5HQkDWej3bqpXIQh+irkuo7unrtA3jGMJd/n+0nKNf
rP6dnQUDPAVd7h8y4nose5IG0MRvkoVTVqLCKtswZDSG4eHNdd4YBbSAn+BIVCb8B9434nquJcXN
q3+7uksoAeDaQBCifFm8l465m6NwpLuc3jR/FajcXhVIm7XTILr94khBAWs9mSjql1o313vEcFUz
2AITaXNatO33ApeXJHw7jme8uVsXGEkzCc5XjSnYAY/YMkuL4hNBS36qMKuUiNiV6WSdZxg60ctV
Gq98N/wDHaDhDqcbfcOduvTVLFDy92WzQ0XUsNqFfQmfmjttm2Mw0bxToPXgizACI7SaPmMnPxmg
Q7gqeycIqZIkFuZcJB7qbRqtL/C+dY5WuaYTDy2oKTJCS7505YTRgT9HZhch3Eje9KbmGSegGRrs
sx6pHwA8rEamxWtENxBxA4H1tFUu6xSTcvMdYuQZX05yiMl8kvDfd677HZpnbKFKY4JiMvhw18ne
GlVZR/3Fk/vNmx+mZmhSpDR+NgX3M9dPG6BnG0nz1AN9d8Llq0J0DHrL4+OH/YyqGI7vQf3XEWPH
v9Ng7WiWDDl7qfpV7aGsNV2ocm1ie0xMkB/Ux2yxBXDJ0VYfxGShOtE4k0crw4cJx6jiAz4e4nDX
VanzBTHRbQkBVMya8dSP5Jwvqeb73mWADsXIGCE22YRsx0ovCIa2bKSguzwfmGbm9RuktKBhdFoM
cTpLRlmM7zblQd69qVGhksFjILgr9Y1YhhVakDDpiGhbFP7bCuxHAuhCVsBcBaWjgCIigxYuDcmB
3xHVa5R1+Kd2fc0NdVa+CzBPl6bp1IcKRCZARFabaqjYOzlvc1Wc0/9GFUcga0+oHfVuASmTm3Bu
oVW2LAm+0Wm7+MQGS/3lm+OssQ8c5/rsAlzL+XYYjkDNu68gIBxX2XgCva1EAY9G0ZR450/fIQUy
eMUI1VvbYcIaC0C2IrW30a9a0lvTEreVF4ud9x8425yfTPtqN4Clieih9JrFCT5PvSnNLNku6LS5
zii37RmxoaST5l7f2lQfocqEIURO1ZZCyhGkb41gwYifdwWmZn+D0j4T2aA6AqVLz0ILUA9BoN+s
LAqvxGIxNrndXpoyDjWQAVRE4FpDE8rqdks8yfOkmAp8xL1uhhGMZLLGtGYRJZqdGJGbwsSupnqk
gBPewagFNqrEOPEshq39uR+R6tY6EsCSMdAEI0FQZegpEpjIamUZjQkeIJWrsTn6eMENmdI5lltP
fyUw/RFy+HWkJJREetP59M2fQrN9xdibOHXddirRv3Ujp8wTVcym1xn3U7ME3oaLStmcBP1y1Fws
STUJWs5HEIRV1wAEThk9IANQ54VGJMTiK0gkgr1Td2KXMEeJsZvYHPpgqXhKxmaehHTzvVS3fAjQ
jQOQyavYdT+X6XYoB4/BzbEhxgnkR5w06wS33IKT3pBfaOKU2RQwDG8YjgRQ7OkFYVUOreZktjra
yImpAyXx1zboa05SYgyRqDoZcOsRCEoyEh/gUxVRdnoR/epN9kh9We5tavXhl/QxsJDbs9yFWXrX
aRrQPclP2jqo2deTO/D7OebrvYWoTb2i320/pQjsGL9uPYGdEU121Jwi1iZubBxq5EuLJMf1mq7O
dAEpN7YZFqq6rYLM5xVCcaRYLHV3HNR+CP3xhY1LlSj/yfbEWA/WB6OyYB7XQfmuz7hzNI0KWPZc
iTai6TnpVDZBcXWWDmqm1ezP56dB6dgj8S2HtqW1I9jJpXDtTT7Z4IQZPEZMy/+1RAFQBwTr0JYr
MAEdBR2nC9OBfnfkuTHCEPwCNBGmlf4fX/3Xp3ABcTbyGvrneEINmfLp5s0u2n5ZksjhaJrKubN0
WiAy0/IVX/x7KhcP0wo2CSMw4CbCnEG/DULrzqsAqEGsJkjeABbcnPWeuHf1cuONQzV8YV/ORH7D
lxnVRhe8wl7+0/fBzT0sXHYzPh5RtCLkySeOiNw+RXXch7OPZhS8R8hVY9wQJUFxXNWhkmLvyMD7
T14vdDzYLQ4I6EOBf9yB58Oq5wn8t/6VtzQBqMonE6QWgQv9WkqDI7dsncZvDr98pSCtxYXlRlne
ASX0b5ADsc8dbhaL73R1EqhRs01Rv1WqA6G65CJQfWs8qR2FKNZVLk8g+VSwUuVqSH6OVWtKiV5B
B+uqoTcWriJAIRm9IFMH3Mt7qNFBnPYChCSvcnaPjGdVh0OEbMxeVALuYIRe8pY4hatVrnH4Uats
LHSFAiB5OwafR2woSbXGdT8JDc0Sznv6hbVRsCgg7Pk0FAeEMFppKgK3qqZOnDWCaQrm4w1KKUra
Q0MS8y8LYWx6qrs2ZW85DPDS2OghI21uctMl/QJVzCziPJaqDRba4lNxOv+Lja6nJ4U5X3AoYPxU
QhBxqk6BQIPCZVqMLdO3qa8IRXg0wkTsRHFlDFennqkvOwJlhTKilLet25rRh2bxKMADQW07ubVK
mQaaYP1UegtbpunqAebNzFUpR4iDMypZbmDG2mWRkB4F7CmDjZWj+VlgD/3Vd85fmWHbKaCnOQx9
uQ/d7Yo4JqZRSUy96B5nW38x0Tag6136YqSdPh9dkKc4QAE+22pFCgvvuaongdn3TnVfc6FVvC4z
J283oBbYgNgkwx5I32fx9Dtg/obs1ruWgN/e4n5C5fIuQnPDZ63owx3ps3fwc210xIwXqZ5jV7RQ
wkOML+CykQeVrACUcfOlOigdBEWn5d1MaykI+R8w6UIOpIxvSihRw6EDiacpbi5+W707pT318jpN
pdw8V0WZfZHRTjE/eO11vFLFGnQrs9xDF0lNyUPDJSxQO2W+nr3a+Sr5hSCn2MOxU+kaKqwIu3/4
07sUWtAJ5zCYrKeGoAcY4LyaaMo5PMluWkY22jI1IiDMILcIYPyS0PeGXDWODWYWXAle3HQ2Q1PK
kEijlA5Nv1sjZGLMteebyG7a0XRfgcp1ENLRPDA4pTZrDYwRrlDKkuUP+pskPNpHgUS/j7ofuinp
hwHoN8dvBSVs6EpirkCqZrmzRXfdLDrb5VnZM8tgyTZKR5njc66A0NIiM/Q/8QdiLTwRmuD2CZbV
4FZtcxyEvdJj/kzlUERXdQOONWQAuTWQeGhMu9NnoePl/2c1d6/9keu/dXpOWYd4wXxQdNgRuX82
xuGIt4OPE+UCpS8X8FsZnw81978Mf1jI6RNa2hBtP492kNWVwP+XtnBOwhrElKIJbtZbw8VBcxAi
XGYQq5rT0xBmdfwMv7eweBT52jOAzW5ZtO9x8lxnx6mtk5+jfJUApQRdEQv7jLpvl+IwDzr23aco
/p+M4SI43amMzcaHcp6/CofcKB5/MfztC/8E+ccPKSN99YkPMyWaPVJk4hu3G3ogQfSNA4Y4/41P
r4dNmT0j/2DaHn8MezgNRfBWvz7s7RQ+w2YqpMIPTSrwFvA1WUgarq0RLnA1eVAilVTweE5coY4s
sWdTX7qGxLUMxAHK20tGamg/plpW1OsOXLwKo7mLf/kYH9CKnAUtxYhq5akgDCTpm1ug/jGmCwYO
kuoivtSgL2gPms4HU7qD3IDK5Tg4KVuL5ak2I31EcZC9JjyoFiUqAb9Mi2bAQdCEThe2EF+3/y5Q
2Az0z8ljGh+hPKxBW/+OLz5s08489jZul5gHbAOQCcvOcI/75LehGC1onyxOSFMvBXz4hV1O5u9V
9Q1WOe1Neu61NLukcsyqzK0J7VqpnFbsOlPfU1LESQr/Kfz5zxO/07cmvruyE9s+R/O7XvGRWOvV
VV7VXB/X3CXJt4QE0nq1EKafWKCOQ2YKlTvkTbAPL2bpXDyQOALmVKE1ehtybehwXkw8GcvyqOFd
OfMuadL6d6iKlwIvOY9Q/BAVqMH0vCIVIBqY4KMNzMZWwNF9qQd1Y496icGONHe8ta0yWY5eQ32W
MonQpWJqUfFGa+PMdk2QM0ds1GYp7p+kE6fad1al5fVzgGc3sB1l7ug58UW0n1O6Y6DTcI/pPmYU
ZnykvdX6xI0efK7/O2fbJEW/ZzDniBLcFotxUxvwQEz5BGRJWwoh7I/zAM6Wg3/SAj3rFcAS9yj/
MNY6tskrV0/gpGn68LRqorlrB7c1oXdgXqgYTe91S6R1DBA5mIGCk8pi85eZ/MuAvriLEhdd/GwX
H3HyPjjcMhMgntvFy+fVxxlLO5T+0zoYiwlPma+zRsZxsoqOTC/7YwHAfJJr8hyqvLXrSaqmLIks
aoGJ94njIUJPTzyZl/e3wN9/ZeqWj9nqmxitN+bHTSftSjDRvuoMc+UVqXmYP5ZtHUQZfBPq5/TG
1lCzTfOJAtwq3657mE8Ud+7zEBXcdh4gjKgxd30DDPvV8nYDoA6cvJKUj7b8/BACQHMgAHL8ljBQ
IlNY3j1wXjvuA9fA3Sp0GscYxpJD/MqrKGNQ/xZMAmx9PwBX2JNxWUDpolXiXAqH9MzmZJSS2OdA
dKZha1AUbfdFzLzU6/nnnVrtJGIi06i2rFPUlyjMPh0RQJT6vO731vjD17fLaMmh9OsPQztdtNO3
tnN0SdhadE0BK/1b7zO6VOvXAi5HwYxxszc3i01eTNfBU1W6e2Ib9JZIovfNlCv7xiIoFEPl2znW
QIRUlqPpSWpNZsRw8A6vP+tqEkI8Z7CUnusZAHLVnJmxvfV9MSAP7m8OD5U1xXZigbeHEAF0PmWw
DdZv6adhnKoP9bAQouU+DqImDQ1p9ca68TJ6g4lVfUo76gaQPvKvNxlJTlxzTM5mYZb1kUDWS2j8
Uz9qX9hYFDCh2N5LZK2Zf5s2lTcBmArm6tWmvmPl+sE/mZ+2l4WOOB8+5q8X/wPTzhVdG2+jb8kf
58OC1g8Ensz8KO3iMiojgN2UFl+RSmeeNH2XanzlwmP8k7/5Dylbdum14gKd5Pveor6VtoKVIqL5
TuJOA1DLXO70+n/HlU7W6st3uJdumlPjcglZXOJ9wcBwEr0OlhgKNqeY4zxhgvYIYv5nIQ0m/gvM
q3hlbuyDSigIaoDiTcTWuVgjL3LEjJ6U7yEijEkvJM2vlqIJAPDrGXoI17JQ4k/4KIqlLm/N0TrI
CNMkbXsdHMyjbdbvJrRtOFj5raQUUHsBX8bzCzRRsBG8DG4WfttKiran/O6yTROgY9fFT8w6m6Pu
X2G1dVhzdtOBf8pbPl+LaHDM+ql+C6jUiO7Nn3JV9/iAGtIg54+8CE0bfai2Q068Jy7U/eN4nRp2
cF+oTERzZlmO/eaISKmCdq6V4MVcKk5LTsMmz7J/fz7QyNnyVXwmfYTej5aru4UAg0nz3aeEr4jU
mnhdQEAOeY4y8msUOuouMX6ng44C8CzELSu0PkvvAwHUKYUa29yuLi4daTDroyahHia5Am8h7fgL
hpNGk9mMuZFMm1G8+CX/09pEm1cMiZbZT/sZPCAoGGyyUq+dfi0TS/3ml8IooygYbZiArsRBTmBC
bzjP8ifBMsWtnlha9VsqrHghWfFub7lhL58kqwkIADLECRaWq1K9Y+2pRzD9Drl6hjjsMkF9Dq3y
Q1R5oIFtQr3vLpRYIIayzA4CMLGh3aT5XCScRNrkTWdDDiP1dMlVIivIlGnTYL3P8swjynngzCyl
pBNllErY8rZGmPubDqtYEhJy0HBBLz5i8ZxhSdYo8Q38oM4arqkUIxcCvYbBwcjlLRkF1DtzV9az
7qKaOcKjgUsf0p82Rb+/lExUkEiVuzs8lSCLTtrAoq1Qn0cc3J3GryfOiAdxVHUrckU+pnzF+yp5
v0yKmJT/6owv+rwkGtYyv5u9c/oFn9qxhWwe3Htm88URQHC5P5VPoQYFgLyFZ2C11qt0sz3lZKRu
wQ6NPXbXA2i129gXfc5LAPw/7HqxhzwIwU2l3Le5/yQ8QUI/lSLe6iPPZQVvHhmZjJt8XdSawC4m
hRgTYFGHaCjngS2hAXdIUJKAezOeEvjzWnRJVWcrlMoxrDJiVtbBTkj9o4fTQphIazDeuH5Agqb7
xICJBh6Y+GfgAw6YeGDljZ3I14qARTIuB7O+zfSZa6qVBdDN1aiGs0jKDaZybU76aXwUBy4JYOBg
Ol+Mfp8vW0VAlHx6NlM00Vl++0/FkefmBQoErVCjiZhcz+6nk2l/mlWEfr+DMHvIH9JUm0OBY2cO
ap1d25vEH6TA/348MkFm7TxAh148VSLl0VFyIBZhYN5nTGrPTELQgs6b/khhiGiypbh5gUwhX25w
YkDDZGl2q/mxl71TNWc13N6LYWcCfhJCObRCv1i2FPcKvkapwFq/D985MkqN1nXlZYPliV8hZUNn
Fdj62l2VJPOi+8iOvJk5bNBhXpQYysXZt7KbBuSt1U8z5yFyBkGwBrma6sfFX6NRTG2UK14/o0Yi
L+26wO+MtTsnyqsPSUyCBFLxbdLwNbdzFk3xM+3BlUNXW1hMPQPqJh7Vsti2RBDkV1V9Yr4SEPat
rJHAjqfimGCY++CyPWN//WR2sgqjgSCzJ8s/IjKQut9fGh/ZEj0aUUxGJfA1cC7axFE9VuL8nIb3
fMKph3L900c5D6+ef2xHWQfydpTr9iwmG2EaKqavNI6RkawAeQ291eGcFzQ3p2rtY7ZblJ4aVUUR
iUHeCEcQnNBMPsfU3e9cGTBGBxlQaW2icbMmfMl4K8YZSYhfmHNQVRY1xtj32Kpb0NtNydFUEeUF
0Yw8uDbVOVbt4xEmPdjnb1RpuxnKHwEaPyH+VWi3A19gJ0rQBxp5RHmQetCQd9NN/hSc1jPz2Ztw
vI3U5UoXfwyY/MOUxQCITwWWfiD0gDNH1TQGUisKnpnUyFWR/BWK40U/moINSRV8o4axgz/FT6kj
64HRgVE/uYBcnxgkNjUJVq9DpLzl5DIe7lneufIXQjGPsMdvIBFd1oxw6SWbnaz0VjGqK0fAGy1N
CdOZ04K8a5dZDld9PwAgm9EWCRbv0El876qKjo+DcwSWia/KcjRci6dGfAZ2OowmMmwZkoDzU3pZ
qnUuvhkIXUtu5w5iogg9e1MjHPXEUFTNjnku/ARC4YV9fzBUjneFSw+7XXo7VnEMbopiEprV8XFu
3TiGdupdNElU/kFkgadFi6WNUktqE/HeSaSedhiHpSK72HM0kbrPf/FWEqHPjftjWCgRleoYbqFj
v2EEKtcTQg460ZH0VBIFCOijP/OxvDfLMWI6TlYw7KA3MgNb//cObOBK8Z3jSbzQMlwqMKC7qMXj
f/6xb5R5UhnJsJs4oppOdA7XQhMs0xmsSW1ghrZq3DFopbQS0un537gOXNq3oqEW0VGhaMcPt/rt
9z3TAIj+iSp6UA0VWMpZqSolfx1ofoyEuNB+nQ41+yiqNTjg9qhhzbz0DZwNYb8aL3uyxWsAdk/D
VBlM5JbsZbBE7YMAl5+/Jp2F8pPcC2VemGPIQDREUMoB53YKffHxzGqreijyfzcnEXrHzWqOaEDy
y138axusljG5eUXzUgPLh3Vx6KwmBOQt2Av8cFVl70bPvguXzxcmTE2ThqSAMkRgOzUYcE0f9Jho
GuZpZ+8Ryt5IzLlRgWpEn41thE27ot7OlAvfHAwUjHXxwae9AU3UfgttDjvvo+3Bu7Qx76DTLaHu
0gkUc30MX3iIFi2PggTUpagwRJ9mhycWepuad6mXWIkwtmiH83vCRwYVtueUMXwqsqyGgEtifgeD
/oN2jwn6hn/f7rcU9sjubUTHFV2axMeHHMCmslThc0952/uRBXcXhRLjxJl2PHm3GT8vhPwUT+lO
AQkbQT8kBJhQFx3Qm6Fs1w5Zgx7tyjJjIfpnk8NfPRq7iamsIKmhEcFsvkAcKwag6S3yLfoNRqCE
xYcgJPkssp1fHBTtGWThjuKvnjITVqkW9d9ZKtZCGrOQbRfLOsYwjlK8RYnLBXNJfemgbI6M+PKM
fkJJicG8RUYCxf540gMCHTYTcShwvVqNEiDXXX+7G3piBm4sAGwt3f4FBOybC3tEl3prhYuEq26x
VL8sP16cE+z9EapZuWNShrjmmkptUZKhUPhpvkKv1plJZLw0Hcc6EVnAdMIF1WDePkVO19boeYn4
GnXkuz5+pGuR4zTJoeXHknFDKDj8wIde7iAmlVGLXIBDPg5v10E3ao6pQjFM9Vra1hmc33RO485G
+Gw6Ztume8WPPwi/E7BpG1VtR66OYK6E0p/UqusTb87qpZcuknnVBZkFObAS40VcZCOEdNCmGVWF
xJxjYcA5azwzUaC78lPMwD60wrEpItp+e91ZIPAGY7edL0eU4djHRREOat8TWIwIYjH1keHtVXAP
a71qutR5EKo/ToA6v7fdQPNsqqT4e7bc9F7hC/Q9OawTo0r/LGNJUY4AeVL+0aeP5hRHIEGVaIi9
K+XMj1Ezygm5qli6TapdSvOax/7BFDxFFtYCenBeJG38Yol78ixMmOIDDAEl4Xupbfc+IzZjAm1a
9RsQ1ex9yUFdFs1OKgkkgtR9AxJvB/WZIlIfanQASpWljE1QSDNQu5vwKe8qt0mwZEyYtVb+bCyF
TamT54+gEfchoy7QqAcozzjW67ovx5nbvRhD3HcN5+jGAYTlcYJYqcgGxNLuif/eY4piLn3SU7No
VwxGeD4ZmiqOB3UbQMBxhG66aZNZ6/7uhgnkLqme4ih5jcIxguL6UEiHyhoK4xQMGEAklslhK0Ef
0BSj/zWWlA0Q1LmMSLiRV5zbV1o6dA4RAKmB34lKlOV7R1lbVpL0G2bZ9RVU1YK/7rt5dT5teFot
dJ6aUnZeWlpbMsguxQoxox8hWtjnVGEQUQL0XdDIwoUzwcKRhrfyDRZNyxNB1Sy0VmF2LugmpXR7
TDn1RzcRv2wLXSNn3i0y9rvYmn9ApFh0dG2yaWphdCB5814y21ArL0gkJEbsGaijfP8Uds2veoto
twh2rt8BoWPhaXrBWi0UPBbdGV4Aq2Gh/Bw3jOtteJnI0bUbdw2XwipmQ5L4uocEOSKKzY/3npqA
tKefnRIHP+2xsfkLYa9d6eeF6rkYSoGjIKPiBapnOTw9uPvA2lfG7Kt9NBtUGt+1a01h9sGz0hjL
tinGYMFcxGbNdqZoE+0cqNTMQPrv0MWgdyraVTV6YO7QR1W2ZZmrbY1uJ3tcAyiXEbfW2g0jNfxE
wdg+2bpvKOlQMuvWmHhnF8zg9kRGOPOL2MeftHfu6rjQWd9OQ2mE2MPb8VXuN5QdcGxIRIqzWaGf
L7lsLPB33Jn7b1mlA1lkbYxZgrBFRTckXiyf4tUI1hf3E2TGmFeXYSnrVjmWm/MvnAVreP/5Fck8
uhggRpo6rQbYqKeiHg2MkeysfENbf5dPdBifrIjvgwnJD7qAxjgIprAohW/31nYan1ShtmVeUuwj
WovhP4nrbYNsRB8nbXgH06+Tv6+FC9yWbLy0RazXcu6aeXTpYldUwtndXEx1NeSlyyGkOMTxyfa7
slvpNLUiv2J7zVvBbN4oJXPPjSLXFkZ/sYlLc+iCqW6fI/IeXvvHt1FApeNU2c+TK/SGppjM6xa1
moDfm9JE7rIDvnH1sAW1XxjchEVqCYPcLc8nL+B5ups75v4rAl/71HG6jVNhyZjgWsklb+0ydGZ0
wou5Xhcsg9q9HOsUIsIQ+urYynDNNOPOc7ef31gogUzUnNmZDyIb7EdtsZE1Me0YDuZEZDEbBDX4
hlKyur3GpxkGPyRK8EmA/196hAQppTF0nsSXLVhe44HER3xl2Ye388pUFREcr6s7fZeFH0eOe2kl
KZfA3cz4XenTlOg70YAJkVDBpgAZPBXdYuB4b5wJGBeGhJyU0VV2IF7s4zlN5h1VvhuMzoSOUfh8
oWBlTrfn9lyHEPrhl2IOXF3UtJRfek39K+I3vfRkdgcMhlEB1otyW6CUDrRUvfBthArciZ/JNHtn
qAYp4ulOb399UNzWwzsBzldOJCXJ/CAV55r5Z1iFYT7+gIUaOMXIMmOM+QkgS1V0GIjxUjv3qVoM
iW2WHKO+MiByMqTbixVHcYAFU9Ki5JLs2HPd1sckUalMT1ixbQISreIHTee8T9YkmkMgNC9HiMkS
2bSoNBWEIpw4AhZywh9rmBMTIldoxyM2xUee5jpYuBbKelgqduKmGCWZA1B/vJBGBzuSr3fj6a3w
0zO5yPzawj1vb2p4Nu6i263gt8Wnv9u03LFjJ6GzytXFa5jtFu0ya9JKMBLaBCzRtWYLWOusitgz
i0s1s94G9YSmvwaQCWdGRmubjfdvdJ9wM+26gZYQgGaDO3/FXLIhgrIS9U9aQ5D98zIttP47Fiu7
Yrttz42jiB1VWhMIY6uv/B58nEmhROx47wTnxseaPZWw4Z5MNDVH2gvyihruoWftzIFnFjKuQbTC
a3Sspx9074D5CyezCQ/ntCVdIe+CSt/wgbNzx2qkFiv6Qft7Rq3D6Zb1EwP7dLty7sMSlvH2jjD5
f82pB5HNTVEoJutR71tla5Usi7esdw81Zp1NeiuD2t8jRUxKI9k84jMy0nXj7Gv/+ghjhDq2MIvY
8b6fkbvBo6TzhD4Wjjzs50YHXiJtw2jSbfTx0Ve3n7gnzexmG3YcXMOx+4fimac6laYeXd3vEJee
f2h9KpPzf9A9X9USoL1Fhk8q0aOtcClbRk+m+LzRxpSnObqznzxCKkrJaiAoxRKkCs//HqZoM9FT
vB1hnvmkMU6e13iRUXUQNZFnHbBnLeVBUQ+6TaKd0qz9ZGTCr7Bg2rw1sZ2cxcNtccdK0fJA7F+m
Pe3u/E/ULV/DCV93biRyz8Fm8EF24TsuuNyOX5n7jJGtNPme9BUkpB1VN0LocKqayDLXzDFu34sD
b5r1f4cf7T3IX7sP4a8jXC3X6WgD0IFSMyvKCUS7YI6djaz9yzZYAM6N8MY3O+BfOcARUX1q11Kw
oEzd0DC5uGlPZMj6vxJXF1NigE0/uWOC9BL95R6oHTLAUx+PKW7G4XnSpHaHelAu2kjGRsNpbIHf
OUPiIqJMxQiNYz8UwJoktg0sZynE+AED7vf/tMRKm5ldlmDc1tqG4EoSErwX47L3a7HB7iXJmigD
MkR5HO7oh4gtMuQMQ+fpB7XHznveow==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    axi_c2c_m2s_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_s2m_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    axi_c2c_aurora_channel_up : in STD_LOGIC;
    axi_c2c_aurora_tx_tready : in STD_LOGIC;
    axi_c2c_aurora_tx_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_c2c_aurora_tx_tvalid : out STD_LOGIC;
    axi_c2c_aurora_rx_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_c2c_aurora_rx_tvalid : in STD_LOGIC;
    aurora_do_cc : out STD_LOGIC;
    aurora_pma_init_in : in STD_LOGIC;
    aurora_init_clk : in STD_LOGIC;
    aurora_pma_init_out : out STD_LOGIC;
    aurora_mmcm_not_locked : in STD_LOGIC;
    aurora_reset_pb : out STD_LOGIC;
    axi_c2c_config_error_out : out STD_LOGIC;
    axi_c2c_link_status_out : out STD_LOGIC;
    axi_c2c_multi_bit_error_out : out STD_LOGIC;
    axi_c2c_link_error_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_axi_chip2chip_1_0,axi_chip2chip_v5_0_18,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_chip2chip_v5_0_18,Vivado 2022.2.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^axi_c2c_aurora_tx_tdata\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal NLW_inst_axi_c2c_lnk_hndlr_in_progress_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_selio_tx_clk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_selio_tx_diff_clk_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_selio_tx_diff_clk_out_p_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_aclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_lite_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_lite_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_axi_c2c_aurora_tx_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 to 31 );
  signal NLW_inst_axi_c2c_m2s_intr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_axi_c2c_selio_tx_data_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_axi_c2c_selio_tx_diff_data_out_n_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_axi_c2c_selio_tx_diff_data_out_p_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_lite_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_lite_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_lite_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_lite_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_lite_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_lite_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_lite_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_lite_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_s_axi_lite_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute ADDR_MUX_RATIO : integer;
  attribute ADDR_MUX_RATIO of inst : label is 2;
  attribute ADDR_MUX_RATIO_ID_WID_0_TO_12 : integer;
  attribute ADDR_MUX_RATIO_ID_WID_0_TO_12 of inst : label is 2;
  attribute AFIFO_DATA_SIZE : integer;
  attribute AFIFO_DATA_SIZE of inst : label is 50;
  attribute AFIFO_DATA_SIZE_M2 : integer;
  attribute AFIFO_DATA_SIZE_M2 of inst : label is 0;
  attribute AFIFO_DATA_SIZE_M3 : integer;
  attribute AFIFO_DATA_SIZE_M3 of inst : label is 2;
  attribute AFIFO_DATA_SIZE_M4 : integer;
  attribute AFIFO_DATA_SIZE_M4 of inst : label is 2;
  attribute AFIFO_TIE_WIDTH : integer;
  attribute AFIFO_TIE_WIDTH of inst : label is 1;
  attribute AFIFO_WIDTH : integer;
  attribute AFIFO_WIDTH of inst : label is 50;
  attribute AR_CH_FC : integer;
  attribute AR_CH_FC of inst : label is 128;
  attribute AR_CH_FIFO_DEPTH : integer;
  attribute AR_CH_FIFO_DEPTH of inst : label is 256;
  attribute AR_CH_PTR_WIDTH : integer;
  attribute AR_CH_PTR_WIDTH of inst : label is 8;
  attribute AWB_FC_WIDTH : integer;
  attribute AWB_FC_WIDTH of inst : label is 2;
  attribute AW_CH_FC : integer;
  attribute AW_CH_FC of inst : label is 128;
  attribute AW_CH_FIFO_DEPTH : integer;
  attribute AW_CH_FIFO_DEPTH of inst : label is 256;
  attribute AW_CH_PTR_WIDTH : integer;
  attribute AW_CH_PTR_WIDTH of inst : label is 8;
  attribute AXILITE_WIDTH : integer;
  attribute AXILITE_WIDTH of inst : label is 20;
  attribute BFIFO_DATA_SIZE : integer;
  attribute BFIFO_DATA_SIZE of inst : label is 8;
  attribute BFIFO_WIDTH : integer;
  attribute BFIFO_WIDTH of inst : label is 8;
  attribute BR_CH_FC : integer;
  attribute BR_CH_FC of inst : label is 128;
  attribute BR_CH_FIFO_DEPTH : integer;
  attribute BR_CH_FIFO_DEPTH of inst : label is 256;
  attribute BR_CH_PTR_WIDTH : integer;
  attribute BR_CH_PTR_WIDTH of inst : label is 8;
  attribute C_AURORA_WIDTH : integer;
  attribute C_AURORA_WIDTH of inst : label is 32;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_AXI_BRST_WIDTH : integer;
  attribute C_AXI_BRST_WIDTH of inst : label is 2;
  attribute C_AXI_BUS_TYPE : integer;
  attribute C_AXI_BUS_TYPE of inst : label is 0;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 6;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of inst : label is 8;
  attribute C_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_AXI_LITE_ADDR_WIDTH of inst : label is 32;
  attribute C_AXI_LITE_DATA_WIDTH : integer;
  attribute C_AXI_LITE_DATA_WIDTH of inst : label is 32;
  attribute C_AXI_LITE_PROT_WIDTH : integer;
  attribute C_AXI_LITE_PROT_WIDTH of inst : label is 2;
  attribute C_AXI_LITE_RESP_WIDTH : integer;
  attribute C_AXI_LITE_RESP_WIDTH of inst : label is 2;
  attribute C_AXI_LITE_STB_WIDTH : integer;
  attribute C_AXI_LITE_STB_WIDTH of inst : label is 4;
  attribute C_AXI_RESP_WIDTH : integer;
  attribute C_AXI_RESP_WIDTH of inst : label is 2;
  attribute C_AXI_SIZE_WIDTH : integer;
  attribute C_AXI_SIZE_WIDTH of inst : label is 3;
  attribute C_AXI_SIZE_WIDTH_INTERNAL : integer;
  attribute C_AXI_SIZE_WIDTH_INTERNAL of inst : label is 2;
  attribute C_AXI_STB_WIDTH : integer;
  attribute C_AXI_STB_WIDTH of inst : label is 4;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of inst : label is 0;
  attribute C_DISABLE_CLK_SHIFT : integer;
  attribute C_DISABLE_CLK_SHIFT of inst : label is 0;
  attribute C_DISABLE_DESKEW : integer;
  attribute C_DISABLE_DESKEW of inst : label is 0;
  attribute C_ECC_ENABLE : integer;
  attribute C_ECC_ENABLE of inst : label is 0;
  attribute C_EN_AXI_LINK_HNDLR : integer;
  attribute C_EN_AXI_LINK_HNDLR of inst : label is 0;
  attribute C_EN_LEGACY_MODE : integer;
  attribute C_EN_LEGACY_MODE of inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynquplus";
  attribute C_FIFO_DEPTH_LH : integer;
  attribute C_FIFO_DEPTH_LH of inst : label is 256;
  attribute C_INCLUDE_AXILITE : integer;
  attribute C_INCLUDE_AXILITE of inst : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of inst : label is "axi_c2c";
  attribute C_INTERFACE_MODE : integer;
  attribute C_INTERFACE_MODE of inst : label is 1;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of inst : label is 3;
  attribute C_INTERRUPT_WIDTH : integer;
  attribute C_INTERRUPT_WIDTH of inst : label is 4;
  attribute C_MASTER_FPGA : integer;
  attribute C_MASTER_FPGA of inst : label is 1;
  attribute C_NUM_OF_IO : integer;
  attribute C_NUM_OF_IO of inst : label is 20;
  attribute C_PHY_SELECT : integer;
  attribute C_PHY_SELECT of inst : label is 1;
  attribute C_RD_CNTR_WIDTH : integer;
  attribute C_RD_CNTR_WIDTH of inst : label is 8;
  attribute C_SELECTIO_DDR : integer;
  attribute C_SELECTIO_DDR of inst : label is 0;
  attribute C_SELECTIO_PHY_CLK : integer;
  attribute C_SELECTIO_PHY_CLK of inst : label is 100;
  attribute C_SELECTIO_WIDTH : integer;
  attribute C_SELECTIO_WIDTH of inst : label is 9;
  attribute C_SIMULATION : integer;
  attribute C_SIMULATION of inst : label is 0;
  attribute C_SYNC_STAGE : integer;
  attribute C_SYNC_STAGE of inst : label is 3;
  attribute C_USE_DIFF_CLK : integer;
  attribute C_USE_DIFF_CLK of inst : label is 0;
  attribute C_USE_DIFF_IO : integer;
  attribute C_USE_DIFF_IO of inst : label is 0;
  attribute C_WIDTH_CONVERSION : integer;
  attribute C_WIDTH_CONVERSION of inst : label is 2;
  attribute C_WR_CNTR_WIDTH : integer;
  attribute C_WR_CNTR_WIDTH of inst : label is 8;
  attribute DATA_MUX_RATIO : integer;
  attribute DATA_MUX_RATIO of inst : label is 2;
  attribute DATA_MUX_RATIO_ID_WID_0_TO_12 : integer;
  attribute DATA_MUX_RATIO_ID_WID_0_TO_12 of inst : label is 2;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute EN_ECC : integer;
  attribute EN_ECC of inst : label is 0;
  attribute PHY_CTRL_WIDTH : integer;
  attribute PHY_CTRL_WIDTH of inst : label is 3;
  attribute PHY_DATA_WIDTH : integer;
  attribute PHY_DATA_WIDTH of inst : label is 32;
  attribute RB_FC_WIDTH : integer;
  attribute RB_FC_WIDTH of inst : label is 3;
  attribute RFIFO_DATA_SIZE : integer;
  attribute RFIFO_DATA_SIZE of inst : label is 41;
  attribute RFIFO_DATA_SIZE_M2 : integer;
  attribute RFIFO_DATA_SIZE_M2 of inst : label is 1;
  attribute RFIFO_DATA_SIZE_M3 : integer;
  attribute RFIFO_DATA_SIZE_M3 of inst : label is 2;
  attribute RFIFO_DATA_SIZE_M4 : integer;
  attribute RFIFO_DATA_SIZE_M4 of inst : label is 1;
  attribute RFIFO_TIE_WIDTH : integer;
  attribute RFIFO_TIE_WIDTH of inst : label is 2;
  attribute RFIFO_WIDTH : integer;
  attribute RFIFO_WIDTH of inst : label is 42;
  attribute TDM_ID_WIDTH : integer;
  attribute TDM_ID_WIDTH of inst : label is 2;
  attribute TDM_VAL_BITS : integer;
  attribute TDM_VAL_BITS of inst : label is 1;
  attribute WFIFO_DATA_SIZE : integer;
  attribute WFIFO_DATA_SIZE of inst : label is 38;
  attribute WFIFO_DATA_SIZE_M2 : integer;
  attribute WFIFO_DATA_SIZE_M2 of inst : label is 0;
  attribute WFIFO_DATA_SIZE_M3 : integer;
  attribute WFIFO_DATA_SIZE_M3 of inst : label is 2;
  attribute WFIFO_DATA_SIZE_M4 : integer;
  attribute WFIFO_DATA_SIZE_M4 of inst : label is 2;
  attribute WFIFO_TIE_WIDTH : integer;
  attribute WFIFO_TIE_WIDTH of inst : label is 1;
  attribute WFIFO_WIDTH : integer;
  attribute WFIFO_WIDTH of inst : label is 38;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of inst : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aurora_init_clk : signal is "xilinx.com:signal:clock:1.0 INIT_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aurora_init_clk : signal is "XIL_INTERFACENAME INIT_CLK, ASSOCIATED_RESET aurora_pma_init_out, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aurora_mmcm_not_locked : signal is "xilinx.com:signal:reset:1.0 AURORA_MMCM_NOT_LOCKED RST";
  attribute X_INTERFACE_PARAMETER of aurora_mmcm_not_locked : signal is "XIL_INTERFACENAME AURORA_MMCM_NOT_LOCKED, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aurora_pma_init_in : signal is "xilinx.com:signal:reset:1.0 AURORA_PMA_INIT_IN RST";
  attribute X_INTERFACE_PARAMETER of aurora_pma_init_in : signal is "XIL_INTERFACENAME AURORA_PMA_INIT_IN, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aurora_pma_init_out : signal is "xilinx.com:signal:reset:1.0 AURORA_PMA_INIT_OUT RST";
  attribute X_INTERFACE_PARAMETER of aurora_pma_init_out : signal is "XIL_INTERFACENAME AURORA_PMA_INIT_OUT, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aurora_reset_pb : signal is "xilinx.com:signal:reset:1.0 AURORA_RST_OUT RST";
  attribute X_INTERFACE_PARAMETER of aurora_reset_pb : signal is "XIL_INTERFACENAME AURORA_RST_OUT, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_c2c_aurora_rx_tvalid : signal is "xilinx.com:interface:axis:1.0 AXIS_RX TVALID";
  attribute X_INTERFACE_PARAMETER of axi_c2c_aurora_rx_tvalid : signal is "XIL_INTERFACENAME AXIS_RX, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 93750000, PHASE 0, CLK_DOMAIN design_1_axi_c2c_phy_clk, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_c2c_aurora_tx_tready : signal is "xilinx.com:interface:axis:1.0 AXIS_TX TREADY";
  attribute X_INTERFACE_INFO of axi_c2c_aurora_tx_tvalid : signal is "xilinx.com:interface:axis:1.0 AXIS_TX TVALID";
  attribute X_INTERFACE_PARAMETER of axi_c2c_aurora_tx_tvalid : signal is "XIL_INTERFACENAME AXIS_TX, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 93750000, PHASE 0, CLK_DOMAIN design_1_axi_c2c_phy_clk, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_c2c_phy_clk : signal is "xilinx.com:signal:clock:1.0 axi_c2c_phy_clk CLK";
  attribute X_INTERFACE_PARAMETER of axi_c2c_phy_clk : signal is "XIL_INTERFACENAME axi_c2c_phy_clk, ASSOCIATED_BUSIF AXIS_TX:AXIS_RX, ASSOCIATED_RESET aurora_reset_pb, FREQ_HZ 93750000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN design_1_axi_c2c_phy_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_aclk : signal is "xilinx.com:signal:clock:1.0 s_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_aclk : signal is "XIL_INTERFACENAME s_aclk, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_aresetn, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_aresetn : signal is "xilinx.com:signal:reset:1.0 s_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_aresetn : signal is "XIL_INTERFACENAME s_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 s_axi RLAST";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME s_axi, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 99999001, ID_WIDTH 6, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 s_axi WLAST";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_INFO of axi_c2c_aurora_rx_tdata : signal is "xilinx.com:interface:axis:1.0 AXIS_RX TDATA";
  attribute X_INTERFACE_INFO of axi_c2c_aurora_tx_tdata : signal is "xilinx.com:interface:axis:1.0 AXIS_TX TDATA";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 s_axi ARBURST";
  attribute X_INTERFACE_INFO of s_axi_arid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARID";
  attribute X_INTERFACE_INFO of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 s_axi ARLEN";
  attribute X_INTERFACE_INFO of s_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 s_axi ARSIZE";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 s_axi AWBURST";
  attribute X_INTERFACE_INFO of s_axi_awid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWID";
  attribute X_INTERFACE_INFO of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 s_axi AWLEN";
  attribute X_INTERFACE_INFO of s_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 s_axi AWSIZE";
  attribute X_INTERFACE_INFO of s_axi_bid : signal is "xilinx.com:interface:aximm:1.0 s_axi BID";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_INFO of s_axi_rid : signal is "xilinx.com:interface:aximm:1.0 s_axi RID";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi WSTRB";
begin
  axi_c2c_aurora_tx_tdata(31) <= \<const0>\;
  axi_c2c_aurora_tx_tdata(30 downto 0) <= \^axi_c2c_aurora_tx_tdata\(30 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_chip2chip_v5_0_18
     port map (
      aurora_do_cc => aurora_do_cc,
      aurora_init_clk => aurora_init_clk,
      aurora_mmcm_not_locked => aurora_mmcm_not_locked,
      aurora_pma_init_in => aurora_pma_init_in,
      aurora_pma_init_out => aurora_pma_init_out,
      aurora_reset_pb => aurora_reset_pb,
      axi_c2c_aurora_channel_up => axi_c2c_aurora_channel_up,
      axi_c2c_aurora_rx_tdata(31 downto 0) => axi_c2c_aurora_rx_tdata(31 downto 0),
      axi_c2c_aurora_rx_tvalid => axi_c2c_aurora_rx_tvalid,
      axi_c2c_aurora_tx_tdata(31) => NLW_inst_axi_c2c_aurora_tx_tdata_UNCONNECTED(31),
      axi_c2c_aurora_tx_tdata(30 downto 0) => \^axi_c2c_aurora_tx_tdata\(30 downto 0),
      axi_c2c_aurora_tx_tready => axi_c2c_aurora_tx_tready,
      axi_c2c_aurora_tx_tvalid => axi_c2c_aurora_tx_tvalid,
      axi_c2c_config_error_out => axi_c2c_config_error_out,
      axi_c2c_link_error_out => axi_c2c_link_error_out,
      axi_c2c_link_status_out => axi_c2c_link_status_out,
      axi_c2c_lnk_hndlr_in_progress => NLW_inst_axi_c2c_lnk_hndlr_in_progress_UNCONNECTED,
      axi_c2c_m2s_intr_in(3 downto 0) => axi_c2c_m2s_intr_in(3 downto 0),
      axi_c2c_m2s_intr_out(3 downto 0) => NLW_inst_axi_c2c_m2s_intr_out_UNCONNECTED(3 downto 0),
      axi_c2c_multi_bit_error_out => axi_c2c_multi_bit_error_out,
      axi_c2c_phy_clk => axi_c2c_phy_clk,
      axi_c2c_s2m_intr_in(3 downto 0) => B"0000",
      axi_c2c_s2m_intr_out(3 downto 0) => axi_c2c_s2m_intr_out(3 downto 0),
      axi_c2c_selio_rx_clk_in => '0',
      axi_c2c_selio_rx_data_in(8 downto 0) => B"000000000",
      axi_c2c_selio_rx_diff_clk_in_n => '0',
      axi_c2c_selio_rx_diff_clk_in_p => '0',
      axi_c2c_selio_rx_diff_data_in_n(8 downto 0) => B"000000000",
      axi_c2c_selio_rx_diff_data_in_p(8 downto 0) => B"000000000",
      axi_c2c_selio_tx_clk_out => NLW_inst_axi_c2c_selio_tx_clk_out_UNCONNECTED,
      axi_c2c_selio_tx_data_out(8 downto 0) => NLW_inst_axi_c2c_selio_tx_data_out_UNCONNECTED(8 downto 0),
      axi_c2c_selio_tx_diff_clk_out_n => NLW_inst_axi_c2c_selio_tx_diff_clk_out_n_UNCONNECTED,
      axi_c2c_selio_tx_diff_clk_out_p => NLW_inst_axi_c2c_selio_tx_diff_clk_out_p_UNCONNECTED,
      axi_c2c_selio_tx_diff_data_out_n(8 downto 0) => NLW_inst_axi_c2c_selio_tx_diff_data_out_n_UNCONNECTED(8 downto 0),
      axi_c2c_selio_tx_diff_data_out_p(8 downto 0) => NLW_inst_axi_c2c_selio_tx_diff_data_out_p_UNCONNECTED(8 downto 0),
      idelay_ref_clk => '0',
      m_aclk => '0',
      m_aclk_out => NLW_inst_m_aclk_out_UNCONNECTED,
      m_aresetn => '1',
      m_axi_araddr(31 downto 0) => NLW_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arid(5 downto 0) => NLW_inst_m_axi_arid_UNCONNECTED(5 downto 0),
      m_axi_arlen(7 downto 0) => NLW_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arready => '0',
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_arvalid => NLW_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awid(5 downto 0) => NLW_inst_m_axi_awid_UNCONNECTED(5 downto 0),
      m_axi_awlen(7 downto 0) => NLW_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awready => '0',
      m_axi_awsize(2 downto 0) => NLW_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awvalid => NLW_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(5 downto 0) => B"000000",
      m_axi_bready => NLW_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_bvalid => '0',
      m_axi_lite_aclk => '0',
      m_axi_lite_araddr(31 downto 0) => NLW_inst_m_axi_lite_araddr_UNCONNECTED(31 downto 0),
      m_axi_lite_arprot(1 downto 0) => NLW_inst_m_axi_lite_arprot_UNCONNECTED(1 downto 0),
      m_axi_lite_arready => '0',
      m_axi_lite_arvalid => NLW_inst_m_axi_lite_arvalid_UNCONNECTED,
      m_axi_lite_awaddr(31 downto 0) => NLW_inst_m_axi_lite_awaddr_UNCONNECTED(31 downto 0),
      m_axi_lite_awprot(1 downto 0) => NLW_inst_m_axi_lite_awprot_UNCONNECTED(1 downto 0),
      m_axi_lite_awready => '0',
      m_axi_lite_awvalid => NLW_inst_m_axi_lite_awvalid_UNCONNECTED,
      m_axi_lite_bready => NLW_inst_m_axi_lite_bready_UNCONNECTED,
      m_axi_lite_bresp(1 downto 0) => B"00",
      m_axi_lite_bvalid => '0',
      m_axi_lite_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_lite_rready => NLW_inst_m_axi_lite_rready_UNCONNECTED,
      m_axi_lite_rresp(1 downto 0) => B"00",
      m_axi_lite_rvalid => '0',
      m_axi_lite_wdata(31 downto 0) => NLW_inst_m_axi_lite_wdata_UNCONNECTED(31 downto 0),
      m_axi_lite_wready => '0',
      m_axi_lite_wstrb(3 downto 0) => NLW_inst_m_axi_lite_wstrb_UNCONNECTED(3 downto 0),
      m_axi_lite_wvalid => NLW_inst_m_axi_lite_wvalid_UNCONNECTED,
      m_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_rid(5 downto 0) => B"000000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_rvalid => '0',
      m_axi_wdata(31 downto 0) => NLW_inst_m_axi_wdata_UNCONNECTED(31 downto 0),
      m_axi_wlast => NLW_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(3 downto 0) => NLW_inst_m_axi_wstrb_UNCONNECTED(3 downto 0),
      m_axi_wuser(0) => NLW_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_inst_m_axi_wvalid_UNCONNECTED,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arid(5 downto 0) => s_axi_arid(5 downto 0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arsize(2) => '0',
      s_axi_arsize(1 downto 0) => s_axi_arsize(1 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awid(5 downto 0) => s_axi_awid(5 downto 0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awsize(2) => '0',
      s_axi_awsize(1 downto 0) => s_axi_awsize(1 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(5 downto 0) => s_axi_bid(5 downto 0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_lite_aclk => '0',
      s_axi_lite_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_lite_arprot(1 downto 0) => B"00",
      s_axi_lite_arready => NLW_inst_s_axi_lite_arready_UNCONNECTED,
      s_axi_lite_arvalid => '0',
      s_axi_lite_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_lite_awprot(1 downto 0) => B"00",
      s_axi_lite_awready => NLW_inst_s_axi_lite_awready_UNCONNECTED,
      s_axi_lite_awvalid => '0',
      s_axi_lite_bready => '0',
      s_axi_lite_bresp(1 downto 0) => NLW_inst_s_axi_lite_bresp_UNCONNECTED(1 downto 0),
      s_axi_lite_bvalid => NLW_inst_s_axi_lite_bvalid_UNCONNECTED,
      s_axi_lite_rdata(31 downto 0) => NLW_inst_s_axi_lite_rdata_UNCONNECTED(31 downto 0),
      s_axi_lite_rready => '0',
      s_axi_lite_rresp(1 downto 0) => NLW_inst_s_axi_lite_rresp_UNCONNECTED(1 downto 0),
      s_axi_lite_rvalid => NLW_inst_s_axi_lite_rvalid_UNCONNECTED,
      s_axi_lite_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_lite_wready => NLW_inst_s_axi_lite_wready_UNCONNECTED,
      s_axi_lite_wstrb(3 downto 0) => B"0000",
      s_axi_lite_wvalid => '0',
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(5 downto 0) => s_axi_rid(5 downto 0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
