<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p861" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_861{left:768px;bottom:68px;letter-spacing:0.1px;}
#t2_861{left:813px;bottom:68px;letter-spacing:0.12px;}
#t3_861{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_861{left:70px;bottom:813px;letter-spacing:0.13px;}
#t5_861{left:156px;bottom:813px;letter-spacing:0.13px;word-spacing:0.02px;}
#t6_861{left:70px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_861{left:70px;bottom:320px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_861{left:70px;bottom:303px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t9_861{left:82px;bottom:1054px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#ta_861{left:254px;bottom:1054px;letter-spacing:-0.13px;}
#tb_861{left:365px;bottom:1054px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tc_861{left:364px;bottom:1037px;letter-spacing:-0.11px;}
#td_861{left:364px;bottom:1020px;letter-spacing:-0.11px;}
#te_861{left:364px;bottom:1004px;letter-spacing:-0.12px;}
#tf_861{left:82px;bottom:975px;letter-spacing:-0.11px;}
#tg_861{left:254px;bottom:975px;letter-spacing:-0.12px;}
#th_861{left:365px;bottom:975px;letter-spacing:-0.11px;word-spacing:-0.59px;}
#ti_861{left:364px;bottom:958px;letter-spacing:-0.11px;}
#tj_861{left:364px;bottom:941px;letter-spacing:-0.11px;}
#tk_861{left:364px;bottom:924px;letter-spacing:-0.12px;word-spacing:-0.16px;}
#tl_861{left:364px;bottom:907px;letter-spacing:-0.1px;}
#tm_861{left:82px;bottom:878px;letter-spacing:-0.13px;}
#tn_861{left:254px;bottom:878px;letter-spacing:-0.12px;}
#to_861{left:364px;bottom:878px;letter-spacing:-0.12px;}
#tp_861{left:364px;bottom:862px;letter-spacing:-0.12px;}
#tq_861{left:321px;bottom:751px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tr_861{left:416px;bottom:751px;letter-spacing:0.14px;word-spacing:-0.05px;}
#ts_861{left:124px;bottom:719px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#tt_861{left:272px;bottom:719px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tu_861{left:567px;bottom:719px;letter-spacing:-0.11px;}
#tv_861{left:82px;bottom:690px;letter-spacing:-0.13px;}
#tw_861{left:254px;bottom:690px;letter-spacing:-0.13px;}
#tx_861{left:364px;bottom:690px;letter-spacing:-0.1px;word-spacing:-0.37px;}
#ty_861{left:364px;bottom:674px;letter-spacing:-0.11px;}
#tz_861{left:364px;bottom:657px;letter-spacing:-0.11px;}
#t10_861{left:82px;bottom:628px;letter-spacing:-0.12px;}
#t11_861{left:254px;bottom:628px;letter-spacing:-0.11px;}
#t12_861{left:365px;bottom:628px;letter-spacing:-0.12px;word-spacing:-0.46px;}
#t13_861{left:364px;bottom:611px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#t14_861{left:364px;bottom:594px;letter-spacing:-0.11px;}
#t15_861{left:364px;bottom:577px;letter-spacing:-0.11px;}
#t16_861{left:364px;bottom:561px;letter-spacing:-0.11px;}
#t17_861{left:82px;bottom:532px;letter-spacing:-0.13px;}
#t18_861{left:223px;bottom:538px;}
#t19_861{left:74px;bottom:410px;letter-spacing:-0.14px;}
#t1a_861{left:73px;bottom:390px;letter-spacing:-0.12px;word-spacing:-0.16px;}
#t1b_861{left:88px;bottom:374px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1c_861{left:254px;bottom:532px;letter-spacing:-0.11px;}
#t1d_861{left:365px;bottom:532px;letter-spacing:-0.12px;word-spacing:-0.46px;}
#t1e_861{left:364px;bottom:515px;letter-spacing:-0.1px;}
#t1f_861{left:82px;bottom:486px;letter-spacing:-0.11px;}
#t1g_861{left:254px;bottom:486px;letter-spacing:-0.11px;}
#t1h_861{left:365px;bottom:486px;letter-spacing:-0.11px;}
#t1i_861{left:364px;bottom:469px;letter-spacing:-0.12px;}
#t1j_861{left:254px;bottom:440px;letter-spacing:-0.11px;}
#t1k_861{left:364px;bottom:440px;letter-spacing:-0.11px;}
#t1l_861{left:330px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1m_861{left:425px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.01px;}

.s1_861{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_861{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_861{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_861{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_861{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s6_861{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s7_861{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
.s8_861{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts861" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg861Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg861" style="-webkit-user-select: none;"><object width="935" height="1210" data="861/861.svg" type="image/svg+xml" id="pdf861" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_861" class="t s1_861">Vol. 3B </span><span id="t2_861" class="t s1_861">20-147 </span>
<span id="t3_861" class="t s2_861">PERFORMANCE MONITORING </span>
<span id="t4_861" class="t s3_861">20.9.2.2.2 </span><span id="t5_861" class="t s3_861">Memory Access Info </span>
<span id="t6_861" class="t s4_861">This group contains the legacy PEBS memory-related fields; see Section 20.3.1.1.2. </span>
<span id="t7_861" class="t s4_861">Beginning with 12th generation Intel Core processors, the memory access information group has been updated. </span>
<span id="t8_861" class="t s4_861">New fields added are shaded gray in Table 20-94. </span>
<span id="t9_861" class="t s5_861">Instruction Pointer </span><span id="ta_861" class="t s5_861">[63:0] </span><span id="tb_861" class="t s5_861">This field reports the Eventing Instruction Pointer (EventingIP) of the retired </span>
<span id="tc_861" class="t s5_861">instruction that triggered the PEBS record generation. Note that this field is </span>
<span id="td_861" class="t s5_861">different than R/EIP which records the instruction pointer of the next instruction </span>
<span id="te_861" class="t s5_861">to be executed after record generation. The legacy R/EIP field has been removed. </span>
<span id="tf_861" class="t s5_861">Applicable Counters </span><span id="tg_861" class="t s5_861">[63:0] </span><span id="th_861" class="t s5_861">The Applicable Counters field indicates which counters triggered the generation of </span>
<span id="ti_861" class="t s5_861">the PEBS record, linking the record to specific events. This allows software to </span>
<span id="tj_861" class="t s5_861">correlate the PEBS record entry properly with the instruction that caused the </span>
<span id="tk_861" class="t s5_861">event, even when multiple counters are configured to generate PEBS records and </span>
<span id="tl_861" class="t s5_861">multiple bits are set in the field. </span>
<span id="tm_861" class="t s5_861">TSC </span><span id="tn_861" class="t s5_861">[63:0] </span><span id="to_861" class="t s5_861">This field provides the time stamp counter value when the PEBS record was </span>
<span id="tp_861" class="t s5_861">generated. </span>
<span id="tq_861" class="t s3_861">Table 20-93. </span><span id="tr_861" class="t s3_861">Memory Access Info Group </span>
<span id="ts_861" class="t s6_861">Field Name </span><span id="tt_861" class="t s6_861">Bit Width </span><span id="tu_861" class="t s6_861">Description </span>
<span id="tv_861" class="t s5_861">Memory Access Address </span><span id="tw_861" class="t s5_861">[63:0] </span><span id="tx_861" class="t s5_861">This field contains the linear address of the source of the load, or linear address of </span>
<span id="ty_861" class="t s5_861">the destination (target) of the store. This value is written as a 64-bit address in </span>
<span id="tz_861" class="t s5_861">canonical form. </span>
<span id="t10_861" class="t s5_861">Memory Auxiliary Info </span><span id="t11_861" class="t s5_861">[63:0] </span><span id="t12_861" class="t s5_861">When a MEM_TRANS_RETIRED.* event is configured in a General Purpose counter, </span>
<span id="t13_861" class="t s5_861">this field contains an encoded value indicating the memory hierarchy source which </span>
<span id="t14_861" class="t s5_861">satisfied the load. These encodings are detailed in Table 20-4 and Table 20-13. If </span>
<span id="t15_861" class="t s5_861">the PEBS assist was triggered for a store uop, this field will contain information </span>
<span id="t16_861" class="t s5_861">indicating the status of the store, as detailed in Table 20-14. </span>
<span id="t17_861" class="t s5_861">Memory Access Latency </span>
<span id="t18_861" class="t s7_861">1 </span>
<span id="t19_861" class="t s8_861">NOTES: </span>
<span id="t1a_861" class="t s5_861">1. In certain conditions, high latencies in fields under “Memory Access Latency” may be observed even when the Data Src of the “Mem- </span>
<span id="t1b_861" class="t s5_861">ory Auxiliary Info” field indicates a close source. </span>
<span id="t1c_861" class="t s5_861">[63:0] </span><span id="t1d_861" class="t s5_861">When a MEM_TRANS_RETIRED.* event is configured in a General Purpose counter, </span>
<span id="t1e_861" class="t s5_861">this field contains the latency to service the load in core clock cycles. </span>
<span id="t1f_861" class="t s5_861">TSX Auxiliary Info </span><span id="t1g_861" class="t s5_861">[31:0] </span><span id="t1h_861" class="t s5_861">This field contains the number of cycles in the last TSX region, regardless of </span>
<span id="t1i_861" class="t s5_861">whether that region had aborted or committed. </span>
<span id="t1j_861" class="t s5_861">[63:32] </span><span id="t1k_861" class="t s5_861">This field contains the abort details. Refer to Section 20.3.6.5.1. </span>
<span id="t1l_861" class="t s3_861">Table 20-92. </span><span id="t1m_861" class="t s3_861">Basic Info Group (Contd.) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
