// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Fri Apr 19 12:17:06 2024
// Host        : LAPTOP-B4KII2QQ running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ cv_ov5640_sobelFilter_0_0_sim_netlist.v
// Design      : cv_ov5640_sobelFilter_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat
   (in_r_TREADY,
    start_once_reg,
    \exitcond_i_reg_506_reg[0]_0 ,
    AXIvideo2Mat_U0_img_cols_V_read,
    D,
    \axi_data_V_1_i_reg_314_reg[15]_0 ,
    \axi_data_V_1_i_reg_314_reg[23]_0 ,
    internal_full_n_reg,
    internal_full_n_reg_0,
    ap_idle,
    ap_sync_ready,
    start_once_reg_reg_0,
    ap_rst_n_0,
    \ap_CS_fsm_reg[3]_0 ,
    SS,
    ap_clk,
    ap_rst_n,
    in_r_TVALID,
    src_cols_V_c22_full_n,
    src_rows_V_c_empty_n,
    int_ap_idle_reg,
    src_rows_V_c21_full_n,
    src_cols_V_c_empty_n,
    src_data_stream_0_V_full_n,
    src_data_stream_2_V_full_n,
    src_data_stream_1_V_full_n,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    ap_start,
    start_for_CvtColor_U0_full_n,
    in_r_TLAST,
    in_r_TUSER,
    Q,
    Sobel_U0_ap_start,
    int_ap_idle_reg_0,
    Block_Mat_exit49_pro_U0_ap_ready,
    ap_sync_reg_Block_Mat_exit49_pro_U0_ap_ready_reg,
    \cols_V_reg_472_reg[31]_0 ,
    \rows_V_reg_467_reg[31]_0 ,
    in_r_TDATA);
  output in_r_TREADY;
  output start_once_reg;
  output \exitcond_i_reg_506_reg[0]_0 ;
  output AXIvideo2Mat_U0_img_cols_V_read;
  output [7:0]D;
  output [7:0]\axi_data_V_1_i_reg_314_reg[15]_0 ;
  output [7:0]\axi_data_V_1_i_reg_314_reg[23]_0 ;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output ap_idle;
  output ap_sync_ready;
  output start_once_reg_reg_0;
  output ap_rst_n_0;
  output \ap_CS_fsm_reg[3]_0 ;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input in_r_TVALID;
  input src_cols_V_c22_full_n;
  input src_rows_V_c_empty_n;
  input int_ap_idle_reg;
  input src_rows_V_c21_full_n;
  input src_cols_V_c_empty_n;
  input src_data_stream_0_V_full_n;
  input src_data_stream_2_V_full_n;
  input src_data_stream_1_V_full_n;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input ap_start;
  input start_for_CvtColor_U0_full_n;
  input [0:0]in_r_TLAST;
  input [0:0]in_r_TUSER;
  input [0:0]Q;
  input Sobel_U0_ap_start;
  input int_ap_idle_reg_0;
  input Block_Mat_exit49_pro_U0_ap_ready;
  input ap_sync_reg_Block_Mat_exit49_pro_U0_ap_ready_reg;
  input [31:0]\cols_V_reg_472_reg[31]_0 ;
  input [31:0]\rows_V_reg_467_reg[31]_0 ;
  input [23:0]in_r_TDATA;

  wire AXI_video_strm_V_data_V_0_ack_in;
  wire AXI_video_strm_V_data_V_0_ack_out;
  wire [23:0]AXI_video_strm_V_data_V_0_data_out;
  wire AXI_video_strm_V_data_V_0_load_B;
  wire [23:0]AXI_video_strm_V_data_V_0_payload_A;
  wire \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ;
  wire [23:0]AXI_video_strm_V_data_V_0_payload_B;
  wire AXI_video_strm_V_data_V_0_sel;
  wire AXI_video_strm_V_data_V_0_sel2;
  wire AXI_video_strm_V_data_V_0_sel3;
  wire AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_0_sel_wr;
  wire AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0;
  wire \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_0_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_last_V_0_ack_in;
  wire AXI_video_strm_V_last_V_0_data_out;
  wire AXI_video_strm_V_last_V_0_payload_A;
  wire \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_payload_B;
  wire \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_sel;
  wire AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_0_sel_wr;
  wire AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0;
  wire \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_0_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_user_V_0_ack_in;
  wire AXI_video_strm_V_user_V_0_payload_A;
  wire \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_payload_B;
  wire \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_sel;
  wire AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_0_sel_wr;
  wire AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0;
  wire \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_0_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ;
  wire AXIvideo2Mat_U0_ap_ready;
  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire Block_Mat_exit49_pro_U0_ap_ready;
  wire [7:0]D;
  wire [0:0]Q;
  wire [0:0]SS;
  wire Sobel_U0_ap_start;
  wire \ap_CS_fsm[1]_i_2__0_n_0 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire [7:0]ap_NS_fsm;
  wire ap_block_pp1_stage0_110011;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_0;
  wire ap_enable_reg_pp1_iter0_i_2_n_0;
  wire ap_enable_reg_pp1_iter1_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_reg_n_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_0;
  wire ap_enable_reg_pp2_iter0_i_2_n_0;
  wire ap_enable_reg_pp2_iter0_i_3_n_0;
  wire ap_enable_reg_pp2_iter1_i_1_n_0;
  wire ap_enable_reg_pp2_iter1_reg_n_0;
  wire ap_idle;
  wire ap_phi_mux_axi_last_V_2_i_phi_fu_330_p4;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_Block_Mat_exit49_pro_U0_ap_ready_reg;
  wire [23:0]axi_data_V1_i_reg_259;
  wire \axi_data_V1_i_reg_259[0]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[10]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[11]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[12]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[13]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[14]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[15]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[16]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[17]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[18]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[19]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[1]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[20]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[21]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[22]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[23]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[2]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[3]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[4]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[5]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[6]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[7]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[8]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_259[9]_i_1_n_0 ;
  wire [23:0]axi_data_V_1_i_reg_314;
  wire \axi_data_V_1_i_reg_314[0]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[10]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[11]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[12]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[13]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[14]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[15]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[16]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[17]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[18]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[19]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[1]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[20]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[21]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[22]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[23]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[2]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[3]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[4]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[5]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[6]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[7]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[8]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_314[9]_i_1_n_0 ;
  wire [7:0]\axi_data_V_1_i_reg_314_reg[15]_0 ;
  wire [7:0]\axi_data_V_1_i_reg_314_reg[23]_0 ;
  wire [23:0]axi_data_V_3_i_reg_373;
  wire \axi_data_V_3_i_reg_373[0]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[10]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[11]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[12]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[13]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[14]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[15]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[16]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[17]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[18]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[19]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[1]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[20]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[21]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[22]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[23]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[2]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[3]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[4]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[5]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[6]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[7]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[8]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_373[9]_i_1_n_0 ;
  wire axi_last_V1_i_reg_249;
  wire \axi_last_V1_i_reg_249[0]_i_1_n_0 ;
  wire axi_last_V_3_i_reg_361;
  wire \axi_last_V_3_i_reg_361[0]_i_1_n_0 ;
  wire brmerge_i_fu_429_p2;
  wire brmerge_i_reg_515;
  wire \brmerge_i_reg_515[0]_i_1_n_0 ;
  wire [31:0]cols_V_reg_472;
  wire [31:0]\cols_V_reg_472_reg[31]_0 ;
  wire \eol_2_i_reg_350[0]_i_1_n_0 ;
  wire \eol_2_i_reg_350[0]_i_2_n_0 ;
  wire \eol_2_i_reg_350_reg_n_0_[0] ;
  wire eol_i_reg_291;
  wire \eol_i_reg_291_reg_n_0_[0] ;
  wire eol_reg_303;
  wire \eol_reg_303[0]_i_2_n_0 ;
  wire \eol_reg_303_reg_n_0_[0] ;
  wire exitcond8_i_fu_404_p2;
  wire exitcond_i_fu_415_p2;
  wire \exitcond_i_reg_506[0]_i_1_n_0 ;
  wire \exitcond_i_reg_506_reg[0]_0 ;
  wire \exitcond_i_reg_506_reg_n_0_[0] ;
  wire [31:0]i_V_fu_409_p2;
  wire [31:0]i_V_reg_501;
  wire \i_V_reg_501_reg[12]_i_1_n_0 ;
  wire \i_V_reg_501_reg[12]_i_1_n_1 ;
  wire \i_V_reg_501_reg[12]_i_1_n_2 ;
  wire \i_V_reg_501_reg[12]_i_1_n_3 ;
  wire \i_V_reg_501_reg[16]_i_1_n_0 ;
  wire \i_V_reg_501_reg[16]_i_1_n_1 ;
  wire \i_V_reg_501_reg[16]_i_1_n_2 ;
  wire \i_V_reg_501_reg[16]_i_1_n_3 ;
  wire \i_V_reg_501_reg[20]_i_1_n_0 ;
  wire \i_V_reg_501_reg[20]_i_1_n_1 ;
  wire \i_V_reg_501_reg[20]_i_1_n_2 ;
  wire \i_V_reg_501_reg[20]_i_1_n_3 ;
  wire \i_V_reg_501_reg[24]_i_1_n_0 ;
  wire \i_V_reg_501_reg[24]_i_1_n_1 ;
  wire \i_V_reg_501_reg[24]_i_1_n_2 ;
  wire \i_V_reg_501_reg[24]_i_1_n_3 ;
  wire \i_V_reg_501_reg[28]_i_1_n_0 ;
  wire \i_V_reg_501_reg[28]_i_1_n_1 ;
  wire \i_V_reg_501_reg[28]_i_1_n_2 ;
  wire \i_V_reg_501_reg[28]_i_1_n_3 ;
  wire \i_V_reg_501_reg[31]_i_1_n_2 ;
  wire \i_V_reg_501_reg[31]_i_1_n_3 ;
  wire \i_V_reg_501_reg[4]_i_1_n_0 ;
  wire \i_V_reg_501_reg[4]_i_1_n_1 ;
  wire \i_V_reg_501_reg[4]_i_1_n_2 ;
  wire \i_V_reg_501_reg[4]_i_1_n_3 ;
  wire \i_V_reg_501_reg[8]_i_1_n_0 ;
  wire \i_V_reg_501_reg[8]_i_1_n_1 ;
  wire \i_V_reg_501_reg[8]_i_1_n_2 ;
  wire \i_V_reg_501_reg[8]_i_1_n_3 ;
  wire [23:0]in_r_TDATA;
  wire [0:0]in_r_TLAST;
  wire in_r_TREADY;
  wire [0:0]in_r_TUSER;
  wire in_r_TVALID;
  wire int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire int_ap_ready_i_10_n_0;
  wire int_ap_ready_i_11_n_0;
  wire int_ap_ready_i_12_n_0;
  wire int_ap_ready_i_13_n_0;
  wire int_ap_ready_i_14_n_0;
  wire int_ap_ready_i_15_n_0;
  wire int_ap_ready_i_16_n_0;
  wire int_ap_ready_i_17_n_0;
  wire int_ap_ready_i_6_n_0;
  wire int_ap_ready_i_7_n_0;
  wire int_ap_ready_i_8_n_0;
  wire int_ap_ready_reg_i_3_n_2;
  wire int_ap_ready_reg_i_3_n_3;
  wire int_ap_ready_reg_i_5_n_0;
  wire int_ap_ready_reg_i_5_n_1;
  wire int_ap_ready_reg_i_5_n_2;
  wire int_ap_ready_reg_i_5_n_3;
  wire int_ap_ready_reg_i_9_n_0;
  wire int_ap_ready_reg_i_9_n_1;
  wire int_ap_ready_reg_i_9_n_2;
  wire int_ap_ready_reg_i_9_n_3;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [31:0]rows_V_reg_467;
  wire [31:0]\rows_V_reg_467_reg[31]_0 ;
  wire sof_1_i_fu_178;
  wire sof_1_i_fu_1780;
  wire \sof_1_i_fu_178[0]_i_1_n_0 ;
  wire src_cols_V_c22_full_n;
  wire src_cols_V_c_empty_n;
  wire src_data_stream_0_V_full_n;
  wire src_data_stream_1_V_full_n;
  wire src_data_stream_2_V_full_n;
  wire src_rows_V_c21_full_n;
  wire src_rows_V_c_empty_n;
  wire start_for_CvtColor_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_0;
  wire start_once_reg_reg_0;
  wire t_V_3_reg_280;
  wire \t_V_3_reg_280[0]_i_11_n_0 ;
  wire \t_V_3_reg_280[0]_i_12_n_0 ;
  wire \t_V_3_reg_280[0]_i_13_n_0 ;
  wire \t_V_3_reg_280[0]_i_14_n_0 ;
  wire \t_V_3_reg_280[0]_i_15_n_0 ;
  wire \t_V_3_reg_280[0]_i_16_n_0 ;
  wire \t_V_3_reg_280[0]_i_17_n_0 ;
  wire \t_V_3_reg_280[0]_i_18_n_0 ;
  wire \t_V_3_reg_280[0]_i_5_n_0 ;
  wire \t_V_3_reg_280[0]_i_7_n_0 ;
  wire \t_V_3_reg_280[0]_i_8_n_0 ;
  wire \t_V_3_reg_280[0]_i_9_n_0 ;
  wire [31:0]t_V_3_reg_280_reg;
  wire \t_V_3_reg_280_reg[0]_i_10_n_0 ;
  wire \t_V_3_reg_280_reg[0]_i_10_n_1 ;
  wire \t_V_3_reg_280_reg[0]_i_10_n_2 ;
  wire \t_V_3_reg_280_reg[0]_i_10_n_3 ;
  wire \t_V_3_reg_280_reg[0]_i_3_n_0 ;
  wire \t_V_3_reg_280_reg[0]_i_3_n_1 ;
  wire \t_V_3_reg_280_reg[0]_i_3_n_2 ;
  wire \t_V_3_reg_280_reg[0]_i_3_n_3 ;
  wire \t_V_3_reg_280_reg[0]_i_3_n_4 ;
  wire \t_V_3_reg_280_reg[0]_i_3_n_5 ;
  wire \t_V_3_reg_280_reg[0]_i_3_n_6 ;
  wire \t_V_3_reg_280_reg[0]_i_3_n_7 ;
  wire \t_V_3_reg_280_reg[0]_i_4_n_2 ;
  wire \t_V_3_reg_280_reg[0]_i_4_n_3 ;
  wire \t_V_3_reg_280_reg[0]_i_6_n_0 ;
  wire \t_V_3_reg_280_reg[0]_i_6_n_1 ;
  wire \t_V_3_reg_280_reg[0]_i_6_n_2 ;
  wire \t_V_3_reg_280_reg[0]_i_6_n_3 ;
  wire \t_V_3_reg_280_reg[12]_i_1_n_0 ;
  wire \t_V_3_reg_280_reg[12]_i_1_n_1 ;
  wire \t_V_3_reg_280_reg[12]_i_1_n_2 ;
  wire \t_V_3_reg_280_reg[12]_i_1_n_3 ;
  wire \t_V_3_reg_280_reg[12]_i_1_n_4 ;
  wire \t_V_3_reg_280_reg[12]_i_1_n_5 ;
  wire \t_V_3_reg_280_reg[12]_i_1_n_6 ;
  wire \t_V_3_reg_280_reg[12]_i_1_n_7 ;
  wire \t_V_3_reg_280_reg[16]_i_1_n_0 ;
  wire \t_V_3_reg_280_reg[16]_i_1_n_1 ;
  wire \t_V_3_reg_280_reg[16]_i_1_n_2 ;
  wire \t_V_3_reg_280_reg[16]_i_1_n_3 ;
  wire \t_V_3_reg_280_reg[16]_i_1_n_4 ;
  wire \t_V_3_reg_280_reg[16]_i_1_n_5 ;
  wire \t_V_3_reg_280_reg[16]_i_1_n_6 ;
  wire \t_V_3_reg_280_reg[16]_i_1_n_7 ;
  wire \t_V_3_reg_280_reg[20]_i_1_n_0 ;
  wire \t_V_3_reg_280_reg[20]_i_1_n_1 ;
  wire \t_V_3_reg_280_reg[20]_i_1_n_2 ;
  wire \t_V_3_reg_280_reg[20]_i_1_n_3 ;
  wire \t_V_3_reg_280_reg[20]_i_1_n_4 ;
  wire \t_V_3_reg_280_reg[20]_i_1_n_5 ;
  wire \t_V_3_reg_280_reg[20]_i_1_n_6 ;
  wire \t_V_3_reg_280_reg[20]_i_1_n_7 ;
  wire \t_V_3_reg_280_reg[24]_i_1_n_0 ;
  wire \t_V_3_reg_280_reg[24]_i_1_n_1 ;
  wire \t_V_3_reg_280_reg[24]_i_1_n_2 ;
  wire \t_V_3_reg_280_reg[24]_i_1_n_3 ;
  wire \t_V_3_reg_280_reg[24]_i_1_n_4 ;
  wire \t_V_3_reg_280_reg[24]_i_1_n_5 ;
  wire \t_V_3_reg_280_reg[24]_i_1_n_6 ;
  wire \t_V_3_reg_280_reg[24]_i_1_n_7 ;
  wire \t_V_3_reg_280_reg[28]_i_1_n_1 ;
  wire \t_V_3_reg_280_reg[28]_i_1_n_2 ;
  wire \t_V_3_reg_280_reg[28]_i_1_n_3 ;
  wire \t_V_3_reg_280_reg[28]_i_1_n_4 ;
  wire \t_V_3_reg_280_reg[28]_i_1_n_5 ;
  wire \t_V_3_reg_280_reg[28]_i_1_n_6 ;
  wire \t_V_3_reg_280_reg[28]_i_1_n_7 ;
  wire \t_V_3_reg_280_reg[4]_i_1_n_0 ;
  wire \t_V_3_reg_280_reg[4]_i_1_n_1 ;
  wire \t_V_3_reg_280_reg[4]_i_1_n_2 ;
  wire \t_V_3_reg_280_reg[4]_i_1_n_3 ;
  wire \t_V_3_reg_280_reg[4]_i_1_n_4 ;
  wire \t_V_3_reg_280_reg[4]_i_1_n_5 ;
  wire \t_V_3_reg_280_reg[4]_i_1_n_6 ;
  wire \t_V_3_reg_280_reg[4]_i_1_n_7 ;
  wire \t_V_3_reg_280_reg[8]_i_1_n_0 ;
  wire \t_V_3_reg_280_reg[8]_i_1_n_1 ;
  wire \t_V_3_reg_280_reg[8]_i_1_n_2 ;
  wire \t_V_3_reg_280_reg[8]_i_1_n_3 ;
  wire \t_V_3_reg_280_reg[8]_i_1_n_4 ;
  wire \t_V_3_reg_280_reg[8]_i_1_n_5 ;
  wire \t_V_3_reg_280_reg[8]_i_1_n_6 ;
  wire \t_V_3_reg_280_reg[8]_i_1_n_7 ;
  wire [31:0]t_V_reg_269;
  wire [23:0]tmp_data_V_reg_477;
  wire tmp_last_V_reg_485;
  wire [3:2]\NLW_i_V_reg_501_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_501_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_int_ap_ready_reg_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_5_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_9_O_UNCONNECTED;
  wire [3:0]\NLW_t_V_3_reg_280_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_3_reg_280_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_t_V_3_reg_280_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_3_reg_280_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_3_reg_280_reg[28]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h0D)) 
    \AXI_video_strm_V_data_V_0_payload_A[23]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[10]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[11]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[12]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[13]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[14]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[15]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[16]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[17]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[18]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[19]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[20]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[21]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[22]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[23]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[8]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(in_r_TDATA[9]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \AXI_video_strm_V_data_V_0_payload_B[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_sel_wr),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_ack_in),
        .O(AXI_video_strm_V_data_V_0_load_B));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[10]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[11]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[12]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[13]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[14]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[15]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[16]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[17]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[18]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[19]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[20]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[21]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[22]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[23]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[8]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[9]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_0_sel_rd_i_1
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_0_sel_wr_i_1
       (.I0(in_r_TVALID),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_data_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_ack_in),
        .I3(AXI_video_strm_V_data_V_0_ack_out),
        .I4(in_r_TVALID),
        .O(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \AXI_video_strm_V_data_V_0_state[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(in_r_TVALID),
        .I2(AXI_video_strm_V_data_V_0_ack_in),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_data_V_0_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_0_state[1]_i_1_n_0 ),
        .Q(AXI_video_strm_V_data_V_0_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2A0AA00)) 
    \AXI_video_strm_V_dest_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(AXI_video_strm_V_data_V_0_ack_out),
        .I2(in_r_TVALID),
        .I3(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .I4(in_r_TREADY),
        .O(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(in_r_TVALID),
        .I2(in_r_TREADY),
        .I3(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAABAA)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_2 
       (.I0(AXI_video_strm_V_data_V_0_sel3),
        .I1(brmerge_i_reg_515),
        .I2(\exitcond_i_reg_506_reg_n_0_[0] ),
        .I3(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ),
        .I4(ap_block_pp1_stage0_subdone),
        .I5(AXI_video_strm_V_data_V_0_sel2),
        .O(AXI_video_strm_V_data_V_0_ack_out));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_3 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(\eol_2_i_reg_350_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_sel3));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_4 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_0),
        .I1(ap_CS_fsm_pp1_stage0),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_0_state[1]_i_1_n_0 ),
        .Q(in_r_TREADY),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_last_V_0_payload_A[0]_i_1 
       (.I0(in_r_TLAST),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(AXI_video_strm_V_last_V_0_sel_wr),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \AXI_video_strm_V_last_V_0_payload_B[0]_i_1 
       (.I0(in_r_TLAST),
        .I1(AXI_video_strm_V_last_V_0_sel_wr),
        .I2(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_last_V_0_ack_in),
        .I4(AXI_video_strm_V_last_V_0_payload_B),
        .O(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_0_ack_out),
        .I2(AXI_video_strm_V_last_V_0_sel),
        .O(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_last_V_0_ack_in),
        .I1(in_r_TVALID),
        .I2(AXI_video_strm_V_last_V_0_sel_wr),
        .O(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_last_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(AXI_video_strm_V_data_V_0_ack_out),
        .I4(in_r_TVALID),
        .O(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \AXI_video_strm_V_last_V_0_state[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(in_r_TVALID),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_last_V_0_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_state[1]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_user_V_0_payload_A[0]_i_1 
       (.I0(in_r_TUSER),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(AXI_video_strm_V_user_V_0_sel_wr),
        .I4(AXI_video_strm_V_user_V_0_payload_A),
        .O(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \AXI_video_strm_V_user_V_0_payload_B[0]_i_1 
       (.I0(in_r_TUSER),
        .I1(AXI_video_strm_V_user_V_0_sel_wr),
        .I2(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_user_V_0_ack_in),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_0_ack_out),
        .I2(AXI_video_strm_V_user_V_0_sel),
        .O(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_user_V_0_ack_in),
        .I1(in_r_TVALID),
        .I2(AXI_video_strm_V_user_V_0_sel_wr),
        .O(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_user_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(AXI_video_strm_V_data_V_0_ack_out),
        .I4(in_r_TVALID),
        .O(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \AXI_video_strm_V_user_V_0_state[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(in_r_TVALID),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_user_V_0_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_state[1]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_ack_in),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(axi_data_V_1_i_reg_314[0]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(axi_data_V_1_i_reg_314[8]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[8]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(\axi_data_V_1_i_reg_314_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(axi_data_V_1_i_reg_314[16]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[16]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(\axi_data_V_1_i_reg_314_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(axi_data_V_1_i_reg_314[1]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(axi_data_V_1_i_reg_314[9]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[9]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(\axi_data_V_1_i_reg_314_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(axi_data_V_1_i_reg_314[17]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[17]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(\axi_data_V_1_i_reg_314_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(axi_data_V_1_i_reg_314[2]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(axi_data_V_1_i_reg_314[10]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[10]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(\axi_data_V_1_i_reg_314_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(axi_data_V_1_i_reg_314[18]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[18]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(\axi_data_V_1_i_reg_314_reg[23]_0 [2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(axi_data_V_1_i_reg_314[3]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(axi_data_V_1_i_reg_314[11]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[11]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(\axi_data_V_1_i_reg_314_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(axi_data_V_1_i_reg_314[19]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[19]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(\axi_data_V_1_i_reg_314_reg[23]_0 [3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(axi_data_V_1_i_reg_314[4]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(axi_data_V_1_i_reg_314[12]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[12]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(\axi_data_V_1_i_reg_314_reg[15]_0 [4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(axi_data_V_1_i_reg_314[20]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[20]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(\axi_data_V_1_i_reg_314_reg[23]_0 [4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(axi_data_V_1_i_reg_314[5]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(axi_data_V_1_i_reg_314[13]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[13]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(\axi_data_V_1_i_reg_314_reg[15]_0 [5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(axi_data_V_1_i_reg_314[21]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[21]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(\axi_data_V_1_i_reg_314_reg[23]_0 [5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(axi_data_V_1_i_reg_314[6]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(axi_data_V_1_i_reg_314[14]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[14]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(\axi_data_V_1_i_reg_314_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(axi_data_V_1_i_reg_314[22]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[22]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(\axi_data_V_1_i_reg_314_reg[23]_0 [6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(axi_data_V_1_i_reg_314[7]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(axi_data_V_1_i_reg_314[15]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[15]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(\axi_data_V_1_i_reg_314_reg[15]_0 [7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][7]_i_2__1 
       (.I0(axi_data_V_1_i_reg_314[23]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[23]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_515),
        .O(\axi_data_V_1_i_reg_314_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(AXIvideo2Mat_U0_img_cols_V_read),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond8_i_fu_404_p2),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(AXIvideo2Mat_U0_img_cols_V_read),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h47FFFFFF)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(AXI_video_strm_V_user_V_0_payload_B),
        .I1(AXI_video_strm_V_user_V_0_sel),
        .I2(AXI_video_strm_V_user_V_0_payload_A),
        .I3(ap_CS_fsm_state2),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\ap_CS_fsm[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hB8000000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(AXI_video_strm_V_user_V_0_payload_B),
        .I1(AXI_video_strm_V_user_V_0_sel),
        .I2(AXI_video_strm_V_user_V_0_payload_A),
        .I3(ap_CS_fsm_state2),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hF2F2F2F2F2F222F2)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond8_i_fu_404_p2),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_block_pp1_stage0_subdone),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_block_pp1_stage0_110011),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .O(ap_block_pp1_stage0_subdone));
  LUT6 #(
    .INIT(64'h005700FF00FF00FF)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(src_data_stream_0_V_full_n),
        .I1(brmerge_i_reg_515),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(\exitcond_i_reg_506_reg_n_0_[0] ),
        .I4(src_data_stream_2_V_full_n),
        .I5(src_data_stream_1_V_full_n),
        .O(ap_block_pp1_stage0_110011));
  LUT6 #(
    .INIT(64'hEAEAEEEEEAEEEEEE)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(\eol_2_i_reg_350_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp2_iter1_reg_n_0),
        .I5(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00C80000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp2_iter1_reg_n_0),
        .I2(\eol_2_i_reg_350_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp2_iter0),
        .I4(ap_CS_fsm_pp2_stage0),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state10),
        .R(SS));
  LUT6 #(
    .INIT(64'hE0E000E0E0E0E0E0)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter0_i_2_n_0),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_block_pp1_stage0_subdone),
        .I5(exitcond_i_fu_415_p2),
        .O(ap_enable_reg_pp1_iter0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp1_iter0_i_2
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond8_i_fu_404_p2),
        .O(ap_enable_reg_pp1_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC000C0C0A0A0A0A0)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(exitcond8_i_fu_404_p2),
        .I4(ap_CS_fsm_state4),
        .I5(ap_block_pp1_stage0_subdone),
        .O(ap_enable_reg_pp1_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter1_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE0E000E0)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_state7),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp2_iter0_i_2_n_0),
        .I4(ap_enable_reg_pp2_iter0_i_3_n_0),
        .O(ap_enable_reg_pp2_iter0_i_1_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8A0A0A0A8A0)) 
    ap_enable_reg_pp2_iter0_i_2
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter1_reg_n_0),
        .I2(\eol_2_i_reg_350_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_last_V_0_payload_A),
        .I4(AXI_video_strm_V_last_V_0_sel),
        .I5(AXI_video_strm_V_last_V_0_payload_B),
        .O(ap_enable_reg_pp2_iter0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp2_iter0_i_3
       (.I0(\eol_2_i_reg_350_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp2_iter1_reg_n_0),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(ap_enable_reg_pp2_iter0_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888888880C8888)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_rst_n),
        .I2(ap_CS_fsm_state7),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp2_iter1_reg_n_0),
        .I5(\eol_2_i_reg_350_reg_n_0_[0] ),
        .O(ap_enable_reg_pp2_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000F800F800F800)) 
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond8_i_fu_404_p2),
        .I2(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I3(ap_rst_n),
        .I4(ap_sync_ready),
        .I5(ap_start),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h02020200AAAAAA00)) 
    ap_sync_reg_Block_Mat_exit49_pro_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I2(AXIvideo2Mat_U0_ap_ready),
        .I3(ap_sync_reg_Block_Mat_exit49_pro_U0_ap_ready_reg),
        .I4(Block_Mat_exit49_pro_U0_ap_ready),
        .I5(ap_start),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_sync_reg_Block_Mat_exit49_pro_U0_ap_ready_i_2
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond8_i_fu_404_p2),
        .O(AXIvideo2Mat_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[0]_i_1 
       (.I0(tmp_data_V_reg_477[0]),
        .I1(axi_data_V_3_i_reg_373[0]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[10]_i_1 
       (.I0(tmp_data_V_reg_477[10]),
        .I1(axi_data_V_3_i_reg_373[10]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[11]_i_1 
       (.I0(tmp_data_V_reg_477[11]),
        .I1(axi_data_V_3_i_reg_373[11]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[12]_i_1 
       (.I0(tmp_data_V_reg_477[12]),
        .I1(axi_data_V_3_i_reg_373[12]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[13]_i_1 
       (.I0(tmp_data_V_reg_477[13]),
        .I1(axi_data_V_3_i_reg_373[13]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[14]_i_1 
       (.I0(tmp_data_V_reg_477[14]),
        .I1(axi_data_V_3_i_reg_373[14]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[15]_i_1 
       (.I0(tmp_data_V_reg_477[15]),
        .I1(axi_data_V_3_i_reg_373[15]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[16]_i_1 
       (.I0(tmp_data_V_reg_477[16]),
        .I1(axi_data_V_3_i_reg_373[16]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[17]_i_1 
       (.I0(tmp_data_V_reg_477[17]),
        .I1(axi_data_V_3_i_reg_373[17]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[18]_i_1 
       (.I0(tmp_data_V_reg_477[18]),
        .I1(axi_data_V_3_i_reg_373[18]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[19]_i_1 
       (.I0(tmp_data_V_reg_477[19]),
        .I1(axi_data_V_3_i_reg_373[19]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[1]_i_1 
       (.I0(tmp_data_V_reg_477[1]),
        .I1(axi_data_V_3_i_reg_373[1]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[20]_i_1 
       (.I0(tmp_data_V_reg_477[20]),
        .I1(axi_data_V_3_i_reg_373[20]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[21]_i_1 
       (.I0(tmp_data_V_reg_477[21]),
        .I1(axi_data_V_3_i_reg_373[21]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[22]_i_1 
       (.I0(tmp_data_V_reg_477[22]),
        .I1(axi_data_V_3_i_reg_373[22]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[23]_i_1 
       (.I0(tmp_data_V_reg_477[23]),
        .I1(axi_data_V_3_i_reg_373[23]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[2]_i_1 
       (.I0(tmp_data_V_reg_477[2]),
        .I1(axi_data_V_3_i_reg_373[2]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[3]_i_1 
       (.I0(tmp_data_V_reg_477[3]),
        .I1(axi_data_V_3_i_reg_373[3]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[4]_i_1 
       (.I0(tmp_data_V_reg_477[4]),
        .I1(axi_data_V_3_i_reg_373[4]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[5]_i_1 
       (.I0(tmp_data_V_reg_477[5]),
        .I1(axi_data_V_3_i_reg_373[5]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[6]_i_1 
       (.I0(tmp_data_V_reg_477[6]),
        .I1(axi_data_V_3_i_reg_373[6]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[7]_i_1 
       (.I0(tmp_data_V_reg_477[7]),
        .I1(axi_data_V_3_i_reg_373[7]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[8]_i_1 
       (.I0(tmp_data_V_reg_477[8]),
        .I1(axi_data_V_3_i_reg_373[8]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_259[9]_i_1 
       (.I0(tmp_data_V_reg_477[9]),
        .I1(axi_data_V_3_i_reg_373[9]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_259[9]_i_1_n_0 ));
  FDRE \axi_data_V1_i_reg_259_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[0]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[0]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[10]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[10]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[11]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[11]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[12]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[12]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[13]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[13]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[14]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[14]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[15]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[15]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[16]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[16]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[17]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[17]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[18]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[18]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[19]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[19]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[1]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[1]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[20]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[20]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[21]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[21]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[22]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[22]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[23]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[23]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[2]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[2]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[3]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[3]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[4]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[4]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[5]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[5]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[6]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[6]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[7]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[7]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[8]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[8]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_259_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_259[9]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_259[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[0]_i_1 
       (.I0(axi_data_V_1_i_reg_314[0]),
        .I1(AXI_video_strm_V_data_V_0_data_out[0]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[0]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[10]_i_1 
       (.I0(axi_data_V_1_i_reg_314[10]),
        .I1(AXI_video_strm_V_data_V_0_data_out[10]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[10]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[11]_i_1 
       (.I0(axi_data_V_1_i_reg_314[11]),
        .I1(AXI_video_strm_V_data_V_0_data_out[11]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[11]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[12]_i_1 
       (.I0(axi_data_V_1_i_reg_314[12]),
        .I1(AXI_video_strm_V_data_V_0_data_out[12]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[12]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[13]_i_1 
       (.I0(axi_data_V_1_i_reg_314[13]),
        .I1(AXI_video_strm_V_data_V_0_data_out[13]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[13]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[14]_i_1 
       (.I0(axi_data_V_1_i_reg_314[14]),
        .I1(AXI_video_strm_V_data_V_0_data_out[14]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[14]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[15]_i_1 
       (.I0(axi_data_V_1_i_reg_314[15]),
        .I1(AXI_video_strm_V_data_V_0_data_out[15]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[15]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[16]_i_1 
       (.I0(axi_data_V_1_i_reg_314[16]),
        .I1(AXI_video_strm_V_data_V_0_data_out[16]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[16]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[17]_i_1 
       (.I0(axi_data_V_1_i_reg_314[17]),
        .I1(AXI_video_strm_V_data_V_0_data_out[17]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[17]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[18]_i_1 
       (.I0(axi_data_V_1_i_reg_314[18]),
        .I1(AXI_video_strm_V_data_V_0_data_out[18]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[18]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[19]_i_1 
       (.I0(axi_data_V_1_i_reg_314[19]),
        .I1(AXI_video_strm_V_data_V_0_data_out[19]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[19]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[1]_i_1 
       (.I0(axi_data_V_1_i_reg_314[1]),
        .I1(AXI_video_strm_V_data_V_0_data_out[1]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[1]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[20]_i_1 
       (.I0(axi_data_V_1_i_reg_314[20]),
        .I1(AXI_video_strm_V_data_V_0_data_out[20]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[20]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[21]_i_1 
       (.I0(axi_data_V_1_i_reg_314[21]),
        .I1(AXI_video_strm_V_data_V_0_data_out[21]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[21]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[22]_i_1 
       (.I0(axi_data_V_1_i_reg_314[22]),
        .I1(AXI_video_strm_V_data_V_0_data_out[22]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[22]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[23]_i_1 
       (.I0(axi_data_V_1_i_reg_314[23]),
        .I1(AXI_video_strm_V_data_V_0_data_out[23]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[23]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[2]_i_1 
       (.I0(axi_data_V_1_i_reg_314[2]),
        .I1(AXI_video_strm_V_data_V_0_data_out[2]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[2]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[3]_i_1 
       (.I0(axi_data_V_1_i_reg_314[3]),
        .I1(AXI_video_strm_V_data_V_0_data_out[3]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[3]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[4]_i_1 
       (.I0(axi_data_V_1_i_reg_314[4]),
        .I1(AXI_video_strm_V_data_V_0_data_out[4]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[4]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[5]_i_1 
       (.I0(axi_data_V_1_i_reg_314[5]),
        .I1(AXI_video_strm_V_data_V_0_data_out[5]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[5]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[6]_i_1 
       (.I0(axi_data_V_1_i_reg_314[6]),
        .I1(AXI_video_strm_V_data_V_0_data_out[6]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[6]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[7]_i_1 
       (.I0(axi_data_V_1_i_reg_314[7]),
        .I1(AXI_video_strm_V_data_V_0_data_out[7]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[7]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[8]_i_1 
       (.I0(axi_data_V_1_i_reg_314[8]),
        .I1(AXI_video_strm_V_data_V_0_data_out[8]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[8]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_314[9]_i_1 
       (.I0(axi_data_V_1_i_reg_314[9]),
        .I1(AXI_video_strm_V_data_V_0_data_out[9]),
        .I2(brmerge_i_reg_515),
        .I3(axi_data_V1_i_reg_259[9]),
        .I4(\exitcond_i_reg_506_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_314[9]_i_1_n_0 ));
  FDRE \axi_data_V_1_i_reg_314_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[0]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[0]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[10] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[10]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[10]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[11] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[11]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[11]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[12] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[12]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[12]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[13] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[13]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[13]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[14] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[14]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[14]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[15] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[15]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[15]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[16] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[16]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[16]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[17] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[17]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[17]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[18] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[18]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[18]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[19] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[19]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[19]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[1] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[1]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[1]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[20] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[20]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[20]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[21] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[21]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[21]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[22] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[22]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[22]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[23] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[23]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[23]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[2] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[2]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[2]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[3] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[3]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[3]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[4] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[4]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[4]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[5] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[5]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[5]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[6] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[6]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[6]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[7] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[7]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[7]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[8] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[8]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[8]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_314_reg[9] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\axi_data_V_1_i_reg_314[9]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_314[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[0]_i_1 
       (.I0(axi_data_V_1_i_reg_314[0]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[10]_i_1 
       (.I0(axi_data_V_1_i_reg_314[10]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[10]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[11]_i_1 
       (.I0(axi_data_V_1_i_reg_314[11]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[11]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[12]_i_1 
       (.I0(axi_data_V_1_i_reg_314[12]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[12]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[13]_i_1 
       (.I0(axi_data_V_1_i_reg_314[13]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[13]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[14]_i_1 
       (.I0(axi_data_V_1_i_reg_314[14]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[14]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[15]_i_1 
       (.I0(axi_data_V_1_i_reg_314[15]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[15]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[16]_i_1 
       (.I0(axi_data_V_1_i_reg_314[16]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[16]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[17]_i_1 
       (.I0(axi_data_V_1_i_reg_314[17]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[17]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[18]_i_1 
       (.I0(axi_data_V_1_i_reg_314[18]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[18]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[19]_i_1 
       (.I0(axi_data_V_1_i_reg_314[19]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[19]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[1]_i_1 
       (.I0(axi_data_V_1_i_reg_314[1]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[20]_i_1 
       (.I0(axi_data_V_1_i_reg_314[20]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[20]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[21]_i_1 
       (.I0(axi_data_V_1_i_reg_314[21]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[21]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[22]_i_1 
       (.I0(axi_data_V_1_i_reg_314[22]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[22]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[23]_i_1 
       (.I0(axi_data_V_1_i_reg_314[23]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[23]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[2]_i_1 
       (.I0(axi_data_V_1_i_reg_314[2]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[3]_i_1 
       (.I0(axi_data_V_1_i_reg_314[3]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[4]_i_1 
       (.I0(axi_data_V_1_i_reg_314[4]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[5]_i_1 
       (.I0(axi_data_V_1_i_reg_314[5]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[6]_i_1 
       (.I0(axi_data_V_1_i_reg_314[6]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[7]_i_1 
       (.I0(axi_data_V_1_i_reg_314[7]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[8]_i_1 
       (.I0(axi_data_V_1_i_reg_314[8]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[8]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_373[9]_i_1 
       (.I0(axi_data_V_1_i_reg_314[9]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[9]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_373[9]_i_1_n_0 ));
  FDRE \axi_data_V_3_i_reg_373_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[0]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[10] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[10]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[10]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[11] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[11]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[11]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[12] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[12]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[12]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[13] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[13]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[13]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[14] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[14]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[14]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[15] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[15]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[15]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[16] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[16]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[16]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[17] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[17]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[17]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[18] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[18]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[18]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[19] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[19]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[19]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[1] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[1]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[20] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[20]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[20]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[21] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[21]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[21]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[22] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[22]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[22]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[23] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[23]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[23]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[2] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[2]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[3] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[3]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[4] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[4]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[5] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[5]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[6] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[6]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[7] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[7]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[7]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[8] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[8]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[8]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_373_reg[9] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_373[9]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_373[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V1_i_reg_249[0]_i_1 
       (.I0(tmp_last_V_reg_485),
        .I1(ap_CS_fsm_state3),
        .I2(axi_last_V_3_i_reg_361),
        .O(\axi_last_V1_i_reg_249[0]_i_1_n_0 ));
  FDRE \axi_last_V1_i_reg_249_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_last_V1_i_reg_249[0]_i_1_n_0 ),
        .Q(axi_last_V1_i_reg_249),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_3_i_reg_361[0]_i_1 
       (.I0(\eol_reg_303_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\axi_last_V_3_i_reg_361[0]_i_1_n_0 ));
  FDRE \axi_last_V_3_i_reg_361_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\axi_last_V_3_i_reg_361[0]_i_1_n_0 ),
        .Q(axi_last_V_3_i_reg_361),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \brmerge_i_reg_515[0]_i_1 
       (.I0(brmerge_i_fu_429_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(exitcond_i_fu_415_p2),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(brmerge_i_reg_515),
        .O(\brmerge_i_reg_515[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEEEEEAEEEEEE)) 
    \brmerge_i_reg_515[0]_i_2 
       (.I0(sof_1_i_fu_178),
        .I1(\eol_i_reg_291_reg_n_0_[0] ),
        .I2(\exitcond_i_reg_506_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(ap_phi_mux_axi_last_V_2_i_phi_fu_330_p4),
        .O(brmerge_i_fu_429_p2));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \brmerge_i_reg_515[0]_i_3 
       (.I0(\eol_reg_303_reg_n_0_[0] ),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(ap_phi_mux_axi_last_V_2_i_phi_fu_330_p4));
  FDRE \brmerge_i_reg_515_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\brmerge_i_reg_515[0]_i_1_n_0 ),
        .Q(brmerge_i_reg_515),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cols_V_reg_472[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(src_cols_V_c22_full_n),
        .I2(src_rows_V_c_empty_n),
        .I3(int_ap_idle_reg),
        .I4(src_rows_V_c21_full_n),
        .I5(src_cols_V_c_empty_n),
        .O(AXIvideo2Mat_U0_img_cols_V_read));
  FDRE \cols_V_reg_472_reg[0] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [0]),
        .Q(cols_V_reg_472[0]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[10] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [10]),
        .Q(cols_V_reg_472[10]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[11] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [11]),
        .Q(cols_V_reg_472[11]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[12] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [12]),
        .Q(cols_V_reg_472[12]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[13] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [13]),
        .Q(cols_V_reg_472[13]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[14] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [14]),
        .Q(cols_V_reg_472[14]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[15] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [15]),
        .Q(cols_V_reg_472[15]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[16] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [16]),
        .Q(cols_V_reg_472[16]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[17] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [17]),
        .Q(cols_V_reg_472[17]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[18] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [18]),
        .Q(cols_V_reg_472[18]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[19] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [19]),
        .Q(cols_V_reg_472[19]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[1] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [1]),
        .Q(cols_V_reg_472[1]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[20] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [20]),
        .Q(cols_V_reg_472[20]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[21] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [21]),
        .Q(cols_V_reg_472[21]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[22] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [22]),
        .Q(cols_V_reg_472[22]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[23] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [23]),
        .Q(cols_V_reg_472[23]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[24] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [24]),
        .Q(cols_V_reg_472[24]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[25] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [25]),
        .Q(cols_V_reg_472[25]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[26] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [26]),
        .Q(cols_V_reg_472[26]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[27] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [27]),
        .Q(cols_V_reg_472[27]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[28] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [28]),
        .Q(cols_V_reg_472[28]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[29] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [29]),
        .Q(cols_V_reg_472[29]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[2] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [2]),
        .Q(cols_V_reg_472[2]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[30] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [30]),
        .Q(cols_V_reg_472[30]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[31] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [31]),
        .Q(cols_V_reg_472[31]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[3] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [3]),
        .Q(cols_V_reg_472[3]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[4] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [4]),
        .Q(cols_V_reg_472[4]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[5] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [5]),
        .Q(cols_V_reg_472[5]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[6] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [6]),
        .Q(cols_V_reg_472[6]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[7] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [7]),
        .Q(cols_V_reg_472[7]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[8] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [8]),
        .Q(cols_V_reg_472[8]),
        .R(1'b0));
  FDRE \cols_V_reg_472_reg[9] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\cols_V_reg_472_reg[31]_0 [9]),
        .Q(cols_V_reg_472[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAEAAAAA)) 
    \eol_2_i_reg_350[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(\eol_2_i_reg_350_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp2_stage0),
        .O(\eol_2_i_reg_350[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eol_2_i_reg_350[0]_i_2 
       (.I0(\eol_i_reg_291_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\eol_2_i_reg_350[0]_i_2_n_0 ));
  FDRE \eol_2_i_reg_350_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_350[0]_i_1_n_0 ),
        .D(\eol_2_i_reg_350[0]_i_2_n_0 ),
        .Q(\eol_2_i_reg_350_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \eol_i_reg_291[0]_i_1 
       (.I0(AXI_video_strm_V_last_V_0_payload_A),
        .I1(AXI_video_strm_V_last_V_0_sel),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(brmerge_i_reg_515),
        .I4(\eol_reg_303_reg_n_0_[0] ),
        .I5(\exitcond_i_reg_506_reg[0]_0 ),
        .O(eol_i_reg_291));
  FDRE \eol_i_reg_291_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(eol_i_reg_291),
        .Q(\eol_i_reg_291_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \eol_reg_303[0]_i_1 
       (.I0(\exitcond_i_reg_506_reg[0]_0 ),
        .I1(exitcond8_i_fu_404_p2),
        .I2(ap_CS_fsm_state4),
        .O(eol_reg_303));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \eol_reg_303[0]_i_2 
       (.I0(\eol_reg_303_reg_n_0_[0] ),
        .I1(brmerge_i_reg_515),
        .I2(AXI_video_strm_V_last_V_0_data_out),
        .I3(\exitcond_i_reg_506_reg[0]_0 ),
        .I4(axi_last_V1_i_reg_249),
        .O(\eol_reg_303[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \eol_reg_303[0]_i_3 
       (.I0(\exitcond_i_reg_506_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_block_pp1_stage0_subdone),
        .O(\exitcond_i_reg_506_reg[0]_0 ));
  FDRE \eol_reg_303_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_303),
        .D(\eol_reg_303[0]_i_2_n_0 ),
        .Q(\eol_reg_303_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_506[0]_i_1 
       (.I0(exitcond_i_fu_415_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(\exitcond_i_reg_506_reg_n_0_[0] ),
        .O(\exitcond_i_reg_506[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_506_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_506[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_506_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_501[0]_i_1 
       (.I0(t_V_reg_269[0]),
        .O(i_V_fu_409_p2[0]));
  FDRE \i_V_reg_501_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[0]),
        .Q(i_V_reg_501[0]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[10]),
        .Q(i_V_reg_501[10]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[11]),
        .Q(i_V_reg_501[11]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[12]),
        .Q(i_V_reg_501[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_501_reg[12]_i_1 
       (.CI(\i_V_reg_501_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_501_reg[12]_i_1_n_0 ,\i_V_reg_501_reg[12]_i_1_n_1 ,\i_V_reg_501_reg[12]_i_1_n_2 ,\i_V_reg_501_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_409_p2[12:9]),
        .S(t_V_reg_269[12:9]));
  FDRE \i_V_reg_501_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[13]),
        .Q(i_V_reg_501[13]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[14]),
        .Q(i_V_reg_501[14]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[15]),
        .Q(i_V_reg_501[15]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[16]),
        .Q(i_V_reg_501[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_501_reg[16]_i_1 
       (.CI(\i_V_reg_501_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_501_reg[16]_i_1_n_0 ,\i_V_reg_501_reg[16]_i_1_n_1 ,\i_V_reg_501_reg[16]_i_1_n_2 ,\i_V_reg_501_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_409_p2[16:13]),
        .S(t_V_reg_269[16:13]));
  FDRE \i_V_reg_501_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[17]),
        .Q(i_V_reg_501[17]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[18]),
        .Q(i_V_reg_501[18]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[19]),
        .Q(i_V_reg_501[19]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[1]),
        .Q(i_V_reg_501[1]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[20]),
        .Q(i_V_reg_501[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_501_reg[20]_i_1 
       (.CI(\i_V_reg_501_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_501_reg[20]_i_1_n_0 ,\i_V_reg_501_reg[20]_i_1_n_1 ,\i_V_reg_501_reg[20]_i_1_n_2 ,\i_V_reg_501_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_409_p2[20:17]),
        .S(t_V_reg_269[20:17]));
  FDRE \i_V_reg_501_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[21]),
        .Q(i_V_reg_501[21]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[22]),
        .Q(i_V_reg_501[22]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[23]),
        .Q(i_V_reg_501[23]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[24]),
        .Q(i_V_reg_501[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_501_reg[24]_i_1 
       (.CI(\i_V_reg_501_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_501_reg[24]_i_1_n_0 ,\i_V_reg_501_reg[24]_i_1_n_1 ,\i_V_reg_501_reg[24]_i_1_n_2 ,\i_V_reg_501_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_409_p2[24:21]),
        .S(t_V_reg_269[24:21]));
  FDRE \i_V_reg_501_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[25]),
        .Q(i_V_reg_501[25]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[26]),
        .Q(i_V_reg_501[26]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[27]),
        .Q(i_V_reg_501[27]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[28]),
        .Q(i_V_reg_501[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_501_reg[28]_i_1 
       (.CI(\i_V_reg_501_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_501_reg[28]_i_1_n_0 ,\i_V_reg_501_reg[28]_i_1_n_1 ,\i_V_reg_501_reg[28]_i_1_n_2 ,\i_V_reg_501_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_409_p2[28:25]),
        .S(t_V_reg_269[28:25]));
  FDRE \i_V_reg_501_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[29]),
        .Q(i_V_reg_501[29]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[2]),
        .Q(i_V_reg_501[2]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[30]),
        .Q(i_V_reg_501[30]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[31]),
        .Q(i_V_reg_501[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_501_reg[31]_i_1 
       (.CI(\i_V_reg_501_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_501_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_501_reg[31]_i_1_n_2 ,\i_V_reg_501_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_501_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_409_p2[31:29]}),
        .S({1'b0,t_V_reg_269[31:29]}));
  FDRE \i_V_reg_501_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[3]),
        .Q(i_V_reg_501[3]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[4]),
        .Q(i_V_reg_501[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_501_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_501_reg[4]_i_1_n_0 ,\i_V_reg_501_reg[4]_i_1_n_1 ,\i_V_reg_501_reg[4]_i_1_n_2 ,\i_V_reg_501_reg[4]_i_1_n_3 }),
        .CYINIT(t_V_reg_269[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_409_p2[4:1]),
        .S(t_V_reg_269[4:1]));
  FDRE \i_V_reg_501_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[5]),
        .Q(i_V_reg_501[5]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[6]),
        .Q(i_V_reg_501[6]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[7]),
        .Q(i_V_reg_501[7]),
        .R(1'b0));
  FDRE \i_V_reg_501_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[8]),
        .Q(i_V_reg_501[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_501_reg[8]_i_1 
       (.CI(\i_V_reg_501_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_501_reg[8]_i_1_n_0 ,\i_V_reg_501_reg[8]_i_1_n_1 ,\i_V_reg_501_reg[8]_i_1_n_2 ,\i_V_reg_501_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_409_p2[8:5]),
        .S(t_V_reg_269[8:5]));
  FDRE \i_V_reg_501_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_409_p2[9]),
        .Q(i_V_reg_501[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000020)) 
    int_ap_idle_i_1
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(int_ap_idle_reg),
        .I2(Q),
        .I3(Sobel_U0_ap_start),
        .I4(int_ap_idle_reg_0),
        .O(ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hEEEEE000)) 
    int_ap_ready_i_1
       (.I0(Block_Mat_exit49_pro_U0_ap_ready),
        .I1(ap_sync_reg_Block_Mat_exit49_pro_U0_ap_ready_reg),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond8_i_fu_404_p2),
        .I4(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_10
       (.I0(t_V_reg_269[21]),
        .I1(rows_V_reg_467[21]),
        .I2(rows_V_reg_467[23]),
        .I3(t_V_reg_269[23]),
        .I4(rows_V_reg_467[22]),
        .I5(t_V_reg_269[22]),
        .O(int_ap_ready_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_11
       (.I0(t_V_reg_269[18]),
        .I1(rows_V_reg_467[18]),
        .I2(rows_V_reg_467[20]),
        .I3(t_V_reg_269[20]),
        .I4(rows_V_reg_467[19]),
        .I5(t_V_reg_269[19]),
        .O(int_ap_ready_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_12
       (.I0(t_V_reg_269[15]),
        .I1(rows_V_reg_467[15]),
        .I2(rows_V_reg_467[17]),
        .I3(t_V_reg_269[17]),
        .I4(rows_V_reg_467[16]),
        .I5(t_V_reg_269[16]),
        .O(int_ap_ready_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_13
       (.I0(t_V_reg_269[12]),
        .I1(rows_V_reg_467[12]),
        .I2(rows_V_reg_467[14]),
        .I3(t_V_reg_269[14]),
        .I4(rows_V_reg_467[13]),
        .I5(t_V_reg_269[13]),
        .O(int_ap_ready_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_14
       (.I0(t_V_reg_269[9]),
        .I1(rows_V_reg_467[9]),
        .I2(rows_V_reg_467[11]),
        .I3(t_V_reg_269[11]),
        .I4(rows_V_reg_467[10]),
        .I5(t_V_reg_269[10]),
        .O(int_ap_ready_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_15
       (.I0(t_V_reg_269[6]),
        .I1(rows_V_reg_467[6]),
        .I2(rows_V_reg_467[8]),
        .I3(t_V_reg_269[8]),
        .I4(rows_V_reg_467[7]),
        .I5(t_V_reg_269[7]),
        .O(int_ap_ready_i_15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_16
       (.I0(t_V_reg_269[3]),
        .I1(rows_V_reg_467[3]),
        .I2(rows_V_reg_467[5]),
        .I3(t_V_reg_269[5]),
        .I4(rows_V_reg_467[4]),
        .I5(t_V_reg_269[4]),
        .O(int_ap_ready_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_17
       (.I0(t_V_reg_269[0]),
        .I1(rows_V_reg_467[0]),
        .I2(rows_V_reg_467[2]),
        .I3(t_V_reg_269[2]),
        .I4(rows_V_reg_467[1]),
        .I5(t_V_reg_269[1]),
        .O(int_ap_ready_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_6
       (.I0(t_V_reg_269[30]),
        .I1(rows_V_reg_467[30]),
        .I2(t_V_reg_269[31]),
        .I3(rows_V_reg_467[31]),
        .O(int_ap_ready_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_7
       (.I0(t_V_reg_269[27]),
        .I1(rows_V_reg_467[27]),
        .I2(rows_V_reg_467[29]),
        .I3(t_V_reg_269[29]),
        .I4(rows_V_reg_467[28]),
        .I5(t_V_reg_269[28]),
        .O(int_ap_ready_i_7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_8
       (.I0(t_V_reg_269[24]),
        .I1(rows_V_reg_467[24]),
        .I2(rows_V_reg_467[26]),
        .I3(t_V_reg_269[26]),
        .I4(rows_V_reg_467[25]),
        .I5(t_V_reg_269[25]),
        .O(int_ap_ready_i_8_n_0));
  CARRY4 int_ap_ready_reg_i_3
       (.CI(int_ap_ready_reg_i_5_n_0),
        .CO({NLW_int_ap_ready_reg_i_3_CO_UNCONNECTED[3],exitcond8_i_fu_404_p2,int_ap_ready_reg_i_3_n_2,int_ap_ready_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_ready_reg_i_3_O_UNCONNECTED[3:0]),
        .S({1'b0,int_ap_ready_i_6_n_0,int_ap_ready_i_7_n_0,int_ap_ready_i_8_n_0}));
  CARRY4 int_ap_ready_reg_i_5
       (.CI(int_ap_ready_reg_i_9_n_0),
        .CO({int_ap_ready_reg_i_5_n_0,int_ap_ready_reg_i_5_n_1,int_ap_ready_reg_i_5_n_2,int_ap_ready_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_ready_reg_i_5_O_UNCONNECTED[3:0]),
        .S({int_ap_ready_i_10_n_0,int_ap_ready_i_11_n_0,int_ap_ready_i_12_n_0,int_ap_ready_i_13_n_0}));
  CARRY4 int_ap_ready_reg_i_9
       (.CI(1'b0),
        .CO({int_ap_ready_reg_i_9_n_0,int_ap_ready_reg_i_9_n_1,int_ap_ready_reg_i_9_n_2,int_ap_ready_reg_i_9_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_ready_reg_i_9_O_UNCONNECTED[3:0]),
        .S({int_ap_ready_i_14_n_0,int_ap_ready_i_15_n_0,int_ap_ready_i_16_n_0,int_ap_ready_i_17_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__5
       (.I0(AXIvideo2Mat_U0_img_cols_V_read),
        .I1(src_rows_V_c21_full_n),
        .O(internal_full_n_reg));
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__6
       (.I0(AXIvideo2Mat_U0_img_cols_V_read),
        .I1(src_cols_V_c22_full_n),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \mOutPtr[1]_i_2__2 
       (.I0(start_once_reg),
        .I1(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I2(ap_start),
        .I3(start_for_CvtColor_U0_full_n),
        .O(start_once_reg_reg_0));
  FDRE \rows_V_reg_467_reg[0] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [0]),
        .Q(rows_V_reg_467[0]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[10] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [10]),
        .Q(rows_V_reg_467[10]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[11] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [11]),
        .Q(rows_V_reg_467[11]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[12] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [12]),
        .Q(rows_V_reg_467[12]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[13] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [13]),
        .Q(rows_V_reg_467[13]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[14] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [14]),
        .Q(rows_V_reg_467[14]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[15] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [15]),
        .Q(rows_V_reg_467[15]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[16] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [16]),
        .Q(rows_V_reg_467[16]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[17] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [17]),
        .Q(rows_V_reg_467[17]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[18] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [18]),
        .Q(rows_V_reg_467[18]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[19] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [19]),
        .Q(rows_V_reg_467[19]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[1] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [1]),
        .Q(rows_V_reg_467[1]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[20] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [20]),
        .Q(rows_V_reg_467[20]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[21] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [21]),
        .Q(rows_V_reg_467[21]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[22] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [22]),
        .Q(rows_V_reg_467[22]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[23] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [23]),
        .Q(rows_V_reg_467[23]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[24] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [24]),
        .Q(rows_V_reg_467[24]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[25] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [25]),
        .Q(rows_V_reg_467[25]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[26] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [26]),
        .Q(rows_V_reg_467[26]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[27] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [27]),
        .Q(rows_V_reg_467[27]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[28] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [28]),
        .Q(rows_V_reg_467[28]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[29] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [29]),
        .Q(rows_V_reg_467[29]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[2] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [2]),
        .Q(rows_V_reg_467[2]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[30] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [30]),
        .Q(rows_V_reg_467[30]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[31] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [31]),
        .Q(rows_V_reg_467[31]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[3] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [3]),
        .Q(rows_V_reg_467[3]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[4] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [4]),
        .Q(rows_V_reg_467[4]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[5] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [5]),
        .Q(rows_V_reg_467[5]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[6] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [6]),
        .Q(rows_V_reg_467[6]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[7] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [7]),
        .Q(rows_V_reg_467[7]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[8] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [8]),
        .Q(rows_V_reg_467[8]),
        .R(1'b0));
  FDRE \rows_V_reg_467_reg[9] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_467_reg[31]_0 [9]),
        .Q(rows_V_reg_467[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF7FFF7FFF70000)) 
    \sof_1_i_fu_178[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(exitcond_i_fu_415_p2),
        .I4(sof_1_i_fu_178),
        .I5(ap_CS_fsm_state3),
        .O(\sof_1_i_fu_178[0]_i_1_n_0 ));
  FDRE \sof_1_i_fu_178_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_1_i_fu_178[0]_i_1_n_0 ),
        .Q(sof_1_i_fu_178),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FF40FF40FF40)) 
    start_once_reg_i_1__0
       (.I0(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I1(ap_start),
        .I2(start_for_CvtColor_U0_full_n),
        .I3(start_once_reg),
        .I4(exitcond8_i_fu_404_p2),
        .I5(ap_CS_fsm_state4),
        .O(start_once_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_0),
        .Q(start_once_reg),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000FFF700000000)) 
    \t_V_3_reg_280[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(exitcond_i_fu_415_p2),
        .I4(exitcond8_i_fu_404_p2),
        .I5(ap_CS_fsm_state4),
        .O(t_V_3_reg_280));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_280[0]_i_11 
       (.I0(t_V_3_reg_280_reg[21]),
        .I1(cols_V_reg_472[21]),
        .I2(cols_V_reg_472[23]),
        .I3(t_V_3_reg_280_reg[23]),
        .I4(cols_V_reg_472[22]),
        .I5(t_V_3_reg_280_reg[22]),
        .O(\t_V_3_reg_280[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_280[0]_i_12 
       (.I0(t_V_3_reg_280_reg[18]),
        .I1(cols_V_reg_472[18]),
        .I2(cols_V_reg_472[20]),
        .I3(t_V_3_reg_280_reg[20]),
        .I4(cols_V_reg_472[19]),
        .I5(t_V_3_reg_280_reg[19]),
        .O(\t_V_3_reg_280[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_280[0]_i_13 
       (.I0(t_V_3_reg_280_reg[15]),
        .I1(cols_V_reg_472[15]),
        .I2(cols_V_reg_472[17]),
        .I3(t_V_3_reg_280_reg[17]),
        .I4(cols_V_reg_472[16]),
        .I5(t_V_3_reg_280_reg[16]),
        .O(\t_V_3_reg_280[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_280[0]_i_14 
       (.I0(t_V_3_reg_280_reg[12]),
        .I1(cols_V_reg_472[12]),
        .I2(cols_V_reg_472[14]),
        .I3(t_V_3_reg_280_reg[14]),
        .I4(cols_V_reg_472[13]),
        .I5(t_V_3_reg_280_reg[13]),
        .O(\t_V_3_reg_280[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_280[0]_i_15 
       (.I0(t_V_3_reg_280_reg[9]),
        .I1(cols_V_reg_472[9]),
        .I2(cols_V_reg_472[11]),
        .I3(t_V_3_reg_280_reg[11]),
        .I4(cols_V_reg_472[10]),
        .I5(t_V_3_reg_280_reg[10]),
        .O(\t_V_3_reg_280[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_280[0]_i_16 
       (.I0(t_V_3_reg_280_reg[6]),
        .I1(cols_V_reg_472[6]),
        .I2(cols_V_reg_472[8]),
        .I3(t_V_3_reg_280_reg[8]),
        .I4(cols_V_reg_472[7]),
        .I5(t_V_3_reg_280_reg[7]),
        .O(\t_V_3_reg_280[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_280[0]_i_17 
       (.I0(t_V_3_reg_280_reg[3]),
        .I1(cols_V_reg_472[3]),
        .I2(cols_V_reg_472[5]),
        .I3(t_V_3_reg_280_reg[5]),
        .I4(cols_V_reg_472[4]),
        .I5(t_V_3_reg_280_reg[4]),
        .O(\t_V_3_reg_280[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_280[0]_i_18 
       (.I0(t_V_3_reg_280_reg[0]),
        .I1(cols_V_reg_472[0]),
        .I2(cols_V_reg_472[2]),
        .I3(t_V_3_reg_280_reg[2]),
        .I4(cols_V_reg_472[1]),
        .I5(t_V_3_reg_280_reg[1]),
        .O(\t_V_3_reg_280[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \t_V_3_reg_280[0]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(exitcond_i_fu_415_p2),
        .O(sof_1_i_fu_1780));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_3_reg_280[0]_i_5 
       (.I0(t_V_3_reg_280_reg[0]),
        .O(\t_V_3_reg_280[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \t_V_3_reg_280[0]_i_7 
       (.I0(t_V_3_reg_280_reg[30]),
        .I1(cols_V_reg_472[30]),
        .I2(t_V_3_reg_280_reg[31]),
        .I3(cols_V_reg_472[31]),
        .O(\t_V_3_reg_280[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_280[0]_i_8 
       (.I0(t_V_3_reg_280_reg[27]),
        .I1(cols_V_reg_472[27]),
        .I2(cols_V_reg_472[29]),
        .I3(t_V_3_reg_280_reg[29]),
        .I4(cols_V_reg_472[28]),
        .I5(t_V_3_reg_280_reg[28]),
        .O(\t_V_3_reg_280[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_280[0]_i_9 
       (.I0(t_V_3_reg_280_reg[24]),
        .I1(cols_V_reg_472[24]),
        .I2(cols_V_reg_472[26]),
        .I3(t_V_3_reg_280_reg[26]),
        .I4(cols_V_reg_472[25]),
        .I5(t_V_3_reg_280_reg[25]),
        .O(\t_V_3_reg_280[0]_i_9_n_0 ));
  FDRE \t_V_3_reg_280_reg[0] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[0]_i_3_n_7 ),
        .Q(t_V_3_reg_280_reg[0]),
        .R(t_V_3_reg_280));
  CARRY4 \t_V_3_reg_280_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\t_V_3_reg_280_reg[0]_i_10_n_0 ,\t_V_3_reg_280_reg[0]_i_10_n_1 ,\t_V_3_reg_280_reg[0]_i_10_n_2 ,\t_V_3_reg_280_reg[0]_i_10_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_t_V_3_reg_280_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\t_V_3_reg_280[0]_i_15_n_0 ,\t_V_3_reg_280[0]_i_16_n_0 ,\t_V_3_reg_280[0]_i_17_n_0 ,\t_V_3_reg_280[0]_i_18_n_0 }));
  CARRY4 \t_V_3_reg_280_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_3_reg_280_reg[0]_i_3_n_0 ,\t_V_3_reg_280_reg[0]_i_3_n_1 ,\t_V_3_reg_280_reg[0]_i_3_n_2 ,\t_V_3_reg_280_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_3_reg_280_reg[0]_i_3_n_4 ,\t_V_3_reg_280_reg[0]_i_3_n_5 ,\t_V_3_reg_280_reg[0]_i_3_n_6 ,\t_V_3_reg_280_reg[0]_i_3_n_7 }),
        .S({t_V_3_reg_280_reg[3:1],\t_V_3_reg_280[0]_i_5_n_0 }));
  CARRY4 \t_V_3_reg_280_reg[0]_i_4 
       (.CI(\t_V_3_reg_280_reg[0]_i_6_n_0 ),
        .CO({\NLW_t_V_3_reg_280_reg[0]_i_4_CO_UNCONNECTED [3],exitcond_i_fu_415_p2,\t_V_3_reg_280_reg[0]_i_4_n_2 ,\t_V_3_reg_280_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_t_V_3_reg_280_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\t_V_3_reg_280[0]_i_7_n_0 ,\t_V_3_reg_280[0]_i_8_n_0 ,\t_V_3_reg_280[0]_i_9_n_0 }));
  CARRY4 \t_V_3_reg_280_reg[0]_i_6 
       (.CI(\t_V_3_reg_280_reg[0]_i_10_n_0 ),
        .CO({\t_V_3_reg_280_reg[0]_i_6_n_0 ,\t_V_3_reg_280_reg[0]_i_6_n_1 ,\t_V_3_reg_280_reg[0]_i_6_n_2 ,\t_V_3_reg_280_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_t_V_3_reg_280_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\t_V_3_reg_280[0]_i_11_n_0 ,\t_V_3_reg_280[0]_i_12_n_0 ,\t_V_3_reg_280[0]_i_13_n_0 ,\t_V_3_reg_280[0]_i_14_n_0 }));
  FDRE \t_V_3_reg_280_reg[10] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[8]_i_1_n_5 ),
        .Q(t_V_3_reg_280_reg[10]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[11] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[8]_i_1_n_4 ),
        .Q(t_V_3_reg_280_reg[11]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[12] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[12]_i_1_n_7 ),
        .Q(t_V_3_reg_280_reg[12]),
        .R(t_V_3_reg_280));
  CARRY4 \t_V_3_reg_280_reg[12]_i_1 
       (.CI(\t_V_3_reg_280_reg[8]_i_1_n_0 ),
        .CO({\t_V_3_reg_280_reg[12]_i_1_n_0 ,\t_V_3_reg_280_reg[12]_i_1_n_1 ,\t_V_3_reg_280_reg[12]_i_1_n_2 ,\t_V_3_reg_280_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_280_reg[12]_i_1_n_4 ,\t_V_3_reg_280_reg[12]_i_1_n_5 ,\t_V_3_reg_280_reg[12]_i_1_n_6 ,\t_V_3_reg_280_reg[12]_i_1_n_7 }),
        .S(t_V_3_reg_280_reg[15:12]));
  FDRE \t_V_3_reg_280_reg[13] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[12]_i_1_n_6 ),
        .Q(t_V_3_reg_280_reg[13]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[14] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[12]_i_1_n_5 ),
        .Q(t_V_3_reg_280_reg[14]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[15] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[12]_i_1_n_4 ),
        .Q(t_V_3_reg_280_reg[15]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[16] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[16]_i_1_n_7 ),
        .Q(t_V_3_reg_280_reg[16]),
        .R(t_V_3_reg_280));
  CARRY4 \t_V_3_reg_280_reg[16]_i_1 
       (.CI(\t_V_3_reg_280_reg[12]_i_1_n_0 ),
        .CO({\t_V_3_reg_280_reg[16]_i_1_n_0 ,\t_V_3_reg_280_reg[16]_i_1_n_1 ,\t_V_3_reg_280_reg[16]_i_1_n_2 ,\t_V_3_reg_280_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_280_reg[16]_i_1_n_4 ,\t_V_3_reg_280_reg[16]_i_1_n_5 ,\t_V_3_reg_280_reg[16]_i_1_n_6 ,\t_V_3_reg_280_reg[16]_i_1_n_7 }),
        .S(t_V_3_reg_280_reg[19:16]));
  FDRE \t_V_3_reg_280_reg[17] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[16]_i_1_n_6 ),
        .Q(t_V_3_reg_280_reg[17]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[18] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[16]_i_1_n_5 ),
        .Q(t_V_3_reg_280_reg[18]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[19] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[16]_i_1_n_4 ),
        .Q(t_V_3_reg_280_reg[19]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[1] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[0]_i_3_n_6 ),
        .Q(t_V_3_reg_280_reg[1]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[20] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[20]_i_1_n_7 ),
        .Q(t_V_3_reg_280_reg[20]),
        .R(t_V_3_reg_280));
  CARRY4 \t_V_3_reg_280_reg[20]_i_1 
       (.CI(\t_V_3_reg_280_reg[16]_i_1_n_0 ),
        .CO({\t_V_3_reg_280_reg[20]_i_1_n_0 ,\t_V_3_reg_280_reg[20]_i_1_n_1 ,\t_V_3_reg_280_reg[20]_i_1_n_2 ,\t_V_3_reg_280_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_280_reg[20]_i_1_n_4 ,\t_V_3_reg_280_reg[20]_i_1_n_5 ,\t_V_3_reg_280_reg[20]_i_1_n_6 ,\t_V_3_reg_280_reg[20]_i_1_n_7 }),
        .S(t_V_3_reg_280_reg[23:20]));
  FDRE \t_V_3_reg_280_reg[21] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[20]_i_1_n_6 ),
        .Q(t_V_3_reg_280_reg[21]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[22] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[20]_i_1_n_5 ),
        .Q(t_V_3_reg_280_reg[22]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[23] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[20]_i_1_n_4 ),
        .Q(t_V_3_reg_280_reg[23]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[24] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[24]_i_1_n_7 ),
        .Q(t_V_3_reg_280_reg[24]),
        .R(t_V_3_reg_280));
  CARRY4 \t_V_3_reg_280_reg[24]_i_1 
       (.CI(\t_V_3_reg_280_reg[20]_i_1_n_0 ),
        .CO({\t_V_3_reg_280_reg[24]_i_1_n_0 ,\t_V_3_reg_280_reg[24]_i_1_n_1 ,\t_V_3_reg_280_reg[24]_i_1_n_2 ,\t_V_3_reg_280_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_280_reg[24]_i_1_n_4 ,\t_V_3_reg_280_reg[24]_i_1_n_5 ,\t_V_3_reg_280_reg[24]_i_1_n_6 ,\t_V_3_reg_280_reg[24]_i_1_n_7 }),
        .S(t_V_3_reg_280_reg[27:24]));
  FDRE \t_V_3_reg_280_reg[25] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[24]_i_1_n_6 ),
        .Q(t_V_3_reg_280_reg[25]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[26] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[24]_i_1_n_5 ),
        .Q(t_V_3_reg_280_reg[26]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[27] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[24]_i_1_n_4 ),
        .Q(t_V_3_reg_280_reg[27]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[28] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[28]_i_1_n_7 ),
        .Q(t_V_3_reg_280_reg[28]),
        .R(t_V_3_reg_280));
  CARRY4 \t_V_3_reg_280_reg[28]_i_1 
       (.CI(\t_V_3_reg_280_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_3_reg_280_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_3_reg_280_reg[28]_i_1_n_1 ,\t_V_3_reg_280_reg[28]_i_1_n_2 ,\t_V_3_reg_280_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_280_reg[28]_i_1_n_4 ,\t_V_3_reg_280_reg[28]_i_1_n_5 ,\t_V_3_reg_280_reg[28]_i_1_n_6 ,\t_V_3_reg_280_reg[28]_i_1_n_7 }),
        .S(t_V_3_reg_280_reg[31:28]));
  FDRE \t_V_3_reg_280_reg[29] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[28]_i_1_n_6 ),
        .Q(t_V_3_reg_280_reg[29]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[2] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[0]_i_3_n_5 ),
        .Q(t_V_3_reg_280_reg[2]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[30] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[28]_i_1_n_5 ),
        .Q(t_V_3_reg_280_reg[30]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[31] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[28]_i_1_n_4 ),
        .Q(t_V_3_reg_280_reg[31]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[3] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[0]_i_3_n_4 ),
        .Q(t_V_3_reg_280_reg[3]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[4] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[4]_i_1_n_7 ),
        .Q(t_V_3_reg_280_reg[4]),
        .R(t_V_3_reg_280));
  CARRY4 \t_V_3_reg_280_reg[4]_i_1 
       (.CI(\t_V_3_reg_280_reg[0]_i_3_n_0 ),
        .CO({\t_V_3_reg_280_reg[4]_i_1_n_0 ,\t_V_3_reg_280_reg[4]_i_1_n_1 ,\t_V_3_reg_280_reg[4]_i_1_n_2 ,\t_V_3_reg_280_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_280_reg[4]_i_1_n_4 ,\t_V_3_reg_280_reg[4]_i_1_n_5 ,\t_V_3_reg_280_reg[4]_i_1_n_6 ,\t_V_3_reg_280_reg[4]_i_1_n_7 }),
        .S(t_V_3_reg_280_reg[7:4]));
  FDRE \t_V_3_reg_280_reg[5] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[4]_i_1_n_6 ),
        .Q(t_V_3_reg_280_reg[5]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[6] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[4]_i_1_n_5 ),
        .Q(t_V_3_reg_280_reg[6]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[7] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[4]_i_1_n_4 ),
        .Q(t_V_3_reg_280_reg[7]),
        .R(t_V_3_reg_280));
  FDRE \t_V_3_reg_280_reg[8] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[8]_i_1_n_7 ),
        .Q(t_V_3_reg_280_reg[8]),
        .R(t_V_3_reg_280));
  CARRY4 \t_V_3_reg_280_reg[8]_i_1 
       (.CI(\t_V_3_reg_280_reg[4]_i_1_n_0 ),
        .CO({\t_V_3_reg_280_reg[8]_i_1_n_0 ,\t_V_3_reg_280_reg[8]_i_1_n_1 ,\t_V_3_reg_280_reg[8]_i_1_n_2 ,\t_V_3_reg_280_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_280_reg[8]_i_1_n_4 ,\t_V_3_reg_280_reg[8]_i_1_n_5 ,\t_V_3_reg_280_reg[8]_i_1_n_6 ,\t_V_3_reg_280_reg[8]_i_1_n_7 }),
        .S(t_V_3_reg_280_reg[11:8]));
  FDRE \t_V_3_reg_280_reg[9] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1780),
        .D(\t_V_3_reg_280_reg[8]_i_1_n_6 ),
        .Q(t_V_3_reg_280_reg[9]),
        .R(t_V_3_reg_280));
  FDRE \t_V_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[0]),
        .Q(t_V_reg_269[0]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[10]),
        .Q(t_V_reg_269[10]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[11]),
        .Q(t_V_reg_269[11]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[12]),
        .Q(t_V_reg_269[12]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[13]),
        .Q(t_V_reg_269[13]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[14]),
        .Q(t_V_reg_269[14]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[15]),
        .Q(t_V_reg_269[15]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[16]),
        .Q(t_V_reg_269[16]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[17]),
        .Q(t_V_reg_269[17]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[18]),
        .Q(t_V_reg_269[18]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[19]),
        .Q(t_V_reg_269[19]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[1]),
        .Q(t_V_reg_269[1]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[20]),
        .Q(t_V_reg_269[20]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[21]),
        .Q(t_V_reg_269[21]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[22]),
        .Q(t_V_reg_269[22]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[23]),
        .Q(t_V_reg_269[23]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[24]),
        .Q(t_V_reg_269[24]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[25]),
        .Q(t_V_reg_269[25]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[26]),
        .Q(t_V_reg_269[26]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[27]),
        .Q(t_V_reg_269[27]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[28]),
        .Q(t_V_reg_269[28]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[29]),
        .Q(t_V_reg_269[29]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[2]),
        .Q(t_V_reg_269[2]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[30]),
        .Q(t_V_reg_269[30]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[31]),
        .Q(t_V_reg_269[31]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[3]),
        .Q(t_V_reg_269[3]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[4]),
        .Q(t_V_reg_269[4]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[5]),
        .Q(t_V_reg_269[5]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[6]),
        .Q(t_V_reg_269[6]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[7]),
        .Q(t_V_reg_269[7]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[8]),
        .Q(t_V_reg_269[8]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_269_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_501[9]),
        .Q(t_V_reg_269[9]),
        .R(ap_CS_fsm_state3));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[0]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[10]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[10]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[11]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[11]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[12]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[12]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[13]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[13]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[14]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[14]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[15]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[15]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[16]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[16]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[17]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[17]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[18]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[18]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[19]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[19]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[1]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[20]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[20]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[21]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[21]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[22]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[22]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[23]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[2]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[2]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[3]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[3]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[4]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[4]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[5]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[5]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[6]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[6]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[7]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[8]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[8]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_477[9]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[9]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[9]));
  FDRE \tmp_data_V_reg_477_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[0]),
        .Q(tmp_data_V_reg_477[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[10]),
        .Q(tmp_data_V_reg_477[10]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[11]),
        .Q(tmp_data_V_reg_477[11]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[12]),
        .Q(tmp_data_V_reg_477[12]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[13]),
        .Q(tmp_data_V_reg_477[13]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[14]),
        .Q(tmp_data_V_reg_477[14]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[15]),
        .Q(tmp_data_V_reg_477[15]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[16]),
        .Q(tmp_data_V_reg_477[16]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[17]),
        .Q(tmp_data_V_reg_477[17]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[18]),
        .Q(tmp_data_V_reg_477[18]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[19]),
        .Q(tmp_data_V_reg_477[19]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[1]),
        .Q(tmp_data_V_reg_477[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[20]),
        .Q(tmp_data_V_reg_477[20]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[21]),
        .Q(tmp_data_V_reg_477[21]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[22]),
        .Q(tmp_data_V_reg_477[22]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[23]),
        .Q(tmp_data_V_reg_477[23]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[2]),
        .Q(tmp_data_V_reg_477[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[3]),
        .Q(tmp_data_V_reg_477[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[4]),
        .Q(tmp_data_V_reg_477[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[5]),
        .Q(tmp_data_V_reg_477[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[6]),
        .Q(tmp_data_V_reg_477[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[7]),
        .Q(tmp_data_V_reg_477[7]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[8]),
        .Q(tmp_data_V_reg_477[8]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_477_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[9]),
        .Q(tmp_data_V_reg_477[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_485[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_sel2));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_485[0]_i_2 
       (.I0(AXI_video_strm_V_last_V_0_payload_B),
        .I1(AXI_video_strm_V_last_V_0_sel),
        .I2(AXI_video_strm_V_last_V_0_payload_A),
        .O(AXI_video_strm_V_last_V_0_data_out));
  FDRE \tmp_last_V_reg_485_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_last_V_0_data_out),
        .Q(tmp_last_V_reg_485),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit49_pro
   (start_once_reg,
    Block_Mat_exit49_pro_U0_ap_idle,
    Block_Mat_exit49_pro_U0_start_write,
    SS,
    ap_clk,
    start_for_Sobel_U0_full_n,
    start_for_Mat2AXIvideo_U0_full_n,
    start_for_CvtColor_1_U0_full_n,
    start_once_reg_reg_0,
    ap_start,
    start_once_reg_reg_1);
  output start_once_reg;
  output Block_Mat_exit49_pro_U0_ap_idle;
  output Block_Mat_exit49_pro_U0_start_write;
  input [0:0]SS;
  input ap_clk;
  input start_for_Sobel_U0_full_n;
  input start_for_Mat2AXIvideo_U0_full_n;
  input start_for_CvtColor_1_U0_full_n;
  input start_once_reg_reg_0;
  input ap_start;
  input start_once_reg_reg_1;

  wire Block_Mat_exit49_pro_U0_ap_idle;
  wire Block_Mat_exit49_pro_U0_start_write;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_start;
  wire start_for_CvtColor_1_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_Sobel_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_0;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;

  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \mOutPtr[3]_i_3 
       (.I0(start_once_reg),
        .I1(start_for_Sobel_U0_full_n),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .I3(start_for_CvtColor_1_U0_full_n),
        .I4(start_once_reg_reg_0),
        .I5(ap_start),
        .O(Block_Mat_exit49_pro_U0_start_write));
  LUT3 #(
    .INIT(8'hB8)) 
    start_once_reg_i_1
       (.I0(start_once_reg),
        .I1(Block_Mat_exit49_pro_U0_ap_idle),
        .I2(start_once_reg_reg_1),
        .O(start_once_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF1555FFFFFFFF)) 
    start_once_reg_i_2
       (.I0(start_once_reg),
        .I1(start_for_Sobel_U0_full_n),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .I3(start_for_CvtColor_1_U0_full_n),
        .I4(start_once_reg_reg_0),
        .I5(ap_start),
        .O(Block_Mat_exit49_pro_U0_ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_0),
        .Q(start_once_reg),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor
   (Q,
    CO,
    CvtColor_U0_p_src_data_stream_2_V_read,
    E,
    \tmp_23_i_reg_364_pp0_iter3_reg_reg[0]_0 ,
    mOutPtr110_out,
    \p_Val2_5_reg_398_reg[7]_0 ,
    ap_clk,
    B,
    p,
    p_0,
    SS,
    ap_rst_n,
    src_rows_V_c21_empty_n,
    src_cols_V_c22_empty_n,
    CvtColor_U0_ap_start,
    gray_img_data_stream_full_n,
    src_data_stream_1_V_empty_n,
    src_data_stream_0_V_empty_n,
    src_data_stream_2_V_empty_n,
    start_once_reg,
    \mOutPtr_reg[2] ,
    start_for_CvtColor_U0_full_n,
    CvtColor_U0_p_src_rows_V_read,
    D,
    \rows_reg_350_reg[31]_0 );
  output [1:0]Q;
  output [0:0]CO;
  output CvtColor_U0_p_src_data_stream_2_V_read;
  output [0:0]E;
  output \tmp_23_i_reg_364_pp0_iter3_reg_reg[0]_0 ;
  output mOutPtr110_out;
  output [7:0]\p_Val2_5_reg_398_reg[7]_0 ;
  input ap_clk;
  input [7:0]B;
  input [7:0]p;
  input [7:0]p_0;
  input [0:0]SS;
  input ap_rst_n;
  input src_rows_V_c21_empty_n;
  input src_cols_V_c22_empty_n;
  input CvtColor_U0_ap_start;
  input gray_img_data_stream_full_n;
  input src_data_stream_1_V_empty_n;
  input src_data_stream_0_V_empty_n;
  input src_data_stream_2_V_empty_n;
  input start_once_reg;
  input \mOutPtr_reg[2] ;
  input start_for_CvtColor_U0_full_n;
  input CvtColor_U0_p_src_rows_V_read;
  input [31:0]D;
  input [31:0]\rows_reg_350_reg[31]_0 ;

  wire [7:0]B;
  wire [0:0]CO;
  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_p_src_data_stream_2_V_read;
  wire CvtColor_U0_p_src_rows_V_read;
  wire [31:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG[0][1]_i_2_n_0 ;
  wire \SRL_SIG[0][3]_i_2_n_0 ;
  wire \SRL_SIG[0][3]_i_3_n_0 ;
  wire \SRL_SIG[0][7]_i_3_n_0 ;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_10_n_0 ;
  wire \ap_CS_fsm[2]_i_11_n_0 ;
  wire \ap_CS_fsm[2]_i_13_n_0 ;
  wire \ap_CS_fsm[2]_i_14_n_0 ;
  wire \ap_CS_fsm[2]_i_15_n_0 ;
  wire \ap_CS_fsm[2]_i_16_n_0 ;
  wire \ap_CS_fsm[2]_i_17_n_0 ;
  wire \ap_CS_fsm[2]_i_18_n_0 ;
  wire \ap_CS_fsm[2]_i_19_n_0 ;
  wire \ap_CS_fsm[2]_i_20_n_0 ;
  wire \ap_CS_fsm[2]_i_22_n_0 ;
  wire \ap_CS_fsm[2]_i_23_n_0 ;
  wire \ap_CS_fsm[2]_i_24_n_0 ;
  wire \ap_CS_fsm[2]_i_25_n_0 ;
  wire \ap_CS_fsm[2]_i_26_n_0 ;
  wire \ap_CS_fsm[2]_i_27_n_0 ;
  wire \ap_CS_fsm[2]_i_28_n_0 ;
  wire \ap_CS_fsm[2]_i_29_n_0 ;
  wire \ap_CS_fsm[2]_i_30_n_0 ;
  wire \ap_CS_fsm[2]_i_31_n_0 ;
  wire \ap_CS_fsm[2]_i_32_n_0 ;
  wire \ap_CS_fsm[2]_i_33_n_0 ;
  wire \ap_CS_fsm[2]_i_34_n_0 ;
  wire \ap_CS_fsm[2]_i_35_n_0 ;
  wire \ap_CS_fsm[2]_i_36_n_0 ;
  wire \ap_CS_fsm[2]_i_37_n_0 ;
  wire \ap_CS_fsm[2]_i_4_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire \ap_CS_fsm[2]_i_7_n_0 ;
  wire \ap_CS_fsm[2]_i_8_n_0 ;
  wire \ap_CS_fsm[2]_i_9_n_0 ;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_12_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_12_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_12_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_12_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_21_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_21_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_21_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_21_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_3 ;
  wire ap_CS_fsm_state8;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_enable_reg_pp0_iter4_reg_n_0;
  wire ap_rst_n;
  wire [31:0]cols_reg_345;
  wire gray_img_data_stream_full_n;
  wire [30:0]i_fu_228_p2;
  wire i_i_reg_197;
  wire \i_i_reg_197_reg_n_0_[0] ;
  wire \i_i_reg_197_reg_n_0_[10] ;
  wire \i_i_reg_197_reg_n_0_[11] ;
  wire \i_i_reg_197_reg_n_0_[12] ;
  wire \i_i_reg_197_reg_n_0_[13] ;
  wire \i_i_reg_197_reg_n_0_[14] ;
  wire \i_i_reg_197_reg_n_0_[15] ;
  wire \i_i_reg_197_reg_n_0_[16] ;
  wire \i_i_reg_197_reg_n_0_[17] ;
  wire \i_i_reg_197_reg_n_0_[18] ;
  wire \i_i_reg_197_reg_n_0_[19] ;
  wire \i_i_reg_197_reg_n_0_[1] ;
  wire \i_i_reg_197_reg_n_0_[20] ;
  wire \i_i_reg_197_reg_n_0_[21] ;
  wire \i_i_reg_197_reg_n_0_[22] ;
  wire \i_i_reg_197_reg_n_0_[23] ;
  wire \i_i_reg_197_reg_n_0_[24] ;
  wire \i_i_reg_197_reg_n_0_[25] ;
  wire \i_i_reg_197_reg_n_0_[26] ;
  wire \i_i_reg_197_reg_n_0_[27] ;
  wire \i_i_reg_197_reg_n_0_[28] ;
  wire \i_i_reg_197_reg_n_0_[29] ;
  wire \i_i_reg_197_reg_n_0_[2] ;
  wire \i_i_reg_197_reg_n_0_[30] ;
  wire \i_i_reg_197_reg_n_0_[3] ;
  wire \i_i_reg_197_reg_n_0_[4] ;
  wire \i_i_reg_197_reg_n_0_[5] ;
  wire \i_i_reg_197_reg_n_0_[6] ;
  wire \i_i_reg_197_reg_n_0_[7] ;
  wire \i_i_reg_197_reg_n_0_[8] ;
  wire \i_i_reg_197_reg_n_0_[9] ;
  wire [30:0]i_reg_359;
  wire \i_reg_359_reg[12]_i_1_n_0 ;
  wire \i_reg_359_reg[12]_i_1_n_1 ;
  wire \i_reg_359_reg[12]_i_1_n_2 ;
  wire \i_reg_359_reg[12]_i_1_n_3 ;
  wire \i_reg_359_reg[16]_i_1_n_0 ;
  wire \i_reg_359_reg[16]_i_1_n_1 ;
  wire \i_reg_359_reg[16]_i_1_n_2 ;
  wire \i_reg_359_reg[16]_i_1_n_3 ;
  wire \i_reg_359_reg[20]_i_1_n_0 ;
  wire \i_reg_359_reg[20]_i_1_n_1 ;
  wire \i_reg_359_reg[20]_i_1_n_2 ;
  wire \i_reg_359_reg[20]_i_1_n_3 ;
  wire \i_reg_359_reg[24]_i_1_n_0 ;
  wire \i_reg_359_reg[24]_i_1_n_1 ;
  wire \i_reg_359_reg[24]_i_1_n_2 ;
  wire \i_reg_359_reg[24]_i_1_n_3 ;
  wire \i_reg_359_reg[28]_i_1_n_0 ;
  wire \i_reg_359_reg[28]_i_1_n_1 ;
  wire \i_reg_359_reg[28]_i_1_n_2 ;
  wire \i_reg_359_reg[28]_i_1_n_3 ;
  wire \i_reg_359_reg[30]_i_1_n_3 ;
  wire \i_reg_359_reg[4]_i_1_n_0 ;
  wire \i_reg_359_reg[4]_i_1_n_1 ;
  wire \i_reg_359_reg[4]_i_1_n_2 ;
  wire \i_reg_359_reg[4]_i_1_n_3 ;
  wire \i_reg_359_reg[8]_i_1_n_0 ;
  wire \i_reg_359_reg[8]_i_1_n_1 ;
  wire \i_reg_359_reg[8]_i_1_n_2 ;
  wire \i_reg_359_reg[8]_i_1_n_3 ;
  wire j_i_reg_208;
  wire j_i_reg_2080;
  wire \j_i_reg_208[0]_i_10_n_0 ;
  wire \j_i_reg_208[0]_i_11_n_0 ;
  wire \j_i_reg_208[0]_i_12_n_0 ;
  wire \j_i_reg_208[0]_i_13_n_0 ;
  wire \j_i_reg_208[0]_i_14_n_0 ;
  wire \j_i_reg_208[0]_i_16_n_0 ;
  wire \j_i_reg_208[0]_i_17_n_0 ;
  wire \j_i_reg_208[0]_i_18_n_0 ;
  wire \j_i_reg_208[0]_i_19_n_0 ;
  wire \j_i_reg_208[0]_i_20_n_0 ;
  wire \j_i_reg_208[0]_i_21_n_0 ;
  wire \j_i_reg_208[0]_i_22_n_0 ;
  wire \j_i_reg_208[0]_i_23_n_0 ;
  wire \j_i_reg_208[0]_i_25_n_0 ;
  wire \j_i_reg_208[0]_i_26_n_0 ;
  wire \j_i_reg_208[0]_i_27_n_0 ;
  wire \j_i_reg_208[0]_i_28_n_0 ;
  wire \j_i_reg_208[0]_i_29_n_0 ;
  wire \j_i_reg_208[0]_i_30_n_0 ;
  wire \j_i_reg_208[0]_i_31_n_0 ;
  wire \j_i_reg_208[0]_i_32_n_0 ;
  wire \j_i_reg_208[0]_i_33_n_0 ;
  wire \j_i_reg_208[0]_i_34_n_0 ;
  wire \j_i_reg_208[0]_i_35_n_0 ;
  wire \j_i_reg_208[0]_i_36_n_0 ;
  wire \j_i_reg_208[0]_i_37_n_0 ;
  wire \j_i_reg_208[0]_i_38_n_0 ;
  wire \j_i_reg_208[0]_i_39_n_0 ;
  wire \j_i_reg_208[0]_i_40_n_0 ;
  wire \j_i_reg_208[0]_i_5_n_0 ;
  wire \j_i_reg_208[0]_i_7_n_0 ;
  wire \j_i_reg_208[0]_i_8_n_0 ;
  wire \j_i_reg_208[0]_i_9_n_0 ;
  wire [30:0]j_i_reg_208_reg;
  wire \j_i_reg_208_reg[0]_i_15_n_0 ;
  wire \j_i_reg_208_reg[0]_i_15_n_1 ;
  wire \j_i_reg_208_reg[0]_i_15_n_2 ;
  wire \j_i_reg_208_reg[0]_i_15_n_3 ;
  wire \j_i_reg_208_reg[0]_i_24_n_0 ;
  wire \j_i_reg_208_reg[0]_i_24_n_1 ;
  wire \j_i_reg_208_reg[0]_i_24_n_2 ;
  wire \j_i_reg_208_reg[0]_i_24_n_3 ;
  wire \j_i_reg_208_reg[0]_i_3_n_0 ;
  wire \j_i_reg_208_reg[0]_i_3_n_1 ;
  wire \j_i_reg_208_reg[0]_i_3_n_2 ;
  wire \j_i_reg_208_reg[0]_i_3_n_3 ;
  wire \j_i_reg_208_reg[0]_i_3_n_4 ;
  wire \j_i_reg_208_reg[0]_i_3_n_5 ;
  wire \j_i_reg_208_reg[0]_i_3_n_6 ;
  wire \j_i_reg_208_reg[0]_i_3_n_7 ;
  wire \j_i_reg_208_reg[0]_i_4_n_1 ;
  wire \j_i_reg_208_reg[0]_i_4_n_2 ;
  wire \j_i_reg_208_reg[0]_i_4_n_3 ;
  wire \j_i_reg_208_reg[0]_i_6_n_0 ;
  wire \j_i_reg_208_reg[0]_i_6_n_1 ;
  wire \j_i_reg_208_reg[0]_i_6_n_2 ;
  wire \j_i_reg_208_reg[0]_i_6_n_3 ;
  wire \j_i_reg_208_reg[12]_i_1_n_0 ;
  wire \j_i_reg_208_reg[12]_i_1_n_1 ;
  wire \j_i_reg_208_reg[12]_i_1_n_2 ;
  wire \j_i_reg_208_reg[12]_i_1_n_3 ;
  wire \j_i_reg_208_reg[12]_i_1_n_4 ;
  wire \j_i_reg_208_reg[12]_i_1_n_5 ;
  wire \j_i_reg_208_reg[12]_i_1_n_6 ;
  wire \j_i_reg_208_reg[12]_i_1_n_7 ;
  wire \j_i_reg_208_reg[16]_i_1_n_0 ;
  wire \j_i_reg_208_reg[16]_i_1_n_1 ;
  wire \j_i_reg_208_reg[16]_i_1_n_2 ;
  wire \j_i_reg_208_reg[16]_i_1_n_3 ;
  wire \j_i_reg_208_reg[16]_i_1_n_4 ;
  wire \j_i_reg_208_reg[16]_i_1_n_5 ;
  wire \j_i_reg_208_reg[16]_i_1_n_6 ;
  wire \j_i_reg_208_reg[16]_i_1_n_7 ;
  wire \j_i_reg_208_reg[20]_i_1_n_0 ;
  wire \j_i_reg_208_reg[20]_i_1_n_1 ;
  wire \j_i_reg_208_reg[20]_i_1_n_2 ;
  wire \j_i_reg_208_reg[20]_i_1_n_3 ;
  wire \j_i_reg_208_reg[20]_i_1_n_4 ;
  wire \j_i_reg_208_reg[20]_i_1_n_5 ;
  wire \j_i_reg_208_reg[20]_i_1_n_6 ;
  wire \j_i_reg_208_reg[20]_i_1_n_7 ;
  wire \j_i_reg_208_reg[24]_i_1_n_0 ;
  wire \j_i_reg_208_reg[24]_i_1_n_1 ;
  wire \j_i_reg_208_reg[24]_i_1_n_2 ;
  wire \j_i_reg_208_reg[24]_i_1_n_3 ;
  wire \j_i_reg_208_reg[24]_i_1_n_4 ;
  wire \j_i_reg_208_reg[24]_i_1_n_5 ;
  wire \j_i_reg_208_reg[24]_i_1_n_6 ;
  wire \j_i_reg_208_reg[24]_i_1_n_7 ;
  wire \j_i_reg_208_reg[28]_i_1_n_2 ;
  wire \j_i_reg_208_reg[28]_i_1_n_3 ;
  wire \j_i_reg_208_reg[28]_i_1_n_5 ;
  wire \j_i_reg_208_reg[28]_i_1_n_6 ;
  wire \j_i_reg_208_reg[28]_i_1_n_7 ;
  wire \j_i_reg_208_reg[4]_i_1_n_0 ;
  wire \j_i_reg_208_reg[4]_i_1_n_1 ;
  wire \j_i_reg_208_reg[4]_i_1_n_2 ;
  wire \j_i_reg_208_reg[4]_i_1_n_3 ;
  wire \j_i_reg_208_reg[4]_i_1_n_4 ;
  wire \j_i_reg_208_reg[4]_i_1_n_5 ;
  wire \j_i_reg_208_reg[4]_i_1_n_6 ;
  wire \j_i_reg_208_reg[4]_i_1_n_7 ;
  wire \j_i_reg_208_reg[8]_i_1_n_0 ;
  wire \j_i_reg_208_reg[8]_i_1_n_1 ;
  wire \j_i_reg_208_reg[8]_i_1_n_2 ;
  wire \j_i_reg_208_reg[8]_i_1_n_3 ;
  wire \j_i_reg_208_reg[8]_i_1_n_4 ;
  wire \j_i_reg_208_reg[8]_i_1_n_5 ;
  wire \j_i_reg_208_reg[8]_i_1_n_6 ;
  wire \j_i_reg_208_reg[8]_i_1_n_7 ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[2] ;
  wire [7:0]p;
  wire [7:0]p_0;
  wire p_0_in;
  wire [7:0]p_Val2_5_reg_398;
  wire p_Val2_5_reg_3980;
  wire [7:0]\p_Val2_5_reg_398_reg[7]_0 ;
  wire r_V_i_i_reg_3880;
  wire r_V_i_i_reg_388_reg_n_106;
  wire r_V_i_i_reg_388_reg_n_107;
  wire r_V_i_i_reg_388_reg_n_108;
  wire r_V_i_i_reg_388_reg_n_109;
  wire r_V_i_i_reg_388_reg_n_110;
  wire r_V_i_i_reg_388_reg_n_111;
  wire r_V_i_i_reg_388_reg_n_112;
  wire r_V_i_i_reg_388_reg_n_113;
  wire r_V_i_i_reg_388_reg_n_114;
  wire r_V_i_i_reg_388_reg_n_115;
  wire r_V_i_i_reg_388_reg_n_116;
  wire r_V_i_i_reg_388_reg_n_117;
  wire r_V_i_i_reg_388_reg_n_118;
  wire r_V_i_i_reg_388_reg_n_119;
  wire r_V_i_i_reg_388_reg_n_120;
  wire r_V_i_i_reg_388_reg_n_121;
  wire r_V_i_i_reg_388_reg_n_122;
  wire r_V_i_i_reg_388_reg_n_123;
  wire r_V_i_i_reg_388_reg_n_124;
  wire r_V_i_i_reg_388_reg_n_125;
  wire r_V_i_i_reg_388_reg_n_126;
  wire r_V_i_i_reg_388_reg_n_127;
  wire r_V_i_i_reg_388_reg_n_128;
  wire r_V_i_i_reg_388_reg_n_129;
  wire r_V_i_i_reg_388_reg_n_130;
  wire r_V_i_i_reg_388_reg_n_131;
  wire r_V_i_i_reg_388_reg_n_132;
  wire r_V_i_i_reg_388_reg_n_133;
  wire r_V_i_i_reg_388_reg_n_134;
  wire r_V_i_i_reg_388_reg_n_135;
  wire r_V_i_i_reg_388_reg_n_136;
  wire r_V_i_i_reg_388_reg_n_137;
  wire r_V_i_i_reg_388_reg_n_138;
  wire r_V_i_i_reg_388_reg_n_139;
  wire r_V_i_i_reg_388_reg_n_140;
  wire r_V_i_i_reg_388_reg_n_141;
  wire r_V_i_i_reg_388_reg_n_142;
  wire r_V_i_i_reg_388_reg_n_143;
  wire r_V_i_i_reg_388_reg_n_144;
  wire r_V_i_i_reg_388_reg_n_145;
  wire r_V_i_i_reg_388_reg_n_146;
  wire r_V_i_i_reg_388_reg_n_147;
  wire r_V_i_i_reg_388_reg_n_148;
  wire r_V_i_i_reg_388_reg_n_149;
  wire r_V_i_i_reg_388_reg_n_150;
  wire r_V_i_i_reg_388_reg_n_151;
  wire r_V_i_i_reg_388_reg_n_152;
  wire r_V_i_i_reg_388_reg_n_153;
  wire [31:0]rows_reg_350;
  wire [31:0]\rows_reg_350_reg[31]_0 ;
  wire sobelFilter_mac_mcud_U28_n_0;
  wire sobelFilter_mac_mcud_U28_n_1;
  wire sobelFilter_mac_mcud_U28_n_12;
  wire sobelFilter_mac_mcud_U28_n_2;
  wire sobelFilter_mac_mcud_U28_n_3;
  wire sobelFilter_mac_mcud_U28_n_4;
  wire sobelFilter_mac_mcud_U28_n_5;
  wire sobelFilter_mac_mcud_U28_n_6;
  wire sobelFilter_mac_mcud_U28_n_7;
  wire sobelFilter_mac_mdEe_U29_n_0;
  wire sobelFilter_mac_mdEe_U29_n_1;
  wire sobelFilter_mac_mdEe_U29_n_10;
  wire sobelFilter_mac_mdEe_U29_n_11;
  wire sobelFilter_mac_mdEe_U29_n_12;
  wire sobelFilter_mac_mdEe_U29_n_13;
  wire sobelFilter_mac_mdEe_U29_n_14;
  wire sobelFilter_mac_mdEe_U29_n_15;
  wire sobelFilter_mac_mdEe_U29_n_16;
  wire sobelFilter_mac_mdEe_U29_n_17;
  wire sobelFilter_mac_mdEe_U29_n_18;
  wire sobelFilter_mac_mdEe_U29_n_19;
  wire sobelFilter_mac_mdEe_U29_n_2;
  wire sobelFilter_mac_mdEe_U29_n_20;
  wire sobelFilter_mac_mdEe_U29_n_21;
  wire sobelFilter_mac_mdEe_U29_n_22;
  wire sobelFilter_mac_mdEe_U29_n_23;
  wire sobelFilter_mac_mdEe_U29_n_24;
  wire sobelFilter_mac_mdEe_U29_n_25;
  wire sobelFilter_mac_mdEe_U29_n_26;
  wire sobelFilter_mac_mdEe_U29_n_27;
  wire sobelFilter_mac_mdEe_U29_n_28;
  wire sobelFilter_mac_mdEe_U29_n_3;
  wire sobelFilter_mac_mdEe_U29_n_4;
  wire sobelFilter_mac_mdEe_U29_n_5;
  wire sobelFilter_mac_mdEe_U29_n_6;
  wire sobelFilter_mac_mdEe_U29_n_7;
  wire sobelFilter_mac_mdEe_U29_n_8;
  wire sobelFilter_mac_mdEe_U29_n_9;
  wire src_cols_V_c22_empty_n;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_1_V_empty_n;
  wire src_data_stream_2_V_empty_n;
  wire src_rows_V_c21_empty_n;
  wire start_for_CvtColor_U0_full_n;
  wire start_once_reg;
  wire tmp_23_i_fu_238_p2;
  wire tmp_23_i_reg_364;
  wire tmp_23_i_reg_3640;
  wire \tmp_23_i_reg_364[0]_i_1_n_0 ;
  wire tmp_23_i_reg_364_pp0_iter1_reg;
  wire \tmp_23_i_reg_364_pp0_iter1_reg[0]_i_1_n_0 ;
  wire tmp_23_i_reg_364_pp0_iter2_reg;
  wire \tmp_23_i_reg_364_pp0_iter2_reg[0]_i_1_n_0 ;
  wire tmp_23_i_reg_364_pp0_iter3_reg;
  wire \tmp_23_i_reg_364_pp0_iter3_reg[0]_i_1_n_0 ;
  wire \tmp_23_i_reg_364_pp0_iter3_reg_reg[0]_0 ;
  wire tmp_49_fu_280_p3;
  wire tmp_52_reg_3730;
  wire tmp_reg_403;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_i_reg_359_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_reg_359_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_j_i_reg_208_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_j_i_reg_208_reg[0]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_j_i_reg_208_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_j_i_reg_208_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_j_i_reg_208_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_i_reg_208_reg[28]_i_1_O_UNCONNECTED ;
  wire NLW_r_V_i_i_reg_388_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_i_i_reg_388_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_i_i_reg_388_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_i_i_reg_388_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_i_i_reg_388_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_i_i_reg_388_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_i_i_reg_388_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_i_i_reg_388_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_i_i_reg_388_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_i_i_reg_388_reg_P_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2822FFFFFFFF2222)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(tmp_49_fu_280_p3),
        .I1(p_Val2_5_reg_398[7]),
        .I2(\SRL_SIG[0][1]_i_2_n_0 ),
        .I3(p_Val2_5_reg_398[1]),
        .I4(tmp_reg_403),
        .I5(p_Val2_5_reg_398[0]),
        .O(\p_Val2_5_reg_398_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h28FFFF22FF22FF22)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(tmp_49_fu_280_p3),
        .I1(p_Val2_5_reg_398[7]),
        .I2(\SRL_SIG[0][1]_i_2_n_0 ),
        .I3(p_Val2_5_reg_398[1]),
        .I4(p_Val2_5_reg_398[0]),
        .I5(tmp_reg_403),
        .O(\p_Val2_5_reg_398_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \SRL_SIG[0][1]_i_2 
       (.I0(p_Val2_5_reg_398[6]),
        .I1(p_Val2_5_reg_398[4]),
        .I2(p_Val2_5_reg_398[5]),
        .I3(p_Val2_5_reg_398[3]),
        .I4(p_Val2_5_reg_398[2]),
        .O(\SRL_SIG[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF22222822FFFF)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(tmp_49_fu_280_p3),
        .I1(p_Val2_5_reg_398[7]),
        .I2(\SRL_SIG[0][3]_i_2_n_0 ),
        .I3(p_Val2_5_reg_398[3]),
        .I4(p_Val2_5_reg_398[2]),
        .I5(\SRL_SIG[0][3]_i_3_n_0 ),
        .O(\p_Val2_5_reg_398_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hFF2228FFFF22FF22)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(tmp_49_fu_280_p3),
        .I1(p_Val2_5_reg_398[7]),
        .I2(\SRL_SIG[0][3]_i_2_n_0 ),
        .I3(p_Val2_5_reg_398[3]),
        .I4(\SRL_SIG[0][3]_i_3_n_0 ),
        .I5(p_Val2_5_reg_398[2]),
        .O(\p_Val2_5_reg_398_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(p_Val2_5_reg_398[5]),
        .I1(p_Val2_5_reg_398[4]),
        .I2(p_Val2_5_reg_398[6]),
        .O(\SRL_SIG[0][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \SRL_SIG[0][3]_i_3 
       (.I0(tmp_reg_403),
        .I1(p_Val2_5_reg_398[0]),
        .I2(p_Val2_5_reg_398[1]),
        .O(\SRL_SIG[0][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF22228222FFFF)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(tmp_49_fu_280_p3),
        .I1(p_Val2_5_reg_398[7]),
        .I2(p_Val2_5_reg_398[5]),
        .I3(p_Val2_5_reg_398[6]),
        .I4(p_Val2_5_reg_398[4]),
        .I5(\SRL_SIG[0][7]_i_3_n_0 ),
        .O(\p_Val2_5_reg_398_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hFF2282FFFF22FF22)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(tmp_49_fu_280_p3),
        .I1(p_Val2_5_reg_398[7]),
        .I2(p_Val2_5_reg_398[6]),
        .I3(p_Val2_5_reg_398[5]),
        .I4(\SRL_SIG[0][7]_i_3_n_0 ),
        .I5(p_Val2_5_reg_398[4]),
        .O(\p_Val2_5_reg_398_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hF28FF2F2F2F2F2F2)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(tmp_49_fu_280_p3),
        .I1(p_Val2_5_reg_398[7]),
        .I2(p_Val2_5_reg_398[6]),
        .I3(\SRL_SIG[0][7]_i_3_n_0 ),
        .I4(p_Val2_5_reg_398[5]),
        .I5(p_Val2_5_reg_398[4]),
        .O(\p_Val2_5_reg_398_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(gray_img_data_stream_full_n),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(tmp_23_i_reg_364_pp0_iter3_reg),
        .I3(ap_block_pp0_stage0_subdone),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA6AAA)) 
    \SRL_SIG[0][7]_i_2__2 
       (.I0(p_Val2_5_reg_398[7]),
        .I1(p_Val2_5_reg_398[6]),
        .I2(p_Val2_5_reg_398[4]),
        .I3(p_Val2_5_reg_398[5]),
        .I4(\SRL_SIG[0][7]_i_3_n_0 ),
        .I5(tmp_49_fu_280_p3),
        .O(\p_Val2_5_reg_398_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(p_Val2_5_reg_398[3]),
        .I1(p_Val2_5_reg_398[2]),
        .I2(p_Val2_5_reg_398[1]),
        .I3(p_Val2_5_reg_398[0]),
        .I4(tmp_reg_403),
        .O(\SRL_SIG[0][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2F22FF22FF22FF22)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[1]),
        .I1(CO),
        .I2(CvtColor_U0_ap_start),
        .I3(Q[0]),
        .I4(src_cols_V_c22_empty_n),
        .I5(src_rows_V_c21_empty_n),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(CvtColor_U0_ap_start),
        .I1(Q[0]),
        .I2(src_cols_V_c22_empty_n),
        .I3(src_rows_V_c21_empty_n),
        .I4(ap_CS_fsm_state8),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(\i_i_reg_197_reg_n_0_[27] ),
        .I1(rows_reg_350[27]),
        .I2(\i_i_reg_197_reg_n_0_[26] ),
        .I3(rows_reg_350[26]),
        .O(\ap_CS_fsm[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(\i_i_reg_197_reg_n_0_[25] ),
        .I1(rows_reg_350[25]),
        .I2(\i_i_reg_197_reg_n_0_[24] ),
        .I3(rows_reg_350[24]),
        .O(\ap_CS_fsm[2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(rows_reg_350[22]),
        .I1(\i_i_reg_197_reg_n_0_[22] ),
        .I2(\i_i_reg_197_reg_n_0_[23] ),
        .I3(rows_reg_350[23]),
        .O(\ap_CS_fsm[2]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(rows_reg_350[20]),
        .I1(\i_i_reg_197_reg_n_0_[20] ),
        .I2(\i_i_reg_197_reg_n_0_[21] ),
        .I3(rows_reg_350[21]),
        .O(\ap_CS_fsm[2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(rows_reg_350[18]),
        .I1(\i_i_reg_197_reg_n_0_[18] ),
        .I2(\i_i_reg_197_reg_n_0_[19] ),
        .I3(rows_reg_350[19]),
        .O(\ap_CS_fsm[2]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(rows_reg_350[16]),
        .I1(\i_i_reg_197_reg_n_0_[16] ),
        .I2(\i_i_reg_197_reg_n_0_[17] ),
        .I3(rows_reg_350[17]),
        .O(\ap_CS_fsm[2]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_17 
       (.I0(\i_i_reg_197_reg_n_0_[23] ),
        .I1(rows_reg_350[23]),
        .I2(\i_i_reg_197_reg_n_0_[22] ),
        .I3(rows_reg_350[22]),
        .O(\ap_CS_fsm[2]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_18 
       (.I0(\i_i_reg_197_reg_n_0_[21] ),
        .I1(rows_reg_350[21]),
        .I2(\i_i_reg_197_reg_n_0_[20] ),
        .I3(rows_reg_350[20]),
        .O(\ap_CS_fsm[2]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_19 
       (.I0(\i_i_reg_197_reg_n_0_[19] ),
        .I1(rows_reg_350[19]),
        .I2(\i_i_reg_197_reg_n_0_[18] ),
        .I3(rows_reg_350[18]),
        .O(\ap_CS_fsm[2]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[1]),
        .I3(CO),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_20 
       (.I0(\i_i_reg_197_reg_n_0_[17] ),
        .I1(rows_reg_350[17]),
        .I2(\i_i_reg_197_reg_n_0_[16] ),
        .I3(rows_reg_350[16]),
        .O(\ap_CS_fsm[2]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_22 
       (.I0(rows_reg_350[14]),
        .I1(\i_i_reg_197_reg_n_0_[14] ),
        .I2(\i_i_reg_197_reg_n_0_[15] ),
        .I3(rows_reg_350[15]),
        .O(\ap_CS_fsm[2]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_23 
       (.I0(rows_reg_350[12]),
        .I1(\i_i_reg_197_reg_n_0_[12] ),
        .I2(\i_i_reg_197_reg_n_0_[13] ),
        .I3(rows_reg_350[13]),
        .O(\ap_CS_fsm[2]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_24 
       (.I0(rows_reg_350[10]),
        .I1(\i_i_reg_197_reg_n_0_[10] ),
        .I2(\i_i_reg_197_reg_n_0_[11] ),
        .I3(rows_reg_350[11]),
        .O(\ap_CS_fsm[2]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_25 
       (.I0(rows_reg_350[8]),
        .I1(\i_i_reg_197_reg_n_0_[8] ),
        .I2(\i_i_reg_197_reg_n_0_[9] ),
        .I3(rows_reg_350[9]),
        .O(\ap_CS_fsm[2]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_26 
       (.I0(\i_i_reg_197_reg_n_0_[15] ),
        .I1(rows_reg_350[15]),
        .I2(\i_i_reg_197_reg_n_0_[14] ),
        .I3(rows_reg_350[14]),
        .O(\ap_CS_fsm[2]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_27 
       (.I0(\i_i_reg_197_reg_n_0_[13] ),
        .I1(rows_reg_350[13]),
        .I2(\i_i_reg_197_reg_n_0_[12] ),
        .I3(rows_reg_350[12]),
        .O(\ap_CS_fsm[2]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_28 
       (.I0(\i_i_reg_197_reg_n_0_[11] ),
        .I1(rows_reg_350[11]),
        .I2(\i_i_reg_197_reg_n_0_[10] ),
        .I3(rows_reg_350[10]),
        .O(\ap_CS_fsm[2]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_29 
       (.I0(\i_i_reg_197_reg_n_0_[9] ),
        .I1(rows_reg_350[9]),
        .I2(\i_i_reg_197_reg_n_0_[8] ),
        .I3(rows_reg_350[8]),
        .O(\ap_CS_fsm[2]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_30 
       (.I0(rows_reg_350[6]),
        .I1(\i_i_reg_197_reg_n_0_[6] ),
        .I2(\i_i_reg_197_reg_n_0_[7] ),
        .I3(rows_reg_350[7]),
        .O(\ap_CS_fsm[2]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_31 
       (.I0(rows_reg_350[4]),
        .I1(\i_i_reg_197_reg_n_0_[4] ),
        .I2(\i_i_reg_197_reg_n_0_[5] ),
        .I3(rows_reg_350[5]),
        .O(\ap_CS_fsm[2]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_32 
       (.I0(rows_reg_350[2]),
        .I1(\i_i_reg_197_reg_n_0_[2] ),
        .I2(\i_i_reg_197_reg_n_0_[3] ),
        .I3(rows_reg_350[3]),
        .O(\ap_CS_fsm[2]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_33 
       (.I0(rows_reg_350[0]),
        .I1(\i_i_reg_197_reg_n_0_[0] ),
        .I2(\i_i_reg_197_reg_n_0_[1] ),
        .I3(rows_reg_350[1]),
        .O(\ap_CS_fsm[2]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_34 
       (.I0(\i_i_reg_197_reg_n_0_[7] ),
        .I1(rows_reg_350[7]),
        .I2(\i_i_reg_197_reg_n_0_[6] ),
        .I3(rows_reg_350[6]),
        .O(\ap_CS_fsm[2]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_35 
       (.I0(\i_i_reg_197_reg_n_0_[5] ),
        .I1(rows_reg_350[5]),
        .I2(\i_i_reg_197_reg_n_0_[4] ),
        .I3(rows_reg_350[4]),
        .O(\ap_CS_fsm[2]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_36 
       (.I0(\i_i_reg_197_reg_n_0_[3] ),
        .I1(rows_reg_350[3]),
        .I2(\i_i_reg_197_reg_n_0_[2] ),
        .I3(rows_reg_350[2]),
        .O(\ap_CS_fsm[2]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_37 
       (.I0(\i_i_reg_197_reg_n_0_[1] ),
        .I1(rows_reg_350[1]),
        .I2(\i_i_reg_197_reg_n_0_[0] ),
        .I3(rows_reg_350[0]),
        .O(\ap_CS_fsm[2]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(rows_reg_350[31]),
        .I1(rows_reg_350[30]),
        .I2(\i_i_reg_197_reg_n_0_[30] ),
        .O(\ap_CS_fsm[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(rows_reg_350[28]),
        .I1(\i_i_reg_197_reg_n_0_[28] ),
        .I2(\i_i_reg_197_reg_n_0_[29] ),
        .I3(rows_reg_350[29]),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(rows_reg_350[26]),
        .I1(\i_i_reg_197_reg_n_0_[26] ),
        .I2(\i_i_reg_197_reg_n_0_[27] ),
        .I3(rows_reg_350[27]),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(rows_reg_350[24]),
        .I1(\i_i_reg_197_reg_n_0_[24] ),
        .I2(\i_i_reg_197_reg_n_0_[25] ),
        .I3(rows_reg_350[25]),
        .O(\ap_CS_fsm[2]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\i_i_reg_197_reg_n_0_[30] ),
        .I1(rows_reg_350[30]),
        .I2(rows_reg_350[31]),
        .O(\ap_CS_fsm[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(\i_i_reg_197_reg_n_0_[29] ),
        .I1(rows_reg_350[29]),
        .I2(\i_i_reg_197_reg_n_0_[28] ),
        .I3(rows_reg_350[28]),
        .O(\ap_CS_fsm[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0004000400FF0004)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(tmp_23_i_fu_238_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_enable_reg_pp0_iter4_reg_n_0),
        .I5(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_12 
       (.CI(\ap_CS_fsm_reg[2]_i_21_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_12_n_0 ,\ap_CS_fsm_reg[2]_i_12_n_1 ,\ap_CS_fsm_reg[2]_i_12_n_2 ,\ap_CS_fsm_reg[2]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_22_n_0 ,\ap_CS_fsm[2]_i_23_n_0 ,\ap_CS_fsm[2]_i_24_n_0 ,\ap_CS_fsm[2]_i_25_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_26_n_0 ,\ap_CS_fsm[2]_i_27_n_0 ,\ap_CS_fsm[2]_i_28_n_0 ,\ap_CS_fsm[2]_i_29_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_3_n_0 ),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2_n_1 ,\ap_CS_fsm_reg[2]_i_2_n_2 ,\ap_CS_fsm_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_4_n_0 ,\ap_CS_fsm[2]_i_5_n_0 ,\ap_CS_fsm[2]_i_6_n_0 ,\ap_CS_fsm[2]_i_7_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_8_n_0 ,\ap_CS_fsm[2]_i_9_n_0 ,\ap_CS_fsm[2]_i_10_n_0 ,\ap_CS_fsm[2]_i_11_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_21 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_21_n_0 ,\ap_CS_fsm_reg[2]_i_21_n_1 ,\ap_CS_fsm_reg[2]_i_21_n_2 ,\ap_CS_fsm_reg[2]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_30_n_0 ,\ap_CS_fsm[2]_i_31_n_0 ,\ap_CS_fsm[2]_i_32_n_0 ,\ap_CS_fsm[2]_i_33_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_21_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_34_n_0 ,\ap_CS_fsm[2]_i_35_n_0 ,\ap_CS_fsm[2]_i_36_n_0 ,\ap_CS_fsm[2]_i_37_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3 
       (.CI(\ap_CS_fsm_reg[2]_i_12_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_3_n_0 ,\ap_CS_fsm_reg[2]_i_3_n_1 ,\ap_CS_fsm_reg[2]_i_3_n_2 ,\ap_CS_fsm_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_13_n_0 ,\ap_CS_fsm[2]_i_14_n_0 ,\ap_CS_fsm[2]_i_15_n_0 ,\ap_CS_fsm[2]_i_16_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_17_n_0 ,\ap_CS_fsm[2]_i_18_n_0 ,\ap_CS_fsm[2]_i_19_n_0 ,\ap_CS_fsm[2]_i_20_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .I2(Q[1]),
        .I3(ap_rst_n),
        .I4(tmp_23_i_reg_3640),
        .I5(tmp_23_i_fu_238_p2),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .O(tmp_23_i_reg_3640));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0A0C000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(tmp_23_i_fu_238_p2),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  LUT6 #(
    .INIT(64'h00A0C0A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4_reg_n_0),
        .R(1'b0));
  FDRE \cols_reg_345_reg[0] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[0]),
        .Q(cols_reg_345[0]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[10] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[10]),
        .Q(cols_reg_345[10]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[11] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[11]),
        .Q(cols_reg_345[11]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[12] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[12]),
        .Q(cols_reg_345[12]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[13] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[13]),
        .Q(cols_reg_345[13]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[14] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[14]),
        .Q(cols_reg_345[14]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[15] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[15]),
        .Q(cols_reg_345[15]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[16] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[16]),
        .Q(cols_reg_345[16]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[17] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[17]),
        .Q(cols_reg_345[17]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[18] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[18]),
        .Q(cols_reg_345[18]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[19] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[19]),
        .Q(cols_reg_345[19]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[1] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[1]),
        .Q(cols_reg_345[1]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[20] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[20]),
        .Q(cols_reg_345[20]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[21] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[21]),
        .Q(cols_reg_345[21]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[22] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[22]),
        .Q(cols_reg_345[22]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[23] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[23]),
        .Q(cols_reg_345[23]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[24] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[24]),
        .Q(cols_reg_345[24]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[25] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[25]),
        .Q(cols_reg_345[25]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[26] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[26]),
        .Q(cols_reg_345[26]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[27] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[27]),
        .Q(cols_reg_345[27]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[28] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[28]),
        .Q(cols_reg_345[28]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[29] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[29]),
        .Q(cols_reg_345[29]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[2] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[2]),
        .Q(cols_reg_345[2]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[30] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[30]),
        .Q(cols_reg_345[30]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[31] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[31]),
        .Q(cols_reg_345[31]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[3] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[3]),
        .Q(cols_reg_345[3]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[4]),
        .Q(cols_reg_345[4]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[5] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[5]),
        .Q(cols_reg_345[5]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[6]),
        .Q(cols_reg_345[6]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[7]),
        .Q(cols_reg_345[7]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[8]),
        .Q(cols_reg_345[8]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[9]),
        .Q(cols_reg_345[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \i_i_reg_197[30]_i_1 
       (.I0(src_rows_V_c21_empty_n),
        .I1(src_cols_V_c22_empty_n),
        .I2(Q[0]),
        .I3(CvtColor_U0_ap_start),
        .I4(ap_CS_fsm_state8),
        .O(i_i_reg_197));
  FDRE \i_i_reg_197_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[0]),
        .Q(\i_i_reg_197_reg_n_0_[0] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[10]),
        .Q(\i_i_reg_197_reg_n_0_[10] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[11]),
        .Q(\i_i_reg_197_reg_n_0_[11] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[12]),
        .Q(\i_i_reg_197_reg_n_0_[12] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[13]),
        .Q(\i_i_reg_197_reg_n_0_[13] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[14]),
        .Q(\i_i_reg_197_reg_n_0_[14] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[15]),
        .Q(\i_i_reg_197_reg_n_0_[15] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[16]),
        .Q(\i_i_reg_197_reg_n_0_[16] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[17]),
        .Q(\i_i_reg_197_reg_n_0_[17] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[18]),
        .Q(\i_i_reg_197_reg_n_0_[18] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[19]),
        .Q(\i_i_reg_197_reg_n_0_[19] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[1]),
        .Q(\i_i_reg_197_reg_n_0_[1] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[20]),
        .Q(\i_i_reg_197_reg_n_0_[20] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[21]),
        .Q(\i_i_reg_197_reg_n_0_[21] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[22]),
        .Q(\i_i_reg_197_reg_n_0_[22] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[23]),
        .Q(\i_i_reg_197_reg_n_0_[23] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[24]),
        .Q(\i_i_reg_197_reg_n_0_[24] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[25]),
        .Q(\i_i_reg_197_reg_n_0_[25] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[26]),
        .Q(\i_i_reg_197_reg_n_0_[26] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[27]),
        .Q(\i_i_reg_197_reg_n_0_[27] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[28]),
        .Q(\i_i_reg_197_reg_n_0_[28] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[29]),
        .Q(\i_i_reg_197_reg_n_0_[29] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[2]),
        .Q(\i_i_reg_197_reg_n_0_[2] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[30]),
        .Q(\i_i_reg_197_reg_n_0_[30] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[3]),
        .Q(\i_i_reg_197_reg_n_0_[3] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[4]),
        .Q(\i_i_reg_197_reg_n_0_[4] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[5]),
        .Q(\i_i_reg_197_reg_n_0_[5] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[6]),
        .Q(\i_i_reg_197_reg_n_0_[6] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[7]),
        .Q(\i_i_reg_197_reg_n_0_[7] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[8]),
        .Q(\i_i_reg_197_reg_n_0_[8] ),
        .R(i_i_reg_197));
  FDRE \i_i_reg_197_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_359[9]),
        .Q(\i_i_reg_197_reg_n_0_[9] ),
        .R(i_i_reg_197));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_359[0]_i_1 
       (.I0(\i_i_reg_197_reg_n_0_[0] ),
        .O(i_fu_228_p2[0]));
  FDRE \i_reg_359_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[0]),
        .Q(i_reg_359[0]),
        .R(1'b0));
  FDRE \i_reg_359_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[10]),
        .Q(i_reg_359[10]),
        .R(1'b0));
  FDRE \i_reg_359_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[11]),
        .Q(i_reg_359[11]),
        .R(1'b0));
  FDRE \i_reg_359_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[12]),
        .Q(i_reg_359[12]),
        .R(1'b0));
  CARRY4 \i_reg_359_reg[12]_i_1 
       (.CI(\i_reg_359_reg[8]_i_1_n_0 ),
        .CO({\i_reg_359_reg[12]_i_1_n_0 ,\i_reg_359_reg[12]_i_1_n_1 ,\i_reg_359_reg[12]_i_1_n_2 ,\i_reg_359_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_228_p2[12:9]),
        .S({\i_i_reg_197_reg_n_0_[12] ,\i_i_reg_197_reg_n_0_[11] ,\i_i_reg_197_reg_n_0_[10] ,\i_i_reg_197_reg_n_0_[9] }));
  FDRE \i_reg_359_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[13]),
        .Q(i_reg_359[13]),
        .R(1'b0));
  FDRE \i_reg_359_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[14]),
        .Q(i_reg_359[14]),
        .R(1'b0));
  FDRE \i_reg_359_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[15]),
        .Q(i_reg_359[15]),
        .R(1'b0));
  FDRE \i_reg_359_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[16]),
        .Q(i_reg_359[16]),
        .R(1'b0));
  CARRY4 \i_reg_359_reg[16]_i_1 
       (.CI(\i_reg_359_reg[12]_i_1_n_0 ),
        .CO({\i_reg_359_reg[16]_i_1_n_0 ,\i_reg_359_reg[16]_i_1_n_1 ,\i_reg_359_reg[16]_i_1_n_2 ,\i_reg_359_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_228_p2[16:13]),
        .S({\i_i_reg_197_reg_n_0_[16] ,\i_i_reg_197_reg_n_0_[15] ,\i_i_reg_197_reg_n_0_[14] ,\i_i_reg_197_reg_n_0_[13] }));
  FDRE \i_reg_359_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[17]),
        .Q(i_reg_359[17]),
        .R(1'b0));
  FDRE \i_reg_359_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[18]),
        .Q(i_reg_359[18]),
        .R(1'b0));
  FDRE \i_reg_359_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[19]),
        .Q(i_reg_359[19]),
        .R(1'b0));
  FDRE \i_reg_359_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[1]),
        .Q(i_reg_359[1]),
        .R(1'b0));
  FDRE \i_reg_359_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[20]),
        .Q(i_reg_359[20]),
        .R(1'b0));
  CARRY4 \i_reg_359_reg[20]_i_1 
       (.CI(\i_reg_359_reg[16]_i_1_n_0 ),
        .CO({\i_reg_359_reg[20]_i_1_n_0 ,\i_reg_359_reg[20]_i_1_n_1 ,\i_reg_359_reg[20]_i_1_n_2 ,\i_reg_359_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_228_p2[20:17]),
        .S({\i_i_reg_197_reg_n_0_[20] ,\i_i_reg_197_reg_n_0_[19] ,\i_i_reg_197_reg_n_0_[18] ,\i_i_reg_197_reg_n_0_[17] }));
  FDRE \i_reg_359_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[21]),
        .Q(i_reg_359[21]),
        .R(1'b0));
  FDRE \i_reg_359_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[22]),
        .Q(i_reg_359[22]),
        .R(1'b0));
  FDRE \i_reg_359_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[23]),
        .Q(i_reg_359[23]),
        .R(1'b0));
  FDRE \i_reg_359_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[24]),
        .Q(i_reg_359[24]),
        .R(1'b0));
  CARRY4 \i_reg_359_reg[24]_i_1 
       (.CI(\i_reg_359_reg[20]_i_1_n_0 ),
        .CO({\i_reg_359_reg[24]_i_1_n_0 ,\i_reg_359_reg[24]_i_1_n_1 ,\i_reg_359_reg[24]_i_1_n_2 ,\i_reg_359_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_228_p2[24:21]),
        .S({\i_i_reg_197_reg_n_0_[24] ,\i_i_reg_197_reg_n_0_[23] ,\i_i_reg_197_reg_n_0_[22] ,\i_i_reg_197_reg_n_0_[21] }));
  FDRE \i_reg_359_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[25]),
        .Q(i_reg_359[25]),
        .R(1'b0));
  FDRE \i_reg_359_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[26]),
        .Q(i_reg_359[26]),
        .R(1'b0));
  FDRE \i_reg_359_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[27]),
        .Q(i_reg_359[27]),
        .R(1'b0));
  FDRE \i_reg_359_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[28]),
        .Q(i_reg_359[28]),
        .R(1'b0));
  CARRY4 \i_reg_359_reg[28]_i_1 
       (.CI(\i_reg_359_reg[24]_i_1_n_0 ),
        .CO({\i_reg_359_reg[28]_i_1_n_0 ,\i_reg_359_reg[28]_i_1_n_1 ,\i_reg_359_reg[28]_i_1_n_2 ,\i_reg_359_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_228_p2[28:25]),
        .S({\i_i_reg_197_reg_n_0_[28] ,\i_i_reg_197_reg_n_0_[27] ,\i_i_reg_197_reg_n_0_[26] ,\i_i_reg_197_reg_n_0_[25] }));
  FDRE \i_reg_359_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[29]),
        .Q(i_reg_359[29]),
        .R(1'b0));
  FDRE \i_reg_359_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[2]),
        .Q(i_reg_359[2]),
        .R(1'b0));
  FDRE \i_reg_359_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[30]),
        .Q(i_reg_359[30]),
        .R(1'b0));
  CARRY4 \i_reg_359_reg[30]_i_1 
       (.CI(\i_reg_359_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_reg_359_reg[30]_i_1_CO_UNCONNECTED [3:1],\i_reg_359_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_359_reg[30]_i_1_O_UNCONNECTED [3:2],i_fu_228_p2[30:29]}),
        .S({1'b0,1'b0,\i_i_reg_197_reg_n_0_[30] ,\i_i_reg_197_reg_n_0_[29] }));
  FDRE \i_reg_359_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[3]),
        .Q(i_reg_359[3]),
        .R(1'b0));
  FDRE \i_reg_359_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[4]),
        .Q(i_reg_359[4]),
        .R(1'b0));
  CARRY4 \i_reg_359_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_reg_359_reg[4]_i_1_n_0 ,\i_reg_359_reg[4]_i_1_n_1 ,\i_reg_359_reg[4]_i_1_n_2 ,\i_reg_359_reg[4]_i_1_n_3 }),
        .CYINIT(\i_i_reg_197_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_228_p2[4:1]),
        .S({\i_i_reg_197_reg_n_0_[4] ,\i_i_reg_197_reg_n_0_[3] ,\i_i_reg_197_reg_n_0_[2] ,\i_i_reg_197_reg_n_0_[1] }));
  FDRE \i_reg_359_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[5]),
        .Q(i_reg_359[5]),
        .R(1'b0));
  FDRE \i_reg_359_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[6]),
        .Q(i_reg_359[6]),
        .R(1'b0));
  FDRE \i_reg_359_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[7]),
        .Q(i_reg_359[7]),
        .R(1'b0));
  FDRE \i_reg_359_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[8]),
        .Q(i_reg_359[8]),
        .R(1'b0));
  CARRY4 \i_reg_359_reg[8]_i_1 
       (.CI(\i_reg_359_reg[4]_i_1_n_0 ),
        .CO({\i_reg_359_reg[8]_i_1_n_0 ,\i_reg_359_reg[8]_i_1_n_1 ,\i_reg_359_reg[8]_i_1_n_2 ,\i_reg_359_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_228_p2[8:5]),
        .S({\i_i_reg_197_reg_n_0_[8] ,\i_i_reg_197_reg_n_0_[7] ,\i_i_reg_197_reg_n_0_[6] ,\i_i_reg_197_reg_n_0_[5] }));
  FDRE \i_reg_359_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_228_p2[9]),
        .Q(i_reg_359[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF7F000000000000)) 
    \j_i_reg_208[0]_i_1 
       (.I0(tmp_23_i_fu_238_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(Q[1]),
        .I5(CO),
        .O(j_i_reg_208));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_208[0]_i_10 
       (.I0(cols_reg_345[24]),
        .I1(j_i_reg_208_reg[24]),
        .I2(j_i_reg_208_reg[25]),
        .I3(cols_reg_345[25]),
        .O(\j_i_reg_208[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \j_i_reg_208[0]_i_11 
       (.I0(j_i_reg_208_reg[30]),
        .I1(cols_reg_345[30]),
        .I2(cols_reg_345[31]),
        .O(\j_i_reg_208[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_208[0]_i_12 
       (.I0(j_i_reg_208_reg[29]),
        .I1(cols_reg_345[29]),
        .I2(j_i_reg_208_reg[28]),
        .I3(cols_reg_345[28]),
        .O(\j_i_reg_208[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_208[0]_i_13 
       (.I0(j_i_reg_208_reg[27]),
        .I1(cols_reg_345[27]),
        .I2(j_i_reg_208_reg[26]),
        .I3(cols_reg_345[26]),
        .O(\j_i_reg_208[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_208[0]_i_14 
       (.I0(j_i_reg_208_reg[25]),
        .I1(cols_reg_345[25]),
        .I2(j_i_reg_208_reg[24]),
        .I3(cols_reg_345[24]),
        .O(\j_i_reg_208[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_208[0]_i_16 
       (.I0(cols_reg_345[22]),
        .I1(j_i_reg_208_reg[22]),
        .I2(j_i_reg_208_reg[23]),
        .I3(cols_reg_345[23]),
        .O(\j_i_reg_208[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_208[0]_i_17 
       (.I0(cols_reg_345[20]),
        .I1(j_i_reg_208_reg[20]),
        .I2(j_i_reg_208_reg[21]),
        .I3(cols_reg_345[21]),
        .O(\j_i_reg_208[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_208[0]_i_18 
       (.I0(cols_reg_345[18]),
        .I1(j_i_reg_208_reg[18]),
        .I2(j_i_reg_208_reg[19]),
        .I3(cols_reg_345[19]),
        .O(\j_i_reg_208[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_208[0]_i_19 
       (.I0(cols_reg_345[16]),
        .I1(j_i_reg_208_reg[16]),
        .I2(j_i_reg_208_reg[17]),
        .I3(cols_reg_345[17]),
        .O(\j_i_reg_208[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \j_i_reg_208[0]_i_2 
       (.I0(tmp_23_i_fu_238_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .O(j_i_reg_2080));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_208[0]_i_20 
       (.I0(j_i_reg_208_reg[23]),
        .I1(cols_reg_345[23]),
        .I2(j_i_reg_208_reg[22]),
        .I3(cols_reg_345[22]),
        .O(\j_i_reg_208[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_208[0]_i_21 
       (.I0(j_i_reg_208_reg[21]),
        .I1(cols_reg_345[21]),
        .I2(j_i_reg_208_reg[20]),
        .I3(cols_reg_345[20]),
        .O(\j_i_reg_208[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_208[0]_i_22 
       (.I0(j_i_reg_208_reg[19]),
        .I1(cols_reg_345[19]),
        .I2(j_i_reg_208_reg[18]),
        .I3(cols_reg_345[18]),
        .O(\j_i_reg_208[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_208[0]_i_23 
       (.I0(j_i_reg_208_reg[17]),
        .I1(cols_reg_345[17]),
        .I2(j_i_reg_208_reg[16]),
        .I3(cols_reg_345[16]),
        .O(\j_i_reg_208[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_208[0]_i_25 
       (.I0(cols_reg_345[14]),
        .I1(j_i_reg_208_reg[14]),
        .I2(j_i_reg_208_reg[15]),
        .I3(cols_reg_345[15]),
        .O(\j_i_reg_208[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_208[0]_i_26 
       (.I0(cols_reg_345[12]),
        .I1(j_i_reg_208_reg[12]),
        .I2(j_i_reg_208_reg[13]),
        .I3(cols_reg_345[13]),
        .O(\j_i_reg_208[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_208[0]_i_27 
       (.I0(cols_reg_345[10]),
        .I1(j_i_reg_208_reg[10]),
        .I2(j_i_reg_208_reg[11]),
        .I3(cols_reg_345[11]),
        .O(\j_i_reg_208[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_208[0]_i_28 
       (.I0(cols_reg_345[8]),
        .I1(j_i_reg_208_reg[8]),
        .I2(j_i_reg_208_reg[9]),
        .I3(cols_reg_345[9]),
        .O(\j_i_reg_208[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_208[0]_i_29 
       (.I0(j_i_reg_208_reg[15]),
        .I1(cols_reg_345[15]),
        .I2(j_i_reg_208_reg[14]),
        .I3(cols_reg_345[14]),
        .O(\j_i_reg_208[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_208[0]_i_30 
       (.I0(j_i_reg_208_reg[13]),
        .I1(cols_reg_345[13]),
        .I2(j_i_reg_208_reg[12]),
        .I3(cols_reg_345[12]),
        .O(\j_i_reg_208[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_208[0]_i_31 
       (.I0(j_i_reg_208_reg[11]),
        .I1(cols_reg_345[11]),
        .I2(j_i_reg_208_reg[10]),
        .I3(cols_reg_345[10]),
        .O(\j_i_reg_208[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_208[0]_i_32 
       (.I0(j_i_reg_208_reg[9]),
        .I1(cols_reg_345[9]),
        .I2(j_i_reg_208_reg[8]),
        .I3(cols_reg_345[8]),
        .O(\j_i_reg_208[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_208[0]_i_33 
       (.I0(cols_reg_345[6]),
        .I1(j_i_reg_208_reg[6]),
        .I2(j_i_reg_208_reg[7]),
        .I3(cols_reg_345[7]),
        .O(\j_i_reg_208[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_208[0]_i_34 
       (.I0(cols_reg_345[4]),
        .I1(j_i_reg_208_reg[4]),
        .I2(j_i_reg_208_reg[5]),
        .I3(cols_reg_345[5]),
        .O(\j_i_reg_208[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_208[0]_i_35 
       (.I0(cols_reg_345[2]),
        .I1(j_i_reg_208_reg[2]),
        .I2(j_i_reg_208_reg[3]),
        .I3(cols_reg_345[3]),
        .O(\j_i_reg_208[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_208[0]_i_36 
       (.I0(cols_reg_345[0]),
        .I1(j_i_reg_208_reg[0]),
        .I2(j_i_reg_208_reg[1]),
        .I3(cols_reg_345[1]),
        .O(\j_i_reg_208[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_208[0]_i_37 
       (.I0(j_i_reg_208_reg[7]),
        .I1(cols_reg_345[7]),
        .I2(j_i_reg_208_reg[6]),
        .I3(cols_reg_345[6]),
        .O(\j_i_reg_208[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_208[0]_i_38 
       (.I0(j_i_reg_208_reg[5]),
        .I1(cols_reg_345[5]),
        .I2(j_i_reg_208_reg[4]),
        .I3(cols_reg_345[4]),
        .O(\j_i_reg_208[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_208[0]_i_39 
       (.I0(j_i_reg_208_reg[3]),
        .I1(cols_reg_345[3]),
        .I2(j_i_reg_208_reg[2]),
        .I3(cols_reg_345[2]),
        .O(\j_i_reg_208[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_208[0]_i_40 
       (.I0(j_i_reg_208_reg[1]),
        .I1(cols_reg_345[1]),
        .I2(j_i_reg_208_reg[0]),
        .I3(cols_reg_345[0]),
        .O(\j_i_reg_208[0]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_208[0]_i_5 
       (.I0(j_i_reg_208_reg[0]),
        .O(\j_i_reg_208[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \j_i_reg_208[0]_i_7 
       (.I0(cols_reg_345[31]),
        .I1(cols_reg_345[30]),
        .I2(j_i_reg_208_reg[30]),
        .O(\j_i_reg_208[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_208[0]_i_8 
       (.I0(cols_reg_345[28]),
        .I1(j_i_reg_208_reg[28]),
        .I2(j_i_reg_208_reg[29]),
        .I3(cols_reg_345[29]),
        .O(\j_i_reg_208[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_208[0]_i_9 
       (.I0(cols_reg_345[26]),
        .I1(j_i_reg_208_reg[26]),
        .I2(j_i_reg_208_reg[27]),
        .I3(cols_reg_345[27]),
        .O(\j_i_reg_208[0]_i_9_n_0 ));
  FDRE \j_i_reg_208_reg[0] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[0]_i_3_n_7 ),
        .Q(j_i_reg_208_reg[0]),
        .R(j_i_reg_208));
  CARRY4 \j_i_reg_208_reg[0]_i_15 
       (.CI(\j_i_reg_208_reg[0]_i_24_n_0 ),
        .CO({\j_i_reg_208_reg[0]_i_15_n_0 ,\j_i_reg_208_reg[0]_i_15_n_1 ,\j_i_reg_208_reg[0]_i_15_n_2 ,\j_i_reg_208_reg[0]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\j_i_reg_208[0]_i_25_n_0 ,\j_i_reg_208[0]_i_26_n_0 ,\j_i_reg_208[0]_i_27_n_0 ,\j_i_reg_208[0]_i_28_n_0 }),
        .O(\NLW_j_i_reg_208_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S({\j_i_reg_208[0]_i_29_n_0 ,\j_i_reg_208[0]_i_30_n_0 ,\j_i_reg_208[0]_i_31_n_0 ,\j_i_reg_208[0]_i_32_n_0 }));
  CARRY4 \j_i_reg_208_reg[0]_i_24 
       (.CI(1'b0),
        .CO({\j_i_reg_208_reg[0]_i_24_n_0 ,\j_i_reg_208_reg[0]_i_24_n_1 ,\j_i_reg_208_reg[0]_i_24_n_2 ,\j_i_reg_208_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\j_i_reg_208[0]_i_33_n_0 ,\j_i_reg_208[0]_i_34_n_0 ,\j_i_reg_208[0]_i_35_n_0 ,\j_i_reg_208[0]_i_36_n_0 }),
        .O(\NLW_j_i_reg_208_reg[0]_i_24_O_UNCONNECTED [3:0]),
        .S({\j_i_reg_208[0]_i_37_n_0 ,\j_i_reg_208[0]_i_38_n_0 ,\j_i_reg_208[0]_i_39_n_0 ,\j_i_reg_208[0]_i_40_n_0 }));
  CARRY4 \j_i_reg_208_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_i_reg_208_reg[0]_i_3_n_0 ,\j_i_reg_208_reg[0]_i_3_n_1 ,\j_i_reg_208_reg[0]_i_3_n_2 ,\j_i_reg_208_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_i_reg_208_reg[0]_i_3_n_4 ,\j_i_reg_208_reg[0]_i_3_n_5 ,\j_i_reg_208_reg[0]_i_3_n_6 ,\j_i_reg_208_reg[0]_i_3_n_7 }),
        .S({j_i_reg_208_reg[3:1],\j_i_reg_208[0]_i_5_n_0 }));
  CARRY4 \j_i_reg_208_reg[0]_i_4 
       (.CI(\j_i_reg_208_reg[0]_i_6_n_0 ),
        .CO({tmp_23_i_fu_238_p2,\j_i_reg_208_reg[0]_i_4_n_1 ,\j_i_reg_208_reg[0]_i_4_n_2 ,\j_i_reg_208_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\j_i_reg_208[0]_i_7_n_0 ,\j_i_reg_208[0]_i_8_n_0 ,\j_i_reg_208[0]_i_9_n_0 ,\j_i_reg_208[0]_i_10_n_0 }),
        .O(\NLW_j_i_reg_208_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\j_i_reg_208[0]_i_11_n_0 ,\j_i_reg_208[0]_i_12_n_0 ,\j_i_reg_208[0]_i_13_n_0 ,\j_i_reg_208[0]_i_14_n_0 }));
  CARRY4 \j_i_reg_208_reg[0]_i_6 
       (.CI(\j_i_reg_208_reg[0]_i_15_n_0 ),
        .CO({\j_i_reg_208_reg[0]_i_6_n_0 ,\j_i_reg_208_reg[0]_i_6_n_1 ,\j_i_reg_208_reg[0]_i_6_n_2 ,\j_i_reg_208_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\j_i_reg_208[0]_i_16_n_0 ,\j_i_reg_208[0]_i_17_n_0 ,\j_i_reg_208[0]_i_18_n_0 ,\j_i_reg_208[0]_i_19_n_0 }),
        .O(\NLW_j_i_reg_208_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\j_i_reg_208[0]_i_20_n_0 ,\j_i_reg_208[0]_i_21_n_0 ,\j_i_reg_208[0]_i_22_n_0 ,\j_i_reg_208[0]_i_23_n_0 }));
  FDRE \j_i_reg_208_reg[10] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[8]_i_1_n_5 ),
        .Q(j_i_reg_208_reg[10]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[11] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[8]_i_1_n_4 ),
        .Q(j_i_reg_208_reg[11]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[12] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[12]_i_1_n_7 ),
        .Q(j_i_reg_208_reg[12]),
        .R(j_i_reg_208));
  CARRY4 \j_i_reg_208_reg[12]_i_1 
       (.CI(\j_i_reg_208_reg[8]_i_1_n_0 ),
        .CO({\j_i_reg_208_reg[12]_i_1_n_0 ,\j_i_reg_208_reg[12]_i_1_n_1 ,\j_i_reg_208_reg[12]_i_1_n_2 ,\j_i_reg_208_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_208_reg[12]_i_1_n_4 ,\j_i_reg_208_reg[12]_i_1_n_5 ,\j_i_reg_208_reg[12]_i_1_n_6 ,\j_i_reg_208_reg[12]_i_1_n_7 }),
        .S(j_i_reg_208_reg[15:12]));
  FDRE \j_i_reg_208_reg[13] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[12]_i_1_n_6 ),
        .Q(j_i_reg_208_reg[13]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[14] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[12]_i_1_n_5 ),
        .Q(j_i_reg_208_reg[14]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[15] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[12]_i_1_n_4 ),
        .Q(j_i_reg_208_reg[15]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[16] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[16]_i_1_n_7 ),
        .Q(j_i_reg_208_reg[16]),
        .R(j_i_reg_208));
  CARRY4 \j_i_reg_208_reg[16]_i_1 
       (.CI(\j_i_reg_208_reg[12]_i_1_n_0 ),
        .CO({\j_i_reg_208_reg[16]_i_1_n_0 ,\j_i_reg_208_reg[16]_i_1_n_1 ,\j_i_reg_208_reg[16]_i_1_n_2 ,\j_i_reg_208_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_208_reg[16]_i_1_n_4 ,\j_i_reg_208_reg[16]_i_1_n_5 ,\j_i_reg_208_reg[16]_i_1_n_6 ,\j_i_reg_208_reg[16]_i_1_n_7 }),
        .S(j_i_reg_208_reg[19:16]));
  FDRE \j_i_reg_208_reg[17] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[16]_i_1_n_6 ),
        .Q(j_i_reg_208_reg[17]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[18] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[16]_i_1_n_5 ),
        .Q(j_i_reg_208_reg[18]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[19] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[16]_i_1_n_4 ),
        .Q(j_i_reg_208_reg[19]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[1] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[0]_i_3_n_6 ),
        .Q(j_i_reg_208_reg[1]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[20] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[20]_i_1_n_7 ),
        .Q(j_i_reg_208_reg[20]),
        .R(j_i_reg_208));
  CARRY4 \j_i_reg_208_reg[20]_i_1 
       (.CI(\j_i_reg_208_reg[16]_i_1_n_0 ),
        .CO({\j_i_reg_208_reg[20]_i_1_n_0 ,\j_i_reg_208_reg[20]_i_1_n_1 ,\j_i_reg_208_reg[20]_i_1_n_2 ,\j_i_reg_208_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_208_reg[20]_i_1_n_4 ,\j_i_reg_208_reg[20]_i_1_n_5 ,\j_i_reg_208_reg[20]_i_1_n_6 ,\j_i_reg_208_reg[20]_i_1_n_7 }),
        .S(j_i_reg_208_reg[23:20]));
  FDRE \j_i_reg_208_reg[21] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[20]_i_1_n_6 ),
        .Q(j_i_reg_208_reg[21]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[22] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[20]_i_1_n_5 ),
        .Q(j_i_reg_208_reg[22]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[23] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[20]_i_1_n_4 ),
        .Q(j_i_reg_208_reg[23]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[24] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[24]_i_1_n_7 ),
        .Q(j_i_reg_208_reg[24]),
        .R(j_i_reg_208));
  CARRY4 \j_i_reg_208_reg[24]_i_1 
       (.CI(\j_i_reg_208_reg[20]_i_1_n_0 ),
        .CO({\j_i_reg_208_reg[24]_i_1_n_0 ,\j_i_reg_208_reg[24]_i_1_n_1 ,\j_i_reg_208_reg[24]_i_1_n_2 ,\j_i_reg_208_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_208_reg[24]_i_1_n_4 ,\j_i_reg_208_reg[24]_i_1_n_5 ,\j_i_reg_208_reg[24]_i_1_n_6 ,\j_i_reg_208_reg[24]_i_1_n_7 }),
        .S(j_i_reg_208_reg[27:24]));
  FDRE \j_i_reg_208_reg[25] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[24]_i_1_n_6 ),
        .Q(j_i_reg_208_reg[25]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[26] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[24]_i_1_n_5 ),
        .Q(j_i_reg_208_reg[26]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[27] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[24]_i_1_n_4 ),
        .Q(j_i_reg_208_reg[27]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[28] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[28]_i_1_n_7 ),
        .Q(j_i_reg_208_reg[28]),
        .R(j_i_reg_208));
  CARRY4 \j_i_reg_208_reg[28]_i_1 
       (.CI(\j_i_reg_208_reg[24]_i_1_n_0 ),
        .CO({\NLW_j_i_reg_208_reg[28]_i_1_CO_UNCONNECTED [3:2],\j_i_reg_208_reg[28]_i_1_n_2 ,\j_i_reg_208_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_i_reg_208_reg[28]_i_1_O_UNCONNECTED [3],\j_i_reg_208_reg[28]_i_1_n_5 ,\j_i_reg_208_reg[28]_i_1_n_6 ,\j_i_reg_208_reg[28]_i_1_n_7 }),
        .S({1'b0,j_i_reg_208_reg[30:28]}));
  FDRE \j_i_reg_208_reg[29] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[28]_i_1_n_6 ),
        .Q(j_i_reg_208_reg[29]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[2] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[0]_i_3_n_5 ),
        .Q(j_i_reg_208_reg[2]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[30] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[28]_i_1_n_5 ),
        .Q(j_i_reg_208_reg[30]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[3] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[0]_i_3_n_4 ),
        .Q(j_i_reg_208_reg[3]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[4] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[4]_i_1_n_7 ),
        .Q(j_i_reg_208_reg[4]),
        .R(j_i_reg_208));
  CARRY4 \j_i_reg_208_reg[4]_i_1 
       (.CI(\j_i_reg_208_reg[0]_i_3_n_0 ),
        .CO({\j_i_reg_208_reg[4]_i_1_n_0 ,\j_i_reg_208_reg[4]_i_1_n_1 ,\j_i_reg_208_reg[4]_i_1_n_2 ,\j_i_reg_208_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_208_reg[4]_i_1_n_4 ,\j_i_reg_208_reg[4]_i_1_n_5 ,\j_i_reg_208_reg[4]_i_1_n_6 ,\j_i_reg_208_reg[4]_i_1_n_7 }),
        .S(j_i_reg_208_reg[7:4]));
  FDRE \j_i_reg_208_reg[5] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[4]_i_1_n_6 ),
        .Q(j_i_reg_208_reg[5]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[6] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[4]_i_1_n_5 ),
        .Q(j_i_reg_208_reg[6]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[7] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[4]_i_1_n_4 ),
        .Q(j_i_reg_208_reg[7]),
        .R(j_i_reg_208));
  FDRE \j_i_reg_208_reg[8] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[8]_i_1_n_7 ),
        .Q(j_i_reg_208_reg[8]),
        .R(j_i_reg_208));
  CARRY4 \j_i_reg_208_reg[8]_i_1 
       (.CI(\j_i_reg_208_reg[4]_i_1_n_0 ),
        .CO({\j_i_reg_208_reg[8]_i_1_n_0 ,\j_i_reg_208_reg[8]_i_1_n_1 ,\j_i_reg_208_reg[8]_i_1_n_2 ,\j_i_reg_208_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_208_reg[8]_i_1_n_4 ,\j_i_reg_208_reg[8]_i_1_n_5 ,\j_i_reg_208_reg[8]_i_1_n_6 ,\j_i_reg_208_reg[8]_i_1_n_7 }),
        .S(j_i_reg_208_reg[11:8]));
  FDRE \j_i_reg_208_reg[9] 
       (.C(ap_clk),
        .CE(j_i_reg_2080),
        .D(\j_i_reg_208_reg[8]_i_1_n_6 ),
        .Q(j_i_reg_208_reg[9]),
        .R(j_i_reg_208));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \mOutPtr[1]_i_2 
       (.I0(tmp_23_i_reg_364),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(CvtColor_U0_p_src_data_stream_2_V_read));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(tmp_23_i_reg_364_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_0),
        .I3(gray_img_data_stream_full_n),
        .O(\tmp_23_i_reg_364_pp0_iter3_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h4000404040404040)) 
    \mOutPtr[2]_i_2__3 
       (.I0(CO),
        .I1(Q[1]),
        .I2(CvtColor_U0_ap_start),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg[2] ),
        .I5(start_for_CvtColor_U0_full_n),
        .O(mOutPtr110_out));
  FDRE \p_Val2_5_reg_398_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_3980),
        .D(sobelFilter_mac_mcud_U28_n_7),
        .Q(p_Val2_5_reg_398[0]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_398_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_3980),
        .D(sobelFilter_mac_mcud_U28_n_6),
        .Q(p_Val2_5_reg_398[1]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_398_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_3980),
        .D(sobelFilter_mac_mcud_U28_n_5),
        .Q(p_Val2_5_reg_398[2]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_398_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_3980),
        .D(sobelFilter_mac_mcud_U28_n_4),
        .Q(p_Val2_5_reg_398[3]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_398_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_3980),
        .D(sobelFilter_mac_mcud_U28_n_3),
        .Q(p_Val2_5_reg_398[4]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_398_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_3980),
        .D(sobelFilter_mac_mcud_U28_n_2),
        .Q(p_Val2_5_reg_398[5]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_398_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_3980),
        .D(sobelFilter_mac_mcud_U28_n_1),
        .Q(p_Val2_5_reg_398[6]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_398_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_3980),
        .D(sobelFilter_mac_mcud_U28_n_0),
        .Q(p_Val2_5_reg_398[7]),
        .R(1'b0));
  FDRE \r_V_1_reg_393_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobelFilter_mac_mcud_U28_n_12),
        .Q(tmp_49_fu_280_p3),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_i_i_reg_388_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_i_i_reg_388_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_i_i_reg_388_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_i_i_reg_388_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_i_i_reg_388_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp_52_reg_3730),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_i_i_reg_3880),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_i_i_reg_388_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_i_i_reg_388_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_r_V_i_i_reg_388_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_r_V_i_i_reg_388_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_i_i_reg_388_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_i_i_reg_388_reg_n_106,r_V_i_i_reg_388_reg_n_107,r_V_i_i_reg_388_reg_n_108,r_V_i_i_reg_388_reg_n_109,r_V_i_i_reg_388_reg_n_110,r_V_i_i_reg_388_reg_n_111,r_V_i_i_reg_388_reg_n_112,r_V_i_i_reg_388_reg_n_113,r_V_i_i_reg_388_reg_n_114,r_V_i_i_reg_388_reg_n_115,r_V_i_i_reg_388_reg_n_116,r_V_i_i_reg_388_reg_n_117,r_V_i_i_reg_388_reg_n_118,r_V_i_i_reg_388_reg_n_119,r_V_i_i_reg_388_reg_n_120,r_V_i_i_reg_388_reg_n_121,r_V_i_i_reg_388_reg_n_122,r_V_i_i_reg_388_reg_n_123,r_V_i_i_reg_388_reg_n_124,r_V_i_i_reg_388_reg_n_125,r_V_i_i_reg_388_reg_n_126,r_V_i_i_reg_388_reg_n_127,r_V_i_i_reg_388_reg_n_128,r_V_i_i_reg_388_reg_n_129,r_V_i_i_reg_388_reg_n_130,r_V_i_i_reg_388_reg_n_131,r_V_i_i_reg_388_reg_n_132,r_V_i_i_reg_388_reg_n_133,r_V_i_i_reg_388_reg_n_134,r_V_i_i_reg_388_reg_n_135,r_V_i_i_reg_388_reg_n_136,r_V_i_i_reg_388_reg_n_137,r_V_i_i_reg_388_reg_n_138,r_V_i_i_reg_388_reg_n_139,r_V_i_i_reg_388_reg_n_140,r_V_i_i_reg_388_reg_n_141,r_V_i_i_reg_388_reg_n_142,r_V_i_i_reg_388_reg_n_143,r_V_i_i_reg_388_reg_n_144,r_V_i_i_reg_388_reg_n_145,r_V_i_i_reg_388_reg_n_146,r_V_i_i_reg_388_reg_n_147,r_V_i_i_reg_388_reg_n_148,r_V_i_i_reg_388_reg_n_149,r_V_i_i_reg_388_reg_n_150,r_V_i_i_reg_388_reg_n_151,r_V_i_i_reg_388_reg_n_152,r_V_i_i_reg_388_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_i_i_reg_388_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_i_i_reg_388_reg_i_2
       (.I0(tmp_23_i_reg_364_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .O(r_V_i_i_reg_3880));
  FDRE \rows_reg_350_reg[0] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [0]),
        .Q(rows_reg_350[0]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[10] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [10]),
        .Q(rows_reg_350[10]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[11] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [11]),
        .Q(rows_reg_350[11]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[12] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [12]),
        .Q(rows_reg_350[12]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[13] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [13]),
        .Q(rows_reg_350[13]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[14] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [14]),
        .Q(rows_reg_350[14]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[15] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [15]),
        .Q(rows_reg_350[15]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[16] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [16]),
        .Q(rows_reg_350[16]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[17] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [17]),
        .Q(rows_reg_350[17]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[18] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [18]),
        .Q(rows_reg_350[18]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[19] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [19]),
        .Q(rows_reg_350[19]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[1] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [1]),
        .Q(rows_reg_350[1]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[20] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [20]),
        .Q(rows_reg_350[20]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[21] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [21]),
        .Q(rows_reg_350[21]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[22] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [22]),
        .Q(rows_reg_350[22]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[23] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [23]),
        .Q(rows_reg_350[23]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[24] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [24]),
        .Q(rows_reg_350[24]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[25] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [25]),
        .Q(rows_reg_350[25]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[26] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [26]),
        .Q(rows_reg_350[26]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[27] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [27]),
        .Q(rows_reg_350[27]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[28] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [28]),
        .Q(rows_reg_350[28]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[29] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [29]),
        .Q(rows_reg_350[29]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[2] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [2]),
        .Q(rows_reg_350[2]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[30] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [30]),
        .Q(rows_reg_350[30]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[31] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [31]),
        .Q(rows_reg_350[31]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[3] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [3]),
        .Q(rows_reg_350[3]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [4]),
        .Q(rows_reg_350[4]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[5] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [5]),
        .Q(rows_reg_350[5]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [6]),
        .Q(rows_reg_350[6]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [7]),
        .Q(rows_reg_350[7]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [8]),
        .Q(rows_reg_350[8]),
        .R(1'b0));
  FDRE \rows_reg_350_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_350_reg[31]_0 [9]),
        .Q(rows_reg_350[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobelFilter_mac_mcud sobelFilter_mac_mcud_U28
       (.P({sobelFilter_mac_mcud_U28_n_0,sobelFilter_mac_mcud_U28_n_1,sobelFilter_mac_mcud_U28_n_2,sobelFilter_mac_mcud_U28_n_3,sobelFilter_mac_mcud_U28_n_4,sobelFilter_mac_mcud_U28_n_5,sobelFilter_mac_mcud_U28_n_6,sobelFilter_mac_mcud_U28_n_7,p_0_in}),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .gray_img_data_stream_full_n(gray_img_data_stream_full_n),
        .p(sobelFilter_mac_mcud_U28_n_12),
        .p_0(p_0),
        .p_1({sobelFilter_mac_mdEe_U29_n_0,sobelFilter_mac_mdEe_U29_n_1,sobelFilter_mac_mdEe_U29_n_2,sobelFilter_mac_mdEe_U29_n_3,sobelFilter_mac_mdEe_U29_n_4,sobelFilter_mac_mdEe_U29_n_5,sobelFilter_mac_mdEe_U29_n_6,sobelFilter_mac_mdEe_U29_n_7,sobelFilter_mac_mdEe_U29_n_8,sobelFilter_mac_mdEe_U29_n_9,sobelFilter_mac_mdEe_U29_n_10,sobelFilter_mac_mdEe_U29_n_11,sobelFilter_mac_mdEe_U29_n_12,sobelFilter_mac_mdEe_U29_n_13,sobelFilter_mac_mdEe_U29_n_14,sobelFilter_mac_mdEe_U29_n_15,sobelFilter_mac_mdEe_U29_n_16,sobelFilter_mac_mdEe_U29_n_17,sobelFilter_mac_mdEe_U29_n_18,sobelFilter_mac_mdEe_U29_n_19,sobelFilter_mac_mdEe_U29_n_20,sobelFilter_mac_mdEe_U29_n_21,sobelFilter_mac_mdEe_U29_n_22,sobelFilter_mac_mdEe_U29_n_23,sobelFilter_mac_mdEe_U29_n_24,sobelFilter_mac_mdEe_U29_n_25,sobelFilter_mac_mdEe_U29_n_26,sobelFilter_mac_mdEe_U29_n_27,sobelFilter_mac_mdEe_U29_n_28}),
        .p_2(ap_enable_reg_pp0_iter4_reg_n_0),
        .r_V_i_i_reg_388_reg_i_11(ap_enable_reg_pp0_iter1_reg_n_0),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .src_data_stream_1_V_empty_n(src_data_stream_1_V_empty_n),
        .src_data_stream_2_V_empty_n(src_data_stream_2_V_empty_n),
        .tmp_23_i_reg_364(tmp_23_i_reg_364),
        .tmp_23_i_reg_364_pp0_iter2_reg(tmp_23_i_reg_364_pp0_iter2_reg),
        .tmp_23_i_reg_364_pp0_iter3_reg(tmp_23_i_reg_364_pp0_iter3_reg),
        .tmp_49_fu_280_p3(tmp_49_fu_280_p3),
        .tmp_52_reg_3730(tmp_52_reg_3730));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobelFilter_mac_mdEe sobelFilter_mac_mdEe_U29
       (.PCOUT({r_V_i_i_reg_388_reg_n_106,r_V_i_i_reg_388_reg_n_107,r_V_i_i_reg_388_reg_n_108,r_V_i_i_reg_388_reg_n_109,r_V_i_i_reg_388_reg_n_110,r_V_i_i_reg_388_reg_n_111,r_V_i_i_reg_388_reg_n_112,r_V_i_i_reg_388_reg_n_113,r_V_i_i_reg_388_reg_n_114,r_V_i_i_reg_388_reg_n_115,r_V_i_i_reg_388_reg_n_116,r_V_i_i_reg_388_reg_n_117,r_V_i_i_reg_388_reg_n_118,r_V_i_i_reg_388_reg_n_119,r_V_i_i_reg_388_reg_n_120,r_V_i_i_reg_388_reg_n_121,r_V_i_i_reg_388_reg_n_122,r_V_i_i_reg_388_reg_n_123,r_V_i_i_reg_388_reg_n_124,r_V_i_i_reg_388_reg_n_125,r_V_i_i_reg_388_reg_n_126,r_V_i_i_reg_388_reg_n_127,r_V_i_i_reg_388_reg_n_128,r_V_i_i_reg_388_reg_n_129,r_V_i_i_reg_388_reg_n_130,r_V_i_i_reg_388_reg_n_131,r_V_i_i_reg_388_reg_n_132,r_V_i_i_reg_388_reg_n_133,r_V_i_i_reg_388_reg_n_134,r_V_i_i_reg_388_reg_n_135,r_V_i_i_reg_388_reg_n_136,r_V_i_i_reg_388_reg_n_137,r_V_i_i_reg_388_reg_n_138,r_V_i_i_reg_388_reg_n_139,r_V_i_i_reg_388_reg_n_140,r_V_i_i_reg_388_reg_n_141,r_V_i_i_reg_388_reg_n_142,r_V_i_i_reg_388_reg_n_143,r_V_i_i_reg_388_reg_n_144,r_V_i_i_reg_388_reg_n_145,r_V_i_i_reg_388_reg_n_146,r_V_i_i_reg_388_reg_n_147,r_V_i_i_reg_388_reg_n_148,r_V_i_i_reg_388_reg_n_149,r_V_i_i_reg_388_reg_n_150,r_V_i_i_reg_388_reg_n_151,r_V_i_i_reg_388_reg_n_152,r_V_i_i_reg_388_reg_n_153}),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .p({sobelFilter_mac_mdEe_U29_n_0,sobelFilter_mac_mdEe_U29_n_1,sobelFilter_mac_mdEe_U29_n_2,sobelFilter_mac_mdEe_U29_n_3,sobelFilter_mac_mdEe_U29_n_4,sobelFilter_mac_mdEe_U29_n_5,sobelFilter_mac_mdEe_U29_n_6,sobelFilter_mac_mdEe_U29_n_7,sobelFilter_mac_mdEe_U29_n_8,sobelFilter_mac_mdEe_U29_n_9,sobelFilter_mac_mdEe_U29_n_10,sobelFilter_mac_mdEe_U29_n_11,sobelFilter_mac_mdEe_U29_n_12,sobelFilter_mac_mdEe_U29_n_13,sobelFilter_mac_mdEe_U29_n_14,sobelFilter_mac_mdEe_U29_n_15,sobelFilter_mac_mdEe_U29_n_16,sobelFilter_mac_mdEe_U29_n_17,sobelFilter_mac_mdEe_U29_n_18,sobelFilter_mac_mdEe_U29_n_19,sobelFilter_mac_mdEe_U29_n_20,sobelFilter_mac_mdEe_U29_n_21,sobelFilter_mac_mdEe_U29_n_22,sobelFilter_mac_mdEe_U29_n_23,sobelFilter_mac_mdEe_U29_n_24,sobelFilter_mac_mdEe_U29_n_25,sobelFilter_mac_mdEe_U29_n_26,sobelFilter_mac_mdEe_U29_n_27,sobelFilter_mac_mdEe_U29_n_28}),
        .p_0(p),
        .tmp_52_reg_3730(tmp_52_reg_3730));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_23_i_reg_364[0]_i_1 
       (.I0(tmp_23_i_fu_238_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(tmp_23_i_reg_364),
        .O(\tmp_23_i_reg_364[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_23_i_reg_364_pp0_iter1_reg[0]_i_1 
       (.I0(tmp_23_i_reg_364),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(tmp_23_i_reg_364_pp0_iter1_reg),
        .O(\tmp_23_i_reg_364_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \tmp_23_i_reg_364_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_23_i_reg_364_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(tmp_23_i_reg_364_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \tmp_23_i_reg_364_pp0_iter2_reg[0]_i_1 
       (.I0(tmp_23_i_reg_364_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(tmp_23_i_reg_364_pp0_iter2_reg),
        .O(\tmp_23_i_reg_364_pp0_iter2_reg[0]_i_1_n_0 ));
  FDRE \tmp_23_i_reg_364_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_23_i_reg_364_pp0_iter2_reg[0]_i_1_n_0 ),
        .Q(tmp_23_i_reg_364_pp0_iter2_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \tmp_23_i_reg_364_pp0_iter3_reg[0]_i_1 
       (.I0(tmp_23_i_reg_364_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(tmp_23_i_reg_364_pp0_iter3_reg),
        .O(\tmp_23_i_reg_364_pp0_iter3_reg[0]_i_1_n_0 ));
  FDRE \tmp_23_i_reg_364_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_23_i_reg_364_pp0_iter3_reg[0]_i_1_n_0 ),
        .Q(tmp_23_i_reg_364_pp0_iter3_reg),
        .R(1'b0));
  FDRE \tmp_23_i_reg_364_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_23_i_reg_364[0]_i_1_n_0 ),
        .Q(tmp_23_i_reg_364),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_reg_403[0]_i_1 
       (.I0(tmp_23_i_reg_364_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .O(p_Val2_5_reg_3980));
  FDRE \tmp_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_3980),
        .D(p_0_in),
        .Q(tmp_reg_403),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor_1
   (shiftReg_ce,
    shiftReg_ce_0,
    shiftReg_ce_1,
    mOutPtr110_out,
    CO,
    Q,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    CvtColor_1_U0_p_src_cols_V_read,
    CvtColor_1_U0_p_dst_data_stream_2_V_write,
    dst_data_stream_0_V_full_n,
    dst_data_stream_1_V_full_n,
    dst_data_stream_2_V_full_n,
    CvtColor_1_U0_ap_start,
    Block_Mat_exit49_pro_U0_start_write,
    start_for_CvtColor_1_U0_full_n,
    Block_Mat_exit49_pro_U0_ap_idle,
    int_ap_idle_reg,
    if_dout,
    ap_clk,
    SS,
    \rows_reg_235_reg[31]_0 ,
    ap_rst_n,
    sobel_img_rows_V_c_empty_n,
    sobel_img_cols_V_c_empty_n,
    sobel_img_data_strea_empty_n);
  output shiftReg_ce;
  output shiftReg_ce_0;
  output shiftReg_ce_1;
  output mOutPtr110_out;
  output [0:0]CO;
  output [1:0]Q;
  output \ap_CS_fsm_reg[0]_0 ;
  output \ap_CS_fsm_reg[1]_0 ;
  output CvtColor_1_U0_p_src_cols_V_read;
  output CvtColor_1_U0_p_dst_data_stream_2_V_write;
  input dst_data_stream_0_V_full_n;
  input dst_data_stream_1_V_full_n;
  input dst_data_stream_2_V_full_n;
  input CvtColor_1_U0_ap_start;
  input Block_Mat_exit49_pro_U0_start_write;
  input start_for_CvtColor_1_U0_full_n;
  input Block_Mat_exit49_pro_U0_ap_idle;
  input int_ap_idle_reg;
  input [31:0]if_dout;
  input ap_clk;
  input [0:0]SS;
  input [31:0]\rows_reg_235_reg[31]_0 ;
  input ap_rst_n;
  input sobel_img_rows_V_c_empty_n;
  input sobel_img_cols_V_c_empty_n;
  input sobel_img_data_strea_empty_n;

  wire Block_Mat_exit49_pro_U0_ap_idle;
  wire Block_Mat_exit49_pro_U0_start_write;
  wire [0:0]CO;
  wire CvtColor_1_U0_ap_start;
  wire CvtColor_1_U0_p_dst_data_stream_2_V_write;
  wire CvtColor_1_U0_p_src_cols_V_read;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_10__0_n_0 ;
  wire \ap_CS_fsm[2]_i_11__0_n_0 ;
  wire \ap_CS_fsm[2]_i_13__0_n_0 ;
  wire \ap_CS_fsm[2]_i_14__0_n_0 ;
  wire \ap_CS_fsm[2]_i_15__0_n_0 ;
  wire \ap_CS_fsm[2]_i_16__0_n_0 ;
  wire \ap_CS_fsm[2]_i_17__0_n_0 ;
  wire \ap_CS_fsm[2]_i_18__0_n_0 ;
  wire \ap_CS_fsm[2]_i_19__0_n_0 ;
  wire \ap_CS_fsm[2]_i_20__0_n_0 ;
  wire \ap_CS_fsm[2]_i_22__0_n_0 ;
  wire \ap_CS_fsm[2]_i_23__0_n_0 ;
  wire \ap_CS_fsm[2]_i_24__0_n_0 ;
  wire \ap_CS_fsm[2]_i_25__0_n_0 ;
  wire \ap_CS_fsm[2]_i_26__0_n_0 ;
  wire \ap_CS_fsm[2]_i_27__0_n_0 ;
  wire \ap_CS_fsm[2]_i_28__0_n_0 ;
  wire \ap_CS_fsm[2]_i_29__0_n_0 ;
  wire \ap_CS_fsm[2]_i_30__0_n_0 ;
  wire \ap_CS_fsm[2]_i_31__0_n_0 ;
  wire \ap_CS_fsm[2]_i_32__0_n_0 ;
  wire \ap_CS_fsm[2]_i_33__0_n_0 ;
  wire \ap_CS_fsm[2]_i_34__0_n_0 ;
  wire \ap_CS_fsm[2]_i_35__0_n_0 ;
  wire \ap_CS_fsm[2]_i_36__0_n_0 ;
  wire \ap_CS_fsm[2]_i_37__0_n_0 ;
  wire \ap_CS_fsm[2]_i_4__1_n_0 ;
  wire \ap_CS_fsm[2]_i_5__0_n_0 ;
  wire \ap_CS_fsm[2]_i_6__0_n_0 ;
  wire \ap_CS_fsm[2]_i_7__0_n_0 ;
  wire \ap_CS_fsm[2]_i_8__0_n_0 ;
  wire \ap_CS_fsm[2]_i_9__0_n_0 ;
  wire \ap_CS_fsm[3]_i_10__0_n_0 ;
  wire \ap_CS_fsm[3]_i_11__0_n_0 ;
  wire \ap_CS_fsm[3]_i_12__0_n_0 ;
  wire \ap_CS_fsm[3]_i_14_n_0 ;
  wire \ap_CS_fsm[3]_i_15_n_0 ;
  wire \ap_CS_fsm[3]_i_16_n_0 ;
  wire \ap_CS_fsm[3]_i_17_n_0 ;
  wire \ap_CS_fsm[3]_i_18_n_0 ;
  wire \ap_CS_fsm[3]_i_19_n_0 ;
  wire \ap_CS_fsm[3]_i_20_n_0 ;
  wire \ap_CS_fsm[3]_i_21_n_0 ;
  wire \ap_CS_fsm[3]_i_23_n_0 ;
  wire \ap_CS_fsm[3]_i_24_n_0 ;
  wire \ap_CS_fsm[3]_i_25_n_0 ;
  wire \ap_CS_fsm[3]_i_26_n_0 ;
  wire \ap_CS_fsm[3]_i_27_n_0 ;
  wire \ap_CS_fsm[3]_i_28_n_0 ;
  wire \ap_CS_fsm[3]_i_29_n_0 ;
  wire \ap_CS_fsm[3]_i_30_n_0 ;
  wire \ap_CS_fsm[3]_i_31_n_0 ;
  wire \ap_CS_fsm[3]_i_32_n_0 ;
  wire \ap_CS_fsm[3]_i_33_n_0 ;
  wire \ap_CS_fsm[3]_i_34_n_0 ;
  wire \ap_CS_fsm[3]_i_35_n_0 ;
  wire \ap_CS_fsm[3]_i_36_n_0 ;
  wire \ap_CS_fsm[3]_i_37_n_0 ;
  wire \ap_CS_fsm[3]_i_38_n_0 ;
  wire \ap_CS_fsm[3]_i_5__0_n_0 ;
  wire \ap_CS_fsm[3]_i_6_n_0 ;
  wire \ap_CS_fsm[3]_i_7_n_0 ;
  wire \ap_CS_fsm[3]_i_8_n_0 ;
  wire \ap_CS_fsm[3]_i_9__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_12__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_12__0_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_12__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_12__0_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_21__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_21__0_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_21__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_21__0_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_3 ;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone9_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter0_i_2__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst_n;
  wire [31:0]cols_reg_230;
  wire dst_data_stream_0_V_full_n;
  wire dst_data_stream_1_V_full_n;
  wire dst_data_stream_2_V_full_n;
  wire [30:0]i_fu_209_p2;
  wire i_i_reg_178;
  wire \i_i_reg_178_reg_n_0_[0] ;
  wire \i_i_reg_178_reg_n_0_[10] ;
  wire \i_i_reg_178_reg_n_0_[11] ;
  wire \i_i_reg_178_reg_n_0_[12] ;
  wire \i_i_reg_178_reg_n_0_[13] ;
  wire \i_i_reg_178_reg_n_0_[14] ;
  wire \i_i_reg_178_reg_n_0_[15] ;
  wire \i_i_reg_178_reg_n_0_[16] ;
  wire \i_i_reg_178_reg_n_0_[17] ;
  wire \i_i_reg_178_reg_n_0_[18] ;
  wire \i_i_reg_178_reg_n_0_[19] ;
  wire \i_i_reg_178_reg_n_0_[1] ;
  wire \i_i_reg_178_reg_n_0_[20] ;
  wire \i_i_reg_178_reg_n_0_[21] ;
  wire \i_i_reg_178_reg_n_0_[22] ;
  wire \i_i_reg_178_reg_n_0_[23] ;
  wire \i_i_reg_178_reg_n_0_[24] ;
  wire \i_i_reg_178_reg_n_0_[25] ;
  wire \i_i_reg_178_reg_n_0_[26] ;
  wire \i_i_reg_178_reg_n_0_[27] ;
  wire \i_i_reg_178_reg_n_0_[28] ;
  wire \i_i_reg_178_reg_n_0_[29] ;
  wire \i_i_reg_178_reg_n_0_[2] ;
  wire \i_i_reg_178_reg_n_0_[30] ;
  wire \i_i_reg_178_reg_n_0_[3] ;
  wire \i_i_reg_178_reg_n_0_[4] ;
  wire \i_i_reg_178_reg_n_0_[5] ;
  wire \i_i_reg_178_reg_n_0_[6] ;
  wire \i_i_reg_178_reg_n_0_[7] ;
  wire \i_i_reg_178_reg_n_0_[8] ;
  wire \i_i_reg_178_reg_n_0_[9] ;
  wire [30:0]i_reg_244;
  wire \i_reg_244_reg[12]_i_1_n_0 ;
  wire \i_reg_244_reg[12]_i_1_n_1 ;
  wire \i_reg_244_reg[12]_i_1_n_2 ;
  wire \i_reg_244_reg[12]_i_1_n_3 ;
  wire \i_reg_244_reg[16]_i_1_n_0 ;
  wire \i_reg_244_reg[16]_i_1_n_1 ;
  wire \i_reg_244_reg[16]_i_1_n_2 ;
  wire \i_reg_244_reg[16]_i_1_n_3 ;
  wire \i_reg_244_reg[20]_i_1_n_0 ;
  wire \i_reg_244_reg[20]_i_1_n_1 ;
  wire \i_reg_244_reg[20]_i_1_n_2 ;
  wire \i_reg_244_reg[20]_i_1_n_3 ;
  wire \i_reg_244_reg[24]_i_1_n_0 ;
  wire \i_reg_244_reg[24]_i_1_n_1 ;
  wire \i_reg_244_reg[24]_i_1_n_2 ;
  wire \i_reg_244_reg[24]_i_1_n_3 ;
  wire \i_reg_244_reg[28]_i_1_n_0 ;
  wire \i_reg_244_reg[28]_i_1_n_1 ;
  wire \i_reg_244_reg[28]_i_1_n_2 ;
  wire \i_reg_244_reg[28]_i_1_n_3 ;
  wire \i_reg_244_reg[30]_i_1_n_3 ;
  wire \i_reg_244_reg[4]_i_1_n_0 ;
  wire \i_reg_244_reg[4]_i_1_n_1 ;
  wire \i_reg_244_reg[4]_i_1_n_2 ;
  wire \i_reg_244_reg[4]_i_1_n_3 ;
  wire \i_reg_244_reg[8]_i_1_n_0 ;
  wire \i_reg_244_reg[8]_i_1_n_1 ;
  wire \i_reg_244_reg[8]_i_1_n_2 ;
  wire \i_reg_244_reg[8]_i_1_n_3 ;
  wire [31:0]if_dout;
  wire int_ap_idle_reg;
  wire j_i_reg_189;
  wire j_i_reg_1890;
  wire \j_i_reg_189[0]_i_4_n_0 ;
  wire [30:0]j_i_reg_189_reg;
  wire \j_i_reg_189_reg[0]_i_3_n_0 ;
  wire \j_i_reg_189_reg[0]_i_3_n_1 ;
  wire \j_i_reg_189_reg[0]_i_3_n_2 ;
  wire \j_i_reg_189_reg[0]_i_3_n_3 ;
  wire \j_i_reg_189_reg[0]_i_3_n_4 ;
  wire \j_i_reg_189_reg[0]_i_3_n_5 ;
  wire \j_i_reg_189_reg[0]_i_3_n_6 ;
  wire \j_i_reg_189_reg[0]_i_3_n_7 ;
  wire \j_i_reg_189_reg[12]_i_1_n_0 ;
  wire \j_i_reg_189_reg[12]_i_1_n_1 ;
  wire \j_i_reg_189_reg[12]_i_1_n_2 ;
  wire \j_i_reg_189_reg[12]_i_1_n_3 ;
  wire \j_i_reg_189_reg[12]_i_1_n_4 ;
  wire \j_i_reg_189_reg[12]_i_1_n_5 ;
  wire \j_i_reg_189_reg[12]_i_1_n_6 ;
  wire \j_i_reg_189_reg[12]_i_1_n_7 ;
  wire \j_i_reg_189_reg[16]_i_1_n_0 ;
  wire \j_i_reg_189_reg[16]_i_1_n_1 ;
  wire \j_i_reg_189_reg[16]_i_1_n_2 ;
  wire \j_i_reg_189_reg[16]_i_1_n_3 ;
  wire \j_i_reg_189_reg[16]_i_1_n_4 ;
  wire \j_i_reg_189_reg[16]_i_1_n_5 ;
  wire \j_i_reg_189_reg[16]_i_1_n_6 ;
  wire \j_i_reg_189_reg[16]_i_1_n_7 ;
  wire \j_i_reg_189_reg[20]_i_1_n_0 ;
  wire \j_i_reg_189_reg[20]_i_1_n_1 ;
  wire \j_i_reg_189_reg[20]_i_1_n_2 ;
  wire \j_i_reg_189_reg[20]_i_1_n_3 ;
  wire \j_i_reg_189_reg[20]_i_1_n_4 ;
  wire \j_i_reg_189_reg[20]_i_1_n_5 ;
  wire \j_i_reg_189_reg[20]_i_1_n_6 ;
  wire \j_i_reg_189_reg[20]_i_1_n_7 ;
  wire \j_i_reg_189_reg[24]_i_1_n_0 ;
  wire \j_i_reg_189_reg[24]_i_1_n_1 ;
  wire \j_i_reg_189_reg[24]_i_1_n_2 ;
  wire \j_i_reg_189_reg[24]_i_1_n_3 ;
  wire \j_i_reg_189_reg[24]_i_1_n_4 ;
  wire \j_i_reg_189_reg[24]_i_1_n_5 ;
  wire \j_i_reg_189_reg[24]_i_1_n_6 ;
  wire \j_i_reg_189_reg[24]_i_1_n_7 ;
  wire \j_i_reg_189_reg[28]_i_1_n_2 ;
  wire \j_i_reg_189_reg[28]_i_1_n_3 ;
  wire \j_i_reg_189_reg[28]_i_1_n_5 ;
  wire \j_i_reg_189_reg[28]_i_1_n_6 ;
  wire \j_i_reg_189_reg[28]_i_1_n_7 ;
  wire \j_i_reg_189_reg[4]_i_1_n_0 ;
  wire \j_i_reg_189_reg[4]_i_1_n_1 ;
  wire \j_i_reg_189_reg[4]_i_1_n_2 ;
  wire \j_i_reg_189_reg[4]_i_1_n_3 ;
  wire \j_i_reg_189_reg[4]_i_1_n_4 ;
  wire \j_i_reg_189_reg[4]_i_1_n_5 ;
  wire \j_i_reg_189_reg[4]_i_1_n_6 ;
  wire \j_i_reg_189_reg[4]_i_1_n_7 ;
  wire \j_i_reg_189_reg[8]_i_1_n_0 ;
  wire \j_i_reg_189_reg[8]_i_1_n_1 ;
  wire \j_i_reg_189_reg[8]_i_1_n_2 ;
  wire \j_i_reg_189_reg[8]_i_1_n_3 ;
  wire \j_i_reg_189_reg[8]_i_1_n_4 ;
  wire \j_i_reg_189_reg[8]_i_1_n_5 ;
  wire \j_i_reg_189_reg[8]_i_1_n_6 ;
  wire \j_i_reg_189_reg[8]_i_1_n_7 ;
  wire mOutPtr110_out;
  wire [31:0]rows_reg_235;
  wire [31:0]\rows_reg_235_reg[31]_0 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire sobel_img_cols_V_c_empty_n;
  wire sobel_img_data_strea_empty_n;
  wire sobel_img_rows_V_c_empty_n;
  wire start_for_CvtColor_1_U0_full_n;
  wire tmp_24_i_fu_219_p2;
  wire tmp_24_i_reg_249;
  wire \tmp_24_i_reg_249[0]_i_1_n_0 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_12__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_21__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_i_reg_244_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_reg_244_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_j_i_reg_189_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_i_reg_189_reg[28]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(tmp_24_i_reg_249),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone9_out),
        .I4(dst_data_stream_0_V_full_n),
        .O(shiftReg_ce));
  LUT5 #(
    .INIT(32'h00800000)) 
    \SRL_SIG[0][7]_i_1__5 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(tmp_24_i_reg_249),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone9_out),
        .I4(dst_data_stream_1_V_full_n),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \SRL_SIG[0][7]_i_1__6 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(tmp_24_i_reg_249),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone9_out),
        .I4(dst_data_stream_2_V_full_n),
        .O(shiftReg_ce_1));
  LUT6 #(
    .INIT(64'h2AAA2AAAFFFF2AAA)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(Q[0]),
        .I1(CvtColor_1_U0_ap_start),
        .I2(sobel_img_rows_V_c_empty_n),
        .I3(sobel_img_cols_V_c_empty_n),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(Q[0]),
        .I1(CvtColor_1_U0_ap_start),
        .I2(sobel_img_rows_V_c_empty_n),
        .I3(sobel_img_cols_V_c_empty_n),
        .I4(ap_CS_fsm_state5),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_10__0 
       (.I0(rows_reg_235[26]),
        .I1(\i_i_reg_178_reg_n_0_[26] ),
        .I2(rows_reg_235[27]),
        .I3(\i_i_reg_178_reg_n_0_[27] ),
        .O(\ap_CS_fsm[2]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_11__0 
       (.I0(rows_reg_235[24]),
        .I1(\i_i_reg_178_reg_n_0_[24] ),
        .I2(rows_reg_235[25]),
        .I3(\i_i_reg_178_reg_n_0_[25] ),
        .O(\ap_CS_fsm[2]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_13__0 
       (.I0(rows_reg_235[22]),
        .I1(\i_i_reg_178_reg_n_0_[22] ),
        .I2(\i_i_reg_178_reg_n_0_[23] ),
        .I3(rows_reg_235[23]),
        .O(\ap_CS_fsm[2]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_14__0 
       (.I0(rows_reg_235[20]),
        .I1(\i_i_reg_178_reg_n_0_[20] ),
        .I2(\i_i_reg_178_reg_n_0_[21] ),
        .I3(rows_reg_235[21]),
        .O(\ap_CS_fsm[2]_i_14__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_15__0 
       (.I0(rows_reg_235[18]),
        .I1(\i_i_reg_178_reg_n_0_[18] ),
        .I2(\i_i_reg_178_reg_n_0_[19] ),
        .I3(rows_reg_235[19]),
        .O(\ap_CS_fsm[2]_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_16__0 
       (.I0(rows_reg_235[16]),
        .I1(\i_i_reg_178_reg_n_0_[16] ),
        .I2(\i_i_reg_178_reg_n_0_[17] ),
        .I3(rows_reg_235[17]),
        .O(\ap_CS_fsm[2]_i_16__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_17__0 
       (.I0(rows_reg_235[22]),
        .I1(\i_i_reg_178_reg_n_0_[22] ),
        .I2(rows_reg_235[23]),
        .I3(\i_i_reg_178_reg_n_0_[23] ),
        .O(\ap_CS_fsm[2]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_18__0 
       (.I0(rows_reg_235[20]),
        .I1(\i_i_reg_178_reg_n_0_[20] ),
        .I2(rows_reg_235[21]),
        .I3(\i_i_reg_178_reg_n_0_[21] ),
        .O(\ap_CS_fsm[2]_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_19__0 
       (.I0(rows_reg_235[18]),
        .I1(\i_i_reg_178_reg_n_0_[18] ),
        .I2(rows_reg_235[19]),
        .I3(\i_i_reg_178_reg_n_0_[19] ),
        .O(\ap_CS_fsm[2]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(Q[1]),
        .I1(CO),
        .I2(ap_block_pp0_stage0_subdone9_out),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(tmp_24_i_fu_219_p2),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_20__0 
       (.I0(rows_reg_235[16]),
        .I1(\i_i_reg_178_reg_n_0_[16] ),
        .I2(rows_reg_235[17]),
        .I3(\i_i_reg_178_reg_n_0_[17] ),
        .O(\ap_CS_fsm[2]_i_20__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_22__0 
       (.I0(rows_reg_235[14]),
        .I1(\i_i_reg_178_reg_n_0_[14] ),
        .I2(\i_i_reg_178_reg_n_0_[15] ),
        .I3(rows_reg_235[15]),
        .O(\ap_CS_fsm[2]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_23__0 
       (.I0(rows_reg_235[12]),
        .I1(\i_i_reg_178_reg_n_0_[12] ),
        .I2(\i_i_reg_178_reg_n_0_[13] ),
        .I3(rows_reg_235[13]),
        .O(\ap_CS_fsm[2]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_24__0 
       (.I0(rows_reg_235[10]),
        .I1(\i_i_reg_178_reg_n_0_[10] ),
        .I2(\i_i_reg_178_reg_n_0_[11] ),
        .I3(rows_reg_235[11]),
        .O(\ap_CS_fsm[2]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_25__0 
       (.I0(rows_reg_235[8]),
        .I1(\i_i_reg_178_reg_n_0_[8] ),
        .I2(\i_i_reg_178_reg_n_0_[9] ),
        .I3(rows_reg_235[9]),
        .O(\ap_CS_fsm[2]_i_25__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_26__0 
       (.I0(rows_reg_235[14]),
        .I1(\i_i_reg_178_reg_n_0_[14] ),
        .I2(rows_reg_235[15]),
        .I3(\i_i_reg_178_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_26__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_27__0 
       (.I0(rows_reg_235[12]),
        .I1(\i_i_reg_178_reg_n_0_[12] ),
        .I2(rows_reg_235[13]),
        .I3(\i_i_reg_178_reg_n_0_[13] ),
        .O(\ap_CS_fsm[2]_i_27__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_28__0 
       (.I0(rows_reg_235[10]),
        .I1(\i_i_reg_178_reg_n_0_[10] ),
        .I2(rows_reg_235[11]),
        .I3(\i_i_reg_178_reg_n_0_[11] ),
        .O(\ap_CS_fsm[2]_i_28__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_29__0 
       (.I0(rows_reg_235[8]),
        .I1(\i_i_reg_178_reg_n_0_[8] ),
        .I2(rows_reg_235[9]),
        .I3(\i_i_reg_178_reg_n_0_[9] ),
        .O(\ap_CS_fsm[2]_i_29__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_30__0 
       (.I0(rows_reg_235[6]),
        .I1(\i_i_reg_178_reg_n_0_[6] ),
        .I2(\i_i_reg_178_reg_n_0_[7] ),
        .I3(rows_reg_235[7]),
        .O(\ap_CS_fsm[2]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_31__0 
       (.I0(rows_reg_235[4]),
        .I1(\i_i_reg_178_reg_n_0_[4] ),
        .I2(\i_i_reg_178_reg_n_0_[5] ),
        .I3(rows_reg_235[5]),
        .O(\ap_CS_fsm[2]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_32__0 
       (.I0(rows_reg_235[2]),
        .I1(\i_i_reg_178_reg_n_0_[2] ),
        .I2(\i_i_reg_178_reg_n_0_[3] ),
        .I3(rows_reg_235[3]),
        .O(\ap_CS_fsm[2]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_33__0 
       (.I0(rows_reg_235[0]),
        .I1(\i_i_reg_178_reg_n_0_[0] ),
        .I2(\i_i_reg_178_reg_n_0_[1] ),
        .I3(rows_reg_235[1]),
        .O(\ap_CS_fsm[2]_i_33__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_34__0 
       (.I0(rows_reg_235[6]),
        .I1(\i_i_reg_178_reg_n_0_[6] ),
        .I2(rows_reg_235[7]),
        .I3(\i_i_reg_178_reg_n_0_[7] ),
        .O(\ap_CS_fsm[2]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_35__0 
       (.I0(rows_reg_235[4]),
        .I1(\i_i_reg_178_reg_n_0_[4] ),
        .I2(rows_reg_235[5]),
        .I3(\i_i_reg_178_reg_n_0_[5] ),
        .O(\ap_CS_fsm[2]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_36__0 
       (.I0(rows_reg_235[2]),
        .I1(\i_i_reg_178_reg_n_0_[2] ),
        .I2(rows_reg_235[3]),
        .I3(\i_i_reg_178_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_37__0 
       (.I0(rows_reg_235[0]),
        .I1(\i_i_reg_178_reg_n_0_[0] ),
        .I2(rows_reg_235[1]),
        .I3(\i_i_reg_178_reg_n_0_[1] ),
        .O(\ap_CS_fsm[2]_i_37__0_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_4__1 
       (.I0(\i_i_reg_178_reg_n_0_[30] ),
        .I1(rows_reg_235[30]),
        .I2(rows_reg_235[31]),
        .O(\ap_CS_fsm[2]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(rows_reg_235[28]),
        .I1(\i_i_reg_178_reg_n_0_[28] ),
        .I2(\i_i_reg_178_reg_n_0_[29] ),
        .I3(rows_reg_235[29]),
        .O(\ap_CS_fsm[2]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(rows_reg_235[26]),
        .I1(\i_i_reg_178_reg_n_0_[26] ),
        .I2(\i_i_reg_178_reg_n_0_[27] ),
        .I3(rows_reg_235[27]),
        .O(\ap_CS_fsm[2]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_7__0 
       (.I0(rows_reg_235[24]),
        .I1(\i_i_reg_178_reg_n_0_[24] ),
        .I2(\i_i_reg_178_reg_n_0_[25] ),
        .I3(rows_reg_235[25]),
        .O(\ap_CS_fsm[2]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[2]_i_8__0 
       (.I0(rows_reg_235[30]),
        .I1(\i_i_reg_178_reg_n_0_[30] ),
        .I2(rows_reg_235[31]),
        .O(\ap_CS_fsm[2]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_9__0 
       (.I0(rows_reg_235[28]),
        .I1(\i_i_reg_178_reg_n_0_[28] ),
        .I2(rows_reg_235[29]),
        .I3(\i_i_reg_178_reg_n_0_[29] ),
        .O(\ap_CS_fsm[2]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_10__0 
       (.I0(cols_reg_230[28]),
        .I1(j_i_reg_189_reg[28]),
        .I2(cols_reg_230[29]),
        .I3(j_i_reg_189_reg[29]),
        .O(\ap_CS_fsm[3]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_11__0 
       (.I0(cols_reg_230[26]),
        .I1(j_i_reg_189_reg[26]),
        .I2(cols_reg_230[27]),
        .I3(j_i_reg_189_reg[27]),
        .O(\ap_CS_fsm[3]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_12__0 
       (.I0(cols_reg_230[24]),
        .I1(j_i_reg_189_reg[24]),
        .I2(cols_reg_230[25]),
        .I3(j_i_reg_189_reg[25]),
        .O(\ap_CS_fsm[3]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_14 
       (.I0(cols_reg_230[22]),
        .I1(j_i_reg_189_reg[22]),
        .I2(j_i_reg_189_reg[23]),
        .I3(cols_reg_230[23]),
        .O(\ap_CS_fsm[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_15 
       (.I0(cols_reg_230[20]),
        .I1(j_i_reg_189_reg[20]),
        .I2(j_i_reg_189_reg[21]),
        .I3(cols_reg_230[21]),
        .O(\ap_CS_fsm[3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_16 
       (.I0(cols_reg_230[18]),
        .I1(j_i_reg_189_reg[18]),
        .I2(j_i_reg_189_reg[19]),
        .I3(cols_reg_230[19]),
        .O(\ap_CS_fsm[3]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_17 
       (.I0(cols_reg_230[16]),
        .I1(j_i_reg_189_reg[16]),
        .I2(j_i_reg_189_reg[17]),
        .I3(cols_reg_230[17]),
        .O(\ap_CS_fsm[3]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_18 
       (.I0(cols_reg_230[22]),
        .I1(j_i_reg_189_reg[22]),
        .I2(cols_reg_230[23]),
        .I3(j_i_reg_189_reg[23]),
        .O(\ap_CS_fsm[3]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_19 
       (.I0(cols_reg_230[20]),
        .I1(j_i_reg_189_reg[20]),
        .I2(cols_reg_230[21]),
        .I3(j_i_reg_189_reg[21]),
        .O(\ap_CS_fsm[3]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_24_i_fu_219_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage0_subdone9_out),
        .O(ap_NS_fsm[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_20 
       (.I0(cols_reg_230[18]),
        .I1(j_i_reg_189_reg[18]),
        .I2(cols_reg_230[19]),
        .I3(j_i_reg_189_reg[19]),
        .O(\ap_CS_fsm[3]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_21 
       (.I0(cols_reg_230[16]),
        .I1(j_i_reg_189_reg[16]),
        .I2(cols_reg_230[17]),
        .I3(j_i_reg_189_reg[17]),
        .O(\ap_CS_fsm[3]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_23 
       (.I0(cols_reg_230[14]),
        .I1(j_i_reg_189_reg[14]),
        .I2(j_i_reg_189_reg[15]),
        .I3(cols_reg_230[15]),
        .O(\ap_CS_fsm[3]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_24 
       (.I0(cols_reg_230[12]),
        .I1(j_i_reg_189_reg[12]),
        .I2(j_i_reg_189_reg[13]),
        .I3(cols_reg_230[13]),
        .O(\ap_CS_fsm[3]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_25 
       (.I0(cols_reg_230[10]),
        .I1(j_i_reg_189_reg[10]),
        .I2(j_i_reg_189_reg[11]),
        .I3(cols_reg_230[11]),
        .O(\ap_CS_fsm[3]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_26 
       (.I0(cols_reg_230[8]),
        .I1(j_i_reg_189_reg[8]),
        .I2(j_i_reg_189_reg[9]),
        .I3(cols_reg_230[9]),
        .O(\ap_CS_fsm[3]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_27 
       (.I0(cols_reg_230[14]),
        .I1(j_i_reg_189_reg[14]),
        .I2(cols_reg_230[15]),
        .I3(j_i_reg_189_reg[15]),
        .O(\ap_CS_fsm[3]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_28 
       (.I0(cols_reg_230[12]),
        .I1(j_i_reg_189_reg[12]),
        .I2(cols_reg_230[13]),
        .I3(j_i_reg_189_reg[13]),
        .O(\ap_CS_fsm[3]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_29 
       (.I0(cols_reg_230[10]),
        .I1(j_i_reg_189_reg[10]),
        .I2(cols_reg_230[11]),
        .I3(j_i_reg_189_reg[11]),
        .O(\ap_CS_fsm[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h2A00AA00AA00AA00)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(dst_data_stream_0_V_full_n),
        .I2(dst_data_stream_1_V_full_n),
        .I3(tmp_24_i_reg_249),
        .I4(dst_data_stream_2_V_full_n),
        .I5(sobel_img_data_strea_empty_n),
        .O(ap_block_pp0_stage0_subdone9_out));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_30 
       (.I0(cols_reg_230[8]),
        .I1(j_i_reg_189_reg[8]),
        .I2(cols_reg_230[9]),
        .I3(j_i_reg_189_reg[9]),
        .O(\ap_CS_fsm[3]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_31 
       (.I0(cols_reg_230[6]),
        .I1(j_i_reg_189_reg[6]),
        .I2(j_i_reg_189_reg[7]),
        .I3(cols_reg_230[7]),
        .O(\ap_CS_fsm[3]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_32 
       (.I0(cols_reg_230[4]),
        .I1(j_i_reg_189_reg[4]),
        .I2(j_i_reg_189_reg[5]),
        .I3(cols_reg_230[5]),
        .O(\ap_CS_fsm[3]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_33 
       (.I0(cols_reg_230[2]),
        .I1(j_i_reg_189_reg[2]),
        .I2(j_i_reg_189_reg[3]),
        .I3(cols_reg_230[3]),
        .O(\ap_CS_fsm[3]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_34 
       (.I0(cols_reg_230[0]),
        .I1(j_i_reg_189_reg[0]),
        .I2(j_i_reg_189_reg[1]),
        .I3(cols_reg_230[1]),
        .O(\ap_CS_fsm[3]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_35 
       (.I0(cols_reg_230[6]),
        .I1(j_i_reg_189_reg[6]),
        .I2(cols_reg_230[7]),
        .I3(j_i_reg_189_reg[7]),
        .O(\ap_CS_fsm[3]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_36 
       (.I0(cols_reg_230[4]),
        .I1(j_i_reg_189_reg[4]),
        .I2(cols_reg_230[5]),
        .I3(j_i_reg_189_reg[5]),
        .O(\ap_CS_fsm[3]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_37 
       (.I0(cols_reg_230[2]),
        .I1(j_i_reg_189_reg[2]),
        .I2(cols_reg_230[3]),
        .I3(j_i_reg_189_reg[3]),
        .O(\ap_CS_fsm[3]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_38 
       (.I0(cols_reg_230[0]),
        .I1(j_i_reg_189_reg[0]),
        .I2(cols_reg_230[1]),
        .I3(j_i_reg_189_reg[1]),
        .O(\ap_CS_fsm[3]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[3]_i_5__0 
       (.I0(j_i_reg_189_reg[30]),
        .I1(cols_reg_230[30]),
        .I2(cols_reg_230[31]),
        .O(\ap_CS_fsm[3]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(cols_reg_230[28]),
        .I1(j_i_reg_189_reg[28]),
        .I2(j_i_reg_189_reg[29]),
        .I3(cols_reg_230[29]),
        .O(\ap_CS_fsm[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(cols_reg_230[26]),
        .I1(j_i_reg_189_reg[26]),
        .I2(j_i_reg_189_reg[27]),
        .I3(cols_reg_230[27]),
        .O(\ap_CS_fsm[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(cols_reg_230[24]),
        .I1(j_i_reg_189_reg[24]),
        .I2(j_i_reg_189_reg[25]),
        .I3(cols_reg_230[25]),
        .O(\ap_CS_fsm[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[3]_i_9__0 
       (.I0(cols_reg_230[30]),
        .I1(j_i_reg_189_reg[30]),
        .I2(cols_reg_230[31]),
        .O(\ap_CS_fsm[3]_i_9__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_12__0 
       (.CI(\ap_CS_fsm_reg[2]_i_21__0_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_12__0_n_0 ,\ap_CS_fsm_reg[2]_i_12__0_n_1 ,\ap_CS_fsm_reg[2]_i_12__0_n_2 ,\ap_CS_fsm_reg[2]_i_12__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_22__0_n_0 ,\ap_CS_fsm[2]_i_23__0_n_0 ,\ap_CS_fsm[2]_i_24__0_n_0 ,\ap_CS_fsm[2]_i_25__0_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_12__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_26__0_n_0 ,\ap_CS_fsm[2]_i_27__0_n_0 ,\ap_CS_fsm[2]_i_28__0_n_0 ,\ap_CS_fsm[2]_i_29__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_21__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_21__0_n_0 ,\ap_CS_fsm_reg[2]_i_21__0_n_1 ,\ap_CS_fsm_reg[2]_i_21__0_n_2 ,\ap_CS_fsm_reg[2]_i_21__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_30__0_n_0 ,\ap_CS_fsm[2]_i_31__0_n_0 ,\ap_CS_fsm[2]_i_32__0_n_0 ,\ap_CS_fsm[2]_i_33__0_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_21__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_34__0_n_0 ,\ap_CS_fsm[2]_i_35__0_n_0 ,\ap_CS_fsm[2]_i_36__0_n_0 ,\ap_CS_fsm[2]_i_37__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__0 
       (.CI(\ap_CS_fsm_reg[2]_i_3__0_n_0 ),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__0_n_1 ,\ap_CS_fsm_reg[2]_i_2__0_n_2 ,\ap_CS_fsm_reg[2]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_4__1_n_0 ,\ap_CS_fsm[2]_i_5__0_n_0 ,\ap_CS_fsm[2]_i_6__0_n_0 ,\ap_CS_fsm[2]_i_7__0_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_8__0_n_0 ,\ap_CS_fsm[2]_i_9__0_n_0 ,\ap_CS_fsm[2]_i_10__0_n_0 ,\ap_CS_fsm[2]_i_11__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__0 
       (.CI(\ap_CS_fsm_reg[2]_i_12__0_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_3__0_n_0 ,\ap_CS_fsm_reg[2]_i_3__0_n_1 ,\ap_CS_fsm_reg[2]_i_3__0_n_2 ,\ap_CS_fsm_reg[2]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_13__0_n_0 ,\ap_CS_fsm[2]_i_14__0_n_0 ,\ap_CS_fsm[2]_i_15__0_n_0 ,\ap_CS_fsm[2]_i_16__0_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_17__0_n_0 ,\ap_CS_fsm[2]_i_18__0_n_0 ,\ap_CS_fsm[2]_i_19__0_n_0 ,\ap_CS_fsm[2]_i_20__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[3]_i_13 
       (.CI(\ap_CS_fsm_reg[3]_i_22_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_13_n_0 ,\ap_CS_fsm_reg[3]_i_13_n_1 ,\ap_CS_fsm_reg[3]_i_13_n_2 ,\ap_CS_fsm_reg[3]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_23_n_0 ,\ap_CS_fsm[3]_i_24_n_0 ,\ap_CS_fsm[3]_i_25_n_0 ,\ap_CS_fsm[3]_i_26_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_27_n_0 ,\ap_CS_fsm[3]_i_28_n_0 ,\ap_CS_fsm[3]_i_29_n_0 ,\ap_CS_fsm[3]_i_30_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_2 
       (.CI(\ap_CS_fsm_reg[3]_i_4_n_0 ),
        .CO({tmp_24_i_fu_219_p2,\ap_CS_fsm_reg[3]_i_2_n_1 ,\ap_CS_fsm_reg[3]_i_2_n_2 ,\ap_CS_fsm_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_5__0_n_0 ,\ap_CS_fsm[3]_i_6_n_0 ,\ap_CS_fsm[3]_i_7_n_0 ,\ap_CS_fsm[3]_i_8_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_9__0_n_0 ,\ap_CS_fsm[3]_i_10__0_n_0 ,\ap_CS_fsm[3]_i_11__0_n_0 ,\ap_CS_fsm[3]_i_12__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_22 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_22_n_0 ,\ap_CS_fsm_reg[3]_i_22_n_1 ,\ap_CS_fsm_reg[3]_i_22_n_2 ,\ap_CS_fsm_reg[3]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_31_n_0 ,\ap_CS_fsm[3]_i_32_n_0 ,\ap_CS_fsm[3]_i_33_n_0 ,\ap_CS_fsm[3]_i_34_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_35_n_0 ,\ap_CS_fsm[3]_i_36_n_0 ,\ap_CS_fsm[3]_i_37_n_0 ,\ap_CS_fsm[3]_i_38_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4 
       (.CI(\ap_CS_fsm_reg[3]_i_13_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_4_n_0 ,\ap_CS_fsm_reg[3]_i_4_n_1 ,\ap_CS_fsm_reg[3]_i_4_n_2 ,\ap_CS_fsm_reg[3]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_14_n_0 ,\ap_CS_fsm[3]_i_15_n_0 ,\ap_CS_fsm[3]_i_16_n_0 ,\ap_CS_fsm[3]_i_17_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_18_n_0 ,\ap_CS_fsm[3]_i_19_n_0 ,\ap_CS_fsm[3]_i_20_n_0 ,\ap_CS_fsm[3]_i_21_n_0 }));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter0_i_2__0_n_0),
        .I5(tmp_24_i_fu_219_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone9_out),
        .O(ap_enable_reg_pp0_iter0_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A0C0C000A00000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter00),
        .I4(ap_block_pp0_stage0_subdone9_out),
        .I5(tmp_24_i_fu_219_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(Q[1]),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \cols_reg_230[31]_i_1 
       (.I0(Q[0]),
        .I1(CvtColor_1_U0_ap_start),
        .I2(sobel_img_rows_V_c_empty_n),
        .I3(sobel_img_cols_V_c_empty_n),
        .O(CvtColor_1_U0_p_src_cols_V_read));
  FDRE \cols_reg_230_reg[0] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[0]),
        .Q(cols_reg_230[0]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[10] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[10]),
        .Q(cols_reg_230[10]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[11] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[11]),
        .Q(cols_reg_230[11]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[12] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[12]),
        .Q(cols_reg_230[12]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[13] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[13]),
        .Q(cols_reg_230[13]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[14] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[14]),
        .Q(cols_reg_230[14]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[15] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[15]),
        .Q(cols_reg_230[15]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[16] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[16]),
        .Q(cols_reg_230[16]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[17] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[17]),
        .Q(cols_reg_230[17]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[18] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[18]),
        .Q(cols_reg_230[18]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[19] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[19]),
        .Q(cols_reg_230[19]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[1] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[1]),
        .Q(cols_reg_230[1]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[20] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[20]),
        .Q(cols_reg_230[20]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[21] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[21]),
        .Q(cols_reg_230[21]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[22] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[22]),
        .Q(cols_reg_230[22]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[23] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[23]),
        .Q(cols_reg_230[23]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[24] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[24]),
        .Q(cols_reg_230[24]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[25] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[25]),
        .Q(cols_reg_230[25]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[26] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[26]),
        .Q(cols_reg_230[26]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[27] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[27]),
        .Q(cols_reg_230[27]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[28] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[28]),
        .Q(cols_reg_230[28]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[29] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[29]),
        .Q(cols_reg_230[29]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[2] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[2]),
        .Q(cols_reg_230[2]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[30] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[30]),
        .Q(cols_reg_230[30]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[31] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[31]),
        .Q(cols_reg_230[31]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[3] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[3]),
        .Q(cols_reg_230[3]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[4]),
        .Q(cols_reg_230[4]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[5] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[5]),
        .Q(cols_reg_230[5]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[6]),
        .Q(cols_reg_230[6]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[7]),
        .Q(cols_reg_230[7]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[8]),
        .Q(cols_reg_230[8]),
        .R(1'b0));
  FDRE \cols_reg_230_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[9]),
        .Q(cols_reg_230[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \i_i_reg_178[30]_i_1 
       (.I0(sobel_img_cols_V_c_empty_n),
        .I1(sobel_img_rows_V_c_empty_n),
        .I2(CvtColor_1_U0_ap_start),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state5),
        .O(i_i_reg_178));
  FDRE \i_i_reg_178_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[0]),
        .Q(\i_i_reg_178_reg_n_0_[0] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[10]),
        .Q(\i_i_reg_178_reg_n_0_[10] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[11]),
        .Q(\i_i_reg_178_reg_n_0_[11] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[12]),
        .Q(\i_i_reg_178_reg_n_0_[12] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[13]),
        .Q(\i_i_reg_178_reg_n_0_[13] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[14]),
        .Q(\i_i_reg_178_reg_n_0_[14] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[15]),
        .Q(\i_i_reg_178_reg_n_0_[15] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[16]),
        .Q(\i_i_reg_178_reg_n_0_[16] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[17]),
        .Q(\i_i_reg_178_reg_n_0_[17] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[18]),
        .Q(\i_i_reg_178_reg_n_0_[18] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[19]),
        .Q(\i_i_reg_178_reg_n_0_[19] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[1]),
        .Q(\i_i_reg_178_reg_n_0_[1] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[20]),
        .Q(\i_i_reg_178_reg_n_0_[20] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[21]),
        .Q(\i_i_reg_178_reg_n_0_[21] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[22]),
        .Q(\i_i_reg_178_reg_n_0_[22] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[23]),
        .Q(\i_i_reg_178_reg_n_0_[23] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[24]),
        .Q(\i_i_reg_178_reg_n_0_[24] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[25]),
        .Q(\i_i_reg_178_reg_n_0_[25] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[26]),
        .Q(\i_i_reg_178_reg_n_0_[26] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[27]),
        .Q(\i_i_reg_178_reg_n_0_[27] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[28]),
        .Q(\i_i_reg_178_reg_n_0_[28] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[29]),
        .Q(\i_i_reg_178_reg_n_0_[29] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[2]),
        .Q(\i_i_reg_178_reg_n_0_[2] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[30]),
        .Q(\i_i_reg_178_reg_n_0_[30] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[3]),
        .Q(\i_i_reg_178_reg_n_0_[3] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[4]),
        .Q(\i_i_reg_178_reg_n_0_[4] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[5]),
        .Q(\i_i_reg_178_reg_n_0_[5] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[6]),
        .Q(\i_i_reg_178_reg_n_0_[6] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[7]),
        .Q(\i_i_reg_178_reg_n_0_[7] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[8]),
        .Q(\i_i_reg_178_reg_n_0_[8] ),
        .R(i_i_reg_178));
  FDRE \i_i_reg_178_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_244[9]),
        .Q(\i_i_reg_178_reg_n_0_[9] ),
        .R(i_i_reg_178));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_244[0]_i_1 
       (.I0(\i_i_reg_178_reg_n_0_[0] ),
        .O(i_fu_209_p2[0]));
  FDRE \i_reg_244_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[0]),
        .Q(i_reg_244[0]),
        .R(1'b0));
  FDRE \i_reg_244_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[10]),
        .Q(i_reg_244[10]),
        .R(1'b0));
  FDRE \i_reg_244_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[11]),
        .Q(i_reg_244[11]),
        .R(1'b0));
  FDRE \i_reg_244_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[12]),
        .Q(i_reg_244[12]),
        .R(1'b0));
  CARRY4 \i_reg_244_reg[12]_i_1 
       (.CI(\i_reg_244_reg[8]_i_1_n_0 ),
        .CO({\i_reg_244_reg[12]_i_1_n_0 ,\i_reg_244_reg[12]_i_1_n_1 ,\i_reg_244_reg[12]_i_1_n_2 ,\i_reg_244_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_209_p2[12:9]),
        .S({\i_i_reg_178_reg_n_0_[12] ,\i_i_reg_178_reg_n_0_[11] ,\i_i_reg_178_reg_n_0_[10] ,\i_i_reg_178_reg_n_0_[9] }));
  FDRE \i_reg_244_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[13]),
        .Q(i_reg_244[13]),
        .R(1'b0));
  FDRE \i_reg_244_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[14]),
        .Q(i_reg_244[14]),
        .R(1'b0));
  FDRE \i_reg_244_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[15]),
        .Q(i_reg_244[15]),
        .R(1'b0));
  FDRE \i_reg_244_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[16]),
        .Q(i_reg_244[16]),
        .R(1'b0));
  CARRY4 \i_reg_244_reg[16]_i_1 
       (.CI(\i_reg_244_reg[12]_i_1_n_0 ),
        .CO({\i_reg_244_reg[16]_i_1_n_0 ,\i_reg_244_reg[16]_i_1_n_1 ,\i_reg_244_reg[16]_i_1_n_2 ,\i_reg_244_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_209_p2[16:13]),
        .S({\i_i_reg_178_reg_n_0_[16] ,\i_i_reg_178_reg_n_0_[15] ,\i_i_reg_178_reg_n_0_[14] ,\i_i_reg_178_reg_n_0_[13] }));
  FDRE \i_reg_244_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[17]),
        .Q(i_reg_244[17]),
        .R(1'b0));
  FDRE \i_reg_244_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[18]),
        .Q(i_reg_244[18]),
        .R(1'b0));
  FDRE \i_reg_244_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[19]),
        .Q(i_reg_244[19]),
        .R(1'b0));
  FDRE \i_reg_244_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[1]),
        .Q(i_reg_244[1]),
        .R(1'b0));
  FDRE \i_reg_244_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[20]),
        .Q(i_reg_244[20]),
        .R(1'b0));
  CARRY4 \i_reg_244_reg[20]_i_1 
       (.CI(\i_reg_244_reg[16]_i_1_n_0 ),
        .CO({\i_reg_244_reg[20]_i_1_n_0 ,\i_reg_244_reg[20]_i_1_n_1 ,\i_reg_244_reg[20]_i_1_n_2 ,\i_reg_244_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_209_p2[20:17]),
        .S({\i_i_reg_178_reg_n_0_[20] ,\i_i_reg_178_reg_n_0_[19] ,\i_i_reg_178_reg_n_0_[18] ,\i_i_reg_178_reg_n_0_[17] }));
  FDRE \i_reg_244_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[21]),
        .Q(i_reg_244[21]),
        .R(1'b0));
  FDRE \i_reg_244_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[22]),
        .Q(i_reg_244[22]),
        .R(1'b0));
  FDRE \i_reg_244_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[23]),
        .Q(i_reg_244[23]),
        .R(1'b0));
  FDRE \i_reg_244_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[24]),
        .Q(i_reg_244[24]),
        .R(1'b0));
  CARRY4 \i_reg_244_reg[24]_i_1 
       (.CI(\i_reg_244_reg[20]_i_1_n_0 ),
        .CO({\i_reg_244_reg[24]_i_1_n_0 ,\i_reg_244_reg[24]_i_1_n_1 ,\i_reg_244_reg[24]_i_1_n_2 ,\i_reg_244_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_209_p2[24:21]),
        .S({\i_i_reg_178_reg_n_0_[24] ,\i_i_reg_178_reg_n_0_[23] ,\i_i_reg_178_reg_n_0_[22] ,\i_i_reg_178_reg_n_0_[21] }));
  FDRE \i_reg_244_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[25]),
        .Q(i_reg_244[25]),
        .R(1'b0));
  FDRE \i_reg_244_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[26]),
        .Q(i_reg_244[26]),
        .R(1'b0));
  FDRE \i_reg_244_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[27]),
        .Q(i_reg_244[27]),
        .R(1'b0));
  FDRE \i_reg_244_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[28]),
        .Q(i_reg_244[28]),
        .R(1'b0));
  CARRY4 \i_reg_244_reg[28]_i_1 
       (.CI(\i_reg_244_reg[24]_i_1_n_0 ),
        .CO({\i_reg_244_reg[28]_i_1_n_0 ,\i_reg_244_reg[28]_i_1_n_1 ,\i_reg_244_reg[28]_i_1_n_2 ,\i_reg_244_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_209_p2[28:25]),
        .S({\i_i_reg_178_reg_n_0_[28] ,\i_i_reg_178_reg_n_0_[27] ,\i_i_reg_178_reg_n_0_[26] ,\i_i_reg_178_reg_n_0_[25] }));
  FDRE \i_reg_244_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[29]),
        .Q(i_reg_244[29]),
        .R(1'b0));
  FDRE \i_reg_244_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[2]),
        .Q(i_reg_244[2]),
        .R(1'b0));
  FDRE \i_reg_244_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[30]),
        .Q(i_reg_244[30]),
        .R(1'b0));
  CARRY4 \i_reg_244_reg[30]_i_1 
       (.CI(\i_reg_244_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_reg_244_reg[30]_i_1_CO_UNCONNECTED [3:1],\i_reg_244_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_244_reg[30]_i_1_O_UNCONNECTED [3:2],i_fu_209_p2[30:29]}),
        .S({1'b0,1'b0,\i_i_reg_178_reg_n_0_[30] ,\i_i_reg_178_reg_n_0_[29] }));
  FDRE \i_reg_244_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[3]),
        .Q(i_reg_244[3]),
        .R(1'b0));
  FDRE \i_reg_244_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[4]),
        .Q(i_reg_244[4]),
        .R(1'b0));
  CARRY4 \i_reg_244_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_reg_244_reg[4]_i_1_n_0 ,\i_reg_244_reg[4]_i_1_n_1 ,\i_reg_244_reg[4]_i_1_n_2 ,\i_reg_244_reg[4]_i_1_n_3 }),
        .CYINIT(\i_i_reg_178_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_209_p2[4:1]),
        .S({\i_i_reg_178_reg_n_0_[4] ,\i_i_reg_178_reg_n_0_[3] ,\i_i_reg_178_reg_n_0_[2] ,\i_i_reg_178_reg_n_0_[1] }));
  FDRE \i_reg_244_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[5]),
        .Q(i_reg_244[5]),
        .R(1'b0));
  FDRE \i_reg_244_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[6]),
        .Q(i_reg_244[6]),
        .R(1'b0));
  FDRE \i_reg_244_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[7]),
        .Q(i_reg_244[7]),
        .R(1'b0));
  FDRE \i_reg_244_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[8]),
        .Q(i_reg_244[8]),
        .R(1'b0));
  CARRY4 \i_reg_244_reg[8]_i_1 
       (.CI(\i_reg_244_reg[4]_i_1_n_0 ),
        .CO({\i_reg_244_reg[8]_i_1_n_0 ,\i_reg_244_reg[8]_i_1_n_1 ,\i_reg_244_reg[8]_i_1_n_2 ,\i_reg_244_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_209_p2[8:5]),
        .S({\i_i_reg_178_reg_n_0_[8] ,\i_i_reg_178_reg_n_0_[7] ,\i_i_reg_178_reg_n_0_[6] ,\i_i_reg_178_reg_n_0_[5] }));
  FDRE \i_reg_244_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_209_p2[9]),
        .Q(i_reg_244[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    int_ap_idle_i_3
       (.I0(Q[0]),
        .I1(CvtColor_1_U0_ap_start),
        .I2(Block_Mat_exit49_pro_U0_ap_idle),
        .I3(int_ap_idle_reg),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_full_n_i_3__7
       (.I0(Q[1]),
        .I1(CO),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hBFFF000000000000)) 
    \j_i_reg_189[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone9_out),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_24_i_fu_219_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(CO),
        .I5(Q[1]),
        .O(j_i_reg_189));
  LUT4 #(
    .INIT(16'h4000)) 
    \j_i_reg_189[0]_i_2 
       (.I0(ap_block_pp0_stage0_subdone9_out),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_24_i_fu_219_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(j_i_reg_1890));
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_189[0]_i_4 
       (.I0(j_i_reg_189_reg[0]),
        .O(\j_i_reg_189[0]_i_4_n_0 ));
  FDRE \j_i_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[0]_i_3_n_7 ),
        .Q(j_i_reg_189_reg[0]),
        .R(j_i_reg_189));
  CARRY4 \j_i_reg_189_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_i_reg_189_reg[0]_i_3_n_0 ,\j_i_reg_189_reg[0]_i_3_n_1 ,\j_i_reg_189_reg[0]_i_3_n_2 ,\j_i_reg_189_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_i_reg_189_reg[0]_i_3_n_4 ,\j_i_reg_189_reg[0]_i_3_n_5 ,\j_i_reg_189_reg[0]_i_3_n_6 ,\j_i_reg_189_reg[0]_i_3_n_7 }),
        .S({j_i_reg_189_reg[3:1],\j_i_reg_189[0]_i_4_n_0 }));
  FDRE \j_i_reg_189_reg[10] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[8]_i_1_n_5 ),
        .Q(j_i_reg_189_reg[10]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[11] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[8]_i_1_n_4 ),
        .Q(j_i_reg_189_reg[11]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[12] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[12]_i_1_n_7 ),
        .Q(j_i_reg_189_reg[12]),
        .R(j_i_reg_189));
  CARRY4 \j_i_reg_189_reg[12]_i_1 
       (.CI(\j_i_reg_189_reg[8]_i_1_n_0 ),
        .CO({\j_i_reg_189_reg[12]_i_1_n_0 ,\j_i_reg_189_reg[12]_i_1_n_1 ,\j_i_reg_189_reg[12]_i_1_n_2 ,\j_i_reg_189_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_189_reg[12]_i_1_n_4 ,\j_i_reg_189_reg[12]_i_1_n_5 ,\j_i_reg_189_reg[12]_i_1_n_6 ,\j_i_reg_189_reg[12]_i_1_n_7 }),
        .S(j_i_reg_189_reg[15:12]));
  FDRE \j_i_reg_189_reg[13] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[12]_i_1_n_6 ),
        .Q(j_i_reg_189_reg[13]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[14] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[12]_i_1_n_5 ),
        .Q(j_i_reg_189_reg[14]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[15] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[12]_i_1_n_4 ),
        .Q(j_i_reg_189_reg[15]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[16] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[16]_i_1_n_7 ),
        .Q(j_i_reg_189_reg[16]),
        .R(j_i_reg_189));
  CARRY4 \j_i_reg_189_reg[16]_i_1 
       (.CI(\j_i_reg_189_reg[12]_i_1_n_0 ),
        .CO({\j_i_reg_189_reg[16]_i_1_n_0 ,\j_i_reg_189_reg[16]_i_1_n_1 ,\j_i_reg_189_reg[16]_i_1_n_2 ,\j_i_reg_189_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_189_reg[16]_i_1_n_4 ,\j_i_reg_189_reg[16]_i_1_n_5 ,\j_i_reg_189_reg[16]_i_1_n_6 ,\j_i_reg_189_reg[16]_i_1_n_7 }),
        .S(j_i_reg_189_reg[19:16]));
  FDRE \j_i_reg_189_reg[17] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[16]_i_1_n_6 ),
        .Q(j_i_reg_189_reg[17]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[18] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[16]_i_1_n_5 ),
        .Q(j_i_reg_189_reg[18]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[19] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[16]_i_1_n_4 ),
        .Q(j_i_reg_189_reg[19]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[1] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[0]_i_3_n_6 ),
        .Q(j_i_reg_189_reg[1]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[20] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[20]_i_1_n_7 ),
        .Q(j_i_reg_189_reg[20]),
        .R(j_i_reg_189));
  CARRY4 \j_i_reg_189_reg[20]_i_1 
       (.CI(\j_i_reg_189_reg[16]_i_1_n_0 ),
        .CO({\j_i_reg_189_reg[20]_i_1_n_0 ,\j_i_reg_189_reg[20]_i_1_n_1 ,\j_i_reg_189_reg[20]_i_1_n_2 ,\j_i_reg_189_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_189_reg[20]_i_1_n_4 ,\j_i_reg_189_reg[20]_i_1_n_5 ,\j_i_reg_189_reg[20]_i_1_n_6 ,\j_i_reg_189_reg[20]_i_1_n_7 }),
        .S(j_i_reg_189_reg[23:20]));
  FDRE \j_i_reg_189_reg[21] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[20]_i_1_n_6 ),
        .Q(j_i_reg_189_reg[21]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[22] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[20]_i_1_n_5 ),
        .Q(j_i_reg_189_reg[22]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[23] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[20]_i_1_n_4 ),
        .Q(j_i_reg_189_reg[23]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[24] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[24]_i_1_n_7 ),
        .Q(j_i_reg_189_reg[24]),
        .R(j_i_reg_189));
  CARRY4 \j_i_reg_189_reg[24]_i_1 
       (.CI(\j_i_reg_189_reg[20]_i_1_n_0 ),
        .CO({\j_i_reg_189_reg[24]_i_1_n_0 ,\j_i_reg_189_reg[24]_i_1_n_1 ,\j_i_reg_189_reg[24]_i_1_n_2 ,\j_i_reg_189_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_189_reg[24]_i_1_n_4 ,\j_i_reg_189_reg[24]_i_1_n_5 ,\j_i_reg_189_reg[24]_i_1_n_6 ,\j_i_reg_189_reg[24]_i_1_n_7 }),
        .S(j_i_reg_189_reg[27:24]));
  FDRE \j_i_reg_189_reg[25] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[24]_i_1_n_6 ),
        .Q(j_i_reg_189_reg[25]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[26] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[24]_i_1_n_5 ),
        .Q(j_i_reg_189_reg[26]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[27] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[24]_i_1_n_4 ),
        .Q(j_i_reg_189_reg[27]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[28] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[28]_i_1_n_7 ),
        .Q(j_i_reg_189_reg[28]),
        .R(j_i_reg_189));
  CARRY4 \j_i_reg_189_reg[28]_i_1 
       (.CI(\j_i_reg_189_reg[24]_i_1_n_0 ),
        .CO({\NLW_j_i_reg_189_reg[28]_i_1_CO_UNCONNECTED [3:2],\j_i_reg_189_reg[28]_i_1_n_2 ,\j_i_reg_189_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_i_reg_189_reg[28]_i_1_O_UNCONNECTED [3],\j_i_reg_189_reg[28]_i_1_n_5 ,\j_i_reg_189_reg[28]_i_1_n_6 ,\j_i_reg_189_reg[28]_i_1_n_7 }),
        .S({1'b0,j_i_reg_189_reg[30:28]}));
  FDRE \j_i_reg_189_reg[29] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[28]_i_1_n_6 ),
        .Q(j_i_reg_189_reg[29]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[2] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[0]_i_3_n_5 ),
        .Q(j_i_reg_189_reg[2]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[30] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[28]_i_1_n_5 ),
        .Q(j_i_reg_189_reg[30]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[3] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[0]_i_3_n_4 ),
        .Q(j_i_reg_189_reg[3]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[4] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[4]_i_1_n_7 ),
        .Q(j_i_reg_189_reg[4]),
        .R(j_i_reg_189));
  CARRY4 \j_i_reg_189_reg[4]_i_1 
       (.CI(\j_i_reg_189_reg[0]_i_3_n_0 ),
        .CO({\j_i_reg_189_reg[4]_i_1_n_0 ,\j_i_reg_189_reg[4]_i_1_n_1 ,\j_i_reg_189_reg[4]_i_1_n_2 ,\j_i_reg_189_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_189_reg[4]_i_1_n_4 ,\j_i_reg_189_reg[4]_i_1_n_5 ,\j_i_reg_189_reg[4]_i_1_n_6 ,\j_i_reg_189_reg[4]_i_1_n_7 }),
        .S(j_i_reg_189_reg[7:4]));
  FDRE \j_i_reg_189_reg[5] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[4]_i_1_n_6 ),
        .Q(j_i_reg_189_reg[5]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[6] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[4]_i_1_n_5 ),
        .Q(j_i_reg_189_reg[6]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[7] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[4]_i_1_n_4 ),
        .Q(j_i_reg_189_reg[7]),
        .R(j_i_reg_189));
  FDRE \j_i_reg_189_reg[8] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[8]_i_1_n_7 ),
        .Q(j_i_reg_189_reg[8]),
        .R(j_i_reg_189));
  CARRY4 \j_i_reg_189_reg[8]_i_1 
       (.CI(\j_i_reg_189_reg[4]_i_1_n_0 ),
        .CO({\j_i_reg_189_reg[8]_i_1_n_0 ,\j_i_reg_189_reg[8]_i_1_n_1 ,\j_i_reg_189_reg[8]_i_1_n_2 ,\j_i_reg_189_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_189_reg[8]_i_1_n_4 ,\j_i_reg_189_reg[8]_i_1_n_5 ,\j_i_reg_189_reg[8]_i_1_n_6 ,\j_i_reg_189_reg[8]_i_1_n_7 }),
        .S(j_i_reg_189_reg[11:8]));
  FDRE \j_i_reg_189_reg[9] 
       (.C(ap_clk),
        .CE(j_i_reg_1890),
        .D(\j_i_reg_189_reg[8]_i_1_n_6 ),
        .Q(j_i_reg_189_reg[9]),
        .R(j_i_reg_189));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \mOutPtr[1]_i_3__0 
       (.I0(ap_block_pp0_stage0_subdone9_out),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_24_i_reg_249),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(CvtColor_1_U0_p_dst_data_stream_2_V_write));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h00404040)) 
    \mOutPtr[3]_i_4 
       (.I0(CO),
        .I1(Q[1]),
        .I2(CvtColor_1_U0_ap_start),
        .I3(Block_Mat_exit49_pro_U0_start_write),
        .I4(start_for_CvtColor_1_U0_full_n),
        .O(mOutPtr110_out));
  FDRE \rows_reg_235_reg[0] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [0]),
        .Q(rows_reg_235[0]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[10] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [10]),
        .Q(rows_reg_235[10]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[11] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [11]),
        .Q(rows_reg_235[11]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[12] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [12]),
        .Q(rows_reg_235[12]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[13] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [13]),
        .Q(rows_reg_235[13]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[14] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [14]),
        .Q(rows_reg_235[14]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[15] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [15]),
        .Q(rows_reg_235[15]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[16] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [16]),
        .Q(rows_reg_235[16]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[17] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [17]),
        .Q(rows_reg_235[17]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[18] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [18]),
        .Q(rows_reg_235[18]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[19] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [19]),
        .Q(rows_reg_235[19]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[1] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [1]),
        .Q(rows_reg_235[1]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[20] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [20]),
        .Q(rows_reg_235[20]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[21] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [21]),
        .Q(rows_reg_235[21]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[22] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [22]),
        .Q(rows_reg_235[22]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[23] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [23]),
        .Q(rows_reg_235[23]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[24] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [24]),
        .Q(rows_reg_235[24]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[25] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [25]),
        .Q(rows_reg_235[25]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[26] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [26]),
        .Q(rows_reg_235[26]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[27] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [27]),
        .Q(rows_reg_235[27]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[28] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [28]),
        .Q(rows_reg_235[28]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[29] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [29]),
        .Q(rows_reg_235[29]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[2] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [2]),
        .Q(rows_reg_235[2]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[30] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [30]),
        .Q(rows_reg_235[30]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[31] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [31]),
        .Q(rows_reg_235[31]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[3] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [3]),
        .Q(rows_reg_235[3]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [4]),
        .Q(rows_reg_235[4]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[5] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [5]),
        .Q(rows_reg_235[5]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [6]),
        .Q(rows_reg_235[6]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [7]),
        .Q(rows_reg_235[7]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [8]),
        .Q(rows_reg_235[8]),
        .R(1'b0));
  FDRE \rows_reg_235_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_235_reg[31]_0 [9]),
        .Q(rows_reg_235[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_24_i_reg_249[0]_i_1 
       (.I0(tmp_24_i_fu_219_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone9_out),
        .I3(tmp_24_i_reg_249),
        .O(\tmp_24_i_reg_249[0]_i_1_n_0 ));
  FDRE \tmp_24_i_reg_249_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_24_i_reg_249[0]_i_1_n_0 ),
        .Q(tmp_24_i_reg_249),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D
   (DOBDO,
    ram_reg,
    Sobel_U0_src_data_stream_V_read,
    \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_0 ,
    D,
    Sobel_U0_ap_ready,
    \ap_CS_fsm_reg[1]_0 ,
    E,
    \ap_CS_fsm_reg[1]_1 ,
    mOutPtr110_out,
    internal_empty_n_reg,
    \p_Val2_s_reg_1636_reg[7]_0 ,
    ap_clk,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    SS,
    tmp_i_reg_156,
    Q,
    ap_rst_n,
    grp_Filter2D_fu_120_ap_start_reg,
    \SRL_SIG_reg[1][0] ,
    sobel_img_data_strea_full_n,
    gray_img_data_stream_empty_n,
    \tmp_1_reg_1401_reg[31]_0 ,
    Sobel_U0_ap_start,
    gray_img_rows_V_c_empty_n,
    gray_img_cols_V_c_empty_n,
    order_c_empty_n,
    Sobel_U0_src_cols_V_read,
    internal_full_n_reg,
    internal_full_n_reg_0);
  output [7:0]DOBDO;
  output [7:0]ram_reg;
  output Sobel_U0_src_data_stream_V_read;
  output \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_0 ;
  output [1:0]D;
  output Sobel_U0_ap_ready;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_1 ;
  output mOutPtr110_out;
  output internal_empty_n_reg;
  output [7:0]\p_Val2_s_reg_1636_reg[7]_0 ;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [0:0]SS;
  input tmp_i_reg_156;
  input [31:0]Q;
  input ap_rst_n;
  input grp_Filter2D_fu_120_ap_start_reg;
  input [1:0]\SRL_SIG_reg[1][0] ;
  input sobel_img_data_strea_full_n;
  input gray_img_data_stream_empty_n;
  input [31:0]\tmp_1_reg_1401_reg[31]_0 ;
  input Sobel_U0_ap_start;
  input gray_img_rows_V_c_empty_n;
  input gray_img_cols_V_c_empty_n;
  input order_c_empty_n;
  input Sobel_U0_src_cols_V_read;
  input internal_full_n_reg;
  input internal_full_n_reg_0;

  wire \A[0]__0_n_0 ;
  wire \A[0]__2_n_0 ;
  wire \A[1]__0_n_0 ;
  wire \A[1]__2_n_0 ;
  wire \A[2]__0_n_0 ;
  wire \A[2]__2_n_0 ;
  wire \A[3]__0_n_0 ;
  wire \A[3]__2_n_0 ;
  wire \A[4]__0_n_0 ;
  wire \A[4]__2_n_0 ;
  wire \A[5]__0_n_0 ;
  wire \A[5]__2_n_0 ;
  wire \A[6]__0_n_0 ;
  wire \A[6]__2_n_0 ;
  wire \A[7]__0_n_0 ;
  wire \A[7]__2_n_0 ;
  wire [7:0]A__1;
  wire \A_n_0_[0] ;
  wire \A_n_0_[1] ;
  wire \A_n_0_[2] ;
  wire \A_n_0_[3] ;
  wire \A_n_0_[4] ;
  wire \A_n_0_[5] ;
  wire \A_n_0_[6] ;
  wire \A_n_0_[7] ;
  wire [7:0]C;
  wire [1:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [31:31]ImagLoc_x_fu_748_p2;
  wire [1:1]OP2_V_2_1_cast_reg_1450_reg;
  wire \OP2_V_2_cast_reg_1445_reg_n_0_[1] ;
  wire [31:0]Q;
  wire [1:0]\SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire Sobel_U0_ap_ready;
  wire Sobel_U0_ap_start;
  wire Sobel_U0_src_cols_V_read;
  wire Sobel_U0_src_data_stream_V_read;
  wire \ap_CS_fsm[4]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_block_state2_on_subcall_done2;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5_i_1_n_0;
  wire ap_enable_reg_pp0_iter5_reg_n_0;
  wire ap_rst_n;
  wire brmerge_fu_845_p2;
  wire brmerge_reg_1547;
  wire brmerge_reg_1547_pp0_iter1_reg;
  wire brmerge_reg_1547_pp0_iter1_reg0;
  wire [1:0]col_assign_1_fu_855_p23_out;
  wire [7:0]col_buf_0_val_0_0_fu_898_p3;
  wire [7:0]col_buf_0_val_1_0_fu_916_p3;
  wire [7:0]col_buf_0_val_2_0_fu_934_p3;
  wire exitcond388_i_fu_721_p2;
  wire exitcond388_i_fu_721_p2_carry__0_i_1_n_0;
  wire exitcond388_i_fu_721_p2_carry__0_i_2_n_0;
  wire exitcond388_i_fu_721_p2_carry__0_i_3_n_0;
  wire exitcond388_i_fu_721_p2_carry__0_i_4_n_0;
  wire exitcond388_i_fu_721_p2_carry__0_n_0;
  wire exitcond388_i_fu_721_p2_carry__0_n_1;
  wire exitcond388_i_fu_721_p2_carry__0_n_2;
  wire exitcond388_i_fu_721_p2_carry__0_n_3;
  wire exitcond388_i_fu_721_p2_carry__1_i_1_n_0;
  wire exitcond388_i_fu_721_p2_carry__1_i_2_n_0;
  wire exitcond388_i_fu_721_p2_carry__1_i_3_n_0;
  wire exitcond388_i_fu_721_p2_carry__1_n_2;
  wire exitcond388_i_fu_721_p2_carry__1_n_3;
  wire exitcond388_i_fu_721_p2_carry_i_1_n_0;
  wire exitcond388_i_fu_721_p2_carry_i_2_n_0;
  wire exitcond388_i_fu_721_p2_carry_i_3_n_0;
  wire exitcond388_i_fu_721_p2_carry_i_4_n_0;
  wire exitcond388_i_fu_721_p2_carry_n_0;
  wire exitcond388_i_fu_721_p2_carry_n_1;
  wire exitcond388_i_fu_721_p2_carry_n_2;
  wire exitcond388_i_fu_721_p2_carry_n_3;
  wire exitcond388_i_reg_1528;
  wire \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_0 ;
  wire \exitcond388_i_reg_1528_pp0_iter1_reg_reg_n_0_[0] ;
  wire exitcond388_i_reg_1528_pp0_iter2_reg;
  wire exitcond389_i_fu_406_p2;
  wire exitcond389_i_fu_406_p2_carry__0_i_1_n_0;
  wire exitcond389_i_fu_406_p2_carry__0_i_2_n_0;
  wire exitcond389_i_fu_406_p2_carry__0_i_3_n_0;
  wire exitcond389_i_fu_406_p2_carry__0_i_4_n_0;
  wire exitcond389_i_fu_406_p2_carry__0_n_0;
  wire exitcond389_i_fu_406_p2_carry__0_n_1;
  wire exitcond389_i_fu_406_p2_carry__0_n_2;
  wire exitcond389_i_fu_406_p2_carry__0_n_3;
  wire exitcond389_i_fu_406_p2_carry__1_i_1_n_0;
  wire exitcond389_i_fu_406_p2_carry__1_i_2_n_0;
  wire exitcond389_i_fu_406_p2_carry__1_i_3_n_0;
  wire exitcond389_i_fu_406_p2_carry__1_n_2;
  wire exitcond389_i_fu_406_p2_carry__1_n_3;
  wire exitcond389_i_fu_406_p2_carry_i_1_n_0;
  wire exitcond389_i_fu_406_p2_carry_i_2_n_0;
  wire exitcond389_i_fu_406_p2_carry_i_3_n_0;
  wire exitcond389_i_fu_406_p2_carry_i_4_n_0;
  wire exitcond389_i_fu_406_p2_carry_n_0;
  wire exitcond389_i_fu_406_p2_carry_n_1;
  wire exitcond389_i_fu_406_p2_carry_n_2;
  wire exitcond389_i_fu_406_p2_carry_n_3;
  wire gray_img_cols_V_c_empty_n;
  wire gray_img_data_stream_empty_n;
  wire gray_img_rows_V_c_empty_n;
  wire grp_Filter2D_fu_120_ap_start_reg;
  wire [31:0]i_V_fu_411_p2;
  wire [31:0]i_V_reg_1463;
  wire \i_V_reg_1463_reg[12]_i_1_n_0 ;
  wire \i_V_reg_1463_reg[12]_i_1_n_1 ;
  wire \i_V_reg_1463_reg[12]_i_1_n_2 ;
  wire \i_V_reg_1463_reg[12]_i_1_n_3 ;
  wire \i_V_reg_1463_reg[16]_i_1_n_0 ;
  wire \i_V_reg_1463_reg[16]_i_1_n_1 ;
  wire \i_V_reg_1463_reg[16]_i_1_n_2 ;
  wire \i_V_reg_1463_reg[16]_i_1_n_3 ;
  wire \i_V_reg_1463_reg[20]_i_1_n_0 ;
  wire \i_V_reg_1463_reg[20]_i_1_n_1 ;
  wire \i_V_reg_1463_reg[20]_i_1_n_2 ;
  wire \i_V_reg_1463_reg[20]_i_1_n_3 ;
  wire \i_V_reg_1463_reg[24]_i_1_n_0 ;
  wire \i_V_reg_1463_reg[24]_i_1_n_1 ;
  wire \i_V_reg_1463_reg[24]_i_1_n_2 ;
  wire \i_V_reg_1463_reg[24]_i_1_n_3 ;
  wire \i_V_reg_1463_reg[28]_i_1_n_0 ;
  wire \i_V_reg_1463_reg[28]_i_1_n_1 ;
  wire \i_V_reg_1463_reg[28]_i_1_n_2 ;
  wire \i_V_reg_1463_reg[28]_i_1_n_3 ;
  wire \i_V_reg_1463_reg[31]_i_1_n_2 ;
  wire \i_V_reg_1463_reg[31]_i_1_n_3 ;
  wire \i_V_reg_1463_reg[4]_i_1_n_0 ;
  wire \i_V_reg_1463_reg[4]_i_1_n_1 ;
  wire \i_V_reg_1463_reg[4]_i_1_n_2 ;
  wire \i_V_reg_1463_reg[4]_i_1_n_3 ;
  wire \i_V_reg_1463_reg[4]_i_1_n_7 ;
  wire \i_V_reg_1463_reg[8]_i_1_n_0 ;
  wire \i_V_reg_1463_reg[8]_i_1_n_1 ;
  wire \i_V_reg_1463_reg[8]_i_1_n_2 ;
  wire \i_V_reg_1463_reg[8]_i_1_n_3 ;
  wire icmp_fu_432_p2;
  wire icmp_reg_14730;
  wire \icmp_reg_1473[0]_i_2_n_0 ;
  wire \icmp_reg_1473[0]_i_3_n_0 ;
  wire \icmp_reg_1473[0]_i_4_n_0 ;
  wire \icmp_reg_1473[0]_i_5_n_0 ;
  wire \icmp_reg_1473[0]_i_6_n_0 ;
  wire \icmp_reg_1473[0]_i_7_n_0 ;
  wire \icmp_reg_1473[0]_i_8_n_0 ;
  wire \icmp_reg_1473[0]_i_9_n_0 ;
  wire \icmp_reg_1473_reg_n_0_[0] ;
  wire internal_empty_n_reg;
  wire internal_full_n_i_5_n_0;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire isneg_fu_1220_p3;
  wire k_buf_0_val_3_addr_reg_15580;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_3_ce1;
  wire k_buf_0_val_4_U_n_10;
  wire k_buf_0_val_4_U_n_11;
  wire k_buf_0_val_4_U_n_9;
  wire k_buf_0_val_5_U_n_25;
  wire [10:0]k_buf_0_val_5_addr_reg_1577;
  wire mOutPtr110_out;
  wire or_cond_i_fu_850_p2;
  wire or_cond_i_i_reg_1537;
  wire \or_cond_i_i_reg_1537[0]_i_1_n_0 ;
  wire \or_cond_i_i_reg_1537[0]_i_4_n_0 ;
  wire \or_cond_i_i_reg_1537[0]_i_5_n_0 ;
  wire \or_cond_i_i_reg_1537[0]_i_6_n_0 ;
  wire or_cond_i_i_reg_1537_pp0_iter1_reg;
  wire \or_cond_i_i_reg_1537_reg[0]_i_3_n_2 ;
  wire \or_cond_i_i_reg_1537_reg[0]_i_3_n_3 ;
  wire \or_cond_i_i_reg_1537_reg[0]_i_3_n_6 ;
  wire \or_cond_i_i_reg_1537_reg[0]_i_3_n_7 ;
  wire or_cond_i_reg_1554;
  wire \or_cond_i_reg_1554[0]_i_2_n_0 ;
  wire \or_cond_i_reg_1554[0]_i_3_n_0 ;
  wire \or_cond_i_reg_1554[0]_i_4_n_0 ;
  wire \or_cond_i_reg_1554[0]_i_5_n_0 ;
  wire \or_cond_i_reg_1554[0]_i_6_n_0 ;
  wire \or_cond_i_reg_1554[0]_i_7_n_0 ;
  wire \or_cond_i_reg_1554[0]_i_8_n_0 ;
  wire \or_cond_i_reg_1554[0]_i_9_n_0 ;
  wire or_cond_i_reg_1554_pp0_iter1_reg;
  wire or_cond_i_reg_1554_pp0_iter2_reg;
  wire or_cond_i_reg_1554_pp0_iter3_reg;
  wire or_cond_i_reg_1554_pp0_iter4_reg;
  wire order_c_empty_n;
  wire p_0_in;
  wire p_0_in11_out;
  wire [9:2]p_0_in__0;
  wire p_Val2_10_0_1_reg_16010;
  wire p_Val2_10_0_1_reg_1601_reg_n_106;
  wire p_Val2_10_0_1_reg_1601_reg_n_107;
  wire p_Val2_10_0_1_reg_1601_reg_n_108;
  wire p_Val2_10_0_1_reg_1601_reg_n_109;
  wire p_Val2_10_0_1_reg_1601_reg_n_110;
  wire p_Val2_10_0_1_reg_1601_reg_n_111;
  wire p_Val2_10_0_1_reg_1601_reg_n_112;
  wire p_Val2_10_0_1_reg_1601_reg_n_113;
  wire p_Val2_10_0_1_reg_1601_reg_n_114;
  wire p_Val2_10_0_1_reg_1601_reg_n_115;
  wire p_Val2_10_0_1_reg_1601_reg_n_116;
  wire p_Val2_10_0_1_reg_1601_reg_n_117;
  wire p_Val2_10_0_1_reg_1601_reg_n_118;
  wire p_Val2_10_0_1_reg_1601_reg_n_119;
  wire p_Val2_10_0_1_reg_1601_reg_n_120;
  wire p_Val2_10_0_1_reg_1601_reg_n_121;
  wire p_Val2_10_0_1_reg_1601_reg_n_122;
  wire p_Val2_10_0_1_reg_1601_reg_n_123;
  wire p_Val2_10_0_1_reg_1601_reg_n_124;
  wire p_Val2_10_0_1_reg_1601_reg_n_125;
  wire p_Val2_10_0_1_reg_1601_reg_n_126;
  wire p_Val2_10_0_1_reg_1601_reg_n_127;
  wire p_Val2_10_0_1_reg_1601_reg_n_128;
  wire p_Val2_10_0_1_reg_1601_reg_n_129;
  wire p_Val2_10_0_1_reg_1601_reg_n_130;
  wire p_Val2_10_0_1_reg_1601_reg_n_131;
  wire p_Val2_10_0_1_reg_1601_reg_n_132;
  wire p_Val2_10_0_1_reg_1601_reg_n_133;
  wire p_Val2_10_0_1_reg_1601_reg_n_134;
  wire p_Val2_10_0_1_reg_1601_reg_n_135;
  wire p_Val2_10_0_1_reg_1601_reg_n_136;
  wire p_Val2_10_0_1_reg_1601_reg_n_137;
  wire p_Val2_10_0_1_reg_1601_reg_n_138;
  wire p_Val2_10_0_1_reg_1601_reg_n_139;
  wire p_Val2_10_0_1_reg_1601_reg_n_140;
  wire p_Val2_10_0_1_reg_1601_reg_n_141;
  wire p_Val2_10_0_1_reg_1601_reg_n_142;
  wire p_Val2_10_0_1_reg_1601_reg_n_143;
  wire p_Val2_10_0_1_reg_1601_reg_n_144;
  wire p_Val2_10_0_1_reg_1601_reg_n_145;
  wire p_Val2_10_0_1_reg_1601_reg_n_146;
  wire p_Val2_10_0_1_reg_1601_reg_n_147;
  wire p_Val2_10_0_1_reg_1601_reg_n_148;
  wire p_Val2_10_0_1_reg_1601_reg_n_149;
  wire p_Val2_10_0_1_reg_1601_reg_n_150;
  wire p_Val2_10_0_1_reg_1601_reg_n_151;
  wire p_Val2_10_0_1_reg_1601_reg_n_152;
  wire p_Val2_10_0_1_reg_1601_reg_n_153;
  wire [11:1]p_Val2_10_1_1_fu_1103_p2;
  wire p_Val2_10_1_1_fu_1103_p2_carry__0_n_0;
  wire p_Val2_10_1_1_fu_1103_p2_carry__0_n_1;
  wire p_Val2_10_1_1_fu_1103_p2_carry__0_n_2;
  wire p_Val2_10_1_1_fu_1103_p2_carry__0_n_3;
  wire p_Val2_10_1_1_fu_1103_p2_carry__1_n_2;
  wire p_Val2_10_1_1_fu_1103_p2_carry__1_n_3;
  wire p_Val2_10_1_1_fu_1103_p2_carry_n_0;
  wire p_Val2_10_1_1_fu_1103_p2_carry_n_1;
  wire p_Val2_10_1_1_fu_1103_p2_carry_n_2;
  wire p_Val2_10_1_1_fu_1103_p2_carry_n_3;
  wire [11:1]p_Val2_10_1_1_reg_1606;
  wire p_Val2_10_1_1_reg_16060;
  wire [7:0]p_Val2_1_fu_1232_p2;
  wire p_Val2_1_fu_1232_p2__0_carry__0_i_1_n_0;
  wire p_Val2_1_fu_1232_p2__0_carry__0_i_2_n_0;
  wire p_Val2_1_fu_1232_p2__0_carry__0_i_3_n_0;
  wire p_Val2_1_fu_1232_p2__0_carry__0_i_4_n_0;
  wire p_Val2_1_fu_1232_p2__0_carry__0_i_5_n_0;
  wire p_Val2_1_fu_1232_p2__0_carry__0_i_6_n_0;
  wire p_Val2_1_fu_1232_p2__0_carry__0_i_7_n_0;
  wire p_Val2_1_fu_1232_p2__0_carry__0_n_1;
  wire p_Val2_1_fu_1232_p2__0_carry__0_n_2;
  wire p_Val2_1_fu_1232_p2__0_carry__0_n_3;
  wire p_Val2_1_fu_1232_p2__0_carry_i_1_n_0;
  wire p_Val2_1_fu_1232_p2__0_carry_i_2_n_0;
  wire p_Val2_1_fu_1232_p2__0_carry_i_3_n_0;
  wire p_Val2_1_fu_1232_p2__0_carry_i_4_n_0;
  wire p_Val2_1_fu_1232_p2__0_carry_i_5_n_0;
  wire p_Val2_1_fu_1232_p2__0_carry_i_6_n_0;
  wire p_Val2_1_fu_1232_p2__0_carry_i_7_n_0;
  wire p_Val2_1_fu_1232_p2__0_carry_n_0;
  wire p_Val2_1_fu_1232_p2__0_carry_n_1;
  wire p_Val2_1_fu_1232_p2__0_carry_n_2;
  wire p_Val2_1_fu_1232_p2__0_carry_n_3;
  wire p_Val2_2_fu_1214_p2__1_carry__0_i_1_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry__0_i_2_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry__0_i_3_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry__0_i_4_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry__0_i_5_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry__0_i_6_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry__0_i_7_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry__0_i_8_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry__0_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry__0_n_1;
  wire p_Val2_2_fu_1214_p2__1_carry__0_n_2;
  wire p_Val2_2_fu_1214_p2__1_carry__0_n_3;
  wire p_Val2_2_fu_1214_p2__1_carry__1_i_1_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry__1_i_2_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry__1_i_3_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry__1_i_4_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry__1_i_5_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry__1_i_6_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry__1_i_7_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry__1_n_1;
  wire p_Val2_2_fu_1214_p2__1_carry__1_n_2;
  wire p_Val2_2_fu_1214_p2__1_carry__1_n_3;
  wire p_Val2_2_fu_1214_p2__1_carry__1_n_5;
  wire p_Val2_2_fu_1214_p2__1_carry__1_n_6;
  wire p_Val2_2_fu_1214_p2__1_carry__1_n_7;
  wire p_Val2_2_fu_1214_p2__1_carry_i_1_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry_i_2_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry_i_3_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry_i_4_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry_i_5_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry_i_6_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry_i_7_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry_n_0;
  wire p_Val2_2_fu_1214_p2__1_carry_n_1;
  wire p_Val2_2_fu_1214_p2__1_carry_n_2;
  wire p_Val2_2_fu_1214_p2__1_carry_n_3;
  wire p_Val2_s_reg_16360;
  wire \p_Val2_s_reg_1636[0]_i_1_n_0 ;
  wire \p_Val2_s_reg_1636[1]_i_1_n_0 ;
  wire \p_Val2_s_reg_1636[2]_i_1_n_0 ;
  wire \p_Val2_s_reg_1636[3]_i_1_n_0 ;
  wire \p_Val2_s_reg_1636[4]_i_1_n_0 ;
  wire \p_Val2_s_reg_1636[5]_i_1_n_0 ;
  wire \p_Val2_s_reg_1636[6]_i_1_n_0 ;
  wire \p_Val2_s_reg_1636[7]_i_1_n_0 ;
  wire \p_Val2_s_reg_1636[7]_i_3_n_0 ;
  wire [7:0]\p_Val2_s_reg_1636_reg[7]_0 ;
  wire [31:0]p_assign_1_fu_787_p2;
  wire [10:0]p_assign_2_fu_806_p2;
  wire p_assign_2_fu_806_p2_carry__0_i_1_n_0;
  wire p_assign_2_fu_806_p2_carry__0_i_2_n_0;
  wire p_assign_2_fu_806_p2_carry__0_i_3_n_0;
  wire p_assign_2_fu_806_p2_carry__0_i_4_n_0;
  wire p_assign_2_fu_806_p2_carry__0_n_0;
  wire p_assign_2_fu_806_p2_carry__0_n_1;
  wire p_assign_2_fu_806_p2_carry__0_n_2;
  wire p_assign_2_fu_806_p2_carry__0_n_3;
  wire p_assign_2_fu_806_p2_carry__1_i_1_n_0;
  wire p_assign_2_fu_806_p2_carry__1_i_2_n_0;
  wire p_assign_2_fu_806_p2_carry__1_i_3_n_0;
  wire p_assign_2_fu_806_p2_carry__1_n_2;
  wire p_assign_2_fu_806_p2_carry__1_n_3;
  wire p_assign_2_fu_806_p2_carry_i_1_n_0;
  wire p_assign_2_fu_806_p2_carry_i_2_n_0;
  wire p_assign_2_fu_806_p2_carry_i_3_n_0;
  wire p_assign_2_fu_806_p2_carry_n_0;
  wire p_assign_2_fu_806_p2_carry_n_1;
  wire p_assign_2_fu_806_p2_carry_n_2;
  wire p_assign_2_fu_806_p2_carry_n_3;
  wire [31:31]p_assign_6_1_fu_518_p2;
  wire [31:31]p_assign_6_2_fu_581_p2;
  wire [31:1]p_assign_7_1_fu_557_p2;
  wire [31:1]p_assign_7_2_fu_620_p2;
  wire [31:0]p_assign_7_fu_494_p2;
  wire [0:0]p_neg393_i_fu_346_p2;
  wire [1:0]p_neg393_i_reg_1406;
  wire \p_neg393_i_reg_1406[1]_i_1_n_0 ;
  wire r_V_7_1_2_fu_1112_p2_carry__0_i_1_n_0;
  wire r_V_7_1_2_fu_1112_p2_carry__0_i_2_n_0;
  wire r_V_7_1_2_fu_1112_p2_carry__0_i_3_n_0;
  wire r_V_7_1_2_fu_1112_p2_carry__0_i_4_n_0;
  wire r_V_7_1_2_fu_1112_p2_carry__0_n_0;
  wire r_V_7_1_2_fu_1112_p2_carry__0_n_1;
  wire r_V_7_1_2_fu_1112_p2_carry__0_n_2;
  wire r_V_7_1_2_fu_1112_p2_carry__0_n_3;
  wire r_V_7_1_2_fu_1112_p2_carry_i_1_n_0;
  wire r_V_7_1_2_fu_1112_p2_carry_i_2_n_0;
  wire r_V_7_1_2_fu_1112_p2_carry_i_3_n_0;
  wire r_V_7_1_2_fu_1112_p2_carry_i_4_n_0;
  wire r_V_7_1_2_fu_1112_p2_carry_i_5_n_0;
  wire r_V_7_1_2_fu_1112_p2_carry_i_6_n_0;
  wire r_V_7_1_2_fu_1112_p2_carry_i_7_n_0;
  wire r_V_7_1_2_fu_1112_p2_carry_n_0;
  wire r_V_7_1_2_fu_1112_p2_carry_n_1;
  wire r_V_7_1_2_fu_1112_p2_carry_n_2;
  wire r_V_7_1_2_fu_1112_p2_carry_n_3;
  wire [9:1]r_V_7_1_2_reg_1611;
  wire r_V_7_1_fu_1087_p2__0_carry__0_i_1_n_0;
  wire r_V_7_1_fu_1087_p2__0_carry__0_i_2_n_0;
  wire r_V_7_1_fu_1087_p2__0_carry__0_i_3_n_0;
  wire r_V_7_1_fu_1087_p2__0_carry__0_i_4_n_0;
  wire r_V_7_1_fu_1087_p2__0_carry__0_i_5_n_0;
  wire r_V_7_1_fu_1087_p2__0_carry__0_i_6_n_0;
  wire r_V_7_1_fu_1087_p2__0_carry__0_i_7_n_0;
  wire r_V_7_1_fu_1087_p2__0_carry__0_i_8_n_0;
  wire r_V_7_1_fu_1087_p2__0_carry__0_n_0;
  wire r_V_7_1_fu_1087_p2__0_carry__0_n_1;
  wire r_V_7_1_fu_1087_p2__0_carry__0_n_2;
  wire r_V_7_1_fu_1087_p2__0_carry__0_n_3;
  wire r_V_7_1_fu_1087_p2__0_carry__0_n_4;
  wire r_V_7_1_fu_1087_p2__0_carry__0_n_5;
  wire r_V_7_1_fu_1087_p2__0_carry__0_n_6;
  wire r_V_7_1_fu_1087_p2__0_carry__0_n_7;
  wire r_V_7_1_fu_1087_p2__0_carry__1_i_1_n_0;
  wire r_V_7_1_fu_1087_p2__0_carry__1_i_2_n_0;
  wire r_V_7_1_fu_1087_p2__0_carry__1_n_2;
  wire r_V_7_1_fu_1087_p2__0_carry__1_n_7;
  wire r_V_7_1_fu_1087_p2__0_carry_i_1_n_0;
  wire r_V_7_1_fu_1087_p2__0_carry_i_2_n_0;
  wire r_V_7_1_fu_1087_p2__0_carry_i_3_n_0;
  wire r_V_7_1_fu_1087_p2__0_carry_i_4_n_0;
  wire r_V_7_1_fu_1087_p2__0_carry_i_5_n_0;
  wire r_V_7_1_fu_1087_p2__0_carry_i_6_n_0;
  wire r_V_7_1_fu_1087_p2__0_carry_i_7_n_0;
  wire r_V_7_1_fu_1087_p2__0_carry_n_0;
  wire r_V_7_1_fu_1087_p2__0_carry_n_1;
  wire r_V_7_1_fu_1087_p2__0_carry_n_2;
  wire r_V_7_1_fu_1087_p2__0_carry_n_3;
  wire r_V_7_1_fu_1087_p2__0_carry_n_4;
  wire r_V_7_1_fu_1087_p2__0_carry_n_5;
  wire r_V_7_1_fu_1087_p2__0_carry_n_6;
  wire r_V_7_1_fu_1087_p2__0_carry_n_7;
  wire r_V_7_2_1_fu_1144_p2_carry__0_i_1_n_0;
  wire r_V_7_2_1_fu_1144_p2_carry__0_i_2_n_0;
  wire r_V_7_2_1_fu_1144_p2_carry__0_i_3_n_0;
  wire r_V_7_2_1_fu_1144_p2_carry__0_i_4_n_0;
  wire r_V_7_2_1_fu_1144_p2_carry__0_n_0;
  wire r_V_7_2_1_fu_1144_p2_carry__0_n_1;
  wire r_V_7_2_1_fu_1144_p2_carry__0_n_2;
  wire r_V_7_2_1_fu_1144_p2_carry__0_n_3;
  wire r_V_7_2_1_fu_1144_p2_carry_i_1_n_0;
  wire r_V_7_2_1_fu_1144_p2_carry_i_2_n_0;
  wire r_V_7_2_1_fu_1144_p2_carry_i_3_n_0;
  wire r_V_7_2_1_fu_1144_p2_carry_i_4_n_0;
  wire r_V_7_2_1_fu_1144_p2_carry_i_5_n_0;
  wire r_V_7_2_1_fu_1144_p2_carry_i_6_n_0;
  wire r_V_7_2_1_fu_1144_p2_carry_n_0;
  wire r_V_7_2_1_fu_1144_p2_carry_n_1;
  wire r_V_7_2_1_fu_1144_p2_carry_n_2;
  wire r_V_7_2_1_fu_1144_p2_carry_n_3;
  wire r_V_7_2_fu_1131_p2__0_carry__0_i_1_n_0;
  wire r_V_7_2_fu_1131_p2__0_carry__0_i_2_n_0;
  wire r_V_7_2_fu_1131_p2__0_carry__0_i_3_n_0;
  wire r_V_7_2_fu_1131_p2__0_carry__0_i_4_n_0;
  wire r_V_7_2_fu_1131_p2__0_carry__0_i_5_n_0;
  wire r_V_7_2_fu_1131_p2__0_carry__0_i_6_n_0;
  wire r_V_7_2_fu_1131_p2__0_carry__0_i_7_n_0;
  wire r_V_7_2_fu_1131_p2__0_carry__0_i_8_n_0;
  wire r_V_7_2_fu_1131_p2__0_carry__0_n_0;
  wire r_V_7_2_fu_1131_p2__0_carry__0_n_1;
  wire r_V_7_2_fu_1131_p2__0_carry__0_n_2;
  wire r_V_7_2_fu_1131_p2__0_carry__0_n_3;
  wire r_V_7_2_fu_1131_p2__0_carry_i_1_n_0;
  wire r_V_7_2_fu_1131_p2__0_carry_i_2_n_0;
  wire r_V_7_2_fu_1131_p2__0_carry_i_3_n_0;
  wire r_V_7_2_fu_1131_p2__0_carry_i_4_n_0;
  wire r_V_7_2_fu_1131_p2__0_carry_i_5_n_0;
  wire r_V_7_2_fu_1131_p2__0_carry_i_6_n_0;
  wire r_V_7_2_fu_1131_p2__0_carry_i_7_n_0;
  wire r_V_7_2_fu_1131_p2__0_carry_n_0;
  wire r_V_7_2_fu_1131_p2__0_carry_n_1;
  wire r_V_7_2_fu_1131_p2__0_carry_n_2;
  wire r_V_7_2_fu_1131_p2__0_carry_n_3;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]right_border_buf_0_1_fu_166;
  wire right_border_buf_0_1_fu_1660;
  wire [7:0]right_border_buf_0_2_fu_170;
  wire [7:0]right_border_buf_0_3_fu_174;
  wire [7:0]right_border_buf_0_4_fu_178;
  wire [7:0]right_border_buf_0_5_fu_182;
  wire [7:0]right_border_buf_0_s_fu_162;
  wire [1:0]row_assign_10_1_fu_705_p21_out;
  wire [1:0]row_assign_10_2_fu_713_p20_out;
  wire [1:0]row_assign_s_fu_697_p22_out;
  wire sobelFilter_mac_mjbC_U46_n_0;
  wire sobelFilter_mac_mjbC_U46_n_1;
  wire sobelFilter_mac_mjbC_U46_n_10;
  wire sobelFilter_mac_mjbC_U46_n_11;
  wire sobelFilter_mac_mjbC_U46_n_12;
  wire sobelFilter_mac_mjbC_U46_n_13;
  wire sobelFilter_mac_mjbC_U46_n_14;
  wire sobelFilter_mac_mjbC_U46_n_15;
  wire sobelFilter_mac_mjbC_U46_n_16;
  wire sobelFilter_mac_mjbC_U46_n_17;
  wire sobelFilter_mac_mjbC_U46_n_18;
  wire sobelFilter_mac_mjbC_U46_n_19;
  wire sobelFilter_mac_mjbC_U46_n_20;
  wire sobelFilter_mac_mjbC_U46_n_21;
  wire sobelFilter_mac_mjbC_U46_n_22;
  wire sobelFilter_mac_mjbC_U46_n_23;
  wire sobelFilter_mac_mjbC_U46_n_24;
  wire sobelFilter_mac_mjbC_U46_n_25;
  wire sobelFilter_mac_mjbC_U46_n_26;
  wire sobelFilter_mac_mjbC_U46_n_4;
  wire sobelFilter_mac_mjbC_U46_n_5;
  wire sobelFilter_mac_mjbC_U46_n_7;
  wire sobelFilter_mac_mjbC_U46_n_8;
  wire sobelFilter_mac_mjbC_U46_n_9;
  wire sobel_img_data_strea_full_n;
  wire src_kernel_win_0_va_1_fu_1420;
  wire [7:0]src_kernel_win_0_va_4_fu_154;
  wire [7:0]src_kernel_win_0_va_6_reg_1583;
  wire [7:0]src_kernel_win_0_va_7_reg_1590;
  wire [7:0]src_kernel_win_0_va_8_fu_1024_p3;
  wire [7:0]src_kernel_win_0_va_fu_138;
  wire t_V_2_reg_323;
  wire t_V_2_reg_3230;
  wire \t_V_2_reg_323[0]_i_4_n_0 ;
  wire [31:1]t_V_2_reg_323_reg;
  wire \t_V_2_reg_323_reg[0]_i_3_n_0 ;
  wire \t_V_2_reg_323_reg[0]_i_3_n_1 ;
  wire \t_V_2_reg_323_reg[0]_i_3_n_2 ;
  wire \t_V_2_reg_323_reg[0]_i_3_n_3 ;
  wire \t_V_2_reg_323_reg[0]_i_3_n_4 ;
  wire \t_V_2_reg_323_reg[0]_i_3_n_5 ;
  wire \t_V_2_reg_323_reg[0]_i_3_n_6 ;
  wire \t_V_2_reg_323_reg[0]_i_3_n_7 ;
  wire \t_V_2_reg_323_reg[12]_i_1_n_0 ;
  wire \t_V_2_reg_323_reg[12]_i_1_n_1 ;
  wire \t_V_2_reg_323_reg[12]_i_1_n_2 ;
  wire \t_V_2_reg_323_reg[12]_i_1_n_3 ;
  wire \t_V_2_reg_323_reg[12]_i_1_n_4 ;
  wire \t_V_2_reg_323_reg[12]_i_1_n_5 ;
  wire \t_V_2_reg_323_reg[12]_i_1_n_6 ;
  wire \t_V_2_reg_323_reg[12]_i_1_n_7 ;
  wire \t_V_2_reg_323_reg[16]_i_1_n_0 ;
  wire \t_V_2_reg_323_reg[16]_i_1_n_1 ;
  wire \t_V_2_reg_323_reg[16]_i_1_n_2 ;
  wire \t_V_2_reg_323_reg[16]_i_1_n_3 ;
  wire \t_V_2_reg_323_reg[16]_i_1_n_4 ;
  wire \t_V_2_reg_323_reg[16]_i_1_n_5 ;
  wire \t_V_2_reg_323_reg[16]_i_1_n_6 ;
  wire \t_V_2_reg_323_reg[16]_i_1_n_7 ;
  wire \t_V_2_reg_323_reg[20]_i_1_n_0 ;
  wire \t_V_2_reg_323_reg[20]_i_1_n_1 ;
  wire \t_V_2_reg_323_reg[20]_i_1_n_2 ;
  wire \t_V_2_reg_323_reg[20]_i_1_n_3 ;
  wire \t_V_2_reg_323_reg[20]_i_1_n_4 ;
  wire \t_V_2_reg_323_reg[20]_i_1_n_5 ;
  wire \t_V_2_reg_323_reg[20]_i_1_n_6 ;
  wire \t_V_2_reg_323_reg[20]_i_1_n_7 ;
  wire \t_V_2_reg_323_reg[24]_i_1_n_0 ;
  wire \t_V_2_reg_323_reg[24]_i_1_n_1 ;
  wire \t_V_2_reg_323_reg[24]_i_1_n_2 ;
  wire \t_V_2_reg_323_reg[24]_i_1_n_3 ;
  wire \t_V_2_reg_323_reg[24]_i_1_n_4 ;
  wire \t_V_2_reg_323_reg[24]_i_1_n_5 ;
  wire \t_V_2_reg_323_reg[24]_i_1_n_6 ;
  wire \t_V_2_reg_323_reg[24]_i_1_n_7 ;
  wire \t_V_2_reg_323_reg[28]_i_1_n_1 ;
  wire \t_V_2_reg_323_reg[28]_i_1_n_2 ;
  wire \t_V_2_reg_323_reg[28]_i_1_n_3 ;
  wire \t_V_2_reg_323_reg[28]_i_1_n_4 ;
  wire \t_V_2_reg_323_reg[28]_i_1_n_5 ;
  wire \t_V_2_reg_323_reg[28]_i_1_n_6 ;
  wire \t_V_2_reg_323_reg[28]_i_1_n_7 ;
  wire \t_V_2_reg_323_reg[4]_i_1_n_0 ;
  wire \t_V_2_reg_323_reg[4]_i_1_n_1 ;
  wire \t_V_2_reg_323_reg[4]_i_1_n_2 ;
  wire \t_V_2_reg_323_reg[4]_i_1_n_3 ;
  wire \t_V_2_reg_323_reg[4]_i_1_n_4 ;
  wire \t_V_2_reg_323_reg[4]_i_1_n_5 ;
  wire \t_V_2_reg_323_reg[4]_i_1_n_6 ;
  wire \t_V_2_reg_323_reg[4]_i_1_n_7 ;
  wire \t_V_2_reg_323_reg[8]_i_1_n_0 ;
  wire \t_V_2_reg_323_reg[8]_i_1_n_1 ;
  wire \t_V_2_reg_323_reg[8]_i_1_n_2 ;
  wire \t_V_2_reg_323_reg[8]_i_1_n_3 ;
  wire \t_V_2_reg_323_reg[8]_i_1_n_4 ;
  wire \t_V_2_reg_323_reg[8]_i_1_n_5 ;
  wire \t_V_2_reg_323_reg[8]_i_1_n_6 ;
  wire \t_V_2_reg_323_reg[8]_i_1_n_7 ;
  wire [0:0]t_V_2_reg_323_reg__0;
  wire t_V_reg_312;
  wire \t_V_reg_312_reg_n_0_[0] ;
  wire \t_V_reg_312_reg_n_0_[10] ;
  wire \t_V_reg_312_reg_n_0_[11] ;
  wire \t_V_reg_312_reg_n_0_[12] ;
  wire \t_V_reg_312_reg_n_0_[13] ;
  wire \t_V_reg_312_reg_n_0_[14] ;
  wire \t_V_reg_312_reg_n_0_[15] ;
  wire \t_V_reg_312_reg_n_0_[16] ;
  wire \t_V_reg_312_reg_n_0_[17] ;
  wire \t_V_reg_312_reg_n_0_[18] ;
  wire \t_V_reg_312_reg_n_0_[19] ;
  wire \t_V_reg_312_reg_n_0_[1] ;
  wire \t_V_reg_312_reg_n_0_[20] ;
  wire \t_V_reg_312_reg_n_0_[21] ;
  wire \t_V_reg_312_reg_n_0_[22] ;
  wire \t_V_reg_312_reg_n_0_[23] ;
  wire \t_V_reg_312_reg_n_0_[24] ;
  wire \t_V_reg_312_reg_n_0_[25] ;
  wire \t_V_reg_312_reg_n_0_[26] ;
  wire \t_V_reg_312_reg_n_0_[27] ;
  wire \t_V_reg_312_reg_n_0_[28] ;
  wire \t_V_reg_312_reg_n_0_[29] ;
  wire \t_V_reg_312_reg_n_0_[2] ;
  wire \t_V_reg_312_reg_n_0_[30] ;
  wire \t_V_reg_312_reg_n_0_[31] ;
  wire \t_V_reg_312_reg_n_0_[3] ;
  wire \t_V_reg_312_reg_n_0_[4] ;
  wire \t_V_reg_312_reg_n_0_[5] ;
  wire \t_V_reg_312_reg_n_0_[6] ;
  wire \t_V_reg_312_reg_n_0_[7] ;
  wire \t_V_reg_312_reg_n_0_[8] ;
  wire \t_V_reg_312_reg_n_0_[9] ;
  wire [10:1]tmp22_fu_1166_p2;
  wire [10:0]tmp22_reg_1621;
  wire \tmp22_reg_1621[0]_i_2_n_0 ;
  wire \tmp22_reg_1621[0]_i_3_n_0 ;
  wire \tmp22_reg_1621[0]_i_4_n_0 ;
  wire \tmp22_reg_1621[0]_i_5_n_0 ;
  wire \tmp22_reg_1621[10]_i_3_n_0 ;
  wire \tmp22_reg_1621[10]_i_6_n_0 ;
  wire \tmp22_reg_1621[10]_i_7_n_0 ;
  wire \tmp22_reg_1621[10]_i_8_n_0 ;
  wire \tmp22_reg_1621[10]_i_9_n_0 ;
  wire \tmp22_reg_1621[4]_i_2_n_0 ;
  wire \tmp22_reg_1621[4]_i_3_n_0 ;
  wire \tmp22_reg_1621[4]_i_4_n_0 ;
  wire \tmp22_reg_1621[4]_i_5_n_0 ;
  wire \tmp22_reg_1621[8]_i_2_n_0 ;
  wire \tmp22_reg_1621[8]_i_3_n_0 ;
  wire \tmp22_reg_1621[8]_i_4_n_0 ;
  wire \tmp22_reg_1621[8]_i_5_n_0 ;
  wire \tmp22_reg_1621_reg[0]_i_1_n_0 ;
  wire \tmp22_reg_1621_reg[0]_i_1_n_1 ;
  wire \tmp22_reg_1621_reg[0]_i_1_n_2 ;
  wire \tmp22_reg_1621_reg[0]_i_1_n_3 ;
  wire \tmp22_reg_1621_reg[0]_i_1_n_4 ;
  wire \tmp22_reg_1621_reg[0]_i_1_n_5 ;
  wire \tmp22_reg_1621_reg[0]_i_1_n_6 ;
  wire \tmp22_reg_1621_reg[0]_i_1_n_7 ;
  wire \tmp22_reg_1621_reg[10]_i_1_n_3 ;
  wire \tmp22_reg_1621_reg[10]_i_2_n_3 ;
  wire \tmp22_reg_1621_reg[10]_i_2_n_6 ;
  wire \tmp22_reg_1621_reg[10]_i_2_n_7 ;
  wire \tmp22_reg_1621_reg[10]_i_4_n_0 ;
  wire \tmp22_reg_1621_reg[10]_i_4_n_1 ;
  wire \tmp22_reg_1621_reg[10]_i_4_n_2 ;
  wire \tmp22_reg_1621_reg[10]_i_4_n_3 ;
  wire \tmp22_reg_1621_reg[10]_i_4_n_4 ;
  wire \tmp22_reg_1621_reg[10]_i_4_n_5 ;
  wire \tmp22_reg_1621_reg[10]_i_4_n_6 ;
  wire \tmp22_reg_1621_reg[10]_i_4_n_7 ;
  wire \tmp22_reg_1621_reg[4]_i_1_n_0 ;
  wire \tmp22_reg_1621_reg[4]_i_1_n_1 ;
  wire \tmp22_reg_1621_reg[4]_i_1_n_2 ;
  wire \tmp22_reg_1621_reg[4]_i_1_n_3 ;
  wire \tmp22_reg_1621_reg[8]_i_1_n_0 ;
  wire \tmp22_reg_1621_reg[8]_i_1_n_1 ;
  wire \tmp22_reg_1621_reg[8]_i_1_n_2 ;
  wire \tmp22_reg_1621_reg[8]_i_1_n_3 ;
  wire [7:1]tmp24_fu_1172_p2;
  wire tmp24_fu_1172_p2__0_carry__0_n_2;
  wire tmp24_fu_1172_p2__0_carry__0_n_3;
  wire tmp24_fu_1172_p2__0_carry_n_0;
  wire tmp24_fu_1172_p2__0_carry_n_1;
  wire tmp24_fu_1172_p2__0_carry_n_2;
  wire tmp24_fu_1172_p2__0_carry_n_3;
  wire [7:0]tmp24_reg_1626;
  wire [7:1]tmp26_fu_1178_p2;
  wire tmp26_fu_1178_p2_carry__0_i_1_n_0;
  wire tmp26_fu_1178_p2_carry__0_i_2_n_0;
  wire tmp26_fu_1178_p2_carry__0_i_3_n_0;
  wire tmp26_fu_1178_p2_carry__0_n_2;
  wire tmp26_fu_1178_p2_carry__0_n_3;
  wire tmp26_fu_1178_p2_carry_i_1_n_0;
  wire tmp26_fu_1178_p2_carry_i_2_n_0;
  wire tmp26_fu_1178_p2_carry_i_3_n_0;
  wire tmp26_fu_1178_p2_carry_i_4_n_0;
  wire tmp26_fu_1178_p2_carry_n_0;
  wire tmp26_fu_1178_p2_carry_n_1;
  wire tmp26_fu_1178_p2_carry_n_2;
  wire tmp26_fu_1178_p2_carry_n_3;
  wire [7:0]tmp26_reg_1631;
  wire tmp_11_fu_801_p2;
  wire tmp_11_fu_801_p2_carry__0_i_10_n_0;
  wire tmp_11_fu_801_p2_carry__0_i_10_n_1;
  wire tmp_11_fu_801_p2_carry__0_i_10_n_2;
  wire tmp_11_fu_801_p2_carry__0_i_10_n_3;
  wire tmp_11_fu_801_p2_carry__0_i_11_n_0;
  wire tmp_11_fu_801_p2_carry__0_i_12_n_0;
  wire tmp_11_fu_801_p2_carry__0_i_13_n_0;
  wire tmp_11_fu_801_p2_carry__0_i_14_n_0;
  wire tmp_11_fu_801_p2_carry__0_i_15_n_0;
  wire tmp_11_fu_801_p2_carry__0_i_16_n_0;
  wire tmp_11_fu_801_p2_carry__0_i_17_n_0;
  wire tmp_11_fu_801_p2_carry__0_i_18_n_0;
  wire tmp_11_fu_801_p2_carry__0_i_19_n_0;
  wire tmp_11_fu_801_p2_carry__0_i_1_n_0;
  wire tmp_11_fu_801_p2_carry__0_i_20_n_0;
  wire tmp_11_fu_801_p2_carry__0_i_2_n_0;
  wire tmp_11_fu_801_p2_carry__0_i_3_n_0;
  wire tmp_11_fu_801_p2_carry__0_i_4_n_0;
  wire tmp_11_fu_801_p2_carry__0_i_5_n_0;
  wire tmp_11_fu_801_p2_carry__0_i_6_n_0;
  wire tmp_11_fu_801_p2_carry__0_i_7_n_0;
  wire tmp_11_fu_801_p2_carry__0_i_8_n_0;
  wire tmp_11_fu_801_p2_carry__0_i_9_n_0;
  wire tmp_11_fu_801_p2_carry__0_n_0;
  wire tmp_11_fu_801_p2_carry__0_n_1;
  wire tmp_11_fu_801_p2_carry__0_n_2;
  wire tmp_11_fu_801_p2_carry__0_n_3;
  wire tmp_11_fu_801_p2_carry__1_i_10_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_10_n_1;
  wire tmp_11_fu_801_p2_carry__1_i_10_n_2;
  wire tmp_11_fu_801_p2_carry__1_i_10_n_3;
  wire tmp_11_fu_801_p2_carry__1_i_11_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_12_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_13_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_13_n_1;
  wire tmp_11_fu_801_p2_carry__1_i_13_n_2;
  wire tmp_11_fu_801_p2_carry__1_i_13_n_3;
  wire tmp_11_fu_801_p2_carry__1_i_14_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_15_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_16_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_17_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_18_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_19_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_1_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_20_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_21_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_22_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_23_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_24_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_25_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_26_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_2_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_3_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_4_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_5_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_6_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_7_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_8_n_0;
  wire tmp_11_fu_801_p2_carry__1_i_9_n_0;
  wire tmp_11_fu_801_p2_carry__1_n_0;
  wire tmp_11_fu_801_p2_carry__1_n_1;
  wire tmp_11_fu_801_p2_carry__1_n_2;
  wire tmp_11_fu_801_p2_carry__1_n_3;
  wire tmp_11_fu_801_p2_carry__2_i_10_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_11_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_12_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_12_n_1;
  wire tmp_11_fu_801_p2_carry__2_i_12_n_2;
  wire tmp_11_fu_801_p2_carry__2_i_12_n_3;
  wire tmp_11_fu_801_p2_carry__2_i_13_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_14_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_15_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_16_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_17_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_18_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_19_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_1_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_20_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_21_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_22_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_23_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_24_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_2_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_3_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_4_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_5_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_6_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_7_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_8_n_0;
  wire tmp_11_fu_801_p2_carry__2_i_9_n_1;
  wire tmp_11_fu_801_p2_carry__2_i_9_n_2;
  wire tmp_11_fu_801_p2_carry__2_i_9_n_3;
  wire tmp_11_fu_801_p2_carry__2_n_1;
  wire tmp_11_fu_801_p2_carry__2_n_2;
  wire tmp_11_fu_801_p2_carry__2_n_3;
  wire tmp_11_fu_801_p2_carry_i_10_n_0;
  wire tmp_11_fu_801_p2_carry_i_11_n_0;
  wire tmp_11_fu_801_p2_carry_i_12_n_0;
  wire tmp_11_fu_801_p2_carry_i_13_n_0;
  wire tmp_11_fu_801_p2_carry_i_1_n_0;
  wire tmp_11_fu_801_p2_carry_i_2_n_0;
  wire tmp_11_fu_801_p2_carry_i_3_n_0;
  wire tmp_11_fu_801_p2_carry_i_4_n_0;
  wire tmp_11_fu_801_p2_carry_i_5_n_0;
  wire tmp_11_fu_801_p2_carry_i_6_n_0;
  wire tmp_11_fu_801_p2_carry_i_7_n_0;
  wire tmp_11_fu_801_p2_carry_i_8_n_0;
  wire tmp_11_fu_801_p2_carry_i_9_n_0;
  wire tmp_11_fu_801_p2_carry_n_0;
  wire tmp_11_fu_801_p2_carry_n_1;
  wire tmp_11_fu_801_p2_carry_n_2;
  wire tmp_11_fu_801_p2_carry_n_3;
  wire \tmp_129_1_reg_1482[0]_i_1_n_0 ;
  wire \tmp_129_1_reg_1482[0]_i_2_n_0 ;
  wire \tmp_129_1_reg_1482_reg_n_0_[0] ;
  wire \tmp_12_reg_1478[0]_i_1_n_0 ;
  wire \tmp_12_reg_1478_reg_n_0_[0] ;
  wire tmp_13_fu_450_p2;
  wire tmp_13_fu_450_p2_carry__0_i_1_n_0;
  wire tmp_13_fu_450_p2_carry__0_i_2_n_0;
  wire tmp_13_fu_450_p2_carry__0_i_3_n_0;
  wire tmp_13_fu_450_p2_carry__0_i_4_n_0;
  wire tmp_13_fu_450_p2_carry__0_i_5_n_0;
  wire tmp_13_fu_450_p2_carry__0_i_6_n_0;
  wire tmp_13_fu_450_p2_carry__0_i_7_n_0;
  wire tmp_13_fu_450_p2_carry__0_i_8_n_0;
  wire tmp_13_fu_450_p2_carry__0_n_0;
  wire tmp_13_fu_450_p2_carry__0_n_1;
  wire tmp_13_fu_450_p2_carry__0_n_2;
  wire tmp_13_fu_450_p2_carry__0_n_3;
  wire tmp_13_fu_450_p2_carry__1_i_1_n_0;
  wire tmp_13_fu_450_p2_carry__1_i_2_n_0;
  wire tmp_13_fu_450_p2_carry__1_i_3_n_0;
  wire tmp_13_fu_450_p2_carry__1_i_4_n_0;
  wire tmp_13_fu_450_p2_carry__1_i_5_n_0;
  wire tmp_13_fu_450_p2_carry__1_i_6_n_0;
  wire tmp_13_fu_450_p2_carry__1_i_7_n_0;
  wire tmp_13_fu_450_p2_carry__1_i_8_n_0;
  wire tmp_13_fu_450_p2_carry__1_n_0;
  wire tmp_13_fu_450_p2_carry__1_n_1;
  wire tmp_13_fu_450_p2_carry__1_n_2;
  wire tmp_13_fu_450_p2_carry__1_n_3;
  wire tmp_13_fu_450_p2_carry__2_i_1_n_0;
  wire tmp_13_fu_450_p2_carry__2_i_2_n_0;
  wire tmp_13_fu_450_p2_carry__2_i_3_n_0;
  wire tmp_13_fu_450_p2_carry__2_i_4_n_0;
  wire tmp_13_fu_450_p2_carry__2_i_5_n_0;
  wire tmp_13_fu_450_p2_carry__2_i_6_n_0;
  wire tmp_13_fu_450_p2_carry__2_i_7_n_0;
  wire tmp_13_fu_450_p2_carry__2_i_8_n_0;
  wire tmp_13_fu_450_p2_carry__2_n_1;
  wire tmp_13_fu_450_p2_carry__2_n_2;
  wire tmp_13_fu_450_p2_carry__2_n_3;
  wire tmp_13_fu_450_p2_carry_i_1_n_0;
  wire tmp_13_fu_450_p2_carry_i_2_n_0;
  wire tmp_13_fu_450_p2_carry_i_3_n_0;
  wire tmp_13_fu_450_p2_carry_i_4_n_0;
  wire tmp_13_fu_450_p2_carry_i_5_n_0;
  wire tmp_13_fu_450_p2_carry_i_6_n_0;
  wire tmp_13_fu_450_p2_carry_i_7_n_0;
  wire tmp_13_fu_450_p2_carry_i_8_n_0;
  wire tmp_13_fu_450_p2_carry_n_0;
  wire tmp_13_fu_450_p2_carry_n_1;
  wire tmp_13_fu_450_p2_carry_n_2;
  wire tmp_13_fu_450_p2_carry_n_3;
  wire tmp_13_reg_1486;
  wire tmp_155_1_fu_538_p2;
  wire tmp_155_1_fu_538_p2_carry__0_i_1_n_0;
  wire tmp_155_1_fu_538_p2_carry__0_i_2_n_0;
  wire tmp_155_1_fu_538_p2_carry__0_i_3_n_0;
  wire tmp_155_1_fu_538_p2_carry__0_i_4_n_0;
  wire tmp_155_1_fu_538_p2_carry__0_i_5_n_0;
  wire tmp_155_1_fu_538_p2_carry__0_i_6_n_0;
  wire tmp_155_1_fu_538_p2_carry__0_i_7_n_0;
  wire tmp_155_1_fu_538_p2_carry__0_i_8_n_0;
  wire tmp_155_1_fu_538_p2_carry__0_n_0;
  wire tmp_155_1_fu_538_p2_carry__0_n_1;
  wire tmp_155_1_fu_538_p2_carry__0_n_2;
  wire tmp_155_1_fu_538_p2_carry__0_n_3;
  wire tmp_155_1_fu_538_p2_carry__1_i_1_n_0;
  wire tmp_155_1_fu_538_p2_carry__1_i_2_n_0;
  wire tmp_155_1_fu_538_p2_carry__1_i_3_n_0;
  wire tmp_155_1_fu_538_p2_carry__1_i_4_n_0;
  wire tmp_155_1_fu_538_p2_carry__1_i_5_n_0;
  wire tmp_155_1_fu_538_p2_carry__1_i_6_n_0;
  wire tmp_155_1_fu_538_p2_carry__1_i_7_n_0;
  wire tmp_155_1_fu_538_p2_carry__1_i_8_n_0;
  wire tmp_155_1_fu_538_p2_carry__1_n_0;
  wire tmp_155_1_fu_538_p2_carry__1_n_1;
  wire tmp_155_1_fu_538_p2_carry__1_n_2;
  wire tmp_155_1_fu_538_p2_carry__1_n_3;
  wire tmp_155_1_fu_538_p2_carry__2_i_1_n_0;
  wire tmp_155_1_fu_538_p2_carry__2_i_2_n_0;
  wire tmp_155_1_fu_538_p2_carry__2_i_3_n_0;
  wire tmp_155_1_fu_538_p2_carry__2_i_4_n_0;
  wire tmp_155_1_fu_538_p2_carry__2_i_5_n_0;
  wire tmp_155_1_fu_538_p2_carry__2_i_6_n_0;
  wire tmp_155_1_fu_538_p2_carry__2_i_7_n_0;
  wire tmp_155_1_fu_538_p2_carry__2_i_8_n_0;
  wire tmp_155_1_fu_538_p2_carry__2_n_1;
  wire tmp_155_1_fu_538_p2_carry__2_n_2;
  wire tmp_155_1_fu_538_p2_carry__2_n_3;
  wire tmp_155_1_fu_538_p2_carry_i_1_n_0;
  wire tmp_155_1_fu_538_p2_carry_i_2_n_0;
  wire tmp_155_1_fu_538_p2_carry_i_3_n_0;
  wire tmp_155_1_fu_538_p2_carry_i_4_n_0;
  wire tmp_155_1_fu_538_p2_carry_i_5_n_0;
  wire tmp_155_1_fu_538_p2_carry_i_6_n_0;
  wire tmp_155_1_fu_538_p2_carry_i_7_n_0;
  wire tmp_155_1_fu_538_p2_carry_i_8_n_0;
  wire tmp_155_1_fu_538_p2_carry_n_0;
  wire tmp_155_1_fu_538_p2_carry_n_1;
  wire tmp_155_1_fu_538_p2_carry_n_2;
  wire tmp_155_1_fu_538_p2_carry_n_3;
  wire tmp_155_2_fu_601_p2;
  wire tmp_155_2_fu_601_p2_carry__0_i_1_n_0;
  wire tmp_155_2_fu_601_p2_carry__0_i_2_n_0;
  wire tmp_155_2_fu_601_p2_carry__0_i_3_n_0;
  wire tmp_155_2_fu_601_p2_carry__0_i_4_n_0;
  wire tmp_155_2_fu_601_p2_carry__0_i_5_n_0;
  wire tmp_155_2_fu_601_p2_carry__0_i_6_n_0;
  wire tmp_155_2_fu_601_p2_carry__0_i_7_n_0;
  wire tmp_155_2_fu_601_p2_carry__0_i_8_n_0;
  wire tmp_155_2_fu_601_p2_carry__0_n_0;
  wire tmp_155_2_fu_601_p2_carry__0_n_1;
  wire tmp_155_2_fu_601_p2_carry__0_n_2;
  wire tmp_155_2_fu_601_p2_carry__0_n_3;
  wire tmp_155_2_fu_601_p2_carry__1_i_1_n_0;
  wire tmp_155_2_fu_601_p2_carry__1_i_2_n_0;
  wire tmp_155_2_fu_601_p2_carry__1_i_3_n_0;
  wire tmp_155_2_fu_601_p2_carry__1_i_4_n_0;
  wire tmp_155_2_fu_601_p2_carry__1_i_5_n_0;
  wire tmp_155_2_fu_601_p2_carry__1_i_6_n_0;
  wire tmp_155_2_fu_601_p2_carry__1_i_7_n_0;
  wire tmp_155_2_fu_601_p2_carry__1_i_8_n_0;
  wire tmp_155_2_fu_601_p2_carry__1_n_0;
  wire tmp_155_2_fu_601_p2_carry__1_n_1;
  wire tmp_155_2_fu_601_p2_carry__1_n_2;
  wire tmp_155_2_fu_601_p2_carry__1_n_3;
  wire tmp_155_2_fu_601_p2_carry__2_i_1_n_0;
  wire tmp_155_2_fu_601_p2_carry__2_i_2_n_0;
  wire tmp_155_2_fu_601_p2_carry__2_i_3_n_0;
  wire tmp_155_2_fu_601_p2_carry__2_i_4_n_0;
  wire tmp_155_2_fu_601_p2_carry__2_i_5_n_0;
  wire tmp_155_2_fu_601_p2_carry__2_i_6_n_0;
  wire tmp_155_2_fu_601_p2_carry__2_i_7_n_0;
  wire tmp_155_2_fu_601_p2_carry__2_i_8_n_0;
  wire tmp_155_2_fu_601_p2_carry__2_n_1;
  wire tmp_155_2_fu_601_p2_carry__2_n_2;
  wire tmp_155_2_fu_601_p2_carry__2_n_3;
  wire tmp_155_2_fu_601_p2_carry_i_1_n_0;
  wire tmp_155_2_fu_601_p2_carry_i_2_n_0;
  wire tmp_155_2_fu_601_p2_carry_i_3_n_0;
  wire tmp_155_2_fu_601_p2_carry_i_4_n_0;
  wire tmp_155_2_fu_601_p2_carry_i_5_n_0;
  wire tmp_155_2_fu_601_p2_carry_i_6_n_0;
  wire tmp_155_2_fu_601_p2_carry_i_7_n_0;
  wire tmp_155_2_fu_601_p2_carry_i_8_n_0;
  wire tmp_155_2_fu_601_p2_carry_n_0;
  wire tmp_155_2_fu_601_p2_carry_n_1;
  wire tmp_155_2_fu_601_p2_carry_n_2;
  wire tmp_155_2_fu_601_p2_carry_n_3;
  wire tmp_165_1_fu_571_p2_carry__0_i_10_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_10_n_1;
  wire tmp_165_1_fu_571_p2_carry__0_i_10_n_2;
  wire tmp_165_1_fu_571_p2_carry__0_i_10_n_3;
  wire tmp_165_1_fu_571_p2_carry__0_i_10_n_4;
  wire tmp_165_1_fu_571_p2_carry__0_i_10_n_5;
  wire tmp_165_1_fu_571_p2_carry__0_i_10_n_6;
  wire tmp_165_1_fu_571_p2_carry__0_i_10_n_7;
  wire tmp_165_1_fu_571_p2_carry__0_i_11_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_11_n_1;
  wire tmp_165_1_fu_571_p2_carry__0_i_11_n_2;
  wire tmp_165_1_fu_571_p2_carry__0_i_11_n_3;
  wire tmp_165_1_fu_571_p2_carry__0_i_12_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_13_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_13_n_1;
  wire tmp_165_1_fu_571_p2_carry__0_i_13_n_2;
  wire tmp_165_1_fu_571_p2_carry__0_i_13_n_3;
  wire tmp_165_1_fu_571_p2_carry__0_i_14_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_15_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_15_n_1;
  wire tmp_165_1_fu_571_p2_carry__0_i_15_n_2;
  wire tmp_165_1_fu_571_p2_carry__0_i_15_n_3;
  wire tmp_165_1_fu_571_p2_carry__0_i_15_n_4;
  wire tmp_165_1_fu_571_p2_carry__0_i_15_n_5;
  wire tmp_165_1_fu_571_p2_carry__0_i_15_n_6;
  wire tmp_165_1_fu_571_p2_carry__0_i_15_n_7;
  wire tmp_165_1_fu_571_p2_carry__0_i_16_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_17_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_18_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_19_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_1_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_20_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_21_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_22_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_23_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_24_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_25_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_26_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_27_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_28_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_29_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_2_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_30_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_31_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_32_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_33_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_34_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_35_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_36_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_3_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_4_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_5_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_6_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_7_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_8_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_i_9_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_n_0;
  wire tmp_165_1_fu_571_p2_carry__0_n_1;
  wire tmp_165_1_fu_571_p2_carry__0_n_2;
  wire tmp_165_1_fu_571_p2_carry__0_n_3;
  wire tmp_165_1_fu_571_p2_carry__1_i_10_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_10_n_1;
  wire tmp_165_1_fu_571_p2_carry__1_i_10_n_2;
  wire tmp_165_1_fu_571_p2_carry__1_i_10_n_3;
  wire tmp_165_1_fu_571_p2_carry__1_i_10_n_4;
  wire tmp_165_1_fu_571_p2_carry__1_i_10_n_5;
  wire tmp_165_1_fu_571_p2_carry__1_i_10_n_6;
  wire tmp_165_1_fu_571_p2_carry__1_i_10_n_7;
  wire tmp_165_1_fu_571_p2_carry__1_i_11_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_11_n_1;
  wire tmp_165_1_fu_571_p2_carry__1_i_11_n_2;
  wire tmp_165_1_fu_571_p2_carry__1_i_11_n_3;
  wire tmp_165_1_fu_571_p2_carry__1_i_12_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_13_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_13_n_1;
  wire tmp_165_1_fu_571_p2_carry__1_i_13_n_2;
  wire tmp_165_1_fu_571_p2_carry__1_i_13_n_3;
  wire tmp_165_1_fu_571_p2_carry__1_i_14_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_15_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_15_n_1;
  wire tmp_165_1_fu_571_p2_carry__1_i_15_n_2;
  wire tmp_165_1_fu_571_p2_carry__1_i_15_n_3;
  wire tmp_165_1_fu_571_p2_carry__1_i_15_n_4;
  wire tmp_165_1_fu_571_p2_carry__1_i_15_n_5;
  wire tmp_165_1_fu_571_p2_carry__1_i_15_n_6;
  wire tmp_165_1_fu_571_p2_carry__1_i_15_n_7;
  wire tmp_165_1_fu_571_p2_carry__1_i_16_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_17_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_18_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_19_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_1_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_20_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_21_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_22_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_23_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_24_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_25_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_26_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_27_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_28_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_29_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_2_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_30_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_31_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_32_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_33_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_34_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_35_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_36_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_3_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_4_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_5_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_6_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_7_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_8_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_i_9_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_n_0;
  wire tmp_165_1_fu_571_p2_carry__1_n_1;
  wire tmp_165_1_fu_571_p2_carry__1_n_2;
  wire tmp_165_1_fu_571_p2_carry__1_n_3;
  wire tmp_165_1_fu_571_p2_carry__2_i_10_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_11_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_11_n_1;
  wire tmp_165_1_fu_571_p2_carry__2_i_11_n_2;
  wire tmp_165_1_fu_571_p2_carry__2_i_11_n_3;
  wire tmp_165_1_fu_571_p2_carry__2_i_12_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_13_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_13_n_1;
  wire tmp_165_1_fu_571_p2_carry__2_i_13_n_2;
  wire tmp_165_1_fu_571_p2_carry__2_i_13_n_3;
  wire tmp_165_1_fu_571_p2_carry__2_i_13_n_4;
  wire tmp_165_1_fu_571_p2_carry__2_i_13_n_5;
  wire tmp_165_1_fu_571_p2_carry__2_i_13_n_6;
  wire tmp_165_1_fu_571_p2_carry__2_i_13_n_7;
  wire tmp_165_1_fu_571_p2_carry__2_i_14_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_15_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_16_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_17_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_18_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_19_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_1_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_20_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_21_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_22_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_23_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_24_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_25_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_26_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_27_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_28_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_2_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_3_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_4_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_5_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_6_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_7_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_8_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_i_9_n_2;
  wire tmp_165_1_fu_571_p2_carry__2_i_9_n_3;
  wire tmp_165_1_fu_571_p2_carry__2_n_0;
  wire tmp_165_1_fu_571_p2_carry__2_n_1;
  wire tmp_165_1_fu_571_p2_carry__2_n_2;
  wire tmp_165_1_fu_571_p2_carry__2_n_3;
  wire tmp_165_1_fu_571_p2_carry_i_10_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_10_n_1;
  wire tmp_165_1_fu_571_p2_carry_i_10_n_2;
  wire tmp_165_1_fu_571_p2_carry_i_10_n_3;
  wire tmp_165_1_fu_571_p2_carry_i_10_n_4;
  wire tmp_165_1_fu_571_p2_carry_i_10_n_5;
  wire tmp_165_1_fu_571_p2_carry_i_10_n_6;
  wire tmp_165_1_fu_571_p2_carry_i_10_n_7;
  wire tmp_165_1_fu_571_p2_carry_i_11_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_11_n_1;
  wire tmp_165_1_fu_571_p2_carry_i_11_n_2;
  wire tmp_165_1_fu_571_p2_carry_i_11_n_3;
  wire tmp_165_1_fu_571_p2_carry_i_12_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_13_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_14_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_15_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_16_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_17_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_18_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_19_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_1_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_20_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_21_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_22_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_23_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_24_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_25_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_2_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_3_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_4_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_5_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_6_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_7_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_8_n_0;
  wire tmp_165_1_fu_571_p2_carry_i_9_n_0;
  wire tmp_165_1_fu_571_p2_carry_n_0;
  wire tmp_165_1_fu_571_p2_carry_n_1;
  wire tmp_165_1_fu_571_p2_carry_n_2;
  wire tmp_165_1_fu_571_p2_carry_n_3;
  wire tmp_165_2_fu_634_p2_carry__0_i_10_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_10_n_1;
  wire tmp_165_2_fu_634_p2_carry__0_i_10_n_2;
  wire tmp_165_2_fu_634_p2_carry__0_i_10_n_3;
  wire tmp_165_2_fu_634_p2_carry__0_i_10_n_4;
  wire tmp_165_2_fu_634_p2_carry__0_i_10_n_5;
  wire tmp_165_2_fu_634_p2_carry__0_i_10_n_6;
  wire tmp_165_2_fu_634_p2_carry__0_i_10_n_7;
  wire tmp_165_2_fu_634_p2_carry__0_i_11_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_11_n_1;
  wire tmp_165_2_fu_634_p2_carry__0_i_11_n_2;
  wire tmp_165_2_fu_634_p2_carry__0_i_11_n_3;
  wire tmp_165_2_fu_634_p2_carry__0_i_12_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_13_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_13_n_1;
  wire tmp_165_2_fu_634_p2_carry__0_i_13_n_2;
  wire tmp_165_2_fu_634_p2_carry__0_i_13_n_3;
  wire tmp_165_2_fu_634_p2_carry__0_i_13_n_4;
  wire tmp_165_2_fu_634_p2_carry__0_i_13_n_5;
  wire tmp_165_2_fu_634_p2_carry__0_i_13_n_6;
  wire tmp_165_2_fu_634_p2_carry__0_i_13_n_7;
  wire tmp_165_2_fu_634_p2_carry__0_i_14_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_14_n_1;
  wire tmp_165_2_fu_634_p2_carry__0_i_14_n_2;
  wire tmp_165_2_fu_634_p2_carry__0_i_14_n_3;
  wire tmp_165_2_fu_634_p2_carry__0_i_15_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_16_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_17_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_18_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_19_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_1_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_20_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_21_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_22_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_23_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_24_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_25_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_26_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_27_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_28_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_29_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_2_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_30_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_31_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_32_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_33_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_34_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_35_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_36_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_3_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_4_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_5_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_6_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_7_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_8_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_i_9_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_n_0;
  wire tmp_165_2_fu_634_p2_carry__0_n_1;
  wire tmp_165_2_fu_634_p2_carry__0_n_2;
  wire tmp_165_2_fu_634_p2_carry__0_n_3;
  wire tmp_165_2_fu_634_p2_carry__1_i_10_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_10_n_1;
  wire tmp_165_2_fu_634_p2_carry__1_i_10_n_2;
  wire tmp_165_2_fu_634_p2_carry__1_i_10_n_3;
  wire tmp_165_2_fu_634_p2_carry__1_i_10_n_4;
  wire tmp_165_2_fu_634_p2_carry__1_i_10_n_5;
  wire tmp_165_2_fu_634_p2_carry__1_i_10_n_6;
  wire tmp_165_2_fu_634_p2_carry__1_i_10_n_7;
  wire tmp_165_2_fu_634_p2_carry__1_i_11_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_11_n_1;
  wire tmp_165_2_fu_634_p2_carry__1_i_11_n_2;
  wire tmp_165_2_fu_634_p2_carry__1_i_11_n_3;
  wire tmp_165_2_fu_634_p2_carry__1_i_12_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_13_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_13_n_1;
  wire tmp_165_2_fu_634_p2_carry__1_i_13_n_2;
  wire tmp_165_2_fu_634_p2_carry__1_i_13_n_3;
  wire tmp_165_2_fu_634_p2_carry__1_i_13_n_4;
  wire tmp_165_2_fu_634_p2_carry__1_i_13_n_5;
  wire tmp_165_2_fu_634_p2_carry__1_i_13_n_6;
  wire tmp_165_2_fu_634_p2_carry__1_i_13_n_7;
  wire tmp_165_2_fu_634_p2_carry__1_i_14_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_14_n_1;
  wire tmp_165_2_fu_634_p2_carry__1_i_14_n_2;
  wire tmp_165_2_fu_634_p2_carry__1_i_14_n_3;
  wire tmp_165_2_fu_634_p2_carry__1_i_15_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_16_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_17_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_18_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_19_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_1_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_20_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_21_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_22_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_23_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_24_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_25_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_26_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_27_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_28_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_29_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_2_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_30_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_31_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_32_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_33_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_34_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_35_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_36_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_3_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_4_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_5_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_6_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_7_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_8_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_i_9_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_n_0;
  wire tmp_165_2_fu_634_p2_carry__1_n_1;
  wire tmp_165_2_fu_634_p2_carry__1_n_2;
  wire tmp_165_2_fu_634_p2_carry__1_n_3;
  wire tmp_165_2_fu_634_p2_carry__2_i_10_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_11_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_11_n_1;
  wire tmp_165_2_fu_634_p2_carry__2_i_11_n_2;
  wire tmp_165_2_fu_634_p2_carry__2_i_11_n_3;
  wire tmp_165_2_fu_634_p2_carry__2_i_11_n_4;
  wire tmp_165_2_fu_634_p2_carry__2_i_11_n_5;
  wire tmp_165_2_fu_634_p2_carry__2_i_11_n_6;
  wire tmp_165_2_fu_634_p2_carry__2_i_11_n_7;
  wire tmp_165_2_fu_634_p2_carry__2_i_12_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_12_n_1;
  wire tmp_165_2_fu_634_p2_carry__2_i_12_n_2;
  wire tmp_165_2_fu_634_p2_carry__2_i_12_n_3;
  wire tmp_165_2_fu_634_p2_carry__2_i_13_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_14_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_15_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_16_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_17_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_18_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_19_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_1_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_20_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_21_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_22_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_23_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_24_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_25_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_26_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_27_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_28_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_2_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_3_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_4_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_5_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_6_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_7_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_8_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_i_9_n_2;
  wire tmp_165_2_fu_634_p2_carry__2_i_9_n_3;
  wire tmp_165_2_fu_634_p2_carry__2_n_0;
  wire tmp_165_2_fu_634_p2_carry__2_n_1;
  wire tmp_165_2_fu_634_p2_carry__2_n_2;
  wire tmp_165_2_fu_634_p2_carry__2_n_3;
  wire tmp_165_2_fu_634_p2_carry_i_10_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_10_n_1;
  wire tmp_165_2_fu_634_p2_carry_i_10_n_2;
  wire tmp_165_2_fu_634_p2_carry_i_10_n_3;
  wire tmp_165_2_fu_634_p2_carry_i_10_n_4;
  wire tmp_165_2_fu_634_p2_carry_i_10_n_5;
  wire tmp_165_2_fu_634_p2_carry_i_10_n_6;
  wire tmp_165_2_fu_634_p2_carry_i_10_n_7;
  wire tmp_165_2_fu_634_p2_carry_i_11_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_11_n_1;
  wire tmp_165_2_fu_634_p2_carry_i_11_n_2;
  wire tmp_165_2_fu_634_p2_carry_i_11_n_3;
  wire tmp_165_2_fu_634_p2_carry_i_12_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_13_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_13_n_1;
  wire tmp_165_2_fu_634_p2_carry_i_13_n_2;
  wire tmp_165_2_fu_634_p2_carry_i_13_n_3;
  wire tmp_165_2_fu_634_p2_carry_i_13_n_4;
  wire tmp_165_2_fu_634_p2_carry_i_13_n_5;
  wire tmp_165_2_fu_634_p2_carry_i_13_n_6;
  wire tmp_165_2_fu_634_p2_carry_i_14_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_14_n_1;
  wire tmp_165_2_fu_634_p2_carry_i_14_n_2;
  wire tmp_165_2_fu_634_p2_carry_i_14_n_3;
  wire tmp_165_2_fu_634_p2_carry_i_15_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_16_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_17_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_18_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_19_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_1_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_20_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_21_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_22_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_23_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_24_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_25_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_26_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_27_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_28_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_29_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_2_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_30_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_31_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_32_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_33_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_3_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_4_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_5_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_6_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_7_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_8_n_0;
  wire tmp_165_2_fu_634_p2_carry_i_9_n_0;
  wire tmp_165_2_fu_634_p2_carry_n_0;
  wire tmp_165_2_fu_634_p2_carry_n_1;
  wire tmp_165_2_fu_634_p2_carry_n_2;
  wire tmp_165_2_fu_634_p2_carry_n_3;
  wire tmp_16_fu_475_p2;
  wire tmp_16_fu_475_p2_carry__0_i_1_n_0;
  wire tmp_16_fu_475_p2_carry__0_i_2_n_0;
  wire tmp_16_fu_475_p2_carry__0_i_3_n_0;
  wire tmp_16_fu_475_p2_carry__0_i_4_n_0;
  wire tmp_16_fu_475_p2_carry__0_i_5_n_0;
  wire tmp_16_fu_475_p2_carry__0_i_6_n_0;
  wire tmp_16_fu_475_p2_carry__0_i_7_n_0;
  wire tmp_16_fu_475_p2_carry__0_i_8_n_0;
  wire tmp_16_fu_475_p2_carry__0_n_0;
  wire tmp_16_fu_475_p2_carry__0_n_1;
  wire tmp_16_fu_475_p2_carry__0_n_2;
  wire tmp_16_fu_475_p2_carry__0_n_3;
  wire tmp_16_fu_475_p2_carry__1_i_1_n_0;
  wire tmp_16_fu_475_p2_carry__1_i_2_n_0;
  wire tmp_16_fu_475_p2_carry__1_i_3_n_0;
  wire tmp_16_fu_475_p2_carry__1_i_4_n_0;
  wire tmp_16_fu_475_p2_carry__1_i_5_n_0;
  wire tmp_16_fu_475_p2_carry__1_i_6_n_0;
  wire tmp_16_fu_475_p2_carry__1_i_7_n_0;
  wire tmp_16_fu_475_p2_carry__1_i_8_n_0;
  wire tmp_16_fu_475_p2_carry__1_n_0;
  wire tmp_16_fu_475_p2_carry__1_n_1;
  wire tmp_16_fu_475_p2_carry__1_n_2;
  wire tmp_16_fu_475_p2_carry__1_n_3;
  wire tmp_16_fu_475_p2_carry__2_i_1_n_0;
  wire tmp_16_fu_475_p2_carry__2_i_2_n_0;
  wire tmp_16_fu_475_p2_carry__2_i_3_n_0;
  wire tmp_16_fu_475_p2_carry__2_i_4_n_0;
  wire tmp_16_fu_475_p2_carry__2_i_5_n_0;
  wire tmp_16_fu_475_p2_carry__2_i_6_n_0;
  wire tmp_16_fu_475_p2_carry__2_i_7_n_0;
  wire tmp_16_fu_475_p2_carry__2_i_8_n_0;
  wire tmp_16_fu_475_p2_carry__2_n_1;
  wire tmp_16_fu_475_p2_carry__2_n_2;
  wire tmp_16_fu_475_p2_carry__2_n_3;
  wire tmp_16_fu_475_p2_carry_i_1_n_0;
  wire tmp_16_fu_475_p2_carry_i_2_n_0;
  wire tmp_16_fu_475_p2_carry_i_3_n_0;
  wire tmp_16_fu_475_p2_carry_i_4_n_0;
  wire tmp_16_fu_475_p2_carry_i_5_n_0;
  wire tmp_16_fu_475_p2_carry_i_6_n_0;
  wire tmp_16_fu_475_p2_carry_i_7_n_0;
  wire tmp_16_fu_475_p2_carry_i_8_n_0;
  wire tmp_16_fu_475_p2_carry_n_0;
  wire tmp_16_fu_475_p2_carry_n_1;
  wire tmp_16_fu_475_p2_carry_n_2;
  wire tmp_16_fu_475_p2_carry_n_3;
  wire tmp_18_fu_508_p2_carry__0_i_10_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_10_n_1;
  wire tmp_18_fu_508_p2_carry__0_i_10_n_2;
  wire tmp_18_fu_508_p2_carry__0_i_10_n_3;
  wire tmp_18_fu_508_p2_carry__0_i_10_n_4;
  wire tmp_18_fu_508_p2_carry__0_i_10_n_5;
  wire tmp_18_fu_508_p2_carry__0_i_10_n_6;
  wire tmp_18_fu_508_p2_carry__0_i_10_n_7;
  wire tmp_18_fu_508_p2_carry__0_i_11_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_11_n_1;
  wire tmp_18_fu_508_p2_carry__0_i_11_n_2;
  wire tmp_18_fu_508_p2_carry__0_i_11_n_3;
  wire tmp_18_fu_508_p2_carry__0_i_12_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_13_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_13_n_1;
  wire tmp_18_fu_508_p2_carry__0_i_13_n_2;
  wire tmp_18_fu_508_p2_carry__0_i_13_n_3;
  wire tmp_18_fu_508_p2_carry__0_i_13_n_4;
  wire tmp_18_fu_508_p2_carry__0_i_13_n_5;
  wire tmp_18_fu_508_p2_carry__0_i_13_n_6;
  wire tmp_18_fu_508_p2_carry__0_i_13_n_7;
  wire tmp_18_fu_508_p2_carry__0_i_14_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_15_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_15_n_1;
  wire tmp_18_fu_508_p2_carry__0_i_15_n_2;
  wire tmp_18_fu_508_p2_carry__0_i_15_n_3;
  wire tmp_18_fu_508_p2_carry__0_i_16_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_17_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_18_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_19_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_1_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_20_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_21_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_22_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_23_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_24_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_25_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_26_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_27_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_28_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_29_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_2_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_30_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_31_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_32_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_33_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_34_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_35_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_36_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_3_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_4_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_5_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_6_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_7_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_8_n_0;
  wire tmp_18_fu_508_p2_carry__0_i_9_n_0;
  wire tmp_18_fu_508_p2_carry__0_n_0;
  wire tmp_18_fu_508_p2_carry__0_n_1;
  wire tmp_18_fu_508_p2_carry__0_n_2;
  wire tmp_18_fu_508_p2_carry__0_n_3;
  wire tmp_18_fu_508_p2_carry__1_i_10_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_10_n_1;
  wire tmp_18_fu_508_p2_carry__1_i_10_n_2;
  wire tmp_18_fu_508_p2_carry__1_i_10_n_3;
  wire tmp_18_fu_508_p2_carry__1_i_10_n_4;
  wire tmp_18_fu_508_p2_carry__1_i_10_n_5;
  wire tmp_18_fu_508_p2_carry__1_i_10_n_6;
  wire tmp_18_fu_508_p2_carry__1_i_10_n_7;
  wire tmp_18_fu_508_p2_carry__1_i_11_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_11_n_1;
  wire tmp_18_fu_508_p2_carry__1_i_11_n_2;
  wire tmp_18_fu_508_p2_carry__1_i_11_n_3;
  wire tmp_18_fu_508_p2_carry__1_i_12_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_13_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_13_n_1;
  wire tmp_18_fu_508_p2_carry__1_i_13_n_2;
  wire tmp_18_fu_508_p2_carry__1_i_13_n_3;
  wire tmp_18_fu_508_p2_carry__1_i_13_n_4;
  wire tmp_18_fu_508_p2_carry__1_i_13_n_5;
  wire tmp_18_fu_508_p2_carry__1_i_13_n_6;
  wire tmp_18_fu_508_p2_carry__1_i_13_n_7;
  wire tmp_18_fu_508_p2_carry__1_i_14_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_15_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_15_n_1;
  wire tmp_18_fu_508_p2_carry__1_i_15_n_2;
  wire tmp_18_fu_508_p2_carry__1_i_15_n_3;
  wire tmp_18_fu_508_p2_carry__1_i_16_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_17_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_18_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_19_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_1_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_20_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_21_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_22_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_23_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_24_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_25_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_26_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_27_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_28_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_29_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_2_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_30_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_31_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_32_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_33_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_34_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_35_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_36_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_3_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_4_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_5_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_6_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_7_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_8_n_0;
  wire tmp_18_fu_508_p2_carry__1_i_9_n_0;
  wire tmp_18_fu_508_p2_carry__1_n_0;
  wire tmp_18_fu_508_p2_carry__1_n_1;
  wire tmp_18_fu_508_p2_carry__1_n_2;
  wire tmp_18_fu_508_p2_carry__1_n_3;
  wire tmp_18_fu_508_p2_carry__2_i_10_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_11_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_11_n_1;
  wire tmp_18_fu_508_p2_carry__2_i_11_n_2;
  wire tmp_18_fu_508_p2_carry__2_i_11_n_3;
  wire tmp_18_fu_508_p2_carry__2_i_11_n_4;
  wire tmp_18_fu_508_p2_carry__2_i_11_n_5;
  wire tmp_18_fu_508_p2_carry__2_i_11_n_6;
  wire tmp_18_fu_508_p2_carry__2_i_11_n_7;
  wire tmp_18_fu_508_p2_carry__2_i_12_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_13_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_13_n_1;
  wire tmp_18_fu_508_p2_carry__2_i_13_n_2;
  wire tmp_18_fu_508_p2_carry__2_i_13_n_3;
  wire tmp_18_fu_508_p2_carry__2_i_14_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_15_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_16_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_17_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_18_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_19_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_1_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_20_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_21_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_22_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_23_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_24_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_25_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_26_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_27_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_28_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_29_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_2_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_3_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_4_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_5_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_6_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_7_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_8_n_0;
  wire tmp_18_fu_508_p2_carry__2_i_9_n_1;
  wire tmp_18_fu_508_p2_carry__2_i_9_n_2;
  wire tmp_18_fu_508_p2_carry__2_i_9_n_3;
  wire tmp_18_fu_508_p2_carry__2_n_0;
  wire tmp_18_fu_508_p2_carry__2_n_1;
  wire tmp_18_fu_508_p2_carry__2_n_2;
  wire tmp_18_fu_508_p2_carry__2_n_3;
  wire tmp_18_fu_508_p2_carry_i_10_n_0;
  wire tmp_18_fu_508_p2_carry_i_10_n_1;
  wire tmp_18_fu_508_p2_carry_i_10_n_2;
  wire tmp_18_fu_508_p2_carry_i_10_n_3;
  wire tmp_18_fu_508_p2_carry_i_10_n_4;
  wire tmp_18_fu_508_p2_carry_i_10_n_5;
  wire tmp_18_fu_508_p2_carry_i_10_n_6;
  wire tmp_18_fu_508_p2_carry_i_10_n_7;
  wire tmp_18_fu_508_p2_carry_i_11_n_0;
  wire tmp_18_fu_508_p2_carry_i_11_n_1;
  wire tmp_18_fu_508_p2_carry_i_11_n_2;
  wire tmp_18_fu_508_p2_carry_i_11_n_3;
  wire tmp_18_fu_508_p2_carry_i_12_n_0;
  wire tmp_18_fu_508_p2_carry_i_13_n_0;
  wire tmp_18_fu_508_p2_carry_i_14_n_0;
  wire tmp_18_fu_508_p2_carry_i_15_n_0;
  wire tmp_18_fu_508_p2_carry_i_16_n_0;
  wire tmp_18_fu_508_p2_carry_i_17_n_0;
  wire tmp_18_fu_508_p2_carry_i_18_n_0;
  wire tmp_18_fu_508_p2_carry_i_19_n_0;
  wire tmp_18_fu_508_p2_carry_i_1_n_0;
  wire tmp_18_fu_508_p2_carry_i_20_n_0;
  wire tmp_18_fu_508_p2_carry_i_21_n_0;
  wire tmp_18_fu_508_p2_carry_i_22_n_0;
  wire tmp_18_fu_508_p2_carry_i_23_n_0;
  wire tmp_18_fu_508_p2_carry_i_24_n_0;
  wire tmp_18_fu_508_p2_carry_i_25_n_0;
  wire tmp_18_fu_508_p2_carry_i_2_n_0;
  wire tmp_18_fu_508_p2_carry_i_3_n_0;
  wire tmp_18_fu_508_p2_carry_i_4_n_0;
  wire tmp_18_fu_508_p2_carry_i_5_n_0;
  wire tmp_18_fu_508_p2_carry_i_6_n_0;
  wire tmp_18_fu_508_p2_carry_i_7_n_0;
  wire tmp_18_fu_508_p2_carry_i_8_n_0;
  wire tmp_18_fu_508_p2_carry_i_9_n_0;
  wire tmp_18_fu_508_p2_carry_n_0;
  wire tmp_18_fu_508_p2_carry_n_1;
  wire tmp_18_fu_508_p2_carry_n_2;
  wire tmp_18_fu_508_p2_carry_n_3;
  wire [31:0]tmp_1_fu_340_p2;
  wire [31:0]tmp_1_reg_1401;
  wire \tmp_1_reg_1401[3]_i_2_n_0 ;
  wire \tmp_1_reg_1401_reg[11]_i_1_n_0 ;
  wire \tmp_1_reg_1401_reg[11]_i_1_n_1 ;
  wire \tmp_1_reg_1401_reg[11]_i_1_n_2 ;
  wire \tmp_1_reg_1401_reg[11]_i_1_n_3 ;
  wire \tmp_1_reg_1401_reg[15]_i_1_n_0 ;
  wire \tmp_1_reg_1401_reg[15]_i_1_n_1 ;
  wire \tmp_1_reg_1401_reg[15]_i_1_n_2 ;
  wire \tmp_1_reg_1401_reg[15]_i_1_n_3 ;
  wire \tmp_1_reg_1401_reg[19]_i_1_n_0 ;
  wire \tmp_1_reg_1401_reg[19]_i_1_n_1 ;
  wire \tmp_1_reg_1401_reg[19]_i_1_n_2 ;
  wire \tmp_1_reg_1401_reg[19]_i_1_n_3 ;
  wire \tmp_1_reg_1401_reg[23]_i_1_n_0 ;
  wire \tmp_1_reg_1401_reg[23]_i_1_n_1 ;
  wire \tmp_1_reg_1401_reg[23]_i_1_n_2 ;
  wire \tmp_1_reg_1401_reg[23]_i_1_n_3 ;
  wire \tmp_1_reg_1401_reg[27]_i_1_n_0 ;
  wire \tmp_1_reg_1401_reg[27]_i_1_n_1 ;
  wire \tmp_1_reg_1401_reg[27]_i_1_n_2 ;
  wire \tmp_1_reg_1401_reg[27]_i_1_n_3 ;
  wire [31:0]\tmp_1_reg_1401_reg[31]_0 ;
  wire \tmp_1_reg_1401_reg[31]_i_2_n_1 ;
  wire \tmp_1_reg_1401_reg[31]_i_2_n_2 ;
  wire \tmp_1_reg_1401_reg[31]_i_2_n_3 ;
  wire \tmp_1_reg_1401_reg[3]_i_1_n_0 ;
  wire \tmp_1_reg_1401_reg[3]_i_1_n_1 ;
  wire \tmp_1_reg_1401_reg[3]_i_1_n_2 ;
  wire \tmp_1_reg_1401_reg[3]_i_1_n_3 ;
  wire \tmp_1_reg_1401_reg[7]_i_1_n_0 ;
  wire \tmp_1_reg_1401_reg[7]_i_1_n_1 ;
  wire \tmp_1_reg_1401_reg[7]_i_1_n_2 ;
  wire \tmp_1_reg_1401_reg[7]_i_1_n_3 ;
  wire [1:0]tmp_23_reg_1513;
  wire tmp_23_reg_15130;
  wire [1:0]tmp_24_reg_1518;
  wire [0:0]tmp_2_fu_352_p2;
  wire [1:0]tmp_2_reg_1413;
  wire \tmp_2_reg_1413[1]_i_1_n_0 ;
  wire [1:0]tmp_32_reg_1523;
  wire [1:0]tmp_37_reg_1564;
  wire [9:1]tmp_43_fu_1117_p1;
  wire [7:1]tmp_44_fu_1136_p1;
  wire [9:8]tmp_44_fu_1136_p1__0;
  wire [7:0]tmp_44_reg_1616;
  wire [9:1]tmp_45_fu_1149_p1;
  wire tmp_5_fu_417_p2;
  wire tmp_5_fu_417_p2_carry__0_i_1_n_0;
  wire tmp_5_fu_417_p2_carry__0_i_2_n_0;
  wire tmp_5_fu_417_p2_carry__0_i_3_n_0;
  wire tmp_5_fu_417_p2_carry__0_i_4_n_0;
  wire tmp_5_fu_417_p2_carry__0_i_5_n_0;
  wire tmp_5_fu_417_p2_carry__0_i_6_n_0;
  wire tmp_5_fu_417_p2_carry__0_i_7_n_0;
  wire tmp_5_fu_417_p2_carry__0_i_8_n_0;
  wire tmp_5_fu_417_p2_carry__0_n_0;
  wire tmp_5_fu_417_p2_carry__0_n_1;
  wire tmp_5_fu_417_p2_carry__0_n_2;
  wire tmp_5_fu_417_p2_carry__0_n_3;
  wire tmp_5_fu_417_p2_carry__1_i_1_n_0;
  wire tmp_5_fu_417_p2_carry__1_i_2_n_0;
  wire tmp_5_fu_417_p2_carry__1_i_3_n_0;
  wire tmp_5_fu_417_p2_carry__1_i_4_n_0;
  wire tmp_5_fu_417_p2_carry__1_i_5_n_0;
  wire tmp_5_fu_417_p2_carry__1_i_6_n_0;
  wire tmp_5_fu_417_p2_carry__1_i_7_n_0;
  wire tmp_5_fu_417_p2_carry__1_i_8_n_0;
  wire tmp_5_fu_417_p2_carry__1_n_0;
  wire tmp_5_fu_417_p2_carry__1_n_1;
  wire tmp_5_fu_417_p2_carry__1_n_2;
  wire tmp_5_fu_417_p2_carry__1_n_3;
  wire tmp_5_fu_417_p2_carry__2_i_1_n_0;
  wire tmp_5_fu_417_p2_carry__2_i_2_n_0;
  wire tmp_5_fu_417_p2_carry__2_i_3_n_0;
  wire tmp_5_fu_417_p2_carry__2_i_4_n_0;
  wire tmp_5_fu_417_p2_carry__2_i_5_n_0;
  wire tmp_5_fu_417_p2_carry__2_i_6_n_0;
  wire tmp_5_fu_417_p2_carry__2_i_7_n_0;
  wire tmp_5_fu_417_p2_carry__2_i_8_n_0;
  wire tmp_5_fu_417_p2_carry__2_n_1;
  wire tmp_5_fu_417_p2_carry__2_n_2;
  wire tmp_5_fu_417_p2_carry__2_n_3;
  wire tmp_5_fu_417_p2_carry_i_1_n_0;
  wire tmp_5_fu_417_p2_carry_i_2_n_0;
  wire tmp_5_fu_417_p2_carry_i_3_n_0;
  wire tmp_5_fu_417_p2_carry_i_4_n_0;
  wire tmp_5_fu_417_p2_carry_i_5_n_0;
  wire tmp_5_fu_417_p2_carry_i_6_n_0;
  wire tmp_5_fu_417_p2_carry_i_7_n_0;
  wire tmp_5_fu_417_p2_carry_i_8_n_0;
  wire tmp_5_fu_417_p2_carry_n_0;
  wire tmp_5_fu_417_p2_carry_n_1;
  wire tmp_5_fu_417_p2_carry_n_2;
  wire tmp_5_fu_417_p2_carry_n_3;
  wire tmp_5_reg_1468;
  wire tmp_85_0_not_reg_1508;
  wire \tmp_85_0_not_reg_1508[0]_i_1_n_0 ;
  wire \tmp_8_reg_1455[10]_i_2_n_0 ;
  wire \tmp_8_reg_1455[4]_i_1_n_0 ;
  wire \tmp_8_reg_1455[5]_i_1_n_0 ;
  wire \tmp_8_reg_1455[6]_i_1_n_0 ;
  wire \tmp_8_reg_1455[8]_i_1_n_0 ;
  wire \tmp_8_reg_1455[8]_i_2_n_0 ;
  wire [9:2]tmp_8_reg_1455_reg__0;
  wire tmp_9_fu_768_p2;
  wire tmp_9_fu_768_p2_carry__0_i_10_n_0;
  wire tmp_9_fu_768_p2_carry__0_i_11_n_0;
  wire tmp_9_fu_768_p2_carry__0_i_12_n_0;
  wire tmp_9_fu_768_p2_carry__0_i_13_n_0;
  wire tmp_9_fu_768_p2_carry__0_i_1_n_0;
  wire tmp_9_fu_768_p2_carry__0_i_2_n_0;
  wire tmp_9_fu_768_p2_carry__0_i_3_n_0;
  wire tmp_9_fu_768_p2_carry__0_i_4_n_0;
  wire tmp_9_fu_768_p2_carry__0_i_5_n_0;
  wire tmp_9_fu_768_p2_carry__0_i_6_n_0;
  wire tmp_9_fu_768_p2_carry__0_i_7_n_0;
  wire tmp_9_fu_768_p2_carry__0_i_8_n_0;
  wire tmp_9_fu_768_p2_carry__0_i_9_n_0;
  wire tmp_9_fu_768_p2_carry__0_i_9_n_1;
  wire tmp_9_fu_768_p2_carry__0_i_9_n_2;
  wire tmp_9_fu_768_p2_carry__0_i_9_n_3;
  wire tmp_9_fu_768_p2_carry__0_i_9_n_4;
  wire tmp_9_fu_768_p2_carry__0_i_9_n_5;
  wire tmp_9_fu_768_p2_carry__0_i_9_n_6;
  wire tmp_9_fu_768_p2_carry__0_i_9_n_7;
  wire tmp_9_fu_768_p2_carry__0_n_0;
  wire tmp_9_fu_768_p2_carry__0_n_1;
  wire tmp_9_fu_768_p2_carry__0_n_2;
  wire tmp_9_fu_768_p2_carry__0_n_3;
  wire tmp_9_fu_768_p2_carry__1_i_10_n_0;
  wire tmp_9_fu_768_p2_carry__1_i_10_n_1;
  wire tmp_9_fu_768_p2_carry__1_i_10_n_2;
  wire tmp_9_fu_768_p2_carry__1_i_10_n_3;
  wire tmp_9_fu_768_p2_carry__1_i_10_n_4;
  wire tmp_9_fu_768_p2_carry__1_i_10_n_5;
  wire tmp_9_fu_768_p2_carry__1_i_10_n_6;
  wire tmp_9_fu_768_p2_carry__1_i_10_n_7;
  wire tmp_9_fu_768_p2_carry__1_i_11_n_0;
  wire tmp_9_fu_768_p2_carry__1_i_12_n_0;
  wire tmp_9_fu_768_p2_carry__1_i_13_n_0;
  wire tmp_9_fu_768_p2_carry__1_i_14_n_0;
  wire tmp_9_fu_768_p2_carry__1_i_15_n_0;
  wire tmp_9_fu_768_p2_carry__1_i_16_n_0;
  wire tmp_9_fu_768_p2_carry__1_i_17_n_0;
  wire tmp_9_fu_768_p2_carry__1_i_18_n_0;
  wire tmp_9_fu_768_p2_carry__1_i_1_n_0;
  wire tmp_9_fu_768_p2_carry__1_i_2_n_0;
  wire tmp_9_fu_768_p2_carry__1_i_3_n_0;
  wire tmp_9_fu_768_p2_carry__1_i_4_n_0;
  wire tmp_9_fu_768_p2_carry__1_i_5_n_0;
  wire tmp_9_fu_768_p2_carry__1_i_6_n_0;
  wire tmp_9_fu_768_p2_carry__1_i_7_n_0;
  wire tmp_9_fu_768_p2_carry__1_i_8_n_0;
  wire tmp_9_fu_768_p2_carry__1_i_9_n_0;
  wire tmp_9_fu_768_p2_carry__1_i_9_n_1;
  wire tmp_9_fu_768_p2_carry__1_i_9_n_2;
  wire tmp_9_fu_768_p2_carry__1_i_9_n_3;
  wire tmp_9_fu_768_p2_carry__1_i_9_n_4;
  wire tmp_9_fu_768_p2_carry__1_i_9_n_5;
  wire tmp_9_fu_768_p2_carry__1_i_9_n_6;
  wire tmp_9_fu_768_p2_carry__1_i_9_n_7;
  wire tmp_9_fu_768_p2_carry__1_n_0;
  wire tmp_9_fu_768_p2_carry__1_n_1;
  wire tmp_9_fu_768_p2_carry__1_n_2;
  wire tmp_9_fu_768_p2_carry__1_n_3;
  wire tmp_9_fu_768_p2_carry__2_i_10_n_0;
  wire tmp_9_fu_768_p2_carry__2_i_11_n_0;
  wire tmp_9_fu_768_p2_carry__2_i_12_n_0;
  wire tmp_9_fu_768_p2_carry__2_i_13_n_0;
  wire tmp_9_fu_768_p2_carry__2_i_1_n_0;
  wire tmp_9_fu_768_p2_carry__2_i_2_n_0;
  wire tmp_9_fu_768_p2_carry__2_i_3_n_0;
  wire tmp_9_fu_768_p2_carry__2_i_4_n_0;
  wire tmp_9_fu_768_p2_carry__2_i_5_n_0;
  wire tmp_9_fu_768_p2_carry__2_i_6_n_0;
  wire tmp_9_fu_768_p2_carry__2_i_7_n_0;
  wire tmp_9_fu_768_p2_carry__2_i_8_n_0;
  wire tmp_9_fu_768_p2_carry__2_i_9_n_0;
  wire tmp_9_fu_768_p2_carry__2_i_9_n_1;
  wire tmp_9_fu_768_p2_carry__2_i_9_n_2;
  wire tmp_9_fu_768_p2_carry__2_i_9_n_3;
  wire tmp_9_fu_768_p2_carry__2_i_9_n_4;
  wire tmp_9_fu_768_p2_carry__2_i_9_n_5;
  wire tmp_9_fu_768_p2_carry__2_i_9_n_6;
  wire tmp_9_fu_768_p2_carry__2_i_9_n_7;
  wire tmp_9_fu_768_p2_carry__2_n_1;
  wire tmp_9_fu_768_p2_carry__2_n_2;
  wire tmp_9_fu_768_p2_carry__2_n_3;
  wire tmp_9_fu_768_p2_carry_i_1_n_0;
  wire tmp_9_fu_768_p2_carry_i_2_n_0;
  wire tmp_9_fu_768_p2_carry_i_3_n_0;
  wire tmp_9_fu_768_p2_carry_i_4_n_0;
  wire tmp_9_fu_768_p2_carry_i_5_n_0;
  wire tmp_9_fu_768_p2_carry_i_6_n_0;
  wire tmp_9_fu_768_p2_carry_i_7_n_0;
  wire tmp_9_fu_768_p2_carry_i_8_n_0;
  wire tmp_9_fu_768_p2_carry_n_0;
  wire tmp_9_fu_768_p2_carry_n_1;
  wire tmp_9_fu_768_p2_carry_n_2;
  wire tmp_9_fu_768_p2_carry_n_3;
  wire tmp_i_reg_156;
  wire [31:0]tmp_s_fu_334_p2;
  wire tmp_s_fu_334_p2_carry__0_n_0;
  wire tmp_s_fu_334_p2_carry__0_n_1;
  wire tmp_s_fu_334_p2_carry__0_n_2;
  wire tmp_s_fu_334_p2_carry__0_n_3;
  wire tmp_s_fu_334_p2_carry__1_n_0;
  wire tmp_s_fu_334_p2_carry__1_n_1;
  wire tmp_s_fu_334_p2_carry__1_n_2;
  wire tmp_s_fu_334_p2_carry__1_n_3;
  wire tmp_s_fu_334_p2_carry__2_n_0;
  wire tmp_s_fu_334_p2_carry__2_n_1;
  wire tmp_s_fu_334_p2_carry__2_n_2;
  wire tmp_s_fu_334_p2_carry__2_n_3;
  wire tmp_s_fu_334_p2_carry__3_n_0;
  wire tmp_s_fu_334_p2_carry__3_n_1;
  wire tmp_s_fu_334_p2_carry__3_n_2;
  wire tmp_s_fu_334_p2_carry__3_n_3;
  wire tmp_s_fu_334_p2_carry__4_n_0;
  wire tmp_s_fu_334_p2_carry__4_n_1;
  wire tmp_s_fu_334_p2_carry__4_n_2;
  wire tmp_s_fu_334_p2_carry__4_n_3;
  wire tmp_s_fu_334_p2_carry__5_n_0;
  wire tmp_s_fu_334_p2_carry__5_n_1;
  wire tmp_s_fu_334_p2_carry__5_n_2;
  wire tmp_s_fu_334_p2_carry__5_n_3;
  wire tmp_s_fu_334_p2_carry__6_n_1;
  wire tmp_s_fu_334_p2_carry__6_n_2;
  wire tmp_s_fu_334_p2_carry__6_n_3;
  wire tmp_s_fu_334_p2_carry_i_1_n_0;
  wire tmp_s_fu_334_p2_carry_n_0;
  wire tmp_s_fu_334_p2_carry_n_1;
  wire tmp_s_fu_334_p2_carry_n_2;
  wire tmp_s_fu_334_p2_carry_n_3;
  wire [31:0]tmp_s_reg_1396;
  wire [10:0]x_fu_837_p3;
  wire [10:0]x_reg_1541;
  wire \x_reg_1541[10]_i_10_n_0 ;
  wire \x_reg_1541[10]_i_11_n_0 ;
  wire \x_reg_1541[10]_i_4_n_0 ;
  wire \x_reg_1541[10]_i_5_n_0 ;
  wire \x_reg_1541[10]_i_6_n_0 ;
  wire \x_reg_1541[10]_i_7_n_0 ;
  wire \x_reg_1541[10]_i_8_n_0 ;
  wire \x_reg_1541[10]_i_9_n_0 ;
  wire \x_reg_1541[3]_i_3_n_0 ;
  wire \x_reg_1541[3]_i_4_n_0 ;
  wire \x_reg_1541[3]_i_5_n_0 ;
  wire \x_reg_1541[4]_i_3_n_0 ;
  wire \x_reg_1541[4]_i_4_n_0 ;
  wire \x_reg_1541[4]_i_5_n_0 ;
  wire \x_reg_1541[4]_i_6_n_0 ;
  wire \x_reg_1541[7]_i_3_n_0 ;
  wire \x_reg_1541[7]_i_4_n_0 ;
  wire \x_reg_1541[7]_i_5_n_0 ;
  wire \x_reg_1541[7]_i_6_n_0 ;
  wire \x_reg_1541[8]_i_3_n_0 ;
  wire \x_reg_1541[8]_i_4_n_0 ;
  wire \x_reg_1541[8]_i_5_n_0 ;
  wire \x_reg_1541[8]_i_6_n_0 ;
  wire \x_reg_1541_reg[10]_i_2_n_0 ;
  wire \x_reg_1541_reg[10]_i_2_n_1 ;
  wire \x_reg_1541_reg[10]_i_2_n_2 ;
  wire \x_reg_1541_reg[10]_i_2_n_3 ;
  wire \x_reg_1541_reg[10]_i_3_n_0 ;
  wire \x_reg_1541_reg[10]_i_3_n_1 ;
  wire \x_reg_1541_reg[10]_i_3_n_2 ;
  wire \x_reg_1541_reg[10]_i_3_n_3 ;
  wire \x_reg_1541_reg[10]_i_3_n_4 ;
  wire \x_reg_1541_reg[10]_i_3_n_5 ;
  wire \x_reg_1541_reg[10]_i_3_n_6 ;
  wire \x_reg_1541_reg[10]_i_3_n_7 ;
  wire \x_reg_1541_reg[3]_i_2_n_0 ;
  wire \x_reg_1541_reg[3]_i_2_n_1 ;
  wire \x_reg_1541_reg[3]_i_2_n_2 ;
  wire \x_reg_1541_reg[3]_i_2_n_3 ;
  wire \x_reg_1541_reg[4]_i_2_n_0 ;
  wire \x_reg_1541_reg[4]_i_2_n_1 ;
  wire \x_reg_1541_reg[4]_i_2_n_2 ;
  wire \x_reg_1541_reg[4]_i_2_n_3 ;
  wire \x_reg_1541_reg[4]_i_2_n_4 ;
  wire \x_reg_1541_reg[4]_i_2_n_5 ;
  wire \x_reg_1541_reg[4]_i_2_n_6 ;
  wire \x_reg_1541_reg[4]_i_2_n_7 ;
  wire \x_reg_1541_reg[7]_i_2_n_0 ;
  wire \x_reg_1541_reg[7]_i_2_n_1 ;
  wire \x_reg_1541_reg[7]_i_2_n_2 ;
  wire \x_reg_1541_reg[7]_i_2_n_3 ;
  wire \x_reg_1541_reg[8]_i_2_n_0 ;
  wire \x_reg_1541_reg[8]_i_2_n_1 ;
  wire \x_reg_1541_reg[8]_i_2_n_2 ;
  wire \x_reg_1541_reg[8]_i_2_n_3 ;
  wire \x_reg_1541_reg[8]_i_2_n_4 ;
  wire \x_reg_1541_reg[8]_i_2_n_5 ;
  wire \x_reg_1541_reg[8]_i_2_n_6 ;
  wire \x_reg_1541_reg[8]_i_2_n_7 ;
  wire [1:0]y_1_1_fu_668_p3;
  wire [1:0]y_1_1_reg_1498;
  wire \y_1_1_reg_1498[1]_i_10_n_0 ;
  wire \y_1_1_reg_1498[1]_i_11_n_0 ;
  wire \y_1_1_reg_1498[1]_i_12_n_0 ;
  wire \y_1_1_reg_1498[1]_i_13_n_0 ;
  wire \y_1_1_reg_1498[1]_i_14_n_0 ;
  wire \y_1_1_reg_1498[1]_i_15_n_0 ;
  wire \y_1_1_reg_1498[1]_i_16_n_0 ;
  wire \y_1_1_reg_1498[1]_i_5_n_0 ;
  wire \y_1_1_reg_1498[1]_i_6_n_0 ;
  wire \y_1_1_reg_1498[1]_i_7_n_0 ;
  wire \y_1_1_reg_1498[1]_i_8_n_0 ;
  wire \y_1_1_reg_1498[1]_i_9_n_0 ;
  wire \y_1_1_reg_1498_reg[1]_i_2_n_1 ;
  wire \y_1_1_reg_1498_reg[1]_i_2_n_2 ;
  wire \y_1_1_reg_1498_reg[1]_i_2_n_3 ;
  wire \y_1_1_reg_1498_reg[1]_i_2_n_5 ;
  wire \y_1_1_reg_1498_reg[1]_i_2_n_6 ;
  wire \y_1_1_reg_1498_reg[1]_i_2_n_7 ;
  wire \y_1_1_reg_1498_reg[1]_i_3_n_0 ;
  wire \y_1_1_reg_1498_reg[1]_i_3_n_1 ;
  wire \y_1_1_reg_1498_reg[1]_i_3_n_2 ;
  wire \y_1_1_reg_1498_reg[1]_i_3_n_3 ;
  wire \y_1_1_reg_1498_reg[1]_i_4_n_0 ;
  wire \y_1_1_reg_1498_reg[1]_i_4_n_1 ;
  wire \y_1_1_reg_1498_reg[1]_i_4_n_2 ;
  wire \y_1_1_reg_1498_reg[1]_i_4_n_3 ;
  wire \y_1_1_reg_1498_reg[1]_i_4_n_4 ;
  wire \y_1_1_reg_1498_reg[1]_i_4_n_5 ;
  wire \y_1_1_reg_1498_reg[1]_i_4_n_6 ;
  wire \y_1_1_reg_1498_reg[1]_i_4_n_7 ;
  wire [1:1]y_1_2_fu_684_p3;
  wire [1:0]y_1_2_reg_1503;
  wire \y_1_2_reg_1503[1]_i_3_n_0 ;
  wire \y_1_2_reg_1503[1]_i_4_n_0 ;
  wire \y_1_2_reg_1503[1]_i_5_n_0 ;
  wire \y_1_2_reg_1503[1]_i_6_n_0 ;
  wire \y_1_2_reg_1503_reg[1]_i_2_n_2 ;
  wire \y_1_2_reg_1503_reg[1]_i_2_n_3 ;
  wire \y_1_2_reg_1503_reg[1]_i_2_n_6 ;
  wire \y_1_2_reg_1503_reg[1]_i_2_n_7 ;
  wire [1:0]y_1_fu_652_p3;
  wire [1:0]y_1_reg_1493;
  wire \y_1_reg_1493[1]_i_10_n_0 ;
  wire \y_1_reg_1493[1]_i_11_n_0 ;
  wire \y_1_reg_1493[1]_i_12_n_0 ;
  wire \y_1_reg_1493[1]_i_13_n_0 ;
  wire \y_1_reg_1493[1]_i_14_n_0 ;
  wire \y_1_reg_1493[1]_i_15_n_0 ;
  wire \y_1_reg_1493[1]_i_16_n_0 ;
  wire \y_1_reg_1493[1]_i_5_n_0 ;
  wire \y_1_reg_1493[1]_i_6_n_0 ;
  wire \y_1_reg_1493[1]_i_7_n_0 ;
  wire \y_1_reg_1493[1]_i_8_n_0 ;
  wire \y_1_reg_1493[1]_i_9_n_0 ;
  wire \y_1_reg_1493_reg[1]_i_2_n_2 ;
  wire \y_1_reg_1493_reg[1]_i_2_n_3 ;
  wire \y_1_reg_1493_reg[1]_i_2_n_6 ;
  wire \y_1_reg_1493_reg[1]_i_2_n_7 ;
  wire \y_1_reg_1493_reg[1]_i_3_n_0 ;
  wire \y_1_reg_1493_reg[1]_i_3_n_1 ;
  wire \y_1_reg_1493_reg[1]_i_3_n_2 ;
  wire \y_1_reg_1493_reg[1]_i_3_n_3 ;
  wire \y_1_reg_1493_reg[1]_i_4_n_0 ;
  wire \y_1_reg_1493_reg[1]_i_4_n_1 ;
  wire \y_1_reg_1493_reg[1]_i_4_n_2 ;
  wire \y_1_reg_1493_reg[1]_i_4_n_3 ;
  wire \y_1_reg_1493_reg[1]_i_4_n_4 ;
  wire \y_1_reg_1493_reg[1]_i_4_n_5 ;
  wire \y_1_reg_1493_reg[1]_i_4_n_6 ;
  wire \y_1_reg_1493_reg[1]_i_4_n_7 ;
  wire [3:0]NLW_exitcond388_i_fu_721_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond388_i_fu_721_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_exitcond388_i_fu_721_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond388_i_fu_721_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_exitcond389_i_fu_406_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond389_i_fu_406_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_exitcond389_i_fu_406_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond389_i_fu_406_p2_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_i_V_reg_1463_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_1463_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_or_cond_i_i_reg_1537_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_or_cond_i_i_reg_1537_reg[0]_i_3_O_UNCONNECTED ;
  wire NLW_p_Val2_10_0_1_reg_1601_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_10_0_1_reg_1601_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_10_0_1_reg_1601_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_10_0_1_reg_1601_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_10_0_1_reg_1601_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_10_0_1_reg_1601_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_10_0_1_reg_1601_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_10_0_1_reg_1601_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_10_0_1_reg_1601_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_Val2_10_0_1_reg_1601_reg_P_UNCONNECTED;
  wire [0:0]NLW_p_Val2_10_1_1_fu_1103_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_p_Val2_10_1_1_fu_1103_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_Val2_10_1_1_fu_1103_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_p_Val2_1_fu_1232_p2__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_p_Val2_2_fu_1214_p2__1_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_Val2_2_fu_1214_p2__1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_p_Val2_2_fu_1214_p2__1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_p_assign_2_fu_806_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_assign_2_fu_806_p2_carry__1_O_UNCONNECTED;
  wire [3:1]\NLW_r_V_7_1_2_reg_1611_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_r_V_7_1_2_reg_1611_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_r_V_7_1_fu_1087_p2__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_r_V_7_1_fu_1087_p2__0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_r_V_7_2_fu_1131_p2__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_r_V_7_2_fu_1131_p2__0_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_t_V_2_reg_323_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp22_reg_1621_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp22_reg_1621_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp22_reg_1621_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp22_reg_1621_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp22_reg_1621_reg[10]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp22_reg_1621_reg[10]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp22_reg_1621_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_tmp24_fu_1172_p2__0_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_tmp24_fu_1172_p2__0_carry__0_O_UNCONNECTED;
  wire [0:0]NLW_tmp26_fu_1178_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp26_fu_1178_p2_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_tmp26_fu_1178_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_11_fu_801_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_11_fu_801_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_11_fu_801_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_11_fu_801_p2_carry__2_O_UNCONNECTED;
  wire [3:3]NLW_tmp_11_fu_801_p2_carry__2_i_9_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_13_fu_450_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_13_fu_450_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_13_fu_450_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_13_fu_450_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_tmp_155_1_fu_538_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_155_1_fu_538_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_155_1_fu_538_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_155_1_fu_538_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_tmp_155_2_fu_601_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_155_2_fu_601_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_155_2_fu_601_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_155_2_fu_601_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_tmp_165_1_fu_571_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_165_1_fu_571_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_165_1_fu_571_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_165_1_fu_571_p2_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_tmp_165_1_fu_571_p2_carry__2_i_9_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_165_1_fu_571_p2_carry__2_i_9_O_UNCONNECTED;
  wire [3:0]NLW_tmp_165_2_fu_634_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_165_2_fu_634_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_165_2_fu_634_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_165_2_fu_634_p2_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_tmp_165_2_fu_634_p2_carry__2_i_9_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_165_2_fu_634_p2_carry__2_i_9_O_UNCONNECTED;
  wire [0:0]NLW_tmp_165_2_fu_634_p2_carry_i_13_O_UNCONNECTED;
  wire [3:0]NLW_tmp_16_fu_475_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_16_fu_475_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_16_fu_475_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_16_fu_475_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_tmp_18_fu_508_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_18_fu_508_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_18_fu_508_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_18_fu_508_p2_carry__2_O_UNCONNECTED;
  wire [3:3]NLW_tmp_18_fu_508_p2_carry__2_i_9_CO_UNCONNECTED;
  wire [3:3]\NLW_tmp_1_reg_1401_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:0]NLW_tmp_5_fu_417_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_5_fu_417_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_5_fu_417_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_5_fu_417_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_tmp_9_fu_768_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_9_fu_768_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_9_fu_768_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_9_fu_768_p2_carry__2_O_UNCONNECTED;
  wire [3:3]NLW_tmp_s_fu_334_p2_carry__6_CO_UNCONNECTED;
  wire [0:0]\NLW_x_reg_1541_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_y_1_1_reg_1498_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_y_1_2_reg_1503_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_1_2_reg_1503_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_y_1_reg_1493_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_1_reg_1493_reg[1]_i_2_O_UNCONNECTED ;

  FDRE \A[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_7_reg_1590[0]),
        .Q(\A_n_0_[0] ),
        .R(1'b0));
  FDRE \A[0]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(\A_n_0_[0] ),
        .Q(\A[0]__0_n_0 ),
        .R(1'b0));
  FDRE \A[0]__2 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_fu_138[0]),
        .Q(\A[0]__2_n_0 ),
        .R(1'b0));
  FDRE \A[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_7_reg_1590[1]),
        .Q(\A_n_0_[1] ),
        .R(1'b0));
  FDRE \A[1]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(\A_n_0_[1] ),
        .Q(\A[1]__0_n_0 ),
        .R(1'b0));
  FDRE \A[1]__2 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_fu_138[1]),
        .Q(\A[1]__2_n_0 ),
        .R(1'b0));
  FDRE \A[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_7_reg_1590[2]),
        .Q(\A_n_0_[2] ),
        .R(1'b0));
  FDRE \A[2]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(\A_n_0_[2] ),
        .Q(\A[2]__0_n_0 ),
        .R(1'b0));
  FDRE \A[2]__2 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_fu_138[2]),
        .Q(\A[2]__2_n_0 ),
        .R(1'b0));
  FDRE \A[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_7_reg_1590[3]),
        .Q(\A_n_0_[3] ),
        .R(1'b0));
  FDRE \A[3]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(\A_n_0_[3] ),
        .Q(\A[3]__0_n_0 ),
        .R(1'b0));
  FDRE \A[3]__2 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_fu_138[3]),
        .Q(\A[3]__2_n_0 ),
        .R(1'b0));
  FDRE \A[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_7_reg_1590[4]),
        .Q(\A_n_0_[4] ),
        .R(1'b0));
  FDRE \A[4]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(\A_n_0_[4] ),
        .Q(\A[4]__0_n_0 ),
        .R(1'b0));
  FDRE \A[4]__2 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_fu_138[4]),
        .Q(\A[4]__2_n_0 ),
        .R(1'b0));
  FDRE \A[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_7_reg_1590[5]),
        .Q(\A_n_0_[5] ),
        .R(1'b0));
  FDRE \A[5]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(\A_n_0_[5] ),
        .Q(\A[5]__0_n_0 ),
        .R(1'b0));
  FDRE \A[5]__2 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_fu_138[5]),
        .Q(\A[5]__2_n_0 ),
        .R(1'b0));
  FDRE \A[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_7_reg_1590[6]),
        .Q(\A_n_0_[6] ),
        .R(1'b0));
  FDRE \A[6]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(\A_n_0_[6] ),
        .Q(\A[6]__0_n_0 ),
        .R(1'b0));
  FDRE \A[6]__2 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_fu_138[6]),
        .Q(\A[6]__2_n_0 ),
        .R(1'b0));
  FDRE \A[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_7_reg_1590[7]),
        .Q(\A_n_0_[7] ),
        .R(1'b0));
  FDRE \A[7]__0 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(\A_n_0_[7] ),
        .Q(\A[7]__0_n_0 ),
        .R(1'b0));
  FDRE \A[7]__2 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_fu_138[7]),
        .Q(\A[7]__2_n_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \A[7]_i_1 
       (.I0(k_buf_0_val_4_U_n_10),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(exitcond388_i_reg_1528_pp0_iter2_reg),
        .O(src_kernel_win_0_va_1_fu_1420));
  FDRE \OP2_V_2_1_cast_reg_1450_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(ap_block_state2_on_subcall_done2),
        .Q(OP2_V_2_1_cast_reg_1450_reg),
        .R(1'b0));
  FDRE \OP2_V_2_cast_reg_1445_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_i_reg_156),
        .Q(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(sobel_img_data_strea_full_n),
        .I1(or_cond_i_reg_1554_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_0),
        .I3(\SRL_SIG_reg[1][0] [1]),
        .I4(k_buf_0_val_4_U_n_10),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFF7FFFFFFF0000)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(order_c_empty_n),
        .I1(gray_img_cols_V_c_empty_n),
        .I2(gray_img_rows_V_c_empty_n),
        .I3(Sobel_U0_ap_start),
        .I4(Sobel_U0_ap_ready),
        .I5(\SRL_SIG_reg[1][0] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_Filter2D_fu_120_ap_start_reg),
        .I2(exitcond389_i_fu_406_p2),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state10),
        .I1(grp_Filter2D_fu_120_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hB111111111111111)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0] [0]),
        .I1(Sobel_U0_ap_ready),
        .I2(Sobel_U0_ap_start),
        .I3(gray_img_rows_V_c_empty_n),
        .I4(gray_img_cols_V_c_empty_n),
        .I5(order_c_empty_n),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hAA080808)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\SRL_SIG_reg[1][0] [1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_Filter2D_fu_120_ap_start_reg),
        .I3(exitcond389_i_fu_406_p2),
        .I4(ap_CS_fsm_state2),
        .O(Sobel_U0_ap_ready));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond389_i_fu_406_p2),
        .O(icmp_reg_14730));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[4]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[4]_i_2_n_0 ),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h0000000002FF0202)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(k_buf_0_val_4_U_n_10),
        .O(\ap_CS_fsm[4]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_reg_14730),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state10),
        .R(SS));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(exitcond388_i_fu_721_p2),
        .I1(k_buf_0_val_4_U_n_10),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(k_buf_0_val_4_U_n_10),
        .O(ap_block_pp0_stage0_subdone2_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter5_i_1
       (.I0(ap_CS_fsm_state3),
        .I1(ap_enable_reg_pp0_iter5_reg_n_0),
        .I2(k_buf_0_val_4_U_n_10),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter5_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter5_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge_reg_1547[0]_i_1 
       (.I0(tmp_9_fu_768_p2),
        .I1(tmp_85_0_not_reg_1508),
        .O(brmerge_fu_845_p2));
  FDRE \brmerge_reg_1547_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1547_pp0_iter1_reg0),
        .D(brmerge_reg_1547),
        .Q(brmerge_reg_1547_pp0_iter1_reg),
        .R(1'b0));
  FDRE \brmerge_reg_1547_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1537[0]_i_1_n_0 ),
        .D(brmerge_fu_845_p2),
        .Q(brmerge_reg_1547),
        .R(1'b0));
  CARRY4 exitcond388_i_fu_721_p2_carry
       (.CI(1'b0),
        .CO({exitcond388_i_fu_721_p2_carry_n_0,exitcond388_i_fu_721_p2_carry_n_1,exitcond388_i_fu_721_p2_carry_n_2,exitcond388_i_fu_721_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond388_i_fu_721_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond388_i_fu_721_p2_carry_i_1_n_0,exitcond388_i_fu_721_p2_carry_i_2_n_0,exitcond388_i_fu_721_p2_carry_i_3_n_0,exitcond388_i_fu_721_p2_carry_i_4_n_0}));
  CARRY4 exitcond388_i_fu_721_p2_carry__0
       (.CI(exitcond388_i_fu_721_p2_carry_n_0),
        .CO({exitcond388_i_fu_721_p2_carry__0_n_0,exitcond388_i_fu_721_p2_carry__0_n_1,exitcond388_i_fu_721_p2_carry__0_n_2,exitcond388_i_fu_721_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond388_i_fu_721_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond388_i_fu_721_p2_carry__0_i_1_n_0,exitcond388_i_fu_721_p2_carry__0_i_2_n_0,exitcond388_i_fu_721_p2_carry__0_i_3_n_0,exitcond388_i_fu_721_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond388_i_fu_721_p2_carry__0_i_1
       (.I0(tmp_s_reg_1396[22]),
        .I1(t_V_2_reg_323_reg[22]),
        .I2(t_V_2_reg_323_reg[23]),
        .I3(tmp_s_reg_1396[23]),
        .I4(t_V_2_reg_323_reg[21]),
        .I5(tmp_s_reg_1396[21]),
        .O(exitcond388_i_fu_721_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond388_i_fu_721_p2_carry__0_i_2
       (.I0(tmp_s_reg_1396[20]),
        .I1(t_V_2_reg_323_reg[20]),
        .I2(t_V_2_reg_323_reg[18]),
        .I3(tmp_s_reg_1396[18]),
        .I4(t_V_2_reg_323_reg[19]),
        .I5(tmp_s_reg_1396[19]),
        .O(exitcond388_i_fu_721_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond388_i_fu_721_p2_carry__0_i_3
       (.I0(tmp_s_reg_1396[17]),
        .I1(t_V_2_reg_323_reg[17]),
        .I2(t_V_2_reg_323_reg[15]),
        .I3(tmp_s_reg_1396[15]),
        .I4(t_V_2_reg_323_reg[16]),
        .I5(tmp_s_reg_1396[16]),
        .O(exitcond388_i_fu_721_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond388_i_fu_721_p2_carry__0_i_4
       (.I0(tmp_s_reg_1396[14]),
        .I1(t_V_2_reg_323_reg[14]),
        .I2(t_V_2_reg_323_reg[12]),
        .I3(tmp_s_reg_1396[12]),
        .I4(t_V_2_reg_323_reg[13]),
        .I5(tmp_s_reg_1396[13]),
        .O(exitcond388_i_fu_721_p2_carry__0_i_4_n_0));
  CARRY4 exitcond388_i_fu_721_p2_carry__1
       (.CI(exitcond388_i_fu_721_p2_carry__0_n_0),
        .CO({NLW_exitcond388_i_fu_721_p2_carry__1_CO_UNCONNECTED[3],exitcond388_i_fu_721_p2,exitcond388_i_fu_721_p2_carry__1_n_2,exitcond388_i_fu_721_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond388_i_fu_721_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,exitcond388_i_fu_721_p2_carry__1_i_1_n_0,exitcond388_i_fu_721_p2_carry__1_i_2_n_0,exitcond388_i_fu_721_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond388_i_fu_721_p2_carry__1_i_1
       (.I0(tmp_s_reg_1396[31]),
        .I1(t_V_2_reg_323_reg[31]),
        .I2(tmp_s_reg_1396[30]),
        .I3(t_V_2_reg_323_reg[30]),
        .O(exitcond388_i_fu_721_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond388_i_fu_721_p2_carry__1_i_2
       (.I0(tmp_s_reg_1396[29]),
        .I1(t_V_2_reg_323_reg[29]),
        .I2(t_V_2_reg_323_reg[27]),
        .I3(tmp_s_reg_1396[27]),
        .I4(t_V_2_reg_323_reg[28]),
        .I5(tmp_s_reg_1396[28]),
        .O(exitcond388_i_fu_721_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond388_i_fu_721_p2_carry__1_i_3
       (.I0(tmp_s_reg_1396[25]),
        .I1(t_V_2_reg_323_reg[25]),
        .I2(t_V_2_reg_323_reg[26]),
        .I3(tmp_s_reg_1396[26]),
        .I4(t_V_2_reg_323_reg[24]),
        .I5(tmp_s_reg_1396[24]),
        .O(exitcond388_i_fu_721_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond388_i_fu_721_p2_carry_i_1
       (.I0(tmp_s_reg_1396[11]),
        .I1(t_V_2_reg_323_reg[11]),
        .I2(t_V_2_reg_323_reg[9]),
        .I3(tmp_s_reg_1396[9]),
        .I4(t_V_2_reg_323_reg[10]),
        .I5(tmp_s_reg_1396[10]),
        .O(exitcond388_i_fu_721_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond388_i_fu_721_p2_carry_i_2
       (.I0(tmp_s_reg_1396[8]),
        .I1(t_V_2_reg_323_reg[8]),
        .I2(t_V_2_reg_323_reg[6]),
        .I3(tmp_s_reg_1396[6]),
        .I4(t_V_2_reg_323_reg[7]),
        .I5(tmp_s_reg_1396[7]),
        .O(exitcond388_i_fu_721_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond388_i_fu_721_p2_carry_i_3
       (.I0(tmp_s_reg_1396[5]),
        .I1(t_V_2_reg_323_reg[5]),
        .I2(t_V_2_reg_323_reg[3]),
        .I3(tmp_s_reg_1396[3]),
        .I4(t_V_2_reg_323_reg[4]),
        .I5(tmp_s_reg_1396[4]),
        .O(exitcond388_i_fu_721_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond388_i_fu_721_p2_carry_i_4
       (.I0(tmp_s_reg_1396[2]),
        .I1(t_V_2_reg_323_reg[2]),
        .I2(t_V_2_reg_323_reg__0),
        .I3(tmp_s_reg_1396[0]),
        .I4(t_V_2_reg_323_reg[1]),
        .I5(tmp_s_reg_1396[1]),
        .O(exitcond388_i_fu_721_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \exitcond388_i_reg_1528[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(k_buf_0_val_4_U_n_10),
        .O(brmerge_reg_1547_pp0_iter1_reg0));
  FDRE \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1547_pp0_iter1_reg0),
        .D(exitcond388_i_reg_1528),
        .Q(\exitcond388_i_reg_1528_pp0_iter1_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \exitcond388_i_reg_1528_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(\exitcond388_i_reg_1528_pp0_iter1_reg_reg_n_0_[0] ),
        .Q(exitcond388_i_reg_1528_pp0_iter2_reg),
        .R(1'b0));
  FDRE \exitcond388_i_reg_1528_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1547_pp0_iter1_reg0),
        .D(exitcond388_i_fu_721_p2),
        .Q(exitcond388_i_reg_1528),
        .R(1'b0));
  CARRY4 exitcond389_i_fu_406_p2_carry
       (.CI(1'b0),
        .CO({exitcond389_i_fu_406_p2_carry_n_0,exitcond389_i_fu_406_p2_carry_n_1,exitcond389_i_fu_406_p2_carry_n_2,exitcond389_i_fu_406_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond389_i_fu_406_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond389_i_fu_406_p2_carry_i_1_n_0,exitcond389_i_fu_406_p2_carry_i_2_n_0,exitcond389_i_fu_406_p2_carry_i_3_n_0,exitcond389_i_fu_406_p2_carry_i_4_n_0}));
  CARRY4 exitcond389_i_fu_406_p2_carry__0
       (.CI(exitcond389_i_fu_406_p2_carry_n_0),
        .CO({exitcond389_i_fu_406_p2_carry__0_n_0,exitcond389_i_fu_406_p2_carry__0_n_1,exitcond389_i_fu_406_p2_carry__0_n_2,exitcond389_i_fu_406_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond389_i_fu_406_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond389_i_fu_406_p2_carry__0_i_1_n_0,exitcond389_i_fu_406_p2_carry__0_i_2_n_0,exitcond389_i_fu_406_p2_carry__0_i_3_n_0,exitcond389_i_fu_406_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond389_i_fu_406_p2_carry__0_i_1
       (.I0(tmp_1_reg_1401[23]),
        .I1(\t_V_reg_312_reg_n_0_[23] ),
        .I2(\t_V_reg_312_reg_n_0_[21] ),
        .I3(tmp_1_reg_1401[21]),
        .I4(\t_V_reg_312_reg_n_0_[22] ),
        .I5(tmp_1_reg_1401[22]),
        .O(exitcond389_i_fu_406_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond389_i_fu_406_p2_carry__0_i_2
       (.I0(tmp_1_reg_1401[20]),
        .I1(\t_V_reg_312_reg_n_0_[20] ),
        .I2(\t_V_reg_312_reg_n_0_[18] ),
        .I3(tmp_1_reg_1401[18]),
        .I4(\t_V_reg_312_reg_n_0_[19] ),
        .I5(tmp_1_reg_1401[19]),
        .O(exitcond389_i_fu_406_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond389_i_fu_406_p2_carry__0_i_3
       (.I0(tmp_1_reg_1401[17]),
        .I1(\t_V_reg_312_reg_n_0_[17] ),
        .I2(\t_V_reg_312_reg_n_0_[15] ),
        .I3(tmp_1_reg_1401[15]),
        .I4(\t_V_reg_312_reg_n_0_[16] ),
        .I5(tmp_1_reg_1401[16]),
        .O(exitcond389_i_fu_406_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond389_i_fu_406_p2_carry__0_i_4
       (.I0(tmp_1_reg_1401[14]),
        .I1(\t_V_reg_312_reg_n_0_[14] ),
        .I2(\t_V_reg_312_reg_n_0_[12] ),
        .I3(tmp_1_reg_1401[12]),
        .I4(\t_V_reg_312_reg_n_0_[13] ),
        .I5(tmp_1_reg_1401[13]),
        .O(exitcond389_i_fu_406_p2_carry__0_i_4_n_0));
  CARRY4 exitcond389_i_fu_406_p2_carry__1
       (.CI(exitcond389_i_fu_406_p2_carry__0_n_0),
        .CO({NLW_exitcond389_i_fu_406_p2_carry__1_CO_UNCONNECTED[3],exitcond389_i_fu_406_p2,exitcond389_i_fu_406_p2_carry__1_n_2,exitcond389_i_fu_406_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond389_i_fu_406_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,exitcond389_i_fu_406_p2_carry__1_i_1_n_0,exitcond389_i_fu_406_p2_carry__1_i_2_n_0,exitcond389_i_fu_406_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    exitcond389_i_fu_406_p2_carry__1_i_1
       (.I0(tmp_1_reg_1401[31]),
        .I1(\t_V_reg_312_reg_n_0_[31] ),
        .I2(tmp_1_reg_1401[30]),
        .I3(\t_V_reg_312_reg_n_0_[30] ),
        .O(exitcond389_i_fu_406_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond389_i_fu_406_p2_carry__1_i_2
       (.I0(tmp_1_reg_1401[29]),
        .I1(\t_V_reg_312_reg_n_0_[29] ),
        .I2(\t_V_reg_312_reg_n_0_[27] ),
        .I3(tmp_1_reg_1401[27]),
        .I4(\t_V_reg_312_reg_n_0_[28] ),
        .I5(tmp_1_reg_1401[28]),
        .O(exitcond389_i_fu_406_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond389_i_fu_406_p2_carry__1_i_3
       (.I0(tmp_1_reg_1401[25]),
        .I1(\t_V_reg_312_reg_n_0_[25] ),
        .I2(\t_V_reg_312_reg_n_0_[26] ),
        .I3(tmp_1_reg_1401[26]),
        .I4(\t_V_reg_312_reg_n_0_[24] ),
        .I5(tmp_1_reg_1401[24]),
        .O(exitcond389_i_fu_406_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond389_i_fu_406_p2_carry_i_1
       (.I0(tmp_1_reg_1401[10]),
        .I1(\t_V_reg_312_reg_n_0_[10] ),
        .I2(\t_V_reg_312_reg_n_0_[11] ),
        .I3(tmp_1_reg_1401[11]),
        .I4(\t_V_reg_312_reg_n_0_[9] ),
        .I5(tmp_1_reg_1401[9]),
        .O(exitcond389_i_fu_406_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond389_i_fu_406_p2_carry_i_2
       (.I0(tmp_1_reg_1401[7]),
        .I1(\t_V_reg_312_reg_n_0_[7] ),
        .I2(\t_V_reg_312_reg_n_0_[8] ),
        .I3(tmp_1_reg_1401[8]),
        .I4(\t_V_reg_312_reg_n_0_[6] ),
        .I5(tmp_1_reg_1401[6]),
        .O(exitcond389_i_fu_406_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond389_i_fu_406_p2_carry_i_3
       (.I0(tmp_1_reg_1401[5]),
        .I1(\t_V_reg_312_reg_n_0_[5] ),
        .I2(\t_V_reg_312_reg_n_0_[4] ),
        .I3(tmp_1_reg_1401[4]),
        .I4(\t_V_reg_312_reg_n_0_[3] ),
        .I5(tmp_1_reg_1401[3]),
        .O(exitcond389_i_fu_406_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond389_i_fu_406_p2_carry_i_4
       (.I0(tmp_1_reg_1401[2]),
        .I1(\t_V_reg_312_reg_n_0_[2] ),
        .I2(\t_V_reg_312_reg_n_0_[1] ),
        .I3(tmp_1_reg_1401[1]),
        .I4(\t_V_reg_312_reg_n_0_[0] ),
        .I5(tmp_1_reg_1401[0]),
        .O(exitcond389_i_fu_406_p2_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_Filter2D_fu_120_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond389_i_fu_406_p2),
        .I2(Sobel_U0_src_cols_V_read),
        .I3(grp_Filter2D_fu_120_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_1463[0]_i_1 
       (.I0(\t_V_reg_312_reg_n_0_[0] ),
        .O(i_V_fu_411_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_1463[1]_i_1 
       (.I0(\t_V_reg_312_reg_n_0_[0] ),
        .I1(\t_V_reg_312_reg_n_0_[1] ),
        .O(i_V_fu_411_p2[1]));
  FDRE \i_V_reg_1463_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[0]),
        .Q(i_V_reg_1463[0]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[10]),
        .Q(i_V_reg_1463[10]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[11]),
        .Q(i_V_reg_1463[11]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[12]),
        .Q(i_V_reg_1463[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_1463_reg[12]_i_1 
       (.CI(\i_V_reg_1463_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_1463_reg[12]_i_1_n_0 ,\i_V_reg_1463_reg[12]_i_1_n_1 ,\i_V_reg_1463_reg[12]_i_1_n_2 ,\i_V_reg_1463_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_411_p2[12:9]),
        .S({\t_V_reg_312_reg_n_0_[12] ,\t_V_reg_312_reg_n_0_[11] ,\t_V_reg_312_reg_n_0_[10] ,\t_V_reg_312_reg_n_0_[9] }));
  FDRE \i_V_reg_1463_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[13]),
        .Q(i_V_reg_1463[13]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[14]),
        .Q(i_V_reg_1463[14]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[15]),
        .Q(i_V_reg_1463[15]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[16]),
        .Q(i_V_reg_1463[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_1463_reg[16]_i_1 
       (.CI(\i_V_reg_1463_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_1463_reg[16]_i_1_n_0 ,\i_V_reg_1463_reg[16]_i_1_n_1 ,\i_V_reg_1463_reg[16]_i_1_n_2 ,\i_V_reg_1463_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_411_p2[16:13]),
        .S({\t_V_reg_312_reg_n_0_[16] ,\t_V_reg_312_reg_n_0_[15] ,\t_V_reg_312_reg_n_0_[14] ,\t_V_reg_312_reg_n_0_[13] }));
  FDRE \i_V_reg_1463_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[17]),
        .Q(i_V_reg_1463[17]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[18]),
        .Q(i_V_reg_1463[18]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[19]),
        .Q(i_V_reg_1463[19]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[1]),
        .Q(i_V_reg_1463[1]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[20]),
        .Q(i_V_reg_1463[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_1463_reg[20]_i_1 
       (.CI(\i_V_reg_1463_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_1463_reg[20]_i_1_n_0 ,\i_V_reg_1463_reg[20]_i_1_n_1 ,\i_V_reg_1463_reg[20]_i_1_n_2 ,\i_V_reg_1463_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_411_p2[20:17]),
        .S({\t_V_reg_312_reg_n_0_[20] ,\t_V_reg_312_reg_n_0_[19] ,\t_V_reg_312_reg_n_0_[18] ,\t_V_reg_312_reg_n_0_[17] }));
  FDRE \i_V_reg_1463_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[21]),
        .Q(i_V_reg_1463[21]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[22]),
        .Q(i_V_reg_1463[22]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[23]),
        .Q(i_V_reg_1463[23]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[24]),
        .Q(i_V_reg_1463[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_1463_reg[24]_i_1 
       (.CI(\i_V_reg_1463_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_1463_reg[24]_i_1_n_0 ,\i_V_reg_1463_reg[24]_i_1_n_1 ,\i_V_reg_1463_reg[24]_i_1_n_2 ,\i_V_reg_1463_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_411_p2[24:21]),
        .S({\t_V_reg_312_reg_n_0_[24] ,\t_V_reg_312_reg_n_0_[23] ,\t_V_reg_312_reg_n_0_[22] ,\t_V_reg_312_reg_n_0_[21] }));
  FDRE \i_V_reg_1463_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[25]),
        .Q(i_V_reg_1463[25]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[26]),
        .Q(i_V_reg_1463[26]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[27]),
        .Q(i_V_reg_1463[27]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[28]),
        .Q(i_V_reg_1463[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_1463_reg[28]_i_1 
       (.CI(\i_V_reg_1463_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_1463_reg[28]_i_1_n_0 ,\i_V_reg_1463_reg[28]_i_1_n_1 ,\i_V_reg_1463_reg[28]_i_1_n_2 ,\i_V_reg_1463_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_411_p2[28:25]),
        .S({\t_V_reg_312_reg_n_0_[28] ,\t_V_reg_312_reg_n_0_[27] ,\t_V_reg_312_reg_n_0_[26] ,\t_V_reg_312_reg_n_0_[25] }));
  FDRE \i_V_reg_1463_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[29]),
        .Q(i_V_reg_1463[29]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[2]),
        .Q(i_V_reg_1463[2]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[30]),
        .Q(i_V_reg_1463[30]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[31]),
        .Q(i_V_reg_1463[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_1463_reg[31]_i_1 
       (.CI(\i_V_reg_1463_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_1463_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_1463_reg[31]_i_1_n_2 ,\i_V_reg_1463_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_1463_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_411_p2[31:29]}),
        .S({1'b0,\t_V_reg_312_reg_n_0_[31] ,\t_V_reg_312_reg_n_0_[30] ,\t_V_reg_312_reg_n_0_[29] }));
  FDRE \i_V_reg_1463_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[3]),
        .Q(i_V_reg_1463[3]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[4]),
        .Q(i_V_reg_1463[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_1463_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_1463_reg[4]_i_1_n_0 ,\i_V_reg_1463_reg[4]_i_1_n_1 ,\i_V_reg_1463_reg[4]_i_1_n_2 ,\i_V_reg_1463_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_312_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({i_V_fu_411_p2[4:2],\i_V_reg_1463_reg[4]_i_1_n_7 }),
        .S({\t_V_reg_312_reg_n_0_[4] ,\t_V_reg_312_reg_n_0_[3] ,\t_V_reg_312_reg_n_0_[2] ,\t_V_reg_312_reg_n_0_[1] }));
  FDRE \i_V_reg_1463_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[5]),
        .Q(i_V_reg_1463[5]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[6]),
        .Q(i_V_reg_1463[6]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[7]),
        .Q(i_V_reg_1463[7]),
        .R(1'b0));
  FDRE \i_V_reg_1463_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[8]),
        .Q(i_V_reg_1463[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_1463_reg[8]_i_1 
       (.CI(\i_V_reg_1463_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_1463_reg[8]_i_1_n_0 ,\i_V_reg_1463_reg[8]_i_1_n_1 ,\i_V_reg_1463_reg[8]_i_1_n_2 ,\i_V_reg_1463_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_411_p2[8:5]),
        .S({\t_V_reg_312_reg_n_0_[8] ,\t_V_reg_312_reg_n_0_[7] ,\t_V_reg_312_reg_n_0_[6] ,\t_V_reg_312_reg_n_0_[5] }));
  FDRE \i_V_reg_1463_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_411_p2[9]),
        .Q(i_V_reg_1463[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1473[0]_i_1 
       (.I0(\t_V_reg_312_reg_n_0_[1] ),
        .I1(\t_V_reg_312_reg_n_0_[3] ),
        .I2(\t_V_reg_312_reg_n_0_[2] ),
        .I3(\icmp_reg_1473[0]_i_2_n_0 ),
        .O(icmp_fu_432_p2));
  LUT3 #(
    .INIT(8'hEF)) 
    \icmp_reg_1473[0]_i_2 
       (.I0(\icmp_reg_1473[0]_i_3_n_0 ),
        .I1(\icmp_reg_1473[0]_i_4_n_0 ),
        .I2(\icmp_reg_1473[0]_i_5_n_0 ),
        .O(\icmp_reg_1473[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_reg_1473[0]_i_3 
       (.I0(\t_V_reg_312_reg_n_0_[25] ),
        .I1(\t_V_reg_312_reg_n_0_[29] ),
        .I2(\t_V_reg_312_reg_n_0_[17] ),
        .I3(\t_V_reg_312_reg_n_0_[28] ),
        .I4(\icmp_reg_1473[0]_i_6_n_0 ),
        .O(\icmp_reg_1473[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_reg_1473[0]_i_4 
       (.I0(\t_V_reg_312_reg_n_0_[19] ),
        .I1(\t_V_reg_312_reg_n_0_[21] ),
        .I2(\t_V_reg_312_reg_n_0_[16] ),
        .I3(\t_V_reg_312_reg_n_0_[18] ),
        .I4(\icmp_reg_1473[0]_i_7_n_0 ),
        .O(\icmp_reg_1473[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_reg_1473[0]_i_5 
       (.I0(\t_V_reg_312_reg_n_0_[9] ),
        .I1(\t_V_reg_312_reg_n_0_[10] ),
        .I2(\t_V_reg_312_reg_n_0_[8] ),
        .I3(\t_V_reg_312_reg_n_0_[13] ),
        .I4(\icmp_reg_1473[0]_i_8_n_0 ),
        .I5(\icmp_reg_1473[0]_i_9_n_0 ),
        .O(\icmp_reg_1473[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1473[0]_i_6 
       (.I0(\t_V_reg_312_reg_n_0_[23] ),
        .I1(\t_V_reg_312_reg_n_0_[22] ),
        .I2(\t_V_reg_312_reg_n_0_[27] ),
        .I3(\t_V_reg_312_reg_n_0_[24] ),
        .O(\icmp_reg_1473[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1473[0]_i_7 
       (.I0(\t_V_reg_312_reg_n_0_[7] ),
        .I1(\t_V_reg_312_reg_n_0_[6] ),
        .I2(\t_V_reg_312_reg_n_0_[26] ),
        .I3(\t_V_reg_312_reg_n_0_[20] ),
        .O(\icmp_reg_1473[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1473[0]_i_8 
       (.I0(\t_V_reg_312_reg_n_0_[31] ),
        .I1(\t_V_reg_312_reg_n_0_[30] ),
        .I2(\t_V_reg_312_reg_n_0_[11] ),
        .I3(\t_V_reg_312_reg_n_0_[4] ),
        .O(\icmp_reg_1473[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1473[0]_i_9 
       (.I0(\t_V_reg_312_reg_n_0_[15] ),
        .I1(\t_V_reg_312_reg_n_0_[14] ),
        .I2(\t_V_reg_312_reg_n_0_[12] ),
        .I3(\t_V_reg_312_reg_n_0_[5] ),
        .O(\icmp_reg_1473[0]_i_9_n_0 ));
  FDRE \icmp_reg_1473_reg[0] 
       (.C(ap_clk),
        .CE(icmp_reg_14730),
        .D(icmp_fu_432_p2),
        .Q(\icmp_reg_1473_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000777F7F7F)) 
    internal_full_n_i_2__20
       (.I0(Sobel_U0_ap_start),
        .I1(\SRL_SIG_reg[1][0] [1]),
        .I2(internal_full_n_i_5_n_0),
        .I3(exitcond389_i_fu_406_p2),
        .I4(ap_CS_fsm_state2),
        .I5(internal_full_n_reg_0),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'h8F88000000000000)) 
    internal_full_n_i_4__2
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond389_i_fu_406_p2),
        .I2(grp_Filter2D_fu_120_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(\SRL_SIG_reg[1][0] [1]),
        .I5(internal_full_n_reg),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_full_n_i_5
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_Filter2D_fu_120_ap_start_reg),
        .O(internal_full_n_i_5_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg k_buf_0_val_3_U
       (.D({src_kernel_win_0_va_8_fu_1024_p3[7],src_kernel_win_0_va_8_fu_1024_p3[5],src_kernel_win_0_va_8_fu_1024_p3[0]}),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(k_buf_0_val_5_addr_reg_1577),
        .WEA(k_buf_0_val_3_ce1),
        .ap_clk(ap_clk),
        .brmerge_reg_1547_pp0_iter1_reg(brmerge_reg_1547_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_898_p3(col_buf_0_val_0_0_fu_898_p3),
        .col_buf_0_val_1_0_fu_916_p3({col_buf_0_val_1_0_fu_916_p3[7],col_buf_0_val_1_0_fu_916_p3[5],col_buf_0_val_1_0_fu_916_p3[0]}),
        .col_buf_0_val_2_0_fu_934_p3({col_buf_0_val_2_0_fu_934_p3[5],col_buf_0_val_2_0_fu_934_p3[0]}),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .p(tmp_32_reg_1523),
        .p_0(k_buf_0_val_5_U_n_25),
        .ram_reg(x_reg_1541),
        .\right_border_buf_0_s_fu_162_reg[7] (right_border_buf_0_s_fu_162),
        .\right_border_buf_0_s_fu_162_reg[7]_0 (tmp_37_reg_1564),
        .\right_border_buf_0_s_fu_162_reg[7]_1 (right_border_buf_0_1_fu_166),
        .tmp_13_reg_1486(tmp_13_reg_1486));
  FDRE \k_buf_0_val_3_addr_reg_1558_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15580),
        .D(x_reg_1541[0]),
        .Q(k_buf_0_val_5_addr_reg_1577[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1558_reg[10] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15580),
        .D(x_reg_1541[10]),
        .Q(k_buf_0_val_5_addr_reg_1577[10]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1558_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15580),
        .D(x_reg_1541[1]),
        .Q(k_buf_0_val_5_addr_reg_1577[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1558_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15580),
        .D(x_reg_1541[2]),
        .Q(k_buf_0_val_5_addr_reg_1577[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1558_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15580),
        .D(x_reg_1541[3]),
        .Q(k_buf_0_val_5_addr_reg_1577[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1558_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15580),
        .D(x_reg_1541[4]),
        .Q(k_buf_0_val_5_addr_reg_1577[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1558_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15580),
        .D(x_reg_1541[5]),
        .Q(k_buf_0_val_5_addr_reg_1577[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1558_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15580),
        .D(x_reg_1541[6]),
        .Q(k_buf_0_val_5_addr_reg_1577[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1558_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15580),
        .D(x_reg_1541[7]),
        .Q(k_buf_0_val_5_addr_reg_1577[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1558_reg[8] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15580),
        .D(x_reg_1541[8]),
        .Q(k_buf_0_val_5_addr_reg_1577[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1558_reg[9] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15580),
        .D(x_reg_1541[9]),
        .Q(k_buf_0_val_5_addr_reg_1577[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_28 k_buf_0_val_4_U
       (.D({src_kernel_win_0_va_8_fu_1024_p3[6],src_kernel_win_0_va_8_fu_1024_p3[4:1]}),
        .E(right_border_buf_0_1_fu_1660),
        .Q(k_buf_0_val_5_addr_reg_1577),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter5_reg(k_buf_0_val_4_U_n_10),
        .brmerge_reg_1547_pp0_iter1_reg(brmerge_reg_1547_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_898_p3({col_buf_0_val_0_0_fu_898_p3[6],col_buf_0_val_0_0_fu_898_p3[4:1]}),
        .col_buf_0_val_1_0_fu_916_p3(col_buf_0_val_1_0_fu_916_p3),
        .col_buf_0_val_2_0_fu_934_p3({col_buf_0_val_2_0_fu_934_p3[6],col_buf_0_val_2_0_fu_934_p3[4:1]}),
        .\exitcond388_i_reg_1528_pp0_iter1_reg_reg[0] (k_buf_0_val_4_U_n_9),
        .\exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_0 (k_buf_0_val_4_U_n_11),
        .\exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_1 (\exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_0 ),
        .gray_img_data_stream_empty_n(gray_img_data_stream_empty_n),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1537_pp0_iter1_reg(or_cond_i_i_reg_1537_pp0_iter1_reg),
        .or_cond_i_reg_1554_pp0_iter4_reg(or_cond_i_reg_1554_pp0_iter4_reg),
        .p(tmp_32_reg_1523),
        .ram_reg(ram_reg),
        .ram_reg_0(x_reg_1541),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(\tmp_129_1_reg_1482_reg_n_0_[0] ),
        .\right_border_buf_0_2_fu_170_reg[0] (\icmp_reg_1473_reg_n_0_[0] ),
        .\right_border_buf_0_2_fu_170_reg[0]_0 (\exitcond388_i_reg_1528_pp0_iter1_reg_reg_n_0_[0] ),
        .\right_border_buf_0_2_fu_170_reg[0]_1 (ap_enable_reg_pp0_iter5_reg_n_0),
        .\right_border_buf_0_3_fu_174_reg[7] (right_border_buf_0_3_fu_174),
        .\right_border_buf_0_3_fu_174_reg[7]_0 (tmp_37_reg_1564),
        .\right_border_buf_0_3_fu_174_reg[7]_1 (right_border_buf_0_4_fu_178),
        .sobel_img_data_strea_full_n(sobel_img_data_strea_full_n),
        .\src_kernel_win_0_va_7_reg_1590_reg[6] (tmp_24_reg_1518),
        .tmp_13_reg_1486(tmp_13_reg_1486),
        .\tmp_24_reg_1518_reg[0] (A__1[6]),
        .tmp_5_reg_1468(tmp_5_reg_1468));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_29 k_buf_0_val_5_U
       (.D({A__1[7],A__1[5:0]}),
        .E(right_border_buf_0_1_fu_1660),
        .Q(k_buf_0_val_5_addr_reg_1577),
        .WEA(k_buf_0_val_3_ce1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .brmerge_reg_1547_pp0_iter1_reg(brmerge_reg_1547_pp0_iter1_reg),
        .col_buf_0_val_1_0_fu_916_p3(col_buf_0_val_1_0_fu_916_p3),
        .col_buf_0_val_2_0_fu_934_p3(col_buf_0_val_2_0_fu_934_p3),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1537_pp0_iter1_reg(or_cond_i_i_reg_1537_pp0_iter1_reg),
        .ram_reg(k_buf_0_val_5_U_n_25),
        .ram_reg_0(x_reg_1541),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(\tmp_12_reg_1478_reg_n_0_[0] ),
        .ram_reg_3(k_buf_0_val_4_U_n_9),
        .ram_reg_4(\icmp_reg_1473_reg_n_0_[0] ),
        .ram_reg_5(ap_CS_fsm_pp0_stage0),
        .ram_reg_6(k_buf_0_val_4_U_n_10),
        .\right_border_buf_0_5_fu_182_reg[7] (right_border_buf_0_5_fu_182),
        .\right_border_buf_0_5_fu_182_reg[7]_0 (tmp_37_reg_1564),
        .\right_border_buf_0_5_fu_182_reg[7]_1 (right_border_buf_0_2_fu_170),
        .\src_kernel_win_0_va_6_reg_1583_reg[7] (col_buf_0_val_0_0_fu_898_p3),
        .\src_kernel_win_0_va_6_reg_1583_reg[7]_0 (tmp_23_reg_1513),
        .\src_kernel_win_0_va_7_reg_1590_reg[7] (tmp_24_reg_1518),
        .tmp_13_reg_1486(tmp_13_reg_1486),
        .\tmp_23_reg_1513_reg[1] (C));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \mOutPtr[1]_i_2__1 
       (.I0(k_buf_0_val_4_U_n_10),
        .I1(\SRL_SIG_reg[1][0] [1]),
        .I2(ap_enable_reg_pp0_iter5_reg_n_0),
        .I3(or_cond_i_reg_1554_pp0_iter4_reg),
        .I4(sobel_img_data_strea_full_n),
        .O(\ap_CS_fsm_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \mOutPtr[1]_i_3 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(k_buf_0_val_4_U_n_11),
        .I2(\SRL_SIG_reg[1][0] [1]),
        .I3(k_buf_0_val_4_U_n_10),
        .O(Sobel_U0_src_data_stream_V_read));
  LUT3 #(
    .INIT(8'h04)) 
    \or_cond_i_i_reg_1537[0]_i_1 
       (.I0(exitcond388_i_fu_721_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(k_buf_0_val_4_U_n_10),
        .O(\or_cond_i_i_reg_1537[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_reg_1537[0]_i_2 
       (.I0(tmp_9_fu_768_p2),
        .I1(ImagLoc_x_fu_748_p2),
        .O(p_0_in11_out));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1537[0]_i_4 
       (.I0(t_V_2_reg_323_reg[31]),
        .O(\or_cond_i_i_reg_1537[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1537[0]_i_5 
       (.I0(t_V_2_reg_323_reg[30]),
        .O(\or_cond_i_i_reg_1537[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1537[0]_i_6 
       (.I0(t_V_2_reg_323_reg[29]),
        .O(\or_cond_i_i_reg_1537[0]_i_6_n_0 ));
  FDRE \or_cond_i_i_reg_1537_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1547_pp0_iter1_reg0),
        .D(or_cond_i_i_reg_1537),
        .Q(or_cond_i_i_reg_1537_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i_i_reg_1537_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1537[0]_i_1_n_0 ),
        .D(p_0_in11_out),
        .Q(or_cond_i_i_reg_1537),
        .R(1'b0));
  CARRY4 \or_cond_i_i_reg_1537_reg[0]_i_3 
       (.CI(tmp_9_fu_768_p2_carry__2_i_9_n_0),
        .CO({\NLW_or_cond_i_i_reg_1537_reg[0]_i_3_CO_UNCONNECTED [3:2],\or_cond_i_i_reg_1537_reg[0]_i_3_n_2 ,\or_cond_i_i_reg_1537_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,t_V_2_reg_323_reg[30:29]}),
        .O({\NLW_or_cond_i_i_reg_1537_reg[0]_i_3_O_UNCONNECTED [3],ImagLoc_x_fu_748_p2,\or_cond_i_i_reg_1537_reg[0]_i_3_n_6 ,\or_cond_i_i_reg_1537_reg[0]_i_3_n_7 }),
        .S({1'b0,\or_cond_i_i_reg_1537[0]_i_4_n_0 ,\or_cond_i_i_reg_1537[0]_i_5_n_0 ,\or_cond_i_i_reg_1537[0]_i_6_n_0 }));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \or_cond_i_reg_1554[0]_i_1 
       (.I0(\icmp_reg_1473_reg_n_0_[0] ),
        .I1(\or_cond_i_reg_1554[0]_i_2_n_0 ),
        .I2(\or_cond_i_reg_1554[0]_i_3_n_0 ),
        .I3(\or_cond_i_reg_1554[0]_i_4_n_0 ),
        .O(or_cond_i_fu_850_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_i_reg_1554[0]_i_2 
       (.I0(t_V_2_reg_323_reg[4]),
        .I1(t_V_2_reg_323_reg[21]),
        .I2(t_V_2_reg_323_reg[18]),
        .I3(t_V_2_reg_323_reg[22]),
        .I4(\or_cond_i_reg_1554[0]_i_5_n_0 ),
        .O(\or_cond_i_reg_1554[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_i_reg_1554[0]_i_3 
       (.I0(t_V_2_reg_323_reg[2]),
        .I1(t_V_2_reg_323_reg[31]),
        .I2(t_V_2_reg_323_reg[8]),
        .I3(t_V_2_reg_323_reg[11]),
        .I4(\or_cond_i_reg_1554[0]_i_6_n_0 ),
        .O(\or_cond_i_reg_1554[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \or_cond_i_reg_1554[0]_i_4 
       (.I0(\or_cond_i_reg_1554[0]_i_7_n_0 ),
        .I1(\or_cond_i_reg_1554[0]_i_8_n_0 ),
        .I2(\or_cond_i_reg_1554[0]_i_9_n_0 ),
        .I3(t_V_2_reg_323_reg[27]),
        .I4(t_V_2_reg_323_reg[28]),
        .I5(t_V_2_reg_323_reg[20]),
        .O(\or_cond_i_reg_1554[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_1554[0]_i_5 
       (.I0(t_V_2_reg_323_reg[29]),
        .I1(t_V_2_reg_323_reg[7]),
        .I2(t_V_2_reg_323_reg[19]),
        .I3(t_V_2_reg_323_reg[12]),
        .O(\or_cond_i_reg_1554[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_1554[0]_i_6 
       (.I0(t_V_2_reg_323_reg[5]),
        .I1(t_V_2_reg_323_reg[3]),
        .I2(t_V_2_reg_323_reg[30]),
        .I3(t_V_2_reg_323_reg[24]),
        .O(\or_cond_i_reg_1554[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_1554[0]_i_7 
       (.I0(t_V_2_reg_323_reg[25]),
        .I1(t_V_2_reg_323_reg[16]),
        .I2(t_V_2_reg_323_reg[17]),
        .I3(t_V_2_reg_323_reg[13]),
        .O(\or_cond_i_reg_1554[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \or_cond_i_reg_1554[0]_i_8 
       (.I0(t_V_2_reg_323_reg[9]),
        .I1(t_V_2_reg_323_reg[6]),
        .I2(t_V_2_reg_323_reg[14]),
        .I3(t_V_2_reg_323_reg[1]),
        .O(\or_cond_i_reg_1554[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_1554[0]_i_9 
       (.I0(t_V_2_reg_323_reg[26]),
        .I1(t_V_2_reg_323_reg[10]),
        .I2(t_V_2_reg_323_reg[23]),
        .I3(t_V_2_reg_323_reg[15]),
        .O(\or_cond_i_reg_1554[0]_i_9_n_0 ));
  FDRE \or_cond_i_reg_1554_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1547_pp0_iter1_reg0),
        .D(or_cond_i_reg_1554),
        .Q(or_cond_i_reg_1554_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_1554_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(or_cond_i_reg_1554_pp0_iter1_reg),
        .Q(or_cond_i_reg_1554_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_1554_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(or_cond_i_reg_1554_pp0_iter2_reg),
        .Q(or_cond_i_reg_1554_pp0_iter3_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_1554_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(or_cond_i_reg_1554_pp0_iter3_reg),
        .Q(or_cond_i_reg_1554_pp0_iter4_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_1554_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1537[0]_i_1_n_0 ),
        .D(or_cond_i_fu_850_p2),
        .Q(or_cond_i_reg_1554),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_10_0_1_reg_1601_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_8_fu_1024_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_10_0_1_reg_1601_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b1}),
        .B({ap_block_state2_on_subcall_done2,ap_block_state2_on_subcall_done2,ap_block_state2_on_subcall_done2,ap_block_state2_on_subcall_done2,ap_block_state2_on_subcall_done2,ap_block_state2_on_subcall_done2,ap_block_state2_on_subcall_done2,ap_block_state2_on_subcall_done2,ap_block_state2_on_subcall_done2,ap_block_state2_on_subcall_done2,ap_block_state2_on_subcall_done2,ap_block_state2_on_subcall_done2,ap_block_state2_on_subcall_done2,ap_block_state2_on_subcall_done2,ap_block_state2_on_subcall_done2,ap_block_state2_on_subcall_done2,ap_block_state2_on_subcall_done2,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_10_0_1_reg_1601_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_4_fu_154}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_10_0_1_reg_1601_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b1),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_10_0_1_reg_1601_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(k_buf_0_val_4_U_n_9),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm1),
        .CEC(k_buf_0_val_4_U_n_9),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_10_0_1_reg_16010),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_10_0_1_reg_1601_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_10_0_1_reg_1601_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_Val2_10_0_1_reg_1601_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_Val2_10_0_1_reg_1601_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_10_0_1_reg_1601_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_Val2_10_0_1_reg_1601_reg_n_106,p_Val2_10_0_1_reg_1601_reg_n_107,p_Val2_10_0_1_reg_1601_reg_n_108,p_Val2_10_0_1_reg_1601_reg_n_109,p_Val2_10_0_1_reg_1601_reg_n_110,p_Val2_10_0_1_reg_1601_reg_n_111,p_Val2_10_0_1_reg_1601_reg_n_112,p_Val2_10_0_1_reg_1601_reg_n_113,p_Val2_10_0_1_reg_1601_reg_n_114,p_Val2_10_0_1_reg_1601_reg_n_115,p_Val2_10_0_1_reg_1601_reg_n_116,p_Val2_10_0_1_reg_1601_reg_n_117,p_Val2_10_0_1_reg_1601_reg_n_118,p_Val2_10_0_1_reg_1601_reg_n_119,p_Val2_10_0_1_reg_1601_reg_n_120,p_Val2_10_0_1_reg_1601_reg_n_121,p_Val2_10_0_1_reg_1601_reg_n_122,p_Val2_10_0_1_reg_1601_reg_n_123,p_Val2_10_0_1_reg_1601_reg_n_124,p_Val2_10_0_1_reg_1601_reg_n_125,p_Val2_10_0_1_reg_1601_reg_n_126,p_Val2_10_0_1_reg_1601_reg_n_127,p_Val2_10_0_1_reg_1601_reg_n_128,p_Val2_10_0_1_reg_1601_reg_n_129,p_Val2_10_0_1_reg_1601_reg_n_130,p_Val2_10_0_1_reg_1601_reg_n_131,p_Val2_10_0_1_reg_1601_reg_n_132,p_Val2_10_0_1_reg_1601_reg_n_133,p_Val2_10_0_1_reg_1601_reg_n_134,p_Val2_10_0_1_reg_1601_reg_n_135,p_Val2_10_0_1_reg_1601_reg_n_136,p_Val2_10_0_1_reg_1601_reg_n_137,p_Val2_10_0_1_reg_1601_reg_n_138,p_Val2_10_0_1_reg_1601_reg_n_139,p_Val2_10_0_1_reg_1601_reg_n_140,p_Val2_10_0_1_reg_1601_reg_n_141,p_Val2_10_0_1_reg_1601_reg_n_142,p_Val2_10_0_1_reg_1601_reg_n_143,p_Val2_10_0_1_reg_1601_reg_n_144,p_Val2_10_0_1_reg_1601_reg_n_145,p_Val2_10_0_1_reg_1601_reg_n_146,p_Val2_10_0_1_reg_1601_reg_n_147,p_Val2_10_0_1_reg_1601_reg_n_148,p_Val2_10_0_1_reg_1601_reg_n_149,p_Val2_10_0_1_reg_1601_reg_n_150,p_Val2_10_0_1_reg_1601_reg_n_151,p_Val2_10_0_1_reg_1601_reg_n_152,p_Val2_10_0_1_reg_1601_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_10_0_1_reg_1601_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_Val2_10_0_1_reg_1601_reg_i_1
       (.I0(or_cond_i_reg_1554_pp0_iter1_reg),
        .I1(k_buf_0_val_4_U_n_9),
        .O(p_Val2_10_0_1_reg_16010));
  CARRY4 p_Val2_10_1_1_fu_1103_p2_carry
       (.CI(1'b0),
        .CO({p_Val2_10_1_1_fu_1103_p2_carry_n_0,p_Val2_10_1_1_fu_1103_p2_carry_n_1,p_Val2_10_1_1_fu_1103_p2_carry_n_2,p_Val2_10_1_1_fu_1103_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({r_V_7_1_fu_1087_p2__0_carry_n_4,r_V_7_1_fu_1087_p2__0_carry_n_5,r_V_7_1_fu_1087_p2__0_carry_n_6,r_V_7_1_fu_1087_p2__0_carry_n_7}),
        .O({p_Val2_10_1_1_fu_1103_p2[4:2],NLW_p_Val2_10_1_1_fu_1103_p2_carry_O_UNCONNECTED[0]}),
        .S({sobelFilter_mac_mjbC_U46_n_7,sobelFilter_mac_mjbC_U46_n_8,sobelFilter_mac_mjbC_U46_n_9,sobelFilter_mac_mjbC_U46_n_10}));
  CARRY4 p_Val2_10_1_1_fu_1103_p2_carry__0
       (.CI(p_Val2_10_1_1_fu_1103_p2_carry_n_0),
        .CO({p_Val2_10_1_1_fu_1103_p2_carry__0_n_0,p_Val2_10_1_1_fu_1103_p2_carry__0_n_1,p_Val2_10_1_1_fu_1103_p2_carry__0_n_2,p_Val2_10_1_1_fu_1103_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({r_V_7_1_fu_1087_p2__0_carry__0_n_4,r_V_7_1_fu_1087_p2__0_carry__0_n_5,r_V_7_1_fu_1087_p2__0_carry__0_n_6,r_V_7_1_fu_1087_p2__0_carry__0_n_7}),
        .O(p_Val2_10_1_1_fu_1103_p2[8:5]),
        .S({sobelFilter_mac_mjbC_U46_n_11,sobelFilter_mac_mjbC_U46_n_12,sobelFilter_mac_mjbC_U46_n_13,sobelFilter_mac_mjbC_U46_n_14}));
  CARRY4 p_Val2_10_1_1_fu_1103_p2_carry__1
       (.CI(p_Val2_10_1_1_fu_1103_p2_carry__0_n_0),
        .CO({NLW_p_Val2_10_1_1_fu_1103_p2_carry__1_CO_UNCONNECTED[3:2],p_Val2_10_1_1_fu_1103_p2_carry__1_n_2,p_Val2_10_1_1_fu_1103_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,r_V_7_1_fu_1087_p2__0_carry__1_n_2,r_V_7_1_fu_1087_p2__0_carry__1_n_7}),
        .O({NLW_p_Val2_10_1_1_fu_1103_p2_carry__1_O_UNCONNECTED[3],p_Val2_10_1_1_fu_1103_p2[11:9]}),
        .S({1'b0,1'b1,sobelFilter_mac_mjbC_U46_n_4,sobelFilter_mac_mjbC_U46_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_10_1_1_reg_1606[11]_i_1 
       (.I0(or_cond_i_reg_1554_pp0_iter2_reg),
        .I1(k_buf_0_val_4_U_n_10),
        .O(p_Val2_10_1_1_reg_16060));
  FDRE \p_Val2_10_1_1_reg_1606_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(p_Val2_10_1_1_fu_1103_p2[10]),
        .Q(p_Val2_10_1_1_reg_1606[10]),
        .R(1'b0));
  FDRE \p_Val2_10_1_1_reg_1606_reg[11] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(p_Val2_10_1_1_fu_1103_p2[11]),
        .Q(p_Val2_10_1_1_reg_1606[11]),
        .R(1'b0));
  FDRE \p_Val2_10_1_1_reg_1606_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(p_Val2_10_1_1_fu_1103_p2[1]),
        .Q(p_Val2_10_1_1_reg_1606[1]),
        .R(1'b0));
  FDRE \p_Val2_10_1_1_reg_1606_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(p_Val2_10_1_1_fu_1103_p2[2]),
        .Q(p_Val2_10_1_1_reg_1606[2]),
        .R(1'b0));
  FDRE \p_Val2_10_1_1_reg_1606_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(p_Val2_10_1_1_fu_1103_p2[3]),
        .Q(p_Val2_10_1_1_reg_1606[3]),
        .R(1'b0));
  FDRE \p_Val2_10_1_1_reg_1606_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(p_Val2_10_1_1_fu_1103_p2[4]),
        .Q(p_Val2_10_1_1_reg_1606[4]),
        .R(1'b0));
  FDRE \p_Val2_10_1_1_reg_1606_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(p_Val2_10_1_1_fu_1103_p2[5]),
        .Q(p_Val2_10_1_1_reg_1606[5]),
        .R(1'b0));
  FDRE \p_Val2_10_1_1_reg_1606_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(p_Val2_10_1_1_fu_1103_p2[6]),
        .Q(p_Val2_10_1_1_reg_1606[6]),
        .R(1'b0));
  FDRE \p_Val2_10_1_1_reg_1606_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(p_Val2_10_1_1_fu_1103_p2[7]),
        .Q(p_Val2_10_1_1_reg_1606[7]),
        .R(1'b0));
  FDRE \p_Val2_10_1_1_reg_1606_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(p_Val2_10_1_1_fu_1103_p2[8]),
        .Q(p_Val2_10_1_1_reg_1606[8]),
        .R(1'b0));
  FDRE \p_Val2_10_1_1_reg_1606_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(p_Val2_10_1_1_fu_1103_p2[9]),
        .Q(p_Val2_10_1_1_reg_1606[9]),
        .R(1'b0));
  CARRY4 p_Val2_1_fu_1232_p2__0_carry
       (.CI(1'b0),
        .CO({p_Val2_1_fu_1232_p2__0_carry_n_0,p_Val2_1_fu_1232_p2__0_carry_n_1,p_Val2_1_fu_1232_p2__0_carry_n_2,p_Val2_1_fu_1232_p2__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_1_fu_1232_p2__0_carry_i_1_n_0,p_Val2_1_fu_1232_p2__0_carry_i_2_n_0,p_Val2_1_fu_1232_p2__0_carry_i_3_n_0,1'b0}),
        .O(p_Val2_1_fu_1232_p2[3:0]),
        .S({p_Val2_1_fu_1232_p2__0_carry_i_4_n_0,p_Val2_1_fu_1232_p2__0_carry_i_5_n_0,p_Val2_1_fu_1232_p2__0_carry_i_6_n_0,p_Val2_1_fu_1232_p2__0_carry_i_7_n_0}));
  CARRY4 p_Val2_1_fu_1232_p2__0_carry__0
       (.CI(p_Val2_1_fu_1232_p2__0_carry_n_0),
        .CO({NLW_p_Val2_1_fu_1232_p2__0_carry__0_CO_UNCONNECTED[3],p_Val2_1_fu_1232_p2__0_carry__0_n_1,p_Val2_1_fu_1232_p2__0_carry__0_n_2,p_Val2_1_fu_1232_p2__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_1_fu_1232_p2__0_carry__0_i_1_n_0,p_Val2_1_fu_1232_p2__0_carry__0_i_2_n_0,p_Val2_1_fu_1232_p2__0_carry__0_i_3_n_0}),
        .O(p_Val2_1_fu_1232_p2[7:4]),
        .S({p_Val2_1_fu_1232_p2__0_carry__0_i_4_n_0,p_Val2_1_fu_1232_p2__0_carry__0_i_5_n_0,p_Val2_1_fu_1232_p2__0_carry__0_i_6_n_0,p_Val2_1_fu_1232_p2__0_carry__0_i_7_n_0}));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_1_fu_1232_p2__0_carry__0_i_1
       (.I0(tmp26_reg_1631[5]),
        .I1(tmp_44_reg_1616[5]),
        .I2(tmp24_reg_1626[5]),
        .O(p_Val2_1_fu_1232_p2__0_carry__0_i_1_n_0));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_1_fu_1232_p2__0_carry__0_i_2
       (.I0(tmp26_reg_1631[4]),
        .I1(tmp_44_reg_1616[4]),
        .I2(tmp24_reg_1626[4]),
        .O(p_Val2_1_fu_1232_p2__0_carry__0_i_2_n_0));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_1_fu_1232_p2__0_carry__0_i_3
       (.I0(tmp26_reg_1631[3]),
        .I1(tmp_44_reg_1616[3]),
        .I2(tmp24_reg_1626[3]),
        .O(p_Val2_1_fu_1232_p2__0_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    p_Val2_1_fu_1232_p2__0_carry__0_i_4
       (.I0(tmp24_reg_1626[6]),
        .I1(tmp_44_reg_1616[6]),
        .I2(tmp26_reg_1631[6]),
        .I3(tmp_44_reg_1616[7]),
        .I4(tmp26_reg_1631[7]),
        .I5(tmp24_reg_1626[7]),
        .O(p_Val2_1_fu_1232_p2__0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_1_fu_1232_p2__0_carry__0_i_5
       (.I0(p_Val2_1_fu_1232_p2__0_carry__0_i_1_n_0),
        .I1(tmp_44_reg_1616[6]),
        .I2(tmp26_reg_1631[6]),
        .I3(tmp24_reg_1626[6]),
        .O(p_Val2_1_fu_1232_p2__0_carry__0_i_5_n_0));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_1_fu_1232_p2__0_carry__0_i_6
       (.I0(tmp26_reg_1631[5]),
        .I1(tmp_44_reg_1616[5]),
        .I2(tmp24_reg_1626[5]),
        .I3(p_Val2_1_fu_1232_p2__0_carry__0_i_2_n_0),
        .O(p_Val2_1_fu_1232_p2__0_carry__0_i_6_n_0));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_1_fu_1232_p2__0_carry__0_i_7
       (.I0(tmp26_reg_1631[4]),
        .I1(tmp_44_reg_1616[4]),
        .I2(tmp24_reg_1626[4]),
        .I3(p_Val2_1_fu_1232_p2__0_carry__0_i_3_n_0),
        .O(p_Val2_1_fu_1232_p2__0_carry__0_i_7_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_1_fu_1232_p2__0_carry_i_1
       (.I0(tmp26_reg_1631[2]),
        .I1(tmp_44_reg_1616[2]),
        .I2(tmp24_reg_1626[2]),
        .O(p_Val2_1_fu_1232_p2__0_carry_i_1_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_1_fu_1232_p2__0_carry_i_2
       (.I0(tmp26_reg_1631[1]),
        .I1(tmp_44_reg_1616[1]),
        .I2(tmp24_reg_1626[1]),
        .O(p_Val2_1_fu_1232_p2__0_carry_i_2_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_1_fu_1232_p2__0_carry_i_3
       (.I0(tmp26_reg_1631[0]),
        .I1(tmp_44_reg_1616[0]),
        .I2(tmp24_reg_1626[0]),
        .O(p_Val2_1_fu_1232_p2__0_carry_i_3_n_0));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_1_fu_1232_p2__0_carry_i_4
       (.I0(tmp26_reg_1631[3]),
        .I1(tmp_44_reg_1616[3]),
        .I2(tmp24_reg_1626[3]),
        .I3(p_Val2_1_fu_1232_p2__0_carry_i_1_n_0),
        .O(p_Val2_1_fu_1232_p2__0_carry_i_4_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_1_fu_1232_p2__0_carry_i_5
       (.I0(tmp26_reg_1631[2]),
        .I1(tmp_44_reg_1616[2]),
        .I2(tmp24_reg_1626[2]),
        .I3(p_Val2_1_fu_1232_p2__0_carry_i_2_n_0),
        .O(p_Val2_1_fu_1232_p2__0_carry_i_5_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_1_fu_1232_p2__0_carry_i_6
       (.I0(tmp26_reg_1631[1]),
        .I1(tmp_44_reg_1616[1]),
        .I2(tmp24_reg_1626[1]),
        .I3(p_Val2_1_fu_1232_p2__0_carry_i_3_n_0),
        .O(p_Val2_1_fu_1232_p2__0_carry_i_6_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'h96)) 
    p_Val2_1_fu_1232_p2__0_carry_i_7
       (.I0(tmp26_reg_1631[0]),
        .I1(tmp_44_reg_1616[0]),
        .I2(tmp24_reg_1626[0]),
        .O(p_Val2_1_fu_1232_p2__0_carry_i_7_n_0));
  CARRY4 p_Val2_2_fu_1214_p2__1_carry
       (.CI(1'b0),
        .CO({p_Val2_2_fu_1214_p2__1_carry_n_0,p_Val2_2_fu_1214_p2__1_carry_n_1,p_Val2_2_fu_1214_p2__1_carry_n_2,p_Val2_2_fu_1214_p2__1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_2_fu_1214_p2__1_carry_i_1_n_0,p_Val2_2_fu_1214_p2__1_carry_i_2_n_0,p_Val2_2_fu_1214_p2__1_carry_i_3_n_0,1'b0}),
        .O(NLW_p_Val2_2_fu_1214_p2__1_carry_O_UNCONNECTED[3:0]),
        .S({p_Val2_2_fu_1214_p2__1_carry_i_4_n_0,p_Val2_2_fu_1214_p2__1_carry_i_5_n_0,p_Val2_2_fu_1214_p2__1_carry_i_6_n_0,p_Val2_2_fu_1214_p2__1_carry_i_7_n_0}));
  CARRY4 p_Val2_2_fu_1214_p2__1_carry__0
       (.CI(p_Val2_2_fu_1214_p2__1_carry_n_0),
        .CO({p_Val2_2_fu_1214_p2__1_carry__0_n_0,p_Val2_2_fu_1214_p2__1_carry__0_n_1,p_Val2_2_fu_1214_p2__1_carry__0_n_2,p_Val2_2_fu_1214_p2__1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_2_fu_1214_p2__1_carry__0_i_1_n_0,p_Val2_2_fu_1214_p2__1_carry__0_i_2_n_0,p_Val2_2_fu_1214_p2__1_carry__0_i_3_n_0,p_Val2_2_fu_1214_p2__1_carry__0_i_4_n_0}),
        .O(NLW_p_Val2_2_fu_1214_p2__1_carry__0_O_UNCONNECTED[3:0]),
        .S({p_Val2_2_fu_1214_p2__1_carry__0_i_5_n_0,p_Val2_2_fu_1214_p2__1_carry__0_i_6_n_0,p_Val2_2_fu_1214_p2__1_carry__0_i_7_n_0,p_Val2_2_fu_1214_p2__1_carry__0_i_8_n_0}));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_2_fu_1214_p2__1_carry__0_i_1
       (.I0(p_Val2_10_1_1_reg_1606[6]),
        .I1(tmp22_reg_1621[6]),
        .I2(r_V_7_1_2_reg_1611[6]),
        .O(p_Val2_2_fu_1214_p2__1_carry__0_i_1_n_0));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_2_fu_1214_p2__1_carry__0_i_2
       (.I0(p_Val2_10_1_1_reg_1606[5]),
        .I1(tmp22_reg_1621[5]),
        .I2(r_V_7_1_2_reg_1611[5]),
        .O(p_Val2_2_fu_1214_p2__1_carry__0_i_2_n_0));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_2_fu_1214_p2__1_carry__0_i_3
       (.I0(p_Val2_10_1_1_reg_1606[4]),
        .I1(tmp22_reg_1621[4]),
        .I2(r_V_7_1_2_reg_1611[4]),
        .O(p_Val2_2_fu_1214_p2__1_carry__0_i_3_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_2_fu_1214_p2__1_carry__0_i_4
       (.I0(p_Val2_10_1_1_reg_1606[3]),
        .I1(tmp22_reg_1621[3]),
        .I2(r_V_7_1_2_reg_1611[3]),
        .O(p_Val2_2_fu_1214_p2__1_carry__0_i_4_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_2_fu_1214_p2__1_carry__0_i_5
       (.I0(p_Val2_10_1_1_reg_1606[7]),
        .I1(tmp22_reg_1621[7]),
        .I2(r_V_7_1_2_reg_1611[7]),
        .I3(p_Val2_2_fu_1214_p2__1_carry__0_i_1_n_0),
        .O(p_Val2_2_fu_1214_p2__1_carry__0_i_5_n_0));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_2_fu_1214_p2__1_carry__0_i_6
       (.I0(p_Val2_10_1_1_reg_1606[6]),
        .I1(tmp22_reg_1621[6]),
        .I2(r_V_7_1_2_reg_1611[6]),
        .I3(p_Val2_2_fu_1214_p2__1_carry__0_i_2_n_0),
        .O(p_Val2_2_fu_1214_p2__1_carry__0_i_6_n_0));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_2_fu_1214_p2__1_carry__0_i_7
       (.I0(p_Val2_10_1_1_reg_1606[5]),
        .I1(tmp22_reg_1621[5]),
        .I2(r_V_7_1_2_reg_1611[5]),
        .I3(p_Val2_2_fu_1214_p2__1_carry__0_i_3_n_0),
        .O(p_Val2_2_fu_1214_p2__1_carry__0_i_7_n_0));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_2_fu_1214_p2__1_carry__0_i_8
       (.I0(p_Val2_10_1_1_reg_1606[4]),
        .I1(tmp22_reg_1621[4]),
        .I2(r_V_7_1_2_reg_1611[4]),
        .I3(p_Val2_2_fu_1214_p2__1_carry__0_i_4_n_0),
        .O(p_Val2_2_fu_1214_p2__1_carry__0_i_8_n_0));
  CARRY4 p_Val2_2_fu_1214_p2__1_carry__1
       (.CI(p_Val2_2_fu_1214_p2__1_carry__0_n_0),
        .CO({NLW_p_Val2_2_fu_1214_p2__1_carry__1_CO_UNCONNECTED[3],p_Val2_2_fu_1214_p2__1_carry__1_n_1,p_Val2_2_fu_1214_p2__1_carry__1_n_2,p_Val2_2_fu_1214_p2__1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_2_fu_1214_p2__1_carry__1_i_1_n_0,p_Val2_2_fu_1214_p2__1_carry__1_i_2_n_0,p_Val2_2_fu_1214_p2__1_carry__1_i_3_n_0}),
        .O({isneg_fu_1220_p3,p_Val2_2_fu_1214_p2__1_carry__1_n_5,p_Val2_2_fu_1214_p2__1_carry__1_n_6,p_Val2_2_fu_1214_p2__1_carry__1_n_7}),
        .S({p_Val2_2_fu_1214_p2__1_carry__1_i_4_n_0,p_Val2_2_fu_1214_p2__1_carry__1_i_5_n_0,p_Val2_2_fu_1214_p2__1_carry__1_i_6_n_0,p_Val2_2_fu_1214_p2__1_carry__1_i_7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_2_fu_1214_p2__1_carry__1_i_1
       (.I0(tmp22_reg_1621[10]),
        .I1(p_Val2_10_1_1_reg_1606[10]),
        .O(p_Val2_2_fu_1214_p2__1_carry__1_i_1_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_2_fu_1214_p2__1_carry__1_i_2
       (.I0(p_Val2_10_1_1_reg_1606[8]),
        .I1(tmp22_reg_1621[8]),
        .I2(r_V_7_1_2_reg_1611[8]),
        .O(p_Val2_2_fu_1214_p2__1_carry__1_i_2_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_2_fu_1214_p2__1_carry__1_i_3
       (.I0(p_Val2_10_1_1_reg_1606[7]),
        .I1(tmp22_reg_1621[7]),
        .I2(r_V_7_1_2_reg_1611[7]),
        .O(p_Val2_2_fu_1214_p2__1_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'hD2)) 
    p_Val2_2_fu_1214_p2__1_carry__1_i_4
       (.I0(tmp22_reg_1621[10]),
        .I1(p_Val2_10_1_1_reg_1606[10]),
        .I2(p_Val2_10_1_1_reg_1606[11]),
        .O(p_Val2_2_fu_1214_p2__1_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h99969666)) 
    p_Val2_2_fu_1214_p2__1_carry__1_i_5
       (.I0(p_Val2_10_1_1_reg_1606[10]),
        .I1(tmp22_reg_1621[10]),
        .I2(r_V_7_1_2_reg_1611[9]),
        .I3(tmp22_reg_1621[9]),
        .I4(p_Val2_10_1_1_reg_1606[9]),
        .O(p_Val2_2_fu_1214_p2__1_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_2_fu_1214_p2__1_carry__1_i_6
       (.I0(p_Val2_2_fu_1214_p2__1_carry__1_i_2_n_0),
        .I1(tmp22_reg_1621[9]),
        .I2(p_Val2_10_1_1_reg_1606[9]),
        .I3(r_V_7_1_2_reg_1611[9]),
        .O(p_Val2_2_fu_1214_p2__1_carry__1_i_6_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_2_fu_1214_p2__1_carry__1_i_7
       (.I0(p_Val2_10_1_1_reg_1606[8]),
        .I1(tmp22_reg_1621[8]),
        .I2(r_V_7_1_2_reg_1611[8]),
        .I3(p_Val2_2_fu_1214_p2__1_carry__1_i_3_n_0),
        .O(p_Val2_2_fu_1214_p2__1_carry__1_i_7_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_2_fu_1214_p2__1_carry_i_1
       (.I0(p_Val2_10_1_1_reg_1606[2]),
        .I1(tmp22_reg_1621[2]),
        .I2(r_V_7_1_2_reg_1611[2]),
        .O(p_Val2_2_fu_1214_p2__1_carry_i_1_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    p_Val2_2_fu_1214_p2__1_carry_i_2
       (.I0(p_Val2_10_1_1_reg_1606[1]),
        .I1(tmp22_reg_1621[1]),
        .I2(r_V_7_1_2_reg_1611[1]),
        .O(p_Val2_2_fu_1214_p2__1_carry_i_2_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    p_Val2_2_fu_1214_p2__1_carry_i_3
       (.I0(tmp24_reg_1626[0]),
        .I1(tmp22_reg_1621[0]),
        .O(p_Val2_2_fu_1214_p2__1_carry_i_3_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_2_fu_1214_p2__1_carry_i_4
       (.I0(p_Val2_10_1_1_reg_1606[3]),
        .I1(tmp22_reg_1621[3]),
        .I2(r_V_7_1_2_reg_1611[3]),
        .I3(p_Val2_2_fu_1214_p2__1_carry_i_1_n_0),
        .O(p_Val2_2_fu_1214_p2__1_carry_i_4_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_2_fu_1214_p2__1_carry_i_5
       (.I0(p_Val2_10_1_1_reg_1606[2]),
        .I1(tmp22_reg_1621[2]),
        .I2(r_V_7_1_2_reg_1611[2]),
        .I3(p_Val2_2_fu_1214_p2__1_carry_i_2_n_0),
        .O(p_Val2_2_fu_1214_p2__1_carry_i_5_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    p_Val2_2_fu_1214_p2__1_carry_i_6
       (.I0(p_Val2_10_1_1_reg_1606[1]),
        .I1(tmp22_reg_1621[1]),
        .I2(r_V_7_1_2_reg_1611[1]),
        .I3(p_Val2_2_fu_1214_p2__1_carry_i_3_n_0),
        .O(p_Val2_2_fu_1214_p2__1_carry_i_6_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_2_fu_1214_p2__1_carry_i_7
       (.I0(tmp24_reg_1626[0]),
        .I1(tmp22_reg_1621[0]),
        .O(p_Val2_2_fu_1214_p2__1_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1636[0]_i_1 
       (.I0(p_Val2_1_fu_1232_p2[0]),
        .I1(isneg_fu_1220_p3),
        .I2(p_Val2_2_fu_1214_p2__1_carry__1_n_6),
        .I3(p_Val2_2_fu_1214_p2__1_carry__1_n_7),
        .I4(p_Val2_2_fu_1214_p2__1_carry__1_n_5),
        .O(\p_Val2_s_reg_1636[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1636[1]_i_1 
       (.I0(p_Val2_1_fu_1232_p2[1]),
        .I1(isneg_fu_1220_p3),
        .I2(p_Val2_2_fu_1214_p2__1_carry__1_n_6),
        .I3(p_Val2_2_fu_1214_p2__1_carry__1_n_7),
        .I4(p_Val2_2_fu_1214_p2__1_carry__1_n_5),
        .O(\p_Val2_s_reg_1636[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1636[2]_i_1 
       (.I0(p_Val2_1_fu_1232_p2[2]),
        .I1(isneg_fu_1220_p3),
        .I2(p_Val2_2_fu_1214_p2__1_carry__1_n_6),
        .I3(p_Val2_2_fu_1214_p2__1_carry__1_n_7),
        .I4(p_Val2_2_fu_1214_p2__1_carry__1_n_5),
        .O(\p_Val2_s_reg_1636[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1636[3]_i_1 
       (.I0(p_Val2_1_fu_1232_p2[3]),
        .I1(isneg_fu_1220_p3),
        .I2(p_Val2_2_fu_1214_p2__1_carry__1_n_6),
        .I3(p_Val2_2_fu_1214_p2__1_carry__1_n_7),
        .I4(p_Val2_2_fu_1214_p2__1_carry__1_n_5),
        .O(\p_Val2_s_reg_1636[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1636[4]_i_1 
       (.I0(p_Val2_1_fu_1232_p2[4]),
        .I1(isneg_fu_1220_p3),
        .I2(p_Val2_2_fu_1214_p2__1_carry__1_n_6),
        .I3(p_Val2_2_fu_1214_p2__1_carry__1_n_7),
        .I4(p_Val2_2_fu_1214_p2__1_carry__1_n_5),
        .O(\p_Val2_s_reg_1636[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1636[5]_i_1 
       (.I0(p_Val2_1_fu_1232_p2[5]),
        .I1(isneg_fu_1220_p3),
        .I2(p_Val2_2_fu_1214_p2__1_carry__1_n_6),
        .I3(p_Val2_2_fu_1214_p2__1_carry__1_n_7),
        .I4(p_Val2_2_fu_1214_p2__1_carry__1_n_5),
        .O(\p_Val2_s_reg_1636[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1636[6]_i_1 
       (.I0(p_Val2_1_fu_1232_p2[6]),
        .I1(isneg_fu_1220_p3),
        .I2(p_Val2_2_fu_1214_p2__1_carry__1_n_6),
        .I3(p_Val2_2_fu_1214_p2__1_carry__1_n_7),
        .I4(p_Val2_2_fu_1214_p2__1_carry__1_n_5),
        .O(\p_Val2_s_reg_1636[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022222220)) 
    \p_Val2_s_reg_1636[7]_i_1 
       (.I0(or_cond_i_reg_1554_pp0_iter3_reg),
        .I1(k_buf_0_val_4_U_n_10),
        .I2(p_Val2_2_fu_1214_p2__1_carry__1_n_5),
        .I3(p_Val2_2_fu_1214_p2__1_carry__1_n_7),
        .I4(p_Val2_2_fu_1214_p2__1_carry__1_n_6),
        .I5(isneg_fu_1220_p3),
        .O(\p_Val2_s_reg_1636[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_s_reg_1636[7]_i_2 
       (.I0(or_cond_i_reg_1554_pp0_iter3_reg),
        .I1(k_buf_0_val_4_U_n_10),
        .O(p_Val2_s_reg_16360));
  LUT5 #(
    .INIT(32'h00000002)) 
    \p_Val2_s_reg_1636[7]_i_3 
       (.I0(p_Val2_1_fu_1232_p2[7]),
        .I1(isneg_fu_1220_p3),
        .I2(p_Val2_2_fu_1214_p2__1_carry__1_n_6),
        .I3(p_Val2_2_fu_1214_p2__1_carry__1_n_7),
        .I4(p_Val2_2_fu_1214_p2__1_carry__1_n_5),
        .O(\p_Val2_s_reg_1636[7]_i_3_n_0 ));
  FDSE \p_Val2_s_reg_1636_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_16360),
        .D(\p_Val2_s_reg_1636[0]_i_1_n_0 ),
        .Q(\p_Val2_s_reg_1636_reg[7]_0 [0]),
        .S(\p_Val2_s_reg_1636[7]_i_1_n_0 ));
  FDSE \p_Val2_s_reg_1636_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_16360),
        .D(\p_Val2_s_reg_1636[1]_i_1_n_0 ),
        .Q(\p_Val2_s_reg_1636_reg[7]_0 [1]),
        .S(\p_Val2_s_reg_1636[7]_i_1_n_0 ));
  FDSE \p_Val2_s_reg_1636_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_16360),
        .D(\p_Val2_s_reg_1636[2]_i_1_n_0 ),
        .Q(\p_Val2_s_reg_1636_reg[7]_0 [2]),
        .S(\p_Val2_s_reg_1636[7]_i_1_n_0 ));
  FDSE \p_Val2_s_reg_1636_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_16360),
        .D(\p_Val2_s_reg_1636[3]_i_1_n_0 ),
        .Q(\p_Val2_s_reg_1636_reg[7]_0 [3]),
        .S(\p_Val2_s_reg_1636[7]_i_1_n_0 ));
  FDSE \p_Val2_s_reg_1636_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_16360),
        .D(\p_Val2_s_reg_1636[4]_i_1_n_0 ),
        .Q(\p_Val2_s_reg_1636_reg[7]_0 [4]),
        .S(\p_Val2_s_reg_1636[7]_i_1_n_0 ));
  FDSE \p_Val2_s_reg_1636_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_16360),
        .D(\p_Val2_s_reg_1636[5]_i_1_n_0 ),
        .Q(\p_Val2_s_reg_1636_reg[7]_0 [5]),
        .S(\p_Val2_s_reg_1636[7]_i_1_n_0 ));
  FDSE \p_Val2_s_reg_1636_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_16360),
        .D(\p_Val2_s_reg_1636[6]_i_1_n_0 ),
        .Q(\p_Val2_s_reg_1636_reg[7]_0 [6]),
        .S(\p_Val2_s_reg_1636[7]_i_1_n_0 ));
  FDSE \p_Val2_s_reg_1636_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_16360),
        .D(\p_Val2_s_reg_1636[7]_i_3_n_0 ),
        .Q(\p_Val2_s_reg_1636_reg[7]_0 [7]),
        .S(\p_Val2_s_reg_1636[7]_i_1_n_0 ));
  CARRY4 p_assign_2_fu_806_p2_carry
       (.CI(1'b0),
        .CO({p_assign_2_fu_806_p2_carry_n_0,p_assign_2_fu_806_p2_carry_n_1,p_assign_2_fu_806_p2_carry_n_2,p_assign_2_fu_806_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({tmp_8_reg_1455_reg__0[2],tmp_2_reg_1413,1'b0}),
        .O(p_assign_2_fu_806_p2[3:0]),
        .S({p_assign_2_fu_806_p2_carry_i_1_n_0,p_assign_2_fu_806_p2_carry_i_2_n_0,p_assign_2_fu_806_p2_carry_i_3_n_0,t_V_2_reg_323_reg__0}));
  CARRY4 p_assign_2_fu_806_p2_carry__0
       (.CI(p_assign_2_fu_806_p2_carry_n_0),
        .CO({p_assign_2_fu_806_p2_carry__0_n_0,p_assign_2_fu_806_p2_carry__0_n_1,p_assign_2_fu_806_p2_carry__0_n_2,p_assign_2_fu_806_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1455_reg__0[6:3]),
        .O(p_assign_2_fu_806_p2[7:4]),
        .S({p_assign_2_fu_806_p2_carry__0_i_1_n_0,p_assign_2_fu_806_p2_carry__0_i_2_n_0,p_assign_2_fu_806_p2_carry__0_i_3_n_0,p_assign_2_fu_806_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'hA959)) 
    p_assign_2_fu_806_p2_carry__0_i_1
       (.I0(tmp_8_reg_1455_reg__0[6]),
        .I1(\x_reg_1541_reg[8]_i_2_n_5 ),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(p_assign_1_fu_787_p2[7]),
        .O(p_assign_2_fu_806_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    p_assign_2_fu_806_p2_carry__0_i_2
       (.I0(tmp_8_reg_1455_reg__0[5]),
        .I1(\x_reg_1541_reg[8]_i_2_n_6 ),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(p_assign_1_fu_787_p2[6]),
        .O(p_assign_2_fu_806_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    p_assign_2_fu_806_p2_carry__0_i_3
       (.I0(tmp_8_reg_1455_reg__0[4]),
        .I1(\x_reg_1541_reg[8]_i_2_n_7 ),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(p_assign_1_fu_787_p2[5]),
        .O(p_assign_2_fu_806_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    p_assign_2_fu_806_p2_carry__0_i_4
       (.I0(tmp_8_reg_1455_reg__0[3]),
        .I1(\x_reg_1541_reg[4]_i_2_n_4 ),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(p_assign_1_fu_787_p2[4]),
        .O(p_assign_2_fu_806_p2_carry__0_i_4_n_0));
  CARRY4 p_assign_2_fu_806_p2_carry__1
       (.CI(p_assign_2_fu_806_p2_carry__0_n_0),
        .CO({NLW_p_assign_2_fu_806_p2_carry__1_CO_UNCONNECTED[3:2],p_assign_2_fu_806_p2_carry__1_n_2,p_assign_2_fu_806_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_8_reg_1455_reg__0[8:7]}),
        .O({NLW_p_assign_2_fu_806_p2_carry__1_O_UNCONNECTED[3],p_assign_2_fu_806_p2[10:8]}),
        .S({1'b0,p_assign_2_fu_806_p2_carry__1_i_1_n_0,p_assign_2_fu_806_p2_carry__1_i_2_n_0,p_assign_2_fu_806_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'hA959)) 
    p_assign_2_fu_806_p2_carry__1_i_1
       (.I0(tmp_8_reg_1455_reg__0[9]),
        .I1(\x_reg_1541_reg[10]_i_3_n_6 ),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(p_assign_1_fu_787_p2[10]),
        .O(p_assign_2_fu_806_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    p_assign_2_fu_806_p2_carry__1_i_2
       (.I0(tmp_8_reg_1455_reg__0[8]),
        .I1(\x_reg_1541_reg[10]_i_3_n_7 ),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(p_assign_1_fu_787_p2[9]),
        .O(p_assign_2_fu_806_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    p_assign_2_fu_806_p2_carry__1_i_3
       (.I0(tmp_8_reg_1455_reg__0[7]),
        .I1(\x_reg_1541_reg[8]_i_2_n_4 ),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(p_assign_1_fu_787_p2[8]),
        .O(p_assign_2_fu_806_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    p_assign_2_fu_806_p2_carry_i_1
       (.I0(tmp_8_reg_1455_reg__0[2]),
        .I1(\x_reg_1541_reg[4]_i_2_n_5 ),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(p_assign_1_fu_787_p2[3]),
        .O(p_assign_2_fu_806_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    p_assign_2_fu_806_p2_carry_i_2
       (.I0(tmp_2_reg_1413[1]),
        .I1(\x_reg_1541_reg[4]_i_2_n_6 ),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(p_assign_1_fu_787_p2[2]),
        .O(p_assign_2_fu_806_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    p_assign_2_fu_806_p2_carry_i_3
       (.I0(tmp_2_reg_1413[0]),
        .I1(\x_reg_1541_reg[4]_i_2_n_7 ),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(p_assign_1_fu_787_p2[1]),
        .O(p_assign_2_fu_806_p2_carry_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \p_neg393_i_reg_1406[0]_i_1 
       (.I0(\tmp_1_reg_1401_reg[31]_0 [0]),
        .O(p_neg393_i_fu_346_p2));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_neg393_i_reg_1406[1]_i_1 
       (.I0(\tmp_1_reg_1401_reg[31]_0 [0]),
        .I1(\tmp_1_reg_1401_reg[31]_0 [1]),
        .O(\p_neg393_i_reg_1406[1]_i_1_n_0 ));
  FDRE \p_neg393_i_reg_1406_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(p_neg393_i_fu_346_p2),
        .Q(p_neg393_i_reg_1406[0]),
        .R(1'b0));
  FDRE \p_neg393_i_reg_1406_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_neg393_i_reg_1406[1]_i_1_n_0 ),
        .Q(p_neg393_i_reg_1406[1]),
        .R(1'b0));
  CARRY4 r_V_7_1_2_fu_1112_p2_carry
       (.CI(1'b0),
        .CO({r_V_7_1_2_fu_1112_p2_carry_n_0,r_V_7_1_2_fu_1112_p2_carry_n_1,r_V_7_1_2_fu_1112_p2_carry_n_2,r_V_7_1_2_fu_1112_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({r_V_7_1_2_fu_1112_p2_carry_i_1_n_0,r_V_7_1_2_fu_1112_p2_carry_i_2_n_0,r_V_7_1_2_fu_1112_p2_carry_i_3_n_0,1'b0}),
        .O(tmp_43_fu_1117_p1[4:1]),
        .S({r_V_7_1_2_fu_1112_p2_carry_i_4_n_0,r_V_7_1_2_fu_1112_p2_carry_i_5_n_0,r_V_7_1_2_fu_1112_p2_carry_i_6_n_0,r_V_7_1_2_fu_1112_p2_carry_i_7_n_0}));
  CARRY4 r_V_7_1_2_fu_1112_p2_carry__0
       (.CI(r_V_7_1_2_fu_1112_p2_carry_n_0),
        .CO({r_V_7_1_2_fu_1112_p2_carry__0_n_0,r_V_7_1_2_fu_1112_p2_carry__0_n_1,r_V_7_1_2_fu_1112_p2_carry__0_n_2,r_V_7_1_2_fu_1112_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_43_fu_1117_p1[8:5]),
        .S({r_V_7_1_2_fu_1112_p2_carry__0_i_1_n_0,r_V_7_1_2_fu_1112_p2_carry__0_i_2_n_0,r_V_7_1_2_fu_1112_p2_carry__0_i_3_n_0,r_V_7_1_2_fu_1112_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_1_2_fu_1112_p2_carry__0_i_1
       (.I0(src_kernel_win_0_va_7_reg_1590[7]),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .O(r_V_7_1_2_fu_1112_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_1_2_fu_1112_p2_carry__0_i_2
       (.I0(src_kernel_win_0_va_7_reg_1590[6]),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .O(r_V_7_1_2_fu_1112_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_1_2_fu_1112_p2_carry__0_i_3
       (.I0(src_kernel_win_0_va_7_reg_1590[5]),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .O(r_V_7_1_2_fu_1112_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_1_2_fu_1112_p2_carry__0_i_4
       (.I0(src_kernel_win_0_va_7_reg_1590[4]),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .O(r_V_7_1_2_fu_1112_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_1_2_fu_1112_p2_carry_i_1
       (.I0(src_kernel_win_0_va_7_reg_1590[3]),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .O(r_V_7_1_2_fu_1112_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_1_2_fu_1112_p2_carry_i_2
       (.I0(src_kernel_win_0_va_7_reg_1590[2]),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .O(r_V_7_1_2_fu_1112_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_1_2_fu_1112_p2_carry_i_3
       (.I0(src_kernel_win_0_va_7_reg_1590[1]),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .O(r_V_7_1_2_fu_1112_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_1_2_fu_1112_p2_carry_i_4
       (.I0(src_kernel_win_0_va_7_reg_1590[3]),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .O(r_V_7_1_2_fu_1112_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_1_2_fu_1112_p2_carry_i_5
       (.I0(src_kernel_win_0_va_7_reg_1590[2]),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .O(r_V_7_1_2_fu_1112_p2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_1_2_fu_1112_p2_carry_i_6
       (.I0(src_kernel_win_0_va_7_reg_1590[1]),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .O(r_V_7_1_2_fu_1112_p2_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_1_2_fu_1112_p2_carry_i_7
       (.I0(src_kernel_win_0_va_7_reg_1590[0]),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .O(r_V_7_1_2_fu_1112_p2_carry_i_7_n_0));
  FDRE \r_V_7_1_2_reg_1611_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp_43_fu_1117_p1[1]),
        .Q(r_V_7_1_2_reg_1611[1]),
        .R(1'b0));
  FDRE \r_V_7_1_2_reg_1611_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp_43_fu_1117_p1[2]),
        .Q(r_V_7_1_2_reg_1611[2]),
        .R(1'b0));
  FDRE \r_V_7_1_2_reg_1611_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp_43_fu_1117_p1[3]),
        .Q(r_V_7_1_2_reg_1611[3]),
        .R(1'b0));
  FDRE \r_V_7_1_2_reg_1611_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp_43_fu_1117_p1[4]),
        .Q(r_V_7_1_2_reg_1611[4]),
        .R(1'b0));
  FDRE \r_V_7_1_2_reg_1611_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp_43_fu_1117_p1[5]),
        .Q(r_V_7_1_2_reg_1611[5]),
        .R(1'b0));
  FDRE \r_V_7_1_2_reg_1611_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp_43_fu_1117_p1[6]),
        .Q(r_V_7_1_2_reg_1611[6]),
        .R(1'b0));
  FDRE \r_V_7_1_2_reg_1611_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp_43_fu_1117_p1[7]),
        .Q(r_V_7_1_2_reg_1611[7]),
        .R(1'b0));
  FDRE \r_V_7_1_2_reg_1611_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp_43_fu_1117_p1[8]),
        .Q(r_V_7_1_2_reg_1611[8]),
        .R(1'b0));
  FDRE \r_V_7_1_2_reg_1611_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp_43_fu_1117_p1[9]),
        .Q(r_V_7_1_2_reg_1611[9]),
        .R(1'b0));
  CARRY4 \r_V_7_1_2_reg_1611_reg[9]_i_1 
       (.CI(r_V_7_1_2_fu_1112_p2_carry__0_n_0),
        .CO({\NLW_r_V_7_1_2_reg_1611_reg[9]_i_1_CO_UNCONNECTED [3:1],tmp_43_fu_1117_p1[9]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_r_V_7_1_2_reg_1611_reg[9]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 r_V_7_1_fu_1087_p2__0_carry
       (.CI(1'b0),
        .CO({r_V_7_1_fu_1087_p2__0_carry_n_0,r_V_7_1_fu_1087_p2__0_carry_n_1,r_V_7_1_fu_1087_p2__0_carry_n_2,r_V_7_1_fu_1087_p2__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({r_V_7_1_fu_1087_p2__0_carry_i_1_n_0,r_V_7_1_fu_1087_p2__0_carry_i_2_n_0,r_V_7_1_fu_1087_p2__0_carry_i_3_n_0,1'b0}),
        .O({r_V_7_1_fu_1087_p2__0_carry_n_4,r_V_7_1_fu_1087_p2__0_carry_n_5,r_V_7_1_fu_1087_p2__0_carry_n_6,r_V_7_1_fu_1087_p2__0_carry_n_7}),
        .S({r_V_7_1_fu_1087_p2__0_carry_i_4_n_0,r_V_7_1_fu_1087_p2__0_carry_i_5_n_0,r_V_7_1_fu_1087_p2__0_carry_i_6_n_0,r_V_7_1_fu_1087_p2__0_carry_i_7_n_0}));
  CARRY4 r_V_7_1_fu_1087_p2__0_carry__0
       (.CI(r_V_7_1_fu_1087_p2__0_carry_n_0),
        .CO({r_V_7_1_fu_1087_p2__0_carry__0_n_0,r_V_7_1_fu_1087_p2__0_carry__0_n_1,r_V_7_1_fu_1087_p2__0_carry__0_n_2,r_V_7_1_fu_1087_p2__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({r_V_7_1_fu_1087_p2__0_carry__0_i_1_n_0,r_V_7_1_fu_1087_p2__0_carry__0_i_2_n_0,r_V_7_1_fu_1087_p2__0_carry__0_i_3_n_0,r_V_7_1_fu_1087_p2__0_carry__0_i_4_n_0}),
        .O({r_V_7_1_fu_1087_p2__0_carry__0_n_4,r_V_7_1_fu_1087_p2__0_carry__0_n_5,r_V_7_1_fu_1087_p2__0_carry__0_n_6,r_V_7_1_fu_1087_p2__0_carry__0_n_7}),
        .S({r_V_7_1_fu_1087_p2__0_carry__0_i_5_n_0,r_V_7_1_fu_1087_p2__0_carry__0_i_6_n_0,r_V_7_1_fu_1087_p2__0_carry__0_i_7_n_0,r_V_7_1_fu_1087_p2__0_carry__0_i_8_n_0}));
  LUT3 #(
    .INIT(8'h40)) 
    r_V_7_1_fu_1087_p2__0_carry__0_i_1
       (.I0(\A[5]__0_n_0 ),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I2(\A[6]__0_n_0 ),
        .O(r_V_7_1_fu_1087_p2__0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    r_V_7_1_fu_1087_p2__0_carry__0_i_2
       (.I0(\A[4]__0_n_0 ),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I2(\A[5]__0_n_0 ),
        .O(r_V_7_1_fu_1087_p2__0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    r_V_7_1_fu_1087_p2__0_carry__0_i_3
       (.I0(\A[3]__0_n_0 ),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I2(\A[4]__0_n_0 ),
        .O(r_V_7_1_fu_1087_p2__0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    r_V_7_1_fu_1087_p2__0_carry__0_i_4
       (.I0(\A[2]__0_n_0 ),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I2(\A[3]__0_n_0 ),
        .O(r_V_7_1_fu_1087_p2__0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h8F7F)) 
    r_V_7_1_fu_1087_p2__0_carry__0_i_5
       (.I0(\A[5]__0_n_0 ),
        .I1(\A[6]__0_n_0 ),
        .I2(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I3(\A[7]__0_n_0 ),
        .O(r_V_7_1_fu_1087_p2__0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h8F7F)) 
    r_V_7_1_fu_1087_p2__0_carry__0_i_6
       (.I0(\A[4]__0_n_0 ),
        .I1(\A[5]__0_n_0 ),
        .I2(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I3(\A[6]__0_n_0 ),
        .O(r_V_7_1_fu_1087_p2__0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h8F7F)) 
    r_V_7_1_fu_1087_p2__0_carry__0_i_7
       (.I0(\A[3]__0_n_0 ),
        .I1(\A[4]__0_n_0 ),
        .I2(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I3(\A[5]__0_n_0 ),
        .O(r_V_7_1_fu_1087_p2__0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h8F7F)) 
    r_V_7_1_fu_1087_p2__0_carry__0_i_8
       (.I0(\A[2]__0_n_0 ),
        .I1(\A[3]__0_n_0 ),
        .I2(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I3(\A[4]__0_n_0 ),
        .O(r_V_7_1_fu_1087_p2__0_carry__0_i_8_n_0));
  CARRY4 r_V_7_1_fu_1087_p2__0_carry__1
       (.CI(r_V_7_1_fu_1087_p2__0_carry__0_n_0),
        .CO({NLW_r_V_7_1_fu_1087_p2__0_carry__1_CO_UNCONNECTED[3:2],r_V_7_1_fu_1087_p2__0_carry__1_n_2,NLW_r_V_7_1_fu_1087_p2__0_carry__1_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,r_V_7_1_fu_1087_p2__0_carry__1_i_1_n_0}),
        .O({NLW_r_V_7_1_fu_1087_p2__0_carry__1_O_UNCONNECTED[3:1],r_V_7_1_fu_1087_p2__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b1,r_V_7_1_fu_1087_p2__0_carry__1_i_2_n_0}));
  LUT3 #(
    .INIT(8'h40)) 
    r_V_7_1_fu_1087_p2__0_carry__1_i_1
       (.I0(\A[6]__0_n_0 ),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I2(\A[7]__0_n_0 ),
        .O(r_V_7_1_fu_1087_p2__0_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    r_V_7_1_fu_1087_p2__0_carry__1_i_2
       (.I0(\A[6]__0_n_0 ),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I2(\A[7]__0_n_0 ),
        .O(r_V_7_1_fu_1087_p2__0_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    r_V_7_1_fu_1087_p2__0_carry_i_1
       (.I0(\A[1]__0_n_0 ),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I2(\A[2]__0_n_0 ),
        .O(r_V_7_1_fu_1087_p2__0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hF7)) 
    r_V_7_1_fu_1087_p2__0_carry_i_2
       (.I0(\A[0]__0_n_0 ),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I2(\A[1]__0_n_0 ),
        .O(r_V_7_1_fu_1087_p2__0_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    r_V_7_1_fu_1087_p2__0_carry_i_3
       (.I0(\A[1]__0_n_0 ),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I2(\A[0]__0_n_0 ),
        .O(r_V_7_1_fu_1087_p2__0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h8F7F)) 
    r_V_7_1_fu_1087_p2__0_carry_i_4
       (.I0(\A[1]__0_n_0 ),
        .I1(\A[2]__0_n_0 ),
        .I2(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I3(\A[3]__0_n_0 ),
        .O(r_V_7_1_fu_1087_p2__0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h10E0)) 
    r_V_7_1_fu_1087_p2__0_carry_i_5
       (.I0(\A[0]__0_n_0 ),
        .I1(\A[1]__0_n_0 ),
        .I2(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I3(\A[2]__0_n_0 ),
        .O(r_V_7_1_fu_1087_p2__0_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    r_V_7_1_fu_1087_p2__0_carry_i_6
       (.I0(\A[1]__0_n_0 ),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I2(\A[0]__0_n_0 ),
        .O(r_V_7_1_fu_1087_p2__0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_1_fu_1087_p2__0_carry_i_7
       (.I0(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I1(\A[0]__0_n_0 ),
        .O(r_V_7_1_fu_1087_p2__0_carry_i_7_n_0));
  CARRY4 r_V_7_2_1_fu_1144_p2_carry
       (.CI(1'b0),
        .CO({r_V_7_2_1_fu_1144_p2_carry_n_0,r_V_7_2_1_fu_1144_p2_carry_n_1,r_V_7_2_1_fu_1144_p2_carry_n_2,r_V_7_2_1_fu_1144_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,r_V_7_2_1_fu_1144_p2_carry_i_1_n_0,r_V_7_2_1_fu_1144_p2_carry_i_2_n_0,1'b0}),
        .O(tmp_45_fu_1149_p1[4:1]),
        .S({r_V_7_2_1_fu_1144_p2_carry_i_3_n_0,r_V_7_2_1_fu_1144_p2_carry_i_4_n_0,r_V_7_2_1_fu_1144_p2_carry_i_5_n_0,r_V_7_2_1_fu_1144_p2_carry_i_6_n_0}));
  CARRY4 r_V_7_2_1_fu_1144_p2_carry__0
       (.CI(r_V_7_2_1_fu_1144_p2_carry_n_0),
        .CO({r_V_7_2_1_fu_1144_p2_carry__0_n_0,r_V_7_2_1_fu_1144_p2_carry__0_n_1,r_V_7_2_1_fu_1144_p2_carry__0_n_2,r_V_7_2_1_fu_1144_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_45_fu_1149_p1[8:5]),
        .S({r_V_7_2_1_fu_1144_p2_carry__0_i_1_n_0,r_V_7_2_1_fu_1144_p2_carry__0_i_2_n_0,r_V_7_2_1_fu_1144_p2_carry__0_i_3_n_0,r_V_7_2_1_fu_1144_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_2_1_fu_1144_p2_carry__0_i_1
       (.I0(src_kernel_win_0_va_fu_138[7]),
        .I1(OP2_V_2_1_cast_reg_1450_reg),
        .O(r_V_7_2_1_fu_1144_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_2_1_fu_1144_p2_carry__0_i_2
       (.I0(src_kernel_win_0_va_fu_138[6]),
        .I1(OP2_V_2_1_cast_reg_1450_reg),
        .O(r_V_7_2_1_fu_1144_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_2_1_fu_1144_p2_carry__0_i_3
       (.I0(src_kernel_win_0_va_fu_138[5]),
        .I1(OP2_V_2_1_cast_reg_1450_reg),
        .O(r_V_7_2_1_fu_1144_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_2_1_fu_1144_p2_carry__0_i_4
       (.I0(src_kernel_win_0_va_fu_138[4]),
        .I1(OP2_V_2_1_cast_reg_1450_reg),
        .O(r_V_7_2_1_fu_1144_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_2_1_fu_1144_p2_carry_i_1
       (.I0(src_kernel_win_0_va_fu_138[2]),
        .I1(OP2_V_2_1_cast_reg_1450_reg),
        .O(r_V_7_2_1_fu_1144_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_2_1_fu_1144_p2_carry_i_2
       (.I0(src_kernel_win_0_va_fu_138[1]),
        .I1(OP2_V_2_1_cast_reg_1450_reg),
        .O(r_V_7_2_1_fu_1144_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_2_1_fu_1144_p2_carry_i_3
       (.I0(src_kernel_win_0_va_fu_138[3]),
        .I1(OP2_V_2_1_cast_reg_1450_reg),
        .O(r_V_7_2_1_fu_1144_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_2_1_fu_1144_p2_carry_i_4
       (.I0(src_kernel_win_0_va_fu_138[2]),
        .I1(OP2_V_2_1_cast_reg_1450_reg),
        .O(r_V_7_2_1_fu_1144_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_2_1_fu_1144_p2_carry_i_5
       (.I0(src_kernel_win_0_va_fu_138[1]),
        .I1(OP2_V_2_1_cast_reg_1450_reg),
        .O(r_V_7_2_1_fu_1144_p2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    r_V_7_2_1_fu_1144_p2_carry_i_6
       (.I0(src_kernel_win_0_va_fu_138[0]),
        .I1(OP2_V_2_1_cast_reg_1450_reg),
        .O(r_V_7_2_1_fu_1144_p2_carry_i_6_n_0));
  CARRY4 r_V_7_2_fu_1131_p2__0_carry
       (.CI(1'b0),
        .CO({r_V_7_2_fu_1131_p2__0_carry_n_0,r_V_7_2_fu_1131_p2__0_carry_n_1,r_V_7_2_fu_1131_p2__0_carry_n_2,r_V_7_2_fu_1131_p2__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({r_V_7_2_fu_1131_p2__0_carry_i_1_n_0,r_V_7_2_fu_1131_p2__0_carry_i_2_n_0,r_V_7_2_fu_1131_p2__0_carry_i_3_n_0,1'b0}),
        .O(tmp_44_fu_1136_p1[4:1]),
        .S({r_V_7_2_fu_1131_p2__0_carry_i_4_n_0,r_V_7_2_fu_1131_p2__0_carry_i_5_n_0,r_V_7_2_fu_1131_p2__0_carry_i_6_n_0,r_V_7_2_fu_1131_p2__0_carry_i_7_n_0}));
  CARRY4 r_V_7_2_fu_1131_p2__0_carry__0
       (.CI(r_V_7_2_fu_1131_p2__0_carry_n_0),
        .CO({r_V_7_2_fu_1131_p2__0_carry__0_n_0,r_V_7_2_fu_1131_p2__0_carry__0_n_1,r_V_7_2_fu_1131_p2__0_carry__0_n_2,r_V_7_2_fu_1131_p2__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({r_V_7_2_fu_1131_p2__0_carry__0_i_1_n_0,r_V_7_2_fu_1131_p2__0_carry__0_i_2_n_0,r_V_7_2_fu_1131_p2__0_carry__0_i_3_n_0,r_V_7_2_fu_1131_p2__0_carry__0_i_4_n_0}),
        .O({tmp_44_fu_1136_p1__0[8],tmp_44_fu_1136_p1[7:5]}),
        .S({r_V_7_2_fu_1131_p2__0_carry__0_i_5_n_0,r_V_7_2_fu_1131_p2__0_carry__0_i_6_n_0,r_V_7_2_fu_1131_p2__0_carry__0_i_7_n_0,r_V_7_2_fu_1131_p2__0_carry__0_i_8_n_0}));
  LUT3 #(
    .INIT(8'h70)) 
    r_V_7_2_fu_1131_p2__0_carry__0_i_1
       (.I0(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I1(\A[6]__2_n_0 ),
        .I2(\A[7]__2_n_0 ),
        .O(r_V_7_2_fu_1131_p2__0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    r_V_7_2_fu_1131_p2__0_carry__0_i_2
       (.I0(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I1(\A[5]__2_n_0 ),
        .I2(\A[6]__2_n_0 ),
        .O(r_V_7_2_fu_1131_p2__0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    r_V_7_2_fu_1131_p2__0_carry__0_i_3
       (.I0(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I1(\A[4]__2_n_0 ),
        .I2(\A[5]__2_n_0 ),
        .O(r_V_7_2_fu_1131_p2__0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    r_V_7_2_fu_1131_p2__0_carry__0_i_4
       (.I0(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I1(\A[3]__2_n_0 ),
        .I2(\A[4]__2_n_0 ),
        .O(r_V_7_2_fu_1131_p2__0_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h4F)) 
    r_V_7_2_fu_1131_p2__0_carry__0_i_5
       (.I0(\A[6]__2_n_0 ),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I2(\A[7]__2_n_0 ),
        .O(r_V_7_2_fu_1131_p2__0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h8C73)) 
    r_V_7_2_fu_1131_p2__0_carry__0_i_6
       (.I0(\A[5]__2_n_0 ),
        .I1(\A[6]__2_n_0 ),
        .I2(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I3(\A[7]__2_n_0 ),
        .O(r_V_7_2_fu_1131_p2__0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h8C73)) 
    r_V_7_2_fu_1131_p2__0_carry__0_i_7
       (.I0(\A[4]__2_n_0 ),
        .I1(\A[5]__2_n_0 ),
        .I2(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I3(\A[6]__2_n_0 ),
        .O(r_V_7_2_fu_1131_p2__0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h8C73)) 
    r_V_7_2_fu_1131_p2__0_carry__0_i_8
       (.I0(\A[3]__2_n_0 ),
        .I1(\A[4]__2_n_0 ),
        .I2(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I3(\A[5]__2_n_0 ),
        .O(r_V_7_2_fu_1131_p2__0_carry__0_i_8_n_0));
  CARRY4 r_V_7_2_fu_1131_p2__0_carry__1
       (.CI(r_V_7_2_fu_1131_p2__0_carry__0_n_0),
        .CO(NLW_r_V_7_2_fu_1131_p2__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_r_V_7_2_fu_1131_p2__0_carry__1_O_UNCONNECTED[3:1],tmp_44_fu_1136_p1__0[9]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'h70)) 
    r_V_7_2_fu_1131_p2__0_carry_i_1
       (.I0(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I1(\A[2]__2_n_0 ),
        .I2(\A[3]__2_n_0 ),
        .O(r_V_7_2_fu_1131_p2__0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h70)) 
    r_V_7_2_fu_1131_p2__0_carry_i_2
       (.I0(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I1(\A[1]__2_n_0 ),
        .I2(\A[2]__2_n_0 ),
        .O(r_V_7_2_fu_1131_p2__0_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'hF7)) 
    r_V_7_2_fu_1131_p2__0_carry_i_3
       (.I0(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I1(\A[0]__2_n_0 ),
        .I2(\A[1]__2_n_0 ),
        .O(r_V_7_2_fu_1131_p2__0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h8C73)) 
    r_V_7_2_fu_1131_p2__0_carry_i_4
       (.I0(\A[2]__2_n_0 ),
        .I1(\A[3]__2_n_0 ),
        .I2(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I3(\A[4]__2_n_0 ),
        .O(r_V_7_2_fu_1131_p2__0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h8C73)) 
    r_V_7_2_fu_1131_p2__0_carry_i_5
       (.I0(\A[1]__2_n_0 ),
        .I1(\A[2]__2_n_0 ),
        .I2(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I3(\A[3]__2_n_0 ),
        .O(r_V_7_2_fu_1131_p2__0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h1FE0)) 
    r_V_7_2_fu_1131_p2__0_carry_i_6
       (.I0(\A[0]__2_n_0 ),
        .I1(\A[1]__2_n_0 ),
        .I2(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I3(\A[2]__2_n_0 ),
        .O(r_V_7_2_fu_1131_p2__0_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    r_V_7_2_fu_1131_p2__0_carry_i_7
       (.I0(\A[1]__2_n_0 ),
        .I1(\OP2_V_2_cast_reg_1445_reg_n_0_[1] ),
        .I2(\A[0]__2_n_0 ),
        .O(r_V_7_2_fu_1131_p2__0_carry_i_7_n_0));
  FDRE \right_border_buf_0_1_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_s_fu_162[0]),
        .Q(right_border_buf_0_1_fu_166[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_s_fu_162[1]),
        .Q(right_border_buf_0_1_fu_166[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_s_fu_162[2]),
        .Q(right_border_buf_0_1_fu_166[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_s_fu_162[3]),
        .Q(right_border_buf_0_1_fu_166[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_166_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_s_fu_162[4]),
        .Q(right_border_buf_0_1_fu_166[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_166_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_s_fu_162[5]),
        .Q(right_border_buf_0_1_fu_166[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_166_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_s_fu_162[6]),
        .Q(right_border_buf_0_1_fu_166[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_166_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_s_fu_162[7]),
        .Q(right_border_buf_0_1_fu_166[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_5_fu_182[0]),
        .Q(right_border_buf_0_2_fu_170[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_5_fu_182[1]),
        .Q(right_border_buf_0_2_fu_170[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_5_fu_182[2]),
        .Q(right_border_buf_0_2_fu_170[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_5_fu_182[3]),
        .Q(right_border_buf_0_2_fu_170[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_170_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_5_fu_182[4]),
        .Q(right_border_buf_0_2_fu_170[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_170_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_5_fu_182[5]),
        .Q(right_border_buf_0_2_fu_170[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_170_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_5_fu_182[6]),
        .Q(right_border_buf_0_2_fu_170[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_170_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_5_fu_182[7]),
        .Q(right_border_buf_0_2_fu_170[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_174_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_1_0_fu_916_p3[0]),
        .Q(right_border_buf_0_3_fu_174[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_174_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_1_0_fu_916_p3[1]),
        .Q(right_border_buf_0_3_fu_174[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_174_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_1_0_fu_916_p3[2]),
        .Q(right_border_buf_0_3_fu_174[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_174_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_1_0_fu_916_p3[3]),
        .Q(right_border_buf_0_3_fu_174[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_174_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_1_0_fu_916_p3[4]),
        .Q(right_border_buf_0_3_fu_174[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_174_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_1_0_fu_916_p3[5]),
        .Q(right_border_buf_0_3_fu_174[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_174_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_1_0_fu_916_p3[6]),
        .Q(right_border_buf_0_3_fu_174[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_174_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_1_0_fu_916_p3[7]),
        .Q(right_border_buf_0_3_fu_174[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_178_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_3_fu_174[0]),
        .Q(right_border_buf_0_4_fu_178[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_178_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_3_fu_174[1]),
        .Q(right_border_buf_0_4_fu_178[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_178_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_3_fu_174[2]),
        .Q(right_border_buf_0_4_fu_178[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_178_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_3_fu_174[3]),
        .Q(right_border_buf_0_4_fu_178[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_178_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_3_fu_174[4]),
        .Q(right_border_buf_0_4_fu_178[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_178_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_3_fu_174[5]),
        .Q(right_border_buf_0_4_fu_178[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_178_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_3_fu_174[6]),
        .Q(right_border_buf_0_4_fu_178[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_178_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(right_border_buf_0_3_fu_174[7]),
        .Q(right_border_buf_0_4_fu_178[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_182_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_2_0_fu_934_p3[0]),
        .Q(right_border_buf_0_5_fu_182[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_182_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_2_0_fu_934_p3[1]),
        .Q(right_border_buf_0_5_fu_182[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_182_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_2_0_fu_934_p3[2]),
        .Q(right_border_buf_0_5_fu_182[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_182_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_2_0_fu_934_p3[3]),
        .Q(right_border_buf_0_5_fu_182[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_182_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_2_0_fu_934_p3[4]),
        .Q(right_border_buf_0_5_fu_182[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_182_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_2_0_fu_934_p3[5]),
        .Q(right_border_buf_0_5_fu_182[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_182_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_2_0_fu_934_p3[6]),
        .Q(right_border_buf_0_5_fu_182[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_182_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_2_0_fu_934_p3[7]),
        .Q(right_border_buf_0_5_fu_182[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_0_0_fu_898_p3[0]),
        .Q(right_border_buf_0_s_fu_162[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_0_0_fu_898_p3[1]),
        .Q(right_border_buf_0_s_fu_162[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_0_0_fu_898_p3[2]),
        .Q(right_border_buf_0_s_fu_162[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[3] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_0_0_fu_898_p3[3]),
        .Q(right_border_buf_0_s_fu_162[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[4] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_0_0_fu_898_p3[4]),
        .Q(right_border_buf_0_s_fu_162[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[5] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_0_0_fu_898_p3[5]),
        .Q(right_border_buf_0_s_fu_162[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[6] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_0_0_fu_898_p3[6]),
        .Q(right_border_buf_0_s_fu_162[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_162_reg[7] 
       (.C(ap_clk),
        .CE(right_border_buf_0_1_fu_1660),
        .D(col_buf_0_val_0_0_fu_898_p3[7]),
        .Q(right_border_buf_0_s_fu_162[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobelFilter_mac_mjbC sobelFilter_mac_mjbC_U46
       (.B(ap_block_state2_on_subcall_done2),
        .D(src_kernel_win_0_va_8_fu_1024_p3),
        .DI({r_V_7_1_fu_1087_p2__0_carry__1_n_2,r_V_7_1_fu_1087_p2__0_carry__1_n_7}),
        .E(sobelFilter_mac_mjbC_U46_n_1),
        .O({r_V_7_1_fu_1087_p2__0_carry_n_4,r_V_7_1_fu_1087_p2__0_carry_n_5,r_V_7_1_fu_1087_p2__0_carry_n_6,r_V_7_1_fu_1087_p2__0_carry_n_7}),
        .P(sobelFilter_mac_mjbC_U46_n_0),
        .PCOUT({p_Val2_10_0_1_reg_1601_reg_n_106,p_Val2_10_0_1_reg_1601_reg_n_107,p_Val2_10_0_1_reg_1601_reg_n_108,p_Val2_10_0_1_reg_1601_reg_n_109,p_Val2_10_0_1_reg_1601_reg_n_110,p_Val2_10_0_1_reg_1601_reg_n_111,p_Val2_10_0_1_reg_1601_reg_n_112,p_Val2_10_0_1_reg_1601_reg_n_113,p_Val2_10_0_1_reg_1601_reg_n_114,p_Val2_10_0_1_reg_1601_reg_n_115,p_Val2_10_0_1_reg_1601_reg_n_116,p_Val2_10_0_1_reg_1601_reg_n_117,p_Val2_10_0_1_reg_1601_reg_n_118,p_Val2_10_0_1_reg_1601_reg_n_119,p_Val2_10_0_1_reg_1601_reg_n_120,p_Val2_10_0_1_reg_1601_reg_n_121,p_Val2_10_0_1_reg_1601_reg_n_122,p_Val2_10_0_1_reg_1601_reg_n_123,p_Val2_10_0_1_reg_1601_reg_n_124,p_Val2_10_0_1_reg_1601_reg_n_125,p_Val2_10_0_1_reg_1601_reg_n_126,p_Val2_10_0_1_reg_1601_reg_n_127,p_Val2_10_0_1_reg_1601_reg_n_128,p_Val2_10_0_1_reg_1601_reg_n_129,p_Val2_10_0_1_reg_1601_reg_n_130,p_Val2_10_0_1_reg_1601_reg_n_131,p_Val2_10_0_1_reg_1601_reg_n_132,p_Val2_10_0_1_reg_1601_reg_n_133,p_Val2_10_0_1_reg_1601_reg_n_134,p_Val2_10_0_1_reg_1601_reg_n_135,p_Val2_10_0_1_reg_1601_reg_n_136,p_Val2_10_0_1_reg_1601_reg_n_137,p_Val2_10_0_1_reg_1601_reg_n_138,p_Val2_10_0_1_reg_1601_reg_n_139,p_Val2_10_0_1_reg_1601_reg_n_140,p_Val2_10_0_1_reg_1601_reg_n_141,p_Val2_10_0_1_reg_1601_reg_n_142,p_Val2_10_0_1_reg_1601_reg_n_143,p_Val2_10_0_1_reg_1601_reg_n_144,p_Val2_10_0_1_reg_1601_reg_n_145,p_Val2_10_0_1_reg_1601_reg_n_146,p_Val2_10_0_1_reg_1601_reg_n_147,p_Val2_10_0_1_reg_1601_reg_n_148,p_Val2_10_0_1_reg_1601_reg_n_149,p_Val2_10_0_1_reg_1601_reg_n_150,p_Val2_10_0_1_reg_1601_reg_n_151,p_Val2_10_0_1_reg_1601_reg_n_152,p_Val2_10_0_1_reg_1601_reg_n_153}),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S({sobelFilter_mac_mjbC_U46_n_4,sobelFilter_mac_mjbC_U46_n_5}),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .grp_Filter2D_fu_120_ap_start_reg(grp_Filter2D_fu_120_ap_start_reg),
        .p(p_Val2_10_1_1_fu_1103_p2[1]),
        .p_0({sobelFilter_mac_mjbC_U46_n_7,sobelFilter_mac_mjbC_U46_n_8,sobelFilter_mac_mjbC_U46_n_9,sobelFilter_mac_mjbC_U46_n_10}),
        .p_1({sobelFilter_mac_mjbC_U46_n_11,sobelFilter_mac_mjbC_U46_n_12,sobelFilter_mac_mjbC_U46_n_13,sobelFilter_mac_mjbC_U46_n_14}),
        .p_2({sobelFilter_mac_mjbC_U46_n_15,sobelFilter_mac_mjbC_U46_n_16,sobelFilter_mac_mjbC_U46_n_17}),
        .p_3({sobelFilter_mac_mjbC_U46_n_18,sobelFilter_mac_mjbC_U46_n_19}),
        .p_4({sobelFilter_mac_mjbC_U46_n_20,sobelFilter_mac_mjbC_U46_n_21,sobelFilter_mac_mjbC_U46_n_22}),
        .p_5({sobelFilter_mac_mjbC_U46_n_23,sobelFilter_mac_mjbC_U46_n_24,sobelFilter_mac_mjbC_U46_n_25,sobelFilter_mac_mjbC_U46_n_26}),
        .p_6(\exitcond388_i_reg_1528_pp0_iter1_reg_reg_n_0_[0] ),
        .p_7(k_buf_0_val_4_U_n_10),
        .\p_Val2_10_1_1_reg_1606_reg[8] ({r_V_7_1_fu_1087_p2__0_carry__0_n_4,r_V_7_1_fu_1087_p2__0_carry__0_n_5,r_V_7_1_fu_1087_p2__0_carry__0_n_6,r_V_7_1_fu_1087_p2__0_carry__0_n_7}),
        .\tmp24_reg_1626_reg[7] (tmp_43_fu_1117_p1[7:1]),
        .tmp_i_reg_156(tmp_i_reg_156));
  FDRE \src_kernel_win_0_va_4_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(src_kernel_win_0_va_8_fu_1024_p3[0]),
        .Q(src_kernel_win_0_va_4_fu_154[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(src_kernel_win_0_va_8_fu_1024_p3[1]),
        .Q(src_kernel_win_0_va_4_fu_154[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(src_kernel_win_0_va_8_fu_1024_p3[2]),
        .Q(src_kernel_win_0_va_4_fu_154[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(src_kernel_win_0_va_8_fu_1024_p3[3]),
        .Q(src_kernel_win_0_va_4_fu_154[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(src_kernel_win_0_va_8_fu_1024_p3[4]),
        .Q(src_kernel_win_0_va_4_fu_154[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(src_kernel_win_0_va_8_fu_1024_p3[5]),
        .Q(src_kernel_win_0_va_4_fu_154[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(src_kernel_win_0_va_8_fu_1024_p3[6]),
        .Q(src_kernel_win_0_va_4_fu_154[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_4_U_n_9),
        .D(src_kernel_win_0_va_8_fu_1024_p3[7]),
        .Q(src_kernel_win_0_va_4_fu_154[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1583_reg[0] 
       (.C(ap_clk),
        .CE(sobelFilter_mac_mjbC_U46_n_1),
        .D(C[0]),
        .Q(src_kernel_win_0_va_6_reg_1583[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1583_reg[1] 
       (.C(ap_clk),
        .CE(sobelFilter_mac_mjbC_U46_n_1),
        .D(C[1]),
        .Q(src_kernel_win_0_va_6_reg_1583[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1583_reg[2] 
       (.C(ap_clk),
        .CE(sobelFilter_mac_mjbC_U46_n_1),
        .D(C[2]),
        .Q(src_kernel_win_0_va_6_reg_1583[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1583_reg[3] 
       (.C(ap_clk),
        .CE(sobelFilter_mac_mjbC_U46_n_1),
        .D(C[3]),
        .Q(src_kernel_win_0_va_6_reg_1583[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1583_reg[4] 
       (.C(ap_clk),
        .CE(sobelFilter_mac_mjbC_U46_n_1),
        .D(C[4]),
        .Q(src_kernel_win_0_va_6_reg_1583[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1583_reg[5] 
       (.C(ap_clk),
        .CE(sobelFilter_mac_mjbC_U46_n_1),
        .D(C[5]),
        .Q(src_kernel_win_0_va_6_reg_1583[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1583_reg[6] 
       (.C(ap_clk),
        .CE(sobelFilter_mac_mjbC_U46_n_1),
        .D(C[6]),
        .Q(src_kernel_win_0_va_6_reg_1583[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1583_reg[7] 
       (.C(ap_clk),
        .CE(sobelFilter_mac_mjbC_U46_n_1),
        .D(C[7]),
        .Q(src_kernel_win_0_va_6_reg_1583[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1590_reg[0] 
       (.C(ap_clk),
        .CE(sobelFilter_mac_mjbC_U46_n_1),
        .D(A__1[0]),
        .Q(src_kernel_win_0_va_7_reg_1590[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1590_reg[1] 
       (.C(ap_clk),
        .CE(sobelFilter_mac_mjbC_U46_n_1),
        .D(A__1[1]),
        .Q(src_kernel_win_0_va_7_reg_1590[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1590_reg[2] 
       (.C(ap_clk),
        .CE(sobelFilter_mac_mjbC_U46_n_1),
        .D(A__1[2]),
        .Q(src_kernel_win_0_va_7_reg_1590[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1590_reg[3] 
       (.C(ap_clk),
        .CE(sobelFilter_mac_mjbC_U46_n_1),
        .D(A__1[3]),
        .Q(src_kernel_win_0_va_7_reg_1590[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1590_reg[4] 
       (.C(ap_clk),
        .CE(sobelFilter_mac_mjbC_U46_n_1),
        .D(A__1[4]),
        .Q(src_kernel_win_0_va_7_reg_1590[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1590_reg[5] 
       (.C(ap_clk),
        .CE(sobelFilter_mac_mjbC_U46_n_1),
        .D(A__1[5]),
        .Q(src_kernel_win_0_va_7_reg_1590[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1590_reg[6] 
       (.C(ap_clk),
        .CE(sobelFilter_mac_mjbC_U46_n_1),
        .D(A__1[6]),
        .Q(src_kernel_win_0_va_7_reg_1590[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1590_reg[7] 
       (.C(ap_clk),
        .CE(sobelFilter_mac_mjbC_U46_n_1),
        .D(A__1[7]),
        .Q(src_kernel_win_0_va_7_reg_1590[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_6_reg_1583[0]),
        .Q(src_kernel_win_0_va_fu_138[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_6_reg_1583[1]),
        .Q(src_kernel_win_0_va_fu_138[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_6_reg_1583[2]),
        .Q(src_kernel_win_0_va_fu_138[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_6_reg_1583[3]),
        .Q(src_kernel_win_0_va_fu_138[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_6_reg_1583[4]),
        .Q(src_kernel_win_0_va_fu_138[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_6_reg_1583[5]),
        .Q(src_kernel_win_0_va_fu_138[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_6_reg_1583[6]),
        .Q(src_kernel_win_0_va_fu_138[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1420),
        .D(src_kernel_win_0_va_6_reg_1583[7]),
        .Q(src_kernel_win_0_va_fu_138[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFB00FF00)) 
    \t_V_2_reg_323[0]_i_1 
       (.I0(exitcond388_i_fu_721_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(k_buf_0_val_4_U_n_10),
        .I3(ap_CS_fsm_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .O(t_V_2_reg_323));
  LUT4 #(
    .INIT(16'h0400)) 
    \t_V_2_reg_323[0]_i_2 
       (.I0(exitcond388_i_fu_721_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(k_buf_0_val_4_U_n_10),
        .I3(ap_enable_reg_pp0_iter0),
        .O(t_V_2_reg_3230));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_2_reg_323[0]_i_4 
       (.I0(t_V_2_reg_323_reg__0),
        .O(\t_V_2_reg_323[0]_i_4_n_0 ));
  FDRE \t_V_2_reg_323_reg[0] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[0]_i_3_n_7 ),
        .Q(t_V_2_reg_323_reg__0),
        .R(t_V_2_reg_323));
  CARRY4 \t_V_2_reg_323_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_2_reg_323_reg[0]_i_3_n_0 ,\t_V_2_reg_323_reg[0]_i_3_n_1 ,\t_V_2_reg_323_reg[0]_i_3_n_2 ,\t_V_2_reg_323_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_2_reg_323_reg[0]_i_3_n_4 ,\t_V_2_reg_323_reg[0]_i_3_n_5 ,\t_V_2_reg_323_reg[0]_i_3_n_6 ,\t_V_2_reg_323_reg[0]_i_3_n_7 }),
        .S({t_V_2_reg_323_reg[3:1],\t_V_2_reg_323[0]_i_4_n_0 }));
  FDRE \t_V_2_reg_323_reg[10] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[8]_i_1_n_5 ),
        .Q(t_V_2_reg_323_reg[10]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[11] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[8]_i_1_n_4 ),
        .Q(t_V_2_reg_323_reg[11]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[12] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[12]_i_1_n_7 ),
        .Q(t_V_2_reg_323_reg[12]),
        .R(t_V_2_reg_323));
  CARRY4 \t_V_2_reg_323_reg[12]_i_1 
       (.CI(\t_V_2_reg_323_reg[8]_i_1_n_0 ),
        .CO({\t_V_2_reg_323_reg[12]_i_1_n_0 ,\t_V_2_reg_323_reg[12]_i_1_n_1 ,\t_V_2_reg_323_reg[12]_i_1_n_2 ,\t_V_2_reg_323_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_323_reg[12]_i_1_n_4 ,\t_V_2_reg_323_reg[12]_i_1_n_5 ,\t_V_2_reg_323_reg[12]_i_1_n_6 ,\t_V_2_reg_323_reg[12]_i_1_n_7 }),
        .S(t_V_2_reg_323_reg[15:12]));
  FDRE \t_V_2_reg_323_reg[13] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[12]_i_1_n_6 ),
        .Q(t_V_2_reg_323_reg[13]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[14] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[12]_i_1_n_5 ),
        .Q(t_V_2_reg_323_reg[14]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[15] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[12]_i_1_n_4 ),
        .Q(t_V_2_reg_323_reg[15]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[16] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[16]_i_1_n_7 ),
        .Q(t_V_2_reg_323_reg[16]),
        .R(t_V_2_reg_323));
  CARRY4 \t_V_2_reg_323_reg[16]_i_1 
       (.CI(\t_V_2_reg_323_reg[12]_i_1_n_0 ),
        .CO({\t_V_2_reg_323_reg[16]_i_1_n_0 ,\t_V_2_reg_323_reg[16]_i_1_n_1 ,\t_V_2_reg_323_reg[16]_i_1_n_2 ,\t_V_2_reg_323_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_323_reg[16]_i_1_n_4 ,\t_V_2_reg_323_reg[16]_i_1_n_5 ,\t_V_2_reg_323_reg[16]_i_1_n_6 ,\t_V_2_reg_323_reg[16]_i_1_n_7 }),
        .S(t_V_2_reg_323_reg[19:16]));
  FDRE \t_V_2_reg_323_reg[17] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[16]_i_1_n_6 ),
        .Q(t_V_2_reg_323_reg[17]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[18] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[16]_i_1_n_5 ),
        .Q(t_V_2_reg_323_reg[18]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[19] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[16]_i_1_n_4 ),
        .Q(t_V_2_reg_323_reg[19]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[1] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[0]_i_3_n_6 ),
        .Q(t_V_2_reg_323_reg[1]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[20] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[20]_i_1_n_7 ),
        .Q(t_V_2_reg_323_reg[20]),
        .R(t_V_2_reg_323));
  CARRY4 \t_V_2_reg_323_reg[20]_i_1 
       (.CI(\t_V_2_reg_323_reg[16]_i_1_n_0 ),
        .CO({\t_V_2_reg_323_reg[20]_i_1_n_0 ,\t_V_2_reg_323_reg[20]_i_1_n_1 ,\t_V_2_reg_323_reg[20]_i_1_n_2 ,\t_V_2_reg_323_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_323_reg[20]_i_1_n_4 ,\t_V_2_reg_323_reg[20]_i_1_n_5 ,\t_V_2_reg_323_reg[20]_i_1_n_6 ,\t_V_2_reg_323_reg[20]_i_1_n_7 }),
        .S(t_V_2_reg_323_reg[23:20]));
  FDRE \t_V_2_reg_323_reg[21] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[20]_i_1_n_6 ),
        .Q(t_V_2_reg_323_reg[21]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[22] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[20]_i_1_n_5 ),
        .Q(t_V_2_reg_323_reg[22]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[23] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[20]_i_1_n_4 ),
        .Q(t_V_2_reg_323_reg[23]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[24] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[24]_i_1_n_7 ),
        .Q(t_V_2_reg_323_reg[24]),
        .R(t_V_2_reg_323));
  CARRY4 \t_V_2_reg_323_reg[24]_i_1 
       (.CI(\t_V_2_reg_323_reg[20]_i_1_n_0 ),
        .CO({\t_V_2_reg_323_reg[24]_i_1_n_0 ,\t_V_2_reg_323_reg[24]_i_1_n_1 ,\t_V_2_reg_323_reg[24]_i_1_n_2 ,\t_V_2_reg_323_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_323_reg[24]_i_1_n_4 ,\t_V_2_reg_323_reg[24]_i_1_n_5 ,\t_V_2_reg_323_reg[24]_i_1_n_6 ,\t_V_2_reg_323_reg[24]_i_1_n_7 }),
        .S(t_V_2_reg_323_reg[27:24]));
  FDRE \t_V_2_reg_323_reg[25] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[24]_i_1_n_6 ),
        .Q(t_V_2_reg_323_reg[25]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[26] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[24]_i_1_n_5 ),
        .Q(t_V_2_reg_323_reg[26]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[27] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[24]_i_1_n_4 ),
        .Q(t_V_2_reg_323_reg[27]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[28] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[28]_i_1_n_7 ),
        .Q(t_V_2_reg_323_reg[28]),
        .R(t_V_2_reg_323));
  CARRY4 \t_V_2_reg_323_reg[28]_i_1 
       (.CI(\t_V_2_reg_323_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_2_reg_323_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_2_reg_323_reg[28]_i_1_n_1 ,\t_V_2_reg_323_reg[28]_i_1_n_2 ,\t_V_2_reg_323_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_323_reg[28]_i_1_n_4 ,\t_V_2_reg_323_reg[28]_i_1_n_5 ,\t_V_2_reg_323_reg[28]_i_1_n_6 ,\t_V_2_reg_323_reg[28]_i_1_n_7 }),
        .S(t_V_2_reg_323_reg[31:28]));
  FDRE \t_V_2_reg_323_reg[29] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[28]_i_1_n_6 ),
        .Q(t_V_2_reg_323_reg[29]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[2] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[0]_i_3_n_5 ),
        .Q(t_V_2_reg_323_reg[2]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[30] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[28]_i_1_n_5 ),
        .Q(t_V_2_reg_323_reg[30]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[31] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[28]_i_1_n_4 ),
        .Q(t_V_2_reg_323_reg[31]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[3] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[0]_i_3_n_4 ),
        .Q(t_V_2_reg_323_reg[3]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[4] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[4]_i_1_n_7 ),
        .Q(t_V_2_reg_323_reg[4]),
        .R(t_V_2_reg_323));
  CARRY4 \t_V_2_reg_323_reg[4]_i_1 
       (.CI(\t_V_2_reg_323_reg[0]_i_3_n_0 ),
        .CO({\t_V_2_reg_323_reg[4]_i_1_n_0 ,\t_V_2_reg_323_reg[4]_i_1_n_1 ,\t_V_2_reg_323_reg[4]_i_1_n_2 ,\t_V_2_reg_323_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_323_reg[4]_i_1_n_4 ,\t_V_2_reg_323_reg[4]_i_1_n_5 ,\t_V_2_reg_323_reg[4]_i_1_n_6 ,\t_V_2_reg_323_reg[4]_i_1_n_7 }),
        .S(t_V_2_reg_323_reg[7:4]));
  FDRE \t_V_2_reg_323_reg[5] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[4]_i_1_n_6 ),
        .Q(t_V_2_reg_323_reg[5]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[6] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[4]_i_1_n_5 ),
        .Q(t_V_2_reg_323_reg[6]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[7] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[4]_i_1_n_4 ),
        .Q(t_V_2_reg_323_reg[7]),
        .R(t_V_2_reg_323));
  FDRE \t_V_2_reg_323_reg[8] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[8]_i_1_n_7 ),
        .Q(t_V_2_reg_323_reg[8]),
        .R(t_V_2_reg_323));
  CARRY4 \t_V_2_reg_323_reg[8]_i_1 
       (.CI(\t_V_2_reg_323_reg[4]_i_1_n_0 ),
        .CO({\t_V_2_reg_323_reg[8]_i_1_n_0 ,\t_V_2_reg_323_reg[8]_i_1_n_1 ,\t_V_2_reg_323_reg[8]_i_1_n_2 ,\t_V_2_reg_323_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_2_reg_323_reg[8]_i_1_n_4 ,\t_V_2_reg_323_reg[8]_i_1_n_5 ,\t_V_2_reg_323_reg[8]_i_1_n_6 ,\t_V_2_reg_323_reg[8]_i_1_n_7 }),
        .S(t_V_2_reg_323_reg[11:8]));
  FDRE \t_V_2_reg_323_reg[9] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3230),
        .D(\t_V_2_reg_323_reg[8]_i_1_n_6 ),
        .Q(t_V_2_reg_323_reg[9]),
        .R(t_V_2_reg_323));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_312[31]_i_1 
       (.I0(grp_Filter2D_fu_120_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state10),
        .O(t_V_reg_312));
  FDRE \t_V_reg_312_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[0]),
        .Q(\t_V_reg_312_reg_n_0_[0] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[10]),
        .Q(\t_V_reg_312_reg_n_0_[10] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[11]),
        .Q(\t_V_reg_312_reg_n_0_[11] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[12]),
        .Q(\t_V_reg_312_reg_n_0_[12] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[13]),
        .Q(\t_V_reg_312_reg_n_0_[13] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[14]),
        .Q(\t_V_reg_312_reg_n_0_[14] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[15]),
        .Q(\t_V_reg_312_reg_n_0_[15] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[16]),
        .Q(\t_V_reg_312_reg_n_0_[16] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[17]),
        .Q(\t_V_reg_312_reg_n_0_[17] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[18]),
        .Q(\t_V_reg_312_reg_n_0_[18] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[19]),
        .Q(\t_V_reg_312_reg_n_0_[19] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[1]),
        .Q(\t_V_reg_312_reg_n_0_[1] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[20]),
        .Q(\t_V_reg_312_reg_n_0_[20] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[21]),
        .Q(\t_V_reg_312_reg_n_0_[21] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[22]),
        .Q(\t_V_reg_312_reg_n_0_[22] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[23]),
        .Q(\t_V_reg_312_reg_n_0_[23] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[24]),
        .Q(\t_V_reg_312_reg_n_0_[24] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[25]),
        .Q(\t_V_reg_312_reg_n_0_[25] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[26]),
        .Q(\t_V_reg_312_reg_n_0_[26] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[27]),
        .Q(\t_V_reg_312_reg_n_0_[27] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[28]),
        .Q(\t_V_reg_312_reg_n_0_[28] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[29]),
        .Q(\t_V_reg_312_reg_n_0_[29] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[2]),
        .Q(\t_V_reg_312_reg_n_0_[2] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[30]),
        .Q(\t_V_reg_312_reg_n_0_[30] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[31]),
        .Q(\t_V_reg_312_reg_n_0_[31] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[3]),
        .Q(\t_V_reg_312_reg_n_0_[3] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[4]),
        .Q(\t_V_reg_312_reg_n_0_[4] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[5]),
        .Q(\t_V_reg_312_reg_n_0_[5] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[6]),
        .Q(\t_V_reg_312_reg_n_0_[6] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[7]),
        .Q(\t_V_reg_312_reg_n_0_[7] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[8]),
        .Q(\t_V_reg_312_reg_n_0_[8] ),
        .R(t_V_reg_312));
  FDRE \t_V_reg_312_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1463[9]),
        .Q(\t_V_reg_312_reg_n_0_[9] ),
        .R(t_V_reg_312));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_1621[0]_i_2 
       (.I0(src_kernel_win_0_va_6_reg_1583[3]),
        .I1(tmp_44_fu_1136_p1[3]),
        .O(\tmp22_reg_1621[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_1621[0]_i_3 
       (.I0(src_kernel_win_0_va_6_reg_1583[2]),
        .I1(tmp_44_fu_1136_p1[2]),
        .O(\tmp22_reg_1621[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_1621[0]_i_4 
       (.I0(src_kernel_win_0_va_6_reg_1583[1]),
        .I1(tmp_44_fu_1136_p1[1]),
        .O(\tmp22_reg_1621[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_1621[0]_i_5 
       (.I0(src_kernel_win_0_va_6_reg_1583[0]),
        .I1(\A[0]__2_n_0 ),
        .O(\tmp22_reg_1621[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_1621[10]_i_3 
       (.I0(\tmp22_reg_1621_reg[10]_i_2_n_6 ),
        .I1(tmp_45_fu_1149_p1[9]),
        .O(\tmp22_reg_1621[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_1621[10]_i_6 
       (.I0(src_kernel_win_0_va_6_reg_1583[7]),
        .I1(tmp_44_fu_1136_p1[7]),
        .O(\tmp22_reg_1621[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_1621[10]_i_7 
       (.I0(src_kernel_win_0_va_6_reg_1583[6]),
        .I1(tmp_44_fu_1136_p1[6]),
        .O(\tmp22_reg_1621[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_1621[10]_i_8 
       (.I0(src_kernel_win_0_va_6_reg_1583[5]),
        .I1(tmp_44_fu_1136_p1[5]),
        .O(\tmp22_reg_1621[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_1621[10]_i_9 
       (.I0(src_kernel_win_0_va_6_reg_1583[4]),
        .I1(tmp_44_fu_1136_p1[4]),
        .O(\tmp22_reg_1621[10]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_1621[1]_i_1 
       (.I0(tmp_45_fu_1149_p1[1]),
        .I1(\tmp22_reg_1621_reg[0]_i_1_n_6 ),
        .O(tmp22_fu_1166_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_1621[4]_i_2 
       (.I0(tmp_45_fu_1149_p1[4]),
        .I1(\tmp22_reg_1621_reg[10]_i_4_n_7 ),
        .O(\tmp22_reg_1621[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_1621[4]_i_3 
       (.I0(tmp_45_fu_1149_p1[3]),
        .I1(\tmp22_reg_1621_reg[0]_i_1_n_4 ),
        .O(\tmp22_reg_1621[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_1621[4]_i_4 
       (.I0(tmp_45_fu_1149_p1[2]),
        .I1(\tmp22_reg_1621_reg[0]_i_1_n_5 ),
        .O(\tmp22_reg_1621[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_1621[4]_i_5 
       (.I0(tmp_45_fu_1149_p1[1]),
        .I1(\tmp22_reg_1621_reg[0]_i_1_n_6 ),
        .O(\tmp22_reg_1621[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_1621[8]_i_2 
       (.I0(tmp_45_fu_1149_p1[8]),
        .I1(\tmp22_reg_1621_reg[10]_i_2_n_7 ),
        .O(\tmp22_reg_1621[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_1621[8]_i_3 
       (.I0(tmp_45_fu_1149_p1[7]),
        .I1(\tmp22_reg_1621_reg[10]_i_4_n_4 ),
        .O(\tmp22_reg_1621[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_1621[8]_i_4 
       (.I0(tmp_45_fu_1149_p1[6]),
        .I1(\tmp22_reg_1621_reg[10]_i_4_n_5 ),
        .O(\tmp22_reg_1621[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp22_reg_1621[8]_i_5 
       (.I0(tmp_45_fu_1149_p1[5]),
        .I1(\tmp22_reg_1621_reg[10]_i_4_n_6 ),
        .O(\tmp22_reg_1621[8]_i_5_n_0 ));
  FDRE \tmp22_reg_1621_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(\tmp22_reg_1621_reg[0]_i_1_n_7 ),
        .Q(tmp22_reg_1621[0]),
        .R(1'b0));
  CARRY4 \tmp22_reg_1621_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\tmp22_reg_1621_reg[0]_i_1_n_0 ,\tmp22_reg_1621_reg[0]_i_1_n_1 ,\tmp22_reg_1621_reg[0]_i_1_n_2 ,\tmp22_reg_1621_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_0_va_6_reg_1583[3:0]),
        .O({\tmp22_reg_1621_reg[0]_i_1_n_4 ,\tmp22_reg_1621_reg[0]_i_1_n_5 ,\tmp22_reg_1621_reg[0]_i_1_n_6 ,\tmp22_reg_1621_reg[0]_i_1_n_7 }),
        .S({\tmp22_reg_1621[0]_i_2_n_0 ,\tmp22_reg_1621[0]_i_3_n_0 ,\tmp22_reg_1621[0]_i_4_n_0 ,\tmp22_reg_1621[0]_i_5_n_0 }));
  FDRE \tmp22_reg_1621_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp22_fu_1166_p2[10]),
        .Q(tmp22_reg_1621[10]),
        .R(1'b0));
  CARRY4 \tmp22_reg_1621_reg[10]_i_1 
       (.CI(\tmp22_reg_1621_reg[8]_i_1_n_0 ),
        .CO({\NLW_tmp22_reg_1621_reg[10]_i_1_CO_UNCONNECTED [3:1],\tmp22_reg_1621_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp22_reg_1621_reg[10]_i_2_n_6 }),
        .O({\NLW_tmp22_reg_1621_reg[10]_i_1_O_UNCONNECTED [3:2],tmp22_fu_1166_p2[10:9]}),
        .S({1'b0,1'b0,\tmp22_reg_1621_reg[10]_i_2_n_6 ,\tmp22_reg_1621[10]_i_3_n_0 }));
  CARRY4 \tmp22_reg_1621_reg[10]_i_2 
       (.CI(\tmp22_reg_1621_reg[10]_i_4_n_0 ),
        .CO({\NLW_tmp22_reg_1621_reg[10]_i_2_CO_UNCONNECTED [3:1],\tmp22_reg_1621_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp22_reg_1621_reg[10]_i_2_O_UNCONNECTED [3:2],\tmp22_reg_1621_reg[10]_i_2_n_6 ,\tmp22_reg_1621_reg[10]_i_2_n_7 }),
        .S({1'b0,1'b0,tmp_44_fu_1136_p1__0}));
  CARRY4 \tmp22_reg_1621_reg[10]_i_4 
       (.CI(\tmp22_reg_1621_reg[0]_i_1_n_0 ),
        .CO({\tmp22_reg_1621_reg[10]_i_4_n_0 ,\tmp22_reg_1621_reg[10]_i_4_n_1 ,\tmp22_reg_1621_reg[10]_i_4_n_2 ,\tmp22_reg_1621_reg[10]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(src_kernel_win_0_va_6_reg_1583[7:4]),
        .O({\tmp22_reg_1621_reg[10]_i_4_n_4 ,\tmp22_reg_1621_reg[10]_i_4_n_5 ,\tmp22_reg_1621_reg[10]_i_4_n_6 ,\tmp22_reg_1621_reg[10]_i_4_n_7 }),
        .S({\tmp22_reg_1621[10]_i_6_n_0 ,\tmp22_reg_1621[10]_i_7_n_0 ,\tmp22_reg_1621[10]_i_8_n_0 ,\tmp22_reg_1621[10]_i_9_n_0 }));
  CARRY4 \tmp22_reg_1621_reg[10]_i_5 
       (.CI(r_V_7_2_1_fu_1144_p2_carry__0_n_0),
        .CO({\NLW_tmp22_reg_1621_reg[10]_i_5_CO_UNCONNECTED [3:1],tmp_45_fu_1149_p1[9]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp22_reg_1621_reg[10]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp22_reg_1621_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp22_fu_1166_p2[1]),
        .Q(tmp22_reg_1621[1]),
        .R(1'b0));
  FDRE \tmp22_reg_1621_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp22_fu_1166_p2[2]),
        .Q(tmp22_reg_1621[2]),
        .R(1'b0));
  FDRE \tmp22_reg_1621_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp22_fu_1166_p2[3]),
        .Q(tmp22_reg_1621[3]),
        .R(1'b0));
  FDRE \tmp22_reg_1621_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp22_fu_1166_p2[4]),
        .Q(tmp22_reg_1621[4]),
        .R(1'b0));
  CARRY4 \tmp22_reg_1621_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp22_reg_1621_reg[4]_i_1_n_0 ,\tmp22_reg_1621_reg[4]_i_1_n_1 ,\tmp22_reg_1621_reg[4]_i_1_n_2 ,\tmp22_reg_1621_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_45_fu_1149_p1[4:1]),
        .O({tmp22_fu_1166_p2[4:2],\NLW_tmp22_reg_1621_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp22_reg_1621[4]_i_2_n_0 ,\tmp22_reg_1621[4]_i_3_n_0 ,\tmp22_reg_1621[4]_i_4_n_0 ,\tmp22_reg_1621[4]_i_5_n_0 }));
  FDRE \tmp22_reg_1621_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp22_fu_1166_p2[5]),
        .Q(tmp22_reg_1621[5]),
        .R(1'b0));
  FDRE \tmp22_reg_1621_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp22_fu_1166_p2[6]),
        .Q(tmp22_reg_1621[6]),
        .R(1'b0));
  FDRE \tmp22_reg_1621_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp22_fu_1166_p2[7]),
        .Q(tmp22_reg_1621[7]),
        .R(1'b0));
  FDRE \tmp22_reg_1621_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp22_fu_1166_p2[8]),
        .Q(tmp22_reg_1621[8]),
        .R(1'b0));
  CARRY4 \tmp22_reg_1621_reg[8]_i_1 
       (.CI(\tmp22_reg_1621_reg[4]_i_1_n_0 ),
        .CO({\tmp22_reg_1621_reg[8]_i_1_n_0 ,\tmp22_reg_1621_reg[8]_i_1_n_1 ,\tmp22_reg_1621_reg[8]_i_1_n_2 ,\tmp22_reg_1621_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_45_fu_1149_p1[8:5]),
        .O(tmp22_fu_1166_p2[8:5]),
        .S({\tmp22_reg_1621[8]_i_2_n_0 ,\tmp22_reg_1621[8]_i_3_n_0 ,\tmp22_reg_1621[8]_i_4_n_0 ,\tmp22_reg_1621[8]_i_5_n_0 }));
  FDRE \tmp22_reg_1621_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp22_fu_1166_p2[9]),
        .Q(tmp22_reg_1621[9]),
        .R(1'b0));
  CARRY4 tmp24_fu_1172_p2__0_carry
       (.CI(1'b0),
        .CO({tmp24_fu_1172_p2__0_carry_n_0,tmp24_fu_1172_p2__0_carry_n_1,tmp24_fu_1172_p2__0_carry_n_2,tmp24_fu_1172_p2__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sobelFilter_mac_mjbC_U46_n_20,sobelFilter_mac_mjbC_U46_n_21,sobelFilter_mac_mjbC_U46_n_22,1'b0}),
        .O(tmp24_fu_1172_p2[4:1]),
        .S({sobelFilter_mac_mjbC_U46_n_23,sobelFilter_mac_mjbC_U46_n_24,sobelFilter_mac_mjbC_U46_n_25,sobelFilter_mac_mjbC_U46_n_26}));
  CARRY4 tmp24_fu_1172_p2__0_carry__0
       (.CI(tmp24_fu_1172_p2__0_carry_n_0),
        .CO({NLW_tmp24_fu_1172_p2__0_carry__0_CO_UNCONNECTED[3:2],tmp24_fu_1172_p2__0_carry__0_n_2,tmp24_fu_1172_p2__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sobelFilter_mac_mjbC_U46_n_18,sobelFilter_mac_mjbC_U46_n_19}),
        .O({NLW_tmp24_fu_1172_p2__0_carry__0_O_UNCONNECTED[3],tmp24_fu_1172_p2[7:5]}),
        .S({1'b0,sobelFilter_mac_mjbC_U46_n_15,sobelFilter_mac_mjbC_U46_n_16,sobelFilter_mac_mjbC_U46_n_17}));
  FDRE \tmp24_reg_1626_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(sobelFilter_mac_mjbC_U46_n_0),
        .Q(tmp24_reg_1626[0]),
        .R(1'b0));
  FDRE \tmp24_reg_1626_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp24_fu_1172_p2[1]),
        .Q(tmp24_reg_1626[1]),
        .R(1'b0));
  FDRE \tmp24_reg_1626_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp24_fu_1172_p2[2]),
        .Q(tmp24_reg_1626[2]),
        .R(1'b0));
  FDRE \tmp24_reg_1626_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp24_fu_1172_p2[3]),
        .Q(tmp24_reg_1626[3]),
        .R(1'b0));
  FDRE \tmp24_reg_1626_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp24_fu_1172_p2[4]),
        .Q(tmp24_reg_1626[4]),
        .R(1'b0));
  FDRE \tmp24_reg_1626_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp24_fu_1172_p2[5]),
        .Q(tmp24_reg_1626[5]),
        .R(1'b0));
  FDRE \tmp24_reg_1626_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp24_fu_1172_p2[6]),
        .Q(tmp24_reg_1626[6]),
        .R(1'b0));
  FDRE \tmp24_reg_1626_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp24_fu_1172_p2[7]),
        .Q(tmp24_reg_1626[7]),
        .R(1'b0));
  CARRY4 tmp26_fu_1178_p2_carry
       (.CI(1'b0),
        .CO({tmp26_fu_1178_p2_carry_n_0,tmp26_fu_1178_p2_carry_n_1,tmp26_fu_1178_p2_carry_n_2,tmp26_fu_1178_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_45_fu_1149_p1[4:1]),
        .O({tmp26_fu_1178_p2[4:2],NLW_tmp26_fu_1178_p2_carry_O_UNCONNECTED[0]}),
        .S({tmp26_fu_1178_p2_carry_i_1_n_0,tmp26_fu_1178_p2_carry_i_2_n_0,tmp26_fu_1178_p2_carry_i_3_n_0,tmp26_fu_1178_p2_carry_i_4_n_0}));
  CARRY4 tmp26_fu_1178_p2_carry__0
       (.CI(tmp26_fu_1178_p2_carry_n_0),
        .CO({NLW_tmp26_fu_1178_p2_carry__0_CO_UNCONNECTED[3:2],tmp26_fu_1178_p2_carry__0_n_2,tmp26_fu_1178_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_45_fu_1149_p1[6:5]}),
        .O({NLW_tmp26_fu_1178_p2_carry__0_O_UNCONNECTED[3],tmp26_fu_1178_p2[7:5]}),
        .S({1'b0,tmp26_fu_1178_p2_carry__0_i_1_n_0,tmp26_fu_1178_p2_carry__0_i_2_n_0,tmp26_fu_1178_p2_carry__0_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp26_fu_1178_p2_carry__0_i_1
       (.I0(tmp_45_fu_1149_p1[7]),
        .I1(src_kernel_win_0_va_6_reg_1583[7]),
        .O(tmp26_fu_1178_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp26_fu_1178_p2_carry__0_i_2
       (.I0(tmp_45_fu_1149_p1[6]),
        .I1(src_kernel_win_0_va_6_reg_1583[6]),
        .O(tmp26_fu_1178_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp26_fu_1178_p2_carry__0_i_3
       (.I0(tmp_45_fu_1149_p1[5]),
        .I1(src_kernel_win_0_va_6_reg_1583[5]),
        .O(tmp26_fu_1178_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp26_fu_1178_p2_carry_i_1
       (.I0(tmp_45_fu_1149_p1[4]),
        .I1(src_kernel_win_0_va_6_reg_1583[4]),
        .O(tmp26_fu_1178_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp26_fu_1178_p2_carry_i_2
       (.I0(tmp_45_fu_1149_p1[3]),
        .I1(src_kernel_win_0_va_6_reg_1583[3]),
        .O(tmp26_fu_1178_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp26_fu_1178_p2_carry_i_3
       (.I0(tmp_45_fu_1149_p1[2]),
        .I1(src_kernel_win_0_va_6_reg_1583[2]),
        .O(tmp26_fu_1178_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp26_fu_1178_p2_carry_i_4
       (.I0(tmp_45_fu_1149_p1[1]),
        .I1(src_kernel_win_0_va_6_reg_1583[1]),
        .O(tmp26_fu_1178_p2_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp26_reg_1631[1]_i_1 
       (.I0(tmp_45_fu_1149_p1[1]),
        .I1(src_kernel_win_0_va_6_reg_1583[1]),
        .O(tmp26_fu_1178_p2[1]));
  FDRE \tmp26_reg_1631_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(src_kernel_win_0_va_6_reg_1583[0]),
        .Q(tmp26_reg_1631[0]),
        .R(1'b0));
  FDRE \tmp26_reg_1631_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp26_fu_1178_p2[1]),
        .Q(tmp26_reg_1631[1]),
        .R(1'b0));
  FDRE \tmp26_reg_1631_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp26_fu_1178_p2[2]),
        .Q(tmp26_reg_1631[2]),
        .R(1'b0));
  FDRE \tmp26_reg_1631_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp26_fu_1178_p2[3]),
        .Q(tmp26_reg_1631[3]),
        .R(1'b0));
  FDRE \tmp26_reg_1631_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp26_fu_1178_p2[4]),
        .Q(tmp26_reg_1631[4]),
        .R(1'b0));
  FDRE \tmp26_reg_1631_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp26_fu_1178_p2[5]),
        .Q(tmp26_reg_1631[5]),
        .R(1'b0));
  FDRE \tmp26_reg_1631_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp26_fu_1178_p2[6]),
        .Q(tmp26_reg_1631[6]),
        .R(1'b0));
  FDRE \tmp26_reg_1631_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp26_fu_1178_p2[7]),
        .Q(tmp26_reg_1631[7]),
        .R(1'b0));
  CARRY4 tmp_11_fu_801_p2_carry
       (.CI(1'b0),
        .CO({tmp_11_fu_801_p2_carry_n_0,tmp_11_fu_801_p2_carry_n_1,tmp_11_fu_801_p2_carry_n_2,tmp_11_fu_801_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_11_fu_801_p2_carry_i_1_n_0,tmp_11_fu_801_p2_carry_i_2_n_0,tmp_11_fu_801_p2_carry_i_3_n_0,tmp_11_fu_801_p2_carry_i_4_n_0}),
        .O(NLW_tmp_11_fu_801_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_11_fu_801_p2_carry_i_5_n_0,tmp_11_fu_801_p2_carry_i_6_n_0,tmp_11_fu_801_p2_carry_i_7_n_0,tmp_11_fu_801_p2_carry_i_8_n_0}));
  CARRY4 tmp_11_fu_801_p2_carry__0
       (.CI(tmp_11_fu_801_p2_carry_n_0),
        .CO({tmp_11_fu_801_p2_carry__0_n_0,tmp_11_fu_801_p2_carry__0_n_1,tmp_11_fu_801_p2_carry__0_n_2,tmp_11_fu_801_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_11_fu_801_p2_carry__0_i_1_n_0,tmp_11_fu_801_p2_carry__0_i_2_n_0,tmp_11_fu_801_p2_carry__0_i_3_n_0,tmp_11_fu_801_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_11_fu_801_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_11_fu_801_p2_carry__0_i_5_n_0,tmp_11_fu_801_p2_carry__0_i_6_n_0,tmp_11_fu_801_p2_carry__0_i_7_n_0,tmp_11_fu_801_p2_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_11_fu_801_p2_carry__0_i_1
       (.I0(Q[15]),
        .I1(tmp_11_fu_801_p2_carry__0_i_9_n_0),
        .I2(Q[14]),
        .I3(tmp_9_fu_768_p2_carry__0_i_9_n_6),
        .I4(ImagLoc_x_fu_748_p2),
        .I5(p_assign_1_fu_787_p2[14]),
        .O(tmp_11_fu_801_p2_carry__0_i_1_n_0));
  CARRY4 tmp_11_fu_801_p2_carry__0_i_10
       (.CI(\x_reg_1541_reg[10]_i_2_n_0 ),
        .CO({tmp_11_fu_801_p2_carry__0_i_10_n_0,tmp_11_fu_801_p2_carry__0_i_10_n_1,tmp_11_fu_801_p2_carry__0_i_10_n_2,tmp_11_fu_801_p2_carry__0_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_787_p2[15:12]),
        .S({tmp_11_fu_801_p2_carry__0_i_17_n_0,tmp_11_fu_801_p2_carry__0_i_18_n_0,tmp_11_fu_801_p2_carry__0_i_19_n_0,tmp_11_fu_801_p2_carry__0_i_20_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_11_fu_801_p2_carry__0_i_11
       (.I0(p_assign_1_fu_787_p2[13]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(tmp_9_fu_768_p2_carry__0_i_9_n_7),
        .O(tmp_11_fu_801_p2_carry__0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_11_fu_801_p2_carry__0_i_12
       (.I0(p_assign_1_fu_787_p2[10]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(\x_reg_1541_reg[10]_i_3_n_6 ),
        .O(tmp_11_fu_801_p2_carry__0_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_11_fu_801_p2_carry__0_i_13
       (.I0(p_assign_1_fu_787_p2[9]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(\x_reg_1541_reg[10]_i_3_n_7 ),
        .O(tmp_11_fu_801_p2_carry__0_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_11_fu_801_p2_carry__0_i_14
       (.I0(Q[15]),
        .I1(tmp_9_fu_768_p2_carry__0_i_9_n_5),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(p_assign_1_fu_787_p2[15]),
        .O(tmp_11_fu_801_p2_carry__0_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_11_fu_801_p2_carry__0_i_15
       (.I0(Q[13]),
        .I1(tmp_9_fu_768_p2_carry__0_i_9_n_7),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(p_assign_1_fu_787_p2[13]),
        .O(tmp_11_fu_801_p2_carry__0_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_11_fu_801_p2_carry__0_i_16
       (.I0(p_assign_1_fu_787_p2[8]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(\x_reg_1541_reg[8]_i_2_n_4 ),
        .O(tmp_11_fu_801_p2_carry__0_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_11_fu_801_p2_carry__0_i_17
       (.I0(t_V_2_reg_323_reg[15]),
        .O(tmp_11_fu_801_p2_carry__0_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_11_fu_801_p2_carry__0_i_18
       (.I0(t_V_2_reg_323_reg[14]),
        .O(tmp_11_fu_801_p2_carry__0_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_11_fu_801_p2_carry__0_i_19
       (.I0(t_V_2_reg_323_reg[13]),
        .O(tmp_11_fu_801_p2_carry__0_i_19_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_11_fu_801_p2_carry__0_i_2
       (.I0(Q[13]),
        .I1(tmp_11_fu_801_p2_carry__0_i_11_n_0),
        .I2(Q[12]),
        .I3(\x_reg_1541_reg[10]_i_3_n_4 ),
        .I4(ImagLoc_x_fu_748_p2),
        .I5(p_assign_1_fu_787_p2[12]),
        .O(tmp_11_fu_801_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_11_fu_801_p2_carry__0_i_20
       (.I0(t_V_2_reg_323_reg[12]),
        .O(tmp_11_fu_801_p2_carry__0_i_20_n_0));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    tmp_11_fu_801_p2_carry__0_i_3
       (.I0(Q[11]),
        .I1(\x_reg_1541_reg[10]_i_3_n_5 ),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(p_assign_1_fu_787_p2[11]),
        .I4(Q[10]),
        .I5(tmp_11_fu_801_p2_carry__0_i_12_n_0),
        .O(tmp_11_fu_801_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_11_fu_801_p2_carry__0_i_4
       (.I0(Q[9]),
        .I1(tmp_11_fu_801_p2_carry__0_i_13_n_0),
        .I2(Q[8]),
        .I3(\x_reg_1541_reg[8]_i_2_n_4 ),
        .I4(ImagLoc_x_fu_748_p2),
        .I5(p_assign_1_fu_787_p2[8]),
        .O(tmp_11_fu_801_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_11_fu_801_p2_carry__0_i_5
       (.I0(tmp_11_fu_801_p2_carry__0_i_14_n_0),
        .I1(p_assign_1_fu_787_p2[14]),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(tmp_9_fu_768_p2_carry__0_i_9_n_6),
        .I4(Q[14]),
        .O(tmp_11_fu_801_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_11_fu_801_p2_carry__0_i_6
       (.I0(tmp_11_fu_801_p2_carry__0_i_15_n_0),
        .I1(p_assign_1_fu_787_p2[12]),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(\x_reg_1541_reg[10]_i_3_n_4 ),
        .I4(Q[12]),
        .O(tmp_11_fu_801_p2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_11_fu_801_p2_carry__0_i_7
       (.I0(p_assign_1_fu_787_p2[11]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(\x_reg_1541_reg[10]_i_3_n_5 ),
        .I3(Q[11]),
        .I4(tmp_11_fu_801_p2_carry__0_i_12_n_0),
        .I5(Q[10]),
        .O(tmp_11_fu_801_p2_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_11_fu_801_p2_carry__0_i_8
       (.I0(p_assign_1_fu_787_p2[9]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(\x_reg_1541_reg[10]_i_3_n_7 ),
        .I3(Q[9]),
        .I4(tmp_11_fu_801_p2_carry__0_i_16_n_0),
        .I5(Q[8]),
        .O(tmp_11_fu_801_p2_carry__0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_11_fu_801_p2_carry__0_i_9
       (.I0(p_assign_1_fu_787_p2[15]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(tmp_9_fu_768_p2_carry__0_i_9_n_5),
        .O(tmp_11_fu_801_p2_carry__0_i_9_n_0));
  CARRY4 tmp_11_fu_801_p2_carry__1
       (.CI(tmp_11_fu_801_p2_carry__0_n_0),
        .CO({tmp_11_fu_801_p2_carry__1_n_0,tmp_11_fu_801_p2_carry__1_n_1,tmp_11_fu_801_p2_carry__1_n_2,tmp_11_fu_801_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_11_fu_801_p2_carry__1_i_1_n_0,tmp_11_fu_801_p2_carry__1_i_2_n_0,tmp_11_fu_801_p2_carry__1_i_3_n_0,tmp_11_fu_801_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_11_fu_801_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_11_fu_801_p2_carry__1_i_5_n_0,tmp_11_fu_801_p2_carry__1_i_6_n_0,tmp_11_fu_801_p2_carry__1_i_7_n_0,tmp_11_fu_801_p2_carry__1_i_8_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_11_fu_801_p2_carry__1_i_1
       (.I0(Q[23]),
        .I1(tmp_11_fu_801_p2_carry__1_i_9_n_0),
        .I2(Q[22]),
        .I3(tmp_9_fu_768_p2_carry__1_i_9_n_6),
        .I4(ImagLoc_x_fu_748_p2),
        .I5(p_assign_1_fu_787_p2[22]),
        .O(tmp_11_fu_801_p2_carry__1_i_1_n_0));
  CARRY4 tmp_11_fu_801_p2_carry__1_i_10
       (.CI(tmp_11_fu_801_p2_carry__1_i_13_n_0),
        .CO({tmp_11_fu_801_p2_carry__1_i_10_n_0,tmp_11_fu_801_p2_carry__1_i_10_n_1,tmp_11_fu_801_p2_carry__1_i_10_n_2,tmp_11_fu_801_p2_carry__1_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_787_p2[23:20]),
        .S({tmp_11_fu_801_p2_carry__1_i_19_n_0,tmp_11_fu_801_p2_carry__1_i_20_n_0,tmp_11_fu_801_p2_carry__1_i_21_n_0,tmp_11_fu_801_p2_carry__1_i_22_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_11_fu_801_p2_carry__1_i_11
       (.I0(p_assign_1_fu_787_p2[21]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(tmp_9_fu_768_p2_carry__1_i_9_n_7),
        .O(tmp_11_fu_801_p2_carry__1_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_11_fu_801_p2_carry__1_i_12
       (.I0(p_assign_1_fu_787_p2[19]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(tmp_9_fu_768_p2_carry__1_i_10_n_5),
        .O(tmp_11_fu_801_p2_carry__1_i_12_n_0));
  CARRY4 tmp_11_fu_801_p2_carry__1_i_13
       (.CI(tmp_11_fu_801_p2_carry__0_i_10_n_0),
        .CO({tmp_11_fu_801_p2_carry__1_i_13_n_0,tmp_11_fu_801_p2_carry__1_i_13_n_1,tmp_11_fu_801_p2_carry__1_i_13_n_2,tmp_11_fu_801_p2_carry__1_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_787_p2[19:16]),
        .S({tmp_11_fu_801_p2_carry__1_i_23_n_0,tmp_11_fu_801_p2_carry__1_i_24_n_0,tmp_11_fu_801_p2_carry__1_i_25_n_0,tmp_11_fu_801_p2_carry__1_i_26_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_11_fu_801_p2_carry__1_i_14
       (.I0(p_assign_1_fu_787_p2[17]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(tmp_9_fu_768_p2_carry__1_i_10_n_7),
        .O(tmp_11_fu_801_p2_carry__1_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_11_fu_801_p2_carry__1_i_15
       (.I0(Q[23]),
        .I1(tmp_9_fu_768_p2_carry__1_i_9_n_5),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(p_assign_1_fu_787_p2[23]),
        .O(tmp_11_fu_801_p2_carry__1_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_11_fu_801_p2_carry__1_i_16
       (.I0(Q[21]),
        .I1(tmp_9_fu_768_p2_carry__1_i_9_n_7),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(p_assign_1_fu_787_p2[21]),
        .O(tmp_11_fu_801_p2_carry__1_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_11_fu_801_p2_carry__1_i_17
       (.I0(Q[19]),
        .I1(tmp_9_fu_768_p2_carry__1_i_10_n_5),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(p_assign_1_fu_787_p2[19]),
        .O(tmp_11_fu_801_p2_carry__1_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_11_fu_801_p2_carry__1_i_18
       (.I0(Q[17]),
        .I1(tmp_9_fu_768_p2_carry__1_i_10_n_7),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(p_assign_1_fu_787_p2[17]),
        .O(tmp_11_fu_801_p2_carry__1_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_11_fu_801_p2_carry__1_i_19
       (.I0(t_V_2_reg_323_reg[23]),
        .O(tmp_11_fu_801_p2_carry__1_i_19_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_11_fu_801_p2_carry__1_i_2
       (.I0(Q[21]),
        .I1(tmp_11_fu_801_p2_carry__1_i_11_n_0),
        .I2(Q[20]),
        .I3(tmp_9_fu_768_p2_carry__1_i_10_n_4),
        .I4(ImagLoc_x_fu_748_p2),
        .I5(p_assign_1_fu_787_p2[20]),
        .O(tmp_11_fu_801_p2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_11_fu_801_p2_carry__1_i_20
       (.I0(t_V_2_reg_323_reg[22]),
        .O(tmp_11_fu_801_p2_carry__1_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_11_fu_801_p2_carry__1_i_21
       (.I0(t_V_2_reg_323_reg[21]),
        .O(tmp_11_fu_801_p2_carry__1_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_11_fu_801_p2_carry__1_i_22
       (.I0(t_V_2_reg_323_reg[20]),
        .O(tmp_11_fu_801_p2_carry__1_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_11_fu_801_p2_carry__1_i_23
       (.I0(t_V_2_reg_323_reg[19]),
        .O(tmp_11_fu_801_p2_carry__1_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_11_fu_801_p2_carry__1_i_24
       (.I0(t_V_2_reg_323_reg[18]),
        .O(tmp_11_fu_801_p2_carry__1_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_11_fu_801_p2_carry__1_i_25
       (.I0(t_V_2_reg_323_reg[17]),
        .O(tmp_11_fu_801_p2_carry__1_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_11_fu_801_p2_carry__1_i_26
       (.I0(t_V_2_reg_323_reg[16]),
        .O(tmp_11_fu_801_p2_carry__1_i_26_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_11_fu_801_p2_carry__1_i_3
       (.I0(Q[19]),
        .I1(tmp_11_fu_801_p2_carry__1_i_12_n_0),
        .I2(Q[18]),
        .I3(tmp_9_fu_768_p2_carry__1_i_10_n_6),
        .I4(ImagLoc_x_fu_748_p2),
        .I5(p_assign_1_fu_787_p2[18]),
        .O(tmp_11_fu_801_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_11_fu_801_p2_carry__1_i_4
       (.I0(Q[17]),
        .I1(tmp_11_fu_801_p2_carry__1_i_14_n_0),
        .I2(Q[16]),
        .I3(tmp_9_fu_768_p2_carry__0_i_9_n_4),
        .I4(ImagLoc_x_fu_748_p2),
        .I5(p_assign_1_fu_787_p2[16]),
        .O(tmp_11_fu_801_p2_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_11_fu_801_p2_carry__1_i_5
       (.I0(tmp_11_fu_801_p2_carry__1_i_15_n_0),
        .I1(p_assign_1_fu_787_p2[22]),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(tmp_9_fu_768_p2_carry__1_i_9_n_6),
        .I4(Q[22]),
        .O(tmp_11_fu_801_p2_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_11_fu_801_p2_carry__1_i_6
       (.I0(tmp_11_fu_801_p2_carry__1_i_16_n_0),
        .I1(p_assign_1_fu_787_p2[20]),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(tmp_9_fu_768_p2_carry__1_i_10_n_4),
        .I4(Q[20]),
        .O(tmp_11_fu_801_p2_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_11_fu_801_p2_carry__1_i_7
       (.I0(tmp_11_fu_801_p2_carry__1_i_17_n_0),
        .I1(p_assign_1_fu_787_p2[18]),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(tmp_9_fu_768_p2_carry__1_i_10_n_6),
        .I4(Q[18]),
        .O(tmp_11_fu_801_p2_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_11_fu_801_p2_carry__1_i_8
       (.I0(tmp_11_fu_801_p2_carry__1_i_18_n_0),
        .I1(p_assign_1_fu_787_p2[16]),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(tmp_9_fu_768_p2_carry__0_i_9_n_4),
        .I4(Q[16]),
        .O(tmp_11_fu_801_p2_carry__1_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_11_fu_801_p2_carry__1_i_9
       (.I0(p_assign_1_fu_787_p2[23]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(tmp_9_fu_768_p2_carry__1_i_9_n_5),
        .O(tmp_11_fu_801_p2_carry__1_i_9_n_0));
  CARRY4 tmp_11_fu_801_p2_carry__2
       (.CI(tmp_11_fu_801_p2_carry__1_n_0),
        .CO({tmp_11_fu_801_p2,tmp_11_fu_801_p2_carry__2_n_1,tmp_11_fu_801_p2_carry__2_n_2,tmp_11_fu_801_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_11_fu_801_p2_carry__2_i_1_n_0,tmp_11_fu_801_p2_carry__2_i_2_n_0,tmp_11_fu_801_p2_carry__2_i_3_n_0,tmp_11_fu_801_p2_carry__2_i_4_n_0}),
        .O(NLW_tmp_11_fu_801_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_11_fu_801_p2_carry__2_i_5_n_0,tmp_11_fu_801_p2_carry__2_i_6_n_0,tmp_11_fu_801_p2_carry__2_i_7_n_0,tmp_11_fu_801_p2_carry__2_i_8_n_0}));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    tmp_11_fu_801_p2_carry__2_i_1
       (.I0(Q[31]),
        .I1(p_assign_1_fu_787_p2[31]),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(Q[30]),
        .I4(\or_cond_i_i_reg_1537_reg[0]_i_3_n_6 ),
        .I5(p_assign_1_fu_787_p2[30]),
        .O(tmp_11_fu_801_p2_carry__2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_11_fu_801_p2_carry__2_i_10
       (.I0(p_assign_1_fu_787_p2[29]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(\or_cond_i_i_reg_1537_reg[0]_i_3_n_7 ),
        .O(tmp_11_fu_801_p2_carry__2_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_11_fu_801_p2_carry__2_i_11
       (.I0(p_assign_1_fu_787_p2[27]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(tmp_9_fu_768_p2_carry__2_i_9_n_5),
        .O(tmp_11_fu_801_p2_carry__2_i_11_n_0));
  CARRY4 tmp_11_fu_801_p2_carry__2_i_12
       (.CI(tmp_11_fu_801_p2_carry__1_i_10_n_0),
        .CO({tmp_11_fu_801_p2_carry__2_i_12_n_0,tmp_11_fu_801_p2_carry__2_i_12_n_1,tmp_11_fu_801_p2_carry__2_i_12_n_2,tmp_11_fu_801_p2_carry__2_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_787_p2[27:24]),
        .S({tmp_11_fu_801_p2_carry__2_i_21_n_0,tmp_11_fu_801_p2_carry__2_i_22_n_0,tmp_11_fu_801_p2_carry__2_i_23_n_0,tmp_11_fu_801_p2_carry__2_i_24_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_11_fu_801_p2_carry__2_i_13
       (.I0(p_assign_1_fu_787_p2[25]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(tmp_9_fu_768_p2_carry__2_i_9_n_7),
        .O(tmp_11_fu_801_p2_carry__2_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_11_fu_801_p2_carry__2_i_14
       (.I0(Q[29]),
        .I1(\or_cond_i_i_reg_1537_reg[0]_i_3_n_7 ),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(p_assign_1_fu_787_p2[29]),
        .O(tmp_11_fu_801_p2_carry__2_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_11_fu_801_p2_carry__2_i_15
       (.I0(Q[27]),
        .I1(tmp_9_fu_768_p2_carry__2_i_9_n_5),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(p_assign_1_fu_787_p2[27]),
        .O(tmp_11_fu_801_p2_carry__2_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_11_fu_801_p2_carry__2_i_16
       (.I0(Q[25]),
        .I1(tmp_9_fu_768_p2_carry__2_i_9_n_7),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(p_assign_1_fu_787_p2[25]),
        .O(tmp_11_fu_801_p2_carry__2_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_11_fu_801_p2_carry__2_i_17
       (.I0(t_V_2_reg_323_reg[31]),
        .O(tmp_11_fu_801_p2_carry__2_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_11_fu_801_p2_carry__2_i_18
       (.I0(t_V_2_reg_323_reg[30]),
        .O(tmp_11_fu_801_p2_carry__2_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_11_fu_801_p2_carry__2_i_19
       (.I0(t_V_2_reg_323_reg[29]),
        .O(tmp_11_fu_801_p2_carry__2_i_19_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_11_fu_801_p2_carry__2_i_2
       (.I0(Q[29]),
        .I1(tmp_11_fu_801_p2_carry__2_i_10_n_0),
        .I2(Q[28]),
        .I3(tmp_9_fu_768_p2_carry__2_i_9_n_4),
        .I4(ImagLoc_x_fu_748_p2),
        .I5(p_assign_1_fu_787_p2[28]),
        .O(tmp_11_fu_801_p2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_11_fu_801_p2_carry__2_i_20
       (.I0(t_V_2_reg_323_reg[28]),
        .O(tmp_11_fu_801_p2_carry__2_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_11_fu_801_p2_carry__2_i_21
       (.I0(t_V_2_reg_323_reg[27]),
        .O(tmp_11_fu_801_p2_carry__2_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_11_fu_801_p2_carry__2_i_22
       (.I0(t_V_2_reg_323_reg[26]),
        .O(tmp_11_fu_801_p2_carry__2_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_11_fu_801_p2_carry__2_i_23
       (.I0(t_V_2_reg_323_reg[25]),
        .O(tmp_11_fu_801_p2_carry__2_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_11_fu_801_p2_carry__2_i_24
       (.I0(t_V_2_reg_323_reg[24]),
        .O(tmp_11_fu_801_p2_carry__2_i_24_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_11_fu_801_p2_carry__2_i_3
       (.I0(Q[27]),
        .I1(tmp_11_fu_801_p2_carry__2_i_11_n_0),
        .I2(Q[26]),
        .I3(tmp_9_fu_768_p2_carry__2_i_9_n_6),
        .I4(ImagLoc_x_fu_748_p2),
        .I5(p_assign_1_fu_787_p2[26]),
        .O(tmp_11_fu_801_p2_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_11_fu_801_p2_carry__2_i_4
       (.I0(Q[25]),
        .I1(tmp_11_fu_801_p2_carry__2_i_13_n_0),
        .I2(Q[24]),
        .I3(tmp_9_fu_768_p2_carry__1_i_9_n_4),
        .I4(ImagLoc_x_fu_748_p2),
        .I5(p_assign_1_fu_787_p2[24]),
        .O(tmp_11_fu_801_p2_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    tmp_11_fu_801_p2_carry__2_i_5
       (.I0(p_assign_1_fu_787_p2[31]),
        .I1(Q[31]),
        .I2(p_assign_1_fu_787_p2[30]),
        .I3(ImagLoc_x_fu_748_p2),
        .I4(\or_cond_i_i_reg_1537_reg[0]_i_3_n_6 ),
        .I5(Q[30]),
        .O(tmp_11_fu_801_p2_carry__2_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_11_fu_801_p2_carry__2_i_6
       (.I0(tmp_11_fu_801_p2_carry__2_i_14_n_0),
        .I1(p_assign_1_fu_787_p2[28]),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(tmp_9_fu_768_p2_carry__2_i_9_n_4),
        .I4(Q[28]),
        .O(tmp_11_fu_801_p2_carry__2_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_11_fu_801_p2_carry__2_i_7
       (.I0(tmp_11_fu_801_p2_carry__2_i_15_n_0),
        .I1(p_assign_1_fu_787_p2[26]),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(tmp_9_fu_768_p2_carry__2_i_9_n_6),
        .I4(Q[26]),
        .O(tmp_11_fu_801_p2_carry__2_i_7_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_11_fu_801_p2_carry__2_i_8
       (.I0(tmp_11_fu_801_p2_carry__2_i_16_n_0),
        .I1(p_assign_1_fu_787_p2[24]),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(tmp_9_fu_768_p2_carry__1_i_9_n_4),
        .I4(Q[24]),
        .O(tmp_11_fu_801_p2_carry__2_i_8_n_0));
  CARRY4 tmp_11_fu_801_p2_carry__2_i_9
       (.CI(tmp_11_fu_801_p2_carry__2_i_12_n_0),
        .CO({NLW_tmp_11_fu_801_p2_carry__2_i_9_CO_UNCONNECTED[3],tmp_11_fu_801_p2_carry__2_i_9_n_1,tmp_11_fu_801_p2_carry__2_i_9_n_2,tmp_11_fu_801_p2_carry__2_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_787_p2[31:28]),
        .S({tmp_11_fu_801_p2_carry__2_i_17_n_0,tmp_11_fu_801_p2_carry__2_i_18_n_0,tmp_11_fu_801_p2_carry__2_i_19_n_0,tmp_11_fu_801_p2_carry__2_i_20_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_11_fu_801_p2_carry_i_1
       (.I0(Q[7]),
        .I1(tmp_11_fu_801_p2_carry_i_9_n_0),
        .I2(Q[6]),
        .I3(\x_reg_1541_reg[8]_i_2_n_6 ),
        .I4(ImagLoc_x_fu_748_p2),
        .I5(p_assign_1_fu_787_p2[6]),
        .O(tmp_11_fu_801_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_11_fu_801_p2_carry_i_10
       (.I0(p_assign_1_fu_787_p2[5]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(\x_reg_1541_reg[8]_i_2_n_7 ),
        .O(tmp_11_fu_801_p2_carry_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_11_fu_801_p2_carry_i_11
       (.I0(p_assign_1_fu_787_p2[3]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(\x_reg_1541_reg[4]_i_2_n_5 ),
        .O(tmp_11_fu_801_p2_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_11_fu_801_p2_carry_i_12
       (.I0(p_assign_1_fu_787_p2[6]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(\x_reg_1541_reg[8]_i_2_n_6 ),
        .O(tmp_11_fu_801_p2_carry_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_11_fu_801_p2_carry_i_13
       (.I0(p_assign_1_fu_787_p2[2]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(\x_reg_1541_reg[4]_i_2_n_6 ),
        .O(tmp_11_fu_801_p2_carry_i_13_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_11_fu_801_p2_carry_i_2
       (.I0(Q[5]),
        .I1(tmp_11_fu_801_p2_carry_i_10_n_0),
        .I2(Q[4]),
        .I3(\x_reg_1541_reg[4]_i_2_n_4 ),
        .I4(ImagLoc_x_fu_748_p2),
        .I5(p_assign_1_fu_787_p2[4]),
        .O(tmp_11_fu_801_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_11_fu_801_p2_carry_i_3
       (.I0(Q[3]),
        .I1(tmp_11_fu_801_p2_carry_i_11_n_0),
        .I2(Q[2]),
        .I3(\x_reg_1541_reg[4]_i_2_n_6 ),
        .I4(ImagLoc_x_fu_748_p2),
        .I5(p_assign_1_fu_787_p2[2]),
        .O(tmp_11_fu_801_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hABFB02A202A202A2)) 
    tmp_11_fu_801_p2_carry_i_4
       (.I0(Q[1]),
        .I1(\x_reg_1541_reg[4]_i_2_n_7 ),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(p_assign_1_fu_787_p2[1]),
        .I4(Q[0]),
        .I5(t_V_2_reg_323_reg__0),
        .O(tmp_11_fu_801_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_11_fu_801_p2_carry_i_5
       (.I0(p_assign_1_fu_787_p2[7]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(\x_reg_1541_reg[8]_i_2_n_5 ),
        .I3(Q[7]),
        .I4(tmp_11_fu_801_p2_carry_i_12_n_0),
        .I5(Q[6]),
        .O(tmp_11_fu_801_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_11_fu_801_p2_carry_i_6
       (.I0(p_assign_1_fu_787_p2[4]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(\x_reg_1541_reg[4]_i_2_n_4 ),
        .I3(Q[4]),
        .I4(tmp_11_fu_801_p2_carry_i_10_n_0),
        .I5(Q[5]),
        .O(tmp_11_fu_801_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_11_fu_801_p2_carry_i_7
       (.I0(p_assign_1_fu_787_p2[3]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(\x_reg_1541_reg[4]_i_2_n_5 ),
        .I3(Q[3]),
        .I4(tmp_11_fu_801_p2_carry_i_13_n_0),
        .I5(Q[2]),
        .O(tmp_11_fu_801_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000B847B8470000)) 
    tmp_11_fu_801_p2_carry_i_8
       (.I0(p_assign_1_fu_787_p2[1]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(\x_reg_1541_reg[4]_i_2_n_7 ),
        .I3(Q[1]),
        .I4(t_V_2_reg_323_reg__0),
        .I5(Q[0]),
        .O(tmp_11_fu_801_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_11_fu_801_p2_carry_i_9
       (.I0(p_assign_1_fu_787_p2[7]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(\x_reg_1541_reg[8]_i_2_n_5 ),
        .O(tmp_11_fu_801_p2_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'hA0AAA0AAA0AAA3AA)) 
    \tmp_129_1_reg_1482[0]_i_1 
       (.I0(\tmp_129_1_reg_1482_reg_n_0_[0] ),
        .I1(\icmp_reg_1473[0]_i_2_n_0 ),
        .I2(exitcond389_i_fu_406_p2),
        .I3(ap_CS_fsm_state2),
        .I4(\t_V_reg_312_reg_n_0_[0] ),
        .I5(\tmp_129_1_reg_1482[0]_i_2_n_0 ),
        .O(\tmp_129_1_reg_1482[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tmp_129_1_reg_1482[0]_i_2 
       (.I0(\t_V_reg_312_reg_n_0_[2] ),
        .I1(\t_V_reg_312_reg_n_0_[3] ),
        .I2(\t_V_reg_312_reg_n_0_[1] ),
        .O(\tmp_129_1_reg_1482[0]_i_2_n_0 ));
  FDRE \tmp_129_1_reg_1482_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_129_1_reg_1482[0]_i_1_n_0 ),
        .Q(\tmp_129_1_reg_1482_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA0300AAAAAAAA)) 
    \tmp_12_reg_1478[0]_i_1 
       (.I0(\tmp_12_reg_1478_reg_n_0_[0] ),
        .I1(\icmp_reg_1473[0]_i_2_n_0 ),
        .I2(\tmp_129_1_reg_1482[0]_i_2_n_0 ),
        .I3(\t_V_reg_312_reg_n_0_[0] ),
        .I4(exitcond389_i_fu_406_p2),
        .I5(ap_CS_fsm_state2),
        .O(\tmp_12_reg_1478[0]_i_1_n_0 ));
  FDRE \tmp_12_reg_1478_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_12_reg_1478[0]_i_1_n_0 ),
        .Q(\tmp_12_reg_1478_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 tmp_13_fu_450_p2_carry
       (.CI(1'b0),
        .CO({tmp_13_fu_450_p2_carry_n_0,tmp_13_fu_450_p2_carry_n_1,tmp_13_fu_450_p2_carry_n_2,tmp_13_fu_450_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_13_fu_450_p2_carry_i_1_n_0,tmp_13_fu_450_p2_carry_i_2_n_0,tmp_13_fu_450_p2_carry_i_3_n_0,tmp_13_fu_450_p2_carry_i_4_n_0}),
        .O(NLW_tmp_13_fu_450_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_13_fu_450_p2_carry_i_5_n_0,tmp_13_fu_450_p2_carry_i_6_n_0,tmp_13_fu_450_p2_carry_i_7_n_0,tmp_13_fu_450_p2_carry_i_8_n_0}));
  CARRY4 tmp_13_fu_450_p2_carry__0
       (.CI(tmp_13_fu_450_p2_carry_n_0),
        .CO({tmp_13_fu_450_p2_carry__0_n_0,tmp_13_fu_450_p2_carry__0_n_1,tmp_13_fu_450_p2_carry__0_n_2,tmp_13_fu_450_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_13_fu_450_p2_carry__0_i_1_n_0,tmp_13_fu_450_p2_carry__0_i_2_n_0,tmp_13_fu_450_p2_carry__0_i_3_n_0,tmp_13_fu_450_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_13_fu_450_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_13_fu_450_p2_carry__0_i_5_n_0,tmp_13_fu_450_p2_carry__0_i_6_n_0,tmp_13_fu_450_p2_carry__0_i_7_n_0,tmp_13_fu_450_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_13_fu_450_p2_carry__0_i_1
       (.I0(\t_V_reg_312_reg_n_0_[14] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [14]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [15]),
        .I3(\t_V_reg_312_reg_n_0_[15] ),
        .O(tmp_13_fu_450_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_13_fu_450_p2_carry__0_i_2
       (.I0(\t_V_reg_312_reg_n_0_[12] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [12]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [13]),
        .I3(\t_V_reg_312_reg_n_0_[13] ),
        .O(tmp_13_fu_450_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_13_fu_450_p2_carry__0_i_3
       (.I0(\t_V_reg_312_reg_n_0_[10] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [10]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [11]),
        .I3(\t_V_reg_312_reg_n_0_[11] ),
        .O(tmp_13_fu_450_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_13_fu_450_p2_carry__0_i_4
       (.I0(\t_V_reg_312_reg_n_0_[8] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [8]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [9]),
        .I3(\t_V_reg_312_reg_n_0_[9] ),
        .O(tmp_13_fu_450_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_13_fu_450_p2_carry__0_i_5
       (.I0(\t_V_reg_312_reg_n_0_[14] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [14]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [15]),
        .I3(\t_V_reg_312_reg_n_0_[15] ),
        .O(tmp_13_fu_450_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_13_fu_450_p2_carry__0_i_6
       (.I0(\t_V_reg_312_reg_n_0_[12] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [12]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [13]),
        .I3(\t_V_reg_312_reg_n_0_[13] ),
        .O(tmp_13_fu_450_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_13_fu_450_p2_carry__0_i_7
       (.I0(\t_V_reg_312_reg_n_0_[10] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [10]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [11]),
        .I3(\t_V_reg_312_reg_n_0_[11] ),
        .O(tmp_13_fu_450_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_13_fu_450_p2_carry__0_i_8
       (.I0(\t_V_reg_312_reg_n_0_[8] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [8]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [9]),
        .I3(\t_V_reg_312_reg_n_0_[9] ),
        .O(tmp_13_fu_450_p2_carry__0_i_8_n_0));
  CARRY4 tmp_13_fu_450_p2_carry__1
       (.CI(tmp_13_fu_450_p2_carry__0_n_0),
        .CO({tmp_13_fu_450_p2_carry__1_n_0,tmp_13_fu_450_p2_carry__1_n_1,tmp_13_fu_450_p2_carry__1_n_2,tmp_13_fu_450_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_13_fu_450_p2_carry__1_i_1_n_0,tmp_13_fu_450_p2_carry__1_i_2_n_0,tmp_13_fu_450_p2_carry__1_i_3_n_0,tmp_13_fu_450_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_13_fu_450_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_13_fu_450_p2_carry__1_i_5_n_0,tmp_13_fu_450_p2_carry__1_i_6_n_0,tmp_13_fu_450_p2_carry__1_i_7_n_0,tmp_13_fu_450_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_13_fu_450_p2_carry__1_i_1
       (.I0(\t_V_reg_312_reg_n_0_[22] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [22]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [23]),
        .I3(\t_V_reg_312_reg_n_0_[23] ),
        .O(tmp_13_fu_450_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_13_fu_450_p2_carry__1_i_2
       (.I0(\t_V_reg_312_reg_n_0_[20] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [20]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [21]),
        .I3(\t_V_reg_312_reg_n_0_[21] ),
        .O(tmp_13_fu_450_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_13_fu_450_p2_carry__1_i_3
       (.I0(\t_V_reg_312_reg_n_0_[18] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [18]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [19]),
        .I3(\t_V_reg_312_reg_n_0_[19] ),
        .O(tmp_13_fu_450_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_13_fu_450_p2_carry__1_i_4
       (.I0(\t_V_reg_312_reg_n_0_[16] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [16]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [17]),
        .I3(\t_V_reg_312_reg_n_0_[17] ),
        .O(tmp_13_fu_450_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_13_fu_450_p2_carry__1_i_5
       (.I0(\t_V_reg_312_reg_n_0_[22] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [22]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [23]),
        .I3(\t_V_reg_312_reg_n_0_[23] ),
        .O(tmp_13_fu_450_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_13_fu_450_p2_carry__1_i_6
       (.I0(\t_V_reg_312_reg_n_0_[20] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [20]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [21]),
        .I3(\t_V_reg_312_reg_n_0_[21] ),
        .O(tmp_13_fu_450_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_13_fu_450_p2_carry__1_i_7
       (.I0(\t_V_reg_312_reg_n_0_[18] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [18]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [19]),
        .I3(\t_V_reg_312_reg_n_0_[19] ),
        .O(tmp_13_fu_450_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_13_fu_450_p2_carry__1_i_8
       (.I0(\t_V_reg_312_reg_n_0_[16] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [16]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [17]),
        .I3(\t_V_reg_312_reg_n_0_[17] ),
        .O(tmp_13_fu_450_p2_carry__1_i_8_n_0));
  CARRY4 tmp_13_fu_450_p2_carry__2
       (.CI(tmp_13_fu_450_p2_carry__1_n_0),
        .CO({tmp_13_fu_450_p2,tmp_13_fu_450_p2_carry__2_n_1,tmp_13_fu_450_p2_carry__2_n_2,tmp_13_fu_450_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_13_fu_450_p2_carry__2_i_1_n_0,tmp_13_fu_450_p2_carry__2_i_2_n_0,tmp_13_fu_450_p2_carry__2_i_3_n_0,tmp_13_fu_450_p2_carry__2_i_4_n_0}),
        .O(NLW_tmp_13_fu_450_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_13_fu_450_p2_carry__2_i_5_n_0,tmp_13_fu_450_p2_carry__2_i_6_n_0,tmp_13_fu_450_p2_carry__2_i_7_n_0,tmp_13_fu_450_p2_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_13_fu_450_p2_carry__2_i_1
       (.I0(\t_V_reg_312_reg_n_0_[30] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [30]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [31]),
        .I3(\t_V_reg_312_reg_n_0_[31] ),
        .O(tmp_13_fu_450_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_13_fu_450_p2_carry__2_i_2
       (.I0(\t_V_reg_312_reg_n_0_[28] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [28]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [29]),
        .I3(\t_V_reg_312_reg_n_0_[29] ),
        .O(tmp_13_fu_450_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_13_fu_450_p2_carry__2_i_3
       (.I0(\t_V_reg_312_reg_n_0_[26] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [26]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [27]),
        .I3(\t_V_reg_312_reg_n_0_[27] ),
        .O(tmp_13_fu_450_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_13_fu_450_p2_carry__2_i_4
       (.I0(\t_V_reg_312_reg_n_0_[24] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [24]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [25]),
        .I3(\t_V_reg_312_reg_n_0_[25] ),
        .O(tmp_13_fu_450_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_13_fu_450_p2_carry__2_i_5
       (.I0(\t_V_reg_312_reg_n_0_[30] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [30]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [31]),
        .I3(\t_V_reg_312_reg_n_0_[31] ),
        .O(tmp_13_fu_450_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_13_fu_450_p2_carry__2_i_6
       (.I0(\t_V_reg_312_reg_n_0_[28] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [28]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [29]),
        .I3(\t_V_reg_312_reg_n_0_[29] ),
        .O(tmp_13_fu_450_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_13_fu_450_p2_carry__2_i_7
       (.I0(\t_V_reg_312_reg_n_0_[26] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [26]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [27]),
        .I3(\t_V_reg_312_reg_n_0_[27] ),
        .O(tmp_13_fu_450_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_13_fu_450_p2_carry__2_i_8
       (.I0(\t_V_reg_312_reg_n_0_[24] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [24]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [25]),
        .I3(\t_V_reg_312_reg_n_0_[25] ),
        .O(tmp_13_fu_450_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_13_fu_450_p2_carry_i_1
       (.I0(\t_V_reg_312_reg_n_0_[6] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [6]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [7]),
        .I3(\t_V_reg_312_reg_n_0_[7] ),
        .O(tmp_13_fu_450_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_13_fu_450_p2_carry_i_2
       (.I0(\t_V_reg_312_reg_n_0_[4] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [4]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [5]),
        .I3(\t_V_reg_312_reg_n_0_[5] ),
        .O(tmp_13_fu_450_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_13_fu_450_p2_carry_i_3
       (.I0(\t_V_reg_312_reg_n_0_[2] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [2]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [3]),
        .I3(\t_V_reg_312_reg_n_0_[3] ),
        .O(tmp_13_fu_450_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_13_fu_450_p2_carry_i_4
       (.I0(\t_V_reg_312_reg_n_0_[0] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [0]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [1]),
        .I3(\t_V_reg_312_reg_n_0_[1] ),
        .O(tmp_13_fu_450_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_13_fu_450_p2_carry_i_5
       (.I0(\t_V_reg_312_reg_n_0_[6] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [6]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [7]),
        .I3(\t_V_reg_312_reg_n_0_[7] ),
        .O(tmp_13_fu_450_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_13_fu_450_p2_carry_i_6
       (.I0(\t_V_reg_312_reg_n_0_[4] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [4]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [5]),
        .I3(\t_V_reg_312_reg_n_0_[5] ),
        .O(tmp_13_fu_450_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_13_fu_450_p2_carry_i_7
       (.I0(\t_V_reg_312_reg_n_0_[2] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [2]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [3]),
        .I3(\t_V_reg_312_reg_n_0_[3] ),
        .O(tmp_13_fu_450_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_13_fu_450_p2_carry_i_8
       (.I0(\t_V_reg_312_reg_n_0_[0] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [0]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [1]),
        .I3(\t_V_reg_312_reg_n_0_[1] ),
        .O(tmp_13_fu_450_p2_carry_i_8_n_0));
  FDRE \tmp_13_reg_1486_reg[0] 
       (.C(ap_clk),
        .CE(icmp_reg_14730),
        .D(tmp_13_fu_450_p2),
        .Q(tmp_13_reg_1486),
        .R(1'b0));
  CARRY4 tmp_155_1_fu_538_p2_carry
       (.CI(1'b0),
        .CO({tmp_155_1_fu_538_p2_carry_n_0,tmp_155_1_fu_538_p2_carry_n_1,tmp_155_1_fu_538_p2_carry_n_2,tmp_155_1_fu_538_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_155_1_fu_538_p2_carry_i_1_n_0,tmp_155_1_fu_538_p2_carry_i_2_n_0,tmp_155_1_fu_538_p2_carry_i_3_n_0,tmp_155_1_fu_538_p2_carry_i_4_n_0}),
        .O(NLW_tmp_155_1_fu_538_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_155_1_fu_538_p2_carry_i_5_n_0,tmp_155_1_fu_538_p2_carry_i_6_n_0,tmp_155_1_fu_538_p2_carry_i_7_n_0,tmp_155_1_fu_538_p2_carry_i_8_n_0}));
  CARRY4 tmp_155_1_fu_538_p2_carry__0
       (.CI(tmp_155_1_fu_538_p2_carry_n_0),
        .CO({tmp_155_1_fu_538_p2_carry__0_n_0,tmp_155_1_fu_538_p2_carry__0_n_1,tmp_155_1_fu_538_p2_carry__0_n_2,tmp_155_1_fu_538_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_155_1_fu_538_p2_carry__0_i_1_n_0,tmp_155_1_fu_538_p2_carry__0_i_2_n_0,tmp_155_1_fu_538_p2_carry__0_i_3_n_0,tmp_155_1_fu_538_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_155_1_fu_538_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_155_1_fu_538_p2_carry__0_i_5_n_0,tmp_155_1_fu_538_p2_carry__0_i_6_n_0,tmp_155_1_fu_538_p2_carry__0_i_7_n_0,tmp_155_1_fu_538_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_1_fu_538_p2_carry__0_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [15]),
        .I1(tmp_165_1_fu_571_p2_carry__0_i_10_n_4),
        .I2(\tmp_1_reg_1401_reg[31]_0 [14]),
        .I3(tmp_165_1_fu_571_p2_carry__0_i_10_n_5),
        .O(tmp_155_1_fu_538_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_1_fu_538_p2_carry__0_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [13]),
        .I1(tmp_165_1_fu_571_p2_carry__0_i_10_n_6),
        .I2(\tmp_1_reg_1401_reg[31]_0 [12]),
        .I3(tmp_165_1_fu_571_p2_carry__0_i_10_n_7),
        .O(tmp_155_1_fu_538_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_1_fu_538_p2_carry__0_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [11]),
        .I1(tmp_165_1_fu_571_p2_carry__0_i_15_n_4),
        .I2(\tmp_1_reg_1401_reg[31]_0 [10]),
        .I3(tmp_165_1_fu_571_p2_carry__0_i_15_n_5),
        .O(tmp_155_1_fu_538_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_1_fu_538_p2_carry__0_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [9]),
        .I1(tmp_165_1_fu_571_p2_carry__0_i_15_n_6),
        .I2(\tmp_1_reg_1401_reg[31]_0 [8]),
        .I3(tmp_165_1_fu_571_p2_carry__0_i_15_n_7),
        .O(tmp_155_1_fu_538_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_1_fu_538_p2_carry__0_i_5
       (.I0(tmp_165_1_fu_571_p2_carry__0_i_10_n_4),
        .I1(\tmp_1_reg_1401_reg[31]_0 [15]),
        .I2(tmp_165_1_fu_571_p2_carry__0_i_10_n_5),
        .I3(\tmp_1_reg_1401_reg[31]_0 [14]),
        .O(tmp_155_1_fu_538_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_1_fu_538_p2_carry__0_i_6
       (.I0(tmp_165_1_fu_571_p2_carry__0_i_10_n_6),
        .I1(\tmp_1_reg_1401_reg[31]_0 [13]),
        .I2(tmp_165_1_fu_571_p2_carry__0_i_10_n_7),
        .I3(\tmp_1_reg_1401_reg[31]_0 [12]),
        .O(tmp_155_1_fu_538_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_1_fu_538_p2_carry__0_i_7
       (.I0(tmp_165_1_fu_571_p2_carry__0_i_15_n_4),
        .I1(\tmp_1_reg_1401_reg[31]_0 [11]),
        .I2(tmp_165_1_fu_571_p2_carry__0_i_15_n_5),
        .I3(\tmp_1_reg_1401_reg[31]_0 [10]),
        .O(tmp_155_1_fu_538_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_1_fu_538_p2_carry__0_i_8
       (.I0(tmp_165_1_fu_571_p2_carry__0_i_15_n_6),
        .I1(\tmp_1_reg_1401_reg[31]_0 [9]),
        .I2(tmp_165_1_fu_571_p2_carry__0_i_15_n_7),
        .I3(\tmp_1_reg_1401_reg[31]_0 [8]),
        .O(tmp_155_1_fu_538_p2_carry__0_i_8_n_0));
  CARRY4 tmp_155_1_fu_538_p2_carry__1
       (.CI(tmp_155_1_fu_538_p2_carry__0_n_0),
        .CO({tmp_155_1_fu_538_p2_carry__1_n_0,tmp_155_1_fu_538_p2_carry__1_n_1,tmp_155_1_fu_538_p2_carry__1_n_2,tmp_155_1_fu_538_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_155_1_fu_538_p2_carry__1_i_1_n_0,tmp_155_1_fu_538_p2_carry__1_i_2_n_0,tmp_155_1_fu_538_p2_carry__1_i_3_n_0,tmp_155_1_fu_538_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_155_1_fu_538_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_155_1_fu_538_p2_carry__1_i_5_n_0,tmp_155_1_fu_538_p2_carry__1_i_6_n_0,tmp_155_1_fu_538_p2_carry__1_i_7_n_0,tmp_155_1_fu_538_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_1_fu_538_p2_carry__1_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [23]),
        .I1(tmp_165_1_fu_571_p2_carry__1_i_10_n_4),
        .I2(\tmp_1_reg_1401_reg[31]_0 [22]),
        .I3(tmp_165_1_fu_571_p2_carry__1_i_10_n_5),
        .O(tmp_155_1_fu_538_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_1_fu_538_p2_carry__1_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [21]),
        .I1(tmp_165_1_fu_571_p2_carry__1_i_10_n_6),
        .I2(\tmp_1_reg_1401_reg[31]_0 [20]),
        .I3(tmp_165_1_fu_571_p2_carry__1_i_10_n_7),
        .O(tmp_155_1_fu_538_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_1_fu_538_p2_carry__1_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [19]),
        .I1(tmp_165_1_fu_571_p2_carry__1_i_15_n_4),
        .I2(\tmp_1_reg_1401_reg[31]_0 [18]),
        .I3(tmp_165_1_fu_571_p2_carry__1_i_15_n_5),
        .O(tmp_155_1_fu_538_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_1_fu_538_p2_carry__1_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [17]),
        .I1(tmp_165_1_fu_571_p2_carry__1_i_15_n_6),
        .I2(\tmp_1_reg_1401_reg[31]_0 [16]),
        .I3(tmp_165_1_fu_571_p2_carry__1_i_15_n_7),
        .O(tmp_155_1_fu_538_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_1_fu_538_p2_carry__1_i_5
       (.I0(tmp_165_1_fu_571_p2_carry__1_i_10_n_4),
        .I1(\tmp_1_reg_1401_reg[31]_0 [23]),
        .I2(tmp_165_1_fu_571_p2_carry__1_i_10_n_5),
        .I3(\tmp_1_reg_1401_reg[31]_0 [22]),
        .O(tmp_155_1_fu_538_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_1_fu_538_p2_carry__1_i_6
       (.I0(tmp_165_1_fu_571_p2_carry__1_i_10_n_6),
        .I1(\tmp_1_reg_1401_reg[31]_0 [21]),
        .I2(tmp_165_1_fu_571_p2_carry__1_i_10_n_7),
        .I3(\tmp_1_reg_1401_reg[31]_0 [20]),
        .O(tmp_155_1_fu_538_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_1_fu_538_p2_carry__1_i_7
       (.I0(tmp_165_1_fu_571_p2_carry__1_i_15_n_4),
        .I1(\tmp_1_reg_1401_reg[31]_0 [19]),
        .I2(tmp_165_1_fu_571_p2_carry__1_i_15_n_5),
        .I3(\tmp_1_reg_1401_reg[31]_0 [18]),
        .O(tmp_155_1_fu_538_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_1_fu_538_p2_carry__1_i_8
       (.I0(tmp_165_1_fu_571_p2_carry__1_i_15_n_6),
        .I1(\tmp_1_reg_1401_reg[31]_0 [17]),
        .I2(tmp_165_1_fu_571_p2_carry__1_i_15_n_7),
        .I3(\tmp_1_reg_1401_reg[31]_0 [16]),
        .O(tmp_155_1_fu_538_p2_carry__1_i_8_n_0));
  CARRY4 tmp_155_1_fu_538_p2_carry__2
       (.CI(tmp_155_1_fu_538_p2_carry__1_n_0),
        .CO({tmp_155_1_fu_538_p2,tmp_155_1_fu_538_p2_carry__2_n_1,tmp_155_1_fu_538_p2_carry__2_n_2,tmp_155_1_fu_538_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_155_1_fu_538_p2_carry__2_i_1_n_0,tmp_155_1_fu_538_p2_carry__2_i_2_n_0,tmp_155_1_fu_538_p2_carry__2_i_3_n_0,tmp_155_1_fu_538_p2_carry__2_i_4_n_0}),
        .O(NLW_tmp_155_1_fu_538_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_155_1_fu_538_p2_carry__2_i_5_n_0,tmp_155_1_fu_538_p2_carry__2_i_6_n_0,tmp_155_1_fu_538_p2_carry__2_i_7_n_0,tmp_155_1_fu_538_p2_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h20F2)) 
    tmp_155_1_fu_538_p2_carry__2_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [30]),
        .I1(\y_1_1_reg_1498_reg[1]_i_2_n_5 ),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(\tmp_1_reg_1401_reg[31]_0 [31]),
        .O(tmp_155_1_fu_538_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_1_fu_538_p2_carry__2_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [29]),
        .I1(\y_1_1_reg_1498_reg[1]_i_2_n_6 ),
        .I2(\tmp_1_reg_1401_reg[31]_0 [28]),
        .I3(\y_1_1_reg_1498_reg[1]_i_2_n_7 ),
        .O(tmp_155_1_fu_538_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_1_fu_538_p2_carry__2_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [27]),
        .I1(tmp_165_1_fu_571_p2_carry__2_i_13_n_4),
        .I2(\tmp_1_reg_1401_reg[31]_0 [26]),
        .I3(tmp_165_1_fu_571_p2_carry__2_i_13_n_5),
        .O(tmp_155_1_fu_538_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_1_fu_538_p2_carry__2_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [25]),
        .I1(tmp_165_1_fu_571_p2_carry__2_i_13_n_6),
        .I2(\tmp_1_reg_1401_reg[31]_0 [24]),
        .I3(tmp_165_1_fu_571_p2_carry__2_i_13_n_7),
        .O(tmp_155_1_fu_538_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_1_fu_538_p2_carry__2_i_5
       (.I0(\tmp_1_reg_1401_reg[31]_0 [31]),
        .I1(p_assign_6_1_fu_518_p2),
        .I2(\y_1_1_reg_1498_reg[1]_i_2_n_5 ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [30]),
        .O(tmp_155_1_fu_538_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_1_fu_538_p2_carry__2_i_6
       (.I0(\y_1_1_reg_1498_reg[1]_i_2_n_6 ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [29]),
        .I2(\y_1_1_reg_1498_reg[1]_i_2_n_7 ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [28]),
        .O(tmp_155_1_fu_538_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_1_fu_538_p2_carry__2_i_7
       (.I0(tmp_165_1_fu_571_p2_carry__2_i_13_n_4),
        .I1(\tmp_1_reg_1401_reg[31]_0 [27]),
        .I2(tmp_165_1_fu_571_p2_carry__2_i_13_n_5),
        .I3(\tmp_1_reg_1401_reg[31]_0 [26]),
        .O(tmp_155_1_fu_538_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_1_fu_538_p2_carry__2_i_8
       (.I0(tmp_165_1_fu_571_p2_carry__2_i_13_n_6),
        .I1(\tmp_1_reg_1401_reg[31]_0 [25]),
        .I2(tmp_165_1_fu_571_p2_carry__2_i_13_n_7),
        .I3(\tmp_1_reg_1401_reg[31]_0 [24]),
        .O(tmp_155_1_fu_538_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_1_fu_538_p2_carry_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [7]),
        .I1(tmp_165_1_fu_571_p2_carry_i_10_n_4),
        .I2(\tmp_1_reg_1401_reg[31]_0 [6]),
        .I3(tmp_165_1_fu_571_p2_carry_i_10_n_5),
        .O(tmp_155_1_fu_538_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_1_fu_538_p2_carry_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [5]),
        .I1(tmp_165_1_fu_571_p2_carry_i_10_n_6),
        .I2(\tmp_1_reg_1401_reg[31]_0 [4]),
        .I3(tmp_165_1_fu_571_p2_carry_i_10_n_7),
        .O(tmp_155_1_fu_538_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_1_fu_538_p2_carry_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [3]),
        .I1(\y_1_1_reg_1498_reg[1]_i_4_n_4 ),
        .I2(\tmp_1_reg_1401_reg[31]_0 [2]),
        .I3(\y_1_1_reg_1498_reg[1]_i_4_n_5 ),
        .O(tmp_155_1_fu_538_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_1_fu_538_p2_carry_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [1]),
        .I1(\y_1_1_reg_1498_reg[1]_i_4_n_6 ),
        .I2(\tmp_1_reg_1401_reg[31]_0 [0]),
        .I3(\y_1_1_reg_1498_reg[1]_i_4_n_7 ),
        .O(tmp_155_1_fu_538_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_1_fu_538_p2_carry_i_5
       (.I0(tmp_165_1_fu_571_p2_carry_i_10_n_4),
        .I1(\tmp_1_reg_1401_reg[31]_0 [7]),
        .I2(tmp_165_1_fu_571_p2_carry_i_10_n_5),
        .I3(\tmp_1_reg_1401_reg[31]_0 [6]),
        .O(tmp_155_1_fu_538_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_1_fu_538_p2_carry_i_6
       (.I0(tmp_165_1_fu_571_p2_carry_i_10_n_6),
        .I1(\tmp_1_reg_1401_reg[31]_0 [5]),
        .I2(tmp_165_1_fu_571_p2_carry_i_10_n_7),
        .I3(\tmp_1_reg_1401_reg[31]_0 [4]),
        .O(tmp_155_1_fu_538_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_1_fu_538_p2_carry_i_7
       (.I0(\y_1_1_reg_1498_reg[1]_i_4_n_4 ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [3]),
        .I2(\y_1_1_reg_1498_reg[1]_i_4_n_5 ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [2]),
        .O(tmp_155_1_fu_538_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_1_fu_538_p2_carry_i_8
       (.I0(\y_1_1_reg_1498_reg[1]_i_4_n_6 ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [1]),
        .I2(\y_1_1_reg_1498_reg[1]_i_4_n_7 ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [0]),
        .O(tmp_155_1_fu_538_p2_carry_i_8_n_0));
  CARRY4 tmp_155_2_fu_601_p2_carry
       (.CI(1'b0),
        .CO({tmp_155_2_fu_601_p2_carry_n_0,tmp_155_2_fu_601_p2_carry_n_1,tmp_155_2_fu_601_p2_carry_n_2,tmp_155_2_fu_601_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_155_2_fu_601_p2_carry_i_1_n_0,tmp_155_2_fu_601_p2_carry_i_2_n_0,tmp_155_2_fu_601_p2_carry_i_3_n_0,tmp_155_2_fu_601_p2_carry_i_4_n_0}),
        .O(NLW_tmp_155_2_fu_601_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_155_2_fu_601_p2_carry_i_5_n_0,tmp_155_2_fu_601_p2_carry_i_6_n_0,tmp_155_2_fu_601_p2_carry_i_7_n_0,tmp_155_2_fu_601_p2_carry_i_8_n_0}));
  CARRY4 tmp_155_2_fu_601_p2_carry__0
       (.CI(tmp_155_2_fu_601_p2_carry_n_0),
        .CO({tmp_155_2_fu_601_p2_carry__0_n_0,tmp_155_2_fu_601_p2_carry__0_n_1,tmp_155_2_fu_601_p2_carry__0_n_2,tmp_155_2_fu_601_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_155_2_fu_601_p2_carry__0_i_1_n_0,tmp_155_2_fu_601_p2_carry__0_i_2_n_0,tmp_155_2_fu_601_p2_carry__0_i_3_n_0,tmp_155_2_fu_601_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_155_2_fu_601_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_155_2_fu_601_p2_carry__0_i_5_n_0,tmp_155_2_fu_601_p2_carry__0_i_6_n_0,tmp_155_2_fu_601_p2_carry__0_i_7_n_0,tmp_155_2_fu_601_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_2_fu_601_p2_carry__0_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [15]),
        .I1(tmp_165_2_fu_634_p2_carry__0_i_10_n_5),
        .I2(\tmp_1_reg_1401_reg[31]_0 [14]),
        .I3(tmp_165_2_fu_634_p2_carry__0_i_10_n_6),
        .O(tmp_155_2_fu_601_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_2_fu_601_p2_carry__0_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [13]),
        .I1(tmp_165_2_fu_634_p2_carry__0_i_10_n_7),
        .I2(\tmp_1_reg_1401_reg[31]_0 [12]),
        .I3(tmp_165_2_fu_634_p2_carry__0_i_13_n_4),
        .O(tmp_155_2_fu_601_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_2_fu_601_p2_carry__0_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [11]),
        .I1(tmp_165_2_fu_634_p2_carry__0_i_13_n_5),
        .I2(\tmp_1_reg_1401_reg[31]_0 [10]),
        .I3(tmp_165_2_fu_634_p2_carry__0_i_13_n_6),
        .O(tmp_155_2_fu_601_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_2_fu_601_p2_carry__0_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [9]),
        .I1(tmp_165_2_fu_634_p2_carry__0_i_13_n_7),
        .I2(\tmp_1_reg_1401_reg[31]_0 [8]),
        .I3(tmp_165_2_fu_634_p2_carry_i_10_n_4),
        .O(tmp_155_2_fu_601_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_2_fu_601_p2_carry__0_i_5
       (.I0(tmp_165_2_fu_634_p2_carry__0_i_10_n_5),
        .I1(\tmp_1_reg_1401_reg[31]_0 [15]),
        .I2(tmp_165_2_fu_634_p2_carry__0_i_10_n_6),
        .I3(\tmp_1_reg_1401_reg[31]_0 [14]),
        .O(tmp_155_2_fu_601_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_2_fu_601_p2_carry__0_i_6
       (.I0(tmp_165_2_fu_634_p2_carry__0_i_10_n_7),
        .I1(\tmp_1_reg_1401_reg[31]_0 [13]),
        .I2(tmp_165_2_fu_634_p2_carry__0_i_13_n_4),
        .I3(\tmp_1_reg_1401_reg[31]_0 [12]),
        .O(tmp_155_2_fu_601_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_2_fu_601_p2_carry__0_i_7
       (.I0(tmp_165_2_fu_634_p2_carry__0_i_13_n_5),
        .I1(\tmp_1_reg_1401_reg[31]_0 [11]),
        .I2(tmp_165_2_fu_634_p2_carry__0_i_13_n_6),
        .I3(\tmp_1_reg_1401_reg[31]_0 [10]),
        .O(tmp_155_2_fu_601_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_2_fu_601_p2_carry__0_i_8
       (.I0(tmp_165_2_fu_634_p2_carry__0_i_13_n_7),
        .I1(\tmp_1_reg_1401_reg[31]_0 [9]),
        .I2(tmp_165_2_fu_634_p2_carry_i_10_n_4),
        .I3(\tmp_1_reg_1401_reg[31]_0 [8]),
        .O(tmp_155_2_fu_601_p2_carry__0_i_8_n_0));
  CARRY4 tmp_155_2_fu_601_p2_carry__1
       (.CI(tmp_155_2_fu_601_p2_carry__0_n_0),
        .CO({tmp_155_2_fu_601_p2_carry__1_n_0,tmp_155_2_fu_601_p2_carry__1_n_1,tmp_155_2_fu_601_p2_carry__1_n_2,tmp_155_2_fu_601_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_155_2_fu_601_p2_carry__1_i_1_n_0,tmp_155_2_fu_601_p2_carry__1_i_2_n_0,tmp_155_2_fu_601_p2_carry__1_i_3_n_0,tmp_155_2_fu_601_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_155_2_fu_601_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_155_2_fu_601_p2_carry__1_i_5_n_0,tmp_155_2_fu_601_p2_carry__1_i_6_n_0,tmp_155_2_fu_601_p2_carry__1_i_7_n_0,tmp_155_2_fu_601_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_2_fu_601_p2_carry__1_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [23]),
        .I1(tmp_165_2_fu_634_p2_carry__1_i_10_n_5),
        .I2(\tmp_1_reg_1401_reg[31]_0 [22]),
        .I3(tmp_165_2_fu_634_p2_carry__1_i_10_n_6),
        .O(tmp_155_2_fu_601_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_2_fu_601_p2_carry__1_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [21]),
        .I1(tmp_165_2_fu_634_p2_carry__1_i_10_n_7),
        .I2(\tmp_1_reg_1401_reg[31]_0 [20]),
        .I3(tmp_165_2_fu_634_p2_carry__1_i_13_n_4),
        .O(tmp_155_2_fu_601_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_2_fu_601_p2_carry__1_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [19]),
        .I1(tmp_165_2_fu_634_p2_carry__1_i_13_n_5),
        .I2(\tmp_1_reg_1401_reg[31]_0 [18]),
        .I3(tmp_165_2_fu_634_p2_carry__1_i_13_n_6),
        .O(tmp_155_2_fu_601_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_2_fu_601_p2_carry__1_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [17]),
        .I1(tmp_165_2_fu_634_p2_carry__1_i_13_n_7),
        .I2(\tmp_1_reg_1401_reg[31]_0 [16]),
        .I3(tmp_165_2_fu_634_p2_carry__0_i_10_n_4),
        .O(tmp_155_2_fu_601_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_2_fu_601_p2_carry__1_i_5
       (.I0(tmp_165_2_fu_634_p2_carry__1_i_10_n_5),
        .I1(\tmp_1_reg_1401_reg[31]_0 [23]),
        .I2(tmp_165_2_fu_634_p2_carry__1_i_10_n_6),
        .I3(\tmp_1_reg_1401_reg[31]_0 [22]),
        .O(tmp_155_2_fu_601_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_2_fu_601_p2_carry__1_i_6
       (.I0(tmp_165_2_fu_634_p2_carry__1_i_10_n_7),
        .I1(\tmp_1_reg_1401_reg[31]_0 [21]),
        .I2(tmp_165_2_fu_634_p2_carry__1_i_13_n_4),
        .I3(\tmp_1_reg_1401_reg[31]_0 [20]),
        .O(tmp_155_2_fu_601_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_2_fu_601_p2_carry__1_i_7
       (.I0(tmp_165_2_fu_634_p2_carry__1_i_13_n_5),
        .I1(\tmp_1_reg_1401_reg[31]_0 [19]),
        .I2(tmp_165_2_fu_634_p2_carry__1_i_13_n_6),
        .I3(\tmp_1_reg_1401_reg[31]_0 [18]),
        .O(tmp_155_2_fu_601_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_2_fu_601_p2_carry__1_i_8
       (.I0(tmp_165_2_fu_634_p2_carry__1_i_13_n_7),
        .I1(\tmp_1_reg_1401_reg[31]_0 [17]),
        .I2(tmp_165_2_fu_634_p2_carry__0_i_10_n_4),
        .I3(\tmp_1_reg_1401_reg[31]_0 [16]),
        .O(tmp_155_2_fu_601_p2_carry__1_i_8_n_0));
  CARRY4 tmp_155_2_fu_601_p2_carry__2
       (.CI(tmp_155_2_fu_601_p2_carry__1_n_0),
        .CO({tmp_155_2_fu_601_p2,tmp_155_2_fu_601_p2_carry__2_n_1,tmp_155_2_fu_601_p2_carry__2_n_2,tmp_155_2_fu_601_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_155_2_fu_601_p2_carry__2_i_1_n_0,tmp_155_2_fu_601_p2_carry__2_i_2_n_0,tmp_155_2_fu_601_p2_carry__2_i_3_n_0,tmp_155_2_fu_601_p2_carry__2_i_4_n_0}),
        .O(NLW_tmp_155_2_fu_601_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_155_2_fu_601_p2_carry__2_i_5_n_0,tmp_155_2_fu_601_p2_carry__2_i_6_n_0,tmp_155_2_fu_601_p2_carry__2_i_7_n_0,tmp_155_2_fu_601_p2_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h20F2)) 
    tmp_155_2_fu_601_p2_carry__2_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [30]),
        .I1(\y_1_2_reg_1503_reg[1]_i_2_n_6 ),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(\tmp_1_reg_1401_reg[31]_0 [31]),
        .O(tmp_155_2_fu_601_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_2_fu_601_p2_carry__2_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [29]),
        .I1(\y_1_2_reg_1503_reg[1]_i_2_n_7 ),
        .I2(\tmp_1_reg_1401_reg[31]_0 [28]),
        .I3(tmp_165_2_fu_634_p2_carry__2_i_11_n_4),
        .O(tmp_155_2_fu_601_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_2_fu_601_p2_carry__2_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [27]),
        .I1(tmp_165_2_fu_634_p2_carry__2_i_11_n_5),
        .I2(\tmp_1_reg_1401_reg[31]_0 [26]),
        .I3(tmp_165_2_fu_634_p2_carry__2_i_11_n_6),
        .O(tmp_155_2_fu_601_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_2_fu_601_p2_carry__2_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [25]),
        .I1(tmp_165_2_fu_634_p2_carry__2_i_11_n_7),
        .I2(\tmp_1_reg_1401_reg[31]_0 [24]),
        .I3(tmp_165_2_fu_634_p2_carry__1_i_10_n_4),
        .O(tmp_155_2_fu_601_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_2_fu_601_p2_carry__2_i_5
       (.I0(\tmp_1_reg_1401_reg[31]_0 [31]),
        .I1(p_assign_6_2_fu_581_p2),
        .I2(\y_1_2_reg_1503_reg[1]_i_2_n_6 ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [30]),
        .O(tmp_155_2_fu_601_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_2_fu_601_p2_carry__2_i_6
       (.I0(\y_1_2_reg_1503_reg[1]_i_2_n_7 ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [29]),
        .I2(tmp_165_2_fu_634_p2_carry__2_i_11_n_4),
        .I3(\tmp_1_reg_1401_reg[31]_0 [28]),
        .O(tmp_155_2_fu_601_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_2_fu_601_p2_carry__2_i_7
       (.I0(tmp_165_2_fu_634_p2_carry__2_i_11_n_5),
        .I1(\tmp_1_reg_1401_reg[31]_0 [27]),
        .I2(tmp_165_2_fu_634_p2_carry__2_i_11_n_6),
        .I3(\tmp_1_reg_1401_reg[31]_0 [26]),
        .O(tmp_155_2_fu_601_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_2_fu_601_p2_carry__2_i_8
       (.I0(tmp_165_2_fu_634_p2_carry__2_i_11_n_7),
        .I1(\tmp_1_reg_1401_reg[31]_0 [25]),
        .I2(tmp_165_2_fu_634_p2_carry__1_i_10_n_4),
        .I3(\tmp_1_reg_1401_reg[31]_0 [24]),
        .O(tmp_155_2_fu_601_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_2_fu_601_p2_carry_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [7]),
        .I1(tmp_165_2_fu_634_p2_carry_i_10_n_5),
        .I2(\tmp_1_reg_1401_reg[31]_0 [6]),
        .I3(tmp_165_2_fu_634_p2_carry_i_10_n_6),
        .O(tmp_155_2_fu_601_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_2_fu_601_p2_carry_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [5]),
        .I1(tmp_165_2_fu_634_p2_carry_i_10_n_7),
        .I2(\tmp_1_reg_1401_reg[31]_0 [4]),
        .I3(tmp_165_2_fu_634_p2_carry_i_13_n_4),
        .O(tmp_155_2_fu_601_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_155_2_fu_601_p2_carry_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [3]),
        .I1(tmp_165_2_fu_634_p2_carry_i_13_n_5),
        .I2(\tmp_1_reg_1401_reg[31]_0 [2]),
        .I3(tmp_165_2_fu_634_p2_carry_i_13_n_6),
        .O(tmp_155_2_fu_601_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hB222)) 
    tmp_155_2_fu_601_p2_carry_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [1]),
        .I1(\i_V_reg_1463_reg[4]_i_1_n_7 ),
        .I2(\t_V_reg_312_reg_n_0_[0] ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [0]),
        .O(tmp_155_2_fu_601_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_2_fu_601_p2_carry_i_5
       (.I0(tmp_165_2_fu_634_p2_carry_i_10_n_5),
        .I1(\tmp_1_reg_1401_reg[31]_0 [7]),
        .I2(tmp_165_2_fu_634_p2_carry_i_10_n_6),
        .I3(\tmp_1_reg_1401_reg[31]_0 [6]),
        .O(tmp_155_2_fu_601_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_2_fu_601_p2_carry_i_6
       (.I0(tmp_165_2_fu_634_p2_carry_i_10_n_7),
        .I1(\tmp_1_reg_1401_reg[31]_0 [5]),
        .I2(tmp_165_2_fu_634_p2_carry_i_13_n_4),
        .I3(\tmp_1_reg_1401_reg[31]_0 [4]),
        .O(tmp_155_2_fu_601_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_155_2_fu_601_p2_carry_i_7
       (.I0(tmp_165_2_fu_634_p2_carry_i_13_n_5),
        .I1(\tmp_1_reg_1401_reg[31]_0 [3]),
        .I2(tmp_165_2_fu_634_p2_carry_i_13_n_6),
        .I3(\tmp_1_reg_1401_reg[31]_0 [2]),
        .O(tmp_155_2_fu_601_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h6006)) 
    tmp_155_2_fu_601_p2_carry_i_8
       (.I0(\tmp_1_reg_1401_reg[31]_0 [0]),
        .I1(\t_V_reg_312_reg_n_0_[0] ),
        .I2(\i_V_reg_1463_reg[4]_i_1_n_7 ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [1]),
        .O(tmp_155_2_fu_601_p2_carry_i_8_n_0));
  CARRY4 tmp_165_1_fu_571_p2_carry
       (.CI(1'b0),
        .CO({tmp_165_1_fu_571_p2_carry_n_0,tmp_165_1_fu_571_p2_carry_n_1,tmp_165_1_fu_571_p2_carry_n_2,tmp_165_1_fu_571_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_165_1_fu_571_p2_carry_i_1_n_0,tmp_165_1_fu_571_p2_carry_i_2_n_0,tmp_165_1_fu_571_p2_carry_i_3_n_0,tmp_165_1_fu_571_p2_carry_i_4_n_0}),
        .O(NLW_tmp_165_1_fu_571_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_165_1_fu_571_p2_carry_i_5_n_0,tmp_165_1_fu_571_p2_carry_i_6_n_0,tmp_165_1_fu_571_p2_carry_i_7_n_0,tmp_165_1_fu_571_p2_carry_i_8_n_0}));
  CARRY4 tmp_165_1_fu_571_p2_carry__0
       (.CI(tmp_165_1_fu_571_p2_carry_n_0),
        .CO({tmp_165_1_fu_571_p2_carry__0_n_0,tmp_165_1_fu_571_p2_carry__0_n_1,tmp_165_1_fu_571_p2_carry__0_n_2,tmp_165_1_fu_571_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_165_1_fu_571_p2_carry__0_i_1_n_0,tmp_165_1_fu_571_p2_carry__0_i_2_n_0,tmp_165_1_fu_571_p2_carry__0_i_3_n_0,tmp_165_1_fu_571_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_165_1_fu_571_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_165_1_fu_571_p2_carry__0_i_5_n_0,tmp_165_1_fu_571_p2_carry__0_i_6_n_0,tmp_165_1_fu_571_p2_carry__0_i_7_n_0,tmp_165_1_fu_571_p2_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_1_fu_571_p2_carry__0_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [15]),
        .I1(tmp_165_1_fu_571_p2_carry__0_i_9_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [14]),
        .I3(tmp_165_1_fu_571_p2_carry__0_i_10_n_5),
        .I4(p_assign_6_1_fu_518_p2),
        .I5(p_assign_7_1_fu_557_p2[14]),
        .O(tmp_165_1_fu_571_p2_carry__0_i_1_n_0));
  CARRY4 tmp_165_1_fu_571_p2_carry__0_i_10
       (.CI(tmp_165_1_fu_571_p2_carry__0_i_15_n_0),
        .CO({tmp_165_1_fu_571_p2_carry__0_i_10_n_0,tmp_165_1_fu_571_p2_carry__0_i_10_n_1,tmp_165_1_fu_571_p2_carry__0_i_10_n_2,tmp_165_1_fu_571_p2_carry__0_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({\t_V_reg_312_reg_n_0_[15] ,\t_V_reg_312_reg_n_0_[14] ,\t_V_reg_312_reg_n_0_[13] ,\t_V_reg_312_reg_n_0_[12] }),
        .O({tmp_165_1_fu_571_p2_carry__0_i_10_n_4,tmp_165_1_fu_571_p2_carry__0_i_10_n_5,tmp_165_1_fu_571_p2_carry__0_i_10_n_6,tmp_165_1_fu_571_p2_carry__0_i_10_n_7}),
        .S({tmp_165_1_fu_571_p2_carry__0_i_21_n_0,tmp_165_1_fu_571_p2_carry__0_i_22_n_0,tmp_165_1_fu_571_p2_carry__0_i_23_n_0,tmp_165_1_fu_571_p2_carry__0_i_24_n_0}));
  CARRY4 tmp_165_1_fu_571_p2_carry__0_i_11
       (.CI(tmp_165_1_fu_571_p2_carry__0_i_13_n_0),
        .CO({tmp_165_1_fu_571_p2_carry__0_i_11_n_0,tmp_165_1_fu_571_p2_carry__0_i_11_n_1,tmp_165_1_fu_571_p2_carry__0_i_11_n_2,tmp_165_1_fu_571_p2_carry__0_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_1_fu_557_p2[16:13]),
        .S({tmp_165_1_fu_571_p2_carry__0_i_25_n_0,tmp_165_1_fu_571_p2_carry__0_i_26_n_0,tmp_165_1_fu_571_p2_carry__0_i_27_n_0,tmp_165_1_fu_571_p2_carry__0_i_28_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_1_fu_571_p2_carry__0_i_12
       (.I0(p_assign_7_1_fu_557_p2[13]),
        .I1(p_assign_6_1_fu_518_p2),
        .I2(tmp_165_1_fu_571_p2_carry__0_i_10_n_6),
        .O(tmp_165_1_fu_571_p2_carry__0_i_12_n_0));
  CARRY4 tmp_165_1_fu_571_p2_carry__0_i_13
       (.CI(tmp_165_1_fu_571_p2_carry_i_11_n_0),
        .CO({tmp_165_1_fu_571_p2_carry__0_i_13_n_0,tmp_165_1_fu_571_p2_carry__0_i_13_n_1,tmp_165_1_fu_571_p2_carry__0_i_13_n_2,tmp_165_1_fu_571_p2_carry__0_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_1_fu_557_p2[12:9]),
        .S({tmp_165_1_fu_571_p2_carry__0_i_29_n_0,tmp_165_1_fu_571_p2_carry__0_i_30_n_0,tmp_165_1_fu_571_p2_carry__0_i_31_n_0,tmp_165_1_fu_571_p2_carry__0_i_32_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_1_fu_571_p2_carry__0_i_14
       (.I0(p_assign_7_1_fu_557_p2[11]),
        .I1(p_assign_6_1_fu_518_p2),
        .I2(tmp_165_1_fu_571_p2_carry__0_i_15_n_4),
        .O(tmp_165_1_fu_571_p2_carry__0_i_14_n_0));
  CARRY4 tmp_165_1_fu_571_p2_carry__0_i_15
       (.CI(tmp_165_1_fu_571_p2_carry_i_10_n_0),
        .CO({tmp_165_1_fu_571_p2_carry__0_i_15_n_0,tmp_165_1_fu_571_p2_carry__0_i_15_n_1,tmp_165_1_fu_571_p2_carry__0_i_15_n_2,tmp_165_1_fu_571_p2_carry__0_i_15_n_3}),
        .CYINIT(1'b0),
        .DI({\t_V_reg_312_reg_n_0_[11] ,\t_V_reg_312_reg_n_0_[10] ,\t_V_reg_312_reg_n_0_[9] ,\t_V_reg_312_reg_n_0_[8] }),
        .O({tmp_165_1_fu_571_p2_carry__0_i_15_n_4,tmp_165_1_fu_571_p2_carry__0_i_15_n_5,tmp_165_1_fu_571_p2_carry__0_i_15_n_6,tmp_165_1_fu_571_p2_carry__0_i_15_n_7}),
        .S({tmp_165_1_fu_571_p2_carry__0_i_33_n_0,tmp_165_1_fu_571_p2_carry__0_i_34_n_0,tmp_165_1_fu_571_p2_carry__0_i_35_n_0,tmp_165_1_fu_571_p2_carry__0_i_36_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_1_fu_571_p2_carry__0_i_16
       (.I0(p_assign_7_1_fu_557_p2[9]),
        .I1(p_assign_6_1_fu_518_p2),
        .I2(tmp_165_1_fu_571_p2_carry__0_i_15_n_6),
        .O(tmp_165_1_fu_571_p2_carry__0_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_1_fu_571_p2_carry__0_i_17
       (.I0(\tmp_1_reg_1401_reg[31]_0 [15]),
        .I1(tmp_165_1_fu_571_p2_carry__0_i_10_n_4),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(p_assign_7_1_fu_557_p2[15]),
        .O(tmp_165_1_fu_571_p2_carry__0_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_1_fu_571_p2_carry__0_i_18
       (.I0(\tmp_1_reg_1401_reg[31]_0 [13]),
        .I1(tmp_165_1_fu_571_p2_carry__0_i_10_n_6),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(p_assign_7_1_fu_557_p2[13]),
        .O(tmp_165_1_fu_571_p2_carry__0_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_1_fu_571_p2_carry__0_i_19
       (.I0(\tmp_1_reg_1401_reg[31]_0 [11]),
        .I1(tmp_165_1_fu_571_p2_carry__0_i_15_n_4),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(p_assign_7_1_fu_557_p2[11]),
        .O(tmp_165_1_fu_571_p2_carry__0_i_19_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_1_fu_571_p2_carry__0_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [13]),
        .I1(tmp_165_1_fu_571_p2_carry__0_i_12_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [12]),
        .I3(tmp_165_1_fu_571_p2_carry__0_i_10_n_7),
        .I4(p_assign_6_1_fu_518_p2),
        .I5(p_assign_7_1_fu_557_p2[12]),
        .O(tmp_165_1_fu_571_p2_carry__0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_1_fu_571_p2_carry__0_i_20
       (.I0(\tmp_1_reg_1401_reg[31]_0 [9]),
        .I1(tmp_165_1_fu_571_p2_carry__0_i_15_n_6),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(p_assign_7_1_fu_557_p2[9]),
        .O(tmp_165_1_fu_571_p2_carry__0_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__0_i_21
       (.I0(\t_V_reg_312_reg_n_0_[15] ),
        .O(tmp_165_1_fu_571_p2_carry__0_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__0_i_22
       (.I0(\t_V_reg_312_reg_n_0_[14] ),
        .O(tmp_165_1_fu_571_p2_carry__0_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__0_i_23
       (.I0(\t_V_reg_312_reg_n_0_[13] ),
        .O(tmp_165_1_fu_571_p2_carry__0_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__0_i_24
       (.I0(\t_V_reg_312_reg_n_0_[12] ),
        .O(tmp_165_1_fu_571_p2_carry__0_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__0_i_25
       (.I0(\t_V_reg_312_reg_n_0_[16] ),
        .O(tmp_165_1_fu_571_p2_carry__0_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__0_i_26
       (.I0(\t_V_reg_312_reg_n_0_[15] ),
        .O(tmp_165_1_fu_571_p2_carry__0_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__0_i_27
       (.I0(\t_V_reg_312_reg_n_0_[14] ),
        .O(tmp_165_1_fu_571_p2_carry__0_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__0_i_28
       (.I0(\t_V_reg_312_reg_n_0_[13] ),
        .O(tmp_165_1_fu_571_p2_carry__0_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__0_i_29
       (.I0(\t_V_reg_312_reg_n_0_[12] ),
        .O(tmp_165_1_fu_571_p2_carry__0_i_29_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_1_fu_571_p2_carry__0_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [11]),
        .I1(tmp_165_1_fu_571_p2_carry__0_i_14_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [10]),
        .I3(tmp_165_1_fu_571_p2_carry__0_i_15_n_5),
        .I4(p_assign_6_1_fu_518_p2),
        .I5(p_assign_7_1_fu_557_p2[10]),
        .O(tmp_165_1_fu_571_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__0_i_30
       (.I0(\t_V_reg_312_reg_n_0_[11] ),
        .O(tmp_165_1_fu_571_p2_carry__0_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__0_i_31
       (.I0(\t_V_reg_312_reg_n_0_[10] ),
        .O(tmp_165_1_fu_571_p2_carry__0_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__0_i_32
       (.I0(\t_V_reg_312_reg_n_0_[9] ),
        .O(tmp_165_1_fu_571_p2_carry__0_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__0_i_33
       (.I0(\t_V_reg_312_reg_n_0_[11] ),
        .O(tmp_165_1_fu_571_p2_carry__0_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__0_i_34
       (.I0(\t_V_reg_312_reg_n_0_[10] ),
        .O(tmp_165_1_fu_571_p2_carry__0_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__0_i_35
       (.I0(\t_V_reg_312_reg_n_0_[9] ),
        .O(tmp_165_1_fu_571_p2_carry__0_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__0_i_36
       (.I0(\t_V_reg_312_reg_n_0_[8] ),
        .O(tmp_165_1_fu_571_p2_carry__0_i_36_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_1_fu_571_p2_carry__0_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [9]),
        .I1(tmp_165_1_fu_571_p2_carry__0_i_16_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [8]),
        .I3(tmp_165_1_fu_571_p2_carry__0_i_15_n_7),
        .I4(p_assign_6_1_fu_518_p2),
        .I5(p_assign_7_1_fu_557_p2[8]),
        .O(tmp_165_1_fu_571_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_1_fu_571_p2_carry__0_i_5
       (.I0(tmp_165_1_fu_571_p2_carry__0_i_17_n_0),
        .I1(p_assign_7_1_fu_557_p2[14]),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(tmp_165_1_fu_571_p2_carry__0_i_10_n_5),
        .I4(\tmp_1_reg_1401_reg[31]_0 [14]),
        .O(tmp_165_1_fu_571_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_1_fu_571_p2_carry__0_i_6
       (.I0(tmp_165_1_fu_571_p2_carry__0_i_18_n_0),
        .I1(p_assign_7_1_fu_557_p2[12]),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(tmp_165_1_fu_571_p2_carry__0_i_10_n_7),
        .I4(\tmp_1_reg_1401_reg[31]_0 [12]),
        .O(tmp_165_1_fu_571_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_1_fu_571_p2_carry__0_i_7
       (.I0(tmp_165_1_fu_571_p2_carry__0_i_19_n_0),
        .I1(p_assign_7_1_fu_557_p2[10]),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(tmp_165_1_fu_571_p2_carry__0_i_15_n_5),
        .I4(\tmp_1_reg_1401_reg[31]_0 [10]),
        .O(tmp_165_1_fu_571_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_1_fu_571_p2_carry__0_i_8
       (.I0(tmp_165_1_fu_571_p2_carry__0_i_20_n_0),
        .I1(p_assign_7_1_fu_557_p2[8]),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(tmp_165_1_fu_571_p2_carry__0_i_15_n_7),
        .I4(\tmp_1_reg_1401_reg[31]_0 [8]),
        .O(tmp_165_1_fu_571_p2_carry__0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_1_fu_571_p2_carry__0_i_9
       (.I0(p_assign_7_1_fu_557_p2[15]),
        .I1(p_assign_6_1_fu_518_p2),
        .I2(tmp_165_1_fu_571_p2_carry__0_i_10_n_4),
        .O(tmp_165_1_fu_571_p2_carry__0_i_9_n_0));
  CARRY4 tmp_165_1_fu_571_p2_carry__1
       (.CI(tmp_165_1_fu_571_p2_carry__0_n_0),
        .CO({tmp_165_1_fu_571_p2_carry__1_n_0,tmp_165_1_fu_571_p2_carry__1_n_1,tmp_165_1_fu_571_p2_carry__1_n_2,tmp_165_1_fu_571_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_165_1_fu_571_p2_carry__1_i_1_n_0,tmp_165_1_fu_571_p2_carry__1_i_2_n_0,tmp_165_1_fu_571_p2_carry__1_i_3_n_0,tmp_165_1_fu_571_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_165_1_fu_571_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_165_1_fu_571_p2_carry__1_i_5_n_0,tmp_165_1_fu_571_p2_carry__1_i_6_n_0,tmp_165_1_fu_571_p2_carry__1_i_7_n_0,tmp_165_1_fu_571_p2_carry__1_i_8_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_1_fu_571_p2_carry__1_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [23]),
        .I1(tmp_165_1_fu_571_p2_carry__1_i_9_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [22]),
        .I3(tmp_165_1_fu_571_p2_carry__1_i_10_n_5),
        .I4(p_assign_6_1_fu_518_p2),
        .I5(p_assign_7_1_fu_557_p2[22]),
        .O(tmp_165_1_fu_571_p2_carry__1_i_1_n_0));
  CARRY4 tmp_165_1_fu_571_p2_carry__1_i_10
       (.CI(tmp_165_1_fu_571_p2_carry__1_i_15_n_0),
        .CO({tmp_165_1_fu_571_p2_carry__1_i_10_n_0,tmp_165_1_fu_571_p2_carry__1_i_10_n_1,tmp_165_1_fu_571_p2_carry__1_i_10_n_2,tmp_165_1_fu_571_p2_carry__1_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({\t_V_reg_312_reg_n_0_[23] ,\t_V_reg_312_reg_n_0_[22] ,\t_V_reg_312_reg_n_0_[21] ,\t_V_reg_312_reg_n_0_[20] }),
        .O({tmp_165_1_fu_571_p2_carry__1_i_10_n_4,tmp_165_1_fu_571_p2_carry__1_i_10_n_5,tmp_165_1_fu_571_p2_carry__1_i_10_n_6,tmp_165_1_fu_571_p2_carry__1_i_10_n_7}),
        .S({tmp_165_1_fu_571_p2_carry__1_i_21_n_0,tmp_165_1_fu_571_p2_carry__1_i_22_n_0,tmp_165_1_fu_571_p2_carry__1_i_23_n_0,tmp_165_1_fu_571_p2_carry__1_i_24_n_0}));
  CARRY4 tmp_165_1_fu_571_p2_carry__1_i_11
       (.CI(tmp_165_1_fu_571_p2_carry__1_i_13_n_0),
        .CO({tmp_165_1_fu_571_p2_carry__1_i_11_n_0,tmp_165_1_fu_571_p2_carry__1_i_11_n_1,tmp_165_1_fu_571_p2_carry__1_i_11_n_2,tmp_165_1_fu_571_p2_carry__1_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_1_fu_557_p2[24:21]),
        .S({tmp_165_1_fu_571_p2_carry__1_i_25_n_0,tmp_165_1_fu_571_p2_carry__1_i_26_n_0,tmp_165_1_fu_571_p2_carry__1_i_27_n_0,tmp_165_1_fu_571_p2_carry__1_i_28_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_1_fu_571_p2_carry__1_i_12
       (.I0(p_assign_7_1_fu_557_p2[21]),
        .I1(p_assign_6_1_fu_518_p2),
        .I2(tmp_165_1_fu_571_p2_carry__1_i_10_n_6),
        .O(tmp_165_1_fu_571_p2_carry__1_i_12_n_0));
  CARRY4 tmp_165_1_fu_571_p2_carry__1_i_13
       (.CI(tmp_165_1_fu_571_p2_carry__0_i_11_n_0),
        .CO({tmp_165_1_fu_571_p2_carry__1_i_13_n_0,tmp_165_1_fu_571_p2_carry__1_i_13_n_1,tmp_165_1_fu_571_p2_carry__1_i_13_n_2,tmp_165_1_fu_571_p2_carry__1_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_1_fu_557_p2[20:17]),
        .S({tmp_165_1_fu_571_p2_carry__1_i_29_n_0,tmp_165_1_fu_571_p2_carry__1_i_30_n_0,tmp_165_1_fu_571_p2_carry__1_i_31_n_0,tmp_165_1_fu_571_p2_carry__1_i_32_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_1_fu_571_p2_carry__1_i_14
       (.I0(p_assign_7_1_fu_557_p2[19]),
        .I1(p_assign_6_1_fu_518_p2),
        .I2(tmp_165_1_fu_571_p2_carry__1_i_15_n_4),
        .O(tmp_165_1_fu_571_p2_carry__1_i_14_n_0));
  CARRY4 tmp_165_1_fu_571_p2_carry__1_i_15
       (.CI(tmp_165_1_fu_571_p2_carry__0_i_10_n_0),
        .CO({tmp_165_1_fu_571_p2_carry__1_i_15_n_0,tmp_165_1_fu_571_p2_carry__1_i_15_n_1,tmp_165_1_fu_571_p2_carry__1_i_15_n_2,tmp_165_1_fu_571_p2_carry__1_i_15_n_3}),
        .CYINIT(1'b0),
        .DI({\t_V_reg_312_reg_n_0_[19] ,\t_V_reg_312_reg_n_0_[18] ,\t_V_reg_312_reg_n_0_[17] ,\t_V_reg_312_reg_n_0_[16] }),
        .O({tmp_165_1_fu_571_p2_carry__1_i_15_n_4,tmp_165_1_fu_571_p2_carry__1_i_15_n_5,tmp_165_1_fu_571_p2_carry__1_i_15_n_6,tmp_165_1_fu_571_p2_carry__1_i_15_n_7}),
        .S({tmp_165_1_fu_571_p2_carry__1_i_33_n_0,tmp_165_1_fu_571_p2_carry__1_i_34_n_0,tmp_165_1_fu_571_p2_carry__1_i_35_n_0,tmp_165_1_fu_571_p2_carry__1_i_36_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_1_fu_571_p2_carry__1_i_16
       (.I0(p_assign_7_1_fu_557_p2[17]),
        .I1(p_assign_6_1_fu_518_p2),
        .I2(tmp_165_1_fu_571_p2_carry__1_i_15_n_6),
        .O(tmp_165_1_fu_571_p2_carry__1_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_1_fu_571_p2_carry__1_i_17
       (.I0(\tmp_1_reg_1401_reg[31]_0 [23]),
        .I1(tmp_165_1_fu_571_p2_carry__1_i_10_n_4),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(p_assign_7_1_fu_557_p2[23]),
        .O(tmp_165_1_fu_571_p2_carry__1_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_1_fu_571_p2_carry__1_i_18
       (.I0(\tmp_1_reg_1401_reg[31]_0 [21]),
        .I1(tmp_165_1_fu_571_p2_carry__1_i_10_n_6),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(p_assign_7_1_fu_557_p2[21]),
        .O(tmp_165_1_fu_571_p2_carry__1_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_1_fu_571_p2_carry__1_i_19
       (.I0(\tmp_1_reg_1401_reg[31]_0 [19]),
        .I1(tmp_165_1_fu_571_p2_carry__1_i_15_n_4),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(p_assign_7_1_fu_557_p2[19]),
        .O(tmp_165_1_fu_571_p2_carry__1_i_19_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_1_fu_571_p2_carry__1_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [21]),
        .I1(tmp_165_1_fu_571_p2_carry__1_i_12_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [20]),
        .I3(tmp_165_1_fu_571_p2_carry__1_i_10_n_7),
        .I4(p_assign_6_1_fu_518_p2),
        .I5(p_assign_7_1_fu_557_p2[20]),
        .O(tmp_165_1_fu_571_p2_carry__1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_1_fu_571_p2_carry__1_i_20
       (.I0(\tmp_1_reg_1401_reg[31]_0 [17]),
        .I1(tmp_165_1_fu_571_p2_carry__1_i_15_n_6),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(p_assign_7_1_fu_557_p2[17]),
        .O(tmp_165_1_fu_571_p2_carry__1_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__1_i_21
       (.I0(\t_V_reg_312_reg_n_0_[23] ),
        .O(tmp_165_1_fu_571_p2_carry__1_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__1_i_22
       (.I0(\t_V_reg_312_reg_n_0_[22] ),
        .O(tmp_165_1_fu_571_p2_carry__1_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__1_i_23
       (.I0(\t_V_reg_312_reg_n_0_[21] ),
        .O(tmp_165_1_fu_571_p2_carry__1_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__1_i_24
       (.I0(\t_V_reg_312_reg_n_0_[20] ),
        .O(tmp_165_1_fu_571_p2_carry__1_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__1_i_25
       (.I0(\t_V_reg_312_reg_n_0_[24] ),
        .O(tmp_165_1_fu_571_p2_carry__1_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__1_i_26
       (.I0(\t_V_reg_312_reg_n_0_[23] ),
        .O(tmp_165_1_fu_571_p2_carry__1_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__1_i_27
       (.I0(\t_V_reg_312_reg_n_0_[22] ),
        .O(tmp_165_1_fu_571_p2_carry__1_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__1_i_28
       (.I0(\t_V_reg_312_reg_n_0_[21] ),
        .O(tmp_165_1_fu_571_p2_carry__1_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__1_i_29
       (.I0(\t_V_reg_312_reg_n_0_[20] ),
        .O(tmp_165_1_fu_571_p2_carry__1_i_29_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_1_fu_571_p2_carry__1_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [19]),
        .I1(tmp_165_1_fu_571_p2_carry__1_i_14_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [18]),
        .I3(tmp_165_1_fu_571_p2_carry__1_i_15_n_5),
        .I4(p_assign_6_1_fu_518_p2),
        .I5(p_assign_7_1_fu_557_p2[18]),
        .O(tmp_165_1_fu_571_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__1_i_30
       (.I0(\t_V_reg_312_reg_n_0_[19] ),
        .O(tmp_165_1_fu_571_p2_carry__1_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__1_i_31
       (.I0(\t_V_reg_312_reg_n_0_[18] ),
        .O(tmp_165_1_fu_571_p2_carry__1_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__1_i_32
       (.I0(\t_V_reg_312_reg_n_0_[17] ),
        .O(tmp_165_1_fu_571_p2_carry__1_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__1_i_33
       (.I0(\t_V_reg_312_reg_n_0_[19] ),
        .O(tmp_165_1_fu_571_p2_carry__1_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__1_i_34
       (.I0(\t_V_reg_312_reg_n_0_[18] ),
        .O(tmp_165_1_fu_571_p2_carry__1_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__1_i_35
       (.I0(\t_V_reg_312_reg_n_0_[17] ),
        .O(tmp_165_1_fu_571_p2_carry__1_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__1_i_36
       (.I0(\t_V_reg_312_reg_n_0_[16] ),
        .O(tmp_165_1_fu_571_p2_carry__1_i_36_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_1_fu_571_p2_carry__1_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [17]),
        .I1(tmp_165_1_fu_571_p2_carry__1_i_16_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [16]),
        .I3(tmp_165_1_fu_571_p2_carry__1_i_15_n_7),
        .I4(p_assign_6_1_fu_518_p2),
        .I5(p_assign_7_1_fu_557_p2[16]),
        .O(tmp_165_1_fu_571_p2_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_1_fu_571_p2_carry__1_i_5
       (.I0(tmp_165_1_fu_571_p2_carry__1_i_17_n_0),
        .I1(p_assign_7_1_fu_557_p2[22]),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(tmp_165_1_fu_571_p2_carry__1_i_10_n_5),
        .I4(\tmp_1_reg_1401_reg[31]_0 [22]),
        .O(tmp_165_1_fu_571_p2_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_1_fu_571_p2_carry__1_i_6
       (.I0(tmp_165_1_fu_571_p2_carry__1_i_18_n_0),
        .I1(p_assign_7_1_fu_557_p2[20]),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(tmp_165_1_fu_571_p2_carry__1_i_10_n_7),
        .I4(\tmp_1_reg_1401_reg[31]_0 [20]),
        .O(tmp_165_1_fu_571_p2_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_1_fu_571_p2_carry__1_i_7
       (.I0(tmp_165_1_fu_571_p2_carry__1_i_19_n_0),
        .I1(p_assign_7_1_fu_557_p2[18]),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(tmp_165_1_fu_571_p2_carry__1_i_15_n_5),
        .I4(\tmp_1_reg_1401_reg[31]_0 [18]),
        .O(tmp_165_1_fu_571_p2_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_1_fu_571_p2_carry__1_i_8
       (.I0(tmp_165_1_fu_571_p2_carry__1_i_20_n_0),
        .I1(p_assign_7_1_fu_557_p2[16]),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(tmp_165_1_fu_571_p2_carry__1_i_15_n_7),
        .I4(\tmp_1_reg_1401_reg[31]_0 [16]),
        .O(tmp_165_1_fu_571_p2_carry__1_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_1_fu_571_p2_carry__1_i_9
       (.I0(p_assign_7_1_fu_557_p2[23]),
        .I1(p_assign_6_1_fu_518_p2),
        .I2(tmp_165_1_fu_571_p2_carry__1_i_10_n_4),
        .O(tmp_165_1_fu_571_p2_carry__1_i_9_n_0));
  CARRY4 tmp_165_1_fu_571_p2_carry__2
       (.CI(tmp_165_1_fu_571_p2_carry__1_n_0),
        .CO({tmp_165_1_fu_571_p2_carry__2_n_0,tmp_165_1_fu_571_p2_carry__2_n_1,tmp_165_1_fu_571_p2_carry__2_n_2,tmp_165_1_fu_571_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_165_1_fu_571_p2_carry__2_i_1_n_0,tmp_165_1_fu_571_p2_carry__2_i_2_n_0,tmp_165_1_fu_571_p2_carry__2_i_3_n_0,tmp_165_1_fu_571_p2_carry__2_i_4_n_0}),
        .O(NLW_tmp_165_1_fu_571_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_165_1_fu_571_p2_carry__2_i_5_n_0,tmp_165_1_fu_571_p2_carry__2_i_6_n_0,tmp_165_1_fu_571_p2_carry__2_i_7_n_0,tmp_165_1_fu_571_p2_carry__2_i_8_n_0}));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    tmp_165_1_fu_571_p2_carry__2_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [31]),
        .I1(p_assign_7_1_fu_557_p2[31]),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(\tmp_1_reg_1401_reg[31]_0 [30]),
        .I4(\y_1_1_reg_1498_reg[1]_i_2_n_5 ),
        .I5(p_assign_7_1_fu_557_p2[30]),
        .O(tmp_165_1_fu_571_p2_carry__2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_1_fu_571_p2_carry__2_i_10
       (.I0(p_assign_7_1_fu_557_p2[29]),
        .I1(p_assign_6_1_fu_518_p2),
        .I2(\y_1_1_reg_1498_reg[1]_i_2_n_6 ),
        .O(tmp_165_1_fu_571_p2_carry__2_i_10_n_0));
  CARRY4 tmp_165_1_fu_571_p2_carry__2_i_11
       (.CI(tmp_165_1_fu_571_p2_carry__1_i_11_n_0),
        .CO({tmp_165_1_fu_571_p2_carry__2_i_11_n_0,tmp_165_1_fu_571_p2_carry__2_i_11_n_1,tmp_165_1_fu_571_p2_carry__2_i_11_n_2,tmp_165_1_fu_571_p2_carry__2_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_1_fu_557_p2[28:25]),
        .S({tmp_165_1_fu_571_p2_carry__2_i_21_n_0,tmp_165_1_fu_571_p2_carry__2_i_22_n_0,tmp_165_1_fu_571_p2_carry__2_i_23_n_0,tmp_165_1_fu_571_p2_carry__2_i_24_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_1_fu_571_p2_carry__2_i_12
       (.I0(p_assign_7_1_fu_557_p2[27]),
        .I1(p_assign_6_1_fu_518_p2),
        .I2(tmp_165_1_fu_571_p2_carry__2_i_13_n_4),
        .O(tmp_165_1_fu_571_p2_carry__2_i_12_n_0));
  CARRY4 tmp_165_1_fu_571_p2_carry__2_i_13
       (.CI(tmp_165_1_fu_571_p2_carry__1_i_10_n_0),
        .CO({tmp_165_1_fu_571_p2_carry__2_i_13_n_0,tmp_165_1_fu_571_p2_carry__2_i_13_n_1,tmp_165_1_fu_571_p2_carry__2_i_13_n_2,tmp_165_1_fu_571_p2_carry__2_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({\t_V_reg_312_reg_n_0_[27] ,\t_V_reg_312_reg_n_0_[26] ,\t_V_reg_312_reg_n_0_[25] ,\t_V_reg_312_reg_n_0_[24] }),
        .O({tmp_165_1_fu_571_p2_carry__2_i_13_n_4,tmp_165_1_fu_571_p2_carry__2_i_13_n_5,tmp_165_1_fu_571_p2_carry__2_i_13_n_6,tmp_165_1_fu_571_p2_carry__2_i_13_n_7}),
        .S({tmp_165_1_fu_571_p2_carry__2_i_25_n_0,tmp_165_1_fu_571_p2_carry__2_i_26_n_0,tmp_165_1_fu_571_p2_carry__2_i_27_n_0,tmp_165_1_fu_571_p2_carry__2_i_28_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_1_fu_571_p2_carry__2_i_14
       (.I0(p_assign_7_1_fu_557_p2[25]),
        .I1(p_assign_6_1_fu_518_p2),
        .I2(tmp_165_1_fu_571_p2_carry__2_i_13_n_6),
        .O(tmp_165_1_fu_571_p2_carry__2_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_1_fu_571_p2_carry__2_i_15
       (.I0(\tmp_1_reg_1401_reg[31]_0 [29]),
        .I1(\y_1_1_reg_1498_reg[1]_i_2_n_6 ),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(p_assign_7_1_fu_557_p2[29]),
        .O(tmp_165_1_fu_571_p2_carry__2_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_1_fu_571_p2_carry__2_i_16
       (.I0(\tmp_1_reg_1401_reg[31]_0 [27]),
        .I1(tmp_165_1_fu_571_p2_carry__2_i_13_n_4),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(p_assign_7_1_fu_557_p2[27]),
        .O(tmp_165_1_fu_571_p2_carry__2_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_1_fu_571_p2_carry__2_i_17
       (.I0(\tmp_1_reg_1401_reg[31]_0 [25]),
        .I1(tmp_165_1_fu_571_p2_carry__2_i_13_n_6),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(p_assign_7_1_fu_557_p2[25]),
        .O(tmp_165_1_fu_571_p2_carry__2_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__2_i_18
       (.I0(\t_V_reg_312_reg_n_0_[31] ),
        .O(tmp_165_1_fu_571_p2_carry__2_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__2_i_19
       (.I0(\t_V_reg_312_reg_n_0_[30] ),
        .O(tmp_165_1_fu_571_p2_carry__2_i_19_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_1_fu_571_p2_carry__2_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [29]),
        .I1(tmp_165_1_fu_571_p2_carry__2_i_10_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [28]),
        .I3(\y_1_1_reg_1498_reg[1]_i_2_n_7 ),
        .I4(p_assign_6_1_fu_518_p2),
        .I5(p_assign_7_1_fu_557_p2[28]),
        .O(tmp_165_1_fu_571_p2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__2_i_20
       (.I0(\t_V_reg_312_reg_n_0_[29] ),
        .O(tmp_165_1_fu_571_p2_carry__2_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__2_i_21
       (.I0(\t_V_reg_312_reg_n_0_[28] ),
        .O(tmp_165_1_fu_571_p2_carry__2_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__2_i_22
       (.I0(\t_V_reg_312_reg_n_0_[27] ),
        .O(tmp_165_1_fu_571_p2_carry__2_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__2_i_23
       (.I0(\t_V_reg_312_reg_n_0_[26] ),
        .O(tmp_165_1_fu_571_p2_carry__2_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__2_i_24
       (.I0(\t_V_reg_312_reg_n_0_[25] ),
        .O(tmp_165_1_fu_571_p2_carry__2_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__2_i_25
       (.I0(\t_V_reg_312_reg_n_0_[27] ),
        .O(tmp_165_1_fu_571_p2_carry__2_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__2_i_26
       (.I0(\t_V_reg_312_reg_n_0_[26] ),
        .O(tmp_165_1_fu_571_p2_carry__2_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__2_i_27
       (.I0(\t_V_reg_312_reg_n_0_[25] ),
        .O(tmp_165_1_fu_571_p2_carry__2_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry__2_i_28
       (.I0(\t_V_reg_312_reg_n_0_[24] ),
        .O(tmp_165_1_fu_571_p2_carry__2_i_28_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_1_fu_571_p2_carry__2_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [27]),
        .I1(tmp_165_1_fu_571_p2_carry__2_i_12_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [26]),
        .I3(tmp_165_1_fu_571_p2_carry__2_i_13_n_5),
        .I4(p_assign_6_1_fu_518_p2),
        .I5(p_assign_7_1_fu_557_p2[26]),
        .O(tmp_165_1_fu_571_p2_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_1_fu_571_p2_carry__2_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [25]),
        .I1(tmp_165_1_fu_571_p2_carry__2_i_14_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [24]),
        .I3(tmp_165_1_fu_571_p2_carry__2_i_13_n_7),
        .I4(p_assign_6_1_fu_518_p2),
        .I5(p_assign_7_1_fu_557_p2[24]),
        .O(tmp_165_1_fu_571_p2_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    tmp_165_1_fu_571_p2_carry__2_i_5
       (.I0(p_assign_7_1_fu_557_p2[31]),
        .I1(\tmp_1_reg_1401_reg[31]_0 [31]),
        .I2(p_assign_7_1_fu_557_p2[30]),
        .I3(p_assign_6_1_fu_518_p2),
        .I4(\y_1_1_reg_1498_reg[1]_i_2_n_5 ),
        .I5(\tmp_1_reg_1401_reg[31]_0 [30]),
        .O(tmp_165_1_fu_571_p2_carry__2_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_1_fu_571_p2_carry__2_i_6
       (.I0(tmp_165_1_fu_571_p2_carry__2_i_15_n_0),
        .I1(p_assign_7_1_fu_557_p2[28]),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(\y_1_1_reg_1498_reg[1]_i_2_n_7 ),
        .I4(\tmp_1_reg_1401_reg[31]_0 [28]),
        .O(tmp_165_1_fu_571_p2_carry__2_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_1_fu_571_p2_carry__2_i_7
       (.I0(tmp_165_1_fu_571_p2_carry__2_i_16_n_0),
        .I1(p_assign_7_1_fu_557_p2[26]),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(tmp_165_1_fu_571_p2_carry__2_i_13_n_5),
        .I4(\tmp_1_reg_1401_reg[31]_0 [26]),
        .O(tmp_165_1_fu_571_p2_carry__2_i_7_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_1_fu_571_p2_carry__2_i_8
       (.I0(tmp_165_1_fu_571_p2_carry__2_i_17_n_0),
        .I1(p_assign_7_1_fu_557_p2[24]),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(tmp_165_1_fu_571_p2_carry__2_i_13_n_7),
        .I4(\tmp_1_reg_1401_reg[31]_0 [24]),
        .O(tmp_165_1_fu_571_p2_carry__2_i_8_n_0));
  CARRY4 tmp_165_1_fu_571_p2_carry__2_i_9
       (.CI(tmp_165_1_fu_571_p2_carry__2_i_11_n_0),
        .CO({NLW_tmp_165_1_fu_571_p2_carry__2_i_9_CO_UNCONNECTED[3:2],tmp_165_1_fu_571_p2_carry__2_i_9_n_2,tmp_165_1_fu_571_p2_carry__2_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_165_1_fu_571_p2_carry__2_i_9_O_UNCONNECTED[3],p_assign_7_1_fu_557_p2[31:29]}),
        .S({1'b0,tmp_165_1_fu_571_p2_carry__2_i_18_n_0,tmp_165_1_fu_571_p2_carry__2_i_19_n_0,tmp_165_1_fu_571_p2_carry__2_i_20_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_1_fu_571_p2_carry_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [7]),
        .I1(tmp_165_1_fu_571_p2_carry_i_9_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [6]),
        .I3(tmp_165_1_fu_571_p2_carry_i_10_n_5),
        .I4(p_assign_6_1_fu_518_p2),
        .I5(p_assign_7_1_fu_557_p2[6]),
        .O(tmp_165_1_fu_571_p2_carry_i_1_n_0));
  CARRY4 tmp_165_1_fu_571_p2_carry_i_10
       (.CI(\y_1_1_reg_1498_reg[1]_i_4_n_0 ),
        .CO({tmp_165_1_fu_571_p2_carry_i_10_n_0,tmp_165_1_fu_571_p2_carry_i_10_n_1,tmp_165_1_fu_571_p2_carry_i_10_n_2,tmp_165_1_fu_571_p2_carry_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({\t_V_reg_312_reg_n_0_[7] ,\t_V_reg_312_reg_n_0_[6] ,\t_V_reg_312_reg_n_0_[5] ,\t_V_reg_312_reg_n_0_[4] }),
        .O({tmp_165_1_fu_571_p2_carry_i_10_n_4,tmp_165_1_fu_571_p2_carry_i_10_n_5,tmp_165_1_fu_571_p2_carry_i_10_n_6,tmp_165_1_fu_571_p2_carry_i_10_n_7}),
        .S({tmp_165_1_fu_571_p2_carry_i_18_n_0,tmp_165_1_fu_571_p2_carry_i_19_n_0,tmp_165_1_fu_571_p2_carry_i_20_n_0,tmp_165_1_fu_571_p2_carry_i_21_n_0}));
  CARRY4 tmp_165_1_fu_571_p2_carry_i_11
       (.CI(\y_1_1_reg_1498_reg[1]_i_3_n_0 ),
        .CO({tmp_165_1_fu_571_p2_carry_i_11_n_0,tmp_165_1_fu_571_p2_carry_i_11_n_1,tmp_165_1_fu_571_p2_carry_i_11_n_2,tmp_165_1_fu_571_p2_carry_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_1_fu_557_p2[8:5]),
        .S({tmp_165_1_fu_571_p2_carry_i_22_n_0,tmp_165_1_fu_571_p2_carry_i_23_n_0,tmp_165_1_fu_571_p2_carry_i_24_n_0,tmp_165_1_fu_571_p2_carry_i_25_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_1_fu_571_p2_carry_i_12
       (.I0(p_assign_7_1_fu_557_p2[5]),
        .I1(p_assign_6_1_fu_518_p2),
        .I2(tmp_165_1_fu_571_p2_carry_i_10_n_6),
        .O(tmp_165_1_fu_571_p2_carry_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_1_fu_571_p2_carry_i_13
       (.I0(p_assign_7_1_fu_557_p2[3]),
        .I1(p_assign_6_1_fu_518_p2),
        .I2(\y_1_1_reg_1498_reg[1]_i_4_n_4 ),
        .O(tmp_165_1_fu_571_p2_carry_i_13_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_1_fu_571_p2_carry_i_14
       (.I0(p_assign_7_1_fu_557_p2[1]),
        .I1(p_assign_6_1_fu_518_p2),
        .I2(\y_1_1_reg_1498_reg[1]_i_4_n_6 ),
        .O(tmp_165_1_fu_571_p2_carry_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_1_fu_571_p2_carry_i_15
       (.I0(\tmp_1_reg_1401_reg[31]_0 [7]),
        .I1(tmp_165_1_fu_571_p2_carry_i_10_n_4),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(p_assign_7_1_fu_557_p2[7]),
        .O(tmp_165_1_fu_571_p2_carry_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_1_fu_571_p2_carry_i_16
       (.I0(\tmp_1_reg_1401_reg[31]_0 [5]),
        .I1(tmp_165_1_fu_571_p2_carry_i_10_n_6),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(p_assign_7_1_fu_557_p2[5]),
        .O(tmp_165_1_fu_571_p2_carry_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_1_fu_571_p2_carry_i_17
       (.I0(\tmp_1_reg_1401_reg[31]_0 [3]),
        .I1(\y_1_1_reg_1498_reg[1]_i_4_n_4 ),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(p_assign_7_1_fu_557_p2[3]),
        .O(tmp_165_1_fu_571_p2_carry_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry_i_18
       (.I0(\t_V_reg_312_reg_n_0_[7] ),
        .O(tmp_165_1_fu_571_p2_carry_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry_i_19
       (.I0(\t_V_reg_312_reg_n_0_[6] ),
        .O(tmp_165_1_fu_571_p2_carry_i_19_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_1_fu_571_p2_carry_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [5]),
        .I1(tmp_165_1_fu_571_p2_carry_i_12_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [4]),
        .I3(tmp_165_1_fu_571_p2_carry_i_10_n_7),
        .I4(p_assign_6_1_fu_518_p2),
        .I5(p_assign_7_1_fu_557_p2[4]),
        .O(tmp_165_1_fu_571_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry_i_20
       (.I0(\t_V_reg_312_reg_n_0_[5] ),
        .O(tmp_165_1_fu_571_p2_carry_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry_i_21
       (.I0(\t_V_reg_312_reg_n_0_[4] ),
        .O(tmp_165_1_fu_571_p2_carry_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry_i_22
       (.I0(\t_V_reg_312_reg_n_0_[8] ),
        .O(tmp_165_1_fu_571_p2_carry_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry_i_23
       (.I0(\t_V_reg_312_reg_n_0_[7] ),
        .O(tmp_165_1_fu_571_p2_carry_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry_i_24
       (.I0(\t_V_reg_312_reg_n_0_[6] ),
        .O(tmp_165_1_fu_571_p2_carry_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_1_fu_571_p2_carry_i_25
       (.I0(\t_V_reg_312_reg_n_0_[5] ),
        .O(tmp_165_1_fu_571_p2_carry_i_25_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_1_fu_571_p2_carry_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [3]),
        .I1(tmp_165_1_fu_571_p2_carry_i_13_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [2]),
        .I3(\y_1_1_reg_1498_reg[1]_i_4_n_5 ),
        .I4(p_assign_6_1_fu_518_p2),
        .I5(p_assign_7_1_fu_557_p2[2]),
        .O(tmp_165_1_fu_571_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_1_fu_571_p2_carry_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [1]),
        .I1(tmp_165_1_fu_571_p2_carry_i_14_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [0]),
        .I3(\y_1_1_reg_1498_reg[1]_i_4_n_7 ),
        .I4(p_assign_6_1_fu_518_p2),
        .I5(\t_V_reg_312_reg_n_0_[0] ),
        .O(tmp_165_1_fu_571_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_1_fu_571_p2_carry_i_5
       (.I0(tmp_165_1_fu_571_p2_carry_i_15_n_0),
        .I1(p_assign_7_1_fu_557_p2[6]),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(tmp_165_1_fu_571_p2_carry_i_10_n_5),
        .I4(\tmp_1_reg_1401_reg[31]_0 [6]),
        .O(tmp_165_1_fu_571_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_1_fu_571_p2_carry_i_6
       (.I0(tmp_165_1_fu_571_p2_carry_i_16_n_0),
        .I1(p_assign_7_1_fu_557_p2[4]),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(tmp_165_1_fu_571_p2_carry_i_10_n_7),
        .I4(\tmp_1_reg_1401_reg[31]_0 [4]),
        .O(tmp_165_1_fu_571_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_1_fu_571_p2_carry_i_7
       (.I0(tmp_165_1_fu_571_p2_carry_i_17_n_0),
        .I1(p_assign_7_1_fu_557_p2[2]),
        .I2(p_assign_6_1_fu_518_p2),
        .I3(\y_1_1_reg_1498_reg[1]_i_4_n_5 ),
        .I4(\tmp_1_reg_1401_reg[31]_0 [2]),
        .O(tmp_165_1_fu_571_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_165_1_fu_571_p2_carry_i_8
       (.I0(p_assign_7_1_fu_557_p2[1]),
        .I1(p_assign_6_1_fu_518_p2),
        .I2(\y_1_1_reg_1498_reg[1]_i_4_n_6 ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [1]),
        .I4(y_1_1_fu_668_p3[0]),
        .I5(\tmp_1_reg_1401_reg[31]_0 [0]),
        .O(tmp_165_1_fu_571_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_1_fu_571_p2_carry_i_9
       (.I0(p_assign_7_1_fu_557_p2[7]),
        .I1(p_assign_6_1_fu_518_p2),
        .I2(tmp_165_1_fu_571_p2_carry_i_10_n_4),
        .O(tmp_165_1_fu_571_p2_carry_i_9_n_0));
  CARRY4 tmp_165_2_fu_634_p2_carry
       (.CI(1'b0),
        .CO({tmp_165_2_fu_634_p2_carry_n_0,tmp_165_2_fu_634_p2_carry_n_1,tmp_165_2_fu_634_p2_carry_n_2,tmp_165_2_fu_634_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_165_2_fu_634_p2_carry_i_1_n_0,tmp_165_2_fu_634_p2_carry_i_2_n_0,tmp_165_2_fu_634_p2_carry_i_3_n_0,tmp_165_2_fu_634_p2_carry_i_4_n_0}),
        .O(NLW_tmp_165_2_fu_634_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_165_2_fu_634_p2_carry_i_5_n_0,tmp_165_2_fu_634_p2_carry_i_6_n_0,tmp_165_2_fu_634_p2_carry_i_7_n_0,tmp_165_2_fu_634_p2_carry_i_8_n_0}));
  CARRY4 tmp_165_2_fu_634_p2_carry__0
       (.CI(tmp_165_2_fu_634_p2_carry_n_0),
        .CO({tmp_165_2_fu_634_p2_carry__0_n_0,tmp_165_2_fu_634_p2_carry__0_n_1,tmp_165_2_fu_634_p2_carry__0_n_2,tmp_165_2_fu_634_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_165_2_fu_634_p2_carry__0_i_1_n_0,tmp_165_2_fu_634_p2_carry__0_i_2_n_0,tmp_165_2_fu_634_p2_carry__0_i_3_n_0,tmp_165_2_fu_634_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_165_2_fu_634_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_165_2_fu_634_p2_carry__0_i_5_n_0,tmp_165_2_fu_634_p2_carry__0_i_6_n_0,tmp_165_2_fu_634_p2_carry__0_i_7_n_0,tmp_165_2_fu_634_p2_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_2_fu_634_p2_carry__0_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [15]),
        .I1(tmp_165_2_fu_634_p2_carry__0_i_9_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [14]),
        .I3(tmp_165_2_fu_634_p2_carry__0_i_10_n_6),
        .I4(p_assign_6_2_fu_581_p2),
        .I5(p_assign_7_2_fu_620_p2[14]),
        .O(tmp_165_2_fu_634_p2_carry__0_i_1_n_0));
  CARRY4 tmp_165_2_fu_634_p2_carry__0_i_10
       (.CI(tmp_165_2_fu_634_p2_carry__0_i_13_n_0),
        .CO({tmp_165_2_fu_634_p2_carry__0_i_10_n_0,tmp_165_2_fu_634_p2_carry__0_i_10_n_1,tmp_165_2_fu_634_p2_carry__0_i_10_n_2,tmp_165_2_fu_634_p2_carry__0_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({\t_V_reg_312_reg_n_0_[16] ,\t_V_reg_312_reg_n_0_[15] ,\t_V_reg_312_reg_n_0_[14] ,\t_V_reg_312_reg_n_0_[13] }),
        .O({tmp_165_2_fu_634_p2_carry__0_i_10_n_4,tmp_165_2_fu_634_p2_carry__0_i_10_n_5,tmp_165_2_fu_634_p2_carry__0_i_10_n_6,tmp_165_2_fu_634_p2_carry__0_i_10_n_7}),
        .S({tmp_165_2_fu_634_p2_carry__0_i_21_n_0,tmp_165_2_fu_634_p2_carry__0_i_22_n_0,tmp_165_2_fu_634_p2_carry__0_i_23_n_0,tmp_165_2_fu_634_p2_carry__0_i_24_n_0}));
  CARRY4 tmp_165_2_fu_634_p2_carry__0_i_11
       (.CI(tmp_165_2_fu_634_p2_carry__0_i_14_n_0),
        .CO({tmp_165_2_fu_634_p2_carry__0_i_11_n_0,tmp_165_2_fu_634_p2_carry__0_i_11_n_1,tmp_165_2_fu_634_p2_carry__0_i_11_n_2,tmp_165_2_fu_634_p2_carry__0_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_620_p2[16:13]),
        .S({tmp_165_2_fu_634_p2_carry__0_i_25_n_0,tmp_165_2_fu_634_p2_carry__0_i_26_n_0,tmp_165_2_fu_634_p2_carry__0_i_27_n_0,tmp_165_2_fu_634_p2_carry__0_i_28_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_2_fu_634_p2_carry__0_i_12
       (.I0(p_assign_7_2_fu_620_p2[13]),
        .I1(p_assign_6_2_fu_581_p2),
        .I2(tmp_165_2_fu_634_p2_carry__0_i_10_n_7),
        .O(tmp_165_2_fu_634_p2_carry__0_i_12_n_0));
  CARRY4 tmp_165_2_fu_634_p2_carry__0_i_13
       (.CI(tmp_165_2_fu_634_p2_carry_i_10_n_0),
        .CO({tmp_165_2_fu_634_p2_carry__0_i_13_n_0,tmp_165_2_fu_634_p2_carry__0_i_13_n_1,tmp_165_2_fu_634_p2_carry__0_i_13_n_2,tmp_165_2_fu_634_p2_carry__0_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({\t_V_reg_312_reg_n_0_[12] ,\t_V_reg_312_reg_n_0_[11] ,\t_V_reg_312_reg_n_0_[10] ,\t_V_reg_312_reg_n_0_[9] }),
        .O({tmp_165_2_fu_634_p2_carry__0_i_13_n_4,tmp_165_2_fu_634_p2_carry__0_i_13_n_5,tmp_165_2_fu_634_p2_carry__0_i_13_n_6,tmp_165_2_fu_634_p2_carry__0_i_13_n_7}),
        .S({tmp_165_2_fu_634_p2_carry__0_i_29_n_0,tmp_165_2_fu_634_p2_carry__0_i_30_n_0,tmp_165_2_fu_634_p2_carry__0_i_31_n_0,tmp_165_2_fu_634_p2_carry__0_i_32_n_0}));
  CARRY4 tmp_165_2_fu_634_p2_carry__0_i_14
       (.CI(tmp_165_2_fu_634_p2_carry_i_11_n_0),
        .CO({tmp_165_2_fu_634_p2_carry__0_i_14_n_0,tmp_165_2_fu_634_p2_carry__0_i_14_n_1,tmp_165_2_fu_634_p2_carry__0_i_14_n_2,tmp_165_2_fu_634_p2_carry__0_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_620_p2[12:9]),
        .S({tmp_165_2_fu_634_p2_carry__0_i_33_n_0,tmp_165_2_fu_634_p2_carry__0_i_34_n_0,tmp_165_2_fu_634_p2_carry__0_i_35_n_0,tmp_165_2_fu_634_p2_carry__0_i_36_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_2_fu_634_p2_carry__0_i_15
       (.I0(p_assign_7_2_fu_620_p2[11]),
        .I1(p_assign_6_2_fu_581_p2),
        .I2(tmp_165_2_fu_634_p2_carry__0_i_13_n_5),
        .O(tmp_165_2_fu_634_p2_carry__0_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_2_fu_634_p2_carry__0_i_16
       (.I0(p_assign_7_2_fu_620_p2[9]),
        .I1(p_assign_6_2_fu_581_p2),
        .I2(tmp_165_2_fu_634_p2_carry__0_i_13_n_7),
        .O(tmp_165_2_fu_634_p2_carry__0_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_2_fu_634_p2_carry__0_i_17
       (.I0(\tmp_1_reg_1401_reg[31]_0 [15]),
        .I1(tmp_165_2_fu_634_p2_carry__0_i_10_n_5),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(p_assign_7_2_fu_620_p2[15]),
        .O(tmp_165_2_fu_634_p2_carry__0_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_2_fu_634_p2_carry__0_i_18
       (.I0(\tmp_1_reg_1401_reg[31]_0 [13]),
        .I1(tmp_165_2_fu_634_p2_carry__0_i_10_n_7),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(p_assign_7_2_fu_620_p2[13]),
        .O(tmp_165_2_fu_634_p2_carry__0_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_2_fu_634_p2_carry__0_i_19
       (.I0(\tmp_1_reg_1401_reg[31]_0 [11]),
        .I1(tmp_165_2_fu_634_p2_carry__0_i_13_n_5),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(p_assign_7_2_fu_620_p2[11]),
        .O(tmp_165_2_fu_634_p2_carry__0_i_19_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_2_fu_634_p2_carry__0_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [13]),
        .I1(tmp_165_2_fu_634_p2_carry__0_i_12_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [12]),
        .I3(tmp_165_2_fu_634_p2_carry__0_i_13_n_4),
        .I4(p_assign_6_2_fu_581_p2),
        .I5(p_assign_7_2_fu_620_p2[12]),
        .O(tmp_165_2_fu_634_p2_carry__0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_2_fu_634_p2_carry__0_i_20
       (.I0(\tmp_1_reg_1401_reg[31]_0 [9]),
        .I1(tmp_165_2_fu_634_p2_carry__0_i_13_n_7),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(p_assign_7_2_fu_620_p2[9]),
        .O(tmp_165_2_fu_634_p2_carry__0_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__0_i_21
       (.I0(\t_V_reg_312_reg_n_0_[16] ),
        .O(tmp_165_2_fu_634_p2_carry__0_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__0_i_22
       (.I0(\t_V_reg_312_reg_n_0_[15] ),
        .O(tmp_165_2_fu_634_p2_carry__0_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__0_i_23
       (.I0(\t_V_reg_312_reg_n_0_[14] ),
        .O(tmp_165_2_fu_634_p2_carry__0_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__0_i_24
       (.I0(\t_V_reg_312_reg_n_0_[13] ),
        .O(tmp_165_2_fu_634_p2_carry__0_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__0_i_25
       (.I0(\t_V_reg_312_reg_n_0_[16] ),
        .O(tmp_165_2_fu_634_p2_carry__0_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__0_i_26
       (.I0(\t_V_reg_312_reg_n_0_[15] ),
        .O(tmp_165_2_fu_634_p2_carry__0_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__0_i_27
       (.I0(\t_V_reg_312_reg_n_0_[14] ),
        .O(tmp_165_2_fu_634_p2_carry__0_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__0_i_28
       (.I0(\t_V_reg_312_reg_n_0_[13] ),
        .O(tmp_165_2_fu_634_p2_carry__0_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__0_i_29
       (.I0(\t_V_reg_312_reg_n_0_[12] ),
        .O(tmp_165_2_fu_634_p2_carry__0_i_29_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_2_fu_634_p2_carry__0_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [11]),
        .I1(tmp_165_2_fu_634_p2_carry__0_i_15_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [10]),
        .I3(tmp_165_2_fu_634_p2_carry__0_i_13_n_6),
        .I4(p_assign_6_2_fu_581_p2),
        .I5(p_assign_7_2_fu_620_p2[10]),
        .O(tmp_165_2_fu_634_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__0_i_30
       (.I0(\t_V_reg_312_reg_n_0_[11] ),
        .O(tmp_165_2_fu_634_p2_carry__0_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__0_i_31
       (.I0(\t_V_reg_312_reg_n_0_[10] ),
        .O(tmp_165_2_fu_634_p2_carry__0_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__0_i_32
       (.I0(\t_V_reg_312_reg_n_0_[9] ),
        .O(tmp_165_2_fu_634_p2_carry__0_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__0_i_33
       (.I0(\t_V_reg_312_reg_n_0_[12] ),
        .O(tmp_165_2_fu_634_p2_carry__0_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__0_i_34
       (.I0(\t_V_reg_312_reg_n_0_[11] ),
        .O(tmp_165_2_fu_634_p2_carry__0_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__0_i_35
       (.I0(\t_V_reg_312_reg_n_0_[10] ),
        .O(tmp_165_2_fu_634_p2_carry__0_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__0_i_36
       (.I0(\t_V_reg_312_reg_n_0_[9] ),
        .O(tmp_165_2_fu_634_p2_carry__0_i_36_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_2_fu_634_p2_carry__0_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [9]),
        .I1(tmp_165_2_fu_634_p2_carry__0_i_16_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [8]),
        .I3(tmp_165_2_fu_634_p2_carry_i_10_n_4),
        .I4(p_assign_6_2_fu_581_p2),
        .I5(p_assign_7_2_fu_620_p2[8]),
        .O(tmp_165_2_fu_634_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_2_fu_634_p2_carry__0_i_5
       (.I0(tmp_165_2_fu_634_p2_carry__0_i_17_n_0),
        .I1(p_assign_7_2_fu_620_p2[14]),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(tmp_165_2_fu_634_p2_carry__0_i_10_n_6),
        .I4(\tmp_1_reg_1401_reg[31]_0 [14]),
        .O(tmp_165_2_fu_634_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_2_fu_634_p2_carry__0_i_6
       (.I0(tmp_165_2_fu_634_p2_carry__0_i_18_n_0),
        .I1(p_assign_7_2_fu_620_p2[12]),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(tmp_165_2_fu_634_p2_carry__0_i_13_n_4),
        .I4(\tmp_1_reg_1401_reg[31]_0 [12]),
        .O(tmp_165_2_fu_634_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_2_fu_634_p2_carry__0_i_7
       (.I0(tmp_165_2_fu_634_p2_carry__0_i_19_n_0),
        .I1(p_assign_7_2_fu_620_p2[10]),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(tmp_165_2_fu_634_p2_carry__0_i_13_n_6),
        .I4(\tmp_1_reg_1401_reg[31]_0 [10]),
        .O(tmp_165_2_fu_634_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_2_fu_634_p2_carry__0_i_8
       (.I0(tmp_165_2_fu_634_p2_carry__0_i_20_n_0),
        .I1(p_assign_7_2_fu_620_p2[8]),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(tmp_165_2_fu_634_p2_carry_i_10_n_4),
        .I4(\tmp_1_reg_1401_reg[31]_0 [8]),
        .O(tmp_165_2_fu_634_p2_carry__0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_2_fu_634_p2_carry__0_i_9
       (.I0(p_assign_7_2_fu_620_p2[15]),
        .I1(p_assign_6_2_fu_581_p2),
        .I2(tmp_165_2_fu_634_p2_carry__0_i_10_n_5),
        .O(tmp_165_2_fu_634_p2_carry__0_i_9_n_0));
  CARRY4 tmp_165_2_fu_634_p2_carry__1
       (.CI(tmp_165_2_fu_634_p2_carry__0_n_0),
        .CO({tmp_165_2_fu_634_p2_carry__1_n_0,tmp_165_2_fu_634_p2_carry__1_n_1,tmp_165_2_fu_634_p2_carry__1_n_2,tmp_165_2_fu_634_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_165_2_fu_634_p2_carry__1_i_1_n_0,tmp_165_2_fu_634_p2_carry__1_i_2_n_0,tmp_165_2_fu_634_p2_carry__1_i_3_n_0,tmp_165_2_fu_634_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_165_2_fu_634_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_165_2_fu_634_p2_carry__1_i_5_n_0,tmp_165_2_fu_634_p2_carry__1_i_6_n_0,tmp_165_2_fu_634_p2_carry__1_i_7_n_0,tmp_165_2_fu_634_p2_carry__1_i_8_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_2_fu_634_p2_carry__1_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [23]),
        .I1(tmp_165_2_fu_634_p2_carry__1_i_9_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [22]),
        .I3(tmp_165_2_fu_634_p2_carry__1_i_10_n_6),
        .I4(p_assign_6_2_fu_581_p2),
        .I5(p_assign_7_2_fu_620_p2[22]),
        .O(tmp_165_2_fu_634_p2_carry__1_i_1_n_0));
  CARRY4 tmp_165_2_fu_634_p2_carry__1_i_10
       (.CI(tmp_165_2_fu_634_p2_carry__1_i_13_n_0),
        .CO({tmp_165_2_fu_634_p2_carry__1_i_10_n_0,tmp_165_2_fu_634_p2_carry__1_i_10_n_1,tmp_165_2_fu_634_p2_carry__1_i_10_n_2,tmp_165_2_fu_634_p2_carry__1_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({\t_V_reg_312_reg_n_0_[24] ,\t_V_reg_312_reg_n_0_[23] ,\t_V_reg_312_reg_n_0_[22] ,\t_V_reg_312_reg_n_0_[21] }),
        .O({tmp_165_2_fu_634_p2_carry__1_i_10_n_4,tmp_165_2_fu_634_p2_carry__1_i_10_n_5,tmp_165_2_fu_634_p2_carry__1_i_10_n_6,tmp_165_2_fu_634_p2_carry__1_i_10_n_7}),
        .S({tmp_165_2_fu_634_p2_carry__1_i_21_n_0,tmp_165_2_fu_634_p2_carry__1_i_22_n_0,tmp_165_2_fu_634_p2_carry__1_i_23_n_0,tmp_165_2_fu_634_p2_carry__1_i_24_n_0}));
  CARRY4 tmp_165_2_fu_634_p2_carry__1_i_11
       (.CI(tmp_165_2_fu_634_p2_carry__1_i_14_n_0),
        .CO({tmp_165_2_fu_634_p2_carry__1_i_11_n_0,tmp_165_2_fu_634_p2_carry__1_i_11_n_1,tmp_165_2_fu_634_p2_carry__1_i_11_n_2,tmp_165_2_fu_634_p2_carry__1_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_620_p2[24:21]),
        .S({tmp_165_2_fu_634_p2_carry__1_i_25_n_0,tmp_165_2_fu_634_p2_carry__1_i_26_n_0,tmp_165_2_fu_634_p2_carry__1_i_27_n_0,tmp_165_2_fu_634_p2_carry__1_i_28_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_2_fu_634_p2_carry__1_i_12
       (.I0(p_assign_7_2_fu_620_p2[21]),
        .I1(p_assign_6_2_fu_581_p2),
        .I2(tmp_165_2_fu_634_p2_carry__1_i_10_n_7),
        .O(tmp_165_2_fu_634_p2_carry__1_i_12_n_0));
  CARRY4 tmp_165_2_fu_634_p2_carry__1_i_13
       (.CI(tmp_165_2_fu_634_p2_carry__0_i_10_n_0),
        .CO({tmp_165_2_fu_634_p2_carry__1_i_13_n_0,tmp_165_2_fu_634_p2_carry__1_i_13_n_1,tmp_165_2_fu_634_p2_carry__1_i_13_n_2,tmp_165_2_fu_634_p2_carry__1_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({\t_V_reg_312_reg_n_0_[20] ,\t_V_reg_312_reg_n_0_[19] ,\t_V_reg_312_reg_n_0_[18] ,\t_V_reg_312_reg_n_0_[17] }),
        .O({tmp_165_2_fu_634_p2_carry__1_i_13_n_4,tmp_165_2_fu_634_p2_carry__1_i_13_n_5,tmp_165_2_fu_634_p2_carry__1_i_13_n_6,tmp_165_2_fu_634_p2_carry__1_i_13_n_7}),
        .S({tmp_165_2_fu_634_p2_carry__1_i_29_n_0,tmp_165_2_fu_634_p2_carry__1_i_30_n_0,tmp_165_2_fu_634_p2_carry__1_i_31_n_0,tmp_165_2_fu_634_p2_carry__1_i_32_n_0}));
  CARRY4 tmp_165_2_fu_634_p2_carry__1_i_14
       (.CI(tmp_165_2_fu_634_p2_carry__0_i_11_n_0),
        .CO({tmp_165_2_fu_634_p2_carry__1_i_14_n_0,tmp_165_2_fu_634_p2_carry__1_i_14_n_1,tmp_165_2_fu_634_p2_carry__1_i_14_n_2,tmp_165_2_fu_634_p2_carry__1_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_620_p2[20:17]),
        .S({tmp_165_2_fu_634_p2_carry__1_i_33_n_0,tmp_165_2_fu_634_p2_carry__1_i_34_n_0,tmp_165_2_fu_634_p2_carry__1_i_35_n_0,tmp_165_2_fu_634_p2_carry__1_i_36_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_2_fu_634_p2_carry__1_i_15
       (.I0(p_assign_7_2_fu_620_p2[19]),
        .I1(p_assign_6_2_fu_581_p2),
        .I2(tmp_165_2_fu_634_p2_carry__1_i_13_n_5),
        .O(tmp_165_2_fu_634_p2_carry__1_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_2_fu_634_p2_carry__1_i_16
       (.I0(p_assign_7_2_fu_620_p2[17]),
        .I1(p_assign_6_2_fu_581_p2),
        .I2(tmp_165_2_fu_634_p2_carry__1_i_13_n_7),
        .O(tmp_165_2_fu_634_p2_carry__1_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_2_fu_634_p2_carry__1_i_17
       (.I0(\tmp_1_reg_1401_reg[31]_0 [23]),
        .I1(tmp_165_2_fu_634_p2_carry__1_i_10_n_5),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(p_assign_7_2_fu_620_p2[23]),
        .O(tmp_165_2_fu_634_p2_carry__1_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_2_fu_634_p2_carry__1_i_18
       (.I0(\tmp_1_reg_1401_reg[31]_0 [21]),
        .I1(tmp_165_2_fu_634_p2_carry__1_i_10_n_7),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(p_assign_7_2_fu_620_p2[21]),
        .O(tmp_165_2_fu_634_p2_carry__1_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_2_fu_634_p2_carry__1_i_19
       (.I0(\tmp_1_reg_1401_reg[31]_0 [19]),
        .I1(tmp_165_2_fu_634_p2_carry__1_i_13_n_5),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(p_assign_7_2_fu_620_p2[19]),
        .O(tmp_165_2_fu_634_p2_carry__1_i_19_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_2_fu_634_p2_carry__1_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [21]),
        .I1(tmp_165_2_fu_634_p2_carry__1_i_12_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [20]),
        .I3(tmp_165_2_fu_634_p2_carry__1_i_13_n_4),
        .I4(p_assign_6_2_fu_581_p2),
        .I5(p_assign_7_2_fu_620_p2[20]),
        .O(tmp_165_2_fu_634_p2_carry__1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_2_fu_634_p2_carry__1_i_20
       (.I0(\tmp_1_reg_1401_reg[31]_0 [17]),
        .I1(tmp_165_2_fu_634_p2_carry__1_i_13_n_7),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(p_assign_7_2_fu_620_p2[17]),
        .O(tmp_165_2_fu_634_p2_carry__1_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__1_i_21
       (.I0(\t_V_reg_312_reg_n_0_[24] ),
        .O(tmp_165_2_fu_634_p2_carry__1_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__1_i_22
       (.I0(\t_V_reg_312_reg_n_0_[23] ),
        .O(tmp_165_2_fu_634_p2_carry__1_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__1_i_23
       (.I0(\t_V_reg_312_reg_n_0_[22] ),
        .O(tmp_165_2_fu_634_p2_carry__1_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__1_i_24
       (.I0(\t_V_reg_312_reg_n_0_[21] ),
        .O(tmp_165_2_fu_634_p2_carry__1_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__1_i_25
       (.I0(\t_V_reg_312_reg_n_0_[24] ),
        .O(tmp_165_2_fu_634_p2_carry__1_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__1_i_26
       (.I0(\t_V_reg_312_reg_n_0_[23] ),
        .O(tmp_165_2_fu_634_p2_carry__1_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__1_i_27
       (.I0(\t_V_reg_312_reg_n_0_[22] ),
        .O(tmp_165_2_fu_634_p2_carry__1_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__1_i_28
       (.I0(\t_V_reg_312_reg_n_0_[21] ),
        .O(tmp_165_2_fu_634_p2_carry__1_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__1_i_29
       (.I0(\t_V_reg_312_reg_n_0_[20] ),
        .O(tmp_165_2_fu_634_p2_carry__1_i_29_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_2_fu_634_p2_carry__1_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [19]),
        .I1(tmp_165_2_fu_634_p2_carry__1_i_15_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [18]),
        .I3(tmp_165_2_fu_634_p2_carry__1_i_13_n_6),
        .I4(p_assign_6_2_fu_581_p2),
        .I5(p_assign_7_2_fu_620_p2[18]),
        .O(tmp_165_2_fu_634_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__1_i_30
       (.I0(\t_V_reg_312_reg_n_0_[19] ),
        .O(tmp_165_2_fu_634_p2_carry__1_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__1_i_31
       (.I0(\t_V_reg_312_reg_n_0_[18] ),
        .O(tmp_165_2_fu_634_p2_carry__1_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__1_i_32
       (.I0(\t_V_reg_312_reg_n_0_[17] ),
        .O(tmp_165_2_fu_634_p2_carry__1_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__1_i_33
       (.I0(\t_V_reg_312_reg_n_0_[20] ),
        .O(tmp_165_2_fu_634_p2_carry__1_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__1_i_34
       (.I0(\t_V_reg_312_reg_n_0_[19] ),
        .O(tmp_165_2_fu_634_p2_carry__1_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__1_i_35
       (.I0(\t_V_reg_312_reg_n_0_[18] ),
        .O(tmp_165_2_fu_634_p2_carry__1_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__1_i_36
       (.I0(\t_V_reg_312_reg_n_0_[17] ),
        .O(tmp_165_2_fu_634_p2_carry__1_i_36_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_2_fu_634_p2_carry__1_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [17]),
        .I1(tmp_165_2_fu_634_p2_carry__1_i_16_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [16]),
        .I3(tmp_165_2_fu_634_p2_carry__0_i_10_n_4),
        .I4(p_assign_6_2_fu_581_p2),
        .I5(p_assign_7_2_fu_620_p2[16]),
        .O(tmp_165_2_fu_634_p2_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_2_fu_634_p2_carry__1_i_5
       (.I0(tmp_165_2_fu_634_p2_carry__1_i_17_n_0),
        .I1(p_assign_7_2_fu_620_p2[22]),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(tmp_165_2_fu_634_p2_carry__1_i_10_n_6),
        .I4(\tmp_1_reg_1401_reg[31]_0 [22]),
        .O(tmp_165_2_fu_634_p2_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_2_fu_634_p2_carry__1_i_6
       (.I0(tmp_165_2_fu_634_p2_carry__1_i_18_n_0),
        .I1(p_assign_7_2_fu_620_p2[20]),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(tmp_165_2_fu_634_p2_carry__1_i_13_n_4),
        .I4(\tmp_1_reg_1401_reg[31]_0 [20]),
        .O(tmp_165_2_fu_634_p2_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_2_fu_634_p2_carry__1_i_7
       (.I0(tmp_165_2_fu_634_p2_carry__1_i_19_n_0),
        .I1(p_assign_7_2_fu_620_p2[18]),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(tmp_165_2_fu_634_p2_carry__1_i_13_n_6),
        .I4(\tmp_1_reg_1401_reg[31]_0 [18]),
        .O(tmp_165_2_fu_634_p2_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_2_fu_634_p2_carry__1_i_8
       (.I0(tmp_165_2_fu_634_p2_carry__1_i_20_n_0),
        .I1(p_assign_7_2_fu_620_p2[16]),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(tmp_165_2_fu_634_p2_carry__0_i_10_n_4),
        .I4(\tmp_1_reg_1401_reg[31]_0 [16]),
        .O(tmp_165_2_fu_634_p2_carry__1_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_2_fu_634_p2_carry__1_i_9
       (.I0(p_assign_7_2_fu_620_p2[23]),
        .I1(p_assign_6_2_fu_581_p2),
        .I2(tmp_165_2_fu_634_p2_carry__1_i_10_n_5),
        .O(tmp_165_2_fu_634_p2_carry__1_i_9_n_0));
  CARRY4 tmp_165_2_fu_634_p2_carry__2
       (.CI(tmp_165_2_fu_634_p2_carry__1_n_0),
        .CO({tmp_165_2_fu_634_p2_carry__2_n_0,tmp_165_2_fu_634_p2_carry__2_n_1,tmp_165_2_fu_634_p2_carry__2_n_2,tmp_165_2_fu_634_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_165_2_fu_634_p2_carry__2_i_1_n_0,tmp_165_2_fu_634_p2_carry__2_i_2_n_0,tmp_165_2_fu_634_p2_carry__2_i_3_n_0,tmp_165_2_fu_634_p2_carry__2_i_4_n_0}),
        .O(NLW_tmp_165_2_fu_634_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_165_2_fu_634_p2_carry__2_i_5_n_0,tmp_165_2_fu_634_p2_carry__2_i_6_n_0,tmp_165_2_fu_634_p2_carry__2_i_7_n_0,tmp_165_2_fu_634_p2_carry__2_i_8_n_0}));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    tmp_165_2_fu_634_p2_carry__2_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [31]),
        .I1(p_assign_7_2_fu_620_p2[31]),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(\tmp_1_reg_1401_reg[31]_0 [30]),
        .I4(\y_1_2_reg_1503_reg[1]_i_2_n_6 ),
        .I5(p_assign_7_2_fu_620_p2[30]),
        .O(tmp_165_2_fu_634_p2_carry__2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_2_fu_634_p2_carry__2_i_10
       (.I0(p_assign_7_2_fu_620_p2[29]),
        .I1(p_assign_6_2_fu_581_p2),
        .I2(\y_1_2_reg_1503_reg[1]_i_2_n_7 ),
        .O(tmp_165_2_fu_634_p2_carry__2_i_10_n_0));
  CARRY4 tmp_165_2_fu_634_p2_carry__2_i_11
       (.CI(tmp_165_2_fu_634_p2_carry__1_i_10_n_0),
        .CO({tmp_165_2_fu_634_p2_carry__2_i_11_n_0,tmp_165_2_fu_634_p2_carry__2_i_11_n_1,tmp_165_2_fu_634_p2_carry__2_i_11_n_2,tmp_165_2_fu_634_p2_carry__2_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({\t_V_reg_312_reg_n_0_[28] ,\t_V_reg_312_reg_n_0_[27] ,\t_V_reg_312_reg_n_0_[26] ,\t_V_reg_312_reg_n_0_[25] }),
        .O({tmp_165_2_fu_634_p2_carry__2_i_11_n_4,tmp_165_2_fu_634_p2_carry__2_i_11_n_5,tmp_165_2_fu_634_p2_carry__2_i_11_n_6,tmp_165_2_fu_634_p2_carry__2_i_11_n_7}),
        .S({tmp_165_2_fu_634_p2_carry__2_i_21_n_0,tmp_165_2_fu_634_p2_carry__2_i_22_n_0,tmp_165_2_fu_634_p2_carry__2_i_23_n_0,tmp_165_2_fu_634_p2_carry__2_i_24_n_0}));
  CARRY4 tmp_165_2_fu_634_p2_carry__2_i_12
       (.CI(tmp_165_2_fu_634_p2_carry__1_i_11_n_0),
        .CO({tmp_165_2_fu_634_p2_carry__2_i_12_n_0,tmp_165_2_fu_634_p2_carry__2_i_12_n_1,tmp_165_2_fu_634_p2_carry__2_i_12_n_2,tmp_165_2_fu_634_p2_carry__2_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_620_p2[28:25]),
        .S({tmp_165_2_fu_634_p2_carry__2_i_25_n_0,tmp_165_2_fu_634_p2_carry__2_i_26_n_0,tmp_165_2_fu_634_p2_carry__2_i_27_n_0,tmp_165_2_fu_634_p2_carry__2_i_28_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_2_fu_634_p2_carry__2_i_13
       (.I0(p_assign_7_2_fu_620_p2[27]),
        .I1(p_assign_6_2_fu_581_p2),
        .I2(tmp_165_2_fu_634_p2_carry__2_i_11_n_5),
        .O(tmp_165_2_fu_634_p2_carry__2_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_2_fu_634_p2_carry__2_i_14
       (.I0(p_assign_7_2_fu_620_p2[25]),
        .I1(p_assign_6_2_fu_581_p2),
        .I2(tmp_165_2_fu_634_p2_carry__2_i_11_n_7),
        .O(tmp_165_2_fu_634_p2_carry__2_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_2_fu_634_p2_carry__2_i_15
       (.I0(\tmp_1_reg_1401_reg[31]_0 [29]),
        .I1(\y_1_2_reg_1503_reg[1]_i_2_n_7 ),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(p_assign_7_2_fu_620_p2[29]),
        .O(tmp_165_2_fu_634_p2_carry__2_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_2_fu_634_p2_carry__2_i_16
       (.I0(\tmp_1_reg_1401_reg[31]_0 [27]),
        .I1(tmp_165_2_fu_634_p2_carry__2_i_11_n_5),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(p_assign_7_2_fu_620_p2[27]),
        .O(tmp_165_2_fu_634_p2_carry__2_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_2_fu_634_p2_carry__2_i_17
       (.I0(\tmp_1_reg_1401_reg[31]_0 [25]),
        .I1(tmp_165_2_fu_634_p2_carry__2_i_11_n_7),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(p_assign_7_2_fu_620_p2[25]),
        .O(tmp_165_2_fu_634_p2_carry__2_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__2_i_18
       (.I0(\t_V_reg_312_reg_n_0_[31] ),
        .O(tmp_165_2_fu_634_p2_carry__2_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__2_i_19
       (.I0(\t_V_reg_312_reg_n_0_[30] ),
        .O(tmp_165_2_fu_634_p2_carry__2_i_19_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_2_fu_634_p2_carry__2_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [29]),
        .I1(tmp_165_2_fu_634_p2_carry__2_i_10_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [28]),
        .I3(tmp_165_2_fu_634_p2_carry__2_i_11_n_4),
        .I4(p_assign_6_2_fu_581_p2),
        .I5(p_assign_7_2_fu_620_p2[28]),
        .O(tmp_165_2_fu_634_p2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__2_i_20
       (.I0(\t_V_reg_312_reg_n_0_[29] ),
        .O(tmp_165_2_fu_634_p2_carry__2_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__2_i_21
       (.I0(\t_V_reg_312_reg_n_0_[28] ),
        .O(tmp_165_2_fu_634_p2_carry__2_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__2_i_22
       (.I0(\t_V_reg_312_reg_n_0_[27] ),
        .O(tmp_165_2_fu_634_p2_carry__2_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__2_i_23
       (.I0(\t_V_reg_312_reg_n_0_[26] ),
        .O(tmp_165_2_fu_634_p2_carry__2_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__2_i_24
       (.I0(\t_V_reg_312_reg_n_0_[25] ),
        .O(tmp_165_2_fu_634_p2_carry__2_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__2_i_25
       (.I0(\t_V_reg_312_reg_n_0_[28] ),
        .O(tmp_165_2_fu_634_p2_carry__2_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__2_i_26
       (.I0(\t_V_reg_312_reg_n_0_[27] ),
        .O(tmp_165_2_fu_634_p2_carry__2_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__2_i_27
       (.I0(\t_V_reg_312_reg_n_0_[26] ),
        .O(tmp_165_2_fu_634_p2_carry__2_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry__2_i_28
       (.I0(\t_V_reg_312_reg_n_0_[25] ),
        .O(tmp_165_2_fu_634_p2_carry__2_i_28_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_2_fu_634_p2_carry__2_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [27]),
        .I1(tmp_165_2_fu_634_p2_carry__2_i_13_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [26]),
        .I3(tmp_165_2_fu_634_p2_carry__2_i_11_n_6),
        .I4(p_assign_6_2_fu_581_p2),
        .I5(p_assign_7_2_fu_620_p2[26]),
        .O(tmp_165_2_fu_634_p2_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_2_fu_634_p2_carry__2_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [25]),
        .I1(tmp_165_2_fu_634_p2_carry__2_i_14_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [24]),
        .I3(tmp_165_2_fu_634_p2_carry__1_i_10_n_4),
        .I4(p_assign_6_2_fu_581_p2),
        .I5(p_assign_7_2_fu_620_p2[24]),
        .O(tmp_165_2_fu_634_p2_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    tmp_165_2_fu_634_p2_carry__2_i_5
       (.I0(p_assign_7_2_fu_620_p2[31]),
        .I1(\tmp_1_reg_1401_reg[31]_0 [31]),
        .I2(p_assign_7_2_fu_620_p2[30]),
        .I3(p_assign_6_2_fu_581_p2),
        .I4(\y_1_2_reg_1503_reg[1]_i_2_n_6 ),
        .I5(\tmp_1_reg_1401_reg[31]_0 [30]),
        .O(tmp_165_2_fu_634_p2_carry__2_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_2_fu_634_p2_carry__2_i_6
       (.I0(tmp_165_2_fu_634_p2_carry__2_i_15_n_0),
        .I1(p_assign_7_2_fu_620_p2[28]),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(tmp_165_2_fu_634_p2_carry__2_i_11_n_4),
        .I4(\tmp_1_reg_1401_reg[31]_0 [28]),
        .O(tmp_165_2_fu_634_p2_carry__2_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_2_fu_634_p2_carry__2_i_7
       (.I0(tmp_165_2_fu_634_p2_carry__2_i_16_n_0),
        .I1(p_assign_7_2_fu_620_p2[26]),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(tmp_165_2_fu_634_p2_carry__2_i_11_n_6),
        .I4(\tmp_1_reg_1401_reg[31]_0 [26]),
        .O(tmp_165_2_fu_634_p2_carry__2_i_7_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_2_fu_634_p2_carry__2_i_8
       (.I0(tmp_165_2_fu_634_p2_carry__2_i_17_n_0),
        .I1(p_assign_7_2_fu_620_p2[24]),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(tmp_165_2_fu_634_p2_carry__1_i_10_n_4),
        .I4(\tmp_1_reg_1401_reg[31]_0 [24]),
        .O(tmp_165_2_fu_634_p2_carry__2_i_8_n_0));
  CARRY4 tmp_165_2_fu_634_p2_carry__2_i_9
       (.CI(tmp_165_2_fu_634_p2_carry__2_i_12_n_0),
        .CO({NLW_tmp_165_2_fu_634_p2_carry__2_i_9_CO_UNCONNECTED[3:2],tmp_165_2_fu_634_p2_carry__2_i_9_n_2,tmp_165_2_fu_634_p2_carry__2_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_165_2_fu_634_p2_carry__2_i_9_O_UNCONNECTED[3],p_assign_7_2_fu_620_p2[31:29]}),
        .S({1'b0,tmp_165_2_fu_634_p2_carry__2_i_18_n_0,tmp_165_2_fu_634_p2_carry__2_i_19_n_0,tmp_165_2_fu_634_p2_carry__2_i_20_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_2_fu_634_p2_carry_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [7]),
        .I1(tmp_165_2_fu_634_p2_carry_i_9_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [6]),
        .I3(tmp_165_2_fu_634_p2_carry_i_10_n_6),
        .I4(p_assign_6_2_fu_581_p2),
        .I5(p_assign_7_2_fu_620_p2[6]),
        .O(tmp_165_2_fu_634_p2_carry_i_1_n_0));
  CARRY4 tmp_165_2_fu_634_p2_carry_i_10
       (.CI(tmp_165_2_fu_634_p2_carry_i_13_n_0),
        .CO({tmp_165_2_fu_634_p2_carry_i_10_n_0,tmp_165_2_fu_634_p2_carry_i_10_n_1,tmp_165_2_fu_634_p2_carry_i_10_n_2,tmp_165_2_fu_634_p2_carry_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({\t_V_reg_312_reg_n_0_[8] ,\t_V_reg_312_reg_n_0_[7] ,\t_V_reg_312_reg_n_0_[6] ,\t_V_reg_312_reg_n_0_[5] }),
        .O({tmp_165_2_fu_634_p2_carry_i_10_n_4,tmp_165_2_fu_634_p2_carry_i_10_n_5,tmp_165_2_fu_634_p2_carry_i_10_n_6,tmp_165_2_fu_634_p2_carry_i_10_n_7}),
        .S({tmp_165_2_fu_634_p2_carry_i_19_n_0,tmp_165_2_fu_634_p2_carry_i_20_n_0,tmp_165_2_fu_634_p2_carry_i_21_n_0,tmp_165_2_fu_634_p2_carry_i_22_n_0}));
  CARRY4 tmp_165_2_fu_634_p2_carry_i_11
       (.CI(tmp_165_2_fu_634_p2_carry_i_14_n_0),
        .CO({tmp_165_2_fu_634_p2_carry_i_11_n_0,tmp_165_2_fu_634_p2_carry_i_11_n_1,tmp_165_2_fu_634_p2_carry_i_11_n_2,tmp_165_2_fu_634_p2_carry_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_620_p2[8:5]),
        .S({tmp_165_2_fu_634_p2_carry_i_23_n_0,tmp_165_2_fu_634_p2_carry_i_24_n_0,tmp_165_2_fu_634_p2_carry_i_25_n_0,tmp_165_2_fu_634_p2_carry_i_26_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_2_fu_634_p2_carry_i_12
       (.I0(p_assign_7_2_fu_620_p2[5]),
        .I1(p_assign_6_2_fu_581_p2),
        .I2(tmp_165_2_fu_634_p2_carry_i_10_n_7),
        .O(tmp_165_2_fu_634_p2_carry_i_12_n_0));
  CARRY4 tmp_165_2_fu_634_p2_carry_i_13
       (.CI(1'b0),
        .CO({tmp_165_2_fu_634_p2_carry_i_13_n_0,tmp_165_2_fu_634_p2_carry_i_13_n_1,tmp_165_2_fu_634_p2_carry_i_13_n_2,tmp_165_2_fu_634_p2_carry_i_13_n_3}),
        .CYINIT(\t_V_reg_312_reg_n_0_[0] ),
        .DI({\t_V_reg_312_reg_n_0_[4] ,\t_V_reg_312_reg_n_0_[3] ,\t_V_reg_312_reg_n_0_[2] ,1'b0}),
        .O({tmp_165_2_fu_634_p2_carry_i_13_n_4,tmp_165_2_fu_634_p2_carry_i_13_n_5,tmp_165_2_fu_634_p2_carry_i_13_n_6,NLW_tmp_165_2_fu_634_p2_carry_i_13_O_UNCONNECTED[0]}),
        .S({tmp_165_2_fu_634_p2_carry_i_27_n_0,tmp_165_2_fu_634_p2_carry_i_28_n_0,tmp_165_2_fu_634_p2_carry_i_29_n_0,\t_V_reg_312_reg_n_0_[1] }));
  CARRY4 tmp_165_2_fu_634_p2_carry_i_14
       (.CI(1'b0),
        .CO({tmp_165_2_fu_634_p2_carry_i_14_n_0,tmp_165_2_fu_634_p2_carry_i_14_n_1,tmp_165_2_fu_634_p2_carry_i_14_n_2,tmp_165_2_fu_634_p2_carry_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_165_2_fu_634_p2_carry_i_30_n_0,1'b0}),
        .O(p_assign_7_2_fu_620_p2[4:1]),
        .S({tmp_165_2_fu_634_p2_carry_i_31_n_0,tmp_165_2_fu_634_p2_carry_i_32_n_0,\t_V_reg_312_reg_n_0_[2] ,tmp_165_2_fu_634_p2_carry_i_33_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_2_fu_634_p2_carry_i_15
       (.I0(p_assign_7_2_fu_620_p2[3]),
        .I1(p_assign_6_2_fu_581_p2),
        .I2(tmp_165_2_fu_634_p2_carry_i_13_n_5),
        .O(tmp_165_2_fu_634_p2_carry_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_2_fu_634_p2_carry_i_16
       (.I0(\tmp_1_reg_1401_reg[31]_0 [7]),
        .I1(tmp_165_2_fu_634_p2_carry_i_10_n_5),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(p_assign_7_2_fu_620_p2[7]),
        .O(tmp_165_2_fu_634_p2_carry_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_2_fu_634_p2_carry_i_17
       (.I0(\tmp_1_reg_1401_reg[31]_0 [5]),
        .I1(tmp_165_2_fu_634_p2_carry_i_10_n_7),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(p_assign_7_2_fu_620_p2[5]),
        .O(tmp_165_2_fu_634_p2_carry_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_165_2_fu_634_p2_carry_i_18
       (.I0(\tmp_1_reg_1401_reg[31]_0 [3]),
        .I1(tmp_165_2_fu_634_p2_carry_i_13_n_5),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(p_assign_7_2_fu_620_p2[3]),
        .O(tmp_165_2_fu_634_p2_carry_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry_i_19
       (.I0(\t_V_reg_312_reg_n_0_[8] ),
        .O(tmp_165_2_fu_634_p2_carry_i_19_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_2_fu_634_p2_carry_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [5]),
        .I1(tmp_165_2_fu_634_p2_carry_i_12_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [4]),
        .I3(tmp_165_2_fu_634_p2_carry_i_13_n_4),
        .I4(p_assign_6_2_fu_581_p2),
        .I5(p_assign_7_2_fu_620_p2[4]),
        .O(tmp_165_2_fu_634_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry_i_20
       (.I0(\t_V_reg_312_reg_n_0_[7] ),
        .O(tmp_165_2_fu_634_p2_carry_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry_i_21
       (.I0(\t_V_reg_312_reg_n_0_[6] ),
        .O(tmp_165_2_fu_634_p2_carry_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry_i_22
       (.I0(\t_V_reg_312_reg_n_0_[5] ),
        .O(tmp_165_2_fu_634_p2_carry_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry_i_23
       (.I0(\t_V_reg_312_reg_n_0_[8] ),
        .O(tmp_165_2_fu_634_p2_carry_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry_i_24
       (.I0(\t_V_reg_312_reg_n_0_[7] ),
        .O(tmp_165_2_fu_634_p2_carry_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry_i_25
       (.I0(\t_V_reg_312_reg_n_0_[6] ),
        .O(tmp_165_2_fu_634_p2_carry_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry_i_26
       (.I0(\t_V_reg_312_reg_n_0_[5] ),
        .O(tmp_165_2_fu_634_p2_carry_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry_i_27
       (.I0(\t_V_reg_312_reg_n_0_[4] ),
        .O(tmp_165_2_fu_634_p2_carry_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry_i_28
       (.I0(\t_V_reg_312_reg_n_0_[3] ),
        .O(tmp_165_2_fu_634_p2_carry_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry_i_29
       (.I0(\t_V_reg_312_reg_n_0_[2] ),
        .O(tmp_165_2_fu_634_p2_carry_i_29_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_165_2_fu_634_p2_carry_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [3]),
        .I1(tmp_165_2_fu_634_p2_carry_i_15_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [2]),
        .I3(tmp_165_2_fu_634_p2_carry_i_13_n_6),
        .I4(p_assign_6_2_fu_581_p2),
        .I5(p_assign_7_2_fu_620_p2[2]),
        .O(tmp_165_2_fu_634_p2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry_i_30
       (.I0(\t_V_reg_312_reg_n_0_[2] ),
        .O(tmp_165_2_fu_634_p2_carry_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry_i_31
       (.I0(\t_V_reg_312_reg_n_0_[4] ),
        .O(tmp_165_2_fu_634_p2_carry_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry_i_32
       (.I0(\t_V_reg_312_reg_n_0_[3] ),
        .O(tmp_165_2_fu_634_p2_carry_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_165_2_fu_634_p2_carry_i_33
       (.I0(\t_V_reg_312_reg_n_0_[1] ),
        .O(tmp_165_2_fu_634_p2_carry_i_33_n_0));
  LUT6 #(
    .INIT(64'hABFB02A202A202A2)) 
    tmp_165_2_fu_634_p2_carry_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [1]),
        .I1(\i_V_reg_1463_reg[4]_i_1_n_7 ),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(p_assign_7_2_fu_620_p2[1]),
        .I4(\t_V_reg_312_reg_n_0_[0] ),
        .I5(\tmp_1_reg_1401_reg[31]_0 [0]),
        .O(tmp_165_2_fu_634_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_2_fu_634_p2_carry_i_5
       (.I0(tmp_165_2_fu_634_p2_carry_i_16_n_0),
        .I1(p_assign_7_2_fu_620_p2[6]),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(tmp_165_2_fu_634_p2_carry_i_10_n_6),
        .I4(\tmp_1_reg_1401_reg[31]_0 [6]),
        .O(tmp_165_2_fu_634_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_2_fu_634_p2_carry_i_6
       (.I0(tmp_165_2_fu_634_p2_carry_i_17_n_0),
        .I1(p_assign_7_2_fu_620_p2[4]),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(tmp_165_2_fu_634_p2_carry_i_13_n_4),
        .I4(\tmp_1_reg_1401_reg[31]_0 [4]),
        .O(tmp_165_2_fu_634_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_165_2_fu_634_p2_carry_i_7
       (.I0(tmp_165_2_fu_634_p2_carry_i_18_n_0),
        .I1(p_assign_7_2_fu_620_p2[2]),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(tmp_165_2_fu_634_p2_carry_i_13_n_6),
        .I4(\tmp_1_reg_1401_reg[31]_0 [2]),
        .O(tmp_165_2_fu_634_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h6066600006000666)) 
    tmp_165_2_fu_634_p2_carry_i_8
       (.I0(\tmp_1_reg_1401_reg[31]_0 [0]),
        .I1(\t_V_reg_312_reg_n_0_[0] ),
        .I2(p_assign_7_2_fu_620_p2[1]),
        .I3(p_assign_6_2_fu_581_p2),
        .I4(\i_V_reg_1463_reg[4]_i_1_n_7 ),
        .I5(\tmp_1_reg_1401_reg[31]_0 [1]),
        .O(tmp_165_2_fu_634_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_165_2_fu_634_p2_carry_i_9
       (.I0(p_assign_7_2_fu_620_p2[7]),
        .I1(p_assign_6_2_fu_581_p2),
        .I2(tmp_165_2_fu_634_p2_carry_i_10_n_5),
        .O(tmp_165_2_fu_634_p2_carry_i_9_n_0));
  CARRY4 tmp_16_fu_475_p2_carry
       (.CI(1'b0),
        .CO({tmp_16_fu_475_p2_carry_n_0,tmp_16_fu_475_p2_carry_n_1,tmp_16_fu_475_p2_carry_n_2,tmp_16_fu_475_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_16_fu_475_p2_carry_i_1_n_0,tmp_16_fu_475_p2_carry_i_2_n_0,tmp_16_fu_475_p2_carry_i_3_n_0,tmp_16_fu_475_p2_carry_i_4_n_0}),
        .O(NLW_tmp_16_fu_475_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_16_fu_475_p2_carry_i_5_n_0,tmp_16_fu_475_p2_carry_i_6_n_0,tmp_16_fu_475_p2_carry_i_7_n_0,tmp_16_fu_475_p2_carry_i_8_n_0}));
  CARRY4 tmp_16_fu_475_p2_carry__0
       (.CI(tmp_16_fu_475_p2_carry_n_0),
        .CO({tmp_16_fu_475_p2_carry__0_n_0,tmp_16_fu_475_p2_carry__0_n_1,tmp_16_fu_475_p2_carry__0_n_2,tmp_16_fu_475_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_16_fu_475_p2_carry__0_i_1_n_0,tmp_16_fu_475_p2_carry__0_i_2_n_0,tmp_16_fu_475_p2_carry__0_i_3_n_0,tmp_16_fu_475_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_16_fu_475_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_16_fu_475_p2_carry__0_i_5_n_0,tmp_16_fu_475_p2_carry__0_i_6_n_0,tmp_16_fu_475_p2_carry__0_i_7_n_0,tmp_16_fu_475_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_16_fu_475_p2_carry__0_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [15]),
        .I1(tmp_18_fu_508_p2_carry__0_i_10_n_5),
        .I2(\tmp_1_reg_1401_reg[31]_0 [14]),
        .I3(tmp_18_fu_508_p2_carry__0_i_10_n_6),
        .O(tmp_16_fu_475_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_16_fu_475_p2_carry__0_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [13]),
        .I1(tmp_18_fu_508_p2_carry__0_i_10_n_7),
        .I2(\tmp_1_reg_1401_reg[31]_0 [12]),
        .I3(tmp_18_fu_508_p2_carry__0_i_13_n_4),
        .O(tmp_16_fu_475_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_16_fu_475_p2_carry__0_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [11]),
        .I1(tmp_18_fu_508_p2_carry__0_i_13_n_5),
        .I2(\tmp_1_reg_1401_reg[31]_0 [10]),
        .I3(tmp_18_fu_508_p2_carry__0_i_13_n_6),
        .O(tmp_16_fu_475_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_16_fu_475_p2_carry__0_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [9]),
        .I1(tmp_18_fu_508_p2_carry__0_i_13_n_7),
        .I2(\tmp_1_reg_1401_reg[31]_0 [8]),
        .I3(tmp_18_fu_508_p2_carry_i_10_n_4),
        .O(tmp_16_fu_475_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_16_fu_475_p2_carry__0_i_5
       (.I0(tmp_18_fu_508_p2_carry__0_i_10_n_5),
        .I1(\tmp_1_reg_1401_reg[31]_0 [15]),
        .I2(tmp_18_fu_508_p2_carry__0_i_10_n_6),
        .I3(\tmp_1_reg_1401_reg[31]_0 [14]),
        .O(tmp_16_fu_475_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_16_fu_475_p2_carry__0_i_6
       (.I0(tmp_18_fu_508_p2_carry__0_i_10_n_7),
        .I1(\tmp_1_reg_1401_reg[31]_0 [13]),
        .I2(tmp_18_fu_508_p2_carry__0_i_13_n_4),
        .I3(\tmp_1_reg_1401_reg[31]_0 [12]),
        .O(tmp_16_fu_475_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_16_fu_475_p2_carry__0_i_7
       (.I0(tmp_18_fu_508_p2_carry__0_i_13_n_5),
        .I1(\tmp_1_reg_1401_reg[31]_0 [11]),
        .I2(tmp_18_fu_508_p2_carry__0_i_13_n_6),
        .I3(\tmp_1_reg_1401_reg[31]_0 [10]),
        .O(tmp_16_fu_475_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_16_fu_475_p2_carry__0_i_8
       (.I0(tmp_18_fu_508_p2_carry__0_i_13_n_7),
        .I1(\tmp_1_reg_1401_reg[31]_0 [9]),
        .I2(tmp_18_fu_508_p2_carry_i_10_n_4),
        .I3(\tmp_1_reg_1401_reg[31]_0 [8]),
        .O(tmp_16_fu_475_p2_carry__0_i_8_n_0));
  CARRY4 tmp_16_fu_475_p2_carry__1
       (.CI(tmp_16_fu_475_p2_carry__0_n_0),
        .CO({tmp_16_fu_475_p2_carry__1_n_0,tmp_16_fu_475_p2_carry__1_n_1,tmp_16_fu_475_p2_carry__1_n_2,tmp_16_fu_475_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_16_fu_475_p2_carry__1_i_1_n_0,tmp_16_fu_475_p2_carry__1_i_2_n_0,tmp_16_fu_475_p2_carry__1_i_3_n_0,tmp_16_fu_475_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_16_fu_475_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_16_fu_475_p2_carry__1_i_5_n_0,tmp_16_fu_475_p2_carry__1_i_6_n_0,tmp_16_fu_475_p2_carry__1_i_7_n_0,tmp_16_fu_475_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_16_fu_475_p2_carry__1_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [23]),
        .I1(tmp_18_fu_508_p2_carry__1_i_10_n_5),
        .I2(\tmp_1_reg_1401_reg[31]_0 [22]),
        .I3(tmp_18_fu_508_p2_carry__1_i_10_n_6),
        .O(tmp_16_fu_475_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_16_fu_475_p2_carry__1_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [21]),
        .I1(tmp_18_fu_508_p2_carry__1_i_10_n_7),
        .I2(\tmp_1_reg_1401_reg[31]_0 [20]),
        .I3(tmp_18_fu_508_p2_carry__1_i_13_n_4),
        .O(tmp_16_fu_475_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_16_fu_475_p2_carry__1_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [19]),
        .I1(tmp_18_fu_508_p2_carry__1_i_13_n_5),
        .I2(\tmp_1_reg_1401_reg[31]_0 [18]),
        .I3(tmp_18_fu_508_p2_carry__1_i_13_n_6),
        .O(tmp_16_fu_475_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_16_fu_475_p2_carry__1_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [17]),
        .I1(tmp_18_fu_508_p2_carry__1_i_13_n_7),
        .I2(\tmp_1_reg_1401_reg[31]_0 [16]),
        .I3(tmp_18_fu_508_p2_carry__0_i_10_n_4),
        .O(tmp_16_fu_475_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_16_fu_475_p2_carry__1_i_5
       (.I0(tmp_18_fu_508_p2_carry__1_i_10_n_5),
        .I1(\tmp_1_reg_1401_reg[31]_0 [23]),
        .I2(tmp_18_fu_508_p2_carry__1_i_10_n_6),
        .I3(\tmp_1_reg_1401_reg[31]_0 [22]),
        .O(tmp_16_fu_475_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_16_fu_475_p2_carry__1_i_6
       (.I0(tmp_18_fu_508_p2_carry__1_i_10_n_7),
        .I1(\tmp_1_reg_1401_reg[31]_0 [21]),
        .I2(tmp_18_fu_508_p2_carry__1_i_13_n_4),
        .I3(\tmp_1_reg_1401_reg[31]_0 [20]),
        .O(tmp_16_fu_475_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_16_fu_475_p2_carry__1_i_7
       (.I0(tmp_18_fu_508_p2_carry__1_i_13_n_5),
        .I1(\tmp_1_reg_1401_reg[31]_0 [19]),
        .I2(tmp_18_fu_508_p2_carry__1_i_13_n_6),
        .I3(\tmp_1_reg_1401_reg[31]_0 [18]),
        .O(tmp_16_fu_475_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_16_fu_475_p2_carry__1_i_8
       (.I0(tmp_18_fu_508_p2_carry__1_i_13_n_7),
        .I1(\tmp_1_reg_1401_reg[31]_0 [17]),
        .I2(tmp_18_fu_508_p2_carry__0_i_10_n_4),
        .I3(\tmp_1_reg_1401_reg[31]_0 [16]),
        .O(tmp_16_fu_475_p2_carry__1_i_8_n_0));
  CARRY4 tmp_16_fu_475_p2_carry__2
       (.CI(tmp_16_fu_475_p2_carry__1_n_0),
        .CO({tmp_16_fu_475_p2,tmp_16_fu_475_p2_carry__2_n_1,tmp_16_fu_475_p2_carry__2_n_2,tmp_16_fu_475_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_16_fu_475_p2_carry__2_i_1_n_0,tmp_16_fu_475_p2_carry__2_i_2_n_0,tmp_16_fu_475_p2_carry__2_i_3_n_0,tmp_16_fu_475_p2_carry__2_i_4_n_0}),
        .O(NLW_tmp_16_fu_475_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_16_fu_475_p2_carry__2_i_5_n_0,tmp_16_fu_475_p2_carry__2_i_6_n_0,tmp_16_fu_475_p2_carry__2_i_7_n_0,tmp_16_fu_475_p2_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h20F2)) 
    tmp_16_fu_475_p2_carry__2_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [30]),
        .I1(\y_1_reg_1493_reg[1]_i_2_n_6 ),
        .I2(p_0_in),
        .I3(\tmp_1_reg_1401_reg[31]_0 [31]),
        .O(tmp_16_fu_475_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_16_fu_475_p2_carry__2_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [29]),
        .I1(\y_1_reg_1493_reg[1]_i_2_n_7 ),
        .I2(\tmp_1_reg_1401_reg[31]_0 [28]),
        .I3(tmp_18_fu_508_p2_carry__2_i_11_n_4),
        .O(tmp_16_fu_475_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_16_fu_475_p2_carry__2_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [27]),
        .I1(tmp_18_fu_508_p2_carry__2_i_11_n_5),
        .I2(\tmp_1_reg_1401_reg[31]_0 [26]),
        .I3(tmp_18_fu_508_p2_carry__2_i_11_n_6),
        .O(tmp_16_fu_475_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_16_fu_475_p2_carry__2_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [25]),
        .I1(tmp_18_fu_508_p2_carry__2_i_11_n_7),
        .I2(\tmp_1_reg_1401_reg[31]_0 [24]),
        .I3(tmp_18_fu_508_p2_carry__1_i_10_n_4),
        .O(tmp_16_fu_475_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_16_fu_475_p2_carry__2_i_5
       (.I0(\tmp_1_reg_1401_reg[31]_0 [31]),
        .I1(p_0_in),
        .I2(\y_1_reg_1493_reg[1]_i_2_n_6 ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [30]),
        .O(tmp_16_fu_475_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_16_fu_475_p2_carry__2_i_6
       (.I0(\y_1_reg_1493_reg[1]_i_2_n_7 ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [29]),
        .I2(tmp_18_fu_508_p2_carry__2_i_11_n_4),
        .I3(\tmp_1_reg_1401_reg[31]_0 [28]),
        .O(tmp_16_fu_475_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_16_fu_475_p2_carry__2_i_7
       (.I0(tmp_18_fu_508_p2_carry__2_i_11_n_5),
        .I1(\tmp_1_reg_1401_reg[31]_0 [27]),
        .I2(tmp_18_fu_508_p2_carry__2_i_11_n_6),
        .I3(\tmp_1_reg_1401_reg[31]_0 [26]),
        .O(tmp_16_fu_475_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_16_fu_475_p2_carry__2_i_8
       (.I0(tmp_18_fu_508_p2_carry__2_i_11_n_7),
        .I1(\tmp_1_reg_1401_reg[31]_0 [25]),
        .I2(tmp_18_fu_508_p2_carry__1_i_10_n_4),
        .I3(\tmp_1_reg_1401_reg[31]_0 [24]),
        .O(tmp_16_fu_475_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_16_fu_475_p2_carry_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [7]),
        .I1(tmp_18_fu_508_p2_carry_i_10_n_5),
        .I2(\tmp_1_reg_1401_reg[31]_0 [6]),
        .I3(tmp_18_fu_508_p2_carry_i_10_n_6),
        .O(tmp_16_fu_475_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_16_fu_475_p2_carry_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [5]),
        .I1(tmp_18_fu_508_p2_carry_i_10_n_7),
        .I2(\tmp_1_reg_1401_reg[31]_0 [4]),
        .I3(\y_1_reg_1493_reg[1]_i_4_n_4 ),
        .O(tmp_16_fu_475_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_16_fu_475_p2_carry_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [3]),
        .I1(\y_1_reg_1493_reg[1]_i_4_n_5 ),
        .I2(\tmp_1_reg_1401_reg[31]_0 [2]),
        .I3(\y_1_reg_1493_reg[1]_i_4_n_6 ),
        .O(tmp_16_fu_475_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hB222)) 
    tmp_16_fu_475_p2_carry_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [1]),
        .I1(\y_1_reg_1493_reg[1]_i_4_n_7 ),
        .I2(\t_V_reg_312_reg_n_0_[0] ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [0]),
        .O(tmp_16_fu_475_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_16_fu_475_p2_carry_i_5
       (.I0(tmp_18_fu_508_p2_carry_i_10_n_5),
        .I1(\tmp_1_reg_1401_reg[31]_0 [7]),
        .I2(tmp_18_fu_508_p2_carry_i_10_n_6),
        .I3(\tmp_1_reg_1401_reg[31]_0 [6]),
        .O(tmp_16_fu_475_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_16_fu_475_p2_carry_i_6
       (.I0(tmp_18_fu_508_p2_carry_i_10_n_7),
        .I1(\tmp_1_reg_1401_reg[31]_0 [5]),
        .I2(\y_1_reg_1493_reg[1]_i_4_n_4 ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [4]),
        .O(tmp_16_fu_475_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_16_fu_475_p2_carry_i_7
       (.I0(\y_1_reg_1493_reg[1]_i_4_n_5 ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [3]),
        .I2(\y_1_reg_1493_reg[1]_i_4_n_6 ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [2]),
        .O(tmp_16_fu_475_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h6006)) 
    tmp_16_fu_475_p2_carry_i_8
       (.I0(\tmp_1_reg_1401_reg[31]_0 [0]),
        .I1(\t_V_reg_312_reg_n_0_[0] ),
        .I2(\y_1_reg_1493_reg[1]_i_4_n_7 ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [1]),
        .O(tmp_16_fu_475_p2_carry_i_8_n_0));
  CARRY4 tmp_18_fu_508_p2_carry
       (.CI(1'b0),
        .CO({tmp_18_fu_508_p2_carry_n_0,tmp_18_fu_508_p2_carry_n_1,tmp_18_fu_508_p2_carry_n_2,tmp_18_fu_508_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_18_fu_508_p2_carry_i_1_n_0,tmp_18_fu_508_p2_carry_i_2_n_0,tmp_18_fu_508_p2_carry_i_3_n_0,tmp_18_fu_508_p2_carry_i_4_n_0}),
        .O(NLW_tmp_18_fu_508_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_18_fu_508_p2_carry_i_5_n_0,tmp_18_fu_508_p2_carry_i_6_n_0,tmp_18_fu_508_p2_carry_i_7_n_0,tmp_18_fu_508_p2_carry_i_8_n_0}));
  CARRY4 tmp_18_fu_508_p2_carry__0
       (.CI(tmp_18_fu_508_p2_carry_n_0),
        .CO({tmp_18_fu_508_p2_carry__0_n_0,tmp_18_fu_508_p2_carry__0_n_1,tmp_18_fu_508_p2_carry__0_n_2,tmp_18_fu_508_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_18_fu_508_p2_carry__0_i_1_n_0,tmp_18_fu_508_p2_carry__0_i_2_n_0,tmp_18_fu_508_p2_carry__0_i_3_n_0,tmp_18_fu_508_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_18_fu_508_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_18_fu_508_p2_carry__0_i_5_n_0,tmp_18_fu_508_p2_carry__0_i_6_n_0,tmp_18_fu_508_p2_carry__0_i_7_n_0,tmp_18_fu_508_p2_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_18_fu_508_p2_carry__0_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [15]),
        .I1(tmp_18_fu_508_p2_carry__0_i_9_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [14]),
        .I3(tmp_18_fu_508_p2_carry__0_i_10_n_6),
        .I4(p_0_in),
        .I5(p_assign_7_fu_494_p2[14]),
        .O(tmp_18_fu_508_p2_carry__0_i_1_n_0));
  CARRY4 tmp_18_fu_508_p2_carry__0_i_10
       (.CI(tmp_18_fu_508_p2_carry__0_i_13_n_0),
        .CO({tmp_18_fu_508_p2_carry__0_i_10_n_0,tmp_18_fu_508_p2_carry__0_i_10_n_1,tmp_18_fu_508_p2_carry__0_i_10_n_2,tmp_18_fu_508_p2_carry__0_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({\t_V_reg_312_reg_n_0_[16] ,\t_V_reg_312_reg_n_0_[15] ,\t_V_reg_312_reg_n_0_[14] ,\t_V_reg_312_reg_n_0_[13] }),
        .O({tmp_18_fu_508_p2_carry__0_i_10_n_4,tmp_18_fu_508_p2_carry__0_i_10_n_5,tmp_18_fu_508_p2_carry__0_i_10_n_6,tmp_18_fu_508_p2_carry__0_i_10_n_7}),
        .S({tmp_18_fu_508_p2_carry__0_i_21_n_0,tmp_18_fu_508_p2_carry__0_i_22_n_0,tmp_18_fu_508_p2_carry__0_i_23_n_0,tmp_18_fu_508_p2_carry__0_i_24_n_0}));
  CARRY4 tmp_18_fu_508_p2_carry__0_i_11
       (.CI(tmp_18_fu_508_p2_carry__0_i_15_n_0),
        .CO({tmp_18_fu_508_p2_carry__0_i_11_n_0,tmp_18_fu_508_p2_carry__0_i_11_n_1,tmp_18_fu_508_p2_carry__0_i_11_n_2,tmp_18_fu_508_p2_carry__0_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_494_p2[15:12]),
        .S({tmp_18_fu_508_p2_carry__0_i_25_n_0,tmp_18_fu_508_p2_carry__0_i_26_n_0,tmp_18_fu_508_p2_carry__0_i_27_n_0,tmp_18_fu_508_p2_carry__0_i_28_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_18_fu_508_p2_carry__0_i_12
       (.I0(p_assign_7_fu_494_p2[13]),
        .I1(p_0_in),
        .I2(tmp_18_fu_508_p2_carry__0_i_10_n_7),
        .O(tmp_18_fu_508_p2_carry__0_i_12_n_0));
  CARRY4 tmp_18_fu_508_p2_carry__0_i_13
       (.CI(tmp_18_fu_508_p2_carry_i_10_n_0),
        .CO({tmp_18_fu_508_p2_carry__0_i_13_n_0,tmp_18_fu_508_p2_carry__0_i_13_n_1,tmp_18_fu_508_p2_carry__0_i_13_n_2,tmp_18_fu_508_p2_carry__0_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({\t_V_reg_312_reg_n_0_[12] ,\t_V_reg_312_reg_n_0_[11] ,\t_V_reg_312_reg_n_0_[10] ,\t_V_reg_312_reg_n_0_[9] }),
        .O({tmp_18_fu_508_p2_carry__0_i_13_n_4,tmp_18_fu_508_p2_carry__0_i_13_n_5,tmp_18_fu_508_p2_carry__0_i_13_n_6,tmp_18_fu_508_p2_carry__0_i_13_n_7}),
        .S({tmp_18_fu_508_p2_carry__0_i_29_n_0,tmp_18_fu_508_p2_carry__0_i_30_n_0,tmp_18_fu_508_p2_carry__0_i_31_n_0,tmp_18_fu_508_p2_carry__0_i_32_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_18_fu_508_p2_carry__0_i_14
       (.I0(p_assign_7_fu_494_p2[11]),
        .I1(p_0_in),
        .I2(tmp_18_fu_508_p2_carry__0_i_13_n_5),
        .O(tmp_18_fu_508_p2_carry__0_i_14_n_0));
  CARRY4 tmp_18_fu_508_p2_carry__0_i_15
       (.CI(tmp_18_fu_508_p2_carry_i_11_n_0),
        .CO({tmp_18_fu_508_p2_carry__0_i_15_n_0,tmp_18_fu_508_p2_carry__0_i_15_n_1,tmp_18_fu_508_p2_carry__0_i_15_n_2,tmp_18_fu_508_p2_carry__0_i_15_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_494_p2[11:8]),
        .S({tmp_18_fu_508_p2_carry__0_i_33_n_0,tmp_18_fu_508_p2_carry__0_i_34_n_0,tmp_18_fu_508_p2_carry__0_i_35_n_0,tmp_18_fu_508_p2_carry__0_i_36_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_18_fu_508_p2_carry__0_i_16
       (.I0(p_assign_7_fu_494_p2[9]),
        .I1(p_0_in),
        .I2(tmp_18_fu_508_p2_carry__0_i_13_n_7),
        .O(tmp_18_fu_508_p2_carry__0_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_18_fu_508_p2_carry__0_i_17
       (.I0(\tmp_1_reg_1401_reg[31]_0 [15]),
        .I1(tmp_18_fu_508_p2_carry__0_i_10_n_5),
        .I2(p_0_in),
        .I3(p_assign_7_fu_494_p2[15]),
        .O(tmp_18_fu_508_p2_carry__0_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_18_fu_508_p2_carry__0_i_18
       (.I0(\tmp_1_reg_1401_reg[31]_0 [13]),
        .I1(tmp_18_fu_508_p2_carry__0_i_10_n_7),
        .I2(p_0_in),
        .I3(p_assign_7_fu_494_p2[13]),
        .O(tmp_18_fu_508_p2_carry__0_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_18_fu_508_p2_carry__0_i_19
       (.I0(\tmp_1_reg_1401_reg[31]_0 [11]),
        .I1(tmp_18_fu_508_p2_carry__0_i_13_n_5),
        .I2(p_0_in),
        .I3(p_assign_7_fu_494_p2[11]),
        .O(tmp_18_fu_508_p2_carry__0_i_19_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_18_fu_508_p2_carry__0_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [13]),
        .I1(tmp_18_fu_508_p2_carry__0_i_12_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [12]),
        .I3(tmp_18_fu_508_p2_carry__0_i_13_n_4),
        .I4(p_0_in),
        .I5(p_assign_7_fu_494_p2[12]),
        .O(tmp_18_fu_508_p2_carry__0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_18_fu_508_p2_carry__0_i_20
       (.I0(\tmp_1_reg_1401_reg[31]_0 [9]),
        .I1(tmp_18_fu_508_p2_carry__0_i_13_n_7),
        .I2(p_0_in),
        .I3(p_assign_7_fu_494_p2[9]),
        .O(tmp_18_fu_508_p2_carry__0_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__0_i_21
       (.I0(\t_V_reg_312_reg_n_0_[16] ),
        .O(tmp_18_fu_508_p2_carry__0_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__0_i_22
       (.I0(\t_V_reg_312_reg_n_0_[15] ),
        .O(tmp_18_fu_508_p2_carry__0_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__0_i_23
       (.I0(\t_V_reg_312_reg_n_0_[14] ),
        .O(tmp_18_fu_508_p2_carry__0_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__0_i_24
       (.I0(\t_V_reg_312_reg_n_0_[13] ),
        .O(tmp_18_fu_508_p2_carry__0_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__0_i_25
       (.I0(\t_V_reg_312_reg_n_0_[15] ),
        .O(tmp_18_fu_508_p2_carry__0_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__0_i_26
       (.I0(\t_V_reg_312_reg_n_0_[14] ),
        .O(tmp_18_fu_508_p2_carry__0_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__0_i_27
       (.I0(\t_V_reg_312_reg_n_0_[13] ),
        .O(tmp_18_fu_508_p2_carry__0_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__0_i_28
       (.I0(\t_V_reg_312_reg_n_0_[12] ),
        .O(tmp_18_fu_508_p2_carry__0_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__0_i_29
       (.I0(\t_V_reg_312_reg_n_0_[12] ),
        .O(tmp_18_fu_508_p2_carry__0_i_29_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_18_fu_508_p2_carry__0_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [11]),
        .I1(tmp_18_fu_508_p2_carry__0_i_14_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [10]),
        .I3(tmp_18_fu_508_p2_carry__0_i_13_n_6),
        .I4(p_0_in),
        .I5(p_assign_7_fu_494_p2[10]),
        .O(tmp_18_fu_508_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__0_i_30
       (.I0(\t_V_reg_312_reg_n_0_[11] ),
        .O(tmp_18_fu_508_p2_carry__0_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__0_i_31
       (.I0(\t_V_reg_312_reg_n_0_[10] ),
        .O(tmp_18_fu_508_p2_carry__0_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__0_i_32
       (.I0(\t_V_reg_312_reg_n_0_[9] ),
        .O(tmp_18_fu_508_p2_carry__0_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__0_i_33
       (.I0(\t_V_reg_312_reg_n_0_[11] ),
        .O(tmp_18_fu_508_p2_carry__0_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__0_i_34
       (.I0(\t_V_reg_312_reg_n_0_[10] ),
        .O(tmp_18_fu_508_p2_carry__0_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__0_i_35
       (.I0(\t_V_reg_312_reg_n_0_[9] ),
        .O(tmp_18_fu_508_p2_carry__0_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__0_i_36
       (.I0(\t_V_reg_312_reg_n_0_[8] ),
        .O(tmp_18_fu_508_p2_carry__0_i_36_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_18_fu_508_p2_carry__0_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [9]),
        .I1(tmp_18_fu_508_p2_carry__0_i_16_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [8]),
        .I3(tmp_18_fu_508_p2_carry_i_10_n_4),
        .I4(p_0_in),
        .I5(p_assign_7_fu_494_p2[8]),
        .O(tmp_18_fu_508_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_18_fu_508_p2_carry__0_i_5
       (.I0(tmp_18_fu_508_p2_carry__0_i_17_n_0),
        .I1(p_assign_7_fu_494_p2[14]),
        .I2(p_0_in),
        .I3(tmp_18_fu_508_p2_carry__0_i_10_n_6),
        .I4(\tmp_1_reg_1401_reg[31]_0 [14]),
        .O(tmp_18_fu_508_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_18_fu_508_p2_carry__0_i_6
       (.I0(tmp_18_fu_508_p2_carry__0_i_18_n_0),
        .I1(p_assign_7_fu_494_p2[12]),
        .I2(p_0_in),
        .I3(tmp_18_fu_508_p2_carry__0_i_13_n_4),
        .I4(\tmp_1_reg_1401_reg[31]_0 [12]),
        .O(tmp_18_fu_508_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_18_fu_508_p2_carry__0_i_7
       (.I0(tmp_18_fu_508_p2_carry__0_i_19_n_0),
        .I1(p_assign_7_fu_494_p2[10]),
        .I2(p_0_in),
        .I3(tmp_18_fu_508_p2_carry__0_i_13_n_6),
        .I4(\tmp_1_reg_1401_reg[31]_0 [10]),
        .O(tmp_18_fu_508_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_18_fu_508_p2_carry__0_i_8
       (.I0(tmp_18_fu_508_p2_carry__0_i_20_n_0),
        .I1(p_assign_7_fu_494_p2[8]),
        .I2(p_0_in),
        .I3(tmp_18_fu_508_p2_carry_i_10_n_4),
        .I4(\tmp_1_reg_1401_reg[31]_0 [8]),
        .O(tmp_18_fu_508_p2_carry__0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_18_fu_508_p2_carry__0_i_9
       (.I0(p_assign_7_fu_494_p2[15]),
        .I1(p_0_in),
        .I2(tmp_18_fu_508_p2_carry__0_i_10_n_5),
        .O(tmp_18_fu_508_p2_carry__0_i_9_n_0));
  CARRY4 tmp_18_fu_508_p2_carry__1
       (.CI(tmp_18_fu_508_p2_carry__0_n_0),
        .CO({tmp_18_fu_508_p2_carry__1_n_0,tmp_18_fu_508_p2_carry__1_n_1,tmp_18_fu_508_p2_carry__1_n_2,tmp_18_fu_508_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_18_fu_508_p2_carry__1_i_1_n_0,tmp_18_fu_508_p2_carry__1_i_2_n_0,tmp_18_fu_508_p2_carry__1_i_3_n_0,tmp_18_fu_508_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_18_fu_508_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_18_fu_508_p2_carry__1_i_5_n_0,tmp_18_fu_508_p2_carry__1_i_6_n_0,tmp_18_fu_508_p2_carry__1_i_7_n_0,tmp_18_fu_508_p2_carry__1_i_8_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_18_fu_508_p2_carry__1_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [23]),
        .I1(tmp_18_fu_508_p2_carry__1_i_9_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [22]),
        .I3(tmp_18_fu_508_p2_carry__1_i_10_n_6),
        .I4(p_0_in),
        .I5(p_assign_7_fu_494_p2[22]),
        .O(tmp_18_fu_508_p2_carry__1_i_1_n_0));
  CARRY4 tmp_18_fu_508_p2_carry__1_i_10
       (.CI(tmp_18_fu_508_p2_carry__1_i_13_n_0),
        .CO({tmp_18_fu_508_p2_carry__1_i_10_n_0,tmp_18_fu_508_p2_carry__1_i_10_n_1,tmp_18_fu_508_p2_carry__1_i_10_n_2,tmp_18_fu_508_p2_carry__1_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({\t_V_reg_312_reg_n_0_[24] ,\t_V_reg_312_reg_n_0_[23] ,\t_V_reg_312_reg_n_0_[22] ,\t_V_reg_312_reg_n_0_[21] }),
        .O({tmp_18_fu_508_p2_carry__1_i_10_n_4,tmp_18_fu_508_p2_carry__1_i_10_n_5,tmp_18_fu_508_p2_carry__1_i_10_n_6,tmp_18_fu_508_p2_carry__1_i_10_n_7}),
        .S({tmp_18_fu_508_p2_carry__1_i_21_n_0,tmp_18_fu_508_p2_carry__1_i_22_n_0,tmp_18_fu_508_p2_carry__1_i_23_n_0,tmp_18_fu_508_p2_carry__1_i_24_n_0}));
  CARRY4 tmp_18_fu_508_p2_carry__1_i_11
       (.CI(tmp_18_fu_508_p2_carry__1_i_15_n_0),
        .CO({tmp_18_fu_508_p2_carry__1_i_11_n_0,tmp_18_fu_508_p2_carry__1_i_11_n_1,tmp_18_fu_508_p2_carry__1_i_11_n_2,tmp_18_fu_508_p2_carry__1_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_494_p2[23:20]),
        .S({tmp_18_fu_508_p2_carry__1_i_25_n_0,tmp_18_fu_508_p2_carry__1_i_26_n_0,tmp_18_fu_508_p2_carry__1_i_27_n_0,tmp_18_fu_508_p2_carry__1_i_28_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_18_fu_508_p2_carry__1_i_12
       (.I0(p_assign_7_fu_494_p2[21]),
        .I1(p_0_in),
        .I2(tmp_18_fu_508_p2_carry__1_i_10_n_7),
        .O(tmp_18_fu_508_p2_carry__1_i_12_n_0));
  CARRY4 tmp_18_fu_508_p2_carry__1_i_13
       (.CI(tmp_18_fu_508_p2_carry__0_i_10_n_0),
        .CO({tmp_18_fu_508_p2_carry__1_i_13_n_0,tmp_18_fu_508_p2_carry__1_i_13_n_1,tmp_18_fu_508_p2_carry__1_i_13_n_2,tmp_18_fu_508_p2_carry__1_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({\t_V_reg_312_reg_n_0_[20] ,\t_V_reg_312_reg_n_0_[19] ,\t_V_reg_312_reg_n_0_[18] ,\t_V_reg_312_reg_n_0_[17] }),
        .O({tmp_18_fu_508_p2_carry__1_i_13_n_4,tmp_18_fu_508_p2_carry__1_i_13_n_5,tmp_18_fu_508_p2_carry__1_i_13_n_6,tmp_18_fu_508_p2_carry__1_i_13_n_7}),
        .S({tmp_18_fu_508_p2_carry__1_i_29_n_0,tmp_18_fu_508_p2_carry__1_i_30_n_0,tmp_18_fu_508_p2_carry__1_i_31_n_0,tmp_18_fu_508_p2_carry__1_i_32_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_18_fu_508_p2_carry__1_i_14
       (.I0(p_assign_7_fu_494_p2[19]),
        .I1(p_0_in),
        .I2(tmp_18_fu_508_p2_carry__1_i_13_n_5),
        .O(tmp_18_fu_508_p2_carry__1_i_14_n_0));
  CARRY4 tmp_18_fu_508_p2_carry__1_i_15
       (.CI(tmp_18_fu_508_p2_carry__0_i_11_n_0),
        .CO({tmp_18_fu_508_p2_carry__1_i_15_n_0,tmp_18_fu_508_p2_carry__1_i_15_n_1,tmp_18_fu_508_p2_carry__1_i_15_n_2,tmp_18_fu_508_p2_carry__1_i_15_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_494_p2[19:16]),
        .S({tmp_18_fu_508_p2_carry__1_i_33_n_0,tmp_18_fu_508_p2_carry__1_i_34_n_0,tmp_18_fu_508_p2_carry__1_i_35_n_0,tmp_18_fu_508_p2_carry__1_i_36_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_18_fu_508_p2_carry__1_i_16
       (.I0(p_assign_7_fu_494_p2[17]),
        .I1(p_0_in),
        .I2(tmp_18_fu_508_p2_carry__1_i_13_n_7),
        .O(tmp_18_fu_508_p2_carry__1_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_18_fu_508_p2_carry__1_i_17
       (.I0(\tmp_1_reg_1401_reg[31]_0 [23]),
        .I1(tmp_18_fu_508_p2_carry__1_i_10_n_5),
        .I2(p_0_in),
        .I3(p_assign_7_fu_494_p2[23]),
        .O(tmp_18_fu_508_p2_carry__1_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_18_fu_508_p2_carry__1_i_18
       (.I0(\tmp_1_reg_1401_reg[31]_0 [21]),
        .I1(tmp_18_fu_508_p2_carry__1_i_10_n_7),
        .I2(p_0_in),
        .I3(p_assign_7_fu_494_p2[21]),
        .O(tmp_18_fu_508_p2_carry__1_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_18_fu_508_p2_carry__1_i_19
       (.I0(\tmp_1_reg_1401_reg[31]_0 [19]),
        .I1(tmp_18_fu_508_p2_carry__1_i_13_n_5),
        .I2(p_0_in),
        .I3(p_assign_7_fu_494_p2[19]),
        .O(tmp_18_fu_508_p2_carry__1_i_19_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_18_fu_508_p2_carry__1_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [21]),
        .I1(tmp_18_fu_508_p2_carry__1_i_12_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [20]),
        .I3(tmp_18_fu_508_p2_carry__1_i_13_n_4),
        .I4(p_0_in),
        .I5(p_assign_7_fu_494_p2[20]),
        .O(tmp_18_fu_508_p2_carry__1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_18_fu_508_p2_carry__1_i_20
       (.I0(\tmp_1_reg_1401_reg[31]_0 [17]),
        .I1(tmp_18_fu_508_p2_carry__1_i_13_n_7),
        .I2(p_0_in),
        .I3(p_assign_7_fu_494_p2[17]),
        .O(tmp_18_fu_508_p2_carry__1_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__1_i_21
       (.I0(\t_V_reg_312_reg_n_0_[24] ),
        .O(tmp_18_fu_508_p2_carry__1_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__1_i_22
       (.I0(\t_V_reg_312_reg_n_0_[23] ),
        .O(tmp_18_fu_508_p2_carry__1_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__1_i_23
       (.I0(\t_V_reg_312_reg_n_0_[22] ),
        .O(tmp_18_fu_508_p2_carry__1_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__1_i_24
       (.I0(\t_V_reg_312_reg_n_0_[21] ),
        .O(tmp_18_fu_508_p2_carry__1_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__1_i_25
       (.I0(\t_V_reg_312_reg_n_0_[23] ),
        .O(tmp_18_fu_508_p2_carry__1_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__1_i_26
       (.I0(\t_V_reg_312_reg_n_0_[22] ),
        .O(tmp_18_fu_508_p2_carry__1_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__1_i_27
       (.I0(\t_V_reg_312_reg_n_0_[21] ),
        .O(tmp_18_fu_508_p2_carry__1_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__1_i_28
       (.I0(\t_V_reg_312_reg_n_0_[20] ),
        .O(tmp_18_fu_508_p2_carry__1_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__1_i_29
       (.I0(\t_V_reg_312_reg_n_0_[20] ),
        .O(tmp_18_fu_508_p2_carry__1_i_29_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_18_fu_508_p2_carry__1_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [19]),
        .I1(tmp_18_fu_508_p2_carry__1_i_14_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [18]),
        .I3(tmp_18_fu_508_p2_carry__1_i_13_n_6),
        .I4(p_0_in),
        .I5(p_assign_7_fu_494_p2[18]),
        .O(tmp_18_fu_508_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__1_i_30
       (.I0(\t_V_reg_312_reg_n_0_[19] ),
        .O(tmp_18_fu_508_p2_carry__1_i_30_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__1_i_31
       (.I0(\t_V_reg_312_reg_n_0_[18] ),
        .O(tmp_18_fu_508_p2_carry__1_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__1_i_32
       (.I0(\t_V_reg_312_reg_n_0_[17] ),
        .O(tmp_18_fu_508_p2_carry__1_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__1_i_33
       (.I0(\t_V_reg_312_reg_n_0_[19] ),
        .O(tmp_18_fu_508_p2_carry__1_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__1_i_34
       (.I0(\t_V_reg_312_reg_n_0_[18] ),
        .O(tmp_18_fu_508_p2_carry__1_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__1_i_35
       (.I0(\t_V_reg_312_reg_n_0_[17] ),
        .O(tmp_18_fu_508_p2_carry__1_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__1_i_36
       (.I0(\t_V_reg_312_reg_n_0_[16] ),
        .O(tmp_18_fu_508_p2_carry__1_i_36_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_18_fu_508_p2_carry__1_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [17]),
        .I1(tmp_18_fu_508_p2_carry__1_i_16_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [16]),
        .I3(tmp_18_fu_508_p2_carry__0_i_10_n_4),
        .I4(p_0_in),
        .I5(p_assign_7_fu_494_p2[16]),
        .O(tmp_18_fu_508_p2_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_18_fu_508_p2_carry__1_i_5
       (.I0(tmp_18_fu_508_p2_carry__1_i_17_n_0),
        .I1(p_assign_7_fu_494_p2[22]),
        .I2(p_0_in),
        .I3(tmp_18_fu_508_p2_carry__1_i_10_n_6),
        .I4(\tmp_1_reg_1401_reg[31]_0 [22]),
        .O(tmp_18_fu_508_p2_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_18_fu_508_p2_carry__1_i_6
       (.I0(tmp_18_fu_508_p2_carry__1_i_18_n_0),
        .I1(p_assign_7_fu_494_p2[20]),
        .I2(p_0_in),
        .I3(tmp_18_fu_508_p2_carry__1_i_13_n_4),
        .I4(\tmp_1_reg_1401_reg[31]_0 [20]),
        .O(tmp_18_fu_508_p2_carry__1_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_18_fu_508_p2_carry__1_i_7
       (.I0(tmp_18_fu_508_p2_carry__1_i_19_n_0),
        .I1(p_assign_7_fu_494_p2[18]),
        .I2(p_0_in),
        .I3(tmp_18_fu_508_p2_carry__1_i_13_n_6),
        .I4(\tmp_1_reg_1401_reg[31]_0 [18]),
        .O(tmp_18_fu_508_p2_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_18_fu_508_p2_carry__1_i_8
       (.I0(tmp_18_fu_508_p2_carry__1_i_20_n_0),
        .I1(p_assign_7_fu_494_p2[16]),
        .I2(p_0_in),
        .I3(tmp_18_fu_508_p2_carry__0_i_10_n_4),
        .I4(\tmp_1_reg_1401_reg[31]_0 [16]),
        .O(tmp_18_fu_508_p2_carry__1_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_18_fu_508_p2_carry__1_i_9
       (.I0(p_assign_7_fu_494_p2[23]),
        .I1(p_0_in),
        .I2(tmp_18_fu_508_p2_carry__1_i_10_n_5),
        .O(tmp_18_fu_508_p2_carry__1_i_9_n_0));
  CARRY4 tmp_18_fu_508_p2_carry__2
       (.CI(tmp_18_fu_508_p2_carry__1_n_0),
        .CO({tmp_18_fu_508_p2_carry__2_n_0,tmp_18_fu_508_p2_carry__2_n_1,tmp_18_fu_508_p2_carry__2_n_2,tmp_18_fu_508_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_18_fu_508_p2_carry__2_i_1_n_0,tmp_18_fu_508_p2_carry__2_i_2_n_0,tmp_18_fu_508_p2_carry__2_i_3_n_0,tmp_18_fu_508_p2_carry__2_i_4_n_0}),
        .O(NLW_tmp_18_fu_508_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_18_fu_508_p2_carry__2_i_5_n_0,tmp_18_fu_508_p2_carry__2_i_6_n_0,tmp_18_fu_508_p2_carry__2_i_7_n_0,tmp_18_fu_508_p2_carry__2_i_8_n_0}));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    tmp_18_fu_508_p2_carry__2_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [31]),
        .I1(p_assign_7_fu_494_p2[31]),
        .I2(p_0_in),
        .I3(\tmp_1_reg_1401_reg[31]_0 [30]),
        .I4(\y_1_reg_1493_reg[1]_i_2_n_6 ),
        .I5(p_assign_7_fu_494_p2[30]),
        .O(tmp_18_fu_508_p2_carry__2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_18_fu_508_p2_carry__2_i_10
       (.I0(p_assign_7_fu_494_p2[29]),
        .I1(p_0_in),
        .I2(\y_1_reg_1493_reg[1]_i_2_n_7 ),
        .O(tmp_18_fu_508_p2_carry__2_i_10_n_0));
  CARRY4 tmp_18_fu_508_p2_carry__2_i_11
       (.CI(tmp_18_fu_508_p2_carry__1_i_10_n_0),
        .CO({tmp_18_fu_508_p2_carry__2_i_11_n_0,tmp_18_fu_508_p2_carry__2_i_11_n_1,tmp_18_fu_508_p2_carry__2_i_11_n_2,tmp_18_fu_508_p2_carry__2_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({\t_V_reg_312_reg_n_0_[28] ,\t_V_reg_312_reg_n_0_[27] ,\t_V_reg_312_reg_n_0_[26] ,\t_V_reg_312_reg_n_0_[25] }),
        .O({tmp_18_fu_508_p2_carry__2_i_11_n_4,tmp_18_fu_508_p2_carry__2_i_11_n_5,tmp_18_fu_508_p2_carry__2_i_11_n_6,tmp_18_fu_508_p2_carry__2_i_11_n_7}),
        .S({tmp_18_fu_508_p2_carry__2_i_22_n_0,tmp_18_fu_508_p2_carry__2_i_23_n_0,tmp_18_fu_508_p2_carry__2_i_24_n_0,tmp_18_fu_508_p2_carry__2_i_25_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_18_fu_508_p2_carry__2_i_12
       (.I0(p_assign_7_fu_494_p2[27]),
        .I1(p_0_in),
        .I2(tmp_18_fu_508_p2_carry__2_i_11_n_5),
        .O(tmp_18_fu_508_p2_carry__2_i_12_n_0));
  CARRY4 tmp_18_fu_508_p2_carry__2_i_13
       (.CI(tmp_18_fu_508_p2_carry__1_i_11_n_0),
        .CO({tmp_18_fu_508_p2_carry__2_i_13_n_0,tmp_18_fu_508_p2_carry__2_i_13_n_1,tmp_18_fu_508_p2_carry__2_i_13_n_2,tmp_18_fu_508_p2_carry__2_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_494_p2[27:24]),
        .S({tmp_18_fu_508_p2_carry__2_i_26_n_0,tmp_18_fu_508_p2_carry__2_i_27_n_0,tmp_18_fu_508_p2_carry__2_i_28_n_0,tmp_18_fu_508_p2_carry__2_i_29_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_18_fu_508_p2_carry__2_i_14
       (.I0(p_assign_7_fu_494_p2[25]),
        .I1(p_0_in),
        .I2(tmp_18_fu_508_p2_carry__2_i_11_n_7),
        .O(tmp_18_fu_508_p2_carry__2_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_18_fu_508_p2_carry__2_i_15
       (.I0(\tmp_1_reg_1401_reg[31]_0 [29]),
        .I1(\y_1_reg_1493_reg[1]_i_2_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_494_p2[29]),
        .O(tmp_18_fu_508_p2_carry__2_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_18_fu_508_p2_carry__2_i_16
       (.I0(\tmp_1_reg_1401_reg[31]_0 [27]),
        .I1(tmp_18_fu_508_p2_carry__2_i_11_n_5),
        .I2(p_0_in),
        .I3(p_assign_7_fu_494_p2[27]),
        .O(tmp_18_fu_508_p2_carry__2_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_18_fu_508_p2_carry__2_i_17
       (.I0(\tmp_1_reg_1401_reg[31]_0 [25]),
        .I1(tmp_18_fu_508_p2_carry__2_i_11_n_7),
        .I2(p_0_in),
        .I3(p_assign_7_fu_494_p2[25]),
        .O(tmp_18_fu_508_p2_carry__2_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__2_i_18
       (.I0(\t_V_reg_312_reg_n_0_[31] ),
        .O(tmp_18_fu_508_p2_carry__2_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__2_i_19
       (.I0(\t_V_reg_312_reg_n_0_[30] ),
        .O(tmp_18_fu_508_p2_carry__2_i_19_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_18_fu_508_p2_carry__2_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [29]),
        .I1(tmp_18_fu_508_p2_carry__2_i_10_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [28]),
        .I3(tmp_18_fu_508_p2_carry__2_i_11_n_4),
        .I4(p_0_in),
        .I5(p_assign_7_fu_494_p2[28]),
        .O(tmp_18_fu_508_p2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__2_i_20
       (.I0(\t_V_reg_312_reg_n_0_[29] ),
        .O(tmp_18_fu_508_p2_carry__2_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__2_i_21
       (.I0(\t_V_reg_312_reg_n_0_[28] ),
        .O(tmp_18_fu_508_p2_carry__2_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__2_i_22
       (.I0(\t_V_reg_312_reg_n_0_[28] ),
        .O(tmp_18_fu_508_p2_carry__2_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__2_i_23
       (.I0(\t_V_reg_312_reg_n_0_[27] ),
        .O(tmp_18_fu_508_p2_carry__2_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__2_i_24
       (.I0(\t_V_reg_312_reg_n_0_[26] ),
        .O(tmp_18_fu_508_p2_carry__2_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__2_i_25
       (.I0(\t_V_reg_312_reg_n_0_[25] ),
        .O(tmp_18_fu_508_p2_carry__2_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__2_i_26
       (.I0(\t_V_reg_312_reg_n_0_[27] ),
        .O(tmp_18_fu_508_p2_carry__2_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__2_i_27
       (.I0(\t_V_reg_312_reg_n_0_[26] ),
        .O(tmp_18_fu_508_p2_carry__2_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__2_i_28
       (.I0(\t_V_reg_312_reg_n_0_[25] ),
        .O(tmp_18_fu_508_p2_carry__2_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry__2_i_29
       (.I0(\t_V_reg_312_reg_n_0_[24] ),
        .O(tmp_18_fu_508_p2_carry__2_i_29_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_18_fu_508_p2_carry__2_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [27]),
        .I1(tmp_18_fu_508_p2_carry__2_i_12_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [26]),
        .I3(tmp_18_fu_508_p2_carry__2_i_11_n_6),
        .I4(p_0_in),
        .I5(p_assign_7_fu_494_p2[26]),
        .O(tmp_18_fu_508_p2_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_18_fu_508_p2_carry__2_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [25]),
        .I1(tmp_18_fu_508_p2_carry__2_i_14_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [24]),
        .I3(tmp_18_fu_508_p2_carry__1_i_10_n_4),
        .I4(p_0_in),
        .I5(p_assign_7_fu_494_p2[24]),
        .O(tmp_18_fu_508_p2_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    tmp_18_fu_508_p2_carry__2_i_5
       (.I0(p_assign_7_fu_494_p2[31]),
        .I1(\tmp_1_reg_1401_reg[31]_0 [31]),
        .I2(p_assign_7_fu_494_p2[30]),
        .I3(p_0_in),
        .I4(\y_1_reg_1493_reg[1]_i_2_n_6 ),
        .I5(\tmp_1_reg_1401_reg[31]_0 [30]),
        .O(tmp_18_fu_508_p2_carry__2_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_18_fu_508_p2_carry__2_i_6
       (.I0(tmp_18_fu_508_p2_carry__2_i_15_n_0),
        .I1(p_assign_7_fu_494_p2[28]),
        .I2(p_0_in),
        .I3(tmp_18_fu_508_p2_carry__2_i_11_n_4),
        .I4(\tmp_1_reg_1401_reg[31]_0 [28]),
        .O(tmp_18_fu_508_p2_carry__2_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_18_fu_508_p2_carry__2_i_7
       (.I0(tmp_18_fu_508_p2_carry__2_i_16_n_0),
        .I1(p_assign_7_fu_494_p2[26]),
        .I2(p_0_in),
        .I3(tmp_18_fu_508_p2_carry__2_i_11_n_6),
        .I4(\tmp_1_reg_1401_reg[31]_0 [26]),
        .O(tmp_18_fu_508_p2_carry__2_i_7_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_18_fu_508_p2_carry__2_i_8
       (.I0(tmp_18_fu_508_p2_carry__2_i_17_n_0),
        .I1(p_assign_7_fu_494_p2[24]),
        .I2(p_0_in),
        .I3(tmp_18_fu_508_p2_carry__1_i_10_n_4),
        .I4(\tmp_1_reg_1401_reg[31]_0 [24]),
        .O(tmp_18_fu_508_p2_carry__2_i_8_n_0));
  CARRY4 tmp_18_fu_508_p2_carry__2_i_9
       (.CI(tmp_18_fu_508_p2_carry__2_i_13_n_0),
        .CO({NLW_tmp_18_fu_508_p2_carry__2_i_9_CO_UNCONNECTED[3],tmp_18_fu_508_p2_carry__2_i_9_n_1,tmp_18_fu_508_p2_carry__2_i_9_n_2,tmp_18_fu_508_p2_carry__2_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_494_p2[31:28]),
        .S({tmp_18_fu_508_p2_carry__2_i_18_n_0,tmp_18_fu_508_p2_carry__2_i_19_n_0,tmp_18_fu_508_p2_carry__2_i_20_n_0,tmp_18_fu_508_p2_carry__2_i_21_n_0}));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_18_fu_508_p2_carry_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [7]),
        .I1(tmp_18_fu_508_p2_carry_i_9_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [6]),
        .I3(tmp_18_fu_508_p2_carry_i_10_n_6),
        .I4(p_0_in),
        .I5(p_assign_7_fu_494_p2[6]),
        .O(tmp_18_fu_508_p2_carry_i_1_n_0));
  CARRY4 tmp_18_fu_508_p2_carry_i_10
       (.CI(\y_1_reg_1493_reg[1]_i_4_n_0 ),
        .CO({tmp_18_fu_508_p2_carry_i_10_n_0,tmp_18_fu_508_p2_carry_i_10_n_1,tmp_18_fu_508_p2_carry_i_10_n_2,tmp_18_fu_508_p2_carry_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({\t_V_reg_312_reg_n_0_[8] ,\t_V_reg_312_reg_n_0_[7] ,\t_V_reg_312_reg_n_0_[6] ,\t_V_reg_312_reg_n_0_[5] }),
        .O({tmp_18_fu_508_p2_carry_i_10_n_4,tmp_18_fu_508_p2_carry_i_10_n_5,tmp_18_fu_508_p2_carry_i_10_n_6,tmp_18_fu_508_p2_carry_i_10_n_7}),
        .S({tmp_18_fu_508_p2_carry_i_18_n_0,tmp_18_fu_508_p2_carry_i_19_n_0,tmp_18_fu_508_p2_carry_i_20_n_0,tmp_18_fu_508_p2_carry_i_21_n_0}));
  CARRY4 tmp_18_fu_508_p2_carry_i_11
       (.CI(\y_1_reg_1493_reg[1]_i_3_n_0 ),
        .CO({tmp_18_fu_508_p2_carry_i_11_n_0,tmp_18_fu_508_p2_carry_i_11_n_1,tmp_18_fu_508_p2_carry_i_11_n_2,tmp_18_fu_508_p2_carry_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_494_p2[7:4]),
        .S({tmp_18_fu_508_p2_carry_i_22_n_0,tmp_18_fu_508_p2_carry_i_23_n_0,tmp_18_fu_508_p2_carry_i_24_n_0,tmp_18_fu_508_p2_carry_i_25_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_18_fu_508_p2_carry_i_12
       (.I0(p_assign_7_fu_494_p2[5]),
        .I1(p_0_in),
        .I2(tmp_18_fu_508_p2_carry_i_10_n_7),
        .O(tmp_18_fu_508_p2_carry_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_18_fu_508_p2_carry_i_13
       (.I0(p_assign_7_fu_494_p2[3]),
        .I1(p_0_in),
        .I2(\y_1_reg_1493_reg[1]_i_4_n_5 ),
        .O(tmp_18_fu_508_p2_carry_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_18_fu_508_p2_carry_i_14
       (.I0(p_assign_7_fu_494_p2[1]),
        .I1(p_0_in),
        .I2(\y_1_reg_1493_reg[1]_i_4_n_7 ),
        .O(tmp_18_fu_508_p2_carry_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_18_fu_508_p2_carry_i_15
       (.I0(\tmp_1_reg_1401_reg[31]_0 [7]),
        .I1(tmp_18_fu_508_p2_carry_i_10_n_5),
        .I2(p_0_in),
        .I3(p_assign_7_fu_494_p2[7]),
        .O(tmp_18_fu_508_p2_carry_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_18_fu_508_p2_carry_i_16
       (.I0(\tmp_1_reg_1401_reg[31]_0 [5]),
        .I1(tmp_18_fu_508_p2_carry_i_10_n_7),
        .I2(p_0_in),
        .I3(p_assign_7_fu_494_p2[5]),
        .O(tmp_18_fu_508_p2_carry_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    tmp_18_fu_508_p2_carry_i_17
       (.I0(\tmp_1_reg_1401_reg[31]_0 [3]),
        .I1(\y_1_reg_1493_reg[1]_i_4_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_494_p2[3]),
        .O(tmp_18_fu_508_p2_carry_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry_i_18
       (.I0(\t_V_reg_312_reg_n_0_[8] ),
        .O(tmp_18_fu_508_p2_carry_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry_i_19
       (.I0(\t_V_reg_312_reg_n_0_[7] ),
        .O(tmp_18_fu_508_p2_carry_i_19_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_18_fu_508_p2_carry_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [5]),
        .I1(tmp_18_fu_508_p2_carry_i_12_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [4]),
        .I3(\y_1_reg_1493_reg[1]_i_4_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_494_p2[4]),
        .O(tmp_18_fu_508_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry_i_20
       (.I0(\t_V_reg_312_reg_n_0_[6] ),
        .O(tmp_18_fu_508_p2_carry_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry_i_21
       (.I0(\t_V_reg_312_reg_n_0_[5] ),
        .O(tmp_18_fu_508_p2_carry_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry_i_22
       (.I0(\t_V_reg_312_reg_n_0_[7] ),
        .O(tmp_18_fu_508_p2_carry_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry_i_23
       (.I0(\t_V_reg_312_reg_n_0_[6] ),
        .O(tmp_18_fu_508_p2_carry_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry_i_24
       (.I0(\t_V_reg_312_reg_n_0_[5] ),
        .O(tmp_18_fu_508_p2_carry_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_18_fu_508_p2_carry_i_25
       (.I0(\t_V_reg_312_reg_n_0_[4] ),
        .O(tmp_18_fu_508_p2_carry_i_25_n_0));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    tmp_18_fu_508_p2_carry_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [3]),
        .I1(tmp_18_fu_508_p2_carry_i_13_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [2]),
        .I3(\y_1_reg_1493_reg[1]_i_4_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_494_p2[2]),
        .O(tmp_18_fu_508_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h2222B222B2B2B222)) 
    tmp_18_fu_508_p2_carry_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [1]),
        .I1(tmp_18_fu_508_p2_carry_i_14_n_0),
        .I2(\tmp_1_reg_1401_reg[31]_0 [0]),
        .I3(\t_V_reg_312_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_494_p2[0]),
        .O(tmp_18_fu_508_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_18_fu_508_p2_carry_i_5
       (.I0(tmp_18_fu_508_p2_carry_i_15_n_0),
        .I1(p_assign_7_fu_494_p2[6]),
        .I2(p_0_in),
        .I3(tmp_18_fu_508_p2_carry_i_10_n_6),
        .I4(\tmp_1_reg_1401_reg[31]_0 [6]),
        .O(tmp_18_fu_508_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_18_fu_508_p2_carry_i_6
       (.I0(tmp_18_fu_508_p2_carry_i_16_n_0),
        .I1(p_assign_7_fu_494_p2[4]),
        .I2(p_0_in),
        .I3(\y_1_reg_1493_reg[1]_i_4_n_4 ),
        .I4(\tmp_1_reg_1401_reg[31]_0 [4]),
        .O(tmp_18_fu_508_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    tmp_18_fu_508_p2_carry_i_7
       (.I0(tmp_18_fu_508_p2_carry_i_17_n_0),
        .I1(p_assign_7_fu_494_p2[2]),
        .I2(p_0_in),
        .I3(\y_1_reg_1493_reg[1]_i_4_n_6 ),
        .I4(\tmp_1_reg_1401_reg[31]_0 [2]),
        .O(tmp_18_fu_508_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    tmp_18_fu_508_p2_carry_i_8
       (.I0(p_assign_7_fu_494_p2[1]),
        .I1(p_0_in),
        .I2(\y_1_reg_1493_reg[1]_i_4_n_7 ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [1]),
        .I4(y_1_fu_652_p3[0]),
        .I5(\tmp_1_reg_1401_reg[31]_0 [0]),
        .O(tmp_18_fu_508_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_18_fu_508_p2_carry_i_9
       (.I0(p_assign_7_fu_494_p2[7]),
        .I1(p_0_in),
        .I2(tmp_18_fu_508_p2_carry_i_10_n_5),
        .O(tmp_18_fu_508_p2_carry_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_1401[3]_i_2 
       (.I0(\tmp_1_reg_1401_reg[31]_0 [1]),
        .O(\tmp_1_reg_1401[3]_i_2_n_0 ));
  FDRE \tmp_1_reg_1401_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[0]),
        .Q(tmp_1_reg_1401[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[10]),
        .Q(tmp_1_reg_1401[10]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[11]),
        .Q(tmp_1_reg_1401[11]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1401_reg[11]_i_1 
       (.CI(\tmp_1_reg_1401_reg[7]_i_1_n_0 ),
        .CO({\tmp_1_reg_1401_reg[11]_i_1_n_0 ,\tmp_1_reg_1401_reg[11]_i_1_n_1 ,\tmp_1_reg_1401_reg[11]_i_1_n_2 ,\tmp_1_reg_1401_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_340_p2[11:8]),
        .S(\tmp_1_reg_1401_reg[31]_0 [11:8]));
  FDRE \tmp_1_reg_1401_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[12]),
        .Q(tmp_1_reg_1401[12]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[13]),
        .Q(tmp_1_reg_1401[13]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[14]),
        .Q(tmp_1_reg_1401[14]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[15]),
        .Q(tmp_1_reg_1401[15]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1401_reg[15]_i_1 
       (.CI(\tmp_1_reg_1401_reg[11]_i_1_n_0 ),
        .CO({\tmp_1_reg_1401_reg[15]_i_1_n_0 ,\tmp_1_reg_1401_reg[15]_i_1_n_1 ,\tmp_1_reg_1401_reg[15]_i_1_n_2 ,\tmp_1_reg_1401_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_340_p2[15:12]),
        .S(\tmp_1_reg_1401_reg[31]_0 [15:12]));
  FDRE \tmp_1_reg_1401_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[16]),
        .Q(tmp_1_reg_1401[16]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[17]),
        .Q(tmp_1_reg_1401[17]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[18]),
        .Q(tmp_1_reg_1401[18]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[19]),
        .Q(tmp_1_reg_1401[19]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1401_reg[19]_i_1 
       (.CI(\tmp_1_reg_1401_reg[15]_i_1_n_0 ),
        .CO({\tmp_1_reg_1401_reg[19]_i_1_n_0 ,\tmp_1_reg_1401_reg[19]_i_1_n_1 ,\tmp_1_reg_1401_reg[19]_i_1_n_2 ,\tmp_1_reg_1401_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_340_p2[19:16]),
        .S(\tmp_1_reg_1401_reg[31]_0 [19:16]));
  FDRE \tmp_1_reg_1401_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[1]),
        .Q(tmp_1_reg_1401[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[20]),
        .Q(tmp_1_reg_1401[20]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[21]),
        .Q(tmp_1_reg_1401[21]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[22]),
        .Q(tmp_1_reg_1401[22]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[23]),
        .Q(tmp_1_reg_1401[23]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1401_reg[23]_i_1 
       (.CI(\tmp_1_reg_1401_reg[19]_i_1_n_0 ),
        .CO({\tmp_1_reg_1401_reg[23]_i_1_n_0 ,\tmp_1_reg_1401_reg[23]_i_1_n_1 ,\tmp_1_reg_1401_reg[23]_i_1_n_2 ,\tmp_1_reg_1401_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_340_p2[23:20]),
        .S(\tmp_1_reg_1401_reg[31]_0 [23:20]));
  FDRE \tmp_1_reg_1401_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[24]),
        .Q(tmp_1_reg_1401[24]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[25]),
        .Q(tmp_1_reg_1401[25]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[26]),
        .Q(tmp_1_reg_1401[26]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[27]),
        .Q(tmp_1_reg_1401[27]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1401_reg[27]_i_1 
       (.CI(\tmp_1_reg_1401_reg[23]_i_1_n_0 ),
        .CO({\tmp_1_reg_1401_reg[27]_i_1_n_0 ,\tmp_1_reg_1401_reg[27]_i_1_n_1 ,\tmp_1_reg_1401_reg[27]_i_1_n_2 ,\tmp_1_reg_1401_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_340_p2[27:24]),
        .S(\tmp_1_reg_1401_reg[31]_0 [27:24]));
  FDRE \tmp_1_reg_1401_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[28]),
        .Q(tmp_1_reg_1401[28]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[29]),
        .Q(tmp_1_reg_1401[29]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[2]),
        .Q(tmp_1_reg_1401[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[30]),
        .Q(tmp_1_reg_1401[30]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[31]),
        .Q(tmp_1_reg_1401[31]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1401_reg[31]_i_2 
       (.CI(\tmp_1_reg_1401_reg[27]_i_1_n_0 ),
        .CO({\NLW_tmp_1_reg_1401_reg[31]_i_2_CO_UNCONNECTED [3],\tmp_1_reg_1401_reg[31]_i_2_n_1 ,\tmp_1_reg_1401_reg[31]_i_2_n_2 ,\tmp_1_reg_1401_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_340_p2[31:28]),
        .S(\tmp_1_reg_1401_reg[31]_0 [31:28]));
  FDRE \tmp_1_reg_1401_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[3]),
        .Q(tmp_1_reg_1401[3]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1401_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_1_reg_1401_reg[3]_i_1_n_0 ,\tmp_1_reg_1401_reg[3]_i_1_n_1 ,\tmp_1_reg_1401_reg[3]_i_1_n_2 ,\tmp_1_reg_1401_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_1_reg_1401_reg[31]_0 [1],1'b0}),
        .O(tmp_1_fu_340_p2[3:0]),
        .S({\tmp_1_reg_1401_reg[31]_0 [3:2],\tmp_1_reg_1401[3]_i_2_n_0 ,\tmp_1_reg_1401_reg[31]_0 [0]}));
  FDRE \tmp_1_reg_1401_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[4]),
        .Q(tmp_1_reg_1401[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[5]),
        .Q(tmp_1_reg_1401[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[6]),
        .Q(tmp_1_reg_1401[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[7]),
        .Q(tmp_1_reg_1401[7]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1401_reg[7]_i_1 
       (.CI(\tmp_1_reg_1401_reg[3]_i_1_n_0 ),
        .CO({\tmp_1_reg_1401_reg[7]_i_1_n_0 ,\tmp_1_reg_1401_reg[7]_i_1_n_1 ,\tmp_1_reg_1401_reg[7]_i_1_n_2 ,\tmp_1_reg_1401_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_340_p2[7:4]),
        .S(\tmp_1_reg_1401_reg[31]_0 [7:4]));
  FDRE \tmp_1_reg_1401_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[8]),
        .Q(tmp_1_reg_1401[8]),
        .R(1'b0));
  FDRE \tmp_1_reg_1401_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_340_p2[9]),
        .Q(tmp_1_reg_1401[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_23_reg_1513[0]_i_1 
       (.I0(p_neg393_i_reg_1406[0]),
        .I1(y_1_reg_1493[0]),
        .O(row_assign_s_fu_697_p22_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \tmp_23_reg_1513[1]_i_1 
       (.I0(p_neg393_i_reg_1406[0]),
        .I1(y_1_reg_1493[0]),
        .I2(y_1_reg_1493[1]),
        .I3(p_neg393_i_reg_1406[1]),
        .O(row_assign_s_fu_697_p22_out[1]));
  FDRE \tmp_23_reg_1513_reg[0] 
       (.C(ap_clk),
        .CE(tmp_23_reg_15130),
        .D(row_assign_s_fu_697_p22_out[0]),
        .Q(tmp_23_reg_1513[0]),
        .R(1'b0));
  FDRE \tmp_23_reg_1513_reg[1] 
       (.C(ap_clk),
        .CE(tmp_23_reg_15130),
        .D(row_assign_s_fu_697_p22_out[1]),
        .Q(tmp_23_reg_1513[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_24_reg_1518[0]_i_1 
       (.I0(p_neg393_i_reg_1406[0]),
        .I1(y_1_1_reg_1498[0]),
        .O(row_assign_10_1_fu_705_p21_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \tmp_24_reg_1518[1]_i_1 
       (.I0(p_neg393_i_reg_1406[0]),
        .I1(y_1_1_reg_1498[0]),
        .I2(y_1_1_reg_1498[1]),
        .I3(p_neg393_i_reg_1406[1]),
        .O(row_assign_10_1_fu_705_p21_out[1]));
  FDRE \tmp_24_reg_1518_reg[0] 
       (.C(ap_clk),
        .CE(tmp_23_reg_15130),
        .D(row_assign_10_1_fu_705_p21_out[0]),
        .Q(tmp_24_reg_1518[0]),
        .R(1'b0));
  FDRE \tmp_24_reg_1518_reg[1] 
       (.C(ap_clk),
        .CE(tmp_23_reg_15130),
        .D(row_assign_10_1_fu_705_p21_out[1]),
        .Q(tmp_24_reg_1518[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1413[0]_i_1 
       (.I0(Q[0]),
        .O(tmp_2_fu_352_p2));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_1413[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\tmp_2_reg_1413[1]_i_1_n_0 ));
  FDRE \tmp_2_reg_1413_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_2_fu_352_p2),
        .Q(tmp_2_reg_1413[0]),
        .R(1'b0));
  FDRE \tmp_2_reg_1413_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\tmp_2_reg_1413[1]_i_1_n_0 ),
        .Q(tmp_2_reg_1413[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_32_reg_1523[0]_i_1 
       (.I0(p_neg393_i_reg_1406[0]),
        .I1(y_1_2_reg_1503[0]),
        .O(row_assign_10_2_fu_713_p20_out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_32_reg_1523[1]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(tmp_13_reg_1486),
        .O(tmp_23_reg_15130));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \tmp_32_reg_1523[1]_i_2 
       (.I0(p_neg393_i_reg_1406[0]),
        .I1(y_1_2_reg_1503[0]),
        .I2(p_neg393_i_reg_1406[1]),
        .I3(y_1_2_reg_1503[1]),
        .O(row_assign_10_2_fu_713_p20_out[1]));
  FDRE \tmp_32_reg_1523_reg[0] 
       (.C(ap_clk),
        .CE(tmp_23_reg_15130),
        .D(row_assign_10_2_fu_713_p20_out[0]),
        .Q(tmp_32_reg_1523[0]),
        .R(1'b0));
  FDRE \tmp_32_reg_1523_reg[1] 
       (.C(ap_clk),
        .CE(tmp_23_reg_15130),
        .D(row_assign_10_2_fu_713_p20_out[1]),
        .Q(tmp_32_reg_1523[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_37_reg_1564[0]_i_1 
       (.I0(x_reg_1541[0]),
        .I1(tmp_2_reg_1413[0]),
        .O(col_assign_1_fu_855_p23_out[0]));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_37_reg_1564[1]_i_1 
       (.I0(exitcond388_i_reg_1528),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(k_buf_0_val_4_U_n_10),
        .O(k_buf_0_val_3_addr_reg_15580));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \tmp_37_reg_1564[1]_i_2 
       (.I0(tmp_2_reg_1413[0]),
        .I1(x_reg_1541[0]),
        .I2(tmp_2_reg_1413[1]),
        .I3(x_reg_1541[1]),
        .O(col_assign_1_fu_855_p23_out[1]));
  FDRE \tmp_37_reg_1564_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15580),
        .D(col_assign_1_fu_855_p23_out[0]),
        .Q(tmp_37_reg_1564[0]),
        .R(1'b0));
  FDRE \tmp_37_reg_1564_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15580),
        .D(col_assign_1_fu_855_p23_out[1]),
        .Q(tmp_37_reg_1564[1]),
        .R(1'b0));
  FDRE \tmp_44_reg_1616_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(\A[0]__2_n_0 ),
        .Q(tmp_44_reg_1616[0]),
        .R(1'b0));
  FDRE \tmp_44_reg_1616_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp_44_fu_1136_p1[1]),
        .Q(tmp_44_reg_1616[1]),
        .R(1'b0));
  FDRE \tmp_44_reg_1616_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp_44_fu_1136_p1[2]),
        .Q(tmp_44_reg_1616[2]),
        .R(1'b0));
  FDRE \tmp_44_reg_1616_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp_44_fu_1136_p1[3]),
        .Q(tmp_44_reg_1616[3]),
        .R(1'b0));
  FDRE \tmp_44_reg_1616_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp_44_fu_1136_p1[4]),
        .Q(tmp_44_reg_1616[4]),
        .R(1'b0));
  FDRE \tmp_44_reg_1616_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp_44_fu_1136_p1[5]),
        .Q(tmp_44_reg_1616[5]),
        .R(1'b0));
  FDRE \tmp_44_reg_1616_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp_44_fu_1136_p1[6]),
        .Q(tmp_44_reg_1616[6]),
        .R(1'b0));
  FDRE \tmp_44_reg_1616_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_10_1_1_reg_16060),
        .D(tmp_44_fu_1136_p1[7]),
        .Q(tmp_44_reg_1616[7]),
        .R(1'b0));
  CARRY4 tmp_5_fu_417_p2_carry
       (.CI(1'b0),
        .CO({tmp_5_fu_417_p2_carry_n_0,tmp_5_fu_417_p2_carry_n_1,tmp_5_fu_417_p2_carry_n_2,tmp_5_fu_417_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_5_fu_417_p2_carry_i_1_n_0,tmp_5_fu_417_p2_carry_i_2_n_0,tmp_5_fu_417_p2_carry_i_3_n_0,tmp_5_fu_417_p2_carry_i_4_n_0}),
        .O(NLW_tmp_5_fu_417_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_5_fu_417_p2_carry_i_5_n_0,tmp_5_fu_417_p2_carry_i_6_n_0,tmp_5_fu_417_p2_carry_i_7_n_0,tmp_5_fu_417_p2_carry_i_8_n_0}));
  CARRY4 tmp_5_fu_417_p2_carry__0
       (.CI(tmp_5_fu_417_p2_carry_n_0),
        .CO({tmp_5_fu_417_p2_carry__0_n_0,tmp_5_fu_417_p2_carry__0_n_1,tmp_5_fu_417_p2_carry__0_n_2,tmp_5_fu_417_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_5_fu_417_p2_carry__0_i_1_n_0,tmp_5_fu_417_p2_carry__0_i_2_n_0,tmp_5_fu_417_p2_carry__0_i_3_n_0,tmp_5_fu_417_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_5_fu_417_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_5_fu_417_p2_carry__0_i_5_n_0,tmp_5_fu_417_p2_carry__0_i_6_n_0,tmp_5_fu_417_p2_carry__0_i_7_n_0,tmp_5_fu_417_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_417_p2_carry__0_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [14]),
        .I1(\t_V_reg_312_reg_n_0_[14] ),
        .I2(\t_V_reg_312_reg_n_0_[15] ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [15]),
        .O(tmp_5_fu_417_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_417_p2_carry__0_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [12]),
        .I1(\t_V_reg_312_reg_n_0_[12] ),
        .I2(\t_V_reg_312_reg_n_0_[13] ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [13]),
        .O(tmp_5_fu_417_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_417_p2_carry__0_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [10]),
        .I1(\t_V_reg_312_reg_n_0_[10] ),
        .I2(\t_V_reg_312_reg_n_0_[11] ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [11]),
        .O(tmp_5_fu_417_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_417_p2_carry__0_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [8]),
        .I1(\t_V_reg_312_reg_n_0_[8] ),
        .I2(\t_V_reg_312_reg_n_0_[9] ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [9]),
        .O(tmp_5_fu_417_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_417_p2_carry__0_i_5
       (.I0(\t_V_reg_312_reg_n_0_[14] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [14]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [15]),
        .I3(\t_V_reg_312_reg_n_0_[15] ),
        .O(tmp_5_fu_417_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_417_p2_carry__0_i_6
       (.I0(\t_V_reg_312_reg_n_0_[12] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [12]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [13]),
        .I3(\t_V_reg_312_reg_n_0_[13] ),
        .O(tmp_5_fu_417_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_417_p2_carry__0_i_7
       (.I0(\t_V_reg_312_reg_n_0_[10] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [10]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [11]),
        .I3(\t_V_reg_312_reg_n_0_[11] ),
        .O(tmp_5_fu_417_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_417_p2_carry__0_i_8
       (.I0(\t_V_reg_312_reg_n_0_[8] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [8]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [9]),
        .I3(\t_V_reg_312_reg_n_0_[9] ),
        .O(tmp_5_fu_417_p2_carry__0_i_8_n_0));
  CARRY4 tmp_5_fu_417_p2_carry__1
       (.CI(tmp_5_fu_417_p2_carry__0_n_0),
        .CO({tmp_5_fu_417_p2_carry__1_n_0,tmp_5_fu_417_p2_carry__1_n_1,tmp_5_fu_417_p2_carry__1_n_2,tmp_5_fu_417_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_5_fu_417_p2_carry__1_i_1_n_0,tmp_5_fu_417_p2_carry__1_i_2_n_0,tmp_5_fu_417_p2_carry__1_i_3_n_0,tmp_5_fu_417_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_5_fu_417_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_5_fu_417_p2_carry__1_i_5_n_0,tmp_5_fu_417_p2_carry__1_i_6_n_0,tmp_5_fu_417_p2_carry__1_i_7_n_0,tmp_5_fu_417_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_417_p2_carry__1_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [22]),
        .I1(\t_V_reg_312_reg_n_0_[22] ),
        .I2(\t_V_reg_312_reg_n_0_[23] ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [23]),
        .O(tmp_5_fu_417_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_417_p2_carry__1_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [20]),
        .I1(\t_V_reg_312_reg_n_0_[20] ),
        .I2(\t_V_reg_312_reg_n_0_[21] ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [21]),
        .O(tmp_5_fu_417_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_417_p2_carry__1_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [18]),
        .I1(\t_V_reg_312_reg_n_0_[18] ),
        .I2(\t_V_reg_312_reg_n_0_[19] ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [19]),
        .O(tmp_5_fu_417_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_417_p2_carry__1_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [16]),
        .I1(\t_V_reg_312_reg_n_0_[16] ),
        .I2(\t_V_reg_312_reg_n_0_[17] ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [17]),
        .O(tmp_5_fu_417_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_417_p2_carry__1_i_5
       (.I0(\t_V_reg_312_reg_n_0_[22] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [22]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [23]),
        .I3(\t_V_reg_312_reg_n_0_[23] ),
        .O(tmp_5_fu_417_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_417_p2_carry__1_i_6
       (.I0(\t_V_reg_312_reg_n_0_[20] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [20]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [21]),
        .I3(\t_V_reg_312_reg_n_0_[21] ),
        .O(tmp_5_fu_417_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_417_p2_carry__1_i_7
       (.I0(\t_V_reg_312_reg_n_0_[18] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [18]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [19]),
        .I3(\t_V_reg_312_reg_n_0_[19] ),
        .O(tmp_5_fu_417_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_417_p2_carry__1_i_8
       (.I0(\t_V_reg_312_reg_n_0_[16] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [16]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [17]),
        .I3(\t_V_reg_312_reg_n_0_[17] ),
        .O(tmp_5_fu_417_p2_carry__1_i_8_n_0));
  CARRY4 tmp_5_fu_417_p2_carry__2
       (.CI(tmp_5_fu_417_p2_carry__1_n_0),
        .CO({tmp_5_fu_417_p2,tmp_5_fu_417_p2_carry__2_n_1,tmp_5_fu_417_p2_carry__2_n_2,tmp_5_fu_417_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_5_fu_417_p2_carry__2_i_1_n_0,tmp_5_fu_417_p2_carry__2_i_2_n_0,tmp_5_fu_417_p2_carry__2_i_3_n_0,tmp_5_fu_417_p2_carry__2_i_4_n_0}),
        .O(NLW_tmp_5_fu_417_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_5_fu_417_p2_carry__2_i_5_n_0,tmp_5_fu_417_p2_carry__2_i_6_n_0,tmp_5_fu_417_p2_carry__2_i_7_n_0,tmp_5_fu_417_p2_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_417_p2_carry__2_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [30]),
        .I1(\t_V_reg_312_reg_n_0_[30] ),
        .I2(\t_V_reg_312_reg_n_0_[31] ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [31]),
        .O(tmp_5_fu_417_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_417_p2_carry__2_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [28]),
        .I1(\t_V_reg_312_reg_n_0_[28] ),
        .I2(\t_V_reg_312_reg_n_0_[29] ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [29]),
        .O(tmp_5_fu_417_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_417_p2_carry__2_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [26]),
        .I1(\t_V_reg_312_reg_n_0_[26] ),
        .I2(\t_V_reg_312_reg_n_0_[27] ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [27]),
        .O(tmp_5_fu_417_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_417_p2_carry__2_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [24]),
        .I1(\t_V_reg_312_reg_n_0_[24] ),
        .I2(\t_V_reg_312_reg_n_0_[25] ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [25]),
        .O(tmp_5_fu_417_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_417_p2_carry__2_i_5
       (.I0(\t_V_reg_312_reg_n_0_[30] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [30]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [31]),
        .I3(\t_V_reg_312_reg_n_0_[31] ),
        .O(tmp_5_fu_417_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_417_p2_carry__2_i_6
       (.I0(\t_V_reg_312_reg_n_0_[28] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [28]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [29]),
        .I3(\t_V_reg_312_reg_n_0_[29] ),
        .O(tmp_5_fu_417_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_417_p2_carry__2_i_7
       (.I0(\t_V_reg_312_reg_n_0_[26] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [26]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [27]),
        .I3(\t_V_reg_312_reg_n_0_[27] ),
        .O(tmp_5_fu_417_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_417_p2_carry__2_i_8
       (.I0(\t_V_reg_312_reg_n_0_[24] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [24]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [25]),
        .I3(\t_V_reg_312_reg_n_0_[25] ),
        .O(tmp_5_fu_417_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_417_p2_carry_i_1
       (.I0(\tmp_1_reg_1401_reg[31]_0 [6]),
        .I1(\t_V_reg_312_reg_n_0_[6] ),
        .I2(\t_V_reg_312_reg_n_0_[7] ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [7]),
        .O(tmp_5_fu_417_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_417_p2_carry_i_2
       (.I0(\tmp_1_reg_1401_reg[31]_0 [4]),
        .I1(\t_V_reg_312_reg_n_0_[4] ),
        .I2(\t_V_reg_312_reg_n_0_[5] ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [5]),
        .O(tmp_5_fu_417_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_417_p2_carry_i_3
       (.I0(\tmp_1_reg_1401_reg[31]_0 [2]),
        .I1(\t_V_reg_312_reg_n_0_[2] ),
        .I2(\t_V_reg_312_reg_n_0_[3] ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [3]),
        .O(tmp_5_fu_417_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_5_fu_417_p2_carry_i_4
       (.I0(\tmp_1_reg_1401_reg[31]_0 [0]),
        .I1(\t_V_reg_312_reg_n_0_[0] ),
        .I2(\t_V_reg_312_reg_n_0_[1] ),
        .I3(\tmp_1_reg_1401_reg[31]_0 [1]),
        .O(tmp_5_fu_417_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_417_p2_carry_i_5
       (.I0(\t_V_reg_312_reg_n_0_[6] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [6]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [7]),
        .I3(\t_V_reg_312_reg_n_0_[7] ),
        .O(tmp_5_fu_417_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_417_p2_carry_i_6
       (.I0(\t_V_reg_312_reg_n_0_[4] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [4]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [5]),
        .I3(\t_V_reg_312_reg_n_0_[5] ),
        .O(tmp_5_fu_417_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_417_p2_carry_i_7
       (.I0(\t_V_reg_312_reg_n_0_[2] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [2]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [3]),
        .I3(\t_V_reg_312_reg_n_0_[3] ),
        .O(tmp_5_fu_417_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_5_fu_417_p2_carry_i_8
       (.I0(\t_V_reg_312_reg_n_0_[0] ),
        .I1(\tmp_1_reg_1401_reg[31]_0 [0]),
        .I2(\tmp_1_reg_1401_reg[31]_0 [1]),
        .I3(\t_V_reg_312_reg_n_0_[1] ),
        .O(tmp_5_fu_417_p2_carry_i_8_n_0));
  FDRE \tmp_5_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(icmp_reg_14730),
        .D(tmp_5_fu_417_p2),
        .Q(tmp_5_reg_1468),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \tmp_85_0_not_reg_1508[0]_i_1 
       (.I0(tmp_5_reg_1468),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_85_0_not_reg_1508),
        .O(\tmp_85_0_not_reg_1508[0]_i_1_n_0 ));
  FDRE \tmp_85_0_not_reg_1508_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_85_0_not_reg_1508[0]_i_1_n_0 ),
        .Q(tmp_85_0_not_reg_1508),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \tmp_8_reg_1455[10]_i_1 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(\tmp_8_reg_1455[10]_i_2_n_0 ),
        .O(p_0_in__0[9]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_8_reg_1455[10]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\tmp_8_reg_1455[8]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\tmp_8_reg_1455[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \tmp_8_reg_1455[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \tmp_8_reg_1455[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\tmp_8_reg_1455[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \tmp_8_reg_1455[5]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\tmp_8_reg_1455[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \tmp_8_reg_1455[6]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\tmp_8_reg_1455[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \tmp_8_reg_1455[7]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\tmp_8_reg_1455[8]_i_2_n_0 ),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(p_0_in__0[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \tmp_8_reg_1455[8]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\tmp_8_reg_1455[8]_i_2_n_0 ),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\tmp_8_reg_1455[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tmp_8_reg_1455[8]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\tmp_8_reg_1455[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \tmp_8_reg_1455[9]_i_1 
       (.I0(Q[8]),
        .I1(\tmp_8_reg_1455[10]_i_2_n_0 ),
        .I2(Q[7]),
        .O(p_0_in__0[8]));
  FDRE \tmp_8_reg_1455_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(p_0_in__0[9]),
        .Q(tmp_8_reg_1455_reg__0[9]),
        .R(1'b0));
  FDRE \tmp_8_reg_1455_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(p_0_in__0[2]),
        .Q(tmp_8_reg_1455_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_8_reg_1455_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\tmp_8_reg_1455[4]_i_1_n_0 ),
        .Q(tmp_8_reg_1455_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_8_reg_1455_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\tmp_8_reg_1455[5]_i_1_n_0 ),
        .Q(tmp_8_reg_1455_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_8_reg_1455_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\tmp_8_reg_1455[6]_i_1_n_0 ),
        .Q(tmp_8_reg_1455_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_8_reg_1455_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(p_0_in__0[6]),
        .Q(tmp_8_reg_1455_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_8_reg_1455_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\tmp_8_reg_1455[8]_i_1_n_0 ),
        .Q(tmp_8_reg_1455_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_8_reg_1455_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(p_0_in__0[8]),
        .Q(tmp_8_reg_1455_reg__0[8]),
        .R(1'b0));
  CARRY4 tmp_9_fu_768_p2_carry
       (.CI(1'b0),
        .CO({tmp_9_fu_768_p2_carry_n_0,tmp_9_fu_768_p2_carry_n_1,tmp_9_fu_768_p2_carry_n_2,tmp_9_fu_768_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_9_fu_768_p2_carry_i_1_n_0,tmp_9_fu_768_p2_carry_i_2_n_0,tmp_9_fu_768_p2_carry_i_3_n_0,tmp_9_fu_768_p2_carry_i_4_n_0}),
        .O(NLW_tmp_9_fu_768_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_9_fu_768_p2_carry_i_5_n_0,tmp_9_fu_768_p2_carry_i_6_n_0,tmp_9_fu_768_p2_carry_i_7_n_0,tmp_9_fu_768_p2_carry_i_8_n_0}));
  CARRY4 tmp_9_fu_768_p2_carry__0
       (.CI(tmp_9_fu_768_p2_carry_n_0),
        .CO({tmp_9_fu_768_p2_carry__0_n_0,tmp_9_fu_768_p2_carry__0_n_1,tmp_9_fu_768_p2_carry__0_n_2,tmp_9_fu_768_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_9_fu_768_p2_carry__0_i_1_n_0,tmp_9_fu_768_p2_carry__0_i_2_n_0,tmp_9_fu_768_p2_carry__0_i_3_n_0,tmp_9_fu_768_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_9_fu_768_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_9_fu_768_p2_carry__0_i_5_n_0,tmp_9_fu_768_p2_carry__0_i_6_n_0,tmp_9_fu_768_p2_carry__0_i_7_n_0,tmp_9_fu_768_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_9_fu_768_p2_carry__0_i_1
       (.I0(Q[15]),
        .I1(tmp_9_fu_768_p2_carry__0_i_9_n_5),
        .I2(Q[14]),
        .I3(tmp_9_fu_768_p2_carry__0_i_9_n_6),
        .O(tmp_9_fu_768_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_9_fu_768_p2_carry__0_i_10
       (.I0(t_V_2_reg_323_reg[16]),
        .O(tmp_9_fu_768_p2_carry__0_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_9_fu_768_p2_carry__0_i_11
       (.I0(t_V_2_reg_323_reg[15]),
        .O(tmp_9_fu_768_p2_carry__0_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_9_fu_768_p2_carry__0_i_12
       (.I0(t_V_2_reg_323_reg[14]),
        .O(tmp_9_fu_768_p2_carry__0_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_9_fu_768_p2_carry__0_i_13
       (.I0(t_V_2_reg_323_reg[13]),
        .O(tmp_9_fu_768_p2_carry__0_i_13_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_9_fu_768_p2_carry__0_i_2
       (.I0(Q[13]),
        .I1(tmp_9_fu_768_p2_carry__0_i_9_n_7),
        .I2(Q[12]),
        .I3(\x_reg_1541_reg[10]_i_3_n_4 ),
        .O(tmp_9_fu_768_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_9_fu_768_p2_carry__0_i_3
       (.I0(Q[11]),
        .I1(\x_reg_1541_reg[10]_i_3_n_5 ),
        .I2(Q[10]),
        .I3(\x_reg_1541_reg[10]_i_3_n_6 ),
        .O(tmp_9_fu_768_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_9_fu_768_p2_carry__0_i_4
       (.I0(Q[9]),
        .I1(\x_reg_1541_reg[10]_i_3_n_7 ),
        .I2(Q[8]),
        .I3(\x_reg_1541_reg[8]_i_2_n_4 ),
        .O(tmp_9_fu_768_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_9_fu_768_p2_carry__0_i_5
       (.I0(tmp_9_fu_768_p2_carry__0_i_9_n_5),
        .I1(Q[15]),
        .I2(tmp_9_fu_768_p2_carry__0_i_9_n_6),
        .I3(Q[14]),
        .O(tmp_9_fu_768_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_9_fu_768_p2_carry__0_i_6
       (.I0(tmp_9_fu_768_p2_carry__0_i_9_n_7),
        .I1(Q[13]),
        .I2(\x_reg_1541_reg[10]_i_3_n_4 ),
        .I3(Q[12]),
        .O(tmp_9_fu_768_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_9_fu_768_p2_carry__0_i_7
       (.I0(\x_reg_1541_reg[10]_i_3_n_5 ),
        .I1(Q[11]),
        .I2(\x_reg_1541_reg[10]_i_3_n_6 ),
        .I3(Q[10]),
        .O(tmp_9_fu_768_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_9_fu_768_p2_carry__0_i_8
       (.I0(\x_reg_1541_reg[10]_i_3_n_7 ),
        .I1(Q[9]),
        .I2(\x_reg_1541_reg[8]_i_2_n_4 ),
        .I3(Q[8]),
        .O(tmp_9_fu_768_p2_carry__0_i_8_n_0));
  CARRY4 tmp_9_fu_768_p2_carry__0_i_9
       (.CI(\x_reg_1541_reg[10]_i_3_n_0 ),
        .CO({tmp_9_fu_768_p2_carry__0_i_9_n_0,tmp_9_fu_768_p2_carry__0_i_9_n_1,tmp_9_fu_768_p2_carry__0_i_9_n_2,tmp_9_fu_768_p2_carry__0_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_323_reg[16:13]),
        .O({tmp_9_fu_768_p2_carry__0_i_9_n_4,tmp_9_fu_768_p2_carry__0_i_9_n_5,tmp_9_fu_768_p2_carry__0_i_9_n_6,tmp_9_fu_768_p2_carry__0_i_9_n_7}),
        .S({tmp_9_fu_768_p2_carry__0_i_10_n_0,tmp_9_fu_768_p2_carry__0_i_11_n_0,tmp_9_fu_768_p2_carry__0_i_12_n_0,tmp_9_fu_768_p2_carry__0_i_13_n_0}));
  CARRY4 tmp_9_fu_768_p2_carry__1
       (.CI(tmp_9_fu_768_p2_carry__0_n_0),
        .CO({tmp_9_fu_768_p2_carry__1_n_0,tmp_9_fu_768_p2_carry__1_n_1,tmp_9_fu_768_p2_carry__1_n_2,tmp_9_fu_768_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_9_fu_768_p2_carry__1_i_1_n_0,tmp_9_fu_768_p2_carry__1_i_2_n_0,tmp_9_fu_768_p2_carry__1_i_3_n_0,tmp_9_fu_768_p2_carry__1_i_4_n_0}),
        .O(NLW_tmp_9_fu_768_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_9_fu_768_p2_carry__1_i_5_n_0,tmp_9_fu_768_p2_carry__1_i_6_n_0,tmp_9_fu_768_p2_carry__1_i_7_n_0,tmp_9_fu_768_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_9_fu_768_p2_carry__1_i_1
       (.I0(Q[23]),
        .I1(tmp_9_fu_768_p2_carry__1_i_9_n_5),
        .I2(Q[22]),
        .I3(tmp_9_fu_768_p2_carry__1_i_9_n_6),
        .O(tmp_9_fu_768_p2_carry__1_i_1_n_0));
  CARRY4 tmp_9_fu_768_p2_carry__1_i_10
       (.CI(tmp_9_fu_768_p2_carry__0_i_9_n_0),
        .CO({tmp_9_fu_768_p2_carry__1_i_10_n_0,tmp_9_fu_768_p2_carry__1_i_10_n_1,tmp_9_fu_768_p2_carry__1_i_10_n_2,tmp_9_fu_768_p2_carry__1_i_10_n_3}),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_323_reg[20:17]),
        .O({tmp_9_fu_768_p2_carry__1_i_10_n_4,tmp_9_fu_768_p2_carry__1_i_10_n_5,tmp_9_fu_768_p2_carry__1_i_10_n_6,tmp_9_fu_768_p2_carry__1_i_10_n_7}),
        .S({tmp_9_fu_768_p2_carry__1_i_15_n_0,tmp_9_fu_768_p2_carry__1_i_16_n_0,tmp_9_fu_768_p2_carry__1_i_17_n_0,tmp_9_fu_768_p2_carry__1_i_18_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_9_fu_768_p2_carry__1_i_11
       (.I0(t_V_2_reg_323_reg[24]),
        .O(tmp_9_fu_768_p2_carry__1_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_9_fu_768_p2_carry__1_i_12
       (.I0(t_V_2_reg_323_reg[23]),
        .O(tmp_9_fu_768_p2_carry__1_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_9_fu_768_p2_carry__1_i_13
       (.I0(t_V_2_reg_323_reg[22]),
        .O(tmp_9_fu_768_p2_carry__1_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_9_fu_768_p2_carry__1_i_14
       (.I0(t_V_2_reg_323_reg[21]),
        .O(tmp_9_fu_768_p2_carry__1_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_9_fu_768_p2_carry__1_i_15
       (.I0(t_V_2_reg_323_reg[20]),
        .O(tmp_9_fu_768_p2_carry__1_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_9_fu_768_p2_carry__1_i_16
       (.I0(t_V_2_reg_323_reg[19]),
        .O(tmp_9_fu_768_p2_carry__1_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_9_fu_768_p2_carry__1_i_17
       (.I0(t_V_2_reg_323_reg[18]),
        .O(tmp_9_fu_768_p2_carry__1_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_9_fu_768_p2_carry__1_i_18
       (.I0(t_V_2_reg_323_reg[17]),
        .O(tmp_9_fu_768_p2_carry__1_i_18_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_9_fu_768_p2_carry__1_i_2
       (.I0(Q[21]),
        .I1(tmp_9_fu_768_p2_carry__1_i_9_n_7),
        .I2(Q[20]),
        .I3(tmp_9_fu_768_p2_carry__1_i_10_n_4),
        .O(tmp_9_fu_768_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_9_fu_768_p2_carry__1_i_3
       (.I0(Q[19]),
        .I1(tmp_9_fu_768_p2_carry__1_i_10_n_5),
        .I2(Q[18]),
        .I3(tmp_9_fu_768_p2_carry__1_i_10_n_6),
        .O(tmp_9_fu_768_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_9_fu_768_p2_carry__1_i_4
       (.I0(Q[17]),
        .I1(tmp_9_fu_768_p2_carry__1_i_10_n_7),
        .I2(Q[16]),
        .I3(tmp_9_fu_768_p2_carry__0_i_9_n_4),
        .O(tmp_9_fu_768_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_9_fu_768_p2_carry__1_i_5
       (.I0(tmp_9_fu_768_p2_carry__1_i_9_n_5),
        .I1(Q[23]),
        .I2(tmp_9_fu_768_p2_carry__1_i_9_n_6),
        .I3(Q[22]),
        .O(tmp_9_fu_768_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_9_fu_768_p2_carry__1_i_6
       (.I0(tmp_9_fu_768_p2_carry__1_i_9_n_7),
        .I1(Q[21]),
        .I2(tmp_9_fu_768_p2_carry__1_i_10_n_4),
        .I3(Q[20]),
        .O(tmp_9_fu_768_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_9_fu_768_p2_carry__1_i_7
       (.I0(tmp_9_fu_768_p2_carry__1_i_10_n_5),
        .I1(Q[19]),
        .I2(tmp_9_fu_768_p2_carry__1_i_10_n_6),
        .I3(Q[18]),
        .O(tmp_9_fu_768_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_9_fu_768_p2_carry__1_i_8
       (.I0(tmp_9_fu_768_p2_carry__1_i_10_n_7),
        .I1(Q[17]),
        .I2(tmp_9_fu_768_p2_carry__0_i_9_n_4),
        .I3(Q[16]),
        .O(tmp_9_fu_768_p2_carry__1_i_8_n_0));
  CARRY4 tmp_9_fu_768_p2_carry__1_i_9
       (.CI(tmp_9_fu_768_p2_carry__1_i_10_n_0),
        .CO({tmp_9_fu_768_p2_carry__1_i_9_n_0,tmp_9_fu_768_p2_carry__1_i_9_n_1,tmp_9_fu_768_p2_carry__1_i_9_n_2,tmp_9_fu_768_p2_carry__1_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_323_reg[24:21]),
        .O({tmp_9_fu_768_p2_carry__1_i_9_n_4,tmp_9_fu_768_p2_carry__1_i_9_n_5,tmp_9_fu_768_p2_carry__1_i_9_n_6,tmp_9_fu_768_p2_carry__1_i_9_n_7}),
        .S({tmp_9_fu_768_p2_carry__1_i_11_n_0,tmp_9_fu_768_p2_carry__1_i_12_n_0,tmp_9_fu_768_p2_carry__1_i_13_n_0,tmp_9_fu_768_p2_carry__1_i_14_n_0}));
  CARRY4 tmp_9_fu_768_p2_carry__2
       (.CI(tmp_9_fu_768_p2_carry__1_n_0),
        .CO({tmp_9_fu_768_p2,tmp_9_fu_768_p2_carry__2_n_1,tmp_9_fu_768_p2_carry__2_n_2,tmp_9_fu_768_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_9_fu_768_p2_carry__2_i_1_n_0,tmp_9_fu_768_p2_carry__2_i_2_n_0,tmp_9_fu_768_p2_carry__2_i_3_n_0,tmp_9_fu_768_p2_carry__2_i_4_n_0}),
        .O(NLW_tmp_9_fu_768_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_9_fu_768_p2_carry__2_i_5_n_0,tmp_9_fu_768_p2_carry__2_i_6_n_0,tmp_9_fu_768_p2_carry__2_i_7_n_0,tmp_9_fu_768_p2_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_9_fu_768_p2_carry__2_i_1
       (.I0(ImagLoc_x_fu_748_p2),
        .I1(Q[31]),
        .I2(Q[30]),
        .I3(\or_cond_i_i_reg_1537_reg[0]_i_3_n_6 ),
        .O(tmp_9_fu_768_p2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_9_fu_768_p2_carry__2_i_10
       (.I0(t_V_2_reg_323_reg[28]),
        .O(tmp_9_fu_768_p2_carry__2_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_9_fu_768_p2_carry__2_i_11
       (.I0(t_V_2_reg_323_reg[27]),
        .O(tmp_9_fu_768_p2_carry__2_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_9_fu_768_p2_carry__2_i_12
       (.I0(t_V_2_reg_323_reg[26]),
        .O(tmp_9_fu_768_p2_carry__2_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_9_fu_768_p2_carry__2_i_13
       (.I0(t_V_2_reg_323_reg[25]),
        .O(tmp_9_fu_768_p2_carry__2_i_13_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_9_fu_768_p2_carry__2_i_2
       (.I0(Q[29]),
        .I1(\or_cond_i_i_reg_1537_reg[0]_i_3_n_7 ),
        .I2(Q[28]),
        .I3(tmp_9_fu_768_p2_carry__2_i_9_n_4),
        .O(tmp_9_fu_768_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_9_fu_768_p2_carry__2_i_3
       (.I0(Q[27]),
        .I1(tmp_9_fu_768_p2_carry__2_i_9_n_5),
        .I2(Q[26]),
        .I3(tmp_9_fu_768_p2_carry__2_i_9_n_6),
        .O(tmp_9_fu_768_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_9_fu_768_p2_carry__2_i_4
       (.I0(Q[25]),
        .I1(tmp_9_fu_768_p2_carry__2_i_9_n_7),
        .I2(Q[24]),
        .I3(tmp_9_fu_768_p2_carry__1_i_9_n_4),
        .O(tmp_9_fu_768_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_9_fu_768_p2_carry__2_i_5
       (.I0(Q[31]),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(\or_cond_i_i_reg_1537_reg[0]_i_3_n_6 ),
        .I3(Q[30]),
        .O(tmp_9_fu_768_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_9_fu_768_p2_carry__2_i_6
       (.I0(\or_cond_i_i_reg_1537_reg[0]_i_3_n_7 ),
        .I1(Q[29]),
        .I2(tmp_9_fu_768_p2_carry__2_i_9_n_4),
        .I3(Q[28]),
        .O(tmp_9_fu_768_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_9_fu_768_p2_carry__2_i_7
       (.I0(tmp_9_fu_768_p2_carry__2_i_9_n_5),
        .I1(Q[27]),
        .I2(tmp_9_fu_768_p2_carry__2_i_9_n_6),
        .I3(Q[26]),
        .O(tmp_9_fu_768_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_9_fu_768_p2_carry__2_i_8
       (.I0(tmp_9_fu_768_p2_carry__2_i_9_n_7),
        .I1(Q[25]),
        .I2(tmp_9_fu_768_p2_carry__1_i_9_n_4),
        .I3(Q[24]),
        .O(tmp_9_fu_768_p2_carry__2_i_8_n_0));
  CARRY4 tmp_9_fu_768_p2_carry__2_i_9
       (.CI(tmp_9_fu_768_p2_carry__1_i_9_n_0),
        .CO({tmp_9_fu_768_p2_carry__2_i_9_n_0,tmp_9_fu_768_p2_carry__2_i_9_n_1,tmp_9_fu_768_p2_carry__2_i_9_n_2,tmp_9_fu_768_p2_carry__2_i_9_n_3}),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_323_reg[28:25]),
        .O({tmp_9_fu_768_p2_carry__2_i_9_n_4,tmp_9_fu_768_p2_carry__2_i_9_n_5,tmp_9_fu_768_p2_carry__2_i_9_n_6,tmp_9_fu_768_p2_carry__2_i_9_n_7}),
        .S({tmp_9_fu_768_p2_carry__2_i_10_n_0,tmp_9_fu_768_p2_carry__2_i_11_n_0,tmp_9_fu_768_p2_carry__2_i_12_n_0,tmp_9_fu_768_p2_carry__2_i_13_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_9_fu_768_p2_carry_i_1
       (.I0(Q[7]),
        .I1(\x_reg_1541_reg[8]_i_2_n_5 ),
        .I2(Q[6]),
        .I3(\x_reg_1541_reg[8]_i_2_n_6 ),
        .O(tmp_9_fu_768_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_9_fu_768_p2_carry_i_2
       (.I0(Q[5]),
        .I1(\x_reg_1541_reg[8]_i_2_n_7 ),
        .I2(Q[4]),
        .I3(\x_reg_1541_reg[4]_i_2_n_4 ),
        .O(tmp_9_fu_768_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    tmp_9_fu_768_p2_carry_i_3
       (.I0(Q[3]),
        .I1(\x_reg_1541_reg[4]_i_2_n_5 ),
        .I2(Q[2]),
        .I3(\x_reg_1541_reg[4]_i_2_n_6 ),
        .O(tmp_9_fu_768_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hB222)) 
    tmp_9_fu_768_p2_carry_i_4
       (.I0(Q[1]),
        .I1(\x_reg_1541_reg[4]_i_2_n_7 ),
        .I2(t_V_2_reg_323_reg__0),
        .I3(Q[0]),
        .O(tmp_9_fu_768_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_9_fu_768_p2_carry_i_5
       (.I0(\x_reg_1541_reg[8]_i_2_n_5 ),
        .I1(Q[7]),
        .I2(\x_reg_1541_reg[8]_i_2_n_6 ),
        .I3(Q[6]),
        .O(tmp_9_fu_768_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_9_fu_768_p2_carry_i_6
       (.I0(\x_reg_1541_reg[8]_i_2_n_7 ),
        .I1(Q[5]),
        .I2(\x_reg_1541_reg[4]_i_2_n_4 ),
        .I3(Q[4]),
        .O(tmp_9_fu_768_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_9_fu_768_p2_carry_i_7
       (.I0(\x_reg_1541_reg[4]_i_2_n_5 ),
        .I1(Q[3]),
        .I2(\x_reg_1541_reg[4]_i_2_n_6 ),
        .I3(Q[2]),
        .O(tmp_9_fu_768_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h6006)) 
    tmp_9_fu_768_p2_carry_i_8
       (.I0(Q[0]),
        .I1(t_V_2_reg_323_reg__0),
        .I2(\x_reg_1541_reg[4]_i_2_n_7 ),
        .I3(Q[1]),
        .O(tmp_9_fu_768_p2_carry_i_8_n_0));
  CARRY4 tmp_s_fu_334_p2_carry
       (.CI(1'b0),
        .CO({tmp_s_fu_334_p2_carry_n_0,tmp_s_fu_334_p2_carry_n_1,tmp_s_fu_334_p2_carry_n_2,tmp_s_fu_334_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[1],1'b0}),
        .O(tmp_s_fu_334_p2[3:0]),
        .S({Q[3:2],tmp_s_fu_334_p2_carry_i_1_n_0,Q[0]}));
  CARRY4 tmp_s_fu_334_p2_carry__0
       (.CI(tmp_s_fu_334_p2_carry_n_0),
        .CO({tmp_s_fu_334_p2_carry__0_n_0,tmp_s_fu_334_p2_carry__0_n_1,tmp_s_fu_334_p2_carry__0_n_2,tmp_s_fu_334_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_334_p2[7:4]),
        .S(Q[7:4]));
  CARRY4 tmp_s_fu_334_p2_carry__1
       (.CI(tmp_s_fu_334_p2_carry__0_n_0),
        .CO({tmp_s_fu_334_p2_carry__1_n_0,tmp_s_fu_334_p2_carry__1_n_1,tmp_s_fu_334_p2_carry__1_n_2,tmp_s_fu_334_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_334_p2[11:8]),
        .S(Q[11:8]));
  CARRY4 tmp_s_fu_334_p2_carry__2
       (.CI(tmp_s_fu_334_p2_carry__1_n_0),
        .CO({tmp_s_fu_334_p2_carry__2_n_0,tmp_s_fu_334_p2_carry__2_n_1,tmp_s_fu_334_p2_carry__2_n_2,tmp_s_fu_334_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_334_p2[15:12]),
        .S(Q[15:12]));
  CARRY4 tmp_s_fu_334_p2_carry__3
       (.CI(tmp_s_fu_334_p2_carry__2_n_0),
        .CO({tmp_s_fu_334_p2_carry__3_n_0,tmp_s_fu_334_p2_carry__3_n_1,tmp_s_fu_334_p2_carry__3_n_2,tmp_s_fu_334_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_334_p2[19:16]),
        .S(Q[19:16]));
  CARRY4 tmp_s_fu_334_p2_carry__4
       (.CI(tmp_s_fu_334_p2_carry__3_n_0),
        .CO({tmp_s_fu_334_p2_carry__4_n_0,tmp_s_fu_334_p2_carry__4_n_1,tmp_s_fu_334_p2_carry__4_n_2,tmp_s_fu_334_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_334_p2[23:20]),
        .S(Q[23:20]));
  CARRY4 tmp_s_fu_334_p2_carry__5
       (.CI(tmp_s_fu_334_p2_carry__4_n_0),
        .CO({tmp_s_fu_334_p2_carry__5_n_0,tmp_s_fu_334_p2_carry__5_n_1,tmp_s_fu_334_p2_carry__5_n_2,tmp_s_fu_334_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_334_p2[27:24]),
        .S(Q[27:24]));
  CARRY4 tmp_s_fu_334_p2_carry__6
       (.CI(tmp_s_fu_334_p2_carry__5_n_0),
        .CO({NLW_tmp_s_fu_334_p2_carry__6_CO_UNCONNECTED[3],tmp_s_fu_334_p2_carry__6_n_1,tmp_s_fu_334_p2_carry__6_n_2,tmp_s_fu_334_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_334_p2[31:28]),
        .S(Q[31:28]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_s_fu_334_p2_carry_i_1
       (.I0(Q[1]),
        .O(tmp_s_fu_334_p2_carry_i_1_n_0));
  FDRE \tmp_s_reg_1396_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[0]),
        .Q(tmp_s_reg_1396[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[10]),
        .Q(tmp_s_reg_1396[10]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[11]),
        .Q(tmp_s_reg_1396[11]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[12]),
        .Q(tmp_s_reg_1396[12]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[13]),
        .Q(tmp_s_reg_1396[13]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[14]),
        .Q(tmp_s_reg_1396[14]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[15]),
        .Q(tmp_s_reg_1396[15]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[16]),
        .Q(tmp_s_reg_1396[16]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[17]),
        .Q(tmp_s_reg_1396[17]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[18]),
        .Q(tmp_s_reg_1396[18]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[19]),
        .Q(tmp_s_reg_1396[19]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[1]),
        .Q(tmp_s_reg_1396[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[20]),
        .Q(tmp_s_reg_1396[20]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[21]),
        .Q(tmp_s_reg_1396[21]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[22]),
        .Q(tmp_s_reg_1396[22]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[23]),
        .Q(tmp_s_reg_1396[23]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[24]),
        .Q(tmp_s_reg_1396[24]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[25]),
        .Q(tmp_s_reg_1396[25]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[26]),
        .Q(tmp_s_reg_1396[26]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[27]),
        .Q(tmp_s_reg_1396[27]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[28]),
        .Q(tmp_s_reg_1396[28]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[29]),
        .Q(tmp_s_reg_1396[29]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[2]),
        .Q(tmp_s_reg_1396[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[30]),
        .Q(tmp_s_reg_1396[30]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[31]),
        .Q(tmp_s_reg_1396[31]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[3]),
        .Q(tmp_s_reg_1396[3]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[4]),
        .Q(tmp_s_reg_1396[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[5]),
        .Q(tmp_s_reg_1396[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[6]),
        .Q(tmp_s_reg_1396[6]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[7]),
        .Q(tmp_s_reg_1396[7]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[8]),
        .Q(tmp_s_reg_1396[8]),
        .R(1'b0));
  FDRE \tmp_s_reg_1396_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_334_p2[9]),
        .Q(tmp_s_reg_1396[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h45FF00BA)) 
    \x_reg_1541[0]_i_1 
       (.I0(tmp_11_fu_801_p2),
        .I1(ImagLoc_x_fu_748_p2),
        .I2(tmp_9_fu_768_p2),
        .I3(t_V_2_reg_323_reg__0),
        .I4(p_assign_2_fu_806_p2[0]),
        .O(x_fu_837_p3[0]));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1541[10]_i_1 
       (.I0(p_assign_1_fu_787_p2[10]),
        .I1(tmp_11_fu_801_p2),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(tmp_9_fu_768_p2),
        .I4(\x_reg_1541_reg[10]_i_3_n_6 ),
        .I5(p_assign_2_fu_806_p2[10]),
        .O(x_fu_837_p3[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[10]_i_10 
       (.I0(t_V_2_reg_323_reg[10]),
        .O(\x_reg_1541[10]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[10]_i_11 
       (.I0(t_V_2_reg_323_reg[9]),
        .O(\x_reg_1541[10]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[10]_i_4 
       (.I0(t_V_2_reg_323_reg[11]),
        .O(\x_reg_1541[10]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[10]_i_5 
       (.I0(t_V_2_reg_323_reg[10]),
        .O(\x_reg_1541[10]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[10]_i_6 
       (.I0(t_V_2_reg_323_reg[9]),
        .O(\x_reg_1541[10]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[10]_i_7 
       (.I0(t_V_2_reg_323_reg[8]),
        .O(\x_reg_1541[10]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[10]_i_8 
       (.I0(t_V_2_reg_323_reg[12]),
        .O(\x_reg_1541[10]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[10]_i_9 
       (.I0(t_V_2_reg_323_reg[11]),
        .O(\x_reg_1541[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1541[1]_i_1 
       (.I0(p_assign_1_fu_787_p2[1]),
        .I1(tmp_11_fu_801_p2),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(tmp_9_fu_768_p2),
        .I4(\x_reg_1541_reg[4]_i_2_n_7 ),
        .I5(p_assign_2_fu_806_p2[1]),
        .O(x_fu_837_p3[1]));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1541[2]_i_1 
       (.I0(p_assign_1_fu_787_p2[2]),
        .I1(tmp_11_fu_801_p2),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(tmp_9_fu_768_p2),
        .I4(\x_reg_1541_reg[4]_i_2_n_6 ),
        .I5(p_assign_2_fu_806_p2[2]),
        .O(x_fu_837_p3[2]));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1541[3]_i_1 
       (.I0(p_assign_1_fu_787_p2[3]),
        .I1(tmp_11_fu_801_p2),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(tmp_9_fu_768_p2),
        .I4(\x_reg_1541_reg[4]_i_2_n_5 ),
        .I5(p_assign_2_fu_806_p2[3]),
        .O(x_fu_837_p3[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[3]_i_3 
       (.I0(t_V_2_reg_323_reg[1]),
        .O(\x_reg_1541[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[3]_i_4 
       (.I0(t_V_2_reg_323_reg[3]),
        .O(\x_reg_1541[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[3]_i_5 
       (.I0(t_V_2_reg_323_reg[2]),
        .O(\x_reg_1541[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[3]_i_6 
       (.I0(t_V_2_reg_323_reg__0),
        .O(p_assign_1_fu_787_p2[0]));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1541[4]_i_1 
       (.I0(p_assign_1_fu_787_p2[4]),
        .I1(tmp_11_fu_801_p2),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(tmp_9_fu_768_p2),
        .I4(\x_reg_1541_reg[4]_i_2_n_4 ),
        .I5(p_assign_2_fu_806_p2[4]),
        .O(x_fu_837_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[4]_i_3 
       (.I0(t_V_2_reg_323_reg[4]),
        .O(\x_reg_1541[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[4]_i_4 
       (.I0(t_V_2_reg_323_reg[3]),
        .O(\x_reg_1541[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[4]_i_5 
       (.I0(t_V_2_reg_323_reg[2]),
        .O(\x_reg_1541[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[4]_i_6 
       (.I0(t_V_2_reg_323_reg[1]),
        .O(\x_reg_1541[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1541[5]_i_1 
       (.I0(p_assign_1_fu_787_p2[5]),
        .I1(tmp_11_fu_801_p2),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(tmp_9_fu_768_p2),
        .I4(\x_reg_1541_reg[8]_i_2_n_7 ),
        .I5(p_assign_2_fu_806_p2[5]),
        .O(x_fu_837_p3[5]));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1541[6]_i_1 
       (.I0(p_assign_1_fu_787_p2[6]),
        .I1(tmp_11_fu_801_p2),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(tmp_9_fu_768_p2),
        .I4(\x_reg_1541_reg[8]_i_2_n_6 ),
        .I5(p_assign_2_fu_806_p2[6]),
        .O(x_fu_837_p3[6]));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1541[7]_i_1 
       (.I0(p_assign_1_fu_787_p2[7]),
        .I1(tmp_11_fu_801_p2),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(tmp_9_fu_768_p2),
        .I4(\x_reg_1541_reg[8]_i_2_n_5 ),
        .I5(p_assign_2_fu_806_p2[7]),
        .O(x_fu_837_p3[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[7]_i_3 
       (.I0(t_V_2_reg_323_reg[7]),
        .O(\x_reg_1541[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[7]_i_4 
       (.I0(t_V_2_reg_323_reg[6]),
        .O(\x_reg_1541[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[7]_i_5 
       (.I0(t_V_2_reg_323_reg[5]),
        .O(\x_reg_1541[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[7]_i_6 
       (.I0(t_V_2_reg_323_reg[4]),
        .O(\x_reg_1541[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1541[8]_i_1 
       (.I0(p_assign_1_fu_787_p2[8]),
        .I1(tmp_11_fu_801_p2),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(tmp_9_fu_768_p2),
        .I4(\x_reg_1541_reg[8]_i_2_n_4 ),
        .I5(p_assign_2_fu_806_p2[8]),
        .O(x_fu_837_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[8]_i_3 
       (.I0(t_V_2_reg_323_reg[8]),
        .O(\x_reg_1541[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[8]_i_4 
       (.I0(t_V_2_reg_323_reg[7]),
        .O(\x_reg_1541[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[8]_i_5 
       (.I0(t_V_2_reg_323_reg[6]),
        .O(\x_reg_1541[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1541[8]_i_6 
       (.I0(t_V_2_reg_323_reg[5]),
        .O(\x_reg_1541[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1541[9]_i_1 
       (.I0(p_assign_1_fu_787_p2[9]),
        .I1(tmp_11_fu_801_p2),
        .I2(ImagLoc_x_fu_748_p2),
        .I3(tmp_9_fu_768_p2),
        .I4(\x_reg_1541_reg[10]_i_3_n_7 ),
        .I5(p_assign_2_fu_806_p2[9]),
        .O(x_fu_837_p3[9]));
  FDRE \x_reg_1541_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1537[0]_i_1_n_0 ),
        .D(x_fu_837_p3[0]),
        .Q(x_reg_1541[0]),
        .R(1'b0));
  FDRE \x_reg_1541_reg[10] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1537[0]_i_1_n_0 ),
        .D(x_fu_837_p3[10]),
        .Q(x_reg_1541[10]),
        .R(1'b0));
  CARRY4 \x_reg_1541_reg[10]_i_2 
       (.CI(\x_reg_1541_reg[7]_i_2_n_0 ),
        .CO({\x_reg_1541_reg[10]_i_2_n_0 ,\x_reg_1541_reg[10]_i_2_n_1 ,\x_reg_1541_reg[10]_i_2_n_2 ,\x_reg_1541_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_787_p2[11:8]),
        .S({\x_reg_1541[10]_i_4_n_0 ,\x_reg_1541[10]_i_5_n_0 ,\x_reg_1541[10]_i_6_n_0 ,\x_reg_1541[10]_i_7_n_0 }));
  CARRY4 \x_reg_1541_reg[10]_i_3 
       (.CI(\x_reg_1541_reg[8]_i_2_n_0 ),
        .CO({\x_reg_1541_reg[10]_i_3_n_0 ,\x_reg_1541_reg[10]_i_3_n_1 ,\x_reg_1541_reg[10]_i_3_n_2 ,\x_reg_1541_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_323_reg[12:9]),
        .O({\x_reg_1541_reg[10]_i_3_n_4 ,\x_reg_1541_reg[10]_i_3_n_5 ,\x_reg_1541_reg[10]_i_3_n_6 ,\x_reg_1541_reg[10]_i_3_n_7 }),
        .S({\x_reg_1541[10]_i_8_n_0 ,\x_reg_1541[10]_i_9_n_0 ,\x_reg_1541[10]_i_10_n_0 ,\x_reg_1541[10]_i_11_n_0 }));
  FDRE \x_reg_1541_reg[1] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1537[0]_i_1_n_0 ),
        .D(x_fu_837_p3[1]),
        .Q(x_reg_1541[1]),
        .R(1'b0));
  FDRE \x_reg_1541_reg[2] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1537[0]_i_1_n_0 ),
        .D(x_fu_837_p3[2]),
        .Q(x_reg_1541[2]),
        .R(1'b0));
  FDRE \x_reg_1541_reg[3] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1537[0]_i_1_n_0 ),
        .D(x_fu_837_p3[3]),
        .Q(x_reg_1541[3]),
        .R(1'b0));
  CARRY4 \x_reg_1541_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\x_reg_1541_reg[3]_i_2_n_0 ,\x_reg_1541_reg[3]_i_2_n_1 ,\x_reg_1541_reg[3]_i_2_n_2 ,\x_reg_1541_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\x_reg_1541[3]_i_3_n_0 ,1'b0}),
        .O({p_assign_1_fu_787_p2[3:1],\NLW_x_reg_1541_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\x_reg_1541[3]_i_4_n_0 ,\x_reg_1541[3]_i_5_n_0 ,t_V_2_reg_323_reg[1],p_assign_1_fu_787_p2[0]}));
  FDRE \x_reg_1541_reg[4] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1537[0]_i_1_n_0 ),
        .D(x_fu_837_p3[4]),
        .Q(x_reg_1541[4]),
        .R(1'b0));
  CARRY4 \x_reg_1541_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\x_reg_1541_reg[4]_i_2_n_0 ,\x_reg_1541_reg[4]_i_2_n_1 ,\x_reg_1541_reg[4]_i_2_n_2 ,\x_reg_1541_reg[4]_i_2_n_3 }),
        .CYINIT(t_V_2_reg_323_reg__0),
        .DI(t_V_2_reg_323_reg[4:1]),
        .O({\x_reg_1541_reg[4]_i_2_n_4 ,\x_reg_1541_reg[4]_i_2_n_5 ,\x_reg_1541_reg[4]_i_2_n_6 ,\x_reg_1541_reg[4]_i_2_n_7 }),
        .S({\x_reg_1541[4]_i_3_n_0 ,\x_reg_1541[4]_i_4_n_0 ,\x_reg_1541[4]_i_5_n_0 ,\x_reg_1541[4]_i_6_n_0 }));
  FDRE \x_reg_1541_reg[5] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1537[0]_i_1_n_0 ),
        .D(x_fu_837_p3[5]),
        .Q(x_reg_1541[5]),
        .R(1'b0));
  FDRE \x_reg_1541_reg[6] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1537[0]_i_1_n_0 ),
        .D(x_fu_837_p3[6]),
        .Q(x_reg_1541[6]),
        .R(1'b0));
  FDRE \x_reg_1541_reg[7] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1537[0]_i_1_n_0 ),
        .D(x_fu_837_p3[7]),
        .Q(x_reg_1541[7]),
        .R(1'b0));
  CARRY4 \x_reg_1541_reg[7]_i_2 
       (.CI(\x_reg_1541_reg[3]_i_2_n_0 ),
        .CO({\x_reg_1541_reg[7]_i_2_n_0 ,\x_reg_1541_reg[7]_i_2_n_1 ,\x_reg_1541_reg[7]_i_2_n_2 ,\x_reg_1541_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_787_p2[7:4]),
        .S({\x_reg_1541[7]_i_3_n_0 ,\x_reg_1541[7]_i_4_n_0 ,\x_reg_1541[7]_i_5_n_0 ,\x_reg_1541[7]_i_6_n_0 }));
  FDRE \x_reg_1541_reg[8] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1537[0]_i_1_n_0 ),
        .D(x_fu_837_p3[8]),
        .Q(x_reg_1541[8]),
        .R(1'b0));
  CARRY4 \x_reg_1541_reg[8]_i_2 
       (.CI(\x_reg_1541_reg[4]_i_2_n_0 ),
        .CO({\x_reg_1541_reg[8]_i_2_n_0 ,\x_reg_1541_reg[8]_i_2_n_1 ,\x_reg_1541_reg[8]_i_2_n_2 ,\x_reg_1541_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_2_reg_323_reg[8:5]),
        .O({\x_reg_1541_reg[8]_i_2_n_4 ,\x_reg_1541_reg[8]_i_2_n_5 ,\x_reg_1541_reg[8]_i_2_n_6 ,\x_reg_1541_reg[8]_i_2_n_7 }),
        .S({\x_reg_1541[8]_i_3_n_0 ,\x_reg_1541[8]_i_4_n_0 ,\x_reg_1541[8]_i_5_n_0 ,\x_reg_1541[8]_i_6_n_0 }));
  FDRE \x_reg_1541_reg[9] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1537[0]_i_1_n_0 ),
        .D(x_fu_837_p3[9]),
        .Q(x_reg_1541[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_1_reg_1498[0]_i_1 
       (.I0(\t_V_reg_312_reg_n_0_[0] ),
        .I1(p_assign_6_1_fu_518_p2),
        .I2(\y_1_1_reg_1498_reg[1]_i_4_n_7 ),
        .O(y_1_1_fu_668_p3[0]));
  LUT6 #(
    .INIT(64'hF3C0FFDDF3C02200)) 
    \y_1_1_reg_1498[1]_i_1 
       (.I0(tmp_155_1_fu_538_p2),
        .I1(p_assign_6_1_fu_518_p2),
        .I2(p_assign_7_1_fu_557_p2[1]),
        .I3(\y_1_1_reg_1498_reg[1]_i_4_n_6 ),
        .I4(tmp_165_1_fu_571_p2_carry__2_n_0),
        .I5(\y_1_1_reg_1498[1]_i_5_n_0 ),
        .O(y_1_1_fu_668_p3[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_1_reg_1498[1]_i_10 
       (.I0(\t_V_reg_312_reg_n_0_[1] ),
        .O(\y_1_1_reg_1498[1]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_1_reg_1498[1]_i_11 
       (.I0(\t_V_reg_312_reg_n_0_[4] ),
        .O(\y_1_1_reg_1498[1]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_1_reg_1498[1]_i_12 
       (.I0(\t_V_reg_312_reg_n_0_[3] ),
        .O(\y_1_1_reg_1498[1]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_1_reg_1498[1]_i_13 
       (.I0(\t_V_reg_312_reg_n_0_[2] ),
        .O(\y_1_1_reg_1498[1]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_1_reg_1498[1]_i_14 
       (.I0(\t_V_reg_312_reg_n_0_[3] ),
        .O(\y_1_1_reg_1498[1]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_1_reg_1498[1]_i_15 
       (.I0(\t_V_reg_312_reg_n_0_[2] ),
        .O(\y_1_1_reg_1498[1]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_1_reg_1498[1]_i_16 
       (.I0(\t_V_reg_312_reg_n_0_[1] ),
        .O(\y_1_1_reg_1498[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hC3AAC3553C553CAA)) 
    \y_1_1_reg_1498[1]_i_5 
       (.I0(\y_1_1_reg_1498_reg[1]_i_4_n_7 ),
        .I1(\t_V_reg_312_reg_n_0_[0] ),
        .I2(p_assign_7_1_fu_557_p2[1]),
        .I3(p_assign_6_1_fu_518_p2),
        .I4(\y_1_1_reg_1498_reg[1]_i_4_n_6 ),
        .I5(p_neg393_i_reg_1406[0]),
        .O(\y_1_1_reg_1498[1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_1_reg_1498[1]_i_6 
       (.I0(\t_V_reg_312_reg_n_0_[31] ),
        .O(\y_1_1_reg_1498[1]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_1_reg_1498[1]_i_7 
       (.I0(\t_V_reg_312_reg_n_0_[30] ),
        .O(\y_1_1_reg_1498[1]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_1_reg_1498[1]_i_8 
       (.I0(\t_V_reg_312_reg_n_0_[29] ),
        .O(\y_1_1_reg_1498[1]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_1_reg_1498[1]_i_9 
       (.I0(\t_V_reg_312_reg_n_0_[28] ),
        .O(\y_1_1_reg_1498[1]_i_9_n_0 ));
  FDRE \y_1_1_reg_1498_reg[0] 
       (.C(ap_clk),
        .CE(icmp_reg_14730),
        .D(y_1_1_fu_668_p3[0]),
        .Q(y_1_1_reg_1498[0]),
        .R(1'b0));
  FDRE \y_1_1_reg_1498_reg[1] 
       (.C(ap_clk),
        .CE(icmp_reg_14730),
        .D(y_1_1_fu_668_p3[1]),
        .Q(y_1_1_reg_1498[1]),
        .R(1'b0));
  CARRY4 \y_1_1_reg_1498_reg[1]_i_2 
       (.CI(tmp_165_1_fu_571_p2_carry__2_i_13_n_0),
        .CO({\NLW_y_1_1_reg_1498_reg[1]_i_2_CO_UNCONNECTED [3],\y_1_1_reg_1498_reg[1]_i_2_n_1 ,\y_1_1_reg_1498_reg[1]_i_2_n_2 ,\y_1_1_reg_1498_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\t_V_reg_312_reg_n_0_[30] ,\t_V_reg_312_reg_n_0_[29] ,\t_V_reg_312_reg_n_0_[28] }),
        .O({p_assign_6_1_fu_518_p2,\y_1_1_reg_1498_reg[1]_i_2_n_5 ,\y_1_1_reg_1498_reg[1]_i_2_n_6 ,\y_1_1_reg_1498_reg[1]_i_2_n_7 }),
        .S({\y_1_1_reg_1498[1]_i_6_n_0 ,\y_1_1_reg_1498[1]_i_7_n_0 ,\y_1_1_reg_1498[1]_i_8_n_0 ,\y_1_1_reg_1498[1]_i_9_n_0 }));
  CARRY4 \y_1_1_reg_1498_reg[1]_i_3 
       (.CI(1'b0),
        .CO({\y_1_1_reg_1498_reg[1]_i_3_n_0 ,\y_1_1_reg_1498_reg[1]_i_3_n_1 ,\y_1_1_reg_1498_reg[1]_i_3_n_2 ,\y_1_1_reg_1498_reg[1]_i_3_n_3 }),
        .CYINIT(i_V_fu_411_p2[0]),
        .DI({1'b0,1'b0,1'b0,\y_1_1_reg_1498[1]_i_10_n_0 }),
        .O(p_assign_7_1_fu_557_p2[4:1]),
        .S({\y_1_1_reg_1498[1]_i_11_n_0 ,\y_1_1_reg_1498[1]_i_12_n_0 ,\y_1_1_reg_1498[1]_i_13_n_0 ,\t_V_reg_312_reg_n_0_[1] }));
  CARRY4 \y_1_1_reg_1498_reg[1]_i_4 
       (.CI(1'b0),
        .CO({\y_1_1_reg_1498_reg[1]_i_4_n_0 ,\y_1_1_reg_1498_reg[1]_i_4_n_1 ,\y_1_1_reg_1498_reg[1]_i_4_n_2 ,\y_1_1_reg_1498_reg[1]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_312_reg_n_0_[3] ,\t_V_reg_312_reg_n_0_[2] ,\t_V_reg_312_reg_n_0_[1] ,1'b0}),
        .O({\y_1_1_reg_1498_reg[1]_i_4_n_4 ,\y_1_1_reg_1498_reg[1]_i_4_n_5 ,\y_1_1_reg_1498_reg[1]_i_4_n_6 ,\y_1_1_reg_1498_reg[1]_i_4_n_7 }),
        .S({\y_1_1_reg_1498[1]_i_14_n_0 ,\y_1_1_reg_1498[1]_i_15_n_0 ,\y_1_1_reg_1498[1]_i_16_n_0 ,\t_V_reg_312_reg_n_0_[0] }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \y_1_2_reg_1503[1]_i_1 
       (.I0(\i_V_reg_1463_reg[4]_i_1_n_7 ),
        .I1(tmp_155_2_fu_601_p2),
        .I2(p_assign_6_2_fu_581_p2),
        .I3(\y_1_2_reg_1503[1]_i_3_n_0 ),
        .O(y_1_2_fu_684_p3));
  LUT6 #(
    .INIT(64'hB4BBB444E1EEE111)) 
    \y_1_2_reg_1503[1]_i_3 
       (.I0(tmp_165_2_fu_634_p2_carry__2_n_0),
        .I1(\t_V_reg_312_reg_n_0_[0] ),
        .I2(p_assign_7_2_fu_620_p2[1]),
        .I3(p_assign_6_2_fu_581_p2),
        .I4(\i_V_reg_1463_reg[4]_i_1_n_7 ),
        .I5(p_neg393_i_reg_1406[0]),
        .O(\y_1_2_reg_1503[1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_2_reg_1503[1]_i_4 
       (.I0(\t_V_reg_312_reg_n_0_[31] ),
        .O(\y_1_2_reg_1503[1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_2_reg_1503[1]_i_5 
       (.I0(\t_V_reg_312_reg_n_0_[30] ),
        .O(\y_1_2_reg_1503[1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_2_reg_1503[1]_i_6 
       (.I0(\t_V_reg_312_reg_n_0_[29] ),
        .O(\y_1_2_reg_1503[1]_i_6_n_0 ));
  FDRE \y_1_2_reg_1503_reg[0] 
       (.C(ap_clk),
        .CE(icmp_reg_14730),
        .D(i_V_fu_411_p2[0]),
        .Q(y_1_2_reg_1503[0]),
        .R(1'b0));
  FDRE \y_1_2_reg_1503_reg[1] 
       (.C(ap_clk),
        .CE(icmp_reg_14730),
        .D(y_1_2_fu_684_p3),
        .Q(y_1_2_reg_1503[1]),
        .R(1'b0));
  CARRY4 \y_1_2_reg_1503_reg[1]_i_2 
       (.CI(tmp_165_2_fu_634_p2_carry__2_i_11_n_0),
        .CO({\NLW_y_1_2_reg_1503_reg[1]_i_2_CO_UNCONNECTED [3:2],\y_1_2_reg_1503_reg[1]_i_2_n_2 ,\y_1_2_reg_1503_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\t_V_reg_312_reg_n_0_[30] ,\t_V_reg_312_reg_n_0_[29] }),
        .O({\NLW_y_1_2_reg_1503_reg[1]_i_2_O_UNCONNECTED [3],p_assign_6_2_fu_581_p2,\y_1_2_reg_1503_reg[1]_i_2_n_6 ,\y_1_2_reg_1503_reg[1]_i_2_n_7 }),
        .S({1'b0,\y_1_2_reg_1503[1]_i_4_n_0 ,\y_1_2_reg_1503[1]_i_5_n_0 ,\y_1_2_reg_1503[1]_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \y_1_reg_1493[0]_i_1 
       (.I0(p_assign_7_fu_494_p2[0]),
        .I1(p_0_in),
        .I2(\t_V_reg_312_reg_n_0_[0] ),
        .O(y_1_fu_652_p3[0]));
  LUT6 #(
    .INIT(64'hF3C0FFDDF3C02200)) 
    \y_1_reg_1493[1]_i_1 
       (.I0(tmp_16_fu_475_p2),
        .I1(p_0_in),
        .I2(p_assign_7_fu_494_p2[1]),
        .I3(\y_1_reg_1493_reg[1]_i_4_n_7 ),
        .I4(tmp_18_fu_508_p2_carry__2_n_0),
        .I5(\y_1_reg_1493[1]_i_5_n_0 ),
        .O(y_1_fu_652_p3[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1493[1]_i_10 
       (.I0(\t_V_reg_312_reg_n_0_[3] ),
        .O(\y_1_reg_1493[1]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1493[1]_i_11 
       (.I0(\t_V_reg_312_reg_n_0_[2] ),
        .O(\y_1_reg_1493[1]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1493[1]_i_12 
       (.I0(\t_V_reg_312_reg_n_0_[0] ),
        .O(\y_1_reg_1493[1]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1493[1]_i_13 
       (.I0(\t_V_reg_312_reg_n_0_[4] ),
        .O(\y_1_reg_1493[1]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1493[1]_i_14 
       (.I0(\t_V_reg_312_reg_n_0_[3] ),
        .O(\y_1_reg_1493[1]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1493[1]_i_15 
       (.I0(\t_V_reg_312_reg_n_0_[2] ),
        .O(\y_1_reg_1493[1]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1493[1]_i_16 
       (.I0(\t_V_reg_312_reg_n_0_[1] ),
        .O(\y_1_reg_1493[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hC355C3AA3CAA3C55)) 
    \y_1_reg_1493[1]_i_5 
       (.I0(\t_V_reg_312_reg_n_0_[0] ),
        .I1(p_assign_7_fu_494_p2[0]),
        .I2(p_assign_7_fu_494_p2[1]),
        .I3(p_0_in),
        .I4(\y_1_reg_1493_reg[1]_i_4_n_7 ),
        .I5(p_neg393_i_reg_1406[0]),
        .O(\y_1_reg_1493[1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1493[1]_i_6 
       (.I0(\t_V_reg_312_reg_n_0_[31] ),
        .O(\y_1_reg_1493[1]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1493[1]_i_7 
       (.I0(\t_V_reg_312_reg_n_0_[30] ),
        .O(\y_1_reg_1493[1]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1493[1]_i_8 
       (.I0(\t_V_reg_312_reg_n_0_[29] ),
        .O(\y_1_reg_1493[1]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1493[1]_i_9 
       (.I0(\t_V_reg_312_reg_n_0_[1] ),
        .O(\y_1_reg_1493[1]_i_9_n_0 ));
  FDRE \y_1_reg_1493_reg[0] 
       (.C(ap_clk),
        .CE(icmp_reg_14730),
        .D(y_1_fu_652_p3[0]),
        .Q(y_1_reg_1493[0]),
        .R(1'b0));
  FDRE \y_1_reg_1493_reg[1] 
       (.C(ap_clk),
        .CE(icmp_reg_14730),
        .D(y_1_fu_652_p3[1]),
        .Q(y_1_reg_1493[1]),
        .R(1'b0));
  CARRY4 \y_1_reg_1493_reg[1]_i_2 
       (.CI(tmp_18_fu_508_p2_carry__2_i_11_n_0),
        .CO({\NLW_y_1_reg_1493_reg[1]_i_2_CO_UNCONNECTED [3:2],\y_1_reg_1493_reg[1]_i_2_n_2 ,\y_1_reg_1493_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\t_V_reg_312_reg_n_0_[30] ,\t_V_reg_312_reg_n_0_[29] }),
        .O({\NLW_y_1_reg_1493_reg[1]_i_2_O_UNCONNECTED [3],p_0_in,\y_1_reg_1493_reg[1]_i_2_n_6 ,\y_1_reg_1493_reg[1]_i_2_n_7 }),
        .S({1'b0,\y_1_reg_1493[1]_i_6_n_0 ,\y_1_reg_1493[1]_i_7_n_0 ,\y_1_reg_1493[1]_i_8_n_0 }));
  CARRY4 \y_1_reg_1493_reg[1]_i_3 
       (.CI(1'b0),
        .CO({\y_1_reg_1493_reg[1]_i_3_n_0 ,\y_1_reg_1493_reg[1]_i_3_n_1 ,\y_1_reg_1493_reg[1]_i_3_n_2 ,\y_1_reg_1493_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\y_1_reg_1493[1]_i_9_n_0 ,1'b0}),
        .O(p_assign_7_fu_494_p2[3:0]),
        .S({\y_1_reg_1493[1]_i_10_n_0 ,\y_1_reg_1493[1]_i_11_n_0 ,\t_V_reg_312_reg_n_0_[1] ,\y_1_reg_1493[1]_i_12_n_0 }));
  CARRY4 \y_1_reg_1493_reg[1]_i_4 
       (.CI(1'b0),
        .CO({\y_1_reg_1493_reg[1]_i_4_n_0 ,\y_1_reg_1493_reg[1]_i_4_n_1 ,\y_1_reg_1493_reg[1]_i_4_n_2 ,\y_1_reg_1493_reg[1]_i_4_n_3 }),
        .CYINIT(\t_V_reg_312_reg_n_0_[0] ),
        .DI({\t_V_reg_312_reg_n_0_[4] ,\t_V_reg_312_reg_n_0_[3] ,\t_V_reg_312_reg_n_0_[2] ,\t_V_reg_312_reg_n_0_[1] }),
        .O({\y_1_reg_1493_reg[1]_i_4_n_4 ,\y_1_reg_1493_reg[1]_i_4_n_5 ,\y_1_reg_1493_reg[1]_i_4_n_6 ,\y_1_reg_1493_reg[1]_i_4_n_7 }),
        .S({\y_1_reg_1493[1]_i_13_n_0 ,\y_1_reg_1493[1]_i_14_n_0 ,\y_1_reg_1493[1]_i_15_n_0 ,\y_1_reg_1493[1]_i_16_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg
   (DOBDO,
    D,
    col_buf_0_val_0_0_fu_898_p3,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ram_reg,
    DIADI,
    p,
    col_buf_0_val_1_0_fu_916_p3,
    tmp_13_reg_1486,
    col_buf_0_val_2_0_fu_934_p3,
    p_0,
    brmerge_reg_1547_pp0_iter1_reg,
    \right_border_buf_0_s_fu_162_reg[7] ,
    \right_border_buf_0_s_fu_162_reg[7]_0 ,
    \right_border_buf_0_s_fu_162_reg[7]_1 );
  output [7:0]DOBDO;
  output [2:0]D;
  output [7:0]col_buf_0_val_0_0_fu_898_p3;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ram_reg;
  input [7:0]DIADI;
  input [1:0]p;
  input [2:0]col_buf_0_val_1_0_fu_916_p3;
  input tmp_13_reg_1486;
  input [1:0]col_buf_0_val_2_0_fu_934_p3;
  input p_0;
  input brmerge_reg_1547_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_s_fu_162_reg[7] ;
  input [1:0]\right_border_buf_0_s_fu_162_reg[7]_0 ;
  input [7:0]\right_border_buf_0_s_fu_162_reg[7]_1 ;

  wire [2:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_1547_pp0_iter1_reg;
  wire [7:0]col_buf_0_val_0_0_fu_898_p3;
  wire [2:0]col_buf_0_val_1_0_fu_916_p3;
  wire [1:0]col_buf_0_val_2_0_fu_934_p3;
  wire k_buf_0_val_3_ce0;
  wire [1:0]p;
  wire p_0;
  wire [10:0]ram_reg;
  wire [7:0]\right_border_buf_0_s_fu_162_reg[7] ;
  wire [1:0]\right_border_buf_0_s_fu_162_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_s_fu_162_reg[7]_1 ;
  wire tmp_13_reg_1486;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram_31 Filter2D_k_buf_0_eOg_ram_U
       (.D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_reg_1547_pp0_iter1_reg(brmerge_reg_1547_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_898_p3(col_buf_0_val_0_0_fu_898_p3),
        .col_buf_0_val_1_0_fu_916_p3(col_buf_0_val_1_0_fu_916_p3),
        .col_buf_0_val_2_0_fu_934_p3(col_buf_0_val_2_0_fu_934_p3),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .p(p),
        .p_0(p_0),
        .ram_reg_0(ram_reg),
        .\right_border_buf_0_s_fu_162_reg[7] (\right_border_buf_0_s_fu_162_reg[7] ),
        .\right_border_buf_0_s_fu_162_reg[7]_0 (\right_border_buf_0_s_fu_162_reg[7]_0 ),
        .\right_border_buf_0_s_fu_162_reg[7]_1 (\right_border_buf_0_s_fu_162_reg[7]_1 ),
        .tmp_13_reg_1486(tmp_13_reg_1486));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_28
   (ram_reg,
    E,
    \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter5_reg,
    \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_0 ,
    \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_1 ,
    col_buf_0_val_1_0_fu_916_p3,
    D,
    \tmp_24_reg_1518_reg[0] ,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ram_reg_0,
    ram_reg_1,
    or_cond_i_i_reg_1537_pp0_iter1_reg,
    ram_reg_2,
    \right_border_buf_0_2_fu_170_reg[0] ,
    tmp_5_reg_1468,
    \right_border_buf_0_2_fu_170_reg[0]_0 ,
    ap_enable_reg_pp0_iter2,
    \right_border_buf_0_2_fu_170_reg[0]_1 ,
    or_cond_i_reg_1554_pp0_iter4_reg,
    sobel_img_data_strea_full_n,
    gray_img_data_stream_empty_n,
    brmerge_reg_1547_pp0_iter1_reg,
    \right_border_buf_0_3_fu_174_reg[7] ,
    \right_border_buf_0_3_fu_174_reg[7]_0 ,
    \right_border_buf_0_3_fu_174_reg[7]_1 ,
    p,
    col_buf_0_val_0_0_fu_898_p3,
    tmp_13_reg_1486,
    col_buf_0_val_2_0_fu_934_p3,
    \src_kernel_win_0_va_7_reg_1590_reg[6] );
  output [7:0]ram_reg;
  output [0:0]E;
  output \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0] ;
  output ap_enable_reg_pp0_iter5_reg;
  output \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_0 ;
  output \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_1 ;
  output [7:0]col_buf_0_val_1_0_fu_916_p3;
  output [4:0]D;
  output [0:0]\tmp_24_reg_1518_reg[0] ;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input or_cond_i_i_reg_1537_pp0_iter1_reg;
  input ram_reg_2;
  input \right_border_buf_0_2_fu_170_reg[0] ;
  input tmp_5_reg_1468;
  input \right_border_buf_0_2_fu_170_reg[0]_0 ;
  input ap_enable_reg_pp0_iter2;
  input \right_border_buf_0_2_fu_170_reg[0]_1 ;
  input or_cond_i_reg_1554_pp0_iter4_reg;
  input sobel_img_data_strea_full_n;
  input gray_img_data_stream_empty_n;
  input brmerge_reg_1547_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_3_fu_174_reg[7] ;
  input [1:0]\right_border_buf_0_3_fu_174_reg[7]_0 ;
  input [7:0]\right_border_buf_0_3_fu_174_reg[7]_1 ;
  input [1:0]p;
  input [4:0]col_buf_0_val_0_0_fu_898_p3;
  input tmp_13_reg_1486;
  input [4:0]col_buf_0_val_2_0_fu_934_p3;
  input [1:0]\src_kernel_win_0_va_7_reg_1590_reg[6] ;

  wire [4:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter5_reg;
  wire brmerge_reg_1547_pp0_iter1_reg;
  wire [4:0]col_buf_0_val_0_0_fu_898_p3;
  wire [7:0]col_buf_0_val_1_0_fu_916_p3;
  wire [4:0]col_buf_0_val_2_0_fu_934_p3;
  wire \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0] ;
  wire \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_0 ;
  wire \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_1 ;
  wire gray_img_data_stream_empty_n;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i_i_reg_1537_pp0_iter1_reg;
  wire or_cond_i_reg_1554_pp0_iter4_reg;
  wire [1:0]p;
  wire [7:0]ram_reg;
  wire [10:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire \right_border_buf_0_2_fu_170_reg[0] ;
  wire \right_border_buf_0_2_fu_170_reg[0]_0 ;
  wire \right_border_buf_0_2_fu_170_reg[0]_1 ;
  wire [7:0]\right_border_buf_0_3_fu_174_reg[7] ;
  wire [1:0]\right_border_buf_0_3_fu_174_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_3_fu_174_reg[7]_1 ;
  wire sobel_img_data_strea_full_n;
  wire [1:0]\src_kernel_win_0_va_7_reg_1590_reg[6] ;
  wire tmp_13_reg_1486;
  wire [0:0]\tmp_24_reg_1518_reg[0] ;
  wire tmp_5_reg_1468;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram_30 Filter2D_k_buf_0_eOg_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg),
        .brmerge_reg_1547_pp0_iter1_reg(brmerge_reg_1547_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_898_p3(col_buf_0_val_0_0_fu_898_p3),
        .col_buf_0_val_1_0_fu_916_p3(col_buf_0_val_1_0_fu_916_p3),
        .col_buf_0_val_2_0_fu_934_p3(col_buf_0_val_2_0_fu_934_p3),
        .\exitcond388_i_reg_1528_pp0_iter1_reg_reg[0] (\exitcond388_i_reg_1528_pp0_iter1_reg_reg[0] ),
        .\exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_0 (\exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_0 ),
        .\exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_1 (\exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_1 ),
        .gray_img_data_stream_empty_n(gray_img_data_stream_empty_n),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1537_pp0_iter1_reg(or_cond_i_i_reg_1537_pp0_iter1_reg),
        .or_cond_i_reg_1554_pp0_iter4_reg(or_cond_i_reg_1554_pp0_iter4_reg),
        .p(p),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .\right_border_buf_0_2_fu_170_reg[0] (\right_border_buf_0_2_fu_170_reg[0] ),
        .\right_border_buf_0_2_fu_170_reg[0]_0 (\right_border_buf_0_2_fu_170_reg[0]_0 ),
        .\right_border_buf_0_2_fu_170_reg[0]_1 (\right_border_buf_0_2_fu_170_reg[0]_1 ),
        .\right_border_buf_0_3_fu_174_reg[7] (\right_border_buf_0_3_fu_174_reg[7] ),
        .\right_border_buf_0_3_fu_174_reg[7]_0 (\right_border_buf_0_3_fu_174_reg[7]_0 ),
        .\right_border_buf_0_3_fu_174_reg[7]_1 (\right_border_buf_0_3_fu_174_reg[7]_1 ),
        .sobel_img_data_strea_full_n(sobel_img_data_strea_full_n),
        .\src_kernel_win_0_va_7_reg_1590_reg[6] (\src_kernel_win_0_va_7_reg_1590_reg[6] ),
        .tmp_13_reg_1486(tmp_13_reg_1486),
        .\tmp_24_reg_1518_reg[0] (\tmp_24_reg_1518_reg[0] ),
        .tmp_5_reg_1468(tmp_5_reg_1468));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_29
   (WEA,
    k_buf_0_val_3_ce0,
    D,
    col_buf_0_val_2_0_fu_934_p3,
    \tmp_23_reg_1513_reg[1] ,
    ram_reg,
    ap_clk,
    Q,
    ram_reg_0,
    ram_reg_1,
    E,
    or_cond_i_i_reg_1537_pp0_iter1_reg,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ap_enable_reg_pp0_iter1,
    ram_reg_5,
    ram_reg_6,
    \src_kernel_win_0_va_6_reg_1583_reg[7] ,
    tmp_13_reg_1486,
    \src_kernel_win_0_va_7_reg_1590_reg[7] ,
    col_buf_0_val_1_0_fu_916_p3,
    \src_kernel_win_0_va_6_reg_1583_reg[7]_0 ,
    brmerge_reg_1547_pp0_iter1_reg,
    \right_border_buf_0_5_fu_182_reg[7] ,
    \right_border_buf_0_5_fu_182_reg[7]_0 ,
    \right_border_buf_0_5_fu_182_reg[7]_1 );
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output [6:0]D;
  output [7:0]col_buf_0_val_2_0_fu_934_p3;
  output [7:0]\tmp_23_reg_1513_reg[1] ;
  output ram_reg;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [0:0]E;
  input or_cond_i_i_reg_1537_pp0_iter1_reg;
  input ram_reg_2;
  input [0:0]ram_reg_3;
  input ram_reg_4;
  input ap_enable_reg_pp0_iter1;
  input [0:0]ram_reg_5;
  input ram_reg_6;
  input [7:0]\src_kernel_win_0_va_6_reg_1583_reg[7] ;
  input tmp_13_reg_1486;
  input [1:0]\src_kernel_win_0_va_7_reg_1590_reg[7] ;
  input [7:0]col_buf_0_val_1_0_fu_916_p3;
  input [1:0]\src_kernel_win_0_va_6_reg_1583_reg[7]_0 ;
  input brmerge_reg_1547_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_5_fu_182_reg[7] ;
  input [1:0]\right_border_buf_0_5_fu_182_reg[7]_0 ;
  input [7:0]\right_border_buf_0_5_fu_182_reg[7]_1 ;

  wire [6:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire brmerge_reg_1547_pp0_iter1_reg;
  wire [7:0]col_buf_0_val_1_0_fu_916_p3;
  wire [7:0]col_buf_0_val_2_0_fu_934_p3;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i_i_reg_1537_pp0_iter1_reg;
  wire ram_reg;
  wire [10:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire [0:0]ram_reg_3;
  wire ram_reg_4;
  wire [0:0]ram_reg_5;
  wire ram_reg_6;
  wire [7:0]\right_border_buf_0_5_fu_182_reg[7] ;
  wire [1:0]\right_border_buf_0_5_fu_182_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_5_fu_182_reg[7]_1 ;
  wire [7:0]\src_kernel_win_0_va_6_reg_1583_reg[7] ;
  wire [1:0]\src_kernel_win_0_va_6_reg_1583_reg[7]_0 ;
  wire [1:0]\src_kernel_win_0_va_7_reg_1590_reg[7] ;
  wire tmp_13_reg_1486;
  wire [7:0]\tmp_23_reg_1513_reg[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram Filter2D_k_buf_0_eOg_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .brmerge_reg_1547_pp0_iter1_reg(brmerge_reg_1547_pp0_iter1_reg),
        .col_buf_0_val_1_0_fu_916_p3(col_buf_0_val_1_0_fu_916_p3),
        .col_buf_0_val_2_0_fu_934_p3(col_buf_0_val_2_0_fu_934_p3),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1537_pp0_iter1_reg(or_cond_i_i_reg_1537_pp0_iter1_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .\right_border_buf_0_5_fu_182_reg[7] (\right_border_buf_0_5_fu_182_reg[7] ),
        .\right_border_buf_0_5_fu_182_reg[7]_0 (\right_border_buf_0_5_fu_182_reg[7]_0 ),
        .\right_border_buf_0_5_fu_182_reg[7]_1 (\right_border_buf_0_5_fu_182_reg[7]_1 ),
        .\src_kernel_win_0_va_6_reg_1583_reg[7] (\src_kernel_win_0_va_6_reg_1583_reg[7] ),
        .\src_kernel_win_0_va_6_reg_1583_reg[7]_0 (\src_kernel_win_0_va_6_reg_1583_reg[7]_0 ),
        .\src_kernel_win_0_va_7_reg_1590_reg[7] (\src_kernel_win_0_va_7_reg_1590_reg[7] ),
        .tmp_13_reg_1486(tmp_13_reg_1486),
        .\tmp_23_reg_1513_reg[1] (\tmp_23_reg_1513_reg[1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram
   (WEA,
    k_buf_0_val_3_ce0,
    D,
    col_buf_0_val_2_0_fu_934_p3,
    \tmp_23_reg_1513_reg[1] ,
    ram_reg_0,
    ap_clk,
    Q,
    ram_reg_1,
    ram_reg_2,
    E,
    or_cond_i_i_reg_1537_pp0_iter1_reg,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ap_enable_reg_pp0_iter1,
    ram_reg_6,
    ram_reg_7,
    \src_kernel_win_0_va_6_reg_1583_reg[7] ,
    tmp_13_reg_1486,
    \src_kernel_win_0_va_7_reg_1590_reg[7] ,
    col_buf_0_val_1_0_fu_916_p3,
    \src_kernel_win_0_va_6_reg_1583_reg[7]_0 ,
    brmerge_reg_1547_pp0_iter1_reg,
    \right_border_buf_0_5_fu_182_reg[7] ,
    \right_border_buf_0_5_fu_182_reg[7]_0 ,
    \right_border_buf_0_5_fu_182_reg[7]_1 );
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output [6:0]D;
  output [7:0]col_buf_0_val_2_0_fu_934_p3;
  output [7:0]\tmp_23_reg_1513_reg[1] ;
  output ram_reg_0;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input [0:0]E;
  input or_cond_i_i_reg_1537_pp0_iter1_reg;
  input ram_reg_3;
  input [0:0]ram_reg_4;
  input ram_reg_5;
  input ap_enable_reg_pp0_iter1;
  input [0:0]ram_reg_6;
  input ram_reg_7;
  input [7:0]\src_kernel_win_0_va_6_reg_1583_reg[7] ;
  input tmp_13_reg_1486;
  input [1:0]\src_kernel_win_0_va_7_reg_1590_reg[7] ;
  input [7:0]col_buf_0_val_1_0_fu_916_p3;
  input [1:0]\src_kernel_win_0_va_6_reg_1583_reg[7]_0 ;
  input brmerge_reg_1547_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_5_fu_182_reg[7] ;
  input [1:0]\right_border_buf_0_5_fu_182_reg[7]_0 ;
  input [7:0]\right_border_buf_0_5_fu_182_reg[7]_1 ;

  wire [6:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire brmerge_reg_1547_pp0_iter1_reg;
  wire [7:0]col_buf_0_val_1_0_fu_916_p3;
  wire [7:0]col_buf_0_val_2_0_fu_934_p3;
  wire k_buf_0_val_3_ce0;
  wire [7:0]k_buf_0_val_5_q0;
  wire or_cond_i_i_reg_1537_pp0_iter1_reg;
  wire ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire ram_reg_3;
  wire [0:0]ram_reg_4;
  wire ram_reg_5;
  wire [0:0]ram_reg_6;
  wire ram_reg_7;
  wire [7:0]\right_border_buf_0_5_fu_182_reg[7] ;
  wire [1:0]\right_border_buf_0_5_fu_182_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_5_fu_182_reg[7]_1 ;
  wire [7:0]\src_kernel_win_0_va_6_reg_1583_reg[7] ;
  wire [1:0]\src_kernel_win_0_va_6_reg_1583_reg[7]_0 ;
  wire [1:0]\src_kernel_win_0_va_7_reg_1590_reg[7] ;
  wire tmp_13_reg_1486;
  wire [7:0]\tmp_23_reg_1513_reg[1] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_5_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    ram_reg_i_1
       (.I0(E),
        .I1(or_cond_i_i_reg_1537_pp0_iter1_reg),
        .I2(ram_reg_3),
        .I3(ram_reg_4),
        .I4(ram_reg_5),
        .O(WEA));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .O(k_buf_0_val_3_ce0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_182[0]_i_1 
       (.I0(k_buf_0_val_5_q0[0]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_182_reg[7] [0]),
        .I3(\right_border_buf_0_5_fu_182_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_182_reg[7]_1 [0]),
        .I5(\right_border_buf_0_5_fu_182_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_934_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_182[1]_i_1 
       (.I0(k_buf_0_val_5_q0[1]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_182_reg[7] [1]),
        .I3(\right_border_buf_0_5_fu_182_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_182_reg[7]_1 [1]),
        .I5(\right_border_buf_0_5_fu_182_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_934_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_182[2]_i_1 
       (.I0(k_buf_0_val_5_q0[2]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_182_reg[7] [2]),
        .I3(\right_border_buf_0_5_fu_182_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_182_reg[7]_1 [2]),
        .I5(\right_border_buf_0_5_fu_182_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_934_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_182[3]_i_1 
       (.I0(k_buf_0_val_5_q0[3]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_182_reg[7] [3]),
        .I3(\right_border_buf_0_5_fu_182_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_182_reg[7]_1 [3]),
        .I5(\right_border_buf_0_5_fu_182_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_934_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_182[4]_i_1 
       (.I0(k_buf_0_val_5_q0[4]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_182_reg[7] [4]),
        .I3(\right_border_buf_0_5_fu_182_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_182_reg[7]_1 [4]),
        .I5(\right_border_buf_0_5_fu_182_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_934_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_182[5]_i_1 
       (.I0(k_buf_0_val_5_q0[5]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_182_reg[7] [5]),
        .I3(\right_border_buf_0_5_fu_182_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_182_reg[7]_1 [5]),
        .I5(\right_border_buf_0_5_fu_182_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_934_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_182[6]_i_1 
       (.I0(k_buf_0_val_5_q0[6]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_182_reg[7] [6]),
        .I3(\right_border_buf_0_5_fu_182_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_182_reg[7]_1 [6]),
        .I5(\right_border_buf_0_5_fu_182_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_934_p3[6]));
  LUT6 #(
    .INIT(64'hAAAAEFEA00004540)) 
    \right_border_buf_0_5_fu_182[7]_i_1 
       (.I0(brmerge_reg_1547_pp0_iter1_reg),
        .I1(\right_border_buf_0_5_fu_182_reg[7]_1 [7]),
        .I2(\right_border_buf_0_5_fu_182_reg[7]_0 [0]),
        .I3(\right_border_buf_0_5_fu_182_reg[7] [7]),
        .I4(\right_border_buf_0_5_fu_182_reg[7]_0 [1]),
        .I5(k_buf_0_val_5_q0[7]),
        .O(col_buf_0_val_2_0_fu_934_p3[7]));
  LUT6 #(
    .INIT(64'h55555555CCCFFFCF)) 
    \src_kernel_win_0_va_4_fu_154[7]_i_3 
       (.I0(k_buf_0_val_5_q0[7]),
        .I1(\right_border_buf_0_5_fu_182_reg[7]_0 [1]),
        .I2(\right_border_buf_0_5_fu_182_reg[7] [7]),
        .I3(\right_border_buf_0_5_fu_182_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_182_reg[7]_1 [7]),
        .I5(brmerge_reg_1547_pp0_iter1_reg),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1583[0]_i_1 
       (.I0(col_buf_0_val_2_0_fu_934_p3[0]),
        .I1(\src_kernel_win_0_va_6_reg_1583_reg[7]_0 [1]),
        .I2(col_buf_0_val_1_0_fu_916_p3[0]),
        .I3(\src_kernel_win_0_va_6_reg_1583_reg[7]_0 [0]),
        .I4(tmp_13_reg_1486),
        .I5(\src_kernel_win_0_va_6_reg_1583_reg[7] [0]),
        .O(\tmp_23_reg_1513_reg[1] [0]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1583[1]_i_1 
       (.I0(col_buf_0_val_2_0_fu_934_p3[1]),
        .I1(\src_kernel_win_0_va_6_reg_1583_reg[7]_0 [1]),
        .I2(col_buf_0_val_1_0_fu_916_p3[1]),
        .I3(\src_kernel_win_0_va_6_reg_1583_reg[7]_0 [0]),
        .I4(tmp_13_reg_1486),
        .I5(\src_kernel_win_0_va_6_reg_1583_reg[7] [1]),
        .O(\tmp_23_reg_1513_reg[1] [1]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1583[2]_i_1 
       (.I0(col_buf_0_val_2_0_fu_934_p3[2]),
        .I1(\src_kernel_win_0_va_6_reg_1583_reg[7]_0 [1]),
        .I2(col_buf_0_val_1_0_fu_916_p3[2]),
        .I3(\src_kernel_win_0_va_6_reg_1583_reg[7]_0 [0]),
        .I4(tmp_13_reg_1486),
        .I5(\src_kernel_win_0_va_6_reg_1583_reg[7] [2]),
        .O(\tmp_23_reg_1513_reg[1] [2]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1583[3]_i_1 
       (.I0(col_buf_0_val_2_0_fu_934_p3[3]),
        .I1(\src_kernel_win_0_va_6_reg_1583_reg[7]_0 [1]),
        .I2(col_buf_0_val_1_0_fu_916_p3[3]),
        .I3(\src_kernel_win_0_va_6_reg_1583_reg[7]_0 [0]),
        .I4(tmp_13_reg_1486),
        .I5(\src_kernel_win_0_va_6_reg_1583_reg[7] [3]),
        .O(\tmp_23_reg_1513_reg[1] [3]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1583[4]_i_1 
       (.I0(col_buf_0_val_2_0_fu_934_p3[4]),
        .I1(\src_kernel_win_0_va_6_reg_1583_reg[7]_0 [1]),
        .I2(col_buf_0_val_1_0_fu_916_p3[4]),
        .I3(\src_kernel_win_0_va_6_reg_1583_reg[7]_0 [0]),
        .I4(tmp_13_reg_1486),
        .I5(\src_kernel_win_0_va_6_reg_1583_reg[7] [4]),
        .O(\tmp_23_reg_1513_reg[1] [4]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1583[5]_i_1 
       (.I0(col_buf_0_val_2_0_fu_934_p3[5]),
        .I1(\src_kernel_win_0_va_6_reg_1583_reg[7]_0 [1]),
        .I2(col_buf_0_val_1_0_fu_916_p3[5]),
        .I3(\src_kernel_win_0_va_6_reg_1583_reg[7]_0 [0]),
        .I4(tmp_13_reg_1486),
        .I5(\src_kernel_win_0_va_6_reg_1583_reg[7] [5]),
        .O(\tmp_23_reg_1513_reg[1] [5]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1583[6]_i_1 
       (.I0(col_buf_0_val_2_0_fu_934_p3[6]),
        .I1(\src_kernel_win_0_va_6_reg_1583_reg[7]_0 [1]),
        .I2(col_buf_0_val_1_0_fu_916_p3[6]),
        .I3(\src_kernel_win_0_va_6_reg_1583_reg[7]_0 [0]),
        .I4(tmp_13_reg_1486),
        .I5(\src_kernel_win_0_va_6_reg_1583_reg[7] [6]),
        .O(\tmp_23_reg_1513_reg[1] [6]));
  LUT6 #(
    .INIT(64'h7477FFFF74440000)) 
    \src_kernel_win_0_va_6_reg_1583[7]_i_1 
       (.I0(ram_reg_0),
        .I1(\src_kernel_win_0_va_6_reg_1583_reg[7]_0 [1]),
        .I2(col_buf_0_val_1_0_fu_916_p3[7]),
        .I3(\src_kernel_win_0_va_6_reg_1583_reg[7]_0 [0]),
        .I4(tmp_13_reg_1486),
        .I5(\src_kernel_win_0_va_6_reg_1583_reg[7] [7]),
        .O(\tmp_23_reg_1513_reg[1] [7]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_1590[0]_i_1 
       (.I0(col_buf_0_val_2_0_fu_934_p3[0]),
        .I1(\src_kernel_win_0_va_6_reg_1583_reg[7] [0]),
        .I2(tmp_13_reg_1486),
        .I3(\src_kernel_win_0_va_7_reg_1590_reg[7] [1]),
        .I4(\src_kernel_win_0_va_7_reg_1590_reg[7] [0]),
        .I5(col_buf_0_val_1_0_fu_916_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_1590[1]_i_1 
       (.I0(col_buf_0_val_2_0_fu_934_p3[1]),
        .I1(\src_kernel_win_0_va_6_reg_1583_reg[7] [1]),
        .I2(tmp_13_reg_1486),
        .I3(\src_kernel_win_0_va_7_reg_1590_reg[7] [1]),
        .I4(\src_kernel_win_0_va_7_reg_1590_reg[7] [0]),
        .I5(col_buf_0_val_1_0_fu_916_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_1590[2]_i_1 
       (.I0(col_buf_0_val_2_0_fu_934_p3[2]),
        .I1(\src_kernel_win_0_va_6_reg_1583_reg[7] [2]),
        .I2(tmp_13_reg_1486),
        .I3(\src_kernel_win_0_va_7_reg_1590_reg[7] [1]),
        .I4(\src_kernel_win_0_va_7_reg_1590_reg[7] [0]),
        .I5(col_buf_0_val_1_0_fu_916_p3[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_1590[3]_i_1 
       (.I0(col_buf_0_val_2_0_fu_934_p3[3]),
        .I1(\src_kernel_win_0_va_6_reg_1583_reg[7] [3]),
        .I2(tmp_13_reg_1486),
        .I3(\src_kernel_win_0_va_7_reg_1590_reg[7] [1]),
        .I4(\src_kernel_win_0_va_7_reg_1590_reg[7] [0]),
        .I5(col_buf_0_val_1_0_fu_916_p3[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_1590[4]_i_1 
       (.I0(col_buf_0_val_2_0_fu_934_p3[4]),
        .I1(\src_kernel_win_0_va_6_reg_1583_reg[7] [4]),
        .I2(tmp_13_reg_1486),
        .I3(\src_kernel_win_0_va_7_reg_1590_reg[7] [1]),
        .I4(\src_kernel_win_0_va_7_reg_1590_reg[7] [0]),
        .I5(col_buf_0_val_1_0_fu_916_p3[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_1590[5]_i_1 
       (.I0(col_buf_0_val_2_0_fu_934_p3[5]),
        .I1(\src_kernel_win_0_va_6_reg_1583_reg[7] [5]),
        .I2(tmp_13_reg_1486),
        .I3(\src_kernel_win_0_va_7_reg_1590_reg[7] [1]),
        .I4(\src_kernel_win_0_va_7_reg_1590_reg[7] [0]),
        .I5(col_buf_0_val_1_0_fu_916_p3[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h5FFF5FCF500050C0)) 
    \src_kernel_win_0_va_7_reg_1590[7]_i_1 
       (.I0(ram_reg_0),
        .I1(\src_kernel_win_0_va_6_reg_1583_reg[7] [7]),
        .I2(tmp_13_reg_1486),
        .I3(\src_kernel_win_0_va_7_reg_1590_reg[7] [1]),
        .I4(\src_kernel_win_0_va_7_reg_1590_reg[7] [0]),
        .I5(col_buf_0_val_1_0_fu_916_p3[7]),
        .O(D[6]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram_30
   (ram_reg_0,
    E,
    \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter5_reg,
    \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_0 ,
    \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_1 ,
    col_buf_0_val_1_0_fu_916_p3,
    D,
    \tmp_24_reg_1518_reg[0] ,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ram_reg_1,
    ram_reg_2,
    or_cond_i_i_reg_1537_pp0_iter1_reg,
    ram_reg_3,
    \right_border_buf_0_2_fu_170_reg[0] ,
    tmp_5_reg_1468,
    \right_border_buf_0_2_fu_170_reg[0]_0 ,
    ap_enable_reg_pp0_iter2,
    \right_border_buf_0_2_fu_170_reg[0]_1 ,
    or_cond_i_reg_1554_pp0_iter4_reg,
    sobel_img_data_strea_full_n,
    gray_img_data_stream_empty_n,
    brmerge_reg_1547_pp0_iter1_reg,
    \right_border_buf_0_3_fu_174_reg[7] ,
    \right_border_buf_0_3_fu_174_reg[7]_0 ,
    \right_border_buf_0_3_fu_174_reg[7]_1 ,
    p,
    col_buf_0_val_0_0_fu_898_p3,
    tmp_13_reg_1486,
    col_buf_0_val_2_0_fu_934_p3,
    \src_kernel_win_0_va_7_reg_1590_reg[6] );
  output [7:0]ram_reg_0;
  output [0:0]E;
  output \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0] ;
  output ap_enable_reg_pp0_iter5_reg;
  output \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_0 ;
  output \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_1 ;
  output [7:0]col_buf_0_val_1_0_fu_916_p3;
  output [4:0]D;
  output [0:0]\tmp_24_reg_1518_reg[0] ;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input or_cond_i_i_reg_1537_pp0_iter1_reg;
  input ram_reg_3;
  input \right_border_buf_0_2_fu_170_reg[0] ;
  input tmp_5_reg_1468;
  input \right_border_buf_0_2_fu_170_reg[0]_0 ;
  input ap_enable_reg_pp0_iter2;
  input \right_border_buf_0_2_fu_170_reg[0]_1 ;
  input or_cond_i_reg_1554_pp0_iter4_reg;
  input sobel_img_data_strea_full_n;
  input gray_img_data_stream_empty_n;
  input brmerge_reg_1547_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_3_fu_174_reg[7] ;
  input [1:0]\right_border_buf_0_3_fu_174_reg[7]_0 ;
  input [7:0]\right_border_buf_0_3_fu_174_reg[7]_1 ;
  input [1:0]p;
  input [4:0]col_buf_0_val_0_0_fu_898_p3;
  input tmp_13_reg_1486;
  input [4:0]col_buf_0_val_2_0_fu_934_p3;
  input [1:0]\src_kernel_win_0_va_7_reg_1590_reg[6] ;

  wire [4:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter5_reg;
  wire brmerge_reg_1547_pp0_iter1_reg;
  wire [4:0]col_buf_0_val_0_0_fu_898_p3;
  wire [7:0]col_buf_0_val_1_0_fu_916_p3;
  wire [4:0]col_buf_0_val_2_0_fu_934_p3;
  wire \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0] ;
  wire \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_0 ;
  wire \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_1 ;
  wire gray_img_data_stream_empty_n;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_4_ce1;
  wire or_cond_i_i_reg_1537_pp0_iter1_reg;
  wire or_cond_i_reg_1554_pp0_iter4_reg;
  wire [1:0]p;
  wire [7:0]ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire ram_reg_3;
  wire \right_border_buf_0_2_fu_170_reg[0] ;
  wire \right_border_buf_0_2_fu_170_reg[0]_0 ;
  wire \right_border_buf_0_2_fu_170_reg[0]_1 ;
  wire [7:0]\right_border_buf_0_3_fu_174_reg[7] ;
  wire [1:0]\right_border_buf_0_3_fu_174_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_3_fu_174_reg[7]_1 ;
  wire sobel_img_data_strea_full_n;
  wire [1:0]\src_kernel_win_0_va_7_reg_1590_reg[6] ;
  wire tmp_13_reg_1486;
  wire [0:0]\tmp_24_reg_1518_reg[0] ;
  wire tmp_5_reg_1468;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_4_ce1),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_4_ce1,k_buf_0_val_4_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    ram_reg_i_10
       (.I0(\right_border_buf_0_2_fu_170_reg[0]_0 ),
        .I1(or_cond_i_i_reg_1537_pp0_iter1_reg),
        .I2(tmp_5_reg_1468),
        .I3(\right_border_buf_0_2_fu_170_reg[0] ),
        .O(\exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    ram_reg_i_11
       (.I0(\right_border_buf_0_2_fu_170_reg[0]_1 ),
        .I1(or_cond_i_reg_1554_pp0_iter4_reg),
        .I2(sobel_img_data_strea_full_n),
        .I3(gray_img_data_stream_empty_n),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(\exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_0 ),
        .O(ap_enable_reg_pp0_iter5_reg));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    ram_reg_i_12
       (.I0(\right_border_buf_0_2_fu_170_reg[0]_0 ),
        .I1(or_cond_i_i_reg_1537_pp0_iter1_reg),
        .I2(tmp_5_reg_1468),
        .I3(\right_border_buf_0_2_fu_170_reg[0] ),
        .O(\exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    ram_reg_i_1__0
       (.I0(E),
        .I1(or_cond_i_i_reg_1537_pp0_iter1_reg),
        .I2(ram_reg_3),
        .I3(\exitcond388_i_reg_1528_pp0_iter1_reg_reg[0] ),
        .I4(\right_border_buf_0_2_fu_170_reg[0] ),
        .O(k_buf_0_val_4_ce1));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_174[0]_i_1 
       (.I0(ram_reg_0[0]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_174_reg[7] [0]),
        .I3(\right_border_buf_0_3_fu_174_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_174_reg[7]_1 [0]),
        .I5(\right_border_buf_0_3_fu_174_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_916_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_174[1]_i_1 
       (.I0(ram_reg_0[1]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_174_reg[7] [1]),
        .I3(\right_border_buf_0_3_fu_174_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_174_reg[7]_1 [1]),
        .I5(\right_border_buf_0_3_fu_174_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_916_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_174[2]_i_1 
       (.I0(ram_reg_0[2]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_174_reg[7] [2]),
        .I3(\right_border_buf_0_3_fu_174_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_174_reg[7]_1 [2]),
        .I5(\right_border_buf_0_3_fu_174_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_916_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_174[3]_i_1 
       (.I0(ram_reg_0[3]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_174_reg[7] [3]),
        .I3(\right_border_buf_0_3_fu_174_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_174_reg[7]_1 [3]),
        .I5(\right_border_buf_0_3_fu_174_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_916_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_174[4]_i_1 
       (.I0(ram_reg_0[4]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_174_reg[7] [4]),
        .I3(\right_border_buf_0_3_fu_174_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_174_reg[7]_1 [4]),
        .I5(\right_border_buf_0_3_fu_174_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_916_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_174[5]_i_1 
       (.I0(ram_reg_0[5]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_174_reg[7] [5]),
        .I3(\right_border_buf_0_3_fu_174_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_174_reg[7]_1 [5]),
        .I5(\right_border_buf_0_3_fu_174_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_916_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_174[6]_i_1 
       (.I0(ram_reg_0[6]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_174_reg[7] [6]),
        .I3(\right_border_buf_0_3_fu_174_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_174_reg[7]_1 [6]),
        .I5(\right_border_buf_0_3_fu_174_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_916_p3[6]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \right_border_buf_0_3_fu_174[7]_i_1 
       (.I0(\right_border_buf_0_2_fu_170_reg[0] ),
        .I1(tmp_5_reg_1468),
        .I2(or_cond_i_i_reg_1537_pp0_iter1_reg),
        .I3(\right_border_buf_0_2_fu_170_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_enable_reg_pp0_iter5_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_174[7]_i_2 
       (.I0(ram_reg_0[7]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_174_reg[7] [7]),
        .I3(\right_border_buf_0_3_fu_174_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_174_reg[7]_1 [7]),
        .I5(\right_border_buf_0_3_fu_174_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_916_p3[7]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_4_fu_154[1]_i_1 
       (.I0(col_buf_0_val_1_0_fu_916_p3[1]),
        .I1(p[0]),
        .I2(col_buf_0_val_0_0_fu_898_p3[0]),
        .I3(tmp_13_reg_1486),
        .I4(p[1]),
        .I5(col_buf_0_val_2_0_fu_934_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_4_fu_154[2]_i_1 
       (.I0(col_buf_0_val_1_0_fu_916_p3[2]),
        .I1(p[0]),
        .I2(col_buf_0_val_0_0_fu_898_p3[1]),
        .I3(tmp_13_reg_1486),
        .I4(p[1]),
        .I5(col_buf_0_val_2_0_fu_934_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_4_fu_154[3]_i_1 
       (.I0(col_buf_0_val_1_0_fu_916_p3[3]),
        .I1(p[0]),
        .I2(col_buf_0_val_0_0_fu_898_p3[2]),
        .I3(tmp_13_reg_1486),
        .I4(p[1]),
        .I5(col_buf_0_val_2_0_fu_934_p3[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_4_fu_154[4]_i_1 
       (.I0(col_buf_0_val_1_0_fu_916_p3[4]),
        .I1(p[0]),
        .I2(col_buf_0_val_0_0_fu_898_p3[3]),
        .I3(tmp_13_reg_1486),
        .I4(p[1]),
        .I5(col_buf_0_val_2_0_fu_934_p3[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_4_fu_154[6]_i_1 
       (.I0(col_buf_0_val_1_0_fu_916_p3[6]),
        .I1(p[0]),
        .I2(col_buf_0_val_0_0_fu_898_p3[4]),
        .I3(tmp_13_reg_1486),
        .I4(p[1]),
        .I5(col_buf_0_val_2_0_fu_934_p3[4]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_0_va_4_fu_154[7]_i_1 
       (.I0(\right_border_buf_0_2_fu_170_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter5_reg),
        .O(\exitcond388_i_reg_1528_pp0_iter1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hCCAFCCA0AAAAAAAA)) 
    \src_kernel_win_0_va_7_reg_1590[6]_i_1 
       (.I0(col_buf_0_val_1_0_fu_916_p3[6]),
        .I1(col_buf_0_val_2_0_fu_934_p3[4]),
        .I2(\src_kernel_win_0_va_7_reg_1590_reg[6] [0]),
        .I3(\src_kernel_win_0_va_7_reg_1590_reg[6] [1]),
        .I4(col_buf_0_val_0_0_fu_898_p3[4]),
        .I5(tmp_13_reg_1486),
        .O(\tmp_24_reg_1518_reg[0] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_eOg_ram_31
   (DOBDO,
    D,
    col_buf_0_val_0_0_fu_898_p3,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ram_reg_0,
    DIADI,
    p,
    col_buf_0_val_1_0_fu_916_p3,
    tmp_13_reg_1486,
    col_buf_0_val_2_0_fu_934_p3,
    p_0,
    brmerge_reg_1547_pp0_iter1_reg,
    \right_border_buf_0_s_fu_162_reg[7] ,
    \right_border_buf_0_s_fu_162_reg[7]_0 ,
    \right_border_buf_0_s_fu_162_reg[7]_1 );
  output [7:0]DOBDO;
  output [2:0]D;
  output [7:0]col_buf_0_val_0_0_fu_898_p3;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input [7:0]DIADI;
  input [1:0]p;
  input [2:0]col_buf_0_val_1_0_fu_916_p3;
  input tmp_13_reg_1486;
  input [1:0]col_buf_0_val_2_0_fu_934_p3;
  input p_0;
  input brmerge_reg_1547_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_s_fu_162_reg[7] ;
  input [1:0]\right_border_buf_0_s_fu_162_reg[7]_0 ;
  input [7:0]\right_border_buf_0_s_fu_162_reg[7]_1 ;

  wire [2:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_1547_pp0_iter1_reg;
  wire [7:0]col_buf_0_val_0_0_fu_898_p3;
  wire [2:0]col_buf_0_val_1_0_fu_916_p3;
  wire [1:0]col_buf_0_val_2_0_fu_934_p3;
  wire k_buf_0_val_3_ce0;
  wire [1:0]p;
  wire p_0;
  wire [10:0]ram_reg_0;
  wire [7:0]\right_border_buf_0_s_fu_162_reg[7] ;
  wire [1:0]\right_border_buf_0_s_fu_162_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_s_fu_162_reg[7]_1 ;
  wire tmp_13_reg_1486;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_0,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_162[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_162_reg[7] [0]),
        .I3(\right_border_buf_0_s_fu_162_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_162_reg[7]_1 [0]),
        .I5(\right_border_buf_0_s_fu_162_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_898_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_162[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_162_reg[7] [1]),
        .I3(\right_border_buf_0_s_fu_162_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_162_reg[7]_1 [1]),
        .I5(\right_border_buf_0_s_fu_162_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_898_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_162[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_162_reg[7] [2]),
        .I3(\right_border_buf_0_s_fu_162_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_162_reg[7]_1 [2]),
        .I5(\right_border_buf_0_s_fu_162_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_898_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_162[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_162_reg[7] [3]),
        .I3(\right_border_buf_0_s_fu_162_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_162_reg[7]_1 [3]),
        .I5(\right_border_buf_0_s_fu_162_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_898_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_162[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_162_reg[7] [4]),
        .I3(\right_border_buf_0_s_fu_162_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_162_reg[7]_1 [4]),
        .I5(\right_border_buf_0_s_fu_162_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_898_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_162[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_162_reg[7] [5]),
        .I3(\right_border_buf_0_s_fu_162_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_162_reg[7]_1 [5]),
        .I5(\right_border_buf_0_s_fu_162_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_898_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_162[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_162_reg[7] [6]),
        .I3(\right_border_buf_0_s_fu_162_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_162_reg[7]_1 [6]),
        .I5(\right_border_buf_0_s_fu_162_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_898_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_162[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(brmerge_reg_1547_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_162_reg[7] [7]),
        .I3(\right_border_buf_0_s_fu_162_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_162_reg[7]_1 [7]),
        .I5(\right_border_buf_0_s_fu_162_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_898_p3[7]));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \src_kernel_win_0_va_4_fu_154[0]_i_1 
       (.I0(col_buf_0_val_0_0_fu_898_p3[0]),
        .I1(p[0]),
        .I2(col_buf_0_val_1_0_fu_916_p3[0]),
        .I3(tmp_13_reg_1486),
        .I4(p[1]),
        .I5(col_buf_0_val_2_0_fu_934_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \src_kernel_win_0_va_4_fu_154[5]_i_1 
       (.I0(col_buf_0_val_0_0_fu_898_p3[5]),
        .I1(p[0]),
        .I2(col_buf_0_val_1_0_fu_916_p3[1]),
        .I3(tmp_13_reg_1486),
        .I4(p[1]),
        .I5(col_buf_0_val_2_0_fu_934_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000E400FFFFE4FF)) 
    \src_kernel_win_0_va_4_fu_154[7]_i_2 
       (.I0(p[0]),
        .I1(col_buf_0_val_0_0_fu_898_p3[7]),
        .I2(col_buf_0_val_1_0_fu_916_p3[2]),
        .I3(tmp_13_reg_1486),
        .I4(p[1]),
        .I5(p_0),
        .O(D[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo
   (out_r_TVALID,
    \FSM_onehot_rstate_reg[1] ,
    CO,
    i_V_reg_3230,
    Q,
    Mat2AXIvideo_U0_img_cols_V_read,
    Mat2AXIvideo_U0_img_data_stream_2_V_read,
    Mat2AXIvideo_U0_ap_done,
    out_r_TUSER,
    out_r_TLAST,
    mOutPtr110_out,
    out_r_TDATA,
    SS,
    ap_clk,
    int_ap_done_reg,
    s_axi_AXILiteS_ARVALID,
    int_ap_done1,
    data0,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_0 ,
    dst_cols_V_c_empty_n,
    dst_rows_V_c_empty_n,
    Mat2AXIvideo_U0_ap_start,
    out_r_TREADY,
    dst_data_stream_0_V_empty_n,
    dst_data_stream_1_V_empty_n,
    dst_data_stream_2_V_empty_n,
    Block_Mat_exit49_pro_U0_start_write,
    start_for_Mat2AXIvideo_U0_full_n,
    if_dout,
    \rows_V_reg_304_reg[31]_0 ,
    D);
  output out_r_TVALID;
  output \FSM_onehot_rstate_reg[1] ;
  output [0:0]CO;
  output i_V_reg_3230;
  output [0:0]Q;
  output Mat2AXIvideo_U0_img_cols_V_read;
  output Mat2AXIvideo_U0_img_data_stream_2_V_read;
  output Mat2AXIvideo_U0_ap_done;
  output [0:0]out_r_TUSER;
  output [0:0]out_r_TLAST;
  output mOutPtr110_out;
  output [23:0]out_r_TDATA;
  input [0:0]SS;
  input ap_clk;
  input int_ap_done_reg;
  input s_axi_AXILiteS_ARVALID;
  input int_ap_done1;
  input [0:0]data0;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input dst_cols_V_c_empty_n;
  input dst_rows_V_c_empty_n;
  input Mat2AXIvideo_U0_ap_start;
  input out_r_TREADY;
  input dst_data_stream_0_V_empty_n;
  input dst_data_stream_1_V_empty_n;
  input dst_data_stream_2_V_empty_n;
  input Block_Mat_exit49_pro_U0_start_write;
  input start_for_Mat2AXIvideo_U0_full_n;
  input [31:0]if_dout;
  input [31:0]\rows_V_reg_304_reg[31]_0 ;
  input [23:0]D;

  wire AXI_video_strm_V_data_V_1_ack_in;
  wire AXI_video_strm_V_data_V_1_load_A;
  wire AXI_video_strm_V_data_V_1_load_B;
  wire [23:0]AXI_video_strm_V_data_V_1_payload_A;
  wire [23:0]AXI_video_strm_V_data_V_1_payload_B;
  wire AXI_video_strm_V_data_V_1_sel;
  wire AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_1_sel_wr;
  wire AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_1_state;
  wire \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_1_state;
  wire \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ;
  wire [1:1]AXI_video_strm_V_id_V_1_state;
  wire \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ;
  wire [1:1]AXI_video_strm_V_keep_V_1_state;
  wire \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_last_V_1_ack_in;
  wire AXI_video_strm_V_last_V_1_payload_A;
  wire \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_payload_B;
  wire \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_sel;
  wire AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_1_sel_wr;
  wire AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_1_state;
  wire \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_strb_V_1_state;
  wire \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_user_V_1_ack_in;
  wire AXI_video_strm_V_user_V_1_payload_A;
  wire \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_payload_B;
  wire \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_sel;
  wire AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_1_sel_wr;
  wire AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_1_state;
  wire \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ;
  wire Block_Mat_exit49_pro_U0_start_write;
  wire [0:0]CO;
  wire [23:0]D;
  wire \FSM_onehot_rstate_reg[1] ;
  wire Mat2AXIvideo_U0_ap_done;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm[2]_i_4__0_n_0 ;
  wire \ap_CS_fsm[3]_i_10_n_0 ;
  wire \ap_CS_fsm[3]_i_11_n_0 ;
  wire \ap_CS_fsm[3]_i_12_n_0 ;
  wire \ap_CS_fsm[3]_i_13_n_0 ;
  wire \ap_CS_fsm[3]_i_14__0_n_0 ;
  wire \ap_CS_fsm[3]_i_15__0_n_0 ;
  wire \ap_CS_fsm[3]_i_16__0_n_0 ;
  wire \ap_CS_fsm[3]_i_3__0_n_0 ;
  wire \ap_CS_fsm[3]_i_5_n_0 ;
  wire \ap_CS_fsm[3]_i_6__0_n_0 ;
  wire \ap_CS_fsm[3]_i_7__0_n_0 ;
  wire \ap_CS_fsm[3]_i_9_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_8_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_8_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_8_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_8_n_3 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire axi_last_V_fu_272_p2;
  wire axi_last_V_reg_337;
  wire \axi_last_V_reg_337[0]_i_10_n_0 ;
  wire \axi_last_V_reg_337[0]_i_11_n_0 ;
  wire \axi_last_V_reg_337[0]_i_12_n_0 ;
  wire \axi_last_V_reg_337[0]_i_13_n_0 ;
  wire \axi_last_V_reg_337[0]_i_14_n_0 ;
  wire \axi_last_V_reg_337[0]_i_15_n_0 ;
  wire \axi_last_V_reg_337[0]_i_1_n_0 ;
  wire \axi_last_V_reg_337[0]_i_4_n_0 ;
  wire \axi_last_V_reg_337[0]_i_5_n_0 ;
  wire \axi_last_V_reg_337[0]_i_6_n_0 ;
  wire \axi_last_V_reg_337[0]_i_8_n_0 ;
  wire \axi_last_V_reg_337[0]_i_9_n_0 ;
  wire \axi_last_V_reg_337_reg[0]_i_2_n_2 ;
  wire \axi_last_V_reg_337_reg[0]_i_2_n_3 ;
  wire \axi_last_V_reg_337_reg[0]_i_3_n_0 ;
  wire \axi_last_V_reg_337_reg[0]_i_3_n_1 ;
  wire \axi_last_V_reg_337_reg[0]_i_3_n_2 ;
  wire \axi_last_V_reg_337_reg[0]_i_3_n_3 ;
  wire \axi_last_V_reg_337_reg[0]_i_7_n_0 ;
  wire \axi_last_V_reg_337_reg[0]_i_7_n_1 ;
  wire \axi_last_V_reg_337_reg[0]_i_7_n_2 ;
  wire \axi_last_V_reg_337_reg[0]_i_7_n_3 ;
  wire [31:0]cols_V_reg_309;
  wire [0:0]data0;
  wire dst_cols_V_c_empty_n;
  wire dst_data_stream_0_V_empty_n;
  wire dst_data_stream_1_V_empty_n;
  wire dst_data_stream_2_V_empty_n;
  wire dst_rows_V_c_empty_n;
  wire \exitcond_i_reg_328[0]_i_1_n_0 ;
  wire exitcond_i_reg_328_pp0_iter1_reg;
  wire \exitcond_i_reg_328_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \exitcond_i_reg_328_reg_n_0_[0] ;
  wire [31:0]i_V_fu_251_p2;
  wire [31:0]i_V_reg_323;
  wire i_V_reg_3230;
  wire \i_V_reg_323[31]_i_3_n_0 ;
  wire \i_V_reg_323_reg[12]_i_1_n_0 ;
  wire \i_V_reg_323_reg[12]_i_1_n_1 ;
  wire \i_V_reg_323_reg[12]_i_1_n_2 ;
  wire \i_V_reg_323_reg[12]_i_1_n_3 ;
  wire \i_V_reg_323_reg[16]_i_1_n_0 ;
  wire \i_V_reg_323_reg[16]_i_1_n_1 ;
  wire \i_V_reg_323_reg[16]_i_1_n_2 ;
  wire \i_V_reg_323_reg[16]_i_1_n_3 ;
  wire \i_V_reg_323_reg[20]_i_1_n_0 ;
  wire \i_V_reg_323_reg[20]_i_1_n_1 ;
  wire \i_V_reg_323_reg[20]_i_1_n_2 ;
  wire \i_V_reg_323_reg[20]_i_1_n_3 ;
  wire \i_V_reg_323_reg[24]_i_1_n_0 ;
  wire \i_V_reg_323_reg[24]_i_1_n_1 ;
  wire \i_V_reg_323_reg[24]_i_1_n_2 ;
  wire \i_V_reg_323_reg[24]_i_1_n_3 ;
  wire \i_V_reg_323_reg[28]_i_1_n_0 ;
  wire \i_V_reg_323_reg[28]_i_1_n_1 ;
  wire \i_V_reg_323_reg[28]_i_1_n_2 ;
  wire \i_V_reg_323_reg[28]_i_1_n_3 ;
  wire \i_V_reg_323_reg[31]_i_2_n_2 ;
  wire \i_V_reg_323_reg[31]_i_2_n_3 ;
  wire \i_V_reg_323_reg[4]_i_1_n_0 ;
  wire \i_V_reg_323_reg[4]_i_1_n_1 ;
  wire \i_V_reg_323_reg[4]_i_1_n_2 ;
  wire \i_V_reg_323_reg[4]_i_1_n_3 ;
  wire \i_V_reg_323_reg[8]_i_1_n_0 ;
  wire \i_V_reg_323_reg[8]_i_1_n_1 ;
  wire \i_V_reg_323_reg[8]_i_1_n_2 ;
  wire \i_V_reg_323_reg[8]_i_1_n_3 ;
  wire [31:0]if_dout;
  wire int_ap_done1;
  wire int_ap_done_reg;
  wire \int_isr[0]_i_10_n_0 ;
  wire \int_isr[0]_i_11_n_0 ;
  wire \int_isr[0]_i_12_n_0 ;
  wire \int_isr[0]_i_13_n_0 ;
  wire \int_isr[0]_i_14_n_0 ;
  wire \int_isr[0]_i_15_n_0 ;
  wire \int_isr[0]_i_16_n_0 ;
  wire \int_isr[0]_i_5_n_0 ;
  wire \int_isr[0]_i_6_n_0 ;
  wire \int_isr[0]_i_7_n_0 ;
  wire \int_isr[0]_i_9_n_0 ;
  wire \int_isr_reg[0]_i_3_n_2 ;
  wire \int_isr_reg[0]_i_3_n_3 ;
  wire \int_isr_reg[0]_i_4_n_0 ;
  wire \int_isr_reg[0]_i_4_n_1 ;
  wire \int_isr_reg[0]_i_4_n_2 ;
  wire \int_isr_reg[0]_i_4_n_3 ;
  wire \int_isr_reg[0]_i_8_n_0 ;
  wire \int_isr_reg[0]_i_8_n_1 ;
  wire \int_isr_reg[0]_i_8_n_2 ;
  wire \int_isr_reg[0]_i_8_n_3 ;
  wire mOutPtr110_out;
  wire [23:0]out_r_TDATA;
  wire [0:0]out_r_TLAST;
  wire out_r_TREADY;
  wire [0:0]out_r_TUSER;
  wire out_r_TVALID;
  wire [32:0]r_V_fu_235_p2;
  wire [32:0]r_V_reg_314;
  wire \r_V_reg_314[12]_i_2_n_0 ;
  wire \r_V_reg_314[12]_i_3_n_0 ;
  wire \r_V_reg_314[12]_i_4_n_0 ;
  wire \r_V_reg_314[12]_i_5_n_0 ;
  wire \r_V_reg_314[16]_i_2_n_0 ;
  wire \r_V_reg_314[16]_i_3_n_0 ;
  wire \r_V_reg_314[16]_i_4_n_0 ;
  wire \r_V_reg_314[16]_i_5_n_0 ;
  wire \r_V_reg_314[20]_i_2_n_0 ;
  wire \r_V_reg_314[20]_i_3_n_0 ;
  wire \r_V_reg_314[20]_i_4_n_0 ;
  wire \r_V_reg_314[20]_i_5_n_0 ;
  wire \r_V_reg_314[24]_i_2_n_0 ;
  wire \r_V_reg_314[24]_i_3_n_0 ;
  wire \r_V_reg_314[24]_i_4_n_0 ;
  wire \r_V_reg_314[24]_i_5_n_0 ;
  wire \r_V_reg_314[28]_i_2_n_0 ;
  wire \r_V_reg_314[28]_i_3_n_0 ;
  wire \r_V_reg_314[28]_i_4_n_0 ;
  wire \r_V_reg_314[28]_i_5_n_0 ;
  wire \r_V_reg_314[32]_i_2_n_0 ;
  wire \r_V_reg_314[32]_i_3_n_0 ;
  wire \r_V_reg_314[32]_i_4_n_0 ;
  wire \r_V_reg_314[4]_i_2_n_0 ;
  wire \r_V_reg_314[4]_i_3_n_0 ;
  wire \r_V_reg_314[4]_i_4_n_0 ;
  wire \r_V_reg_314[4]_i_5_n_0 ;
  wire \r_V_reg_314[8]_i_2_n_0 ;
  wire \r_V_reg_314[8]_i_3_n_0 ;
  wire \r_V_reg_314[8]_i_4_n_0 ;
  wire \r_V_reg_314[8]_i_5_n_0 ;
  wire \r_V_reg_314_reg[12]_i_1_n_0 ;
  wire \r_V_reg_314_reg[12]_i_1_n_1 ;
  wire \r_V_reg_314_reg[12]_i_1_n_2 ;
  wire \r_V_reg_314_reg[12]_i_1_n_3 ;
  wire \r_V_reg_314_reg[16]_i_1_n_0 ;
  wire \r_V_reg_314_reg[16]_i_1_n_1 ;
  wire \r_V_reg_314_reg[16]_i_1_n_2 ;
  wire \r_V_reg_314_reg[16]_i_1_n_3 ;
  wire \r_V_reg_314_reg[20]_i_1_n_0 ;
  wire \r_V_reg_314_reg[20]_i_1_n_1 ;
  wire \r_V_reg_314_reg[20]_i_1_n_2 ;
  wire \r_V_reg_314_reg[20]_i_1_n_3 ;
  wire \r_V_reg_314_reg[24]_i_1_n_0 ;
  wire \r_V_reg_314_reg[24]_i_1_n_1 ;
  wire \r_V_reg_314_reg[24]_i_1_n_2 ;
  wire \r_V_reg_314_reg[24]_i_1_n_3 ;
  wire \r_V_reg_314_reg[28]_i_1_n_0 ;
  wire \r_V_reg_314_reg[28]_i_1_n_1 ;
  wire \r_V_reg_314_reg[28]_i_1_n_2 ;
  wire \r_V_reg_314_reg[28]_i_1_n_3 ;
  wire \r_V_reg_314_reg[32]_i_1_n_1 ;
  wire \r_V_reg_314_reg[32]_i_1_n_2 ;
  wire \r_V_reg_314_reg[32]_i_1_n_3 ;
  wire \r_V_reg_314_reg[4]_i_1_n_0 ;
  wire \r_V_reg_314_reg[4]_i_1_n_1 ;
  wire \r_V_reg_314_reg[4]_i_1_n_2 ;
  wire \r_V_reg_314_reg[4]_i_1_n_3 ;
  wire \r_V_reg_314_reg[8]_i_1_n_0 ;
  wire \r_V_reg_314_reg[8]_i_1_n_1 ;
  wire \r_V_reg_314_reg[8]_i_1_n_2 ;
  wire \r_V_reg_314_reg[8]_i_1_n_3 ;
  wire [31:0]rows_V_reg_304;
  wire [31:0]\rows_V_reg_304_reg[31]_0 ;
  wire s_axi_AXILiteS_ARVALID;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire t_V_1_reg_220;
  wire t_V_1_reg_2200;
  wire \t_V_1_reg_220[0]_i_4_n_0 ;
  wire [31:0]t_V_1_reg_220_reg;
  wire \t_V_1_reg_220_reg[0]_i_3_n_0 ;
  wire \t_V_1_reg_220_reg[0]_i_3_n_1 ;
  wire \t_V_1_reg_220_reg[0]_i_3_n_2 ;
  wire \t_V_1_reg_220_reg[0]_i_3_n_3 ;
  wire \t_V_1_reg_220_reg[0]_i_3_n_4 ;
  wire \t_V_1_reg_220_reg[0]_i_3_n_5 ;
  wire \t_V_1_reg_220_reg[0]_i_3_n_6 ;
  wire \t_V_1_reg_220_reg[0]_i_3_n_7 ;
  wire \t_V_1_reg_220_reg[12]_i_1_n_0 ;
  wire \t_V_1_reg_220_reg[12]_i_1_n_1 ;
  wire \t_V_1_reg_220_reg[12]_i_1_n_2 ;
  wire \t_V_1_reg_220_reg[12]_i_1_n_3 ;
  wire \t_V_1_reg_220_reg[12]_i_1_n_4 ;
  wire \t_V_1_reg_220_reg[12]_i_1_n_5 ;
  wire \t_V_1_reg_220_reg[12]_i_1_n_6 ;
  wire \t_V_1_reg_220_reg[12]_i_1_n_7 ;
  wire \t_V_1_reg_220_reg[16]_i_1_n_0 ;
  wire \t_V_1_reg_220_reg[16]_i_1_n_1 ;
  wire \t_V_1_reg_220_reg[16]_i_1_n_2 ;
  wire \t_V_1_reg_220_reg[16]_i_1_n_3 ;
  wire \t_V_1_reg_220_reg[16]_i_1_n_4 ;
  wire \t_V_1_reg_220_reg[16]_i_1_n_5 ;
  wire \t_V_1_reg_220_reg[16]_i_1_n_6 ;
  wire \t_V_1_reg_220_reg[16]_i_1_n_7 ;
  wire \t_V_1_reg_220_reg[20]_i_1_n_0 ;
  wire \t_V_1_reg_220_reg[20]_i_1_n_1 ;
  wire \t_V_1_reg_220_reg[20]_i_1_n_2 ;
  wire \t_V_1_reg_220_reg[20]_i_1_n_3 ;
  wire \t_V_1_reg_220_reg[20]_i_1_n_4 ;
  wire \t_V_1_reg_220_reg[20]_i_1_n_5 ;
  wire \t_V_1_reg_220_reg[20]_i_1_n_6 ;
  wire \t_V_1_reg_220_reg[20]_i_1_n_7 ;
  wire \t_V_1_reg_220_reg[24]_i_1_n_0 ;
  wire \t_V_1_reg_220_reg[24]_i_1_n_1 ;
  wire \t_V_1_reg_220_reg[24]_i_1_n_2 ;
  wire \t_V_1_reg_220_reg[24]_i_1_n_3 ;
  wire \t_V_1_reg_220_reg[24]_i_1_n_4 ;
  wire \t_V_1_reg_220_reg[24]_i_1_n_5 ;
  wire \t_V_1_reg_220_reg[24]_i_1_n_6 ;
  wire \t_V_1_reg_220_reg[24]_i_1_n_7 ;
  wire \t_V_1_reg_220_reg[28]_i_1_n_1 ;
  wire \t_V_1_reg_220_reg[28]_i_1_n_2 ;
  wire \t_V_1_reg_220_reg[28]_i_1_n_3 ;
  wire \t_V_1_reg_220_reg[28]_i_1_n_4 ;
  wire \t_V_1_reg_220_reg[28]_i_1_n_5 ;
  wire \t_V_1_reg_220_reg[28]_i_1_n_6 ;
  wire \t_V_1_reg_220_reg[28]_i_1_n_7 ;
  wire \t_V_1_reg_220_reg[4]_i_1_n_0 ;
  wire \t_V_1_reg_220_reg[4]_i_1_n_1 ;
  wire \t_V_1_reg_220_reg[4]_i_1_n_2 ;
  wire \t_V_1_reg_220_reg[4]_i_1_n_3 ;
  wire \t_V_1_reg_220_reg[4]_i_1_n_4 ;
  wire \t_V_1_reg_220_reg[4]_i_1_n_5 ;
  wire \t_V_1_reg_220_reg[4]_i_1_n_6 ;
  wire \t_V_1_reg_220_reg[4]_i_1_n_7 ;
  wire \t_V_1_reg_220_reg[8]_i_1_n_0 ;
  wire \t_V_1_reg_220_reg[8]_i_1_n_1 ;
  wire \t_V_1_reg_220_reg[8]_i_1_n_2 ;
  wire \t_V_1_reg_220_reg[8]_i_1_n_3 ;
  wire \t_V_1_reg_220_reg[8]_i_1_n_4 ;
  wire \t_V_1_reg_220_reg[8]_i_1_n_5 ;
  wire \t_V_1_reg_220_reg[8]_i_1_n_6 ;
  wire \t_V_1_reg_220_reg[8]_i_1_n_7 ;
  wire t_V_reg_209;
  wire \t_V_reg_209_reg_n_0_[0] ;
  wire \t_V_reg_209_reg_n_0_[10] ;
  wire \t_V_reg_209_reg_n_0_[11] ;
  wire \t_V_reg_209_reg_n_0_[12] ;
  wire \t_V_reg_209_reg_n_0_[13] ;
  wire \t_V_reg_209_reg_n_0_[14] ;
  wire \t_V_reg_209_reg_n_0_[15] ;
  wire \t_V_reg_209_reg_n_0_[16] ;
  wire \t_V_reg_209_reg_n_0_[17] ;
  wire \t_V_reg_209_reg_n_0_[18] ;
  wire \t_V_reg_209_reg_n_0_[19] ;
  wire \t_V_reg_209_reg_n_0_[1] ;
  wire \t_V_reg_209_reg_n_0_[20] ;
  wire \t_V_reg_209_reg_n_0_[21] ;
  wire \t_V_reg_209_reg_n_0_[22] ;
  wire \t_V_reg_209_reg_n_0_[23] ;
  wire \t_V_reg_209_reg_n_0_[24] ;
  wire \t_V_reg_209_reg_n_0_[25] ;
  wire \t_V_reg_209_reg_n_0_[26] ;
  wire \t_V_reg_209_reg_n_0_[27] ;
  wire \t_V_reg_209_reg_n_0_[28] ;
  wire \t_V_reg_209_reg_n_0_[29] ;
  wire \t_V_reg_209_reg_n_0_[2] ;
  wire \t_V_reg_209_reg_n_0_[30] ;
  wire \t_V_reg_209_reg_n_0_[31] ;
  wire \t_V_reg_209_reg_n_0_[3] ;
  wire \t_V_reg_209_reg_n_0_[4] ;
  wire \t_V_reg_209_reg_n_0_[5] ;
  wire \t_V_reg_209_reg_n_0_[6] ;
  wire \t_V_reg_209_reg_n_0_[7] ;
  wire \t_V_reg_209_reg_n_0_[8] ;
  wire \t_V_reg_209_reg_n_0_[9] ;
  wire tmp_user_V_fu_146;
  wire \tmp_user_V_fu_146[0]_i_1_n_0 ;
  wire [3:3]\NLW_ap_CS_fsm_reg[3]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_axi_last_V_reg_337_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_337_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_337_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_337_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_323_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_323_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_int_isr_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_r_V_reg_314_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_t_V_1_reg_220_reg[28]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h0D)) 
    \AXI_video_strm_V_data_V_1_payload_A[23]_i_1 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_load_A));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[0]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[10]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[11]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[12]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[13]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[14]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[15]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[16]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[17]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[18]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[19]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[1]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[20]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[21]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[22]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[23]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[2]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[3]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[4]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[5]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[6]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[7]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[8]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_A),
        .D(D[9]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \AXI_video_strm_V_data_V_1_payload_B[23]_i_1 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_load_B));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[0]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[10]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[11]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[12]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[13]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[14]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[15]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[16]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[17]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[18]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[19]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[1]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[20]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[21]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[22]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[23]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[2]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[3]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[4]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[5]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[6]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[7]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[8]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[9]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_rd_i_1
       (.I0(out_r_TREADY),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \AXI_video_strm_V_data_V_1_state[0]_i_1 
       (.I0(out_r_TREADY),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \AXI_video_strm_V_data_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I3(out_r_TREADY),
        .O(AXI_video_strm_V_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_state),
        .Q(AXI_video_strm_V_data_V_1_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(out_r_TREADY),
        .I3(out_r_TVALID),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_2 
       (.I0(\exitcond_i_reg_328_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .O(Mat2AXIvideo_U0_img_data_stream_2_V_read));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_dest_V_1_state[1]_i_1 
       (.I0(out_r_TREADY),
        .I1(out_r_TVALID),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_dest_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ),
        .Q(out_r_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_1_state),
        .Q(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_id_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(out_r_TREADY),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_id_V_1_state[1]_i_1 
       (.I0(out_r_TREADY),
        .I1(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_id_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_id_V_1_state),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_keep_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(out_r_TREADY),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_keep_V_1_state[1]_i_1 
       (.I0(out_r_TREADY),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_keep_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_keep_V_1_state),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_last_V_1_payload_A[0]_i_1 
       (.I0(axi_last_V_reg_337),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_last_V_1_sel_wr),
        .I4(AXI_video_strm_V_last_V_1_payload_A),
        .O(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_last_V_1_payload_B[0]_i_1 
       (.I0(axi_last_V_reg_337),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_last_V_1_sel_wr),
        .I4(AXI_video_strm_V_last_V_1_payload_B),
        .O(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_rd_i_1
       (.I0(out_r_TREADY),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_sel),
        .O(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_last_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(AXI_video_strm_V_last_V_1_sel_wr),
        .O(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \AXI_video_strm_V_last_V_1_state[0]_i_1 
       (.I0(out_r_TREADY),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \AXI_video_strm_V_last_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I1(AXI_video_strm_V_last_V_1_ack_in),
        .I2(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I3(out_r_TREADY),
        .O(AXI_video_strm_V_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_state),
        .Q(AXI_video_strm_V_last_V_1_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_strb_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(out_r_TREADY),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_strb_V_1_state[1]_i_1 
       (.I0(out_r_TREADY),
        .I1(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_strb_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_strb_V_1_state),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_user_V_1_payload_A[0]_i_1 
       (.I0(tmp_user_V_fu_146),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_sel_wr),
        .I4(AXI_video_strm_V_user_V_1_payload_A),
        .O(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_user_V_1_payload_B[0]_i_1 
       (.I0(tmp_user_V_fu_146),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_sel_wr),
        .I4(AXI_video_strm_V_user_V_1_payload_B),
        .O(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_rd_i_1
       (.I0(out_r_TREADY),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_sel),
        .O(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_user_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(AXI_video_strm_V_user_V_1_sel_wr),
        .O(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \AXI_video_strm_V_user_V_1_state[0]_i_1 
       (.I0(out_r_TREADY),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \AXI_video_strm_V_user_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I3(out_r_TREADY),
        .O(AXI_video_strm_V_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_state),
        .Q(AXI_video_strm_V_user_V_1_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(i_V_reg_3230),
        .I1(ap_CS_fsm_state2),
        .I2(CO),
        .I3(Q),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(ap_CS_fsm_state6),
        .I1(Mat2AXIvideo_U0_img_cols_V_read),
        .I2(i_V_reg_3230),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hA8FFA8A8A8A8A8A8)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\ap_CS_fsm[2]_i_3_n_0 ),
        .I3(CO),
        .I4(i_V_reg_3230),
        .I5(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hAABABABA)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[2]_i_4__0_n_0 ),
        .I1(\exitcond_i_reg_328_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(dst_data_stream_0_V_empty_n),
        .I4(dst_data_stream_1_V_empty_n),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hAABF)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h040404040FFF0404)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(exitcond_i_reg_328_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(dst_data_stream_2_V_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(\exitcond_i_reg_328_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(t_V_1_reg_220_reg[18]),
        .I1(cols_V_reg_309[18]),
        .I2(t_V_1_reg_220_reg[19]),
        .I3(cols_V_reg_309[19]),
        .I4(cols_V_reg_309[20]),
        .I5(t_V_1_reg_220_reg[20]),
        .O(\ap_CS_fsm[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_11 
       (.I0(t_V_1_reg_220_reg[15]),
        .I1(cols_V_reg_309[15]),
        .I2(t_V_1_reg_220_reg[16]),
        .I3(cols_V_reg_309[16]),
        .I4(cols_V_reg_309[17]),
        .I5(t_V_1_reg_220_reg[17]),
        .O(\ap_CS_fsm[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_12 
       (.I0(t_V_1_reg_220_reg[12]),
        .I1(cols_V_reg_309[12]),
        .I2(t_V_1_reg_220_reg[13]),
        .I3(cols_V_reg_309[13]),
        .I4(cols_V_reg_309[14]),
        .I5(t_V_1_reg_220_reg[14]),
        .O(\ap_CS_fsm[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_13 
       (.I0(t_V_1_reg_220_reg[9]),
        .I1(cols_V_reg_309[9]),
        .I2(t_V_1_reg_220_reg[10]),
        .I3(cols_V_reg_309[10]),
        .I4(cols_V_reg_309[11]),
        .I5(t_V_1_reg_220_reg[11]),
        .O(\ap_CS_fsm[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_14__0 
       (.I0(t_V_1_reg_220_reg[6]),
        .I1(cols_V_reg_309[6]),
        .I2(t_V_1_reg_220_reg[7]),
        .I3(cols_V_reg_309[7]),
        .I4(cols_V_reg_309[8]),
        .I5(t_V_1_reg_220_reg[8]),
        .O(\ap_CS_fsm[3]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_15__0 
       (.I0(t_V_1_reg_220_reg[3]),
        .I1(cols_V_reg_309[3]),
        .I2(t_V_1_reg_220_reg[4]),
        .I3(cols_V_reg_309[4]),
        .I4(cols_V_reg_309[5]),
        .I5(t_V_1_reg_220_reg[5]),
        .O(\ap_CS_fsm[3]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_16__0 
       (.I0(t_V_1_reg_220_reg[0]),
        .I1(cols_V_reg_309[0]),
        .I2(t_V_1_reg_220_reg[1]),
        .I3(cols_V_reg_309[1]),
        .I4(cols_V_reg_309[2]),
        .I5(t_V_1_reg_220_reg[2]),
        .O(\ap_CS_fsm[3]_i_16__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h000000EA)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\ap_CS_fsm[3]_i_3__0_n_0 ),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[3]_i_3__0 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[3]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(t_V_1_reg_220_reg[30]),
        .I1(cols_V_reg_309[30]),
        .I2(cols_V_reg_309[31]),
        .I3(t_V_1_reg_220_reg[31]),
        .O(\ap_CS_fsm[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6__0 
       (.I0(t_V_1_reg_220_reg[27]),
        .I1(cols_V_reg_309[27]),
        .I2(t_V_1_reg_220_reg[28]),
        .I3(cols_V_reg_309[28]),
        .I4(cols_V_reg_309[29]),
        .I5(t_V_1_reg_220_reg[29]),
        .O(\ap_CS_fsm[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7__0 
       (.I0(t_V_1_reg_220_reg[24]),
        .I1(cols_V_reg_309[24]),
        .I2(t_V_1_reg_220_reg[25]),
        .I3(cols_V_reg_309[25]),
        .I4(cols_V_reg_309[26]),
        .I5(t_V_1_reg_220_reg[26]),
        .O(\ap_CS_fsm[3]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(t_V_1_reg_220_reg[21]),
        .I1(cols_V_reg_309[21]),
        .I2(t_V_1_reg_220_reg[22]),
        .I3(cols_V_reg_309[22]),
        .I4(cols_V_reg_309[23]),
        .I5(t_V_1_reg_220_reg[23]),
        .O(\ap_CS_fsm[3]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__0 
       (.CI(\ap_CS_fsm_reg[3]_i_4__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2__0_CO_UNCONNECTED [3],ap_condition_pp0_exit_iter0_state3,\ap_CS_fsm_reg[3]_i_2__0_n_2 ,\ap_CS_fsm_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[3]_i_5_n_0 ,\ap_CS_fsm[3]_i_6__0_n_0 ,\ap_CS_fsm[3]_i_7__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4__0 
       (.CI(\ap_CS_fsm_reg[3]_i_8_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_4__0_n_0 ,\ap_CS_fsm_reg[3]_i_4__0_n_1 ,\ap_CS_fsm_reg[3]_i_4__0_n_2 ,\ap_CS_fsm_reg[3]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_9_n_0 ,\ap_CS_fsm[3]_i_10_n_0 ,\ap_CS_fsm[3]_i_11_n_0 ,\ap_CS_fsm[3]_i_12_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_8 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_8_n_0 ,\ap_CS_fsm_reg[3]_i_8_n_1 ,\ap_CS_fsm_reg[3]_i_8_n_2 ,\ap_CS_fsm_reg[3]_i_8_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_13_n_0 ,\ap_CS_fsm[3]_i_14__0_n_0 ,\ap_CS_fsm[3]_i_15__0_n_0 ,\ap_CS_fsm[3]_i_16__0_n_0 }));
  LUT6 #(
    .INIT(64'h88A888A8000088A8)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(i_V_reg_3230),
        .I3(CO),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(\ap_CS_fsm[3]_i_3__0_n_0 ),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h888800A0)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88A000A088A088A0)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(CO),
        .I5(i_V_reg_3230),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \axi_last_V_reg_337[0]_i_1 
       (.I0(axi_last_V_reg_337),
        .I1(\ap_CS_fsm[3]_i_3__0_n_0 ),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(axi_last_V_fu_272_p2),
        .O(\axi_last_V_reg_337[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_337[0]_i_10 
       (.I0(t_V_1_reg_220_reg[15]),
        .I1(r_V_reg_314[15]),
        .I2(r_V_reg_314[16]),
        .I3(t_V_1_reg_220_reg[16]),
        .I4(t_V_1_reg_220_reg[17]),
        .I5(r_V_reg_314[17]),
        .O(\axi_last_V_reg_337[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_337[0]_i_11 
       (.I0(t_V_1_reg_220_reg[12]),
        .I1(r_V_reg_314[12]),
        .I2(r_V_reg_314[13]),
        .I3(t_V_1_reg_220_reg[13]),
        .I4(t_V_1_reg_220_reg[14]),
        .I5(r_V_reg_314[14]),
        .O(\axi_last_V_reg_337[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_337[0]_i_12 
       (.I0(t_V_1_reg_220_reg[9]),
        .I1(r_V_reg_314[9]),
        .I2(r_V_reg_314[10]),
        .I3(t_V_1_reg_220_reg[10]),
        .I4(t_V_1_reg_220_reg[11]),
        .I5(r_V_reg_314[11]),
        .O(\axi_last_V_reg_337[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_337[0]_i_13 
       (.I0(t_V_1_reg_220_reg[6]),
        .I1(r_V_reg_314[6]),
        .I2(r_V_reg_314[7]),
        .I3(t_V_1_reg_220_reg[7]),
        .I4(t_V_1_reg_220_reg[8]),
        .I5(r_V_reg_314[8]),
        .O(\axi_last_V_reg_337[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_337[0]_i_14 
       (.I0(t_V_1_reg_220_reg[3]),
        .I1(r_V_reg_314[3]),
        .I2(r_V_reg_314[4]),
        .I3(t_V_1_reg_220_reg[4]),
        .I4(t_V_1_reg_220_reg[5]),
        .I5(r_V_reg_314[5]),
        .O(\axi_last_V_reg_337[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_337[0]_i_15 
       (.I0(t_V_1_reg_220_reg[0]),
        .I1(r_V_reg_314[0]),
        .I2(r_V_reg_314[1]),
        .I3(t_V_1_reg_220_reg[1]),
        .I4(t_V_1_reg_220_reg[2]),
        .I5(r_V_reg_314[2]),
        .O(\axi_last_V_reg_337[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \axi_last_V_reg_337[0]_i_4 
       (.I0(r_V_reg_314[32]),
        .I1(r_V_reg_314[30]),
        .I2(t_V_1_reg_220_reg[30]),
        .I3(t_V_1_reg_220_reg[31]),
        .I4(r_V_reg_314[31]),
        .O(\axi_last_V_reg_337[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_337[0]_i_5 
       (.I0(t_V_1_reg_220_reg[27]),
        .I1(r_V_reg_314[27]),
        .I2(r_V_reg_314[28]),
        .I3(t_V_1_reg_220_reg[28]),
        .I4(t_V_1_reg_220_reg[29]),
        .I5(r_V_reg_314[29]),
        .O(\axi_last_V_reg_337[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_337[0]_i_6 
       (.I0(t_V_1_reg_220_reg[24]),
        .I1(r_V_reg_314[24]),
        .I2(r_V_reg_314[25]),
        .I3(t_V_1_reg_220_reg[25]),
        .I4(t_V_1_reg_220_reg[26]),
        .I5(r_V_reg_314[26]),
        .O(\axi_last_V_reg_337[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_337[0]_i_8 
       (.I0(t_V_1_reg_220_reg[21]),
        .I1(r_V_reg_314[21]),
        .I2(r_V_reg_314[22]),
        .I3(t_V_1_reg_220_reg[22]),
        .I4(t_V_1_reg_220_reg[23]),
        .I5(r_V_reg_314[23]),
        .O(\axi_last_V_reg_337[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_337[0]_i_9 
       (.I0(t_V_1_reg_220_reg[18]),
        .I1(r_V_reg_314[18]),
        .I2(r_V_reg_314[19]),
        .I3(t_V_1_reg_220_reg[19]),
        .I4(t_V_1_reg_220_reg[20]),
        .I5(r_V_reg_314[20]),
        .O(\axi_last_V_reg_337[0]_i_9_n_0 ));
  FDRE \axi_last_V_reg_337_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_reg_337[0]_i_1_n_0 ),
        .Q(axi_last_V_reg_337),
        .R(1'b0));
  CARRY4 \axi_last_V_reg_337_reg[0]_i_2 
       (.CI(\axi_last_V_reg_337_reg[0]_i_3_n_0 ),
        .CO({\NLW_axi_last_V_reg_337_reg[0]_i_2_CO_UNCONNECTED [3],axi_last_V_fu_272_p2,\axi_last_V_reg_337_reg[0]_i_2_n_2 ,\axi_last_V_reg_337_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_337_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\axi_last_V_reg_337[0]_i_4_n_0 ,\axi_last_V_reg_337[0]_i_5_n_0 ,\axi_last_V_reg_337[0]_i_6_n_0 }));
  CARRY4 \axi_last_V_reg_337_reg[0]_i_3 
       (.CI(\axi_last_V_reg_337_reg[0]_i_7_n_0 ),
        .CO({\axi_last_V_reg_337_reg[0]_i_3_n_0 ,\axi_last_V_reg_337_reg[0]_i_3_n_1 ,\axi_last_V_reg_337_reg[0]_i_3_n_2 ,\axi_last_V_reg_337_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_337_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_337[0]_i_8_n_0 ,\axi_last_V_reg_337[0]_i_9_n_0 ,\axi_last_V_reg_337[0]_i_10_n_0 ,\axi_last_V_reg_337[0]_i_11_n_0 }));
  CARRY4 \axi_last_V_reg_337_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\axi_last_V_reg_337_reg[0]_i_7_n_0 ,\axi_last_V_reg_337_reg[0]_i_7_n_1 ,\axi_last_V_reg_337_reg[0]_i_7_n_2 ,\axi_last_V_reg_337_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_337_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_337[0]_i_12_n_0 ,\axi_last_V_reg_337[0]_i_13_n_0 ,\axi_last_V_reg_337[0]_i_14_n_0 ,\axi_last_V_reg_337[0]_i_15_n_0 }));
  LUT4 #(
    .INIT(16'h8000)) 
    \cols_V_reg_309[31]_i_1 
       (.I0(Q),
        .I1(dst_cols_V_c_empty_n),
        .I2(dst_rows_V_c_empty_n),
        .I3(Mat2AXIvideo_U0_ap_start),
        .O(Mat2AXIvideo_U0_img_cols_V_read));
  FDRE \cols_V_reg_309_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[0]),
        .Q(cols_V_reg_309[0]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[10]),
        .Q(cols_V_reg_309[10]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[11]),
        .Q(cols_V_reg_309[11]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[12] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[12]),
        .Q(cols_V_reg_309[12]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[13] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[13]),
        .Q(cols_V_reg_309[13]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[14] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[14]),
        .Q(cols_V_reg_309[14]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[15] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[15]),
        .Q(cols_V_reg_309[15]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[16] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[16]),
        .Q(cols_V_reg_309[16]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[17] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[17]),
        .Q(cols_V_reg_309[17]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[18] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[18]),
        .Q(cols_V_reg_309[18]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[19] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[19]),
        .Q(cols_V_reg_309[19]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[1]),
        .Q(cols_V_reg_309[1]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[20] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[20]),
        .Q(cols_V_reg_309[20]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[21] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[21]),
        .Q(cols_V_reg_309[21]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[22] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[22]),
        .Q(cols_V_reg_309[22]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[23] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[23]),
        .Q(cols_V_reg_309[23]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[24] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[24]),
        .Q(cols_V_reg_309[24]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[25] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[25]),
        .Q(cols_V_reg_309[25]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[26] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[26]),
        .Q(cols_V_reg_309[26]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[27] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[27]),
        .Q(cols_V_reg_309[27]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[28] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[28]),
        .Q(cols_V_reg_309[28]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[29] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[29]),
        .Q(cols_V_reg_309[29]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[2]),
        .Q(cols_V_reg_309[2]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[30] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[30]),
        .Q(cols_V_reg_309[30]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[31] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[31]),
        .Q(cols_V_reg_309[31]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[3]),
        .Q(cols_V_reg_309[3]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[4]),
        .Q(cols_V_reg_309[4]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[5]),
        .Q(cols_V_reg_309[5]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[6]),
        .Q(cols_V_reg_309[6]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[7]),
        .Q(cols_V_reg_309[7]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[8]),
        .Q(cols_V_reg_309[8]),
        .R(1'b0));
  FDRE \cols_V_reg_309_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[9]),
        .Q(cols_V_reg_309[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \exitcond_i_reg_328[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(\ap_CS_fsm[3]_i_3__0_n_0 ),
        .I2(\exitcond_i_reg_328_reg_n_0_[0] ),
        .O(\exitcond_i_reg_328[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \exitcond_i_reg_328_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond_i_reg_328_reg_n_0_[0] ),
        .I1(\ap_CS_fsm[3]_i_3__0_n_0 ),
        .I2(exitcond_i_reg_328_pp0_iter1_reg),
        .O(\exitcond_i_reg_328_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_328_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_328_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(exitcond_i_reg_328_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_i_reg_328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_328[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_328_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_323[0]_i_1 
       (.I0(\t_V_reg_209_reg_n_0_[0] ),
        .O(i_V_fu_251_p2[0]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_V_reg_323[31]_i_1 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I1(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(ap_CS_fsm_state2),
        .I4(\i_V_reg_323[31]_i_3_n_0 ),
        .O(i_V_reg_3230));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_V_reg_323[31]_i_3 
       (.I0(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_ack_in),
        .O(\i_V_reg_323[31]_i_3_n_0 ));
  FDRE \i_V_reg_323_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[0]),
        .Q(i_V_reg_323[0]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[10] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[10]),
        .Q(i_V_reg_323[10]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[11] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[11]),
        .Q(i_V_reg_323[11]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[12] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[12]),
        .Q(i_V_reg_323[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_323_reg[12]_i_1 
       (.CI(\i_V_reg_323_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_323_reg[12]_i_1_n_0 ,\i_V_reg_323_reg[12]_i_1_n_1 ,\i_V_reg_323_reg[12]_i_1_n_2 ,\i_V_reg_323_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_251_p2[12:9]),
        .S({\t_V_reg_209_reg_n_0_[12] ,\t_V_reg_209_reg_n_0_[11] ,\t_V_reg_209_reg_n_0_[10] ,\t_V_reg_209_reg_n_0_[9] }));
  FDRE \i_V_reg_323_reg[13] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[13]),
        .Q(i_V_reg_323[13]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[14] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[14]),
        .Q(i_V_reg_323[14]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[15] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[15]),
        .Q(i_V_reg_323[15]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[16] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[16]),
        .Q(i_V_reg_323[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_323_reg[16]_i_1 
       (.CI(\i_V_reg_323_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_323_reg[16]_i_1_n_0 ,\i_V_reg_323_reg[16]_i_1_n_1 ,\i_V_reg_323_reg[16]_i_1_n_2 ,\i_V_reg_323_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_251_p2[16:13]),
        .S({\t_V_reg_209_reg_n_0_[16] ,\t_V_reg_209_reg_n_0_[15] ,\t_V_reg_209_reg_n_0_[14] ,\t_V_reg_209_reg_n_0_[13] }));
  FDRE \i_V_reg_323_reg[17] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[17]),
        .Q(i_V_reg_323[17]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[18] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[18]),
        .Q(i_V_reg_323[18]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[19] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[19]),
        .Q(i_V_reg_323[19]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[1]),
        .Q(i_V_reg_323[1]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[20] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[20]),
        .Q(i_V_reg_323[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_323_reg[20]_i_1 
       (.CI(\i_V_reg_323_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_323_reg[20]_i_1_n_0 ,\i_V_reg_323_reg[20]_i_1_n_1 ,\i_V_reg_323_reg[20]_i_1_n_2 ,\i_V_reg_323_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_251_p2[20:17]),
        .S({\t_V_reg_209_reg_n_0_[20] ,\t_V_reg_209_reg_n_0_[19] ,\t_V_reg_209_reg_n_0_[18] ,\t_V_reg_209_reg_n_0_[17] }));
  FDRE \i_V_reg_323_reg[21] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[21]),
        .Q(i_V_reg_323[21]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[22] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[22]),
        .Q(i_V_reg_323[22]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[23] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[23]),
        .Q(i_V_reg_323[23]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[24] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[24]),
        .Q(i_V_reg_323[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_323_reg[24]_i_1 
       (.CI(\i_V_reg_323_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_323_reg[24]_i_1_n_0 ,\i_V_reg_323_reg[24]_i_1_n_1 ,\i_V_reg_323_reg[24]_i_1_n_2 ,\i_V_reg_323_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_251_p2[24:21]),
        .S({\t_V_reg_209_reg_n_0_[24] ,\t_V_reg_209_reg_n_0_[23] ,\t_V_reg_209_reg_n_0_[22] ,\t_V_reg_209_reg_n_0_[21] }));
  FDRE \i_V_reg_323_reg[25] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[25]),
        .Q(i_V_reg_323[25]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[26] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[26]),
        .Q(i_V_reg_323[26]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[27] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[27]),
        .Q(i_V_reg_323[27]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[28] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[28]),
        .Q(i_V_reg_323[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_323_reg[28]_i_1 
       (.CI(\i_V_reg_323_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_323_reg[28]_i_1_n_0 ,\i_V_reg_323_reg[28]_i_1_n_1 ,\i_V_reg_323_reg[28]_i_1_n_2 ,\i_V_reg_323_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_251_p2[28:25]),
        .S({\t_V_reg_209_reg_n_0_[28] ,\t_V_reg_209_reg_n_0_[27] ,\t_V_reg_209_reg_n_0_[26] ,\t_V_reg_209_reg_n_0_[25] }));
  FDRE \i_V_reg_323_reg[29] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[29]),
        .Q(i_V_reg_323[29]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[2]),
        .Q(i_V_reg_323[2]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[30] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[30]),
        .Q(i_V_reg_323[30]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[31] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[31]),
        .Q(i_V_reg_323[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_323_reg[31]_i_2 
       (.CI(\i_V_reg_323_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_323_reg[31]_i_2_CO_UNCONNECTED [3:2],\i_V_reg_323_reg[31]_i_2_n_2 ,\i_V_reg_323_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_323_reg[31]_i_2_O_UNCONNECTED [3],i_V_fu_251_p2[31:29]}),
        .S({1'b0,\t_V_reg_209_reg_n_0_[31] ,\t_V_reg_209_reg_n_0_[30] ,\t_V_reg_209_reg_n_0_[29] }));
  FDRE \i_V_reg_323_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[3]),
        .Q(i_V_reg_323[3]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[4]),
        .Q(i_V_reg_323[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_323_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_323_reg[4]_i_1_n_0 ,\i_V_reg_323_reg[4]_i_1_n_1 ,\i_V_reg_323_reg[4]_i_1_n_2 ,\i_V_reg_323_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_209_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_251_p2[4:1]),
        .S({\t_V_reg_209_reg_n_0_[4] ,\t_V_reg_209_reg_n_0_[3] ,\t_V_reg_209_reg_n_0_[2] ,\t_V_reg_209_reg_n_0_[1] }));
  FDRE \i_V_reg_323_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[5]),
        .Q(i_V_reg_323[5]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[6]),
        .Q(i_V_reg_323[6]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[7] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[7]),
        .Q(i_V_reg_323[7]),
        .R(1'b0));
  FDRE \i_V_reg_323_reg[8] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[8]),
        .Q(i_V_reg_323[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_323_reg[8]_i_1 
       (.CI(\i_V_reg_323_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_323_reg[8]_i_1_n_0 ,\i_V_reg_323_reg[8]_i_1_n_1 ,\i_V_reg_323_reg[8]_i_1_n_2 ,\i_V_reg_323_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_251_p2[8:5]),
        .S({\t_V_reg_209_reg_n_0_[8] ,\t_V_reg_209_reg_n_0_[7] ,\t_V_reg_209_reg_n_0_[6] ,\t_V_reg_209_reg_n_0_[5] }));
  FDRE \i_V_reg_323_reg[9] 
       (.C(ap_clk),
        .CE(i_V_reg_3230),
        .D(i_V_fu_251_p2[9]),
        .Q(i_V_reg_323[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    int_ap_done_i_1
       (.I0(CO),
        .I1(i_V_reg_3230),
        .I2(int_ap_done_reg),
        .I3(s_axi_AXILiteS_ARVALID),
        .I4(int_ap_done1),
        .I5(data0),
        .O(\FSM_onehot_rstate_reg[1] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_10 
       (.I0(\t_V_reg_209_reg_n_0_[18] ),
        .I1(rows_V_reg_304[18]),
        .I2(\t_V_reg_209_reg_n_0_[19] ),
        .I3(rows_V_reg_304[19]),
        .I4(rows_V_reg_304[20]),
        .I5(\t_V_reg_209_reg_n_0_[20] ),
        .O(\int_isr[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_11 
       (.I0(\t_V_reg_209_reg_n_0_[15] ),
        .I1(rows_V_reg_304[15]),
        .I2(\t_V_reg_209_reg_n_0_[16] ),
        .I3(rows_V_reg_304[16]),
        .I4(rows_V_reg_304[17]),
        .I5(\t_V_reg_209_reg_n_0_[17] ),
        .O(\int_isr[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_12 
       (.I0(\t_V_reg_209_reg_n_0_[12] ),
        .I1(rows_V_reg_304[12]),
        .I2(\t_V_reg_209_reg_n_0_[13] ),
        .I3(rows_V_reg_304[13]),
        .I4(rows_V_reg_304[14]),
        .I5(\t_V_reg_209_reg_n_0_[14] ),
        .O(\int_isr[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_13 
       (.I0(\t_V_reg_209_reg_n_0_[9] ),
        .I1(rows_V_reg_304[9]),
        .I2(\t_V_reg_209_reg_n_0_[10] ),
        .I3(rows_V_reg_304[10]),
        .I4(rows_V_reg_304[11]),
        .I5(\t_V_reg_209_reg_n_0_[11] ),
        .O(\int_isr[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_14 
       (.I0(\t_V_reg_209_reg_n_0_[6] ),
        .I1(rows_V_reg_304[6]),
        .I2(\t_V_reg_209_reg_n_0_[7] ),
        .I3(rows_V_reg_304[7]),
        .I4(rows_V_reg_304[8]),
        .I5(\t_V_reg_209_reg_n_0_[8] ),
        .O(\int_isr[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_15 
       (.I0(\t_V_reg_209_reg_n_0_[3] ),
        .I1(rows_V_reg_304[3]),
        .I2(\t_V_reg_209_reg_n_0_[4] ),
        .I3(rows_V_reg_304[4]),
        .I4(rows_V_reg_304[5]),
        .I5(\t_V_reg_209_reg_n_0_[5] ),
        .O(\int_isr[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_16 
       (.I0(\t_V_reg_209_reg_n_0_[0] ),
        .I1(rows_V_reg_304[0]),
        .I2(\t_V_reg_209_reg_n_0_[1] ),
        .I3(rows_V_reg_304[1]),
        .I4(rows_V_reg_304[2]),
        .I5(\t_V_reg_209_reg_n_0_[2] ),
        .O(\int_isr[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_5 
       (.I0(\t_V_reg_209_reg_n_0_[30] ),
        .I1(rows_V_reg_304[30]),
        .I2(rows_V_reg_304[31]),
        .I3(\t_V_reg_209_reg_n_0_[31] ),
        .O(\int_isr[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_6 
       (.I0(\t_V_reg_209_reg_n_0_[27] ),
        .I1(rows_V_reg_304[27]),
        .I2(\t_V_reg_209_reg_n_0_[28] ),
        .I3(rows_V_reg_304[28]),
        .I4(rows_V_reg_304[29]),
        .I5(\t_V_reg_209_reg_n_0_[29] ),
        .O(\int_isr[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_7 
       (.I0(\t_V_reg_209_reg_n_0_[24] ),
        .I1(rows_V_reg_304[24]),
        .I2(\t_V_reg_209_reg_n_0_[25] ),
        .I3(rows_V_reg_304[25]),
        .I4(rows_V_reg_304[26]),
        .I5(\t_V_reg_209_reg_n_0_[26] ),
        .O(\int_isr[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_9 
       (.I0(\t_V_reg_209_reg_n_0_[21] ),
        .I1(rows_V_reg_304[21]),
        .I2(\t_V_reg_209_reg_n_0_[22] ),
        .I3(rows_V_reg_304[22]),
        .I4(rows_V_reg_304[23]),
        .I5(\t_V_reg_209_reg_n_0_[23] ),
        .O(\int_isr[0]_i_9_n_0 ));
  CARRY4 \int_isr_reg[0]_i_3 
       (.CI(\int_isr_reg[0]_i_4_n_0 ),
        .CO({\NLW_int_isr_reg[0]_i_3_CO_UNCONNECTED [3],CO,\int_isr_reg[0]_i_3_n_2 ,\int_isr_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_int_isr_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\int_isr[0]_i_5_n_0 ,\int_isr[0]_i_6_n_0 ,\int_isr[0]_i_7_n_0 }));
  CARRY4 \int_isr_reg[0]_i_4 
       (.CI(\int_isr_reg[0]_i_8_n_0 ),
        .CO({\int_isr_reg[0]_i_4_n_0 ,\int_isr_reg[0]_i_4_n_1 ,\int_isr_reg[0]_i_4_n_2 ,\int_isr_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_int_isr_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_9_n_0 ,\int_isr[0]_i_10_n_0 ,\int_isr[0]_i_11_n_0 ,\int_isr[0]_i_12_n_0 }));
  CARRY4 \int_isr_reg[0]_i_8 
       (.CI(1'b0),
        .CO({\int_isr_reg[0]_i_8_n_0 ,\int_isr_reg[0]_i_8_n_1 ,\int_isr_reg[0]_i_8_n_2 ,\int_isr_reg[0]_i_8_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_int_isr_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_13_n_0 ,\int_isr[0]_i_14_n_0 ,\int_isr[0]_i_15_n_0 ,\int_isr[0]_i_16_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_3
       (.I0(i_V_reg_3230),
        .I1(CO),
        .O(Mat2AXIvideo_U0_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[3]_i_3__4 
       (.I0(CO),
        .I1(i_V_reg_3230),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(Block_Mat_exit49_pro_U0_start_write),
        .I4(start_for_Mat2AXIvideo_U0_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[0]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[0]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[10]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[10]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[10]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[11]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[11]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[11]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[12]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[12]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[12]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[13]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[13]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[13]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[14]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[14]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[14]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[15]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[15]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[15]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[16]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[16]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[16]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[17]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[17]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[17]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[18]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[18]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[18]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[19]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[19]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[19]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[1]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[1]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[20]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[20]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[20]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[21]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[21]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[21]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[22]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[22]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[22]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[23]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[23]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[23]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[2]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[2]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[3]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[3]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[4]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[4]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[5]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[5]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[6]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[6]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[7]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[7]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[8]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[8]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[8]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[9]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[9]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[9]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_r_TLAST[0]_INST_0 
       (.I0(AXI_video_strm_V_last_V_1_payload_B),
        .I1(AXI_video_strm_V_last_V_1_sel),
        .I2(AXI_video_strm_V_last_V_1_payload_A),
        .O(out_r_TLAST));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_r_TUSER[0]_INST_0 
       (.I0(AXI_video_strm_V_user_V_1_payload_B),
        .I1(AXI_video_strm_V_user_V_1_sel),
        .I2(AXI_video_strm_V_user_V_1_payload_A),
        .O(out_r_TUSER));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[0]_i_1 
       (.I0(if_dout[0]),
        .O(r_V_fu_235_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[12]_i_2 
       (.I0(if_dout[12]),
        .O(\r_V_reg_314[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[12]_i_3 
       (.I0(if_dout[11]),
        .O(\r_V_reg_314[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[12]_i_4 
       (.I0(if_dout[10]),
        .O(\r_V_reg_314[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[12]_i_5 
       (.I0(if_dout[9]),
        .O(\r_V_reg_314[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[16]_i_2 
       (.I0(if_dout[16]),
        .O(\r_V_reg_314[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[16]_i_3 
       (.I0(if_dout[15]),
        .O(\r_V_reg_314[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[16]_i_4 
       (.I0(if_dout[14]),
        .O(\r_V_reg_314[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[16]_i_5 
       (.I0(if_dout[13]),
        .O(\r_V_reg_314[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[20]_i_2 
       (.I0(if_dout[20]),
        .O(\r_V_reg_314[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[20]_i_3 
       (.I0(if_dout[19]),
        .O(\r_V_reg_314[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[20]_i_4 
       (.I0(if_dout[18]),
        .O(\r_V_reg_314[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[20]_i_5 
       (.I0(if_dout[17]),
        .O(\r_V_reg_314[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[24]_i_2 
       (.I0(if_dout[24]),
        .O(\r_V_reg_314[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[24]_i_3 
       (.I0(if_dout[23]),
        .O(\r_V_reg_314[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[24]_i_4 
       (.I0(if_dout[22]),
        .O(\r_V_reg_314[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[24]_i_5 
       (.I0(if_dout[21]),
        .O(\r_V_reg_314[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[28]_i_2 
       (.I0(if_dout[28]),
        .O(\r_V_reg_314[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[28]_i_3 
       (.I0(if_dout[27]),
        .O(\r_V_reg_314[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[28]_i_4 
       (.I0(if_dout[26]),
        .O(\r_V_reg_314[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[28]_i_5 
       (.I0(if_dout[25]),
        .O(\r_V_reg_314[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[32]_i_2 
       (.I0(if_dout[31]),
        .O(\r_V_reg_314[32]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[32]_i_3 
       (.I0(if_dout[30]),
        .O(\r_V_reg_314[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[32]_i_4 
       (.I0(if_dout[29]),
        .O(\r_V_reg_314[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[4]_i_2 
       (.I0(if_dout[4]),
        .O(\r_V_reg_314[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[4]_i_3 
       (.I0(if_dout[3]),
        .O(\r_V_reg_314[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[4]_i_4 
       (.I0(if_dout[2]),
        .O(\r_V_reg_314[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[4]_i_5 
       (.I0(if_dout[1]),
        .O(\r_V_reg_314[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[8]_i_2 
       (.I0(if_dout[8]),
        .O(\r_V_reg_314[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[8]_i_3 
       (.I0(if_dout[7]),
        .O(\r_V_reg_314[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[8]_i_4 
       (.I0(if_dout[6]),
        .O(\r_V_reg_314[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_314[8]_i_5 
       (.I0(if_dout[5]),
        .O(\r_V_reg_314[8]_i_5_n_0 ));
  FDRE \r_V_reg_314_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[0]),
        .Q(r_V_reg_314[0]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[10]),
        .Q(r_V_reg_314[10]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[11]),
        .Q(r_V_reg_314[11]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[12] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[12]),
        .Q(r_V_reg_314[12]),
        .R(1'b0));
  CARRY4 \r_V_reg_314_reg[12]_i_1 
       (.CI(\r_V_reg_314_reg[8]_i_1_n_0 ),
        .CO({\r_V_reg_314_reg[12]_i_1_n_0 ,\r_V_reg_314_reg[12]_i_1_n_1 ,\r_V_reg_314_reg[12]_i_1_n_2 ,\r_V_reg_314_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(if_dout[12:9]),
        .O(r_V_fu_235_p2[12:9]),
        .S({\r_V_reg_314[12]_i_2_n_0 ,\r_V_reg_314[12]_i_3_n_0 ,\r_V_reg_314[12]_i_4_n_0 ,\r_V_reg_314[12]_i_5_n_0 }));
  FDRE \r_V_reg_314_reg[13] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[13]),
        .Q(r_V_reg_314[13]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[14] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[14]),
        .Q(r_V_reg_314[14]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[15] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[15]),
        .Q(r_V_reg_314[15]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[16] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[16]),
        .Q(r_V_reg_314[16]),
        .R(1'b0));
  CARRY4 \r_V_reg_314_reg[16]_i_1 
       (.CI(\r_V_reg_314_reg[12]_i_1_n_0 ),
        .CO({\r_V_reg_314_reg[16]_i_1_n_0 ,\r_V_reg_314_reg[16]_i_1_n_1 ,\r_V_reg_314_reg[16]_i_1_n_2 ,\r_V_reg_314_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(if_dout[16:13]),
        .O(r_V_fu_235_p2[16:13]),
        .S({\r_V_reg_314[16]_i_2_n_0 ,\r_V_reg_314[16]_i_3_n_0 ,\r_V_reg_314[16]_i_4_n_0 ,\r_V_reg_314[16]_i_5_n_0 }));
  FDRE \r_V_reg_314_reg[17] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[17]),
        .Q(r_V_reg_314[17]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[18] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[18]),
        .Q(r_V_reg_314[18]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[19] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[19]),
        .Q(r_V_reg_314[19]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[1]),
        .Q(r_V_reg_314[1]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[20] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[20]),
        .Q(r_V_reg_314[20]),
        .R(1'b0));
  CARRY4 \r_V_reg_314_reg[20]_i_1 
       (.CI(\r_V_reg_314_reg[16]_i_1_n_0 ),
        .CO({\r_V_reg_314_reg[20]_i_1_n_0 ,\r_V_reg_314_reg[20]_i_1_n_1 ,\r_V_reg_314_reg[20]_i_1_n_2 ,\r_V_reg_314_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(if_dout[20:17]),
        .O(r_V_fu_235_p2[20:17]),
        .S({\r_V_reg_314[20]_i_2_n_0 ,\r_V_reg_314[20]_i_3_n_0 ,\r_V_reg_314[20]_i_4_n_0 ,\r_V_reg_314[20]_i_5_n_0 }));
  FDRE \r_V_reg_314_reg[21] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[21]),
        .Q(r_V_reg_314[21]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[22] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[22]),
        .Q(r_V_reg_314[22]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[23] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[23]),
        .Q(r_V_reg_314[23]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[24] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[24]),
        .Q(r_V_reg_314[24]),
        .R(1'b0));
  CARRY4 \r_V_reg_314_reg[24]_i_1 
       (.CI(\r_V_reg_314_reg[20]_i_1_n_0 ),
        .CO({\r_V_reg_314_reg[24]_i_1_n_0 ,\r_V_reg_314_reg[24]_i_1_n_1 ,\r_V_reg_314_reg[24]_i_1_n_2 ,\r_V_reg_314_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(if_dout[24:21]),
        .O(r_V_fu_235_p2[24:21]),
        .S({\r_V_reg_314[24]_i_2_n_0 ,\r_V_reg_314[24]_i_3_n_0 ,\r_V_reg_314[24]_i_4_n_0 ,\r_V_reg_314[24]_i_5_n_0 }));
  FDRE \r_V_reg_314_reg[25] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[25]),
        .Q(r_V_reg_314[25]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[26] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[26]),
        .Q(r_V_reg_314[26]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[27] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[27]),
        .Q(r_V_reg_314[27]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[28] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[28]),
        .Q(r_V_reg_314[28]),
        .R(1'b0));
  CARRY4 \r_V_reg_314_reg[28]_i_1 
       (.CI(\r_V_reg_314_reg[24]_i_1_n_0 ),
        .CO({\r_V_reg_314_reg[28]_i_1_n_0 ,\r_V_reg_314_reg[28]_i_1_n_1 ,\r_V_reg_314_reg[28]_i_1_n_2 ,\r_V_reg_314_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(if_dout[28:25]),
        .O(r_V_fu_235_p2[28:25]),
        .S({\r_V_reg_314[28]_i_2_n_0 ,\r_V_reg_314[28]_i_3_n_0 ,\r_V_reg_314[28]_i_4_n_0 ,\r_V_reg_314[28]_i_5_n_0 }));
  FDRE \r_V_reg_314_reg[29] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[29]),
        .Q(r_V_reg_314[29]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[2]),
        .Q(r_V_reg_314[2]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[30] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[30]),
        .Q(r_V_reg_314[30]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[31] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[31]),
        .Q(r_V_reg_314[31]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[32] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[32]),
        .Q(r_V_reg_314[32]),
        .R(1'b0));
  CARRY4 \r_V_reg_314_reg[32]_i_1 
       (.CI(\r_V_reg_314_reg[28]_i_1_n_0 ),
        .CO({\NLW_r_V_reg_314_reg[32]_i_1_CO_UNCONNECTED [3],\r_V_reg_314_reg[32]_i_1_n_1 ,\r_V_reg_314_reg[32]_i_1_n_2 ,\r_V_reg_314_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,if_dout[31:29]}),
        .O(r_V_fu_235_p2[32:29]),
        .S({1'b1,\r_V_reg_314[32]_i_2_n_0 ,\r_V_reg_314[32]_i_3_n_0 ,\r_V_reg_314[32]_i_4_n_0 }));
  FDRE \r_V_reg_314_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[3]),
        .Q(r_V_reg_314[3]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[4]),
        .Q(r_V_reg_314[4]),
        .R(1'b0));
  CARRY4 \r_V_reg_314_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\r_V_reg_314_reg[4]_i_1_n_0 ,\r_V_reg_314_reg[4]_i_1_n_1 ,\r_V_reg_314_reg[4]_i_1_n_2 ,\r_V_reg_314_reg[4]_i_1_n_3 }),
        .CYINIT(if_dout[0]),
        .DI(if_dout[4:1]),
        .O(r_V_fu_235_p2[4:1]),
        .S({\r_V_reg_314[4]_i_2_n_0 ,\r_V_reg_314[4]_i_3_n_0 ,\r_V_reg_314[4]_i_4_n_0 ,\r_V_reg_314[4]_i_5_n_0 }));
  FDRE \r_V_reg_314_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[5]),
        .Q(r_V_reg_314[5]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[6]),
        .Q(r_V_reg_314[6]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[7]),
        .Q(r_V_reg_314[7]),
        .R(1'b0));
  FDRE \r_V_reg_314_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[8]),
        .Q(r_V_reg_314[8]),
        .R(1'b0));
  CARRY4 \r_V_reg_314_reg[8]_i_1 
       (.CI(\r_V_reg_314_reg[4]_i_1_n_0 ),
        .CO({\r_V_reg_314_reg[8]_i_1_n_0 ,\r_V_reg_314_reg[8]_i_1_n_1 ,\r_V_reg_314_reg[8]_i_1_n_2 ,\r_V_reg_314_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(if_dout[8:5]),
        .O(r_V_fu_235_p2[8:5]),
        .S({\r_V_reg_314[8]_i_2_n_0 ,\r_V_reg_314[8]_i_3_n_0 ,\r_V_reg_314[8]_i_4_n_0 ,\r_V_reg_314[8]_i_5_n_0 }));
  FDRE \r_V_reg_314_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_235_p2[9]),
        .Q(r_V_reg_314[9]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [0]),
        .Q(rows_V_reg_304[0]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [10]),
        .Q(rows_V_reg_304[10]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [11]),
        .Q(rows_V_reg_304[11]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[12] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [12]),
        .Q(rows_V_reg_304[12]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[13] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [13]),
        .Q(rows_V_reg_304[13]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[14] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [14]),
        .Q(rows_V_reg_304[14]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[15] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [15]),
        .Q(rows_V_reg_304[15]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[16] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [16]),
        .Q(rows_V_reg_304[16]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[17] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [17]),
        .Q(rows_V_reg_304[17]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[18] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [18]),
        .Q(rows_V_reg_304[18]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[19] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [19]),
        .Q(rows_V_reg_304[19]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [1]),
        .Q(rows_V_reg_304[1]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[20] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [20]),
        .Q(rows_V_reg_304[20]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[21] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [21]),
        .Q(rows_V_reg_304[21]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[22] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [22]),
        .Q(rows_V_reg_304[22]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[23] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [23]),
        .Q(rows_V_reg_304[23]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[24] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [24]),
        .Q(rows_V_reg_304[24]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[25] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [25]),
        .Q(rows_V_reg_304[25]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[26] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [26]),
        .Q(rows_V_reg_304[26]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[27] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [27]),
        .Q(rows_V_reg_304[27]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[28] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [28]),
        .Q(rows_V_reg_304[28]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[29] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [29]),
        .Q(rows_V_reg_304[29]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [2]),
        .Q(rows_V_reg_304[2]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[30] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [30]),
        .Q(rows_V_reg_304[30]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[31] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [31]),
        .Q(rows_V_reg_304[31]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [3]),
        .Q(rows_V_reg_304[3]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [4]),
        .Q(rows_V_reg_304[4]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [5]),
        .Q(rows_V_reg_304[5]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [6]),
        .Q(rows_V_reg_304[6]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [7]),
        .Q(rows_V_reg_304[7]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [8]),
        .Q(rows_V_reg_304[8]),
        .R(1'b0));
  FDRE \rows_V_reg_304_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_304_reg[31]_0 [9]),
        .Q(rows_V_reg_304[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FD00)) 
    \t_V_1_reg_220[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[3]_i_3__0_n_0 ),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(i_V_reg_3230),
        .I4(CO),
        .O(t_V_1_reg_220));
  LUT3 #(
    .INIT(8'h02)) 
    \t_V_1_reg_220[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[3]_i_3__0_n_0 ),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .O(t_V_1_reg_2200));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_1_reg_220[0]_i_4 
       (.I0(t_V_1_reg_220_reg[0]),
        .O(\t_V_1_reg_220[0]_i_4_n_0 ));
  FDRE \t_V_1_reg_220_reg[0] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[0]_i_3_n_7 ),
        .Q(t_V_1_reg_220_reg[0]),
        .R(t_V_1_reg_220));
  CARRY4 \t_V_1_reg_220_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_1_reg_220_reg[0]_i_3_n_0 ,\t_V_1_reg_220_reg[0]_i_3_n_1 ,\t_V_1_reg_220_reg[0]_i_3_n_2 ,\t_V_1_reg_220_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_1_reg_220_reg[0]_i_3_n_4 ,\t_V_1_reg_220_reg[0]_i_3_n_5 ,\t_V_1_reg_220_reg[0]_i_3_n_6 ,\t_V_1_reg_220_reg[0]_i_3_n_7 }),
        .S({t_V_1_reg_220_reg[3:1],\t_V_1_reg_220[0]_i_4_n_0 }));
  FDRE \t_V_1_reg_220_reg[10] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[8]_i_1_n_5 ),
        .Q(t_V_1_reg_220_reg[10]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[11] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[8]_i_1_n_4 ),
        .Q(t_V_1_reg_220_reg[11]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[12] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[12]_i_1_n_7 ),
        .Q(t_V_1_reg_220_reg[12]),
        .R(t_V_1_reg_220));
  CARRY4 \t_V_1_reg_220_reg[12]_i_1 
       (.CI(\t_V_1_reg_220_reg[8]_i_1_n_0 ),
        .CO({\t_V_1_reg_220_reg[12]_i_1_n_0 ,\t_V_1_reg_220_reg[12]_i_1_n_1 ,\t_V_1_reg_220_reg[12]_i_1_n_2 ,\t_V_1_reg_220_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_220_reg[12]_i_1_n_4 ,\t_V_1_reg_220_reg[12]_i_1_n_5 ,\t_V_1_reg_220_reg[12]_i_1_n_6 ,\t_V_1_reg_220_reg[12]_i_1_n_7 }),
        .S(t_V_1_reg_220_reg[15:12]));
  FDRE \t_V_1_reg_220_reg[13] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[12]_i_1_n_6 ),
        .Q(t_V_1_reg_220_reg[13]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[14] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[12]_i_1_n_5 ),
        .Q(t_V_1_reg_220_reg[14]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[15] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[12]_i_1_n_4 ),
        .Q(t_V_1_reg_220_reg[15]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[16] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[16]_i_1_n_7 ),
        .Q(t_V_1_reg_220_reg[16]),
        .R(t_V_1_reg_220));
  CARRY4 \t_V_1_reg_220_reg[16]_i_1 
       (.CI(\t_V_1_reg_220_reg[12]_i_1_n_0 ),
        .CO({\t_V_1_reg_220_reg[16]_i_1_n_0 ,\t_V_1_reg_220_reg[16]_i_1_n_1 ,\t_V_1_reg_220_reg[16]_i_1_n_2 ,\t_V_1_reg_220_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_220_reg[16]_i_1_n_4 ,\t_V_1_reg_220_reg[16]_i_1_n_5 ,\t_V_1_reg_220_reg[16]_i_1_n_6 ,\t_V_1_reg_220_reg[16]_i_1_n_7 }),
        .S(t_V_1_reg_220_reg[19:16]));
  FDRE \t_V_1_reg_220_reg[17] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[16]_i_1_n_6 ),
        .Q(t_V_1_reg_220_reg[17]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[18] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[16]_i_1_n_5 ),
        .Q(t_V_1_reg_220_reg[18]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[19] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[16]_i_1_n_4 ),
        .Q(t_V_1_reg_220_reg[19]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[1] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[0]_i_3_n_6 ),
        .Q(t_V_1_reg_220_reg[1]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[20] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[20]_i_1_n_7 ),
        .Q(t_V_1_reg_220_reg[20]),
        .R(t_V_1_reg_220));
  CARRY4 \t_V_1_reg_220_reg[20]_i_1 
       (.CI(\t_V_1_reg_220_reg[16]_i_1_n_0 ),
        .CO({\t_V_1_reg_220_reg[20]_i_1_n_0 ,\t_V_1_reg_220_reg[20]_i_1_n_1 ,\t_V_1_reg_220_reg[20]_i_1_n_2 ,\t_V_1_reg_220_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_220_reg[20]_i_1_n_4 ,\t_V_1_reg_220_reg[20]_i_1_n_5 ,\t_V_1_reg_220_reg[20]_i_1_n_6 ,\t_V_1_reg_220_reg[20]_i_1_n_7 }),
        .S(t_V_1_reg_220_reg[23:20]));
  FDRE \t_V_1_reg_220_reg[21] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[20]_i_1_n_6 ),
        .Q(t_V_1_reg_220_reg[21]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[22] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[20]_i_1_n_5 ),
        .Q(t_V_1_reg_220_reg[22]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[23] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[20]_i_1_n_4 ),
        .Q(t_V_1_reg_220_reg[23]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[24] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[24]_i_1_n_7 ),
        .Q(t_V_1_reg_220_reg[24]),
        .R(t_V_1_reg_220));
  CARRY4 \t_V_1_reg_220_reg[24]_i_1 
       (.CI(\t_V_1_reg_220_reg[20]_i_1_n_0 ),
        .CO({\t_V_1_reg_220_reg[24]_i_1_n_0 ,\t_V_1_reg_220_reg[24]_i_1_n_1 ,\t_V_1_reg_220_reg[24]_i_1_n_2 ,\t_V_1_reg_220_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_220_reg[24]_i_1_n_4 ,\t_V_1_reg_220_reg[24]_i_1_n_5 ,\t_V_1_reg_220_reg[24]_i_1_n_6 ,\t_V_1_reg_220_reg[24]_i_1_n_7 }),
        .S(t_V_1_reg_220_reg[27:24]));
  FDRE \t_V_1_reg_220_reg[25] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[24]_i_1_n_6 ),
        .Q(t_V_1_reg_220_reg[25]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[26] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[24]_i_1_n_5 ),
        .Q(t_V_1_reg_220_reg[26]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[27] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[24]_i_1_n_4 ),
        .Q(t_V_1_reg_220_reg[27]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[28] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[28]_i_1_n_7 ),
        .Q(t_V_1_reg_220_reg[28]),
        .R(t_V_1_reg_220));
  CARRY4 \t_V_1_reg_220_reg[28]_i_1 
       (.CI(\t_V_1_reg_220_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_1_reg_220_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_1_reg_220_reg[28]_i_1_n_1 ,\t_V_1_reg_220_reg[28]_i_1_n_2 ,\t_V_1_reg_220_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_220_reg[28]_i_1_n_4 ,\t_V_1_reg_220_reg[28]_i_1_n_5 ,\t_V_1_reg_220_reg[28]_i_1_n_6 ,\t_V_1_reg_220_reg[28]_i_1_n_7 }),
        .S(t_V_1_reg_220_reg[31:28]));
  FDRE \t_V_1_reg_220_reg[29] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[28]_i_1_n_6 ),
        .Q(t_V_1_reg_220_reg[29]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[2] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[0]_i_3_n_5 ),
        .Q(t_V_1_reg_220_reg[2]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[30] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[28]_i_1_n_5 ),
        .Q(t_V_1_reg_220_reg[30]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[31] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[28]_i_1_n_4 ),
        .Q(t_V_1_reg_220_reg[31]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[3] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[0]_i_3_n_4 ),
        .Q(t_V_1_reg_220_reg[3]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[4] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[4]_i_1_n_7 ),
        .Q(t_V_1_reg_220_reg[4]),
        .R(t_V_1_reg_220));
  CARRY4 \t_V_1_reg_220_reg[4]_i_1 
       (.CI(\t_V_1_reg_220_reg[0]_i_3_n_0 ),
        .CO({\t_V_1_reg_220_reg[4]_i_1_n_0 ,\t_V_1_reg_220_reg[4]_i_1_n_1 ,\t_V_1_reg_220_reg[4]_i_1_n_2 ,\t_V_1_reg_220_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_220_reg[4]_i_1_n_4 ,\t_V_1_reg_220_reg[4]_i_1_n_5 ,\t_V_1_reg_220_reg[4]_i_1_n_6 ,\t_V_1_reg_220_reg[4]_i_1_n_7 }),
        .S(t_V_1_reg_220_reg[7:4]));
  FDRE \t_V_1_reg_220_reg[5] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[4]_i_1_n_6 ),
        .Q(t_V_1_reg_220_reg[5]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[6] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[4]_i_1_n_5 ),
        .Q(t_V_1_reg_220_reg[6]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[7] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[4]_i_1_n_4 ),
        .Q(t_V_1_reg_220_reg[7]),
        .R(t_V_1_reg_220));
  FDRE \t_V_1_reg_220_reg[8] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[8]_i_1_n_7 ),
        .Q(t_V_1_reg_220_reg[8]),
        .R(t_V_1_reg_220));
  CARRY4 \t_V_1_reg_220_reg[8]_i_1 
       (.CI(\t_V_1_reg_220_reg[4]_i_1_n_0 ),
        .CO({\t_V_1_reg_220_reg[8]_i_1_n_0 ,\t_V_1_reg_220_reg[8]_i_1_n_1 ,\t_V_1_reg_220_reg[8]_i_1_n_2 ,\t_V_1_reg_220_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_1_reg_220_reg[8]_i_1_n_4 ,\t_V_1_reg_220_reg[8]_i_1_n_5 ,\t_V_1_reg_220_reg[8]_i_1_n_6 ,\t_V_1_reg_220_reg[8]_i_1_n_7 }),
        .S(t_V_1_reg_220_reg[11:8]));
  FDRE \t_V_1_reg_220_reg[9] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2200),
        .D(\t_V_1_reg_220_reg[8]_i_1_n_6 ),
        .Q(t_V_1_reg_220_reg[9]),
        .R(t_V_1_reg_220));
  LUT5 #(
    .INIT(32'h40000000)) 
    \t_V_reg_209[31]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(Q),
        .I2(dst_cols_V_c_empty_n),
        .I3(dst_rows_V_c_empty_n),
        .I4(Mat2AXIvideo_U0_ap_start),
        .O(t_V_reg_209));
  FDRE \t_V_reg_209_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[0]),
        .Q(\t_V_reg_209_reg_n_0_[0] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[10]),
        .Q(\t_V_reg_209_reg_n_0_[10] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[11]),
        .Q(\t_V_reg_209_reg_n_0_[11] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[12]),
        .Q(\t_V_reg_209_reg_n_0_[12] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[13]),
        .Q(\t_V_reg_209_reg_n_0_[13] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[14]),
        .Q(\t_V_reg_209_reg_n_0_[14] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[15]),
        .Q(\t_V_reg_209_reg_n_0_[15] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[16]),
        .Q(\t_V_reg_209_reg_n_0_[16] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[17]),
        .Q(\t_V_reg_209_reg_n_0_[17] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[18]),
        .Q(\t_V_reg_209_reg_n_0_[18] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[19]),
        .Q(\t_V_reg_209_reg_n_0_[19] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[1]),
        .Q(\t_V_reg_209_reg_n_0_[1] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[20]),
        .Q(\t_V_reg_209_reg_n_0_[20] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[21]),
        .Q(\t_V_reg_209_reg_n_0_[21] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[22]),
        .Q(\t_V_reg_209_reg_n_0_[22] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[23]),
        .Q(\t_V_reg_209_reg_n_0_[23] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[24]),
        .Q(\t_V_reg_209_reg_n_0_[24] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[25]),
        .Q(\t_V_reg_209_reg_n_0_[25] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[26]),
        .Q(\t_V_reg_209_reg_n_0_[26] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[27]),
        .Q(\t_V_reg_209_reg_n_0_[27] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[28]),
        .Q(\t_V_reg_209_reg_n_0_[28] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[29]),
        .Q(\t_V_reg_209_reg_n_0_[29] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[2]),
        .Q(\t_V_reg_209_reg_n_0_[2] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[30]),
        .Q(\t_V_reg_209_reg_n_0_[30] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[31]),
        .Q(\t_V_reg_209_reg_n_0_[31] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[3]),
        .Q(\t_V_reg_209_reg_n_0_[3] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[4]),
        .Q(\t_V_reg_209_reg_n_0_[4] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[5]),
        .Q(\t_V_reg_209_reg_n_0_[5] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[6]),
        .Q(\t_V_reg_209_reg_n_0_[6] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[7]),
        .Q(\t_V_reg_209_reg_n_0_[7] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[8]),
        .Q(\t_V_reg_209_reg_n_0_[8] ),
        .R(t_V_reg_209));
  FDRE \t_V_reg_209_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_323[9]),
        .Q(\t_V_reg_209_reg_n_0_[9] ),
        .R(t_V_reg_209));
  LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
    \tmp_user_V_fu_146[0]_i_1 
       (.I0(tmp_user_V_fu_146),
        .I1(Q),
        .I2(dst_cols_V_c_empty_n),
        .I3(dst_rows_V_c_empty_n),
        .I4(Mat2AXIvideo_U0_ap_start),
        .I5(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .O(\tmp_user_V_fu_146[0]_i_1_n_0 ));
  FDRE \tmp_user_V_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_fu_146[0]_i_1_n_0 ),
        .Q(tmp_user_V_fu_146),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sobel
   (DOBDO,
    ram_reg,
    Sobel_U0_src_data_stream_V_read,
    \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0] ,
    Q,
    Sobel_U0_ap_ready,
    E,
    \ap_CS_fsm_reg[1]_0 ,
    mOutPtr110_out,
    internal_empty_n_reg,
    D,
    ap_clk,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    SS,
    Sobel_U0_src_cols_V_read,
    tmp_i_fu_150_p2,
    ap_rst_n,
    sobel_img_data_strea_full_n,
    gray_img_data_stream_empty_n,
    Sobel_U0_ap_start,
    gray_img_rows_V_c_empty_n,
    gray_img_cols_V_c_empty_n,
    order_c_empty_n,
    internal_full_n_reg,
    internal_full_n_reg_0,
    out,
    \src_cols_V_read_reg_165_reg[31]_0 );
  output [7:0]DOBDO;
  output [7:0]ram_reg;
  output Sobel_U0_src_data_stream_V_read;
  output \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0] ;
  output [0:0]Q;
  output Sobel_U0_ap_ready;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_0 ;
  output mOutPtr110_out;
  output internal_empty_n_reg;
  output [7:0]D;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [0:0]SS;
  input Sobel_U0_src_cols_V_read;
  input tmp_i_fu_150_p2;
  input ap_rst_n;
  input sobel_img_data_strea_full_n;
  input gray_img_data_stream_empty_n;
  input Sobel_U0_ap_start;
  input gray_img_rows_V_c_empty_n;
  input gray_img_cols_V_c_empty_n;
  input order_c_empty_n;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [31:0]out;
  input [31:0]\src_cols_V_read_reg_165_reg[31]_0 ;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire Sobel_U0_ap_ready;
  wire Sobel_U0_ap_start;
  wire Sobel_U0_src_cols_V_read;
  wire Sobel_U0_src_data_stream_V_read;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire \exitcond388_i_reg_1528_pp0_iter1_reg_reg[0] ;
  wire gray_img_cols_V_c_empty_n;
  wire gray_img_data_stream_empty_n;
  wire gray_img_rows_V_c_empty_n;
  wire grp_Filter2D_fu_120_ap_start_reg;
  wire grp_Filter2D_fu_120_n_21;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire order_c_empty_n;
  wire [31:0]out;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire sobel_img_data_strea_full_n;
  wire [31:0]src_cols_V_read_reg_165;
  wire [31:0]\src_cols_V_read_reg_165_reg[31]_0 ;
  wire [31:0]src_rows_V_read_reg_160;
  wire tmp_i_fu_150_p2;
  wire tmp_i_reg_156;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D grp_Filter2D_fu_120
       (.D(ap_NS_fsm),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .E(E),
        .Q(src_cols_V_read_reg_165),
        .\SRL_SIG_reg[1][0] ({ap_CS_fsm_state2,Q}),
        .SS(SS),
        .Sobel_U0_ap_ready(Sobel_U0_ap_ready),
        .Sobel_U0_ap_start(Sobel_U0_ap_start),
        .Sobel_U0_src_cols_V_read(Sobel_U0_src_cols_V_read),
        .Sobel_U0_src_data_stream_V_read(Sobel_U0_src_data_stream_V_read),
        .\ap_CS_fsm_reg[1]_0 (grp_Filter2D_fu_120_n_21),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\exitcond388_i_reg_1528_pp0_iter1_reg_reg[0]_0 (\exitcond388_i_reg_1528_pp0_iter1_reg_reg[0] ),
        .gray_img_cols_V_c_empty_n(gray_img_cols_V_c_empty_n),
        .gray_img_data_stream_empty_n(gray_img_data_stream_empty_n),
        .gray_img_rows_V_c_empty_n(gray_img_rows_V_c_empty_n),
        .grp_Filter2D_fu_120_ap_start_reg(grp_Filter2D_fu_120_ap_start_reg),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_full_n_reg(internal_full_n_reg),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .mOutPtr110_out(mOutPtr110_out),
        .order_c_empty_n(order_c_empty_n),
        .\p_Val2_s_reg_1636_reg[7]_0 (D),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .sobel_img_data_strea_full_n(sobel_img_data_strea_full_n),
        .\tmp_1_reg_1401_reg[31]_0 (src_rows_V_read_reg_160),
        .tmp_i_reg_156(tmp_i_reg_156));
  FDRE #(
    .INIT(1'b0)) 
    grp_Filter2D_fu_120_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_120_n_21),
        .Q(grp_Filter2D_fu_120_ap_start_reg),
        .R(SS));
  FDRE \src_cols_V_read_reg_165_reg[0] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [0]),
        .Q(src_cols_V_read_reg_165[0]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[10] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [10]),
        .Q(src_cols_V_read_reg_165[10]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[11] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [11]),
        .Q(src_cols_V_read_reg_165[11]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[12] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [12]),
        .Q(src_cols_V_read_reg_165[12]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[13] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [13]),
        .Q(src_cols_V_read_reg_165[13]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[14] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [14]),
        .Q(src_cols_V_read_reg_165[14]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[15] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [15]),
        .Q(src_cols_V_read_reg_165[15]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[16] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [16]),
        .Q(src_cols_V_read_reg_165[16]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[17] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [17]),
        .Q(src_cols_V_read_reg_165[17]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[18] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [18]),
        .Q(src_cols_V_read_reg_165[18]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[19] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [19]),
        .Q(src_cols_V_read_reg_165[19]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[1] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [1]),
        .Q(src_cols_V_read_reg_165[1]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[20] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [20]),
        .Q(src_cols_V_read_reg_165[20]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[21] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [21]),
        .Q(src_cols_V_read_reg_165[21]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[22] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [22]),
        .Q(src_cols_V_read_reg_165[22]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[23] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [23]),
        .Q(src_cols_V_read_reg_165[23]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[24] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [24]),
        .Q(src_cols_V_read_reg_165[24]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[25] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [25]),
        .Q(src_cols_V_read_reg_165[25]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[26] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [26]),
        .Q(src_cols_V_read_reg_165[26]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[27] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [27]),
        .Q(src_cols_V_read_reg_165[27]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[28] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [28]),
        .Q(src_cols_V_read_reg_165[28]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[29] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [29]),
        .Q(src_cols_V_read_reg_165[29]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[2] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [2]),
        .Q(src_cols_V_read_reg_165[2]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[30] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [30]),
        .Q(src_cols_V_read_reg_165[30]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[31] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [31]),
        .Q(src_cols_V_read_reg_165[31]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[3] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [3]),
        .Q(src_cols_V_read_reg_165[3]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[4] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [4]),
        .Q(src_cols_V_read_reg_165[4]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[5] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [5]),
        .Q(src_cols_V_read_reg_165[5]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[6] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [6]),
        .Q(src_cols_V_read_reg_165[6]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[7] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [7]),
        .Q(src_cols_V_read_reg_165[7]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[8] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [8]),
        .Q(src_cols_V_read_reg_165[8]),
        .R(1'b0));
  FDRE \src_cols_V_read_reg_165_reg[9] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(\src_cols_V_read_reg_165_reg[31]_0 [9]),
        .Q(src_cols_V_read_reg_165[9]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[0]),
        .Q(src_rows_V_read_reg_160[0]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[10] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[10]),
        .Q(src_rows_V_read_reg_160[10]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[11] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[11]),
        .Q(src_rows_V_read_reg_160[11]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[12] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[12]),
        .Q(src_rows_V_read_reg_160[12]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[13] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[13]),
        .Q(src_rows_V_read_reg_160[13]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[14] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[14]),
        .Q(src_rows_V_read_reg_160[14]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[15] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[15]),
        .Q(src_rows_V_read_reg_160[15]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[16] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[16]),
        .Q(src_rows_V_read_reg_160[16]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[17] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[17]),
        .Q(src_rows_V_read_reg_160[17]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[18] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[18]),
        .Q(src_rows_V_read_reg_160[18]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[19] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[19]),
        .Q(src_rows_V_read_reg_160[19]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[1] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[1]),
        .Q(src_rows_V_read_reg_160[1]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[20] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[20]),
        .Q(src_rows_V_read_reg_160[20]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[21] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[21]),
        .Q(src_rows_V_read_reg_160[21]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[22] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[22]),
        .Q(src_rows_V_read_reg_160[22]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[23] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[23]),
        .Q(src_rows_V_read_reg_160[23]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[24] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[24]),
        .Q(src_rows_V_read_reg_160[24]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[25] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[25]),
        .Q(src_rows_V_read_reg_160[25]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[26] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[26]),
        .Q(src_rows_V_read_reg_160[26]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[27] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[27]),
        .Q(src_rows_V_read_reg_160[27]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[28] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[28]),
        .Q(src_rows_V_read_reg_160[28]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[29] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[29]),
        .Q(src_rows_V_read_reg_160[29]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[2] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[2]),
        .Q(src_rows_V_read_reg_160[2]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[30] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[30]),
        .Q(src_rows_V_read_reg_160[30]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[31] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[31]),
        .Q(src_rows_V_read_reg_160[31]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[3] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[3]),
        .Q(src_rows_V_read_reg_160[3]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[4] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[4]),
        .Q(src_rows_V_read_reg_160[4]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[5] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[5]),
        .Q(src_rows_V_read_reg_160[5]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[6] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[6]),
        .Q(src_rows_V_read_reg_160[6]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[7] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[7]),
        .Q(src_rows_V_read_reg_160[7]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[8] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[8]),
        .Q(src_rows_V_read_reg_160[8]),
        .R(1'b0));
  FDRE \src_rows_V_read_reg_160_reg[9] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(out[9]),
        .Q(src_rows_V_read_reg_160[9]),
        .R(1'b0));
  FDRE \tmp_i_reg_156_reg[0] 
       (.C(ap_clk),
        .CE(Sobel_U0_src_cols_V_read),
        .D(tmp_i_fu_150_p2),
        .Q(tmp_i_reg_156),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "cv_ov5640_sobelFilter_0_0,sobelFilter,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "sobelFilter,Vivado 2018.3" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    in_r_TVALID,
    in_r_TREADY,
    in_r_TDATA,
    in_r_TKEEP,
    in_r_TSTRB,
    in_r_TUSER,
    in_r_TLAST,
    in_r_TID,
    in_r_TDEST,
    out_r_TVALID,
    out_r_TREADY,
    out_r_TDATA,
    out_r_TKEEP,
    out_r_TSTRB,
    out_r_TUSER,
    out_r_TLAST,
    out_r_TID,
    out_r_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [5:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [5:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN cv_ov5640_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:in_r:out_r, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cv_ov5640_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TVALID" *) input in_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TREADY" *) output in_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TDATA" *) input [23:0]in_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TKEEP" *) input [2:0]in_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TSTRB" *) input [2:0]in_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TUSER" *) input [0:0]in_r_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TLAST" *) input [0:0]in_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TID" *) input [0:0]in_r_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_r, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cv_ov5640_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]in_r_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TVALID" *) output out_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TREADY" *) input out_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TDATA" *) output [23:0]out_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TKEEP" *) output [2:0]out_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TSTRB" *) output [2:0]out_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TUSER" *) output [0:0]out_r_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TLAST" *) output [0:0]out_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TID" *) output [0:0]out_r_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_r, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cv_ov5640_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]out_r_TDEST;

  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]in_r_TDATA;
  wire [0:0]in_r_TDEST;
  wire [0:0]in_r_TID;
  wire [2:0]in_r_TKEEP;
  wire [0:0]in_r_TLAST;
  wire in_r_TREADY;
  wire [2:0]in_r_TSTRB;
  wire [0:0]in_r_TUSER;
  wire in_r_TVALID;
  wire interrupt;
  wire [23:0]out_r_TDATA;
  wire [0:0]out_r_TDEST;
  wire [0:0]out_r_TID;
  wire [2:0]out_r_TKEEP;
  wire [0:0]out_r_TLAST;
  wire out_r_TREADY;
  wire [2:0]out_r_TSTRB;
  wire [0:0]out_r_TUSER;
  wire out_r_TVALID;
  wire [5:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [5:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;

  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobelFilter inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in_r_TDATA(in_r_TDATA),
        .in_r_TDEST(in_r_TDEST),
        .in_r_TID(in_r_TID),
        .in_r_TKEEP(in_r_TKEEP),
        .in_r_TLAST(in_r_TLAST),
        .in_r_TREADY(in_r_TREADY),
        .in_r_TSTRB(in_r_TSTRB),
        .in_r_TUSER(in_r_TUSER),
        .in_r_TVALID(in_r_TVALID),
        .interrupt(interrupt),
        .out_r_TDATA(out_r_TDATA),
        .out_r_TDEST(out_r_TDEST),
        .out_r_TID(out_r_TID),
        .out_r_TKEEP(out_r_TKEEP),
        .out_r_TLAST(out_r_TLAST),
        .out_r_TREADY(out_r_TREADY),
        .out_r_TSTRB(out_r_TSTRB),
        .out_r_TUSER(out_r_TUSER),
        .out_r_TVALID(out_r_TVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A
   (src_cols_V_c22_full_n,
    src_cols_V_c22_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    CvtColor_U0_p_src_rows_V_read,
    AXIvideo2Mat_U0_img_cols_V_read,
    internal_empty_n_reg_0,
    SS,
    \SRL_SIG_reg[0][31] );
  output src_cols_V_c22_full_n;
  output src_cols_V_c22_empty_n;
  output [31:0]D;
  input ap_clk;
  input ap_rst_n;
  input CvtColor_U0_p_src_rows_V_read;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input internal_empty_n_reg_0;
  input [0:0]SS;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire CvtColor_U0_p_src_rows_V_read;
  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__9_n_0;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_cols_V_c22_empty_n;
  wire src_cols_V_c22_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_18 U_fifo_w32_d2_A_ram
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[1][0]_0 (src_cols_V_c22_full_n),
        .ap_clk(ap_clk),
        .\cols_reg_345_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\cols_reg_345_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(src_cols_V_c22_empty_n),
        .I3(CvtColor_U0_p_src_rows_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(src_cols_V_c22_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__9
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(CvtColor_U0_p_src_rows_V_read),
        .I3(src_cols_V_c22_empty_n),
        .I4(AXIvideo2Mat_U0_img_cols_V_read),
        .I5(src_cols_V_c22_full_n),
        .O(internal_full_n_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(src_cols_V_c22_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__9 
       (.I0(src_cols_V_c22_empty_n),
        .I1(CvtColor_U0_p_src_rows_V_read),
        .I2(src_cols_V_c22_full_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(src_cols_V_c22_full_n),
        .I3(CvtColor_U0_p_src_rows_V_read),
        .I4(src_cols_V_c22_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_12
   (src_rows_V_c21_full_n,
    src_rows_V_c21_empty_n,
    \SRL_SIG_reg[1][31] ,
    ap_clk,
    ap_rst_n,
    CvtColor_U0_p_src_rows_V_read,
    AXIvideo2Mat_U0_img_cols_V_read,
    internal_empty_n_reg_0,
    SS,
    D);
  output src_rows_V_c21_full_n;
  output src_rows_V_c21_empty_n;
  output [31:0]\SRL_SIG_reg[1][31] ;
  input ap_clk;
  input ap_rst_n;
  input CvtColor_U0_p_src_rows_V_read;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input internal_empty_n_reg_0;
  input [0:0]SS;
  input [31:0]D;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire CvtColor_U0_p_src_rows_V_read;
  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__8_n_0;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_rows_V_c21_empty_n;
  wire src_rows_V_c21_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_14 U_fifo_w32_d2_A_ram
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D),
        .\SRL_SIG_reg[1][0]_0 (src_rows_V_c21_full_n),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk),
        .\rows_reg_350_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\rows_reg_350_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(src_rows_V_c21_empty_n),
        .I3(CvtColor_U0_p_src_rows_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(src_rows_V_c21_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__8
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(CvtColor_U0_p_src_rows_V_read),
        .I3(src_rows_V_c21_empty_n),
        .I4(AXIvideo2Mat_U0_img_cols_V_read),
        .I5(src_rows_V_c21_full_n),
        .O(internal_full_n_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(src_rows_V_c21_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__8 
       (.I0(src_rows_V_c21_empty_n),
        .I1(CvtColor_U0_p_src_rows_V_read),
        .I2(src_rows_V_c21_full_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(src_rows_V_c21_full_n),
        .I3(CvtColor_U0_p_src_rows_V_read),
        .I4(src_rows_V_c21_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_13
   (src_rows_V_c_full_n,
    src_rows_V_c_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    AXIvideo2Mat_U0_img_cols_V_read,
    Block_Mat_exit49_pro_U0_ap_ready,
    SS,
    Q);
  output src_rows_V_c_full_n;
  output src_rows_V_c_empty_n;
  output [31:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input Block_Mat_exit49_pro_U0_ap_ready;
  input [0:0]SS;
  input [31:0]Q;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire Block_Mat_exit49_pro_U0_ap_ready;
  wire [31:0]D;
  wire [31:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1_n_0;
  wire internal_full_n_i_2__19_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_rows_V_c_empty_n;
  wire src_rows_V_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg U_fifo_w32_d2_A_ram
       (.Block_Mat_exit49_pro_U0_ap_ready(Block_Mat_exit49_pro_U0_ap_ready),
        .D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[1][0]_0 (src_rows_V_c_full_n),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(src_rows_V_c_empty_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(src_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__19_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(src_rows_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__19
       (.I0(src_rows_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(src_rows_V_c_full_n),
        .I3(Block_Mat_exit49_pro_U0_ap_ready),
        .O(internal_full_n_i_2__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__0
       (.I0(AXIvideo2Mat_U0_img_cols_V_read),
        .I1(src_rows_V_c_empty_n),
        .I2(Block_Mat_exit49_pro_U0_ap_ready),
        .I3(src_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(src_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(src_rows_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(src_rows_V_c_full_n),
        .I3(Block_Mat_exit49_pro_U0_ap_ready),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(Block_Mat_exit49_pro_U0_ap_ready),
        .I2(src_rows_V_c_full_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(src_rows_V_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_8
   (src_cols_V_c_full_n,
    src_cols_V_c_empty_n,
    \SRL_SIG_reg[1][31] ,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    AXIvideo2Mat_U0_img_cols_V_read,
    Block_Mat_exit49_pro_U0_ap_ready,
    SS,
    \SRL_SIG_reg[0][31] );
  output src_cols_V_c_full_n;
  output src_cols_V_c_empty_n;
  output [31:0]\SRL_SIG_reg[1][31] ;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input Block_Mat_exit49_pro_U0_ap_ready;
  input [0:0]SS;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire Block_Mat_exit49_pro_U0_ap_ready;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__0_n_0;
  wire internal_full_n_i_2__18_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_cols_V_c_empty_n;
  wire src_cols_V_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_17 U_fifo_w32_d2_A_ram
       (.Block_Mat_exit49_pro_U0_ap_ready(Block_Mat_exit49_pro_U0_ap_ready),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[1][0]_0 (src_cols_V_c_full_n),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(src_cols_V_c_empty_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(src_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n_i_2__18_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(src_cols_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__18
       (.I0(src_cols_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(src_cols_V_c_full_n),
        .I3(Block_Mat_exit49_pro_U0_ap_ready),
        .O(internal_full_n_i_2__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__1
       (.I0(AXIvideo2Mat_U0_img_cols_V_read),
        .I1(src_cols_V_c_empty_n),
        .I2(Block_Mat_exit49_pro_U0_ap_ready),
        .I3(src_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(src_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__0 
       (.I0(src_cols_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(src_cols_V_c_full_n),
        .I3(Block_Mat_exit49_pro_U0_ap_ready),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(Block_Mat_exit49_pro_U0_ap_ready),
        .I2(src_cols_V_c_full_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(src_cols_V_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    Block_Mat_exit49_pro_U0_ap_ready,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    Q,
    ap_clk);
  output [31:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input Block_Mat_exit49_pro_U0_ap_ready;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [31:0]Q;
  input ap_clk;

  wire Block_Mat_exit49_pro_U0_ap_ready;
  wire [31:0]D;
  wire [31:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(Block_Mat_exit49_pro_U0_ap_ready),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_467[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_14
   (\SRL_SIG_reg[1][31]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    AXIvideo2Mat_U0_img_cols_V_read,
    \rows_reg_350_reg[0] ,
    \rows_reg_350_reg[0]_0 ,
    D,
    ap_clk);
  output [31:0]\SRL_SIG_reg[1][31]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input \rows_reg_350_reg[0] ;
  input \rows_reg_350_reg[0]_0 ;
  input [31:0]D;
  input ap_clk;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \rows_reg_350_reg[0] ;
  wire \rows_reg_350_reg[0]_0 ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_350[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\rows_reg_350_reg[0] ),
        .I3(\rows_reg_350_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_17
   (\SRL_SIG_reg[1][31]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    Block_Mat_exit49_pro_U0_ap_ready,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]\SRL_SIG_reg[1][31]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input Block_Mat_exit49_pro_U0_ap_ready;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire Block_Mat_exit49_pro_U0_ap_ready;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(Block_Mat_exit49_pro_U0_ap_ready),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[31]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_472[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg_18
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    AXIvideo2Mat_U0_img_cols_V_read,
    \cols_reg_345_reg[0] ,
    \cols_reg_345_reg[0]_0 ,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input \cols_reg_345_reg[0] ;
  input \cols_reg_345_reg[0]_0 ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \cols_reg_345_reg[0] ;
  wire \cols_reg_345_reg[0]_0 ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[31]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_345[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\cols_reg_345_reg[0] ),
        .I3(\cols_reg_345_reg[0]_0 ),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A
   (gray_img_cols_V_c_full_n,
    gray_img_cols_V_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    Sobel_U0_src_cols_V_read,
    Block_Mat_exit49_pro_U0_ap_ready,
    Q,
    SS);
  output gray_img_cols_V_c_full_n;
  output gray_img_cols_V_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input Sobel_U0_src_cols_V_read;
  input Block_Mat_exit49_pro_U0_ap_ready;
  input [31:0]Q;
  input [0:0]SS;

  wire Block_Mat_exit49_pro_U0_ap_ready;
  wire [31:0]Q;
  wire [0:0]SS;
  wire Sobel_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire gray_img_cols_V_c_empty_n;
  wire gray_img_cols_V_c_full_n;
  wire internal_empty_n_i_1__19_n_0;
  wire internal_full_n_i_1__19_n_0;
  wire internal_full_n_i_2__17_n_0;
  wire internal_full_n_i_3__3_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [31:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_shiftReg_23 U_fifo_w32_d4_A_ram
       (.Block_Mat_exit49_pro_U0_ap_ready(Block_Mat_exit49_pro_U0_ap_ready),
        .Q(Q),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .out(out),
        .\src_cols_V_read_reg_165_reg[0] (gray_img_cols_V_c_full_n));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__19
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(gray_img_cols_V_c_empty_n),
        .I3(Sobel_U0_src_cols_V_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__3_n_0),
        .O(internal_empty_n_i_1__19_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_0),
        .Q(gray_img_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__19
       (.I0(internal_full_n_i_2__17_n_0),
        .I1(internal_full_n_i_3__3_n_0),
        .I2(mOutPtr[1]),
        .I3(gray_img_cols_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__19_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__17
       (.I0(gray_img_cols_V_c_empty_n),
        .I1(Sobel_U0_src_cols_V_read),
        .I2(gray_img_cols_V_c_full_n),
        .I3(Block_Mat_exit49_pro_U0_ap_ready),
        .O(internal_full_n_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__3
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_4__1
       (.I0(Sobel_U0_src_cols_V_read),
        .I1(gray_img_cols_V_c_empty_n),
        .I2(Block_Mat_exit49_pro_U0_ap_ready),
        .I3(gray_img_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_0),
        .Q(gray_img_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(gray_img_cols_V_c_empty_n),
        .I1(Sobel_U0_src_cols_V_read),
        .I2(gray_img_cols_V_c_full_n),
        .I3(Block_Mat_exit49_pro_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_Mat_exit49_pro_U0_ap_ready),
        .I2(gray_img_cols_V_c_full_n),
        .I3(Sobel_U0_src_cols_V_read),
        .I4(gray_img_cols_V_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(Sobel_U0_src_cols_V_read),
        .I4(gray_img_cols_V_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_4
   (gray_img_rows_V_c_full_n,
    gray_img_rows_V_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    Sobel_U0_src_cols_V_read,
    Block_Mat_exit49_pro_U0_ap_ready,
    Q,
    SS);
  output gray_img_rows_V_c_full_n;
  output gray_img_rows_V_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input Sobel_U0_src_cols_V_read;
  input Block_Mat_exit49_pro_U0_ap_ready;
  input [31:0]Q;
  input [0:0]SS;

  wire Block_Mat_exit49_pro_U0_ap_ready;
  wire [31:0]Q;
  wire [0:0]SS;
  wire Sobel_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire gray_img_rows_V_c_empty_n;
  wire gray_img_rows_V_c_full_n;
  wire internal_empty_n_i_1__18_n_0;
  wire internal_full_n_i_1__18_n_0;
  wire internal_full_n_i_2__16_n_0;
  wire internal_full_n_i_3__2_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [31:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_shiftReg_21 U_fifo_w32_d4_A_ram
       (.Block_Mat_exit49_pro_U0_ap_ready(Block_Mat_exit49_pro_U0_ap_ready),
        .Q(Q),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .out(out),
        .\src_rows_V_read_reg_160_reg[0] (gray_img_rows_V_c_full_n));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__18
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(gray_img_rows_V_c_empty_n),
        .I3(Sobel_U0_src_cols_V_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__2_n_0),
        .O(internal_empty_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_0),
        .Q(gray_img_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__18
       (.I0(internal_full_n_i_2__16_n_0),
        .I1(internal_full_n_i_3__2_n_0),
        .I2(mOutPtr[1]),
        .I3(gray_img_rows_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__18_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__16
       (.I0(gray_img_rows_V_c_empty_n),
        .I1(Sobel_U0_src_cols_V_read),
        .I2(gray_img_rows_V_c_full_n),
        .I3(Block_Mat_exit49_pro_U0_ap_ready),
        .O(internal_full_n_i_2__16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_4__0
       (.I0(Sobel_U0_src_cols_V_read),
        .I1(gray_img_rows_V_c_empty_n),
        .I2(Block_Mat_exit49_pro_U0_ap_ready),
        .I3(gray_img_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_0),
        .Q(gray_img_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(gray_img_rows_V_c_empty_n),
        .I1(Sobel_U0_src_cols_V_read),
        .I2(gray_img_rows_V_c_full_n),
        .I3(Block_Mat_exit49_pro_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_Mat_exit49_pro_U0_ap_ready),
        .I2(gray_img_rows_V_c_full_n),
        .I3(Sobel_U0_src_cols_V_read),
        .I4(gray_img_rows_V_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(Sobel_U0_src_cols_V_read),
        .I4(gray_img_rows_V_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_5
   (order_c_full_n,
    order_c_empty_n,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    tmp_i_fu_150_p2,
    ap_clk,
    gray_img_rows_V_c_full_n,
    gray_img_cols_V_c_full_n,
    dst_rows_V_c_full_n,
    dst_cols_V_c_full_n,
    sobel_img_rows_V_c_full_n,
    sobel_img_cols_V_c_full_n,
    src_cols_V_c_full_n,
    src_rows_V_c_full_n,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    Sobel_U0_src_cols_V_read,
    Block_Mat_exit49_pro_U0_ap_ready,
    Q,
    SS);
  output order_c_full_n;
  output order_c_empty_n;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output tmp_i_fu_150_p2;
  input ap_clk;
  input gray_img_rows_V_c_full_n;
  input gray_img_cols_V_c_full_n;
  input dst_rows_V_c_full_n;
  input dst_cols_V_c_full_n;
  input sobel_img_rows_V_c_full_n;
  input sobel_img_cols_V_c_full_n;
  input src_cols_V_c_full_n;
  input src_rows_V_c_full_n;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input Sobel_U0_src_cols_V_read;
  input Block_Mat_exit49_pro_U0_ap_ready;
  input [31:0]Q;
  input [0:0]SS;

  wire Block_Mat_exit49_pro_U0_ap_ready;
  wire [31:0]Q;
  wire [0:0]SS;
  wire Sobel_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire dst_cols_V_c_full_n;
  wire dst_rows_V_c_full_n;
  wire gray_img_cols_V_c_full_n;
  wire gray_img_rows_V_c_full_n;
  wire internal_empty_n_i_1__17_n_0;
  wire internal_full_n_i_1__17_n_0;
  wire internal_full_n_i_2__15_n_0;
  wire internal_full_n_i_3__4_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire order_c_empty_n;
  wire order_c_full_n;
  wire sobel_img_cols_V_c_full_n;
  wire sobel_img_rows_V_c_full_n;
  wire src_cols_V_c_full_n;
  wire src_rows_V_c_full_n;
  wire tmp_i_fu_150_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_shiftReg U_fifo_w32_d4_A_ram
       (.Block_Mat_exit49_pro_U0_ap_ready(Block_Mat_exit49_pro_U0_ap_ready),
        .Q(Q),
        .\SRL_SIG_reg[3][31]_srl4_0 (order_c_full_n),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .tmp_i_fu_150_p2(tmp_i_fu_150_p2));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    int_ap_ready_i_4
       (.I0(order_c_full_n),
        .I1(sobel_img_rows_V_c_full_n),
        .I2(sobel_img_cols_V_c_full_n),
        .I3(src_cols_V_c_full_n),
        .I4(src_rows_V_c_full_n),
        .O(internal_full_n_reg_1));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__17
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(order_c_empty_n),
        .I3(Sobel_U0_src_cols_V_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__4_n_0),
        .O(internal_empty_n_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_0),
        .Q(order_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__17
       (.I0(internal_full_n_i_2__15_n_0),
        .I1(internal_full_n_i_3__4_n_0),
        .I2(mOutPtr[1]),
        .I3(order_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__17_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__15
       (.I0(order_c_empty_n),
        .I1(Sobel_U0_src_cols_V_read),
        .I2(order_c_full_n),
        .I3(Block_Mat_exit49_pro_U0_ap_ready),
        .O(internal_full_n_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__4
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_4
       (.I0(Sobel_U0_src_cols_V_read),
        .I1(order_c_empty_n),
        .I2(Block_Mat_exit49_pro_U0_ap_ready),
        .I3(order_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_0),
        .Q(order_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(order_c_empty_n),
        .I1(Sobel_U0_src_cols_V_read),
        .I2(order_c_full_n),
        .I3(Block_Mat_exit49_pro_U0_ap_ready),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_Mat_exit49_pro_U0_ap_ready),
        .I2(order_c_full_n),
        .I3(Sobel_U0_src_cols_V_read),
        .I4(order_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(Sobel_U0_src_cols_V_read),
        .I4(order_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    start_once_reg_i_3
       (.I0(internal_full_n_reg_1),
        .I1(gray_img_rows_V_c_full_n),
        .I2(gray_img_cols_V_c_full_n),
        .I3(dst_rows_V_c_full_n),
        .I4(dst_cols_V_c_full_n),
        .O(internal_full_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_shiftReg
   (tmp_i_fu_150_p2,
    \SRL_SIG_reg[3][31]_srl4_0 ,
    Block_Mat_exit49_pro_U0_ap_ready,
    mOutPtr,
    Q,
    ap_clk);
  output tmp_i_fu_150_p2;
  input \SRL_SIG_reg[3][31]_srl4_0 ;
  input Block_Mat_exit49_pro_U0_ap_ready;
  input [2:0]mOutPtr;
  input [31:0]Q;
  input ap_clk;

  wire Block_Mat_exit49_pro_U0_ap_ready;
  wire [31:0]Q;
  wire \SRL_SIG_reg[3][31]_srl4_0 ;
  wire ap_clk;
  wire [2:0]mOutPtr;
  wire [31:0]order_c_dout;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire tmp_i_fu_150_p2;
  wire \tmp_i_reg_156[0]_i_10_n_0 ;
  wire \tmp_i_reg_156[0]_i_3_n_0 ;
  wire \tmp_i_reg_156[0]_i_4_n_0 ;
  wire \tmp_i_reg_156[0]_i_5_n_0 ;
  wire \tmp_i_reg_156[0]_i_6_n_0 ;
  wire \tmp_i_reg_156[0]_i_7_n_0 ;
  wire \tmp_i_reg_156[0]_i_8_n_0 ;
  wire \tmp_i_reg_156[0]_i_9_n_0 ;

  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(order_c_dout[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(\SRL_SIG_reg[3][31]_srl4_0 ),
        .I1(Block_Mat_exit49_pro_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(order_c_dout[10]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(order_c_dout[11]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(order_c_dout[12]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(order_c_dout[13]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(order_c_dout[14]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(order_c_dout[15]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[16]),
        .Q(order_c_dout[16]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[17]),
        .Q(order_c_dout[17]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[18]),
        .Q(order_c_dout[18]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[19]),
        .Q(order_c_dout[19]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(order_c_dout[1]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[20]),
        .Q(order_c_dout[20]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[21]),
        .Q(order_c_dout[21]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[22]),
        .Q(order_c_dout[22]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[23]),
        .Q(order_c_dout[23]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[24]),
        .Q(order_c_dout[24]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[25]),
        .Q(order_c_dout[25]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[26]),
        .Q(order_c_dout[26]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[27]),
        .Q(order_c_dout[27]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[28]),
        .Q(order_c_dout[28]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[29]),
        .Q(order_c_dout[29]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(order_c_dout[2]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[30]),
        .Q(order_c_dout[30]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(order_c_dout[31]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(order_c_dout[3]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(order_c_dout[4]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(order_c_dout[5]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(order_c_dout[6]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(order_c_dout[7]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(order_c_dout[8]));
  (* srl_bus_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\order_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(order_c_dout[9]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_i_reg_156[0]_i_10 
       (.I0(order_c_dout[21]),
        .I1(order_c_dout[20]),
        .I2(order_c_dout[23]),
        .I3(order_c_dout[22]),
        .O(\tmp_i_reg_156[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \tmp_i_reg_156[0]_i_2 
       (.I0(\tmp_i_reg_156[0]_i_3_n_0 ),
        .I1(\tmp_i_reg_156[0]_i_4_n_0 ),
        .I2(\tmp_i_reg_156[0]_i_5_n_0 ),
        .I3(\tmp_i_reg_156[0]_i_6_n_0 ),
        .O(tmp_i_fu_150_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_i_reg_156[0]_i_3 
       (.I0(order_c_dout[10]),
        .I1(order_c_dout[11]),
        .I2(order_c_dout[8]),
        .I3(order_c_dout[9]),
        .I4(\tmp_i_reg_156[0]_i_7_n_0 ),
        .O(\tmp_i_reg_156[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_i_reg_156[0]_i_4 
       (.I0(order_c_dout[2]),
        .I1(order_c_dout[3]),
        .I2(order_c_dout[0]),
        .I3(order_c_dout[1]),
        .I4(\tmp_i_reg_156[0]_i_8_n_0 ),
        .O(\tmp_i_reg_156[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_i_reg_156[0]_i_5 
       (.I0(order_c_dout[26]),
        .I1(order_c_dout[27]),
        .I2(order_c_dout[24]),
        .I3(order_c_dout[25]),
        .I4(\tmp_i_reg_156[0]_i_9_n_0 ),
        .O(\tmp_i_reg_156[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_i_reg_156[0]_i_6 
       (.I0(order_c_dout[18]),
        .I1(order_c_dout[19]),
        .I2(order_c_dout[16]),
        .I3(order_c_dout[17]),
        .I4(\tmp_i_reg_156[0]_i_10_n_0 ),
        .O(\tmp_i_reg_156[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_i_reg_156[0]_i_7 
       (.I0(order_c_dout[13]),
        .I1(order_c_dout[12]),
        .I2(order_c_dout[15]),
        .I3(order_c_dout[14]),
        .O(\tmp_i_reg_156[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_i_reg_156[0]_i_8 
       (.I0(order_c_dout[5]),
        .I1(order_c_dout[4]),
        .I2(order_c_dout[7]),
        .I3(order_c_dout[6]),
        .O(\tmp_i_reg_156[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_i_reg_156[0]_i_9 
       (.I0(order_c_dout[29]),
        .I1(order_c_dout[28]),
        .I2(order_c_dout[30]),
        .I3(order_c_dout[31]),
        .O(\tmp_i_reg_156[0]_i_9_n_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_shiftReg_21
   (out,
    \src_rows_V_read_reg_160_reg[0] ,
    Block_Mat_exit49_pro_U0_ap_ready,
    mOutPtr,
    Q,
    ap_clk);
  output [31:0]out;
  input \src_rows_V_read_reg_160_reg[0] ;
  input Block_Mat_exit49_pro_U0_ap_ready;
  input [2:0]mOutPtr;
  input [31:0]Q;
  input ap_clk;

  wire Block_Mat_exit49_pro_U0_ap_ready;
  wire [31:0]Q;
  wire ap_clk;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \src_rows_V_read_reg_160_reg[0] ;

  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(\src_rows_V_read_reg_160_reg[0] ),
        .I1(Block_Mat_exit49_pro_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_shiftReg_23
   (out,
    \src_cols_V_read_reg_165_reg[0] ,
    Block_Mat_exit49_pro_U0_ap_ready,
    mOutPtr,
    Q,
    ap_clk);
  output [31:0]out;
  input \src_cols_V_read_reg_165_reg[0] ;
  input Block_Mat_exit49_pro_U0_ap_ready;
  input [2:0]mOutPtr;
  input [31:0]Q;
  input ap_clk;

  wire Block_Mat_exit49_pro_U0_ap_ready;
  wire [31:0]Q;
  wire ap_clk;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \src_cols_V_read_reg_165_reg[0] ;

  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__1 
       (.I0(\src_cols_V_read_reg_165_reg[0] ),
        .I1(Block_Mat_exit49_pro_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\gray_img_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d5_A
   (out,
    sobel_img_cols_V_c_full_n,
    sobel_img_cols_V_c_empty_n,
    in,
    ap_clk,
    SS,
    Block_Mat_exit49_pro_U0_ap_ready,
    sobel_img_rows_V_c_empty_n,
    CvtColor_1_U0_ap_start,
    Q,
    ap_rst_n,
    CvtColor_1_U0_p_src_cols_V_read);
  output [31:0]out;
  output sobel_img_cols_V_c_full_n;
  output sobel_img_cols_V_c_empty_n;
  input [31:0]in;
  input ap_clk;
  input [0:0]SS;
  input Block_Mat_exit49_pro_U0_ap_ready;
  input sobel_img_rows_V_c_empty_n;
  input CvtColor_1_U0_ap_start;
  input [0:0]Q;
  input ap_rst_n;
  input CvtColor_1_U0_p_src_cols_V_read;

  wire Block_Mat_exit49_pro_U0_ap_ready;
  wire CvtColor_1_U0_ap_start;
  wire CvtColor_1_U0_p_src_cols_V_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__4_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_2__2_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;
  wire sobel_img_cols_V_c_empty_n;
  wire sobel_img_cols_V_c_full_n;
  wire sobel_img_rows_V_c_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d5_A_shiftReg_20 U_fifo_w32_d5_A_ram
       (.Block_Mat_exit49_pro_U0_ap_ready(Block_Mat_exit49_pro_U0_ap_ready),
        .Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\cols_reg_230_reg[0] (sobel_img_cols_V_c_full_n),
        .in(in),
        .out(out));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(sobel_img_cols_V_c_full_n),
        .I2(Block_Mat_exit49_pro_U0_ap_ready),
        .I3(sobel_img_cols_V_c_empty_n),
        .I4(CvtColor_1_U0_p_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(sobel_img_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(CvtColor_1_U0_p_src_cols_V_read),
        .I3(sobel_img_cols_V_c_empty_n),
        .I4(Block_Mat_exit49_pro_U0_ap_ready),
        .I5(sobel_img_cols_V_c_full_n),
        .O(internal_full_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__2
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(sobel_img_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__11 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[3]_i_1__2 
       (.I0(Block_Mat_exit49_pro_U0_ap_ready),
        .I1(sobel_img_cols_V_c_full_n),
        .I2(sobel_img_rows_V_c_empty_n),
        .I3(CvtColor_1_U0_ap_start),
        .I4(Q),
        .I5(sobel_img_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \mOutPtr[3]_i_3__3 
       (.I0(sobel_img_rows_V_c_empty_n),
        .I1(CvtColor_1_U0_ap_start),
        .I2(Q),
        .I3(sobel_img_cols_V_c_empty_n),
        .I4(Block_Mat_exit49_pro_U0_ap_ready),
        .I5(sobel_img_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_2__2_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d5_A_7
   (out,
    sobel_img_rows_V_c_full_n,
    sobel_img_rows_V_c_empty_n,
    in,
    ap_clk,
    SS,
    Block_Mat_exit49_pro_U0_ap_ready,
    sobel_img_cols_V_c_empty_n,
    CvtColor_1_U0_ap_start,
    Q,
    ap_rst_n,
    CvtColor_1_U0_p_src_cols_V_read);
  output [31:0]out;
  output sobel_img_rows_V_c_full_n;
  output sobel_img_rows_V_c_empty_n;
  input [31:0]in;
  input ap_clk;
  input [0:0]SS;
  input Block_Mat_exit49_pro_U0_ap_ready;
  input sobel_img_cols_V_c_empty_n;
  input CvtColor_1_U0_ap_start;
  input [0:0]Q;
  input ap_rst_n;
  input CvtColor_1_U0_p_src_cols_V_read;

  wire Block_Mat_exit49_pro_U0_ap_ready;
  wire CvtColor_1_U0_ap_start;
  wire CvtColor_1_U0_p_src_cols_V_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__3_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__12_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_2__1_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;
  wire sobel_img_cols_V_c_empty_n;
  wire sobel_img_rows_V_c_empty_n;
  wire sobel_img_rows_V_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d5_A_shiftReg U_fifo_w32_d5_A_ram
       (.Block_Mat_exit49_pro_U0_ap_ready(Block_Mat_exit49_pro_U0_ap_ready),
        .Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .\rows_reg_235_reg[0] (sobel_img_rows_V_c_full_n));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(sobel_img_rows_V_c_full_n),
        .I2(Block_Mat_exit49_pro_U0_ap_ready),
        .I3(sobel_img_rows_V_c_empty_n),
        .I4(CvtColor_1_U0_p_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(sobel_img_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(CvtColor_1_U0_p_src_cols_V_read),
        .I3(sobel_img_rows_V_c_empty_n),
        .I4(Block_Mat_exit49_pro_U0_ap_ready),
        .I5(sobel_img_rows_V_c_full_n),
        .O(internal_full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(sobel_img_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__12 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[3]_i_1__1 
       (.I0(Block_Mat_exit49_pro_U0_ap_ready),
        .I1(sobel_img_rows_V_c_full_n),
        .I2(sobel_img_cols_V_c_empty_n),
        .I3(CvtColor_1_U0_ap_start),
        .I4(Q),
        .I5(sobel_img_rows_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \mOutPtr[3]_i_3__2 
       (.I0(sobel_img_cols_V_c_empty_n),
        .I1(CvtColor_1_U0_ap_start),
        .I2(Q),
        .I3(sobel_img_rows_V_c_empty_n),
        .I4(Block_Mat_exit49_pro_U0_ap_ready),
        .I5(sobel_img_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__12_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_2__1_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d5_A_shiftReg
   (out,
    \rows_reg_235_reg[0] ,
    Block_Mat_exit49_pro_U0_ap_ready,
    Q,
    in,
    ap_clk);
  output [31:0]out;
  input \rows_reg_235_reg[0] ;
  input Block_Mat_exit49_pro_U0_ap_ready;
  input [3:0]Q;
  input [31:0]in;
  input ap_clk;

  wire Block_Mat_exit49_pro_U0_ap_ready;
  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]in;
  wire [31:0]out;
  wire \rows_reg_235_reg[0] ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(\rows_reg_235_reg[0] ),
        .I1(Block_Mat_exit49_pro_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d5_A_shiftReg_20
   (out,
    \cols_reg_230_reg[0] ,
    Block_Mat_exit49_pro_U0_ap_ready,
    Q,
    in,
    ap_clk);
  output [31:0]out;
  input \cols_reg_230_reg[0] ;
  input Block_Mat_exit49_pro_U0_ap_ready;
  input [3:0]Q;
  input [31:0]in;
  input ap_clk;

  wire Block_Mat_exit49_pro_U0_ap_ready;
  wire [3:0]Q;
  wire ap_clk;
  wire \cols_reg_230_reg[0] ;
  wire [31:0]in;
  wire [31:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__0 
       (.I0(\cols_reg_230_reg[0] ),
        .I1(Block_Mat_exit49_pro_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\sobel_img_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d6_A
   (Block_Mat_exit49_pro_U0_ap_ready,
    dst_cols_V_c_full_n,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    E,
    dst_cols_V_c_empty_n,
    mOutPtr110_out,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    out,
    dst_rows_V_c_full_n,
    gray_img_cols_V_c_full_n,
    gray_img_rows_V_c_full_n,
    \mOutPtr_reg[0]_0 ,
    Block_Mat_exit49_pro_U0_ap_idle,
    src_rows_V_c_full_n,
    src_cols_V_c_full_n,
    Mat2AXIvideo_U0_ap_start,
    Q,
    dst_rows_V_c_empty_n,
    order_c_full_n,
    \cols_V_reg_309_reg[31] ,
    ap_clk,
    SS,
    ap_rst_n,
    Mat2AXIvideo_U0_img_cols_V_read);
  output Block_Mat_exit49_pro_U0_ap_ready;
  output dst_cols_V_c_full_n;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output [0:0]E;
  output dst_cols_V_c_empty_n;
  output mOutPtr110_out;
  output internal_full_n_reg_2;
  output internal_full_n_reg_3;
  output internal_full_n_reg_4;
  output [31:0]out;
  input dst_rows_V_c_full_n;
  input gray_img_cols_V_c_full_n;
  input gray_img_rows_V_c_full_n;
  input \mOutPtr_reg[0]_0 ;
  input Block_Mat_exit49_pro_U0_ap_idle;
  input src_rows_V_c_full_n;
  input src_cols_V_c_full_n;
  input Mat2AXIvideo_U0_ap_start;
  input [0:0]Q;
  input dst_rows_V_c_empty_n;
  input order_c_full_n;
  input [31:0]\cols_V_reg_309_reg[31] ;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_cols_V_read;

  wire Block_Mat_exit49_pro_U0_ap_idle;
  wire Block_Mat_exit49_pro_U0_ap_ready;
  wire [0:0]E;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]\cols_V_reg_309_reg[31] ;
  wire dst_cols_V_c_empty_n;
  wire dst_cols_V_c_full_n;
  wire dst_rows_V_c_empty_n;
  wire dst_rows_V_c_full_n;
  wire gray_img_cols_V_c_full_n;
  wire gray_img_rows_V_c_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__2_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__13_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire order_c_full_n;
  wire [31:0]out;
  wire src_cols_V_c_full_n;
  wire src_rows_V_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d6_A_shiftReg_27 U_fifo_w32_d6_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\cols_V_reg_309_reg[0] (dst_cols_V_c_full_n),
        .\cols_V_reg_309_reg[0]_0 (Block_Mat_exit49_pro_U0_ap_ready),
        .\cols_V_reg_309_reg[31] (\cols_V_reg_309_reg[31] ),
        .out(out));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    int_ap_ready_i_2
       (.I0(dst_cols_V_c_full_n),
        .I1(dst_rows_V_c_full_n),
        .I2(gray_img_cols_V_c_full_n),
        .I3(gray_img_rows_V_c_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(Block_Mat_exit49_pro_U0_ap_idle),
        .O(Block_Mat_exit49_pro_U0_ap_ready));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(dst_cols_V_c_full_n),
        .I2(Block_Mat_exit49_pro_U0_ap_ready),
        .I3(dst_cols_V_c_empty_n),
        .I4(Mat2AXIvideo_U0_img_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2
       (.I0(Block_Mat_exit49_pro_U0_ap_ready),
        .I1(src_rows_V_c_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__0
       (.I0(Block_Mat_exit49_pro_U0_ap_ready),
        .I1(src_cols_V_c_full_n),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(dst_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(dst_cols_V_c_empty_n),
        .I4(Block_Mat_exit49_pro_U0_ap_ready),
        .I5(dst_cols_V_c_full_n),
        .O(internal_full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(dst_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__13 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out_0),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out_0),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[2]_i_2 
       (.I0(Block_Mat_exit49_pro_U0_ap_ready),
        .I1(order_c_full_n),
        .O(internal_full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[2]_i_2__0 
       (.I0(Block_Mat_exit49_pro_U0_ap_ready),
        .I1(gray_img_rows_V_c_full_n),
        .O(internal_full_n_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mOutPtr[2]_i_2__1 
       (.I0(Block_Mat_exit49_pro_U0_ap_ready),
        .I1(gray_img_cols_V_c_full_n),
        .O(internal_full_n_reg_4));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[3]_i_1 
       (.I0(Block_Mat_exit49_pro_U0_ap_ready),
        .I1(dst_rows_V_c_full_n),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(dst_cols_V_c_empty_n),
        .I4(Q),
        .I5(dst_rows_V_c_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[3]_i_1__0 
       (.I0(Block_Mat_exit49_pro_U0_ap_ready),
        .I1(dst_cols_V_c_full_n),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(dst_rows_V_c_empty_n),
        .I4(Q),
        .I5(dst_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr110_out_0),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \mOutPtr[3]_i_3__0 
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(dst_cols_V_c_empty_n),
        .I2(Q),
        .I3(dst_rows_V_c_empty_n),
        .I4(Block_Mat_exit49_pro_U0_ap_ready),
        .I5(dst_rows_V_c_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \mOutPtr[3]_i_3__1 
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(dst_rows_V_c_empty_n),
        .I2(Q),
        .I3(dst_cols_V_c_empty_n),
        .I4(Block_Mat_exit49_pro_U0_ap_ready),
        .I5(dst_cols_V_c_full_n),
        .O(mOutPtr110_out_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__13_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d6_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d6_A_2
   (dst_rows_V_c_full_n,
    dst_rows_V_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_img_cols_V_read,
    Block_Mat_exit49_pro_U0_ap_ready,
    mOutPtr110_out,
    Q,
    SS,
    E);
  output dst_rows_V_c_full_n;
  output dst_rows_V_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_cols_V_read;
  input Block_Mat_exit49_pro_U0_ap_ready;
  input mOutPtr110_out;
  input [31:0]Q;
  input [0:0]SS;
  input [0:0]E;

  wire Block_Mat_exit49_pro_U0_ap_ready;
  wire [0:0]E;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire [31:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire dst_rows_V_c_empty_n;
  wire dst_rows_V_c_full_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__1_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__14_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d6_A_shiftReg U_fifo_w32_d6_A_ram
       (.Block_Mat_exit49_pro_U0_ap_ready(Block_Mat_exit49_pro_U0_ap_ready),
        .Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .out(out),
        .\rows_V_reg_304_reg[0] (dst_rows_V_c_full_n),
        .\rows_V_reg_304_reg[31] (Q));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(dst_rows_V_c_full_n),
        .I2(Block_Mat_exit49_pro_U0_ap_ready),
        .I3(dst_rows_V_c_empty_n),
        .I4(Mat2AXIvideo_U0_img_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(dst_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(dst_rows_V_c_empty_n),
        .I4(Block_Mat_exit49_pro_U0_ap_ready),
        .I5(dst_rows_V_c_full_n),
        .O(internal_full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(dst_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__14 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__14_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d6_A_shiftReg
   (out,
    \rows_V_reg_304_reg[0] ,
    Block_Mat_exit49_pro_U0_ap_ready,
    Q,
    \rows_V_reg_304_reg[31] ,
    ap_clk);
  output [31:0]out;
  input \rows_V_reg_304_reg[0] ;
  input Block_Mat_exit49_pro_U0_ap_ready;
  input [3:0]Q;
  input [31:0]\rows_V_reg_304_reg[31] ;
  input ap_clk;

  wire Block_Mat_exit49_pro_U0_ap_ready;
  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]out;
  wire \rows_V_reg_304_reg[0] ;
  wire [31:0]\rows_V_reg_304_reg[31] ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[5][0]_srl6_i_1 
       (.I0(\rows_V_reg_304_reg[0] ),
        .I1(Block_Mat_exit49_pro_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_304_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d6_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d6_A_shiftReg_27
   (out,
    \cols_V_reg_309_reg[0] ,
    \cols_V_reg_309_reg[0]_0 ,
    Q,
    \cols_V_reg_309_reg[31] ,
    ap_clk);
  output [31:0]out;
  input \cols_V_reg_309_reg[0] ;
  input \cols_V_reg_309_reg[0]_0 ;
  input [3:0]Q;
  input [31:0]\cols_V_reg_309_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire \cols_V_reg_309_reg[0] ;
  wire \cols_V_reg_309_reg[0]_0 ;
  wire [31:0]\cols_V_reg_309_reg[31] ;
  wire [31:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__0 
       (.I0(\cols_V_reg_309_reg[0] ),
        .I1(\cols_V_reg_309_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_309_reg[31] [9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A
   (dst_data_stream_0_V_full_n,
    dst_data_stream_0_V_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_img_data_stream_2_V_read,
    shiftReg_ce,
    SS,
    \SRL_SIG_reg[0][7] );
  output dst_data_stream_0_V_full_n;
  output dst_data_stream_0_V_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_data_stream_2_V_read;
  input shiftReg_ce;
  input [0:0]SS;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire dst_data_stream_0_V_empty_n;
  wire dst_data_stream_0_V_full_n;
  wire internal_empty_n_i_1__12_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__12_n_0;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_26 U_fifo_w8_d2_A_ram
       (.\AXI_video_strm_V_data_V_1_payload_A_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 (\mOutPtr_reg_n_0_[1] ),
        .D(D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A0A8)) 
    internal_empty_n_i_1__12
       (.I0(ap_rst_n),
        .I1(dst_data_stream_0_V_empty_n),
        .I2(shiftReg_ce),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_0),
        .Q(dst_data_stream_0_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCF4FFFCF4F4FCFCF)) 
    internal_full_n_i_1__12
       (.I0(internal_full_n),
        .I1(dst_data_stream_0_V_full_n),
        .I2(ap_rst_n),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(shiftReg_ce),
        .I5(dst_data_stream_0_V_empty_n),
        .O(internal_full_n_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_0),
        .Q(dst_data_stream_0_V_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__12 
       (.I0(dst_data_stream_0_V_empty_n),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(dst_data_stream_0_V_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_0
   (dst_data_stream_1_V_full_n,
    dst_data_stream_1_V_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_img_data_stream_2_V_read,
    shiftReg_ce,
    SS,
    \SRL_SIG_reg[0][7] );
  output dst_data_stream_1_V_full_n;
  output dst_data_stream_1_V_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_data_stream_2_V_read;
  input shiftReg_ce;
  input [0:0]SS;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire dst_data_stream_1_V_empty_n;
  wire dst_data_stream_1_V_full_n;
  wire internal_empty_n_i_1__13_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__13_n_0;
  wire \mOutPtr[0]_i_1__13_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_25 U_fifo_w8_d2_A_ram
       (.\AXI_video_strm_V_data_V_1_payload_A_reg[8] (\mOutPtr_reg_n_0_[0] ),
        .\AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 (\mOutPtr_reg_n_0_[1] ),
        .D(D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A0A8)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(dst_data_stream_1_V_empty_n),
        .I2(shiftReg_ce),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_0),
        .Q(dst_data_stream_1_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCF4FFFCF4F4FCFCF)) 
    internal_full_n_i_1__13
       (.I0(internal_full_n),
        .I1(dst_data_stream_1_V_full_n),
        .I2(ap_rst_n),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(shiftReg_ce),
        .I5(dst_data_stream_1_V_empty_n),
        .O(internal_full_n_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__11
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_0),
        .Q(dst_data_stream_1_V_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__13 
       (.I0(dst_data_stream_1_V_empty_n),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(dst_data_stream_1_V_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_1
   (dst_data_stream_2_V_full_n,
    dst_data_stream_2_V_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_img_data_stream_2_V_read,
    shiftReg_ce,
    SS,
    \SRL_SIG_reg[0][7] );
  output dst_data_stream_2_V_full_n;
  output dst_data_stream_2_V_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_data_stream_2_V_read;
  input shiftReg_ce;
  input [0:0]SS;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire dst_data_stream_2_V_empty_n;
  wire dst_data_stream_2_V_full_n;
  wire internal_empty_n_i_1__14_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__14_n_0;
  wire \mOutPtr[0]_i_1__14_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_24 U_fifo_w8_d2_A_ram
       (.\AXI_video_strm_V_data_V_1_payload_A_reg[16] (\mOutPtr_reg_n_0_[0] ),
        .\AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 (\mOutPtr_reg_n_0_[1] ),
        .D(D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A0A8)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(dst_data_stream_2_V_empty_n),
        .I2(shiftReg_ce),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_0),
        .Q(dst_data_stream_2_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCF4FFFCF4F4FCFCF)) 
    internal_full_n_i_1__14
       (.I0(internal_full_n),
        .I1(dst_data_stream_2_V_full_n),
        .I2(ap_rst_n),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(shiftReg_ce),
        .I5(dst_data_stream_2_V_empty_n),
        .O(internal_full_n_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__12
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_0),
        .Q(dst_data_stream_2_V_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__14 
       (.I0(dst_data_stream_2_V_empty_n),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(dst_data_stream_2_V_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_10
   (src_data_stream_1_V_empty_n,
    src_data_stream_1_V_full_n,
    \SRL_SIG_reg[1][7] ,
    CvtColor_U0_p_src_data_stream_2_V_read,
    \SRL_SIG_reg[1][0] ,
    SS,
    ap_clk,
    if_din,
    ap_rst_n);
  output src_data_stream_1_V_empty_n;
  output src_data_stream_1_V_full_n;
  output [7:0]\SRL_SIG_reg[1][7] ;
  input CvtColor_U0_p_src_data_stream_2_V_read;
  input \SRL_SIG_reg[1][0] ;
  input [0:0]SS;
  input ap_clk;
  input [7:0]if_din;
  input ap_rst_n;

  wire CvtColor_U0_p_src_data_stream_2_V_read;
  wire \SRL_SIG_reg[1][0] ;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__6_n_0;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_data_stream_1_V_empty_n;
  wire src_data_stream_1_V_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_15 U_fifo_w8_d2_A_ram
       (.\SRL_SIG_reg[1][0]_0 (src_data_stream_1_V_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .p(\mOutPtr_reg_n_0_[0] ),
        .p_0(\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(src_data_stream_1_V_full_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(src_data_stream_1_V_empty_n),
        .I4(CvtColor_U0_p_src_data_stream_2_V_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(src_data_stream_1_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(CvtColor_U0_p_src_data_stream_2_V_read),
        .I3(src_data_stream_1_V_empty_n),
        .I4(\SRL_SIG_reg[1][0] ),
        .I5(src_data_stream_1_V_full_n),
        .O(internal_full_n_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(src_data_stream_1_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__6 
       (.I0(src_data_stream_1_V_empty_n),
        .I1(CvtColor_U0_p_src_data_stream_2_V_read),
        .I2(src_data_stream_1_V_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(src_data_stream_1_V_full_n),
        .I3(CvtColor_U0_p_src_data_stream_2_V_read),
        .I4(src_data_stream_1_V_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_11
   (src_data_stream_2_V_empty_n,
    src_data_stream_2_V_full_n,
    \SRL_SIG_reg[1][7] ,
    CvtColor_U0_p_src_data_stream_2_V_read,
    \SRL_SIG_reg[1][0] ,
    SS,
    ap_clk,
    if_din,
    ap_rst_n);
  output src_data_stream_2_V_empty_n;
  output src_data_stream_2_V_full_n;
  output [7:0]\SRL_SIG_reg[1][7] ;
  input CvtColor_U0_p_src_data_stream_2_V_read;
  input \SRL_SIG_reg[1][0] ;
  input [0:0]SS;
  input ap_clk;
  input [7:0]if_din;
  input ap_rst_n;

  wire CvtColor_U0_p_src_data_stream_2_V_read;
  wire \SRL_SIG_reg[1][0] ;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__7_n_0;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_data_stream_2_V_empty_n;
  wire src_data_stream_2_V_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg U_fifo_w8_d2_A_ram
       (.\SRL_SIG_reg[1][0]_0 (src_data_stream_2_V_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .p(\mOutPtr_reg_n_0_[0] ),
        .p_0(\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(src_data_stream_2_V_full_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(src_data_stream_2_V_empty_n),
        .I4(CvtColor_U0_p_src_data_stream_2_V_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(src_data_stream_2_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__7
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(CvtColor_U0_p_src_data_stream_2_V_read),
        .I3(src_data_stream_2_V_empty_n),
        .I4(\SRL_SIG_reg[1][0] ),
        .I5(src_data_stream_2_V_full_n),
        .O(internal_full_n_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(src_data_stream_2_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__7 
       (.I0(src_data_stream_2_V_empty_n),
        .I1(CvtColor_U0_p_src_data_stream_2_V_read),
        .I2(src_data_stream_2_V_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(src_data_stream_2_V_full_n),
        .I3(CvtColor_U0_p_src_data_stream_2_V_read),
        .I4(src_data_stream_2_V_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3
   (gray_img_data_stream_full_n,
    gray_img_data_stream_empty_n,
    ram_reg,
    ram_reg_0,
    DIADI,
    ap_clk,
    ram_reg_1,
    ram_reg_2,
    DOBDO,
    ap_rst_n,
    Sobel_U0_src_data_stream_V_read,
    \mOutPtr_reg[0]_0 ,
    SS,
    E,
    D);
  output gray_img_data_stream_full_n;
  output gray_img_data_stream_empty_n;
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]DIADI;
  input ap_clk;
  input [7:0]ram_reg_1;
  input ram_reg_2;
  input [7:0]DOBDO;
  input ap_rst_n;
  input Sobel_U0_src_data_stream_V_read;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [0:0]SS;
  wire Sobel_U0_src_data_stream_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire gray_img_data_stream_empty_n;
  wire gray_img_data_stream_full_n;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__10_n_0;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_22 U_fifo_w8_d2_A_ram
       (.D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .E(E),
        .ap_clk(ap_clk),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(\mOutPtr_reg_n_0_[0] ),
        .ram_reg_4(\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__10
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(gray_img_data_stream_empty_n),
        .I3(Sobel_U0_src_data_stream_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(gray_img_data_stream_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__10
       (.I0(internal_full_n),
        .I1(gray_img_data_stream_full_n),
        .I2(ap_rst_n),
        .I3(Sobel_U0_src_data_stream_V_read),
        .I4(gray_img_data_stream_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(gray_img_data_stream_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__10 
       (.I0(gray_img_data_stream_empty_n),
        .I1(Sobel_U0_src_data_stream_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(Sobel_U0_src_data_stream_V_read),
        .I3(gray_img_data_stream_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_6
   (sobel_img_data_strea_full_n,
    sobel_img_data_strea_empty_n,
    \SRL_SIG_reg[1][7] ,
    ap_clk,
    ap_rst_n,
    CvtColor_1_U0_p_dst_data_stream_2_V_write,
    \mOutPtr_reg[0]_0 ,
    SS,
    E,
    D);
  output sobel_img_data_strea_full_n;
  output sobel_img_data_strea_empty_n;
  output [7:0]\SRL_SIG_reg[1][7] ;
  input ap_clk;
  input ap_rst_n;
  input CvtColor_1_U0_p_dst_data_stream_2_V_write;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]SS;
  input [0:0]E;
  input [7:0]D;

  wire CvtColor_1_U0_p_dst_data_stream_2_V_write;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__11_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__11_n_0;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_img_data_strea_empty_n;
  wire sobel_img_data_strea_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_19 U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__11
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(sobel_img_data_strea_empty_n),
        .I3(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_0),
        .Q(sobel_img_data_strea_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__11
       (.I0(internal_full_n),
        .I1(sobel_img_data_strea_full_n),
        .I2(ap_rst_n),
        .I3(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .I4(sobel_img_data_strea_empty_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_0),
        .Q(sobel_img_data_strea_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__11 
       (.I0(sobel_img_data_strea_empty_n),
        .I1(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .I3(sobel_img_data_strea_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_9
   (src_data_stream_0_V_empty_n,
    src_data_stream_0_V_full_n,
    B,
    CvtColor_U0_p_src_data_stream_2_V_read,
    \SRL_SIG_reg[1][0] ,
    SS,
    ap_clk,
    if_din,
    ap_rst_n);
  output src_data_stream_0_V_empty_n;
  output src_data_stream_0_V_full_n;
  output [7:0]B;
  input CvtColor_U0_p_src_data_stream_2_V_read;
  input \SRL_SIG_reg[1][0] ;
  input [0:0]SS;
  input ap_clk;
  input [7:0]if_din;
  input ap_rst_n;

  wire [7:0]B;
  wire CvtColor_U0_p_src_data_stream_2_V_read;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__5_n_0;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_0_V_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_16 U_fifo_w8_d2_A_ram
       (.B(B),
        .\SRL_SIG_reg[1][0]_0 (src_data_stream_0_V_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .r_V_i_i_reg_388_reg(\mOutPtr_reg_n_0_[0] ),
        .r_V_i_i_reg_388_reg_0(\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(src_data_stream_0_V_full_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(src_data_stream_0_V_empty_n),
        .I4(CvtColor_U0_p_src_data_stream_2_V_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(src_data_stream_0_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(CvtColor_U0_p_src_data_stream_2_V_read),
        .I3(src_data_stream_0_V_empty_n),
        .I4(\SRL_SIG_reg[1][0] ),
        .I5(src_data_stream_0_V_full_n),
        .O(internal_full_n_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(src_data_stream_0_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__5 
       (.I0(src_data_stream_0_V_empty_n),
        .I1(CvtColor_U0_p_src_data_stream_2_V_read),
        .I2(src_data_stream_0_V_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(src_data_stream_0_V_full_n),
        .I3(CvtColor_U0_p_src_data_stream_2_V_read),
        .I4(src_data_stream_0_V_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg
   (\SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    p,
    p_0,
    if_din,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input p;
  input p_0;
  input [7:0]if_din;
  input ap_clk;

  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]if_din;
  wire p;
  wire p_0;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2__0
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3__0
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4__0
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5__0
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6__0
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7__0
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8__0
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_9
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_15
   (\SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    p,
    p_0,
    if_din,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input p;
  input p_0;
  input [7:0]if_din;
  input ap_clk;

  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]if_din;
  wire p;
  wire p_0;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_1__0
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_16
   (B,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    r_V_i_i_reg_388_reg,
    r_V_i_i_reg_388_reg_0,
    if_din,
    ap_clk);
  output [7:0]B;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input r_V_i_i_reg_388_reg;
  input r_V_i_i_reg_388_reg_0;
  input [7:0]if_din;
  input ap_clk;

  wire [7:0]B;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]if_din;
  wire r_V_i_i_reg_388_reg;
  wire r_V_i_i_reg_388_reg_0;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_i_i_reg_388_reg_i_10
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(r_V_i_i_reg_388_reg),
        .I3(r_V_i_i_reg_388_reg_0),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_i_i_reg_388_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(r_V_i_i_reg_388_reg),
        .I3(r_V_i_i_reg_388_reg_0),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_i_i_reg_388_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(r_V_i_i_reg_388_reg),
        .I3(r_V_i_i_reg_388_reg_0),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_i_i_reg_388_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(r_V_i_i_reg_388_reg),
        .I3(r_V_i_i_reg_388_reg_0),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_i_i_reg_388_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(r_V_i_i_reg_388_reg),
        .I3(r_V_i_i_reg_388_reg_0),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_i_i_reg_388_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(r_V_i_i_reg_388_reg),
        .I3(r_V_i_i_reg_388_reg_0),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_i_i_reg_388_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(r_V_i_i_reg_388_reg),
        .I3(r_V_i_i_reg_388_reg_0),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_i_i_reg_388_reg_i_9
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(r_V_i_i_reg_388_reg),
        .I3(r_V_i_i_reg_388_reg_0),
        .O(B[1]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_19
   (\SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    E,
    D,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_2__3 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_22
   (ram_reg,
    ram_reg_0,
    DIADI,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    DOBDO,
    E,
    D,
    ap_clk);
  output [7:0]ram_reg;
  output [7:0]ram_reg_0;
  output [7:0]DIADI;
  input [7:0]ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input [7:0]DOBDO;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_10__0
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg_3),
        .I3(ram_reg_4),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_1__1
       (.I0(ram_reg_1[7]),
        .I1(ram_reg_2),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(ram_reg[7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_2__0
       (.I0(ram_reg_1[6]),
        .I1(ram_reg_2),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(ram_reg[6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_2__1
       (.I0(DOBDO[7]),
        .I1(ram_reg_2),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(ram_reg_0[7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_3
       (.I0(ram_reg_1[5]),
        .I1(ram_reg_2),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(ram_reg[5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_3__0
       (.I0(DOBDO[6]),
        .I1(ram_reg_2),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(ram_reg_0[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_3__1
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg_3),
        .I3(ram_reg_4),
        .O(DIADI[7]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_4
       (.I0(ram_reg_1[4]),
        .I1(ram_reg_2),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(ram_reg[4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_4__0
       (.I0(DOBDO[5]),
        .I1(ram_reg_2),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(ram_reg_0[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_4__1
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg_3),
        .I3(ram_reg_4),
        .O(DIADI[6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_5
       (.I0(ram_reg_1[3]),
        .I1(ram_reg_2),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(ram_reg[3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_5__0
       (.I0(DOBDO[4]),
        .I1(ram_reg_2),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(ram_reg_0[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_5__1
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg_3),
        .I3(ram_reg_4),
        .O(DIADI[5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_6
       (.I0(ram_reg_1[2]),
        .I1(ram_reg_2),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(ram_reg[2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_6__0
       (.I0(DOBDO[3]),
        .I1(ram_reg_2),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(ram_reg_0[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_6__1
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg_3),
        .I3(ram_reg_4),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_7
       (.I0(ram_reg_1[1]),
        .I1(ram_reg_2),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(ram_reg[1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_7__0
       (.I0(DOBDO[2]),
        .I1(ram_reg_2),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(ram_reg_0[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_7__1
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg_3),
        .I3(ram_reg_4),
        .O(DIADI[3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_8
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_2),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(ram_reg[0]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_8__0
       (.I0(DOBDO[1]),
        .I1(ram_reg_2),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(ram_reg_0[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_8__1
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg_3),
        .I3(ram_reg_4),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_i_9
       (.I0(DOBDO[0]),
        .I1(ram_reg_2),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(ram_reg_3),
        .I5(ram_reg_4),
        .O(ram_reg_0[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_9__0
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg_3),
        .I3(ram_reg_4),
        .O(DIADI[1]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_24
   (D,
    \AXI_video_strm_V_data_V_1_payload_A_reg[16] ,
    \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[16] ;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire \AXI_video_strm_V_data_V_1_payload_A_reg[16] ;
  wire \AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[23]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[16] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[16]_0 ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_25
   (D,
    \AXI_video_strm_V_data_V_1_payload_A_reg[8] ,
    \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[8] ;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire \AXI_video_strm_V_data_V_1_payload_A_reg[8] ;
  wire \AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[8] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[8]_0 ),
        .O(D[1]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_26
   (D,
    \AXI_video_strm_V_data_V_1_payload_A_reg[0] ,
    \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[0] ;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire \AXI_video_strm_V_data_V_1_payload_A_reg[0] ;
  wire \AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[0] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[0]_0 ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "6" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
(* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobelFilter
   (s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    in_r_TDATA,
    in_r_TKEEP,
    in_r_TSTRB,
    in_r_TUSER,
    in_r_TLAST,
    in_r_TID,
    in_r_TDEST,
    out_r_TDATA,
    out_r_TKEEP,
    out_r_TSTRB,
    out_r_TUSER,
    out_r_TLAST,
    out_r_TID,
    out_r_TDEST,
    in_r_TVALID,
    in_r_TREADY,
    out_r_TVALID,
    out_r_TREADY);
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [5:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [5:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]in_r_TDATA;
  input [2:0]in_r_TKEEP;
  input [2:0]in_r_TSTRB;
  input [0:0]in_r_TUSER;
  input [0:0]in_r_TLAST;
  input [0:0]in_r_TID;
  input [0:0]in_r_TDEST;
  output [23:0]out_r_TDATA;
  output [2:0]out_r_TKEEP;
  output [2:0]out_r_TSTRB;
  output [0:0]out_r_TUSER;
  output [0:0]out_r_TLAST;
  output [0:0]out_r_TID;
  output [0:0]out_r_TDEST;
  input in_r_TVALID;
  output in_r_TREADY;
  output out_r_TVALID;
  input out_r_TREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_0_V_din;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_1_V_din;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_2_V_din;
  wire AXIvideo2Mat_U0_n_2;
  wire AXIvideo2Mat_U0_n_28;
  wire AXIvideo2Mat_U0_n_29;
  wire AXIvideo2Mat_U0_n_32;
  wire AXIvideo2Mat_U0_n_33;
  wire AXIvideo2Mat_U0_n_34;
  wire Block_Mat_exit49_pro_U0_ap_idle;
  wire Block_Mat_exit49_pro_U0_ap_ready;
  wire Block_Mat_exit49_pro_U0_start_write;
  wire CvtColor_1_U0_ap_start;
  wire CvtColor_1_U0_n_6;
  wire CvtColor_1_U0_n_7;
  wire CvtColor_1_U0_n_8;
  wire CvtColor_1_U0_p_dst_data_stream_2_V_write;
  wire CvtColor_1_U0_p_src_cols_V_read;
  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_n_1;
  wire CvtColor_U0_n_5;
  wire [7:0]CvtColor_U0_p_dst_data_stream_V_din;
  wire CvtColor_U0_p_src_data_stream_2_V_read;
  wire CvtColor_U0_p_src_rows_V_read;
  wire Mat2AXIvideo_U0_ap_done;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire Mat2AXIvideo_U0_n_1;
  wire Mat2AXIvideo_U0_n_4;
  wire Sobel_U0_ap_ready;
  wire Sobel_U0_ap_start;
  wire [7:0]Sobel_U0_dst_data_stream_V_din;
  wire Sobel_U0_n_17;
  wire Sobel_U0_n_18;
  wire Sobel_U0_n_21;
  wire Sobel_U0_n_23;
  wire Sobel_U0_src_cols_V_read;
  wire Sobel_U0_src_data_stream_V_read;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_5;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_Block_Mat_exit49_pro_U0_ap_ready_reg_n_0;
  wire [31:0]cols;
  wire [1:1]data0;
  wire dst_cols_V_c_U_n_2;
  wire dst_cols_V_c_U_n_3;
  wire dst_cols_V_c_U_n_4;
  wire dst_cols_V_c_U_n_7;
  wire dst_cols_V_c_U_n_8;
  wire dst_cols_V_c_U_n_9;
  wire [31:0]dst_cols_V_c_dout;
  wire dst_cols_V_c_empty_n;
  wire dst_cols_V_c_full_n;
  wire [7:0]dst_data_stream_0_V_dout;
  wire dst_data_stream_0_V_empty_n;
  wire dst_data_stream_0_V_full_n;
  wire [7:0]dst_data_stream_1_V_dout;
  wire dst_data_stream_1_V_empty_n;
  wire dst_data_stream_1_V_full_n;
  wire [7:0]dst_data_stream_2_V_dout;
  wire dst_data_stream_2_V_empty_n;
  wire dst_data_stream_2_V_full_n;
  wire [31:0]dst_rows_V_c_dout;
  wire dst_rows_V_c_empty_n;
  wire dst_rows_V_c_full_n;
  wire exitcond7_i_fu_246_p2;
  wire [31:0]gray_img_cols_V_c_dout;
  wire gray_img_cols_V_c_empty_n;
  wire gray_img_cols_V_c_full_n;
  wire gray_img_data_stream_U_n_10;
  wire gray_img_data_stream_U_n_11;
  wire gray_img_data_stream_U_n_12;
  wire gray_img_data_stream_U_n_13;
  wire gray_img_data_stream_U_n_14;
  wire gray_img_data_stream_U_n_15;
  wire gray_img_data_stream_U_n_16;
  wire gray_img_data_stream_U_n_17;
  wire gray_img_data_stream_U_n_2;
  wire gray_img_data_stream_U_n_3;
  wire gray_img_data_stream_U_n_4;
  wire gray_img_data_stream_U_n_5;
  wire gray_img_data_stream_U_n_6;
  wire gray_img_data_stream_U_n_7;
  wire gray_img_data_stream_U_n_8;
  wire gray_img_data_stream_U_n_9;
  wire [7:0]gray_img_data_stream_dout;
  wire gray_img_data_stream_empty_n;
  wire gray_img_data_stream_full_n;
  wire [31:0]gray_img_rows_V_c_dout;
  wire gray_img_rows_V_c_empty_n;
  wire gray_img_rows_V_c_full_n;
  wire [7:0]\grp_Filter2D_fu_120/k_buf_0_val_3_q0 ;
  wire [7:0]\grp_Filter2D_fu_120/k_buf_0_val_4_q0 ;
  wire i_V_reg_3230;
  wire [23:0]in_r_TDATA;
  wire [0:0]in_r_TLAST;
  wire in_r_TREADY;
  wire [0:0]in_r_TUSER;
  wire in_r_TVALID;
  wire int_ap_done1;
  wire interrupt;
  wire mOutPtr110_out;
  wire mOutPtr110_out_3;
  wire mOutPtr110_out_6;
  wire mOutPtr110_out_7;
  wire mOutPtr110_out_9;
  wire [31:0]order;
  wire order_c_U_n_2;
  wire order_c_U_n_3;
  wire order_c_empty_n;
  wire order_c_full_n;
  wire [23:0]out_r_TDATA;
  wire [0:0]out_r_TLAST;
  wire out_r_TREADY;
  wire [0:0]out_r_TUSER;
  wire out_r_TVALID;
  wire [31:0]rows;
  wire [5:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [5:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire shiftReg_ce_2;
  wire shiftReg_ce_4;
  wire shiftReg_ce_8;
  wire sobelFilter_AXILiteS_s_axi_U_n_2;
  wire sobelFilter_AXILiteS_s_axi_U_n_4;
  wire sobelFilter_AXILiteS_s_axi_U_n_5;
  wire [31:0]sobel_img_cols_V_c_dout;
  wire sobel_img_cols_V_c_empty_n;
  wire sobel_img_cols_V_c_full_n;
  wire [7:0]sobel_img_data_strea_dout;
  wire sobel_img_data_strea_empty_n;
  wire sobel_img_data_strea_full_n;
  wire [31:0]sobel_img_rows_V_c_dout;
  wire sobel_img_rows_V_c_empty_n;
  wire sobel_img_rows_V_c_full_n;
  wire [31:0]src_cols_V_c22_dout;
  wire src_cols_V_c22_empty_n;
  wire src_cols_V_c22_full_n;
  wire [31:0]src_cols_V_c_dout;
  wire src_cols_V_c_empty_n;
  wire src_cols_V_c_full_n;
  wire [7:0]src_data_stream_0_V_dout;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_0_V_full_n;
  wire [7:0]src_data_stream_1_V_dout;
  wire src_data_stream_1_V_empty_n;
  wire src_data_stream_1_V_full_n;
  wire [7:0]src_data_stream_2_V_dout;
  wire src_data_stream_2_V_empty_n;
  wire src_data_stream_2_V_full_n;
  wire [31:0]src_rows_V_c21_dout;
  wire src_rows_V_c21_empty_n;
  wire src_rows_V_c21_full_n;
  wire [31:0]src_rows_V_c_dout;
  wire src_rows_V_c_empty_n;
  wire src_rows_V_c_full_n;
  wire start_for_CvtColomb6_U_n_3;
  wire start_for_CvtColor_1_U0_full_n;
  wire start_for_CvtColor_U0_full_n;
  wire start_for_Mat2AXIlbW_U_n_2;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_Sobel_U0_U_n_3;
  wire start_for_Sobel_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire tmp_i_fu_150_p2;
  wire tmp_i_fu_204_p2;
  wire tmp_i_fu_223_p2;

  assign out_r_TDEST[0] = \<const0> ;
  assign out_r_TID[0] = \<const0> ;
  assign out_r_TKEEP[2] = \<const1> ;
  assign out_r_TKEEP[1] = \<const1> ;
  assign out_r_TKEEP[0] = \<const1> ;
  assign out_r_TSTRB[2] = \<const0> ;
  assign out_r_TSTRB[1] = \<const0> ;
  assign out_r_TSTRB[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat AXIvideo2Mat_U0
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .Block_Mat_exit49_pro_U0_ap_ready(Block_Mat_exit49_pro_U0_ap_ready),
        .D(AXIvideo2Mat_U0_img_data_stream_0_V_din),
        .Q(Sobel_U0_n_18),
        .SS(ap_rst_n_inv),
        .Sobel_U0_ap_start(Sobel_U0_ap_start),
        .\ap_CS_fsm_reg[3]_0 (AXIvideo2Mat_U0_n_34),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(AXIvideo2Mat_U0_n_33),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .ap_sync_reg_Block_Mat_exit49_pro_U0_ap_ready_reg(ap_sync_reg_Block_Mat_exit49_pro_U0_ap_ready_reg_n_0),
        .\axi_data_V_1_i_reg_314_reg[15]_0 (AXIvideo2Mat_U0_img_data_stream_1_V_din),
        .\axi_data_V_1_i_reg_314_reg[23]_0 (AXIvideo2Mat_U0_img_data_stream_2_V_din),
        .\cols_V_reg_472_reg[31]_0 (src_cols_V_c_dout),
        .\exitcond_i_reg_506_reg[0]_0 (AXIvideo2Mat_U0_n_2),
        .in_r_TDATA(in_r_TDATA),
        .in_r_TLAST(in_r_TLAST),
        .in_r_TREADY(in_r_TREADY),
        .in_r_TUSER(in_r_TUSER),
        .in_r_TVALID(in_r_TVALID),
        .int_ap_idle_reg(sobelFilter_AXILiteS_s_axi_U_n_2),
        .int_ap_idle_reg_0(CvtColor_1_U0_n_7),
        .internal_full_n_reg(AXIvideo2Mat_U0_n_28),
        .internal_full_n_reg_0(AXIvideo2Mat_U0_n_29),
        .\rows_V_reg_467_reg[31]_0 (src_rows_V_c_dout),
        .src_cols_V_c22_full_n(src_cols_V_c22_full_n),
        .src_cols_V_c_empty_n(src_cols_V_c_empty_n),
        .src_data_stream_0_V_full_n(src_data_stream_0_V_full_n),
        .src_data_stream_1_V_full_n(src_data_stream_1_V_full_n),
        .src_data_stream_2_V_full_n(src_data_stream_2_V_full_n),
        .src_rows_V_c21_full_n(src_rows_V_c21_full_n),
        .src_rows_V_c_empty_n(src_rows_V_c_empty_n),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .start_once_reg_reg_0(AXIvideo2Mat_U0_n_32));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit49_pro Block_Mat_exit49_pro_U0
       (.Block_Mat_exit49_pro_U0_ap_idle(Block_Mat_exit49_pro_U0_ap_idle),
        .Block_Mat_exit49_pro_U0_start_write(Block_Mat_exit49_pro_U0_start_write),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .start_for_CvtColor_1_U0_full_n(start_for_CvtColor_1_U0_full_n),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_for_Sobel_U0_full_n(start_for_Sobel_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(ap_sync_reg_Block_Mat_exit49_pro_U0_ap_ready_reg_n_0),
        .start_once_reg_reg_1(order_c_U_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor_1 CvtColor_1_U0
       (.Block_Mat_exit49_pro_U0_ap_idle(Block_Mat_exit49_pro_U0_ap_idle),
        .Block_Mat_exit49_pro_U0_start_write(Block_Mat_exit49_pro_U0_start_write),
        .CO(tmp_i_fu_204_p2),
        .CvtColor_1_U0_ap_start(CvtColor_1_U0_ap_start),
        .CvtColor_1_U0_p_dst_data_stream_2_V_write(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .CvtColor_1_U0_p_src_cols_V_read(CvtColor_1_U0_p_src_cols_V_read),
        .Q({ap_CS_fsm_state2,CvtColor_1_U0_n_6}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (CvtColor_1_U0_n_7),
        .\ap_CS_fsm_reg[1]_0 (CvtColor_1_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_data_stream_0_V_full_n(dst_data_stream_0_V_full_n),
        .dst_data_stream_1_V_full_n(dst_data_stream_1_V_full_n),
        .dst_data_stream_2_V_full_n(dst_data_stream_2_V_full_n),
        .if_dout(sobel_img_cols_V_c_dout),
        .int_ap_idle_reg(start_for_CvtColomb6_U_n_3),
        .mOutPtr110_out(mOutPtr110_out),
        .\rows_reg_235_reg[31]_0 (sobel_img_rows_V_c_dout),
        .shiftReg_ce(shiftReg_ce_2),
        .shiftReg_ce_0(shiftReg_ce_1),
        .shiftReg_ce_1(shiftReg_ce),
        .sobel_img_cols_V_c_empty_n(sobel_img_cols_V_c_empty_n),
        .sobel_img_data_strea_empty_n(sobel_img_data_strea_empty_n),
        .sobel_img_rows_V_c_empty_n(sobel_img_rows_V_c_empty_n),
        .start_for_CvtColor_1_U0_full_n(start_for_CvtColor_1_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor CvtColor_U0
       (.B(src_data_stream_0_V_dout),
        .CO(tmp_i_fu_223_p2),
        .CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .CvtColor_U0_p_src_data_stream_2_V_read(CvtColor_U0_p_src_data_stream_2_V_read),
        .CvtColor_U0_p_src_rows_V_read(CvtColor_U0_p_src_rows_V_read),
        .D(src_cols_V_c22_dout),
        .E(shiftReg_ce_4),
        .Q({ap_CS_fsm_state2_5,CvtColor_U0_n_1}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gray_img_data_stream_full_n(gray_img_data_stream_full_n),
        .mOutPtr110_out(mOutPtr110_out_3),
        .\mOutPtr_reg[2] (sobelFilter_AXILiteS_s_axi_U_n_2),
        .p(src_data_stream_2_V_dout),
        .p_0(src_data_stream_1_V_dout),
        .\p_Val2_5_reg_398_reg[7]_0 (CvtColor_U0_p_dst_data_stream_V_din),
        .\rows_reg_350_reg[31]_0 (src_rows_V_c21_dout),
        .src_cols_V_c22_empty_n(src_cols_V_c22_empty_n),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .src_data_stream_1_V_empty_n(src_data_stream_1_V_empty_n),
        .src_data_stream_2_V_empty_n(src_data_stream_2_V_empty_n),
        .src_rows_V_c21_empty_n(src_rows_V_c21_empty_n),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .\tmp_23_i_reg_364_pp0_iter3_reg_reg[0]_0 (CvtColor_U0_n_5));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo Mat2AXIvideo_U0
       (.Block_Mat_exit49_pro_U0_start_write(Block_Mat_exit49_pro_U0_start_write),
        .CO(exitcond7_i_fu_246_p2),
        .D({dst_data_stream_2_V_dout,dst_data_stream_1_V_dout,dst_data_stream_0_V_dout}),
        .\FSM_onehot_rstate_reg[1] (Mat2AXIvideo_U0_n_1),
        .Mat2AXIvideo_U0_ap_done(Mat2AXIvideo_U0_ap_done),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Mat2AXIvideo_U0_img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .Q(Mat2AXIvideo_U0_n_4),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (start_for_Mat2AXIlbW_U_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .data0(data0),
        .dst_cols_V_c_empty_n(dst_cols_V_c_empty_n),
        .dst_data_stream_0_V_empty_n(dst_data_stream_0_V_empty_n),
        .dst_data_stream_1_V_empty_n(dst_data_stream_1_V_empty_n),
        .dst_data_stream_2_V_empty_n(dst_data_stream_2_V_empty_n),
        .dst_rows_V_c_empty_n(dst_rows_V_c_empty_n),
        .i_V_reg_3230(i_V_reg_3230),
        .if_dout(dst_cols_V_c_dout),
        .int_ap_done1(int_ap_done1),
        .int_ap_done_reg(s_axi_AXILiteS_ARREADY),
        .mOutPtr110_out(mOutPtr110_out_6),
        .out_r_TDATA(out_r_TDATA),
        .out_r_TLAST(out_r_TLAST),
        .out_r_TREADY(out_r_TREADY),
        .out_r_TUSER(out_r_TUSER),
        .out_r_TVALID(out_r_TVALID),
        .\rows_V_reg_304_reg[31]_0 (dst_rows_V_c_dout),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sobel Sobel_U0
       (.D(Sobel_U0_dst_data_stream_V_din),
        .DIADI(gray_img_data_stream_dout),
        .DOBDO(\grp_Filter2D_fu_120/k_buf_0_val_3_q0 ),
        .E(shiftReg_ce_8),
        .Q(Sobel_U0_n_18),
        .SS(ap_rst_n_inv),
        .Sobel_U0_ap_ready(Sobel_U0_ap_ready),
        .Sobel_U0_ap_start(Sobel_U0_ap_start),
        .Sobel_U0_src_cols_V_read(Sobel_U0_src_cols_V_read),
        .Sobel_U0_src_data_stream_V_read(Sobel_U0_src_data_stream_V_read),
        .\ap_CS_fsm_reg[1]_0 (Sobel_U0_n_21),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\exitcond388_i_reg_1528_pp0_iter1_reg_reg[0] (Sobel_U0_n_17),
        .gray_img_cols_V_c_empty_n(gray_img_cols_V_c_empty_n),
        .gray_img_data_stream_empty_n(gray_img_data_stream_empty_n),
        .gray_img_rows_V_c_empty_n(gray_img_rows_V_c_empty_n),
        .internal_empty_n_reg(Sobel_U0_n_23),
        .internal_full_n_reg(start_for_Sobel_U0_U_n_3),
        .internal_full_n_reg_0(sobelFilter_AXILiteS_s_axi_U_n_5),
        .mOutPtr110_out(mOutPtr110_out_7),
        .order_c_empty_n(order_c_empty_n),
        .out(gray_img_rows_V_c_dout),
        .ram_reg(\grp_Filter2D_fu_120/k_buf_0_val_4_q0 ),
        .ram_reg_0({gray_img_data_stream_U_n_10,gray_img_data_stream_U_n_11,gray_img_data_stream_U_n_12,gray_img_data_stream_U_n_13,gray_img_data_stream_U_n_14,gray_img_data_stream_U_n_15,gray_img_data_stream_U_n_16,gray_img_data_stream_U_n_17}),
        .ram_reg_1({gray_img_data_stream_U_n_2,gray_img_data_stream_U_n_3,gray_img_data_stream_U_n_4,gray_img_data_stream_U_n_5,gray_img_data_stream_U_n_6,gray_img_data_stream_U_n_7,gray_img_data_stream_U_n_8,gray_img_data_stream_U_n_9}),
        .sobel_img_data_strea_full_n(sobel_img_data_strea_full_n),
        .\src_cols_V_read_reg_165_reg[31]_0 (gray_img_cols_V_c_dout),
        .tmp_i_fu_150_p2(tmp_i_fu_150_p2));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideo2Mat_U0_n_34),
        .Q(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_Mat_exit49_pro_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideo2Mat_U0_n_33),
        .Q(ap_sync_reg_Block_Mat_exit49_pro_U0_ap_ready_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d6_A dst_cols_V_c_U
       (.Block_Mat_exit49_pro_U0_ap_idle(Block_Mat_exit49_pro_U0_ap_idle),
        .Block_Mat_exit49_pro_U0_ap_ready(Block_Mat_exit49_pro_U0_ap_ready),
        .E(dst_cols_V_c_U_n_4),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Q(Mat2AXIvideo_U0_n_4),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\cols_V_reg_309_reg[31] (cols),
        .dst_cols_V_c_empty_n(dst_cols_V_c_empty_n),
        .dst_cols_V_c_full_n(dst_cols_V_c_full_n),
        .dst_rows_V_c_empty_n(dst_rows_V_c_empty_n),
        .dst_rows_V_c_full_n(dst_rows_V_c_full_n),
        .gray_img_cols_V_c_full_n(gray_img_cols_V_c_full_n),
        .gray_img_rows_V_c_full_n(gray_img_rows_V_c_full_n),
        .internal_full_n_reg_0(dst_cols_V_c_U_n_2),
        .internal_full_n_reg_1(dst_cols_V_c_U_n_3),
        .internal_full_n_reg_2(dst_cols_V_c_U_n_7),
        .internal_full_n_reg_3(dst_cols_V_c_U_n_8),
        .internal_full_n_reg_4(dst_cols_V_c_U_n_9),
        .mOutPtr110_out(mOutPtr110_out_9),
        .\mOutPtr_reg[0]_0 (order_c_U_n_3),
        .order_c_full_n(order_c_full_n),
        .out(dst_cols_V_c_dout),
        .src_cols_V_c_full_n(src_cols_V_c_full_n),
        .src_rows_V_c_full_n(src_rows_V_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A dst_data_stream_0_V_U
       (.D(dst_data_stream_0_V_dout),
        .Mat2AXIvideo_U0_img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .\SRL_SIG_reg[0][7] (sobel_img_data_strea_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_data_stream_0_V_empty_n(dst_data_stream_0_V_empty_n),
        .dst_data_stream_0_V_full_n(dst_data_stream_0_V_full_n),
        .shiftReg_ce(shiftReg_ce_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_0 dst_data_stream_1_V_U
       (.D(dst_data_stream_1_V_dout),
        .Mat2AXIvideo_U0_img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .\SRL_SIG_reg[0][7] (sobel_img_data_strea_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_data_stream_1_V_empty_n(dst_data_stream_1_V_empty_n),
        .dst_data_stream_1_V_full_n(dst_data_stream_1_V_full_n),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_1 dst_data_stream_2_V_U
       (.D(dst_data_stream_2_V_dout),
        .Mat2AXIvideo_U0_img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .\SRL_SIG_reg[0][7] (sobel_img_data_strea_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_data_stream_2_V_empty_n(dst_data_stream_2_V_empty_n),
        .dst_data_stream_2_V_full_n(dst_data_stream_2_V_full_n),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d6_A_2 dst_rows_V_c_U
       (.Block_Mat_exit49_pro_U0_ap_ready(Block_Mat_exit49_pro_U0_ap_ready),
        .E(dst_cols_V_c_U_n_4),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Q(rows),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_rows_V_c_empty_n(dst_rows_V_c_empty_n),
        .dst_rows_V_c_full_n(dst_rows_V_c_full_n),
        .mOutPtr110_out(mOutPtr110_out_9),
        .out(dst_rows_V_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A gray_img_cols_V_c_U
       (.Block_Mat_exit49_pro_U0_ap_ready(Block_Mat_exit49_pro_U0_ap_ready),
        .Q(cols),
        .SS(ap_rst_n_inv),
        .Sobel_U0_src_cols_V_read(Sobel_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gray_img_cols_V_c_empty_n(gray_img_cols_V_c_empty_n),
        .gray_img_cols_V_c_full_n(gray_img_cols_V_c_full_n),
        .\mOutPtr_reg[2]_0 (dst_cols_V_c_U_n_9),
        .out(gray_img_cols_V_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3 gray_img_data_stream_U
       (.D(CvtColor_U0_p_dst_data_stream_V_din),
        .DIADI(gray_img_data_stream_dout),
        .DOBDO(\grp_Filter2D_fu_120/k_buf_0_val_3_q0 ),
        .E(shiftReg_ce_4),
        .SS(ap_rst_n_inv),
        .Sobel_U0_src_data_stream_V_read(Sobel_U0_src_data_stream_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gray_img_data_stream_empty_n(gray_img_data_stream_empty_n),
        .gray_img_data_stream_full_n(gray_img_data_stream_full_n),
        .\mOutPtr_reg[0]_0 (CvtColor_U0_n_5),
        .ram_reg({gray_img_data_stream_U_n_2,gray_img_data_stream_U_n_3,gray_img_data_stream_U_n_4,gray_img_data_stream_U_n_5,gray_img_data_stream_U_n_6,gray_img_data_stream_U_n_7,gray_img_data_stream_U_n_8,gray_img_data_stream_U_n_9}),
        .ram_reg_0({gray_img_data_stream_U_n_10,gray_img_data_stream_U_n_11,gray_img_data_stream_U_n_12,gray_img_data_stream_U_n_13,gray_img_data_stream_U_n_14,gray_img_data_stream_U_n_15,gray_img_data_stream_U_n_16,gray_img_data_stream_U_n_17}),
        .ram_reg_1(\grp_Filter2D_fu_120/k_buf_0_val_4_q0 ),
        .ram_reg_2(Sobel_U0_n_17));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_4 gray_img_rows_V_c_U
       (.Block_Mat_exit49_pro_U0_ap_ready(Block_Mat_exit49_pro_U0_ap_ready),
        .Q(rows),
        .SS(ap_rst_n_inv),
        .Sobel_U0_src_cols_V_read(Sobel_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gray_img_rows_V_c_empty_n(gray_img_rows_V_c_empty_n),
        .gray_img_rows_V_c_full_n(gray_img_rows_V_c_full_n),
        .\mOutPtr_reg[2]_0 (dst_cols_V_c_U_n_8),
        .out(gray_img_rows_V_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_5 order_c_U
       (.Block_Mat_exit49_pro_U0_ap_ready(Block_Mat_exit49_pro_U0_ap_ready),
        .Q(order),
        .SS(ap_rst_n_inv),
        .Sobel_U0_src_cols_V_read(Sobel_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_cols_V_c_full_n(dst_cols_V_c_full_n),
        .dst_rows_V_c_full_n(dst_rows_V_c_full_n),
        .gray_img_cols_V_c_full_n(gray_img_cols_V_c_full_n),
        .gray_img_rows_V_c_full_n(gray_img_rows_V_c_full_n),
        .internal_full_n_reg_0(order_c_U_n_2),
        .internal_full_n_reg_1(order_c_U_n_3),
        .\mOutPtr_reg[2]_0 (dst_cols_V_c_U_n_7),
        .order_c_empty_n(order_c_empty_n),
        .order_c_full_n(order_c_full_n),
        .sobel_img_cols_V_c_full_n(sobel_img_cols_V_c_full_n),
        .sobel_img_rows_V_c_full_n(sobel_img_rows_V_c_full_n),
        .src_cols_V_c_full_n(src_cols_V_c_full_n),
        .src_rows_V_c_full_n(src_rows_V_c_full_n),
        .tmp_i_fu_150_p2(tmp_i_fu_150_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobelFilter_AXILiteS_s_axi sobelFilter_AXILiteS_s_axi_U
       (.CO(exitcond7_i_fu_246_p2),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_AXILiteS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_AXILiteS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_AXILiteS_WREADY),
        .Q(rows),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg(sobelFilter_AXILiteS_s_axi_U_n_2),
        .i_V_reg_3230(i_V_reg_3230),
        .int_ap_done1(int_ap_done1),
        .int_ap_done_reg_0(data0),
        .int_ap_done_reg_1(Mat2AXIvideo_U0_n_1),
        .int_ap_start_reg_0(sobelFilter_AXILiteS_s_axi_U_n_4),
        .int_ap_start_reg_1(sobelFilter_AXILiteS_s_axi_U_n_5),
        .\int_cols_reg[31]_0 (cols),
        .\int_order_reg[31]_0 (order),
        .interrupt(interrupt),
        .\mOutPtr_reg[2] (ap_sync_reg_Block_Mat_exit49_pro_U0_ap_ready_reg_n_0),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .start_for_CvtColor_1_U0_full_n(start_for_CvtColor_1_U0_full_n),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_for_Sobel_U0_full_n(start_for_Sobel_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .start_once_reg_0(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d5_A sobel_img_cols_V_c_U
       (.Block_Mat_exit49_pro_U0_ap_ready(Block_Mat_exit49_pro_U0_ap_ready),
        .CvtColor_1_U0_ap_start(CvtColor_1_U0_ap_start),
        .CvtColor_1_U0_p_src_cols_V_read(CvtColor_1_U0_p_src_cols_V_read),
        .Q(CvtColor_1_U0_n_6),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(cols),
        .out(sobel_img_cols_V_c_dout),
        .sobel_img_cols_V_c_empty_n(sobel_img_cols_V_c_empty_n),
        .sobel_img_cols_V_c_full_n(sobel_img_cols_V_c_full_n),
        .sobel_img_rows_V_c_empty_n(sobel_img_rows_V_c_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_6 sobel_img_data_strea_U
       (.CvtColor_1_U0_p_dst_data_stream_2_V_write(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .D(Sobel_U0_dst_data_stream_V_din),
        .E(shiftReg_ce_8),
        .\SRL_SIG_reg[1][7] (sobel_img_data_strea_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\mOutPtr_reg[0]_0 (Sobel_U0_n_21),
        .sobel_img_data_strea_empty_n(sobel_img_data_strea_empty_n),
        .sobel_img_data_strea_full_n(sobel_img_data_strea_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d5_A_7 sobel_img_rows_V_c_U
       (.Block_Mat_exit49_pro_U0_ap_ready(Block_Mat_exit49_pro_U0_ap_ready),
        .CvtColor_1_U0_ap_start(CvtColor_1_U0_ap_start),
        .CvtColor_1_U0_p_src_cols_V_read(CvtColor_1_U0_p_src_cols_V_read),
        .Q(CvtColor_1_U0_n_6),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(rows),
        .out(sobel_img_rows_V_c_dout),
        .sobel_img_cols_V_c_empty_n(sobel_img_cols_V_c_empty_n),
        .sobel_img_rows_V_c_empty_n(sobel_img_rows_V_c_empty_n),
        .sobel_img_rows_V_c_full_n(sobel_img_rows_V_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A src_cols_V_c22_U
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .CvtColor_U0_p_src_rows_V_read(CvtColor_U0_p_src_rows_V_read),
        .D(src_cols_V_c22_dout),
        .\SRL_SIG_reg[0][31] (src_cols_V_c_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(AXIvideo2Mat_U0_n_29),
        .src_cols_V_c22_empty_n(src_cols_V_c22_empty_n),
        .src_cols_V_c22_full_n(src_cols_V_c22_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_8 src_cols_V_c_U
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .Block_Mat_exit49_pro_U0_ap_ready(Block_Mat_exit49_pro_U0_ap_ready),
        .\SRL_SIG_reg[0][31] (cols),
        .\SRL_SIG_reg[1][31] (src_cols_V_c_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(dst_cols_V_c_U_n_3),
        .src_cols_V_c_empty_n(src_cols_V_c_empty_n),
        .src_cols_V_c_full_n(src_cols_V_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_9 src_data_stream_0_V_U
       (.B(src_data_stream_0_V_dout),
        .CvtColor_U0_p_src_data_stream_2_V_read(CvtColor_U0_p_src_data_stream_2_V_read),
        .\SRL_SIG_reg[1][0] (AXIvideo2Mat_U0_n_2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .if_din(AXIvideo2Mat_U0_img_data_stream_0_V_din),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .src_data_stream_0_V_full_n(src_data_stream_0_V_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_10 src_data_stream_1_V_U
       (.CvtColor_U0_p_src_data_stream_2_V_read(CvtColor_U0_p_src_data_stream_2_V_read),
        .\SRL_SIG_reg[1][0] (AXIvideo2Mat_U0_n_2),
        .\SRL_SIG_reg[1][7] (src_data_stream_1_V_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .if_din(AXIvideo2Mat_U0_img_data_stream_1_V_din),
        .src_data_stream_1_V_empty_n(src_data_stream_1_V_empty_n),
        .src_data_stream_1_V_full_n(src_data_stream_1_V_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_11 src_data_stream_2_V_U
       (.CvtColor_U0_p_src_data_stream_2_V_read(CvtColor_U0_p_src_data_stream_2_V_read),
        .\SRL_SIG_reg[1][0] (AXIvideo2Mat_U0_n_2),
        .\SRL_SIG_reg[1][7] (src_data_stream_2_V_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .if_din(AXIvideo2Mat_U0_img_data_stream_2_V_din),
        .src_data_stream_2_V_empty_n(src_data_stream_2_V_empty_n),
        .src_data_stream_2_V_full_n(src_data_stream_2_V_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_12 src_rows_V_c21_U
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .CvtColor_U0_p_src_rows_V_read(CvtColor_U0_p_src_rows_V_read),
        .D(src_rows_V_c_dout),
        .\SRL_SIG_reg[1][31] (src_rows_V_c21_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(AXIvideo2Mat_U0_n_28),
        .src_rows_V_c21_empty_n(src_rows_V_c21_empty_n),
        .src_rows_V_c21_full_n(src_rows_V_c21_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_13 src_rows_V_c_U
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .Block_Mat_exit49_pro_U0_ap_ready(Block_Mat_exit49_pro_U0_ap_ready),
        .D(src_rows_V_c_dout),
        .Q(rows),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(dst_cols_V_c_U_n_2),
        .src_rows_V_c_empty_n(src_rows_V_c_empty_n),
        .src_rows_V_c_full_n(src_rows_V_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColokbM start_for_CvtColokbM_U
       (.Block_Mat_exit49_pro_U0_start_write(Block_Mat_exit49_pro_U0_start_write),
        .CO(tmp_i_fu_204_p2),
        .CvtColor_1_U0_ap_start(CvtColor_1_U0_ap_start),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(sobelFilter_AXILiteS_s_axi_U_n_4),
        .internal_full_n_reg_0(CvtColor_1_U0_n_8),
        .mOutPtr110_out(mOutPtr110_out),
        .start_for_CvtColor_1_U0_full_n(start_for_CvtColor_1_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColomb6 start_for_CvtColomb6_U
       (.CO(tmp_i_fu_223_p2),
        .CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .CvtColor_U0_p_src_rows_V_read(CvtColor_U0_p_src_rows_V_read),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state2_5,CvtColor_U0_n_1}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .int_ap_idle_i_3(Mat2AXIvideo_U0_n_4),
        .internal_empty_n_reg_0(start_for_CvtColomb6_U_n_3),
        .mOutPtr110_out(mOutPtr110_out_3),
        .\mOutPtr_reg[1]_0 (AXIvideo2Mat_U0_n_32),
        .\mOutPtr_reg[2]_0 (sobelFilter_AXILiteS_s_axi_U_n_2),
        .src_cols_V_c22_empty_n(src_cols_V_c22_empty_n),
        .src_rows_V_c21_empty_n(src_rows_V_c21_empty_n),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_once_reg(start_once_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXIlbW start_for_Mat2AXIlbW_U
       (.Block_Mat_exit49_pro_U0_start_write(Block_Mat_exit49_pro_U0_start_write),
        .CO(exitcond7_i_fu_246_p2),
        .Mat2AXIvideo_U0_ap_done(Mat2AXIvideo_U0_ap_done),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_cols_V_c_empty_n(dst_cols_V_c_empty_n),
        .dst_rows_V_c_empty_n(dst_rows_V_c_empty_n),
        .i_V_reg_3230(i_V_reg_3230),
        .internal_empty_n_reg_0(start_for_Mat2AXIlbW_U_n_2),
        .mOutPtr110_out(mOutPtr110_out_6),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Sobel_U0 start_for_Sobel_U0_U
       (.Block_Mat_exit49_pro_U0_start_write(Block_Mat_exit49_pro_U0_start_write),
        .Q(Sobel_U0_n_18),
        .SS(ap_rst_n_inv),
        .Sobel_U0_ap_ready(Sobel_U0_ap_ready),
        .Sobel_U0_ap_start(Sobel_U0_ap_start),
        .Sobel_U0_src_cols_V_read(Sobel_U0_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gray_img_cols_V_c_empty_n(gray_img_cols_V_c_empty_n),
        .gray_img_rows_V_c_empty_n(gray_img_rows_V_c_empty_n),
        .internal_full_n_reg_0(start_for_Sobel_U0_U_n_3),
        .internal_full_n_reg_1(Sobel_U0_n_23),
        .mOutPtr110_out(mOutPtr110_out_7),
        .\mOutPtr_reg[2]_0 (sobelFilter_AXILiteS_s_axi_U_n_5),
        .order_c_empty_n(order_c_empty_n),
        .start_for_Sobel_U0_full_n(start_for_Sobel_U0_full_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobelFilter_AXILiteS_s_axi
   (int_ap_done_reg_0,
    SS,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg,
    ap_start,
    int_ap_start_reg_0,
    int_ap_start_reg_1,
    \FSM_onehot_rstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_AXILiteS_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_AXILiteS_RVALID,
    Q,
    \int_cols_reg[31]_0 ,
    \int_order_reg[31]_0 ,
    s_axi_AXILiteS_RDATA,
    interrupt,
    int_ap_done1,
    ap_clk,
    int_ap_done_reg_1,
    ap_idle,
    ap_sync_ready,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    start_for_CvtColor_U0_full_n,
    start_once_reg,
    \mOutPtr_reg[2] ,
    start_for_Mat2AXIvideo_U0_full_n,
    start_for_Sobel_U0_full_n,
    start_once_reg_0,
    start_for_CvtColor_1_U0_full_n,
    ap_rst_n,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_AWADDR,
    i_V_reg_3230,
    CO,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_BREADY);
  output [0:0]int_ap_done_reg_0;
  output [0:0]SS;
  output ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  output ap_start;
  output int_ap_start_reg_0;
  output int_ap_start_reg_1;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_AXILiteS_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_AXILiteS_RVALID;
  output [31:0]Q;
  output [31:0]\int_cols_reg[31]_0 ;
  output [31:0]\int_order_reg[31]_0 ;
  output [31:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  output int_ap_done1;
  input ap_clk;
  input int_ap_done_reg_1;
  input ap_idle;
  input ap_sync_ready;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input start_for_CvtColor_U0_full_n;
  input start_once_reg;
  input \mOutPtr_reg[2] ;
  input start_for_Mat2AXIvideo_U0_full_n;
  input start_for_Sobel_U0_full_n;
  input start_once_reg_0;
  input start_for_CvtColor_1_U0_full_n;
  input ap_rst_n;
  input s_axi_AXILiteS_ARVALID;
  input [5:0]s_axi_AXILiteS_ARADDR;
  input s_axi_AXILiteS_WVALID;
  input [5:0]s_axi_AXILiteS_AWADDR;
  input i_V_reg_3230;
  input [0:0]CO;
  input s_axi_AXILiteS_RREADY;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_BREADY;

  wire [0:0]CO;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [31:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  wire ar_hs;
  wire [7:2]data0;
  wire i_V_reg_3230;
  wire int_ap_done1;
  wire [0:0]int_ap_done_reg_0;
  wire int_ap_done_reg_1;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_reg_0;
  wire int_ap_start_reg_1;
  wire int_auto_restart_i_1_n_0;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_0 ;
  wire [31:0]\int_cols_reg[31]_0 ;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire [31:0]int_order0;
  wire \int_order[31]_i_1_n_0 ;
  wire \int_order[31]_i_3_n_0 ;
  wire [31:0]\int_order_reg[31]_0 ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_0 ;
  wire \int_rows[31]_i_3_n_0 ;
  wire interrupt;
  wire \mOutPtr_reg[2] ;
  wire p_0_in;
  wire p_1_in;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire [5:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [5:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire start_for_CvtColor_1_U0_full_n;
  wire start_for_CvtColor_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_Sobel_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_RVALID),
        .I3(s_axi_AXILiteS_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_RVALID),
        .I3(s_axi_AXILiteS_RREADY),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RVALID),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SS));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_AXILiteS_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_BVALID),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(int_ap_done1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_reg_1),
        .Q(int_ap_done_reg_0),
        .R(SS));
  LUT4 #(
    .INIT(16'h4440)) 
    int_ap_idle_i_2
       (.I0(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I1(ap_start),
        .I2(start_for_CvtColor_U0_full_n),
        .I3(start_once_reg),
        .O(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(SS));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(data0[3]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    int_ap_start_i_2
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_AXILiteS_WSTRB[0]),
        .I5(data0[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [30]),
        .O(int_cols0[30]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .O(\int_cols[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[0]),
        .Q(\int_cols_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[10]),
        .Q(\int_cols_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[11]),
        .Q(\int_cols_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[12]),
        .Q(\int_cols_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[13]),
        .Q(\int_cols_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[14]),
        .Q(\int_cols_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[15]),
        .Q(\int_cols_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[16]),
        .Q(\int_cols_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[17]),
        .Q(\int_cols_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[18]),
        .Q(\int_cols_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[19]),
        .Q(\int_cols_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[1]),
        .Q(\int_cols_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[20]),
        .Q(\int_cols_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[21]),
        .Q(\int_cols_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[22]),
        .Q(\int_cols_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[23]),
        .Q(\int_cols_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[24]),
        .Q(\int_cols_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[25]),
        .Q(\int_cols_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[26]),
        .Q(\int_cols_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[27]),
        .Q(\int_cols_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[28]),
        .Q(\int_cols_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[29]),
        .Q(\int_cols_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[2]),
        .Q(\int_cols_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[30]),
        .Q(\int_cols_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[31]),
        .Q(\int_cols_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[3]),
        .Q(\int_cols_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[4]),
        .Q(\int_cols_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[5]),
        .Q(\int_cols_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[6]),
        .Q(\int_cols_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[7]),
        .Q(\int_cols_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[8]),
        .Q(\int_cols_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[9]),
        .Q(\int_cols_reg[31]_0 [9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(SS));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(SS));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(i_V_reg_3230),
        .I4(CO),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(ap_sync_ready),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_order_reg[31]_0 [0]),
        .O(int_order0[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_order_reg[31]_0 [10]),
        .O(int_order0[10]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_order_reg[31]_0 [11]),
        .O(int_order0[11]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_order_reg[31]_0 [12]),
        .O(int_order0[12]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_order_reg[31]_0 [13]),
        .O(int_order0[13]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_order_reg[31]_0 [14]),
        .O(int_order0[14]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_order_reg[31]_0 [15]),
        .O(int_order0[15]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_order_reg[31]_0 [16]),
        .O(int_order0[16]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_order_reg[31]_0 [17]),
        .O(int_order0[17]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_order_reg[31]_0 [18]),
        .O(int_order0[18]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_order_reg[31]_0 [19]),
        .O(int_order0[19]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_order_reg[31]_0 [1]),
        .O(int_order0[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_order_reg[31]_0 [20]),
        .O(int_order0[20]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_order_reg[31]_0 [21]),
        .O(int_order0[21]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_order_reg[31]_0 [22]),
        .O(int_order0[22]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_order_reg[31]_0 [23]),
        .O(int_order0[23]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_order_reg[31]_0 [24]),
        .O(int_order0[24]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_order_reg[31]_0 [25]),
        .O(int_order0[25]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_order_reg[31]_0 [26]),
        .O(int_order0[26]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_order_reg[31]_0 [27]),
        .O(int_order0[27]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_order_reg[31]_0 [28]),
        .O(int_order0[28]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_order_reg[31]_0 [29]),
        .O(int_order0[29]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_order_reg[31]_0 [2]),
        .O(int_order0[2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_order_reg[31]_0 [30]),
        .O(int_order0[30]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_order[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_order[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_order[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_order_reg[31]_0 [31]),
        .O(int_order0[31]));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \int_order[31]_i_3 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[1] ),
        .O(\int_order[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_order_reg[31]_0 [3]),
        .O(int_order0[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_order_reg[31]_0 [4]),
        .O(int_order0[4]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_order_reg[31]_0 [5]),
        .O(int_order0[5]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_order_reg[31]_0 [6]),
        .O(int_order0[6]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_order_reg[31]_0 [7]),
        .O(int_order0[7]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_order_reg[31]_0 [8]),
        .O(int_order0[8]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_order[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_order_reg[31]_0 [9]),
        .O(int_order0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[0] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[0]),
        .Q(\int_order_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[10] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[10]),
        .Q(\int_order_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[11] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[11]),
        .Q(\int_order_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[12] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[12]),
        .Q(\int_order_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[13] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[13]),
        .Q(\int_order_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[14] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[14]),
        .Q(\int_order_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[15] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[15]),
        .Q(\int_order_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[16] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[16]),
        .Q(\int_order_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[17] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[17]),
        .Q(\int_order_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[18] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[18]),
        .Q(\int_order_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[19] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[19]),
        .Q(\int_order_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[1] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[1]),
        .Q(\int_order_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[20] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[20]),
        .Q(\int_order_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[21] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[21]),
        .Q(\int_order_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[22] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[22]),
        .Q(\int_order_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[23] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[23]),
        .Q(\int_order_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[24] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[24]),
        .Q(\int_order_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[25] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[25]),
        .Q(\int_order_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[26] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[26]),
        .Q(\int_order_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[27] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[27]),
        .Q(\int_order_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[28] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[28]),
        .Q(\int_order_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[29] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[29]),
        .Q(\int_order_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[2] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[2]),
        .Q(\int_order_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[30] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[30]),
        .Q(\int_order_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[31] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[31]),
        .Q(\int_order_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[3] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[3]),
        .Q(\int_order_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[4] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[4]),
        .Q(\int_order_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[5] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[5]),
        .Q(\int_order_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[6] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[6]),
        .Q(\int_order_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[7] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[7]),
        .Q(\int_order_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[8] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[8]),
        .Q(\int_order_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_order_reg[9] 
       (.C(ap_clk),
        .CE(\int_order[31]_i_1_n_0 ),
        .D(int_order0[9]),
        .Q(\int_order_reg[31]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[30]),
        .O(int_rows0[30]));
  LUT3 #(
    .INIT(8'h10)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .O(\int_rows[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[31]),
        .O(int_rows0[31]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \int_rows[31]_i_3 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[1] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_rows[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[0]),
        .Q(Q[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[10]),
        .Q(Q[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[11]),
        .Q(Q[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[12]),
        .Q(Q[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[13]),
        .Q(Q[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[14]),
        .Q(Q[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[15]),
        .Q(Q[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[16]),
        .Q(Q[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[17]),
        .Q(Q[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[18]),
        .Q(Q[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[19]),
        .Q(Q[19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[1]),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[20]),
        .Q(Q[20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[21]),
        .Q(Q[21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[22]),
        .Q(Q[22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[23]),
        .Q(Q[23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[24]),
        .Q(Q[24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[25]),
        .Q(Q[25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[26]),
        .Q(Q[26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[27]),
        .Q(Q[27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[28]),
        .Q(Q[28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[29]),
        .Q(Q[29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[2]),
        .Q(Q[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[30]),
        .Q(Q[30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[31]),
        .Q(Q[31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[3]),
        .Q(Q[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[4]),
        .Q(Q[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[5]),
        .Q(Q[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[6]),
        .Q(Q[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[7]),
        .Q(Q[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[8]),
        .Q(Q[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_0 ),
        .D(int_rows0[9]),
        .Q(Q[9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    internal_empty_n_i_2__7
       (.I0(ap_start),
        .I1(\mOutPtr_reg[2] ),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .I3(start_for_Sobel_U0_full_n),
        .I4(start_once_reg_0),
        .I5(start_for_CvtColor_1_U0_full_n),
        .O(int_ap_start_reg_0));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(p_1_in),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(int_gie_reg_n_0),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    \mOutPtr[2]_i_2__2 
       (.I0(ap_start),
        .I1(\mOutPtr_reg[2] ),
        .I2(start_for_CvtColor_1_U0_full_n),
        .I3(start_for_Mat2AXIvideo_U0_full_n),
        .I4(start_once_reg_0),
        .I5(start_for_Sobel_U0_full_n),
        .O(int_ap_start_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_ier_reg_n_0_[0] ),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(int_gie_reg_n_0),
        .I4(\rdata[31]_i_5_n_0 ),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_3 
       (.I0(\int_order_reg[31]_0 [0]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [0]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[0]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[10]_i_1 
       (.I0(\int_order_reg[31]_0 [10]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [10]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[10]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[11]_i_1 
       (.I0(\int_order_reg[31]_0 [11]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [11]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[11]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[12]_i_1 
       (.I0(\int_order_reg[31]_0 [12]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [12]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[12]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[13]_i_1 
       (.I0(\int_order_reg[31]_0 [13]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [13]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[13]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[14]_i_1 
       (.I0(\int_order_reg[31]_0 [14]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [14]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[14]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[15]_i_1 
       (.I0(\int_order_reg[31]_0 [15]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [15]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[15]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[16]_i_1 
       (.I0(\int_order_reg[31]_0 [16]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [16]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[16]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[17]_i_1 
       (.I0(\int_order_reg[31]_0 [17]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [17]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[17]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[18]_i_1 
       (.I0(\int_order_reg[31]_0 [18]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [18]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[18]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[19]_i_1 
       (.I0(\int_order_reg[31]_0 [19]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [19]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[19]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[1]_i_2 
       (.I0(p_1_in),
        .I1(p_0_in),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(int_ap_done_reg_0),
        .I4(\rdata[31]_i_5_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_3 
       (.I0(\int_order_reg[31]_0 [1]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [1]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[1]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[20]_i_1 
       (.I0(\int_order_reg[31]_0 [20]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [20]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[20]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[21]_i_1 
       (.I0(\int_order_reg[31]_0 [21]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [21]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[21]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[22]_i_1 
       (.I0(\int_order_reg[31]_0 [22]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [22]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[22]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[23]_i_1 
       (.I0(\int_order_reg[31]_0 [23]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [23]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[23]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[24]_i_1 
       (.I0(\int_order_reg[31]_0 [24]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [24]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[24]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[25]_i_1 
       (.I0(\int_order_reg[31]_0 [25]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [25]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[25]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[26]_i_1 
       (.I0(\int_order_reg[31]_0 [26]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [26]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[26]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[27]_i_1 
       (.I0(\int_order_reg[31]_0 [27]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [27]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[27]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[28]_i_1 
       (.I0(\int_order_reg[31]_0 [28]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [28]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[28]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[29]_i_1 
       (.I0(\int_order_reg[31]_0 [29]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [29]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[29]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
    \rdata[2]_i_1 
       (.I0(\int_order_reg[31]_0 [2]),
        .I1(\rdata[2]_i_2_n_0 ),
        .I2(\rdata[7]_i_3_n_0 ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(data0[2]),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_2 
       (.I0(\int_cols_reg[31]_0 [2]),
        .I1(\rdata[31]_i_5_n_0 ),
        .I2(Q[2]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[30]_i_1 
       (.I0(\int_order_reg[31]_0 [30]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [30]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[30]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rdata[31]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[31]_i_3 
       (.I0(\int_order_reg[31]_0 [31]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [31]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[31]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFFFE)) 
    \rdata[31]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEA)) 
    \rdata[31]_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
    \rdata[3]_i_1 
       (.I0(\int_order_reg[31]_0 [3]),
        .I1(\rdata[3]_i_2_n_0 ),
        .I2(\rdata[7]_i_3_n_0 ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(data0[3]),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(rdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_2 
       (.I0(\int_cols_reg[31]_0 [3]),
        .I1(\rdata[31]_i_5_n_0 ),
        .I2(Q[3]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_1 
       (.I0(\int_order_reg[31]_0 [4]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [4]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[4]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_1 
       (.I0(\int_order_reg[31]_0 [5]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [5]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[5]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_1 
       (.I0(\int_order_reg[31]_0 [6]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [6]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[6]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
    \rdata[7]_i_1 
       (.I0(\int_order_reg[31]_0 [7]),
        .I1(\rdata[7]_i_2_n_0 ),
        .I2(\rdata[7]_i_3_n_0 ),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(data0[7]),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(rdata[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_2 
       (.I0(\int_cols_reg[31]_0 [7]),
        .I1(\rdata[31]_i_5_n_0 ),
        .I2(Q[7]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[7]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[8]_i_1 
       (.I0(\int_order_reg[31]_0 [8]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [8]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[8]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[9]_i_1 
       (.I0(\int_order_reg[31]_0 [9]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\int_cols_reg[31]_0 [9]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(Q[9]),
        .O(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[0]_i_3_n_0 ),
        .O(rdata[0]),
        .S(\rdata[7]_i_3_n_0 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[1]_i_3_n_0 ),
        .O(rdata[1]),
        .S(\rdata[7]_i_3_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobelFilter_mac_mcud
   (P,
    tmp_52_reg_3730,
    ap_block_pp0_stage0_subdone2_in,
    ap_block_pp0_stage0_subdone,
    p,
    ap_clk,
    p_0,
    p_1,
    tmp_23_i_reg_364,
    Q,
    gray_img_data_stream_full_n,
    tmp_23_i_reg_364_pp0_iter3_reg,
    p_2,
    r_V_i_i_reg_388_reg_i_11,
    src_data_stream_1_V_empty_n,
    src_data_stream_0_V_empty_n,
    src_data_stream_2_V_empty_n,
    tmp_23_i_reg_364_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    tmp_49_fu_280_p3);
  output [8:0]P;
  output tmp_52_reg_3730;
  output ap_block_pp0_stage0_subdone2_in;
  output ap_block_pp0_stage0_subdone;
  output p;
  input ap_clk;
  input [7:0]p_0;
  input [28:0]p_1;
  input tmp_23_i_reg_364;
  input [0:0]Q;
  input gray_img_data_stream_full_n;
  input tmp_23_i_reg_364_pp0_iter3_reg;
  input p_2;
  input r_V_i_i_reg_388_reg_i_11;
  input src_data_stream_1_V_empty_n;
  input src_data_stream_0_V_empty_n;
  input src_data_stream_2_V_empty_n;
  input tmp_23_i_reg_364_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input tmp_49_fu_280_p3;

  wire [8:0]P;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire gray_img_data_stream_full_n;
  wire p;
  wire [7:0]p_0;
  wire [28:0]p_1;
  wire p_2;
  wire r_V_i_i_reg_388_reg_i_11;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_1_V_empty_n;
  wire src_data_stream_2_V_empty_n;
  wire tmp_23_i_reg_364;
  wire tmp_23_i_reg_364_pp0_iter2_reg;
  wire tmp_23_i_reg_364_pp0_iter3_reg;
  wire tmp_49_fu_280_p3;
  wire tmp_52_reg_3730;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobelFilter_mac_mcud_DSP48_1 sobelFilter_mac_mcud_DSP48_1_U
       (.P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .gray_img_data_stream_full_n(gray_img_data_stream_full_n),
        .internal_full_n_reg(ap_block_pp0_stage0_subdone),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .r_V_i_i_reg_388_reg_i_11_0(r_V_i_i_reg_388_reg_i_11),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .src_data_stream_1_V_empty_n(src_data_stream_1_V_empty_n),
        .src_data_stream_2_V_empty_n(src_data_stream_2_V_empty_n),
        .tmp_23_i_reg_364(tmp_23_i_reg_364),
        .tmp_23_i_reg_364_pp0_iter2_reg(tmp_23_i_reg_364_pp0_iter2_reg),
        .tmp_23_i_reg_364_pp0_iter3_reg(tmp_23_i_reg_364_pp0_iter3_reg),
        .tmp_49_fu_280_p3(tmp_49_fu_280_p3),
        .tmp_52_reg_3730(tmp_52_reg_3730));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobelFilter_mac_mcud_DSP48_1
   (P,
    tmp_52_reg_3730,
    ap_block_pp0_stage0_subdone2_in,
    internal_full_n_reg,
    p_0,
    ap_clk,
    p_1,
    p_2,
    tmp_23_i_reg_364,
    Q,
    gray_img_data_stream_full_n,
    tmp_23_i_reg_364_pp0_iter3_reg,
    p_3,
    r_V_i_i_reg_388_reg_i_11_0,
    src_data_stream_1_V_empty_n,
    src_data_stream_0_V_empty_n,
    src_data_stream_2_V_empty_n,
    tmp_23_i_reg_364_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    tmp_49_fu_280_p3);
  output [8:0]P;
  output tmp_52_reg_3730;
  output ap_block_pp0_stage0_subdone2_in;
  output internal_full_n_reg;
  output p_0;
  input ap_clk;
  input [7:0]p_1;
  input [28:0]p_2;
  input tmp_23_i_reg_364;
  input [0:0]Q;
  input gray_img_data_stream_full_n;
  input tmp_23_i_reg_364_pp0_iter3_reg;
  input p_3;
  input r_V_i_i_reg_388_reg_i_11_0;
  input src_data_stream_1_V_empty_n;
  input src_data_stream_0_V_empty_n;
  input src_data_stream_2_V_empty_n;
  input tmp_23_i_reg_364_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input tmp_49_fu_280_p3;

  wire [8:0]P;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire gray_img_data_stream_full_n;
  wire internal_full_n_reg;
  wire p_0;
  wire [7:0]p_1;
  wire [28:0]p_2;
  wire p_3;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire r_V_i_i_reg_388_reg_i_11_0;
  wire r_V_i_i_reg_388_reg_i_12_n_0;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_1_V_empty_n;
  wire src_data_stream_2_V_empty_n;
  wire tmp_23_i_reg_364;
  wire tmp_23_i_reg_364_pp0_iter2_reg;
  wire tmp_23_i_reg_364_pp0_iter3_reg;
  wire tmp_49_fu_280_p3;
  wire tmp_52_reg_3730;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_52_reg_3730),
        .CEB2(ap_block_pp0_stage0_subdone2_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],P,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_1
       (.I0(internal_full_n_reg),
        .O(ap_block_pp0_stage0_subdone2_in));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \r_V_1_reg_393[29]_i_1 
       (.I0(P[8]),
        .I1(tmp_23_i_reg_364_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(internal_full_n_reg),
        .I4(tmp_49_fu_280_p3),
        .O(p_0));
  LUT3 #(
    .INIT(8'h20)) 
    r_V_i_i_reg_388_reg_i_1
       (.I0(tmp_23_i_reg_364),
        .I1(internal_full_n_reg),
        .I2(Q),
        .O(tmp_52_reg_3730));
  LUT4 #(
    .INIT(16'hFF40)) 
    r_V_i_i_reg_388_reg_i_11
       (.I0(gray_img_data_stream_full_n),
        .I1(tmp_23_i_reg_364_pp0_iter3_reg),
        .I2(p_3),
        .I3(r_V_i_i_reg_388_reg_i_12_n_0),
        .O(internal_full_n_reg));
  LUT5 #(
    .INIT(32'h08888888)) 
    r_V_i_i_reg_388_reg_i_12
       (.I0(r_V_i_i_reg_388_reg_i_11_0),
        .I1(tmp_23_i_reg_364),
        .I2(src_data_stream_1_V_empty_n),
        .I3(src_data_stream_0_V_empty_n),
        .I4(src_data_stream_2_V_empty_n),
        .O(r_V_i_i_reg_388_reg_i_12_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobelFilter_mac_mdEe
   (p,
    tmp_52_reg_3730,
    ap_block_pp0_stage0_subdone2_in,
    ap_clk,
    p_0,
    PCOUT);
  output [28:0]p;
  input tmp_52_reg_3730;
  input ap_block_pp0_stage0_subdone2_in;
  input ap_clk;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [47:0]PCOUT;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire [28:0]p;
  wire [7:0]p_0;
  wire tmp_52_reg_3730;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobelFilter_mac_mdEe_DSP48_2 sobelFilter_mac_mdEe_DSP48_2_U
       (.PCOUT(PCOUT),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .tmp_52_reg_3730(tmp_52_reg_3730));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobelFilter_mac_mdEe_DSP48_2
   (p_0,
    tmp_52_reg_3730,
    ap_block_pp0_stage0_subdone2_in,
    ap_clk,
    p_1,
    PCOUT);
  output [28:0]p_0;
  input tmp_52_reg_3730;
  input ap_block_pp0_stage0_subdone2_in;
  input ap_clk;
  input [7:0]p_1;
  input [47:0]PCOUT;

  wire [47:0]PCOUT;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire [28:0]p_0;
  wire [7:0]p_1;
  wire tmp_52_reg_3730;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_52_reg_3730),
        .CEB2(ap_block_pp0_stage0_subdone2_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],p_0}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobelFilter_mac_mjbC
   (P,
    E,
    ap_NS_fsm1,
    B,
    S,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    ap_clk,
    D,
    PCOUT,
    Q,
    grp_Filter2D_fu_120_ap_start_reg,
    tmp_i_reg_156,
    p_6,
    p_7,
    DI,
    O,
    \p_Val2_10_1_1_reg_1606_reg[8] ,
    \tmp24_reg_1626_reg[7] );
  output [0:0]P;
  output [0:0]E;
  output ap_NS_fsm1;
  output [0:0]B;
  output [1:0]S;
  output [0:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [2:0]p_2;
  output [1:0]p_3;
  output [2:0]p_4;
  output [3:0]p_5;
  input ap_clk;
  input [7:0]D;
  input [47:0]PCOUT;
  input [0:0]Q;
  input grp_Filter2D_fu_120_ap_start_reg;
  input tmp_i_reg_156;
  input p_6;
  input p_7;
  input [1:0]DI;
  input [3:0]O;
  input [3:0]\p_Val2_10_1_1_reg_1606_reg[8] ;
  input [6:0]\tmp24_reg_1626_reg[7] ;

  wire [0:0]B;
  wire [7:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [1:0]S;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_Filter2D_fu_120_ap_start_reg;
  wire [0:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [2:0]p_2;
  wire [1:0]p_3;
  wire [2:0]p_4;
  wire [3:0]p_5;
  wire p_6;
  wire p_7;
  wire [3:0]\p_Val2_10_1_1_reg_1606_reg[8] ;
  wire [6:0]\tmp24_reg_1626_reg[7] ;
  wire tmp_i_reg_156;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobelFilter_mac_mjbC_DSP48_4 sobelFilter_mac_mjbC_DSP48_4_U
       (.B(B),
        .D(D),
        .DI(DI),
        .E(E),
        .O(O),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .S(S),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .grp_Filter2D_fu_120_ap_start_reg(grp_Filter2D_fu_120_ap_start_reg),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .\p_Val2_10_1_1_reg_1606_reg[8] (\p_Val2_10_1_1_reg_1606_reg[8] ),
        .\tmp24_reg_1626_reg[7] (\tmp24_reg_1626_reg[7] ),
        .tmp_i_reg_156(tmp_i_reg_156));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobelFilter_mac_mjbC_DSP48_4
   (P,
    E,
    ap_NS_fsm1,
    B,
    S,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    ap_clk,
    D,
    PCOUT,
    Q,
    grp_Filter2D_fu_120_ap_start_reg,
    tmp_i_reg_156,
    p_7,
    p_8,
    DI,
    O,
    \p_Val2_10_1_1_reg_1606_reg[8] ,
    \tmp24_reg_1626_reg[7] );
  output [0:0]P;
  output [0:0]E;
  output ap_NS_fsm1;
  output [0:0]B;
  output [1:0]S;
  output [0:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [2:0]p_3;
  output [1:0]p_4;
  output [2:0]p_5;
  output [3:0]p_6;
  input ap_clk;
  input [7:0]D;
  input [47:0]PCOUT;
  input [0:0]Q;
  input grp_Filter2D_fu_120_ap_start_reg;
  input tmp_i_reg_156;
  input p_7;
  input p_8;
  input [1:0]DI;
  input [3:0]O;
  input [3:0]\p_Val2_10_1_1_reg_1606_reg[8] ;
  input [6:0]\tmp24_reg_1626_reg[7] ;

  wire [0:0]B;
  wire [7:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [1:0]S;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_Filter2D_fu_120_ap_start_reg;
  wire [0:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire [2:0]p_3;
  wire [1:0]p_4;
  wire [2:0]p_5;
  wire [3:0]p_6;
  wire p_7;
  wire p_8;
  wire [3:0]\p_Val2_10_1_1_reg_1606_reg[8] ;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [6:0]\tmp24_reg_1626_reg[7] ;
  wire tmp_i_reg_156;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:11],p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_Val2_10_0_1_reg_1601_reg_i_2
       (.I0(tmp_i_reg_156),
        .O(B));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_1_1_fu_1103_p2_carry__0_i_1
       (.I0(\p_Val2_10_1_1_reg_1606_reg[8] [3]),
        .I1(p_n_97),
        .O(p_2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_1_1_fu_1103_p2_carry__0_i_2
       (.I0(\p_Val2_10_1_1_reg_1606_reg[8] [2]),
        .I1(p_n_98),
        .O(p_2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_1_1_fu_1103_p2_carry__0_i_3
       (.I0(\p_Val2_10_1_1_reg_1606_reg[8] [1]),
        .I1(p_n_99),
        .O(p_2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_1_1_fu_1103_p2_carry__0_i_4
       (.I0(\p_Val2_10_1_1_reg_1606_reg[8] [0]),
        .I1(p_n_100),
        .O(p_2[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_Val2_10_1_1_fu_1103_p2_carry__1_i_1
       (.I0(DI[1]),
        .I1(p_n_95),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_1_1_fu_1103_p2_carry__1_i_2
       (.I0(DI[0]),
        .I1(p_n_96),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_1_1_fu_1103_p2_carry_i_1
       (.I0(O[3]),
        .I1(p_n_101),
        .O(p_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_1_1_fu_1103_p2_carry_i_2
       (.I0(O[2]),
        .I1(p_n_102),
        .O(p_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_1_1_fu_1103_p2_carry_i_3
       (.I0(O[1]),
        .I1(p_n_103),
        .O(p_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    p_Val2_10_1_1_fu_1103_p2_carry_i_4
       (.I0(O[0]),
        .I1(p_n_104),
        .O(p_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_10_1_1_reg_1606[1]_i_1 
       (.I0(O[0]),
        .I1(p_n_104),
        .O(p_0));
  LUT2 #(
    .INIT(4'h1)) 
    p_i_1__1
       (.I0(p_7),
        .I1(p_8),
        .O(E));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp24_fu_1172_p2__0_carry__0_i_1
       (.I0(\p_Val2_10_1_1_reg_1606_reg[8] [0]),
        .I1(\tmp24_reg_1626_reg[7] [4]),
        .I2(p_n_100),
        .O(p_4[1]));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp24_fu_1172_p2__0_carry__0_i_2
       (.I0(O[3]),
        .I1(\tmp24_reg_1626_reg[7] [3]),
        .I2(p_n_101),
        .O(p_4[0]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    tmp24_fu_1172_p2__0_carry__0_i_3
       (.I0(p_n_99),
        .I1(\tmp24_reg_1626_reg[7] [5]),
        .I2(\p_Val2_10_1_1_reg_1606_reg[8] [1]),
        .I3(\tmp24_reg_1626_reg[7] [6]),
        .I4(\p_Val2_10_1_1_reg_1606_reg[8] [2]),
        .I5(p_n_98),
        .O(p_3[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp24_fu_1172_p2__0_carry__0_i_4
       (.I0(p_4[1]),
        .I1(\tmp24_reg_1626_reg[7] [5]),
        .I2(\p_Val2_10_1_1_reg_1606_reg[8] [1]),
        .I3(p_n_99),
        .O(p_3[1]));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp24_fu_1172_p2__0_carry__0_i_5
       (.I0(\p_Val2_10_1_1_reg_1606_reg[8] [0]),
        .I1(\tmp24_reg_1626_reg[7] [4]),
        .I2(p_n_100),
        .I3(p_4[0]),
        .O(p_3[0]));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp24_fu_1172_p2__0_carry_i_1
       (.I0(O[2]),
        .I1(\tmp24_reg_1626_reg[7] [2]),
        .I2(p_n_102),
        .O(p_5[2]));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp24_fu_1172_p2__0_carry_i_2
       (.I0(O[1]),
        .I1(\tmp24_reg_1626_reg[7] [1]),
        .I2(p_n_103),
        .O(p_5[1]));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp24_fu_1172_p2__0_carry_i_3
       (.I0(O[0]),
        .I1(\tmp24_reg_1626_reg[7] [0]),
        .I2(p_n_104),
        .O(p_5[0]));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp24_fu_1172_p2__0_carry_i_4
       (.I0(O[3]),
        .I1(\tmp24_reg_1626_reg[7] [3]),
        .I2(p_n_101),
        .I3(p_5[2]),
        .O(p_6[3]));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp24_fu_1172_p2__0_carry_i_5
       (.I0(O[2]),
        .I1(\tmp24_reg_1626_reg[7] [2]),
        .I2(p_n_102),
        .I3(p_5[1]),
        .O(p_6[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp24_fu_1172_p2__0_carry_i_6
       (.I0(O[1]),
        .I1(\tmp24_reg_1626_reg[7] [1]),
        .I2(p_n_103),
        .I3(p_5[0]),
        .O(p_6[1]));
  LUT3 #(
    .INIT(8'h96)) 
    tmp24_fu_1172_p2__0_carry_i_7
       (.I0(O[0]),
        .I1(\tmp24_reg_1626_reg[7] [0]),
        .I2(p_n_104),
        .O(p_6[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_1_reg_1401[31]_i_1 
       (.I0(Q),
        .I1(grp_Filter2D_fu_120_ap_start_reg),
        .O(ap_NS_fsm1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColokbM
   (start_for_CvtColor_1_U0_full_n,
    CvtColor_1_U0_ap_start,
    ap_clk,
    Block_Mat_exit49_pro_U0_start_write,
    CO,
    Q,
    ap_rst_n,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    mOutPtr110_out,
    SS);
  output start_for_CvtColor_1_U0_full_n;
  output CvtColor_1_U0_ap_start;
  input ap_clk;
  input Block_Mat_exit49_pro_U0_start_write;
  input [0:0]CO;
  input [0:0]Q;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input internal_empty_n_reg_0;
  input mOutPtr110_out;
  input [0:0]SS;

  wire Block_Mat_exit49_pro_U0_start_write;
  wire [0:0]CO;
  wire CvtColor_1_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__15_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__15_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__15_n_0 ;
  wire \mOutPtr[1]_i_1__16_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_2__3_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_CvtColor_1_U0_full_n;

  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__15
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(CvtColor_1_U0_ap_start),
        .I3(Q),
        .I4(CO),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_3
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_0),
        .Q(CvtColor_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__15
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(internal_full_n_reg_0),
        .I3(CvtColor_1_U0_ap_start),
        .I4(Block_Mat_exit49_pro_U0_start_write),
        .I5(start_for_CvtColor_1_U0_full_n),
        .O(internal_full_n_i_1__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__13
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_0),
        .Q(start_for_CvtColor_1_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__16 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h87888888)) 
    \mOutPtr[3]_i_1__3 
       (.I0(Block_Mat_exit49_pro_U0_start_write),
        .I1(start_for_CvtColor_1_U0_full_n),
        .I2(CO),
        .I3(Q),
        .I4(CvtColor_1_U0_ap_start),
        .O(\mOutPtr[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__3 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__15_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__16_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_2__3_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColomb6
   (start_for_CvtColor_U0_full_n,
    CvtColor_U0_ap_start,
    CvtColor_U0_p_src_rows_V_read,
    internal_empty_n_reg_0,
    ap_clk,
    Q,
    src_cols_V_c22_empty_n,
    src_rows_V_c21_empty_n,
    Mat2AXIvideo_U0_ap_start,
    int_ap_idle_i_3,
    start_once_reg,
    \mOutPtr_reg[2]_0 ,
    CO,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    SS);
  output start_for_CvtColor_U0_full_n;
  output CvtColor_U0_ap_start;
  output CvtColor_U0_p_src_rows_V_read;
  output internal_empty_n_reg_0;
  input ap_clk;
  input [1:0]Q;
  input src_cols_V_c22_empty_n;
  input src_rows_V_c21_empty_n;
  input Mat2AXIvideo_U0_ap_start;
  input [0:0]int_ap_idle_i_3;
  input start_once_reg;
  input \mOutPtr_reg[2]_0 ;
  input [0:0]CO;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]SS;

  wire [0:0]CO;
  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_p_src_rows_V_read;
  wire Mat2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]int_ap_idle_i_3;
  wire internal_empty_n_i_1__21_n_0;
  wire internal_empty_n_i_2__9_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__21_n_0;
  wire internal_full_n_i_2__21_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_3_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire src_cols_V_c22_empty_n;
  wire src_rows_V_c21_empty_n;
  wire start_for_CvtColor_U0_full_n;
  wire start_once_reg;

  LUT4 #(
    .INIT(16'h8000)) 
    \cols_reg_345[31]_i_1 
       (.I0(CvtColor_U0_ap_start),
        .I1(Q[0]),
        .I2(src_cols_V_c22_empty_n),
        .I3(src_rows_V_c21_empty_n),
        .O(CvtColor_U0_p_src_rows_V_read));
  LUT4 #(
    .INIT(16'hFBFF)) 
    int_ap_idle_i_4
       (.I0(CvtColor_U0_ap_start),
        .I1(Q[0]),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(int_ap_idle_i_3),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h8888888888888808)) 
    internal_empty_n_i_1__21
       (.I0(internal_empty_n_i_2__9_n_0),
        .I1(ap_rst_n),
        .I2(mOutPtr110_out),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__21_n_0));
  LUT4 #(
    .INIT(16'hFF40)) 
    internal_empty_n_i_2__9
       (.I0(start_once_reg),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(start_for_CvtColor_U0_full_n),
        .I3(CvtColor_U0_ap_start),
        .O(internal_empty_n_i_2__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_0),
        .Q(CvtColor_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__21
       (.I0(internal_full_n_i_2__21_n_0),
        .I1(internal_full_n__1),
        .I2(start_for_CvtColor_U0_full_n),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out),
        .O(internal_full_n_i_1__21_n_0));
  LUT6 #(
    .INIT(64'h00000000F7000000)) 
    internal_full_n_i_2__21
       (.I0(CvtColor_U0_ap_start),
        .I1(Q[1]),
        .I2(CO),
        .I3(start_for_CvtColor_U0_full_n),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(start_once_reg),
        .O(internal_full_n_i_2__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_3__6
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_0),
        .Q(start_for_CvtColor_U0_full_n),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr[2]_i_3_n_0 ),
        .I1(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDBDDDDDD24222222)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(CO),
        .I3(Q[1]),
        .I4(CvtColor_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3_n_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h40BF404040404040)) 
    \mOutPtr[2]_i_3 
       (.I0(start_once_reg),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(start_for_CvtColor_U0_full_n),
        .I3(CO),
        .I4(Q[1]),
        .I5(CvtColor_U0_ap_start),
        .O(\mOutPtr[2]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXIlbW
   (start_for_Mat2AXIvideo_U0_full_n,
    Mat2AXIvideo_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    dst_rows_V_c_empty_n,
    dst_cols_V_c_empty_n,
    Block_Mat_exit49_pro_U0_start_write,
    CO,
    i_V_reg_3230,
    ap_rst_n,
    Mat2AXIvideo_U0_ap_done,
    mOutPtr110_out,
    SS);
  output start_for_Mat2AXIvideo_U0_full_n;
  output Mat2AXIvideo_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input dst_rows_V_c_empty_n;
  input dst_cols_V_c_empty_n;
  input Block_Mat_exit49_pro_U0_start_write;
  input [0:0]CO;
  input i_V_reg_3230;
  input ap_rst_n;
  input Mat2AXIvideo_U0_ap_done;
  input mOutPtr110_out;
  input [0:0]SS;

  wire Block_Mat_exit49_pro_U0_start_write;
  wire [0:0]CO;
  wire Mat2AXIvideo_U0_ap_done;
  wire Mat2AXIvideo_U0_ap_start;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire dst_cols_V_c_empty_n;
  wire dst_rows_V_c_empty_n;
  wire i_V_reg_3230;
  wire internal_empty_n;
  wire internal_empty_n_i_1__16_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__16_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__16_n_0 ;
  wire \mOutPtr[1]_i_1__15_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_2__4_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_Mat2AXIvideo_U0_full_n;

  LUT3 #(
    .INIT(8'h7F)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(dst_rows_V_c_empty_n),
        .I2(dst_cols_V_c_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__16
       (.I0(ap_rst_n),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(Block_Mat_exit49_pro_U0_start_write),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(Mat2AXIvideo_U0_ap_done),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__8
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_0),
        .Q(Mat2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__16
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Mat2AXIvideo_U0_ap_done),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(Block_Mat_exit49_pro_U0_start_write),
        .I5(start_for_Mat2AXIvideo_U0_full_n),
        .O(internal_full_n_i_1__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__14
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_0),
        .Q(start_for_Mat2AXIvideo_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__16 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__15 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[3]_i_1__4 
       (.I0(Block_Mat_exit49_pro_U0_start_write),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(CO),
        .I3(i_V_reg_3230),
        .I4(Mat2AXIvideo_U0_ap_start),
        .O(\mOutPtr[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__4 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[0]_i_1__16_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[1]_i_1__15_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[3]_i_2__4_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Sobel_U0
   (start_for_Sobel_U0_full_n,
    Sobel_U0_ap_start,
    Sobel_U0_src_cols_V_read,
    internal_full_n_reg_0,
    ap_clk,
    gray_img_rows_V_c_empty_n,
    gray_img_cols_V_c_empty_n,
    Q,
    order_c_empty_n,
    internal_full_n_reg_1,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[2]_0 ,
    Sobel_U0_ap_ready,
    Block_Mat_exit49_pro_U0_start_write,
    SS);
  output start_for_Sobel_U0_full_n;
  output Sobel_U0_ap_start;
  output Sobel_U0_src_cols_V_read;
  output internal_full_n_reg_0;
  input ap_clk;
  input gray_img_rows_V_c_empty_n;
  input gray_img_cols_V_c_empty_n;
  input [0:0]Q;
  input order_c_empty_n;
  input internal_full_n_reg_1;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[2]_0 ;
  input Sobel_U0_ap_ready;
  input Block_Mat_exit49_pro_U0_start_write;
  input [0:0]SS;

  wire Block_Mat_exit49_pro_U0_start_write;
  wire [0:0]Q;
  wire [0:0]SS;
  wire Sobel_U0_ap_ready;
  wire Sobel_U0_ap_start;
  wire Sobel_U0_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire gray_img_cols_V_c_empty_n;
  wire gray_img_rows_V_c_empty_n;
  wire internal_empty_n_i_1__20_n_0;
  wire internal_full_n_i_1__20_n_0;
  wire internal_full_n_i_3__5_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire order_c_empty_n;
  wire start_for_Sobel_U0_full_n;

  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__20
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(Sobel_U0_ap_start),
        .I3(Sobel_U0_ap_ready),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__5_n_0),
        .O(internal_empty_n_i_1__20_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_0),
        .Q(Sobel_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__20
       (.I0(internal_full_n_reg_1),
        .I1(internal_full_n_i_3__5_n_0),
        .I2(mOutPtr[1]),
        .I3(start_for_Sobel_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__20_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__5
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h70)) 
    internal_full_n_i_6
       (.I0(start_for_Sobel_U0_full_n),
        .I1(Block_Mat_exit49_pro_U0_start_write),
        .I2(Sobel_U0_ap_start),
        .O(internal_full_n_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_0),
        .Q(start_for_Sobel_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(Sobel_U0_ap_start),
        .I1(Sobel_U0_ap_ready),
        .I2(start_for_Sobel_U0_full_n),
        .I3(Block_Mat_exit49_pro_U0_start_write),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(Block_Mat_exit49_pro_U0_start_write),
        .I2(start_for_Sobel_U0_full_n),
        .I3(Sobel_U0_ap_ready),
        .I4(Sobel_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(Sobel_U0_ap_ready),
        .I4(Sobel_U0_ap_start),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp_i_reg_156[0]_i_1 
       (.I0(Sobel_U0_ap_start),
        .I1(gray_img_rows_V_c_empty_n),
        .I2(gray_img_cols_V_c_empty_n),
        .I3(Q),
        .I4(order_c_empty_n),
        .O(Sobel_U0_src_cols_V_read));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
