0.6
2017.2
Jun 15 2017
18:52:51
D:/Code/Vivado/VerilogHDLExercise/fulladd4/fulladd4.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
D:/Code/Vivado/VerilogHDLExercise/fulladd4/fulladd4.srcs/sim_1/new/testbench.v,1548080191,verilog,,,,testbench,,,,,,,,
D:/Code/Vivado/VerilogHDLExercise/fulladd4/fulladd4.srcs/sources_1/new/fulladd.v,1548068533,verilog,,,,fulladd,,,,,,,,
D:/Code/Vivado/VerilogHDLExercise/fulladd4/fulladd4.srcs/sources_1/new/fulladd4.v,1548080071,verilog,,,,fulladd4,,,,,,,,
D:/Code/Vivado/VerilogHDLExercise/fulladd4/fulladd4.srcs/sources_1/new/logic1_fulladd4.v,1548080017,verilog,,,,logic1_fulladd4,,,,,,,,
D:/Code/Vivado/VerilogHDLExercise/fulladd4/fulladd4.srcs/sources_1/new/logic2_fulladd4.v,1548081872,verilog,,,,logic2_fulladd4,,,,,,,,
