

================================================================
== Vitis HLS Report for 'mSP_findLRBounds'
================================================================
* Date:           Sun Jul 26 20:07:06 2020

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.473 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mSP_findLRBounds_LRdiscovery  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 5 
5 --> 3 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 7 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idxprom1 = zext i3 %i_read"   --->   Operation 8 'zext' 'idxprom1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trapezoid_edges_V_addr = getelementptr i26 %trapezoid_edges_V, i64 0, i64 %idxprom1"   --->   Operation 9 'getelementptr' 'trapezoid_edges_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.69ns)   --->   "%rhs_9 = load i3 %trapezoid_edges_V_addr"   --->   Operation 10 'load' 'rhs_9' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 5> <ROM>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%row_list_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %row_list_size"   --->   Operation 11 'read' 'row_list_size_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.69ns)   --->   "%rhs_9 = load i3 %trapezoid_edges_V_addr"   --->   Operation 12 'load' 'rhs_9' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 5> <ROM>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%rhs = zext i26 %rhs_9"   --->   Operation 13 'zext' 'rhs' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.38ns)   --->   "%br_ln1619 = br void" [patchMaker.cpp:1619]   --->   Operation 14 'br' 'br_ln1619' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %.lr.ph, i32 %add_ln1619, void %.split" [patchMaker.cpp:1623]   --->   Operation 15 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.88ns)   --->   "%add_ln1619 = add i32 %j, i32 1" [patchMaker.cpp:1619]   --->   Operation 16 'add' 'add_ln1619' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.85ns)   --->   "%icmp_ln1619 = icmp_eq  i32 %j, i32 %row_list_size_read" [patchMaker.cpp:1619]   --->   Operation 17 'icmp' 'icmp_ln1619' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln1623_cast = zext i32 %j" [patchMaker.cpp:1623]   --->   Operation 18 'zext' 'trunc_ln1623_cast' <Predicate = (!icmp_ln1619)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%row_list_addr = getelementptr i32 %row_list, i64 0, i64 %trunc_ln1623_cast"   --->   Operation 19 'getelementptr' 'row_list_addr' <Predicate = (!icmp_ln1619)> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (1.19ns)   --->   "%lhs = load i8 %row_list_addr"   --->   Operation 20 'load' 'lhs' <Predicate = (!icmp_ln1619)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 1.19>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%left_bound_write_assign = phi i32 0, void %.lr.ph, i32 %select_ln1621, void %.split" [patchMaker.cpp:1621]   --->   Operation 21 'phi' 'left_bound_write_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%right_bound_write_assign = phi i32 0, void %.lr.ph, i32 %select_ln1627, void %.split" [patchMaker.cpp:1627]   --->   Operation 22 'phi' 'right_bound_write_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%rbVal = phi i64 9223372036854775807, void %.lr.ph, i64 %rbVal_2, void %.split"   --->   Operation 23 'phi' 'rbVal' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%lbVal = phi i64 9223372036854775807, void %.lr.ph, i64 %lbVal_2, void %.split"   --->   Operation 24 'phi' 'lbVal' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1619 = br i1 %icmp_ln1619, void %.split, void %._crit_edge.loopexit" [patchMaker.cpp:1619]   --->   Operation 26 'br' 'br_ln1619' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (1.19ns)   --->   "%lhs = load i8 %row_list_addr"   --->   Operation 27 'load' 'lhs' <Predicate = (!icmp_ln1619)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 3.47>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln1615 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [patchMaker.cpp:1615]   --->   Operation 28 'specloopname' 'specloopname_ln1615' <Predicate = (!icmp_ln1619)> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i32 %lhs"   --->   Operation 29 'sext' 'sext_ln215' <Predicate = (!icmp_ln1619)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.88ns)   --->   "%ret = add i33 %sext_ln215, i33 %rhs"   --->   Operation 30 'add' 'ret' <Predicate = (!icmp_ln1619)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.89ns)   --->   "%sub_ln180 = sub i33 0, i33 %ret" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 31 'sub' 'sub_ln180' <Predicate = (!icmp_ln1619)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret, i32 32" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 32 'bitselect' 'tmp' <Predicate = (!icmp_ln1619)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.22ns)   --->   "%lbVal_1 = select i1 %tmp, i33 %sub_ln180, i33 %ret" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 33 'select' 'lbVal_1' <Predicate = (!icmp_ln1619)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1615 = sext i33 %lbVal_1" [patchMaker.cpp:1615]   --->   Operation 34 'sext' 'sext_ln1615' <Predicate = (!icmp_ln1619)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (1.06ns)   --->   "%icmp_ln1621 = icmp_slt  i64 %sext_ln1615, i64 %lbVal" [patchMaker.cpp:1621]   --->   Operation 35 'icmp' 'icmp_ln1621' <Predicate = (!icmp_ln1619)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.22ns)   --->   "%select_ln1621 = select i1 %icmp_ln1621, i32 %j, i32 %left_bound_write_assign" [patchMaker.cpp:1621]   --->   Operation 36 'select' 'select_ln1621' <Predicate = (!icmp_ln1619)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.41ns)   --->   "%lbVal_2 = select i1 %icmp_ln1621, i64 %sext_ln1615, i64 %lbVal" [patchMaker.cpp:1621]   --->   Operation 37 'select' 'lbVal_2' <Predicate = (!icmp_ln1619)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.88ns)   --->   "%ret_25 = sub i33 %sext_ln215, i33 %rhs"   --->   Operation 38 'sub' 'ret_25' <Predicate = (!icmp_ln1619)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.89ns)   --->   "%sub_ln180_1 = sub i33 0, i33 %ret_25" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 39 'sub' 'sub_ln180_1' <Predicate = (!icmp_ln1619)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_25, i32 32" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 40 'bitselect' 'tmp_45' <Predicate = (!icmp_ln1619)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.22ns)   --->   "%rbVal_1 = select i1 %tmp_45, i33 %sub_ln180_1, i33 %ret_25" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 41 'select' 'rbVal_1' <Predicate = (!icmp_ln1619)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1627 = sext i33 %rbVal_1" [patchMaker.cpp:1627]   --->   Operation 42 'sext' 'sext_ln1627' <Predicate = (!icmp_ln1619)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.06ns)   --->   "%icmp_ln1627 = icmp_slt  i64 %sext_ln1627, i64 %rbVal" [patchMaker.cpp:1627]   --->   Operation 43 'icmp' 'icmp_ln1627' <Predicate = (!icmp_ln1619)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.22ns)   --->   "%select_ln1627 = select i1 %icmp_ln1627, i32 %j, i32 %right_bound_write_assign" [patchMaker.cpp:1627]   --->   Operation 44 'select' 'select_ln1627' <Predicate = (!icmp_ln1619)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.41ns)   --->   "%rbVal_2 = select i1 %icmp_ln1627, i64 %sext_ln1627, i64 %rbVal" [patchMaker.cpp:1627]   --->   Operation 45 'select' 'rbVal_2' <Predicate = (!icmp_ln1619)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln1619)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %left_bound_write_assign" [patchMaker.cpp:1633]   --->   Operation 47 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %right_bound_write_assign" [patchMaker.cpp:1633]   --->   Operation 48 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln1633 = ret i64 %mrv_1" [patchMaker.cpp:1633]   --->   Operation 49 'ret' 'ret_ln1633' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	wire read on port 'i' [7]  (0 ns)
	'getelementptr' operation ('trapezoid_edges_V_addr') [9]  (0 ns)
	'load' operation ('rhs') on array 'trapezoid_edges_V' [10]  (0.699 ns)

 <State 2>: 0.699ns
The critical path consists of the following:
	'load' operation ('rhs') on array 'trapezoid_edges_V' [10]  (0.699 ns)

 <State 3>: 1.2ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1623) with incoming values : ('add_ln1619', patchMaker.cpp:1619) [16]  (0 ns)
	'getelementptr' operation ('row_list_addr') [26]  (0 ns)
	'load' operation ('lhs') on array 'row_list' [27]  (1.2 ns)

 <State 4>: 1.2ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'row_list' [27]  (1.2 ns)

 <State 5>: 3.47ns
The critical path consists of the following:
	'add' operation ('ret') [29]  (0.88 ns)
	'sub' operation ('sub_ln180', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [30]  (0.89 ns)
	'select' operation ('lbVal', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [32]  (0.227 ns)
	'icmp' operation ('icmp_ln1621', patchMaker.cpp:1621) [34]  (1.06 ns)
	'select' operation ('lbVal', patchMaker.cpp:1621) [36]  (0.411 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
