nohup: ignoring input
=================================================================================
 adder 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2373.250038743019, gates: 768, depth: 193
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//adder.lib; read_verilog /tmp/GRZ5RRZIYF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//adder.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/GRZ5RRZIYF.v
Parsing Verilog input from `/tmp/GRZ5RRZIYF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 805ae4668e
CPU: user 0.07s system 0.01s, MEM: 22.01 MB total, 15.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 768, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('XNOR2X1', 252), ('INVX1', 128), ('AOI21X1', 96), ('OAI21X1', 95), ('NAND2X1', 63), ('NOR2X1', 34), ('NOR3X1', 32), ('OR2X2', 32), ('NAND3X1', 31), ('XOR2X1', 4), ('AND2X2', 1)]
creating networkx graph with  1025  nodes
created networkx graph with  1025  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.06803250312805176
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.1523265838623047
loadDataAndPreprocess done. time esclaped:  0.1523880958557129
originalArea= 2373.2501000000066
initial AstranArea= 2373.2501000000066
dealing with pattern# ADDER_G0_454_455 with 125 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G0_454_455 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2089.8154079914093, gates: 640, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G0_454_455.lib; read_verilog /tmp/FVJUBKGW2I.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G0_454_455.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FVJUBKGW2I.v
Parsing Verilog input from `/tmp/FVJUBKGW2I.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8a5a7715d0
CPU: user 0.06s system 0.00s, MEM: 21.26 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 7% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 640, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVX1', 128), ('ADDER_G0_454_455', 128), ('AOI21X1', 96), ('OAI21X1', 96), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  897  nodes
created networkx graph with  897  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.155418872833252
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.217756748199463
loadDataAndPreprocess done. time esclaped:  1.2178077697753906
current AstranArea= 2089.8153999999854
>>> choose the cluster ADDER_G0_454_455!

dealing with pattern# ADDER_G1_1_439 with 63 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G1_1_439 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2052.961011171341, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G1_1_439.lib; read_verilog /tmp/IV8W05O0XG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G1_1_439.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IV8W05O0XG.v
Parsing Verilog input from `/tmp/IV8W05O0XG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7b91643d64
CPU: user 0.06s system 0.01s, MEM: 21.00 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G0_454_455', 128), ('INVX1', 96), ('OAI21X1', 96), ('AOI21X1', 64), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('ADDER_G1_1_439', 32), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.9502084255218506
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.122908115386963
loadDataAndPreprocess done. time esclaped:  2.12296462059021
current AstranArea= 2052.960999999985
>>> choose the cluster ADDER_G1_1_439!

dealing with pattern# ADDER_G2_0_605 with 33 clusters ( size = 3 )
>>> : Synthesis pattern# ADDER_G2_0_605 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2003.8090031147003, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G2_0_605.lib; read_verilog /tmp/KQAOK57RDJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G2_0_605.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KQAOK57RDJ.v
Parsing Verilog input from `/tmp/KQAOK57RDJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f3578c4c80
CPU: user 0.06s system 0.00s, MEM: 21.00 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVX1', 96), ('OAI21X1', 96), ('ADDER_G2_0_605', 96), ('AOI21X1', 64), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('ADDER_G1_1_439', 32), ('ADDER_G0_454_455', 32), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.8051059246063232
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.8529393672943115
loadDataAndPreprocess done. time esclaped:  2.852994918823242
current AstranArea= 2003.8089999999897
>>> choose the cluster ADDER_G2_0_605!

dealing with pattern# ADDER_G3_1_604 with 63 clusters ( size = 4 )
dealing with pattern# ADDER_G3_0_411 with 32 clusters ( size = 3 )
>>> : Synthesis pattern# ADDER_G3_0_411 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2003.8090031147003, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G3_0_411.lib; read_verilog /tmp/YVBTDK0IW3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G3_0_411.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YVBTDK0IW3.v
Parsing Verilog input from `/tmp/YVBTDK0IW3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0cc221b4f9
CPU: user 0.05s system 0.01s, MEM: 21.00 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVX1', 96), ('OAI21X1', 96), ('ADDER_G2_0_605', 96), ('AOI21X1', 64), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('ADDER_G1_1_439', 32), ('ADDER_G0_454_455', 32), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.5241940021514893
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.664159059524536
loadDataAndPreprocess done. time esclaped:  3.6642110347747803
current AstranArea= 2003.8089999999897
>>> area increased after remapping!

dealing with pattern# ADDER_G3_72_74 with 32 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G3_72_74 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2473.454311966896, gates: 828, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G3_72_74.lib; read_verilog /tmp/T7UHSVVINJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G3_72_74.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/T7UHSVVINJ.v
Parsing Verilog input from `/tmp/T7UHSVVINJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5a7273f914
CPU: user 0.07s system 0.01s, MEM: 22.93 MB total, 16.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 828, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVX1', 190), ('ADDER_G2_0_605', 127), ('ADDER_G3_72_74', 126), ('ADDER_G1_1_439', 125), ('NAND2X1', 123), ('OAI21X1', 64), ('NAND3X1', 63), ('NOR2X1', 4), ('AOI21X1', 2), ('NOR3X1', 1), ('OR2X2', 1), ('ADDER_G0_454_455', 1), ('AND2X2', 1)]
creating networkx graph with  1085  nodes
created networkx graph with  1085  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.204319477081299
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.2493531703948975
loadDataAndPreprocess done. time esclaped:  4.249405145645142
current AstranArea= 2473.4542999999785
>>> area increased after remapping!

dealing with pattern# ADDER_G3_0_410 with 32 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G3_0_410 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2003.8090031147003, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G3_0_410.lib; read_verilog /tmp/4UUPJKH1CB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G3_0_410.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4UUPJKH1CB.v
Parsing Verilog input from `/tmp/4UUPJKH1CB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8d2fe696fc
CPU: user 0.06s system 0.00s, MEM: 21.00 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVX1', 96), ('OAI21X1', 96), ('ADDER_G2_0_605', 96), ('AOI21X1', 64), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('ADDER_G1_1_439', 32), ('ADDER_G0_454_455', 32), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.744127035140991
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.894345283508301
loadDataAndPreprocess done. time esclaped:  4.894421815872192
current AstranArea= 2003.8089999999897
>>> area increased after remapping!

dealing with pattern# ADDER_G3_69_70_420 with 31 clusters ( size = 4 )
>>> : Synthesis pattern# ADDER_G3_69_70_420 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1643.5192241668701, gates: 261, depth: 129
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G3_69_70_420.lib; read_verilog /tmp/J10Q08FDL5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/adder//ADDER_G3_69_70_420.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J10Q08FDL5.v
Parsing Verilog input from `/tmp/J10Q08FDL5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 547e699faa
CPU: user 0.03s system 0.01s, MEM: 18.27 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 261, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G2_0_605', 128), ('ADDER_G3_69_70_420', 127), ('INVX1', 4), ('AOI21X1', 2)]
creating networkx graph with  518  nodes
created networkx graph with  518  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.428250789642334
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.4296791553497314
loadDataAndPreprocess done. time esclaped:  5.429704427719116
current AstranArea= 1643.519199999994
>>> choose the cluster ADDER_G3_69_70_420!

dealing with pattern# ADDER_G4_1_134 with 2 clusters ( size = 4 )
saveArea= 729.7309000000125  /  30.748166828266875 %
=================================================================================
 arbiter 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18243.098580121994, gates: 6958, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//arbiter.lib; read_verilog /tmp/91A90Z3GV8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//arbiter.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/91A90Z3GV8.v
Parsing Verilog input from `/tmp/91A90Z3GV8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 970b6d2690
CPU: user 0.62s system 0.03s, MEM: 77.30 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6958, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2754), ('AOI21X1', 2688), ('INVX1', 651), ('NAND2X1', 257), ('PI', 256), ('NAND3X1', 218), ('NOR3X1', 197), ('NOR2X1', 190), ('AND2X2', 3)]
creating networkx graph with  7214  nodes
created networkx graph with  7214  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.9567718505859375
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.734278678894043
loadDataAndPreprocess done. time esclaped:  2.734363079071045
originalArea= 18243.09890000138
initial AstranArea= 18243.09890000138
dealing with pattern# ARBITER_G0_3_755_6683 with 2693 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G0_3_755_6683 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18747.09633421898, gates: 6872, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G0_3_755_6683.lib; read_verilog /tmp/M28P5KLOTE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G0_3_755_6683.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/M28P5KLOTE.v
Parsing Verilog input from `/tmp/M28P5KLOTE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 287950bbba
CPU: user 0.62s system 0.04s, MEM: 77.23 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6872, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2560), ('INVX1', 387), ('ARBITER_G0_3_755_6683', 383), ('NOR2X1', 269), ('PI', 256), ('NAND2X1', 173), ('NOR3X1', 148), ('NAND3X1', 136), ('OR2X2', 128)]
creating networkx graph with  7128  nodes
created networkx graph with  7128  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.619617462158203
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  10.275107383728027
loadDataAndPreprocess done. time esclaped:  10.275164127349854
current AstranArea= 18747.096600001336
>>> area increased after remapping!

dealing with pattern# ARBITER_G0_3_6683 with 2693 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G0_3_6683 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18242.88548028469, gates: 6958, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G0_3_6683.lib; read_verilog /tmp/PTUNJR9SA5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G0_3_6683.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PTUNJR9SA5.v
Parsing Verilog input from `/tmp/PTUNJR9SA5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d4fa750928
CPU: user 0.61s system 0.04s, MEM: 77.36 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6958, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 651), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 217), ('NOR3X1', 198), ('NOR2X1', 190), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7214  nodes
created networkx graph with  7214  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  12.430757999420166
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  14.044512510299683
loadDataAndPreprocess done. time esclaped:  14.044593811035156
current AstranArea= 18242.88580000138
>>> choose the cluster ARBITER_G0_3_6683!

dealing with pattern# ARBITER_G1_3_756_6683 with 2691 clusters ( size = 3 )
dealing with pattern# ARBITER_G1_3_6683 with 2691 clusters ( size = 2 )
dealing with pattern# ARBITER_G1_7_9 with 2691 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G1_7_9 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18242.88548028469, gates: 6958, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G1_7_9.lib; read_verilog /tmp/BK5E9PBKED.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G1_7_9.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BK5E9PBKED.v
Parsing Verilog input from `/tmp/BK5E9PBKED.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a1b035390e
CPU: user 0.63s system 0.02s, MEM: 77.36 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6958, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 651), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 217), ('NOR3X1', 198), ('NOR2X1', 190), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7214  nodes
created networkx graph with  7214  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  20.332114696502686
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  22.608816385269165
loadDataAndPreprocess done. time esclaped:  22.608870267868042
current AstranArea= 18242.88580000138
>>> area increased after remapping!

dealing with pattern# ARBITER_G1_0_769 with 398 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G1_0_769 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18240.15588080883, gates: 6954, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G1_0_769.lib; read_verilog /tmp/ANX6NMVAYH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G1_0_769.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ANX6NMVAYH.v
Parsing Verilog input from `/tmp/ANX6NMVAYH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4a4042110e
CPU: user 0.63s system 0.02s, MEM: 77.34 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6954, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 647), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 213), ('NOR3X1', 198), ('NOR2X1', 190), ('ARBITER_G1_0_769', 4), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7210  nodes
created networkx graph with  7210  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  25.214320421218872
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  26.508227825164795
loadDataAndPreprocess done. time esclaped:  26.508304357528687
current AstranArea= 18240.156200001387
>>> choose the cluster ARBITER_G1_0_769!

dealing with pattern# ARBITER_G2_3_756_6683 with 2691 clusters ( size = 3 )
dealing with pattern# ARBITER_G2_3_6683 with 2691 clusters ( size = 2 )
dealing with pattern# ARBITER_G2_7_9 with 2691 clusters ( size = 2 )
dealing with pattern# ARBITER_G2_0_769 with 393 clusters ( size = 2 )
dealing with pattern# ARBITER_G2_0_424 with 261 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G2_0_424 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# ARBITER_G2_0_769_770 with 255 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G2_0_769_770 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 17960.838709950447, gates: 6782, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G2_0_769_770.lib; read_verilog /tmp/63DVAFA9WY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G2_0_769_770.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/63DVAFA9WY.v
Parsing Verilog input from `/tmp/63DVAFA9WY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3a34b45172
CPU: user 0.61s system 0.03s, MEM: 76.30 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6782, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2687), ('INVX1', 476), ('NAND2X1', 389), ('NAND3X1', 268), ('PI', 256), ('ARBITER_G2_0_769_770', 203), ('NOR2X1', 60), ('NOR3X1', 5), ('ARBITER_G1_0_769', 4), ('ARBITER_G0_3_6683', 1), ('AND2X2', 1)]
creating networkx graph with  7038  nodes
created networkx graph with  7038  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  33.323843002319336
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  34.704166650772095
loadDataAndPreprocess done. time esclaped:  34.704246282577515
current AstranArea= 17960.839000001346
>>> choose the cluster ARBITER_G2_0_769_770!

dealing with pattern# ARBITER_G3_2_6522 with 1406 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_10_395 with 1345 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G3_10_395 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18318.962626457214, gates: 6823, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G3_10_395.lib; read_verilog /tmp/AL1F2A87LA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G3_10_395.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AL1F2A87LA.v
Parsing Verilog input from `/tmp/AL1F2A87LA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 629b2eaa6c
CPU: user 0.62s system 0.03s, MEM: 76.74 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6823, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2725), ('AOI21X1', 2621), ('INVX1', 450), ('NAND2X1', 326), ('ARBITER_G3_10_395', 261), ('PI', 256), ('ARBITER_G2_0_769_770', 138), ('NAND3X1', 74), ('NOR3X1', 70), ('AND2X2', 68), ('NOR2X1', 61), ('ARBITER_G0_3_6683', 24), ('ARBITER_G1_0_769', 5)]
creating networkx graph with  7079  nodes
created networkx graph with  7079  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  39.22937798500061
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  40.025150299072266
loadDataAndPreprocess done. time esclaped:  40.02521109580994
current AstranArea= 18318.96290000139
>>> area increased after remapping!

dealing with pattern# ARBITER_G3_0_4 with 509 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_0_4_1021 with 337 clusters ( size = 3 )
dealing with pattern# ARBITER_G3_0_948 with 326 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G3_0_948 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 17974.868333101273, gates: 6715, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G3_0_948.lib; read_verilog /tmp/P3U4QEDJ37.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G3_0_948.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/P3U4QEDJ37.v
Parsing Verilog input from `/tmp/P3U4QEDJ37.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5c41a162b8
CPU: user 0.60s system 0.03s, MEM: 75.79 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6715, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2663), ('INVX1', 406), ('NAND2X1', 258), ('PI', 256), ('ARBITER_G2_0_769_770', 254), ('NAND3X1', 131), ('ARBITER_G3_0_948', 130), ('NOR2X1', 67), ('AND2X2', 61), ('ARBITER_G0_3_6683', 25), ('NOR3X1', 21), ('ARBITER_G1_0_769', 7), ('OR2X2', 4)]
creating networkx graph with  6971  nodes
created networkx graph with  6971  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  42.442569732666016
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  42.71655821800232
loadDataAndPreprocess done. time esclaped:  42.71661019325256
current AstranArea= 17974.86860000137
>>> area increased after remapping!

dealing with pattern# ARBITER_G3_0_1_4 with 255 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G3_0_1_4 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 17960.711010217667, gates: 6781, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G3_0_1_4.lib; read_verilog /tmp/HRS0DZ8J4V.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G3_0_1_4.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HRS0DZ8J4V.v
Parsing Verilog input from `/tmp/HRS0DZ8J4V.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b5a8e7e4df
CPU: user 0.61s system 0.03s, MEM: 76.30 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6781, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2687), ('INVX1', 475), ('NAND2X1', 389), ('NAND3X1', 268), ('PI', 256), ('ARBITER_G2_0_769_770', 203), ('NOR2X1', 60), ('NOR3X1', 4), ('ARBITER_G1_0_769', 4), ('ARBITER_G0_3_6683', 1), ('AND2X2', 1), ('ARBITER_G3_0_1_4', 1)]
creating networkx graph with  7037  nodes
created networkx graph with  7037  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  45.66592359542847
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  46.34875726699829
loadDataAndPreprocess done. time esclaped:  46.34881353378296
current AstranArea= 17960.71130000135
>>> choose the cluster ARBITER_G3_0_1_4!

dealing with pattern# ARBITER_G4_2_6522 with 1406 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_10_395 with 1345 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_0_4 with 509 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_0_4_1021 with 337 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_0_948 with 326 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_0_1_4 with 255 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_2_392_6522 with 186 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_7_6432 with 186 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_0_1_4_1021 with 169 clusters ( size = 4 )
dealing with pattern# ARBITER_G4_4_1021 with 169 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G4_4_1021 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 17799.444200515747, gates: 6755, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G4_4_1021.lib; read_verilog /tmp/WSEU2PXQGS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/arbiter//ARBITER_G4_4_1021.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WSEU2PXQGS.v
Parsing Verilog input from `/tmp/WSEU2PXQGS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0e93676b7d
CPU: user 0.63s system 0.02s, MEM: 75.97 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6755, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2687), ('OAI21X1', 2665), ('NAND2X1', 449), ('INVX1', 447), ('PI', 256), ('ARBITER_G4_4_1021', 232), ('NAND3X1', 189), ('NOR2X1', 61), ('ARBITER_G0_3_6683', 24), ('OR2X2', 1)]
creating networkx graph with  7011  nodes
created networkx graph with  7011  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  51.22392511367798
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  52.158485889434814
loadDataAndPreprocess done. time esclaped:  52.158543825149536
current AstranArea= 17799.444500001402
>>> choose the cluster ARBITER_G4_4_1021!

saveArea= 443.6543999999776  /  2.4319026193512774 %
=================================================================================
 bar 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5426.515814304352, gates: 2283, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//bar.lib; read_verilog /tmp/253DKJKNP9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//bar.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/253DKJKNP9.v
Parsing Verilog input from `/tmp/253DKJKNP9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cf245ce716
CPU: user 0.18s system 0.02s, MEM: 35.27 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2283, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 612), ('OAI21X1', 536), ('AOI21X1', 392), ('NAND3X1', 307), ('INVX1', 164), ('NOR3X1', 155), ('PI', 135), ('NOR2X1', 112), ('AND2X2', 5)]
creating networkx graph with  2418  nodes
created networkx graph with  2418  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.19608211517333984
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.9448575973510742
loadDataAndPreprocess done. time esclaped:  0.9449458122253418
originalArea= 5426.515900000057
initial AstranArea= 5426.515900000057
dealing with pattern# BAR_G0_3_339 with 326 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_3_339 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5451.975540876389, gates: 2154, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_3_339.lib; read_verilog /tmp/8CO95VRLCH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_3_339.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8CO95VRLCH.v
Parsing Verilog input from `/tmp/8CO95VRLCH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 10b001d90d
CPU: user 0.17s system 0.02s, MEM: 34.48 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2154, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 520), ('AOI21X1', 364), ('BAR_G0_3_339', 343), ('OAI21X1', 286), ('NAND3X1', 225), ('NOR3X1', 154), ('PI', 135), ('NOR2X1', 109), ('AND2X2', 64), ('OR2X2', 49), ('INVX1', 40)]
creating networkx graph with  2289  nodes
created networkx graph with  2289  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.572460651397705
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.8215270042419434
loadDataAndPreprocess done. time esclaped:  2.8215866088867188
current AstranArea= 5451.975600000048
>>> area increased after remapping!

dealing with pattern# BAR_G0_9_337 with 203 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_9_337 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5493.276222586632, gates: 2264, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_9_337.lib; read_verilog /tmp/A27L4W6YZV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_9_337.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/A27L4W6YZV.v
Parsing Verilog input from `/tmp/A27L4W6YZV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a2f9b17865
CPU: user 0.19s system 0.01s, MEM: 35.25 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2264, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 570), ('OAI21X1', 405), ('NAND3X1', 392), ('AOI21X1', 370), ('BAR_G0_9_337', 158), ('PI', 135), ('INVX1', 123), ('NOR3X1', 108), ('NOR2X1', 64), ('OR2X2', 53), ('AND2X2', 21)]
creating networkx graph with  2399  nodes
created networkx graph with  2399  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.339956998825073
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.683832168579102
loadDataAndPreprocess done. time esclaped:  4.683897495269775
current AstranArea= 5493.276300000065
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1735 with 184 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_1735 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5449.214615106583, gates: 2289, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_0_1735.lib; read_verilog /tmp/U63JIYDNKK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_0_1735.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/U63JIYDNKK.v
Parsing Verilog input from `/tmp/U63JIYDNKK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bd251f994d
CPU: user 0.18s system 0.02s, MEM: 35.44 MB total, 29.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2289, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 614), ('OAI21X1', 536), ('AOI21X1', 395), ('NAND3X1', 295), ('INVX1', 164), ('NOR3X1', 158), ('PI', 135), ('NOR2X1', 112), ('BAR_G0_0_1735', 8), ('AND2X2', 7)]
creating networkx graph with  2424  nodes
created networkx graph with  2424  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.745943069458008
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.145746946334839
loadDataAndPreprocess done. time esclaped:  6.145801067352295
current AstranArea= 5449.214700000057
>>> area increased after remapping!

dealing with pattern# BAR_G0_3_4_339 with 128 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G0_3_4_339 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 6012.274919629097, gates: 2472, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_3_4_339.lib; read_verilog /tmp/9UW4BRMFXC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_3_4_339.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9UW4BRMFXC.v
Parsing Verilog input from `/tmp/9UW4BRMFXC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4f3df9879d
CPU: user 0.20s system 0.01s, MEM: 36.96 MB total, 30.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2472, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 576), ('AOI21X1', 451), ('NAND3X1', 422), ('OAI21X1', 399), ('INVX1', 185), ('PI', 135), ('NOR3X1', 120), ('BAR_G0_3_4_339', 118), ('NOR2X1', 85), ('OR2X2', 63), ('AND2X2', 53)]
creating networkx graph with  2607  nodes
created networkx graph with  2607  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.286058664321899
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.874886512756348
loadDataAndPreprocess done. time esclaped:  7.874943256378174
current AstranArea= 6012.275000000042
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1742 with 120 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_1742 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5633.453227162361, gates: 2249, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_0_1742.lib; read_verilog /tmp/ECXY90OZ2W.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_0_1742.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ECXY90OZ2W.v
Parsing Verilog input from `/tmp/ECXY90OZ2W.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a1086f6afc
CPU: user 0.18s system 0.01s, MEM: 35.13 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2249, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 616), ('OAI21X1', 407), ('NAND2X1', 376), ('NOR3X1', 307), ('PI', 135), ('NOR2X1', 133), ('BAR_G0_0_1742', 129), ('INVX1', 109), ('AND2X2', 91), ('NAND3X1', 67), ('OR2X2', 14)]
creating networkx graph with  2384  nodes
created networkx graph with  2384  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.732751369476318
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.978516578674316
loadDataAndPreprocess done. time esclaped:  8.97856593132019
current AstranArea= 5633.453300000055
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1758 with 115 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_1758 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5866.5564057827, gates: 2449, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_0_1758.lib; read_verilog /tmp/HAHX51QS95.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_0_1758.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HAHX51QS95.v
Parsing Verilog input from `/tmp/HAHX51QS95.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 41ac2ff7e9
CPU: user 0.19s system 0.02s, MEM: 36.66 MB total, 30.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2449, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 590), ('OAI21X1', 482), ('AOI21X1', 419), ('NAND3X1', 401), ('INVX1', 180), ('NOR3X1', 143), ('PI', 135), ('NOR2X1', 92), ('AND2X2', 55), ('OR2X2', 51), ('BAR_G0_0_1758', 36)]
creating networkx graph with  2584  nodes
created networkx graph with  2584  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  10.158780813217163
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  10.734807252883911
loadDataAndPreprocess done. time esclaped:  10.734863042831421
current AstranArea= 5866.556500000075
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_166 with 104 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_166 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 6050.115006804466, gates: 2515, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_0_166.lib; read_verilog /tmp/OVYQJSYG8B.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_0_166.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OVYQJSYG8B.v
Parsing Verilog input from `/tmp/OVYQJSYG8B.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b2b3baa995
CPU: user 0.21s system 0.01s, MEM: 37.23 MB total, 30.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2515, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 597), ('NAND2X1', 568), ('NAND3X1', 490), ('AOI21X1', 251), ('INVX1', 195), ('PI', 135), ('BAR_G0_0_166', 126), ('AND2X2', 100), ('OR2X2', 77), ('NOR2X1', 56), ('NOR3X1', 55)]
creating networkx graph with  2650  nodes
created networkx graph with  2650  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.675108671188354
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  12.311768293380737
loadDataAndPreprocess done. time esclaped:  12.311821460723877
current AstranArea= 6050.115100000059
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1099 with 97 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_1099 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# BAR_G0_0_1742_1743 with 93 clusters ( size = 3 )
dealing with pattern# BAR_G0_0_167 with 74 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_167 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5466.648221373558, gates: 2259, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_0_167.lib; read_verilog /tmp/FI4V1L8BY0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_0_167.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FI4V1L8BY0.v
Parsing Verilog input from `/tmp/FI4V1L8BY0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4c84558c2d
CPU: user 0.18s system 0.01s, MEM: 35.17 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2259, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 554), ('OAI21X1', 539), ('NAND3X1', 361), ('AOI21X1', 273), ('INVX1', 147), ('PI', 135), ('BAR_G0_0_167', 131), ('NOR3X1', 119), ('NOR2X1', 67), ('AND2X2', 48), ('OR2X2', 20)]
creating networkx graph with  2394  nodes
created networkx graph with  2394  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  13.599196434020996
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  14.196533441543579
loadDataAndPreprocess done. time esclaped:  14.196589231491089
current AstranArea= 5466.648300000062
>>> area increased after remapping!

dealing with pattern# BAR_G0_12_13_14 with 69 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G0_12_13_14 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4845.120800852776, gates: 1526, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_12_13_14.lib; read_verilog /tmp/JBY2KD08XO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G0_12_13_14.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JBY2KD08XO.v
Parsing Verilog input from `/tmp/JBY2KD08XO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 847d4062c6
CPU: user 0.13s system 0.01s, MEM: 29.31 MB total, 23.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1526, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 672), ('NAND2X1', 253), ('AOI21X1', 223), ('PI', 135), ('NOR3X1', 100), ('OAI21X1', 96), ('NAND3X1', 68), ('OR2X2', 52), ('NOR2X1', 31), ('INVX1', 20), ('AND2X2', 11)]
creating networkx graph with  1661  nodes
created networkx graph with  1661  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  15.027436017990112
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  15.117241859436035
loadDataAndPreprocess done. time esclaped:  15.117295265197754
current AstranArea= 4845.120699999907
>>> choose the cluster BAR_G0_12_13_14!

dealing with pattern# BAR_G1_35_139 with 134 clusters ( size = 2 )
dealing with pattern# BAR_G1_134_734 with 65 clusters ( size = 4 )
dealing with pattern# BAR_G1_143_193 with 49 clusters ( size = 2 )
dealing with pattern# BAR_G1_35_371 with 48 clusters ( size = 2 )
dealing with pattern# BAR_G1_41_273 with 37 clusters ( size = 2 )
dealing with pattern# BAR_G1_134_1155 with 34 clusters ( size = 2 )
dealing with pattern# BAR_G1_36_37 with 28 clusters ( size = 2 )
dealing with pattern# BAR_G1_36_41_273 with 20 clusters ( size = 3 )
dealing with pattern# BAR_G1_35_37 with 16 clusters ( size = 2 )
dealing with pattern# BAR_G1_35_36_371 with 14 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G1_35_36_371 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5060.711507797241, gates: 1620, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G1_35_36_371.lib; read_verilog /tmp/7YDH69TMI8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G1_35_36_371.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7YDH69TMI8.v
Parsing Verilog input from `/tmp/7YDH69TMI8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5daade6860
CPU: user 0.13s system 0.02s, MEM: 29.85 MB total, 23.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1620, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 692), ('NAND2X1', 274), ('AOI21X1', 157), ('OAI21X1', 136), ('PI', 135), ('NAND3X1', 83), ('INVX1', 72), ('NOR3X1', 71), ('AND2X2', 53), ('OR2X2', 34), ('NOR2X1', 29), ('BAR_G1_35_36_371', 19)]
creating networkx graph with  1755  nodes
created networkx graph with  1755  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  16.39385747909546
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  16.51614499092102
loadDataAndPreprocess done. time esclaped:  16.516199350357056
current AstranArea= 5060.711399999889
>>> area increased after remapping!

dealing with pattern# BAR_G1_40_42 with 13 clusters ( size = 2 )
dealing with pattern# BAR_G1_35_36_37 with 10 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G1_35_36_37 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4967.068749427795, gates: 1476, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G1_35_36_37.lib; read_verilog /tmp/9G7Y5XNB3C.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G1_35_36_37.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9G7Y5XNB3C.v
Parsing Verilog input from `/tmp/9G7Y5XNB3C.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1435917810
CPU: user 0.13s system 0.01s, MEM: 28.89 MB total, 22.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1476, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 729), ('NAND2X1', 173), ('BAR_G1_35_36_37', 142), ('PI', 135), ('AOI21X1', 118), ('OAI21X1', 113), ('INVX1', 77), ('NAND3X1', 62), ('OR2X2', 40), ('NOR2X1', 9), ('AND2X2', 9), ('NOR3X1', 4)]
creating networkx graph with  1611  nodes
created networkx graph with  1611  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  17.447275400161743
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  17.537450075149536
loadDataAndPreprocess done. time esclaped:  17.537505388259888
current AstranArea= 4967.068599999919
>>> area increased after remapping!

dealing with pattern# BAR_G1_163_435_443_444 with 9 clusters ( size = 4 )
dealing with pattern# BAR_G1_36_531_532 with 7 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G1_36_531_532 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4920.27351474762, gates: 1534, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G1_36_531_532.lib; read_verilog /tmp/NOR58J3HFS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/bar//BAR_G1_36_531_532.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NOR58J3HFS.v
Parsing Verilog input from `/tmp/NOR58J3HFS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 934a22ed01
CPU: user 0.12s system 0.01s, MEM: 29.49 MB total, 23.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1534, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 683), ('NAND2X1', 261), ('AOI21X1', 153), ('PI', 135), ('NAND3X1', 98), ('OAI21X1', 87), ('BAR_G1_36_531_532', 74), ('NOR3X1', 66), ('OR2X2', 36), ('AND2X2', 34), ('INVX1', 21), ('NOR2X1', 21)]
creating networkx graph with  1669  nodes
created networkx graph with  1669  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  18.495723962783813
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  18.594036102294922
loadDataAndPreprocess done. time esclaped:  18.594088315963745
current AstranArea= 4920.273399999898
>>> area increased after remapping!

dealing with pattern# BAR_G1_36_41_539 with 6 clusters ( size = 3 )
dealing with pattern# BAR_G2_35_139 with 134 clusters ( size = 2 )
dealing with pattern# BAR_G2_134_734 with 65 clusters ( size = 4 )
dealing with pattern# BAR_G2_143_193 with 49 clusters ( size = 2 )
dealing with pattern# BAR_G2_35_371 with 48 clusters ( size = 2 )
dealing with pattern# BAR_G2_41_273 with 37 clusters ( size = 2 )
dealing with pattern# BAR_G2_134_1155 with 34 clusters ( size = 2 )
dealing with pattern# BAR_G2_36_37 with 28 clusters ( size = 2 )
dealing with pattern# BAR_G2_36_41_273 with 20 clusters ( size = 3 )
dealing with pattern# BAR_G2_35_37 with 16 clusters ( size = 2 )
dealing with pattern# BAR_G2_35_36_371 with 14 clusters ( size = 3 )
dealing with pattern# BAR_G2_40_42 with 13 clusters ( size = 2 )
dealing with pattern# BAR_G2_35_36_37 with 10 clusters ( size = 3 )
dealing with pattern# BAR_G2_163_435_443_444 with 9 clusters ( size = 4 )
dealing with pattern# BAR_G2_36_531_532 with 7 clusters ( size = 3 )
dealing with pattern# BAR_G2_36_41_539 with 6 clusters ( size = 3 )
dealing with pattern# BAR_G3_35_139 with 134 clusters ( size = 2 )
dealing with pattern# BAR_G3_134_734 with 65 clusters ( size = 4 )
dealing with pattern# BAR_G3_143_193 with 49 clusters ( size = 2 )
dealing with pattern# BAR_G3_35_371 with 48 clusters ( size = 2 )
dealing with pattern# BAR_G3_41_273 with 37 clusters ( size = 2 )
dealing with pattern# BAR_G3_134_1155 with 34 clusters ( size = 2 )
dealing with pattern# BAR_G3_36_37 with 28 clusters ( size = 2 )
dealing with pattern# BAR_G3_36_41_273 with 20 clusters ( size = 3 )
dealing with pattern# BAR_G3_35_37 with 16 clusters ( size = 2 )
dealing with pattern# BAR_G3_35_36_371 with 14 clusters ( size = 3 )
dealing with pattern# BAR_G3_40_42 with 13 clusters ( size = 2 )
dealing with pattern# BAR_G3_35_36_37 with 10 clusters ( size = 3 )
dealing with pattern# BAR_G3_163_435_443_444 with 9 clusters ( size = 4 )
dealing with pattern# BAR_G3_36_531_532 with 7 clusters ( size = 3 )
dealing with pattern# BAR_G3_36_41_539 with 6 clusters ( size = 3 )
dealing with pattern# BAR_G4_35_139 with 134 clusters ( size = 2 )
dealing with pattern# BAR_G4_134_734 with 65 clusters ( size = 4 )
dealing with pattern# BAR_G4_143_193 with 49 clusters ( size = 2 )
dealing with pattern# BAR_G4_35_371 with 48 clusters ( size = 2 )
dealing with pattern# BAR_G4_41_273 with 37 clusters ( size = 2 )
dealing with pattern# BAR_G4_134_1155 with 34 clusters ( size = 2 )
dealing with pattern# BAR_G4_36_37 with 28 clusters ( size = 2 )
dealing with pattern# BAR_G4_36_41_273 with 20 clusters ( size = 3 )
dealing with pattern# BAR_G4_35_37 with 16 clusters ( size = 2 )
dealing with pattern# BAR_G4_35_36_371 with 14 clusters ( size = 3 )
dealing with pattern# BAR_G4_40_42 with 13 clusters ( size = 2 )
dealing with pattern# BAR_G4_35_36_37 with 10 clusters ( size = 3 )
dealing with pattern# BAR_G4_163_435_443_444 with 9 clusters ( size = 4 )
dealing with pattern# BAR_G4_36_531_532 with 7 clusters ( size = 3 )
dealing with pattern# BAR_G4_36_41_539 with 6 clusters ( size = 3 )
saveArea= 581.39520000015  /  10.713968423093425 %
=================================================================================
 cavlc 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 57
[i] area: 1232.3817783594131, gates: 532, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//cavlc.lib; read_verilog /tmp/VO0DHDCBQV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//cavlc.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VO0DHDCBQV.v
Parsing Verilog input from `/tmp/VO0DHDCBQV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4445039a6c
CPU: user 0.06s system 0.00s, MEM: 20.14 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 532, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 139), ('NAND3X1', 128), ('OAI21X1', 96), ('AOI21X1', 73), ('INVX1', 52), ('NOR3X1', 17), ('NOR2X1', 16), ('PI', 10), ('AND2X2', 4), ('OR2X2', 4), ('XNOR2X1', 2), ('XOR2X1', 1)]
creating networkx graph with  542  nodes
created networkx graph with  542  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.06412506103515625
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.19426822662353516
loadDataAndPreprocess done. time esclaped:  0.1943206787109375
originalArea= 1232.3818000000028
initial AstranArea= 1232.3818000000028
dealing with pattern# CAVLC_G0_0_24 with 132 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G0_0_24 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 57
[i] area: 1227.2218798398972, gates: 523, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//CAVLC_G0_0_24.lib; read_verilog /tmp/1NAI7PCQ4P.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//CAVLC_G0_0_24.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1NAI7PCQ4P.v
Parsing Verilog input from `/tmp/1NAI7PCQ4P.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 24f32d5c9b
CPU: user 0.05s system 0.01s, MEM: 20.11 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 523, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 140), ('NAND3X1', 116), ('OAI21X1', 95), ('AOI21X1', 74), ('INVX1', 43), ('NOR3X1', 17), ('NOR2X1', 16), ('CAVLC_G0_0_24', 11), ('PI', 10), ('AND2X2', 5), ('OR2X2', 3), ('XNOR2X1', 2), ('XOR2X1', 1)]
creating networkx graph with  533  nodes
created networkx graph with  533  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  58.84760117530823
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  58.96738052368164
loadDataAndPreprocess done. time esclaped:  58.96743059158325
current AstranArea= 1227.2219000000025
>>> choose the cluster CAVLC_G0_0_24!

dealing with pattern# CAVLC_G1_0_24 with 105 clusters ( size = 2 )
dealing with pattern# CAVLC_G1_0_63 with 98 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G1_0_63 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 57
[i] area: 1224.9216836690903, gates: 519, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//CAVLC_G1_0_63.lib; read_verilog /tmp/T1ZE9A7WIL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//CAVLC_G1_0_63.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/T1ZE9A7WIL.v
Parsing Verilog input from `/tmp/T1ZE9A7WIL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6df50df60a
CPU: user 0.04s system 0.01s, MEM: 20.10 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 10% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 519, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 133), ('AOI21X1', 87), ('NAND3X1', 86), ('OAI21X1', 80), ('INVX1', 40), ('NOR3X1', 34), ('CAVLC_G1_0_63', 22), ('NOR2X1', 19), ('CAVLC_G0_0_24', 13), ('PI', 10), ('XNOR2X1', 3), ('XOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  529  nodes
created networkx graph with  529  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  117.10936236381531
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  117.38402485847473
loadDataAndPreprocess done. time esclaped:  117.38407850265503
current AstranArea= 1224.9217000000015
>>> choose the cluster CAVLC_G1_0_63!

dealing with pattern# CAVLC_G2_0_56 with 100 clusters ( size = 2 )
dealing with pattern# CAVLC_G2_0_97 with 68 clusters ( size = 2 )
dealing with pattern# CAVLC_G2_3_6 with 46 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G2_3_6 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 57
[i] area: 1193.5312863588333, gates: 490, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//CAVLC_G2_3_6.lib; read_verilog /tmp/CHL4AD3FN6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//CAVLC_G2_3_6.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/CHL4AD3FN6.v
Parsing Verilog input from `/tmp/CHL4AD3FN6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 57aea0157a
CPU: user 0.06s system 0.01s, MEM: 19.83 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 6% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 490, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 104), ('NAND2X1', 95), ('OAI21X1', 79), ('AOI21X1', 63), ('CAVLC_G2_3_6', 44), ('INVX1', 30), ('CAVLC_G1_0_63', 28), ('NOR3X1', 17), ('NOR2X1', 13), ('CAVLC_G0_0_24', 11), ('PI', 10), ('XNOR2X1', 3), ('AND2X2', 1), ('XOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  500  nodes
created networkx graph with  500  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  175.3891396522522
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  175.4793665409088
loadDataAndPreprocess done. time esclaped:  175.47942686080933
current AstranArea= 1193.5312999999996
>>> choose the cluster CAVLC_G2_3_6!

dealing with pattern# CAVLC_G3_0_22 with 78 clusters ( size = 2 )
dealing with pattern# CAVLC_G3_0_58 with 77 clusters ( size = 2 )
dealing with pattern# CAVLC_G3_0_175 with 35 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G3_0_175 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 58
[i] area: 1190.2030860185623, gates: 487, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//CAVLC_G3_0_175.lib; read_verilog /tmp/AXVGOA4QDO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//CAVLC_G3_0_175.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AXVGOA4QDO.v
Parsing Verilog input from `/tmp/AXVGOA4QDO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 04a91f5f86
CPU: user 0.05s system 0.00s, MEM: 19.83 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 81% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 487, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 103), ('NAND2X1', 94), ('OAI21X1', 77), ('AOI21X1', 67), ('CAVLC_G2_3_6', 35), ('INVX1', 29), ('CAVLC_G1_0_63', 25), ('NOR3X1', 18), ('NOR2X1', 13), ('CAVLC_G0_0_24', 11), ('PI', 10), ('CAVLC_G3_0_175', 9), ('XNOR2X1', 3), ('AND2X2', 1), ('XOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  497  nodes
created networkx graph with  497  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  234.19679498672485
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  234.4157679080963
loadDataAndPreprocess done. time esclaped:  234.41582345962524
current AstranArea= 1190.2030999999995
>>> choose the cluster CAVLC_G3_0_175!

dealing with pattern# CAVLC_G4_0_22 with 78 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_0_57 with 76 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_0_173 with 32 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_0_152 with 28 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G4_0_152 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 57
[i] area: 1187.728886127472, gates: 483, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//CAVLC_G4_0_152.lib; read_verilog /tmp/ZBSLV3D2YM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/cavlc//CAVLC_G4_0_152.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZBSLV3D2YM.v
Parsing Verilog input from `/tmp/ZBSLV3D2YM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7d4a06f815
CPU: user 0.05s system 0.00s, MEM: 19.82 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 82% 2x read_verilog (0 sec), 10% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 483, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 99), ('NAND2X1', 92), ('OAI21X1', 79), ('AOI21X1', 64), ('CAVLC_G2_3_6', 32), ('INVX1', 26), ('CAVLC_G1_0_63', 24), ('NOR3X1', 22), ('NOR2X1', 14), ('CAVLC_G0_0_24', 10), ('PI', 10), ('CAVLC_G4_0_152', 8), ('CAVLC_G3_0_175', 7), ('XNOR2X1', 3), ('AND2X2', 1), ('XOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  493  nodes
created networkx graph with  493  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  292.78259229660034
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  292.86815214157104
loadDataAndPreprocess done. time esclaped:  292.8681879043579
current AstranArea= 1187.7289000000003
>>> choose the cluster CAVLC_G4_0_152!

saveArea= 44.652900000002546  /  3.623300830960214 %
=================================================================================
 ctrl 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 237.46579587459564, gates: 103, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//ctrl.lib; read_verilog /tmp/3GSVRT4J4Y.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//ctrl.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3GSVRT4J4Y.v
Parsing Verilog input from `/tmp/3GSVRT4J4Y.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9f6109bdda
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 65% 2x read_verilog (0 sec), 25% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 104, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 22), ('NAND2X1', 21), ('INVX1', 18), ('NAND3X1', 14), ('NOR3X1', 10), ('OAI21X1', 9), ('PI', 7), ('NOR2X1', 6), ('const_1', 1), ('AND2X2', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  111  nodes
created networkx graph with  111  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.017464399337768555
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.14453768730163574
loadDataAndPreprocess done. time esclaped:  0.1445932388305664
originalArea= 237.4657999999999
initial AstranArea= 237.4657999999999
dealing with pattern# CTRL_G0_1_13 with 19 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_1_13 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 238.23439621925354, gates: 102, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_1_13.lib; read_verilog /tmp/OUT6ZF73PY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_1_13.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OUT6ZF73PY.v
Parsing Verilog input from `/tmp/OUT6ZF73PY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a38c329ee5
CPU: user 0.02s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 62% 2x read_verilog (0 sec), 27% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 103, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 22), ('NAND2X1', 21), ('INVX1', 17), ('NAND3X1', 12), ('OAI21X1', 9), ('NOR3X1', 9), ('PI', 7), ('NOR2X1', 5), ('CTRL_G0_1_13', 3), ('OR2X2', 2), ('const_1', 1), ('AND2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  110  nodes
created networkx graph with  110  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.0721626281738281
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.0924932956695557
loadDataAndPreprocess done. time esclaped:  1.0925192832946777
current AstranArea= 238.23439999999988
>>> area increased after remapping!

dealing with pattern# CTRL_G0_1_21 with 15 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_1_21 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 243.95139622688293, gates: 107, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_1_21.lib; read_verilog /tmp/DMCX445JF3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_1_21.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DMCX445JF3.v
Parsing Verilog input from `/tmp/DMCX445JF3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9623661a64
CPU: user 0.02s system 0.01s, MEM: 16.46 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 65% 2x read_verilog (0 sec), 23% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 108, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 21), ('INVX1', 19), ('AOI21X1', 19), ('NAND3X1', 17), ('OAI21X1', 10), ('PI', 7), ('NOR3X1', 6), ('NOR2X1', 6), ('CTRL_G0_1_21', 5), ('AND2X2', 2), ('const_1', 1), ('XOR2X1', 1), ('XNOR2X1', 1)]
creating networkx graph with  115  nodes
created networkx graph with  115  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.9571151733398438
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.978585958480835
loadDataAndPreprocess done. time esclaped:  1.9786152839660645
current AstranArea= 243.9513999999999
>>> area increased after remapping!

dealing with pattern# CTRL_G0_1_57 with 10 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_1_57 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# CTRL_G0_1_12_13 with 9 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G0_1_12_13 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 238.40439581871033, gates: 104, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_1_12_13.lib; read_verilog /tmp/Z46V5727UL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_1_12_13.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Z46V5727UL.v
Parsing Verilog input from `/tmp/Z46V5727UL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 801907b918
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 62% 2x read_verilog (0 sec), 29% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 105, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 22), ('NAND2X1', 21), ('INVX1', 19), ('NAND3X1', 15), ('OAI21X1', 9), ('NOR3X1', 9), ('PI', 7), ('NOR2X1', 6), ('const_1', 1), ('AND2X2', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  112  nodes
created networkx graph with  112  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.182673692703247
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.2059895992279053
loadDataAndPreprocess done. time esclaped:  3.2060186862945557
current AstranArea= 238.40439999999987
>>> area increased after remapping!

dealing with pattern# CTRL_G0_1_44 with 9 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_1_44 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 241.5194959640503, gates: 103, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_1_44.lib; read_verilog /tmp/CH8Z3XB4YD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_1_44.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/CH8Z3XB4YD.v
Parsing Verilog input from `/tmp/CH8Z3XB4YD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d2e9400b43
CPU: user 0.02s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 63% 2x read_verilog (0 sec), 26% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 104, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 20), ('INVX1', 18), ('AOI21X1', 15), ('NAND3X1', 15), ('NOR3X1', 13), ('OAI21X1', 11), ('PI', 7), ('NOR2X1', 4), ('CTRL_G0_1_44', 3), ('const_1', 1), ('XOR2X1', 1), ('AND2X2', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  111  nodes
created networkx graph with  111  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.091314792633057
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.112818479537964
loadDataAndPreprocess done. time esclaped:  4.112847805023193
current AstranArea= 241.51949999999988
>>> area increased after remapping!

dealing with pattern# CTRL_G0_1_68_69 with 7 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G0_1_68_69 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 242.7142962217331, gates: 101, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_1_68_69.lib; read_verilog /tmp/Y7IHIGYEVO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_1_68_69.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Y7IHIGYEVO.v
Parsing Verilog input from `/tmp/Y7IHIGYEVO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a6b8addb38
CPU: user 0.03s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 25% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 102, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 20), ('AOI21X1', 19), ('INVX1', 15), ('NOR3X1', 11), ('NAND3X1', 11), ('OAI21X1', 10), ('PI', 7), ('CTRL_G0_1_68_69', 4), ('AND2X2', 3), ('OR2X2', 3), ('NOR2X1', 3), ('const_1', 1), ('XOR2X1', 1), ('XNOR2X1', 1)]
creating networkx graph with  109  nodes
created networkx graph with  109  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.019470691680908
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.036391019821167
loadDataAndPreprocess done. time esclaped:  5.036413192749023
current AstranArea= 242.71429999999987
>>> area increased after remapping!

dealing with pattern# CTRL_G0_2_64 with 6 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_2_64 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 237.03959608078003, gates: 103, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_2_64.lib; read_verilog /tmp/JDGOC4IKUX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G0_2_64.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JDGOC4IKUX.v
Parsing Verilog input from `/tmp/JDGOC4IKUX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: be0cdddf1c
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 63% 2x read_verilog (0 sec), 26% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 104, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 22), ('AOI21X1', 22), ('INVX1', 18), ('NAND3X1', 15), ('NOR3X1', 10), ('OAI21X1', 7), ('PI', 7), ('NOR2X1', 5), ('CTRL_G0_2_64', 2), ('const_1', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  111  nodes
created networkx graph with  111  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.9294703006744385
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.951558589935303
loadDataAndPreprocess done. time esclaped:  5.95158576965332
current AstranArea= 237.03959999999992
>>> choose the cluster CTRL_G0_2_64!

dealing with pattern# CTRL_G1_1_13 with 22 clusters ( size = 2 )
dealing with pattern# CTRL_G1_1_21 with 16 clusters ( size = 2 )
dealing with pattern# CTRL_G1_1_3_89 with 12 clusters ( size = 3 )
dealing with pattern# CTRL_G1_1_57 with 11 clusters ( size = 2 )
dealing with pattern# CTRL_G1_1_44 with 9 clusters ( size = 2 )
dealing with pattern# CTRL_G1_1_68_69 with 6 clusters ( size = 3 )
dealing with pattern# CTRL_G1_11_51 with 6 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G1_11_51 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 236.14409613609314, gates: 102, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G1_11_51.lib; read_verilog /tmp/6GNNMMTILZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G1_11_51.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6GNNMMTILZ.v
Parsing Verilog input from `/tmp/6GNNMMTILZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 61dbb6a85d
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 26% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 103, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 20), ('AOI21X1', 19), ('INVX1', 18), ('NAND3X1', 17), ('NOR3X1', 10), ('OAI21X1', 8), ('PI', 7), ('NOR2X1', 4), ('CTRL_G0_2_64', 2), ('CTRL_G1_11_51', 2), ('const_1', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  110  nodes
created networkx graph with  110  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.9381914138793945
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.067759990692139
loadDataAndPreprocess done. time esclaped:  7.06781530380249
current AstranArea= 236.1440999999999
>>> choose the cluster CTRL_G1_11_51!

dealing with pattern# CTRL_G2_1_13 with 23 clusters ( size = 2 )
dealing with pattern# CTRL_G2_1_21 with 15 clusters ( size = 2 )
dealing with pattern# CTRL_G2_1_3_88 with 12 clusters ( size = 3 )
dealing with pattern# CTRL_G2_1_57 with 10 clusters ( size = 2 )
dealing with pattern# CTRL_G2_1_39 with 10 clusters ( size = 2 )
dealing with pattern# CTRL_G2_1_68_69 with 6 clusters ( size = 3 )
dealing with pattern# CTRL_G2_2_64 with 6 clusters ( size = 2 )
dealing with pattern# CTRL_G2_2_4_67 with 5 clusters ( size = 3 )
dealing with pattern# CTRL_G2_11_51 with 5 clusters ( size = 2 )
dealing with pattern# CTRL_G2_1_2_64 with 4 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G2_1_2_64 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 235.76099693775177, gates: 99, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G2_1_2_64.lib; read_verilog /tmp/V8KAAH00WZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G2_1_2_64.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/V8KAAH00WZ.v
Parsing Verilog input from `/tmp/V8KAAH00WZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 684859cc94
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 65% 2x read_verilog (0 sec), 25% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 100, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 20), ('AOI21X1', 18), ('NAND3X1', 17), ('INVX1', 15), ('NOR3X1', 10), ('PI', 7), ('OAI21X1', 6), ('NOR2X1', 4), ('CTRL_G2_1_2_64', 3), ('CTRL_G0_2_64', 2), ('CTRL_G1_11_51', 2), ('const_1', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  107  nodes
created networkx graph with  107  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.096096992492676
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.11690354347229
loadDataAndPreprocess done. time esclaped:  8.11693000793457
current AstranArea= 235.76099999999988
>>> choose the cluster CTRL_G2_1_2_64!

dealing with pattern# CTRL_G3_1_14 with 24 clusters ( size = 2 )
dealing with pattern# CTRL_G3_1_20 with 15 clusters ( size = 2 )
dealing with pattern# CTRL_G3_1_55 with 11 clusters ( size = 2 )
dealing with pattern# CTRL_G3_1_3_85 with 10 clusters ( size = 3 )
dealing with pattern# CTRL_G3_1_37 with 9 clusters ( size = 2 )
dealing with pattern# CTRL_G3_1_65_66 with 6 clusters ( size = 3 )
dealing with pattern# CTRL_G3_12_49 with 5 clusters ( size = 2 )
dealing with pattern# CTRL_G3_2_4_81 with 4 clusters ( size = 3 )
dealing with pattern# CTRL_G3_65_66 with 4 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G3_65_66 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 230.94269680976868, gates: 96, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G3_65_66.lib; read_verilog /tmp/LHQ51XKQ42.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G3_65_66.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LHQ51XKQ42.v
Parsing Verilog input from `/tmp/LHQ51XKQ42.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bda80d3e43
CPU: user 0.02s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 62% 2x read_verilog (0 sec), 27% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 97, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 20), ('CTRL_G3_65_66', 14), ('AOI21X1', 13), ('NAND3X1', 13), ('INVX1', 12), ('OAI21X1', 9), ('PI', 7), ('CTRL_G1_11_51', 5), ('NOR2X1', 4), ('CTRL_G2_1_2_64', 2), ('const_1', 1), ('NOR3X1', 1), ('XOR2X1', 1), ('CTRL_G0_2_64', 1), ('XNOR2X1', 1)]
creating networkx graph with  104  nodes
created networkx graph with  104  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  9.076950550079346
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.09439468383789
loadDataAndPreprocess done. time esclaped:  9.094422340393066
current AstranArea= 230.94269999999997
>>> choose the cluster CTRL_G3_65_66!

dealing with pattern# CTRL_G4_1_47 with 18 clusters ( size = 2 )
dealing with pattern# CTRL_G4_1_20 with 16 clusters ( size = 2 )
dealing with pattern# CTRL_G4_1_73 with 14 clusters ( size = 3 )
dealing with pattern# CTRL_G4_1_3_83 with 10 clusters ( size = 3 )
dealing with pattern# CTRL_G4_1_42 with 6 clusters ( size = 2 )
dealing with pattern# CTRL_G4_1_6 with 5 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G4_1_6 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 230.94269680976868, gates: 96, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G4_1_6.lib; read_verilog /tmp/LYUPSZYDOU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G4_1_6.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LYUPSZYDOU.v
Parsing Verilog input from `/tmp/LYUPSZYDOU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ca5643a460
CPU: user 0.01s system 0.02s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 65% 2x read_verilog (0 sec), 25% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 97, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 20), ('CTRL_G3_65_66', 14), ('AOI21X1', 13), ('NAND3X1', 13), ('INVX1', 12), ('OAI21X1', 9), ('PI', 7), ('CTRL_G1_11_51', 5), ('NOR2X1', 4), ('CTRL_G2_1_2_64', 2), ('const_1', 1), ('NOR3X1', 1), ('XOR2X1', 1), ('CTRL_G0_2_64', 1), ('XNOR2X1', 1)]
creating networkx graph with  104  nodes
created networkx graph with  104  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  10.033171653747559
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  10.050105571746826
loadDataAndPreprocess done. time esclaped:  10.05013370513916
current AstranArea= 230.94269999999997
>>> area increased after remapping!

dealing with pattern# CTRL_G4_4_64 with 4 clusters ( size = 2 )
dealing with pattern# CTRL_G4_1_13_25_47 with 3 clusters ( size = 4 )
>>> : Synthesis pattern# CTRL_G4_1_13_25_47 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 230.4733967781067, gates: 96, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G4_1_13_25_47.lib; read_verilog /tmp/4WZXK9GKQL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/ctrl//CTRL_G4_1_13_25_47.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4WZXK9GKQL.v
Parsing Verilog input from `/tmp/4WZXK9GKQL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6de22a396c
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 61% 2x read_verilog (0 sec), 28% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 97, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 20), ('NAND3X1', 14), ('CTRL_G3_65_66', 14), ('AOI21X1', 13), ('INVX1', 12), ('OAI21X1', 9), ('PI', 7), ('CTRL_G1_11_51', 5), ('NOR2X1', 4), ('CTRL_G2_1_2_64', 2), ('const_1', 1), ('XOR2X1', 1), ('CTRL_G0_2_64', 1), ('XNOR2X1', 1)]
creating networkx graph with  104  nodes
created networkx graph with  104  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  10.972080945968628
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  10.991206884384155
loadDataAndPreprocess done. time esclaped:  10.99123477935791
current AstranArea= 230.47339999999994
>>> choose the cluster CTRL_G4_1_13_25_47!

saveArea= 6.992399999999947  /  2.944592442364311 %
=================================================================================
 dec 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 715.2131776809692, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//dec.lib; read_verilog /tmp/1KI203E1DR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//dec.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1KI203E1DR.v
Parsing Verilog input from `/tmp/1KI203E1DR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 097ef1baef
CPU: user 0.03s system 0.01s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 76% 2x read_verilog (0 sec), 16% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND2X1', 20), ('NAND3X1', 12), ('NOR3X1', 10), ('INVX1', 8), ('PI', 8)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.03663277626037598
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.17557430267333984
loadDataAndPreprocess done. time esclaped:  0.17562651634216309
originalArea= 715.2131999999983
initial AstranArea= 715.2131999999983
dealing with pattern# DEC_G0_3_7 with 319 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_3_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 718.9675779342651, gates: 312, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G0_3_7.lib; read_verilog /tmp/WRZT4RBIGF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G0_3_7.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WRZT4RBIGF.v
Parsing Verilog input from `/tmp/WRZT4RBIGF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a5cabcf3fe
CPU: user 0.03s system 0.01s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 312, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND2X1', 24), ('NOR3X1', 12), ('INVX1', 8), ('NAND3X1', 8), ('PI', 8)]
creating networkx graph with  320  nodes
created networkx graph with  320  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.760167121887207
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.8295056819915771
loadDataAndPreprocess done. time esclaped:  0.8295345306396484
current AstranArea= 718.9675999999982
>>> area increased after remapping!

dealing with pattern# DEC_G0_0_3_7 with 160 clusters ( size = 3 )
>>> : Synthesis pattern# DEC_G0_0_3_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 715.2131776809692, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G0_0_3_7.lib; read_verilog /tmp/I00MVL6DDK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G0_0_3_7.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/I00MVL6DDK.v
Parsing Verilog input from `/tmp/I00MVL6DDK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 814c2ec4ca
CPU: user 0.03s system 0.01s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND2X1', 20), ('NAND3X1', 12), ('NOR3X1', 10), ('INVX1', 8), ('PI', 8)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.308412790298462
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.3676197528839111
loadDataAndPreprocess done. time esclaped:  1.3676471710205078
current AstranArea= 715.2131999999983
>>> area increased after remapping!

dealing with pattern# DEC_G0_1_2 with 12 clusters ( size = 2 )
dealing with pattern# DEC_G0_0_102 with 10 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_0_102 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 720.8447771072388, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G0_0_102.lib; read_verilog /tmp/LUWH9RX70P.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G0_0_102.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LUWH9RX70P.v
Parsing Verilog input from `/tmp/LUWH9RX70P.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 56bd087186
CPU: user 0.03s system 0.00s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND3X1', 16), ('NAND2X1', 12), ('INVX1', 8), ('OR2X2', 8), ('PI', 8), ('NOR3X1', 6)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.8626484870910645
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.9196534156799316
loadDataAndPreprocess done. time esclaped:  1.9196820259094238
current AstranArea= 720.8447999999981
>>> area increased after remapping!

dealing with pattern# DEC_G0_0_3 with 10 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_0_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 857.3695833683014, gates: 324, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G0_0_3.lib; read_verilog /tmp/9P8GBCI35C.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G0_0_3.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9P8GBCI35C.v
Parsing Verilog input from `/tmp/9P8GBCI35C.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 937f6ddca3
CPU: user 0.04s system 0.00s, MEM: 18.15 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 324, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2X2', 198), ('NOR2X1', 70), ('NOR3X1', 26), ('NAND3X1', 10), ('DEC_G0_0_3', 8), ('PI', 8), ('NAND2X1', 6), ('INVX1', 4), ('OR2X2', 2)]
creating networkx graph with  332  nodes
created networkx graph with  332  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.3099350929260254
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.3369224071502686
loadDataAndPreprocess done. time esclaped:  2.3369481563568115
current AstranArea= 857.3695999999973
>>> area increased after remapping!

dealing with pattern# DEC_G0_1_64_65 with 4 clusters ( size = 3 )
dealing with pattern# DEC_G0_1_101 with 3 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_1_101 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 705.7425765991211, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G0_1_101.lib; read_verilog /tmp/RPPKUHIVOS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G0_1_101.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RPPKUHIVOS.v
Parsing Verilog input from `/tmp/RPPKUHIVOS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 032968c749
CPU: user 0.03s system 0.01s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 28), ('PI', 8), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.7322967052459717
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.746866464614868
loadDataAndPreprocess done. time esclaped:  2.7468924522399902
current AstranArea= 705.7425999999982
>>> choose the cluster DEC_G0_1_101!

dealing with pattern# DEC_G1_6_7 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G1_0_164_165 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G1_0_3 with 26 clusters ( size = 2 )
dealing with pattern# DEC_G1_0_1_3 with 6 clusters ( size = 3 )
>>> : Synthesis pattern# DEC_G1_0_1_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 705.7425765991211, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G1_0_1_3.lib; read_verilog /tmp/H0D6TL9XRV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/dec//DEC_G1_0_1_3.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/H0D6TL9XRV.v
Parsing Verilog input from `/tmp/H0D6TL9XRV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d135e45be7
CPU: user 0.04s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 28), ('PI', 8), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.2154483795166016
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.2301712036132812
loadDataAndPreprocess done. time esclaped:  3.230196952819824
current AstranArea= 705.7425999999982
>>> area increased after remapping!

dealing with pattern# DEC_G1_0_164 with 2 clusters ( size = 2 )
dealing with pattern# DEC_G2_6_7 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G2_0_164_165 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G2_0_3 with 26 clusters ( size = 2 )
dealing with pattern# DEC_G2_0_1_3 with 6 clusters ( size = 3 )
dealing with pattern# DEC_G2_0_164 with 2 clusters ( size = 2 )
dealing with pattern# DEC_G3_6_7 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G3_0_164_165 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G3_0_3 with 26 clusters ( size = 2 )
dealing with pattern# DEC_G3_0_1_3 with 6 clusters ( size = 3 )
dealing with pattern# DEC_G3_0_164 with 2 clusters ( size = 2 )
dealing with pattern# DEC_G4_6_7 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G4_0_164_165 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G4_0_3 with 26 clusters ( size = 2 )
dealing with pattern# DEC_G4_0_1_3 with 6 clusters ( size = 3 )
dealing with pattern# DEC_G4_0_164 with 2 clusters ( size = 2 )
saveArea= 9.470600000000104  /  1.3241645987518305 %
=================================================================================
 div 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 109675.87715125084, gates: 42220, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//div.lib; read_verilog /tmp/O02BKZBUXY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//div.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/O02BKZBUXY.v
Parsing Verilog input from `/tmp/O02BKZBUXY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2bfc2b8c85
CPU: user 3.59s system 0.15s, MEM: 354.43 MB total, 345.89 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 42220, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 12029), ('XNOR2X1', 7303), ('INVX1', 7241), ('AOI21X1', 5458), ('OAI21X1', 5216), ('NAND3X1', 2071), ('NOR2X1', 1619), ('AND2X2', 694), ('NOR3X1', 285), ('XOR2X1', 160), ('OR2X2', 144), ('PI', 128)]
creating networkx graph with  42348  nodes
created networkx graph with  42348  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.846928358078003
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  16.957376718521118
loadDataAndPreprocess done. time esclaped:  16.957435607910156
originalArea= 109675.87930000092
initial AstranArea= 109675.87930000092
dealing with pattern# DIV_G0_202_203 with 11468 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G0_202_203 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 90596.330727458, gates: 30236, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//DIV_G0_202_203.lib; read_verilog /tmp/T0WM1TQJ3D.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//DIV_G0_202_203.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/T0WM1TQJ3D.v
Parsing Verilog input from `/tmp/T0WM1TQJ3D.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 731e190cd8
CPU: user 2.59s system 0.12s, MEM: 265.24 MB total, 258.36 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 30236, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 6863), ('XNOR2X1', 6347), ('DIV_G0_202_203', 4958), ('AOI21X1', 2431), ('AND2X2', 2176), ('OAI21X1', 1812), ('NAND3X1', 1548), ('INVX1', 1264), ('NOR2X1', 1063), ('XOR2X1', 916), ('OR2X2', 668), ('NOR3X1', 190), ('PI', 128)]
creating networkx graph with  30364  nodes
created networkx graph with  30364  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  48.97685742378235
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  54.18240475654602
loadDataAndPreprocess done. time esclaped:  54.18245887756348
current AstranArea= 90596.33229999118
>>> choose the cluster DIV_G0_202_203!

dealing with pattern# DIV_G1_0_14287 with 2726 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G1_0_14287 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 89406.95687699318, gates: 30419, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//DIV_G1_0_14287.lib; read_verilog /tmp/BH3BJJPDST.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//DIV_G1_0_14287.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BH3BJJPDST.v
Parsing Verilog input from `/tmp/BH3BJJPDST.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5966ce27b7
CPU: user 2.61s system 0.07s, MEM: 266.25 MB total, 259.80 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 30419, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7415), ('XNOR2X1', 5915), ('DIV_G0_202_203', 4969), ('AOI21X1', 2416), ('OAI21X1', 1725), ('NAND3X1', 1482), ('DIV_G1_0_14287', 1469), ('INVX1', 1397), ('XOR2X1', 1344), ('AND2X2', 1247), ('NOR2X1', 845), ('NOR3X1', 194), ('PI', 128), ('OR2X2', 1)]
creating networkx graph with  30547  nodes
created networkx graph with  30547  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  73.15841913223267
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  78.14170670509338
loadDataAndPreprocess done. time esclaped:  78.14176654815674
current AstranArea= 89406.95819999541
>>> choose the cluster DIV_G1_0_14287!

dealing with pattern# DIV_G2_0_14433 with 2924 clusters ( size = 2 )
dealing with pattern# DIV_G2_210_211 with 2795 clusters ( size = 2 )
dealing with pattern# DIV_G2_381_432 with 1977 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G2_381_432 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 87592.23876070976, gates: 29458, depth: 2200
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//DIV_G2_381_432.lib; read_verilog /tmp/48ZZE6XNU2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//DIV_G2_381_432.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/48ZZE6XNU2.v
Parsing Verilog input from `/tmp/48ZZE6XNU2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a100a407ad
CPU: user 2.59s system 0.08s, MEM: 258.56 MB total, 251.57 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 29458, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7091), ('XNOR2X1', 5478), ('DIV_G0_202_203', 5263), ('AOI21X1', 2213), ('XOR2X1', 1718), ('OAI21X1', 1515), ('NAND3X1', 1466), ('DIV_G1_0_14287', 1421), ('INVX1', 1359), ('AND2X2', 1003), ('NOR2X1', 629), ('NOR3X1', 199), ('PI', 128), ('DIV_G2_381_432', 99), ('OR2X2', 4)]
creating networkx graph with  29586  nodes
created networkx graph with  29586  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  97.30448746681213
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  102.25988221168518
loadDataAndPreprocess done. time esclaped:  102.25994491577148
current AstranArea= 87592.2399999969
>>> choose the cluster DIV_G2_381_432!

dealing with pattern# DIV_G3_0_13471 with 3101 clusters ( size = 2 )
dealing with pattern# DIV_G3_179_180 with 2357 clusters ( size = 2 )
dealing with pattern# DIV_G3_346_448 with 1712 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G3_346_448 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 87568.00275444984, gates: 29481, depth: 2200
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//DIV_G3_346_448.lib; read_verilog /tmp/MZMPLJ1QSK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//DIV_G3_346_448.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MZMPLJ1QSK.v
Parsing Verilog input from `/tmp/MZMPLJ1QSK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5cde227aa8
CPU: user 2.47s system 0.12s, MEM: 258.70 MB total, 252.14 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 29481, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7093), ('XNOR2X1', 5485), ('DIV_G0_202_203', 5248), ('AOI21X1', 2223), ('XOR2X1', 1705), ('OAI21X1', 1518), ('NAND3X1', 1464), ('DIV_G1_0_14287', 1444), ('INVX1', 1363), ('AND2X2', 999), ('NOR2X1', 635), ('NOR3X1', 200), ('PI', 128), ('DIV_G3_346_448', 100), ('OR2X2', 4)]
creating networkx graph with  29609  nodes
created networkx graph with  29609  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  121.38700151443481
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  126.26069760322571
loadDataAndPreprocess done. time esclaped:  126.2607581615448
current AstranArea= 87568.00399999699
>>> choose the cluster DIV_G3_346_448!

dealing with pattern# DIV_G4_0_13487 with 3095 clusters ( size = 2 )
dealing with pattern# DIV_G4_179_180 with 2489 clusters ( size = 2 )
dealing with pattern# DIV_G4_346_448 with 1703 clusters ( size = 2 )
dealing with pattern# DIV_G4_378_422 with 1561 clusters ( size = 2 )
dealing with pattern# DIV_G4_0_27247 with 1367 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G4_0_27247 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 87471.42796003819, gates: 29388, depth: 2200
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//DIV_G4_0_27247.lib; read_verilog /tmp/8ZRRQRRGNR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/div//DIV_G4_0_27247.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8ZRRQRRGNR.v
Parsing Verilog input from `/tmp/8ZRRQRRGNR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c81c64e986
CPU: user 2.47s system 0.10s, MEM: 258.08 MB total, 251.37 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 29388, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7067), ('XNOR2X1', 5482), ('DIV_G0_202_203', 5267), ('AOI21X1', 2215), ('XOR2X1', 1715), ('OAI21X1', 1494), ('DIV_G1_0_14287', 1429), ('NAND3X1', 1423), ('INVX1', 1302), ('AND2X2', 982), ('NOR2X1', 649), ('NOR3X1', 195), ('PI', 128), ('DIV_G3_346_448', 99), ('DIV_G4_0_27247', 65), ('OR2X2', 4)]
creating networkx graph with  29516  nodes
created networkx graph with  29516  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  145.12207698822021
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  149.90279340744019
loadDataAndPreprocess done. time esclaped:  149.9028558731079
current AstranArea= 87471.42919999702
>>> choose the cluster DIV_G4_0_27247!

saveArea= 22204.4501000039  /  20.245518195725754 %
=================================================================================
 hyp 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 43
[i] area: 505147.9388023615, gates: 187027, depth: 10749
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//hyp.lib; read_verilog /tmp/0KEZ0S52WV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//hyp.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0KEZ0S52WV.v
Parsing Verilog input from `/tmp/0KEZ0S52WV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 35cf81ebae
CPU: user 16.34s system 0.64s, MEM: 1518.00 MB total, 1503.69 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (15 sec), 8% 2x write_blif (1 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 187027, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 50473), ('INVX1', 27624), ('XNOR2X1', 24670), ('OAI21X1', 19605), ('NAND3X1', 18228), ('XOR2X1', 16393), ('AOI21X1', 14767), ('NOR2X1', 8170), ('NOR3X1', 4205), ('OR2X2', 1662), ('AND2X2', 1230), ('PI', 256)]
creating networkx graph with  187283  nodes
created networkx graph with  187283  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  26.36312985420227
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  90.41440415382385
loadDataAndPreprocess done. time esclaped:  90.41447496414185
originalArea= 505059.72139943094
initial AstranArea= 505059.72139943094
dealing with pattern# HYP_G0_4_54564 with 19538 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G0_4_54564 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 44
[i] area: 462672.3318208456, gates: 159776, depth: 10749
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//HYP_G0_4_54564.lib; read_verilog /tmp/XPKV4DQ51M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//HYP_G0_4_54564.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XPKV4DQ51M.v
Parsing Verilog input from `/tmp/XPKV4DQ51M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5580685513
CPU: user 14.44s system 0.55s, MEM: 1320.46 MB total, 1303.32 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (13 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 159776, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 30600), ('XNOR2X1', 23044), ('INVX1', 19338), ('XOR2X1', 18083), ('OAI21X1', 15641), ('NAND3X1', 12958), ('AOI21X1', 11935), ('NOR2X1', 10528), ('HYP_G0_4_54564', 9627), ('NOR3X1', 4226), ('AND2X2', 1939), ('OR2X2', 1857), ('PI', 256)]
creating networkx graph with  160032  nodes
created networkx graph with  160032  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  322.1889486312866
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  371.50754857063293
loadDataAndPreprocess done. time esclaped:  371.5076310634613
current AstranArea= 462598.19259970484
>>> choose the cluster HYP_G0_4_54564!

dealing with pattern# HYP_G1_5_7 with 11504 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G1_5_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 43
[i] area: 446903.3934504986, gates: 150928, depth: 10733
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//HYP_G1_5_7.lib; read_verilog /tmp/FS01BGU103.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//HYP_G1_5_7.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FS01BGU103.v
Parsing Verilog input from `/tmp/FS01BGU103.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7e17ffd6a9
CPU: user 13.64s system 0.46s, MEM: 1266.71 MB total, 1248.05 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (12 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 150928, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 23197), ('INVX1', 21972), ('OAI21X1', 15760), ('XNOR2X1', 13966), ('HYP_G1_5_7', 13525), ('XOR2X1', 12758), ('NAND3X1', 12625), ('AOI21X1', 11613), ('HYP_G0_4_54564', 9814), ('NOR2X1', 7092), ('NOR3X1', 3976), ('OR2X2', 2827), ('AND2X2', 1803), ('PI', 256)]
creating networkx graph with  151184  nodes
created networkx graph with  151184  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  548.4581074714661
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  589.985401391983
loadDataAndPreprocess done. time esclaped:  589.98548579216
current AstranArea= 446867.73589951685
>>> choose the cluster HYP_G1_5_7!

dealing with pattern# HYP_G2_7_10 with 8232 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G2_7_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 45
[i] area: 445243.49837195873, gates: 149367, depth: 10733
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//HYP_G2_7_10.lib; read_verilog /tmp/WV0UELN22W.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//HYP_G2_7_10.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WV0UELN22W.v
Parsing Verilog input from `/tmp/WV0UELN22W.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 75ff28ef81
CPU: user 13.23s system 0.52s, MEM: 1256.56 MB total, 1237.80 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (12 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 149367, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 23252), ('INVX1', 20513), ('OAI21X1', 14419), ('XNOR2X1', 14180), ('HYP_G1_5_7', 13329), ('XOR2X1', 12944), ('NAND3X1', 12559), ('AOI21X1', 11462), ('HYP_G0_4_54564', 9063), ('NOR2X1', 6989), ('NOR3X1', 3952), ('OR2X2', 2860), ('HYP_G2_7_10', 2142), ('AND2X2', 1703), ('PI', 256)]
creating networkx graph with  149623  nodes
created networkx graph with  149623  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  741.4127447605133
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  767.3903641700745
loadDataAndPreprocess done. time esclaped:  767.3904433250427
current AstranArea= 445209.7178995141
>>> choose the cluster HYP_G2_7_10!

dealing with pattern# HYP_G3_32_33 with 7460 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G3_32_33 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 44
[i] area: 443451.1306965351, gates: 146785, depth: 10733
mapping runtime: 7

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//HYP_G3_32_33.lib; read_verilog /tmp/X7G40IOB00.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//HYP_G3_32_33.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/X7G40IOB00.v
Parsing Verilog input from `/tmp/X7G40IOB00.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 760e57d1c3
CPU: user 14.05s system 0.46s, MEM: 1240.60 MB total, 1221.68 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (13 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 146785, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 23139), ('INVX1', 18011), ('OAI21X1', 14479), ('XNOR2X1', 14183), ('HYP_G1_5_7', 13284), ('XOR2X1', 12992), ('AOI21X1', 11491), ('NAND3X1', 9976), ('HYP_G0_4_54564', 8960), ('NOR2X1', 7002), ('NOR3X1', 3962), ('OR2X2', 2840), ('HYP_G3_32_33', 2608), ('HYP_G2_7_10', 2135), ('AND2X2', 1723), ('PI', 256)]
creating networkx graph with  147041  nodes
created networkx graph with  147041  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  914.3712441921234
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  940.2231366634369
loadDataAndPreprocess done. time esclaped:  940.2232139110565
current AstranArea= 443406.0866995308
>>> choose the cluster HYP_G3_32_33!

dealing with pattern# HYP_G4_10_2783 with 7409 clusters ( size = 2 )
dealing with pattern# HYP_G4_0_363 with 6710 clusters ( size = 2 )
dealing with pattern# HYP_G4_98_582 with 5654 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G4_98_582 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 44
[i] area: 421038.9982253313, gates: 135468, depth: 10733
mapping runtime: 7

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//HYP_G4_98_582.lib; read_verilog /tmp/SR1J16WS7E.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/hyp//HYP_G4_98_582.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SR1J16WS7E.v
Parsing Verilog input from `/tmp/SR1J16WS7E.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e18878b660
CPU: user 12.70s system 0.50s, MEM: 1166.52 MB total, 1144.36 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (12 sec), 7% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 135468, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 22721), ('INVX1', 17337), ('OAI21X1', 14302), ('HYP_G4_98_582', 11363), ('HYP_G1_5_7', 10750), ('AOI21X1', 10639), ('NAND3X1', 9576), ('HYP_G0_4_54564', 9092), ('NOR2X1', 7392), ('XNOR2X1', 5500), ('NOR3X1', 3979), ('OR2X2', 2867), ('HYP_G3_32_33', 2745), ('HYP_G2_7_10', 2688), ('XOR2X1', 2651), ('AND2X2', 1866), ('PI', 256)]
creating networkx graph with  135724  nodes
created networkx graph with  135724  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1094.1437630653381
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1114.453096628189
loadDataAndPreprocess done. time esclaped:  1114.4531881809235
current AstranArea= 420999.5798995698
>>> choose the cluster HYP_G4_98_582!

saveArea= 84060.14149986114  /  16.643604298308603 %
=================================================================================
 i2c 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2461.947753548622, gates: 1094, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//i2c.lib; read_verilog /tmp/ZIXMEL9GOP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//i2c.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZIXMEL9GOP.v
Parsing Verilog input from `/tmp/ZIXMEL9GOP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 80870e2a52
CPU: user 0.09s system 0.00s, MEM: 24.91 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1095, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 248), ('NAND2X1', 225), ('INVX1', 186), ('PI', 147), ('OAI21X1', 119), ('AOI21X1', 106), ('NOR3X1', 104), ('NOR2X1', 60), ('AND2X2', 15), ('BUFX2', 14), ('OR2X2', 14), ('XOR2X1', 2), ('const_1', 1), ('XNOR2X1', 1)]
creating networkx graph with  1242  nodes
created networkx graph with  1242  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.14345359802246094
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.3404726982116699
loadDataAndPreprocess done. time esclaped:  0.3405277729034424
originalArea= 2461.9478000000026
initial AstranArea= 2461.9478000000026
dealing with pattern# I2C_G0_15_66 with 336 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G0_15_66 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2423.0054599046707, gates: 1045, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G0_15_66.lib; read_verilog /tmp/LKW3K9FMVN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G0_15_66.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LKW3K9FMVN.v
Parsing Verilog input from `/tmp/LKW3K9FMVN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5c28033551
CPU: user 0.08s system 0.01s, MEM: 24.58 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1046, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 230), ('NAND3X1', 202), ('PI', 147), ('INVX1', 141), ('OAI21X1', 119), ('NOR3X1', 108), ('AOI21X1', 105), ('NOR2X1', 54), ('I2C_G0_15_66', 44), ('BUFX2', 14), ('OR2X2', 13), ('AND2X2', 12), ('XOR2X1', 3), ('const_1', 1)]
creating networkx graph with  1193  nodes
created networkx graph with  1193  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  9.295895099639893
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.462242603302002
loadDataAndPreprocess done. time esclaped:  9.46229600906372
current AstranArea= 2418.312499999999
>>> choose the cluster I2C_G0_15_66!

dealing with pattern# I2C_G1_15_80 with 254 clusters ( size = 2 )
dealing with pattern# I2C_G1_15_17 with 144 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G1_15_17 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2410.552267432213, gates: 1054, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G1_15_17.lib; read_verilog /tmp/1PIMCO7ZY8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G1_15_17.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1PIMCO7ZY8.v
Parsing Verilog input from `/tmp/1PIMCO7ZY8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 561123ac6e
CPU: user 0.09s system 0.00s, MEM: 24.72 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1055, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 247), ('NAND3X1', 184), ('PI', 147), ('INVX1', 140), ('NOR3X1', 119), ('OAI21X1', 112), ('AOI21X1', 105), ('I2C_G1_15_17', 45), ('NOR2X1', 38), ('I2C_G0_15_66', 35), ('BUFX2', 14), ('AND2X2', 11), ('XOR2X1', 3), ('const_1', 1), ('OR2X2', 1)]
creating networkx graph with  1202  nodes
created networkx graph with  1202  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  18.241268396377563
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  18.42155385017395
loadDataAndPreprocess done. time esclaped:  18.42160701751709
current AstranArea= 2408.205799999995
>>> choose the cluster I2C_G1_15_17!

dealing with pattern# I2C_G2_15_79 with 236 clusters ( size = 2 )
dealing with pattern# I2C_G2_15_17 with 161 clusters ( size = 2 )
dealing with pattern# I2C_G2_15_21_146 with 86 clusters ( size = 3 )
>>> : Synthesis pattern# I2C_G2_15_21_146 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2406.116268157959, gates: 1048, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G2_15_21_146.lib; read_verilog /tmp/QJ97834Z1K.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G2_15_21_146.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QJ97834Z1K.v
Parsing Verilog input from `/tmp/QJ97834Z1K.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0f4d8ff742
CPU: user 0.08s system 0.02s, MEM: 24.58 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1049, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 244), ('NAND3X1', 186), ('PI', 147), ('INVX1', 136), ('OAI21X1', 113), ('NOR3X1', 113), ('AOI21X1', 106), ('I2C_G1_15_17', 44), ('NOR2X1', 40), ('I2C_G0_15_66', 35), ('BUFX2', 14), ('AND2X2', 9), ('I2C_G2_15_21_146', 4), ('XOR2X1', 3), ('const_1', 1), ('OR2X2', 1)]
creating networkx graph with  1196  nodes
created networkx graph with  1196  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  27.12195372581482
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  27.299214601516724
loadDataAndPreprocess done. time esclaped:  27.29926586151123
current AstranArea= 2403.7697999999955
>>> choose the cluster I2C_G2_15_21_146!

dealing with pattern# I2C_G3_15_78 with 239 clusters ( size = 2 )
dealing with pattern# I2C_G3_15_17 with 162 clusters ( size = 2 )
dealing with pattern# I2C_G3_15_21_145 with 85 clusters ( size = 3 )
dealing with pattern# I2C_G3_94_119 with 62 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G3_94_119 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2400.617968082428, gates: 1033, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G3_94_119.lib; read_verilog /tmp/NCMJQQ5UOD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G3_94_119.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NCMJQQ5UOD.v
Parsing Verilog input from `/tmp/NCMJQQ5UOD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8637d68519
CPU: user 0.09s system 0.00s, MEM: 24.52 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1034, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 207), ('NAND3X1', 189), ('PI', 147), ('INVX1', 135), ('NOR3X1', 111), ('OAI21X1', 105), ('AOI21X1', 102), ('NOR2X1', 51), ('I2C_G1_15_17', 43), ('I2C_G0_15_66', 33), ('I2C_G3_94_119', 27), ('BUFX2', 14), ('AND2X2', 8), ('I2C_G2_15_21_146', 4), ('XOR2X1', 3), ('const_1', 1), ('OR2X2', 1)]
creating networkx graph with  1181  nodes
created networkx graph with  1181  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  36.09598350524902
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  36.26223850250244
loadDataAndPreprocess done. time esclaped:  36.26231026649475
current AstranArea= 2398.271499999996
>>> choose the cluster I2C_G3_94_119!

dealing with pattern# I2C_G4_15_62 with 247 clusters ( size = 2 )
dealing with pattern# I2C_G4_16_601 with 143 clusters ( size = 2 )
dealing with pattern# I2C_G4_15_16_62 with 87 clusters ( size = 3 )
dealing with pattern# I2C_G4_15_153_154 with 57 clusters ( size = 3 )
>>> : Synthesis pattern# I2C_G4_15_153_154 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2377.5536762475967, gates: 992, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G4_15_153_154.lib; read_verilog /tmp/JFUNVNFEUD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/i2c//I2C_G4_15_153_154.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JFUNVNFEUD.v
Parsing Verilog input from `/tmp/JFUNVNFEUD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 23b57f49dc
CPU: user 0.07s system 0.01s, MEM: 24.26 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 993, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 217), ('PI', 147), ('NAND3X1', 144), ('OAI21X1', 113), ('INVX1', 98), ('AOI21X1', 91), ('I2C_G4_15_153_154', 90), ('NOR3X1', 81), ('NOR2X1', 37), ('I2C_G1_15_17', 35), ('I2C_G0_15_66', 28), ('I2C_G3_94_119', 28), ('BUFX2', 14), ('AND2X2', 11), ('XOR2X1', 3), ('const_1', 1), ('OR2X2', 1), ('I2C_G2_15_21_146', 1)]
creating networkx graph with  1140  nodes
created networkx graph with  1140  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  44.85810303688049
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  44.98584318161011
loadDataAndPreprocess done. time esclaped:  44.98589730262756
current AstranArea= 2377.553699999995
>>> choose the cluster I2C_G4_15_153_154!

saveArea= 84.39410000000771  /  3.4279402674584576 %
=================================================================================
 int2float 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 420.492791891098, gates: 182, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//int2float.lib; read_verilog /tmp/4UHZWC5WMK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//int2float.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4UHZWC5WMK.v
Parsing Verilog input from `/tmp/4UHZWC5WMK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: adda022d3e
CPU: user 0.03s system 0.00s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 19% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 182, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 51), ('NAND2X1', 37), ('OAI21X1', 28), ('AOI21X1', 24), ('INVX1', 23), ('NOR3X1', 12), ('PI', 11), ('NOR2X1', 6), ('XOR2X1', 1)]
creating networkx graph with  193  nodes
created networkx graph with  193  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.028795957565307617
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.0621790885925293
loadDataAndPreprocess done. time esclaped:  0.06222248077392578
originalArea= 420.4928000000002
initial AstranArea= 420.4928000000002
dealing with pattern# INT2FLOAT_G0_0_40 with 56 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G0_0_40 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 416.39839255809784, gates: 176, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//INT2FLOAT_G0_0_40.lib; read_verilog /tmp/V72UF7OII6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//INT2FLOAT_G0_0_40.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/V72UF7OII6.v
Parsing Verilog input from `/tmp/V72UF7OII6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4ed9a42499
CPU: user 0.03s system 0.00s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 72% 2x read_verilog (0 sec), 19% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 176, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 46), ('NAND2X1', 35), ('OAI21X1', 29), ('AOI21X1', 23), ('INVX1', 18), ('NOR3X1', 12), ('PI', 11), ('NOR2X1', 6), ('INT2FLOAT_G0_0_40', 6), ('XOR2X1', 1)]
creating networkx graph with  187  nodes
created networkx graph with  187  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.758875846862793
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.7875478267669678
loadDataAndPreprocess done. time esclaped:  0.7875866889953613
current AstranArea= 416.3984000000003
>>> choose the cluster INT2FLOAT_G0_0_40!

dealing with pattern# INT2FLOAT_G1_0_40 with 45 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G1_0_62 with 24 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G1_0_62 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 415.1189932823181, gates: 176, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//INT2FLOAT_G1_0_62.lib; read_verilog /tmp/THGB122FCB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//INT2FLOAT_G1_0_62.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/THGB122FCB.v
Parsing Verilog input from `/tmp/THGB122FCB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c34658bdbc
CPU: user 0.03s system 0.00s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 72% 2x read_verilog (0 sec), 19% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 176, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 43), ('NAND2X1', 36), ('OAI21X1', 28), ('AOI21X1', 24), ('INVX1', 16), ('PI', 11), ('NOR3X1', 10), ('NOR2X1', 7), ('INT2FLOAT_G1_0_62', 5), ('INT2FLOAT_G0_0_40', 5), ('XOR2X1', 1), ('AND2X2', 1)]
creating networkx graph with  187  nodes
created networkx graph with  187  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.454864501953125
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.4839086532592773
loadDataAndPreprocess done. time esclaped:  1.4839503765106201
current AstranArea= 415.11900000000037
>>> choose the cluster INT2FLOAT_G1_0_62!

dealing with pattern# INT2FLOAT_G2_0_40 with 38 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G2_0_66 with 27 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G2_3_88 with 16 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G2_3_88 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# INT2FLOAT_G2_0_128 with 14 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G2_0_128 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 411.6654940843582, gates: 171, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//INT2FLOAT_G2_0_128.lib; read_verilog /tmp/WPIQ72KQM2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//INT2FLOAT_G2_0_128.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WPIQ72KQM2.v
Parsing Verilog input from `/tmp/WPIQ72KQM2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 675f4651b5
CPU: user 0.03s system 0.00s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 72% 2x read_verilog (0 sec), 20% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 171, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 43), ('NAND2X1', 30), ('OAI21X1', 26), ('AOI21X1', 18), ('INVX1', 13), ('NOR3X1', 12), ('PI', 11), ('INT2FLOAT_G2_0_128', 10), ('NOR2X1', 7), ('INT2FLOAT_G1_0_62', 7), ('INT2FLOAT_G0_0_40', 4), ('XOR2X1', 1)]
creating networkx graph with  182  nodes
created networkx graph with  182  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.4865329265594482
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.5132765769958496
loadDataAndPreprocess done. time esclaped:  2.5133044719696045
current AstranArea= 411.6655000000003
>>> choose the cluster INT2FLOAT_G2_0_128!

dealing with pattern# INT2FLOAT_G3_0_44 with 32 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G3_3_55 with 19 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G3_0_64 with 19 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G3_0_154 with 14 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G3_3_4_158 with 13 clusters ( size = 3 )
>>> : Synthesis pattern# INT2FLOAT_G3_3_4_158 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 408.2087936401367, gates: 169, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//INT2FLOAT_G3_3_4_158.lib; read_verilog /tmp/E0JQCQVZWC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//INT2FLOAT_G3_3_4_158.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/E0JQCQVZWC.v
Parsing Verilog input from `/tmp/E0JQCQVZWC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f140b8944d
CPU: user 0.02s system 0.01s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 74% 2x read_verilog (0 sec), 19% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 169, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 42), ('OAI21X1', 28), ('NAND2X1', 28), ('AOI21X1', 23), ('INVX1', 14), ('NOR3X1', 11), ('PI', 11), ('NOR2X1', 6), ('INT2FLOAT_G3_3_4_158', 6), ('INT2FLOAT_G2_0_128', 5), ('INT2FLOAT_G1_0_62', 5), ('XOR2X1', 1)]
creating networkx graph with  180  nodes
created networkx graph with  180  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.214407444000244
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.2402150630950928
loadDataAndPreprocess done. time esclaped:  3.2402427196502686
current AstranArea= 408.20880000000034
>>> choose the cluster INT2FLOAT_G3_3_4_158!

dealing with pattern# INT2FLOAT_G4_0_39 with 36 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_0_64 with 19 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_3_55 with 18 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_0_123 with 15 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_0_1_44 with 12 clusters ( size = 3 )
>>> : Synthesis pattern# INT2FLOAT_G4_0_1_44 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 407.73949360847473, gates: 169, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//INT2FLOAT_G4_0_1_44.lib; read_verilog /tmp/KT4HO80AEY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/int2float//INT2FLOAT_G4_0_1_44.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KT4HO80AEY.v
Parsing Verilog input from `/tmp/KT4HO80AEY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 20bb096e0a
CPU: user 0.02s system 0.01s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 73% 2x read_verilog (0 sec), 20% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 169, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 43), ('OAI21X1', 29), ('NAND2X1', 27), ('AOI21X1', 23), ('INVX1', 15), ('PI', 11), ('NOR3X1', 10), ('INT2FLOAT_G3_3_4_158', 6), ('NOR2X1', 5), ('INT2FLOAT_G2_0_128', 5), ('INT2FLOAT_G1_0_62', 5), ('XOR2X1', 1)]
creating networkx graph with  180  nodes
created networkx graph with  180  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.9430692195892334
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.9677486419677734
loadDataAndPreprocess done. time esclaped:  3.9677786827087402
current AstranArea= 407.73950000000036
>>> choose the cluster INT2FLOAT_G4_0_1_44!

saveArea= 12.753299999999854  /  3.032941348817351 %
=================================================================================
 log2 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 58706.61291372776, gates: 21827, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//log2.lib; read_verilog /tmp/C3OA0CXIJQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//log2.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/C3OA0CXIJQ.v
Parsing Verilog input from `/tmp/C3OA0CXIJQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7354260d79
CPU: user 1.74s system 0.10s, MEM: 196.33 MB total, 188.92 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 21827, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 4709), ('NAND3X1', 3053), ('XNOR2X1', 2871), ('AOI21X1', 2437), ('INVX1', 2290), ('OAI21X1', 2189), ('NOR3X1', 1778), ('NOR2X1', 1247), ('XOR2X1', 809), ('AND2X2', 226), ('OR2X2', 218), ('PI', 32)]
creating networkx graph with  21859  nodes
created networkx graph with  21859  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.58261775970459
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  18.691384315490723
loadDataAndPreprocess done. time esclaped:  18.691449880599976
originalArea= 58706.6141999907
initial AstranArea= 58706.6141999907
dealing with pattern# LOG2_G0_0_7117 with 2821 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G0_0_7117 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 58220.63404691219, gates: 21694, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G0_0_7117.lib; read_verilog /tmp/Z8H0DUBWP9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G0_0_7117.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Z8H0DUBWP9.v
Parsing Verilog input from `/tmp/Z8H0DUBWP9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 35879b0d75
CPU: user 1.82s system 0.08s, MEM: 195.20 MB total, 187.68 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 21694, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 4689), ('XNOR2X1', 2955), ('NAND3X1', 2928), ('AOI21X1', 2276), ('INVX1', 2032), ('OAI21X1', 1988), ('NOR3X1', 1757), ('NOR2X1', 1120), ('LOG2_G0_0_7117', 897), ('XOR2X1', 766), ('AND2X2', 218), ('OR2X2', 68), ('PI', 32)]
creating networkx graph with  21726  nodes
created networkx graph with  21726  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  47.33893179893494
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  53.69995951652527
loadDataAndPreprocess done. time esclaped:  53.70002293586731
current AstranArea= 58220.63519999262
>>> choose the cluster LOG2_G0_0_7117!

dealing with pattern# LOG2_G1_4_7697 with 2721 clusters ( size = 2 )
dealing with pattern# LOG2_G1_0_14243 with 2354 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G1_0_14243 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# LOG2_G1_7_10 with 1898 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G1_7_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 56712.308206915855, gates: 20786, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G1_7_10.lib; read_verilog /tmp/HFQNBKAESJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G1_7_10.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HFQNBKAESJ.v
Parsing Verilog input from `/tmp/HFQNBKAESJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: eefd154f48
CPU: user 1.66s system 0.08s, MEM: 188.92 MB total, 181.34 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 20786, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3979), ('NAND3X1', 2913), ('XNOR2X1', 2886), ('AOI21X1', 2094), ('OAI21X1', 1895), ('INVX1', 1864), ('NOR3X1', 1708), ('NOR2X1', 906), ('LOG2_G0_0_7117', 896), ('XOR2X1', 772), ('LOG2_G1_7_10', 607), ('AND2X2', 184), ('OR2X2', 82), ('PI', 32)]
creating networkx graph with  20818  nodes
created networkx graph with  20818  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  82.03970956802368
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  88.28428530693054
loadDataAndPreprocess done. time esclaped:  88.28436398506165
current AstranArea= 56712.30929999283
>>> choose the cluster LOG2_G1_7_10!

dealing with pattern# LOG2_G2_0_7519 with 2462 clusters ( size = 2 )
dealing with pattern# LOG2_G2_7_21 with 2410 clusters ( size = 2 )
dealing with pattern# LOG2_G2_4_7531 with 1574 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G2_4_7531 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 55971.215027570724, gates: 20286, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G2_4_7531.lib; read_verilog /tmp/UF1Y29ZCM4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G2_4_7531.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UF1Y29ZCM4.v
Parsing Verilog input from `/tmp/UF1Y29ZCM4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 35e9950751
CPU: user 1.70s system 0.06s, MEM: 184.99 MB total, 177.53 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 20286, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3752), ('XNOR2X1', 2877), ('NAND3X1', 2783), ('AOI21X1', 1889), ('OAI21X1', 1738), ('INVX1', 1702), ('NOR3X1', 1651), ('NOR2X1', 1000), ('LOG2_G0_0_7117', 888), ('XOR2X1', 851), ('LOG2_G1_7_10', 596), ('LOG2_G2_4_7531', 289), ('AND2X2', 196), ('OR2X2', 74), ('PI', 32)]
creating networkx graph with  20318  nodes
created networkx graph with  20318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  114.65958547592163
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  120.43054628372192
loadDataAndPreprocess done. time esclaped:  120.43063139915466
current AstranArea= 55971.21609999376
>>> choose the cluster LOG2_G2_4_7531!

dealing with pattern# LOG2_G3_0_6964 with 2469 clusters ( size = 2 )
dealing with pattern# LOG2_G3_0_7827 with 2328 clusters ( size = 2 )
dealing with pattern# LOG2_G3_20_1537 with 1452 clusters ( size = 2 )
dealing with pattern# LOG2_G3_2903_2920 with 1421 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G3_2903_2920 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 53413.55913186073, gates: 18815, depth: 221
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G3_2903_2920.lib; read_verilog /tmp/9AQO0OSE7B.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G3_2903_2920.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9AQO0OSE7B.v
Parsing Verilog input from `/tmp/9AQO0OSE7B.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9e735ebd93
CPU: user 1.63s system 0.08s, MEM: 175.57 MB total, 167.28 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18815, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3394), ('NAND3X1', 2634), ('OAI21X1', 1965), ('AOI21X1', 1923), ('INVX1', 1742), ('NOR3X1', 1599), ('XNOR2X1', 1385), ('LOG2_G3_2903_2920', 1196), ('NOR2X1', 924), ('LOG2_G0_0_7117', 750), ('LOG2_G1_7_10', 553), ('LOG2_G2_4_7531', 306), ('AND2X2', 201), ('XOR2X1', 156), ('OR2X2', 87), ('PI', 32)]
creating networkx graph with  18847  nodes
created networkx graph with  18847  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  145.1914463043213
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  153.52539563179016
loadDataAndPreprocess done. time esclaped:  153.52548718452454
current AstranArea= 53413.55959999483
>>> choose the cluster LOG2_G3_2903_2920!

dealing with pattern# LOG2_G4_2_4 with 2292 clusters ( size = 2 )
dealing with pattern# LOG2_G4_5_3983 with 1675 clusters ( size = 2 )
dealing with pattern# LOG2_G4_175_781 with 1389 clusters ( size = 2 )
dealing with pattern# LOG2_G4_11_1880 with 1238 clusters ( size = 2 )
dealing with pattern# LOG2_G4_2_12_24 with 1151 clusters ( size = 3 )
>>> : Synthesis pattern# LOG2_G4_2_12_24 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 53441.735808730125, gates: 18257, depth: 221
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G4_2_12_24.lib; read_verilog /tmp/2ASSB7891R.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G4_2_12_24.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2ASSB7891R.v
Parsing Verilog input from `/tmp/2ASSB7891R.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 710c3923c5
CPU: user 1.62s system 0.10s, MEM: 172.21 MB total, 164.11 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18257, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3399), ('OAI21X1', 1968), ('AOI21X1', 1944), ('LOG2_G4_2_12_24', 1932), ('NAND3X1', 1808), ('XNOR2X1', 1377), ('INVX1', 1236), ('LOG2_G3_2903_2920', 1179), ('NOR2X1', 819), ('LOG2_G0_0_7117', 701), ('LOG2_G1_7_10', 549), ('NOR3X1', 494), ('AND2X2', 306), ('LOG2_G2_4_7531', 295), ('XOR2X1', 164), ('OR2X2', 86), ('PI', 32)]
creating networkx graph with  18289  nodes
created networkx graph with  18289  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  172.94960236549377
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  179.11572098731995
loadDataAndPreprocess done. time esclaped:  179.1157886981964
current AstranArea= 53441.736099995775
>>> area increased after remapping!

dealing with pattern# LOG2_G4_2_89 with 1146 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G4_2_89 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 53159.03025782108, gates: 18586, depth: 221
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G4_2_89.lib; read_verilog /tmp/AVLAYWL9FC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/log2//LOG2_G4_2_89.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AVLAYWL9FC.v
Parsing Verilog input from `/tmp/AVLAYWL9FC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1d55abca8c
CPU: user 1.67s system 0.09s, MEM: 173.96 MB total, 165.57 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18586, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3365), ('NAND3X1', 2363), ('AOI21X1', 1990), ('OAI21X1', 1920), ('NOR3X1', 1557), ('INVX1', 1530), ('XNOR2X1', 1383), ('LOG2_G3_2903_2920', 1171), ('NOR2X1', 966), ('LOG2_G0_0_7117', 778), ('LOG2_G1_7_10', 499), ('LOG2_G2_4_7531', 307), ('LOG2_G4_2_89', 299), ('AND2X2', 197), ('XOR2X1', 171), ('OR2X2', 90), ('PI', 32)]
creating networkx graph with  18618  nodes
created networkx graph with  18618  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  190.1556007862091
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  194.98390364646912
loadDataAndPreprocess done. time esclaped:  194.98396372795105
current AstranArea= 53159.030699994815
>>> choose the cluster LOG2_G4_2_89!

saveArea= 5547.583499995882  /  9.449673730284315 %
=================================================================================
 max 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 6006.570600032806, gates: 2694, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//max.lib; read_verilog /tmp/DTH70629XS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//max.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DTH70629XS.v
Parsing Verilog input from `/tmp/DTH70629XS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: eb23b18957
CPU: user 0.21s system 0.01s, MEM: 37.91 MB total, 31.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2694, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 662), ('OAI21X1', 515), ('PI', 512), ('NAND2X1', 488), ('AOI21X1', 417), ('NOR2X1', 211), ('NAND3X1', 192), ('OR2X2', 91), ('NOR3X1', 72), ('AND2X2', 46)]
creating networkx graph with  3206  nodes
created networkx graph with  3206  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.27352190017700195
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.777083158493042
loadDataAndPreprocess done. time esclaped:  0.7771382331848145
originalArea= 6006.570700000009
initial AstranArea= 6006.570700000009
dealing with pattern# MAX_G0_0_1135 with 341 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G0_0_1135 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5821.649711370468, gates: 2549, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G0_0_1135.lib; read_verilog /tmp/D0GN2BNK6I.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G0_0_1135.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/D0GN2BNK6I.v
Parsing Verilog input from `/tmp/D0GN2BNK6I.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8c15553adc
CPU: user 0.19s system 0.02s, MEM: 36.88 MB total, 30.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2549, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 559), ('PI', 512), ('AOI21X1', 450), ('NAND2X1', 443), ('OAI21X1', 389), ('NOR2X1', 201), ('NAND3X1', 190), ('MAX_G0_0_1135', 119), ('OR2X2', 98), ('AND2X2', 56), ('NOR3X1', 44)]
creating networkx graph with  3061  nodes
created networkx graph with  3061  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.9800312519073486
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.395453691482544
loadDataAndPreprocess done. time esclaped:  3.3955063819885254
current AstranArea= 5821.649800000007
>>> choose the cluster MAX_G0_0_1135!

dealing with pattern# MAX_G1_2_11 with 248 clusters ( size = 2 )
dealing with pattern# MAX_G1_2_9 with 237 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G1_2_9 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5827.678824067116, gates: 2565, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G1_2_9.lib; read_verilog /tmp/6HPJ9N1D54.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G1_2_9.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6HPJ9N1D54.v
Parsing Verilog input from `/tmp/6HPJ9N1D54.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: afdbf27462
CPU: user 0.19s system 0.02s, MEM: 36.79 MB total, 30.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2565, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 558), ('NAND2X1', 549), ('PI', 512), ('OAI21X1', 461), ('NAND3X1', 201), ('AOI21X1', 192), ('OR2X2', 170), ('AND2X2', 135), ('NOR2X1', 98), ('MAX_G0_0_1135', 96), ('MAX_G1_2_9', 85), ('NOR3X1', 20)]
creating networkx graph with  3077  nodes
created networkx graph with  3077  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.32056736946106
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.815595865249634
loadDataAndPreprocess done. time esclaped:  5.815645456314087
current AstranArea= 5827.67890000004
>>> area increased after remapping!

dealing with pattern# MAX_G1_1231_1232 with 161 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G1_1231_1232 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5570.425311803818, gates: 2200, depth: 177
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G1_1231_1232.lib; read_verilog /tmp/D3K7JMOXMY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G1_1231_1232.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/D3K7JMOXMY.v
Parsing Verilog input from `/tmp/D3K7JMOXMY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d6e6826abb
CPU: user 0.16s system 0.01s, MEM: 34.28 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2200, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 594), ('PI', 512), ('MAX_G1_1231_1232', 382), ('OAI21X1', 249), ('AOI21X1', 244), ('NAND2X1', 202), ('NAND3X1', 184), ('OR2X2', 107), ('MAX_G0_0_1135', 100), ('NOR2X1', 57), ('AND2X2', 45), ('NOR3X1', 36)]
creating networkx graph with  2712  nodes
created networkx graph with  2712  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.67447829246521
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.706288814544678
loadDataAndPreprocess done. time esclaped:  9.706360816955566
current AstranArea= 5570.425299999948
>>> choose the cluster MAX_G1_1231_1232!

dealing with pattern# MAX_G2_1_1270 with 204 clusters ( size = 3 )
>>> : Synthesis pattern# MAX_G2_1_1270 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5534.502312302589, gates: 2173, depth: 177
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G2_1_1270.lib; read_verilog /tmp/SYMVQE7PPT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G2_1_1270.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SYMVQE7PPT.v
Parsing Verilog input from `/tmp/SYMVQE7PPT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5450afa77f
CPU: user 0.17s system 0.01s, MEM: 34.14 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2173, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 566), ('PI', 512), ('MAX_G1_1231_1232', 337), ('OAI21X1', 249), ('AOI21X1', 244), ('NAND2X1', 201), ('NAND3X1', 184), ('OR2X2', 110), ('MAX_G0_0_1135', 99), ('NOR2X1', 57), ('AND2X2', 45), ('MAX_G2_1_1270', 45), ('NOR3X1', 36)]
creating networkx graph with  2685  nodes
created networkx graph with  2685  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.066325664520264
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  11.702168226242065
loadDataAndPreprocess done. time esclaped:  11.70224142074585
current AstranArea= 5534.502299999944
>>> choose the cluster MAX_G2_1_1270!

dealing with pattern# MAX_G3_1_1270 with 180 clusters ( size = 3 )
dealing with pattern# MAX_G3_1_3 with 172 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G3_1_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5468.157812356949, gates: 2168, depth: 176
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G3_1_3.lib; read_verilog /tmp/2DQEN1BOUT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G3_1_3.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2DQEN1BOUT.v
Parsing Verilog input from `/tmp/2DQEN1BOUT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7fa58dcfc7
CPU: user 0.17s system 0.01s, MEM: 34.13 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2168, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 538), ('PI', 512), ('MAX_G1_1231_1232', 298), ('NAND2X1', 278), ('OAI21X1', 256), ('AOI21X1', 242), ('NAND3X1', 181), ('MAX_G0_0_1135', 89), ('OR2X2', 82), ('MAX_G2_1_1270', 61), ('NOR2X1', 49), ('AND2X2', 39), ('MAX_G3_1_3', 29), ('NOR3X1', 26)]
creating networkx graph with  2680  nodes
created networkx graph with  2680  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  12.967321872711182
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  13.333390712738037
loadDataAndPreprocess done. time esclaped:  13.333455324172974
current AstranArea= 5468.157799999937
>>> choose the cluster MAX_G3_1_3!

dealing with pattern# MAX_G4_2_1237 with 187 clusters ( size = 3 )
dealing with pattern# MAX_G4_0_1 with 156 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G4_0_1 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5260.662636637688, gates: 2090, depth: 176
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G4_0_1.lib; read_verilog /tmp/XXJK4I1N48.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/max//MAX_G4_0_1.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XXJK4I1N48.v
Parsing Verilog input from `/tmp/XXJK4I1N48.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 32e6c7d250
CPU: user 0.16s system 0.01s, MEM: 33.45 MB total, 27.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2090, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 525), ('PI', 512), ('MAX_G1_1231_1232', 312), ('OAI21X1', 237), ('AOI21X1', 225), ('NAND2X1', 220), ('NAND3X1', 148), ('MAX_G4_0_1', 131), ('MAX_G0_0_1135', 70), ('MAX_G2_1_1270', 70), ('AND2X2', 47), ('NOR2X1', 47), ('NOR3X1', 30), ('MAX_G3_1_3', 25), ('OR2X2', 3)]
creating networkx graph with  2602  nodes
created networkx graph with  2602  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  14.804688453674316
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  14.97982931137085
loadDataAndPreprocess done. time esclaped:  14.97987699508667
current AstranArea= 5260.6625999999205
>>> choose the cluster MAX_G4_0_1!

saveArea= 745.9081000000888  /  12.41820228637428 %
=================================================================================
 mem_ctrl 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 81985.77007555962, gates: 36517, depth: 74
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//mem_ctrl.lib; read_verilog /tmp/4502L89YVU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//mem_ctrl.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4502L89YVU.v
Parsing Verilog input from `/tmp/4502L89YVU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ebc910f4ee
CPU: user 3.59s system 0.16s, MEM: 324.43 MB total, 314.35 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 36519, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 12468), ('NAND3X1', 8556), ('OAI21X1', 5297), ('INVX1', 3623), ('AOI21X1', 3609), ('PI', 1204), ('NOR2X1', 988), ('NOR3X1', 736), ('OR2X2', 450), ('AND2X2', 291), ('BUFX2', 233), ('XNOR2X1', 194), ('XOR2X1', 73), ('const_1', 1)]
creating networkx graph with  37723  nodes
created networkx graph with  37723  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.7277672290802
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  19.376056671142578
loadDataAndPreprocess done. time esclaped:  19.376134634017944
originalArea= 81936.9641999991
initial AstranArea= 81936.9641999991
dealing with pattern# MEM_CTRL_G0_154_360 with 7322 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G0_154_360 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 81296.76051187515, gates: 36525, depth: 74
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//MEM_CTRL_G0_154_360.lib; read_verilog /tmp/C48721OZHS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//MEM_CTRL_G0_154_360.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/C48721OZHS.v
Parsing Verilog input from `/tmp/C48721OZHS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3f22a9e404
CPU: user 3.81s system 0.33s, MEM: 324.00 MB total, 314.21 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 36527, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 12655), ('NAND3X1', 7692), ('OAI21X1', 5058), ('AOI21X1', 3418), ('INVX1', 3176), ('MEM_CTRL_G0_154_360', 2107), ('PI', 1204), ('NOR2X1', 893), ('NOR3X1', 745), ('AND2X2', 262), ('BUFX2', 233), ('XNOR2X1', 199), ('XOR2X1', 73), ('OR2X2', 15), ('const_1', 1)]
creating networkx graph with  37731  nodes
created networkx graph with  37731  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  63.351916790008545
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  77.64451885223389
loadDataAndPreprocess done. time esclaped:  77.64461946487427
current AstranArea= 81254.99380000046
>>> choose the cluster MEM_CTRL_G0_154_360!

dealing with pattern# MEM_CTRL_G1_154_1377 with 7397 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G1_160_162 with 6064 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G1_160_162 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 5
[i] area: 80210.65320265293, gates: 34855, depth: 74
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//MEM_CTRL_G1_160_162.lib; read_verilog /tmp/VS00J2HVJ0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//MEM_CTRL_G1_160_162.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VS00J2HVJ0.v
Parsing Verilog input from `/tmp/VS00J2HVJ0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5f759001f7
CPU: user 3.79s system 0.20s, MEM: 313.80 MB total, 303.71 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (3 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 34857, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 9477), ('NAND3X1', 7858), ('OAI21X1', 4421), ('AOI21X1', 3345), ('INVX1', 3121), ('MEM_CTRL_G1_160_162', 2426), ('MEM_CTRL_G0_154_360', 2149), ('PI', 1204), ('NOR2X1', 754), ('NOR3X1', 492), ('AND2X2', 306), ('BUFX2', 233), ('XNOR2X1', 189), ('XOR2X1', 71), ('OR2X2', 14), ('const_1', 1)]
creating networkx graph with  36061  nodes
created networkx graph with  36061  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  125.8063793182373
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  140.9224705696106
loadDataAndPreprocess done. time esclaped:  140.92259001731873
current AstranArea= 80167.00919999705
>>> choose the cluster MEM_CTRL_G1_160_162!

dealing with pattern# MEM_CTRL_G2_154_303 with 6630 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G2_154_262 with 6036 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G2_154_262 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 5
[i] area: 79963.86396348476, gates: 34475, depth: 74
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//MEM_CTRL_G2_154_262.lib; read_verilog /tmp/BY04ZRCZPA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//MEM_CTRL_G2_154_262.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BY04ZRCZPA.v
Parsing Verilog input from `/tmp/BY04ZRCZPA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6e78dc734c
CPU: user 3.47s system 0.22s, MEM: 311.46 MB total, 301.54 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (3 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 34477, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 9437), ('NAND3X1', 7454), ('OAI21X1', 4439), ('AOI21X1', 3300), ('INVX1', 2747), ('MEM_CTRL_G1_160_162', 2433), ('MEM_CTRL_G0_154_360', 2200), ('PI', 1204), ('NOR2X1', 765), ('NOR3X1', 459), ('MEM_CTRL_G2_154_262', 441), ('AND2X2', 295), ('BUFX2', 233), ('XNOR2X1', 186), ('XOR2X1', 72), ('OR2X2', 15), ('const_1', 1)]
creating networkx graph with  35681  nodes
created networkx graph with  35681  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  183.32982683181763
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  200.36556100845337
loadDataAndPreprocess done. time esclaped:  200.36569905281067
current AstranArea= 79917.40409999709
>>> choose the cluster MEM_CTRL_G2_154_262!

dealing with pattern# MEM_CTRL_G3_154_302 with 6622 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G3_154_262 with 5398 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G3_159_894 with 3033 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G3_154_3345_23472 with 2520 clusters ( size = 3 )
>>> : Synthesis pattern# MEM_CTRL_G3_154_3345_23472 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 5
[i] area: 79650.71245360374, gates: 34140, depth: 74
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//MEM_CTRL_G3_154_3345_23472.lib; read_verilog /tmp/RUJV296RAD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//MEM_CTRL_G3_154_3345_23472.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RUJV296RAD.v
Parsing Verilog input from `/tmp/RUJV296RAD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b31eba6f38
CPU: user 3.56s system 0.15s, MEM: 309.73 MB total, 299.20 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 34142, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 9201), ('NAND3X1', 7468), ('OAI21X1', 4411), ('AOI21X1', 3253), ('INVX1', 2672), ('MEM_CTRL_G1_160_162', 2287), ('MEM_CTRL_G0_154_360', 1928), ('PI', 1204), ('NOR2X1', 747), ('MEM_CTRL_G2_154_262', 484), ('MEM_CTRL_G3_154_3345_23472', 478), ('NOR3X1', 440), ('AND2X2', 271), ('BUFX2', 233), ('XNOR2X1', 184), ('XOR2X1', 72), ('OR2X2', 12), ('const_1', 1)]
creating networkx graph with  35346  nodes
created networkx graph with  35346  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  247.99418568611145
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  263.1526982784271
loadDataAndPreprocess done. time esclaped:  263.15282249450684
current AstranArea= 79604.25259999715
>>> choose the cluster MEM_CTRL_G3_154_3345_23472!

dealing with pattern# MEM_CTRL_G4_154_298 with 6495 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G4_154_259 with 5399 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G4_159_898 with 2969 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G4_154_3334_23313 with 2527 clusters ( size = 3 )
dealing with pattern# MEM_CTRL_G4_159_896_1065 with 1672 clusters ( size = 3 )
dealing with pattern# MEM_CTRL_G4_154_3334_3335_3339 with 1591 clusters ( size = 4 )
dealing with pattern# MEM_CTRL_G4_155_6771 with 1548 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G4_249_250 with 1473 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G4_249_250 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 5
[i] area: 76460.30781400204, gates: 29052, depth: 74
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//MEM_CTRL_G4_249_250.lib; read_verilog /tmp/NID0NPA2ED.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/mem_ctrl//MEM_CTRL_G4_249_250.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NID0NPA2ED.v
Parsing Verilog input from `/tmp/NID0NPA2ED.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8d3ba2b739
CPU: user 3.39s system 0.19s, MEM: 266.26 MB total, 259.39 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 29054, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 5954), ('NAND3X1', 5380), ('MEM_CTRL_G4_249_250', 4957), ('OAI21X1', 2915), ('AOI21X1', 2555), ('INVX1', 2322), ('MEM_CTRL_G1_160_162', 1417), ('MEM_CTRL_G0_154_360', 1368), ('PI', 1204), ('NOR2X1', 427), ('NOR3X1', 411), ('MEM_CTRL_G3_154_3345_23472', 308), ('MEM_CTRL_G2_154_262', 286), ('BUFX2', 233), ('AND2X2', 233), ('XNOR2X1', 199), ('XOR2X1', 74), ('OR2X2', 14), ('const_1', 1)]
creating networkx graph with  30258  nodes
created networkx graph with  30258  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  311.584597826004
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  323.5573787689209
loadDataAndPreprocess done. time esclaped:  323.55748462677
current AstranArea= 76438.59199999651
>>> choose the cluster MEM_CTRL_G4_249_250!

saveArea= 5498.372200002588  /  6.710490501675981 %
=================================================================================
 multiplier 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 48909.50630235672, gates: 16684, depth: 179
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//multiplier.lib; read_verilog /tmp/0ZF43NTRGW.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//multiplier.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0ZF43NTRGW.v
Parsing Verilog input from `/tmp/0ZF43NTRGW.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6b9107a504
CPU: user 2.10s system 0.10s, MEM: 154.38 MB total, 146.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16684, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 3314), ('XNOR2X1', 3190), ('NAND2X1', 3180), ('AOI21X1', 2451), ('INVX1', 1664), ('XOR2X1', 992), ('NOR2X1', 664), ('NAND3X1', 598), ('OR2X2', 245), ('NOR3X1', 214), ('AND2X2', 172), ('PI', 128)]
creating networkx graph with  16812  nodes
created networkx graph with  16812  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.0153205394744873
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  10.031569719314575
loadDataAndPreprocess done. time esclaped:  10.031686544418335
originalArea= 48909.50739999153
initial AstranArea= 48909.50739999153
dealing with pattern# MULTIPLIER_G0_2_27 with 2531 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G0_2_27 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 48341.55351316929, gates: 16057, depth: 179
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G0_2_27.lib; read_verilog /tmp/21B076PR4H.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G0_2_27.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/21B076PR4H.v
Parsing Verilog input from `/tmp/21B076PR4H.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 33eff46d3f
CPU: user 1.49s system 0.11s, MEM: 148.52 MB total, 142.18 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16057, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 3137), ('NAND2X1', 2893), ('AOI21X1', 2828), ('OAI21X1', 1824), ('INVX1', 1320), ('MULTIPLIER_G0_2_27', 1302), ('XOR2X1', 1047), ('NAND3X1', 769), ('OR2X2', 374), ('NOR2X1', 266), ('AND2X2', 205), ('PI', 128), ('NOR3X1', 92)]
creating networkx graph with  16185  nodes
created networkx graph with  16185  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  30.957278966903687
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  40.61614179611206
loadDataAndPreprocess done. time esclaped:  40.61626076698303
current AstranArea= 48341.55449999303
>>> choose the cluster MULTIPLIER_G0_2_27!

dealing with pattern# MULTIPLIER_G1_25_27 with 1650 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G1_25_27 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 45479.456436276436, gates: 14576, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G1_25_27.lib; read_verilog /tmp/HKA1R65NFV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G1_25_27.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HKA1R65NFV.v
Parsing Verilog input from `/tmp/HKA1R65NFV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ea24a6d0c3
CPU: user 1.89s system 0.08s, MEM: 139.27 MB total, 132.72 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (1 sec), 11% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14576, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2690), ('AOI21X1', 2635), ('OAI21X1', 2041), ('MULTIPLIER_G0_2_27', 1506), ('XNOR2X1', 1493), ('MULTIPLIER_G1_25_27', 1322), ('INVX1', 1311), ('NAND3X1', 612), ('OR2X2', 336), ('NOR2X1', 236), ('AND2X2', 185), ('XOR2X1', 140), ('PI', 128), ('NOR3X1', 69)]
creating networkx graph with  14704  nodes
created networkx graph with  14704  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  63.634729862213135
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  67.13899540901184
loadDataAndPreprocess done. time esclaped:  67.13910341262817
current AstranArea= 45479.4566999949
>>> choose the cluster MULTIPLIER_G1_25_27!

dealing with pattern# MULTIPLIER_G2_10_8358 with 1444 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G2_10_8358 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 44972.75454258919, gates: 14157, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G2_10_8358.lib; read_verilog /tmp/EBORL8V359.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G2_10_8358.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/EBORL8V359.v
Parsing Verilog input from `/tmp/EBORL8V359.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f314062b77
CPU: user 1.55s system 0.07s, MEM: 136.79 MB total, 130.02 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14157, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2881), ('NAND2X1', 2396), ('OAI21X1', 2004), ('XNOR2X1', 1482), ('MULTIPLIER_G1_25_27', 1321), ('MULTIPLIER_G0_2_27', 1264), ('INVX1', 1054), ('NAND3X1', 537), ('MULTIPLIER_G2_10_8358', 309), ('OR2X2', 307), ('NOR2X1', 223), ('AND2X2', 169), ('XOR2X1', 141), ('PI', 128), ('NOR3X1', 69)]
creating networkx graph with  14285  nodes
created networkx graph with  14285  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  80.5969626903534
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  86.99208474159241
loadDataAndPreprocess done. time esclaped:  86.99223446846008
current AstranArea= 44972.754799994866
>>> choose the cluster MULTIPLIER_G2_10_8358!

dealing with pattern# MULTIPLIER_G3_10_8189 with 1274 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G3_15_399 with 772 clusters ( size = 3 )
>>> : Synthesis pattern# MULTIPLIER_G3_15_399 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 44679.897178292274, gates: 14046, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G3_15_399.lib; read_verilog /tmp/0VDFIM4JA6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G3_15_399.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0VDFIM4JA6.v
Parsing Verilog input from `/tmp/0VDFIM4JA6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2e9a7b1cba
CPU: user 1.41s system 0.08s, MEM: 135.81 MB total, 129.29 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14046, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2428), ('NAND2X1', 2376), ('OAI21X1', 2038), ('XNOR2X1', 1462), ('MULTIPLIER_G1_25_27', 1348), ('MULTIPLIER_G0_2_27', 1292), ('INVX1', 1099), ('NAND3X1', 585), ('MULTIPLIER_G2_10_8358', 313), ('OR2X2', 277), ('NOR2X1', 240), ('MULTIPLIER_G3_15_399', 231), ('AND2X2', 179), ('PI', 128), ('XOR2X1', 113), ('NOR3X1', 65)]
creating networkx graph with  14174  nodes
created networkx graph with  14174  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  101.74276971817017
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  104.97256255149841
loadDataAndPreprocess done. time esclaped:  104.97268438339233
current AstranArea= 44679.89739999565
>>> choose the cluster MULTIPLIER_G3_15_399!

dealing with pattern# MULTIPLIER_G4_12_8109 with 1211 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G4_0_7589 with 904 clusters ( size = 3 )
dealing with pattern# MULTIPLIER_G4_22_30 with 649 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G4_22_30 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 45043.37228143215, gates: 14415, depth: 177
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G4_22_30.lib; read_verilog /tmp/FDJRCQ4DOO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G4_22_30.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FDJRCQ4DOO.v
Parsing Verilog input from `/tmp/FDJRCQ4DOO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3c765341e8
CPU: user 1.50s system 0.08s, MEM: 139.05 MB total, 132.67 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14415, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 3621), ('NAND2X1', 1837), ('OAI21X1', 1551), ('XNOR2X1', 1510), ('MULTIPLIER_G1_25_27', 1262), ('MULTIPLIER_G4_22_30', 1123), ('NAND3X1', 983), ('INVX1', 938), ('MULTIPLIER_G0_2_27', 462), ('MULTIPLIER_G2_10_8358', 284), ('MULTIPLIER_G3_15_399', 259), ('NOR2X1', 186), ('XOR2X1', 173), ('PI', 128), ('AND2X2', 103), ('NOR3X1', 75), ('OR2X2', 48)]
creating networkx graph with  14543  nodes
created networkx graph with  14543  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  119.89936304092407
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  123.14101457595825
loadDataAndPreprocess done. time esclaped:  123.1412148475647
current AstranArea= 45043.372499995276
>>> area increased after remapping!

dealing with pattern# MULTIPLIER_G4_1_19 with 562 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G4_12_7685 with 548 clusters ( size = 3 )
>>> : Synthesis pattern# MULTIPLIER_G4_12_7685 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 43851.75168347359, gates: 13880, depth: 178
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G4_12_7685.lib; read_verilog /tmp/U5IOJ8XNNN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/multiplier//MULTIPLIER_G4_12_7685.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/U5IOJ8XNNN.v
Parsing Verilog input from `/tmp/U5IOJ8XNNN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ce5d15c842
CPU: user 1.57s system 0.08s, MEM: 134.76 MB total, 128.27 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13880, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2442), ('NAND2X1', 2358), ('OAI21X1', 2050), ('XNOR2X1', 1459), ('MULTIPLIER_G0_2_27', 1316), ('MULTIPLIER_G4_12_7685', 1140), ('INVX1', 950), ('NAND3X1', 585), ('MULTIPLIER_G2_10_8358', 275), ('OR2X2', 262), ('MULTIPLIER_G3_15_399', 244), ('NOR2X1', 241), ('MULTIPLIER_G1_25_27', 203), ('AND2X2', 166), ('PI', 128), ('XOR2X1', 126), ('NOR3X1', 63)]
creating networkx graph with  14008  nodes
created networkx graph with  14008  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  132.3236038684845
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  135.7369658946991
loadDataAndPreprocess done. time esclaped:  135.7370855808258
current AstranArea= 43851.75199999683
>>> choose the cluster MULTIPLIER_G4_12_7685!

saveArea= 5057.755399994705  /  10.341047515836523 %
=================================================================================
 priority 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 2344.153460264206, gates: 1072, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//priority.lib; read_verilog /tmp/UXQW1F32E0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//priority.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UXQW1F32E0.v
Parsing Verilog input from `/tmp/UXQW1F32E0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a5865b699d
CPU: user 0.09s system 0.00s, MEM: 24.54 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1072, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 255), ('NAND2X1', 229), ('OAI21X1', 211), ('PI', 128), ('NAND3X1', 109), ('NOR2X1', 105), ('AOI21X1', 104), ('NOR3X1', 42), ('AND2X2', 11), ('OR2X2', 6)]
creating networkx graph with  1200  nodes
created networkx graph with  1200  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.13865232467651367
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.3161962032318115
loadDataAndPreprocess done. time esclaped:  0.3163015842437744
originalArea= 2344.153500000006
initial AstranArea= 2344.153500000006
dealing with pattern# PRIORITY_G0_2_565 with 171 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G0_2_565 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 2559.0521582365036, gates: 1167, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G0_2_565.lib; read_verilog /tmp/5K3JC63LMI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G0_2_565.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5K3JC63LMI.v
Parsing Verilog input from `/tmp/5K3JC63LMI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f3053deec7
CPU: user 0.10s system 0.01s, MEM: 25.27 MB total, 18.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1167, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 316), ('OAI21X1', 239), ('NAND2X1', 215), ('AOI21X1', 163), ('PI', 128), ('NOR2X1', 100), ('NAND3X1', 76), ('NOR3X1', 37), ('PRIORITY_G0_2_565', 9), ('OR2X2', 8), ('AND2X2', 4)]
creating networkx graph with  1295  nodes
created networkx graph with  1295  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.4121956825256348
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.612563133239746
loadDataAndPreprocess done. time esclaped:  1.6126408576965332
current AstranArea= 2559.0522000000074
>>> area increased after remapping!

dealing with pattern# PRIORITY_G0_0_1069 with 111 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G0_0_1069 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 2265.283977150917, gates: 1030, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G0_0_1069.lib; read_verilog /tmp/Y2A2JHK7DH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G0_0_1069.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Y2A2JHK7DH.v
Parsing Verilog input from `/tmp/Y2A2JHK7DH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 717f5108a6
CPU: user 0.09s system 0.01s, MEM: 24.23 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1030, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 208), ('OAI21X1', 205), ('INVX1', 201), ('PI', 128), ('PRIORITY_G0_0_1069', 107), ('AOI21X1', 98), ('NOR2X1', 89), ('NAND3X1', 70), ('NOR3X1', 38), ('AND2X2', 12), ('OR2X2', 2)]
creating networkx graph with  1158  nodes
created networkx graph with  1158  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.2489540576934814
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.405355453491211
loadDataAndPreprocess done. time esclaped:  2.4054348468780518
current AstranArea= 2265.284000000002
>>> choose the cluster PRIORITY_G0_0_1069!

dealing with pattern# PRIORITY_G1_2_540 with 134 clusters ( size = 2 )
dealing with pattern# PRIORITY_G1_625_626 with 75 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G1_625_626 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1807.5203357934952, gates: 660, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G1_625_626.lib; read_verilog /tmp/VUQD69IDHG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G1_625_626.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VUQD69IDHG.v
Parsing Verilog input from `/tmp/VUQD69IDHG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6a67923eaa
CPU: user 0.06s system 0.00s, MEM: 21.26 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 660, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 221), ('PI', 128), ('INVX1', 95), ('NAND2X1', 86), ('PRIORITY_G0_0_1069', 76), ('NAND3X1', 65), ('NOR2X1', 65), ('NOR3X1', 40), ('OAI21X1', 6), ('AOI21X1', 5), ('AND2X2', 1)]
creating networkx graph with  788  nodes
created networkx graph with  788  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.3616669178009033
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.4149515628814697
loadDataAndPreprocess done. time esclaped:  3.415030002593994
current AstranArea= 1807.5203000000117
>>> choose the cluster PRIORITY_G1_625_626!

dealing with pattern# PRIORITY_G2_2_450 with 128 clusters ( size = 2 )
dealing with pattern# PRIORITY_G2_0_316 with 82 clusters ( size = 2 )
dealing with pattern# PRIORITY_G2_2_449_450 with 63 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G2_2_449_450 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1806.2832359075546, gates: 659, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G2_2_449_450.lib; read_verilog /tmp/W8LG32I2X6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G2_2_449_450.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/W8LG32I2X6.v
Parsing Verilog input from `/tmp/W8LG32I2X6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0d7d481ebe
CPU: user 0.06s system 0.00s, MEM: 21.25 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 659, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 221), ('PI', 128), ('INVX1', 94), ('NAND2X1', 85), ('PRIORITY_G0_0_1069', 77), ('NAND3X1', 65), ('NOR2X1', 65), ('NOR3X1', 39), ('OAI21X1', 6), ('AOI21X1', 5), ('AND2X2', 2)]
creating networkx graph with  787  nodes
created networkx graph with  787  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.103832006454468
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.281010150909424
loadDataAndPreprocess done. time esclaped:  7.2811174392700195
current AstranArea= 1806.283200000012
>>> choose the cluster PRIORITY_G2_2_449_450!

dealing with pattern# PRIORITY_G3_2_450 with 128 clusters ( size = 2 )
dealing with pattern# PRIORITY_G3_0_316 with 81 clusters ( size = 2 )
dealing with pattern# PRIORITY_G3_2_449_450 with 63 clusters ( size = 3 )
dealing with pattern# PRIORITY_G3_35_632_633 with 13 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G3_35_632_633 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1820.3678382635117, gates: 659, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G3_35_632_633.lib; read_verilog /tmp/WT90U4DNH2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G3_35_632_633.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WT90U4DNH2.v
Parsing Verilog input from `/tmp/WT90U4DNH2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: db8f5ffc03
CPU: user 0.05s system 0.01s, MEM: 21.25 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 659, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 221), ('PI', 128), ('INVX1', 94), ('NAND2X1', 91), ('PRIORITY_G0_0_1069', 72), ('NOR2X1', 64), ('NAND3X1', 48), ('PRIORITY_G3_35_632_633', 29), ('NOR3X1', 27), ('OAI21X1', 6), ('AOI21X1', 5), ('AND2X2', 2)]
creating networkx graph with  787  nodes
created networkx graph with  787  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.985224962234497
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.03184199333191
loadDataAndPreprocess done. time esclaped:  8.03192400932312
current AstranArea= 1820.367800000006
>>> area increased after remapping!

dealing with pattern# PRIORITY_G3_35_241_632_633 with 7 clusters ( size = 4 )
>>> : Synthesis pattern# PRIORITY_G3_35_241_632_633 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1806.2832359075546, gates: 659, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G3_35_241_632_633.lib; read_verilog /tmp/247F1YXCV7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G3_35_241_632_633.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/247F1YXCV7.v
Parsing Verilog input from `/tmp/247F1YXCV7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 955a6b9c48
CPU: user 0.06s system 0.01s, MEM: 21.25 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 659, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 221), ('PI', 128), ('INVX1', 94), ('NAND2X1', 85), ('PRIORITY_G0_0_1069', 77), ('NAND3X1', 65), ('NOR2X1', 65), ('NOR3X1', 39), ('OAI21X1', 6), ('AOI21X1', 5), ('AND2X2', 2)]
creating networkx graph with  787  nodes
created networkx graph with  787  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.63641881942749
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.90798544883728
loadDataAndPreprocess done. time esclaped:  8.9080650806427
current AstranArea= 1806.283200000012
>>> area increased after remapping!

dealing with pattern# PRIORITY_G3_482_483 with 7 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G3_482_483 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1845.1956315040588, gates: 694, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G3_482_483.lib; read_verilog /tmp/LZJ158A40F.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G3_482_483.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LZJ158A40F.v
Parsing Verilog input from `/tmp/LZJ158A40F.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c37e5777a8
CPU: user 0.06s system 0.01s, MEM: 21.41 MB total, 15.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 694, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 221), ('INVX1', 129), ('PI', 128), ('NAND2X1', 127), ('NOR2X1', 64), ('PRIORITY_G3_482_483', 51), ('NAND3X1', 45), ('PRIORITY_G0_0_1069', 35), ('NOR3X1', 9), ('OAI21X1', 6), ('AOI21X1', 5), ('AND2X2', 2)]
creating networkx graph with  822  nodes
created networkx graph with  822  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  9.494345426559448
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.56793737411499
loadDataAndPreprocess done. time esclaped:  9.568006753921509
current AstranArea= 1845.1956000000034
>>> area increased after remapping!

dealing with pattern# PRIORITY_G3_97_106 with 6 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G3_97_106 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1796.89723610878, gates: 653, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G3_97_106.lib; read_verilog /tmp/OSXC9O7AP0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G3_97_106.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OSXC9O7AP0.v
Parsing Verilog input from `/tmp/OSXC9O7AP0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0e6d9fc0d3
CPU: user 0.05s system 0.02s, MEM: 21.25 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 653, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 215), ('PI', 128), ('INVX1', 88), ('NAND2X1', 86), ('PRIORITY_G0_0_1069', 77), ('NAND3X1', 65), ('NOR2X1', 65), ('NOR3X1', 39), ('OAI21X1', 6), ('PRIORITY_G3_97_106', 6), ('AOI21X1', 5), ('AND2X2', 1)]
creating networkx graph with  781  nodes
created networkx graph with  781  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  10.153954982757568
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  10.433502435684204
loadDataAndPreprocess done. time esclaped:  10.433578729629517
current AstranArea= 1796.8972000000122
>>> choose the cluster PRIORITY_G3_97_106!

dealing with pattern# PRIORITY_G4_2_450 with 128 clusters ( size = 2 )
dealing with pattern# PRIORITY_G4_0_316 with 82 clusters ( size = 2 )
dealing with pattern# PRIORITY_G4_2_449_450 with 65 clusters ( size = 3 )
dealing with pattern# PRIORITY_G4_41_547_548 with 11 clusters ( size = 3 )
dealing with pattern# PRIORITY_G4_41_227_547_548 with 6 clusters ( size = 4 )
dealing with pattern# PRIORITY_G4_482_483 with 6 clusters ( size = 2 )
dealing with pattern# PRIORITY_G4_497_565_566_567 with 4 clusters ( size = 4 )
dealing with pattern# PRIORITY_G4_61_621 with 4 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G4_61_621 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1796.89723610878, gates: 653, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G4_61_621.lib; read_verilog /tmp/I3PNY3ZE38.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G4_61_621.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/I3PNY3ZE38.v
Parsing Verilog input from `/tmp/I3PNY3ZE38.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1bd624d8ca
CPU: user 0.06s system 0.02s, MEM: 21.25 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 653, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 215), ('PI', 128), ('INVX1', 88), ('NAND2X1', 86), ('PRIORITY_G0_0_1069', 77), ('NAND3X1', 65), ('NOR2X1', 65), ('NOR3X1', 39), ('OAI21X1', 6), ('PRIORITY_G3_97_106', 6), ('AOI21X1', 5), ('AND2X2', 1)]
creating networkx graph with  781  nodes
created networkx graph with  781  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.134254932403564
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  11.180611848831177
loadDataAndPreprocess done. time esclaped:  11.180692195892334
current AstranArea= 1796.8972000000122
>>> area increased after remapping!

dealing with pattern# PRIORITY_G4_97_106 with 3 clusters ( size = 3 )
dealing with pattern# PRIORITY_G4_565_566_567 with 3 clusters ( size = 3 )
dealing with pattern# PRIORITY_G4_497_565_566 with 3 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G4_497_565_566 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1796.5141361951828, gates: 652, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G4_497_565_566.lib; read_verilog /tmp/DEBYK2FI1Q.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/priority//PRIORITY_G4_497_565_566.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DEBYK2FI1Q.v
Parsing Verilog input from `/tmp/DEBYK2FI1Q.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3c86c0b023
CPU: user 0.07s system 0.01s, MEM: 21.25 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 652, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 214), ('PI', 128), ('INVX1', 87), ('NAND2X1', 86), ('PRIORITY_G0_0_1069', 76), ('NAND3X1', 65), ('NOR2X1', 65), ('NOR3X1', 37), ('PRIORITY_G3_97_106', 7), ('OAI21X1', 6), ('PRIORITY_G4_497_565_566', 4), ('AOI21X1', 4), ('PRIORITY_G2_2_449_450', 1)]
creating networkx graph with  780  nodes
created networkx graph with  780  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.779255867004395
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  11.8246910572052
loadDataAndPreprocess done. time esclaped:  11.824772596359253
current AstranArea= 1796.514100000012
>>> choose the cluster PRIORITY_G4_497_565_566!

saveArea= 547.6393999999939  /  23.361925744196892 %
=================================================================================
 router 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 574.4231873750687, gates: 240, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//router.lib; read_verilog /tmp/TZJXTXJUAP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//router.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TZJXTXJUAP.v
Parsing Verilog input from `/tmp/TZJXTXJUAP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4133cd6536
CPU: user 0.02s system 0.00s, MEM: 17.75 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 267, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 60), ('PI', 60), ('NAND3X1', 54), ('NAND2X1', 35), ('const_0', 27), ('OAI21X1', 24), ('NOR3X1', 22), ('XNOR2X1', 16), ('AOI21X1', 10), ('OR2X2', 7), ('NOR2X1', 6), ('XOR2X1', 5), ('AND2X2', 1)]
creating networkx graph with  327  nodes
created networkx graph with  327  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.041072845458984375
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.10853433609008789
loadDataAndPreprocess done. time esclaped:  0.10863089561462402
originalArea= 569.7301999999999
initial AstranArea= 569.7301999999999
dealing with pattern# ROUTER_G0_28_121 with 49 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G0_28_121 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 565.2957888841629, gates: 231, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G0_28_121.lib; read_verilog /tmp/72EVSOMNV4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G0_28_121.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/72EVSOMNV4.v
Parsing Verilog input from `/tmp/72EVSOMNV4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ca719907be
CPU: user 0.02s system 0.00s, MEM: 17.64 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 11% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 258, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 50), ('NAND3X1', 46), ('NAND2X1', 37), ('const_0', 27), ('OAI21X1', 23), ('NOR3X1', 18), ('XNOR2X1', 15), ('AOI21X1', 13), ('ROUTER_G0_28_121', 12), ('NOR2X1', 8), ('XOR2X1', 5), ('OR2X2', 3), ('AND2X2', 1)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.6469216346740723
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.6858763694763184
loadDataAndPreprocess done. time esclaped:  0.6859698295593262
current AstranArea= 560.6027999999999
>>> choose the cluster ROUTER_G0_28_121!

dealing with pattern# ROUTER_G1_30_31 with 33 clusters ( size = 2 )
dealing with pattern# ROUTER_G1_38_39 with 18 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G1_38_39 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 555.5290905237198, gates: 219, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G1_38_39.lib; read_verilog /tmp/81AU0OXCWI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G1_38_39.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/81AU0OXCWI.v
Parsing Verilog input from `/tmp/81AU0OXCWI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e7d8257ee7
CPU: user 0.02s system 0.00s, MEM: 17.52 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 246, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 45), ('NAND3X1', 38), ('NAND2X1', 30), ('const_0', 27), ('NOR3X1', 19), ('AOI21X1', 18), ('ROUTER_G0_28_121', 16), ('XNOR2X1', 16), ('OAI21X1', 15), ('ROUTER_G1_38_39', 11), ('AND2X2', 5), ('XOR2X1', 4), ('NOR2X1', 2)]
creating networkx graph with  306  nodes
created networkx graph with  306  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.2505218982696533
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.2775180339813232
loadDataAndPreprocess done. time esclaped:  1.277592420578003
current AstranArea= 550.8360999999999
>>> choose the cluster ROUTER_G1_38_39!

dealing with pattern# ROUTER_G2_30_31 with 18 clusters ( size = 2 )
dealing with pattern# ROUTER_G2_28_104 with 12 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G2_28_104 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 554.8905918598175, gates: 214, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G2_28_104.lib; read_verilog /tmp/A409AQQVF6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G2_28_104.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/A409AQQVF6.v
Parsing Verilog input from `/tmp/A409AQQVF6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7eef5a906a
CPU: user 0.02s system 0.01s, MEM: 17.51 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 11% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 241, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 41), ('NAND3X1', 38), ('NAND2X1', 29), ('const_0', 27), ('AOI21X1', 18), ('ROUTER_G0_28_121', 16), ('XNOR2X1', 16), ('OAI21X1', 15), ('NOR3X1', 15), ('ROUTER_G1_38_39', 11), ('AND2X2', 5), ('ROUTER_G2_28_104', 5), ('XOR2X1', 4), ('NOR2X1', 1)]
creating networkx graph with  301  nodes
created networkx graph with  301  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.892362117767334
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.9176561832427979
loadDataAndPreprocess done. time esclaped:  1.9177348613739014
current AstranArea= 550.1975999999999
>>> choose the cluster ROUTER_G2_28_104!

dealing with pattern# ROUTER_G3_30_31 with 17 clusters ( size = 2 )
dealing with pattern# ROUTER_G3_28_103 with 12 clusters ( size = 3 )
dealing with pattern# ROUTER_G3_32_109 with 12 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G3_32_109 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 554.9336924552917, gates: 216, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G3_32_109.lib; read_verilog /tmp/9R9IGJVN2Q.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G3_32_109.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9R9IGJVN2Q.v
Parsing Verilog input from `/tmp/9R9IGJVN2Q.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 617d7d435d
CPU: user 0.02s system 0.01s, MEM: 17.52 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 11% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 243, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 41), ('NAND3X1', 38), ('const_0', 27), ('NAND2X1', 25), ('OAI21X1', 18), ('AOI21X1', 16), ('XNOR2X1', 15), ('ROUTER_G0_28_121', 15), ('NOR3X1', 15), ('ROUTER_G1_38_39', 10), ('ROUTER_G3_32_109', 8), ('AND2X2', 6), ('XOR2X1', 4), ('ROUTER_G2_28_104', 4), ('OR2X2', 1)]
creating networkx graph with  303  nodes
created networkx graph with  303  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.6363463401794434
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.662958860397339
loadDataAndPreprocess done. time esclaped:  2.6630382537841797
current AstranArea= 550.2406999999998
>>> area increased after remapping!

dealing with pattern# ROUTER_G3_28_87 with 10 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G3_28_87 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# ROUTER_G3_36_38 with 9 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G3_36_38 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 552.8433921337128, gates: 212, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G3_36_38.lib; read_verilog /tmp/S3NDJWF3IQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G3_36_38.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/S3NDJWF3IQ.v
Parsing Verilog input from `/tmp/S3NDJWF3IQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b0b7ac41e3
CPU: user 0.03s system 0.00s, MEM: 17.51 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 76% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 239, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 39), ('NAND3X1', 38), ('NAND2X1', 29), ('const_0', 27), ('AOI21X1', 18), ('ROUTER_G0_28_121', 17), ('XNOR2X1', 15), ('NOR3X1', 15), ('OAI21X1', 13), ('ROUTER_G1_38_39', 11), ('XOR2X1', 5), ('ROUTER_G2_28_104', 5), ('AND2X2', 4), ('ROUTER_G3_36_38', 2), ('NOR2X1', 1)]
creating networkx graph with  299  nodes
created networkx graph with  299  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.548806667327881
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.573376417160034
loadDataAndPreprocess done. time esclaped:  3.573453664779663
current AstranArea= 548.1503999999999
>>> choose the cluster ROUTER_G3_36_38!

dealing with pattern# ROUTER_G4_33_61 with 19 clusters ( size = 2 )
dealing with pattern# ROUTER_G4_30_31 with 12 clusters ( size = 3 )
dealing with pattern# ROUTER_G4_28_56 with 12 clusters ( size = 2 )
dealing with pattern# ROUTER_G4_27_72 with 11 clusters ( size = 2 )
dealing with pattern# ROUTER_G4_28_115 with 9 clusters ( size = 3 )
dealing with pattern# ROUTER_G4_27_42_43 with 7 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G4_27_42_43 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 553.1418921947479, gates: 212, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_27_42_43.lib; read_verilog /tmp/VCVSCQR343.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_27_42_43.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VCVSCQR343.v
Parsing Verilog input from `/tmp/VCVSCQR343.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a4c6c84b6c
CPU: user 0.03s system 0.00s, MEM: 17.51 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 77% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 239, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 39), ('NAND3X1', 39), ('NAND2X1', 29), ('const_0', 27), ('AOI21X1', 18), ('ROUTER_G0_28_121', 16), ('XNOR2X1', 15), ('NOR3X1', 15), ('OAI21X1', 13), ('ROUTER_G1_38_39', 11), ('XOR2X1', 5), ('ROUTER_G2_28_104', 5), ('AND2X2', 4), ('ROUTER_G4_27_42_43', 1), ('ROUTER_G3_36_38', 1), ('NOR2X1', 1)]
creating networkx graph with  299  nodes
created networkx graph with  299  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.217774152755737
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.242136001586914
loadDataAndPreprocess done. time esclaped:  4.242217063903809
current AstranArea= 548.4488999999999
>>> area increased after remapping!

dealing with pattern# ROUTER_G4_35_36 with 7 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G4_35_36 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 554.2081921100616, gates: 216, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_35_36.lib; read_verilog /tmp/C7Z70LHQ0B.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_35_36.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/C7Z70LHQ0B.v
Parsing Verilog input from `/tmp/C7Z70LHQ0B.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 039b5c5734
CPU: user 0.04s system 0.00s, MEM: 17.52 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 75% 2x read_verilog (0 sec), 17% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 243, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 41), ('NAND3X1', 39), ('NAND2X1', 33), ('const_0', 27), ('AOI21X1', 18), ('ROUTER_G0_28_121', 15), ('XNOR2X1', 15), ('OAI21X1', 14), ('NOR3X1', 14), ('ROUTER_G1_38_39', 10), ('ROUTER_G2_28_104', 5), ('XOR2X1', 4), ('AND2X2', 3), ('NOR2X1', 2), ('ROUTER_G4_35_36', 2), ('ROUTER_G3_36_38', 1)]
creating networkx graph with  303  nodes
created networkx graph with  303  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.710489749908447
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.73649001121521
loadDataAndPreprocess done. time esclaped:  4.736560344696045
current AstranArea= 549.5151999999999
>>> area increased after remapping!

dealing with pattern# ROUTER_G4_27_43 with 7 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G4_27_43 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 553.0133918523788, gates: 213, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_27_43.lib; read_verilog /tmp/9R8PGZ6ZTP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_27_43.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9R8PGZ6ZTP.v
Parsing Verilog input from `/tmp/9R8PGZ6ZTP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 61594caa41
CPU: user 0.02s system 0.00s, MEM: 17.51 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 240, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 40), ('NAND3X1', 39), ('NAND2X1', 29), ('const_0', 27), ('AOI21X1', 20), ('ROUTER_G0_28_121', 16), ('XNOR2X1', 15), ('NOR3X1', 15), ('OAI21X1', 13), ('ROUTER_G1_38_39', 10), ('XOR2X1', 5), ('ROUTER_G2_28_104', 5), ('AND2X2', 4), ('ROUTER_G3_36_38', 1), ('NOR2X1', 1)]
creating networkx graph with  300  nodes
created networkx graph with  300  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.4372735023498535
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.4607062339782715
loadDataAndPreprocess done. time esclaped:  5.46078085899353
current AstranArea= 548.3204
>>> area increased after remapping!

dealing with pattern# ROUTER_G4_59_114 with 6 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G4_59_114 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 554.0381923913956, gates: 213, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_59_114.lib; read_verilog /tmp/0KP8W2RPPH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_59_114.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0KP8W2RPPH.v
Parsing Verilog input from `/tmp/0KP8W2RPPH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ec79fb36a5
CPU: user 0.04s system 0.00s, MEM: 17.51 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 75% 2x read_verilog (0 sec), 17% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 240, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 40), ('NAND3X1', 36), ('NAND2X1', 31), ('const_0', 27), ('NOR3X1', 18), ('ROUTER_G0_28_121', 16), ('AOI21X1', 15), ('XNOR2X1', 15), ('OAI21X1', 13), ('ROUTER_G1_38_39', 12), ('XOR2X1', 5), ('ROUTER_G2_28_104', 5), ('AND2X2', 4), ('ROUTER_G4_59_114', 2), ('ROUTER_G3_36_38', 1)]
creating networkx graph with  300  nodes
created networkx graph with  300  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.015631198883057
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.041274547576904
loadDataAndPreprocess done. time esclaped:  6.0413641929626465
current AstranArea= 549.3452
>>> area increased after remapping!

dealing with pattern# ROUTER_G4_28_59_114 with 5 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G4_28_59_114 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 552.8433921337128, gates: 212, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_28_59_114.lib; read_verilog /tmp/BLYJRSSCOF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_28_59_114.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BLYJRSSCOF.v
Parsing Verilog input from `/tmp/BLYJRSSCOF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 43f4968b85
CPU: user 0.02s system 0.01s, MEM: 17.51 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 77% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 239, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 39), ('NAND3X1', 38), ('NAND2X1', 29), ('const_0', 27), ('AOI21X1', 18), ('ROUTER_G0_28_121', 17), ('XNOR2X1', 15), ('NOR3X1', 15), ('OAI21X1', 13), ('ROUTER_G1_38_39', 11), ('XOR2X1', 5), ('ROUTER_G2_28_104', 5), ('AND2X2', 4), ('ROUTER_G3_36_38', 2), ('NOR2X1', 1)]
creating networkx graph with  299  nodes
created networkx graph with  299  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.543579578399658
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  6.567751407623291
loadDataAndPreprocess done. time esclaped:  6.567833185195923
current AstranArea= 548.1503999999999
>>> area increased after remapping!

dealing with pattern# ROUTER_G4_42_68_121 with 5 clusters ( size = 3 )
dealing with pattern# ROUTER_G4_28_114 with 5 clusters ( size = 2 )
dealing with pattern# ROUTER_G4_30_54 with 5 clusters ( size = 2 )
dealing with pattern# ROUTER_G4_35_96 with 4 clusters ( size = 4 )
>>> : Synthesis pattern# ROUTER_G4_35_96 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 552.7156924009323, gates: 211, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_35_96.lib; read_verilog /tmp/SEIIVCOOWC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/router//ROUTER_G4_35_96.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SEIIVCOOWC.v
Parsing Verilog input from `/tmp/SEIIVCOOWC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9ddd6782aa
CPU: user 0.02s system 0.00s, MEM: 17.50 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 11% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 238, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 38), ('NAND3X1', 38), ('NAND2X1', 29), ('const_0', 27), ('AOI21X1', 18), ('ROUTER_G0_28_121', 17), ('XNOR2X1', 15), ('NOR3X1', 14), ('OAI21X1', 13), ('ROUTER_G1_38_39', 11), ('XOR2X1', 5), ('ROUTER_G2_28_104', 5), ('AND2X2', 4), ('ROUTER_G3_36_38', 2), ('ROUTER_G4_35_96', 1), ('NOR2X1', 1)]
creating networkx graph with  298  nodes
created networkx graph with  298  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  7.221282720565796
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.245519638061523
loadDataAndPreprocess done. time esclaped:  7.245595932006836
current AstranArea= 548.0226999999999
>>> choose the cluster ROUTER_G4_35_96!

saveArea= 21.707499999999982  /  3.8101367980844243 %
=================================================================================
 sin 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 13
[i] area: 10884.94396173954, gates: 4145, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//sin.lib; read_verilog /tmp/KMJE20EPDD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//sin.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KMJE20EPDD.v
Parsing Verilog input from `/tmp/KMJE20EPDD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3ffa966ea1
CPU: user 0.36s system 0.02s, MEM: 50.04 MB total, 43.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 4145, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 799), ('NAND3X1', 596), ('INVX1', 564), ('OAI21X1', 457), ('XNOR2X1', 435), ('NOR3X1', 387), ('AOI21X1', 356), ('NOR2X1', 255), ('XOR2X1', 180), ('AND2X2', 65), ('OR2X2', 51), ('PI', 24)]
creating networkx graph with  4169  nodes
created networkx graph with  4169  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.9348762035369873
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.920445680618286
loadDataAndPreprocess done. time esclaped:  2.9205305576324463
originalArea= 10882.59770000018
initial AstranArea= 10882.59770000018
dealing with pattern# SIN_G0_1_95 with 451 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G0_1_95 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 13
[i] area: 10816.756697773933, gates: 4176, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//SIN_G0_1_95.lib; read_verilog /tmp/PLAXZH3YVR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//SIN_G0_1_95.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PLAXZH3YVR.v
Parsing Verilog input from `/tmp/PLAXZH3YVR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ce874614ec
CPU: user 0.37s system 0.02s, MEM: 50.16 MB total, 43.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 4176, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 839), ('NAND3X1', 554), ('INVX1', 534), ('OAI21X1', 435), ('XNOR2X1', 432), ('NOR3X1', 382), ('AOI21X1', 321), ('NOR2X1', 219), ('SIN_G0_1_95', 219), ('XOR2X1', 169), ('AND2X2', 60), ('PI', 24), ('OR2X2', 12)]
creating networkx graph with  4200  nodes
created networkx graph with  4200  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  21.70709466934204
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  23.44548988342285
loadDataAndPreprocess done. time esclaped:  23.44556498527527
current AstranArea= 10816.756900000191
>>> choose the cluster SIN_G0_1_95!

dealing with pattern# SIN_G1_1_98 with 456 clusters ( size = 2 )
dealing with pattern# SIN_G1_26_55 with 397 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G1_26_55 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# SIN_G1_0_4166 with 348 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G1_0_4166 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 13
[i] area: 10587.75431072712, gates: 4035, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//SIN_G1_0_4166.lib; read_verilog /tmp/077CL40AMT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//SIN_G1_0_4166.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/077CL40AMT.v
Parsing Verilog input from `/tmp/077CL40AMT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b927dd21cc
CPU: user 0.35s system 0.02s, MEM: 48.99 MB total, 42.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 4035, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 836), ('INVX1', 467), ('NAND3X1', 461), ('OAI21X1', 431), ('XNOR2X1', 428), ('NOR3X1', 353), ('AOI21X1', 325), ('NOR2X1', 209), ('SIN_G0_1_95', 203), ('XOR2X1', 167), ('SIN_G1_0_4166', 84), ('AND2X2', 55), ('PI', 24), ('OR2X2', 16)]
creating networkx graph with  4059  nodes
created networkx graph with  4059  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  43.434306144714355
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  45.240169525146484
loadDataAndPreprocess done. time esclaped:  45.24025201797485
current AstranArea= 10587.754500000194
>>> choose the cluster SIN_G1_0_4166!

dealing with pattern# SIN_G2_1_57 with 508 clusters ( size = 2 )
dealing with pattern# SIN_G2_3_91 with 353 clusters ( size = 2 )
dealing with pattern# SIN_G2_43_1335 with 304 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G2_43_1335 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 12
[i] area: 10132.305125713348, gates: 3818, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//SIN_G2_43_1335.lib; read_verilog /tmp/8FLVVRZIEJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//SIN_G2_43_1335.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8FLVVRZIEJ.v
Parsing Verilog input from `/tmp/8FLVVRZIEJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 38c3d5b84e
CPU: user 0.32s system 0.02s, MEM: 46.93 MB total, 40.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3818, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 702), ('NAND3X1', 486), ('INVX1', 440), ('XNOR2X1', 418), ('OAI21X1', 351), ('NOR3X1', 310), ('AOI21X1', 266), ('SIN_G0_1_95', 223), ('NOR2X1', 187), ('XOR2X1', 166), ('SIN_G2_43_1335', 118), ('SIN_G1_0_4166', 80), ('AND2X2', 53), ('PI', 24), ('OR2X2', 18)]
creating networkx graph with  3842  nodes
created networkx graph with  3842  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  63.72299289703369
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  66.10864019393921
loadDataAndPreprocess done. time esclaped:  66.10872626304626
current AstranArea= 10132.30530000014
>>> choose the cluster SIN_G2_43_1335!

dealing with pattern# SIN_G3_1_57 with 524 clusters ( size = 2 )
dealing with pattern# SIN_G3_3_90 with 336 clusters ( size = 2 )
dealing with pattern# SIN_G3_264_1859 with 261 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G3_264_1859 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 12
[i] area: 9684.689828038216, gates: 3580, depth: 113
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//SIN_G3_264_1859.lib; read_verilog /tmp/1GQLRH4T7E.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//SIN_G3_264_1859.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1GQLRH4T7E.v
Parsing Verilog input from `/tmp/1GQLRH4T7E.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5583d0b8ac
CPU: user 0.31s system 0.02s, MEM: 45.34 MB total, 39.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3580, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 645), ('NAND3X1', 461), ('INVX1', 454), ('OAI21X1', 371), ('NOR3X1', 303), ('AOI21X1', 280), ('SIN_G0_1_95', 227), ('SIN_G3_264_1859', 195), ('XNOR2X1', 182), ('NOR2X1', 168), ('SIN_G2_43_1335', 108), ('SIN_G1_0_4166', 76), ('XOR2X1', 43), ('AND2X2', 42), ('OR2X2', 25), ('PI', 24)]
creating networkx graph with  3604  nodes
created networkx graph with  3604  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  84.28736066818237
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  85.67734980583191
loadDataAndPreprocess done. time esclaped:  85.67742991447449
current AstranArea= 9684.689900000107
>>> choose the cluster SIN_G3_264_1859!

dealing with pattern# SIN_G4_1_56 with 489 clusters ( size = 2 )
dealing with pattern# SIN_G4_3_72 with 336 clusters ( size = 2 )
dealing with pattern# SIN_G4_0_3572 with 225 clusters ( size = 2 )
dealing with pattern# SIN_G4_29_30_44 with 197 clusters ( size = 3 )
dealing with pattern# SIN_G4_30_450 with 182 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G4_30_450 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 12
[i] area: 9630.519233822823, gates: 3545, depth: 113
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//SIN_G4_30_450.lib; read_verilog /tmp/ED1YE76IA0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sin//SIN_G4_30_450.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ED1YE76IA0.v
Parsing Verilog input from `/tmp/ED1YE76IA0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 32d9555d9f
CPU: user 0.31s system 0.02s, MEM: 45.12 MB total, 39.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3545, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 641), ('NAND3X1', 458), ('INVX1', 424), ('OAI21X1', 364), ('NOR3X1', 301), ('AOI21X1', 239), ('SIN_G0_1_95', 235), ('SIN_G3_264_1859', 194), ('XNOR2X1', 177), ('NOR2X1', 173), ('SIN_G2_43_1335', 104), ('SIN_G1_0_4166', 84), ('SIN_G4_30_450', 49), ('XOR2X1', 46), ('AND2X2', 42), ('PI', 24), ('OR2X2', 14)]
creating networkx graph with  3569  nodes
created networkx graph with  3569  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  103.15992641448975
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  104.94919681549072
loadDataAndPreprocess done. time esclaped:  104.94928121566772
current AstranArea= 9630.5193000001
>>> choose the cluster SIN_G4_30_450!

saveArea= 1252.0784000000804  /  11.505326526956514 %
=================================================================================
 sqrt 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 47816.03733432293, gates: 18140, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//sqrt.lib; read_verilog /tmp/73CUMSNC7E.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//sqrt.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/73CUMSNC7E.v
Parsing Verilog input from `/tmp/73CUMSNC7E.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b149a01cde
CPU: user 1.64s system 0.07s, MEM: 169.93 MB total, 161.49 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18140, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 3152), ('NAND3X1', 3092), ('AOI21X1', 3070), ('INVX1', 2253), ('NAND2X1', 2162), ('XNOR2X1', 2041), ('NOR3X1', 1204), ('NOR2X1', 1076), ('PI', 128), ('AND2X2', 80), ('OR2X2', 10)]
creating networkx graph with  18268  nodes
created networkx graph with  18268  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.4722659587860107
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.473887205123901
loadDataAndPreprocess done. time esclaped:  8.473951816558838
originalArea= 47752.68289998942
initial AstranArea= 47752.68289998942
dealing with pattern# SQRT_G0_115_120 with 1745 clusters ( size = 2 )
dealing with pattern# SQRT_G0_16_110 with 1612 clusters ( size = 2 )
dealing with pattern# SQRT_G0_173_198_231 with 1493 clusters ( size = 3 )
>>> : Synthesis pattern# SQRT_G0_173_198_231 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 47816.03733432293, gates: 18140, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G0_173_198_231.lib; read_verilog /tmp/12DCO1T7RL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G0_173_198_231.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/12DCO1T7RL.v
Parsing Verilog input from `/tmp/12DCO1T7RL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 73d33359e9
CPU: user 1.70s system 0.06s, MEM: 170.14 MB total, 161.82 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18140, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 3152), ('NAND3X1', 3092), ('AOI21X1', 3070), ('INVX1', 2253), ('NAND2X1', 2162), ('XNOR2X1', 2041), ('NOR3X1', 1204), ('NOR2X1', 1076), ('PI', 128), ('AND2X2', 80), ('OR2X2', 10)]
creating networkx graph with  18268  nodes
created networkx graph with  18268  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  24.2834792137146
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  29.748005867004395
loadDataAndPreprocess done. time esclaped:  29.74810242652893
current AstranArea= 47752.68289998942
>>> area increased after remapping!

dealing with pattern# SQRT_G0_173_198_231_260 with 1451 clusters ( size = 4 )
>>> : Synthesis pattern# SQRT_G0_173_198_231_260 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 47816.03733432293, gates: 18140, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G0_173_198_231_260.lib; read_verilog /tmp/8W5LKL4QDJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G0_173_198_231_260.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8W5LKL4QDJ.v
Parsing Verilog input from `/tmp/8W5LKL4QDJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 63384224a5
CPU: user 1.76s system 0.04s, MEM: 170.21 MB total, 162.32 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18140, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 3152), ('NAND3X1', 3092), ('AOI21X1', 3070), ('INVX1', 2253), ('NAND2X1', 2162), ('XNOR2X1', 2041), ('NOR3X1', 1204), ('NOR2X1', 1076), ('PI', 128), ('AND2X2', 80), ('OR2X2', 10)]
creating networkx graph with  18268  nodes
created networkx graph with  18268  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  36.77391457557678
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  39.71020317077637
loadDataAndPreprocess done. time esclaped:  39.71027851104736
current AstranArea= 47752.68289998942
>>> area increased after remapping!

dealing with pattern# SQRT_G0_196_301_302 with 1451 clusters ( size = 3 )
dealing with pattern# SQRT_G0_278_400_430_431 with 1324 clusters ( size = 4 )
dealing with pattern# SQRT_G0_0_264 with 1115 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G0_0_264 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 41329.291956067085, gates: 15323, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G0_0_264.lib; read_verilog /tmp/70ZCY2N2QN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G0_0_264.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/70ZCY2N2QN.v
Parsing Verilog input from `/tmp/70ZCY2N2QN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3bb1733f5c
CPU: user 1.41s system 0.07s, MEM: 144.21 MB total, 137.93 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 15323, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2399), ('AOI21X1', 2322), ('NAND3X1', 2053), ('NAND2X1', 1960), ('INVX1', 1857), ('XNOR2X1', 1586), ('NOR3X1', 962), ('NOR2X1', 852), ('SQRT_G0_0_264', 802), ('XOR2X1', 403), ('PI', 128), ('AND2X2', 81), ('OR2X2', 46)]
creating networkx graph with  15451  nodes
created networkx graph with  15451  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  46.563679456710815
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  50.47632312774658
loadDataAndPreprocess done. time esclaped:  50.47639036178589
current AstranArea= 41268.28379999345
>>> choose the cluster SQRT_G0_0_264!

dealing with pattern# SQRT_G1_2_300 with 1132 clusters ( size = 2 )
dealing with pattern# SQRT_G1_133_155 with 885 clusters ( size = 2 )
dealing with pattern# SQRT_G1_1_67 with 843 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G1_1_67 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 41253.77616691589, gates: 15416, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G1_1_67.lib; read_verilog /tmp/KTLLS69ET5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G1_1_67.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KTLLS69ET5.v
Parsing Verilog input from `/tmp/KTLLS69ET5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a17410c207
CPU: user 1.43s system 0.06s, MEM: 144.73 MB total, 137.93 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 15416, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2389), ('AOI21X1', 2307), ('NAND3X1', 2114), ('INVX1', 1964), ('NAND2X1', 1950), ('XNOR2X1', 1618), ('NOR3X1', 972), ('NOR2X1', 812), ('SQRT_G0_0_264', 714), ('XOR2X1', 367), ('PI', 128), ('SQRT_G1_1_67', 124), ('AND2X2', 83), ('OR2X2', 2)]
creating networkx graph with  15544  nodes
created networkx graph with  15544  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  64.91523957252502
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  69.48620676994324
loadDataAndPreprocess done. time esclaped:  69.4862961769104
current AstranArea= 41253.77699999336
>>> choose the cluster SQRT_G1_1_67!

dealing with pattern# SQRT_G2_2_157 with 1148 clusters ( size = 2 )
dealing with pattern# SQRT_G2_46_91 with 967 clusters ( size = 2 )
dealing with pattern# SQRT_G2_1_99 with 915 clusters ( size = 2 )
dealing with pattern# SQRT_G2_1_62 with 845 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G2_1_62 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 33253.293374061584, gates: 11410, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G2_1_62.lib; read_verilog /tmp/Z1BQ2GPPUK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G2_1_62.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Z1BQ2GPPUK.v
Parsing Verilog input from `/tmp/Z1BQ2GPPUK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cff6652706
CPU: user 1.05s system 0.04s, MEM: 113.55 MB total, 106.37 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11410, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 1842), ('SQRT_G0_0_264', 1771), ('XNOR2X1', 1621), ('NAND2X1', 1313), ('NAND3X1', 1276), ('SQRT_G1_1_67', 833), ('OAI21X1', 739), ('SQRT_G2_1_62', 691), ('INVX1', 389), ('NOR3X1', 312), ('XOR2X1', 304), ('NOR2X1', 215), ('PI', 128), ('AND2X2', 102), ('OR2X2', 2)]
creating networkx graph with  11538  nodes
created networkx graph with  11538  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  82.21461176872253
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  84.85712552070618
loadDataAndPreprocess done. time esclaped:  84.85722017288208
current AstranArea= 33253.29379999856
>>> choose the cluster SQRT_G2_1_62!

dealing with pattern# SQRT_G3_113_183 with 1330 clusters ( size = 2 )
dealing with pattern# SQRT_G3_1_87 with 922 clusters ( size = 2 )
dealing with pattern# SQRT_G3_19_21 with 818 clusters ( size = 2 )
dealing with pattern# SQRT_G3_2_4 with 697 clusters ( size = 3 )
>>> : Synthesis pattern# SQRT_G3_2_4 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 33254.18967449665, gates: 11409, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G3_2_4.lib; read_verilog /tmp/JGEC7DRBQV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G3_2_4.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JGEC7DRBQV.v
Parsing Verilog input from `/tmp/JGEC7DRBQV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b1ea117702
CPU: user 1.03s system 0.05s, MEM: 113.55 MB total, 106.80 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11409, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 1842), ('SQRT_G0_0_264', 1770), ('XNOR2X1', 1622), ('NAND2X1', 1313), ('NAND3X1', 1276), ('SQRT_G1_1_67', 833), ('OAI21X1', 739), ('SQRT_G2_1_62', 691), ('INVX1', 388), ('NOR3X1', 311), ('XOR2X1', 303), ('NOR2X1', 215), ('PI', 128), ('AND2X2', 102), ('OR2X2', 2), ('SQRT_G3_2_4', 2)]
creating networkx graph with  11537  nodes
created networkx graph with  11537  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  94.33944296836853
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  96.78589367866516
loadDataAndPreprocess done. time esclaped:  96.78595972061157
current AstranArea= 33254.19009999856
>>> area increased after remapping!

dealing with pattern# SQRT_G3_1_166 with 607 clusters ( size = 3 )
>>> : Synthesis pattern# SQRT_G3_1_166 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 34927.88098978996, gates: 11960, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G3_1_166.lib; read_verilog /tmp/RUMA802JR4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G3_1_166.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RUMA802JR4.v
Parsing Verilog input from `/tmp/RUMA802JR4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 28736d22c8
CPU: user 1.10s system 0.05s, MEM: 117.92 MB total, 111.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11960, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 1862), ('XNOR2X1', 1654), ('NAND2X1', 1300), ('OAI21X1', 1272), ('SQRT_G0_0_264', 1203), ('AOI21X1', 1202), ('SQRT_G1_1_67', 864), ('NOR2X1', 817), ('SQRT_G3_1_166', 669), ('INVX1', 300), ('NOR3X1', 294), ('XOR2X1', 270), ('SQRT_G2_1_62', 138), ('PI', 128), ('AND2X2', 111), ('OR2X2', 4)]
creating networkx graph with  12088  nodes
created networkx graph with  12088  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  101.49627590179443
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  104.0771598815918
loadDataAndPreprocess done. time esclaped:  104.07725191116333
current AstranArea= 34925.53489999758
>>> area increased after remapping!

dealing with pattern# SQRT_G3_1_50 with 464 clusters ( size = 2 )
dealing with pattern# SQRT_G3_96_131_281 with 311 clusters ( size = 4 )
dealing with pattern# SQRT_G3_96_346 with 261 clusters ( size = 4 )
>>> : Synthesis pattern# SQRT_G3_96_346 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 33027.80499601364, gates: 11334, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G3_96_346.lib; read_verilog /tmp/STD7Y6TIEX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G3_96_346.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/STD7Y6TIEX.v
Parsing Verilog input from `/tmp/STD7Y6TIEX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b111b96487
CPU: user 1.04s system 0.04s, MEM: 113.17 MB total, 106.32 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11334, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 1918), ('AOI21X1', 1874), ('XNOR2X1', 1572), ('NAND2X1', 1330), ('SQRT_G0_0_264', 1251), ('SQRT_G1_1_67', 913), ('SQRT_G3_96_346', 668), ('OAI21X1', 607), ('XOR2X1', 352), ('INVX1', 322), ('NOR3X1', 180), ('NOR2X1', 139), ('SQRT_G2_1_62', 132), ('PI', 128), ('AND2X2', 73), ('OR2X2', 3)]
creating networkx graph with  11462  nodes
created networkx graph with  11462  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  107.94664144515991
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  110.95712661743164
loadDataAndPreprocess done. time esclaped:  110.95722532272339
current AstranArea= 33025.45889999821
>>> choose the cluster SQRT_G3_96_346!

dealing with pattern# SQRT_G4_86_125 with 1277 clusters ( size = 2 )
dealing with pattern# SQRT_G4_1_135 with 964 clusters ( size = 2 )
dealing with pattern# SQRT_G4_1_99 with 904 clusters ( size = 2 )
dealing with pattern# SQRT_G4_14_44 with 681 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G4_14_44 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 33414.91645145416, gates: 11405, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G4_14_44.lib; read_verilog /tmp/R5MM6IKOYC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G4_14_44.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/R5MM6IKOYC.v
Parsing Verilog input from `/tmp/R5MM6IKOYC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4772a7187d
CPU: user 1.02s system 0.06s, MEM: 113.62 MB total, 106.86 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11405, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 1983), ('XNOR2X1', 1668), ('NAND2X1', 1267), ('AOI21X1', 1170), ('SQRT_G0_0_264', 1081), ('SQRT_G1_1_67', 940), ('SQRT_G3_96_346', 792), ('SQRT_G4_14_44', 687), ('OAI21X1', 508), ('INVX1', 357), ('NOR3X1', 289), ('XOR2X1', 256), ('SQRT_G2_1_62', 150), ('NOR2X1', 147), ('PI', 128), ('AND2X2', 109), ('OR2X2', 1)]
creating networkx graph with  11533  nodes
created networkx graph with  11533  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  120.57836675643921
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  122.83294916152954
loadDataAndPreprocess done. time esclaped:  122.83302688598633
current AstranArea= 33412.57029999773
>>> area increased after remapping!

dealing with pattern# SQRT_G4_25_173_278 with 347 clusters ( size = 4 )
dealing with pattern# SQRT_G4_13_25 with 288 clusters ( size = 4 )
dealing with pattern# SQRT_G4_1_16 with 269 clusters ( size = 2 )
dealing with pattern# SQRT_G4_18_19_21 with 205 clusters ( size = 3 )
dealing with pattern# SQRT_G4_29_90 with 197 clusters ( size = 2 )
dealing with pattern# SQRT_G4_99_102 with 190 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G4_99_102 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 32719.131244897842, gates: 11341, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G4_99_102.lib; read_verilog /tmp/AJ8HZOYPCQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/sqrt//SQRT_G4_99_102.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AJ8HZOYPCQ.v
Parsing Verilog input from `/tmp/AJ8HZOYPCQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f187b3f37b
CPU: user 1.03s system 0.06s, MEM: 113.23 MB total, 106.88 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11341, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 2070), ('AOI21X1', 1730), ('XNOR2X1', 1668), ('NAND2X1', 1289), ('SQRT_G0_0_264', 1064), ('SQRT_G1_1_67', 889), ('SQRT_G4_99_102', 885), ('OAI21X1', 468), ('INVX1', 353), ('XOR2X1', 255), ('NOR3X1', 246), ('NOR2X1', 129), ('PI', 128), ('SQRT_G2_1_62', 122), ('AND2X2', 86), ('SQRT_G3_96_346', 83), ('OR2X2', 4)]
creating networkx graph with  11469  nodes
created networkx graph with  11469  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  127.43169403076172
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  129.9387354850769
loadDataAndPreprocess done. time esclaped:  129.9388144016266
current AstranArea= 32716.785199998358
>>> choose the cluster SQRT_G4_99_102!

saveArea= 15035.897699991063  /  31.48702185274368 %
=================================================================================
 square 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 11
[i] area: 37345.48532640934, gates: 13895, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//square.lib; read_verilog /tmp/J87HM99PZ1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//square.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J87HM99PZ1.v
Parsing Verilog input from `/tmp/J87HM99PZ1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 335fa4a14f
CPU: user 1.20s system 0.07s, MEM: 128.27 MB total, 121.77 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13896, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 4381), ('OAI21X1', 1901), ('NAND3X1', 1466), ('XNOR2X1', 1458), ('INVX1', 1396), ('XOR2X1', 1344), ('AOI21X1', 919), ('NOR2X1', 604), ('OR2X2', 168), ('AND2X2', 148), ('NOR3X1', 109), ('PI', 64), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  13960  nodes
created networkx graph with  13960  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.34214186668396
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.617567539215088
loadDataAndPreprocess done. time esclaped:  9.617643117904663
originalArea= 37336.10009999637
initial AstranArea= 37336.10009999637
dealing with pattern# SQUARE_G0_9_10 with 1745 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G0_9_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 11
[i] area: 36789.30076086521, gates: 13045, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//SQUARE_G0_9_10.lib; read_verilog /tmp/AC16G9WKNK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//SQUARE_G0_9_10.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AC16G9WKNK.v
Parsing Verilog input from `/tmp/AC16G9WKNK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dd014beafe
CPU: user 1.14s system 0.05s, MEM: 122.88 MB total, 115.75 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13046, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2742), ('OAI21X1', 1704), ('XNOR2X1', 1448), ('INVX1', 1417), ('NAND3X1', 1407), ('XOR2X1', 1356), ('SQUARE_G0_9_10', 1075), ('AOI21X1', 899), ('NOR2X1', 548), ('OR2X2', 199), ('AND2X2', 160), ('NOR3X1', 89), ('PI', 64), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  13110  nodes
created networkx graph with  13110  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  34.61686611175537
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  41.500011682510376
loadDataAndPreprocess done. time esclaped:  41.50009083747864
current AstranArea= 36784.60849999662
>>> choose the cluster SQUARE_G0_9_10!

dealing with pattern# SQUARE_G1_2_6 with 1225 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G1_2_6 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 11
[i] area: 36545.40796613693, gates: 13019, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//SQUARE_G1_2_6.lib; read_verilog /tmp/52NMFQHLGG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//SQUARE_G1_2_6.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/52NMFQHLGG.v
Parsing Verilog input from `/tmp/52NMFQHLGG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8713812097
CPU: user 1.16s system 0.04s, MEM: 122.63 MB total, 116.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13020, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2819), ('OAI21X1', 1714), ('XNOR2X1', 1480), ('XOR2X1', 1319), ('INVX1', 1229), ('NAND3X1', 1205), ('SQUARE_G0_9_10', 1112), ('AOI21X1', 778), ('SQUARE_G1_2_6', 635), ('NOR2X1', 485), ('AND2X2', 113), ('NOR3X1', 97), ('PI', 64), ('OR2X2', 32), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  13084  nodes
created networkx graph with  13084  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  65.67874431610107
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  72.75394988059998
loadDataAndPreprocess done. time esclaped:  72.75404095649719
current AstranArea= 36540.71559999676
>>> choose the cluster SQUARE_G1_2_6!

dealing with pattern# SQUARE_G2_2_6 with 1209 clusters ( size = 2 )
dealing with pattern# SQUARE_G2_13_63_114 with 1037 clusters ( size = 3 )
dealing with pattern# SQUARE_G2_2_28 with 922 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G2_2_28 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 11
[i] area: 36242.87236881256, gates: 12740, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//SQUARE_G2_2_28.lib; read_verilog /tmp/AA86GILD0B.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//SQUARE_G2_2_28.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AA86GILD0B.v
Parsing Verilog input from `/tmp/AA86GILD0B.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d8cb073508
CPU: user 1.11s system 0.05s, MEM: 120.87 MB total, 114.23 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12741, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2727), ('OAI21X1', 1589), ('XNOR2X1', 1459), ('XOR2X1', 1348), ('NAND3X1', 1205), ('INVX1', 1083), ('SQUARE_G0_9_10', 973), ('AOI21X1', 777), ('SQUARE_G1_2_6', 494), ('NOR2X1', 479), ('SQUARE_G2_2_28', 393), ('NOR3X1', 92), ('AND2X2', 83), ('PI', 64), ('OR2X2', 37), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  12805  nodes
created networkx graph with  12805  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  96.16370129585266
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  102.34254217147827
loadDataAndPreprocess done. time esclaped:  102.34261989593506
current AstranArea= 36238.179999996995
>>> choose the cluster SQUARE_G2_2_28!

dealing with pattern# SQUARE_G3_2_6 with 1211 clusters ( size = 2 )
dealing with pattern# SQUARE_G3_13_63_114 with 1051 clusters ( size = 3 )
dealing with pattern# SQUARE_G3_13_63_113_114 with 847 clusters ( size = 4 )
>>> : Synthesis pattern# SQUARE_G3_13_63_113_114 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 11
[i] area: 36211.03108882904, gates: 12661, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//SQUARE_G3_13_63_113_114.lib; read_verilog /tmp/8218YQVRHG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//SQUARE_G3_13_63_113_114.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8218YQVRHG.v
Parsing Verilog input from `/tmp/8218YQVRHG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0cd294b36a
CPU: user 1.14s system 0.04s, MEM: 120.62 MB total, 113.90 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12662, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2756), ('OAI21X1', 1585), ('XNOR2X1', 1452), ('XOR2X1', 1354), ('NAND3X1', 1070), ('INVX1', 1010), ('SQUARE_G0_9_10', 943), ('AOI21X1', 775), ('SQUARE_G1_2_6', 499), ('SQUARE_G2_2_28', 440), ('NOR2X1', 426), ('NOR3X1', 120), ('SQUARE_G3_13_63_113_114', 110), ('AND2X2', 86), ('PI', 64), ('OR2X2', 34), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  12726  nodes
created networkx graph with  12726  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  126.78693532943726
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  131.78488397598267
loadDataAndPreprocess done. time esclaped:  131.78496265411377
current AstranArea= 36206.338699997104
>>> choose the cluster SQUARE_G3_13_63_113_114!

dealing with pattern# SQUARE_G4_2_6 with 1221 clusters ( size = 2 )
dealing with pattern# SQUARE_G4_13_62_113 with 1059 clusters ( size = 3 )
dealing with pattern# SQUARE_G4_13_62_112_113 with 868 clusters ( size = 4 )
dealing with pattern# SQUARE_G4_2_28 with 851 clusters ( size = 2 )
dealing with pattern# SQUARE_G4_19_20 with 769 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G4_19_20 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 11
[i] area: 33838.653702139854, gates: 11632, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//SQUARE_G4_19_20.lib; read_verilog /tmp/LDG7XOR7AJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/square//SQUARE_G4_19_20.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LDG7XOR7AJ.v
Parsing Verilog input from `/tmp/LDG7XOR7AJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 02fc15dd83
CPU: user 1.09s system 0.08s, MEM: 113.65 MB total, 106.20 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11633, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2740), ('OAI21X1', 1640), ('INVX1', 1165), ('SQUARE_G4_19_20', 1159), ('NAND3X1', 1065), ('SQUARE_G0_9_10', 978), ('AOI21X1', 781), ('SQUARE_G1_2_6', 460), ('NOR2X1', 440), ('SQUARE_G2_2_28', 353), ('XOR2X1', 320), ('XNOR2X1', 180), ('NOR3X1', 119), ('SQUARE_G3_13_63_113_114', 112), ('AND2X2', 77), ('PI', 64), ('OR2X2', 42), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  11697  nodes
created networkx graph with  11697  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  153.98359298706055
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  159.46676206588745
loadDataAndPreprocess done. time esclaped:  159.46684741973877
current AstranArea= 33833.96069999892
>>> choose the cluster SQUARE_G4_19_20!

saveArea= 3502.1393999974534  /  9.38003538296115 %
=================================================================================
 voter 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 28927.18197965622, gates: 9973, depth: 38
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//voter.lib; read_verilog /tmp/9CZGX60IQB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//voter.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9CZGX60IQB.v
Parsing Verilog input from `/tmp/9CZGX60IQB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 123bb55f8e
CPU: user 0.85s system 0.03s, MEM: 96.84 MB total, 89.95 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 9973, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 1891), ('INVX1', 1874), ('AOI21X1', 1351), ('NAND2X1', 1142), ('PI', 1001), ('XOR2X1', 849), ('OAI21X1', 842), ('NAND3X1', 825), ('NOR2X1', 438), ('NOR3X1', 363), ('AND2X2', 212), ('OR2X2', 186)]
creating networkx graph with  10974  nodes
created networkx graph with  10974  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.982638120651245
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.858869314193726
loadDataAndPreprocess done. time esclaped:  4.85895037651062
originalArea= 28922.48969999768
initial AstranArea= 28922.48969999768
dealing with pattern# VOTER_G0_9_10 with 1125 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G0_9_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 27552.117894887924, gates: 9148, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G0_9_10.lib; read_verilog /tmp/KA9S8UJUWZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G0_9_10.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KA9S8UJUWZ.v
Parsing Verilog input from `/tmp/KA9S8UJUWZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 711d0f9eb6
CPU: user 0.78s system 0.04s, MEM: 92.45 MB total, 85.45 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 9148, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1420), ('INVX1', 1356), ('AOI21X1', 1247), ('PI', 1001), ('VOTER_G0_9_10', 975), ('NAND3X1', 758), ('NOR2X1', 752), ('OAI21X1', 719), ('XOR2X1', 451), ('NOR3X1', 439), ('OR2X2', 377), ('XNOR2X1', 347), ('AND2X2', 307)]
creating networkx graph with  10149  nodes
created networkx graph with  10149  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  17.42906951904297
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  19.794616222381592
loadDataAndPreprocess done. time esclaped:  19.79468321800232
current AstranArea= 27549.771599999094
>>> choose the cluster VOTER_G0_9_10!

dealing with pattern# VOTER_G1_30_31 with 580 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G1_30_31 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 26453.18927836418, gates: 8669, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G1_30_31.lib; read_verilog /tmp/J0AMLKM052.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G1_30_31.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J0AMLKM052.v
Parsing Verilog input from `/tmp/J0AMLKM052.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b9cecb6439
CPU: user 0.74s system 0.05s, MEM: 88.68 MB total, 82.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 8669, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 1581), ('AOI21X1', 1237), ('NAND2X1', 1179), ('PI', 1001), ('VOTER_G0_9_10', 970), ('NAND3X1', 711), ('VOTER_G1_30_31', 604), ('OAI21X1', 420), ('XNOR2X1', 391), ('OR2X2', 391), ('XOR2X1', 363), ('NOR3X1', 360), ('AND2X2', 276), ('NOR2X1', 186)]
creating networkx graph with  9670  nodes
created networkx graph with  9670  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  26.986040115356445
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  30.22038435935974
loadDataAndPreprocess done. time esclaped:  30.220461130142212
current AstranArea= 26448.496399999505
>>> choose the cluster VOTER_G1_30_31!

dealing with pattern# VOTER_G2_2_5 with 685 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G2_2_5 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 24366.790230035782, gates: 7569, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G2_2_5.lib; read_verilog /tmp/T5OWLQDUWQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G2_2_5.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/T5OWLQDUWQ.v
Parsing Verilog input from `/tmp/T5OWLQDUWQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e454d093fc
CPU: user 0.67s system 0.04s, MEM: 79.90 MB total, 73.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7569, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1039), ('INVX1', 1021), ('PI', 1001), ('VOTER_G0_9_10', 966), ('AOI21X1', 737), ('NAND3X1', 720), ('VOTER_G2_2_5', 477), ('OAI21X1', 446), ('VOTER_G1_30_31', 439), ('XNOR2X1', 421), ('XOR2X1', 352), ('OR2X2', 278), ('AND2X2', 268), ('NOR3X1', 213), ('NOR2X1', 192)]
creating networkx graph with  8570  nodes
created networkx graph with  8570  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  38.31792187690735
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  39.75224852561951
loadDataAndPreprocess done. time esclaped:  39.752328634262085
current AstranArea= 24362.09729999966
>>> choose the cluster VOTER_G2_2_5!

dealing with pattern# VOTER_G3_1_2 with 349 clusters ( size = 3 )
>>> : Synthesis pattern# VOTER_G3_1_2 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 24384.125250697136, gates: 7451, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G3_1_2.lib; read_verilog /tmp/HZF5H2NY0R.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G3_1_2.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HZF5H2NY0R.v
Parsing Verilog input from `/tmp/HZF5H2NY0R.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2e5e10e16b
CPU: user 0.65s system 0.04s, MEM: 79.36 MB total, 73.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7451, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1028), ('PI', 1001), ('VOTER_G0_9_10', 966), ('INVX1', 853), ('AOI21X1', 746), ('NAND3X1', 727), ('OAI21X1', 446), ('VOTER_G1_30_31', 438), ('XNOR2X1', 422), ('XOR2X1', 348), ('VOTER_G2_2_5', 294), ('AND2X2', 268), ('OR2X2', 267), ('NOR3X1', 238), ('VOTER_G3_1_2', 211), ('NOR2X1', 199)]
creating networkx graph with  8452  nodes
created networkx graph with  8452  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  46.33568716049194
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  47.62884593009949
loadDataAndPreprocess done. time esclaped:  47.628915309906006
current AstranArea= 24379.432299999684
>>> area increased after remapping!

dealing with pattern# VOTER_G3_0_1_2 with 337 clusters ( size = 4 )
>>> : Synthesis pattern# VOTER_G3_0_1_2 successfully!

>>> there is no area improvement for new pattern!
dealing with pattern# VOTER_G3_12_13 with 322 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G3_12_13 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 24604.038210392, gates: 7664, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G3_12_13.lib; read_verilog /tmp/HXTCYTU00Q.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G3_12_13.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HXTCYTU00Q.v
Parsing Verilog input from `/tmp/HXTCYTU00Q.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 049e8532ad
CPU: user 0.67s system 0.04s, MEM: 81.16 MB total, 74.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7664, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 1219), ('NAND2X1', 1015), ('PI', 1001), ('VOTER_G0_9_10', 936), ('AOI21X1', 745), ('NAND3X1', 616), ('OAI21X1', 476), ('VOTER_G1_30_31', 434), ('VOTER_G2_2_5', 402), ('XNOR2X1', 400), ('XOR2X1', 318), ('AND2X2', 243), ('OR2X2', 228), ('NOR2X1', 225), ('NOR3X1', 212), ('VOTER_G3_12_13', 195)]
creating networkx graph with  8665  nodes
created networkx graph with  8665  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  52.099003314971924
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  53.77704882621765
loadDataAndPreprocess done. time esclaped:  53.77711486816406
current AstranArea= 24601.691799999855
>>> area increased after remapping!

dealing with pattern# VOTER_G3_61_62 with 218 clusters ( size = 2 )
dealing with pattern# VOTER_G3_4_11 with 195 clusters ( size = 3 )
>>> : Synthesis pattern# VOTER_G3_4_11 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 24100.65784919262, gates: 7725, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G3_4_11.lib; read_verilog /tmp/AVXN5IT1T0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G3_4_11.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AVXN5IT1T0.v
Parsing Verilog input from `/tmp/AVXN5IT1T0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f5ce15671a
CPU: user 0.65s system 0.04s, MEM: 81.75 MB total, 75.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7725, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 1157), ('NAND2X1', 1038), ('PI', 1001), ('VOTER_G3_4_11', 928), ('AOI21X1', 800), ('NAND3X1', 683), ('VOTER_G2_2_5', 461), ('OAI21X1', 459), ('VOTER_G1_30_31', 416), ('XNOR2X1', 377), ('XOR2X1', 369), ('NOR3X1', 269), ('OR2X2', 254), ('NOR2X1', 240), ('AND2X2', 230), ('VOTER_G0_9_10', 44)]
creating networkx graph with  8726  nodes
created networkx graph with  8726  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  57.1383740901947
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  59.14281630516052
loadDataAndPreprocess done. time esclaped:  59.14289426803589
current AstranArea= 24095.964999999473
>>> choose the cluster VOTER_G3_4_11!

dealing with pattern# VOTER_G4_1_2 with 320 clusters ( size = 3 )
dealing with pattern# VOTER_G4_13_14 with 314 clusters ( size = 2 )
dealing with pattern# VOTER_G4_9_314 with 296 clusters ( size = 2 )
dealing with pattern# VOTER_G4_0_1_2 with 278 clusters ( size = 4 )
dealing with pattern# VOTER_G4_8_9 with 251 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G4_8_9 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 23515.0634059906, gates: 7514, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G4_8_9.lib; read_verilog /tmp/420V3RX7QZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/voter//VOTER_G4_8_9.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/420V3RX7QZ.v
Parsing Verilog input from `/tmp/420V3RX7QZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 45f2937333
CPU: user 0.67s system 0.03s, MEM: 79.48 MB total, 73.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7514, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 1001), ('INVX1', 973), ('NAND2X1', 937), ('VOTER_G3_4_11', 928), ('AOI21X1', 827), ('NAND3X1', 691), ('VOTER_G2_2_5', 470), ('OAI21X1', 407), ('VOTER_G1_30_31', 382), ('VOTER_G4_8_9', 376), ('XNOR2X1', 374), ('XOR2X1', 343), ('NOR3X1', 240), ('NOR2X1', 218), ('OR2X2', 156), ('AND2X2', 148), ('VOTER_G0_9_10', 44)]
creating networkx graph with  8515  nodes
created networkx graph with  8515  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  66.26597595214844
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  67.5657799243927
loadDataAndPreprocess done. time esclaped:  67.56585001945496
current AstranArea= 23512.716999999455
>>> choose the cluster VOTER_G4_8_9!

saveArea= 5409.772699998226  /  18.704381110035143 %
