

================================================================
== Vivado HLS Report for 'Loop_unroll1_proc'
================================================================
* Date:           Wed Dec 23 14:16:37 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DES_DEC
* Solution:       q21_6
* Product family: artix7
* Target device:  xc7a35tl-cpg236-2L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.909|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- unroll1  |   64|   64|         2|          1|          1|    64|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.18>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i64* %input_r, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 5 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.18ns)   --->   "%input_read = call i64 @_ssdm_op_Read.ap_fifo.i64P(i64* %input_r)" [desDecrypt.c:174]   --->   Operation 6 'read' 'input_read' <Predicate = true> <Delay = 3.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (1.35ns)   --->   "br label %0"   --->   Operation 7 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%init_perm_res_0_loc_s = phi i64 [ 0, %entry ], [ %init_perm_res, %unroll1 ]"   --->   Operation 8 'phi' 'init_perm_res_0_loc_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_0_i_i_i = phi i7 [ 0, %entry ], [ %i, %unroll1 ]"   --->   Operation 9 'phi' 'i_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.23ns)   --->   "%icmp_ln171 = icmp eq i7 %i_0_i_i_i, -64" [desDecrypt.c:171->desDecrypt.c:14]   --->   Operation 10 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty_844 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 11 'speclooptripcount' 'empty_844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.66ns)   --->   "%i = add i7 %i_0_i_i_i, 1" [desDecrypt.c:171->desDecrypt.c:14]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln171, label %.exit, label %unroll1" [desDecrypt.c:171->desDecrypt.c:14]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i7 %i_0_i_i_i to i64" [desDecrypt.c:174->desDecrypt.c:14]   --->   Operation 14 'zext' 'zext_ln174' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%IP_addr = getelementptr [64 x i7]* @IP, i64 0, i64 %zext_ln174" [desDecrypt.c:174->desDecrypt.c:14]   --->   Operation 15 'getelementptr' 'IP_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (2.77ns)   --->   "%IP_load = load i7* %IP_addr, align 1" [desDecrypt.c:174->desDecrypt.c:14]   --->   Operation 16 'load' 'IP_load' <Predicate = (!icmp_ln171)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 7.90>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str1) nounwind" [desDecrypt.c:171->desDecrypt.c:14]   --->   Operation 17 'specloopname' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str1) nounwind" [desDecrypt.c:171->desDecrypt.c:14]   --->   Operation 18 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [desDecrypt.c:172->desDecrypt.c:14]   --->   Operation 19 'specpipeline' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (2.77ns)   --->   "%IP_load = load i7* %IP_addr, align 1" [desDecrypt.c:174->desDecrypt.c:14]   --->   Operation 20 'load' 'IP_load' <Predicate = (!icmp_ln171)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 64> <ROM>
ST_3 : Operation 21 [1/1] (1.66ns)   --->   "%sub_ln174 = sub i7 -64, %IP_load" [desDecrypt.c:174->desDecrypt.c:14]   --->   Operation 21 'sub' 'sub_ln174' <Predicate = (!icmp_ln171)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i7 %sub_ln174 to i64" [desDecrypt.c:174->desDecrypt.c:14]   --->   Operation 22 'zext' 'zext_ln174_1' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (3.47ns)   --->   "%lshr_ln174 = lshr i64 %input_read, %zext_ln174_1" [desDecrypt.c:174->desDecrypt.c:14]   --->   Operation 23 'lshr' 'lshr_ln174' <Predicate = (!icmp_ln171)> <Delay = 3.47> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i64 %lshr_ln174 to i1" [desDecrypt.c:174->desDecrypt.c:14]   --->   Operation 24 'trunc' 'trunc_ln174' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln174_1 = trunc i64 %init_perm_res_0_loc_s to i63" [desDecrypt.c:174->desDecrypt.c:14]   --->   Operation 25 'trunc' 'trunc_ln174_1' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%init_perm_res = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln174_1, i1 %trunc_ln174)" [desDecrypt.c:174->desDecrypt.c:14]   --->   Operation 26 'bitconcatenate' 'init_perm_res' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_845 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str1, i32 %tmp_i) nounwind" [desDecrypt.c:176->desDecrypt.c:14]   --->   Operation 27 'specregionend' 'empty_845' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %0" [desDecrypt.c:171->desDecrypt.c:14]   --->   Operation 28 'br' <Predicate = (!icmp_ln171)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "ret i64 %init_perm_res_0_loc_s" [desDecrypt.c:14]   --->   Operation 29 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IP]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (specinterface    ) [ 00000]
input_read            (read             ) [ 00110]
br_ln0                (br               ) [ 01110]
init_perm_res_0_loc_s (phi              ) [ 00111]
i_0_i_i_i             (phi              ) [ 00100]
icmp_ln171            (icmp             ) [ 00110]
empty_844             (speclooptripcount) [ 00000]
i                     (add              ) [ 01110]
br_ln171              (br               ) [ 00000]
zext_ln174            (zext             ) [ 00000]
IP_addr               (getelementptr    ) [ 00110]
specloopname_ln171    (specloopname     ) [ 00000]
tmp_i                 (specregionbegin  ) [ 00000]
specpipeline_ln172    (specpipeline     ) [ 00000]
IP_load               (load             ) [ 00000]
sub_ln174             (sub              ) [ 00000]
zext_ln174_1          (zext             ) [ 00000]
lshr_ln174            (lshr             ) [ 00000]
trunc_ln174           (trunc            ) [ 00000]
trunc_ln174_1         (trunc            ) [ 00000]
init_perm_res         (bitconcatenate   ) [ 01110]
empty_845             (specregionend    ) [ 00000]
br_ln171              (br               ) [ 01110]
ret_ln14              (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="IP">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IP"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="input_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="64" slack="0"/>
<pin id="50" dir="0" index="1" bw="64" slack="0"/>
<pin id="51" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="IP_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="7" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="7" slack="0"/>
<pin id="58" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IP_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="6" slack="0"/>
<pin id="63" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IP_load/2 "/>
</bind>
</comp>

<comp id="67" class="1005" name="init_perm_res_0_loc_s_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="64" slack="1"/>
<pin id="69" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="init_perm_res_0_loc_s (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="init_perm_res_0_loc_s_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="1"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="64" slack="1"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="init_perm_res_0_loc_s/2 "/>
</bind>
</comp>

<comp id="79" class="1005" name="i_0_i_i_i_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="7" slack="1"/>
<pin id="81" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_0_i_i_i_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="7" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i_i/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln171_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="0" index="1" bw="7" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln171/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln174_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="sub_ln174_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="0"/>
<pin id="109" dir="0" index="1" bw="7" slack="0"/>
<pin id="110" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln174/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln174_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_1/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="lshr_ln174_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="2"/>
<pin id="119" dir="0" index="1" bw="7" slack="0"/>
<pin id="120" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln174/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="trunc_ln174_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="trunc_ln174_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="1"/>
<pin id="128" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174_1/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="init_perm_res_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="63" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="init_perm_res/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="input_read_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="2"/>
<pin id="140" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="143" class="1005" name="icmp_ln171_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln171 "/>
</bind>
</comp>

<comp id="147" class="1005" name="i_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="152" class="1005" name="IP_addr_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="1"/>
<pin id="154" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="IP_addr "/>
</bind>
</comp>

<comp id="157" class="1005" name="init_perm_res_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="1"/>
<pin id="159" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="init_perm_res "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="18" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="20" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="67" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="78"><net_src comp="71" pin="4"/><net_sink comp="67" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="83" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="83" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="83" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="61" pin="3"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="113" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="125"><net_src comp="117" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="67" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="122" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="48" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="146"><net_src comp="90" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="96" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="155"><net_src comp="54" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="160"><net_src comp="130" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="71" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Loop_unroll1_proc : input_r | {1 }
	Port: Loop_unroll1_proc : IP | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln171 : 1
		i : 1
		br_ln171 : 2
		zext_ln174 : 1
		IP_addr : 2
		IP_load : 3
	State 3
		sub_ln174 : 1
		zext_ln174_1 : 2
		lshr_ln174 : 3
		trunc_ln174 : 4
		init_perm_res : 5
		empty_845 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|   lshr   |   lshr_ln174_fu_117   |    0    |   182   |
|----------|-----------------------|---------|---------|
|    add   |        i_fu_96        |    0    |    15   |
|----------|-----------------------|---------|---------|
|    sub   |    sub_ln174_fu_107   |    0    |    15   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln171_fu_90   |    0    |    11   |
|----------|-----------------------|---------|---------|
|   read   | input_read_read_fu_48 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln174_fu_102   |    0    |    0    |
|          |  zext_ln174_1_fu_113  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln174_fu_122  |    0    |    0    |
|          |  trunc_ln174_1_fu_126 |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|  init_perm_res_fu_130 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   223   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       IP_addr_reg_152      |    6   |
|      i_0_i_i_i_reg_79      |    7   |
|          i_reg_147         |    7   |
|     icmp_ln171_reg_143     |    1   |
|init_perm_res_0_loc_s_reg_67|   64   |
|    init_perm_res_reg_157   |   64   |
|     input_read_reg_138     |   64   |
+----------------------------+--------+
|            Total           |   213  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_61       |  p0  |   2  |   6  |   12   ||    9    |
| init_perm_res_0_loc_s_reg_67 |  p0  |   2  |  64  |   128  ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   140  ||   2.7   ||    18   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   223  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   213  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   213  |   241  |
+-----------+--------+--------+--------+
