<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p429" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_429{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_429{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_429{left:491px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_429{left:76px;bottom:1022px;letter-spacing:-0.16px;}
#t5_429{left:218px;bottom:1022px;letter-spacing:-0.19px;}
#t6_429{left:346px;bottom:1022px;letter-spacing:-0.12px;}
#t7_429{left:536px;bottom:1022px;letter-spacing:-0.13px;}
#t8_429{left:76px;bottom:998px;letter-spacing:-0.16px;}
#t9_429{left:218px;bottom:998px;letter-spacing:-0.19px;}
#ta_429{left:346px;bottom:998px;letter-spacing:-0.11px;}
#tb_429{left:346px;bottom:981px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tc_429{left:536px;bottom:998px;letter-spacing:-0.13px;}
#td_429{left:76px;bottom:956px;letter-spacing:-0.16px;}
#te_429{left:218px;bottom:956px;letter-spacing:-0.19px;}
#tf_429{left:346px;bottom:956px;letter-spacing:-0.12px;}
#tg_429{left:536px;bottom:956px;letter-spacing:-0.13px;}
#th_429{left:76px;bottom:932px;letter-spacing:-0.14px;}
#ti_429{left:218px;bottom:932px;letter-spacing:-0.19px;}
#tj_429{left:346px;bottom:932px;letter-spacing:-0.12px;}
#tk_429{left:536px;bottom:932px;letter-spacing:-0.13px;}
#tl_429{left:76px;bottom:907px;letter-spacing:-0.16px;}
#tm_429{left:218px;bottom:907px;letter-spacing:-0.19px;}
#tn_429{left:346px;bottom:907px;letter-spacing:-0.12px;}
#to_429{left:536px;bottom:907px;letter-spacing:-0.12px;}
#tp_429{left:76px;bottom:883px;letter-spacing:-0.16px;}
#tq_429{left:218px;bottom:883px;letter-spacing:-0.16px;}
#tr_429{left:346px;bottom:883px;letter-spacing:-0.13px;}
#ts_429{left:536px;bottom:883px;letter-spacing:-0.13px;}
#tt_429{left:76px;bottom:859px;letter-spacing:-0.14px;}
#tu_429{left:218px;bottom:859px;letter-spacing:-0.17px;}
#tv_429{left:346px;bottom:859px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tw_429{left:536px;bottom:859px;letter-spacing:-0.13px;}
#tx_429{left:76px;bottom:834px;letter-spacing:-0.16px;}
#ty_429{left:218px;bottom:834px;letter-spacing:-0.16px;}
#tz_429{left:346px;bottom:834px;letter-spacing:-0.13px;}
#t10_429{left:536px;bottom:834px;letter-spacing:-0.13px;}
#t11_429{left:76px;bottom:810px;letter-spacing:-0.16px;}
#t12_429{left:218px;bottom:810px;letter-spacing:-0.16px;}
#t13_429{left:346px;bottom:810px;letter-spacing:-0.13px;}
#t14_429{left:536px;bottom:810px;letter-spacing:-0.13px;}
#t15_429{left:76px;bottom:785px;letter-spacing:-0.16px;}
#t16_429{left:218px;bottom:785px;letter-spacing:-0.19px;}
#t17_429{left:346px;bottom:785px;letter-spacing:-0.11px;}
#t18_429{left:346px;bottom:768px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t19_429{left:536px;bottom:785px;letter-spacing:-0.13px;}
#t1a_429{left:76px;bottom:744px;letter-spacing:-0.17px;}
#t1b_429{left:217px;bottom:744px;letter-spacing:-0.19px;}
#t1c_429{left:346px;bottom:744px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1d_429{left:536px;bottom:744px;letter-spacing:-0.13px;}
#t1e_429{left:76px;bottom:719px;letter-spacing:-0.17px;}
#t1f_429{left:217px;bottom:719px;letter-spacing:-0.19px;}
#t1g_429{left:346px;bottom:719px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1h_429{left:536px;bottom:719px;letter-spacing:-0.13px;}
#t1i_429{left:76px;bottom:695px;letter-spacing:-0.16px;}
#t1j_429{left:218px;bottom:695px;letter-spacing:-0.19px;}
#t1k_429{left:346px;bottom:695px;letter-spacing:-0.12px;}
#t1l_429{left:536px;bottom:695px;letter-spacing:-0.13px;}
#t1m_429{left:76px;bottom:671px;letter-spacing:-0.16px;}
#t1n_429{left:218px;bottom:671px;letter-spacing:-0.19px;}
#t1o_429{left:346px;bottom:671px;letter-spacing:-0.12px;}
#t1p_429{left:536px;bottom:671px;letter-spacing:-0.13px;}
#t1q_429{left:76px;bottom:646px;letter-spacing:-0.16px;}
#t1r_429{left:218px;bottom:646px;letter-spacing:-0.19px;}
#t1s_429{left:346px;bottom:646px;letter-spacing:-0.12px;}
#t1t_429{left:536px;bottom:646px;letter-spacing:-0.13px;}
#t1u_429{left:76px;bottom:622px;letter-spacing:-0.16px;}
#t1v_429{left:218px;bottom:622px;letter-spacing:-0.19px;}
#t1w_429{left:346px;bottom:622px;letter-spacing:-0.12px;}
#t1x_429{left:536px;bottom:622px;letter-spacing:-0.13px;}
#t1y_429{left:76px;bottom:597px;letter-spacing:-0.16px;}
#t1z_429{left:218px;bottom:597px;letter-spacing:-0.19px;}
#t20_429{left:346px;bottom:597px;letter-spacing:-0.12px;}
#t21_429{left:536px;bottom:597px;letter-spacing:-0.13px;}
#t22_429{left:76px;bottom:573px;letter-spacing:-0.16px;}
#t23_429{left:218px;bottom:573px;letter-spacing:-0.19px;}
#t24_429{left:346px;bottom:573px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t25_429{left:536px;bottom:573px;letter-spacing:-0.12px;}
#t26_429{left:641px;bottom:573px;letter-spacing:-0.12px;word-spacing:-0.18px;}
#t27_429{left:641px;bottom:556px;letter-spacing:-0.11px;}
#t28_429{left:76px;bottom:532px;letter-spacing:-0.16px;}
#t29_429{left:218px;bottom:532px;letter-spacing:-0.16px;}
#t2a_429{left:346px;bottom:532px;letter-spacing:-0.12px;}
#t2b_429{left:536px;bottom:532px;letter-spacing:-0.13px;}
#t2c_429{left:641px;bottom:532px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2d_429{left:76px;bottom:507px;letter-spacing:-0.16px;}
#t2e_429{left:109px;bottom:514px;}
#t2f_429{left:218px;bottom:507px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2g_429{left:346px;bottom:507px;letter-spacing:-0.12px;}
#t2h_429{left:346px;bottom:490px;letter-spacing:-0.1px;}
#t2i_429{left:536px;bottom:507px;letter-spacing:-0.12px;}
#t2j_429{left:641px;bottom:507px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2k_429{left:76px;bottom:466px;letter-spacing:-0.18px;}
#t2l_429{left:217px;bottom:466px;letter-spacing:-0.19px;}
#t2m_429{left:346px;bottom:466px;letter-spacing:-0.12px;}
#t2n_429{left:536px;bottom:466px;letter-spacing:-0.12px;}
#t2o_429{left:641px;bottom:466px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2p_429{left:76px;bottom:441px;letter-spacing:-0.15px;}
#t2q_429{left:218px;bottom:441px;letter-spacing:-0.19px;}
#t2r_429{left:346px;bottom:441px;letter-spacing:-0.12px;}
#t2s_429{left:536px;bottom:441px;letter-spacing:-0.13px;}
#t2t_429{left:641px;bottom:441px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2u_429{left:76px;bottom:417px;letter-spacing:-0.16px;}
#t2v_429{left:218px;bottom:417px;letter-spacing:-0.19px;}
#t2w_429{left:346px;bottom:417px;letter-spacing:-0.12px;}
#t2x_429{left:346px;bottom:400px;letter-spacing:-0.12px;}
#t2y_429{left:536px;bottom:417px;letter-spacing:-0.13px;}
#t2z_429{left:641px;bottom:417px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t30_429{left:76px;bottom:376px;letter-spacing:-0.15px;}
#t31_429{left:218px;bottom:376px;letter-spacing:-0.18px;}
#t32_429{left:346px;bottom:376px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t33_429{left:536px;bottom:376px;letter-spacing:-0.13px;}
#t34_429{left:641px;bottom:376px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t35_429{left:76px;bottom:351px;letter-spacing:-0.15px;}
#t36_429{left:218px;bottom:351px;letter-spacing:-0.18px;}
#t37_429{left:346px;bottom:351px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t38_429{left:536px;bottom:351px;letter-spacing:-0.13px;}
#t39_429{left:641px;bottom:351px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t3a_429{left:76px;bottom:327px;letter-spacing:-0.16px;}
#t3b_429{left:218px;bottom:327px;letter-spacing:-0.19px;}
#t3c_429{left:346px;bottom:327px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t3d_429{left:536px;bottom:327px;letter-spacing:-0.13px;}
#t3e_429{left:641px;bottom:327px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t3f_429{left:76px;bottom:302px;letter-spacing:-0.16px;}
#t3g_429{left:218px;bottom:302px;letter-spacing:-0.19px;}
#t3h_429{left:346px;bottom:302px;letter-spacing:-0.1px;}
#t3i_429{left:346px;bottom:286px;letter-spacing:-0.13px;}
#t3j_429{left:536px;bottom:302px;letter-spacing:-0.12px;}
#t3k_429{left:76px;bottom:261px;letter-spacing:-0.15px;}
#t3l_429{left:218px;bottom:261px;letter-spacing:-0.19px;}
#t3m_429{left:346px;bottom:261px;letter-spacing:-0.1px;}
#t3n_429{left:346px;bottom:244px;letter-spacing:-0.13px;}
#t3o_429{left:536px;bottom:261px;letter-spacing:-0.13px;}
#t3p_429{left:76px;bottom:220px;letter-spacing:-0.16px;}
#t3q_429{left:218px;bottom:220px;letter-spacing:-0.16px;}
#t3r_429{left:346px;bottom:220px;letter-spacing:-0.11px;}
#t3s_429{left:346px;bottom:203px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3t_429{left:536px;bottom:220px;letter-spacing:-0.12px;}
#t3u_429{left:641px;bottom:220px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t3v_429{left:76px;bottom:179px;letter-spacing:-0.16px;}
#t3w_429{left:218px;bottom:179px;letter-spacing:-0.12px;}
#t3x_429{left:346px;bottom:179px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t3y_429{left:392px;bottom:185px;}
#t3z_429{left:536px;bottom:179px;letter-spacing:-0.11px;}
#t40_429{left:641px;bottom:179px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t41_429{left:71px;bottom:151px;letter-spacing:-0.14px;}
#t42_429{left:70px;bottom:132px;letter-spacing:-0.12px;}
#t43_429{left:205px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t44_429{left:76px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t45_429{left:76px;bottom:1046px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t46_429{left:218px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t47_429{left:218px;bottom:1046px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t48_429{left:346px;bottom:1055px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t49_429{left:536px;bottom:1063px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t4a_429{left:536px;bottom:1046px;letter-spacing:-0.14px;}
#t4b_429{left:641px;bottom:1055px;letter-spacing:-0.17px;}

.s1_429{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_429{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_429{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_429{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
.s5_429{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_429{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_429{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts429" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg429Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg429" style="-webkit-user-select: none;"><object width="935" height="1210" data="429/429.svg" type="image/svg+xml" id="pdf429" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_429" class="t s1_429">Vol. 3A </span><span id="t2_429" class="t s1_429">11-39 </span>
<span id="t3_429" class="t s2_429">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_429" class="t s3_429">817H </span><span id="t5_429" class="t s3_429">170H </span><span id="t6_429" class="t s3_429">ISR bits 255:224 </span><span id="t7_429" class="t s3_429">Read-only </span>
<span id="t8_429" class="t s3_429">818H </span><span id="t9_429" class="t s3_429">180H </span><span id="ta_429" class="t s3_429">Trigger Mode Register (TMR); </span>
<span id="tb_429" class="t s3_429">bits 31:0 </span>
<span id="tc_429" class="t s3_429">Read-only </span>
<span id="td_429" class="t s3_429">819H </span><span id="te_429" class="t s3_429">190H </span><span id="tf_429" class="t s3_429">TMR bits 63:32 </span><span id="tg_429" class="t s3_429">Read-only </span>
<span id="th_429" class="t s3_429">81AH </span><span id="ti_429" class="t s3_429">1A0H </span><span id="tj_429" class="t s3_429">TMR bits 95:64 </span><span id="tk_429" class="t s3_429">Read-only </span>
<span id="tl_429" class="t s3_429">81BH </span><span id="tm_429" class="t s3_429">1B0H </span><span id="tn_429" class="t s3_429">TMR bits 127:96 </span><span id="to_429" class="t s3_429">Read-only </span>
<span id="tp_429" class="t s3_429">81CH </span><span id="tq_429" class="t s3_429">1C0H </span><span id="tr_429" class="t s3_429">TMR bits 159:128 </span><span id="ts_429" class="t s3_429">Read-only </span>
<span id="tt_429" class="t s3_429">81DH </span><span id="tu_429" class="t s3_429">1D0H </span><span id="tv_429" class="t s3_429">TMR bits 191:160 </span><span id="tw_429" class="t s3_429">Read-only </span>
<span id="tx_429" class="t s3_429">81EH </span><span id="ty_429" class="t s3_429">1E0H </span><span id="tz_429" class="t s3_429">TMR bits 223:192 </span><span id="t10_429" class="t s3_429">Read-only </span>
<span id="t11_429" class="t s3_429">81FH </span><span id="t12_429" class="t s3_429">1F0H </span><span id="t13_429" class="t s3_429">TMR bits 255:224 </span><span id="t14_429" class="t s3_429">Read-only </span>
<span id="t15_429" class="t s3_429">820H </span><span id="t16_429" class="t s3_429">200H </span><span id="t17_429" class="t s3_429">Interrupt Request Register </span>
<span id="t18_429" class="t s3_429">(IRR); bits 31:0 </span>
<span id="t19_429" class="t s3_429">Read-only </span>
<span id="t1a_429" class="t s3_429">821H </span><span id="t1b_429" class="t s3_429">210H </span><span id="t1c_429" class="t s3_429">IRR bits 63:32 </span><span id="t1d_429" class="t s3_429">Read-only </span>
<span id="t1e_429" class="t s3_429">822H </span><span id="t1f_429" class="t s3_429">220H </span><span id="t1g_429" class="t s3_429">IRR bits 95:64 </span><span id="t1h_429" class="t s3_429">Read-only </span>
<span id="t1i_429" class="t s3_429">823H </span><span id="t1j_429" class="t s3_429">230H </span><span id="t1k_429" class="t s3_429">IRR bits 127:96 </span><span id="t1l_429" class="t s3_429">Read-only </span>
<span id="t1m_429" class="t s3_429">824H </span><span id="t1n_429" class="t s3_429">240H </span><span id="t1o_429" class="t s3_429">IRR bits 159:128 </span><span id="t1p_429" class="t s3_429">Read-only </span>
<span id="t1q_429" class="t s3_429">825H </span><span id="t1r_429" class="t s3_429">250H </span><span id="t1s_429" class="t s3_429">IRR bits 191:160 </span><span id="t1t_429" class="t s3_429">Read-only </span>
<span id="t1u_429" class="t s3_429">826H </span><span id="t1v_429" class="t s3_429">260H </span><span id="t1w_429" class="t s3_429">IRR bits 223:192 </span><span id="t1x_429" class="t s3_429">Read-only </span>
<span id="t1y_429" class="t s3_429">827H </span><span id="t1z_429" class="t s3_429">270H </span><span id="t20_429" class="t s3_429">IRR bits 255:224 </span><span id="t21_429" class="t s3_429">Read-only </span>
<span id="t22_429" class="t s3_429">828H </span><span id="t23_429" class="t s3_429">280H </span><span id="t24_429" class="t s3_429">Error Status Register (ESR) </span><span id="t25_429" class="t s3_429">Read/write </span><span id="t26_429" class="t s3_429">WRMSR of a non-zero value causes </span>
<span id="t27_429" class="t s3_429">#GP(0). See Section 11.5.3. </span>
<span id="t28_429" class="t s3_429">82FH </span><span id="t29_429" class="t s3_429">2F0H </span><span id="t2a_429" class="t s3_429">LVT CMCI register </span><span id="t2b_429" class="t s3_429">Read/write </span><span id="t2c_429" class="t s3_429">See Figure 11-8 for reserved bits. </span>
<span id="t2d_429" class="t s3_429">830H </span>
<span id="t2e_429" class="t s4_429">4 </span>
<span id="t2f_429" class="t s3_429">300H and 310H </span><span id="t2g_429" class="t s3_429">Interrupt Command Register </span>
<span id="t2h_429" class="t s3_429">(ICR) </span>
<span id="t2i_429" class="t s3_429">Read/write </span><span id="t2j_429" class="t s3_429">See Figure 11-28 for reserved bits </span>
<span id="t2k_429" class="t s3_429">832H </span><span id="t2l_429" class="t s3_429">320H </span><span id="t2m_429" class="t s3_429">LVT Timer register </span><span id="t2n_429" class="t s3_429">Read/write </span><span id="t2o_429" class="t s3_429">See Figure 11-8 for reserved bits. </span>
<span id="t2p_429" class="t s3_429">833H </span><span id="t2q_429" class="t s3_429">330H </span><span id="t2r_429" class="t s3_429">LVT Thermal Sensor register </span><span id="t2s_429" class="t s3_429">Read/write </span><span id="t2t_429" class="t s3_429">See Figure 11-8 for reserved bits. </span>
<span id="t2u_429" class="t s3_429">834H </span><span id="t2v_429" class="t s3_429">340H </span><span id="t2w_429" class="t s3_429">LVT Performance Monitoring </span>
<span id="t2x_429" class="t s3_429">register </span>
<span id="t2y_429" class="t s3_429">Read/write </span><span id="t2z_429" class="t s3_429">See Figure 11-8 for reserved bits. </span>
<span id="t30_429" class="t s3_429">835H </span><span id="t31_429" class="t s3_429">350H </span><span id="t32_429" class="t s3_429">LVT LINT0 register </span><span id="t33_429" class="t s3_429">Read/write </span><span id="t34_429" class="t s3_429">See Figure 11-8 for reserved bits. </span>
<span id="t35_429" class="t s3_429">836H </span><span id="t36_429" class="t s3_429">360H </span><span id="t37_429" class="t s3_429">LVT LINT1 register </span><span id="t38_429" class="t s3_429">Read/write </span><span id="t39_429" class="t s3_429">See Figure 11-8 for reserved bits. </span>
<span id="t3a_429" class="t s3_429">837H </span><span id="t3b_429" class="t s3_429">370H </span><span id="t3c_429" class="t s3_429">LVT Error register </span><span id="t3d_429" class="t s3_429">Read/write </span><span id="t3e_429" class="t s3_429">See Figure 11-8 for reserved bits. </span>
<span id="t3f_429" class="t s3_429">838H </span><span id="t3g_429" class="t s3_429">380H </span><span id="t3h_429" class="t s3_429">Initial Count register (for </span>
<span id="t3i_429" class="t s3_429">Timer) </span>
<span id="t3j_429" class="t s3_429">Read/write </span>
<span id="t3k_429" class="t s3_429">839H </span><span id="t3l_429" class="t s3_429">390H </span><span id="t3m_429" class="t s3_429">Current Count register (for </span>
<span id="t3n_429" class="t s3_429">Timer) </span>
<span id="t3o_429" class="t s3_429">Read-only </span>
<span id="t3p_429" class="t s3_429">83EH </span><span id="t3q_429" class="t s3_429">3E0H </span><span id="t3r_429" class="t s3_429">Divide Configuration Register </span>
<span id="t3s_429" class="t s3_429">(DCR; for Timer) </span>
<span id="t3t_429" class="t s3_429">Read/write </span><span id="t3u_429" class="t s3_429">See Figure 11-10 for reserved bits. </span>
<span id="t3v_429" class="t s3_429">83FH </span><span id="t3w_429" class="t s3_429">Not available </span><span id="t3x_429" class="t s3_429">SELF IPI </span>
<span id="t3y_429" class="t s4_429">5 </span>
<span id="t3z_429" class="t s3_429">Write-only </span><span id="t40_429" class="t s3_429">Available only in x2APIC mode. </span>
<span id="t41_429" class="t s5_429">NOTES: </span>
<span id="t42_429" class="t s3_429">1. WRMSR causes #GP(0) for read-only registers. </span>
<span id="t43_429" class="t s6_429">Table 11-6. Local APIC Register Address Map Supported by x2APIC (Contd.) </span>
<span id="t44_429" class="t s7_429">MSR Address </span>
<span id="t45_429" class="t s7_429">(x2APIC mode) </span>
<span id="t46_429" class="t s7_429">MMIO Offset </span>
<span id="t47_429" class="t s7_429">(xAPIC mode) </span>
<span id="t48_429" class="t s7_429">Register Name </span>
<span id="t49_429" class="t s7_429">MSR R/W </span>
<span id="t4a_429" class="t s7_429">Semantics </span>
<span id="t4b_429" class="t s7_429">Comments </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
