version 3
C:/Xilinx/10.1/ISE/Lab_YLR/1bit_adder/adder32bit.vf
adder32bit
VERILOG
VERILOG
C:/Xilinx/10.1/ISE/Lab_YLR/1bit_adder/adder32bit_test.xwv
Clocked
-
-
9000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
Clk
100000000
100000000
15000000
15000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
A
Clk
B
Clk
Cin
Clk
Cout
Clk
Sum
Clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
Cout_DIFF
Sum_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
Clk
A
B
Cin
Sum
Cout
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
/adder32bit/A
0
2
/adder32bit/B
0
2
/adder32bit/Cin
2
2
/adder32bit/Clk
2
2
/adder32bit/Cout
2
2
/adder32bit/Sum
1
2
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
