num,oblig1,oblig2,oblig3,cons1,cons2,cons3,cons4,cons5
1,vlsi11,archi14,,ares2,pr1,signal2,,
2,vlsi12,archi13,,esa2,mobj2,signal1,,
3,vlsi11,archi13,,esa2,pr1,signal2,,
4,vlsi11,archi13,,esa2,pr1,signal2,,
5,vlsi12,,,ares2,signal1,,,
6,vlsi12,archi14,,mobj2,noyau1,signal1,,
7,vlsi12,archi12,,esa1,pr2,signal1,,
8,vlsi11,archi14,,ares1,noyau3,,,
9,vlsi12,archi11,,ares2,noyau1,signal2,,
10,vlsi11,archi13,,ares3,esa2,pr1,,
11,vlsi12,archi11,,ares2,esa2,mobj2,,
12,vlsi12,archi12,,esa1,signal1,,,
13,vlsi12,archi12,,mobj2,pr2,signal1,,
14,vlsi12,archi12,,ares2,mobj2,signal1,,
15,vlsi11,archi12,,ares1,mobj2,pr3,,
16,vlsi12,archi11,,esa2,mobj2,pr2,,
17,vlsi12,archi12,,esa1,noyau3,signal1,,
18,vlsi12,archi13,,mobj2,noyau1,signal1,,
19,,,,esa2,signal1,,,
20,vlsi11,,,signal2,,,,
21,vlsi12,archi11,,esa2,mobj2,noyau3,,
22,vlsi11,,,noyau2,signal2,,,
23,vlsi12,archi12,,ares2,mobj2,signal1,,
24,vlsi11,,,mobj1,noyau3,signal2,,
25,vlsi12,archi13,,esa1,mobj1,signal1,,
26,vlsi11,archi13,,noyau2,pr1,signal2,,
27,vlsi12,archi12,,esa1,pr2,signal1,,
28,vlsi11,archi12,,ares1,mobj2,pr3,,
29,vlsi11,,,mobj1,signal2,,,
30,vlsi11,archi13,,ares1,esa2,,,
31,vlsi11,archi14,,mobj1,pr2,signal2,,
32,vlsi12,archi13,,esa1,noyau2,signal1,,
33,,,,esa2,signal1,,,
34,vlsi11,,,ares1,mobj1,noyau3,,
35,vlsi12,archi11,,esa1,mobj1,pr4,,
36,vlsi11,archi13,,ares1,mobj1,signal2,,
37,vlsi12,archi13,,esa1,mobj1,signal1,,
38,vlsi11,archi13,,ares1,mobj1,signal2,,
39,vlsi11,archi13,,ares1,mobj1,signal2,,
40,vlsi12,archi13,,ares3,esa2,signal1,,
41,vlsi12,archi13,,ares3,esa2,signal1,,
42,archi14,,,noyau3,signal2,,,
43,vlsi12,archi11,,esa1,noyau2,pr4,,
44,archi12,,,mobj2,pr1,,,
45,,,,esa1,mobj1,,,
46,vlsi11,archi13,,esa1,,,,
47,vlsi11,,,mobj2,pr3,,,
48,vlsi11,archi12,,pr3,,,,
49,vlsi11,archi14,,mobj1,noyau3,signal2,,
50,vlsi12,archi11,,esa1,mobj1,pr4,,
