
20-UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000084ec  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004084ec  004084ec  000104ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008a4  20000000  004084f4  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000004b0  200008a4  00408d98  000188a4  2**2
                  ALLOC
  4 .stack        00003004  20000d54  00409248  000188a4  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000188a4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000188ce  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000d6e5  00000000  00000000  00018929  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000021e2  00000000  00000000  0002600e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00005cd3  00000000  00000000  000281f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000b18  00000000  00000000  0002dec3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000a68  00000000  00000000  0002e9db  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00006d57  00000000  00000000  0002f443  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000c67a  00000000  00000000  0003619a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005841c  00000000  00000000  00042814  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002a80  00000000  00000000  0009ac30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003d58 	.word	0x20003d58
  400004:	00400d4d 	.word	0x00400d4d
  400008:	00400d49 	.word	0x00400d49
  40000c:	00400d49 	.word	0x00400d49
  400010:	00400d49 	.word	0x00400d49
  400014:	00400d49 	.word	0x00400d49
  400018:	00400d49 	.word	0x00400d49
	...
  40002c:	00400d49 	.word	0x00400d49
  400030:	00400d49 	.word	0x00400d49
  400034:	00000000 	.word	0x00000000
  400038:	00400d49 	.word	0x00400d49
  40003c:	00400d49 	.word	0x00400d49
  400040:	00400d49 	.word	0x00400d49
  400044:	00400d49 	.word	0x00400d49
  400048:	00400d49 	.word	0x00400d49
  40004c:	00400d49 	.word	0x00400d49
  400050:	00400d49 	.word	0x00400d49
  400054:	00400d49 	.word	0x00400d49
  400058:	00400d49 	.word	0x00400d49
  40005c:	00400d49 	.word	0x00400d49
  400060:	004010fd 	.word	0x004010fd
  400064:	00400d49 	.word	0x00400d49
  400068:	00000000 	.word	0x00000000
  40006c:	00400b05 	.word	0x00400b05
  400070:	00400b19 	.word	0x00400b19
  400074:	00400b2d 	.word	0x00400b2d
  400078:	00400d49 	.word	0x00400d49
  40007c:	00400d49 	.word	0x00400d49
	...
  400088:	00400d49 	.word	0x00400d49
  40008c:	00400d49 	.word	0x00400d49
  400090:	00400d49 	.word	0x00400d49
  400094:	00400d49 	.word	0x00400d49
  400098:	00400d49 	.word	0x00400d49
  40009c:	00400d49 	.word	0x00400d49
  4000a0:	00400d49 	.word	0x00400d49
  4000a4:	00400d49 	.word	0x00400d49
  4000a8:	00401115 	.word	0x00401115
  4000ac:	00400d49 	.word	0x00400d49
  4000b0:	00400d49 	.word	0x00400d49
  4000b4:	00400d49 	.word	0x00400d49
  4000b8:	00400d49 	.word	0x00400d49
  4000bc:	00400d49 	.word	0x00400d49
  4000c0:	00400d49 	.word	0x00400d49
  4000c4:	00400d49 	.word	0x00400d49
  4000c8:	00400d49 	.word	0x00400d49

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200008a4 	.word	0x200008a4
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004084f4 	.word	0x004084f4

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	004084f4 	.word	0x004084f4
  40011c:	200008a8 	.word	0x200008a8
  400120:	004084f4 	.word	0x004084f4
  400124:	00000000 	.word	0x00000000

00400128 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400128:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40012a:	480e      	ldr	r0, [pc, #56]	; (400164 <sysclk_init+0x3c>)
  40012c:	4b0e      	ldr	r3, [pc, #56]	; (400168 <sysclk_init+0x40>)
  40012e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400130:	2000      	movs	r0, #0
  400132:	213e      	movs	r1, #62	; 0x3e
  400134:	4b0d      	ldr	r3, [pc, #52]	; (40016c <sysclk_init+0x44>)
  400136:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400138:	4c0d      	ldr	r4, [pc, #52]	; (400170 <sysclk_init+0x48>)
  40013a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40013c:	2800      	cmp	r0, #0
  40013e:	d0fc      	beq.n	40013a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400140:	4b0c      	ldr	r3, [pc, #48]	; (400174 <sysclk_init+0x4c>)
  400142:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400144:	4a0c      	ldr	r2, [pc, #48]	; (400178 <sysclk_init+0x50>)
  400146:	4b0d      	ldr	r3, [pc, #52]	; (40017c <sysclk_init+0x54>)
  400148:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40014a:	4c0d      	ldr	r4, [pc, #52]	; (400180 <sysclk_init+0x58>)
  40014c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40014e:	2800      	cmp	r0, #0
  400150:	d0fc      	beq.n	40014c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400152:	2010      	movs	r0, #16
  400154:	4b0b      	ldr	r3, [pc, #44]	; (400184 <sysclk_init+0x5c>)
  400156:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400158:	4b0b      	ldr	r3, [pc, #44]	; (400188 <sysclk_init+0x60>)
  40015a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40015c:	4801      	ldr	r0, [pc, #4]	; (400164 <sysclk_init+0x3c>)
  40015e:	4b02      	ldr	r3, [pc, #8]	; (400168 <sysclk_init+0x40>)
  400160:	4798      	blx	r3
  400162:	bd10      	pop	{r4, pc}
  400164:	07270e00 	.word	0x07270e00
  400168:	00400f11 	.word	0x00400f11
  40016c:	00400ba9 	.word	0x00400ba9
  400170:	00400bfd 	.word	0x00400bfd
  400174:	00400c0d 	.word	0x00400c0d
  400178:	20133f01 	.word	0x20133f01
  40017c:	400e0400 	.word	0x400e0400
  400180:	00400c1d 	.word	0x00400c1d
  400184:	00400b41 	.word	0x00400b41
  400188:	00400dfd 	.word	0x00400dfd

0040018c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  40018c:	b9a8      	cbnz	r0, 4001ba <_read+0x2e>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40018e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400192:	460c      	mov	r4, r1
  400194:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400196:	2a00      	cmp	r2, #0
  400198:	dd0a      	ble.n	4001b0 <_read+0x24>
  40019a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40019c:	4e08      	ldr	r6, [pc, #32]	; (4001c0 <_read+0x34>)
  40019e:	4d09      	ldr	r5, [pc, #36]	; (4001c4 <_read+0x38>)
  4001a0:	6830      	ldr	r0, [r6, #0]
  4001a2:	4621      	mov	r1, r4
  4001a4:	682b      	ldr	r3, [r5, #0]
  4001a6:	4798      	blx	r3
		ptr++;
  4001a8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4001aa:	42bc      	cmp	r4, r7
  4001ac:	d1f8      	bne.n	4001a0 <_read+0x14>
  4001ae:	e001      	b.n	4001b4 <_read+0x28>
  4001b0:	f04f 0800 	mov.w	r8, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4001b4:	4640      	mov	r0, r8
  4001b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  4001ba:	f04f 30ff 	mov.w	r0, #4294967295
  4001be:	4770      	bx	lr
  4001c0:	20000d38 	.word	0x20000d38
  4001c4:	20000d30 	.word	0x20000d30

004001c8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4001c8:	3801      	subs	r0, #1
  4001ca:	2802      	cmp	r0, #2
  4001cc:	d818      	bhi.n	400200 <_write+0x38>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4001ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001d2:	460e      	mov	r6, r1
  4001d4:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001d6:	b182      	cbz	r2, 4001fa <_write+0x32>
  4001d8:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4001da:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400214 <_write+0x4c>
  4001de:	4f0c      	ldr	r7, [pc, #48]	; (400210 <_write+0x48>)
  4001e0:	f8d8 0000 	ldr.w	r0, [r8]
  4001e4:	f815 1b01 	ldrb.w	r1, [r5], #1
  4001e8:	683b      	ldr	r3, [r7, #0]
  4001ea:	4798      	blx	r3
  4001ec:	2800      	cmp	r0, #0
  4001ee:	db0a      	blt.n	400206 <_write+0x3e>
  4001f0:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001f2:	3c01      	subs	r4, #1
  4001f4:	d1f4      	bne.n	4001e0 <_write+0x18>
  4001f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001fa:	2000      	movs	r0, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4001fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400200:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400204:	4770      	bx	lr
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400206:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40020a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40020e:	bf00      	nop
  400210:	20000d34 	.word	0x20000d34
  400214:	20000d38 	.word	0x20000d38

00400218 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400218:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40021a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40021e:	4b10      	ldr	r3, [pc, #64]	; (400260 <board_init+0x48>)
  400220:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400222:	200b      	movs	r0, #11
  400224:	4c0f      	ldr	r4, [pc, #60]	; (400264 <board_init+0x4c>)
  400226:	47a0      	blx	r4
  400228:	200c      	movs	r0, #12
  40022a:	47a0      	blx	r4
  40022c:	200d      	movs	r0, #13
  40022e:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400230:	2013      	movs	r0, #19
  400232:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400236:	4c0c      	ldr	r4, [pc, #48]	; (400268 <board_init+0x50>)
  400238:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40023a:	2014      	movs	r0, #20
  40023c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400240:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400242:	2023      	movs	r0, #35	; 0x23
  400244:	4909      	ldr	r1, [pc, #36]	; (40026c <board_init+0x54>)
  400246:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400248:	204c      	movs	r0, #76	; 0x4c
  40024a:	4909      	ldr	r1, [pc, #36]	; (400270 <board_init+0x58>)
  40024c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40024e:	4809      	ldr	r0, [pc, #36]	; (400274 <board_init+0x5c>)
  400250:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400254:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400258:	4b07      	ldr	r3, [pc, #28]	; (400278 <board_init+0x60>)
  40025a:	4798      	blx	r3
  40025c:	bd10      	pop	{r4, pc}
  40025e:	bf00      	nop
  400260:	400e1450 	.word	0x400e1450
  400264:	00400c2d 	.word	0x00400c2d
  400268:	0040089d 	.word	0x0040089d
  40026c:	28000079 	.word	0x28000079
  400270:	28000059 	.word	0x28000059
  400274:	400e0e00 	.word	0x400e0e00
  400278:	004009c1 	.word	0x004009c1

0040027c <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  40027c:	b082      	sub	sp, #8
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  40027e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400282:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400284:	9b01      	ldr	r3, [sp, #4]
  400286:	1e5a      	subs	r2, r3, #1
  400288:	9201      	str	r2, [sp, #4]
  40028a:	2b00      	cmp	r3, #0
  40028c:	d1fa      	bne.n	400284 <aat31xx_set_backlight+0x8>
	}
}
  40028e:	b002      	add	sp, #8
  400290:	4770      	bx	lr
  400292:	bf00      	nop

00400294 <ili9325_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili9325_write_ram(ili9325_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  400294:	f3c0 4207 	ubfx	r2, r0, #16, #8
	{
		*((volatile uint8_t *)(BOARD_ILI9325_ADDR)) = lcd_index; /* ILI9325 index register address */
	}
	static inline void LCD_WD(uint8_t lcd_data)
	{
		*((volatile uint8_t *)((BOARD_ILI9325_ADDR) | (BOARD_ILI9325_RS))) = lcd_data;
  400298:	4b03      	ldr	r3, [pc, #12]	; (4002a8 <ili9325_write_ram+0x14>)
  40029a:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  40029c:	f3c0 2207 	ubfx	r2, r0, #8, #8
  4002a0:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  4002a2:	b2c0      	uxtb	r0, r0
  4002a4:	7018      	strb	r0, [r3, #0]
  4002a6:	4770      	bx	lr
  4002a8:	61000002 	.word	0x61000002

004002ac <ili9325_write_ram_buffer>:
 *
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9325_write_ram_buffer(const ili9325_color_t *p_ul_buf, uint32_t ul_size)
{
  4002ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4002b0:	4607      	mov	r7, r0
  4002b2:	4688      	mov	r8, r1
	uint32_t ul_addr;

	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4002b4:	f031 0907 	bics.w	r9, r1, #7
  4002b8:	d018      	beq.n	4002ec <ili9325_write_ram_buffer+0x40>
  4002ba:	4604      	mov	r4, r0
  4002bc:	2600      	movs	r6, #0
		ili9325_write_ram(p_ul_buf[ul_addr]);
  4002be:	4d12      	ldr	r5, [pc, #72]	; (400308 <ili9325_write_ram_buffer+0x5c>)
  4002c0:	f857 0026 	ldr.w	r0, [r7, r6, lsl #2]
  4002c4:	47a8      	blx	r5
		ili9325_write_ram(p_ul_buf[ul_addr + 1]);
  4002c6:	6860      	ldr	r0, [r4, #4]
  4002c8:	47a8      	blx	r5
		ili9325_write_ram(p_ul_buf[ul_addr + 2]);
  4002ca:	68a0      	ldr	r0, [r4, #8]
  4002cc:	47a8      	blx	r5
		ili9325_write_ram(p_ul_buf[ul_addr + 3]);
  4002ce:	68e0      	ldr	r0, [r4, #12]
  4002d0:	47a8      	blx	r5
		ili9325_write_ram(p_ul_buf[ul_addr + 4]);
  4002d2:	6920      	ldr	r0, [r4, #16]
  4002d4:	47a8      	blx	r5
		ili9325_write_ram(p_ul_buf[ul_addr + 5]);
  4002d6:	6960      	ldr	r0, [r4, #20]
  4002d8:	47a8      	blx	r5
		ili9325_write_ram(p_ul_buf[ul_addr + 6]);
  4002da:	69a0      	ldr	r0, [r4, #24]
  4002dc:	47a8      	blx	r5
		ili9325_write_ram(p_ul_buf[ul_addr + 7]);
  4002de:	69e0      	ldr	r0, [r4, #28]
  4002e0:	47a8      	blx	r5
 */
static void ili9325_write_ram_buffer(const ili9325_color_t *p_ul_buf, uint32_t ul_size)
{
	uint32_t ul_addr;

	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4002e2:	3608      	adds	r6, #8
  4002e4:	3420      	adds	r4, #32
  4002e6:	454e      	cmp	r6, r9
  4002e8:	d3ea      	bcc.n	4002c0 <ili9325_write_ram_buffer+0x14>
  4002ea:	e000      	b.n	4002ee <ili9325_write_ram_buffer+0x42>
  4002ec:	2600      	movs	r6, #0
		ili9325_write_ram(p_ul_buf[ul_addr + 4]);
		ili9325_write_ram(p_ul_buf[ul_addr + 5]);
		ili9325_write_ram(p_ul_buf[ul_addr + 6]);
		ili9325_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  4002ee:	45b0      	cmp	r8, r6
  4002f0:	d908      	bls.n	400304 <ili9325_write_ram_buffer+0x58>
  4002f2:	eb07 0486 	add.w	r4, r7, r6, lsl #2
		ili9325_write_ram(p_ul_buf[ul_addr]);
  4002f6:	4d04      	ldr	r5, [pc, #16]	; (400308 <ili9325_write_ram_buffer+0x5c>)
  4002f8:	f854 0b04 	ldr.w	r0, [r4], #4
  4002fc:	47a8      	blx	r5
		ili9325_write_ram(p_ul_buf[ul_addr + 4]);
		ili9325_write_ram(p_ul_buf[ul_addr + 5]);
		ili9325_write_ram(p_ul_buf[ul_addr + 6]);
		ili9325_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  4002fe:	3601      	adds	r6, #1
  400300:	45b0      	cmp	r8, r6
  400302:	d8f9      	bhi.n	4002f8 <ili9325_write_ram_buffer+0x4c>
  400304:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400308:	00400295 	.word	0x00400295

0040030c <ili9325_write_register>:

/* Define EBI access for ILI9325 8-bit System Interface.*/
#if defined(BOARD_ILI9325_ADDR) && defined (BOARD_ILI9325_RS)
	static inline void LCD_IR(uint8_t lcd_index)
	{
		*((volatile uint8_t *)(BOARD_ILI9325_ADDR)) = lcd_index; /* ILI9325 index register address */
  40030c:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400310:	2200      	movs	r2, #0
  400312:	701a      	strb	r2, [r3, #0]
  400314:	7018      	strb	r0, [r3, #0]
 */
static void ili9325_write_register(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  400316:	0a0a      	lsrs	r2, r1, #8
	}
	static inline void LCD_WD(uint8_t lcd_data)
	{
		*((volatile uint8_t *)((BOARD_ILI9325_ADDR) | (BOARD_ILI9325_RS))) = lcd_data;
  400318:	3302      	adds	r3, #2
  40031a:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  40031c:	b2c9      	uxtb	r1, r1
  40031e:	7019      	strb	r1, [r3, #0]
  400320:	4770      	bx	lr
  400322:	bf00      	nop

00400324 <ili9325_delay>:

/**
 * \brief Delay function.
 */
static void ili9325_delay(uint32_t ul_ms)
{
  400324:	b082      	sub	sp, #8
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400326:	2300      	movs	r3, #0
  400328:	9301      	str	r3, [sp, #4]
  40032a:	9b01      	ldr	r3, [sp, #4]
  40032c:	4298      	cmp	r0, r3
  40032e:	d911      	bls.n	400354 <ili9325_delay+0x30>
		for(i = 0; i < 100000; i++) {
  400330:	2100      	movs	r1, #0
  400332:	4a09      	ldr	r2, [pc, #36]	; (400358 <ili9325_delay+0x34>)
  400334:	9101      	str	r1, [sp, #4]
  400336:	9b01      	ldr	r3, [sp, #4]
  400338:	4293      	cmp	r3, r2
  40033a:	d805      	bhi.n	400348 <ili9325_delay+0x24>
  40033c:	9b01      	ldr	r3, [sp, #4]
  40033e:	3301      	adds	r3, #1
  400340:	9301      	str	r3, [sp, #4]
  400342:	9b01      	ldr	r3, [sp, #4]
  400344:	4293      	cmp	r3, r2
  400346:	d9f9      	bls.n	40033c <ili9325_delay+0x18>
 */
static void ili9325_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400348:	9b01      	ldr	r3, [sp, #4]
  40034a:	3301      	adds	r3, #1
  40034c:	9301      	str	r3, [sp, #4]
  40034e:	9b01      	ldr	r3, [sp, #4]
  400350:	4283      	cmp	r3, r0
  400352:	d3ef      	bcc.n	400334 <ili9325_delay+0x10>
		for(i = 0; i < 100000; i++) {
		}
	}
}
  400354:	b002      	add	sp, #8
  400356:	4770      	bx	lr
  400358:	0001869f 	.word	0x0001869f

0040035c <ili9325_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9325_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  40035c:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= ILI9325_LCD_WIDTH) {
  40035e:	6804      	ldr	r4, [r0, #0]
  400360:	2cef      	cmp	r4, #239	; 0xef
		*p_ul_x1 = ILI9325_LCD_WIDTH - 1;
  400362:	bf84      	itt	hi
  400364:	24ef      	movhi	r4, #239	; 0xef
  400366:	6004      	strhi	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9325_LCD_WIDTH) {
  400368:	6814      	ldr	r4, [r2, #0]
  40036a:	2cef      	cmp	r4, #239	; 0xef
		*p_ul_x2 = ILI9325_LCD_WIDTH - 1;
  40036c:	bf84      	itt	hi
  40036e:	24ef      	movhi	r4, #239	; 0xef
  400370:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9325_LCD_HEIGHT) {
  400372:	680c      	ldr	r4, [r1, #0]
  400374:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
		*p_ul_y1 = ILI9325_LCD_HEIGHT - 1;
  400378:	bf24      	itt	cs
  40037a:	f240 143f 	movwcs	r4, #319	; 0x13f
  40037e:	600c      	strcs	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9325_LCD_HEIGHT) {
  400380:	681c      	ldr	r4, [r3, #0]
  400382:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
		*p_ul_y2 = ILI9325_LCD_HEIGHT - 1;
  400386:	bf24      	itt	cs
  400388:	f240 143f 	movwcs	r4, #319	; 0x13f
  40038c:	601c      	strcs	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  40038e:	6804      	ldr	r4, [r0, #0]
  400390:	6815      	ldr	r5, [r2, #0]
  400392:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400394:	bf84      	itt	hi
  400396:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  400398:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  40039a:	680a      	ldr	r2, [r1, #0]
  40039c:	6818      	ldr	r0, [r3, #0]
  40039e:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  4003a0:	bf84      	itt	hi
  4003a2:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  4003a4:	601a      	strhi	r2, [r3, #0]
	}
}
  4003a6:	bc30      	pop	{r4, r5}
  4003a8:	4770      	bx	lr
  4003aa:	bf00      	nop

004003ac <ili9325_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9325_display_on(void)
{
  4003ac:	b508      	push	{r3, lr}
	ili9325_write_register(ILI9325_DISP_CTRL1,
  4003ae:	2007      	movs	r0, #7
  4003b0:	f240 1133 	movw	r1, #307	; 0x133
  4003b4:	4b01      	ldr	r3, [pc, #4]	; (4003bc <ili9325_display_on+0x10>)
  4003b6:	4798      	blx	r3
  4003b8:	bd08      	pop	{r3, pc}
  4003ba:	bf00      	nop
  4003bc:	0040030d 	.word	0x0040030d

004003c0 <ili9325_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili9325_set_foreground_color(ili9325_color_t ul_color)
{
  4003c0:	4a04      	ldr	r2, [pc, #16]	; (4003d4 <ili9325_set_foreground_color+0x14>)
  4003c2:	1f13      	subs	r3, r2, #4
  4003c4:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  4003c8:	f843 0f04 	str.w	r0, [r3, #4]!
void ili9325_set_foreground_color(ili9325_color_t ul_color)
{
	uint32_t i;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  4003cc:	4293      	cmp	r3, r2
  4003ce:	d1fb      	bne.n	4003c8 <ili9325_set_foreground_color+0x8>
		g_ul_pixel_cache[i] = ul_color;
	}
}
  4003d0:	4770      	bx	lr
  4003d2:	bf00      	nop
  4003d4:	200008c0 	.word	0x200008c0

004003d8 <ili9325_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9325_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  4003d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4003dc:	460f      	mov	r7, r1
  4003de:	4615      	mov	r5, r2
  4003e0:	461c      	mov	r4, r3
	Assert(ul_y <= 0x13f);
	Assert(ul_width <= (0xF0 - ul_x));
	Assert(ul_height <= (0x140 - ul_y));

	/* Set Horizontal Address Start Position */
	ili9325_write_register(ILI9325_HORIZONTAL_ADDR_START, (uint16_t)ul_x);
  4003e2:	fa1f f880 	uxth.w	r8, r0
  4003e6:	2050      	movs	r0, #80	; 0x50
  4003e8:	4641      	mov	r1, r8
  4003ea:	4e09      	ldr	r6, [pc, #36]	; (400410 <ili9325_set_window+0x38>)
  4003ec:	47b0      	blx	r6
  4003ee:	1e69      	subs	r1, r5, #1

	/* Set Horizontal Address End Position */
	ili9325_write_register(ILI9325_HORIZONTAL_ADDR_END, (uint16_t)(ul_x + ul_width - 1));
  4003f0:	4441      	add	r1, r8
  4003f2:	2051      	movs	r0, #81	; 0x51
  4003f4:	b289      	uxth	r1, r1
  4003f6:	47b0      	blx	r6

	/* Set Vertical Address Start Position */
	ili9325_write_register(ILI9325_VERTICAL_ADDR_START, (uint16_t)ul_y);
  4003f8:	b2bd      	uxth	r5, r7
  4003fa:	2052      	movs	r0, #82	; 0x52
  4003fc:	4629      	mov	r1, r5
  4003fe:	47b0      	blx	r6
  400400:	1e61      	subs	r1, r4, #1

	/* Set Vertical Address End Position */
	ili9325_write_register(ILI9325_VERTICAL_ADDR_END, (uint16_t)(ul_y + ul_height - 1));
  400402:	4429      	add	r1, r5
  400404:	2053      	movs	r0, #83	; 0x53
  400406:	b289      	uxth	r1, r1
  400408:	47b0      	blx	r6
  40040a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40040e:	bf00      	nop
  400410:	0040030d 	.word	0x0040030d

00400414 <ili9325_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili9325_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  400414:	b538      	push	{r3, r4, r5, lr}
  400416:	4603      	mov	r3, r0
  400418:	460d      	mov	r5, r1
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9325_write_register(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x); /* column */
  40041a:	2020      	movs	r0, #32
  40041c:	4619      	mov	r1, r3
  40041e:	4c03      	ldr	r4, [pc, #12]	; (40042c <ili9325_set_cursor_position+0x18>)
  400420:	47a0      	blx	r4
	ili9325_write_register(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y); /* row */
  400422:	2021      	movs	r0, #33	; 0x21
  400424:	4629      	mov	r1, r5
  400426:	47a0      	blx	r4
  400428:	bd38      	pop	{r3, r4, r5, pc}
  40042a:	bf00      	nop
  40042c:	0040030d 	.word	0x0040030d

00400430 <ili9325_init>:

/* Define EBI access for ILI9325 8-bit System Interface.*/
#if defined(BOARD_ILI9325_ADDR) && defined (BOARD_ILI9325_RS)
	static inline void LCD_IR(uint8_t lcd_index)
	{
		*((volatile uint8_t *)(BOARD_ILI9325_ADDR)) = lcd_index; /* ILI9325 index register address */
  400430:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400434:	2200      	movs	r2, #0
  400436:	701a      	strb	r2, [r3, #0]
  400438:	701a      	strb	r2, [r3, #0]
	{
		*((volatile uint8_t *)((BOARD_ILI9325_ADDR) | (BOARD_ILI9325_RS))) = lcd_data;
	}
	static inline uint8_t LCD_RD(void)
	{
		return *((volatile uint8_t *)((BOARD_ILI9325_ADDR) | (BOARD_ILI9325_RS)));
  40043a:	4a5f      	ldr	r2, [pc, #380]	; (4005b8 <ili9325_init+0x188>)
  40043c:	7811      	ldrb	r1, [r2, #0]
  40043e:	7813      	ldrb	r3, [r2, #0]
static uint16_t ili9325_lcd_get_16(void)
{
	uint16_t us_value;

	us_value = LCD_RD();
	us_value = (us_value << 8) | LCD_RD();
  400440:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
uint32_t ili9325_init(struct ili9325_opt_t *p_opt)
{
	/* Check ILI9325 chipid */
	uint16_t chipid = ili9325_read_register(ILI9325_DEVICE_CODE_REG); /* Driver Code Read (R00h) */

	if (chipid != ILI9325_DEVICE_CODE) {
  400444:	b21b      	sxth	r3, r3
  400446:	4a5d      	ldr	r2, [pc, #372]	; (4005bc <ili9325_init+0x18c>)
  400448:	4293      	cmp	r3, r2
  40044a:	f040 80b3 	bne.w	4005b4 <ili9325_init+0x184>
 * \param p_opt pointer to ILI9325 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9325_init(struct ili9325_opt_t *p_opt)
{
  40044e:	b570      	push	{r4, r5, r6, lr}
  400450:	4605      	mov	r5, r0
	if (chipid != ILI9325_DEVICE_CODE) {
		return 1;
	}

	/* Turn off LCD */
	ili9325_write_register(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  400452:	2007      	movs	r0, #7
  400454:	2133      	movs	r1, #51	; 0x33
  400456:	4c5a      	ldr	r4, [pc, #360]	; (4005c0 <ili9325_init+0x190>)
  400458:	47a0      	blx	r4
			ILI9325_DISP_CTRL1_DTE | ILI9325_DISP_CTRL1_D(0x03));

	/* Start initial sequence */
	/* Disable sleep and standby mode*/
	ili9325_write_register(ILI9325_POWER_CTRL1, 0x0000);
  40045a:	2010      	movs	r0, #16
  40045c:	2100      	movs	r1, #0
  40045e:	47a0      	blx	r4
	/* Start internal OSC */
	ili9325_write_register(ILI9325_START_OSC_CTRL, ILI9325_START_OSC_CTRL_EN);
  400460:	2000      	movs	r0, #0
  400462:	2101      	movs	r1, #1
  400464:	47a0      	blx	r4
	/* Set SS bit and direction output from S720 to S1 */
	ili9325_write_register(ILI9325_DRIVER_OUTPUT_CTRL1, ILI9325_DRIVER_OUTPUT_CTRL1_SS);
  400466:	2001      	movs	r0, #1
  400468:	f44f 7180 	mov.w	r1, #256	; 0x100
  40046c:	47a0      	blx	r4
	/* Set 1 line inversion */
	ili9325_write_register(ILI9325_LCD_DRIVING_CTRL, ILI9325_LCD_DRIVING_CTRL_BIT10 |
  40046e:	2002      	movs	r0, #2
  400470:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  400474:	47a0      	blx	r4
			ILI9325_LCD_DRIVING_CTRL_EOR | ILI9325_LCD_DRIVING_CTRL_BC0);
	/* Disable resizing feature */
	ili9325_write_register(ILI9325_RESIZE_CTRL, 0x0000);
  400476:	2004      	movs	r0, #4
  400478:	2100      	movs	r1, #0
  40047a:	47a0      	blx	r4
	/* Set the back porch and front porch */
	ili9325_write_register(ILI9325_DISP_CTRL2, ILI9325_DISP_CTRL2_BP(0x07) |
  40047c:	2008      	movs	r0, #8
  40047e:	f240 2107 	movw	r1, #519	; 0x207
  400482:	47a0      	blx	r4
			ILI9325_DISP_CTRL2_FP(0x02));
	/* Set non-display area refresh cycle ISC[3:0] */
	ili9325_write_register(ILI9325_DISP_CTRL3, 0x0000);
  400484:	2009      	movs	r0, #9
  400486:	2100      	movs	r1, #0
  400488:	47a0      	blx	r4
	/* Disable FMARK function */
	ili9325_write_register(ILI9325_DISP_CTRL4, 0x0000);
  40048a:	200a      	movs	r0, #10
  40048c:	2100      	movs	r1, #0
  40048e:	47a0      	blx	r4
	/* 18-bit RGB interface and writing display data by the system interface */
	ili9325_write_register(ILI9325_RGB_DISP_INTERFACE_CTRL1, 0x0000);
  400490:	200c      	movs	r0, #12
  400492:	2100      	movs	r1, #0
  400494:	47a0      	blx	r4
	/* Set the output position of frame cycle */
	ili9325_write_register(ILI9325_FRAME_MAKER_POS, 0x0000);
  400496:	200d      	movs	r0, #13
  400498:	2100      	movs	r1, #0
  40049a:	47a0      	blx	r4
	/* RGB interface polarity */
	ili9325_write_register(ILI9325_RGB_DISP_INTERFACE_CTRL2, 0x0000);
  40049c:	200f      	movs	r0, #15
  40049e:	2100      	movs	r1, #0
  4004a0:	47a0      	blx	r4

	/* Power on sequence */
	/* Disable sleep and standby mode */
	ili9325_write_register(ILI9325_POWER_CTRL1, 0x0000);
  4004a2:	2010      	movs	r0, #16
  4004a4:	2100      	movs	r1, #0
  4004a6:	47a0      	blx	r4
	/* Selects the operating frequency of the step-up circuit 1,2 and Sets the ratio factor of Vci */
	ili9325_write_register(ILI9325_POWER_CTRL2, 0x0000);
  4004a8:	2011      	movs	r0, #17
  4004aa:	2100      	movs	r1, #0
  4004ac:	47a0      	blx	r4
	/* Set VREG1OUT voltage */
	ili9325_write_register(ILI9325_POWER_CTRL3, 0x0000);
  4004ae:	2012      	movs	r0, #18
  4004b0:	2100      	movs	r1, #0
  4004b2:	47a0      	blx	r4
	/* Set VCOM amplitude */
	ili9325_write_register(ILI9325_POWER_CTRL4, 0x0000);
  4004b4:	2013      	movs	r0, #19
  4004b6:	2100      	movs	r1, #0
  4004b8:	47a0      	blx	r4
	ili9325_delay(200);
  4004ba:	20c8      	movs	r0, #200	; 0xc8
  4004bc:	4e41      	ldr	r6, [pc, #260]	; (4005c4 <ili9325_init+0x194>)
  4004be:	47b0      	blx	r6

	/* Enable power supply and source driver */
	/* Adjusts the constant current and Sets the factor used in the step-up circuits.*/
	ili9325_write_register(ILI9325_POWER_CTRL1, ILI9325_POWER_CTRL1_SAP |
  4004c0:	2010      	movs	r0, #16
  4004c2:	f241 2190 	movw	r1, #4752	; 0x1290
  4004c6:	47a0      	blx	r4
			ILI9325_POWER_CTRL1_BT(0x02) | ILI9325_POWER_CTRL1_APE | ILI9325_POWER_CTRL1_AP(0x01));
	/* Select the operating frequency of the step-up circuit 1,2 and Sets the ratio factor of Vci */
	ili9325_write_register(ILI9325_POWER_CTRL2, ILI9325_POWER_CTRL2_DC1(0x02) |
  4004c8:	2011      	movs	r0, #17
  4004ca:	f240 2127 	movw	r1, #551	; 0x227
  4004ce:	47a0      	blx	r4
			ILI9325_POWER_CTRL2_DC0(0x02) | ILI9325_POWER_CTRL2_VC(0x07));
	ili9325_delay(50);
  4004d0:	2032      	movs	r0, #50	; 0x32
  4004d2:	47b0      	blx	r6
	/* Internal reference voltage= Vci */
	ili9325_write_register(ILI9325_POWER_CTRL3, ILI9325_POWER_CTRL3_PON |
  4004d4:	2012      	movs	r0, #18
  4004d6:	211b      	movs	r1, #27
  4004d8:	47a0      	blx	r4
			ILI9325_POWER_CTRL3_VRH(0x0B));
	ili9325_delay(50);
  4004da:	2032      	movs	r0, #50	; 0x32
  4004dc:	47b0      	blx	r6
	/* Set VDV[4:0] for VCOM amplitude */
	ili9325_write_register(ILI9325_POWER_CTRL4, ILI9325_POWER_CTRL4_VDV(0x11));
  4004de:	2013      	movs	r0, #19
  4004e0:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  4004e4:	47a0      	blx	r4
	/* Set VCM[5:0] for VCOMH */
	ili9325_write_register(ILI9325_POWER_CTRL7, ILI9325_POWER_CTRL7_VCM(0x19));
  4004e6:	2029      	movs	r0, #41	; 0x29
  4004e8:	2119      	movs	r1, #25
  4004ea:	47a0      	blx	r4
	/* Set Frame Rate */
	ili9325_write_register(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  4004ec:	202b      	movs	r0, #43	; 0x2b
  4004ee:	210d      	movs	r1, #13
  4004f0:	47a0      	blx	r4
			ILI9325_FRAME_RATE_AND_COLOR_CTRL_FRS(0x0D));
	ili9325_delay(50);
  4004f2:	2032      	movs	r0, #50	; 0x32
  4004f4:	47b0      	blx	r6

	/* Adjust the Gamma Curve */
	ili9325_write_register(ILI9325_GAMMA_CTRL1, 0x0000);
  4004f6:	2030      	movs	r0, #48	; 0x30
  4004f8:	2100      	movs	r1, #0
  4004fa:	47a0      	blx	r4
	ili9325_write_register(ILI9325_GAMMA_CTRL2, ILI9325_GAMMA_CTRL2_KP3(0x02) |
  4004fc:	2031      	movs	r0, #49	; 0x31
  4004fe:	f44f 7101 	mov.w	r1, #516	; 0x204
  400502:	47a0      	blx	r4
			ILI9325_GAMMA_CTRL2_KP2(0x04));
	ili9325_write_register(ILI9325_GAMMA_CTRL3, ILI9325_GAMMA_CTRL3_KP5(0x02) |
  400504:	2032      	movs	r0, #50	; 0x32
  400506:	f44f 7100 	mov.w	r1, #512	; 0x200
  40050a:	47a0      	blx	r4
			ILI9325_GAMMA_CTRL3_KP4(0x00));
	ili9325_write_register(ILI9325_GAMMA_CTRL4, ILI9325_GAMMA_CTRL4_RP1(0x00) |
  40050c:	2035      	movs	r0, #53	; 0x35
  40050e:	2107      	movs	r1, #7
  400510:	47a0      	blx	r4
			ILI9325_GAMMA_CTRL4_RP0(0x07));
	ili9325_write_register(ILI9325_GAMMA_CTRL5, ILI9325_GAMMA_CTRL5_VRP1(0x14) |
  400512:	2036      	movs	r0, #54	; 0x36
  400514:	f241 4104 	movw	r1, #5124	; 0x1404
  400518:	47a0      	blx	r4
			ILI9325_GAMMA_CTRL5_VRP0(0x04));
	ili9325_write_register(ILI9325_GAMMA_CTRL6, ILI9325_GAMMA_CTRL6_KN1(0x07) |
  40051a:	2037      	movs	r0, #55	; 0x37
  40051c:	f240 7105 	movw	r1, #1797	; 0x705
  400520:	47a0      	blx	r4
			ILI9325_GAMMA_CTRL6_KN0(0x05));
	ili9325_write_register(ILI9325_GAMMA_CTRL7, ILI9325_GAMMA_CTRL7_KN3(0x03) |
  400522:	2038      	movs	r0, #56	; 0x38
  400524:	f240 3105 	movw	r1, #773	; 0x305
  400528:	47a0      	blx	r4
			ILI9325_GAMMA_CTRL7_KN2(0x05));
	ili9325_write_register(ILI9325_GAMMA_CTRL8, ILI9325_GAMMA_CTRL8_KN5(0x07) |
  40052a:	2039      	movs	r0, #57	; 0x39
  40052c:	f240 7107 	movw	r1, #1799	; 0x707
  400530:	47a0      	blx	r4
			ILI9325_GAMMA_CTRL8_KN4(0x07));
	ili9325_write_register(ILI9325_GAMMA_CTRL9, ILI9325_GAMMA_CTRL9_RN1(0x07) |
  400532:	203c      	movs	r0, #60	; 0x3c
  400534:	f240 7101 	movw	r1, #1793	; 0x701
  400538:	47a0      	blx	r4
			ILI9325_GAMMA_CTRL9_RN0(0x01));
	ili9325_write_register(ILI9325_GAMMA_CTRL10, ILI9325_GAMMA_CTRL10_VRN1(0x00) |
  40053a:	203d      	movs	r0, #61	; 0x3d
  40053c:	210e      	movs	r1, #14
  40053e:	47a0      	blx	r4
			ILI9325_GAMMA_CTRL10_VRN0(0x0E));
	/* Use the high speed write mode (HWM=1) */
	/* When TRI = 1, data are transferred to the internal RAM in 8-bit x 3 transfers mode via the 8-bit interface. */
	/* DFM Set the mode of transferring data to the internal RAM when TRI = 1. */
	/* I/D[1:0] = 11 Horizontal : increment Vertical : increment, AM=0:Horizontal */
	ili9325_write_register(ILI9325_ENTRY_MODE, ILI9325_ENTRY_MODE_TRI |
  400540:	2003      	movs	r0, #3
  400542:	f24d 0110 	movw	r1, #53264	; 0xd010
  400546:	47a0      	blx	r4
			ILI9325_ENTRY_MODE_DFM | ILI9325_ENTRY_MODE_ID(0x01) |ILI9325_ENTRY_MODE_BGR);
	/* Sets the number of lines to drive the LCD at an interval of 8 lines. */
	/* The scan direction is from G320 to G1 */
	ili9325_write_register(ILI9325_DRIVER_OUTPUT_CTRL2, ILI9325_DRIVER_OUTPUT_CTRL2_GS |
  400548:	2060      	movs	r0, #96	; 0x60
  40054a:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  40054e:	47a0      	blx	r4
			ILI9325_DRIVER_OUTPUT_CTRL2_NL(0x27));

	/* Vertical Scrolling */
	/* Disable scrolling and enable the grayscale inversion */
	ili9325_write_register(ILI9325_BASE_IMG_DISP_CTRL, ILI9325_BASE_IMG_DISP_CTRL_REV);
  400550:	2061      	movs	r0, #97	; 0x61
  400552:	2101      	movs	r1, #1
  400554:	47a0      	blx	r4
	ili9325_write_register(ILI9325_VERTICAL_SCROLL_CTRL, 0x0000);
  400556:	206a      	movs	r0, #106	; 0x6a
  400558:	2100      	movs	r1, #0
  40055a:	47a0      	blx	r4

	/* Disable Partial Display */
	ili9325_write_register(ILI9325_PARTIAL_IMG1_DISP_POS, 0x0000);
  40055c:	2080      	movs	r0, #128	; 0x80
  40055e:	2100      	movs	r1, #0
  400560:	47a0      	blx	r4
	ili9325_write_register(ILI9325_PARTIAL_IMG1_AREA_START_LINE, 0x0000);
  400562:	2081      	movs	r0, #129	; 0x81
  400564:	2100      	movs	r1, #0
  400566:	47a0      	blx	r4
	ili9325_write_register(ILI9325_PARTIAL_IMG1_AREA_END_LINE, 0x0000);
  400568:	2082      	movs	r0, #130	; 0x82
  40056a:	2100      	movs	r1, #0
  40056c:	47a0      	blx	r4
	ili9325_write_register(ILI9325_PARTIAL_IMG2_DISP_POS, 0x0000);
  40056e:	2083      	movs	r0, #131	; 0x83
  400570:	2100      	movs	r1, #0
  400572:	47a0      	blx	r4
	ili9325_write_register(ILI9325_PARTIAL_IMG2_AREA_START_LINE, 0x0000);
  400574:	2084      	movs	r0, #132	; 0x84
  400576:	2100      	movs	r1, #0
  400578:	47a0      	blx	r4
	ili9325_write_register(ILI9325_PARTIAL_IMG2_AREA_END_LINE, 0x0000);
  40057a:	2085      	movs	r0, #133	; 0x85
  40057c:	2100      	movs	r1, #0
  40057e:	47a0      	blx	r4

	/* Panel Control */
	ili9325_write_register(ILI9325_PANEL_INTERFACE_CTRL1,
  400580:	2090      	movs	r0, #144	; 0x90
  400582:	2110      	movs	r1, #16
  400584:	47a0      	blx	r4
			ILI9325_PANEL_INTERFACE_CTRL1_RTNI(0x10));
	ili9325_write_register(ILI9325_PANEL_INTERFACE_CTRL2,
  400586:	2092      	movs	r0, #146	; 0x92
  400588:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40058c:	47a0      	blx	r4
			ILI9325_PANEL_INTERFACE_CTRL2_NOWI(0x06));
	ili9325_write_register(ILI9325_PANEL_INTERFACE_CTRL4,
  40058e:	2095      	movs	r0, #149	; 0x95
  400590:	f44f 7188 	mov.w	r1, #272	; 0x110
  400594:	47a0      	blx	r4
			ILI9325_PANEL_INTERFACE_CTRL4_DIVE(0x01) |
			ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

	ili9325_set_window(0, 0,p_opt->ul_width,p_opt->ul_height);
  400596:	2000      	movs	r0, #0
  400598:	4601      	mov	r1, r0
  40059a:	682a      	ldr	r2, [r5, #0]
  40059c:	686b      	ldr	r3, [r5, #4]
  40059e:	4c0a      	ldr	r4, [pc, #40]	; (4005c8 <ili9325_init+0x198>)
  4005a0:	47a0      	blx	r4
	ili9325_set_foreground_color(p_opt->foreground_color);
  4005a2:	68a8      	ldr	r0, [r5, #8]
  4005a4:	4b09      	ldr	r3, [pc, #36]	; (4005cc <ili9325_init+0x19c>)
  4005a6:	4798      	blx	r3
	ili9325_set_cursor_position(0, 0);
  4005a8:	2000      	movs	r0, #0
  4005aa:	4601      	mov	r1, r0
  4005ac:	4b08      	ldr	r3, [pc, #32]	; (4005d0 <ili9325_init+0x1a0>)
  4005ae:	4798      	blx	r3
	return 0;
  4005b0:	2000      	movs	r0, #0
  4005b2:	bd70      	pop	{r4, r5, r6, pc}
{
	/* Check ILI9325 chipid */
	uint16_t chipid = ili9325_read_register(ILI9325_DEVICE_CODE_REG); /* Driver Code Read (R00h) */

	if (chipid != ILI9325_DEVICE_CODE) {
		return 1;
  4005b4:	2001      	movs	r0, #1
  4005b6:	4770      	bx	lr
  4005b8:	61000002 	.word	0x61000002
  4005bc:	ffff9325 	.word	0xffff9325
  4005c0:	0040030d 	.word	0x0040030d
  4005c4:	00400325 	.word	0x00400325
  4005c8:	004003d9 	.word	0x004003d9
  4005cc:	004003c1 	.word	0x004003c1
  4005d0:	00400415 	.word	0x00400415

004005d4 <ili9325_draw_pixel>:
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9325_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9325_LCD_WIDTH) || (ul_y >= ILI9325_LCD_HEIGHT)) {
  4005d4:	28ef      	cmp	r0, #239	; 0xef
  4005d6:	d813      	bhi.n	400600 <ili9325_draw_pixel+0x2c>
  4005d8:	f5b1 7fa0 	cmp.w	r1, #320	; 0x140
  4005dc:	d212      	bcs.n	400604 <ili9325_draw_pixel+0x30>
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9325_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  4005de:	b510      	push	{r4, lr}
	if ((ul_x >= ILI9325_LCD_WIDTH) || (ul_y >= ILI9325_LCD_HEIGHT)) {
		return 1;
	}

	/* Set cursor */
	ili9325_set_cursor_position(ul_x, ul_y);
  4005e0:	b280      	uxth	r0, r0
  4005e2:	b289      	uxth	r1, r1
  4005e4:	4b08      	ldr	r3, [pc, #32]	; (400608 <ili9325_draw_pixel+0x34>)
  4005e6:	4798      	blx	r3

/* Define EBI access for ILI9325 8-bit System Interface.*/
#if defined(BOARD_ILI9325_ADDR) && defined (BOARD_ILI9325_RS)
	static inline void LCD_IR(uint8_t lcd_index)
	{
		*((volatile uint8_t *)(BOARD_ILI9325_ADDR)) = lcd_index; /* ILI9325 index register address */
  4005e8:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4005ec:	2400      	movs	r4, #0
  4005ee:	701c      	strb	r4, [r3, #0]
  4005f0:	2222      	movs	r2, #34	; 0x22
  4005f2:	701a      	strb	r2, [r3, #0]

	/* Prepare to write in GRAM */
	ili9325_write_ram_prepare();
	ili9325_write_ram(*g_ul_pixel_cache);
  4005f4:	4b05      	ldr	r3, [pc, #20]	; (40060c <ili9325_draw_pixel+0x38>)
  4005f6:	6818      	ldr	r0, [r3, #0]
  4005f8:	4b05      	ldr	r3, [pc, #20]	; (400610 <ili9325_draw_pixel+0x3c>)
  4005fa:	4798      	blx	r3
	return 0;
  4005fc:	4620      	mov	r0, r4
  4005fe:	bd10      	pop	{r4, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9325_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9325_LCD_WIDTH) || (ul_y >= ILI9325_LCD_HEIGHT)) {
		return 1;
  400600:	2001      	movs	r0, #1
  400602:	4770      	bx	lr
  400604:	2001      	movs	r0, #1
  400606:	4770      	bx	lr
  400608:	00400415 	.word	0x00400415
  40060c:	200008c0 	.word	0x200008c0
  400610:	00400295 	.word	0x00400295

00400614 <ili9325_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9325_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400618:	b084      	sub	sp, #16
  40061a:	9003      	str	r0, [sp, #12]
  40061c:	9102      	str	r1, [sp, #8]
  40061e:	9201      	str	r2, [sp, #4]
  400620:	9300      	str	r3, [sp, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9325_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  400622:	a803      	add	r0, sp, #12
  400624:	a902      	add	r1, sp, #8
  400626:	aa01      	add	r2, sp, #4
  400628:	466b      	mov	r3, sp
  40062a:	4c23      	ldr	r4, [pc, #140]	; (4006b8 <ili9325_draw_filled_rectangle+0xa4>)
  40062c:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9325_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  40062e:	9d03      	ldr	r5, [sp, #12]
  400630:	9c02      	ldr	r4, [sp, #8]
  400632:	9901      	ldr	r1, [sp, #4]
  400634:	1c4a      	adds	r2, r1, #1
  400636:	9900      	ldr	r1, [sp, #0]
  400638:	1c4b      	adds	r3, r1, #1
  40063a:	4628      	mov	r0, r5
  40063c:	4621      	mov	r1, r4
  40063e:	1b52      	subs	r2, r2, r5
  400640:	1b1b      	subs	r3, r3, r4
  400642:	4c1e      	ldr	r4, [pc, #120]	; (4006bc <ili9325_draw_filled_rectangle+0xa8>)
  400644:	47a0      	blx	r4

	/* Set cursor */
	ili9325_set_cursor_position(ul_x1, ul_y1);
  400646:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  40064a:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  40064e:	4b1c      	ldr	r3, [pc, #112]	; (4006c0 <ili9325_draw_filled_rectangle+0xac>)
  400650:	4798      	blx	r3
  400652:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400656:	2200      	movs	r2, #0
  400658:	701a      	strb	r2, [r3, #0]
  40065a:	2222      	movs	r2, #34	; 0x22
  40065c:	701a      	strb	r2, [r3, #0]

	/* Prepare to write in GRAM */
	ili9325_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  40065e:	9a02      	ldr	r2, [sp, #8]
  400660:	9b00      	ldr	r3, [sp, #0]
  400662:	1a9a      	subs	r2, r3, r2
  400664:	9b01      	ldr	r3, [sp, #4]
  400666:	f103 0801 	add.w	r8, r3, #1
  40066a:	9b03      	ldr	r3, [sp, #12]
  40066c:	ebc3 0808 	rsb	r8, r3, r8
  400670:	fb02 8808 	mla	r8, r2, r8, r8
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400674:	4c13      	ldr	r4, [pc, #76]	; (4006c4 <ili9325_draw_filled_rectangle+0xb0>)
  400676:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  40067a:	09e4      	lsrs	r4, r4, #7
  40067c:	d007      	beq.n	40068e <ili9325_draw_filled_rectangle+0x7a>
		ili9325_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  40067e:	4f12      	ldr	r7, [pc, #72]	; (4006c8 <ili9325_draw_filled_rectangle+0xb4>)
  400680:	26f0      	movs	r6, #240	; 0xf0
  400682:	4d12      	ldr	r5, [pc, #72]	; (4006cc <ili9325_draw_filled_rectangle+0xb8>)
  400684:	4638      	mov	r0, r7
  400686:	4631      	mov	r1, r6
  400688:	47a8      	blx	r5
	ili9325_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  40068a:	3c01      	subs	r4, #1
  40068c:	d1fa      	bne.n	400684 <ili9325_draw_filled_rectangle+0x70>
		ili9325_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
	}
	/* Send remaining pixels */
	ili9325_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  40068e:	490d      	ldr	r1, [pc, #52]	; (4006c4 <ili9325_draw_filled_rectangle+0xb0>)
  400690:	fba1 3108 	umull	r3, r1, r1, r8
  400694:	09c9      	lsrs	r1, r1, #7
  400696:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  40069a:	480b      	ldr	r0, [pc, #44]	; (4006c8 <ili9325_draw_filled_rectangle+0xb4>)
  40069c:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  4006a0:	4b0a      	ldr	r3, [pc, #40]	; (4006cc <ili9325_draw_filled_rectangle+0xb8>)
  4006a2:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9325_set_window(0, 0, ILI9325_LCD_WIDTH, ILI9325_LCD_HEIGHT);
  4006a4:	2000      	movs	r0, #0
  4006a6:	4601      	mov	r1, r0
  4006a8:	22f0      	movs	r2, #240	; 0xf0
  4006aa:	f44f 73a0 	mov.w	r3, #320	; 0x140
  4006ae:	4c03      	ldr	r4, [pc, #12]	; (4006bc <ili9325_draw_filled_rectangle+0xa8>)
  4006b0:	47a0      	blx	r4
}
  4006b2:	b004      	add	sp, #16
  4006b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4006b8:	0040035d 	.word	0x0040035d
  4006bc:	004003d9 	.word	0x004003d9
  4006c0:	00400415 	.word	0x00400415
  4006c4:	88888889 	.word	0x88888889
  4006c8:	200008c0 	.word	0x200008c0
  4006cc:	004002ad 	.word	0x004002ad

004006d0 <ili9325_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9325_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  4006d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4006d4:	b085      	sub	sp, #20
  4006d6:	9003      	str	r0, [sp, #12]
  4006d8:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  4006da:	7813      	ldrb	r3, [r2, #0]
  4006dc:	2b00      	cmp	r3, #0
  4006de:	d046      	beq.n	40076e <ili9325_draw_string+0x9e>
  4006e0:	468b      	mov	fp, r1
  4006e2:	9001      	str	r0, [sp, #4]
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9325_draw_pixel(ul_x + col, ul_y + row);
  4006e4:	f8df 9090 	ldr.w	r9, [pc, #144]	; 400778 <ili9325_draw_string+0xa8>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  4006e8:	2b0a      	cmp	r3, #10
  4006ea:	d104      	bne.n	4006f6 <ili9325_draw_string+0x26>
			ul_y += gfont.height + 2;
  4006ec:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  4006f0:	9b03      	ldr	r3, [sp, #12]
  4006f2:	9301      	str	r3, [sp, #4]
  4006f4:	e035      	b.n	400762 <ili9325_draw_string+0x92>
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4006f6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4006fa:	4e1e      	ldr	r6, [pc, #120]	; (400774 <ili9325_draw_string+0xa4>)
  4006fc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  400700:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  400704:	9a01      	ldr	r2, [sp, #4]
  400706:	4613      	mov	r3, r2
  400708:	330a      	adds	r3, #10
  40070a:	9300      	str	r3, [sp, #0]
  40070c:	4690      	mov	r8, r2
  40070e:	2407      	movs	r4, #7
  400710:	4637      	mov	r7, r6
  400712:	eb0b 0a04 	add.w	sl, fp, r4
  400716:	463d      	mov	r5, r7
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400718:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  40071c:	4123      	asrs	r3, r4
  40071e:	f013 0f01 	tst.w	r3, #1
  400722:	d003      	beq.n	40072c <ili9325_draw_string+0x5c>
				ili9325_draw_pixel(ul_x + col, ul_y + row);
  400724:	4640      	mov	r0, r8
  400726:	ebc4 010a 	rsb	r1, r4, sl
  40072a:	47c8      	blx	r9
  40072c:	3c01      	subs	r4, #1
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  40072e:	f1b4 3fff 	cmp.w	r4, #4294967295
  400732:	d1f0      	bne.n	400716 <ili9325_draw_string+0x46>
  400734:	2407      	movs	r4, #7
  400736:	f10b 070f 	add.w	r7, fp, #15
				ili9325_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  40073a:	782b      	ldrb	r3, [r5, #0]
  40073c:	4123      	asrs	r3, r4
  40073e:	f013 0f01 	tst.w	r3, #1
  400742:	d002      	beq.n	40074a <ili9325_draw_string+0x7a>
				ili9325_draw_pixel(ul_x + col, ul_y + row + 8);
  400744:	4640      	mov	r0, r8
  400746:	1b39      	subs	r1, r7, r4
  400748:	47c8      	blx	r9
  40074a:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9325_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  40074c:	2c01      	cmp	r4, #1
  40074e:	d1f4      	bne.n	40073a <ili9325_draw_string+0x6a>
  400750:	3602      	adds	r6, #2
  400752:	f108 0801 	add.w	r8, r8, #1

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  400756:	9b00      	ldr	r3, [sp, #0]
  400758:	4598      	cmp	r8, r3
  40075a:	d1d8      	bne.n	40070e <ili9325_draw_string+0x3e>
			ul_y += gfont.height + 2;
			ul_x = xorg;
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9325_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  40075c:	9b01      	ldr	r3, [sp, #4]
  40075e:	330c      	adds	r3, #12
  400760:	9301      	str	r3, [sp, #4]
 */
void ili9325_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400762:	9a02      	ldr	r2, [sp, #8]
  400764:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400768:	9202      	str	r2, [sp, #8]
  40076a:	2b00      	cmp	r3, #0
  40076c:	d1bc      	bne.n	4006e8 <ili9325_draw_string+0x18>
			ili9325_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  40076e:	b005      	add	sp, #20
  400770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400774:	00407a1c 	.word	0x00407a1c
  400778:	004005d5 	.word	0x004005d5

0040077c <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  40077c:	0109      	lsls	r1, r1, #4
  40077e:	5042      	str	r2, [r0, r1]
  400780:	4770      	bx	lr
  400782:	bf00      	nop

00400784 <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  400784:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400788:	604a      	str	r2, [r1, #4]
  40078a:	4770      	bx	lr

0040078c <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  40078c:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400790:	608a      	str	r2, [r1, #8]
  400792:	4770      	bx	lr

00400794 <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  400794:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400798:	60ca      	str	r2, [r1, #12]
  40079a:	4770      	bx	lr

0040079c <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  40079c:	6301      	str	r1, [r0, #48]	; 0x30
  40079e:	4770      	bx	lr

004007a0 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  4007a0:	6341      	str	r1, [r0, #52]	; 0x34
  4007a2:	4770      	bx	lr

004007a4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4007a4:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4007a6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4007aa:	d02f      	beq.n	40080c <pio_set_peripheral+0x68>
  4007ac:	d807      	bhi.n	4007be <pio_set_peripheral+0x1a>
  4007ae:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4007b2:	d014      	beq.n	4007de <pio_set_peripheral+0x3a>
  4007b4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4007b8:	d01e      	beq.n	4007f8 <pio_set_peripheral+0x54>
  4007ba:	b939      	cbnz	r1, 4007cc <pio_set_peripheral+0x28>
  4007bc:	4770      	bx	lr
  4007be:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4007c2:	d037      	beq.n	400834 <pio_set_peripheral+0x90>
  4007c4:	d804      	bhi.n	4007d0 <pio_set_peripheral+0x2c>
  4007c6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4007ca:	d029      	beq.n	400820 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4007cc:	6042      	str	r2, [r0, #4]
  4007ce:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4007d0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4007d4:	d02e      	beq.n	400834 <pio_set_peripheral+0x90>
  4007d6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4007da:	d02b      	beq.n	400834 <pio_set_peripheral+0x90>
  4007dc:	e7f6      	b.n	4007cc <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4007de:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4007e0:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4007e2:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4007e4:	43d3      	mvns	r3, r2
  4007e6:	4021      	ands	r1, r4
  4007e8:	4019      	ands	r1, r3
  4007ea:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4007ec:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4007ee:	6f44      	ldr	r4, [r0, #116]	; 0x74
  4007f0:	4021      	ands	r1, r4
  4007f2:	400b      	ands	r3, r1
  4007f4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4007f6:	e01a      	b.n	40082e <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4007f8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4007fa:	4313      	orrs	r3, r2
  4007fc:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4007fe:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400800:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400802:	400b      	ands	r3, r1
  400804:	ea23 0302 	bic.w	r3, r3, r2
  400808:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40080a:	e7df      	b.n	4007cc <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40080c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40080e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400810:	400b      	ands	r3, r1
  400812:	ea23 0302 	bic.w	r3, r3, r2
  400816:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400818:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40081a:	4313      	orrs	r3, r2
  40081c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40081e:	e7d5      	b.n	4007cc <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400820:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400822:	4313      	orrs	r3, r2
  400824:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400826:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400828:	4313      	orrs	r3, r2
  40082a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40082c:	e7ce      	b.n	4007cc <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40082e:	6042      	str	r2, [r0, #4]
}
  400830:	f85d 4b04 	ldr.w	r4, [sp], #4
  400834:	4770      	bx	lr
  400836:	bf00      	nop

00400838 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400838:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40083a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  40083e:	bf14      	ite	ne
  400840:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400842:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400844:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400848:	bf14      	ite	ne
  40084a:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40084c:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40084e:	f012 0f02 	tst.w	r2, #2
  400852:	d002      	beq.n	40085a <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400854:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400858:	e004      	b.n	400864 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40085a:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  40085e:	bf18      	it	ne
  400860:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400864:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400866:	6001      	str	r1, [r0, #0]
  400868:	4770      	bx	lr
  40086a:	bf00      	nop

0040086c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40086c:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40086e:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400870:	9c01      	ldr	r4, [sp, #4]
  400872:	b10c      	cbz	r4, 400878 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400874:	6641      	str	r1, [r0, #100]	; 0x64
  400876:	e000      	b.n	40087a <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400878:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40087a:	b10b      	cbz	r3, 400880 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  40087c:	6501      	str	r1, [r0, #80]	; 0x50
  40087e:	e000      	b.n	400882 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400880:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400882:	b10a      	cbz	r2, 400888 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400884:	6301      	str	r1, [r0, #48]	; 0x30
  400886:	e000      	b.n	40088a <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400888:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  40088a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  40088c:	6001      	str	r1, [r0, #0]
}
  40088e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400892:	4770      	bx	lr

00400894 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400894:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400896:	4770      	bx	lr

00400898 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400898:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40089a:	4770      	bx	lr

0040089c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  40089c:	b570      	push	{r4, r5, r6, lr}
  40089e:	b082      	sub	sp, #8
  4008a0:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4008a2:	0943      	lsrs	r3, r0, #5
  4008a4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4008a8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4008ac:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4008ae:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  4008b2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4008b6:	d047      	beq.n	400948 <pio_configure_pin+0xac>
  4008b8:	d809      	bhi.n	4008ce <pio_configure_pin+0x32>
  4008ba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4008be:	d021      	beq.n	400904 <pio_configure_pin+0x68>
  4008c0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4008c4:	d02f      	beq.n	400926 <pio_configure_pin+0x8a>
  4008c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4008ca:	d16f      	bne.n	4009ac <pio_configure_pin+0x110>
  4008cc:	e009      	b.n	4008e2 <pio_configure_pin+0x46>
  4008ce:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4008d2:	d055      	beq.n	400980 <pio_configure_pin+0xe4>
  4008d4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4008d8:	d052      	beq.n	400980 <pio_configure_pin+0xe4>
  4008da:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4008de:	d044      	beq.n	40096a <pio_configure_pin+0xce>
  4008e0:	e064      	b.n	4009ac <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4008e2:	f000 001f 	and.w	r0, r0, #31
  4008e6:	2601      	movs	r6, #1
  4008e8:	4086      	lsls	r6, r0
  4008ea:	4620      	mov	r0, r4
  4008ec:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4008f0:	4632      	mov	r2, r6
  4008f2:	4b30      	ldr	r3, [pc, #192]	; (4009b4 <pio_configure_pin+0x118>)
  4008f4:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4008f6:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4008fa:	bf14      	ite	ne
  4008fc:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4008fe:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400900:	2001      	movs	r0, #1
  400902:	e054      	b.n	4009ae <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400904:	f000 001f 	and.w	r0, r0, #31
  400908:	2601      	movs	r6, #1
  40090a:	4086      	lsls	r6, r0
  40090c:	4620      	mov	r0, r4
  40090e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400912:	4632      	mov	r2, r6
  400914:	4b27      	ldr	r3, [pc, #156]	; (4009b4 <pio_configure_pin+0x118>)
  400916:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400918:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40091c:	bf14      	ite	ne
  40091e:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400920:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400922:	2001      	movs	r0, #1
  400924:	e043      	b.n	4009ae <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400926:	f000 001f 	and.w	r0, r0, #31
  40092a:	2601      	movs	r6, #1
  40092c:	4086      	lsls	r6, r0
  40092e:	4620      	mov	r0, r4
  400930:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400934:	4632      	mov	r2, r6
  400936:	4b1f      	ldr	r3, [pc, #124]	; (4009b4 <pio_configure_pin+0x118>)
  400938:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40093a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40093e:	bf14      	ite	ne
  400940:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400942:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400944:	2001      	movs	r0, #1
  400946:	e032      	b.n	4009ae <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400948:	f000 001f 	and.w	r0, r0, #31
  40094c:	2601      	movs	r6, #1
  40094e:	4086      	lsls	r6, r0
  400950:	4620      	mov	r0, r4
  400952:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400956:	4632      	mov	r2, r6
  400958:	4b16      	ldr	r3, [pc, #88]	; (4009b4 <pio_configure_pin+0x118>)
  40095a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40095c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400960:	bf14      	ite	ne
  400962:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400964:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400966:	2001      	movs	r0, #1
  400968:	e021      	b.n	4009ae <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40096a:	f000 031f 	and.w	r3, r0, #31
  40096e:	2601      	movs	r6, #1
  400970:	4620      	mov	r0, r4
  400972:	fa06 f103 	lsl.w	r1, r6, r3
  400976:	462a      	mov	r2, r5
  400978:	4b0f      	ldr	r3, [pc, #60]	; (4009b8 <pio_configure_pin+0x11c>)
  40097a:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40097c:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  40097e:	e016      	b.n	4009ae <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400980:	f000 031f 	and.w	r3, r0, #31
  400984:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400986:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40098a:	ea05 0106 	and.w	r1, r5, r6
  40098e:	9100      	str	r1, [sp, #0]
  400990:	4620      	mov	r0, r4
  400992:	fa06 f103 	lsl.w	r1, r6, r3
  400996:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40099a:	bf14      	ite	ne
  40099c:	2200      	movne	r2, #0
  40099e:	2201      	moveq	r2, #1
  4009a0:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4009a4:	4c05      	ldr	r4, [pc, #20]	; (4009bc <pio_configure_pin+0x120>)
  4009a6:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  4009a8:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4009aa:	e000      	b.n	4009ae <pio_configure_pin+0x112>

	default:
		return 0;
  4009ac:	2000      	movs	r0, #0
	}

	return 1;
}
  4009ae:	b002      	add	sp, #8
  4009b0:	bd70      	pop	{r4, r5, r6, pc}
  4009b2:	bf00      	nop
  4009b4:	004007a5 	.word	0x004007a5
  4009b8:	00400839 	.word	0x00400839
  4009bc:	0040086d 	.word	0x0040086d

004009c0 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4009c0:	b570      	push	{r4, r5, r6, lr}
  4009c2:	b082      	sub	sp, #8
  4009c4:	4606      	mov	r6, r0
  4009c6:	460d      	mov	r5, r1
  4009c8:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4009ca:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  4009ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4009d2:	d038      	beq.n	400a46 <pio_configure_pin_group+0x86>
  4009d4:	d809      	bhi.n	4009ea <pio_configure_pin_group+0x2a>
  4009d6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4009da:	d01c      	beq.n	400a16 <pio_configure_pin_group+0x56>
  4009dc:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4009e0:	d025      	beq.n	400a2e <pio_configure_pin_group+0x6e>
  4009e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4009e6:	d150      	bne.n	400a8a <pio_configure_pin_group+0xca>
  4009e8:	e009      	b.n	4009fe <pio_configure_pin_group+0x3e>
  4009ea:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4009ee:	d03a      	beq.n	400a66 <pio_configure_pin_group+0xa6>
  4009f0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4009f4:	d037      	beq.n	400a66 <pio_configure_pin_group+0xa6>
  4009f6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4009fa:	d030      	beq.n	400a5e <pio_configure_pin_group+0x9e>
  4009fc:	e045      	b.n	400a8a <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4009fe:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a02:	462a      	mov	r2, r5
  400a04:	4b22      	ldr	r3, [pc, #136]	; (400a90 <pio_configure_pin_group+0xd0>)
  400a06:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400a08:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400a0c:	bf14      	ite	ne
  400a0e:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400a10:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400a12:	2001      	movs	r0, #1
  400a14:	e03a      	b.n	400a8c <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400a16:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a1a:	462a      	mov	r2, r5
  400a1c:	4b1c      	ldr	r3, [pc, #112]	; (400a90 <pio_configure_pin_group+0xd0>)
  400a1e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400a20:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400a24:	bf14      	ite	ne
  400a26:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400a28:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400a2a:	2001      	movs	r0, #1
  400a2c:	e02e      	b.n	400a8c <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400a2e:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400a32:	462a      	mov	r2, r5
  400a34:	4b16      	ldr	r3, [pc, #88]	; (400a90 <pio_configure_pin_group+0xd0>)
  400a36:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400a38:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400a3c:	bf14      	ite	ne
  400a3e:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400a40:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400a42:	2001      	movs	r0, #1
  400a44:	e022      	b.n	400a8c <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400a46:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400a4a:	462a      	mov	r2, r5
  400a4c:	4b10      	ldr	r3, [pc, #64]	; (400a90 <pio_configure_pin_group+0xd0>)
  400a4e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400a50:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400a54:	bf14      	ite	ne
  400a56:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400a58:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400a5a:	2001      	movs	r0, #1
  400a5c:	e016      	b.n	400a8c <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  400a5e:	4b0d      	ldr	r3, [pc, #52]	; (400a94 <pio_configure_pin_group+0xd4>)
  400a60:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400a62:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  400a64:	e012      	b.n	400a8c <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400a66:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400a6a:	f004 0301 	and.w	r3, r4, #1
  400a6e:	9300      	str	r3, [sp, #0]
  400a70:	4630      	mov	r0, r6
  400a72:	4629      	mov	r1, r5
  400a74:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400a78:	bf14      	ite	ne
  400a7a:	2200      	movne	r2, #0
  400a7c:	2201      	moveq	r2, #1
  400a7e:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400a82:	4c05      	ldr	r4, [pc, #20]	; (400a98 <pio_configure_pin_group+0xd8>)
  400a84:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400a86:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400a88:	e000      	b.n	400a8c <pio_configure_pin_group+0xcc>

	default:
		return 0;
  400a8a:	2000      	movs	r0, #0
	}

	return 1;
}
  400a8c:	b002      	add	sp, #8
  400a8e:	bd70      	pop	{r4, r5, r6, pc}
  400a90:	004007a5 	.word	0x004007a5
  400a94:	00400839 	.word	0x00400839
  400a98:	0040086d 	.word	0x0040086d

00400a9c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400a9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400aa0:	4681      	mov	r9, r0
  400aa2:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400aa4:	4b12      	ldr	r3, [pc, #72]	; (400af0 <pio_handler_process+0x54>)
  400aa6:	4798      	blx	r3
  400aa8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400aaa:	4648      	mov	r0, r9
  400aac:	4b11      	ldr	r3, [pc, #68]	; (400af4 <pio_handler_process+0x58>)
  400aae:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400ab0:	4005      	ands	r5, r0
  400ab2:	d013      	beq.n	400adc <pio_handler_process+0x40>
  400ab4:	4c10      	ldr	r4, [pc, #64]	; (400af8 <pio_handler_process+0x5c>)
  400ab6:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400aba:	6823      	ldr	r3, [r4, #0]
  400abc:	4543      	cmp	r3, r8
  400abe:	d108      	bne.n	400ad2 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400ac0:	6861      	ldr	r1, [r4, #4]
  400ac2:	4229      	tst	r1, r5
  400ac4:	d005      	beq.n	400ad2 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400ac6:	68e3      	ldr	r3, [r4, #12]
  400ac8:	4640      	mov	r0, r8
  400aca:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400acc:	6863      	ldr	r3, [r4, #4]
  400ace:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400ad2:	42b4      	cmp	r4, r6
  400ad4:	d002      	beq.n	400adc <pio_handler_process+0x40>
  400ad6:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400ad8:	2d00      	cmp	r5, #0
  400ada:	d1ee      	bne.n	400aba <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400adc:	4b07      	ldr	r3, [pc, #28]	; (400afc <pio_handler_process+0x60>)
  400ade:	681b      	ldr	r3, [r3, #0]
  400ae0:	b123      	cbz	r3, 400aec <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400ae2:	4b07      	ldr	r3, [pc, #28]	; (400b00 <pio_handler_process+0x64>)
  400ae4:	681b      	ldr	r3, [r3, #0]
  400ae6:	b10b      	cbz	r3, 400aec <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400ae8:	4648      	mov	r0, r9
  400aea:	4798      	blx	r3
  400aec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400af0:	00400895 	.word	0x00400895
  400af4:	00400899 	.word	0x00400899
  400af8:	20000c84 	.word	0x20000c84
  400afc:	20000d3c 	.word	0x20000d3c
  400b00:	20000c80 	.word	0x20000c80

00400b04 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400b04:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400b06:	4802      	ldr	r0, [pc, #8]	; (400b10 <PIOA_Handler+0xc>)
  400b08:	210b      	movs	r1, #11
  400b0a:	4b02      	ldr	r3, [pc, #8]	; (400b14 <PIOA_Handler+0x10>)
  400b0c:	4798      	blx	r3
  400b0e:	bd08      	pop	{r3, pc}
  400b10:	400e0e00 	.word	0x400e0e00
  400b14:	00400a9d 	.word	0x00400a9d

00400b18 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400b18:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400b1a:	4802      	ldr	r0, [pc, #8]	; (400b24 <PIOB_Handler+0xc>)
  400b1c:	210c      	movs	r1, #12
  400b1e:	4b02      	ldr	r3, [pc, #8]	; (400b28 <PIOB_Handler+0x10>)
  400b20:	4798      	blx	r3
  400b22:	bd08      	pop	{r3, pc}
  400b24:	400e1000 	.word	0x400e1000
  400b28:	00400a9d 	.word	0x00400a9d

00400b2c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400b2c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400b2e:	4802      	ldr	r0, [pc, #8]	; (400b38 <PIOC_Handler+0xc>)
  400b30:	210d      	movs	r1, #13
  400b32:	4b02      	ldr	r3, [pc, #8]	; (400b3c <PIOC_Handler+0x10>)
  400b34:	4798      	blx	r3
  400b36:	bd08      	pop	{r3, pc}
  400b38:	400e1200 	.word	0x400e1200
  400b3c:	00400a9d 	.word	0x00400a9d

00400b40 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400b40:	4a18      	ldr	r2, [pc, #96]	; (400ba4 <pmc_switch_mck_to_pllack+0x64>)
  400b42:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400b48:	4318      	orrs	r0, r3
  400b4a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b4c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b4e:	f013 0f08 	tst.w	r3, #8
  400b52:	d003      	beq.n	400b5c <pmc_switch_mck_to_pllack+0x1c>
  400b54:	e009      	b.n	400b6a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b56:	3b01      	subs	r3, #1
  400b58:	d103      	bne.n	400b62 <pmc_switch_mck_to_pllack+0x22>
  400b5a:	e01e      	b.n	400b9a <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b5c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400b60:	4910      	ldr	r1, [pc, #64]	; (400ba4 <pmc_switch_mck_to_pllack+0x64>)
  400b62:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400b64:	f012 0f08 	tst.w	r2, #8
  400b68:	d0f5      	beq.n	400b56 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400b6a:	4a0e      	ldr	r2, [pc, #56]	; (400ba4 <pmc_switch_mck_to_pllack+0x64>)
  400b6c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b6e:	f023 0303 	bic.w	r3, r3, #3
  400b72:	f043 0302 	orr.w	r3, r3, #2
  400b76:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b78:	6e90      	ldr	r0, [r2, #104]	; 0x68
  400b7a:	f010 0008 	ands.w	r0, r0, #8
  400b7e:	d004      	beq.n	400b8a <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400b80:	2000      	movs	r0, #0
  400b82:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b84:	3b01      	subs	r3, #1
  400b86:	d103      	bne.n	400b90 <pmc_switch_mck_to_pllack+0x50>
  400b88:	e009      	b.n	400b9e <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b8a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400b8e:	4905      	ldr	r1, [pc, #20]	; (400ba4 <pmc_switch_mck_to_pllack+0x64>)
  400b90:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400b92:	f012 0f08 	tst.w	r2, #8
  400b96:	d0f5      	beq.n	400b84 <pmc_switch_mck_to_pllack+0x44>
  400b98:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400b9a:	2001      	movs	r0, #1
  400b9c:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400b9e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400ba0:	4770      	bx	lr
  400ba2:	bf00      	nop
  400ba4:	400e0400 	.word	0x400e0400

00400ba8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400ba8:	b138      	cbz	r0, 400bba <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400baa:	4911      	ldr	r1, [pc, #68]	; (400bf0 <pmc_switch_mainck_to_xtal+0x48>)
  400bac:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400bae:	4a11      	ldr	r2, [pc, #68]	; (400bf4 <pmc_switch_mainck_to_xtal+0x4c>)
  400bb0:	401a      	ands	r2, r3
  400bb2:	4b11      	ldr	r3, [pc, #68]	; (400bf8 <pmc_switch_mainck_to_xtal+0x50>)
  400bb4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400bb6:	620b      	str	r3, [r1, #32]
  400bb8:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400bba:	4a0d      	ldr	r2, [pc, #52]	; (400bf0 <pmc_switch_mainck_to_xtal+0x48>)
  400bbc:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400bbe:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400bc2:	f023 0303 	bic.w	r3, r3, #3
  400bc6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400bca:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400bce:	0209      	lsls	r1, r1, #8
  400bd0:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400bd2:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400bd4:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400bd6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400bd8:	f013 0f01 	tst.w	r3, #1
  400bdc:	d0fb      	beq.n	400bd6 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400bde:	4a04      	ldr	r2, [pc, #16]	; (400bf0 <pmc_switch_mainck_to_xtal+0x48>)
  400be0:	6a13      	ldr	r3, [r2, #32]
  400be2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400be6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400bea:	6213      	str	r3, [r2, #32]
  400bec:	4770      	bx	lr
  400bee:	bf00      	nop
  400bf0:	400e0400 	.word	0x400e0400
  400bf4:	fec8fffc 	.word	0xfec8fffc
  400bf8:	01370002 	.word	0x01370002

00400bfc <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400bfc:	4b02      	ldr	r3, [pc, #8]	; (400c08 <pmc_osc_is_ready_mainck+0xc>)
  400bfe:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400c00:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400c04:	4770      	bx	lr
  400c06:	bf00      	nop
  400c08:	400e0400 	.word	0x400e0400

00400c0c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400c0c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400c10:	4b01      	ldr	r3, [pc, #4]	; (400c18 <pmc_disable_pllack+0xc>)
  400c12:	629a      	str	r2, [r3, #40]	; 0x28
  400c14:	4770      	bx	lr
  400c16:	bf00      	nop
  400c18:	400e0400 	.word	0x400e0400

00400c1c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400c1c:	4b02      	ldr	r3, [pc, #8]	; (400c28 <pmc_is_locked_pllack+0xc>)
  400c1e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400c20:	f000 0002 	and.w	r0, r0, #2
  400c24:	4770      	bx	lr
  400c26:	bf00      	nop
  400c28:	400e0400 	.word	0x400e0400

00400c2c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400c2c:	2822      	cmp	r0, #34	; 0x22
  400c2e:	d81e      	bhi.n	400c6e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400c30:	281f      	cmp	r0, #31
  400c32:	d80c      	bhi.n	400c4e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400c34:	4b11      	ldr	r3, [pc, #68]	; (400c7c <pmc_enable_periph_clk+0x50>)
  400c36:	699a      	ldr	r2, [r3, #24]
  400c38:	2301      	movs	r3, #1
  400c3a:	4083      	lsls	r3, r0
  400c3c:	401a      	ands	r2, r3
  400c3e:	4293      	cmp	r3, r2
  400c40:	d017      	beq.n	400c72 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400c42:	2301      	movs	r3, #1
  400c44:	4083      	lsls	r3, r0
  400c46:	4a0d      	ldr	r2, [pc, #52]	; (400c7c <pmc_enable_periph_clk+0x50>)
  400c48:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400c4a:	2000      	movs	r0, #0
  400c4c:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400c4e:	4b0b      	ldr	r3, [pc, #44]	; (400c7c <pmc_enable_periph_clk+0x50>)
  400c50:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400c54:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400c56:	2301      	movs	r3, #1
  400c58:	4083      	lsls	r3, r0
  400c5a:	401a      	ands	r2, r3
  400c5c:	4293      	cmp	r3, r2
  400c5e:	d00a      	beq.n	400c76 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400c60:	2301      	movs	r3, #1
  400c62:	4083      	lsls	r3, r0
  400c64:	4a05      	ldr	r2, [pc, #20]	; (400c7c <pmc_enable_periph_clk+0x50>)
  400c66:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400c6a:	2000      	movs	r0, #0
  400c6c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  400c6e:	2001      	movs	r0, #1
  400c70:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400c72:	2000      	movs	r0, #0
  400c74:	4770      	bx	lr
  400c76:	2000      	movs	r0, #0
}
  400c78:	4770      	bx	lr
  400c7a:	bf00      	nop
  400c7c:	400e0400 	.word	0x400e0400

00400c80 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400c80:	b410      	push	{r4}
  400c82:	0189      	lsls	r1, r1, #6
  400c84:	1843      	adds	r3, r0, r1
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400c86:	2402      	movs	r4, #2
  400c88:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400c8a:	f04f 31ff 	mov.w	r1, #4294967295
  400c8e:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400c90:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400c92:	605a      	str	r2, [r3, #4]
}
  400c94:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c98:	4770      	bx	lr
  400c9a:	bf00      	nop

00400c9c <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400c9c:	0189      	lsls	r1, r1, #6
  400c9e:	2305      	movs	r3, #5
  400ca0:	5043      	str	r3, [r0, r1]
  400ca2:	4770      	bx	lr

00400ca4 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400ca4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400ca8:	61ca      	str	r2, [r1, #28]
  400caa:	4770      	bx	lr

00400cac <tc_enable_interrupt>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	tc_channel->TC_IER = ul_sources;
  400cac:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400cb0:	624a      	str	r2, [r1, #36]	; 0x24
  400cb2:	4770      	bx	lr

00400cb4 <tc_get_status>:
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	return tc_channel->TC_SR;
  400cb4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400cb8:	6a08      	ldr	r0, [r1, #32]
}
  400cba:	4770      	bx	lr

00400cbc <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400cbc:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400cbe:	23ac      	movs	r3, #172	; 0xac
  400cc0:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400cc2:	680b      	ldr	r3, [r1, #0]
  400cc4:	684a      	ldr	r2, [r1, #4]
  400cc6:	fbb3 f3f2 	udiv	r3, r3, r2
  400cca:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400ccc:	1e5c      	subs	r4, r3, #1
  400cce:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400cd2:	4294      	cmp	r4, r2
  400cd4:	d80a      	bhi.n	400cec <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  400cd6:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400cd8:	688b      	ldr	r3, [r1, #8]
  400cda:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400cdc:	f240 2302 	movw	r3, #514	; 0x202
  400ce0:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400ce4:	2350      	movs	r3, #80	; 0x50
  400ce6:	6003      	str	r3, [r0, #0]

	return 0;
  400ce8:	2000      	movs	r0, #0
  400cea:	e000      	b.n	400cee <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  400cec:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  400cee:	f85d 4b04 	ldr.w	r4, [sp], #4
  400cf2:	4770      	bx	lr

00400cf4 <uart_enable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IER = ul_sources;
  400cf4:	6081      	str	r1, [r0, #8]
  400cf6:	4770      	bx	lr

00400cf8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400cf8:	6943      	ldr	r3, [r0, #20]
  400cfa:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400cfe:	bf1a      	itte	ne
  400d00:	61c1      	strne	r1, [r0, #28]
	return 0;
  400d02:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  400d04:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  400d06:	4770      	bx	lr

00400d08 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400d08:	6943      	ldr	r3, [r0, #20]
  400d0a:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400d0e:	bf1d      	ittte	ne
  400d10:	6983      	ldrne	r3, [r0, #24]
  400d12:	700b      	strbne	r3, [r1, #0]
	return 0;
  400d14:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  400d16:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  400d18:	4770      	bx	lr
  400d1a:	bf00      	nop

00400d1c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400d1c:	6943      	ldr	r3, [r0, #20]
  400d1e:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400d22:	bf1d      	ittte	ne
  400d24:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400d28:	61c1      	strne	r1, [r0, #28]
	return 0;
  400d2a:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400d2c:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400d2e:	4770      	bx	lr

00400d30 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400d30:	6943      	ldr	r3, [r0, #20]
  400d32:	f013 0f01 	tst.w	r3, #1
  400d36:	d005      	beq.n	400d44 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400d38:	6983      	ldr	r3, [r0, #24]
  400d3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400d3e:	600b      	str	r3, [r1, #0]

	return 0;
  400d40:	2000      	movs	r0, #0
  400d42:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  400d44:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  400d46:	4770      	bx	lr

00400d48 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  400d48:	e7fe      	b.n	400d48 <Dummy_Handler>
  400d4a:	bf00      	nop

00400d4c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400d4c:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  400d4e:	4b20      	ldr	r3, [pc, #128]	; (400dd0 <Reset_Handler+0x84>)
  400d50:	4a20      	ldr	r2, [pc, #128]	; (400dd4 <Reset_Handler+0x88>)
  400d52:	429a      	cmp	r2, r3
  400d54:	d913      	bls.n	400d7e <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  400d56:	4b20      	ldr	r3, [pc, #128]	; (400dd8 <Reset_Handler+0x8c>)
  400d58:	4a1d      	ldr	r2, [pc, #116]	; (400dd0 <Reset_Handler+0x84>)
  400d5a:	429a      	cmp	r2, r3
  400d5c:	d21f      	bcs.n	400d9e <Reset_Handler+0x52>
  400d5e:	4611      	mov	r1, r2
  400d60:	3204      	adds	r2, #4
  400d62:	3303      	adds	r3, #3
  400d64:	1a9b      	subs	r3, r3, r2
  400d66:	f023 0303 	bic.w	r3, r3, #3
  400d6a:	3304      	adds	r3, #4
  400d6c:	4a19      	ldr	r2, [pc, #100]	; (400dd4 <Reset_Handler+0x88>)
  400d6e:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  400d70:	f852 0b04 	ldr.w	r0, [r2], #4
  400d74:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  400d78:	429a      	cmp	r2, r3
  400d7a:	d1f9      	bne.n	400d70 <Reset_Handler+0x24>
  400d7c:	e00f      	b.n	400d9e <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  400d7e:	4b14      	ldr	r3, [pc, #80]	; (400dd0 <Reset_Handler+0x84>)
  400d80:	4a14      	ldr	r2, [pc, #80]	; (400dd4 <Reset_Handler+0x88>)
  400d82:	429a      	cmp	r2, r3
  400d84:	d20b      	bcs.n	400d9e <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  400d86:	4b14      	ldr	r3, [pc, #80]	; (400dd8 <Reset_Handler+0x8c>)
  400d88:	4a11      	ldr	r2, [pc, #68]	; (400dd0 <Reset_Handler+0x84>)
  400d8a:	1a9a      	subs	r2, r3, r2
  400d8c:	4813      	ldr	r0, [pc, #76]	; (400ddc <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400d8e:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400d90:	b12a      	cbz	r2, 400d9e <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  400d92:	f851 2904 	ldr.w	r2, [r1], #-4
  400d96:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400d9a:	4281      	cmp	r1, r0
  400d9c:	d1f9      	bne.n	400d92 <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400d9e:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400da0:	4b0f      	ldr	r3, [pc, #60]	; (400de0 <Reset_Handler+0x94>)
  400da2:	4a10      	ldr	r2, [pc, #64]	; (400de4 <Reset_Handler+0x98>)
  400da4:	429a      	cmp	r2, r3
  400da6:	d20b      	bcs.n	400dc0 <Reset_Handler+0x74>
  400da8:	1d13      	adds	r3, r2, #4
  400daa:	4a0f      	ldr	r2, [pc, #60]	; (400de8 <Reset_Handler+0x9c>)
  400dac:	1ad2      	subs	r2, r2, r3
  400dae:	f022 0203 	bic.w	r2, r2, #3
  400db2:	441a      	add	r2, r3
  400db4:	3b04      	subs	r3, #4
		*pDest++ = 0;
  400db6:	2100      	movs	r1, #0
  400db8:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400dbc:	4293      	cmp	r3, r2
  400dbe:	d1fb      	bne.n	400db8 <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  400dc0:	4b0a      	ldr	r3, [pc, #40]	; (400dec <Reset_Handler+0xa0>)
  400dc2:	4a0b      	ldr	r2, [pc, #44]	; (400df0 <Reset_Handler+0xa4>)
  400dc4:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  400dc6:	4b0b      	ldr	r3, [pc, #44]	; (400df4 <Reset_Handler+0xa8>)
  400dc8:	4798      	blx	r3

	/* Branch to main function */
	main();
  400dca:	4b0b      	ldr	r3, [pc, #44]	; (400df8 <Reset_Handler+0xac>)
  400dcc:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  400dce:	e7fe      	b.n	400dce <Reset_Handler+0x82>
  400dd0:	20000000 	.word	0x20000000
  400dd4:	004084f4 	.word	0x004084f4
  400dd8:	200008a4 	.word	0x200008a4
  400ddc:	004084f0 	.word	0x004084f0
  400de0:	20000d54 	.word	0x20000d54
  400de4:	200008a4 	.word	0x200008a4
  400de8:	20000d57 	.word	0x20000d57
  400dec:	e000ed00 	.word	0xe000ed00
  400df0:	00400000 	.word	0x00400000
  400df4:	004014b5 	.word	0x004014b5
  400df8:	004011f9 	.word	0x004011f9

00400dfc <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400dfc:	4b3d      	ldr	r3, [pc, #244]	; (400ef4 <SystemCoreClockUpdate+0xf8>)
  400dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e00:	f003 0303 	and.w	r3, r3, #3
  400e04:	2b03      	cmp	r3, #3
  400e06:	d85d      	bhi.n	400ec4 <SystemCoreClockUpdate+0xc8>
  400e08:	e8df f003 	tbb	[pc, r3]
  400e0c:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400e10:	4b39      	ldr	r3, [pc, #228]	; (400ef8 <SystemCoreClockUpdate+0xfc>)
  400e12:	695b      	ldr	r3, [r3, #20]
  400e14:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400e18:	bf14      	ite	ne
  400e1a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400e1e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400e22:	4b36      	ldr	r3, [pc, #216]	; (400efc <SystemCoreClockUpdate+0x100>)
  400e24:	601a      	str	r2, [r3, #0]
  400e26:	e04d      	b.n	400ec4 <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400e28:	4b32      	ldr	r3, [pc, #200]	; (400ef4 <SystemCoreClockUpdate+0xf8>)
  400e2a:	6a1b      	ldr	r3, [r3, #32]
  400e2c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400e30:	d003      	beq.n	400e3a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400e32:	4a33      	ldr	r2, [pc, #204]	; (400f00 <SystemCoreClockUpdate+0x104>)
  400e34:	4b31      	ldr	r3, [pc, #196]	; (400efc <SystemCoreClockUpdate+0x100>)
  400e36:	601a      	str	r2, [r3, #0]
  400e38:	e044      	b.n	400ec4 <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400e3a:	4a32      	ldr	r2, [pc, #200]	; (400f04 <SystemCoreClockUpdate+0x108>)
  400e3c:	4b2f      	ldr	r3, [pc, #188]	; (400efc <SystemCoreClockUpdate+0x100>)
  400e3e:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400e40:	4b2c      	ldr	r3, [pc, #176]	; (400ef4 <SystemCoreClockUpdate+0xf8>)
  400e42:	6a1b      	ldr	r3, [r3, #32]
  400e44:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400e48:	2b10      	cmp	r3, #16
  400e4a:	d002      	beq.n	400e52 <SystemCoreClockUpdate+0x56>
  400e4c:	2b20      	cmp	r3, #32
  400e4e:	d004      	beq.n	400e5a <SystemCoreClockUpdate+0x5e>
  400e50:	e038      	b.n	400ec4 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400e52:	4a2d      	ldr	r2, [pc, #180]	; (400f08 <SystemCoreClockUpdate+0x10c>)
  400e54:	4b29      	ldr	r3, [pc, #164]	; (400efc <SystemCoreClockUpdate+0x100>)
  400e56:	601a      	str	r2, [r3, #0]
			break;
  400e58:	e034      	b.n	400ec4 <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400e5a:	4a29      	ldr	r2, [pc, #164]	; (400f00 <SystemCoreClockUpdate+0x104>)
  400e5c:	4b27      	ldr	r3, [pc, #156]	; (400efc <SystemCoreClockUpdate+0x100>)
  400e5e:	601a      	str	r2, [r3, #0]
			break;
  400e60:	e030      	b.n	400ec4 <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400e62:	4b24      	ldr	r3, [pc, #144]	; (400ef4 <SystemCoreClockUpdate+0xf8>)
  400e64:	6a1b      	ldr	r3, [r3, #32]
  400e66:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400e6a:	d003      	beq.n	400e74 <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400e6c:	4a24      	ldr	r2, [pc, #144]	; (400f00 <SystemCoreClockUpdate+0x104>)
  400e6e:	4b23      	ldr	r3, [pc, #140]	; (400efc <SystemCoreClockUpdate+0x100>)
  400e70:	601a      	str	r2, [r3, #0]
  400e72:	e012      	b.n	400e9a <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400e74:	4a23      	ldr	r2, [pc, #140]	; (400f04 <SystemCoreClockUpdate+0x108>)
  400e76:	4b21      	ldr	r3, [pc, #132]	; (400efc <SystemCoreClockUpdate+0x100>)
  400e78:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400e7a:	4b1e      	ldr	r3, [pc, #120]	; (400ef4 <SystemCoreClockUpdate+0xf8>)
  400e7c:	6a1b      	ldr	r3, [r3, #32]
  400e7e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400e82:	2b10      	cmp	r3, #16
  400e84:	d002      	beq.n	400e8c <SystemCoreClockUpdate+0x90>
  400e86:	2b20      	cmp	r3, #32
  400e88:	d004      	beq.n	400e94 <SystemCoreClockUpdate+0x98>
  400e8a:	e006      	b.n	400e9a <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400e8c:	4a1e      	ldr	r2, [pc, #120]	; (400f08 <SystemCoreClockUpdate+0x10c>)
  400e8e:	4b1b      	ldr	r3, [pc, #108]	; (400efc <SystemCoreClockUpdate+0x100>)
  400e90:	601a      	str	r2, [r3, #0]
					break;
  400e92:	e002      	b.n	400e9a <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400e94:	4a1a      	ldr	r2, [pc, #104]	; (400f00 <SystemCoreClockUpdate+0x104>)
  400e96:	4b19      	ldr	r3, [pc, #100]	; (400efc <SystemCoreClockUpdate+0x100>)
  400e98:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400e9a:	4b16      	ldr	r3, [pc, #88]	; (400ef4 <SystemCoreClockUpdate+0xf8>)
  400e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e9e:	f003 0303 	and.w	r3, r3, #3
  400ea2:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400ea4:	4a13      	ldr	r2, [pc, #76]	; (400ef4 <SystemCoreClockUpdate+0xf8>)
  400ea6:	bf07      	ittee	eq
  400ea8:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400eaa:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400eac:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400eae:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  400eb0:	4812      	ldr	r0, [pc, #72]	; (400efc <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  400eb2:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400eb6:	6803      	ldr	r3, [r0, #0]
  400eb8:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  400ebc:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400ebe:	fbb3 f3f2 	udiv	r3, r3, r2
  400ec2:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  400ec4:	4b0b      	ldr	r3, [pc, #44]	; (400ef4 <SystemCoreClockUpdate+0xf8>)
  400ec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ec8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ecc:	2b70      	cmp	r3, #112	; 0x70
  400ece:	d107      	bne.n	400ee0 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  400ed0:	4a0a      	ldr	r2, [pc, #40]	; (400efc <SystemCoreClockUpdate+0x100>)
  400ed2:	6813      	ldr	r3, [r2, #0]
  400ed4:	490d      	ldr	r1, [pc, #52]	; (400f0c <SystemCoreClockUpdate+0x110>)
  400ed6:	fba1 1303 	umull	r1, r3, r1, r3
  400eda:	085b      	lsrs	r3, r3, #1
  400edc:	6013      	str	r3, [r2, #0]
  400ede:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400ee0:	4b04      	ldr	r3, [pc, #16]	; (400ef4 <SystemCoreClockUpdate+0xf8>)
  400ee2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  400ee4:	4905      	ldr	r1, [pc, #20]	; (400efc <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400ee6:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  400eea:	680b      	ldr	r3, [r1, #0]
  400eec:	40d3      	lsrs	r3, r2
  400eee:	600b      	str	r3, [r1, #0]
  400ef0:	4770      	bx	lr
  400ef2:	bf00      	nop
  400ef4:	400e0400 	.word	0x400e0400
  400ef8:	400e1410 	.word	0x400e1410
  400efc:	20000000 	.word	0x20000000
  400f00:	00b71b00 	.word	0x00b71b00
  400f04:	003d0900 	.word	0x003d0900
  400f08:	007a1200 	.word	0x007a1200
  400f0c:	aaaaaaab 	.word	0xaaaaaaab

00400f10 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400f10:	4b1a      	ldr	r3, [pc, #104]	; (400f7c <system_init_flash+0x6c>)
  400f12:	4298      	cmp	r0, r3
  400f14:	d807      	bhi.n	400f26 <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400f16:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400f1a:	4a19      	ldr	r2, [pc, #100]	; (400f80 <system_init_flash+0x70>)
  400f1c:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400f1e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400f22:	6013      	str	r3, [r2, #0]
  400f24:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400f26:	4b17      	ldr	r3, [pc, #92]	; (400f84 <system_init_flash+0x74>)
  400f28:	4298      	cmp	r0, r3
  400f2a:	d806      	bhi.n	400f3a <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400f2c:	4b16      	ldr	r3, [pc, #88]	; (400f88 <system_init_flash+0x78>)
  400f2e:	4a14      	ldr	r2, [pc, #80]	; (400f80 <system_init_flash+0x70>)
  400f30:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400f32:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400f36:	6013      	str	r3, [r2, #0]
  400f38:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400f3a:	4b14      	ldr	r3, [pc, #80]	; (400f8c <system_init_flash+0x7c>)
  400f3c:	4298      	cmp	r0, r3
  400f3e:	d806      	bhi.n	400f4e <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400f40:	4b13      	ldr	r3, [pc, #76]	; (400f90 <system_init_flash+0x80>)
  400f42:	4a0f      	ldr	r2, [pc, #60]	; (400f80 <system_init_flash+0x70>)
  400f44:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400f46:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400f4a:	6013      	str	r3, [r2, #0]
  400f4c:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400f4e:	4b11      	ldr	r3, [pc, #68]	; (400f94 <system_init_flash+0x84>)
  400f50:	4298      	cmp	r0, r3
  400f52:	d806      	bhi.n	400f62 <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400f54:	4b10      	ldr	r3, [pc, #64]	; (400f98 <system_init_flash+0x88>)
  400f56:	4a0a      	ldr	r2, [pc, #40]	; (400f80 <system_init_flash+0x70>)
  400f58:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400f5a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400f5e:	6013      	str	r3, [r2, #0]
  400f60:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400f62:	4b0e      	ldr	r3, [pc, #56]	; (400f9c <system_init_flash+0x8c>)
  400f64:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400f66:	bf94      	ite	ls
  400f68:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400f6c:	4b0c      	ldrhi	r3, [pc, #48]	; (400fa0 <system_init_flash+0x90>)
  400f6e:	4a04      	ldr	r2, [pc, #16]	; (400f80 <system_init_flash+0x70>)
  400f70:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400f72:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400f76:	6013      	str	r3, [r2, #0]
  400f78:	4770      	bx	lr
  400f7a:	bf00      	nop
  400f7c:	01312cff 	.word	0x01312cff
  400f80:	400e0a00 	.word	0x400e0a00
  400f84:	026259ff 	.word	0x026259ff
  400f88:	04000100 	.word	0x04000100
  400f8c:	039386ff 	.word	0x039386ff
  400f90:	04000200 	.word	0x04000200
  400f94:	04c4b3ff 	.word	0x04c4b3ff
  400f98:	04000300 	.word	0x04000300
  400f9c:	05f5e0ff 	.word	0x05f5e0ff
  400fa0:	04000500 	.word	0x04000500

00400fa4 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400fa4:	4b09      	ldr	r3, [pc, #36]	; (400fcc <_sbrk+0x28>)
  400fa6:	681b      	ldr	r3, [r3, #0]
  400fa8:	b913      	cbnz	r3, 400fb0 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  400faa:	4a09      	ldr	r2, [pc, #36]	; (400fd0 <_sbrk+0x2c>)
  400fac:	4b07      	ldr	r3, [pc, #28]	; (400fcc <_sbrk+0x28>)
  400fae:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400fb0:	4b06      	ldr	r3, [pc, #24]	; (400fcc <_sbrk+0x28>)
  400fb2:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400fb4:	181a      	adds	r2, r3, r0
  400fb6:	4907      	ldr	r1, [pc, #28]	; (400fd4 <_sbrk+0x30>)
  400fb8:	4291      	cmp	r1, r2
  400fba:	db04      	blt.n	400fc6 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  400fbc:	4610      	mov	r0, r2
  400fbe:	4a03      	ldr	r2, [pc, #12]	; (400fcc <_sbrk+0x28>)
  400fc0:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400fc2:	4618      	mov	r0, r3
  400fc4:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  400fc6:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  400fca:	4770      	bx	lr
  400fcc:	20000cf4 	.word	0x20000cf4
  400fd0:	20003d58 	.word	0x20003d58
  400fd4:	20027ffc 	.word	0x20027ffc

00400fd8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400fd8:	f04f 30ff 	mov.w	r0, #4294967295
  400fdc:	4770      	bx	lr
  400fde:	bf00      	nop

00400fe0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400fe0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400fe4:	604b      	str	r3, [r1, #4]

	return 0;
}
  400fe6:	2000      	movs	r0, #0
  400fe8:	4770      	bx	lr
  400fea:	bf00      	nop

00400fec <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400fec:	2001      	movs	r0, #1
  400fee:	4770      	bx	lr

00400ff0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400ff0:	2000      	movs	r0, #0
  400ff2:	4770      	bx	lr

00400ff4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400ff4:	b570      	push	{r4, r5, r6, lr}
  400ff6:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400ff8:	4b18      	ldr	r3, [pc, #96]	; (40105c <usart_serial_putchar+0x68>)
  400ffa:	4298      	cmp	r0, r3
  400ffc:	d108      	bne.n	401010 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  400ffe:	461e      	mov	r6, r3
  401000:	4d17      	ldr	r5, [pc, #92]	; (401060 <usart_serial_putchar+0x6c>)
  401002:	4630      	mov	r0, r6
  401004:	4621      	mov	r1, r4
  401006:	47a8      	blx	r5
  401008:	2800      	cmp	r0, #0
  40100a:	d1fa      	bne.n	401002 <usart_serial_putchar+0xe>
		return 1;
  40100c:	2001      	movs	r0, #1
  40100e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401010:	4b14      	ldr	r3, [pc, #80]	; (401064 <usart_serial_putchar+0x70>)
  401012:	4298      	cmp	r0, r3
  401014:	d108      	bne.n	401028 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  401016:	461e      	mov	r6, r3
  401018:	4d11      	ldr	r5, [pc, #68]	; (401060 <usart_serial_putchar+0x6c>)
  40101a:	4630      	mov	r0, r6
  40101c:	4621      	mov	r1, r4
  40101e:	47a8      	blx	r5
  401020:	2800      	cmp	r0, #0
  401022:	d1fa      	bne.n	40101a <usart_serial_putchar+0x26>
		return 1;
  401024:	2001      	movs	r0, #1
  401026:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401028:	4b0f      	ldr	r3, [pc, #60]	; (401068 <usart_serial_putchar+0x74>)
  40102a:	4298      	cmp	r0, r3
  40102c:	d108      	bne.n	401040 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  40102e:	461e      	mov	r6, r3
  401030:	4d0e      	ldr	r5, [pc, #56]	; (40106c <usart_serial_putchar+0x78>)
  401032:	4630      	mov	r0, r6
  401034:	4621      	mov	r1, r4
  401036:	47a8      	blx	r5
  401038:	2800      	cmp	r0, #0
  40103a:	d1fa      	bne.n	401032 <usart_serial_putchar+0x3e>
		return 1;
  40103c:	2001      	movs	r0, #1
  40103e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401040:	4b0b      	ldr	r3, [pc, #44]	; (401070 <usart_serial_putchar+0x7c>)
  401042:	4298      	cmp	r0, r3
  401044:	d108      	bne.n	401058 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  401046:	461e      	mov	r6, r3
  401048:	4d08      	ldr	r5, [pc, #32]	; (40106c <usart_serial_putchar+0x78>)
  40104a:	4630      	mov	r0, r6
  40104c:	4621      	mov	r1, r4
  40104e:	47a8      	blx	r5
  401050:	2800      	cmp	r0, #0
  401052:	d1fa      	bne.n	40104a <usart_serial_putchar+0x56>
		return 1;
  401054:	2001      	movs	r0, #1
  401056:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401058:	2000      	movs	r0, #0
}
  40105a:	bd70      	pop	{r4, r5, r6, pc}
  40105c:	400e0600 	.word	0x400e0600
  401060:	00400cf9 	.word	0x00400cf9
  401064:	400e0800 	.word	0x400e0800
  401068:	40024000 	.word	0x40024000
  40106c:	00400d1d 	.word	0x00400d1d
  401070:	40028000 	.word	0x40028000

00401074 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401074:	b5f0      	push	{r4, r5, r6, r7, lr}
  401076:	b083      	sub	sp, #12
  401078:	4605      	mov	r5, r0
  40107a:	460c      	mov	r4, r1
	uint32_t val = 0;
  40107c:	2300      	movs	r3, #0
  40107e:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401080:	4b18      	ldr	r3, [pc, #96]	; (4010e4 <usart_serial_getchar+0x70>)
  401082:	4298      	cmp	r0, r3
  401084:	d107      	bne.n	401096 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  401086:	461f      	mov	r7, r3
  401088:	4e17      	ldr	r6, [pc, #92]	; (4010e8 <usart_serial_getchar+0x74>)
  40108a:	4638      	mov	r0, r7
  40108c:	4621      	mov	r1, r4
  40108e:	47b0      	blx	r6
  401090:	2800      	cmp	r0, #0
  401092:	d1fa      	bne.n	40108a <usart_serial_getchar+0x16>
  401094:	e017      	b.n	4010c6 <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401096:	4b15      	ldr	r3, [pc, #84]	; (4010ec <usart_serial_getchar+0x78>)
  401098:	4298      	cmp	r0, r3
  40109a:	d107      	bne.n	4010ac <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  40109c:	461e      	mov	r6, r3
  40109e:	4d12      	ldr	r5, [pc, #72]	; (4010e8 <usart_serial_getchar+0x74>)
  4010a0:	4630      	mov	r0, r6
  4010a2:	4621      	mov	r1, r4
  4010a4:	47a8      	blx	r5
  4010a6:	2800      	cmp	r0, #0
  4010a8:	d1fa      	bne.n	4010a0 <usart_serial_getchar+0x2c>
  4010aa:	e018      	b.n	4010de <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4010ac:	4b10      	ldr	r3, [pc, #64]	; (4010f0 <usart_serial_getchar+0x7c>)
  4010ae:	4298      	cmp	r0, r3
  4010b0:	d109      	bne.n	4010c6 <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  4010b2:	461e      	mov	r6, r3
  4010b4:	4d0f      	ldr	r5, [pc, #60]	; (4010f4 <usart_serial_getchar+0x80>)
  4010b6:	4630      	mov	r0, r6
  4010b8:	a901      	add	r1, sp, #4
  4010ba:	47a8      	blx	r5
  4010bc:	2800      	cmp	r0, #0
  4010be:	d1fa      	bne.n	4010b6 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  4010c0:	9b01      	ldr	r3, [sp, #4]
  4010c2:	7023      	strb	r3, [r4, #0]
  4010c4:	e00b      	b.n	4010de <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4010c6:	4b0c      	ldr	r3, [pc, #48]	; (4010f8 <usart_serial_getchar+0x84>)
  4010c8:	429d      	cmp	r5, r3
  4010ca:	d108      	bne.n	4010de <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  4010cc:	461e      	mov	r6, r3
  4010ce:	4d09      	ldr	r5, [pc, #36]	; (4010f4 <usart_serial_getchar+0x80>)
  4010d0:	4630      	mov	r0, r6
  4010d2:	a901      	add	r1, sp, #4
  4010d4:	47a8      	blx	r5
  4010d6:	2800      	cmp	r0, #0
  4010d8:	d1fa      	bne.n	4010d0 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  4010da:	9b01      	ldr	r3, [sp, #4]
  4010dc:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4010de:	b003      	add	sp, #12
  4010e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4010e2:	bf00      	nop
  4010e4:	400e0600 	.word	0x400e0600
  4010e8:	00400d09 	.word	0x00400d09
  4010ec:	400e0800 	.word	0x400e0800
  4010f0:	40024000 	.word	0x40024000
  4010f4:	00400d31 	.word	0x00400d31
  4010f8:	40028000 	.word	0x40028000

004010fc <UART0_Handler>:


/**
*  Interrupt handler for UART0. 
*/
void UART0_Handler( void ){
  4010fc:	b508      	push	{r3, lr}
	pio_set(PIN_LED_BLUE_PIO, PIN_LED_BLUE_MASK);
  4010fe:	4803      	ldr	r0, [pc, #12]	; (40110c <UART0_Handler+0x10>)
  401100:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401104:	4b02      	ldr	r3, [pc, #8]	; (401110 <UART0_Handler+0x14>)
  401106:	4798      	blx	r3
  401108:	bd08      	pop	{r3, pc}
  40110a:	bf00      	nop
  40110c:	400e0e00 	.word	0x400e0e00
  401110:	0040079d 	.word	0x0040079d

00401114 <TC3_Handler>:


/**
 *  Interrupt handler for TC0 interrupt. 
 */
void TC3_Handler(void) {
  401114:	b500      	push	{lr}
  401116:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

    /****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
    ******************************************************************/
	ul_dummy = tc_get_status(TC1, CHANNEL0);
  401118:	4813      	ldr	r0, [pc, #76]	; (401168 <TC3_Handler+0x54>)
  40111a:	2100      	movs	r1, #0
  40111c:	4b13      	ldr	r3, [pc, #76]	; (40116c <TC3_Handler+0x58>)
  40111e:	4798      	blx	r3
  401120:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  401122:	9b01      	ldr	r3, [sp, #4]


	/** Muda o estado do LED */
	
	
	switch (flagLED){
  401124:	4b12      	ldr	r3, [pc, #72]	; (401170 <TC3_Handler+0x5c>)
  401126:	681b      	ldr	r3, [r3, #0]
  401128:	2b01      	cmp	r3, #1
  40112a:	d008      	beq.n	40113e <TC3_Handler+0x2a>
  40112c:	2b02      	cmp	r3, #2
  40112e:	d00c      	beq.n	40114a <TC3_Handler+0x36>
  401130:	b9b3      	cbnz	r3, 401160 <TC3_Handler+0x4c>
		
		case 0:
			pio_clear(PIN_LED_BLUE_PIO, PIN_LED_BLUE_MASK);
  401132:	4810      	ldr	r0, [pc, #64]	; (401174 <TC3_Handler+0x60>)
  401134:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401138:	4b0f      	ldr	r3, [pc, #60]	; (401178 <TC3_Handler+0x64>)
  40113a:	4798      	blx	r3
			break;
  40113c:	e010      	b.n	401160 <TC3_Handler+0x4c>
			
		case 1:
			pio_set(PIN_LED_BLUE_PIO, PIN_LED_BLUE_MASK);
  40113e:	480d      	ldr	r0, [pc, #52]	; (401174 <TC3_Handler+0x60>)
  401140:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401144:	4b0d      	ldr	r3, [pc, #52]	; (40117c <TC3_Handler+0x68>)
  401146:	4798      	blx	r3
			break;
  401148:	e00a      	b.n	401160 <TC3_Handler+0x4c>
			
		case 2:
			if(PIN_LED_BLUE_PIO->PIO_ODSR & PIN_LED_BLUE_MASK){
  40114a:	4b0a      	ldr	r3, [pc, #40]	; (401174 <TC3_Handler+0x60>)
  40114c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  40114e:	f413 2f00 	tst.w	r3, #524288	; 0x80000
				pio_clear(PIN_LED_BLUE_PIO, PIN_LED_BLUE_MASK);
  401152:	4808      	ldr	r0, [pc, #32]	; (401174 <TC3_Handler+0x60>)
  401154:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401158:	bf14      	ite	ne
  40115a:	4b07      	ldrne	r3, [pc, #28]	; (401178 <TC3_Handler+0x64>)
				} else{
				pio_set(PIN_LED_BLUE_PIO, PIN_LED_BLUE_MASK);
  40115c:	4b07      	ldreq	r3, [pc, #28]	; (40117c <TC3_Handler+0x68>)
  40115e:	4798      	blx	r3
			}
			break;
				
	}
}
  401160:	b003      	add	sp, #12
  401162:	f85d fb04 	ldr.w	pc, [sp], #4
  401166:	bf00      	nop
  401168:	40014000 	.word	0x40014000
  40116c:	00400cb5 	.word	0x00400cb5
  401170:	20000cf8 	.word	0x20000cf8
  401174:	400e0e00 	.word	0x400e0e00
  401178:	004007a1 	.word	0x004007a1
  40117c:	0040079d 	.word	0x0040079d

00401180 <desenhaCabecalho>:


/**
 *  Desenha o cabealho. 
 */
void desenhaCabecalho(void){
  401180:	b570      	push	{r4, r5, r6, lr}
  401182:	b08e      	sub	sp, #56	; 0x38
	char charVector[50];

	/* Draw text, image and basic shapes on the LCD */
	ili9325_set_foreground_color(COLOR_BLACK);
  401184:	2000      	movs	r0, #0
  401186:	4d13      	ldr	r5, [pc, #76]	; (4011d4 <desenhaCabecalho+0x54>)
  401188:	47a8      	blx	r5
	ili9325_draw_string(10, 5, (uint8_t *)"AULA20-UART");
  40118a:	200a      	movs	r0, #10
  40118c:	2105      	movs	r1, #5
  40118e:	4a12      	ldr	r2, [pc, #72]	; (4011d8 <desenhaCabecalho+0x58>)
  401190:	4c12      	ldr	r4, [pc, #72]	; (4011dc <desenhaCabecalho+0x5c>)
  401192:	47a0      	blx	r4
	
	ili9325_set_foreground_color(COLOR_BLACK);
  401194:	2000      	movs	r0, #0
  401196:	47a8      	blx	r5
	ili9325_draw_string(10, 25, (uint8_t *)"Henrique Rosa v1.0");
  401198:	200a      	movs	r0, #10
  40119a:	2119      	movs	r1, #25
  40119c:	4a10      	ldr	r2, [pc, #64]	; (4011e0 <desenhaCabecalho+0x60>)
  40119e:	47a0      	blx	r4

	//printf("-- Compiled: %s %s --\n\r\n\r", __DATE__, __TIME__);
	sprintf(charVector, "%s %s", __DATE__, __TIME__);
  4011a0:	a801      	add	r0, sp, #4
  4011a2:	4910      	ldr	r1, [pc, #64]	; (4011e4 <desenhaCabecalho+0x64>)
  4011a4:	4a10      	ldr	r2, [pc, #64]	; (4011e8 <desenhaCabecalho+0x68>)
  4011a6:	4b11      	ldr	r3, [pc, #68]	; (4011ec <desenhaCabecalho+0x6c>)
  4011a8:	4e11      	ldr	r6, [pc, #68]	; (4011f0 <desenhaCabecalho+0x70>)
  4011aa:	47b0      	blx	r6
	ili9325_set_foreground_color(COLOR_BLACK);
  4011ac:	2000      	movs	r0, #0
  4011ae:	47a8      	blx	r5
	ili9325_draw_string(0, 45, (uint8_t *)charVector);
  4011b0:	2000      	movs	r0, #0
  4011b2:	212d      	movs	r1, #45	; 0x2d
  4011b4:	aa01      	add	r2, sp, #4
  4011b6:	47a0      	blx	r4
	
	ili9325_draw_filled_rectangle(10, 65, ILI9325_LCD_WIDTH - 10, 68);
  4011b8:	200a      	movs	r0, #10
  4011ba:	2141      	movs	r1, #65	; 0x41
  4011bc:	22e6      	movs	r2, #230	; 0xe6
  4011be:	2344      	movs	r3, #68	; 0x44
  4011c0:	4c0c      	ldr	r4, [pc, #48]	; (4011f4 <desenhaCabecalho+0x74>)
  4011c2:	47a0      	blx	r4
	ili9325_draw_filled_rectangle(10, 71, ILI9325_LCD_WIDTH - 10, 74);
  4011c4:	200a      	movs	r0, #10
  4011c6:	2147      	movs	r1, #71	; 0x47
  4011c8:	22e6      	movs	r2, #230	; 0xe6
  4011ca:	234a      	movs	r3, #74	; 0x4a
  4011cc:	47a0      	blx	r4
}
  4011ce:	b00e      	add	sp, #56	; 0x38
  4011d0:	bd70      	pop	{r4, r5, r6, pc}
  4011d2:	bf00      	nop
  4011d4:	004003c1 	.word	0x004003c1
  4011d8:	0040819c 	.word	0x0040819c
  4011dc:	004006d1 	.word	0x004006d1
  4011e0:	004081a8 	.word	0x004081a8
  4011e4:	004081bc 	.word	0x004081bc
  4011e8:	004081c4 	.word	0x004081c4
  4011ec:	004081d0 	.word	0x004081d0
  4011f0:	0040173d 	.word	0x0040173d
  4011f4:	00400615 	.word	0x00400615

004011f8 <main>:

/************************************************************************/
/* Main                                                                 */
/************************************************************************/
int main(void)
{
  4011f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4011fc:	b08a      	sub	sp, #40	; 0x28
	uint8_t uc_key;

	/* Initialize the system */
	sysclk_init();
  4011fe:	4b7d      	ldr	r3, [pc, #500]	; (4013f4 <main+0x1fc>)
  401200:	4798      	blx	r3
	board_init();
  401202:	4b7d      	ldr	r3, [pc, #500]	; (4013f8 <main+0x200>)
  401204:	4798      	blx	r3

	/* Configure LED 1 */
	pmc_enable_periph_clk(PIN_LED_BLUE_ID);
  401206:	200b      	movs	r0, #11
  401208:	4d7c      	ldr	r5, [pc, #496]	; (4013fc <main+0x204>)
  40120a:	47a8      	blx	r5
	pio_set_output(PIN_LED_BLUE_PIO , PIN_LED_BLUE_MASK, 1, 0, 0);
  40120c:	4e7c      	ldr	r6, [pc, #496]	; (401400 <main+0x208>)
  40120e:	2400      	movs	r4, #0
  401210:	9400      	str	r4, [sp, #0]
  401212:	4630      	mov	r0, r6
  401214:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401218:	2201      	movs	r2, #1
  40121a:	4623      	mov	r3, r4
  40121c:	f8df 8288 	ldr.w	r8, [pc, #648]	; 4014a8 <main+0x2b0>
  401220:	47c0      	blx	r8
/* Configura UART                                                       */
/************************************************************************/
void config_uart(void){
	
	/* configura pinos */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  401222:	4630      	mov	r0, r6
  401224:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  401228:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  40122c:	4b75      	ldr	r3, [pc, #468]	; (401404 <main+0x20c>)
  40122e:	4798      	blx	r3
  401230:	2008      	movs	r0, #8
  401232:	47a8      	blx	r5
	
	/* ativa clock */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	
	/* Configurao UART */
	const usart_serial_options_t uart_serial_options = {
  401234:	9406      	str	r4, [sp, #24]
  401236:	9408      	str	r4, [sp, #32]
  401238:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  40123c:	9205      	str	r2, [sp, #20]
  40123e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401242:	9307      	str	r3, [sp, #28]
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401244:	4f70      	ldr	r7, [pc, #448]	; (401408 <main+0x210>)
  401246:	4971      	ldr	r1, [pc, #452]	; (40140c <main+0x214>)
  401248:	600f      	str	r7, [r1, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40124a:	4871      	ldr	r0, [pc, #452]	; (401410 <main+0x218>)
  40124c:	4971      	ldr	r1, [pc, #452]	; (401414 <main+0x21c>)
  40124e:	6008      	str	r0, [r1, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401250:	4871      	ldr	r0, [pc, #452]	; (401418 <main+0x220>)
  401252:	4972      	ldr	r1, [pc, #456]	; (40141c <main+0x224>)
  401254:	6008      	str	r0, [r1, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401256:	4972      	ldr	r1, [pc, #456]	; (401420 <main+0x228>)
  401258:	9102      	str	r1, [sp, #8]
	uart_settings.ul_baudrate = opt->baudrate;
  40125a:	9203      	str	r2, [sp, #12]
	uart_settings.ul_mode = opt->paritytype;
  40125c:	9304      	str	r3, [sp, #16]
  40125e:	2008      	movs	r0, #8
  401260:	47a8      	blx	r5
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401262:	4638      	mov	r0, r7
  401264:	a902      	add	r1, sp, #8
  401266:	4b6f      	ldr	r3, [pc, #444]	; (401424 <main+0x22c>)
  401268:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40126a:	f8df a240 	ldr.w	sl, [pc, #576]	; 4014ac <main+0x2b4>
  40126e:	f8da 3000 	ldr.w	r3, [sl]
  401272:	6898      	ldr	r0, [r3, #8]
  401274:	4621      	mov	r1, r4
  401276:	f8df 9238 	ldr.w	r9, [pc, #568]	; 4014b0 <main+0x2b8>
  40127a:	47c8      	blx	r9
	setbuf(stdin, NULL);
  40127c:	f8da 3000 	ldr.w	r3, [sl]
  401280:	6858      	ldr	r0, [r3, #4]
  401282:	4621      	mov	r1, r4
  401284:	47c8      	blx	r9
		.stopbits   = 0
	};
	
	stdio_serial_init((Usart *)CONF_UART, &uart_serial_options);
	
	uart_enable_interrupt(UART0, &uart_serial_options);
  401286:	4638      	mov	r0, r7
  401288:	a905      	add	r1, sp, #20
  40128a:	4b67      	ldr	r3, [pc, #412]	; (401428 <main+0x230>)
  40128c:	4798      	blx	r3

	/* Initialize debug console */
	config_uart();
	
	/* frase de boas vindas */
	puts(" ---------------------------- \n\r"
  40128e:	4867      	ldr	r0, [pc, #412]	; (40142c <main+0x234>)
  401290:	4f67      	ldr	r7, [pc, #412]	; (401430 <main+0x238>)
  401292:	47b8      	blx	r7
	 	 " Bem vindo terraquio !		\n\r"
		 " ---------------------------- \n\r");
	
	/* Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  401294:	200a      	movs	r0, #10
  401296:	47a8      	blx	r5
/**
 *  \brief Configure the LEDs
 *
 */
static void configure_leds(void) {
	pmc_enable_periph_clk(PIN_LED_BLUE_ID);	
  401298:	200b      	movs	r0, #11
  40129a:	47a8      	blx	r5
	pio_set_output(PIN_LED_BLUE_PIO, PIN_LED_BLUE_MASK, 1, 0, 0);
  40129c:	9400      	str	r4, [sp, #0]
  40129e:	4630      	mov	r0, r6
  4012a0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4012a4:	2201      	movs	r2, #1
  4012a6:	4623      	mov	r3, r4
  4012a8:	47c0      	blx	r8
    * Parametros : 
    *  1 - ID do periferico
    * 
	*
	*****************************************************************/
	pmc_enable_periph_clk(ID_TC3);
  4012aa:	201a      	movs	r0, #26
  4012ac:	47a8      	blx	r5
	*	    TC_CMR_TCCLKS_TIMER_CLOCK3 : Clock selected: internal MCK/32 clock signal 
	*	    TC_CMR_TCCLKS_TIMER_CLOCK4 : Clock selected: internal MCK/128 clock signal
	*	    TC_CMR_TCCLKS_TIMER_CLOCK5 : Clock selected: internal SLCK clock signal 
	*
	*****************************************************************/
	tc_init(TC1, CHANNEL0, TC_CMR_CPCTRG | TC_CMR_TCCLKS_TIMER_CLOCK4);
  4012ae:	4d61      	ldr	r5, [pc, #388]	; (401434 <main+0x23c>)
  4012b0:	4628      	mov	r0, r5
  4012b2:	4621      	mov	r1, r4
  4012b4:	f244 0203 	movw	r2, #16387	; 0x4003
  4012b8:	4b5f      	ldr	r3, [pc, #380]	; (401438 <main+0x240>)
  4012ba:	4798      	blx	r3
    * Parametros :
    *   1 - TC a ser configurado (TC0,TC1, ...)
    *   2 - Canal a ser configurado (0,1,2)
    *   3 - Valor para trigger do contador (RC)
    *****************************************************************/
    tc_write_rc(TC1, CHANNEL0, 65536);
  4012bc:	4628      	mov	r0, r5
  4012be:	4621      	mov	r1, r4
  4012c0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4012c4:	4b5d      	ldr	r3, [pc, #372]	; (40143c <main+0x244>)
  4012c6:	4798      	blx	r3
	*	        TC_IER_CPCS  : 	RC Compare 
	*	        TC_IER_LDRAS : 	RA Loading 
	*	        TC_IER_LDRBS : 	RB Loading 
	*	        TC_IER_ETRGS : 	External Trigger 
	*****************************************************************/
	tc_enable_interrupt(TC1, CHANNEL0, TC_IER_CPCS);
  4012c8:	4628      	mov	r0, r5
  4012ca:	4621      	mov	r1, r4
  4012cc:	2210      	movs	r2, #16
  4012ce:	4b5c      	ldr	r3, [pc, #368]	; (401440 <main+0x248>)
  4012d0:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4012d2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4012d6:	4b5b      	ldr	r3, [pc, #364]	; (401444 <main+0x24c>)
  4012d8:	601a      	str	r2, [r3, #0]
    *
    * Parametros :
    *   1 - TC
    *   2 - Canal
	*****************************************************************/
    tc_start(TC1, CHANNEL0); //TRAva a placa!!!!!
  4012da:	4628      	mov	r0, r5
  4012dc:	4621      	mov	r1, r4
  4012de:	4b5a      	ldr	r3, [pc, #360]	; (401448 <main+0x250>)
  4012e0:	4798      	blx	r3
 *
 */
static void configure_lcd(void) {

	/* Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC,ILI9325_LCD_CS,SMC_SETUP_NWE_SETUP(2)
  4012e2:	f505 254c 	add.w	r5, r5, #835584	; 0xcc000
  4012e6:	4628      	mov	r0, r5
  4012e8:	2101      	movs	r1, #1
  4012ea:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  4012ee:	4b57      	ldr	r3, [pc, #348]	; (40144c <main+0x254>)
  4012f0:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	smc_set_pulse_timing(SMC, ILI9325_LCD_CS , SMC_PULSE_NWE_PULSE(4)
  4012f2:	4628      	mov	r0, r5
  4012f4:	2101      	movs	r1, #1
  4012f6:	4a56      	ldr	r2, [pc, #344]	; (401450 <main+0x258>)
  4012f8:	4b56      	ldr	r3, [pc, #344]	; (401454 <main+0x25c>)
  4012fa:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	smc_set_cycle_timing(SMC, ILI9325_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  4012fc:	4628      	mov	r0, r5
  4012fe:	2101      	movs	r1, #1
  401300:	4a55      	ldr	r2, [pc, #340]	; (401458 <main+0x260>)
  401302:	4b56      	ldr	r3, [pc, #344]	; (40145c <main+0x264>)
  401304:	4798      	blx	r3
	#if !defined(SAM4S)
	smc_set_mode(SMC, ILI9325_LCD_CS, SMC_MODE_READ_MODE
	| SMC_MODE_WRITE_MODE
	| SMC_MODE_DBW_8_BIT);
	#else
	smc_set_mode(SMC, ILI9325_LCD_CS, SMC_MODE_READ_MODE
  401306:	4628      	mov	r0, r5
  401308:	2101      	movs	r1, #1
  40130a:	2203      	movs	r2, #3
  40130c:	4b54      	ldr	r3, [pc, #336]	; (401460 <main+0x268>)
  40130e:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);
	#endif
	/* Initialize display parameter */
	g_ili9325_display_opt.ul_width = ILI9325_LCD_WIDTH;
  401310:	4854      	ldr	r0, [pc, #336]	; (401464 <main+0x26c>)
  401312:	26f0      	movs	r6, #240	; 0xf0
  401314:	6006      	str	r6, [r0, #0]
	g_ili9325_display_opt.ul_height = ILI9325_LCD_HEIGHT;
  401316:	f44f 75a0 	mov.w	r5, #320	; 0x140
  40131a:	6045      	str	r5, [r0, #4]
	g_ili9325_display_opt.foreground_color = COLOR_BLACK;
  40131c:	6084      	str	r4, [r0, #8]
	g_ili9325_display_opt.background_color = COLOR_WHITE;
  40131e:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  401322:	f8c0 800c 	str.w	r8, [r0, #12]

	/* Switch off backlight */
	//aat31xx_disable_backlight();

	/* Initialize LCD */
	ili9325_init(&g_ili9325_display_opt);
  401326:	4b50      	ldr	r3, [pc, #320]	; (401468 <main+0x270>)
  401328:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_MAX_BACKLIGHT_LEVEL);
  40132a:	4620      	mov	r0, r4
  40132c:	4b4f      	ldr	r3, [pc, #316]	; (40146c <main+0x274>)
  40132e:	4798      	blx	r3

	ili9325_set_foreground_color(COLOR_WHITE);
  401330:	4640      	mov	r0, r8
  401332:	4b4f      	ldr	r3, [pc, #316]	; (401470 <main+0x278>)
  401334:	4798      	blx	r3
	ili9325_draw_filled_rectangle(0, 0, ILI9325_LCD_WIDTH, ILI9325_LCD_HEIGHT);
  401336:	4620      	mov	r0, r4
  401338:	4621      	mov	r1, r4
  40133a:	4632      	mov	r2, r6
  40133c:	462b      	mov	r3, r5
  40133e:	4c4d      	ldr	r4, [pc, #308]	; (401474 <main+0x27c>)
  401340:	47a0      	blx	r4

	/* Turn on LCD */
	ili9325_display_on();
  401342:	4b4d      	ldr	r3, [pc, #308]	; (401478 <main+0x280>)
  401344:	4798      	blx	r3


	/* Configurao LCD */
	configure_lcd();
	
	desenhaCabecalho();
  401346:	4b4d      	ldr	r3, [pc, #308]	; (40147c <main+0x284>)
  401348:	4798      	blx	r3
/************************************************************************/
/* Display Menu                                                         */
/************************************************************************/
static void display_menu(void)
{
	puts(" 1 : exibe novamente esse menu \n\r"
  40134a:	484d      	ldr	r0, [pc, #308]	; (401480 <main+0x288>)
  40134c:	47b8      	blx	r7
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
  40134e:	4d4d      	ldr	r5, [pc, #308]	; (401484 <main+0x28c>)
  401350:	4c2d      	ldr	r4, [pc, #180]	; (401408 <main+0x210>)
				usart_serial_getchar((Usart *)CONSOLE_UART, &uc_key);
				//tc_write_rc(uc_key);
				break;
				
			default:
				printf("Opcao nao definida: %d \n\r", uc_key);
  401352:	4f4d      	ldr	r7, [pc, #308]	; (401488 <main+0x290>)
				pio_set(PIN_LED_BLUE_PIO, PIN_LED_BLUE_MASK);
				puts("Led OFF \n\r");
				break;
			case '5' :
				flagLED = 3;
				pio_set(PIN_LED_BLUE_PIO, PIN_LED_BLUE_MASK);
  401354:	4e2a      	ldr	r6, [pc, #168]	; (401400 <main+0x208>)
  401356:	4620      	mov	r0, r4
  401358:	f10d 0127 	add.w	r1, sp, #39	; 0x27
  40135c:	47a8      	blx	r5
  40135e:	2800      	cmp	r0, #0
  401360:	d1f9      	bne.n	401356 <main+0x15e>

	while (1) {
		
		
		usart_serial_getchar((Usart *)CONSOLE_UART, &uc_key);	
		switch (uc_key) {
  401362:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
  401366:	f1a1 0331 	sub.w	r3, r1, #49	; 0x31
  40136a:	2b04      	cmp	r3, #4
  40136c:	d83e      	bhi.n	4013ec <main+0x1f4>
  40136e:	e8df f003 	tbb	[pc, r3]
  401372:	0703      	.short	0x0703
  401374:	1f13      	.short	0x1f13
  401376:	2b          	.byte	0x2b
  401377:	00          	.byte	0x00
/************************************************************************/
/* Display Menu                                                         */
/************************************************************************/
static void display_menu(void)
{
	puts(" 1 : exibe novamente esse menu \n\r"
  401378:	4841      	ldr	r0, [pc, #260]	; (401480 <main+0x288>)
  40137a:	4b2d      	ldr	r3, [pc, #180]	; (401430 <main+0x238>)
  40137c:	4798      	blx	r3
  40137e:	e7ea      	b.n	401356 <main+0x15e>
		switch (uc_key) {
			case '1':
				display_menu();
				break;
			case '2':
				flagLED = 0;
  401380:	2200      	movs	r2, #0
  401382:	4b42      	ldr	r3, [pc, #264]	; (40148c <main+0x294>)
  401384:	601a      	str	r2, [r3, #0]
				pio_clear(PIN_LED_BLUE_PIO, PIN_LED_BLUE_MASK);
  401386:	4630      	mov	r0, r6
  401388:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40138c:	4b40      	ldr	r3, [pc, #256]	; (401490 <main+0x298>)
  40138e:	4798      	blx	r3
				puts("Led ON \n\r");
  401390:	4840      	ldr	r0, [pc, #256]	; (401494 <main+0x29c>)
  401392:	4b27      	ldr	r3, [pc, #156]	; (401430 <main+0x238>)
  401394:	4798      	blx	r3
				break;
  401396:	e7de      	b.n	401356 <main+0x15e>
			case '3' :
				flagLED = 1;
  401398:	2201      	movs	r2, #1
  40139a:	4b3c      	ldr	r3, [pc, #240]	; (40148c <main+0x294>)
  40139c:	601a      	str	r2, [r3, #0]
				pio_set(PIN_LED_BLUE_PIO, PIN_LED_BLUE_MASK);
  40139e:	4630      	mov	r0, r6
  4013a0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4013a4:	4b3c      	ldr	r3, [pc, #240]	; (401498 <main+0x2a0>)
  4013a6:	4798      	blx	r3
				puts("Led OFF \n\r");
  4013a8:	483c      	ldr	r0, [pc, #240]	; (40149c <main+0x2a4>)
  4013aa:	4b21      	ldr	r3, [pc, #132]	; (401430 <main+0x238>)
  4013ac:	4798      	blx	r3
				break;
  4013ae:	e7d2      	b.n	401356 <main+0x15e>
			case '4' :
				flagLED = 2;
  4013b0:	2202      	movs	r2, #2
  4013b2:	4b36      	ldr	r3, [pc, #216]	; (40148c <main+0x294>)
  4013b4:	601a      	str	r2, [r3, #0]
				pio_set(PIN_LED_BLUE_PIO, PIN_LED_BLUE_MASK);
  4013b6:	4630      	mov	r0, r6
  4013b8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4013bc:	4b36      	ldr	r3, [pc, #216]	; (401498 <main+0x2a0>)
  4013be:	4798      	blx	r3
				puts("Led OFF \n\r");
  4013c0:	4836      	ldr	r0, [pc, #216]	; (40149c <main+0x2a4>)
  4013c2:	4b1b      	ldr	r3, [pc, #108]	; (401430 <main+0x238>)
  4013c4:	4798      	blx	r3
				break;
  4013c6:	e7c6      	b.n	401356 <main+0x15e>
			case '5' :
				flagLED = 3;
  4013c8:	2203      	movs	r2, #3
  4013ca:	4b30      	ldr	r3, [pc, #192]	; (40148c <main+0x294>)
  4013cc:	601a      	str	r2, [r3, #0]
				pio_set(PIN_LED_BLUE_PIO, PIN_LED_BLUE_MASK);
  4013ce:	4630      	mov	r0, r6
  4013d0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4013d4:	4b30      	ldr	r3, [pc, #192]	; (401498 <main+0x2a0>)
  4013d6:	4798      	blx	r3
				puts("Defina a o valor da Frequncia (0-65356) \n\r");
  4013d8:	4831      	ldr	r0, [pc, #196]	; (4014a0 <main+0x2a8>)
  4013da:	4b15      	ldr	r3, [pc, #84]	; (401430 <main+0x238>)
  4013dc:	4798      	blx	r3
  4013de:	4620      	mov	r0, r4
  4013e0:	f10d 0127 	add.w	r1, sp, #39	; 0x27
  4013e4:	47a8      	blx	r5
  4013e6:	2800      	cmp	r0, #0
  4013e8:	d1f9      	bne.n	4013de <main+0x1e6>
  4013ea:	e7b4      	b.n	401356 <main+0x15e>
				usart_serial_getchar((Usart *)CONSOLE_UART, &uc_key);
				//tc_write_rc(uc_key);
				break;
				
			default:
				printf("Opcao nao definida: %d \n\r", uc_key);
  4013ec:	4638      	mov	r0, r7
  4013ee:	4b2d      	ldr	r3, [pc, #180]	; (4014a4 <main+0x2ac>)
  4013f0:	4798      	blx	r3
  4013f2:	e7b0      	b.n	401356 <main+0x15e>
  4013f4:	00400129 	.word	0x00400129
  4013f8:	00400219 	.word	0x00400219
  4013fc:	00400c2d 	.word	0x00400c2d
  401400:	400e0e00 	.word	0x400e0e00
  401404:	004009c1 	.word	0x004009c1
  401408:	400e0600 	.word	0x400e0600
  40140c:	20000d38 	.word	0x20000d38
  401410:	00400ff5 	.word	0x00400ff5
  401414:	20000d34 	.word	0x20000d34
  401418:	00401075 	.word	0x00401075
  40141c:	20000d30 	.word	0x20000d30
  401420:	07270e00 	.word	0x07270e00
  401424:	00400cbd 	.word	0x00400cbd
  401428:	00400cf5 	.word	0x00400cf5
  40142c:	004081dc 	.word	0x004081dc
  401430:	00401625 	.word	0x00401625
  401434:	40014000 	.word	0x40014000
  401438:	00400c81 	.word	0x00400c81
  40143c:	00400ca5 	.word	0x00400ca5
  401440:	00400cad 	.word	0x00400cad
  401444:	e000e100 	.word	0xe000e100
  401448:	00400c9d 	.word	0x00400c9d
  40144c:	0040077d 	.word	0x0040077d
  401450:	0a0a0404 	.word	0x0a0a0404
  401454:	00400785 	.word	0x00400785
  401458:	0016000a 	.word	0x0016000a
  40145c:	0040078d 	.word	0x0040078d
  401460:	00400795 	.word	0x00400795
  401464:	20000d40 	.word	0x20000d40
  401468:	00400431 	.word	0x00400431
  40146c:	0040027d 	.word	0x0040027d
  401470:	004003c1 	.word	0x004003c1
  401474:	00400615 	.word	0x00400615
  401478:	004003ad 	.word	0x004003ad
  40147c:	00401181 	.word	0x00401181
  401480:	00408238 	.word	0x00408238
  401484:	00400d09 	.word	0x00400d09
  401488:	00408300 	.word	0x00408300
  40148c:	20000cf8 	.word	0x20000cf8
  401490:	004007a1 	.word	0x004007a1
  401494:	004082bc 	.word	0x004082bc
  401498:	0040079d 	.word	0x0040079d
  40149c:	004082c8 	.word	0x004082c8
  4014a0:	004082d4 	.word	0x004082d4
  4014a4:	00401505 	.word	0x00401505
  4014a8:	0040086d 	.word	0x0040086d
  4014ac:	20000430 	.word	0x20000430
  4014b0:	00401635 	.word	0x00401635

004014b4 <__libc_init_array>:
  4014b4:	b570      	push	{r4, r5, r6, lr}
  4014b6:	4e0f      	ldr	r6, [pc, #60]	; (4014f4 <__libc_init_array+0x40>)
  4014b8:	4d0f      	ldr	r5, [pc, #60]	; (4014f8 <__libc_init_array+0x44>)
  4014ba:	1b76      	subs	r6, r6, r5
  4014bc:	10b6      	asrs	r6, r6, #2
  4014be:	bf18      	it	ne
  4014c0:	2400      	movne	r4, #0
  4014c2:	d005      	beq.n	4014d0 <__libc_init_array+0x1c>
  4014c4:	3401      	adds	r4, #1
  4014c6:	f855 3b04 	ldr.w	r3, [r5], #4
  4014ca:	4798      	blx	r3
  4014cc:	42a6      	cmp	r6, r4
  4014ce:	d1f9      	bne.n	4014c4 <__libc_init_array+0x10>
  4014d0:	4e0a      	ldr	r6, [pc, #40]	; (4014fc <__libc_init_array+0x48>)
  4014d2:	4d0b      	ldr	r5, [pc, #44]	; (401500 <__libc_init_array+0x4c>)
  4014d4:	1b76      	subs	r6, r6, r5
  4014d6:	f006 fff7 	bl	4084c8 <_init>
  4014da:	10b6      	asrs	r6, r6, #2
  4014dc:	bf18      	it	ne
  4014de:	2400      	movne	r4, #0
  4014e0:	d006      	beq.n	4014f0 <__libc_init_array+0x3c>
  4014e2:	3401      	adds	r4, #1
  4014e4:	f855 3b04 	ldr.w	r3, [r5], #4
  4014e8:	4798      	blx	r3
  4014ea:	42a6      	cmp	r6, r4
  4014ec:	d1f9      	bne.n	4014e2 <__libc_init_array+0x2e>
  4014ee:	bd70      	pop	{r4, r5, r6, pc}
  4014f0:	bd70      	pop	{r4, r5, r6, pc}
  4014f2:	bf00      	nop
  4014f4:	004084d4 	.word	0x004084d4
  4014f8:	004084d4 	.word	0x004084d4
  4014fc:	004084dc 	.word	0x004084dc
  401500:	004084d4 	.word	0x004084d4

00401504 <iprintf>:
  401504:	b40f      	push	{r0, r1, r2, r3}
  401506:	b500      	push	{lr}
  401508:	4907      	ldr	r1, [pc, #28]	; (401528 <iprintf+0x24>)
  40150a:	b083      	sub	sp, #12
  40150c:	ab04      	add	r3, sp, #16
  40150e:	6808      	ldr	r0, [r1, #0]
  401510:	f853 2b04 	ldr.w	r2, [r3], #4
  401514:	6881      	ldr	r1, [r0, #8]
  401516:	9301      	str	r3, [sp, #4]
  401518:	f001 fbea 	bl	402cf0 <_vfiprintf_r>
  40151c:	b003      	add	sp, #12
  40151e:	f85d eb04 	ldr.w	lr, [sp], #4
  401522:	b004      	add	sp, #16
  401524:	4770      	bx	lr
  401526:	bf00      	nop
  401528:	20000430 	.word	0x20000430

0040152c <memset>:
  40152c:	b470      	push	{r4, r5, r6}
  40152e:	0784      	lsls	r4, r0, #30
  401530:	d046      	beq.n	4015c0 <memset+0x94>
  401532:	1e54      	subs	r4, r2, #1
  401534:	2a00      	cmp	r2, #0
  401536:	d041      	beq.n	4015bc <memset+0x90>
  401538:	b2cd      	uxtb	r5, r1
  40153a:	4603      	mov	r3, r0
  40153c:	e002      	b.n	401544 <memset+0x18>
  40153e:	1e62      	subs	r2, r4, #1
  401540:	b3e4      	cbz	r4, 4015bc <memset+0x90>
  401542:	4614      	mov	r4, r2
  401544:	f803 5b01 	strb.w	r5, [r3], #1
  401548:	079a      	lsls	r2, r3, #30
  40154a:	d1f8      	bne.n	40153e <memset+0x12>
  40154c:	2c03      	cmp	r4, #3
  40154e:	d92e      	bls.n	4015ae <memset+0x82>
  401550:	b2cd      	uxtb	r5, r1
  401552:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401556:	2c0f      	cmp	r4, #15
  401558:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40155c:	d919      	bls.n	401592 <memset+0x66>
  40155e:	f103 0210 	add.w	r2, r3, #16
  401562:	4626      	mov	r6, r4
  401564:	3e10      	subs	r6, #16
  401566:	2e0f      	cmp	r6, #15
  401568:	f842 5c10 	str.w	r5, [r2, #-16]
  40156c:	f842 5c0c 	str.w	r5, [r2, #-12]
  401570:	f842 5c08 	str.w	r5, [r2, #-8]
  401574:	f842 5c04 	str.w	r5, [r2, #-4]
  401578:	f102 0210 	add.w	r2, r2, #16
  40157c:	d8f2      	bhi.n	401564 <memset+0x38>
  40157e:	f1a4 0210 	sub.w	r2, r4, #16
  401582:	f022 020f 	bic.w	r2, r2, #15
  401586:	f004 040f 	and.w	r4, r4, #15
  40158a:	3210      	adds	r2, #16
  40158c:	2c03      	cmp	r4, #3
  40158e:	4413      	add	r3, r2
  401590:	d90d      	bls.n	4015ae <memset+0x82>
  401592:	461e      	mov	r6, r3
  401594:	4622      	mov	r2, r4
  401596:	3a04      	subs	r2, #4
  401598:	2a03      	cmp	r2, #3
  40159a:	f846 5b04 	str.w	r5, [r6], #4
  40159e:	d8fa      	bhi.n	401596 <memset+0x6a>
  4015a0:	1f22      	subs	r2, r4, #4
  4015a2:	f022 0203 	bic.w	r2, r2, #3
  4015a6:	3204      	adds	r2, #4
  4015a8:	4413      	add	r3, r2
  4015aa:	f004 0403 	and.w	r4, r4, #3
  4015ae:	b12c      	cbz	r4, 4015bc <memset+0x90>
  4015b0:	b2c9      	uxtb	r1, r1
  4015b2:	441c      	add	r4, r3
  4015b4:	f803 1b01 	strb.w	r1, [r3], #1
  4015b8:	42a3      	cmp	r3, r4
  4015ba:	d1fb      	bne.n	4015b4 <memset+0x88>
  4015bc:	bc70      	pop	{r4, r5, r6}
  4015be:	4770      	bx	lr
  4015c0:	4614      	mov	r4, r2
  4015c2:	4603      	mov	r3, r0
  4015c4:	e7c2      	b.n	40154c <memset+0x20>
  4015c6:	bf00      	nop

004015c8 <_puts_r>:
  4015c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4015ca:	4604      	mov	r4, r0
  4015cc:	b089      	sub	sp, #36	; 0x24
  4015ce:	4608      	mov	r0, r1
  4015d0:	460d      	mov	r5, r1
  4015d2:	f000 f8d9 	bl	401788 <strlen>
  4015d6:	68a3      	ldr	r3, [r4, #8]
  4015d8:	4f11      	ldr	r7, [pc, #68]	; (401620 <_puts_r+0x58>)
  4015da:	899a      	ldrh	r2, [r3, #12]
  4015dc:	9504      	str	r5, [sp, #16]
  4015de:	2102      	movs	r1, #2
  4015e0:	f100 0e01 	add.w	lr, r0, #1
  4015e4:	2601      	movs	r6, #1
  4015e6:	ad04      	add	r5, sp, #16
  4015e8:	9102      	str	r1, [sp, #8]
  4015ea:	0491      	lsls	r1, r2, #18
  4015ec:	9005      	str	r0, [sp, #20]
  4015ee:	f8cd e00c 	str.w	lr, [sp, #12]
  4015f2:	9706      	str	r7, [sp, #24]
  4015f4:	9607      	str	r6, [sp, #28]
  4015f6:	9501      	str	r5, [sp, #4]
  4015f8:	d406      	bmi.n	401608 <_puts_r+0x40>
  4015fa:	6e59      	ldr	r1, [r3, #100]	; 0x64
  4015fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  401600:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  401604:	819a      	strh	r2, [r3, #12]
  401606:	6659      	str	r1, [r3, #100]	; 0x64
  401608:	4620      	mov	r0, r4
  40160a:	4619      	mov	r1, r3
  40160c:	aa01      	add	r2, sp, #4
  40160e:	f003 fcf3 	bl	404ff8 <__sfvwrite_r>
  401612:	2800      	cmp	r0, #0
  401614:	bf14      	ite	ne
  401616:	f04f 30ff 	movne.w	r0, #4294967295
  40161a:	200a      	moveq	r0, #10
  40161c:	b009      	add	sp, #36	; 0x24
  40161e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401620:	00408324 	.word	0x00408324

00401624 <puts>:
  401624:	4b02      	ldr	r3, [pc, #8]	; (401630 <puts+0xc>)
  401626:	4601      	mov	r1, r0
  401628:	6818      	ldr	r0, [r3, #0]
  40162a:	f7ff bfcd 	b.w	4015c8 <_puts_r>
  40162e:	bf00      	nop
  401630:	20000430 	.word	0x20000430

00401634 <setbuf>:
  401634:	2900      	cmp	r1, #0
  401636:	bf0c      	ite	eq
  401638:	2202      	moveq	r2, #2
  40163a:	2200      	movne	r2, #0
  40163c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401640:	f000 b800 	b.w	401644 <setvbuf>

00401644 <setvbuf>:
  401644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401648:	4c3a      	ldr	r4, [pc, #232]	; (401734 <setvbuf+0xf0>)
  40164a:	6826      	ldr	r6, [r4, #0]
  40164c:	460d      	mov	r5, r1
  40164e:	4604      	mov	r4, r0
  401650:	4690      	mov	r8, r2
  401652:	461f      	mov	r7, r3
  401654:	b116      	cbz	r6, 40165c <setvbuf+0x18>
  401656:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  401658:	2b00      	cmp	r3, #0
  40165a:	d03c      	beq.n	4016d6 <setvbuf+0x92>
  40165c:	f1b8 0f02 	cmp.w	r8, #2
  401660:	d82f      	bhi.n	4016c2 <setvbuf+0x7e>
  401662:	2f00      	cmp	r7, #0
  401664:	db2d      	blt.n	4016c2 <setvbuf+0x7e>
  401666:	4621      	mov	r1, r4
  401668:	4630      	mov	r0, r6
  40166a:	f003 fa81 	bl	404b70 <_fflush_r>
  40166e:	89a1      	ldrh	r1, [r4, #12]
  401670:	2300      	movs	r3, #0
  401672:	6063      	str	r3, [r4, #4]
  401674:	61a3      	str	r3, [r4, #24]
  401676:	060b      	lsls	r3, r1, #24
  401678:	d427      	bmi.n	4016ca <setvbuf+0x86>
  40167a:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  40167e:	b289      	uxth	r1, r1
  401680:	f1b8 0f02 	cmp.w	r8, #2
  401684:	81a1      	strh	r1, [r4, #12]
  401686:	d02a      	beq.n	4016de <setvbuf+0x9a>
  401688:	2d00      	cmp	r5, #0
  40168a:	d036      	beq.n	4016fa <setvbuf+0xb6>
  40168c:	f1b8 0f01 	cmp.w	r8, #1
  401690:	d011      	beq.n	4016b6 <setvbuf+0x72>
  401692:	b289      	uxth	r1, r1
  401694:	f001 0008 	and.w	r0, r1, #8
  401698:	4b27      	ldr	r3, [pc, #156]	; (401738 <setvbuf+0xf4>)
  40169a:	63f3      	str	r3, [r6, #60]	; 0x3c
  40169c:	b280      	uxth	r0, r0
  40169e:	6025      	str	r5, [r4, #0]
  4016a0:	6125      	str	r5, [r4, #16]
  4016a2:	6167      	str	r7, [r4, #20]
  4016a4:	b178      	cbz	r0, 4016c6 <setvbuf+0x82>
  4016a6:	f011 0f03 	tst.w	r1, #3
  4016aa:	bf18      	it	ne
  4016ac:	2700      	movne	r7, #0
  4016ae:	60a7      	str	r7, [r4, #8]
  4016b0:	2000      	movs	r0, #0
  4016b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4016b6:	f041 0101 	orr.w	r1, r1, #1
  4016ba:	427b      	negs	r3, r7
  4016bc:	81a1      	strh	r1, [r4, #12]
  4016be:	61a3      	str	r3, [r4, #24]
  4016c0:	e7e7      	b.n	401692 <setvbuf+0x4e>
  4016c2:	f04f 30ff 	mov.w	r0, #4294967295
  4016c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4016ca:	6921      	ldr	r1, [r4, #16]
  4016cc:	4630      	mov	r0, r6
  4016ce:	f003 fbbb 	bl	404e48 <_free_r>
  4016d2:	89a1      	ldrh	r1, [r4, #12]
  4016d4:	e7d1      	b.n	40167a <setvbuf+0x36>
  4016d6:	4630      	mov	r0, r6
  4016d8:	f003 fade 	bl	404c98 <__sinit>
  4016dc:	e7be      	b.n	40165c <setvbuf+0x18>
  4016de:	2000      	movs	r0, #0
  4016e0:	f104 0343 	add.w	r3, r4, #67	; 0x43
  4016e4:	f041 0102 	orr.w	r1, r1, #2
  4016e8:	2500      	movs	r5, #0
  4016ea:	2201      	movs	r2, #1
  4016ec:	81a1      	strh	r1, [r4, #12]
  4016ee:	60a5      	str	r5, [r4, #8]
  4016f0:	6023      	str	r3, [r4, #0]
  4016f2:	6123      	str	r3, [r4, #16]
  4016f4:	6162      	str	r2, [r4, #20]
  4016f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4016fa:	2f00      	cmp	r7, #0
  4016fc:	bf08      	it	eq
  4016fe:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  401702:	4638      	mov	r0, r7
  401704:	f003 feac 	bl	405460 <malloc>
  401708:	4605      	mov	r5, r0
  40170a:	b128      	cbz	r0, 401718 <setvbuf+0xd4>
  40170c:	89a1      	ldrh	r1, [r4, #12]
  40170e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  401712:	b289      	uxth	r1, r1
  401714:	81a1      	strh	r1, [r4, #12]
  401716:	e7b9      	b.n	40168c <setvbuf+0x48>
  401718:	f44f 6080 	mov.w	r0, #1024	; 0x400
  40171c:	f003 fea0 	bl	405460 <malloc>
  401720:	4605      	mov	r5, r0
  401722:	b918      	cbnz	r0, 40172c <setvbuf+0xe8>
  401724:	89a1      	ldrh	r1, [r4, #12]
  401726:	f04f 30ff 	mov.w	r0, #4294967295
  40172a:	e7d9      	b.n	4016e0 <setvbuf+0x9c>
  40172c:	f44f 6780 	mov.w	r7, #1024	; 0x400
  401730:	e7ec      	b.n	40170c <setvbuf+0xc8>
  401732:	bf00      	nop
  401734:	20000430 	.word	0x20000430
  401738:	00404b9d 	.word	0x00404b9d

0040173c <sprintf>:
  40173c:	b40e      	push	{r1, r2, r3}
  40173e:	b5f0      	push	{r4, r5, r6, r7, lr}
  401740:	b09c      	sub	sp, #112	; 0x70
  401742:	ab21      	add	r3, sp, #132	; 0x84
  401744:	490f      	ldr	r1, [pc, #60]	; (401784 <sprintf+0x48>)
  401746:	f853 2b04 	ldr.w	r2, [r3], #4
  40174a:	9301      	str	r3, [sp, #4]
  40174c:	4605      	mov	r5, r0
  40174e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401752:	6808      	ldr	r0, [r1, #0]
  401754:	9502      	str	r5, [sp, #8]
  401756:	f44f 7702 	mov.w	r7, #520	; 0x208
  40175a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40175e:	a902      	add	r1, sp, #8
  401760:	9506      	str	r5, [sp, #24]
  401762:	f8ad 7014 	strh.w	r7, [sp, #20]
  401766:	9404      	str	r4, [sp, #16]
  401768:	9407      	str	r4, [sp, #28]
  40176a:	f8ad 6016 	strh.w	r6, [sp, #22]
  40176e:	f000 f839 	bl	4017e4 <_svfprintf_r>
  401772:	9b02      	ldr	r3, [sp, #8]
  401774:	2200      	movs	r2, #0
  401776:	701a      	strb	r2, [r3, #0]
  401778:	b01c      	add	sp, #112	; 0x70
  40177a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40177e:	b003      	add	sp, #12
  401780:	4770      	bx	lr
  401782:	bf00      	nop
  401784:	20000430 	.word	0x20000430

00401788 <strlen>:
  401788:	f020 0103 	bic.w	r1, r0, #3
  40178c:	f010 0003 	ands.w	r0, r0, #3
  401790:	f1c0 0000 	rsb	r0, r0, #0
  401794:	f851 3b04 	ldr.w	r3, [r1], #4
  401798:	f100 0c04 	add.w	ip, r0, #4
  40179c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  4017a0:	f06f 0200 	mvn.w	r2, #0
  4017a4:	bf1c      	itt	ne
  4017a6:	fa22 f20c 	lsrne.w	r2, r2, ip
  4017aa:	4313      	orrne	r3, r2
  4017ac:	f04f 0c01 	mov.w	ip, #1
  4017b0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  4017b4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  4017b8:	eba3 020c 	sub.w	r2, r3, ip
  4017bc:	ea22 0203 	bic.w	r2, r2, r3
  4017c0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  4017c4:	bf04      	itt	eq
  4017c6:	f851 3b04 	ldreq.w	r3, [r1], #4
  4017ca:	3004      	addeq	r0, #4
  4017cc:	d0f4      	beq.n	4017b8 <strlen+0x30>
  4017ce:	f1c2 0100 	rsb	r1, r2, #0
  4017d2:	ea02 0201 	and.w	r2, r2, r1
  4017d6:	fab2 f282 	clz	r2, r2
  4017da:	f1c2 021f 	rsb	r2, r2, #31
  4017de:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4017e2:	4770      	bx	lr

004017e4 <_svfprintf_r>:
  4017e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4017e8:	b0c1      	sub	sp, #260	; 0x104
  4017ea:	4689      	mov	r9, r1
  4017ec:	920a      	str	r2, [sp, #40]	; 0x28
  4017ee:	930e      	str	r3, [sp, #56]	; 0x38
  4017f0:	9008      	str	r0, [sp, #32]
  4017f2:	f003 fdc1 	bl	405378 <_localeconv_r>
  4017f6:	6803      	ldr	r3, [r0, #0]
  4017f8:	9317      	str	r3, [sp, #92]	; 0x5c
  4017fa:	4618      	mov	r0, r3
  4017fc:	f7ff ffc4 	bl	401788 <strlen>
  401800:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  401804:	9018      	str	r0, [sp, #96]	; 0x60
  401806:	061a      	lsls	r2, r3, #24
  401808:	d504      	bpl.n	401814 <_svfprintf_r+0x30>
  40180a:	f8d9 3010 	ldr.w	r3, [r9, #16]
  40180e:	2b00      	cmp	r3, #0
  401810:	f001 808c 	beq.w	40292c <_svfprintf_r+0x1148>
  401814:	2300      	movs	r3, #0
  401816:	af30      	add	r7, sp, #192	; 0xc0
  401818:	9313      	str	r3, [sp, #76]	; 0x4c
  40181a:	9325      	str	r3, [sp, #148]	; 0x94
  40181c:	9324      	str	r3, [sp, #144]	; 0x90
  40181e:	9316      	str	r3, [sp, #88]	; 0x58
  401820:	9319      	str	r3, [sp, #100]	; 0x64
  401822:	930b      	str	r3, [sp, #44]	; 0x2c
  401824:	9723      	str	r7, [sp, #140]	; 0x8c
  401826:	9314      	str	r3, [sp, #80]	; 0x50
  401828:	9315      	str	r3, [sp, #84]	; 0x54
  40182a:	463c      	mov	r4, r7
  40182c:	464e      	mov	r6, r9
  40182e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  401830:	782b      	ldrb	r3, [r5, #0]
  401832:	2b00      	cmp	r3, #0
  401834:	f000 80a9 	beq.w	40198a <_svfprintf_r+0x1a6>
  401838:	2b25      	cmp	r3, #37	; 0x25
  40183a:	d102      	bne.n	401842 <_svfprintf_r+0x5e>
  40183c:	e0a5      	b.n	40198a <_svfprintf_r+0x1a6>
  40183e:	2b25      	cmp	r3, #37	; 0x25
  401840:	d003      	beq.n	40184a <_svfprintf_r+0x66>
  401842:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  401846:	2b00      	cmp	r3, #0
  401848:	d1f9      	bne.n	40183e <_svfprintf_r+0x5a>
  40184a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40184c:	1aeb      	subs	r3, r5, r3
  40184e:	b173      	cbz	r3, 40186e <_svfprintf_r+0x8a>
  401850:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401852:	9925      	ldr	r1, [sp, #148]	; 0x94
  401854:	980a      	ldr	r0, [sp, #40]	; 0x28
  401856:	6020      	str	r0, [r4, #0]
  401858:	3201      	adds	r2, #1
  40185a:	4419      	add	r1, r3
  40185c:	2a07      	cmp	r2, #7
  40185e:	6063      	str	r3, [r4, #4]
  401860:	9125      	str	r1, [sp, #148]	; 0x94
  401862:	9224      	str	r2, [sp, #144]	; 0x90
  401864:	dc72      	bgt.n	40194c <_svfprintf_r+0x168>
  401866:	3408      	adds	r4, #8
  401868:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40186a:	441a      	add	r2, r3
  40186c:	920b      	str	r2, [sp, #44]	; 0x2c
  40186e:	782b      	ldrb	r3, [r5, #0]
  401870:	2b00      	cmp	r3, #0
  401872:	f000 87b5 	beq.w	4027e0 <_svfprintf_r+0xffc>
  401876:	2300      	movs	r3, #0
  401878:	1c69      	adds	r1, r5, #1
  40187a:	786d      	ldrb	r5, [r5, #1]
  40187c:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  401880:	461a      	mov	r2, r3
  401882:	930c      	str	r3, [sp, #48]	; 0x30
  401884:	9307      	str	r3, [sp, #28]
  401886:	f04f 3aff 	mov.w	sl, #4294967295
  40188a:	1c4b      	adds	r3, r1, #1
  40188c:	f1a5 0120 	sub.w	r1, r5, #32
  401890:	2958      	cmp	r1, #88	; 0x58
  401892:	f200 83d9 	bhi.w	402048 <_svfprintf_r+0x864>
  401896:	e8df f011 	tbh	[pc, r1, lsl #1]
  40189a:	0270      	.short	0x0270
  40189c:	03d703d7 	.word	0x03d703d7
  4018a0:	03d70374 	.word	0x03d70374
  4018a4:	03d703d7 	.word	0x03d703d7
  4018a8:	03d703d7 	.word	0x03d703d7
  4018ac:	02f003d7 	.word	0x02f003d7
  4018b0:	03d7020d 	.word	0x03d7020d
  4018b4:	021101f4 	.word	0x021101f4
  4018b8:	037b03d7 	.word	0x037b03d7
  4018bc:	02ba02ba 	.word	0x02ba02ba
  4018c0:	02ba02ba 	.word	0x02ba02ba
  4018c4:	02ba02ba 	.word	0x02ba02ba
  4018c8:	02ba02ba 	.word	0x02ba02ba
  4018cc:	03d702ba 	.word	0x03d702ba
  4018d0:	03d703d7 	.word	0x03d703d7
  4018d4:	03d703d7 	.word	0x03d703d7
  4018d8:	03d703d7 	.word	0x03d703d7
  4018dc:	03d703d7 	.word	0x03d703d7
  4018e0:	02c903d7 	.word	0x02c903d7
  4018e4:	03d7038b 	.word	0x03d7038b
  4018e8:	03d7038b 	.word	0x03d7038b
  4018ec:	03d703d7 	.word	0x03d703d7
  4018f0:	036d03d7 	.word	0x036d03d7
  4018f4:	03d703d7 	.word	0x03d703d7
  4018f8:	03d70305 	.word	0x03d70305
  4018fc:	03d703d7 	.word	0x03d703d7
  401900:	03d703d7 	.word	0x03d703d7
  401904:	03d70323 	.word	0x03d70323
  401908:	033d03d7 	.word	0x033d03d7
  40190c:	03d703d7 	.word	0x03d703d7
  401910:	03d703d7 	.word	0x03d703d7
  401914:	03d703d7 	.word	0x03d703d7
  401918:	03d703d7 	.word	0x03d703d7
  40191c:	03d703d7 	.word	0x03d703d7
  401920:	022c0358 	.word	0x022c0358
  401924:	038b038b 	.word	0x038b038b
  401928:	02fe038b 	.word	0x02fe038b
  40192c:	03d7022c 	.word	0x03d7022c
  401930:	02e603d7 	.word	0x02e603d7
  401934:	027e03d7 	.word	0x027e03d7
  401938:	03c001fb 	.word	0x03c001fb
  40193c:	03d70277 	.word	0x03d70277
  401940:	03d70292 	.word	0x03d70292
  401944:	03d7007a 	.word	0x03d7007a
  401948:	024a03d7 	.word	0x024a03d7
  40194c:	9808      	ldr	r0, [sp, #32]
  40194e:	9307      	str	r3, [sp, #28]
  401950:	4631      	mov	r1, r6
  401952:	aa23      	add	r2, sp, #140	; 0x8c
  401954:	f004 fed4 	bl	406700 <__ssprint_r>
  401958:	b950      	cbnz	r0, 401970 <_svfprintf_r+0x18c>
  40195a:	463c      	mov	r4, r7
  40195c:	9b07      	ldr	r3, [sp, #28]
  40195e:	e783      	b.n	401868 <_svfprintf_r+0x84>
  401960:	9808      	ldr	r0, [sp, #32]
  401962:	4631      	mov	r1, r6
  401964:	aa23      	add	r2, sp, #140	; 0x8c
  401966:	f004 fecb 	bl	406700 <__ssprint_r>
  40196a:	2800      	cmp	r0, #0
  40196c:	f000 8185 	beq.w	401c7a <_svfprintf_r+0x496>
  401970:	46b1      	mov	r9, r6
  401972:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  401976:	f013 0f40 	tst.w	r3, #64	; 0x40
  40197a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40197c:	bf18      	it	ne
  40197e:	f04f 33ff 	movne.w	r3, #4294967295
  401982:	4618      	mov	r0, r3
  401984:	b041      	add	sp, #260	; 0x104
  401986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40198a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40198c:	e76f      	b.n	40186e <_svfprintf_r+0x8a>
  40198e:	930a      	str	r3, [sp, #40]	; 0x28
  401990:	9b07      	ldr	r3, [sp, #28]
  401992:	0698      	lsls	r0, r3, #26
  401994:	f140 82ad 	bpl.w	401ef2 <_svfprintf_r+0x70e>
  401998:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40199a:	f103 0907 	add.w	r9, r3, #7
  40199e:	f029 0307 	bic.w	r3, r9, #7
  4019a2:	f103 0208 	add.w	r2, r3, #8
  4019a6:	e9d3 8900 	ldrd	r8, r9, [r3]
  4019aa:	920e      	str	r2, [sp, #56]	; 0x38
  4019ac:	2301      	movs	r3, #1
  4019ae:	f04f 0c00 	mov.w	ip, #0
  4019b2:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  4019b6:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  4019ba:	f1ba 0f00 	cmp.w	sl, #0
  4019be:	db03      	blt.n	4019c8 <_svfprintf_r+0x1e4>
  4019c0:	9a07      	ldr	r2, [sp, #28]
  4019c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  4019c6:	9207      	str	r2, [sp, #28]
  4019c8:	ea58 0209 	orrs.w	r2, r8, r9
  4019cc:	f040 834c 	bne.w	402068 <_svfprintf_r+0x884>
  4019d0:	f1ba 0f00 	cmp.w	sl, #0
  4019d4:	f000 8451 	beq.w	40227a <_svfprintf_r+0xa96>
  4019d8:	2b01      	cmp	r3, #1
  4019da:	f000 834f 	beq.w	40207c <_svfprintf_r+0x898>
  4019de:	2b02      	cmp	r3, #2
  4019e0:	f000 8490 	beq.w	402304 <_svfprintf_r+0xb20>
  4019e4:	4639      	mov	r1, r7
  4019e6:	ea4f 02d8 	mov.w	r2, r8, lsr #3
  4019ea:	ea42 7249 	orr.w	r2, r2, r9, lsl #29
  4019ee:	ea4f 00d9 	mov.w	r0, r9, lsr #3
  4019f2:	f008 0307 	and.w	r3, r8, #7
  4019f6:	4681      	mov	r9, r0
  4019f8:	4690      	mov	r8, r2
  4019fa:	3330      	adds	r3, #48	; 0x30
  4019fc:	ea58 0209 	orrs.w	r2, r8, r9
  401a00:	f801 3d01 	strb.w	r3, [r1, #-1]!
  401a04:	d1ef      	bne.n	4019e6 <_svfprintf_r+0x202>
  401a06:	9a07      	ldr	r2, [sp, #28]
  401a08:	9110      	str	r1, [sp, #64]	; 0x40
  401a0a:	07d2      	lsls	r2, r2, #31
  401a0c:	f100 8544 	bmi.w	402498 <_svfprintf_r+0xcb4>
  401a10:	1a7b      	subs	r3, r7, r1
  401a12:	930d      	str	r3, [sp, #52]	; 0x34
  401a14:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  401a16:	4592      	cmp	sl, r2
  401a18:	4653      	mov	r3, sl
  401a1a:	bfb8      	it	lt
  401a1c:	4613      	movlt	r3, r2
  401a1e:	9309      	str	r3, [sp, #36]	; 0x24
  401a20:	2300      	movs	r3, #0
  401a22:	9312      	str	r3, [sp, #72]	; 0x48
  401a24:	f1bc 0f00 	cmp.w	ip, #0
  401a28:	d002      	beq.n	401a30 <_svfprintf_r+0x24c>
  401a2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401a2c:	3301      	adds	r3, #1
  401a2e:	9309      	str	r3, [sp, #36]	; 0x24
  401a30:	9b07      	ldr	r3, [sp, #28]
  401a32:	f013 0302 	ands.w	r3, r3, #2
  401a36:	930f      	str	r3, [sp, #60]	; 0x3c
  401a38:	d002      	beq.n	401a40 <_svfprintf_r+0x25c>
  401a3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401a3c:	3302      	adds	r3, #2
  401a3e:	9309      	str	r3, [sp, #36]	; 0x24
  401a40:	9b07      	ldr	r3, [sp, #28]
  401a42:	f013 0984 	ands.w	r9, r3, #132	; 0x84
  401a46:	f040 830c 	bne.w	402062 <_svfprintf_r+0x87e>
  401a4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401a4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  401a4e:	ebc2 0803 	rsb	r8, r2, r3
  401a52:	f1b8 0f00 	cmp.w	r8, #0
  401a56:	f340 8304 	ble.w	402062 <_svfprintf_r+0x87e>
  401a5a:	f1b8 0f10 	cmp.w	r8, #16
  401a5e:	9925      	ldr	r1, [sp, #148]	; 0x94
  401a60:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401a62:	f8df a544 	ldr.w	sl, [pc, #1348]	; 401fa8 <_svfprintf_r+0x7c4>
  401a66:	dd29      	ble.n	401abc <_svfprintf_r+0x2d8>
  401a68:	4653      	mov	r3, sl
  401a6a:	f04f 0b10 	mov.w	fp, #16
  401a6e:	46c2      	mov	sl, r8
  401a70:	46a8      	mov	r8, r5
  401a72:	461d      	mov	r5, r3
  401a74:	e006      	b.n	401a84 <_svfprintf_r+0x2a0>
  401a76:	f1aa 0a10 	sub.w	sl, sl, #16
  401a7a:	f1ba 0f10 	cmp.w	sl, #16
  401a7e:	f104 0408 	add.w	r4, r4, #8
  401a82:	dd17      	ble.n	401ab4 <_svfprintf_r+0x2d0>
  401a84:	3201      	adds	r2, #1
  401a86:	3110      	adds	r1, #16
  401a88:	2a07      	cmp	r2, #7
  401a8a:	9125      	str	r1, [sp, #148]	; 0x94
  401a8c:	9224      	str	r2, [sp, #144]	; 0x90
  401a8e:	e884 0820 	stmia.w	r4, {r5, fp}
  401a92:	ddf0      	ble.n	401a76 <_svfprintf_r+0x292>
  401a94:	9808      	ldr	r0, [sp, #32]
  401a96:	4631      	mov	r1, r6
  401a98:	aa23      	add	r2, sp, #140	; 0x8c
  401a9a:	f004 fe31 	bl	406700 <__ssprint_r>
  401a9e:	2800      	cmp	r0, #0
  401aa0:	f47f af66 	bne.w	401970 <_svfprintf_r+0x18c>
  401aa4:	f1aa 0a10 	sub.w	sl, sl, #16
  401aa8:	f1ba 0f10 	cmp.w	sl, #16
  401aac:	9925      	ldr	r1, [sp, #148]	; 0x94
  401aae:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401ab0:	463c      	mov	r4, r7
  401ab2:	dce7      	bgt.n	401a84 <_svfprintf_r+0x2a0>
  401ab4:	462b      	mov	r3, r5
  401ab6:	4645      	mov	r5, r8
  401ab8:	46d0      	mov	r8, sl
  401aba:	469a      	mov	sl, r3
  401abc:	3201      	adds	r2, #1
  401abe:	eb08 0b01 	add.w	fp, r8, r1
  401ac2:	2a07      	cmp	r2, #7
  401ac4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  401ac8:	9224      	str	r2, [sp, #144]	; 0x90
  401aca:	f8c4 a000 	str.w	sl, [r4]
  401ace:	f8c4 8004 	str.w	r8, [r4, #4]
  401ad2:	f300 847b 	bgt.w	4023cc <_svfprintf_r+0xbe8>
  401ad6:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  401ada:	3408      	adds	r4, #8
  401adc:	f1bc 0f00 	cmp.w	ip, #0
  401ae0:	d00f      	beq.n	401b02 <_svfprintf_r+0x31e>
  401ae2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401ae4:	3301      	adds	r3, #1
  401ae6:	f10b 0b01 	add.w	fp, fp, #1
  401aea:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  401aee:	2201      	movs	r2, #1
  401af0:	2b07      	cmp	r3, #7
  401af2:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  401af6:	9324      	str	r3, [sp, #144]	; 0x90
  401af8:	e884 0006 	stmia.w	r4, {r1, r2}
  401afc:	f300 83da 	bgt.w	4022b4 <_svfprintf_r+0xad0>
  401b00:	3408      	adds	r4, #8
  401b02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401b04:	b173      	cbz	r3, 401b24 <_svfprintf_r+0x340>
  401b06:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401b08:	3301      	adds	r3, #1
  401b0a:	f10b 0b02 	add.w	fp, fp, #2
  401b0e:	a91c      	add	r1, sp, #112	; 0x70
  401b10:	2202      	movs	r2, #2
  401b12:	2b07      	cmp	r3, #7
  401b14:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  401b18:	9324      	str	r3, [sp, #144]	; 0x90
  401b1a:	e884 0006 	stmia.w	r4, {r1, r2}
  401b1e:	f300 83d5 	bgt.w	4022cc <_svfprintf_r+0xae8>
  401b22:	3408      	adds	r4, #8
  401b24:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
  401b28:	f000 8311 	beq.w	40214e <_svfprintf_r+0x96a>
  401b2c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401b2e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  401b30:	ebc2 0a03 	rsb	sl, r2, r3
  401b34:	f1ba 0f00 	cmp.w	sl, #0
  401b38:	dd3c      	ble.n	401bb4 <_svfprintf_r+0x3d0>
  401b3a:	f1ba 0f10 	cmp.w	sl, #16
  401b3e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401b40:	f8df 9468 	ldr.w	r9, [pc, #1128]	; 401fac <_svfprintf_r+0x7c8>
  401b44:	dd2b      	ble.n	401b9e <_svfprintf_r+0x3ba>
  401b46:	4649      	mov	r1, r9
  401b48:	465b      	mov	r3, fp
  401b4a:	46a9      	mov	r9, r5
  401b4c:	f04f 0810 	mov.w	r8, #16
  401b50:	f8dd b020 	ldr.w	fp, [sp, #32]
  401b54:	460d      	mov	r5, r1
  401b56:	e006      	b.n	401b66 <_svfprintf_r+0x382>
  401b58:	f1aa 0a10 	sub.w	sl, sl, #16
  401b5c:	f1ba 0f10 	cmp.w	sl, #16
  401b60:	f104 0408 	add.w	r4, r4, #8
  401b64:	dd17      	ble.n	401b96 <_svfprintf_r+0x3b2>
  401b66:	3201      	adds	r2, #1
  401b68:	3310      	adds	r3, #16
  401b6a:	2a07      	cmp	r2, #7
  401b6c:	9325      	str	r3, [sp, #148]	; 0x94
  401b6e:	9224      	str	r2, [sp, #144]	; 0x90
  401b70:	e884 0120 	stmia.w	r4, {r5, r8}
  401b74:	ddf0      	ble.n	401b58 <_svfprintf_r+0x374>
  401b76:	4658      	mov	r0, fp
  401b78:	4631      	mov	r1, r6
  401b7a:	aa23      	add	r2, sp, #140	; 0x8c
  401b7c:	f004 fdc0 	bl	406700 <__ssprint_r>
  401b80:	2800      	cmp	r0, #0
  401b82:	f47f aef5 	bne.w	401970 <_svfprintf_r+0x18c>
  401b86:	f1aa 0a10 	sub.w	sl, sl, #16
  401b8a:	f1ba 0f10 	cmp.w	sl, #16
  401b8e:	9b25      	ldr	r3, [sp, #148]	; 0x94
  401b90:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401b92:	463c      	mov	r4, r7
  401b94:	dce7      	bgt.n	401b66 <_svfprintf_r+0x382>
  401b96:	469b      	mov	fp, r3
  401b98:	462b      	mov	r3, r5
  401b9a:	464d      	mov	r5, r9
  401b9c:	4699      	mov	r9, r3
  401b9e:	3201      	adds	r2, #1
  401ba0:	44d3      	add	fp, sl
  401ba2:	2a07      	cmp	r2, #7
  401ba4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  401ba8:	9224      	str	r2, [sp, #144]	; 0x90
  401baa:	e884 0600 	stmia.w	r4, {r9, sl}
  401bae:	f300 8375 	bgt.w	40229c <_svfprintf_r+0xab8>
  401bb2:	3408      	adds	r4, #8
  401bb4:	9b07      	ldr	r3, [sp, #28]
  401bb6:	05d9      	lsls	r1, r3, #23
  401bb8:	f100 826c 	bmi.w	402094 <_svfprintf_r+0x8b0>
  401bbc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401bbe:	990d      	ldr	r1, [sp, #52]	; 0x34
  401bc0:	9a10      	ldr	r2, [sp, #64]	; 0x40
  401bc2:	6022      	str	r2, [r4, #0]
  401bc4:	3301      	adds	r3, #1
  401bc6:	448b      	add	fp, r1
  401bc8:	2b07      	cmp	r3, #7
  401bca:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  401bce:	6061      	str	r1, [r4, #4]
  401bd0:	9324      	str	r3, [sp, #144]	; 0x90
  401bd2:	f300 8346 	bgt.w	402262 <_svfprintf_r+0xa7e>
  401bd6:	3408      	adds	r4, #8
  401bd8:	9b07      	ldr	r3, [sp, #28]
  401bda:	075a      	lsls	r2, r3, #29
  401bdc:	d541      	bpl.n	401c62 <_svfprintf_r+0x47e>
  401bde:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401be0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  401be2:	1a9d      	subs	r5, r3, r2
  401be4:	2d00      	cmp	r5, #0
  401be6:	dd3c      	ble.n	401c62 <_svfprintf_r+0x47e>
  401be8:	2d10      	cmp	r5, #16
  401bea:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401bec:	f8df a3b8 	ldr.w	sl, [pc, #952]	; 401fa8 <_svfprintf_r+0x7c4>
  401bf0:	dd23      	ble.n	401c3a <_svfprintf_r+0x456>
  401bf2:	f04f 0810 	mov.w	r8, #16
  401bf6:	465a      	mov	r2, fp
  401bf8:	f8dd 9020 	ldr.w	r9, [sp, #32]
  401bfc:	e004      	b.n	401c08 <_svfprintf_r+0x424>
  401bfe:	3d10      	subs	r5, #16
  401c00:	2d10      	cmp	r5, #16
  401c02:	f104 0408 	add.w	r4, r4, #8
  401c06:	dd17      	ble.n	401c38 <_svfprintf_r+0x454>
  401c08:	3301      	adds	r3, #1
  401c0a:	3210      	adds	r2, #16
  401c0c:	2b07      	cmp	r3, #7
  401c0e:	9225      	str	r2, [sp, #148]	; 0x94
  401c10:	9324      	str	r3, [sp, #144]	; 0x90
  401c12:	f8c4 a000 	str.w	sl, [r4]
  401c16:	f8c4 8004 	str.w	r8, [r4, #4]
  401c1a:	ddf0      	ble.n	401bfe <_svfprintf_r+0x41a>
  401c1c:	4648      	mov	r0, r9
  401c1e:	4631      	mov	r1, r6
  401c20:	aa23      	add	r2, sp, #140	; 0x8c
  401c22:	f004 fd6d 	bl	406700 <__ssprint_r>
  401c26:	2800      	cmp	r0, #0
  401c28:	f47f aea2 	bne.w	401970 <_svfprintf_r+0x18c>
  401c2c:	3d10      	subs	r5, #16
  401c2e:	2d10      	cmp	r5, #16
  401c30:	9a25      	ldr	r2, [sp, #148]	; 0x94
  401c32:	9b24      	ldr	r3, [sp, #144]	; 0x90
  401c34:	463c      	mov	r4, r7
  401c36:	dce7      	bgt.n	401c08 <_svfprintf_r+0x424>
  401c38:	4693      	mov	fp, r2
  401c3a:	3301      	adds	r3, #1
  401c3c:	44ab      	add	fp, r5
  401c3e:	2b07      	cmp	r3, #7
  401c40:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  401c44:	9324      	str	r3, [sp, #144]	; 0x90
  401c46:	f8c4 a000 	str.w	sl, [r4]
  401c4a:	6065      	str	r5, [r4, #4]
  401c4c:	dd09      	ble.n	401c62 <_svfprintf_r+0x47e>
  401c4e:	9808      	ldr	r0, [sp, #32]
  401c50:	4631      	mov	r1, r6
  401c52:	aa23      	add	r2, sp, #140	; 0x8c
  401c54:	f004 fd54 	bl	406700 <__ssprint_r>
  401c58:	2800      	cmp	r0, #0
  401c5a:	f47f ae89 	bne.w	401970 <_svfprintf_r+0x18c>
  401c5e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  401c62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401c64:	9a09      	ldr	r2, [sp, #36]	; 0x24
  401c66:	990c      	ldr	r1, [sp, #48]	; 0x30
  401c68:	428a      	cmp	r2, r1
  401c6a:	bfac      	ite	ge
  401c6c:	189b      	addge	r3, r3, r2
  401c6e:	185b      	addlt	r3, r3, r1
  401c70:	930b      	str	r3, [sp, #44]	; 0x2c
  401c72:	f1bb 0f00 	cmp.w	fp, #0
  401c76:	f47f ae73 	bne.w	401960 <_svfprintf_r+0x17c>
  401c7a:	2300      	movs	r3, #0
  401c7c:	9324      	str	r3, [sp, #144]	; 0x90
  401c7e:	463c      	mov	r4, r7
  401c80:	e5d5      	b.n	40182e <_svfprintf_r+0x4a>
  401c82:	4619      	mov	r1, r3
  401c84:	9807      	ldr	r0, [sp, #28]
  401c86:	781d      	ldrb	r5, [r3, #0]
  401c88:	f040 0004 	orr.w	r0, r0, #4
  401c8c:	9007      	str	r0, [sp, #28]
  401c8e:	e5fc      	b.n	40188a <_svfprintf_r+0xa6>
  401c90:	930a      	str	r3, [sp, #40]	; 0x28
  401c92:	9b07      	ldr	r3, [sp, #28]
  401c94:	f013 0320 	ands.w	r3, r3, #32
  401c98:	f000 810e 	beq.w	401eb8 <_svfprintf_r+0x6d4>
  401c9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401c9e:	f103 0907 	add.w	r9, r3, #7
  401ca2:	f029 0307 	bic.w	r3, r9, #7
  401ca6:	f103 0208 	add.w	r2, r3, #8
  401caa:	e9d3 8900 	ldrd	r8, r9, [r3]
  401cae:	920e      	str	r2, [sp, #56]	; 0x38
  401cb0:	2300      	movs	r3, #0
  401cb2:	e67c      	b.n	4019ae <_svfprintf_r+0x1ca>
  401cb4:	781d      	ldrb	r5, [r3, #0]
  401cb6:	4619      	mov	r1, r3
  401cb8:	222b      	movs	r2, #43	; 0x2b
  401cba:	e5e6      	b.n	40188a <_svfprintf_r+0xa6>
  401cbc:	781d      	ldrb	r5, [r3, #0]
  401cbe:	2d2a      	cmp	r5, #42	; 0x2a
  401cc0:	f103 0101 	add.w	r1, r3, #1
  401cc4:	f000 87ad 	beq.w	402c22 <_svfprintf_r+0x143e>
  401cc8:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  401ccc:	2809      	cmp	r0, #9
  401cce:	460b      	mov	r3, r1
  401cd0:	f04f 0a00 	mov.w	sl, #0
  401cd4:	f63f adda 	bhi.w	40188c <_svfprintf_r+0xa8>
  401cd8:	f813 5b01 	ldrb.w	r5, [r3], #1
  401cdc:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
  401ce0:	eb00 0a4a 	add.w	sl, r0, sl, lsl #1
  401ce4:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  401ce8:	2809      	cmp	r0, #9
  401cea:	d9f5      	bls.n	401cd8 <_svfprintf_r+0x4f4>
  401cec:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  401cf0:	e5cc      	b.n	40188c <_svfprintf_r+0xa8>
  401cf2:	930a      	str	r3, [sp, #40]	; 0x28
  401cf4:	9b07      	ldr	r3, [sp, #28]
  401cf6:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  401cfa:	069b      	lsls	r3, r3, #26
  401cfc:	f140 80a1 	bpl.w	401e42 <_svfprintf_r+0x65e>
  401d00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401d02:	f103 0907 	add.w	r9, r3, #7
  401d06:	f029 0907 	bic.w	r9, r9, #7
  401d0a:	e9d9 2300 	ldrd	r2, r3, [r9]
  401d0e:	f109 0108 	add.w	r1, r9, #8
  401d12:	910e      	str	r1, [sp, #56]	; 0x38
  401d14:	4690      	mov	r8, r2
  401d16:	4699      	mov	r9, r3
  401d18:	2a00      	cmp	r2, #0
  401d1a:	f173 0300 	sbcs.w	r3, r3, #0
  401d1e:	f2c0 840b 	blt.w	402538 <_svfprintf_r+0xd54>
  401d22:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  401d26:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  401d2a:	2301      	movs	r3, #1
  401d2c:	e645      	b.n	4019ba <_svfprintf_r+0x1d6>
  401d2e:	930a      	str	r3, [sp, #40]	; 0x28
  401d30:	4b9b      	ldr	r3, [pc, #620]	; (401fa0 <_svfprintf_r+0x7bc>)
  401d32:	9316      	str	r3, [sp, #88]	; 0x58
  401d34:	9b07      	ldr	r3, [sp, #28]
  401d36:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  401d3a:	069b      	lsls	r3, r3, #26
  401d3c:	f140 80f3 	bpl.w	401f26 <_svfprintf_r+0x742>
  401d40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401d42:	f103 0907 	add.w	r9, r3, #7
  401d46:	f029 0307 	bic.w	r3, r9, #7
  401d4a:	e9d3 8900 	ldrd	r8, r9, [r3]
  401d4e:	f103 0208 	add.w	r2, r3, #8
  401d52:	920e      	str	r2, [sp, #56]	; 0x38
  401d54:	9b07      	ldr	r3, [sp, #28]
  401d56:	07d9      	lsls	r1, r3, #31
  401d58:	f140 80f5 	bpl.w	401f46 <_svfprintf_r+0x762>
  401d5c:	ea58 0309 	orrs.w	r3, r8, r9
  401d60:	f000 80f1 	beq.w	401f46 <_svfprintf_r+0x762>
  401d64:	9a07      	ldr	r2, [sp, #28]
  401d66:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  401d6a:	2330      	movs	r3, #48	; 0x30
  401d6c:	f042 0202 	orr.w	r2, r2, #2
  401d70:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  401d74:	9207      	str	r2, [sp, #28]
  401d76:	2302      	movs	r3, #2
  401d78:	e619      	b.n	4019ae <_svfprintf_r+0x1ca>
  401d7a:	781d      	ldrb	r5, [r3, #0]
  401d7c:	4619      	mov	r1, r3
  401d7e:	2a00      	cmp	r2, #0
  401d80:	f47f ad83 	bne.w	40188a <_svfprintf_r+0xa6>
  401d84:	2220      	movs	r2, #32
  401d86:	e580      	b.n	40188a <_svfprintf_r+0xa6>
  401d88:	9907      	ldr	r1, [sp, #28]
  401d8a:	f041 0120 	orr.w	r1, r1, #32
  401d8e:	9107      	str	r1, [sp, #28]
  401d90:	781d      	ldrb	r5, [r3, #0]
  401d92:	4619      	mov	r1, r3
  401d94:	e579      	b.n	40188a <_svfprintf_r+0xa6>
  401d96:	930a      	str	r3, [sp, #40]	; 0x28
  401d98:	9b07      	ldr	r3, [sp, #28]
  401d9a:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  401d9e:	069a      	lsls	r2, r3, #26
  401da0:	f140 84a1 	bpl.w	4026e6 <_svfprintf_r+0xf02>
  401da4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401da6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401da8:	ea4f 79e1 	mov.w	r9, r1, asr #31
  401dac:	6813      	ldr	r3, [r2, #0]
  401dae:	4608      	mov	r0, r1
  401db0:	4688      	mov	r8, r1
  401db2:	3204      	adds	r2, #4
  401db4:	4649      	mov	r1, r9
  401db6:	920e      	str	r2, [sp, #56]	; 0x38
  401db8:	e9c3 0100 	strd	r0, r1, [r3]
  401dbc:	e537      	b.n	40182e <_svfprintf_r+0x4a>
  401dbe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401dc0:	930a      	str	r3, [sp, #40]	; 0x28
  401dc2:	6813      	ldr	r3, [r2, #0]
  401dc4:	9310      	str	r3, [sp, #64]	; 0x40
  401dc6:	f04f 0b00 	mov.w	fp, #0
  401dca:	f88d b06f 	strb.w	fp, [sp, #111]	; 0x6f
  401dce:	f102 0904 	add.w	r9, r2, #4
  401dd2:	2b00      	cmp	r3, #0
  401dd4:	f000 863b 	beq.w	402a4e <_svfprintf_r+0x126a>
  401dd8:	f1ba 0f00 	cmp.w	sl, #0
  401ddc:	9810      	ldr	r0, [sp, #64]	; 0x40
  401dde:	f2c0 85e9 	blt.w	4029b4 <_svfprintf_r+0x11d0>
  401de2:	4659      	mov	r1, fp
  401de4:	4652      	mov	r2, sl
  401de6:	f003 fdd5 	bl	405994 <memchr>
  401dea:	2800      	cmp	r0, #0
  401dec:	f000 866c 	beq.w	402ac8 <_svfprintf_r+0x12e4>
  401df0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401df2:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  401df6:	1ac3      	subs	r3, r0, r3
  401df8:	930d      	str	r3, [sp, #52]	; 0x34
  401dfa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  401dfe:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  401e02:	9309      	str	r3, [sp, #36]	; 0x24
  401e04:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
  401e08:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  401e0c:	e60a      	b.n	401a24 <_svfprintf_r+0x240>
  401e0e:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  401e12:	2100      	movs	r1, #0
  401e14:	f813 5b01 	ldrb.w	r5, [r3], #1
  401e18:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  401e1c:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  401e20:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  401e24:	2809      	cmp	r0, #9
  401e26:	d9f5      	bls.n	401e14 <_svfprintf_r+0x630>
  401e28:	910c      	str	r1, [sp, #48]	; 0x30
  401e2a:	e52f      	b.n	40188c <_svfprintf_r+0xa8>
  401e2c:	930a      	str	r3, [sp, #40]	; 0x28
  401e2e:	9b07      	ldr	r3, [sp, #28]
  401e30:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  401e34:	f043 0310 	orr.w	r3, r3, #16
  401e38:	9307      	str	r3, [sp, #28]
  401e3a:	9b07      	ldr	r3, [sp, #28]
  401e3c:	069b      	lsls	r3, r3, #26
  401e3e:	f53f af5f 	bmi.w	401d00 <_svfprintf_r+0x51c>
  401e42:	9b07      	ldr	r3, [sp, #28]
  401e44:	06d8      	lsls	r0, r3, #27
  401e46:	f100 8368 	bmi.w	40251a <_svfprintf_r+0xd36>
  401e4a:	9b07      	ldr	r3, [sp, #28]
  401e4c:	0659      	lsls	r1, r3, #25
  401e4e:	f140 8364 	bpl.w	40251a <_svfprintf_r+0xd36>
  401e52:	990e      	ldr	r1, [sp, #56]	; 0x38
  401e54:	f9b1 8000 	ldrsh.w	r8, [r1]
  401e58:	3104      	adds	r1, #4
  401e5a:	ea4f 79e8 	mov.w	r9, r8, asr #31
  401e5e:	4642      	mov	r2, r8
  401e60:	464b      	mov	r3, r9
  401e62:	910e      	str	r1, [sp, #56]	; 0x38
  401e64:	e758      	b.n	401d18 <_svfprintf_r+0x534>
  401e66:	781d      	ldrb	r5, [r3, #0]
  401e68:	9907      	ldr	r1, [sp, #28]
  401e6a:	2d6c      	cmp	r5, #108	; 0x6c
  401e6c:	f000 84cb 	beq.w	402806 <_svfprintf_r+0x1022>
  401e70:	f041 0110 	orr.w	r1, r1, #16
  401e74:	9107      	str	r1, [sp, #28]
  401e76:	4619      	mov	r1, r3
  401e78:	e507      	b.n	40188a <_svfprintf_r+0xa6>
  401e7a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  401e7c:	6829      	ldr	r1, [r5, #0]
  401e7e:	910c      	str	r1, [sp, #48]	; 0x30
  401e80:	4608      	mov	r0, r1
  401e82:	2800      	cmp	r0, #0
  401e84:	4629      	mov	r1, r5
  401e86:	f101 0104 	add.w	r1, r1, #4
  401e8a:	f2c0 84b5 	blt.w	4027f8 <_svfprintf_r+0x1014>
  401e8e:	910e      	str	r1, [sp, #56]	; 0x38
  401e90:	781d      	ldrb	r5, [r3, #0]
  401e92:	4619      	mov	r1, r3
  401e94:	e4f9      	b.n	40188a <_svfprintf_r+0xa6>
  401e96:	9907      	ldr	r1, [sp, #28]
  401e98:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  401e9c:	9107      	str	r1, [sp, #28]
  401e9e:	781d      	ldrb	r5, [r3, #0]
  401ea0:	4619      	mov	r1, r3
  401ea2:	e4f2      	b.n	40188a <_svfprintf_r+0xa6>
  401ea4:	930a      	str	r3, [sp, #40]	; 0x28
  401ea6:	9b07      	ldr	r3, [sp, #28]
  401ea8:	f043 0310 	orr.w	r3, r3, #16
  401eac:	9307      	str	r3, [sp, #28]
  401eae:	9b07      	ldr	r3, [sp, #28]
  401eb0:	f013 0320 	ands.w	r3, r3, #32
  401eb4:	f47f aef2 	bne.w	401c9c <_svfprintf_r+0x4b8>
  401eb8:	9a07      	ldr	r2, [sp, #28]
  401eba:	f012 0210 	ands.w	r2, r2, #16
  401ebe:	f040 8319 	bne.w	4024f4 <_svfprintf_r+0xd10>
  401ec2:	9b07      	ldr	r3, [sp, #28]
  401ec4:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  401ec8:	f000 8314 	beq.w	4024f4 <_svfprintf_r+0xd10>
  401ecc:	990e      	ldr	r1, [sp, #56]	; 0x38
  401ece:	4613      	mov	r3, r2
  401ed0:	460a      	mov	r2, r1
  401ed2:	3204      	adds	r2, #4
  401ed4:	f8b1 8000 	ldrh.w	r8, [r1]
  401ed8:	920e      	str	r2, [sp, #56]	; 0x38
  401eda:	f04f 0900 	mov.w	r9, #0
  401ede:	e566      	b.n	4019ae <_svfprintf_r+0x1ca>
  401ee0:	930a      	str	r3, [sp, #40]	; 0x28
  401ee2:	9b07      	ldr	r3, [sp, #28]
  401ee4:	f043 0310 	orr.w	r3, r3, #16
  401ee8:	9307      	str	r3, [sp, #28]
  401eea:	9b07      	ldr	r3, [sp, #28]
  401eec:	0698      	lsls	r0, r3, #26
  401eee:	f53f ad53 	bmi.w	401998 <_svfprintf_r+0x1b4>
  401ef2:	9b07      	ldr	r3, [sp, #28]
  401ef4:	06d9      	lsls	r1, r3, #27
  401ef6:	f100 8306 	bmi.w	402506 <_svfprintf_r+0xd22>
  401efa:	9b07      	ldr	r3, [sp, #28]
  401efc:	065a      	lsls	r2, r3, #25
  401efe:	f140 8302 	bpl.w	402506 <_svfprintf_r+0xd22>
  401f02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401f04:	f8b2 8000 	ldrh.w	r8, [r2]
  401f08:	3204      	adds	r2, #4
  401f0a:	f04f 0900 	mov.w	r9, #0
  401f0e:	2301      	movs	r3, #1
  401f10:	920e      	str	r2, [sp, #56]	; 0x38
  401f12:	e54c      	b.n	4019ae <_svfprintf_r+0x1ca>
  401f14:	930a      	str	r3, [sp, #40]	; 0x28
  401f16:	4b23      	ldr	r3, [pc, #140]	; (401fa4 <_svfprintf_r+0x7c0>)
  401f18:	9316      	str	r3, [sp, #88]	; 0x58
  401f1a:	9b07      	ldr	r3, [sp, #28]
  401f1c:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  401f20:	069b      	lsls	r3, r3, #26
  401f22:	f53f af0d 	bmi.w	401d40 <_svfprintf_r+0x55c>
  401f26:	9b07      	ldr	r3, [sp, #28]
  401f28:	06d8      	lsls	r0, r3, #27
  401f2a:	f140 83cd 	bpl.w	4026c8 <_svfprintf_r+0xee4>
  401f2e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401f30:	4613      	mov	r3, r2
  401f32:	681b      	ldr	r3, [r3, #0]
  401f34:	4698      	mov	r8, r3
  401f36:	9b07      	ldr	r3, [sp, #28]
  401f38:	3204      	adds	r2, #4
  401f3a:	07d9      	lsls	r1, r3, #31
  401f3c:	920e      	str	r2, [sp, #56]	; 0x38
  401f3e:	f04f 0900 	mov.w	r9, #0
  401f42:	f53f af0b 	bmi.w	401d5c <_svfprintf_r+0x578>
  401f46:	2302      	movs	r3, #2
  401f48:	e531      	b.n	4019ae <_svfprintf_r+0x1ca>
  401f4a:	990e      	ldr	r1, [sp, #56]	; 0x38
  401f4c:	930a      	str	r3, [sp, #40]	; 0x28
  401f4e:	680a      	ldr	r2, [r1, #0]
  401f50:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  401f54:	2300      	movs	r3, #0
  401f56:	2201      	movs	r2, #1
  401f58:	3104      	adds	r1, #4
  401f5a:	469c      	mov	ip, r3
  401f5c:	9209      	str	r2, [sp, #36]	; 0x24
  401f5e:	910e      	str	r1, [sp, #56]	; 0x38
  401f60:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  401f64:	ab26      	add	r3, sp, #152	; 0x98
  401f66:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  401f6a:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  401f6e:	920d      	str	r2, [sp, #52]	; 0x34
  401f70:	9310      	str	r3, [sp, #64]	; 0x40
  401f72:	e55d      	b.n	401a30 <_svfprintf_r+0x24c>
  401f74:	9907      	ldr	r1, [sp, #28]
  401f76:	f041 0108 	orr.w	r1, r1, #8
  401f7a:	9107      	str	r1, [sp, #28]
  401f7c:	781d      	ldrb	r5, [r3, #0]
  401f7e:	4619      	mov	r1, r3
  401f80:	e483      	b.n	40188a <_svfprintf_r+0xa6>
  401f82:	9907      	ldr	r1, [sp, #28]
  401f84:	f041 0101 	orr.w	r1, r1, #1
  401f88:	9107      	str	r1, [sp, #28]
  401f8a:	781d      	ldrb	r5, [r3, #0]
  401f8c:	4619      	mov	r1, r3
  401f8e:	e47c      	b.n	40188a <_svfprintf_r+0xa6>
  401f90:	9907      	ldr	r1, [sp, #28]
  401f92:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  401f96:	9107      	str	r1, [sp, #28]
  401f98:	781d      	ldrb	r5, [r3, #0]
  401f9a:	4619      	mov	r1, r3
  401f9c:	e475      	b.n	40188a <_svfprintf_r+0xa6>
  401f9e:	bf00      	nop
  401fa0:	0040836c 	.word	0x0040836c
  401fa4:	00408358 	.word	0x00408358
  401fa8:	00408338 	.word	0x00408338
  401fac:	00408328 	.word	0x00408328
  401fb0:	930a      	str	r3, [sp, #40]	; 0x28
  401fb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401fb4:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  401fb8:	f103 0907 	add.w	r9, r3, #7
  401fbc:	f029 0307 	bic.w	r3, r9, #7
  401fc0:	f103 0208 	add.w	r2, r3, #8
  401fc4:	920e      	str	r2, [sp, #56]	; 0x38
  401fc6:	681a      	ldr	r2, [r3, #0]
  401fc8:	9214      	str	r2, [sp, #80]	; 0x50
  401fca:	685b      	ldr	r3, [r3, #4]
  401fcc:	9315      	str	r3, [sp, #84]	; 0x54
  401fce:	9915      	ldr	r1, [sp, #84]	; 0x54
  401fd0:	9814      	ldr	r0, [sp, #80]	; 0x50
  401fd2:	f004 fb15 	bl	406600 <__fpclassifyd>
  401fd6:	2801      	cmp	r0, #1
  401fd8:	46d3      	mov	fp, sl
  401fda:	9814      	ldr	r0, [sp, #80]	; 0x50
  401fdc:	9915      	ldr	r1, [sp, #84]	; 0x54
  401fde:	f040 8359 	bne.w	402694 <_svfprintf_r+0xeb0>
  401fe2:	2200      	movs	r2, #0
  401fe4:	2300      	movs	r3, #0
  401fe6:	f005 f9fb 	bl	4073e0 <__aeabi_dcmplt>
  401fea:	2800      	cmp	r0, #0
  401fec:	f040 8564 	bne.w	402ab8 <_svfprintf_r+0x12d4>
  401ff0:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  401ff4:	9b07      	ldr	r3, [sp, #28]
  401ff6:	4abe      	ldr	r2, [pc, #760]	; (4022f0 <_svfprintf_r+0xb0c>)
  401ff8:	f8df e300 	ldr.w	lr, [pc, #768]	; 4022fc <_svfprintf_r+0xb18>
  401ffc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402000:	9307      	str	r3, [sp, #28]
  402002:	4613      	mov	r3, r2
  402004:	2103      	movs	r1, #3
  402006:	2000      	movs	r0, #0
  402008:	2d47      	cmp	r5, #71	; 0x47
  40200a:	bfd8      	it	le
  40200c:	4673      	movle	r3, lr
  40200e:	9109      	str	r1, [sp, #36]	; 0x24
  402010:	9011      	str	r0, [sp, #68]	; 0x44
  402012:	9310      	str	r3, [sp, #64]	; 0x40
  402014:	910d      	str	r1, [sp, #52]	; 0x34
  402016:	9012      	str	r0, [sp, #72]	; 0x48
  402018:	e504      	b.n	401a24 <_svfprintf_r+0x240>
  40201a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40201c:	9907      	ldr	r1, [sp, #28]
  40201e:	930a      	str	r3, [sp, #40]	; 0x28
  402020:	2230      	movs	r2, #48	; 0x30
  402022:	6803      	ldr	r3, [r0, #0]
  402024:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  402028:	4602      	mov	r2, r0
  40202a:	2578      	movs	r5, #120	; 0x78
  40202c:	f041 0102 	orr.w	r1, r1, #2
  402030:	3204      	adds	r2, #4
  402032:	4698      	mov	r8, r3
  402034:	4baf      	ldr	r3, [pc, #700]	; (4022f4 <_svfprintf_r+0xb10>)
  402036:	9316      	str	r3, [sp, #88]	; 0x58
  402038:	9107      	str	r1, [sp, #28]
  40203a:	920e      	str	r2, [sp, #56]	; 0x38
  40203c:	f04f 0900 	mov.w	r9, #0
  402040:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  402044:	2302      	movs	r3, #2
  402046:	e4b2      	b.n	4019ae <_svfprintf_r+0x1ca>
  402048:	930a      	str	r3, [sp, #40]	; 0x28
  40204a:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40204e:	2d00      	cmp	r5, #0
  402050:	f000 83c6 	beq.w	4027e0 <_svfprintf_r+0xffc>
  402054:	2300      	movs	r3, #0
  402056:	2201      	movs	r2, #1
  402058:	469c      	mov	ip, r3
  40205a:	9209      	str	r2, [sp, #36]	; 0x24
  40205c:	f88d 5098 	strb.w	r5, [sp, #152]	; 0x98
  402060:	e77e      	b.n	401f60 <_svfprintf_r+0x77c>
  402062:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402066:	e539      	b.n	401adc <_svfprintf_r+0x2f8>
  402068:	2b01      	cmp	r3, #1
  40206a:	f47f acb8 	bne.w	4019de <_svfprintf_r+0x1fa>
  40206e:	f1b9 0f00 	cmp.w	r9, #0
  402072:	bf08      	it	eq
  402074:	f1b8 0f0a 	cmpeq.w	r8, #10
  402078:	f080 821c 	bcs.w	4024b4 <_svfprintf_r+0xcd0>
  40207c:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  402080:	f108 0830 	add.w	r8, r8, #48	; 0x30
  402084:	f80b 8d41 	strb.w	r8, [fp, #-65]!
  402088:	ebcb 0307 	rsb	r3, fp, r7
  40208c:	930d      	str	r3, [sp, #52]	; 0x34
  40208e:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  402092:	e4bf      	b.n	401a14 <_svfprintf_r+0x230>
  402094:	2d65      	cmp	r5, #101	; 0x65
  402096:	f340 80a0 	ble.w	4021da <_svfprintf_r+0x9f6>
  40209a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40209c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40209e:	2200      	movs	r2, #0
  4020a0:	2300      	movs	r3, #0
  4020a2:	f005 f993 	bl	4073cc <__aeabi_dcmpeq>
  4020a6:	2800      	cmp	r0, #0
  4020a8:	f000 8145 	beq.w	402336 <_svfprintf_r+0xb52>
  4020ac:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4020ae:	4a92      	ldr	r2, [pc, #584]	; (4022f8 <_svfprintf_r+0xb14>)
  4020b0:	6022      	str	r2, [r4, #0]
  4020b2:	3301      	adds	r3, #1
  4020b4:	f10b 0b01 	add.w	fp, fp, #1
  4020b8:	2201      	movs	r2, #1
  4020ba:	2b07      	cmp	r3, #7
  4020bc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4020c0:	9324      	str	r3, [sp, #144]	; 0x90
  4020c2:	6062      	str	r2, [r4, #4]
  4020c4:	f300 8334 	bgt.w	402730 <_svfprintf_r+0xf4c>
  4020c8:	3408      	adds	r4, #8
  4020ca:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4020cc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4020ce:	4293      	cmp	r3, r2
  4020d0:	db03      	blt.n	4020da <_svfprintf_r+0x8f6>
  4020d2:	9b07      	ldr	r3, [sp, #28]
  4020d4:	07da      	lsls	r2, r3, #31
  4020d6:	f57f ad7f 	bpl.w	401bd8 <_svfprintf_r+0x3f4>
  4020da:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4020dc:	9918      	ldr	r1, [sp, #96]	; 0x60
  4020de:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  4020e0:	6022      	str	r2, [r4, #0]
  4020e2:	3301      	adds	r3, #1
  4020e4:	448b      	add	fp, r1
  4020e6:	2b07      	cmp	r3, #7
  4020e8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4020ec:	6061      	str	r1, [r4, #4]
  4020ee:	9324      	str	r3, [sp, #144]	; 0x90
  4020f0:	f300 8390 	bgt.w	402814 <_svfprintf_r+0x1030>
  4020f4:	3408      	adds	r4, #8
  4020f6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4020f8:	1e5d      	subs	r5, r3, #1
  4020fa:	2d00      	cmp	r5, #0
  4020fc:	f77f ad6c 	ble.w	401bd8 <_svfprintf_r+0x3f4>
  402100:	2d10      	cmp	r5, #16
  402102:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402104:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 402300 <_svfprintf_r+0xb1c>
  402108:	f340 81ba 	ble.w	402480 <_svfprintf_r+0xc9c>
  40210c:	f04f 0810 	mov.w	r8, #16
  402110:	465a      	mov	r2, fp
  402112:	f8dd a020 	ldr.w	sl, [sp, #32]
  402116:	e004      	b.n	402122 <_svfprintf_r+0x93e>
  402118:	3408      	adds	r4, #8
  40211a:	3d10      	subs	r5, #16
  40211c:	2d10      	cmp	r5, #16
  40211e:	f340 81ae 	ble.w	40247e <_svfprintf_r+0xc9a>
  402122:	3301      	adds	r3, #1
  402124:	3210      	adds	r2, #16
  402126:	2b07      	cmp	r3, #7
  402128:	9225      	str	r2, [sp, #148]	; 0x94
  40212a:	9324      	str	r3, [sp, #144]	; 0x90
  40212c:	f8c4 9000 	str.w	r9, [r4]
  402130:	f8c4 8004 	str.w	r8, [r4, #4]
  402134:	ddf0      	ble.n	402118 <_svfprintf_r+0x934>
  402136:	4650      	mov	r0, sl
  402138:	4631      	mov	r1, r6
  40213a:	aa23      	add	r2, sp, #140	; 0x8c
  40213c:	f004 fae0 	bl	406700 <__ssprint_r>
  402140:	2800      	cmp	r0, #0
  402142:	f47f ac15 	bne.w	401970 <_svfprintf_r+0x18c>
  402146:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402148:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40214a:	463c      	mov	r4, r7
  40214c:	e7e5      	b.n	40211a <_svfprintf_r+0x936>
  40214e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402150:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402152:	ebc2 0a03 	rsb	sl, r2, r3
  402156:	f1ba 0f00 	cmp.w	sl, #0
  40215a:	f77f ace7 	ble.w	401b2c <_svfprintf_r+0x348>
  40215e:	f1ba 0f10 	cmp.w	sl, #16
  402162:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402164:	f8df 9198 	ldr.w	r9, [pc, #408]	; 402300 <_svfprintf_r+0xb1c>
  402168:	dd2b      	ble.n	4021c2 <_svfprintf_r+0x9de>
  40216a:	4649      	mov	r1, r9
  40216c:	465b      	mov	r3, fp
  40216e:	46a9      	mov	r9, r5
  402170:	f04f 0810 	mov.w	r8, #16
  402174:	f8dd b020 	ldr.w	fp, [sp, #32]
  402178:	460d      	mov	r5, r1
  40217a:	e006      	b.n	40218a <_svfprintf_r+0x9a6>
  40217c:	f1aa 0a10 	sub.w	sl, sl, #16
  402180:	f1ba 0f10 	cmp.w	sl, #16
  402184:	f104 0408 	add.w	r4, r4, #8
  402188:	dd17      	ble.n	4021ba <_svfprintf_r+0x9d6>
  40218a:	3201      	adds	r2, #1
  40218c:	3310      	adds	r3, #16
  40218e:	2a07      	cmp	r2, #7
  402190:	9325      	str	r3, [sp, #148]	; 0x94
  402192:	9224      	str	r2, [sp, #144]	; 0x90
  402194:	e884 0120 	stmia.w	r4, {r5, r8}
  402198:	ddf0      	ble.n	40217c <_svfprintf_r+0x998>
  40219a:	4658      	mov	r0, fp
  40219c:	4631      	mov	r1, r6
  40219e:	aa23      	add	r2, sp, #140	; 0x8c
  4021a0:	f004 faae 	bl	406700 <__ssprint_r>
  4021a4:	2800      	cmp	r0, #0
  4021a6:	f47f abe3 	bne.w	401970 <_svfprintf_r+0x18c>
  4021aa:	f1aa 0a10 	sub.w	sl, sl, #16
  4021ae:	f1ba 0f10 	cmp.w	sl, #16
  4021b2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4021b4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4021b6:	463c      	mov	r4, r7
  4021b8:	dce7      	bgt.n	40218a <_svfprintf_r+0x9a6>
  4021ba:	469b      	mov	fp, r3
  4021bc:	462b      	mov	r3, r5
  4021be:	464d      	mov	r5, r9
  4021c0:	4699      	mov	r9, r3
  4021c2:	3201      	adds	r2, #1
  4021c4:	44d3      	add	fp, sl
  4021c6:	2a07      	cmp	r2, #7
  4021c8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4021cc:	9224      	str	r2, [sp, #144]	; 0x90
  4021ce:	e884 0600 	stmia.w	r4, {r9, sl}
  4021d2:	f300 8252 	bgt.w	40267a <_svfprintf_r+0xe96>
  4021d6:	3408      	adds	r4, #8
  4021d8:	e4a8      	b.n	401b2c <_svfprintf_r+0x348>
  4021da:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4021dc:	9d24      	ldr	r5, [sp, #144]	; 0x90
  4021de:	2b01      	cmp	r3, #1
  4021e0:	f340 8220 	ble.w	402624 <_svfprintf_r+0xe40>
  4021e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4021e6:	6023      	str	r3, [r4, #0]
  4021e8:	3501      	adds	r5, #1
  4021ea:	f10b 0301 	add.w	r3, fp, #1
  4021ee:	2201      	movs	r2, #1
  4021f0:	2d07      	cmp	r5, #7
  4021f2:	9325      	str	r3, [sp, #148]	; 0x94
  4021f4:	9524      	str	r5, [sp, #144]	; 0x90
  4021f6:	6062      	str	r2, [r4, #4]
  4021f8:	f300 8226 	bgt.w	402648 <_svfprintf_r+0xe64>
  4021fc:	3408      	adds	r4, #8
  4021fe:	9918      	ldr	r1, [sp, #96]	; 0x60
  402200:	6061      	str	r1, [r4, #4]
  402202:	3501      	adds	r5, #1
  402204:	eb03 0b01 	add.w	fp, r3, r1
  402208:	2d07      	cmp	r5, #7
  40220a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40220c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402210:	9524      	str	r5, [sp, #144]	; 0x90
  402212:	6023      	str	r3, [r4, #0]
  402214:	f300 8224 	bgt.w	402660 <_svfprintf_r+0xe7c>
  402218:	3408      	adds	r4, #8
  40221a:	2300      	movs	r3, #0
  40221c:	9814      	ldr	r0, [sp, #80]	; 0x50
  40221e:	9915      	ldr	r1, [sp, #84]	; 0x54
  402220:	2200      	movs	r2, #0
  402222:	f005 f8d3 	bl	4073cc <__aeabi_dcmpeq>
  402226:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402228:	2800      	cmp	r0, #0
  40222a:	f040 80de 	bne.w	4023ea <_svfprintf_r+0xc06>
  40222e:	9a10      	ldr	r2, [sp, #64]	; 0x40
  402230:	3b01      	subs	r3, #1
  402232:	3501      	adds	r5, #1
  402234:	3201      	adds	r2, #1
  402236:	449b      	add	fp, r3
  402238:	2d07      	cmp	r5, #7
  40223a:	9524      	str	r5, [sp, #144]	; 0x90
  40223c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402240:	6022      	str	r2, [r4, #0]
  402242:	6063      	str	r3, [r4, #4]
  402244:	f300 810e 	bgt.w	402464 <_svfprintf_r+0xc80>
  402248:	3408      	adds	r4, #8
  40224a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40224c:	6062      	str	r2, [r4, #4]
  40224e:	3501      	adds	r5, #1
  402250:	4493      	add	fp, r2
  402252:	ab1f      	add	r3, sp, #124	; 0x7c
  402254:	2d07      	cmp	r5, #7
  402256:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40225a:	9524      	str	r5, [sp, #144]	; 0x90
  40225c:	6023      	str	r3, [r4, #0]
  40225e:	f77f acba 	ble.w	401bd6 <_svfprintf_r+0x3f2>
  402262:	9808      	ldr	r0, [sp, #32]
  402264:	4631      	mov	r1, r6
  402266:	aa23      	add	r2, sp, #140	; 0x8c
  402268:	f004 fa4a 	bl	406700 <__ssprint_r>
  40226c:	2800      	cmp	r0, #0
  40226e:	f47f ab7f 	bne.w	401970 <_svfprintf_r+0x18c>
  402272:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402276:	463c      	mov	r4, r7
  402278:	e4ae      	b.n	401bd8 <_svfprintf_r+0x3f4>
  40227a:	2b00      	cmp	r3, #0
  40227c:	d132      	bne.n	4022e4 <_svfprintf_r+0xb00>
  40227e:	9b07      	ldr	r3, [sp, #28]
  402280:	07d8      	lsls	r0, r3, #31
  402282:	d52f      	bpl.n	4022e4 <_svfprintf_r+0xb00>
  402284:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  402288:	2330      	movs	r3, #48	; 0x30
  40228a:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  40228e:	ebcb 0307 	rsb	r3, fp, r7
  402292:	930d      	str	r3, [sp, #52]	; 0x34
  402294:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  402298:	f7ff bbbc 	b.w	401a14 <_svfprintf_r+0x230>
  40229c:	9808      	ldr	r0, [sp, #32]
  40229e:	4631      	mov	r1, r6
  4022a0:	aa23      	add	r2, sp, #140	; 0x8c
  4022a2:	f004 fa2d 	bl	406700 <__ssprint_r>
  4022a6:	2800      	cmp	r0, #0
  4022a8:	f47f ab62 	bne.w	401970 <_svfprintf_r+0x18c>
  4022ac:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4022b0:	463c      	mov	r4, r7
  4022b2:	e47f      	b.n	401bb4 <_svfprintf_r+0x3d0>
  4022b4:	9808      	ldr	r0, [sp, #32]
  4022b6:	4631      	mov	r1, r6
  4022b8:	aa23      	add	r2, sp, #140	; 0x8c
  4022ba:	f004 fa21 	bl	406700 <__ssprint_r>
  4022be:	2800      	cmp	r0, #0
  4022c0:	f47f ab56 	bne.w	401970 <_svfprintf_r+0x18c>
  4022c4:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4022c8:	463c      	mov	r4, r7
  4022ca:	e41a      	b.n	401b02 <_svfprintf_r+0x31e>
  4022cc:	9808      	ldr	r0, [sp, #32]
  4022ce:	4631      	mov	r1, r6
  4022d0:	aa23      	add	r2, sp, #140	; 0x8c
  4022d2:	f004 fa15 	bl	406700 <__ssprint_r>
  4022d6:	2800      	cmp	r0, #0
  4022d8:	f47f ab4a 	bne.w	401970 <_svfprintf_r+0x18c>
  4022dc:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4022e0:	463c      	mov	r4, r7
  4022e2:	e41f      	b.n	401b24 <_svfprintf_r+0x340>
  4022e4:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  4022e8:	9710      	str	r7, [sp, #64]	; 0x40
  4022ea:	f7ff bb93 	b.w	401a14 <_svfprintf_r+0x230>
  4022ee:	bf00      	nop
  4022f0:	0040834c 	.word	0x0040834c
  4022f4:	0040836c 	.word	0x0040836c
  4022f8:	00408388 	.word	0x00408388
  4022fc:	00408348 	.word	0x00408348
  402300:	00408328 	.word	0x00408328
  402304:	9816      	ldr	r0, [sp, #88]	; 0x58
  402306:	46bb      	mov	fp, r7
  402308:	ea4f 1318 	mov.w	r3, r8, lsr #4
  40230c:	f008 010f 	and.w	r1, r8, #15
  402310:	ea43 7309 	orr.w	r3, r3, r9, lsl #28
  402314:	ea4f 1219 	mov.w	r2, r9, lsr #4
  402318:	4698      	mov	r8, r3
  40231a:	4691      	mov	r9, r2
  40231c:	5c43      	ldrb	r3, [r0, r1]
  40231e:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  402322:	ea58 0309 	orrs.w	r3, r8, r9
  402326:	d1ef      	bne.n	402308 <_svfprintf_r+0xb24>
  402328:	465b      	mov	r3, fp
  40232a:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  40232e:	1afb      	subs	r3, r7, r3
  402330:	930d      	str	r3, [sp, #52]	; 0x34
  402332:	f7ff bb6f 	b.w	401a14 <_svfprintf_r+0x230>
  402336:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402338:	2d00      	cmp	r5, #0
  40233a:	f340 8205 	ble.w	402748 <_svfprintf_r+0xf64>
  40233e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402340:	9912      	ldr	r1, [sp, #72]	; 0x48
  402342:	428a      	cmp	r2, r1
  402344:	4613      	mov	r3, r2
  402346:	bfa8      	it	ge
  402348:	460b      	movge	r3, r1
  40234a:	461d      	mov	r5, r3
  40234c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40234e:	2d00      	cmp	r5, #0
  402350:	eb01 0a02 	add.w	sl, r1, r2
  402354:	dd0b      	ble.n	40236e <_svfprintf_r+0xb8a>
  402356:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402358:	6021      	str	r1, [r4, #0]
  40235a:	3301      	adds	r3, #1
  40235c:	44ab      	add	fp, r5
  40235e:	2b07      	cmp	r3, #7
  402360:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402364:	6065      	str	r5, [r4, #4]
  402366:	9324      	str	r3, [sp, #144]	; 0x90
  402368:	f300 834d 	bgt.w	402a06 <_svfprintf_r+0x1222>
  40236c:	3408      	adds	r4, #8
  40236e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402370:	2d00      	cmp	r5, #0
  402372:	bfa8      	it	ge
  402374:	1b5b      	subge	r3, r3, r5
  402376:	2b00      	cmp	r3, #0
  402378:	461d      	mov	r5, r3
  40237a:	f340 80f5 	ble.w	402568 <_svfprintf_r+0xd84>
  40237e:	2d10      	cmp	r5, #16
  402380:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402382:	f8df 95f4 	ldr.w	r9, [pc, #1524]	; 402978 <_svfprintf_r+0x1194>
  402386:	f340 81c6 	ble.w	402716 <_svfprintf_r+0xf32>
  40238a:	465a      	mov	r2, fp
  40238c:	f04f 0810 	mov.w	r8, #16
  402390:	f8dd b020 	ldr.w	fp, [sp, #32]
  402394:	e004      	b.n	4023a0 <_svfprintf_r+0xbbc>
  402396:	3408      	adds	r4, #8
  402398:	3d10      	subs	r5, #16
  40239a:	2d10      	cmp	r5, #16
  40239c:	f340 81ba 	ble.w	402714 <_svfprintf_r+0xf30>
  4023a0:	3301      	adds	r3, #1
  4023a2:	3210      	adds	r2, #16
  4023a4:	2b07      	cmp	r3, #7
  4023a6:	9225      	str	r2, [sp, #148]	; 0x94
  4023a8:	9324      	str	r3, [sp, #144]	; 0x90
  4023aa:	f8c4 9000 	str.w	r9, [r4]
  4023ae:	f8c4 8004 	str.w	r8, [r4, #4]
  4023b2:	ddf0      	ble.n	402396 <_svfprintf_r+0xbb2>
  4023b4:	4658      	mov	r0, fp
  4023b6:	4631      	mov	r1, r6
  4023b8:	aa23      	add	r2, sp, #140	; 0x8c
  4023ba:	f004 f9a1 	bl	406700 <__ssprint_r>
  4023be:	2800      	cmp	r0, #0
  4023c0:	f47f aad6 	bne.w	401970 <_svfprintf_r+0x18c>
  4023c4:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4023c6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4023c8:	463c      	mov	r4, r7
  4023ca:	e7e5      	b.n	402398 <_svfprintf_r+0xbb4>
  4023cc:	9808      	ldr	r0, [sp, #32]
  4023ce:	4631      	mov	r1, r6
  4023d0:	aa23      	add	r2, sp, #140	; 0x8c
  4023d2:	f004 f995 	bl	406700 <__ssprint_r>
  4023d6:	2800      	cmp	r0, #0
  4023d8:	f47f aaca 	bne.w	401970 <_svfprintf_r+0x18c>
  4023dc:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  4023e0:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4023e4:	463c      	mov	r4, r7
  4023e6:	f7ff bb79 	b.w	401adc <_svfprintf_r+0x2f8>
  4023ea:	f103 38ff 	add.w	r8, r3, #4294967295
  4023ee:	f1b8 0f00 	cmp.w	r8, #0
  4023f2:	f77f af2a 	ble.w	40224a <_svfprintf_r+0xa66>
  4023f6:	f1b8 0f10 	cmp.w	r8, #16
  4023fa:	f8df 957c 	ldr.w	r9, [pc, #1404]	; 402978 <_svfprintf_r+0x1194>
  4023fe:	dd25      	ble.n	40244c <_svfprintf_r+0xc68>
  402400:	465b      	mov	r3, fp
  402402:	f04f 0a10 	mov.w	sl, #16
  402406:	f8dd b020 	ldr.w	fp, [sp, #32]
  40240a:	e006      	b.n	40241a <_svfprintf_r+0xc36>
  40240c:	f1a8 0810 	sub.w	r8, r8, #16
  402410:	f1b8 0f10 	cmp.w	r8, #16
  402414:	f104 0408 	add.w	r4, r4, #8
  402418:	dd17      	ble.n	40244a <_svfprintf_r+0xc66>
  40241a:	3501      	adds	r5, #1
  40241c:	3310      	adds	r3, #16
  40241e:	2d07      	cmp	r5, #7
  402420:	9325      	str	r3, [sp, #148]	; 0x94
  402422:	9524      	str	r5, [sp, #144]	; 0x90
  402424:	e884 0600 	stmia.w	r4, {r9, sl}
  402428:	ddf0      	ble.n	40240c <_svfprintf_r+0xc28>
  40242a:	4658      	mov	r0, fp
  40242c:	4631      	mov	r1, r6
  40242e:	aa23      	add	r2, sp, #140	; 0x8c
  402430:	f004 f966 	bl	406700 <__ssprint_r>
  402434:	2800      	cmp	r0, #0
  402436:	f47f aa9b 	bne.w	401970 <_svfprintf_r+0x18c>
  40243a:	f1a8 0810 	sub.w	r8, r8, #16
  40243e:	f1b8 0f10 	cmp.w	r8, #16
  402442:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402444:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402446:	463c      	mov	r4, r7
  402448:	dce7      	bgt.n	40241a <_svfprintf_r+0xc36>
  40244a:	469b      	mov	fp, r3
  40244c:	3501      	adds	r5, #1
  40244e:	44c3      	add	fp, r8
  402450:	2d07      	cmp	r5, #7
  402452:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402456:	9524      	str	r5, [sp, #144]	; 0x90
  402458:	f8c4 9000 	str.w	r9, [r4]
  40245c:	f8c4 8004 	str.w	r8, [r4, #4]
  402460:	f77f aef2 	ble.w	402248 <_svfprintf_r+0xa64>
  402464:	9808      	ldr	r0, [sp, #32]
  402466:	4631      	mov	r1, r6
  402468:	aa23      	add	r2, sp, #140	; 0x8c
  40246a:	f004 f949 	bl	406700 <__ssprint_r>
  40246e:	2800      	cmp	r0, #0
  402470:	f47f aa7e 	bne.w	401970 <_svfprintf_r+0x18c>
  402474:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402478:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40247a:	463c      	mov	r4, r7
  40247c:	e6e5      	b.n	40224a <_svfprintf_r+0xa66>
  40247e:	4693      	mov	fp, r2
  402480:	3301      	adds	r3, #1
  402482:	44ab      	add	fp, r5
  402484:	2b07      	cmp	r3, #7
  402486:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40248a:	9324      	str	r3, [sp, #144]	; 0x90
  40248c:	f8c4 9000 	str.w	r9, [r4]
  402490:	6065      	str	r5, [r4, #4]
  402492:	f77f aba0 	ble.w	401bd6 <_svfprintf_r+0x3f2>
  402496:	e6e4      	b.n	402262 <_svfprintf_r+0xa7e>
  402498:	2b30      	cmp	r3, #48	; 0x30
  40249a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40249c:	f43f af47 	beq.w	40232e <_svfprintf_r+0xb4a>
  4024a0:	3b01      	subs	r3, #1
  4024a2:	461a      	mov	r2, r3
  4024a4:	9310      	str	r3, [sp, #64]	; 0x40
  4024a6:	1aba      	subs	r2, r7, r2
  4024a8:	2330      	movs	r3, #48	; 0x30
  4024aa:	920d      	str	r2, [sp, #52]	; 0x34
  4024ac:	f801 3c01 	strb.w	r3, [r1, #-1]
  4024b0:	f7ff bab0 	b.w	401a14 <_svfprintf_r+0x230>
  4024b4:	46bb      	mov	fp, r7
  4024b6:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4024ba:	4640      	mov	r0, r8
  4024bc:	4649      	mov	r1, r9
  4024be:	220a      	movs	r2, #10
  4024c0:	2300      	movs	r3, #0
  4024c2:	f004 ffdd 	bl	407480 <__aeabi_uldivmod>
  4024c6:	3230      	adds	r2, #48	; 0x30
  4024c8:	4640      	mov	r0, r8
  4024ca:	4649      	mov	r1, r9
  4024cc:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  4024d0:	2300      	movs	r3, #0
  4024d2:	220a      	movs	r2, #10
  4024d4:	f004 ffd4 	bl	407480 <__aeabi_uldivmod>
  4024d8:	4680      	mov	r8, r0
  4024da:	4689      	mov	r9, r1
  4024dc:	ea58 0309 	orrs.w	r3, r8, r9
  4024e0:	d1eb      	bne.n	4024ba <_svfprintf_r+0xcd6>
  4024e2:	465b      	mov	r3, fp
  4024e4:	1afb      	subs	r3, r7, r3
  4024e6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4024ea:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  4024ee:	930d      	str	r3, [sp, #52]	; 0x34
  4024f0:	f7ff ba90 	b.w	401a14 <_svfprintf_r+0x230>
  4024f4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4024f6:	680a      	ldr	r2, [r1, #0]
  4024f8:	3104      	adds	r1, #4
  4024fa:	910e      	str	r1, [sp, #56]	; 0x38
  4024fc:	4690      	mov	r8, r2
  4024fe:	f04f 0900 	mov.w	r9, #0
  402502:	f7ff ba54 	b.w	4019ae <_svfprintf_r+0x1ca>
  402506:	990e      	ldr	r1, [sp, #56]	; 0x38
  402508:	680a      	ldr	r2, [r1, #0]
  40250a:	3104      	adds	r1, #4
  40250c:	2301      	movs	r3, #1
  40250e:	910e      	str	r1, [sp, #56]	; 0x38
  402510:	4690      	mov	r8, r2
  402512:	f04f 0900 	mov.w	r9, #0
  402516:	f7ff ba4a 	b.w	4019ae <_svfprintf_r+0x1ca>
  40251a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40251c:	6813      	ldr	r3, [r2, #0]
  40251e:	4698      	mov	r8, r3
  402520:	ea4f 79e3 	mov.w	r9, r3, asr #31
  402524:	4613      	mov	r3, r2
  402526:	3304      	adds	r3, #4
  402528:	4642      	mov	r2, r8
  40252a:	930e      	str	r3, [sp, #56]	; 0x38
  40252c:	2a00      	cmp	r2, #0
  40252e:	464b      	mov	r3, r9
  402530:	f173 0300 	sbcs.w	r3, r3, #0
  402534:	f6bf abf5 	bge.w	401d22 <_svfprintf_r+0x53e>
  402538:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  40253c:	f1d8 0800 	rsbs	r8, r8, #0
  402540:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
  402544:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  402548:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  40254c:	2301      	movs	r3, #1
  40254e:	f7ff ba34 	b.w	4019ba <_svfprintf_r+0x1d6>
  402552:	9808      	ldr	r0, [sp, #32]
  402554:	4631      	mov	r1, r6
  402556:	aa23      	add	r2, sp, #140	; 0x8c
  402558:	f004 f8d2 	bl	406700 <__ssprint_r>
  40255c:	2800      	cmp	r0, #0
  40255e:	f47f aa07 	bne.w	401970 <_svfprintf_r+0x18c>
  402562:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402566:	463c      	mov	r4, r7
  402568:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40256a:	9912      	ldr	r1, [sp, #72]	; 0x48
  40256c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40256e:	440a      	add	r2, r1
  402570:	4690      	mov	r8, r2
  402572:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402574:	4293      	cmp	r3, r2
  402576:	db46      	blt.n	402606 <_svfprintf_r+0xe22>
  402578:	9a07      	ldr	r2, [sp, #28]
  40257a:	07d0      	lsls	r0, r2, #31
  40257c:	d443      	bmi.n	402606 <_svfprintf_r+0xe22>
  40257e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402580:	ebc8 050a 	rsb	r5, r8, sl
  402584:	1ad3      	subs	r3, r2, r3
  402586:	429d      	cmp	r5, r3
  402588:	bfa8      	it	ge
  40258a:	461d      	movge	r5, r3
  40258c:	2d00      	cmp	r5, #0
  40258e:	dd0c      	ble.n	4025aa <_svfprintf_r+0xdc6>
  402590:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402592:	f8c4 8000 	str.w	r8, [r4]
  402596:	3201      	adds	r2, #1
  402598:	44ab      	add	fp, r5
  40259a:	2a07      	cmp	r2, #7
  40259c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4025a0:	6065      	str	r5, [r4, #4]
  4025a2:	9224      	str	r2, [sp, #144]	; 0x90
  4025a4:	f300 8267 	bgt.w	402a76 <_svfprintf_r+0x1292>
  4025a8:	3408      	adds	r4, #8
  4025aa:	2d00      	cmp	r5, #0
  4025ac:	bfac      	ite	ge
  4025ae:	1b5d      	subge	r5, r3, r5
  4025b0:	461d      	movlt	r5, r3
  4025b2:	2d00      	cmp	r5, #0
  4025b4:	f77f ab10 	ble.w	401bd8 <_svfprintf_r+0x3f4>
  4025b8:	2d10      	cmp	r5, #16
  4025ba:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4025bc:	f8df 93b8 	ldr.w	r9, [pc, #952]	; 402978 <_svfprintf_r+0x1194>
  4025c0:	f77f af5e 	ble.w	402480 <_svfprintf_r+0xc9c>
  4025c4:	f04f 0810 	mov.w	r8, #16
  4025c8:	465a      	mov	r2, fp
  4025ca:	f8dd a020 	ldr.w	sl, [sp, #32]
  4025ce:	e004      	b.n	4025da <_svfprintf_r+0xdf6>
  4025d0:	3408      	adds	r4, #8
  4025d2:	3d10      	subs	r5, #16
  4025d4:	2d10      	cmp	r5, #16
  4025d6:	f77f af52 	ble.w	40247e <_svfprintf_r+0xc9a>
  4025da:	3301      	adds	r3, #1
  4025dc:	3210      	adds	r2, #16
  4025de:	2b07      	cmp	r3, #7
  4025e0:	9225      	str	r2, [sp, #148]	; 0x94
  4025e2:	9324      	str	r3, [sp, #144]	; 0x90
  4025e4:	f8c4 9000 	str.w	r9, [r4]
  4025e8:	f8c4 8004 	str.w	r8, [r4, #4]
  4025ec:	ddf0      	ble.n	4025d0 <_svfprintf_r+0xdec>
  4025ee:	4650      	mov	r0, sl
  4025f0:	4631      	mov	r1, r6
  4025f2:	aa23      	add	r2, sp, #140	; 0x8c
  4025f4:	f004 f884 	bl	406700 <__ssprint_r>
  4025f8:	2800      	cmp	r0, #0
  4025fa:	f47f a9b9 	bne.w	401970 <_svfprintf_r+0x18c>
  4025fe:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402600:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402602:	463c      	mov	r4, r7
  402604:	e7e5      	b.n	4025d2 <_svfprintf_r+0xdee>
  402606:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402608:	9818      	ldr	r0, [sp, #96]	; 0x60
  40260a:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40260c:	6021      	str	r1, [r4, #0]
  40260e:	3201      	adds	r2, #1
  402610:	4483      	add	fp, r0
  402612:	2a07      	cmp	r2, #7
  402614:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402618:	6060      	str	r0, [r4, #4]
  40261a:	9224      	str	r2, [sp, #144]	; 0x90
  40261c:	f300 820a 	bgt.w	402a34 <_svfprintf_r+0x1250>
  402620:	3408      	adds	r4, #8
  402622:	e7ac      	b.n	40257e <_svfprintf_r+0xd9a>
  402624:	9b07      	ldr	r3, [sp, #28]
  402626:	07d9      	lsls	r1, r3, #31
  402628:	f53f addc 	bmi.w	4021e4 <_svfprintf_r+0xa00>
  40262c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40262e:	6023      	str	r3, [r4, #0]
  402630:	3501      	adds	r5, #1
  402632:	f10b 0b01 	add.w	fp, fp, #1
  402636:	2301      	movs	r3, #1
  402638:	2d07      	cmp	r5, #7
  40263a:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40263e:	9524      	str	r5, [sp, #144]	; 0x90
  402640:	6063      	str	r3, [r4, #4]
  402642:	f77f ae01 	ble.w	402248 <_svfprintf_r+0xa64>
  402646:	e70d      	b.n	402464 <_svfprintf_r+0xc80>
  402648:	9808      	ldr	r0, [sp, #32]
  40264a:	4631      	mov	r1, r6
  40264c:	aa23      	add	r2, sp, #140	; 0x8c
  40264e:	f004 f857 	bl	406700 <__ssprint_r>
  402652:	2800      	cmp	r0, #0
  402654:	f47f a98c 	bne.w	401970 <_svfprintf_r+0x18c>
  402658:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40265a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40265c:	463c      	mov	r4, r7
  40265e:	e5ce      	b.n	4021fe <_svfprintf_r+0xa1a>
  402660:	9808      	ldr	r0, [sp, #32]
  402662:	4631      	mov	r1, r6
  402664:	aa23      	add	r2, sp, #140	; 0x8c
  402666:	f004 f84b 	bl	406700 <__ssprint_r>
  40266a:	2800      	cmp	r0, #0
  40266c:	f47f a980 	bne.w	401970 <_svfprintf_r+0x18c>
  402670:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402674:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402676:	463c      	mov	r4, r7
  402678:	e5cf      	b.n	40221a <_svfprintf_r+0xa36>
  40267a:	9808      	ldr	r0, [sp, #32]
  40267c:	4631      	mov	r1, r6
  40267e:	aa23      	add	r2, sp, #140	; 0x8c
  402680:	f004 f83e 	bl	406700 <__ssprint_r>
  402684:	2800      	cmp	r0, #0
  402686:	f47f a973 	bne.w	401970 <_svfprintf_r+0x18c>
  40268a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40268e:	463c      	mov	r4, r7
  402690:	f7ff ba4c 	b.w	401b2c <_svfprintf_r+0x348>
  402694:	f003 ffb4 	bl	406600 <__fpclassifyd>
  402698:	2800      	cmp	r0, #0
  40269a:	f040 80c7 	bne.w	40282c <_svfprintf_r+0x1048>
  40269e:	4686      	mov	lr, r0
  4026a0:	4ab2      	ldr	r2, [pc, #712]	; (40296c <_svfprintf_r+0x1188>)
  4026a2:	4bb3      	ldr	r3, [pc, #716]	; (402970 <_svfprintf_r+0x118c>)
  4026a4:	9011      	str	r0, [sp, #68]	; 0x44
  4026a6:	9807      	ldr	r0, [sp, #28]
  4026a8:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  4026ac:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
  4026b0:	2103      	movs	r1, #3
  4026b2:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  4026b6:	2d47      	cmp	r5, #71	; 0x47
  4026b8:	bfd8      	it	le
  4026ba:	461a      	movle	r2, r3
  4026bc:	9109      	str	r1, [sp, #36]	; 0x24
  4026be:	9007      	str	r0, [sp, #28]
  4026c0:	9210      	str	r2, [sp, #64]	; 0x40
  4026c2:	910d      	str	r1, [sp, #52]	; 0x34
  4026c4:	f7ff b9ae 	b.w	401a24 <_svfprintf_r+0x240>
  4026c8:	9b07      	ldr	r3, [sp, #28]
  4026ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4026cc:	f013 0f40 	tst.w	r3, #64	; 0x40
  4026d0:	4613      	mov	r3, r2
  4026d2:	f43f ac2e 	beq.w	401f32 <_svfprintf_r+0x74e>
  4026d6:	3304      	adds	r3, #4
  4026d8:	f8b2 8000 	ldrh.w	r8, [r2]
  4026dc:	930e      	str	r3, [sp, #56]	; 0x38
  4026de:	f04f 0900 	mov.w	r9, #0
  4026e2:	f7ff bb37 	b.w	401d54 <_svfprintf_r+0x570>
  4026e6:	9b07      	ldr	r3, [sp, #28]
  4026e8:	06db      	lsls	r3, r3, #27
  4026ea:	d40b      	bmi.n	402704 <_svfprintf_r+0xf20>
  4026ec:	9b07      	ldr	r3, [sp, #28]
  4026ee:	065d      	lsls	r5, r3, #25
  4026f0:	d508      	bpl.n	402704 <_svfprintf_r+0xf20>
  4026f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4026f4:	6813      	ldr	r3, [r2, #0]
  4026f6:	3204      	adds	r2, #4
  4026f8:	920e      	str	r2, [sp, #56]	; 0x38
  4026fa:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  4026fe:	801a      	strh	r2, [r3, #0]
  402700:	f7ff b895 	b.w	40182e <_svfprintf_r+0x4a>
  402704:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402706:	6813      	ldr	r3, [r2, #0]
  402708:	3204      	adds	r2, #4
  40270a:	920e      	str	r2, [sp, #56]	; 0x38
  40270c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40270e:	601a      	str	r2, [r3, #0]
  402710:	f7ff b88d 	b.w	40182e <_svfprintf_r+0x4a>
  402714:	4693      	mov	fp, r2
  402716:	3301      	adds	r3, #1
  402718:	44ab      	add	fp, r5
  40271a:	2b07      	cmp	r3, #7
  40271c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402720:	9324      	str	r3, [sp, #144]	; 0x90
  402722:	f8c4 9000 	str.w	r9, [r4]
  402726:	6065      	str	r5, [r4, #4]
  402728:	f73f af13 	bgt.w	402552 <_svfprintf_r+0xd6e>
  40272c:	3408      	adds	r4, #8
  40272e:	e71b      	b.n	402568 <_svfprintf_r+0xd84>
  402730:	9808      	ldr	r0, [sp, #32]
  402732:	4631      	mov	r1, r6
  402734:	aa23      	add	r2, sp, #140	; 0x8c
  402736:	f003 ffe3 	bl	406700 <__ssprint_r>
  40273a:	2800      	cmp	r0, #0
  40273c:	f47f a918 	bne.w	401970 <_svfprintf_r+0x18c>
  402740:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402744:	463c      	mov	r4, r7
  402746:	e4c0      	b.n	4020ca <_svfprintf_r+0x8e6>
  402748:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40274a:	4a8a      	ldr	r2, [pc, #552]	; (402974 <_svfprintf_r+0x1190>)
  40274c:	6022      	str	r2, [r4, #0]
  40274e:	3301      	adds	r3, #1
  402750:	f10b 0b01 	add.w	fp, fp, #1
  402754:	2201      	movs	r2, #1
  402756:	2b07      	cmp	r3, #7
  402758:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40275c:	9324      	str	r3, [sp, #144]	; 0x90
  40275e:	6062      	str	r2, [r4, #4]
  402760:	f300 80f4 	bgt.w	40294c <_svfprintf_r+0x1168>
  402764:	3408      	adds	r4, #8
  402766:	b92d      	cbnz	r5, 402774 <_svfprintf_r+0xf90>
  402768:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40276a:	b91b      	cbnz	r3, 402774 <_svfprintf_r+0xf90>
  40276c:	9b07      	ldr	r3, [sp, #28]
  40276e:	07db      	lsls	r3, r3, #31
  402770:	f57f aa32 	bpl.w	401bd8 <_svfprintf_r+0x3f4>
  402774:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402776:	9818      	ldr	r0, [sp, #96]	; 0x60
  402778:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  40277a:	6022      	str	r2, [r4, #0]
  40277c:	3301      	adds	r3, #1
  40277e:	eb0b 0100 	add.w	r1, fp, r0
  402782:	2b07      	cmp	r3, #7
  402784:	9125      	str	r1, [sp, #148]	; 0x94
  402786:	6060      	str	r0, [r4, #4]
  402788:	9324      	str	r3, [sp, #144]	; 0x90
  40278a:	f300 81f3 	bgt.w	402b74 <_svfprintf_r+0x1390>
  40278e:	f104 0208 	add.w	r2, r4, #8
  402792:	426d      	negs	r5, r5
  402794:	2d00      	cmp	r5, #0
  402796:	f340 80fc 	ble.w	402992 <_svfprintf_r+0x11ae>
  40279a:	2d10      	cmp	r5, #16
  40279c:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 402978 <_svfprintf_r+0x1194>
  4027a0:	f340 813d 	ble.w	402a1e <_svfprintf_r+0x123a>
  4027a4:	2410      	movs	r4, #16
  4027a6:	f8dd 8020 	ldr.w	r8, [sp, #32]
  4027aa:	e004      	b.n	4027b6 <_svfprintf_r+0xfd2>
  4027ac:	3208      	adds	r2, #8
  4027ae:	3d10      	subs	r5, #16
  4027b0:	2d10      	cmp	r5, #16
  4027b2:	f340 8134 	ble.w	402a1e <_svfprintf_r+0x123a>
  4027b6:	3301      	adds	r3, #1
  4027b8:	3110      	adds	r1, #16
  4027ba:	2b07      	cmp	r3, #7
  4027bc:	9125      	str	r1, [sp, #148]	; 0x94
  4027be:	9324      	str	r3, [sp, #144]	; 0x90
  4027c0:	f8c2 9000 	str.w	r9, [r2]
  4027c4:	6054      	str	r4, [r2, #4]
  4027c6:	ddf1      	ble.n	4027ac <_svfprintf_r+0xfc8>
  4027c8:	4640      	mov	r0, r8
  4027ca:	4631      	mov	r1, r6
  4027cc:	aa23      	add	r2, sp, #140	; 0x8c
  4027ce:	f003 ff97 	bl	406700 <__ssprint_r>
  4027d2:	2800      	cmp	r0, #0
  4027d4:	f47f a8cc 	bne.w	401970 <_svfprintf_r+0x18c>
  4027d8:	9925      	ldr	r1, [sp, #148]	; 0x94
  4027da:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4027dc:	463a      	mov	r2, r7
  4027de:	e7e6      	b.n	4027ae <_svfprintf_r+0xfca>
  4027e0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4027e2:	46b1      	mov	r9, r6
  4027e4:	2b00      	cmp	r3, #0
  4027e6:	f43f a8c4 	beq.w	401972 <_svfprintf_r+0x18e>
  4027ea:	9808      	ldr	r0, [sp, #32]
  4027ec:	4631      	mov	r1, r6
  4027ee:	aa23      	add	r2, sp, #140	; 0x8c
  4027f0:	f003 ff86 	bl	406700 <__ssprint_r>
  4027f4:	f7ff b8bd 	b.w	401972 <_svfprintf_r+0x18e>
  4027f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4027fa:	910e      	str	r1, [sp, #56]	; 0x38
  4027fc:	4240      	negs	r0, r0
  4027fe:	900c      	str	r0, [sp, #48]	; 0x30
  402800:	4619      	mov	r1, r3
  402802:	f7ff ba3f 	b.w	401c84 <_svfprintf_r+0x4a0>
  402806:	f041 0120 	orr.w	r1, r1, #32
  40280a:	9107      	str	r1, [sp, #28]
  40280c:	785d      	ldrb	r5, [r3, #1]
  40280e:	1c59      	adds	r1, r3, #1
  402810:	f7ff b83b 	b.w	40188a <_svfprintf_r+0xa6>
  402814:	9808      	ldr	r0, [sp, #32]
  402816:	4631      	mov	r1, r6
  402818:	aa23      	add	r2, sp, #140	; 0x8c
  40281a:	f003 ff71 	bl	406700 <__ssprint_r>
  40281e:	2800      	cmp	r0, #0
  402820:	f47f a8a6 	bne.w	401970 <_svfprintf_r+0x18c>
  402824:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402828:	463c      	mov	r4, r7
  40282a:	e464      	b.n	4020f6 <_svfprintf_r+0x912>
  40282c:	f025 0320 	bic.w	r3, r5, #32
  402830:	f1ba 3fff 	cmp.w	sl, #4294967295
  402834:	930d      	str	r3, [sp, #52]	; 0x34
  402836:	f000 8096 	beq.w	402966 <_svfprintf_r+0x1182>
  40283a:	2b47      	cmp	r3, #71	; 0x47
  40283c:	d105      	bne.n	40284a <_svfprintf_r+0x1066>
  40283e:	f1ba 0f00 	cmp.w	sl, #0
  402842:	bf14      	ite	ne
  402844:	46d3      	movne	fp, sl
  402846:	f04f 0b01 	moveq.w	fp, #1
  40284a:	9b07      	ldr	r3, [sp, #28]
  40284c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  402850:	9311      	str	r3, [sp, #68]	; 0x44
  402852:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402854:	f1b3 0a00 	subs.w	sl, r3, #0
  402858:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40285a:	9309      	str	r3, [sp, #36]	; 0x24
  40285c:	bfbb      	ittet	lt
  40285e:	4653      	movlt	r3, sl
  402860:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  402864:	2300      	movge	r3, #0
  402866:	232d      	movlt	r3, #45	; 0x2d
  402868:	2d66      	cmp	r5, #102	; 0x66
  40286a:	930f      	str	r3, [sp, #60]	; 0x3c
  40286c:	f000 80ac 	beq.w	4029c8 <_svfprintf_r+0x11e4>
  402870:	2d46      	cmp	r5, #70	; 0x46
  402872:	f000 80a9 	beq.w	4029c8 <_svfprintf_r+0x11e4>
  402876:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402878:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40287a:	2b45      	cmp	r3, #69	; 0x45
  40287c:	bf0c      	ite	eq
  40287e:	f10b 0901 	addeq.w	r9, fp, #1
  402882:	46d9      	movne	r9, fp
  402884:	2002      	movs	r0, #2
  402886:	a91d      	add	r1, sp, #116	; 0x74
  402888:	e88d 0201 	stmia.w	sp, {r0, r9}
  40288c:	9102      	str	r1, [sp, #8]
  40288e:	a81e      	add	r0, sp, #120	; 0x78
  402890:	a921      	add	r1, sp, #132	; 0x84
  402892:	9003      	str	r0, [sp, #12]
  402894:	4653      	mov	r3, sl
  402896:	9104      	str	r1, [sp, #16]
  402898:	9808      	ldr	r0, [sp, #32]
  40289a:	f001 f975 	bl	403b88 <_dtoa_r>
  40289e:	2d67      	cmp	r5, #103	; 0x67
  4028a0:	9010      	str	r0, [sp, #64]	; 0x40
  4028a2:	d002      	beq.n	4028aa <_svfprintf_r+0x10c6>
  4028a4:	2d47      	cmp	r5, #71	; 0x47
  4028a6:	f040 809f 	bne.w	4029e8 <_svfprintf_r+0x1204>
  4028aa:	9b07      	ldr	r3, [sp, #28]
  4028ac:	07db      	lsls	r3, r3, #31
  4028ae:	f140 8189 	bpl.w	402bc4 <_svfprintf_r+0x13e0>
  4028b2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4028b4:	eb03 0809 	add.w	r8, r3, r9
  4028b8:	9809      	ldr	r0, [sp, #36]	; 0x24
  4028ba:	4651      	mov	r1, sl
  4028bc:	2200      	movs	r2, #0
  4028be:	2300      	movs	r3, #0
  4028c0:	f004 fd84 	bl	4073cc <__aeabi_dcmpeq>
  4028c4:	2800      	cmp	r0, #0
  4028c6:	f040 80fd 	bne.w	402ac4 <_svfprintf_r+0x12e0>
  4028ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4028cc:	4598      	cmp	r8, r3
  4028ce:	d906      	bls.n	4028de <_svfprintf_r+0x10fa>
  4028d0:	2130      	movs	r1, #48	; 0x30
  4028d2:	1c5a      	adds	r2, r3, #1
  4028d4:	9221      	str	r2, [sp, #132]	; 0x84
  4028d6:	7019      	strb	r1, [r3, #0]
  4028d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4028da:	4598      	cmp	r8, r3
  4028dc:	d8f9      	bhi.n	4028d2 <_svfprintf_r+0x10ee>
  4028de:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4028e0:	1a9b      	subs	r3, r3, r2
  4028e2:	9313      	str	r3, [sp, #76]	; 0x4c
  4028e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4028e6:	2b47      	cmp	r3, #71	; 0x47
  4028e8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4028ea:	f000 80de 	beq.w	402aaa <_svfprintf_r+0x12c6>
  4028ee:	2d65      	cmp	r5, #101	; 0x65
  4028f0:	f340 80f8 	ble.w	402ae4 <_svfprintf_r+0x1300>
  4028f4:	2d66      	cmp	r5, #102	; 0x66
  4028f6:	9312      	str	r3, [sp, #72]	; 0x48
  4028f8:	f000 8157 	beq.w	402baa <_svfprintf_r+0x13c6>
  4028fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4028fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402900:	4293      	cmp	r3, r2
  402902:	f300 8144 	bgt.w	402b8e <_svfprintf_r+0x13aa>
  402906:	9b07      	ldr	r3, [sp, #28]
  402908:	07d9      	lsls	r1, r3, #31
  40290a:	f100 8173 	bmi.w	402bf4 <_svfprintf_r+0x1410>
  40290e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402912:	920d      	str	r2, [sp, #52]	; 0x34
  402914:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402916:	2a00      	cmp	r2, #0
  402918:	f040 80bc 	bne.w	402a94 <_svfprintf_r+0x12b0>
  40291c:	9309      	str	r3, [sp, #36]	; 0x24
  40291e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402920:	9307      	str	r3, [sp, #28]
  402922:	9211      	str	r2, [sp, #68]	; 0x44
  402924:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402928:	f7ff b87c 	b.w	401a24 <_svfprintf_r+0x240>
  40292c:	9808      	ldr	r0, [sp, #32]
  40292e:	2140      	movs	r1, #64	; 0x40
  402930:	f002 fd9e 	bl	405470 <_malloc_r>
  402934:	f8c9 0000 	str.w	r0, [r9]
  402938:	f8c9 0010 	str.w	r0, [r9, #16]
  40293c:	2800      	cmp	r0, #0
  40293e:	f000 818c 	beq.w	402c5a <_svfprintf_r+0x1476>
  402942:	2340      	movs	r3, #64	; 0x40
  402944:	f8c9 3014 	str.w	r3, [r9, #20]
  402948:	f7fe bf64 	b.w	401814 <_svfprintf_r+0x30>
  40294c:	9808      	ldr	r0, [sp, #32]
  40294e:	4631      	mov	r1, r6
  402950:	aa23      	add	r2, sp, #140	; 0x8c
  402952:	f003 fed5 	bl	406700 <__ssprint_r>
  402956:	2800      	cmp	r0, #0
  402958:	f47f a80a 	bne.w	401970 <_svfprintf_r+0x18c>
  40295c:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40295e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402962:	463c      	mov	r4, r7
  402964:	e6ff      	b.n	402766 <_svfprintf_r+0xf82>
  402966:	f04f 0b06 	mov.w	fp, #6
  40296a:	e76e      	b.n	40284a <_svfprintf_r+0x1066>
  40296c:	00408354 	.word	0x00408354
  402970:	00408350 	.word	0x00408350
  402974:	00408388 	.word	0x00408388
  402978:	00408328 	.word	0x00408328
  40297c:	9808      	ldr	r0, [sp, #32]
  40297e:	4631      	mov	r1, r6
  402980:	aa23      	add	r2, sp, #140	; 0x8c
  402982:	f003 febd 	bl	406700 <__ssprint_r>
  402986:	2800      	cmp	r0, #0
  402988:	f47e aff2 	bne.w	401970 <_svfprintf_r+0x18c>
  40298c:	9925      	ldr	r1, [sp, #148]	; 0x94
  40298e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402990:	463a      	mov	r2, r7
  402992:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  402994:	6054      	str	r4, [r2, #4]
  402996:	3301      	adds	r3, #1
  402998:	eb01 0b04 	add.w	fp, r1, r4
  40299c:	2b07      	cmp	r3, #7
  40299e:	9910      	ldr	r1, [sp, #64]	; 0x40
  4029a0:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4029a4:	9324      	str	r3, [sp, #144]	; 0x90
  4029a6:	6011      	str	r1, [r2, #0]
  4029a8:	f73f ac5b 	bgt.w	402262 <_svfprintf_r+0xa7e>
  4029ac:	f102 0408 	add.w	r4, r2, #8
  4029b0:	f7ff b912 	b.w	401bd8 <_svfprintf_r+0x3f4>
  4029b4:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  4029b8:	f7fe fee6 	bl	401788 <strlen>
  4029bc:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  4029c0:	900d      	str	r0, [sp, #52]	; 0x34
  4029c2:	4603      	mov	r3, r0
  4029c4:	f7ff ba1b 	b.w	401dfe <_svfprintf_r+0x61a>
  4029c8:	2003      	movs	r0, #3
  4029ca:	a91d      	add	r1, sp, #116	; 0x74
  4029cc:	e88d 0801 	stmia.w	sp, {r0, fp}
  4029d0:	9102      	str	r1, [sp, #8]
  4029d2:	a81e      	add	r0, sp, #120	; 0x78
  4029d4:	a921      	add	r1, sp, #132	; 0x84
  4029d6:	9003      	str	r0, [sp, #12]
  4029d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4029da:	9104      	str	r1, [sp, #16]
  4029dc:	4653      	mov	r3, sl
  4029de:	9808      	ldr	r0, [sp, #32]
  4029e0:	f001 f8d2 	bl	403b88 <_dtoa_r>
  4029e4:	46d9      	mov	r9, fp
  4029e6:	9010      	str	r0, [sp, #64]	; 0x40
  4029e8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4029ea:	eb03 0809 	add.w	r8, r3, r9
  4029ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4029f0:	2b46      	cmp	r3, #70	; 0x46
  4029f2:	f47f af61 	bne.w	4028b8 <_svfprintf_r+0x10d4>
  4029f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4029f8:	781b      	ldrb	r3, [r3, #0]
  4029fa:	2b30      	cmp	r3, #48	; 0x30
  4029fc:	f000 80e4 	beq.w	402bc8 <_svfprintf_r+0x13e4>
  402a00:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402a02:	4498      	add	r8, r3
  402a04:	e758      	b.n	4028b8 <_svfprintf_r+0x10d4>
  402a06:	9808      	ldr	r0, [sp, #32]
  402a08:	4631      	mov	r1, r6
  402a0a:	aa23      	add	r2, sp, #140	; 0x8c
  402a0c:	f003 fe78 	bl	406700 <__ssprint_r>
  402a10:	2800      	cmp	r0, #0
  402a12:	f47e afad 	bne.w	401970 <_svfprintf_r+0x18c>
  402a16:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402a1a:	463c      	mov	r4, r7
  402a1c:	e4a7      	b.n	40236e <_svfprintf_r+0xb8a>
  402a1e:	3301      	adds	r3, #1
  402a20:	4429      	add	r1, r5
  402a22:	2b07      	cmp	r3, #7
  402a24:	9125      	str	r1, [sp, #148]	; 0x94
  402a26:	9324      	str	r3, [sp, #144]	; 0x90
  402a28:	f8c2 9000 	str.w	r9, [r2]
  402a2c:	6055      	str	r5, [r2, #4]
  402a2e:	dca5      	bgt.n	40297c <_svfprintf_r+0x1198>
  402a30:	3208      	adds	r2, #8
  402a32:	e7ae      	b.n	402992 <_svfprintf_r+0x11ae>
  402a34:	9808      	ldr	r0, [sp, #32]
  402a36:	4631      	mov	r1, r6
  402a38:	aa23      	add	r2, sp, #140	; 0x8c
  402a3a:	f003 fe61 	bl	406700 <__ssprint_r>
  402a3e:	2800      	cmp	r0, #0
  402a40:	f47e af96 	bne.w	401970 <_svfprintf_r+0x18c>
  402a44:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402a46:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402a4a:	463c      	mov	r4, r7
  402a4c:	e597      	b.n	40257e <_svfprintf_r+0xd9a>
  402a4e:	4653      	mov	r3, sl
  402a50:	2b06      	cmp	r3, #6
  402a52:	bf28      	it	cs
  402a54:	2306      	movcs	r3, #6
  402a56:	930d      	str	r3, [sp, #52]	; 0x34
  402a58:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402a5c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  402a60:	9309      	str	r3, [sp, #36]	; 0x24
  402a62:	4b83      	ldr	r3, [pc, #524]	; (402c70 <_svfprintf_r+0x148c>)
  402a64:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  402a68:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  402a6c:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  402a70:	9310      	str	r3, [sp, #64]	; 0x40
  402a72:	f7fe bfd7 	b.w	401a24 <_svfprintf_r+0x240>
  402a76:	9808      	ldr	r0, [sp, #32]
  402a78:	4631      	mov	r1, r6
  402a7a:	aa23      	add	r2, sp, #140	; 0x8c
  402a7c:	f003 fe40 	bl	406700 <__ssprint_r>
  402a80:	2800      	cmp	r0, #0
  402a82:	f47e af75 	bne.w	401970 <_svfprintf_r+0x18c>
  402a86:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402a88:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402a8a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402a8e:	1ad3      	subs	r3, r2, r3
  402a90:	463c      	mov	r4, r7
  402a92:	e58a      	b.n	4025aa <_svfprintf_r+0xdc6>
  402a94:	9309      	str	r3, [sp, #36]	; 0x24
  402a96:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402a98:	9307      	str	r3, [sp, #28]
  402a9a:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  402a9e:	2300      	movs	r3, #0
  402aa0:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  402aa4:	9311      	str	r3, [sp, #68]	; 0x44
  402aa6:	f7fe bfc0 	b.w	401a2a <_svfprintf_r+0x246>
  402aaa:	1cda      	adds	r2, r3, #3
  402aac:	db19      	blt.n	402ae2 <_svfprintf_r+0x12fe>
  402aae:	459b      	cmp	fp, r3
  402ab0:	db17      	blt.n	402ae2 <_svfprintf_r+0x12fe>
  402ab2:	9312      	str	r3, [sp, #72]	; 0x48
  402ab4:	2567      	movs	r5, #103	; 0x67
  402ab6:	e721      	b.n	4028fc <_svfprintf_r+0x1118>
  402ab8:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  402abc:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  402ac0:	f7ff ba98 	b.w	401ff4 <_svfprintf_r+0x810>
  402ac4:	4643      	mov	r3, r8
  402ac6:	e70a      	b.n	4028de <_svfprintf_r+0x10fa>
  402ac8:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
  402acc:	9011      	str	r0, [sp, #68]	; 0x44
  402ace:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  402ad2:	9012      	str	r0, [sp, #72]	; 0x48
  402ad4:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402ad8:	9309      	str	r3, [sp, #36]	; 0x24
  402ada:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  402ade:	f7fe bfa1 	b.w	401a24 <_svfprintf_r+0x240>
  402ae2:	3d02      	subs	r5, #2
  402ae4:	3b01      	subs	r3, #1
  402ae6:	2b00      	cmp	r3, #0
  402ae8:	931d      	str	r3, [sp, #116]	; 0x74
  402aea:	bfba      	itte	lt
  402aec:	425b      	neglt	r3, r3
  402aee:	222d      	movlt	r2, #45	; 0x2d
  402af0:	222b      	movge	r2, #43	; 0x2b
  402af2:	2b09      	cmp	r3, #9
  402af4:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
  402af8:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  402afc:	dd72      	ble.n	402be4 <_svfprintf_r+0x1400>
  402afe:	f10d 0e8b 	add.w	lr, sp, #139	; 0x8b
  402b02:	4670      	mov	r0, lr
  402b04:	4a5b      	ldr	r2, [pc, #364]	; (402c74 <_svfprintf_r+0x1490>)
  402b06:	fb82 2103 	smull	r2, r1, r2, r3
  402b0a:	17da      	asrs	r2, r3, #31
  402b0c:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  402b10:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  402b14:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  402b18:	f103 0130 	add.w	r1, r3, #48	; 0x30
  402b1c:	2a09      	cmp	r2, #9
  402b1e:	4613      	mov	r3, r2
  402b20:	f800 1d01 	strb.w	r1, [r0, #-1]!
  402b24:	dcee      	bgt.n	402b04 <_svfprintf_r+0x1320>
  402b26:	4602      	mov	r2, r0
  402b28:	3330      	adds	r3, #48	; 0x30
  402b2a:	b2d9      	uxtb	r1, r3
  402b2c:	f802 1d01 	strb.w	r1, [r2, #-1]!
  402b30:	4596      	cmp	lr, r2
  402b32:	f240 8099 	bls.w	402c68 <_svfprintf_r+0x1484>
  402b36:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  402b3a:	4603      	mov	r3, r0
  402b3c:	e001      	b.n	402b42 <_svfprintf_r+0x135e>
  402b3e:	f813 1b01 	ldrb.w	r1, [r3], #1
  402b42:	f802 1b01 	strb.w	r1, [r2], #1
  402b46:	4573      	cmp	r3, lr
  402b48:	d1f9      	bne.n	402b3e <_svfprintf_r+0x135a>
  402b4a:	ab23      	add	r3, sp, #140	; 0x8c
  402b4c:	1a1b      	subs	r3, r3, r0
  402b4e:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  402b52:	4413      	add	r3, r2
  402b54:	aa1f      	add	r2, sp, #124	; 0x7c
  402b56:	1a9b      	subs	r3, r3, r2
  402b58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402b5a:	9319      	str	r3, [sp, #100]	; 0x64
  402b5c:	2a01      	cmp	r2, #1
  402b5e:	4413      	add	r3, r2
  402b60:	930d      	str	r3, [sp, #52]	; 0x34
  402b62:	dd6b      	ble.n	402c3c <_svfprintf_r+0x1458>
  402b64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402b66:	2200      	movs	r2, #0
  402b68:	3301      	adds	r3, #1
  402b6a:	930d      	str	r3, [sp, #52]	; 0x34
  402b6c:	9212      	str	r2, [sp, #72]	; 0x48
  402b6e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402b72:	e6cf      	b.n	402914 <_svfprintf_r+0x1130>
  402b74:	9808      	ldr	r0, [sp, #32]
  402b76:	4631      	mov	r1, r6
  402b78:	aa23      	add	r2, sp, #140	; 0x8c
  402b7a:	f003 fdc1 	bl	406700 <__ssprint_r>
  402b7e:	2800      	cmp	r0, #0
  402b80:	f47e aef6 	bne.w	401970 <_svfprintf_r+0x18c>
  402b84:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402b86:	9925      	ldr	r1, [sp, #148]	; 0x94
  402b88:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402b8a:	463a      	mov	r2, r7
  402b8c:	e601      	b.n	402792 <_svfprintf_r+0xfae>
  402b8e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402b90:	2b00      	cmp	r3, #0
  402b92:	bfd8      	it	le
  402b94:	f1c3 0802 	rsble	r8, r3, #2
  402b98:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402b9a:	bfc8      	it	gt
  402b9c:	f04f 0801 	movgt.w	r8, #1
  402ba0:	4443      	add	r3, r8
  402ba2:	930d      	str	r3, [sp, #52]	; 0x34
  402ba4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402ba8:	e6b4      	b.n	402914 <_svfprintf_r+0x1130>
  402baa:	2b00      	cmp	r3, #0
  402bac:	dd30      	ble.n	402c10 <_svfprintf_r+0x142c>
  402bae:	f1bb 0f00 	cmp.w	fp, #0
  402bb2:	d125      	bne.n	402c00 <_svfprintf_r+0x141c>
  402bb4:	9b07      	ldr	r3, [sp, #28]
  402bb6:	07db      	lsls	r3, r3, #31
  402bb8:	d422      	bmi.n	402c00 <_svfprintf_r+0x141c>
  402bba:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402bbc:	920d      	str	r2, [sp, #52]	; 0x34
  402bbe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402bc2:	e6a7      	b.n	402914 <_svfprintf_r+0x1130>
  402bc4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402bc6:	e68a      	b.n	4028de <_svfprintf_r+0x10fa>
  402bc8:	9809      	ldr	r0, [sp, #36]	; 0x24
  402bca:	4651      	mov	r1, sl
  402bcc:	2200      	movs	r2, #0
  402bce:	2300      	movs	r3, #0
  402bd0:	f004 fbfc 	bl	4073cc <__aeabi_dcmpeq>
  402bd4:	2800      	cmp	r0, #0
  402bd6:	f47f af13 	bne.w	402a00 <_svfprintf_r+0x121c>
  402bda:	f1c9 0301 	rsb	r3, r9, #1
  402bde:	931d      	str	r3, [sp, #116]	; 0x74
  402be0:	4498      	add	r8, r3
  402be2:	e669      	b.n	4028b8 <_svfprintf_r+0x10d4>
  402be4:	3330      	adds	r3, #48	; 0x30
  402be6:	2230      	movs	r2, #48	; 0x30
  402be8:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  402bec:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  402bf0:	ab20      	add	r3, sp, #128	; 0x80
  402bf2:	e7af      	b.n	402b54 <_svfprintf_r+0x1370>
  402bf4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402bf6:	3301      	adds	r3, #1
  402bf8:	930d      	str	r3, [sp, #52]	; 0x34
  402bfa:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402bfe:	e689      	b.n	402914 <_svfprintf_r+0x1130>
  402c00:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402c02:	f10b 0801 	add.w	r8, fp, #1
  402c06:	4443      	add	r3, r8
  402c08:	930d      	str	r3, [sp, #52]	; 0x34
  402c0a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402c0e:	e681      	b.n	402914 <_svfprintf_r+0x1130>
  402c10:	f1bb 0f00 	cmp.w	fp, #0
  402c14:	d11b      	bne.n	402c4e <_svfprintf_r+0x146a>
  402c16:	9b07      	ldr	r3, [sp, #28]
  402c18:	07d8      	lsls	r0, r3, #31
  402c1a:	d418      	bmi.n	402c4e <_svfprintf_r+0x146a>
  402c1c:	2301      	movs	r3, #1
  402c1e:	930d      	str	r3, [sp, #52]	; 0x34
  402c20:	e678      	b.n	402914 <_svfprintf_r+0x1130>
  402c22:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  402c24:	f8d5 a000 	ldr.w	sl, [r5]
  402c28:	4628      	mov	r0, r5
  402c2a:	3004      	adds	r0, #4
  402c2c:	f1ba 0f00 	cmp.w	sl, #0
  402c30:	785d      	ldrb	r5, [r3, #1]
  402c32:	900e      	str	r0, [sp, #56]	; 0x38
  402c34:	f6be ae29 	bge.w	40188a <_svfprintf_r+0xa6>
  402c38:	f7fe be25 	b.w	401886 <_svfprintf_r+0xa2>
  402c3c:	9b07      	ldr	r3, [sp, #28]
  402c3e:	f013 0301 	ands.w	r3, r3, #1
  402c42:	d18f      	bne.n	402b64 <_svfprintf_r+0x1380>
  402c44:	9312      	str	r3, [sp, #72]	; 0x48
  402c46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402c48:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402c4c:	e662      	b.n	402914 <_svfprintf_r+0x1130>
  402c4e:	f10b 0302 	add.w	r3, fp, #2
  402c52:	930d      	str	r3, [sp, #52]	; 0x34
  402c54:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402c58:	e65c      	b.n	402914 <_svfprintf_r+0x1130>
  402c5a:	9a08      	ldr	r2, [sp, #32]
  402c5c:	230c      	movs	r3, #12
  402c5e:	6013      	str	r3, [r2, #0]
  402c60:	f04f 30ff 	mov.w	r0, #4294967295
  402c64:	f7fe be8e 	b.w	401984 <_svfprintf_r+0x1a0>
  402c68:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  402c6c:	e772      	b.n	402b54 <_svfprintf_r+0x1370>
  402c6e:	bf00      	nop
  402c70:	00408380 	.word	0x00408380
  402c74:	66666667 	.word	0x66666667

00402c78 <__sprint_r.part.0>:
  402c78:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  402c7a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402c7e:	049c      	lsls	r4, r3, #18
  402c80:	460f      	mov	r7, r1
  402c82:	4692      	mov	sl, r2
  402c84:	d52b      	bpl.n	402cde <__sprint_r.part.0+0x66>
  402c86:	6893      	ldr	r3, [r2, #8]
  402c88:	6812      	ldr	r2, [r2, #0]
  402c8a:	b333      	cbz	r3, 402cda <__sprint_r.part.0+0x62>
  402c8c:	4680      	mov	r8, r0
  402c8e:	f102 0908 	add.w	r9, r2, #8
  402c92:	e919 0060 	ldmdb	r9, {r5, r6}
  402c96:	08b6      	lsrs	r6, r6, #2
  402c98:	d017      	beq.n	402cca <__sprint_r.part.0+0x52>
  402c9a:	3d04      	subs	r5, #4
  402c9c:	2400      	movs	r4, #0
  402c9e:	e001      	b.n	402ca4 <__sprint_r.part.0+0x2c>
  402ca0:	42a6      	cmp	r6, r4
  402ca2:	d010      	beq.n	402cc6 <__sprint_r.part.0+0x4e>
  402ca4:	4640      	mov	r0, r8
  402ca6:	f855 1f04 	ldr.w	r1, [r5, #4]!
  402caa:	463a      	mov	r2, r7
  402cac:	f002 f86c 	bl	404d88 <_fputwc_r>
  402cb0:	1c43      	adds	r3, r0, #1
  402cb2:	f104 0401 	add.w	r4, r4, #1
  402cb6:	d1f3      	bne.n	402ca0 <__sprint_r.part.0+0x28>
  402cb8:	2300      	movs	r3, #0
  402cba:	f8ca 3008 	str.w	r3, [sl, #8]
  402cbe:	f8ca 3004 	str.w	r3, [sl, #4]
  402cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402cc6:	f8da 3008 	ldr.w	r3, [sl, #8]
  402cca:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  402cce:	f8ca 3008 	str.w	r3, [sl, #8]
  402cd2:	f109 0908 	add.w	r9, r9, #8
  402cd6:	2b00      	cmp	r3, #0
  402cd8:	d1db      	bne.n	402c92 <__sprint_r.part.0+0x1a>
  402cda:	2000      	movs	r0, #0
  402cdc:	e7ec      	b.n	402cb8 <__sprint_r.part.0+0x40>
  402cde:	f002 f98b 	bl	404ff8 <__sfvwrite_r>
  402ce2:	2300      	movs	r3, #0
  402ce4:	f8ca 3008 	str.w	r3, [sl, #8]
  402ce8:	f8ca 3004 	str.w	r3, [sl, #4]
  402cec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00402cf0 <_vfiprintf_r>:
  402cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402cf4:	b0ab      	sub	sp, #172	; 0xac
  402cf6:	461c      	mov	r4, r3
  402cf8:	9100      	str	r1, [sp, #0]
  402cfa:	4693      	mov	fp, r2
  402cfc:	9304      	str	r3, [sp, #16]
  402cfe:	9001      	str	r0, [sp, #4]
  402d00:	b118      	cbz	r0, 402d0a <_vfiprintf_r+0x1a>
  402d02:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402d04:	2b00      	cmp	r3, #0
  402d06:	f000 80e3 	beq.w	402ed0 <_vfiprintf_r+0x1e0>
  402d0a:	9b00      	ldr	r3, [sp, #0]
  402d0c:	8999      	ldrh	r1, [r3, #12]
  402d0e:	b28a      	uxth	r2, r1
  402d10:	0490      	lsls	r0, r2, #18
  402d12:	d408      	bmi.n	402d26 <_vfiprintf_r+0x36>
  402d14:	4618      	mov	r0, r3
  402d16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  402d18:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  402d1c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402d20:	8182      	strh	r2, [r0, #12]
  402d22:	6643      	str	r3, [r0, #100]	; 0x64
  402d24:	b292      	uxth	r2, r2
  402d26:	0711      	lsls	r1, r2, #28
  402d28:	f140 80b2 	bpl.w	402e90 <_vfiprintf_r+0x1a0>
  402d2c:	9b00      	ldr	r3, [sp, #0]
  402d2e:	691b      	ldr	r3, [r3, #16]
  402d30:	2b00      	cmp	r3, #0
  402d32:	f000 80ad 	beq.w	402e90 <_vfiprintf_r+0x1a0>
  402d36:	f002 021a 	and.w	r2, r2, #26
  402d3a:	2a0a      	cmp	r2, #10
  402d3c:	f000 80b4 	beq.w	402ea8 <_vfiprintf_r+0x1b8>
  402d40:	2300      	movs	r3, #0
  402d42:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
  402d46:	9309      	str	r3, [sp, #36]	; 0x24
  402d48:	930f      	str	r3, [sp, #60]	; 0x3c
  402d4a:	930e      	str	r3, [sp, #56]	; 0x38
  402d4c:	9302      	str	r3, [sp, #8]
  402d4e:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  402d52:	4654      	mov	r4, sl
  402d54:	f89b 3000 	ldrb.w	r3, [fp]
  402d58:	2b00      	cmp	r3, #0
  402d5a:	f000 84a3 	beq.w	4036a4 <_vfiprintf_r+0x9b4>
  402d5e:	2b25      	cmp	r3, #37	; 0x25
  402d60:	f000 84a0 	beq.w	4036a4 <_vfiprintf_r+0x9b4>
  402d64:	465a      	mov	r2, fp
  402d66:	e001      	b.n	402d6c <_vfiprintf_r+0x7c>
  402d68:	2b25      	cmp	r3, #37	; 0x25
  402d6a:	d003      	beq.n	402d74 <_vfiprintf_r+0x84>
  402d6c:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  402d70:	2b00      	cmp	r3, #0
  402d72:	d1f9      	bne.n	402d68 <_vfiprintf_r+0x78>
  402d74:	ebcb 0602 	rsb	r6, fp, r2
  402d78:	4615      	mov	r5, r2
  402d7a:	b196      	cbz	r6, 402da2 <_vfiprintf_r+0xb2>
  402d7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402d7e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402d80:	f8c4 b000 	str.w	fp, [r4]
  402d84:	3301      	adds	r3, #1
  402d86:	4432      	add	r2, r6
  402d88:	2b07      	cmp	r3, #7
  402d8a:	6066      	str	r6, [r4, #4]
  402d8c:	920f      	str	r2, [sp, #60]	; 0x3c
  402d8e:	930e      	str	r3, [sp, #56]	; 0x38
  402d90:	dd79      	ble.n	402e86 <_vfiprintf_r+0x196>
  402d92:	2a00      	cmp	r2, #0
  402d94:	f040 84af 	bne.w	4036f6 <_vfiprintf_r+0xa06>
  402d98:	9b02      	ldr	r3, [sp, #8]
  402d9a:	920e      	str	r2, [sp, #56]	; 0x38
  402d9c:	4433      	add	r3, r6
  402d9e:	4654      	mov	r4, sl
  402da0:	9302      	str	r3, [sp, #8]
  402da2:	782b      	ldrb	r3, [r5, #0]
  402da4:	2b00      	cmp	r3, #0
  402da6:	f000 8360 	beq.w	40346a <_vfiprintf_r+0x77a>
  402daa:	2100      	movs	r1, #0
  402dac:	f04f 0300 	mov.w	r3, #0
  402db0:	f04f 3cff 	mov.w	ip, #4294967295
  402db4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402db8:	1c68      	adds	r0, r5, #1
  402dba:	786b      	ldrb	r3, [r5, #1]
  402dbc:	4688      	mov	r8, r1
  402dbe:	460d      	mov	r5, r1
  402dc0:	4666      	mov	r6, ip
  402dc2:	f100 0b01 	add.w	fp, r0, #1
  402dc6:	f1a3 0220 	sub.w	r2, r3, #32
  402dca:	2a58      	cmp	r2, #88	; 0x58
  402dcc:	f200 82ab 	bhi.w	403326 <_vfiprintf_r+0x636>
  402dd0:	e8df f012 	tbh	[pc, r2, lsl #1]
  402dd4:	02a9029b 	.word	0x02a9029b
  402dd8:	02a302a9 	.word	0x02a302a9
  402ddc:	02a902a9 	.word	0x02a902a9
  402de0:	02a902a9 	.word	0x02a902a9
  402de4:	02a902a9 	.word	0x02a902a9
  402de8:	02620255 	.word	0x02620255
  402dec:	010d02a9 	.word	0x010d02a9
  402df0:	02a9026e 	.word	0x02a9026e
  402df4:	012f0129 	.word	0x012f0129
  402df8:	012f012f 	.word	0x012f012f
  402dfc:	012f012f 	.word	0x012f012f
  402e00:	012f012f 	.word	0x012f012f
  402e04:	012f012f 	.word	0x012f012f
  402e08:	02a902a9 	.word	0x02a902a9
  402e0c:	02a902a9 	.word	0x02a902a9
  402e10:	02a902a9 	.word	0x02a902a9
  402e14:	02a902a9 	.word	0x02a902a9
  402e18:	02a902a9 	.word	0x02a902a9
  402e1c:	02a9013d 	.word	0x02a9013d
  402e20:	02a902a9 	.word	0x02a902a9
  402e24:	02a902a9 	.word	0x02a902a9
  402e28:	02a902a9 	.word	0x02a902a9
  402e2c:	02a902a9 	.word	0x02a902a9
  402e30:	017402a9 	.word	0x017402a9
  402e34:	02a902a9 	.word	0x02a902a9
  402e38:	02a902a9 	.word	0x02a902a9
  402e3c:	018b02a9 	.word	0x018b02a9
  402e40:	02a902a9 	.word	0x02a902a9
  402e44:	02a901a3 	.word	0x02a901a3
  402e48:	02a902a9 	.word	0x02a902a9
  402e4c:	02a902a9 	.word	0x02a902a9
  402e50:	02a902a9 	.word	0x02a902a9
  402e54:	02a902a9 	.word	0x02a902a9
  402e58:	01c702a9 	.word	0x01c702a9
  402e5c:	02a901da 	.word	0x02a901da
  402e60:	02a902a9 	.word	0x02a902a9
  402e64:	01da0123 	.word	0x01da0123
  402e68:	02a902a9 	.word	0x02a902a9
  402e6c:	02a9024c 	.word	0x02a9024c
  402e70:	0113028a 	.word	0x0113028a
  402e74:	020701f3 	.word	0x020701f3
  402e78:	020d02a9 	.word	0x020d02a9
  402e7c:	008102a9 	.word	0x008102a9
  402e80:	02a902a9 	.word	0x02a902a9
  402e84:	0233      	.short	0x0233
  402e86:	3408      	adds	r4, #8
  402e88:	9b02      	ldr	r3, [sp, #8]
  402e8a:	4433      	add	r3, r6
  402e8c:	9302      	str	r3, [sp, #8]
  402e8e:	e788      	b.n	402da2 <_vfiprintf_r+0xb2>
  402e90:	9801      	ldr	r0, [sp, #4]
  402e92:	9900      	ldr	r1, [sp, #0]
  402e94:	f000 fd70 	bl	403978 <__swsetup_r>
  402e98:	b9a8      	cbnz	r0, 402ec6 <_vfiprintf_r+0x1d6>
  402e9a:	9b00      	ldr	r3, [sp, #0]
  402e9c:	899a      	ldrh	r2, [r3, #12]
  402e9e:	f002 021a 	and.w	r2, r2, #26
  402ea2:	2a0a      	cmp	r2, #10
  402ea4:	f47f af4c 	bne.w	402d40 <_vfiprintf_r+0x50>
  402ea8:	9b00      	ldr	r3, [sp, #0]
  402eaa:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
  402eae:	2b00      	cmp	r3, #0
  402eb0:	f6ff af46 	blt.w	402d40 <_vfiprintf_r+0x50>
  402eb4:	9801      	ldr	r0, [sp, #4]
  402eb6:	9900      	ldr	r1, [sp, #0]
  402eb8:	465a      	mov	r2, fp
  402eba:	4623      	mov	r3, r4
  402ebc:	f000 fd20 	bl	403900 <__sbprintf>
  402ec0:	b02b      	add	sp, #172	; 0xac
  402ec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ec6:	f04f 30ff 	mov.w	r0, #4294967295
  402eca:	b02b      	add	sp, #172	; 0xac
  402ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ed0:	f001 fee2 	bl	404c98 <__sinit>
  402ed4:	e719      	b.n	402d0a <_vfiprintf_r+0x1a>
  402ed6:	f018 0f20 	tst.w	r8, #32
  402eda:	9503      	str	r5, [sp, #12]
  402edc:	46b4      	mov	ip, r6
  402ede:	f000 810c 	beq.w	4030fa <_vfiprintf_r+0x40a>
  402ee2:	9b04      	ldr	r3, [sp, #16]
  402ee4:	3307      	adds	r3, #7
  402ee6:	f023 0307 	bic.w	r3, r3, #7
  402eea:	f103 0208 	add.w	r2, r3, #8
  402eee:	e9d3 6700 	ldrd	r6, r7, [r3]
  402ef2:	9204      	str	r2, [sp, #16]
  402ef4:	2301      	movs	r3, #1
  402ef6:	f04f 0200 	mov.w	r2, #0
  402efa:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  402efe:	46e1      	mov	r9, ip
  402f00:	2500      	movs	r5, #0
  402f02:	f1bc 0f00 	cmp.w	ip, #0
  402f06:	bfa8      	it	ge
  402f08:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  402f0c:	ea56 0207 	orrs.w	r2, r6, r7
  402f10:	f040 80c4 	bne.w	40309c <_vfiprintf_r+0x3ac>
  402f14:	f1bc 0f00 	cmp.w	ip, #0
  402f18:	f000 8381 	beq.w	40361e <_vfiprintf_r+0x92e>
  402f1c:	2b01      	cmp	r3, #1
  402f1e:	f000 80c5 	beq.w	4030ac <_vfiprintf_r+0x3bc>
  402f22:	2b02      	cmp	r3, #2
  402f24:	f000 8387 	beq.w	403636 <_vfiprintf_r+0x946>
  402f28:	4651      	mov	r1, sl
  402f2a:	08f2      	lsrs	r2, r6, #3
  402f2c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  402f30:	08f8      	lsrs	r0, r7, #3
  402f32:	f006 0307 	and.w	r3, r6, #7
  402f36:	4607      	mov	r7, r0
  402f38:	4616      	mov	r6, r2
  402f3a:	3330      	adds	r3, #48	; 0x30
  402f3c:	ea56 0207 	orrs.w	r2, r6, r7
  402f40:	f801 3d01 	strb.w	r3, [r1, #-1]!
  402f44:	d1f1      	bne.n	402f2a <_vfiprintf_r+0x23a>
  402f46:	f018 0f01 	tst.w	r8, #1
  402f4a:	9107      	str	r1, [sp, #28]
  402f4c:	f040 83fc 	bne.w	403748 <_vfiprintf_r+0xa58>
  402f50:	ebc1 090a 	rsb	r9, r1, sl
  402f54:	45e1      	cmp	r9, ip
  402f56:	464e      	mov	r6, r9
  402f58:	bfb8      	it	lt
  402f5a:	4666      	movlt	r6, ip
  402f5c:	b105      	cbz	r5, 402f60 <_vfiprintf_r+0x270>
  402f5e:	3601      	adds	r6, #1
  402f60:	f018 0302 	ands.w	r3, r8, #2
  402f64:	9305      	str	r3, [sp, #20]
  402f66:	bf18      	it	ne
  402f68:	3602      	addne	r6, #2
  402f6a:	f018 0384 	ands.w	r3, r8, #132	; 0x84
  402f6e:	9306      	str	r3, [sp, #24]
  402f70:	f040 81fa 	bne.w	403368 <_vfiprintf_r+0x678>
  402f74:	9b03      	ldr	r3, [sp, #12]
  402f76:	1b9d      	subs	r5, r3, r6
  402f78:	2d00      	cmp	r5, #0
  402f7a:	f340 81f5 	ble.w	403368 <_vfiprintf_r+0x678>
  402f7e:	2d10      	cmp	r5, #16
  402f80:	f340 848c 	ble.w	40389c <_vfiprintf_r+0xbac>
  402f84:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  402f88:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f8a:	4fc6      	ldr	r7, [pc, #792]	; (4032a4 <_vfiprintf_r+0x5b4>)
  402f8c:	4620      	mov	r0, r4
  402f8e:	2310      	movs	r3, #16
  402f90:	4664      	mov	r4, ip
  402f92:	4671      	mov	r1, lr
  402f94:	4684      	mov	ip, r0
  402f96:	e007      	b.n	402fa8 <_vfiprintf_r+0x2b8>
  402f98:	f101 0e02 	add.w	lr, r1, #2
  402f9c:	f10c 0c08 	add.w	ip, ip, #8
  402fa0:	4601      	mov	r1, r0
  402fa2:	3d10      	subs	r5, #16
  402fa4:	2d10      	cmp	r5, #16
  402fa6:	dd13      	ble.n	402fd0 <_vfiprintf_r+0x2e0>
  402fa8:	1c48      	adds	r0, r1, #1
  402faa:	3210      	adds	r2, #16
  402fac:	2807      	cmp	r0, #7
  402fae:	920f      	str	r2, [sp, #60]	; 0x3c
  402fb0:	f8cc 7000 	str.w	r7, [ip]
  402fb4:	f8cc 3004 	str.w	r3, [ip, #4]
  402fb8:	900e      	str	r0, [sp, #56]	; 0x38
  402fba:	dded      	ble.n	402f98 <_vfiprintf_r+0x2a8>
  402fbc:	2a00      	cmp	r2, #0
  402fbe:	f040 81c3 	bne.w	403348 <_vfiprintf_r+0x658>
  402fc2:	3d10      	subs	r5, #16
  402fc4:	2d10      	cmp	r5, #16
  402fc6:	4611      	mov	r1, r2
  402fc8:	f04f 0e01 	mov.w	lr, #1
  402fcc:	46d4      	mov	ip, sl
  402fce:	dceb      	bgt.n	402fa8 <_vfiprintf_r+0x2b8>
  402fd0:	4663      	mov	r3, ip
  402fd2:	4671      	mov	r1, lr
  402fd4:	46a4      	mov	ip, r4
  402fd6:	461c      	mov	r4, r3
  402fd8:	442a      	add	r2, r5
  402fda:	2907      	cmp	r1, #7
  402fdc:	920f      	str	r2, [sp, #60]	; 0x3c
  402fde:	6027      	str	r7, [r4, #0]
  402fe0:	6065      	str	r5, [r4, #4]
  402fe2:	910e      	str	r1, [sp, #56]	; 0x38
  402fe4:	f300 8346 	bgt.w	403674 <_vfiprintf_r+0x984>
  402fe8:	3408      	adds	r4, #8
  402fea:	1c48      	adds	r0, r1, #1
  402fec:	e1bf      	b.n	40336e <_vfiprintf_r+0x67e>
  402fee:	4658      	mov	r0, fp
  402ff0:	f048 0804 	orr.w	r8, r8, #4
  402ff4:	f89b 3000 	ldrb.w	r3, [fp]
  402ff8:	e6e3      	b.n	402dc2 <_vfiprintf_r+0xd2>
  402ffa:	f018 0320 	ands.w	r3, r8, #32
  402ffe:	9503      	str	r5, [sp, #12]
  403000:	46b4      	mov	ip, r6
  403002:	d062      	beq.n	4030ca <_vfiprintf_r+0x3da>
  403004:	9b04      	ldr	r3, [sp, #16]
  403006:	3307      	adds	r3, #7
  403008:	f023 0307 	bic.w	r3, r3, #7
  40300c:	f103 0208 	add.w	r2, r3, #8
  403010:	e9d3 6700 	ldrd	r6, r7, [r3]
  403014:	9204      	str	r2, [sp, #16]
  403016:	2300      	movs	r3, #0
  403018:	e76d      	b.n	402ef6 <_vfiprintf_r+0x206>
  40301a:	f048 0840 	orr.w	r8, r8, #64	; 0x40
  40301e:	f89b 3000 	ldrb.w	r3, [fp]
  403022:	4658      	mov	r0, fp
  403024:	e6cd      	b.n	402dc2 <_vfiprintf_r+0xd2>
  403026:	f048 0880 	orr.w	r8, r8, #128	; 0x80
  40302a:	f89b 3000 	ldrb.w	r3, [fp]
  40302e:	4658      	mov	r0, fp
  403030:	e6c7      	b.n	402dc2 <_vfiprintf_r+0xd2>
  403032:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  403036:	2500      	movs	r5, #0
  403038:	f81b 3b01 	ldrb.w	r3, [fp], #1
  40303c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  403040:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  403044:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  403048:	2a09      	cmp	r2, #9
  40304a:	d9f5      	bls.n	403038 <_vfiprintf_r+0x348>
  40304c:	e6bb      	b.n	402dc6 <_vfiprintf_r+0xd6>
  40304e:	f048 0810 	orr.w	r8, r8, #16
  403052:	f018 0f20 	tst.w	r8, #32
  403056:	9503      	str	r5, [sp, #12]
  403058:	46b4      	mov	ip, r6
  40305a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40305e:	f000 809b 	beq.w	403198 <_vfiprintf_r+0x4a8>
  403062:	9904      	ldr	r1, [sp, #16]
  403064:	3107      	adds	r1, #7
  403066:	f021 0107 	bic.w	r1, r1, #7
  40306a:	e9d1 2300 	ldrd	r2, r3, [r1]
  40306e:	3108      	adds	r1, #8
  403070:	9104      	str	r1, [sp, #16]
  403072:	4616      	mov	r6, r2
  403074:	461f      	mov	r7, r3
  403076:	2a00      	cmp	r2, #0
  403078:	f173 0300 	sbcs.w	r3, r3, #0
  40307c:	f2c0 83a6 	blt.w	4037cc <_vfiprintf_r+0xadc>
  403080:	f1bc 0f00 	cmp.w	ip, #0
  403084:	bfa8      	it	ge
  403086:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  40308a:	ea56 0207 	orrs.w	r2, r6, r7
  40308e:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  403092:	46e1      	mov	r9, ip
  403094:	f04f 0301 	mov.w	r3, #1
  403098:	f43f af3c 	beq.w	402f14 <_vfiprintf_r+0x224>
  40309c:	2b01      	cmp	r3, #1
  40309e:	f47f af40 	bne.w	402f22 <_vfiprintf_r+0x232>
  4030a2:	2f00      	cmp	r7, #0
  4030a4:	bf08      	it	eq
  4030a6:	2e0a      	cmpeq	r6, #10
  4030a8:	f080 8334 	bcs.w	403714 <_vfiprintf_r+0xa24>
  4030ac:	ab2a      	add	r3, sp, #168	; 0xa8
  4030ae:	3630      	adds	r6, #48	; 0x30
  4030b0:	f803 6d41 	strb.w	r6, [r3, #-65]!
  4030b4:	ebc3 090a 	rsb	r9, r3, sl
  4030b8:	9307      	str	r3, [sp, #28]
  4030ba:	e74b      	b.n	402f54 <_vfiprintf_r+0x264>
  4030bc:	f048 0810 	orr.w	r8, r8, #16
  4030c0:	f018 0320 	ands.w	r3, r8, #32
  4030c4:	9503      	str	r5, [sp, #12]
  4030c6:	46b4      	mov	ip, r6
  4030c8:	d19c      	bne.n	403004 <_vfiprintf_r+0x314>
  4030ca:	f018 0210 	ands.w	r2, r8, #16
  4030ce:	f040 82f7 	bne.w	4036c0 <_vfiprintf_r+0x9d0>
  4030d2:	f018 0340 	ands.w	r3, r8, #64	; 0x40
  4030d6:	f000 82f3 	beq.w	4036c0 <_vfiprintf_r+0x9d0>
  4030da:	9904      	ldr	r1, [sp, #16]
  4030dc:	4613      	mov	r3, r2
  4030de:	460a      	mov	r2, r1
  4030e0:	3204      	adds	r2, #4
  4030e2:	880e      	ldrh	r6, [r1, #0]
  4030e4:	9204      	str	r2, [sp, #16]
  4030e6:	2700      	movs	r7, #0
  4030e8:	e705      	b.n	402ef6 <_vfiprintf_r+0x206>
  4030ea:	f048 0810 	orr.w	r8, r8, #16
  4030ee:	f018 0f20 	tst.w	r8, #32
  4030f2:	9503      	str	r5, [sp, #12]
  4030f4:	46b4      	mov	ip, r6
  4030f6:	f47f aef4 	bne.w	402ee2 <_vfiprintf_r+0x1f2>
  4030fa:	9a04      	ldr	r2, [sp, #16]
  4030fc:	f018 0f10 	tst.w	r8, #16
  403100:	4613      	mov	r3, r2
  403102:	f040 82e4 	bne.w	4036ce <_vfiprintf_r+0x9de>
  403106:	f018 0f40 	tst.w	r8, #64	; 0x40
  40310a:	f000 82e0 	beq.w	4036ce <_vfiprintf_r+0x9de>
  40310e:	8816      	ldrh	r6, [r2, #0]
  403110:	3204      	adds	r2, #4
  403112:	2700      	movs	r7, #0
  403114:	2301      	movs	r3, #1
  403116:	9204      	str	r2, [sp, #16]
  403118:	e6ed      	b.n	402ef6 <_vfiprintf_r+0x206>
  40311a:	4a63      	ldr	r2, [pc, #396]	; (4032a8 <_vfiprintf_r+0x5b8>)
  40311c:	9503      	str	r5, [sp, #12]
  40311e:	f018 0f20 	tst.w	r8, #32
  403122:	46b4      	mov	ip, r6
  403124:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  403128:	9209      	str	r2, [sp, #36]	; 0x24
  40312a:	f000 8090 	beq.w	40324e <_vfiprintf_r+0x55e>
  40312e:	9a04      	ldr	r2, [sp, #16]
  403130:	3207      	adds	r2, #7
  403132:	f022 0207 	bic.w	r2, r2, #7
  403136:	e9d2 6700 	ldrd	r6, r7, [r2]
  40313a:	f102 0108 	add.w	r1, r2, #8
  40313e:	9104      	str	r1, [sp, #16]
  403140:	f018 0f01 	tst.w	r8, #1
  403144:	f000 8290 	beq.w	403668 <_vfiprintf_r+0x978>
  403148:	ea56 0207 	orrs.w	r2, r6, r7
  40314c:	f000 828c 	beq.w	403668 <_vfiprintf_r+0x978>
  403150:	2230      	movs	r2, #48	; 0x30
  403152:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  403156:	f048 0802 	orr.w	r8, r8, #2
  40315a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  40315e:	2302      	movs	r3, #2
  403160:	e6c9      	b.n	402ef6 <_vfiprintf_r+0x206>
  403162:	9a04      	ldr	r2, [sp, #16]
  403164:	9503      	str	r5, [sp, #12]
  403166:	6813      	ldr	r3, [r2, #0]
  403168:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  40316c:	4613      	mov	r3, r2
  40316e:	3304      	adds	r3, #4
  403170:	2601      	movs	r6, #1
  403172:	f04f 0100 	mov.w	r1, #0
  403176:	9304      	str	r3, [sp, #16]
  403178:	ab10      	add	r3, sp, #64	; 0x40
  40317a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40317e:	46b1      	mov	r9, r6
  403180:	9307      	str	r3, [sp, #28]
  403182:	f04f 0c00 	mov.w	ip, #0
  403186:	e6eb      	b.n	402f60 <_vfiprintf_r+0x270>
  403188:	f018 0f20 	tst.w	r8, #32
  40318c:	9503      	str	r5, [sp, #12]
  40318e:	46b4      	mov	ip, r6
  403190:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  403194:	f47f af65 	bne.w	403062 <_vfiprintf_r+0x372>
  403198:	f018 0f10 	tst.w	r8, #16
  40319c:	f040 82a2 	bne.w	4036e4 <_vfiprintf_r+0x9f4>
  4031a0:	f018 0f40 	tst.w	r8, #64	; 0x40
  4031a4:	f000 829e 	beq.w	4036e4 <_vfiprintf_r+0x9f4>
  4031a8:	9904      	ldr	r1, [sp, #16]
  4031aa:	f9b1 6000 	ldrsh.w	r6, [r1]
  4031ae:	3104      	adds	r1, #4
  4031b0:	17f7      	asrs	r7, r6, #31
  4031b2:	4632      	mov	r2, r6
  4031b4:	463b      	mov	r3, r7
  4031b6:	9104      	str	r1, [sp, #16]
  4031b8:	e75d      	b.n	403076 <_vfiprintf_r+0x386>
  4031ba:	9904      	ldr	r1, [sp, #16]
  4031bc:	9503      	str	r5, [sp, #12]
  4031be:	2330      	movs	r3, #48	; 0x30
  4031c0:	460a      	mov	r2, r1
  4031c2:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  4031c6:	2378      	movs	r3, #120	; 0x78
  4031c8:	3204      	adds	r2, #4
  4031ca:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  4031ce:	4b37      	ldr	r3, [pc, #220]	; (4032ac <_vfiprintf_r+0x5bc>)
  4031d0:	9309      	str	r3, [sp, #36]	; 0x24
  4031d2:	46b4      	mov	ip, r6
  4031d4:	f048 0802 	orr.w	r8, r8, #2
  4031d8:	680e      	ldr	r6, [r1, #0]
  4031da:	9204      	str	r2, [sp, #16]
  4031dc:	2700      	movs	r7, #0
  4031de:	2302      	movs	r3, #2
  4031e0:	e689      	b.n	402ef6 <_vfiprintf_r+0x206>
  4031e2:	f048 0820 	orr.w	r8, r8, #32
  4031e6:	f89b 3000 	ldrb.w	r3, [fp]
  4031ea:	4658      	mov	r0, fp
  4031ec:	e5e9      	b.n	402dc2 <_vfiprintf_r+0xd2>
  4031ee:	9a04      	ldr	r2, [sp, #16]
  4031f0:	9503      	str	r5, [sp, #12]
  4031f2:	6813      	ldr	r3, [r2, #0]
  4031f4:	9307      	str	r3, [sp, #28]
  4031f6:	f04f 0100 	mov.w	r1, #0
  4031fa:	46b4      	mov	ip, r6
  4031fc:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  403200:	1d16      	adds	r6, r2, #4
  403202:	2b00      	cmp	r3, #0
  403204:	f000 8350 	beq.w	4038a8 <_vfiprintf_r+0xbb8>
  403208:	f1bc 0f00 	cmp.w	ip, #0
  40320c:	f2c0 832a 	blt.w	403864 <_vfiprintf_r+0xb74>
  403210:	9d07      	ldr	r5, [sp, #28]
  403212:	f8cd c010 	str.w	ip, [sp, #16]
  403216:	4662      	mov	r2, ip
  403218:	4628      	mov	r0, r5
  40321a:	2100      	movs	r1, #0
  40321c:	f002 fbba 	bl	405994 <memchr>
  403220:	f8dd c010 	ldr.w	ip, [sp, #16]
  403224:	2800      	cmp	r0, #0
  403226:	f000 8350 	beq.w	4038ca <_vfiprintf_r+0xbda>
  40322a:	ebc5 0900 	rsb	r9, r5, r0
  40322e:	9604      	str	r6, [sp, #16]
  403230:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  403234:	f04f 0c00 	mov.w	ip, #0
  403238:	e68c      	b.n	402f54 <_vfiprintf_r+0x264>
  40323a:	4a1c      	ldr	r2, [pc, #112]	; (4032ac <_vfiprintf_r+0x5bc>)
  40323c:	9503      	str	r5, [sp, #12]
  40323e:	f018 0f20 	tst.w	r8, #32
  403242:	46b4      	mov	ip, r6
  403244:	9209      	str	r2, [sp, #36]	; 0x24
  403246:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40324a:	f47f af70 	bne.w	40312e <_vfiprintf_r+0x43e>
  40324e:	9904      	ldr	r1, [sp, #16]
  403250:	f018 0f10 	tst.w	r8, #16
  403254:	460a      	mov	r2, r1
  403256:	f040 8240 	bne.w	4036da <_vfiprintf_r+0x9ea>
  40325a:	f018 0f40 	tst.w	r8, #64	; 0x40
  40325e:	f000 823c 	beq.w	4036da <_vfiprintf_r+0x9ea>
  403262:	3204      	adds	r2, #4
  403264:	880e      	ldrh	r6, [r1, #0]
  403266:	9204      	str	r2, [sp, #16]
  403268:	2700      	movs	r7, #0
  40326a:	e769      	b.n	403140 <_vfiprintf_r+0x450>
  40326c:	f89b 3000 	ldrb.w	r3, [fp]
  403270:	2b6c      	cmp	r3, #108	; 0x6c
  403272:	f000 82ea 	beq.w	40384a <_vfiprintf_r+0xb5a>
  403276:	f048 0810 	orr.w	r8, r8, #16
  40327a:	4658      	mov	r0, fp
  40327c:	e5a1      	b.n	402dc2 <_vfiprintf_r+0xd2>
  40327e:	9a04      	ldr	r2, [sp, #16]
  403280:	6815      	ldr	r5, [r2, #0]
  403282:	4613      	mov	r3, r2
  403284:	2d00      	cmp	r5, #0
  403286:	f103 0304 	add.w	r3, r3, #4
  40328a:	f2c0 82e6 	blt.w	40385a <_vfiprintf_r+0xb6a>
  40328e:	9304      	str	r3, [sp, #16]
  403290:	f89b 3000 	ldrb.w	r3, [fp]
  403294:	4658      	mov	r0, fp
  403296:	e594      	b.n	402dc2 <_vfiprintf_r+0xd2>
  403298:	f89b 3000 	ldrb.w	r3, [fp]
  40329c:	4658      	mov	r0, fp
  40329e:	212b      	movs	r1, #43	; 0x2b
  4032a0:	e58f      	b.n	402dc2 <_vfiprintf_r+0xd2>
  4032a2:	bf00      	nop
  4032a4:	0040839c 	.word	0x0040839c
  4032a8:	00408358 	.word	0x00408358
  4032ac:	0040836c 	.word	0x0040836c
  4032b0:	f89b 3000 	ldrb.w	r3, [fp]
  4032b4:	2b2a      	cmp	r3, #42	; 0x2a
  4032b6:	f10b 0001 	add.w	r0, fp, #1
  4032ba:	f000 830f 	beq.w	4038dc <_vfiprintf_r+0xbec>
  4032be:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4032c2:	2a09      	cmp	r2, #9
  4032c4:	4683      	mov	fp, r0
  4032c6:	f04f 0600 	mov.w	r6, #0
  4032ca:	f63f ad7c 	bhi.w	402dc6 <_vfiprintf_r+0xd6>
  4032ce:	f81b 3b01 	ldrb.w	r3, [fp], #1
  4032d2:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4032d6:	eb02 0646 	add.w	r6, r2, r6, lsl #1
  4032da:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4032de:	2a09      	cmp	r2, #9
  4032e0:	d9f5      	bls.n	4032ce <_vfiprintf_r+0x5de>
  4032e2:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
  4032e6:	e56e      	b.n	402dc6 <_vfiprintf_r+0xd6>
  4032e8:	f018 0f20 	tst.w	r8, #32
  4032ec:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4032f0:	f000 8283 	beq.w	4037fa <_vfiprintf_r+0xb0a>
  4032f4:	9a04      	ldr	r2, [sp, #16]
  4032f6:	9902      	ldr	r1, [sp, #8]
  4032f8:	6813      	ldr	r3, [r2, #0]
  4032fa:	17cf      	asrs	r7, r1, #31
  4032fc:	4608      	mov	r0, r1
  4032fe:	3204      	adds	r2, #4
  403300:	4639      	mov	r1, r7
  403302:	9204      	str	r2, [sp, #16]
  403304:	e9c3 0100 	strd	r0, r1, [r3]
  403308:	e524      	b.n	402d54 <_vfiprintf_r+0x64>
  40330a:	4658      	mov	r0, fp
  40330c:	f89b 3000 	ldrb.w	r3, [fp]
  403310:	2900      	cmp	r1, #0
  403312:	f47f ad56 	bne.w	402dc2 <_vfiprintf_r+0xd2>
  403316:	2120      	movs	r1, #32
  403318:	e553      	b.n	402dc2 <_vfiprintf_r+0xd2>
  40331a:	f048 0801 	orr.w	r8, r8, #1
  40331e:	4658      	mov	r0, fp
  403320:	f89b 3000 	ldrb.w	r3, [fp]
  403324:	e54d      	b.n	402dc2 <_vfiprintf_r+0xd2>
  403326:	9503      	str	r5, [sp, #12]
  403328:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40332c:	2b00      	cmp	r3, #0
  40332e:	f000 809c 	beq.w	40346a <_vfiprintf_r+0x77a>
  403332:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  403336:	f04f 0300 	mov.w	r3, #0
  40333a:	2601      	movs	r6, #1
  40333c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  403340:	ab10      	add	r3, sp, #64	; 0x40
  403342:	46b1      	mov	r9, r6
  403344:	9307      	str	r3, [sp, #28]
  403346:	e71c      	b.n	403182 <_vfiprintf_r+0x492>
  403348:	9801      	ldr	r0, [sp, #4]
  40334a:	9900      	ldr	r1, [sp, #0]
  40334c:	9308      	str	r3, [sp, #32]
  40334e:	aa0d      	add	r2, sp, #52	; 0x34
  403350:	f7ff fc92 	bl	402c78 <__sprint_r.part.0>
  403354:	2800      	cmp	r0, #0
  403356:	f040 808f 	bne.w	403478 <_vfiprintf_r+0x788>
  40335a:	990e      	ldr	r1, [sp, #56]	; 0x38
  40335c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40335e:	9b08      	ldr	r3, [sp, #32]
  403360:	f101 0e01 	add.w	lr, r1, #1
  403364:	46d4      	mov	ip, sl
  403366:	e61c      	b.n	402fa2 <_vfiprintf_r+0x2b2>
  403368:	990e      	ldr	r1, [sp, #56]	; 0x38
  40336a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40336c:	1c48      	adds	r0, r1, #1
  40336e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  403372:	b16b      	cbz	r3, 403390 <_vfiprintf_r+0x6a0>
  403374:	3201      	adds	r2, #1
  403376:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
  40337a:	2101      	movs	r1, #1
  40337c:	2807      	cmp	r0, #7
  40337e:	920f      	str	r2, [sp, #60]	; 0x3c
  403380:	900e      	str	r0, [sp, #56]	; 0x38
  403382:	6023      	str	r3, [r4, #0]
  403384:	6061      	str	r1, [r4, #4]
  403386:	f300 8134 	bgt.w	4035f2 <_vfiprintf_r+0x902>
  40338a:	4601      	mov	r1, r0
  40338c:	3408      	adds	r4, #8
  40338e:	3001      	adds	r0, #1
  403390:	9b05      	ldr	r3, [sp, #20]
  403392:	b163      	cbz	r3, 4033ae <_vfiprintf_r+0x6be>
  403394:	3202      	adds	r2, #2
  403396:	a90c      	add	r1, sp, #48	; 0x30
  403398:	2302      	movs	r3, #2
  40339a:	2807      	cmp	r0, #7
  40339c:	920f      	str	r2, [sp, #60]	; 0x3c
  40339e:	900e      	str	r0, [sp, #56]	; 0x38
  4033a0:	e884 000a 	stmia.w	r4, {r1, r3}
  4033a4:	f300 8134 	bgt.w	403610 <_vfiprintf_r+0x920>
  4033a8:	4601      	mov	r1, r0
  4033aa:	3408      	adds	r4, #8
  4033ac:	3001      	adds	r0, #1
  4033ae:	9b06      	ldr	r3, [sp, #24]
  4033b0:	2b80      	cmp	r3, #128	; 0x80
  4033b2:	f000 80d4 	beq.w	40355e <_vfiprintf_r+0x86e>
  4033b6:	ebc9 070c 	rsb	r7, r9, ip
  4033ba:	2f00      	cmp	r7, #0
  4033bc:	dd2b      	ble.n	403416 <_vfiprintf_r+0x726>
  4033be:	2f10      	cmp	r7, #16
  4033c0:	4daa      	ldr	r5, [pc, #680]	; (40366c <_vfiprintf_r+0x97c>)
  4033c2:	dd1f      	ble.n	403404 <_vfiprintf_r+0x714>
  4033c4:	46a6      	mov	lr, r4
  4033c6:	2310      	movs	r3, #16
  4033c8:	9c01      	ldr	r4, [sp, #4]
  4033ca:	e007      	b.n	4033dc <_vfiprintf_r+0x6ec>
  4033cc:	f101 0c02 	add.w	ip, r1, #2
  4033d0:	f10e 0e08 	add.w	lr, lr, #8
  4033d4:	4601      	mov	r1, r0
  4033d6:	3f10      	subs	r7, #16
  4033d8:	2f10      	cmp	r7, #16
  4033da:	dd11      	ble.n	403400 <_vfiprintf_r+0x710>
  4033dc:	1c48      	adds	r0, r1, #1
  4033de:	3210      	adds	r2, #16
  4033e0:	2807      	cmp	r0, #7
  4033e2:	920f      	str	r2, [sp, #60]	; 0x3c
  4033e4:	f8ce 5000 	str.w	r5, [lr]
  4033e8:	f8ce 3004 	str.w	r3, [lr, #4]
  4033ec:	900e      	str	r0, [sp, #56]	; 0x38
  4033ee:	dded      	ble.n	4033cc <_vfiprintf_r+0x6dc>
  4033f0:	bb6a      	cbnz	r2, 40344e <_vfiprintf_r+0x75e>
  4033f2:	3f10      	subs	r7, #16
  4033f4:	2f10      	cmp	r7, #16
  4033f6:	f04f 0c01 	mov.w	ip, #1
  4033fa:	4611      	mov	r1, r2
  4033fc:	46d6      	mov	lr, sl
  4033fe:	dced      	bgt.n	4033dc <_vfiprintf_r+0x6ec>
  403400:	4674      	mov	r4, lr
  403402:	4660      	mov	r0, ip
  403404:	443a      	add	r2, r7
  403406:	2807      	cmp	r0, #7
  403408:	920f      	str	r2, [sp, #60]	; 0x3c
  40340a:	e884 00a0 	stmia.w	r4, {r5, r7}
  40340e:	900e      	str	r0, [sp, #56]	; 0x38
  403410:	dc3b      	bgt.n	40348a <_vfiprintf_r+0x79a>
  403412:	3408      	adds	r4, #8
  403414:	3001      	adds	r0, #1
  403416:	eb02 0309 	add.w	r3, r2, r9
  40341a:	9a07      	ldr	r2, [sp, #28]
  40341c:	930f      	str	r3, [sp, #60]	; 0x3c
  40341e:	2807      	cmp	r0, #7
  403420:	e884 0204 	stmia.w	r4, {r2, r9}
  403424:	900e      	str	r0, [sp, #56]	; 0x38
  403426:	dd3d      	ble.n	4034a4 <_vfiprintf_r+0x7b4>
  403428:	2b00      	cmp	r3, #0
  40342a:	f040 813e 	bne.w	4036aa <_vfiprintf_r+0x9ba>
  40342e:	f018 0f04 	tst.w	r8, #4
  403432:	930e      	str	r3, [sp, #56]	; 0x38
  403434:	f040 812f 	bne.w	403696 <_vfiprintf_r+0x9a6>
  403438:	9b02      	ldr	r3, [sp, #8]
  40343a:	9a03      	ldr	r2, [sp, #12]
  40343c:	4296      	cmp	r6, r2
  40343e:	bfac      	ite	ge
  403440:	199b      	addge	r3, r3, r6
  403442:	189b      	addlt	r3, r3, r2
  403444:	9302      	str	r3, [sp, #8]
  403446:	2300      	movs	r3, #0
  403448:	930e      	str	r3, [sp, #56]	; 0x38
  40344a:	4654      	mov	r4, sl
  40344c:	e482      	b.n	402d54 <_vfiprintf_r+0x64>
  40344e:	4620      	mov	r0, r4
  403450:	9900      	ldr	r1, [sp, #0]
  403452:	9305      	str	r3, [sp, #20]
  403454:	aa0d      	add	r2, sp, #52	; 0x34
  403456:	f7ff fc0f 	bl	402c78 <__sprint_r.part.0>
  40345a:	b968      	cbnz	r0, 403478 <_vfiprintf_r+0x788>
  40345c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40345e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403460:	9b05      	ldr	r3, [sp, #20]
  403462:	f101 0c01 	add.w	ip, r1, #1
  403466:	46d6      	mov	lr, sl
  403468:	e7b5      	b.n	4033d6 <_vfiprintf_r+0x6e6>
  40346a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40346c:	b123      	cbz	r3, 403478 <_vfiprintf_r+0x788>
  40346e:	9801      	ldr	r0, [sp, #4]
  403470:	9900      	ldr	r1, [sp, #0]
  403472:	aa0d      	add	r2, sp, #52	; 0x34
  403474:	f7ff fc00 	bl	402c78 <__sprint_r.part.0>
  403478:	9b00      	ldr	r3, [sp, #0]
  40347a:	899b      	ldrh	r3, [r3, #12]
  40347c:	065b      	lsls	r3, r3, #25
  40347e:	f53f ad22 	bmi.w	402ec6 <_vfiprintf_r+0x1d6>
  403482:	9802      	ldr	r0, [sp, #8]
  403484:	b02b      	add	sp, #172	; 0xac
  403486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40348a:	2a00      	cmp	r2, #0
  40348c:	f040 8191 	bne.w	4037b2 <_vfiprintf_r+0xac2>
  403490:	2201      	movs	r2, #1
  403492:	9907      	ldr	r1, [sp, #28]
  403494:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
  403498:	464b      	mov	r3, r9
  40349a:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40349e:	911a      	str	r1, [sp, #104]	; 0x68
  4034a0:	920e      	str	r2, [sp, #56]	; 0x38
  4034a2:	4654      	mov	r4, sl
  4034a4:	f104 0208 	add.w	r2, r4, #8
  4034a8:	f018 0f04 	tst.w	r8, #4
  4034ac:	d039      	beq.n	403522 <_vfiprintf_r+0x832>
  4034ae:	9903      	ldr	r1, [sp, #12]
  4034b0:	1b8d      	subs	r5, r1, r6
  4034b2:	2d00      	cmp	r5, #0
  4034b4:	dd35      	ble.n	403522 <_vfiprintf_r+0x832>
  4034b6:	2d10      	cmp	r5, #16
  4034b8:	f340 8202 	ble.w	4038c0 <_vfiprintf_r+0xbd0>
  4034bc:	980e      	ldr	r0, [sp, #56]	; 0x38
  4034be:	4f6c      	ldr	r7, [pc, #432]	; (403670 <_vfiprintf_r+0x980>)
  4034c0:	f8dd 8004 	ldr.w	r8, [sp, #4]
  4034c4:	f8dd 9000 	ldr.w	r9, [sp]
  4034c8:	2410      	movs	r4, #16
  4034ca:	e006      	b.n	4034da <_vfiprintf_r+0x7ea>
  4034cc:	f100 0e02 	add.w	lr, r0, #2
  4034d0:	3208      	adds	r2, #8
  4034d2:	4608      	mov	r0, r1
  4034d4:	3d10      	subs	r5, #16
  4034d6:	2d10      	cmp	r5, #16
  4034d8:	dd10      	ble.n	4034fc <_vfiprintf_r+0x80c>
  4034da:	1c41      	adds	r1, r0, #1
  4034dc:	3310      	adds	r3, #16
  4034de:	2907      	cmp	r1, #7
  4034e0:	930f      	str	r3, [sp, #60]	; 0x3c
  4034e2:	6017      	str	r7, [r2, #0]
  4034e4:	6054      	str	r4, [r2, #4]
  4034e6:	910e      	str	r1, [sp, #56]	; 0x38
  4034e8:	ddf0      	ble.n	4034cc <_vfiprintf_r+0x7dc>
  4034ea:	2b00      	cmp	r3, #0
  4034ec:	d12a      	bne.n	403544 <_vfiprintf_r+0x854>
  4034ee:	3d10      	subs	r5, #16
  4034f0:	2d10      	cmp	r5, #16
  4034f2:	f04f 0e01 	mov.w	lr, #1
  4034f6:	4618      	mov	r0, r3
  4034f8:	4652      	mov	r2, sl
  4034fa:	dcee      	bgt.n	4034da <_vfiprintf_r+0x7ea>
  4034fc:	442b      	add	r3, r5
  4034fe:	f1be 0f07 	cmp.w	lr, #7
  403502:	930f      	str	r3, [sp, #60]	; 0x3c
  403504:	6017      	str	r7, [r2, #0]
  403506:	6055      	str	r5, [r2, #4]
  403508:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40350c:	dd09      	ble.n	403522 <_vfiprintf_r+0x832>
  40350e:	2b00      	cmp	r3, #0
  403510:	d092      	beq.n	403438 <_vfiprintf_r+0x748>
  403512:	9801      	ldr	r0, [sp, #4]
  403514:	9900      	ldr	r1, [sp, #0]
  403516:	aa0d      	add	r2, sp, #52	; 0x34
  403518:	f7ff fbae 	bl	402c78 <__sprint_r.part.0>
  40351c:	2800      	cmp	r0, #0
  40351e:	d1ab      	bne.n	403478 <_vfiprintf_r+0x788>
  403520:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403522:	9a02      	ldr	r2, [sp, #8]
  403524:	9903      	ldr	r1, [sp, #12]
  403526:	428e      	cmp	r6, r1
  403528:	bfac      	ite	ge
  40352a:	1992      	addge	r2, r2, r6
  40352c:	1852      	addlt	r2, r2, r1
  40352e:	9202      	str	r2, [sp, #8]
  403530:	2b00      	cmp	r3, #0
  403532:	d088      	beq.n	403446 <_vfiprintf_r+0x756>
  403534:	9801      	ldr	r0, [sp, #4]
  403536:	9900      	ldr	r1, [sp, #0]
  403538:	aa0d      	add	r2, sp, #52	; 0x34
  40353a:	f7ff fb9d 	bl	402c78 <__sprint_r.part.0>
  40353e:	2800      	cmp	r0, #0
  403540:	d081      	beq.n	403446 <_vfiprintf_r+0x756>
  403542:	e799      	b.n	403478 <_vfiprintf_r+0x788>
  403544:	4640      	mov	r0, r8
  403546:	4649      	mov	r1, r9
  403548:	aa0d      	add	r2, sp, #52	; 0x34
  40354a:	f7ff fb95 	bl	402c78 <__sprint_r.part.0>
  40354e:	2800      	cmp	r0, #0
  403550:	d192      	bne.n	403478 <_vfiprintf_r+0x788>
  403552:	980e      	ldr	r0, [sp, #56]	; 0x38
  403554:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403556:	f100 0e01 	add.w	lr, r0, #1
  40355a:	4652      	mov	r2, sl
  40355c:	e7ba      	b.n	4034d4 <_vfiprintf_r+0x7e4>
  40355e:	9b03      	ldr	r3, [sp, #12]
  403560:	1b9f      	subs	r7, r3, r6
  403562:	2f00      	cmp	r7, #0
  403564:	f77f af27 	ble.w	4033b6 <_vfiprintf_r+0x6c6>
  403568:	2f10      	cmp	r7, #16
  40356a:	4d40      	ldr	r5, [pc, #256]	; (40366c <_vfiprintf_r+0x97c>)
  40356c:	f340 81b4 	ble.w	4038d8 <_vfiprintf_r+0xbe8>
  403570:	4620      	mov	r0, r4
  403572:	2310      	movs	r3, #16
  403574:	4664      	mov	r4, ip
  403576:	4684      	mov	ip, r0
  403578:	e007      	b.n	40358a <_vfiprintf_r+0x89a>
  40357a:	f101 0e02 	add.w	lr, r1, #2
  40357e:	f10c 0c08 	add.w	ip, ip, #8
  403582:	4601      	mov	r1, r0
  403584:	3f10      	subs	r7, #16
  403586:	2f10      	cmp	r7, #16
  403588:	dd11      	ble.n	4035ae <_vfiprintf_r+0x8be>
  40358a:	1c48      	adds	r0, r1, #1
  40358c:	3210      	adds	r2, #16
  40358e:	2807      	cmp	r0, #7
  403590:	920f      	str	r2, [sp, #60]	; 0x3c
  403592:	f8cc 5000 	str.w	r5, [ip]
  403596:	f8cc 3004 	str.w	r3, [ip, #4]
  40359a:	900e      	str	r0, [sp, #56]	; 0x38
  40359c:	dded      	ble.n	40357a <_vfiprintf_r+0x88a>
  40359e:	b9c2      	cbnz	r2, 4035d2 <_vfiprintf_r+0x8e2>
  4035a0:	3f10      	subs	r7, #16
  4035a2:	2f10      	cmp	r7, #16
  4035a4:	f04f 0e01 	mov.w	lr, #1
  4035a8:	4611      	mov	r1, r2
  4035aa:	46d4      	mov	ip, sl
  4035ac:	dced      	bgt.n	40358a <_vfiprintf_r+0x89a>
  4035ae:	4663      	mov	r3, ip
  4035b0:	46a4      	mov	ip, r4
  4035b2:	461c      	mov	r4, r3
  4035b4:	443a      	add	r2, r7
  4035b6:	f1be 0f07 	cmp.w	lr, #7
  4035ba:	920f      	str	r2, [sp, #60]	; 0x3c
  4035bc:	e884 00a0 	stmia.w	r4, {r5, r7}
  4035c0:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  4035c4:	f300 80ef 	bgt.w	4037a6 <_vfiprintf_r+0xab6>
  4035c8:	3408      	adds	r4, #8
  4035ca:	f10e 0001 	add.w	r0, lr, #1
  4035ce:	4671      	mov	r1, lr
  4035d0:	e6f1      	b.n	4033b6 <_vfiprintf_r+0x6c6>
  4035d2:	9801      	ldr	r0, [sp, #4]
  4035d4:	9900      	ldr	r1, [sp, #0]
  4035d6:	9305      	str	r3, [sp, #20]
  4035d8:	aa0d      	add	r2, sp, #52	; 0x34
  4035da:	f7ff fb4d 	bl	402c78 <__sprint_r.part.0>
  4035de:	2800      	cmp	r0, #0
  4035e0:	f47f af4a 	bne.w	403478 <_vfiprintf_r+0x788>
  4035e4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4035e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4035e8:	9b05      	ldr	r3, [sp, #20]
  4035ea:	f101 0e01 	add.w	lr, r1, #1
  4035ee:	46d4      	mov	ip, sl
  4035f0:	e7c8      	b.n	403584 <_vfiprintf_r+0x894>
  4035f2:	2a00      	cmp	r2, #0
  4035f4:	f040 80c6 	bne.w	403784 <_vfiprintf_r+0xa94>
  4035f8:	9b05      	ldr	r3, [sp, #20]
  4035fa:	2b00      	cmp	r3, #0
  4035fc:	f000 8086 	beq.w	40370c <_vfiprintf_r+0xa1c>
  403600:	aa0c      	add	r2, sp, #48	; 0x30
  403602:	2302      	movs	r3, #2
  403604:	921a      	str	r2, [sp, #104]	; 0x68
  403606:	4608      	mov	r0, r1
  403608:	931b      	str	r3, [sp, #108]	; 0x6c
  40360a:	461a      	mov	r2, r3
  40360c:	4654      	mov	r4, sl
  40360e:	e6cb      	b.n	4033a8 <_vfiprintf_r+0x6b8>
  403610:	2a00      	cmp	r2, #0
  403612:	f040 80a6 	bne.w	403762 <_vfiprintf_r+0xa72>
  403616:	2001      	movs	r0, #1
  403618:	4611      	mov	r1, r2
  40361a:	4654      	mov	r4, sl
  40361c:	e6c7      	b.n	4033ae <_vfiprintf_r+0x6be>
  40361e:	bb03      	cbnz	r3, 403662 <_vfiprintf_r+0x972>
  403620:	f018 0f01 	tst.w	r8, #1
  403624:	d01d      	beq.n	403662 <_vfiprintf_r+0x972>
  403626:	ab2a      	add	r3, sp, #168	; 0xa8
  403628:	2230      	movs	r2, #48	; 0x30
  40362a:	f803 2d41 	strb.w	r2, [r3, #-65]!
  40362e:	ebc3 090a 	rsb	r9, r3, sl
  403632:	9307      	str	r3, [sp, #28]
  403634:	e48e      	b.n	402f54 <_vfiprintf_r+0x264>
  403636:	9809      	ldr	r0, [sp, #36]	; 0x24
  403638:	46d1      	mov	r9, sl
  40363a:	0933      	lsrs	r3, r6, #4
  40363c:	f006 010f 	and.w	r1, r6, #15
  403640:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  403644:	093a      	lsrs	r2, r7, #4
  403646:	461e      	mov	r6, r3
  403648:	4617      	mov	r7, r2
  40364a:	5c43      	ldrb	r3, [r0, r1]
  40364c:	f809 3d01 	strb.w	r3, [r9, #-1]!
  403650:	ea56 0307 	orrs.w	r3, r6, r7
  403654:	d1f1      	bne.n	40363a <_vfiprintf_r+0x94a>
  403656:	464b      	mov	r3, r9
  403658:	f8cd 901c 	str.w	r9, [sp, #28]
  40365c:	ebc3 090a 	rsb	r9, r3, sl
  403660:	e478      	b.n	402f54 <_vfiprintf_r+0x264>
  403662:	f8cd a01c 	str.w	sl, [sp, #28]
  403666:	e475      	b.n	402f54 <_vfiprintf_r+0x264>
  403668:	2302      	movs	r3, #2
  40366a:	e444      	b.n	402ef6 <_vfiprintf_r+0x206>
  40366c:	0040838c 	.word	0x0040838c
  403670:	0040839c 	.word	0x0040839c
  403674:	2a00      	cmp	r2, #0
  403676:	f040 80d7 	bne.w	403828 <_vfiprintf_r+0xb38>
  40367a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40367e:	2b00      	cmp	r3, #0
  403680:	f000 80ae 	beq.w	4037e0 <_vfiprintf_r+0xaf0>
  403684:	2301      	movs	r3, #1
  403686:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  40368a:	4618      	mov	r0, r3
  40368c:	931b      	str	r3, [sp, #108]	; 0x6c
  40368e:	461a      	mov	r2, r3
  403690:	911a      	str	r1, [sp, #104]	; 0x68
  403692:	4654      	mov	r4, sl
  403694:	e679      	b.n	40338a <_vfiprintf_r+0x69a>
  403696:	9a03      	ldr	r2, [sp, #12]
  403698:	1b95      	subs	r5, r2, r6
  40369a:	2d00      	cmp	r5, #0
  40369c:	4652      	mov	r2, sl
  40369e:	f73f af0a 	bgt.w	4034b6 <_vfiprintf_r+0x7c6>
  4036a2:	e6c9      	b.n	403438 <_vfiprintf_r+0x748>
  4036a4:	465d      	mov	r5, fp
  4036a6:	f7ff bb7c 	b.w	402da2 <_vfiprintf_r+0xb2>
  4036aa:	9801      	ldr	r0, [sp, #4]
  4036ac:	9900      	ldr	r1, [sp, #0]
  4036ae:	aa0d      	add	r2, sp, #52	; 0x34
  4036b0:	f7ff fae2 	bl	402c78 <__sprint_r.part.0>
  4036b4:	2800      	cmp	r0, #0
  4036b6:	f47f aedf 	bne.w	403478 <_vfiprintf_r+0x788>
  4036ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4036bc:	4652      	mov	r2, sl
  4036be:	e6f3      	b.n	4034a8 <_vfiprintf_r+0x7b8>
  4036c0:	9904      	ldr	r1, [sp, #16]
  4036c2:	460a      	mov	r2, r1
  4036c4:	3204      	adds	r2, #4
  4036c6:	680e      	ldr	r6, [r1, #0]
  4036c8:	9204      	str	r2, [sp, #16]
  4036ca:	2700      	movs	r7, #0
  4036cc:	e413      	b.n	402ef6 <_vfiprintf_r+0x206>
  4036ce:	3204      	adds	r2, #4
  4036d0:	681e      	ldr	r6, [r3, #0]
  4036d2:	9204      	str	r2, [sp, #16]
  4036d4:	2301      	movs	r3, #1
  4036d6:	2700      	movs	r7, #0
  4036d8:	e40d      	b.n	402ef6 <_vfiprintf_r+0x206>
  4036da:	6816      	ldr	r6, [r2, #0]
  4036dc:	3204      	adds	r2, #4
  4036de:	9204      	str	r2, [sp, #16]
  4036e0:	2700      	movs	r7, #0
  4036e2:	e52d      	b.n	403140 <_vfiprintf_r+0x450>
  4036e4:	9a04      	ldr	r2, [sp, #16]
  4036e6:	6816      	ldr	r6, [r2, #0]
  4036e8:	4613      	mov	r3, r2
  4036ea:	3304      	adds	r3, #4
  4036ec:	17f7      	asrs	r7, r6, #31
  4036ee:	9304      	str	r3, [sp, #16]
  4036f0:	4632      	mov	r2, r6
  4036f2:	463b      	mov	r3, r7
  4036f4:	e4bf      	b.n	403076 <_vfiprintf_r+0x386>
  4036f6:	9801      	ldr	r0, [sp, #4]
  4036f8:	9900      	ldr	r1, [sp, #0]
  4036fa:	aa0d      	add	r2, sp, #52	; 0x34
  4036fc:	f7ff fabc 	bl	402c78 <__sprint_r.part.0>
  403700:	2800      	cmp	r0, #0
  403702:	f47f aeb9 	bne.w	403478 <_vfiprintf_r+0x788>
  403706:	4654      	mov	r4, sl
  403708:	f7ff bbbe 	b.w	402e88 <_vfiprintf_r+0x198>
  40370c:	4608      	mov	r0, r1
  40370e:	4654      	mov	r4, sl
  403710:	4611      	mov	r1, r2
  403712:	e64c      	b.n	4033ae <_vfiprintf_r+0x6be>
  403714:	46d1      	mov	r9, sl
  403716:	f8cd c014 	str.w	ip, [sp, #20]
  40371a:	4630      	mov	r0, r6
  40371c:	4639      	mov	r1, r7
  40371e:	220a      	movs	r2, #10
  403720:	2300      	movs	r3, #0
  403722:	f003 fead 	bl	407480 <__aeabi_uldivmod>
  403726:	3230      	adds	r2, #48	; 0x30
  403728:	4630      	mov	r0, r6
  40372a:	4639      	mov	r1, r7
  40372c:	f809 2d01 	strb.w	r2, [r9, #-1]!
  403730:	2300      	movs	r3, #0
  403732:	220a      	movs	r2, #10
  403734:	f003 fea4 	bl	407480 <__aeabi_uldivmod>
  403738:	4606      	mov	r6, r0
  40373a:	460f      	mov	r7, r1
  40373c:	ea56 0307 	orrs.w	r3, r6, r7
  403740:	d1eb      	bne.n	40371a <_vfiprintf_r+0xa2a>
  403742:	f8dd c014 	ldr.w	ip, [sp, #20]
  403746:	e786      	b.n	403656 <_vfiprintf_r+0x966>
  403748:	2b30      	cmp	r3, #48	; 0x30
  40374a:	9b07      	ldr	r3, [sp, #28]
  40374c:	d086      	beq.n	40365c <_vfiprintf_r+0x96c>
  40374e:	3b01      	subs	r3, #1
  403750:	461a      	mov	r2, r3
  403752:	9307      	str	r3, [sp, #28]
  403754:	2330      	movs	r3, #48	; 0x30
  403756:	ebc2 090a 	rsb	r9, r2, sl
  40375a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40375e:	f7ff bbf9 	b.w	402f54 <_vfiprintf_r+0x264>
  403762:	9801      	ldr	r0, [sp, #4]
  403764:	9900      	ldr	r1, [sp, #0]
  403766:	f8cd c014 	str.w	ip, [sp, #20]
  40376a:	aa0d      	add	r2, sp, #52	; 0x34
  40376c:	f7ff fa84 	bl	402c78 <__sprint_r.part.0>
  403770:	2800      	cmp	r0, #0
  403772:	f47f ae81 	bne.w	403478 <_vfiprintf_r+0x788>
  403776:	990e      	ldr	r1, [sp, #56]	; 0x38
  403778:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40377a:	f8dd c014 	ldr.w	ip, [sp, #20]
  40377e:	1c48      	adds	r0, r1, #1
  403780:	4654      	mov	r4, sl
  403782:	e614      	b.n	4033ae <_vfiprintf_r+0x6be>
  403784:	9801      	ldr	r0, [sp, #4]
  403786:	9900      	ldr	r1, [sp, #0]
  403788:	f8cd c020 	str.w	ip, [sp, #32]
  40378c:	aa0d      	add	r2, sp, #52	; 0x34
  40378e:	f7ff fa73 	bl	402c78 <__sprint_r.part.0>
  403792:	2800      	cmp	r0, #0
  403794:	f47f ae70 	bne.w	403478 <_vfiprintf_r+0x788>
  403798:	990e      	ldr	r1, [sp, #56]	; 0x38
  40379a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40379c:	f8dd c020 	ldr.w	ip, [sp, #32]
  4037a0:	1c48      	adds	r0, r1, #1
  4037a2:	4654      	mov	r4, sl
  4037a4:	e5f4      	b.n	403390 <_vfiprintf_r+0x6a0>
  4037a6:	2a00      	cmp	r2, #0
  4037a8:	d167      	bne.n	40387a <_vfiprintf_r+0xb8a>
  4037aa:	2001      	movs	r0, #1
  4037ac:	4611      	mov	r1, r2
  4037ae:	4654      	mov	r4, sl
  4037b0:	e601      	b.n	4033b6 <_vfiprintf_r+0x6c6>
  4037b2:	9801      	ldr	r0, [sp, #4]
  4037b4:	9900      	ldr	r1, [sp, #0]
  4037b6:	aa0d      	add	r2, sp, #52	; 0x34
  4037b8:	f7ff fa5e 	bl	402c78 <__sprint_r.part.0>
  4037bc:	2800      	cmp	r0, #0
  4037be:	f47f ae5b 	bne.w	403478 <_vfiprintf_r+0x788>
  4037c2:	980e      	ldr	r0, [sp, #56]	; 0x38
  4037c4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4037c6:	3001      	adds	r0, #1
  4037c8:	4654      	mov	r4, sl
  4037ca:	e624      	b.n	403416 <_vfiprintf_r+0x726>
  4037cc:	252d      	movs	r5, #45	; 0x2d
  4037ce:	4276      	negs	r6, r6
  4037d0:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4037d4:	f88d 502f 	strb.w	r5, [sp, #47]	; 0x2f
  4037d8:	46e1      	mov	r9, ip
  4037da:	2301      	movs	r3, #1
  4037dc:	f7ff bb91 	b.w	402f02 <_vfiprintf_r+0x212>
  4037e0:	9b05      	ldr	r3, [sp, #20]
  4037e2:	4611      	mov	r1, r2
  4037e4:	2001      	movs	r0, #1
  4037e6:	4654      	mov	r4, sl
  4037e8:	2b00      	cmp	r3, #0
  4037ea:	f43f ade4 	beq.w	4033b6 <_vfiprintf_r+0x6c6>
  4037ee:	aa0c      	add	r2, sp, #48	; 0x30
  4037f0:	2302      	movs	r3, #2
  4037f2:	e88a 000c 	stmia.w	sl, {r2, r3}
  4037f6:	461a      	mov	r2, r3
  4037f8:	e5d6      	b.n	4033a8 <_vfiprintf_r+0x6b8>
  4037fa:	f018 0f10 	tst.w	r8, #16
  4037fe:	d10b      	bne.n	403818 <_vfiprintf_r+0xb28>
  403800:	f018 0f40 	tst.w	r8, #64	; 0x40
  403804:	d008      	beq.n	403818 <_vfiprintf_r+0xb28>
  403806:	9a04      	ldr	r2, [sp, #16]
  403808:	6813      	ldr	r3, [r2, #0]
  40380a:	3204      	adds	r2, #4
  40380c:	9204      	str	r2, [sp, #16]
  40380e:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  403812:	801a      	strh	r2, [r3, #0]
  403814:	f7ff ba9e 	b.w	402d54 <_vfiprintf_r+0x64>
  403818:	9a04      	ldr	r2, [sp, #16]
  40381a:	6813      	ldr	r3, [r2, #0]
  40381c:	3204      	adds	r2, #4
  40381e:	9204      	str	r2, [sp, #16]
  403820:	9a02      	ldr	r2, [sp, #8]
  403822:	601a      	str	r2, [r3, #0]
  403824:	f7ff ba96 	b.w	402d54 <_vfiprintf_r+0x64>
  403828:	9801      	ldr	r0, [sp, #4]
  40382a:	9900      	ldr	r1, [sp, #0]
  40382c:	f8cd c020 	str.w	ip, [sp, #32]
  403830:	aa0d      	add	r2, sp, #52	; 0x34
  403832:	f7ff fa21 	bl	402c78 <__sprint_r.part.0>
  403836:	2800      	cmp	r0, #0
  403838:	f47f ae1e 	bne.w	403478 <_vfiprintf_r+0x788>
  40383c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40383e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403840:	f8dd c020 	ldr.w	ip, [sp, #32]
  403844:	1c48      	adds	r0, r1, #1
  403846:	4654      	mov	r4, sl
  403848:	e591      	b.n	40336e <_vfiprintf_r+0x67e>
  40384a:	f048 0820 	orr.w	r8, r8, #32
  40384e:	f10b 0001 	add.w	r0, fp, #1
  403852:	f89b 3001 	ldrb.w	r3, [fp, #1]
  403856:	f7ff bab4 	b.w	402dc2 <_vfiprintf_r+0xd2>
  40385a:	426d      	negs	r5, r5
  40385c:	9304      	str	r3, [sp, #16]
  40385e:	4658      	mov	r0, fp
  403860:	f7ff bbc6 	b.w	402ff0 <_vfiprintf_r+0x300>
  403864:	9807      	ldr	r0, [sp, #28]
  403866:	9604      	str	r6, [sp, #16]
  403868:	f7fd ff8e 	bl	401788 <strlen>
  40386c:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  403870:	4681      	mov	r9, r0
  403872:	f04f 0c00 	mov.w	ip, #0
  403876:	f7ff bb6d 	b.w	402f54 <_vfiprintf_r+0x264>
  40387a:	9801      	ldr	r0, [sp, #4]
  40387c:	9900      	ldr	r1, [sp, #0]
  40387e:	f8cd c014 	str.w	ip, [sp, #20]
  403882:	aa0d      	add	r2, sp, #52	; 0x34
  403884:	f7ff f9f8 	bl	402c78 <__sprint_r.part.0>
  403888:	2800      	cmp	r0, #0
  40388a:	f47f adf5 	bne.w	403478 <_vfiprintf_r+0x788>
  40388e:	990e      	ldr	r1, [sp, #56]	; 0x38
  403890:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403892:	f8dd c014 	ldr.w	ip, [sp, #20]
  403896:	1c48      	adds	r0, r1, #1
  403898:	4654      	mov	r4, sl
  40389a:	e58c      	b.n	4033b6 <_vfiprintf_r+0x6c6>
  40389c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40389e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4038a0:	4f15      	ldr	r7, [pc, #84]	; (4038f8 <_vfiprintf_r+0xc08>)
  4038a2:	3101      	adds	r1, #1
  4038a4:	f7ff bb98 	b.w	402fd8 <_vfiprintf_r+0x2e8>
  4038a8:	f1bc 0f06 	cmp.w	ip, #6
  4038ac:	bf28      	it	cs
  4038ae:	f04f 0c06 	movcs.w	ip, #6
  4038b2:	4b12      	ldr	r3, [pc, #72]	; (4038fc <_vfiprintf_r+0xc0c>)
  4038b4:	9604      	str	r6, [sp, #16]
  4038b6:	46e1      	mov	r9, ip
  4038b8:	ea2c 76ec 	bic.w	r6, ip, ip, asr #31
  4038bc:	9307      	str	r3, [sp, #28]
  4038be:	e460      	b.n	403182 <_vfiprintf_r+0x492>
  4038c0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4038c2:	4f0d      	ldr	r7, [pc, #52]	; (4038f8 <_vfiprintf_r+0xc08>)
  4038c4:	f101 0e01 	add.w	lr, r1, #1
  4038c8:	e618      	b.n	4034fc <_vfiprintf_r+0x80c>
  4038ca:	46e1      	mov	r9, ip
  4038cc:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  4038d0:	9604      	str	r6, [sp, #16]
  4038d2:	4684      	mov	ip, r0
  4038d4:	f7ff bb3e 	b.w	402f54 <_vfiprintf_r+0x264>
  4038d8:	4686      	mov	lr, r0
  4038da:	e66b      	b.n	4035b4 <_vfiprintf_r+0x8c4>
  4038dc:	9a04      	ldr	r2, [sp, #16]
  4038de:	f89b 3001 	ldrb.w	r3, [fp, #1]
  4038e2:	6816      	ldr	r6, [r2, #0]
  4038e4:	3204      	adds	r2, #4
  4038e6:	2e00      	cmp	r6, #0
  4038e8:	9204      	str	r2, [sp, #16]
  4038ea:	f6bf aa6a 	bge.w	402dc2 <_vfiprintf_r+0xd2>
  4038ee:	f04f 36ff 	mov.w	r6, #4294967295
  4038f2:	f7ff ba66 	b.w	402dc2 <_vfiprintf_r+0xd2>
  4038f6:	bf00      	nop
  4038f8:	0040839c 	.word	0x0040839c
  4038fc:	00408380 	.word	0x00408380

00403900 <__sbprintf>:
  403900:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
  403904:	460c      	mov	r4, r1
  403906:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40390a:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  40390e:	69e7      	ldr	r7, [r4, #28]
  403910:	6e49      	ldr	r1, [r1, #100]	; 0x64
  403912:	f8b4 900e 	ldrh.w	r9, [r4, #14]
  403916:	9119      	str	r1, [sp, #100]	; 0x64
  403918:	ad1a      	add	r5, sp, #104	; 0x68
  40391a:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40391e:	f02e 0e02 	bic.w	lr, lr, #2
  403922:	f04f 0c00 	mov.w	ip, #0
  403926:	9707      	str	r7, [sp, #28]
  403928:	4669      	mov	r1, sp
  40392a:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40392c:	9500      	str	r5, [sp, #0]
  40392e:	9504      	str	r5, [sp, #16]
  403930:	9602      	str	r6, [sp, #8]
  403932:	9605      	str	r6, [sp, #20]
  403934:	f8ad e00c 	strh.w	lr, [sp, #12]
  403938:	f8ad 900e 	strh.w	r9, [sp, #14]
  40393c:	9709      	str	r7, [sp, #36]	; 0x24
  40393e:	f8cd c018 	str.w	ip, [sp, #24]
  403942:	4606      	mov	r6, r0
  403944:	f7ff f9d4 	bl	402cf0 <_vfiprintf_r>
  403948:	1e05      	subs	r5, r0, #0
  40394a:	db07      	blt.n	40395c <__sbprintf+0x5c>
  40394c:	4630      	mov	r0, r6
  40394e:	4669      	mov	r1, sp
  403950:	f001 f90e 	bl	404b70 <_fflush_r>
  403954:	2800      	cmp	r0, #0
  403956:	bf18      	it	ne
  403958:	f04f 35ff 	movne.w	r5, #4294967295
  40395c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  403960:	065b      	lsls	r3, r3, #25
  403962:	d503      	bpl.n	40396c <__sbprintf+0x6c>
  403964:	89a3      	ldrh	r3, [r4, #12]
  403966:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40396a:	81a3      	strh	r3, [r4, #12]
  40396c:	4628      	mov	r0, r5
  40396e:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  403972:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  403976:	bf00      	nop

00403978 <__swsetup_r>:
  403978:	b538      	push	{r3, r4, r5, lr}
  40397a:	4b2f      	ldr	r3, [pc, #188]	; (403a38 <__swsetup_r+0xc0>)
  40397c:	681b      	ldr	r3, [r3, #0]
  40397e:	4605      	mov	r5, r0
  403980:	460c      	mov	r4, r1
  403982:	b113      	cbz	r3, 40398a <__swsetup_r+0x12>
  403984:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403986:	2a00      	cmp	r2, #0
  403988:	d036      	beq.n	4039f8 <__swsetup_r+0x80>
  40398a:	89a2      	ldrh	r2, [r4, #12]
  40398c:	b293      	uxth	r3, r2
  40398e:	0718      	lsls	r0, r3, #28
  403990:	d50c      	bpl.n	4039ac <__swsetup_r+0x34>
  403992:	6920      	ldr	r0, [r4, #16]
  403994:	b1a8      	cbz	r0, 4039c2 <__swsetup_r+0x4a>
  403996:	f013 0201 	ands.w	r2, r3, #1
  40399a:	d01e      	beq.n	4039da <__swsetup_r+0x62>
  40399c:	6963      	ldr	r3, [r4, #20]
  40399e:	2200      	movs	r2, #0
  4039a0:	425b      	negs	r3, r3
  4039a2:	61a3      	str	r3, [r4, #24]
  4039a4:	60a2      	str	r2, [r4, #8]
  4039a6:	b1f0      	cbz	r0, 4039e6 <__swsetup_r+0x6e>
  4039a8:	2000      	movs	r0, #0
  4039aa:	bd38      	pop	{r3, r4, r5, pc}
  4039ac:	06d9      	lsls	r1, r3, #27
  4039ae:	d53b      	bpl.n	403a28 <__swsetup_r+0xb0>
  4039b0:	0758      	lsls	r0, r3, #29
  4039b2:	d425      	bmi.n	403a00 <__swsetup_r+0x88>
  4039b4:	6920      	ldr	r0, [r4, #16]
  4039b6:	f042 0308 	orr.w	r3, r2, #8
  4039ba:	81a3      	strh	r3, [r4, #12]
  4039bc:	b29b      	uxth	r3, r3
  4039be:	2800      	cmp	r0, #0
  4039c0:	d1e9      	bne.n	403996 <__swsetup_r+0x1e>
  4039c2:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4039c6:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4039ca:	d0e4      	beq.n	403996 <__swsetup_r+0x1e>
  4039cc:	4628      	mov	r0, r5
  4039ce:	4621      	mov	r1, r4
  4039d0:	f001 fcd6 	bl	405380 <__smakebuf_r>
  4039d4:	89a3      	ldrh	r3, [r4, #12]
  4039d6:	6920      	ldr	r0, [r4, #16]
  4039d8:	e7dd      	b.n	403996 <__swsetup_r+0x1e>
  4039da:	0799      	lsls	r1, r3, #30
  4039dc:	bf58      	it	pl
  4039de:	6962      	ldrpl	r2, [r4, #20]
  4039e0:	60a2      	str	r2, [r4, #8]
  4039e2:	2800      	cmp	r0, #0
  4039e4:	d1e0      	bne.n	4039a8 <__swsetup_r+0x30>
  4039e6:	89a3      	ldrh	r3, [r4, #12]
  4039e8:	061a      	lsls	r2, r3, #24
  4039ea:	d5de      	bpl.n	4039aa <__swsetup_r+0x32>
  4039ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4039f0:	81a3      	strh	r3, [r4, #12]
  4039f2:	f04f 30ff 	mov.w	r0, #4294967295
  4039f6:	bd38      	pop	{r3, r4, r5, pc}
  4039f8:	4618      	mov	r0, r3
  4039fa:	f001 f94d 	bl	404c98 <__sinit>
  4039fe:	e7c4      	b.n	40398a <__swsetup_r+0x12>
  403a00:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403a02:	b149      	cbz	r1, 403a18 <__swsetup_r+0xa0>
  403a04:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403a08:	4299      	cmp	r1, r3
  403a0a:	d003      	beq.n	403a14 <__swsetup_r+0x9c>
  403a0c:	4628      	mov	r0, r5
  403a0e:	f001 fa1b 	bl	404e48 <_free_r>
  403a12:	89a2      	ldrh	r2, [r4, #12]
  403a14:	2300      	movs	r3, #0
  403a16:	6323      	str	r3, [r4, #48]	; 0x30
  403a18:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  403a1c:	2300      	movs	r3, #0
  403a1e:	6920      	ldr	r0, [r4, #16]
  403a20:	6063      	str	r3, [r4, #4]
  403a22:	b292      	uxth	r2, r2
  403a24:	6020      	str	r0, [r4, #0]
  403a26:	e7c6      	b.n	4039b6 <__swsetup_r+0x3e>
  403a28:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  403a2c:	2309      	movs	r3, #9
  403a2e:	602b      	str	r3, [r5, #0]
  403a30:	f04f 30ff 	mov.w	r0, #4294967295
  403a34:	81a2      	strh	r2, [r4, #12]
  403a36:	bd38      	pop	{r3, r4, r5, pc}
  403a38:	20000430 	.word	0x20000430

00403a3c <register_fini>:
  403a3c:	4b02      	ldr	r3, [pc, #8]	; (403a48 <register_fini+0xc>)
  403a3e:	b113      	cbz	r3, 403a46 <register_fini+0xa>
  403a40:	4802      	ldr	r0, [pc, #8]	; (403a4c <register_fini+0x10>)
  403a42:	f000 b805 	b.w	403a50 <atexit>
  403a46:	4770      	bx	lr
  403a48:	00000000 	.word	0x00000000
  403a4c:	00404cad 	.word	0x00404cad

00403a50 <atexit>:
  403a50:	4601      	mov	r1, r0
  403a52:	2000      	movs	r0, #0
  403a54:	4602      	mov	r2, r0
  403a56:	4603      	mov	r3, r0
  403a58:	f002 bf74 	b.w	406944 <__register_exitproc>

00403a5c <quorem>:
  403a5c:	6902      	ldr	r2, [r0, #16]
  403a5e:	690b      	ldr	r3, [r1, #16]
  403a60:	4293      	cmp	r3, r2
  403a62:	f300 808f 	bgt.w	403b84 <quorem+0x128>
  403a66:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403a6a:	f103 38ff 	add.w	r8, r3, #4294967295
  403a6e:	f101 0714 	add.w	r7, r1, #20
  403a72:	f100 0b14 	add.w	fp, r0, #20
  403a76:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403a7a:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403a7e:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403a82:	b083      	sub	sp, #12
  403a84:	3201      	adds	r2, #1
  403a86:	fbb3 f9f2 	udiv	r9, r3, r2
  403a8a:	eb0b 0304 	add.w	r3, fp, r4
  403a8e:	9400      	str	r4, [sp, #0]
  403a90:	eb07 0a04 	add.w	sl, r7, r4
  403a94:	9301      	str	r3, [sp, #4]
  403a96:	f1b9 0f00 	cmp.w	r9, #0
  403a9a:	d03b      	beq.n	403b14 <quorem+0xb8>
  403a9c:	2600      	movs	r6, #0
  403a9e:	4632      	mov	r2, r6
  403aa0:	46bc      	mov	ip, r7
  403aa2:	46de      	mov	lr, fp
  403aa4:	4634      	mov	r4, r6
  403aa6:	f85c 6b04 	ldr.w	r6, [ip], #4
  403aaa:	f8de 5000 	ldr.w	r5, [lr]
  403aae:	b2b3      	uxth	r3, r6
  403ab0:	0c36      	lsrs	r6, r6, #16
  403ab2:	fb03 4409 	mla	r4, r3, r9, r4
  403ab6:	fb06 f609 	mul.w	r6, r6, r9
  403aba:	eb06 4614 	add.w	r6, r6, r4, lsr #16
  403abe:	b2a3      	uxth	r3, r4
  403ac0:	1ad3      	subs	r3, r2, r3
  403ac2:	b2b4      	uxth	r4, r6
  403ac4:	fa13 f385 	uxtah	r3, r3, r5
  403ac8:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
  403acc:	eb04 4423 	add.w	r4, r4, r3, asr #16
  403ad0:	b29b      	uxth	r3, r3
  403ad2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  403ad6:	45e2      	cmp	sl, ip
  403ad8:	ea4f 4224 	mov.w	r2, r4, asr #16
  403adc:	f84e 3b04 	str.w	r3, [lr], #4
  403ae0:	ea4f 4416 	mov.w	r4, r6, lsr #16
  403ae4:	d2df      	bcs.n	403aa6 <quorem+0x4a>
  403ae6:	9b00      	ldr	r3, [sp, #0]
  403ae8:	f85b 3003 	ldr.w	r3, [fp, r3]
  403aec:	b993      	cbnz	r3, 403b14 <quorem+0xb8>
  403aee:	9c01      	ldr	r4, [sp, #4]
  403af0:	1f23      	subs	r3, r4, #4
  403af2:	459b      	cmp	fp, r3
  403af4:	d20c      	bcs.n	403b10 <quorem+0xb4>
  403af6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403afa:	b94b      	cbnz	r3, 403b10 <quorem+0xb4>
  403afc:	f1a4 0308 	sub.w	r3, r4, #8
  403b00:	e002      	b.n	403b08 <quorem+0xac>
  403b02:	681a      	ldr	r2, [r3, #0]
  403b04:	3b04      	subs	r3, #4
  403b06:	b91a      	cbnz	r2, 403b10 <quorem+0xb4>
  403b08:	459b      	cmp	fp, r3
  403b0a:	f108 38ff 	add.w	r8, r8, #4294967295
  403b0e:	d3f8      	bcc.n	403b02 <quorem+0xa6>
  403b10:	f8c0 8010 	str.w	r8, [r0, #16]
  403b14:	4604      	mov	r4, r0
  403b16:	f002 fa93 	bl	406040 <__mcmp>
  403b1a:	2800      	cmp	r0, #0
  403b1c:	db2e      	blt.n	403b7c <quorem+0x120>
  403b1e:	f109 0901 	add.w	r9, r9, #1
  403b22:	465d      	mov	r5, fp
  403b24:	2300      	movs	r3, #0
  403b26:	f857 1b04 	ldr.w	r1, [r7], #4
  403b2a:	6828      	ldr	r0, [r5, #0]
  403b2c:	b28a      	uxth	r2, r1
  403b2e:	1a9a      	subs	r2, r3, r2
  403b30:	0c09      	lsrs	r1, r1, #16
  403b32:	fa12 f280 	uxtah	r2, r2, r0
  403b36:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  403b3a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403b3e:	b291      	uxth	r1, r2
  403b40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  403b44:	45ba      	cmp	sl, r7
  403b46:	f845 1b04 	str.w	r1, [r5], #4
  403b4a:	ea4f 4323 	mov.w	r3, r3, asr #16
  403b4e:	d2ea      	bcs.n	403b26 <quorem+0xca>
  403b50:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403b54:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403b58:	b982      	cbnz	r2, 403b7c <quorem+0x120>
  403b5a:	1f1a      	subs	r2, r3, #4
  403b5c:	4593      	cmp	fp, r2
  403b5e:	d20b      	bcs.n	403b78 <quorem+0x11c>
  403b60:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403b64:	b942      	cbnz	r2, 403b78 <quorem+0x11c>
  403b66:	3b08      	subs	r3, #8
  403b68:	e002      	b.n	403b70 <quorem+0x114>
  403b6a:	681a      	ldr	r2, [r3, #0]
  403b6c:	3b04      	subs	r3, #4
  403b6e:	b91a      	cbnz	r2, 403b78 <quorem+0x11c>
  403b70:	459b      	cmp	fp, r3
  403b72:	f108 38ff 	add.w	r8, r8, #4294967295
  403b76:	d3f8      	bcc.n	403b6a <quorem+0x10e>
  403b78:	f8c4 8010 	str.w	r8, [r4, #16]
  403b7c:	4648      	mov	r0, r9
  403b7e:	b003      	add	sp, #12
  403b80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b84:	2000      	movs	r0, #0
  403b86:	4770      	bx	lr

00403b88 <_dtoa_r>:
  403b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403b8c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403b8e:	b097      	sub	sp, #92	; 0x5c
  403b90:	4604      	mov	r4, r0
  403b92:	9d23      	ldr	r5, [sp, #140]	; 0x8c
  403b94:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403b98:	b141      	cbz	r1, 403bac <_dtoa_r+0x24>
  403b9a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403b9c:	604a      	str	r2, [r1, #4]
  403b9e:	2301      	movs	r3, #1
  403ba0:	4093      	lsls	r3, r2
  403ba2:	608b      	str	r3, [r1, #8]
  403ba4:	f002 f868 	bl	405c78 <_Bfree>
  403ba8:	2300      	movs	r3, #0
  403baa:	6423      	str	r3, [r4, #64]	; 0x40
  403bac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403bb0:	2b00      	cmp	r3, #0
  403bb2:	4699      	mov	r9, r3
  403bb4:	db36      	blt.n	403c24 <_dtoa_r+0x9c>
  403bb6:	2300      	movs	r3, #0
  403bb8:	602b      	str	r3, [r5, #0]
  403bba:	4ba5      	ldr	r3, [pc, #660]	; (403e50 <_dtoa_r+0x2c8>)
  403bbc:	461a      	mov	r2, r3
  403bbe:	ea09 0303 	and.w	r3, r9, r3
  403bc2:	4293      	cmp	r3, r2
  403bc4:	d017      	beq.n	403bf6 <_dtoa_r+0x6e>
  403bc6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  403bca:	2200      	movs	r2, #0
  403bcc:	4630      	mov	r0, r6
  403bce:	4639      	mov	r1, r7
  403bd0:	2300      	movs	r3, #0
  403bd2:	f003 fbfb 	bl	4073cc <__aeabi_dcmpeq>
  403bd6:	4680      	mov	r8, r0
  403bd8:	2800      	cmp	r0, #0
  403bda:	d02b      	beq.n	403c34 <_dtoa_r+0xac>
  403bdc:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403bde:	2301      	movs	r3, #1
  403be0:	6013      	str	r3, [r2, #0]
  403be2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403be4:	2b00      	cmp	r3, #0
  403be6:	f000 80cb 	beq.w	403d80 <_dtoa_r+0x1f8>
  403bea:	489a      	ldr	r0, [pc, #616]	; (403e54 <_dtoa_r+0x2cc>)
  403bec:	6018      	str	r0, [r3, #0]
  403bee:	3801      	subs	r0, #1
  403bf0:	b017      	add	sp, #92	; 0x5c
  403bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403bf6:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403bf8:	f242 730f 	movw	r3, #9999	; 0x270f
  403bfc:	6013      	str	r3, [r2, #0]
  403bfe:	9b02      	ldr	r3, [sp, #8]
  403c00:	2b00      	cmp	r3, #0
  403c02:	f000 80a6 	beq.w	403d52 <_dtoa_r+0x1ca>
  403c06:	4894      	ldr	r0, [pc, #592]	; (403e58 <_dtoa_r+0x2d0>)
  403c08:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403c0a:	2b00      	cmp	r3, #0
  403c0c:	d0f0      	beq.n	403bf0 <_dtoa_r+0x68>
  403c0e:	78c3      	ldrb	r3, [r0, #3]
  403c10:	2b00      	cmp	r3, #0
  403c12:	f000 80b7 	beq.w	403d84 <_dtoa_r+0x1fc>
  403c16:	f100 0308 	add.w	r3, r0, #8
  403c1a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403c1c:	6013      	str	r3, [r2, #0]
  403c1e:	b017      	add	sp, #92	; 0x5c
  403c20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c24:	9a03      	ldr	r2, [sp, #12]
  403c26:	2301      	movs	r3, #1
  403c28:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
  403c2c:	602b      	str	r3, [r5, #0]
  403c2e:	f8cd 900c 	str.w	r9, [sp, #12]
  403c32:	e7c2      	b.n	403bba <_dtoa_r+0x32>
  403c34:	aa15      	add	r2, sp, #84	; 0x54
  403c36:	ab14      	add	r3, sp, #80	; 0x50
  403c38:	e88d 000c 	stmia.w	sp, {r2, r3}
  403c3c:	4620      	mov	r0, r4
  403c3e:	4632      	mov	r2, r6
  403c40:	463b      	mov	r3, r7
  403c42:	f002 fa8b 	bl	40615c <__d2b>
  403c46:	ea5f 5519 	movs.w	r5, r9, lsr #20
  403c4a:	4683      	mov	fp, r0
  403c4c:	f040 808a 	bne.w	403d64 <_dtoa_r+0x1dc>
  403c50:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  403c54:	9d15      	ldr	r5, [sp, #84]	; 0x54
  403c56:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  403c5a:	4445      	add	r5, r8
  403c5c:	429d      	cmp	r5, r3
  403c5e:	f2c0 8297 	blt.w	404190 <_dtoa_r+0x608>
  403c62:	4a7e      	ldr	r2, [pc, #504]	; (403e5c <_dtoa_r+0x2d4>)
  403c64:	1b52      	subs	r2, r2, r5
  403c66:	fa09 f902 	lsl.w	r9, r9, r2
  403c6a:	9a02      	ldr	r2, [sp, #8]
  403c6c:	f205 4312 	addw	r3, r5, #1042	; 0x412
  403c70:	fa22 f003 	lsr.w	r0, r2, r3
  403c74:	ea49 0000 	orr.w	r0, r9, r0
  403c78:	f003 f8ca 	bl	406e10 <__aeabi_ui2d>
  403c7c:	2301      	movs	r3, #1
  403c7e:	3d01      	subs	r5, #1
  403c80:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403c84:	930d      	str	r3, [sp, #52]	; 0x34
  403c86:	2200      	movs	r2, #0
  403c88:	4b75      	ldr	r3, [pc, #468]	; (403e60 <_dtoa_r+0x2d8>)
  403c8a:	f002 ff83 	bl	406b94 <__aeabi_dsub>
  403c8e:	a36a      	add	r3, pc, #424	; (adr r3, 403e38 <_dtoa_r+0x2b0>)
  403c90:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c94:	f003 f932 	bl	406efc <__aeabi_dmul>
  403c98:	a369      	add	r3, pc, #420	; (adr r3, 403e40 <_dtoa_r+0x2b8>)
  403c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c9e:	f002 ff7b 	bl	406b98 <__adddf3>
  403ca2:	4606      	mov	r6, r0
  403ca4:	4628      	mov	r0, r5
  403ca6:	460f      	mov	r7, r1
  403ca8:	f003 f8c2 	bl	406e30 <__aeabi_i2d>
  403cac:	a366      	add	r3, pc, #408	; (adr r3, 403e48 <_dtoa_r+0x2c0>)
  403cae:	e9d3 2300 	ldrd	r2, r3, [r3]
  403cb2:	f003 f923 	bl	406efc <__aeabi_dmul>
  403cb6:	4602      	mov	r2, r0
  403cb8:	460b      	mov	r3, r1
  403cba:	4630      	mov	r0, r6
  403cbc:	4639      	mov	r1, r7
  403cbe:	f002 ff6b 	bl	406b98 <__adddf3>
  403cc2:	4606      	mov	r6, r0
  403cc4:	460f      	mov	r7, r1
  403cc6:	f003 fbb3 	bl	407430 <__aeabi_d2iz>
  403cca:	4639      	mov	r1, r7
  403ccc:	9004      	str	r0, [sp, #16]
  403cce:	2200      	movs	r2, #0
  403cd0:	4630      	mov	r0, r6
  403cd2:	2300      	movs	r3, #0
  403cd4:	f003 fb84 	bl	4073e0 <__aeabi_dcmplt>
  403cd8:	2800      	cmp	r0, #0
  403cda:	f040 81a6 	bne.w	40402a <_dtoa_r+0x4a2>
  403cde:	9b04      	ldr	r3, [sp, #16]
  403ce0:	2b16      	cmp	r3, #22
  403ce2:	f200 819f 	bhi.w	404024 <_dtoa_r+0x49c>
  403ce6:	9a04      	ldr	r2, [sp, #16]
  403ce8:	4b5e      	ldr	r3, [pc, #376]	; (403e64 <_dtoa_r+0x2dc>)
  403cea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403cee:	e9d3 0100 	ldrd	r0, r1, [r3]
  403cf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403cf6:	f003 fb91 	bl	40741c <__aeabi_dcmpgt>
  403cfa:	2800      	cmp	r0, #0
  403cfc:	f000 824e 	beq.w	40419c <_dtoa_r+0x614>
  403d00:	9b04      	ldr	r3, [sp, #16]
  403d02:	3b01      	subs	r3, #1
  403d04:	9304      	str	r3, [sp, #16]
  403d06:	2300      	movs	r3, #0
  403d08:	930b      	str	r3, [sp, #44]	; 0x2c
  403d0a:	ebc5 0508 	rsb	r5, r5, r8
  403d0e:	f1b5 0a01 	subs.w	sl, r5, #1
  403d12:	f100 81a1 	bmi.w	404058 <_dtoa_r+0x4d0>
  403d16:	2300      	movs	r3, #0
  403d18:	9305      	str	r3, [sp, #20]
  403d1a:	9b04      	ldr	r3, [sp, #16]
  403d1c:	2b00      	cmp	r3, #0
  403d1e:	f2c0 8192 	blt.w	404046 <_dtoa_r+0x4be>
  403d22:	449a      	add	sl, r3
  403d24:	930a      	str	r3, [sp, #40]	; 0x28
  403d26:	2300      	movs	r3, #0
  403d28:	9308      	str	r3, [sp, #32]
  403d2a:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403d2c:	2b09      	cmp	r3, #9
  403d2e:	d82b      	bhi.n	403d88 <_dtoa_r+0x200>
  403d30:	2b05      	cmp	r3, #5
  403d32:	f340 8670 	ble.w	404a16 <_dtoa_r+0xe8e>
  403d36:	3b04      	subs	r3, #4
  403d38:	9320      	str	r3, [sp, #128]	; 0x80
  403d3a:	2500      	movs	r5, #0
  403d3c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403d3e:	3b02      	subs	r3, #2
  403d40:	2b03      	cmp	r3, #3
  403d42:	f200 864e 	bhi.w	4049e2 <_dtoa_r+0xe5a>
  403d46:	e8df f013 	tbh	[pc, r3, lsl #1]
  403d4a:	03cc      	.short	0x03cc
  403d4c:	02b203be 	.word	0x02b203be
  403d50:	0663      	.short	0x0663
  403d52:	4b41      	ldr	r3, [pc, #260]	; (403e58 <_dtoa_r+0x2d0>)
  403d54:	4a44      	ldr	r2, [pc, #272]	; (403e68 <_dtoa_r+0x2e0>)
  403d56:	f3c9 0013 	ubfx	r0, r9, #0, #20
  403d5a:	2800      	cmp	r0, #0
  403d5c:	bf14      	ite	ne
  403d5e:	4618      	movne	r0, r3
  403d60:	4610      	moveq	r0, r2
  403d62:	e751      	b.n	403c08 <_dtoa_r+0x80>
  403d64:	f3c7 0313 	ubfx	r3, r7, #0, #20
  403d68:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  403d6c:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  403d70:	4630      	mov	r0, r6
  403d72:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  403d76:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403d7a:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  403d7e:	e782      	b.n	403c86 <_dtoa_r+0xfe>
  403d80:	483a      	ldr	r0, [pc, #232]	; (403e6c <_dtoa_r+0x2e4>)
  403d82:	e735      	b.n	403bf0 <_dtoa_r+0x68>
  403d84:	1cc3      	adds	r3, r0, #3
  403d86:	e748      	b.n	403c1a <_dtoa_r+0x92>
  403d88:	2100      	movs	r1, #0
  403d8a:	6461      	str	r1, [r4, #68]	; 0x44
  403d8c:	4620      	mov	r0, r4
  403d8e:	9120      	str	r1, [sp, #128]	; 0x80
  403d90:	f001 ff4c 	bl	405c2c <_Balloc>
  403d94:	f04f 33ff 	mov.w	r3, #4294967295
  403d98:	9306      	str	r3, [sp, #24]
  403d9a:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403d9c:	930c      	str	r3, [sp, #48]	; 0x30
  403d9e:	2301      	movs	r3, #1
  403da0:	9007      	str	r0, [sp, #28]
  403da2:	9221      	str	r2, [sp, #132]	; 0x84
  403da4:	6420      	str	r0, [r4, #64]	; 0x40
  403da6:	9309      	str	r3, [sp, #36]	; 0x24
  403da8:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403daa:	2b00      	cmp	r3, #0
  403dac:	f2c0 80d2 	blt.w	403f54 <_dtoa_r+0x3cc>
  403db0:	9a04      	ldr	r2, [sp, #16]
  403db2:	2a0e      	cmp	r2, #14
  403db4:	f300 80ce 	bgt.w	403f54 <_dtoa_r+0x3cc>
  403db8:	4b2a      	ldr	r3, [pc, #168]	; (403e64 <_dtoa_r+0x2dc>)
  403dba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403dbe:	e9d3 8900 	ldrd	r8, r9, [r3]
  403dc2:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403dc4:	2b00      	cmp	r3, #0
  403dc6:	f2c0 838f 	blt.w	4044e8 <_dtoa_r+0x960>
  403dca:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  403dce:	4642      	mov	r2, r8
  403dd0:	464b      	mov	r3, r9
  403dd2:	4630      	mov	r0, r6
  403dd4:	4639      	mov	r1, r7
  403dd6:	f003 f9bb 	bl	407150 <__aeabi_ddiv>
  403dda:	f003 fb29 	bl	407430 <__aeabi_d2iz>
  403dde:	4682      	mov	sl, r0
  403de0:	f003 f826 	bl	406e30 <__aeabi_i2d>
  403de4:	4642      	mov	r2, r8
  403de6:	464b      	mov	r3, r9
  403de8:	f003 f888 	bl	406efc <__aeabi_dmul>
  403dec:	460b      	mov	r3, r1
  403dee:	4602      	mov	r2, r0
  403df0:	4639      	mov	r1, r7
  403df2:	4630      	mov	r0, r6
  403df4:	f002 fece 	bl	406b94 <__aeabi_dsub>
  403df8:	9d07      	ldr	r5, [sp, #28]
  403dfa:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  403dfe:	702b      	strb	r3, [r5, #0]
  403e00:	9b06      	ldr	r3, [sp, #24]
  403e02:	2b01      	cmp	r3, #1
  403e04:	4606      	mov	r6, r0
  403e06:	460f      	mov	r7, r1
  403e08:	f105 0501 	add.w	r5, r5, #1
  403e0c:	d062      	beq.n	403ed4 <_dtoa_r+0x34c>
  403e0e:	2200      	movs	r2, #0
  403e10:	4b17      	ldr	r3, [pc, #92]	; (403e70 <_dtoa_r+0x2e8>)
  403e12:	f003 f873 	bl	406efc <__aeabi_dmul>
  403e16:	2200      	movs	r2, #0
  403e18:	2300      	movs	r3, #0
  403e1a:	4606      	mov	r6, r0
  403e1c:	460f      	mov	r7, r1
  403e1e:	f003 fad5 	bl	4073cc <__aeabi_dcmpeq>
  403e22:	2800      	cmp	r0, #0
  403e24:	f040 8083 	bne.w	403f2e <_dtoa_r+0x3a6>
  403e28:	f8cd b008 	str.w	fp, [sp, #8]
  403e2c:	9405      	str	r4, [sp, #20]
  403e2e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403e32:	9c06      	ldr	r4, [sp, #24]
  403e34:	e029      	b.n	403e8a <_dtoa_r+0x302>
  403e36:	bf00      	nop
  403e38:	636f4361 	.word	0x636f4361
  403e3c:	3fd287a7 	.word	0x3fd287a7
  403e40:	8b60c8b3 	.word	0x8b60c8b3
  403e44:	3fc68a28 	.word	0x3fc68a28
  403e48:	509f79fb 	.word	0x509f79fb
  403e4c:	3fd34413 	.word	0x3fd34413
  403e50:	7ff00000 	.word	0x7ff00000
  403e54:	00408389 	.word	0x00408389
  403e58:	004083b8 	.word	0x004083b8
  403e5c:	fffffc0e 	.word	0xfffffc0e
  403e60:	3ff80000 	.word	0x3ff80000
  403e64:	004083c8 	.word	0x004083c8
  403e68:	004083ac 	.word	0x004083ac
  403e6c:	00408388 	.word	0x00408388
  403e70:	40240000 	.word	0x40240000
  403e74:	f003 f842 	bl	406efc <__aeabi_dmul>
  403e78:	2200      	movs	r2, #0
  403e7a:	2300      	movs	r3, #0
  403e7c:	4606      	mov	r6, r0
  403e7e:	460f      	mov	r7, r1
  403e80:	f003 faa4 	bl	4073cc <__aeabi_dcmpeq>
  403e84:	2800      	cmp	r0, #0
  403e86:	f040 83de 	bne.w	404646 <_dtoa_r+0xabe>
  403e8a:	4642      	mov	r2, r8
  403e8c:	464b      	mov	r3, r9
  403e8e:	4630      	mov	r0, r6
  403e90:	4639      	mov	r1, r7
  403e92:	f003 f95d 	bl	407150 <__aeabi_ddiv>
  403e96:	f003 facb 	bl	407430 <__aeabi_d2iz>
  403e9a:	4682      	mov	sl, r0
  403e9c:	f002 ffc8 	bl	406e30 <__aeabi_i2d>
  403ea0:	4642      	mov	r2, r8
  403ea2:	464b      	mov	r3, r9
  403ea4:	f003 f82a 	bl	406efc <__aeabi_dmul>
  403ea8:	4602      	mov	r2, r0
  403eaa:	460b      	mov	r3, r1
  403eac:	4630      	mov	r0, r6
  403eae:	4639      	mov	r1, r7
  403eb0:	f002 fe70 	bl	406b94 <__aeabi_dsub>
  403eb4:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  403eb8:	f805 eb01 	strb.w	lr, [r5], #1
  403ebc:	ebcb 0e05 	rsb	lr, fp, r5
  403ec0:	4574      	cmp	r4, lr
  403ec2:	4606      	mov	r6, r0
  403ec4:	460f      	mov	r7, r1
  403ec6:	f04f 0200 	mov.w	r2, #0
  403eca:	4bb5      	ldr	r3, [pc, #724]	; (4041a0 <_dtoa_r+0x618>)
  403ecc:	d1d2      	bne.n	403e74 <_dtoa_r+0x2ec>
  403ece:	f8dd b008 	ldr.w	fp, [sp, #8]
  403ed2:	9c05      	ldr	r4, [sp, #20]
  403ed4:	4632      	mov	r2, r6
  403ed6:	463b      	mov	r3, r7
  403ed8:	4630      	mov	r0, r6
  403eda:	4639      	mov	r1, r7
  403edc:	f002 fe5c 	bl	406b98 <__adddf3>
  403ee0:	4606      	mov	r6, r0
  403ee2:	460f      	mov	r7, r1
  403ee4:	4640      	mov	r0, r8
  403ee6:	4649      	mov	r1, r9
  403ee8:	4632      	mov	r2, r6
  403eea:	463b      	mov	r3, r7
  403eec:	f003 fa78 	bl	4073e0 <__aeabi_dcmplt>
  403ef0:	b948      	cbnz	r0, 403f06 <_dtoa_r+0x37e>
  403ef2:	4640      	mov	r0, r8
  403ef4:	4649      	mov	r1, r9
  403ef6:	4632      	mov	r2, r6
  403ef8:	463b      	mov	r3, r7
  403efa:	f003 fa67 	bl	4073cc <__aeabi_dcmpeq>
  403efe:	b1b0      	cbz	r0, 403f2e <_dtoa_r+0x3a6>
  403f00:	f01a 0f01 	tst.w	sl, #1
  403f04:	d013      	beq.n	403f2e <_dtoa_r+0x3a6>
  403f06:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403f0a:	9907      	ldr	r1, [sp, #28]
  403f0c:	1e6b      	subs	r3, r5, #1
  403f0e:	e004      	b.n	403f1a <_dtoa_r+0x392>
  403f10:	428b      	cmp	r3, r1
  403f12:	f000 8440 	beq.w	404796 <_dtoa_r+0xc0e>
  403f16:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403f1a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403f1e:	f103 0501 	add.w	r5, r3, #1
  403f22:	461a      	mov	r2, r3
  403f24:	d0f4      	beq.n	403f10 <_dtoa_r+0x388>
  403f26:	f108 0301 	add.w	r3, r8, #1
  403f2a:	b2db      	uxtb	r3, r3
  403f2c:	7013      	strb	r3, [r2, #0]
  403f2e:	4620      	mov	r0, r4
  403f30:	4659      	mov	r1, fp
  403f32:	f001 fea1 	bl	405c78 <_Bfree>
  403f36:	2200      	movs	r2, #0
  403f38:	9b04      	ldr	r3, [sp, #16]
  403f3a:	702a      	strb	r2, [r5, #0]
  403f3c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403f3e:	3301      	adds	r3, #1
  403f40:	6013      	str	r3, [r2, #0]
  403f42:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403f44:	2b00      	cmp	r3, #0
  403f46:	f000 8345 	beq.w	4045d4 <_dtoa_r+0xa4c>
  403f4a:	9807      	ldr	r0, [sp, #28]
  403f4c:	601d      	str	r5, [r3, #0]
  403f4e:	b017      	add	sp, #92	; 0x5c
  403f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f54:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403f56:	2a00      	cmp	r2, #0
  403f58:	f000 8084 	beq.w	404064 <_dtoa_r+0x4dc>
  403f5c:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403f5e:	2a01      	cmp	r2, #1
  403f60:	f340 8304 	ble.w	40456c <_dtoa_r+0x9e4>
  403f64:	9b06      	ldr	r3, [sp, #24]
  403f66:	1e5f      	subs	r7, r3, #1
  403f68:	9b08      	ldr	r3, [sp, #32]
  403f6a:	42bb      	cmp	r3, r7
  403f6c:	f2c0 83a9 	blt.w	4046c2 <_dtoa_r+0xb3a>
  403f70:	1bdf      	subs	r7, r3, r7
  403f72:	9b06      	ldr	r3, [sp, #24]
  403f74:	2b00      	cmp	r3, #0
  403f76:	f2c0 849c 	blt.w	4048b2 <_dtoa_r+0xd2a>
  403f7a:	9d05      	ldr	r5, [sp, #20]
  403f7c:	9b06      	ldr	r3, [sp, #24]
  403f7e:	9a05      	ldr	r2, [sp, #20]
  403f80:	4620      	mov	r0, r4
  403f82:	441a      	add	r2, r3
  403f84:	2101      	movs	r1, #1
  403f86:	9205      	str	r2, [sp, #20]
  403f88:	449a      	add	sl, r3
  403f8a:	f001 ff0f 	bl	405dac <__i2b>
  403f8e:	4606      	mov	r6, r0
  403f90:	b165      	cbz	r5, 403fac <_dtoa_r+0x424>
  403f92:	f1ba 0f00 	cmp.w	sl, #0
  403f96:	dd09      	ble.n	403fac <_dtoa_r+0x424>
  403f98:	45aa      	cmp	sl, r5
  403f9a:	9a05      	ldr	r2, [sp, #20]
  403f9c:	4653      	mov	r3, sl
  403f9e:	bfa8      	it	ge
  403fa0:	462b      	movge	r3, r5
  403fa2:	1ad2      	subs	r2, r2, r3
  403fa4:	9205      	str	r2, [sp, #20]
  403fa6:	1aed      	subs	r5, r5, r3
  403fa8:	ebc3 0a0a 	rsb	sl, r3, sl
  403fac:	9b08      	ldr	r3, [sp, #32]
  403fae:	2b00      	cmp	r3, #0
  403fb0:	dd1a      	ble.n	403fe8 <_dtoa_r+0x460>
  403fb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403fb4:	2b00      	cmp	r3, #0
  403fb6:	f000 837d 	beq.w	4046b4 <_dtoa_r+0xb2c>
  403fba:	2f00      	cmp	r7, #0
  403fbc:	dd10      	ble.n	403fe0 <_dtoa_r+0x458>
  403fbe:	4631      	mov	r1, r6
  403fc0:	463a      	mov	r2, r7
  403fc2:	4620      	mov	r0, r4
  403fc4:	f001 ff96 	bl	405ef4 <__pow5mult>
  403fc8:	4606      	mov	r6, r0
  403fca:	465a      	mov	r2, fp
  403fcc:	4631      	mov	r1, r6
  403fce:	4620      	mov	r0, r4
  403fd0:	f001 fef6 	bl	405dc0 <__multiply>
  403fd4:	4659      	mov	r1, fp
  403fd6:	4680      	mov	r8, r0
  403fd8:	4620      	mov	r0, r4
  403fda:	f001 fe4d 	bl	405c78 <_Bfree>
  403fde:	46c3      	mov	fp, r8
  403fe0:	9b08      	ldr	r3, [sp, #32]
  403fe2:	1bda      	subs	r2, r3, r7
  403fe4:	f040 82a2 	bne.w	40452c <_dtoa_r+0x9a4>
  403fe8:	4620      	mov	r0, r4
  403fea:	2101      	movs	r1, #1
  403fec:	f001 fede 	bl	405dac <__i2b>
  403ff0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ff2:	2b00      	cmp	r3, #0
  403ff4:	4680      	mov	r8, r0
  403ff6:	dd39      	ble.n	40406c <_dtoa_r+0x4e4>
  403ff8:	4601      	mov	r1, r0
  403ffa:	461a      	mov	r2, r3
  403ffc:	4620      	mov	r0, r4
  403ffe:	f001 ff79 	bl	405ef4 <__pow5mult>
  404002:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404004:	2b01      	cmp	r3, #1
  404006:	4680      	mov	r8, r0
  404008:	f340 8296 	ble.w	404538 <_dtoa_r+0x9b0>
  40400c:	f04f 0900 	mov.w	r9, #0
  404010:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404014:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  404018:	6918      	ldr	r0, [r3, #16]
  40401a:	f001 fe79 	bl	405d10 <__hi0bits>
  40401e:	f1c0 0020 	rsb	r0, r0, #32
  404022:	e02d      	b.n	404080 <_dtoa_r+0x4f8>
  404024:	2301      	movs	r3, #1
  404026:	930b      	str	r3, [sp, #44]	; 0x2c
  404028:	e66f      	b.n	403d0a <_dtoa_r+0x182>
  40402a:	9804      	ldr	r0, [sp, #16]
  40402c:	f002 ff00 	bl	406e30 <__aeabi_i2d>
  404030:	4632      	mov	r2, r6
  404032:	463b      	mov	r3, r7
  404034:	f003 f9ca 	bl	4073cc <__aeabi_dcmpeq>
  404038:	2800      	cmp	r0, #0
  40403a:	f47f ae50 	bne.w	403cde <_dtoa_r+0x156>
  40403e:	9b04      	ldr	r3, [sp, #16]
  404040:	3b01      	subs	r3, #1
  404042:	9304      	str	r3, [sp, #16]
  404044:	e64b      	b.n	403cde <_dtoa_r+0x156>
  404046:	9a05      	ldr	r2, [sp, #20]
  404048:	9b04      	ldr	r3, [sp, #16]
  40404a:	1ad2      	subs	r2, r2, r3
  40404c:	425b      	negs	r3, r3
  40404e:	9308      	str	r3, [sp, #32]
  404050:	2300      	movs	r3, #0
  404052:	9205      	str	r2, [sp, #20]
  404054:	930a      	str	r3, [sp, #40]	; 0x28
  404056:	e668      	b.n	403d2a <_dtoa_r+0x1a2>
  404058:	f1ca 0300 	rsb	r3, sl, #0
  40405c:	9305      	str	r3, [sp, #20]
  40405e:	f04f 0a00 	mov.w	sl, #0
  404062:	e65a      	b.n	403d1a <_dtoa_r+0x192>
  404064:	9f08      	ldr	r7, [sp, #32]
  404066:	9d05      	ldr	r5, [sp, #20]
  404068:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40406a:	e791      	b.n	403f90 <_dtoa_r+0x408>
  40406c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40406e:	2b01      	cmp	r3, #1
  404070:	f340 82b3 	ble.w	4045da <_dtoa_r+0xa52>
  404074:	f04f 0900 	mov.w	r9, #0
  404078:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40407a:	2b00      	cmp	r3, #0
  40407c:	d1c8      	bne.n	404010 <_dtoa_r+0x488>
  40407e:	2001      	movs	r0, #1
  404080:	4450      	add	r0, sl
  404082:	f010 001f 	ands.w	r0, r0, #31
  404086:	f000 8081 	beq.w	40418c <_dtoa_r+0x604>
  40408a:	f1c0 0320 	rsb	r3, r0, #32
  40408e:	2b04      	cmp	r3, #4
  404090:	f340 84b8 	ble.w	404a04 <_dtoa_r+0xe7c>
  404094:	f1c0 001c 	rsb	r0, r0, #28
  404098:	9b05      	ldr	r3, [sp, #20]
  40409a:	4403      	add	r3, r0
  40409c:	9305      	str	r3, [sp, #20]
  40409e:	4405      	add	r5, r0
  4040a0:	4482      	add	sl, r0
  4040a2:	9b05      	ldr	r3, [sp, #20]
  4040a4:	2b00      	cmp	r3, #0
  4040a6:	dd05      	ble.n	4040b4 <_dtoa_r+0x52c>
  4040a8:	4659      	mov	r1, fp
  4040aa:	461a      	mov	r2, r3
  4040ac:	4620      	mov	r0, r4
  4040ae:	f001 ff71 	bl	405f94 <__lshift>
  4040b2:	4683      	mov	fp, r0
  4040b4:	f1ba 0f00 	cmp.w	sl, #0
  4040b8:	dd05      	ble.n	4040c6 <_dtoa_r+0x53e>
  4040ba:	4641      	mov	r1, r8
  4040bc:	4652      	mov	r2, sl
  4040be:	4620      	mov	r0, r4
  4040c0:	f001 ff68 	bl	405f94 <__lshift>
  4040c4:	4680      	mov	r8, r0
  4040c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4040c8:	2b00      	cmp	r3, #0
  4040ca:	f040 8268 	bne.w	40459e <_dtoa_r+0xa16>
  4040ce:	9b06      	ldr	r3, [sp, #24]
  4040d0:	2b00      	cmp	r3, #0
  4040d2:	f340 8295 	ble.w	404600 <_dtoa_r+0xa78>
  4040d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4040d8:	2b00      	cmp	r3, #0
  4040da:	d171      	bne.n	4041c0 <_dtoa_r+0x638>
  4040dc:	f8dd 901c 	ldr.w	r9, [sp, #28]
  4040e0:	9f06      	ldr	r7, [sp, #24]
  4040e2:	464d      	mov	r5, r9
  4040e4:	e002      	b.n	4040ec <_dtoa_r+0x564>
  4040e6:	f001 fdd1 	bl	405c8c <__multadd>
  4040ea:	4683      	mov	fp, r0
  4040ec:	4641      	mov	r1, r8
  4040ee:	4658      	mov	r0, fp
  4040f0:	f7ff fcb4 	bl	403a5c <quorem>
  4040f4:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  4040f8:	f805 cb01 	strb.w	ip, [r5], #1
  4040fc:	ebc9 0305 	rsb	r3, r9, r5
  404100:	42bb      	cmp	r3, r7
  404102:	4620      	mov	r0, r4
  404104:	4659      	mov	r1, fp
  404106:	f04f 020a 	mov.w	r2, #10
  40410a:	f04f 0300 	mov.w	r3, #0
  40410e:	dbea      	blt.n	4040e6 <_dtoa_r+0x55e>
  404110:	9b07      	ldr	r3, [sp, #28]
  404112:	9a06      	ldr	r2, [sp, #24]
  404114:	2a01      	cmp	r2, #1
  404116:	bfac      	ite	ge
  404118:	189b      	addge	r3, r3, r2
  40411a:	3301      	addlt	r3, #1
  40411c:	461d      	mov	r5, r3
  40411e:	f04f 0a00 	mov.w	sl, #0
  404122:	4659      	mov	r1, fp
  404124:	2201      	movs	r2, #1
  404126:	4620      	mov	r0, r4
  404128:	f8cd c008 	str.w	ip, [sp, #8]
  40412c:	f001 ff32 	bl	405f94 <__lshift>
  404130:	4641      	mov	r1, r8
  404132:	4683      	mov	fp, r0
  404134:	f001 ff84 	bl	406040 <__mcmp>
  404138:	2800      	cmp	r0, #0
  40413a:	f8dd c008 	ldr.w	ip, [sp, #8]
  40413e:	f340 82f6 	ble.w	40472e <_dtoa_r+0xba6>
  404142:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  404146:	9907      	ldr	r1, [sp, #28]
  404148:	1e6b      	subs	r3, r5, #1
  40414a:	e004      	b.n	404156 <_dtoa_r+0x5ce>
  40414c:	428b      	cmp	r3, r1
  40414e:	f000 8273 	beq.w	404638 <_dtoa_r+0xab0>
  404152:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  404156:	2a39      	cmp	r2, #57	; 0x39
  404158:	f103 0501 	add.w	r5, r3, #1
  40415c:	d0f6      	beq.n	40414c <_dtoa_r+0x5c4>
  40415e:	3201      	adds	r2, #1
  404160:	701a      	strb	r2, [r3, #0]
  404162:	4641      	mov	r1, r8
  404164:	4620      	mov	r0, r4
  404166:	f001 fd87 	bl	405c78 <_Bfree>
  40416a:	2e00      	cmp	r6, #0
  40416c:	f43f aedf 	beq.w	403f2e <_dtoa_r+0x3a6>
  404170:	f1ba 0f00 	cmp.w	sl, #0
  404174:	d005      	beq.n	404182 <_dtoa_r+0x5fa>
  404176:	45b2      	cmp	sl, r6
  404178:	d003      	beq.n	404182 <_dtoa_r+0x5fa>
  40417a:	4651      	mov	r1, sl
  40417c:	4620      	mov	r0, r4
  40417e:	f001 fd7b 	bl	405c78 <_Bfree>
  404182:	4631      	mov	r1, r6
  404184:	4620      	mov	r0, r4
  404186:	f001 fd77 	bl	405c78 <_Bfree>
  40418a:	e6d0      	b.n	403f2e <_dtoa_r+0x3a6>
  40418c:	201c      	movs	r0, #28
  40418e:	e783      	b.n	404098 <_dtoa_r+0x510>
  404190:	4b04      	ldr	r3, [pc, #16]	; (4041a4 <_dtoa_r+0x61c>)
  404192:	9a02      	ldr	r2, [sp, #8]
  404194:	1b5b      	subs	r3, r3, r5
  404196:	fa02 f003 	lsl.w	r0, r2, r3
  40419a:	e56d      	b.n	403c78 <_dtoa_r+0xf0>
  40419c:	900b      	str	r0, [sp, #44]	; 0x2c
  40419e:	e5b4      	b.n	403d0a <_dtoa_r+0x182>
  4041a0:	40240000 	.word	0x40240000
  4041a4:	fffffbee 	.word	0xfffffbee
  4041a8:	4631      	mov	r1, r6
  4041aa:	2300      	movs	r3, #0
  4041ac:	4620      	mov	r0, r4
  4041ae:	220a      	movs	r2, #10
  4041b0:	f001 fd6c 	bl	405c8c <__multadd>
  4041b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4041b6:	2b00      	cmp	r3, #0
  4041b8:	4606      	mov	r6, r0
  4041ba:	f340 840c 	ble.w	4049d6 <_dtoa_r+0xe4e>
  4041be:	9306      	str	r3, [sp, #24]
  4041c0:	2d00      	cmp	r5, #0
  4041c2:	dd05      	ble.n	4041d0 <_dtoa_r+0x648>
  4041c4:	4631      	mov	r1, r6
  4041c6:	462a      	mov	r2, r5
  4041c8:	4620      	mov	r0, r4
  4041ca:	f001 fee3 	bl	405f94 <__lshift>
  4041ce:	4606      	mov	r6, r0
  4041d0:	f1b9 0f00 	cmp.w	r9, #0
  4041d4:	f040 82e9 	bne.w	4047aa <_dtoa_r+0xc22>
  4041d8:	46b1      	mov	r9, r6
  4041da:	9b06      	ldr	r3, [sp, #24]
  4041dc:	9a07      	ldr	r2, [sp, #28]
  4041de:	3b01      	subs	r3, #1
  4041e0:	18d3      	adds	r3, r2, r3
  4041e2:	9308      	str	r3, [sp, #32]
  4041e4:	9b02      	ldr	r3, [sp, #8]
  4041e6:	f003 0301 	and.w	r3, r3, #1
  4041ea:	9309      	str	r3, [sp, #36]	; 0x24
  4041ec:	4617      	mov	r7, r2
  4041ee:	4641      	mov	r1, r8
  4041f0:	4658      	mov	r0, fp
  4041f2:	f7ff fc33 	bl	403a5c <quorem>
  4041f6:	4631      	mov	r1, r6
  4041f8:	4605      	mov	r5, r0
  4041fa:	4658      	mov	r0, fp
  4041fc:	f001 ff20 	bl	406040 <__mcmp>
  404200:	464a      	mov	r2, r9
  404202:	4682      	mov	sl, r0
  404204:	4641      	mov	r1, r8
  404206:	4620      	mov	r0, r4
  404208:	f001 ff3e 	bl	406088 <__mdiff>
  40420c:	68c2      	ldr	r2, [r0, #12]
  40420e:	4603      	mov	r3, r0
  404210:	f105 0c30 	add.w	ip, r5, #48	; 0x30
  404214:	2a00      	cmp	r2, #0
  404216:	f040 81b8 	bne.w	40458a <_dtoa_r+0xa02>
  40421a:	4619      	mov	r1, r3
  40421c:	4658      	mov	r0, fp
  40421e:	f8cd c018 	str.w	ip, [sp, #24]
  404222:	9305      	str	r3, [sp, #20]
  404224:	f001 ff0c 	bl	406040 <__mcmp>
  404228:	9b05      	ldr	r3, [sp, #20]
  40422a:	9002      	str	r0, [sp, #8]
  40422c:	4619      	mov	r1, r3
  40422e:	4620      	mov	r0, r4
  404230:	f001 fd22 	bl	405c78 <_Bfree>
  404234:	9a02      	ldr	r2, [sp, #8]
  404236:	f8dd c018 	ldr.w	ip, [sp, #24]
  40423a:	b92a      	cbnz	r2, 404248 <_dtoa_r+0x6c0>
  40423c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40423e:	b91b      	cbnz	r3, 404248 <_dtoa_r+0x6c0>
  404240:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404242:	2b00      	cmp	r3, #0
  404244:	f000 83a7 	beq.w	404996 <_dtoa_r+0xe0e>
  404248:	f1ba 0f00 	cmp.w	sl, #0
  40424c:	f2c0 8251 	blt.w	4046f2 <_dtoa_r+0xb6a>
  404250:	d105      	bne.n	40425e <_dtoa_r+0x6d6>
  404252:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404254:	b91b      	cbnz	r3, 40425e <_dtoa_r+0x6d6>
  404256:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404258:	2b00      	cmp	r3, #0
  40425a:	f000 824a 	beq.w	4046f2 <_dtoa_r+0xb6a>
  40425e:	2a00      	cmp	r2, #0
  404260:	f300 82b7 	bgt.w	4047d2 <_dtoa_r+0xc4a>
  404264:	9b08      	ldr	r3, [sp, #32]
  404266:	f887 c000 	strb.w	ip, [r7]
  40426a:	f107 0a01 	add.w	sl, r7, #1
  40426e:	429f      	cmp	r7, r3
  404270:	4655      	mov	r5, sl
  404272:	f000 82ba 	beq.w	4047ea <_dtoa_r+0xc62>
  404276:	4659      	mov	r1, fp
  404278:	220a      	movs	r2, #10
  40427a:	2300      	movs	r3, #0
  40427c:	4620      	mov	r0, r4
  40427e:	f001 fd05 	bl	405c8c <__multadd>
  404282:	454e      	cmp	r6, r9
  404284:	4683      	mov	fp, r0
  404286:	4631      	mov	r1, r6
  404288:	4620      	mov	r0, r4
  40428a:	f04f 020a 	mov.w	r2, #10
  40428e:	f04f 0300 	mov.w	r3, #0
  404292:	f000 8174 	beq.w	40457e <_dtoa_r+0x9f6>
  404296:	f001 fcf9 	bl	405c8c <__multadd>
  40429a:	4649      	mov	r1, r9
  40429c:	4606      	mov	r6, r0
  40429e:	220a      	movs	r2, #10
  4042a0:	4620      	mov	r0, r4
  4042a2:	2300      	movs	r3, #0
  4042a4:	f001 fcf2 	bl	405c8c <__multadd>
  4042a8:	4657      	mov	r7, sl
  4042aa:	4681      	mov	r9, r0
  4042ac:	e79f      	b.n	4041ee <_dtoa_r+0x666>
  4042ae:	2301      	movs	r3, #1
  4042b0:	9309      	str	r3, [sp, #36]	; 0x24
  4042b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4042b4:	2b00      	cmp	r3, #0
  4042b6:	f340 8213 	ble.w	4046e0 <_dtoa_r+0xb58>
  4042ba:	461f      	mov	r7, r3
  4042bc:	461e      	mov	r6, r3
  4042be:	930c      	str	r3, [sp, #48]	; 0x30
  4042c0:	9306      	str	r3, [sp, #24]
  4042c2:	2100      	movs	r1, #0
  4042c4:	2f17      	cmp	r7, #23
  4042c6:	6461      	str	r1, [r4, #68]	; 0x44
  4042c8:	d90a      	bls.n	4042e0 <_dtoa_r+0x758>
  4042ca:	2201      	movs	r2, #1
  4042cc:	2304      	movs	r3, #4
  4042ce:	005b      	lsls	r3, r3, #1
  4042d0:	f103 0014 	add.w	r0, r3, #20
  4042d4:	4287      	cmp	r7, r0
  4042d6:	4611      	mov	r1, r2
  4042d8:	f102 0201 	add.w	r2, r2, #1
  4042dc:	d2f7      	bcs.n	4042ce <_dtoa_r+0x746>
  4042de:	6461      	str	r1, [r4, #68]	; 0x44
  4042e0:	4620      	mov	r0, r4
  4042e2:	f001 fca3 	bl	405c2c <_Balloc>
  4042e6:	2e0e      	cmp	r6, #14
  4042e8:	9007      	str	r0, [sp, #28]
  4042ea:	6420      	str	r0, [r4, #64]	; 0x40
  4042ec:	f63f ad5c 	bhi.w	403da8 <_dtoa_r+0x220>
  4042f0:	2d00      	cmp	r5, #0
  4042f2:	f43f ad59 	beq.w	403da8 <_dtoa_r+0x220>
  4042f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4042fa:	9904      	ldr	r1, [sp, #16]
  4042fc:	2900      	cmp	r1, #0
  4042fe:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  404302:	f340 8221 	ble.w	404748 <_dtoa_r+0xbc0>
  404306:	4bb7      	ldr	r3, [pc, #732]	; (4045e4 <_dtoa_r+0xa5c>)
  404308:	f001 020f 	and.w	r2, r1, #15
  40430c:	110d      	asrs	r5, r1, #4
  40430e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404312:	06e9      	lsls	r1, r5, #27
  404314:	e9d3 6700 	ldrd	r6, r7, [r3]
  404318:	f140 81db 	bpl.w	4046d2 <_dtoa_r+0xb4a>
  40431c:	4bb2      	ldr	r3, [pc, #712]	; (4045e8 <_dtoa_r+0xa60>)
  40431e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  404322:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404326:	f002 ff13 	bl	407150 <__aeabi_ddiv>
  40432a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40432e:	f005 050f 	and.w	r5, r5, #15
  404332:	f04f 0803 	mov.w	r8, #3
  404336:	b18d      	cbz	r5, 40435c <_dtoa_r+0x7d4>
  404338:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 4045e8 <_dtoa_r+0xa60>
  40433c:	4630      	mov	r0, r6
  40433e:	4639      	mov	r1, r7
  404340:	07ea      	lsls	r2, r5, #31
  404342:	d505      	bpl.n	404350 <_dtoa_r+0x7c8>
  404344:	e9d9 2300 	ldrd	r2, r3, [r9]
  404348:	f108 0801 	add.w	r8, r8, #1
  40434c:	f002 fdd6 	bl	406efc <__aeabi_dmul>
  404350:	106d      	asrs	r5, r5, #1
  404352:	f109 0908 	add.w	r9, r9, #8
  404356:	d1f3      	bne.n	404340 <_dtoa_r+0x7b8>
  404358:	4606      	mov	r6, r0
  40435a:	460f      	mov	r7, r1
  40435c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404360:	4632      	mov	r2, r6
  404362:	463b      	mov	r3, r7
  404364:	f002 fef4 	bl	407150 <__aeabi_ddiv>
  404368:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40436c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40436e:	b143      	cbz	r3, 404382 <_dtoa_r+0x7fa>
  404370:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404374:	2200      	movs	r2, #0
  404376:	4b9d      	ldr	r3, [pc, #628]	; (4045ec <_dtoa_r+0xa64>)
  404378:	f003 f832 	bl	4073e0 <__aeabi_dcmplt>
  40437c:	2800      	cmp	r0, #0
  40437e:	f040 82ac 	bne.w	4048da <_dtoa_r+0xd52>
  404382:	4640      	mov	r0, r8
  404384:	f002 fd54 	bl	406e30 <__aeabi_i2d>
  404388:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40438c:	f002 fdb6 	bl	406efc <__aeabi_dmul>
  404390:	4b97      	ldr	r3, [pc, #604]	; (4045f0 <_dtoa_r+0xa68>)
  404392:	2200      	movs	r2, #0
  404394:	f002 fc00 	bl	406b98 <__adddf3>
  404398:	9b06      	ldr	r3, [sp, #24]
  40439a:	4606      	mov	r6, r0
  40439c:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4043a0:	2b00      	cmp	r3, #0
  4043a2:	f000 8162 	beq.w	40466a <_dtoa_r+0xae2>
  4043a6:	9b04      	ldr	r3, [sp, #16]
  4043a8:	f8dd 9018 	ldr.w	r9, [sp, #24]
  4043ac:	9312      	str	r3, [sp, #72]	; 0x48
  4043ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4043b0:	2b00      	cmp	r3, #0
  4043b2:	f000 8221 	beq.w	4047f8 <_dtoa_r+0xc70>
  4043b6:	4b8b      	ldr	r3, [pc, #556]	; (4045e4 <_dtoa_r+0xa5c>)
  4043b8:	498e      	ldr	r1, [pc, #568]	; (4045f4 <_dtoa_r+0xa6c>)
  4043ba:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  4043be:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4043c2:	2000      	movs	r0, #0
  4043c4:	f002 fec4 	bl	407150 <__aeabi_ddiv>
  4043c8:	4632      	mov	r2, r6
  4043ca:	463b      	mov	r3, r7
  4043cc:	f002 fbe2 	bl	406b94 <__aeabi_dsub>
  4043d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  4043d4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  4043d8:	4639      	mov	r1, r7
  4043da:	4630      	mov	r0, r6
  4043dc:	f003 f828 	bl	407430 <__aeabi_d2iz>
  4043e0:	4605      	mov	r5, r0
  4043e2:	f002 fd25 	bl	406e30 <__aeabi_i2d>
  4043e6:	3530      	adds	r5, #48	; 0x30
  4043e8:	4602      	mov	r2, r0
  4043ea:	460b      	mov	r3, r1
  4043ec:	4630      	mov	r0, r6
  4043ee:	4639      	mov	r1, r7
  4043f0:	f002 fbd0 	bl	406b94 <__aeabi_dsub>
  4043f4:	fa5f f885 	uxtb.w	r8, r5
  4043f8:	9d07      	ldr	r5, [sp, #28]
  4043fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4043fe:	f885 8000 	strb.w	r8, [r5]
  404402:	4606      	mov	r6, r0
  404404:	460f      	mov	r7, r1
  404406:	3501      	adds	r5, #1
  404408:	f002 ffea 	bl	4073e0 <__aeabi_dcmplt>
  40440c:	2800      	cmp	r0, #0
  40440e:	f040 82b2 	bne.w	404976 <_dtoa_r+0xdee>
  404412:	4632      	mov	r2, r6
  404414:	463b      	mov	r3, r7
  404416:	2000      	movs	r0, #0
  404418:	4974      	ldr	r1, [pc, #464]	; (4045ec <_dtoa_r+0xa64>)
  40441a:	f002 fbbb 	bl	406b94 <__aeabi_dsub>
  40441e:	4602      	mov	r2, r0
  404420:	460b      	mov	r3, r1
  404422:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  404426:	f002 fff9 	bl	40741c <__aeabi_dcmpgt>
  40442a:	2800      	cmp	r0, #0
  40442c:	f040 82ac 	bne.w	404988 <_dtoa_r+0xe00>
  404430:	f1b9 0f01 	cmp.w	r9, #1
  404434:	f340 8138 	ble.w	4046a8 <_dtoa_r+0xb20>
  404438:	9b07      	ldr	r3, [sp, #28]
  40443a:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  40443e:	f8cd b008 	str.w	fp, [sp, #8]
  404442:	4499      	add	r9, r3
  404444:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  404448:	46a0      	mov	r8, r4
  40444a:	e00d      	b.n	404468 <_dtoa_r+0x8e0>
  40444c:	2000      	movs	r0, #0
  40444e:	4967      	ldr	r1, [pc, #412]	; (4045ec <_dtoa_r+0xa64>)
  404450:	f002 fba0 	bl	406b94 <__aeabi_dsub>
  404454:	4652      	mov	r2, sl
  404456:	465b      	mov	r3, fp
  404458:	f002 ffc2 	bl	4073e0 <__aeabi_dcmplt>
  40445c:	2800      	cmp	r0, #0
  40445e:	f040 828e 	bne.w	40497e <_dtoa_r+0xdf6>
  404462:	454d      	cmp	r5, r9
  404464:	f000 811b 	beq.w	40469e <_dtoa_r+0xb16>
  404468:	4650      	mov	r0, sl
  40446a:	4659      	mov	r1, fp
  40446c:	2200      	movs	r2, #0
  40446e:	4b62      	ldr	r3, [pc, #392]	; (4045f8 <_dtoa_r+0xa70>)
  404470:	f002 fd44 	bl	406efc <__aeabi_dmul>
  404474:	2200      	movs	r2, #0
  404476:	4b60      	ldr	r3, [pc, #384]	; (4045f8 <_dtoa_r+0xa70>)
  404478:	4682      	mov	sl, r0
  40447a:	468b      	mov	fp, r1
  40447c:	4630      	mov	r0, r6
  40447e:	4639      	mov	r1, r7
  404480:	f002 fd3c 	bl	406efc <__aeabi_dmul>
  404484:	460f      	mov	r7, r1
  404486:	4606      	mov	r6, r0
  404488:	f002 ffd2 	bl	407430 <__aeabi_d2iz>
  40448c:	4604      	mov	r4, r0
  40448e:	f002 fccf 	bl	406e30 <__aeabi_i2d>
  404492:	4602      	mov	r2, r0
  404494:	460b      	mov	r3, r1
  404496:	4630      	mov	r0, r6
  404498:	4639      	mov	r1, r7
  40449a:	f002 fb7b 	bl	406b94 <__aeabi_dsub>
  40449e:	3430      	adds	r4, #48	; 0x30
  4044a0:	b2e4      	uxtb	r4, r4
  4044a2:	4652      	mov	r2, sl
  4044a4:	465b      	mov	r3, fp
  4044a6:	f805 4b01 	strb.w	r4, [r5], #1
  4044aa:	4606      	mov	r6, r0
  4044ac:	460f      	mov	r7, r1
  4044ae:	f002 ff97 	bl	4073e0 <__aeabi_dcmplt>
  4044b2:	4632      	mov	r2, r6
  4044b4:	463b      	mov	r3, r7
  4044b6:	2800      	cmp	r0, #0
  4044b8:	d0c8      	beq.n	40444c <_dtoa_r+0x8c4>
  4044ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4044bc:	f8dd b008 	ldr.w	fp, [sp, #8]
  4044c0:	9304      	str	r3, [sp, #16]
  4044c2:	4644      	mov	r4, r8
  4044c4:	e533      	b.n	403f2e <_dtoa_r+0x3a6>
  4044c6:	2300      	movs	r3, #0
  4044c8:	9309      	str	r3, [sp, #36]	; 0x24
  4044ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4044cc:	9a04      	ldr	r2, [sp, #16]
  4044ce:	4413      	add	r3, r2
  4044d0:	930c      	str	r3, [sp, #48]	; 0x30
  4044d2:	3301      	adds	r3, #1
  4044d4:	2b00      	cmp	r3, #0
  4044d6:	9306      	str	r3, [sp, #24]
  4044d8:	f340 8109 	ble.w	4046ee <_dtoa_r+0xb66>
  4044dc:	9e06      	ldr	r6, [sp, #24]
  4044de:	4637      	mov	r7, r6
  4044e0:	e6ef      	b.n	4042c2 <_dtoa_r+0x73a>
  4044e2:	2300      	movs	r3, #0
  4044e4:	9309      	str	r3, [sp, #36]	; 0x24
  4044e6:	e6e4      	b.n	4042b2 <_dtoa_r+0x72a>
  4044e8:	9b06      	ldr	r3, [sp, #24]
  4044ea:	2b00      	cmp	r3, #0
  4044ec:	f73f ac6d 	bgt.w	403dca <_dtoa_r+0x242>
  4044f0:	f040 8262 	bne.w	4049b8 <_dtoa_r+0xe30>
  4044f4:	4640      	mov	r0, r8
  4044f6:	2200      	movs	r2, #0
  4044f8:	4b40      	ldr	r3, [pc, #256]	; (4045fc <_dtoa_r+0xa74>)
  4044fa:	4649      	mov	r1, r9
  4044fc:	f002 fcfe 	bl	406efc <__aeabi_dmul>
  404500:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404504:	f002 ff80 	bl	407408 <__aeabi_dcmpge>
  404508:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40450c:	4646      	mov	r6, r8
  40450e:	2800      	cmp	r0, #0
  404510:	f000 808a 	beq.w	404628 <_dtoa_r+0xaa0>
  404514:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404516:	9d07      	ldr	r5, [sp, #28]
  404518:	43db      	mvns	r3, r3
  40451a:	9304      	str	r3, [sp, #16]
  40451c:	4641      	mov	r1, r8
  40451e:	4620      	mov	r0, r4
  404520:	f001 fbaa 	bl	405c78 <_Bfree>
  404524:	2e00      	cmp	r6, #0
  404526:	f47f ae2c 	bne.w	404182 <_dtoa_r+0x5fa>
  40452a:	e500      	b.n	403f2e <_dtoa_r+0x3a6>
  40452c:	4659      	mov	r1, fp
  40452e:	4620      	mov	r0, r4
  404530:	f001 fce0 	bl	405ef4 <__pow5mult>
  404534:	4683      	mov	fp, r0
  404536:	e557      	b.n	403fe8 <_dtoa_r+0x460>
  404538:	9b02      	ldr	r3, [sp, #8]
  40453a:	2b00      	cmp	r3, #0
  40453c:	f47f ad66 	bne.w	40400c <_dtoa_r+0x484>
  404540:	9b03      	ldr	r3, [sp, #12]
  404542:	f3c3 0313 	ubfx	r3, r3, #0, #20
  404546:	2b00      	cmp	r3, #0
  404548:	f47f ad94 	bne.w	404074 <_dtoa_r+0x4ec>
  40454c:	9b03      	ldr	r3, [sp, #12]
  40454e:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  404552:	0d3f      	lsrs	r7, r7, #20
  404554:	053f      	lsls	r7, r7, #20
  404556:	2f00      	cmp	r7, #0
  404558:	f000 821a 	beq.w	404990 <_dtoa_r+0xe08>
  40455c:	9b05      	ldr	r3, [sp, #20]
  40455e:	3301      	adds	r3, #1
  404560:	9305      	str	r3, [sp, #20]
  404562:	f10a 0a01 	add.w	sl, sl, #1
  404566:	f04f 0901 	mov.w	r9, #1
  40456a:	e585      	b.n	404078 <_dtoa_r+0x4f0>
  40456c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40456e:	2a00      	cmp	r2, #0
  404570:	f000 81a5 	beq.w	4048be <_dtoa_r+0xd36>
  404574:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404578:	9f08      	ldr	r7, [sp, #32]
  40457a:	9d05      	ldr	r5, [sp, #20]
  40457c:	e4ff      	b.n	403f7e <_dtoa_r+0x3f6>
  40457e:	f001 fb85 	bl	405c8c <__multadd>
  404582:	4657      	mov	r7, sl
  404584:	4606      	mov	r6, r0
  404586:	4681      	mov	r9, r0
  404588:	e631      	b.n	4041ee <_dtoa_r+0x666>
  40458a:	4601      	mov	r1, r0
  40458c:	4620      	mov	r0, r4
  40458e:	f8cd c008 	str.w	ip, [sp, #8]
  404592:	f001 fb71 	bl	405c78 <_Bfree>
  404596:	2201      	movs	r2, #1
  404598:	f8dd c008 	ldr.w	ip, [sp, #8]
  40459c:	e654      	b.n	404248 <_dtoa_r+0x6c0>
  40459e:	4658      	mov	r0, fp
  4045a0:	4641      	mov	r1, r8
  4045a2:	f001 fd4d 	bl	406040 <__mcmp>
  4045a6:	2800      	cmp	r0, #0
  4045a8:	f6bf ad91 	bge.w	4040ce <_dtoa_r+0x546>
  4045ac:	9f04      	ldr	r7, [sp, #16]
  4045ae:	4659      	mov	r1, fp
  4045b0:	2300      	movs	r3, #0
  4045b2:	4620      	mov	r0, r4
  4045b4:	220a      	movs	r2, #10
  4045b6:	3f01      	subs	r7, #1
  4045b8:	9704      	str	r7, [sp, #16]
  4045ba:	f001 fb67 	bl	405c8c <__multadd>
  4045be:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4045c0:	4683      	mov	fp, r0
  4045c2:	2b00      	cmp	r3, #0
  4045c4:	f47f adf0 	bne.w	4041a8 <_dtoa_r+0x620>
  4045c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4045ca:	2b00      	cmp	r3, #0
  4045cc:	f340 81f8 	ble.w	4049c0 <_dtoa_r+0xe38>
  4045d0:	9306      	str	r3, [sp, #24]
  4045d2:	e583      	b.n	4040dc <_dtoa_r+0x554>
  4045d4:	9807      	ldr	r0, [sp, #28]
  4045d6:	f7ff bb0b 	b.w	403bf0 <_dtoa_r+0x68>
  4045da:	9b02      	ldr	r3, [sp, #8]
  4045dc:	2b00      	cmp	r3, #0
  4045de:	f47f ad49 	bne.w	404074 <_dtoa_r+0x4ec>
  4045e2:	e7ad      	b.n	404540 <_dtoa_r+0x9b8>
  4045e4:	004083c8 	.word	0x004083c8
  4045e8:	004084a0 	.word	0x004084a0
  4045ec:	3ff00000 	.word	0x3ff00000
  4045f0:	401c0000 	.word	0x401c0000
  4045f4:	3fe00000 	.word	0x3fe00000
  4045f8:	40240000 	.word	0x40240000
  4045fc:	40140000 	.word	0x40140000
  404600:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404602:	2b02      	cmp	r3, #2
  404604:	f77f ad67 	ble.w	4040d6 <_dtoa_r+0x54e>
  404608:	9b06      	ldr	r3, [sp, #24]
  40460a:	2b00      	cmp	r3, #0
  40460c:	d182      	bne.n	404514 <_dtoa_r+0x98c>
  40460e:	4641      	mov	r1, r8
  404610:	2205      	movs	r2, #5
  404612:	4620      	mov	r0, r4
  404614:	f001 fb3a 	bl	405c8c <__multadd>
  404618:	4680      	mov	r8, r0
  40461a:	4641      	mov	r1, r8
  40461c:	4658      	mov	r0, fp
  40461e:	f001 fd0f 	bl	406040 <__mcmp>
  404622:	2800      	cmp	r0, #0
  404624:	f77f af76 	ble.w	404514 <_dtoa_r+0x98c>
  404628:	9a04      	ldr	r2, [sp, #16]
  40462a:	9907      	ldr	r1, [sp, #28]
  40462c:	2331      	movs	r3, #49	; 0x31
  40462e:	3201      	adds	r2, #1
  404630:	9204      	str	r2, [sp, #16]
  404632:	700b      	strb	r3, [r1, #0]
  404634:	1c4d      	adds	r5, r1, #1
  404636:	e771      	b.n	40451c <_dtoa_r+0x994>
  404638:	9a04      	ldr	r2, [sp, #16]
  40463a:	3201      	adds	r2, #1
  40463c:	9204      	str	r2, [sp, #16]
  40463e:	9a07      	ldr	r2, [sp, #28]
  404640:	2331      	movs	r3, #49	; 0x31
  404642:	7013      	strb	r3, [r2, #0]
  404644:	e58d      	b.n	404162 <_dtoa_r+0x5da>
  404646:	f8dd b008 	ldr.w	fp, [sp, #8]
  40464a:	9c05      	ldr	r4, [sp, #20]
  40464c:	e46f      	b.n	403f2e <_dtoa_r+0x3a6>
  40464e:	4640      	mov	r0, r8
  404650:	f002 fbee 	bl	406e30 <__aeabi_i2d>
  404654:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404658:	f002 fc50 	bl	406efc <__aeabi_dmul>
  40465c:	2200      	movs	r2, #0
  40465e:	4bbc      	ldr	r3, [pc, #752]	; (404950 <_dtoa_r+0xdc8>)
  404660:	f002 fa9a 	bl	406b98 <__adddf3>
  404664:	4606      	mov	r6, r0
  404666:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40466a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40466e:	2200      	movs	r2, #0
  404670:	4bb8      	ldr	r3, [pc, #736]	; (404954 <_dtoa_r+0xdcc>)
  404672:	f002 fa8f 	bl	406b94 <__aeabi_dsub>
  404676:	4632      	mov	r2, r6
  404678:	463b      	mov	r3, r7
  40467a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40467e:	f002 fecd 	bl	40741c <__aeabi_dcmpgt>
  404682:	4680      	mov	r8, r0
  404684:	2800      	cmp	r0, #0
  404686:	f040 80b3 	bne.w	4047f0 <_dtoa_r+0xc68>
  40468a:	4632      	mov	r2, r6
  40468c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  404690:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404694:	f002 fea4 	bl	4073e0 <__aeabi_dcmplt>
  404698:	b130      	cbz	r0, 4046a8 <_dtoa_r+0xb20>
  40469a:	4646      	mov	r6, r8
  40469c:	e73a      	b.n	404514 <_dtoa_r+0x98c>
  40469e:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  4046a2:	f8dd b008 	ldr.w	fp, [sp, #8]
  4046a6:	4644      	mov	r4, r8
  4046a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  4046ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4046b0:	f7ff bb7a 	b.w	403da8 <_dtoa_r+0x220>
  4046b4:	4659      	mov	r1, fp
  4046b6:	9a08      	ldr	r2, [sp, #32]
  4046b8:	4620      	mov	r0, r4
  4046ba:	f001 fc1b 	bl	405ef4 <__pow5mult>
  4046be:	4683      	mov	fp, r0
  4046c0:	e492      	b.n	403fe8 <_dtoa_r+0x460>
  4046c2:	9b08      	ldr	r3, [sp, #32]
  4046c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4046c6:	9708      	str	r7, [sp, #32]
  4046c8:	1afb      	subs	r3, r7, r3
  4046ca:	441a      	add	r2, r3
  4046cc:	920a      	str	r2, [sp, #40]	; 0x28
  4046ce:	2700      	movs	r7, #0
  4046d0:	e44f      	b.n	403f72 <_dtoa_r+0x3ea>
  4046d2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  4046d6:	f04f 0802 	mov.w	r8, #2
  4046da:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4046de:	e62a      	b.n	404336 <_dtoa_r+0x7ae>
  4046e0:	2601      	movs	r6, #1
  4046e2:	9621      	str	r6, [sp, #132]	; 0x84
  4046e4:	960c      	str	r6, [sp, #48]	; 0x30
  4046e6:	9606      	str	r6, [sp, #24]
  4046e8:	2100      	movs	r1, #0
  4046ea:	6461      	str	r1, [r4, #68]	; 0x44
  4046ec:	e5f8      	b.n	4042e0 <_dtoa_r+0x758>
  4046ee:	461e      	mov	r6, r3
  4046f0:	e7fa      	b.n	4046e8 <_dtoa_r+0xb60>
  4046f2:	2a00      	cmp	r2, #0
  4046f4:	dd15      	ble.n	404722 <_dtoa_r+0xb9a>
  4046f6:	4659      	mov	r1, fp
  4046f8:	2201      	movs	r2, #1
  4046fa:	4620      	mov	r0, r4
  4046fc:	f8cd c008 	str.w	ip, [sp, #8]
  404700:	f001 fc48 	bl	405f94 <__lshift>
  404704:	4641      	mov	r1, r8
  404706:	4683      	mov	fp, r0
  404708:	f001 fc9a 	bl	406040 <__mcmp>
  40470c:	2800      	cmp	r0, #0
  40470e:	f8dd c008 	ldr.w	ip, [sp, #8]
  404712:	f340 814a 	ble.w	4049aa <_dtoa_r+0xe22>
  404716:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  40471a:	f000 8106 	beq.w	40492a <_dtoa_r+0xda2>
  40471e:	f10c 0c01 	add.w	ip, ip, #1
  404722:	46b2      	mov	sl, r6
  404724:	f887 c000 	strb.w	ip, [r7]
  404728:	1c7d      	adds	r5, r7, #1
  40472a:	464e      	mov	r6, r9
  40472c:	e519      	b.n	404162 <_dtoa_r+0x5da>
  40472e:	d104      	bne.n	40473a <_dtoa_r+0xbb2>
  404730:	f01c 0f01 	tst.w	ip, #1
  404734:	d001      	beq.n	40473a <_dtoa_r+0xbb2>
  404736:	e504      	b.n	404142 <_dtoa_r+0x5ba>
  404738:	4615      	mov	r5, r2
  40473a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40473e:	2b30      	cmp	r3, #48	; 0x30
  404740:	f105 32ff 	add.w	r2, r5, #4294967295
  404744:	d0f8      	beq.n	404738 <_dtoa_r+0xbb0>
  404746:	e50c      	b.n	404162 <_dtoa_r+0x5da>
  404748:	9b04      	ldr	r3, [sp, #16]
  40474a:	425d      	negs	r5, r3
  40474c:	2d00      	cmp	r5, #0
  40474e:	f000 80bd 	beq.w	4048cc <_dtoa_r+0xd44>
  404752:	4b81      	ldr	r3, [pc, #516]	; (404958 <_dtoa_r+0xdd0>)
  404754:	f005 020f 	and.w	r2, r5, #15
  404758:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40475c:	e9d3 2300 	ldrd	r2, r3, [r3]
  404760:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  404764:	f002 fbca 	bl	406efc <__aeabi_dmul>
  404768:	112d      	asrs	r5, r5, #4
  40476a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40476e:	f000 812c 	beq.w	4049ca <_dtoa_r+0xe42>
  404772:	4e7a      	ldr	r6, [pc, #488]	; (40495c <_dtoa_r+0xdd4>)
  404774:	f04f 0802 	mov.w	r8, #2
  404778:	07eb      	lsls	r3, r5, #31
  40477a:	d505      	bpl.n	404788 <_dtoa_r+0xc00>
  40477c:	e9d6 2300 	ldrd	r2, r3, [r6]
  404780:	f108 0801 	add.w	r8, r8, #1
  404784:	f002 fbba 	bl	406efc <__aeabi_dmul>
  404788:	106d      	asrs	r5, r5, #1
  40478a:	f106 0608 	add.w	r6, r6, #8
  40478e:	d1f3      	bne.n	404778 <_dtoa_r+0xbf0>
  404790:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404794:	e5ea      	b.n	40436c <_dtoa_r+0x7e4>
  404796:	9a04      	ldr	r2, [sp, #16]
  404798:	3201      	adds	r2, #1
  40479a:	9204      	str	r2, [sp, #16]
  40479c:	9a07      	ldr	r2, [sp, #28]
  40479e:	2330      	movs	r3, #48	; 0x30
  4047a0:	7013      	strb	r3, [r2, #0]
  4047a2:	2331      	movs	r3, #49	; 0x31
  4047a4:	7013      	strb	r3, [r2, #0]
  4047a6:	f7ff bbc2 	b.w	403f2e <_dtoa_r+0x3a6>
  4047aa:	6871      	ldr	r1, [r6, #4]
  4047ac:	4620      	mov	r0, r4
  4047ae:	f001 fa3d 	bl	405c2c <_Balloc>
  4047b2:	6933      	ldr	r3, [r6, #16]
  4047b4:	1c9a      	adds	r2, r3, #2
  4047b6:	4605      	mov	r5, r0
  4047b8:	0092      	lsls	r2, r2, #2
  4047ba:	f106 010c 	add.w	r1, r6, #12
  4047be:	300c      	adds	r0, #12
  4047c0:	f001 f932 	bl	405a28 <memcpy>
  4047c4:	4620      	mov	r0, r4
  4047c6:	4629      	mov	r1, r5
  4047c8:	2201      	movs	r2, #1
  4047ca:	f001 fbe3 	bl	405f94 <__lshift>
  4047ce:	4681      	mov	r9, r0
  4047d0:	e503      	b.n	4041da <_dtoa_r+0x652>
  4047d2:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  4047d6:	f000 80a8 	beq.w	40492a <_dtoa_r+0xda2>
  4047da:	f10c 0c01 	add.w	ip, ip, #1
  4047de:	46b2      	mov	sl, r6
  4047e0:	f887 c000 	strb.w	ip, [r7]
  4047e4:	1c7d      	adds	r5, r7, #1
  4047e6:	464e      	mov	r6, r9
  4047e8:	e4bb      	b.n	404162 <_dtoa_r+0x5da>
  4047ea:	46b2      	mov	sl, r6
  4047ec:	464e      	mov	r6, r9
  4047ee:	e498      	b.n	404122 <_dtoa_r+0x59a>
  4047f0:	f04f 0800 	mov.w	r8, #0
  4047f4:	4646      	mov	r6, r8
  4047f6:	e717      	b.n	404628 <_dtoa_r+0xaa0>
  4047f8:	4957      	ldr	r1, [pc, #348]	; (404958 <_dtoa_r+0xdd0>)
  4047fa:	f109 33ff 	add.w	r3, r9, #4294967295
  4047fe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404802:	4632      	mov	r2, r6
  404804:	9313      	str	r3, [sp, #76]	; 0x4c
  404806:	e9d1 0100 	ldrd	r0, r1, [r1]
  40480a:	463b      	mov	r3, r7
  40480c:	f002 fb76 	bl	406efc <__aeabi_dmul>
  404810:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  404814:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  404818:	4639      	mov	r1, r7
  40481a:	4630      	mov	r0, r6
  40481c:	f002 fe08 	bl	407430 <__aeabi_d2iz>
  404820:	4605      	mov	r5, r0
  404822:	f002 fb05 	bl	406e30 <__aeabi_i2d>
  404826:	4602      	mov	r2, r0
  404828:	460b      	mov	r3, r1
  40482a:	4630      	mov	r0, r6
  40482c:	4639      	mov	r1, r7
  40482e:	f002 f9b1 	bl	406b94 <__aeabi_dsub>
  404832:	9a07      	ldr	r2, [sp, #28]
  404834:	3530      	adds	r5, #48	; 0x30
  404836:	f1b9 0f01 	cmp.w	r9, #1
  40483a:	7015      	strb	r5, [r2, #0]
  40483c:	4606      	mov	r6, r0
  40483e:	460f      	mov	r7, r1
  404840:	f102 0501 	add.w	r5, r2, #1
  404844:	d023      	beq.n	40488e <_dtoa_r+0xd06>
  404846:	9b07      	ldr	r3, [sp, #28]
  404848:	f8cd a008 	str.w	sl, [sp, #8]
  40484c:	444b      	add	r3, r9
  40484e:	465e      	mov	r6, fp
  404850:	469a      	mov	sl, r3
  404852:	46ab      	mov	fp, r5
  404854:	2200      	movs	r2, #0
  404856:	4b42      	ldr	r3, [pc, #264]	; (404960 <_dtoa_r+0xdd8>)
  404858:	f002 fb50 	bl	406efc <__aeabi_dmul>
  40485c:	4689      	mov	r9, r1
  40485e:	4680      	mov	r8, r0
  404860:	f002 fde6 	bl	407430 <__aeabi_d2iz>
  404864:	4607      	mov	r7, r0
  404866:	f002 fae3 	bl	406e30 <__aeabi_i2d>
  40486a:	3730      	adds	r7, #48	; 0x30
  40486c:	4602      	mov	r2, r0
  40486e:	460b      	mov	r3, r1
  404870:	4640      	mov	r0, r8
  404872:	4649      	mov	r1, r9
  404874:	f002 f98e 	bl	406b94 <__aeabi_dsub>
  404878:	f80b 7b01 	strb.w	r7, [fp], #1
  40487c:	45d3      	cmp	fp, sl
  40487e:	d1e9      	bne.n	404854 <_dtoa_r+0xccc>
  404880:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404882:	f8dd a008 	ldr.w	sl, [sp, #8]
  404886:	46b3      	mov	fp, r6
  404888:	460f      	mov	r7, r1
  40488a:	4606      	mov	r6, r0
  40488c:	441d      	add	r5, r3
  40488e:	2200      	movs	r2, #0
  404890:	4b34      	ldr	r3, [pc, #208]	; (404964 <_dtoa_r+0xddc>)
  404892:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  404896:	f002 f97f 	bl	406b98 <__adddf3>
  40489a:	4632      	mov	r2, r6
  40489c:	463b      	mov	r3, r7
  40489e:	f002 fd9f 	bl	4073e0 <__aeabi_dcmplt>
  4048a2:	2800      	cmp	r0, #0
  4048a4:	d047      	beq.n	404936 <_dtoa_r+0xdae>
  4048a6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4048a8:	9304      	str	r3, [sp, #16]
  4048aa:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4048ae:	f7ff bb2c 	b.w	403f0a <_dtoa_r+0x382>
  4048b2:	9b05      	ldr	r3, [sp, #20]
  4048b4:	9a06      	ldr	r2, [sp, #24]
  4048b6:	1a9d      	subs	r5, r3, r2
  4048b8:	2300      	movs	r3, #0
  4048ba:	f7ff bb60 	b.w	403f7e <_dtoa_r+0x3f6>
  4048be:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4048c0:	9f08      	ldr	r7, [sp, #32]
  4048c2:	9d05      	ldr	r5, [sp, #20]
  4048c4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4048c8:	f7ff bb59 	b.w	403f7e <_dtoa_r+0x3f6>
  4048cc:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  4048d0:	f04f 0802 	mov.w	r8, #2
  4048d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4048d8:	e548      	b.n	40436c <_dtoa_r+0x7e4>
  4048da:	9b06      	ldr	r3, [sp, #24]
  4048dc:	2b00      	cmp	r3, #0
  4048de:	f43f aeb6 	beq.w	40464e <_dtoa_r+0xac6>
  4048e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4048e4:	2d00      	cmp	r5, #0
  4048e6:	f77f aedf 	ble.w	4046a8 <_dtoa_r+0xb20>
  4048ea:	2200      	movs	r2, #0
  4048ec:	4b1c      	ldr	r3, [pc, #112]	; (404960 <_dtoa_r+0xdd8>)
  4048ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4048f2:	f002 fb03 	bl	406efc <__aeabi_dmul>
  4048f6:	4606      	mov	r6, r0
  4048f8:	460f      	mov	r7, r1
  4048fa:	f108 0001 	add.w	r0, r8, #1
  4048fe:	e9cd 6702 	strd	r6, r7, [sp, #8]
  404902:	f002 fa95 	bl	406e30 <__aeabi_i2d>
  404906:	4602      	mov	r2, r0
  404908:	460b      	mov	r3, r1
  40490a:	4630      	mov	r0, r6
  40490c:	4639      	mov	r1, r7
  40490e:	f002 faf5 	bl	406efc <__aeabi_dmul>
  404912:	4b0f      	ldr	r3, [pc, #60]	; (404950 <_dtoa_r+0xdc8>)
  404914:	2200      	movs	r2, #0
  404916:	f002 f93f 	bl	406b98 <__adddf3>
  40491a:	9b04      	ldr	r3, [sp, #16]
  40491c:	3b01      	subs	r3, #1
  40491e:	4606      	mov	r6, r0
  404920:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  404924:	9312      	str	r3, [sp, #72]	; 0x48
  404926:	46a9      	mov	r9, r5
  404928:	e541      	b.n	4043ae <_dtoa_r+0x826>
  40492a:	2239      	movs	r2, #57	; 0x39
  40492c:	46b2      	mov	sl, r6
  40492e:	703a      	strb	r2, [r7, #0]
  404930:	464e      	mov	r6, r9
  404932:	1c7d      	adds	r5, r7, #1
  404934:	e407      	b.n	404146 <_dtoa_r+0x5be>
  404936:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40493a:	2000      	movs	r0, #0
  40493c:	4909      	ldr	r1, [pc, #36]	; (404964 <_dtoa_r+0xddc>)
  40493e:	f002 f929 	bl	406b94 <__aeabi_dsub>
  404942:	4632      	mov	r2, r6
  404944:	463b      	mov	r3, r7
  404946:	f002 fd69 	bl	40741c <__aeabi_dcmpgt>
  40494a:	b970      	cbnz	r0, 40496a <_dtoa_r+0xde2>
  40494c:	e6ac      	b.n	4046a8 <_dtoa_r+0xb20>
  40494e:	bf00      	nop
  404950:	401c0000 	.word	0x401c0000
  404954:	40140000 	.word	0x40140000
  404958:	004083c8 	.word	0x004083c8
  40495c:	004084a0 	.word	0x004084a0
  404960:	40240000 	.word	0x40240000
  404964:	3fe00000 	.word	0x3fe00000
  404968:	4615      	mov	r5, r2
  40496a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40496e:	2b30      	cmp	r3, #48	; 0x30
  404970:	f105 32ff 	add.w	r2, r5, #4294967295
  404974:	d0f8      	beq.n	404968 <_dtoa_r+0xde0>
  404976:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404978:	9304      	str	r3, [sp, #16]
  40497a:	f7ff bad8 	b.w	403f2e <_dtoa_r+0x3a6>
  40497e:	4643      	mov	r3, r8
  404980:	f8dd b008 	ldr.w	fp, [sp, #8]
  404984:	46a0      	mov	r8, r4
  404986:	461c      	mov	r4, r3
  404988:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40498a:	9304      	str	r3, [sp, #16]
  40498c:	f7ff babd 	b.w	403f0a <_dtoa_r+0x382>
  404990:	46b9      	mov	r9, r7
  404992:	f7ff bb71 	b.w	404078 <_dtoa_r+0x4f0>
  404996:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  40499a:	d0c6      	beq.n	40492a <_dtoa_r+0xda2>
  40499c:	f1ba 0f00 	cmp.w	sl, #0
  4049a0:	f77f aebf 	ble.w	404722 <_dtoa_r+0xb9a>
  4049a4:	f105 0c31 	add.w	ip, r5, #49	; 0x31
  4049a8:	e6bb      	b.n	404722 <_dtoa_r+0xb9a>
  4049aa:	f47f aeba 	bne.w	404722 <_dtoa_r+0xb9a>
  4049ae:	f01c 0f01 	tst.w	ip, #1
  4049b2:	f43f aeb6 	beq.w	404722 <_dtoa_r+0xb9a>
  4049b6:	e6ae      	b.n	404716 <_dtoa_r+0xb8e>
  4049b8:	f04f 0800 	mov.w	r8, #0
  4049bc:	4646      	mov	r6, r8
  4049be:	e5a9      	b.n	404514 <_dtoa_r+0x98c>
  4049c0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4049c2:	2b02      	cmp	r3, #2
  4049c4:	dc04      	bgt.n	4049d0 <_dtoa_r+0xe48>
  4049c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4049c8:	e602      	b.n	4045d0 <_dtoa_r+0xa48>
  4049ca:	f04f 0802 	mov.w	r8, #2
  4049ce:	e4cd      	b.n	40436c <_dtoa_r+0x7e4>
  4049d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4049d2:	9306      	str	r3, [sp, #24]
  4049d4:	e618      	b.n	404608 <_dtoa_r+0xa80>
  4049d6:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4049d8:	2b02      	cmp	r3, #2
  4049da:	dcf9      	bgt.n	4049d0 <_dtoa_r+0xe48>
  4049dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4049de:	f7ff bbee 	b.w	4041be <_dtoa_r+0x636>
  4049e2:	2500      	movs	r5, #0
  4049e4:	6465      	str	r5, [r4, #68]	; 0x44
  4049e6:	4629      	mov	r1, r5
  4049e8:	4620      	mov	r0, r4
  4049ea:	f001 f91f 	bl	405c2c <_Balloc>
  4049ee:	f04f 33ff 	mov.w	r3, #4294967295
  4049f2:	9306      	str	r3, [sp, #24]
  4049f4:	930c      	str	r3, [sp, #48]	; 0x30
  4049f6:	2301      	movs	r3, #1
  4049f8:	9007      	str	r0, [sp, #28]
  4049fa:	9521      	str	r5, [sp, #132]	; 0x84
  4049fc:	6420      	str	r0, [r4, #64]	; 0x40
  4049fe:	9309      	str	r3, [sp, #36]	; 0x24
  404a00:	f7ff b9d2 	b.w	403da8 <_dtoa_r+0x220>
  404a04:	f43f ab4d 	beq.w	4040a2 <_dtoa_r+0x51a>
  404a08:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404a0c:	f7ff bb44 	b.w	404098 <_dtoa_r+0x510>
  404a10:	2301      	movs	r3, #1
  404a12:	9309      	str	r3, [sp, #36]	; 0x24
  404a14:	e559      	b.n	4044ca <_dtoa_r+0x942>
  404a16:	2501      	movs	r5, #1
  404a18:	f7ff b990 	b.w	403d3c <_dtoa_r+0x1b4>

00404a1c <__sflush_r>:
  404a1c:	898b      	ldrh	r3, [r1, #12]
  404a1e:	b29a      	uxth	r2, r3
  404a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404a24:	460d      	mov	r5, r1
  404a26:	0711      	lsls	r1, r2, #28
  404a28:	4680      	mov	r8, r0
  404a2a:	d43c      	bmi.n	404aa6 <__sflush_r+0x8a>
  404a2c:	686a      	ldr	r2, [r5, #4]
  404a2e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  404a32:	2a00      	cmp	r2, #0
  404a34:	81ab      	strh	r3, [r5, #12]
  404a36:	dd65      	ble.n	404b04 <__sflush_r+0xe8>
  404a38:	6aae      	ldr	r6, [r5, #40]	; 0x28
  404a3a:	2e00      	cmp	r6, #0
  404a3c:	d04b      	beq.n	404ad6 <__sflush_r+0xba>
  404a3e:	b29b      	uxth	r3, r3
  404a40:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  404a44:	2100      	movs	r1, #0
  404a46:	b292      	uxth	r2, r2
  404a48:	f8d8 4000 	ldr.w	r4, [r8]
  404a4c:	f8c8 1000 	str.w	r1, [r8]
  404a50:	2a00      	cmp	r2, #0
  404a52:	d05b      	beq.n	404b0c <__sflush_r+0xf0>
  404a54:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  404a56:	075f      	lsls	r7, r3, #29
  404a58:	d505      	bpl.n	404a66 <__sflush_r+0x4a>
  404a5a:	6869      	ldr	r1, [r5, #4]
  404a5c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  404a5e:	1a52      	subs	r2, r2, r1
  404a60:	b10b      	cbz	r3, 404a66 <__sflush_r+0x4a>
  404a62:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  404a64:	1ad2      	subs	r2, r2, r3
  404a66:	4640      	mov	r0, r8
  404a68:	69e9      	ldr	r1, [r5, #28]
  404a6a:	2300      	movs	r3, #0
  404a6c:	47b0      	blx	r6
  404a6e:	1c46      	adds	r6, r0, #1
  404a70:	d056      	beq.n	404b20 <__sflush_r+0x104>
  404a72:	89ab      	ldrh	r3, [r5, #12]
  404a74:	692a      	ldr	r2, [r5, #16]
  404a76:	602a      	str	r2, [r5, #0]
  404a78:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  404a7c:	b29b      	uxth	r3, r3
  404a7e:	2200      	movs	r2, #0
  404a80:	606a      	str	r2, [r5, #4]
  404a82:	04da      	lsls	r2, r3, #19
  404a84:	81ab      	strh	r3, [r5, #12]
  404a86:	d43b      	bmi.n	404b00 <__sflush_r+0xe4>
  404a88:	6b29      	ldr	r1, [r5, #48]	; 0x30
  404a8a:	f8c8 4000 	str.w	r4, [r8]
  404a8e:	b311      	cbz	r1, 404ad6 <__sflush_r+0xba>
  404a90:	f105 0340 	add.w	r3, r5, #64	; 0x40
  404a94:	4299      	cmp	r1, r3
  404a96:	d002      	beq.n	404a9e <__sflush_r+0x82>
  404a98:	4640      	mov	r0, r8
  404a9a:	f000 f9d5 	bl	404e48 <_free_r>
  404a9e:	2000      	movs	r0, #0
  404aa0:	6328      	str	r0, [r5, #48]	; 0x30
  404aa2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404aa6:	692e      	ldr	r6, [r5, #16]
  404aa8:	b1ae      	cbz	r6, 404ad6 <__sflush_r+0xba>
  404aaa:	682c      	ldr	r4, [r5, #0]
  404aac:	602e      	str	r6, [r5, #0]
  404aae:	0791      	lsls	r1, r2, #30
  404ab0:	bf0c      	ite	eq
  404ab2:	696b      	ldreq	r3, [r5, #20]
  404ab4:	2300      	movne	r3, #0
  404ab6:	1ba4      	subs	r4, r4, r6
  404ab8:	60ab      	str	r3, [r5, #8]
  404aba:	e00a      	b.n	404ad2 <__sflush_r+0xb6>
  404abc:	4632      	mov	r2, r6
  404abe:	4623      	mov	r3, r4
  404ac0:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  404ac2:	69e9      	ldr	r1, [r5, #28]
  404ac4:	4640      	mov	r0, r8
  404ac6:	47b8      	blx	r7
  404ac8:	2800      	cmp	r0, #0
  404aca:	eba4 0400 	sub.w	r4, r4, r0
  404ace:	4406      	add	r6, r0
  404ad0:	dd04      	ble.n	404adc <__sflush_r+0xc0>
  404ad2:	2c00      	cmp	r4, #0
  404ad4:	dcf2      	bgt.n	404abc <__sflush_r+0xa0>
  404ad6:	2000      	movs	r0, #0
  404ad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404adc:	89ab      	ldrh	r3, [r5, #12]
  404ade:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404ae2:	81ab      	strh	r3, [r5, #12]
  404ae4:	f04f 30ff 	mov.w	r0, #4294967295
  404ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404aec:	89ab      	ldrh	r3, [r5, #12]
  404aee:	692a      	ldr	r2, [r5, #16]
  404af0:	6069      	str	r1, [r5, #4]
  404af2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  404af6:	b29b      	uxth	r3, r3
  404af8:	81ab      	strh	r3, [r5, #12]
  404afa:	04db      	lsls	r3, r3, #19
  404afc:	602a      	str	r2, [r5, #0]
  404afe:	d5c3      	bpl.n	404a88 <__sflush_r+0x6c>
  404b00:	6528      	str	r0, [r5, #80]	; 0x50
  404b02:	e7c1      	b.n	404a88 <__sflush_r+0x6c>
  404b04:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  404b06:	2a00      	cmp	r2, #0
  404b08:	dc96      	bgt.n	404a38 <__sflush_r+0x1c>
  404b0a:	e7e4      	b.n	404ad6 <__sflush_r+0xba>
  404b0c:	2301      	movs	r3, #1
  404b0e:	4640      	mov	r0, r8
  404b10:	69e9      	ldr	r1, [r5, #28]
  404b12:	47b0      	blx	r6
  404b14:	1c43      	adds	r3, r0, #1
  404b16:	4602      	mov	r2, r0
  404b18:	d019      	beq.n	404b4e <__sflush_r+0x132>
  404b1a:	89ab      	ldrh	r3, [r5, #12]
  404b1c:	6aae      	ldr	r6, [r5, #40]	; 0x28
  404b1e:	e79a      	b.n	404a56 <__sflush_r+0x3a>
  404b20:	f8d8 1000 	ldr.w	r1, [r8]
  404b24:	2900      	cmp	r1, #0
  404b26:	d0e1      	beq.n	404aec <__sflush_r+0xd0>
  404b28:	291d      	cmp	r1, #29
  404b2a:	d007      	beq.n	404b3c <__sflush_r+0x120>
  404b2c:	2916      	cmp	r1, #22
  404b2e:	d005      	beq.n	404b3c <__sflush_r+0x120>
  404b30:	89ab      	ldrh	r3, [r5, #12]
  404b32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404b36:	81ab      	strh	r3, [r5, #12]
  404b38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b3c:	89ab      	ldrh	r3, [r5, #12]
  404b3e:	692a      	ldr	r2, [r5, #16]
  404b40:	602a      	str	r2, [r5, #0]
  404b42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  404b46:	2200      	movs	r2, #0
  404b48:	81ab      	strh	r3, [r5, #12]
  404b4a:	606a      	str	r2, [r5, #4]
  404b4c:	e79c      	b.n	404a88 <__sflush_r+0x6c>
  404b4e:	f8d8 3000 	ldr.w	r3, [r8]
  404b52:	2b00      	cmp	r3, #0
  404b54:	d0e1      	beq.n	404b1a <__sflush_r+0xfe>
  404b56:	2b1d      	cmp	r3, #29
  404b58:	d007      	beq.n	404b6a <__sflush_r+0x14e>
  404b5a:	2b16      	cmp	r3, #22
  404b5c:	d005      	beq.n	404b6a <__sflush_r+0x14e>
  404b5e:	89ab      	ldrh	r3, [r5, #12]
  404b60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404b64:	81ab      	strh	r3, [r5, #12]
  404b66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b6a:	f8c8 4000 	str.w	r4, [r8]
  404b6e:	e7b2      	b.n	404ad6 <__sflush_r+0xba>

00404b70 <_fflush_r>:
  404b70:	b510      	push	{r4, lr}
  404b72:	4604      	mov	r4, r0
  404b74:	b082      	sub	sp, #8
  404b76:	b108      	cbz	r0, 404b7c <_fflush_r+0xc>
  404b78:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404b7a:	b153      	cbz	r3, 404b92 <_fflush_r+0x22>
  404b7c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  404b80:	b908      	cbnz	r0, 404b86 <_fflush_r+0x16>
  404b82:	b002      	add	sp, #8
  404b84:	bd10      	pop	{r4, pc}
  404b86:	4620      	mov	r0, r4
  404b88:	b002      	add	sp, #8
  404b8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404b8e:	f7ff bf45 	b.w	404a1c <__sflush_r>
  404b92:	9101      	str	r1, [sp, #4]
  404b94:	f000 f880 	bl	404c98 <__sinit>
  404b98:	9901      	ldr	r1, [sp, #4]
  404b9a:	e7ef      	b.n	404b7c <_fflush_r+0xc>

00404b9c <_cleanup_r>:
  404b9c:	4901      	ldr	r1, [pc, #4]	; (404ba4 <_cleanup_r+0x8>)
  404b9e:	f000 bbb7 	b.w	405310 <_fwalk_reent>
  404ba2:	bf00      	nop
  404ba4:	00406a6d 	.word	0x00406a6d

00404ba8 <__sinit.part.1>:
  404ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404bac:	4b35      	ldr	r3, [pc, #212]	; (404c84 <__sinit.part.1+0xdc>)
  404bae:	6845      	ldr	r5, [r0, #4]
  404bb0:	63c3      	str	r3, [r0, #60]	; 0x3c
  404bb2:	2400      	movs	r4, #0
  404bb4:	4607      	mov	r7, r0
  404bb6:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  404bba:	2304      	movs	r3, #4
  404bbc:	2103      	movs	r1, #3
  404bbe:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  404bc2:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  404bc6:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  404bca:	b083      	sub	sp, #12
  404bcc:	602c      	str	r4, [r5, #0]
  404bce:	606c      	str	r4, [r5, #4]
  404bd0:	60ac      	str	r4, [r5, #8]
  404bd2:	666c      	str	r4, [r5, #100]	; 0x64
  404bd4:	81ec      	strh	r4, [r5, #14]
  404bd6:	612c      	str	r4, [r5, #16]
  404bd8:	616c      	str	r4, [r5, #20]
  404bda:	61ac      	str	r4, [r5, #24]
  404bdc:	81ab      	strh	r3, [r5, #12]
  404bde:	4621      	mov	r1, r4
  404be0:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  404be4:	2208      	movs	r2, #8
  404be6:	f7fc fca1 	bl	40152c <memset>
  404bea:	68be      	ldr	r6, [r7, #8]
  404bec:	f8df b098 	ldr.w	fp, [pc, #152]	; 404c88 <__sinit.part.1+0xe0>
  404bf0:	f8df a098 	ldr.w	sl, [pc, #152]	; 404c8c <__sinit.part.1+0xe4>
  404bf4:	f8df 9098 	ldr.w	r9, [pc, #152]	; 404c90 <__sinit.part.1+0xe8>
  404bf8:	f8df 8098 	ldr.w	r8, [pc, #152]	; 404c94 <__sinit.part.1+0xec>
  404bfc:	f8c5 b020 	str.w	fp, [r5, #32]
  404c00:	2301      	movs	r3, #1
  404c02:	2209      	movs	r2, #9
  404c04:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  404c08:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  404c0c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  404c10:	61ed      	str	r5, [r5, #28]
  404c12:	4621      	mov	r1, r4
  404c14:	81f3      	strh	r3, [r6, #14]
  404c16:	81b2      	strh	r2, [r6, #12]
  404c18:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  404c1c:	6034      	str	r4, [r6, #0]
  404c1e:	6074      	str	r4, [r6, #4]
  404c20:	60b4      	str	r4, [r6, #8]
  404c22:	6674      	str	r4, [r6, #100]	; 0x64
  404c24:	6134      	str	r4, [r6, #16]
  404c26:	6174      	str	r4, [r6, #20]
  404c28:	61b4      	str	r4, [r6, #24]
  404c2a:	2208      	movs	r2, #8
  404c2c:	9301      	str	r3, [sp, #4]
  404c2e:	f7fc fc7d 	bl	40152c <memset>
  404c32:	68fd      	ldr	r5, [r7, #12]
  404c34:	61f6      	str	r6, [r6, #28]
  404c36:	2012      	movs	r0, #18
  404c38:	2202      	movs	r2, #2
  404c3a:	f8c6 b020 	str.w	fp, [r6, #32]
  404c3e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  404c42:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  404c46:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  404c4a:	4621      	mov	r1, r4
  404c4c:	81a8      	strh	r0, [r5, #12]
  404c4e:	81ea      	strh	r2, [r5, #14]
  404c50:	602c      	str	r4, [r5, #0]
  404c52:	606c      	str	r4, [r5, #4]
  404c54:	60ac      	str	r4, [r5, #8]
  404c56:	666c      	str	r4, [r5, #100]	; 0x64
  404c58:	612c      	str	r4, [r5, #16]
  404c5a:	616c      	str	r4, [r5, #20]
  404c5c:	61ac      	str	r4, [r5, #24]
  404c5e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  404c62:	2208      	movs	r2, #8
  404c64:	f7fc fc62 	bl	40152c <memset>
  404c68:	9b01      	ldr	r3, [sp, #4]
  404c6a:	61ed      	str	r5, [r5, #28]
  404c6c:	f8c5 b020 	str.w	fp, [r5, #32]
  404c70:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  404c74:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  404c78:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  404c7c:	63bb      	str	r3, [r7, #56]	; 0x38
  404c7e:	b003      	add	sp, #12
  404c80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c84:	00404b9d 	.word	0x00404b9d
  404c88:	0040667d 	.word	0x0040667d
  404c8c:	004066a1 	.word	0x004066a1
  404c90:	004066d9 	.word	0x004066d9
  404c94:	004066f9 	.word	0x004066f9

00404c98 <__sinit>:
  404c98:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404c9a:	b103      	cbz	r3, 404c9e <__sinit+0x6>
  404c9c:	4770      	bx	lr
  404c9e:	f7ff bf83 	b.w	404ba8 <__sinit.part.1>
  404ca2:	bf00      	nop

00404ca4 <__sfp_lock_acquire>:
  404ca4:	4770      	bx	lr
  404ca6:	bf00      	nop

00404ca8 <__sfp_lock_release>:
  404ca8:	4770      	bx	lr
  404caa:	bf00      	nop

00404cac <__libc_fini_array>:
  404cac:	b538      	push	{r3, r4, r5, lr}
  404cae:	4b08      	ldr	r3, [pc, #32]	; (404cd0 <__libc_fini_array+0x24>)
  404cb0:	4d08      	ldr	r5, [pc, #32]	; (404cd4 <__libc_fini_array+0x28>)
  404cb2:	1aed      	subs	r5, r5, r3
  404cb4:	10ac      	asrs	r4, r5, #2
  404cb6:	bf18      	it	ne
  404cb8:	18ed      	addne	r5, r5, r3
  404cba:	d005      	beq.n	404cc8 <__libc_fini_array+0x1c>
  404cbc:	3c01      	subs	r4, #1
  404cbe:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  404cc2:	4798      	blx	r3
  404cc4:	2c00      	cmp	r4, #0
  404cc6:	d1f9      	bne.n	404cbc <__libc_fini_array+0x10>
  404cc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404ccc:	f003 bc06 	b.w	4084dc <_fini>
  404cd0:	004084e8 	.word	0x004084e8
  404cd4:	004084ec 	.word	0x004084ec

00404cd8 <__fputwc>:
  404cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404cdc:	b082      	sub	sp, #8
  404cde:	4607      	mov	r7, r0
  404ce0:	460e      	mov	r6, r1
  404ce2:	4614      	mov	r4, r2
  404ce4:	f000 fb42 	bl	40536c <__locale_mb_cur_max>
  404ce8:	2801      	cmp	r0, #1
  404cea:	d041      	beq.n	404d70 <__fputwc+0x98>
  404cec:	4638      	mov	r0, r7
  404cee:	a901      	add	r1, sp, #4
  404cf0:	4632      	mov	r2, r6
  404cf2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  404cf6:	f001 fdd9 	bl	4068ac <_wcrtomb_r>
  404cfa:	f1b0 3fff 	cmp.w	r0, #4294967295
  404cfe:	4680      	mov	r8, r0
  404d00:	d02f      	beq.n	404d62 <__fputwc+0x8a>
  404d02:	2800      	cmp	r0, #0
  404d04:	d03c      	beq.n	404d80 <__fputwc+0xa8>
  404d06:	f89d 1004 	ldrb.w	r1, [sp, #4]
  404d0a:	2500      	movs	r5, #0
  404d0c:	e009      	b.n	404d22 <__fputwc+0x4a>
  404d0e:	6823      	ldr	r3, [r4, #0]
  404d10:	7019      	strb	r1, [r3, #0]
  404d12:	6823      	ldr	r3, [r4, #0]
  404d14:	3301      	adds	r3, #1
  404d16:	6023      	str	r3, [r4, #0]
  404d18:	3501      	adds	r5, #1
  404d1a:	45a8      	cmp	r8, r5
  404d1c:	d930      	bls.n	404d80 <__fputwc+0xa8>
  404d1e:	ab01      	add	r3, sp, #4
  404d20:	5d59      	ldrb	r1, [r3, r5]
  404d22:	68a3      	ldr	r3, [r4, #8]
  404d24:	3b01      	subs	r3, #1
  404d26:	2b00      	cmp	r3, #0
  404d28:	60a3      	str	r3, [r4, #8]
  404d2a:	daf0      	bge.n	404d0e <__fputwc+0x36>
  404d2c:	69a2      	ldr	r2, [r4, #24]
  404d2e:	4293      	cmp	r3, r2
  404d30:	db07      	blt.n	404d42 <__fputwc+0x6a>
  404d32:	6823      	ldr	r3, [r4, #0]
  404d34:	7019      	strb	r1, [r3, #0]
  404d36:	6823      	ldr	r3, [r4, #0]
  404d38:	7819      	ldrb	r1, [r3, #0]
  404d3a:	290a      	cmp	r1, #10
  404d3c:	f103 0301 	add.w	r3, r3, #1
  404d40:	d1e9      	bne.n	404d16 <__fputwc+0x3e>
  404d42:	4638      	mov	r0, r7
  404d44:	4622      	mov	r2, r4
  404d46:	f001 fd5d 	bl	406804 <__swbuf_r>
  404d4a:	f1a0 30ff 	sub.w	r0, r0, #4294967295
  404d4e:	fab0 f080 	clz	r0, r0
  404d52:	0940      	lsrs	r0, r0, #5
  404d54:	2800      	cmp	r0, #0
  404d56:	d0df      	beq.n	404d18 <__fputwc+0x40>
  404d58:	f04f 30ff 	mov.w	r0, #4294967295
  404d5c:	b002      	add	sp, #8
  404d5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404d62:	89a3      	ldrh	r3, [r4, #12]
  404d64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404d68:	81a3      	strh	r3, [r4, #12]
  404d6a:	b002      	add	sp, #8
  404d6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404d70:	1e73      	subs	r3, r6, #1
  404d72:	2bfe      	cmp	r3, #254	; 0xfe
  404d74:	d8ba      	bhi.n	404cec <__fputwc+0x14>
  404d76:	b2f1      	uxtb	r1, r6
  404d78:	4680      	mov	r8, r0
  404d7a:	f88d 1004 	strb.w	r1, [sp, #4]
  404d7e:	e7c4      	b.n	404d0a <__fputwc+0x32>
  404d80:	4630      	mov	r0, r6
  404d82:	b002      	add	sp, #8
  404d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404d88 <_fputwc_r>:
  404d88:	8993      	ldrh	r3, [r2, #12]
  404d8a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  404d8e:	d10b      	bne.n	404da8 <_fputwc_r+0x20>
  404d90:	b410      	push	{r4}
  404d92:	6e54      	ldr	r4, [r2, #100]	; 0x64
  404d94:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404d98:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  404d9c:	6654      	str	r4, [r2, #100]	; 0x64
  404d9e:	8193      	strh	r3, [r2, #12]
  404da0:	f85d 4b04 	ldr.w	r4, [sp], #4
  404da4:	f7ff bf98 	b.w	404cd8 <__fputwc>
  404da8:	f7ff bf96 	b.w	404cd8 <__fputwc>

00404dac <_malloc_trim_r>:
  404dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404dae:	4f23      	ldr	r7, [pc, #140]	; (404e3c <_malloc_trim_r+0x90>)
  404db0:	460c      	mov	r4, r1
  404db2:	4606      	mov	r6, r0
  404db4:	f000 ff36 	bl	405c24 <__malloc_lock>
  404db8:	68bb      	ldr	r3, [r7, #8]
  404dba:	685d      	ldr	r5, [r3, #4]
  404dbc:	f025 0503 	bic.w	r5, r5, #3
  404dc0:	1b29      	subs	r1, r5, r4
  404dc2:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  404dc6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404dca:	f021 010f 	bic.w	r1, r1, #15
  404dce:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404dd2:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404dd6:	db07      	blt.n	404de8 <_malloc_trim_r+0x3c>
  404dd8:	4630      	mov	r0, r6
  404dda:	2100      	movs	r1, #0
  404ddc:	f001 fc3c 	bl	406658 <_sbrk_r>
  404de0:	68bb      	ldr	r3, [r7, #8]
  404de2:	442b      	add	r3, r5
  404de4:	4298      	cmp	r0, r3
  404de6:	d004      	beq.n	404df2 <_malloc_trim_r+0x46>
  404de8:	4630      	mov	r0, r6
  404dea:	f000 ff1d 	bl	405c28 <__malloc_unlock>
  404dee:	2000      	movs	r0, #0
  404df0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404df2:	4630      	mov	r0, r6
  404df4:	4261      	negs	r1, r4
  404df6:	f001 fc2f 	bl	406658 <_sbrk_r>
  404dfa:	3001      	adds	r0, #1
  404dfc:	d00d      	beq.n	404e1a <_malloc_trim_r+0x6e>
  404dfe:	4b10      	ldr	r3, [pc, #64]	; (404e40 <_malloc_trim_r+0x94>)
  404e00:	68ba      	ldr	r2, [r7, #8]
  404e02:	6819      	ldr	r1, [r3, #0]
  404e04:	1b2d      	subs	r5, r5, r4
  404e06:	f045 0501 	orr.w	r5, r5, #1
  404e0a:	4630      	mov	r0, r6
  404e0c:	1b09      	subs	r1, r1, r4
  404e0e:	6055      	str	r5, [r2, #4]
  404e10:	6019      	str	r1, [r3, #0]
  404e12:	f000 ff09 	bl	405c28 <__malloc_unlock>
  404e16:	2001      	movs	r0, #1
  404e18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404e1a:	4630      	mov	r0, r6
  404e1c:	2100      	movs	r1, #0
  404e1e:	f001 fc1b 	bl	406658 <_sbrk_r>
  404e22:	68ba      	ldr	r2, [r7, #8]
  404e24:	1a83      	subs	r3, r0, r2
  404e26:	2b0f      	cmp	r3, #15
  404e28:	ddde      	ble.n	404de8 <_malloc_trim_r+0x3c>
  404e2a:	4c06      	ldr	r4, [pc, #24]	; (404e44 <_malloc_trim_r+0x98>)
  404e2c:	4904      	ldr	r1, [pc, #16]	; (404e40 <_malloc_trim_r+0x94>)
  404e2e:	6824      	ldr	r4, [r4, #0]
  404e30:	f043 0301 	orr.w	r3, r3, #1
  404e34:	1b00      	subs	r0, r0, r4
  404e36:	6053      	str	r3, [r2, #4]
  404e38:	6008      	str	r0, [r1, #0]
  404e3a:	e7d5      	b.n	404de8 <_malloc_trim_r+0x3c>
  404e3c:	20000490 	.word	0x20000490
  404e40:	20000d08 	.word	0x20000d08
  404e44:	2000089c 	.word	0x2000089c

00404e48 <_free_r>:
  404e48:	2900      	cmp	r1, #0
  404e4a:	d04e      	beq.n	404eea <_free_r+0xa2>
  404e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404e50:	460c      	mov	r4, r1
  404e52:	4680      	mov	r8, r0
  404e54:	f000 fee6 	bl	405c24 <__malloc_lock>
  404e58:	f854 7c04 	ldr.w	r7, [r4, #-4]
  404e5c:	4962      	ldr	r1, [pc, #392]	; (404fe8 <_free_r+0x1a0>)
  404e5e:	f027 0201 	bic.w	r2, r7, #1
  404e62:	f1a4 0508 	sub.w	r5, r4, #8
  404e66:	18ab      	adds	r3, r5, r2
  404e68:	688e      	ldr	r6, [r1, #8]
  404e6a:	6858      	ldr	r0, [r3, #4]
  404e6c:	429e      	cmp	r6, r3
  404e6e:	f020 0003 	bic.w	r0, r0, #3
  404e72:	d05a      	beq.n	404f2a <_free_r+0xe2>
  404e74:	07fe      	lsls	r6, r7, #31
  404e76:	6058      	str	r0, [r3, #4]
  404e78:	d40b      	bmi.n	404e92 <_free_r+0x4a>
  404e7a:	f854 7c08 	ldr.w	r7, [r4, #-8]
  404e7e:	1bed      	subs	r5, r5, r7
  404e80:	f101 0e08 	add.w	lr, r1, #8
  404e84:	68ac      	ldr	r4, [r5, #8]
  404e86:	4574      	cmp	r4, lr
  404e88:	443a      	add	r2, r7
  404e8a:	d067      	beq.n	404f5c <_free_r+0x114>
  404e8c:	68ef      	ldr	r7, [r5, #12]
  404e8e:	60e7      	str	r7, [r4, #12]
  404e90:	60bc      	str	r4, [r7, #8]
  404e92:	181c      	adds	r4, r3, r0
  404e94:	6864      	ldr	r4, [r4, #4]
  404e96:	07e4      	lsls	r4, r4, #31
  404e98:	d40c      	bmi.n	404eb4 <_free_r+0x6c>
  404e9a:	4f54      	ldr	r7, [pc, #336]	; (404fec <_free_r+0x1a4>)
  404e9c:	689c      	ldr	r4, [r3, #8]
  404e9e:	42bc      	cmp	r4, r7
  404ea0:	4402      	add	r2, r0
  404ea2:	d07c      	beq.n	404f9e <_free_r+0x156>
  404ea4:	68d8      	ldr	r0, [r3, #12]
  404ea6:	60e0      	str	r0, [r4, #12]
  404ea8:	f042 0301 	orr.w	r3, r2, #1
  404eac:	6084      	str	r4, [r0, #8]
  404eae:	606b      	str	r3, [r5, #4]
  404eb0:	50aa      	str	r2, [r5, r2]
  404eb2:	e003      	b.n	404ebc <_free_r+0x74>
  404eb4:	f042 0301 	orr.w	r3, r2, #1
  404eb8:	606b      	str	r3, [r5, #4]
  404eba:	50aa      	str	r2, [r5, r2]
  404ebc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  404ec0:	d214      	bcs.n	404eec <_free_r+0xa4>
  404ec2:	08d2      	lsrs	r2, r2, #3
  404ec4:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  404ec8:	6848      	ldr	r0, [r1, #4]
  404eca:	689f      	ldr	r7, [r3, #8]
  404ecc:	60af      	str	r7, [r5, #8]
  404ece:	1092      	asrs	r2, r2, #2
  404ed0:	2401      	movs	r4, #1
  404ed2:	fa04 f202 	lsl.w	r2, r4, r2
  404ed6:	4310      	orrs	r0, r2
  404ed8:	60eb      	str	r3, [r5, #12]
  404eda:	6048      	str	r0, [r1, #4]
  404edc:	609d      	str	r5, [r3, #8]
  404ede:	60fd      	str	r5, [r7, #12]
  404ee0:	4640      	mov	r0, r8
  404ee2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404ee6:	f000 be9f 	b.w	405c28 <__malloc_unlock>
  404eea:	4770      	bx	lr
  404eec:	0a53      	lsrs	r3, r2, #9
  404eee:	2b04      	cmp	r3, #4
  404ef0:	d847      	bhi.n	404f82 <_free_r+0x13a>
  404ef2:	0993      	lsrs	r3, r2, #6
  404ef4:	f103 0438 	add.w	r4, r3, #56	; 0x38
  404ef8:	0060      	lsls	r0, r4, #1
  404efa:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  404efe:	493a      	ldr	r1, [pc, #232]	; (404fe8 <_free_r+0x1a0>)
  404f00:	6883      	ldr	r3, [r0, #8]
  404f02:	4283      	cmp	r3, r0
  404f04:	d043      	beq.n	404f8e <_free_r+0x146>
  404f06:	6859      	ldr	r1, [r3, #4]
  404f08:	f021 0103 	bic.w	r1, r1, #3
  404f0c:	4291      	cmp	r1, r2
  404f0e:	d902      	bls.n	404f16 <_free_r+0xce>
  404f10:	689b      	ldr	r3, [r3, #8]
  404f12:	4298      	cmp	r0, r3
  404f14:	d1f7      	bne.n	404f06 <_free_r+0xbe>
  404f16:	68da      	ldr	r2, [r3, #12]
  404f18:	60ea      	str	r2, [r5, #12]
  404f1a:	60ab      	str	r3, [r5, #8]
  404f1c:	4640      	mov	r0, r8
  404f1e:	6095      	str	r5, [r2, #8]
  404f20:	60dd      	str	r5, [r3, #12]
  404f22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404f26:	f000 be7f 	b.w	405c28 <__malloc_unlock>
  404f2a:	07ff      	lsls	r7, r7, #31
  404f2c:	4402      	add	r2, r0
  404f2e:	d407      	bmi.n	404f40 <_free_r+0xf8>
  404f30:	f854 3c08 	ldr.w	r3, [r4, #-8]
  404f34:	1aed      	subs	r5, r5, r3
  404f36:	441a      	add	r2, r3
  404f38:	68a8      	ldr	r0, [r5, #8]
  404f3a:	68eb      	ldr	r3, [r5, #12]
  404f3c:	60c3      	str	r3, [r0, #12]
  404f3e:	6098      	str	r0, [r3, #8]
  404f40:	4b2b      	ldr	r3, [pc, #172]	; (404ff0 <_free_r+0x1a8>)
  404f42:	681b      	ldr	r3, [r3, #0]
  404f44:	f042 0001 	orr.w	r0, r2, #1
  404f48:	429a      	cmp	r2, r3
  404f4a:	6068      	str	r0, [r5, #4]
  404f4c:	608d      	str	r5, [r1, #8]
  404f4e:	d3c7      	bcc.n	404ee0 <_free_r+0x98>
  404f50:	4b28      	ldr	r3, [pc, #160]	; (404ff4 <_free_r+0x1ac>)
  404f52:	4640      	mov	r0, r8
  404f54:	6819      	ldr	r1, [r3, #0]
  404f56:	f7ff ff29 	bl	404dac <_malloc_trim_r>
  404f5a:	e7c1      	b.n	404ee0 <_free_r+0x98>
  404f5c:	1819      	adds	r1, r3, r0
  404f5e:	6849      	ldr	r1, [r1, #4]
  404f60:	07c9      	lsls	r1, r1, #31
  404f62:	d409      	bmi.n	404f78 <_free_r+0x130>
  404f64:	68d9      	ldr	r1, [r3, #12]
  404f66:	689b      	ldr	r3, [r3, #8]
  404f68:	4402      	add	r2, r0
  404f6a:	f042 0001 	orr.w	r0, r2, #1
  404f6e:	60d9      	str	r1, [r3, #12]
  404f70:	608b      	str	r3, [r1, #8]
  404f72:	6068      	str	r0, [r5, #4]
  404f74:	50aa      	str	r2, [r5, r2]
  404f76:	e7b3      	b.n	404ee0 <_free_r+0x98>
  404f78:	f042 0301 	orr.w	r3, r2, #1
  404f7c:	606b      	str	r3, [r5, #4]
  404f7e:	50aa      	str	r2, [r5, r2]
  404f80:	e7ae      	b.n	404ee0 <_free_r+0x98>
  404f82:	2b14      	cmp	r3, #20
  404f84:	d814      	bhi.n	404fb0 <_free_r+0x168>
  404f86:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  404f8a:	0060      	lsls	r0, r4, #1
  404f8c:	e7b5      	b.n	404efa <_free_r+0xb2>
  404f8e:	684a      	ldr	r2, [r1, #4]
  404f90:	10a4      	asrs	r4, r4, #2
  404f92:	2001      	movs	r0, #1
  404f94:	40a0      	lsls	r0, r4
  404f96:	4302      	orrs	r2, r0
  404f98:	604a      	str	r2, [r1, #4]
  404f9a:	461a      	mov	r2, r3
  404f9c:	e7bc      	b.n	404f18 <_free_r+0xd0>
  404f9e:	f042 0301 	orr.w	r3, r2, #1
  404fa2:	614d      	str	r5, [r1, #20]
  404fa4:	610d      	str	r5, [r1, #16]
  404fa6:	60ec      	str	r4, [r5, #12]
  404fa8:	60ac      	str	r4, [r5, #8]
  404faa:	606b      	str	r3, [r5, #4]
  404fac:	50aa      	str	r2, [r5, r2]
  404fae:	e797      	b.n	404ee0 <_free_r+0x98>
  404fb0:	2b54      	cmp	r3, #84	; 0x54
  404fb2:	d804      	bhi.n	404fbe <_free_r+0x176>
  404fb4:	0b13      	lsrs	r3, r2, #12
  404fb6:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  404fba:	0060      	lsls	r0, r4, #1
  404fbc:	e79d      	b.n	404efa <_free_r+0xb2>
  404fbe:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404fc2:	d804      	bhi.n	404fce <_free_r+0x186>
  404fc4:	0bd3      	lsrs	r3, r2, #15
  404fc6:	f103 0477 	add.w	r4, r3, #119	; 0x77
  404fca:	0060      	lsls	r0, r4, #1
  404fcc:	e795      	b.n	404efa <_free_r+0xb2>
  404fce:	f240 5054 	movw	r0, #1364	; 0x554
  404fd2:	4283      	cmp	r3, r0
  404fd4:	d804      	bhi.n	404fe0 <_free_r+0x198>
  404fd6:	0c93      	lsrs	r3, r2, #18
  404fd8:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  404fdc:	0060      	lsls	r0, r4, #1
  404fde:	e78c      	b.n	404efa <_free_r+0xb2>
  404fe0:	20fc      	movs	r0, #252	; 0xfc
  404fe2:	247e      	movs	r4, #126	; 0x7e
  404fe4:	e789      	b.n	404efa <_free_r+0xb2>
  404fe6:	bf00      	nop
  404fe8:	20000490 	.word	0x20000490
  404fec:	20000498 	.word	0x20000498
  404ff0:	20000898 	.word	0x20000898
  404ff4:	20000d04 	.word	0x20000d04

00404ff8 <__sfvwrite_r>:
  404ff8:	6893      	ldr	r3, [r2, #8]
  404ffa:	2b00      	cmp	r3, #0
  404ffc:	d07a      	beq.n	4050f4 <__sfvwrite_r+0xfc>
  404ffe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405002:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  405006:	f01e 0f08 	tst.w	lr, #8
  40500a:	b083      	sub	sp, #12
  40500c:	460c      	mov	r4, r1
  40500e:	4681      	mov	r9, r0
  405010:	4616      	mov	r6, r2
  405012:	d026      	beq.n	405062 <__sfvwrite_r+0x6a>
  405014:	690b      	ldr	r3, [r1, #16]
  405016:	b323      	cbz	r3, 405062 <__sfvwrite_r+0x6a>
  405018:	f00e 0802 	and.w	r8, lr, #2
  40501c:	fa1f f088 	uxth.w	r0, r8
  405020:	6835      	ldr	r5, [r6, #0]
  405022:	b370      	cbz	r0, 405082 <__sfvwrite_r+0x8a>
  405024:	f04f 0a00 	mov.w	sl, #0
  405028:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 40530c <__sfvwrite_r+0x314>
  40502c:	46d0      	mov	r8, sl
  40502e:	45d8      	cmp	r8, fp
  405030:	4643      	mov	r3, r8
  405032:	4652      	mov	r2, sl
  405034:	bf28      	it	cs
  405036:	465b      	movcs	r3, fp
  405038:	4648      	mov	r0, r9
  40503a:	f1b8 0f00 	cmp.w	r8, #0
  40503e:	d053      	beq.n	4050e8 <__sfvwrite_r+0xf0>
  405040:	69e1      	ldr	r1, [r4, #28]
  405042:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405044:	47b8      	blx	r7
  405046:	2800      	cmp	r0, #0
  405048:	dd73      	ble.n	405132 <__sfvwrite_r+0x13a>
  40504a:	68b3      	ldr	r3, [r6, #8]
  40504c:	1a1b      	subs	r3, r3, r0
  40504e:	4482      	add	sl, r0
  405050:	ebc0 0808 	rsb	r8, r0, r8
  405054:	60b3      	str	r3, [r6, #8]
  405056:	2b00      	cmp	r3, #0
  405058:	d1e9      	bne.n	40502e <__sfvwrite_r+0x36>
  40505a:	2000      	movs	r0, #0
  40505c:	b003      	add	sp, #12
  40505e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405062:	4648      	mov	r0, r9
  405064:	4621      	mov	r1, r4
  405066:	f7fe fc87 	bl	403978 <__swsetup_r>
  40506a:	2800      	cmp	r0, #0
  40506c:	f040 8145 	bne.w	4052fa <__sfvwrite_r+0x302>
  405070:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  405074:	6835      	ldr	r5, [r6, #0]
  405076:	f00e 0802 	and.w	r8, lr, #2
  40507a:	fa1f f088 	uxth.w	r0, r8
  40507e:	2800      	cmp	r0, #0
  405080:	d1d0      	bne.n	405024 <__sfvwrite_r+0x2c>
  405082:	f01e 0b01 	ands.w	fp, lr, #1
  405086:	d15d      	bne.n	405144 <__sfvwrite_r+0x14c>
  405088:	46d8      	mov	r8, fp
  40508a:	f1b8 0f00 	cmp.w	r8, #0
  40508e:	d025      	beq.n	4050dc <__sfvwrite_r+0xe4>
  405090:	f41e 7f00 	tst.w	lr, #512	; 0x200
  405094:	68a7      	ldr	r7, [r4, #8]
  405096:	d02f      	beq.n	4050f8 <__sfvwrite_r+0x100>
  405098:	45b8      	cmp	r8, r7
  40509a:	46ba      	mov	sl, r7
  40509c:	f0c0 80a9 	bcc.w	4051f2 <__sfvwrite_r+0x1fa>
  4050a0:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  4050a4:	f040 80b6 	bne.w	405214 <__sfvwrite_r+0x21c>
  4050a8:	6820      	ldr	r0, [r4, #0]
  4050aa:	4652      	mov	r2, sl
  4050ac:	4659      	mov	r1, fp
  4050ae:	f000 fd55 	bl	405b5c <memmove>
  4050b2:	68a0      	ldr	r0, [r4, #8]
  4050b4:	6822      	ldr	r2, [r4, #0]
  4050b6:	1bc0      	subs	r0, r0, r7
  4050b8:	eb02 030a 	add.w	r3, r2, sl
  4050bc:	60a0      	str	r0, [r4, #8]
  4050be:	6023      	str	r3, [r4, #0]
  4050c0:	4640      	mov	r0, r8
  4050c2:	68b3      	ldr	r3, [r6, #8]
  4050c4:	1a1b      	subs	r3, r3, r0
  4050c6:	4483      	add	fp, r0
  4050c8:	ebc0 0808 	rsb	r8, r0, r8
  4050cc:	60b3      	str	r3, [r6, #8]
  4050ce:	2b00      	cmp	r3, #0
  4050d0:	d0c3      	beq.n	40505a <__sfvwrite_r+0x62>
  4050d2:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  4050d6:	f1b8 0f00 	cmp.w	r8, #0
  4050da:	d1d9      	bne.n	405090 <__sfvwrite_r+0x98>
  4050dc:	f8d5 b000 	ldr.w	fp, [r5]
  4050e0:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4050e4:	3508      	adds	r5, #8
  4050e6:	e7d0      	b.n	40508a <__sfvwrite_r+0x92>
  4050e8:	f8d5 a000 	ldr.w	sl, [r5]
  4050ec:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4050f0:	3508      	adds	r5, #8
  4050f2:	e79c      	b.n	40502e <__sfvwrite_r+0x36>
  4050f4:	2000      	movs	r0, #0
  4050f6:	4770      	bx	lr
  4050f8:	6820      	ldr	r0, [r4, #0]
  4050fa:	6923      	ldr	r3, [r4, #16]
  4050fc:	4298      	cmp	r0, r3
  4050fe:	d803      	bhi.n	405108 <__sfvwrite_r+0x110>
  405100:	6962      	ldr	r2, [r4, #20]
  405102:	4590      	cmp	r8, r2
  405104:	f080 80b9 	bcs.w	40527a <__sfvwrite_r+0x282>
  405108:	4547      	cmp	r7, r8
  40510a:	bf28      	it	cs
  40510c:	4647      	movcs	r7, r8
  40510e:	463a      	mov	r2, r7
  405110:	4659      	mov	r1, fp
  405112:	f000 fd23 	bl	405b5c <memmove>
  405116:	68a3      	ldr	r3, [r4, #8]
  405118:	6822      	ldr	r2, [r4, #0]
  40511a:	1bdb      	subs	r3, r3, r7
  40511c:	443a      	add	r2, r7
  40511e:	60a3      	str	r3, [r4, #8]
  405120:	6022      	str	r2, [r4, #0]
  405122:	2b00      	cmp	r3, #0
  405124:	d14a      	bne.n	4051bc <__sfvwrite_r+0x1c4>
  405126:	4648      	mov	r0, r9
  405128:	4621      	mov	r1, r4
  40512a:	f7ff fd21 	bl	404b70 <_fflush_r>
  40512e:	2800      	cmp	r0, #0
  405130:	d044      	beq.n	4051bc <__sfvwrite_r+0x1c4>
  405132:	89a3      	ldrh	r3, [r4, #12]
  405134:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405138:	f04f 30ff 	mov.w	r0, #4294967295
  40513c:	81a3      	strh	r3, [r4, #12]
  40513e:	b003      	add	sp, #12
  405140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405144:	4680      	mov	r8, r0
  405146:	9000      	str	r0, [sp, #0]
  405148:	4683      	mov	fp, r0
  40514a:	4682      	mov	sl, r0
  40514c:	f1ba 0f00 	cmp.w	sl, #0
  405150:	d02c      	beq.n	4051ac <__sfvwrite_r+0x1b4>
  405152:	9b00      	ldr	r3, [sp, #0]
  405154:	2b00      	cmp	r3, #0
  405156:	d050      	beq.n	4051fa <__sfvwrite_r+0x202>
  405158:	6820      	ldr	r0, [r4, #0]
  40515a:	6921      	ldr	r1, [r4, #16]
  40515c:	f8d4 e008 	ldr.w	lr, [r4, #8]
  405160:	6962      	ldr	r2, [r4, #20]
  405162:	45d0      	cmp	r8, sl
  405164:	4643      	mov	r3, r8
  405166:	bf28      	it	cs
  405168:	4653      	movcs	r3, sl
  40516a:	4288      	cmp	r0, r1
  40516c:	461f      	mov	r7, r3
  40516e:	d904      	bls.n	40517a <__sfvwrite_r+0x182>
  405170:	eb0e 0c02 	add.w	ip, lr, r2
  405174:	4563      	cmp	r3, ip
  405176:	f300 8092 	bgt.w	40529e <__sfvwrite_r+0x2a6>
  40517a:	4293      	cmp	r3, r2
  40517c:	db20      	blt.n	4051c0 <__sfvwrite_r+0x1c8>
  40517e:	4613      	mov	r3, r2
  405180:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405182:	69e1      	ldr	r1, [r4, #28]
  405184:	4648      	mov	r0, r9
  405186:	465a      	mov	r2, fp
  405188:	47b8      	blx	r7
  40518a:	1e07      	subs	r7, r0, #0
  40518c:	ddd1      	ble.n	405132 <__sfvwrite_r+0x13a>
  40518e:	ebb8 0807 	subs.w	r8, r8, r7
  405192:	d025      	beq.n	4051e0 <__sfvwrite_r+0x1e8>
  405194:	68b3      	ldr	r3, [r6, #8]
  405196:	1bdb      	subs	r3, r3, r7
  405198:	44bb      	add	fp, r7
  40519a:	ebc7 0a0a 	rsb	sl, r7, sl
  40519e:	60b3      	str	r3, [r6, #8]
  4051a0:	2b00      	cmp	r3, #0
  4051a2:	f43f af5a 	beq.w	40505a <__sfvwrite_r+0x62>
  4051a6:	f1ba 0f00 	cmp.w	sl, #0
  4051aa:	d1d2      	bne.n	405152 <__sfvwrite_r+0x15a>
  4051ac:	2300      	movs	r3, #0
  4051ae:	f8d5 b000 	ldr.w	fp, [r5]
  4051b2:	f8d5 a004 	ldr.w	sl, [r5, #4]
  4051b6:	9300      	str	r3, [sp, #0]
  4051b8:	3508      	adds	r5, #8
  4051ba:	e7c7      	b.n	40514c <__sfvwrite_r+0x154>
  4051bc:	4638      	mov	r0, r7
  4051be:	e780      	b.n	4050c2 <__sfvwrite_r+0xca>
  4051c0:	461a      	mov	r2, r3
  4051c2:	4659      	mov	r1, fp
  4051c4:	9301      	str	r3, [sp, #4]
  4051c6:	f000 fcc9 	bl	405b5c <memmove>
  4051ca:	68a2      	ldr	r2, [r4, #8]
  4051cc:	6821      	ldr	r1, [r4, #0]
  4051ce:	9b01      	ldr	r3, [sp, #4]
  4051d0:	ebb8 0807 	subs.w	r8, r8, r7
  4051d4:	eba2 0203 	sub.w	r2, r2, r3
  4051d8:	440b      	add	r3, r1
  4051da:	60a2      	str	r2, [r4, #8]
  4051dc:	6023      	str	r3, [r4, #0]
  4051de:	d1d9      	bne.n	405194 <__sfvwrite_r+0x19c>
  4051e0:	4648      	mov	r0, r9
  4051e2:	4621      	mov	r1, r4
  4051e4:	f7ff fcc4 	bl	404b70 <_fflush_r>
  4051e8:	2800      	cmp	r0, #0
  4051ea:	d1a2      	bne.n	405132 <__sfvwrite_r+0x13a>
  4051ec:	f8cd 8000 	str.w	r8, [sp]
  4051f0:	e7d0      	b.n	405194 <__sfvwrite_r+0x19c>
  4051f2:	6820      	ldr	r0, [r4, #0]
  4051f4:	4647      	mov	r7, r8
  4051f6:	46c2      	mov	sl, r8
  4051f8:	e757      	b.n	4050aa <__sfvwrite_r+0xb2>
  4051fa:	4658      	mov	r0, fp
  4051fc:	210a      	movs	r1, #10
  4051fe:	4652      	mov	r2, sl
  405200:	f000 fbc8 	bl	405994 <memchr>
  405204:	2800      	cmp	r0, #0
  405206:	d073      	beq.n	4052f0 <__sfvwrite_r+0x2f8>
  405208:	3001      	adds	r0, #1
  40520a:	2301      	movs	r3, #1
  40520c:	ebcb 0800 	rsb	r8, fp, r0
  405210:	9300      	str	r3, [sp, #0]
  405212:	e7a1      	b.n	405158 <__sfvwrite_r+0x160>
  405214:	6967      	ldr	r7, [r4, #20]
  405216:	6921      	ldr	r1, [r4, #16]
  405218:	6823      	ldr	r3, [r4, #0]
  40521a:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40521e:	1a5b      	subs	r3, r3, r1
  405220:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  405224:	1c58      	adds	r0, r3, #1
  405226:	107f      	asrs	r7, r7, #1
  405228:	4440      	add	r0, r8
  40522a:	4287      	cmp	r7, r0
  40522c:	463a      	mov	r2, r7
  40522e:	bf3c      	itt	cc
  405230:	4607      	movcc	r7, r0
  405232:	463a      	movcc	r2, r7
  405234:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  405238:	9300      	str	r3, [sp, #0]
  40523a:	d046      	beq.n	4052ca <__sfvwrite_r+0x2d2>
  40523c:	4611      	mov	r1, r2
  40523e:	4648      	mov	r0, r9
  405240:	f000 f916 	bl	405470 <_malloc_r>
  405244:	9b00      	ldr	r3, [sp, #0]
  405246:	4682      	mov	sl, r0
  405248:	2800      	cmp	r0, #0
  40524a:	d059      	beq.n	405300 <__sfvwrite_r+0x308>
  40524c:	461a      	mov	r2, r3
  40524e:	6921      	ldr	r1, [r4, #16]
  405250:	9300      	str	r3, [sp, #0]
  405252:	f000 fbe9 	bl	405a28 <memcpy>
  405256:	89a2      	ldrh	r2, [r4, #12]
  405258:	9b00      	ldr	r3, [sp, #0]
  40525a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40525e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405262:	81a2      	strh	r2, [r4, #12]
  405264:	eb0a 0003 	add.w	r0, sl, r3
  405268:	1afb      	subs	r3, r7, r3
  40526a:	f8c4 a010 	str.w	sl, [r4, #16]
  40526e:	6167      	str	r7, [r4, #20]
  405270:	6020      	str	r0, [r4, #0]
  405272:	60a3      	str	r3, [r4, #8]
  405274:	4647      	mov	r7, r8
  405276:	46c2      	mov	sl, r8
  405278:	e717      	b.n	4050aa <__sfvwrite_r+0xb2>
  40527a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  40527e:	4543      	cmp	r3, r8
  405280:	bf28      	it	cs
  405282:	4643      	movcs	r3, r8
  405284:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405286:	fb93 f3f2 	sdiv	r3, r3, r2
  40528a:	4648      	mov	r0, r9
  40528c:	fb03 f302 	mul.w	r3, r3, r2
  405290:	69e1      	ldr	r1, [r4, #28]
  405292:	465a      	mov	r2, fp
  405294:	47b8      	blx	r7
  405296:	2800      	cmp	r0, #0
  405298:	f73f af13 	bgt.w	4050c2 <__sfvwrite_r+0xca>
  40529c:	e749      	b.n	405132 <__sfvwrite_r+0x13a>
  40529e:	4662      	mov	r2, ip
  4052a0:	4659      	mov	r1, fp
  4052a2:	f8cd c004 	str.w	ip, [sp, #4]
  4052a6:	f000 fc59 	bl	405b5c <memmove>
  4052aa:	6823      	ldr	r3, [r4, #0]
  4052ac:	f8dd c004 	ldr.w	ip, [sp, #4]
  4052b0:	4463      	add	r3, ip
  4052b2:	6023      	str	r3, [r4, #0]
  4052b4:	4648      	mov	r0, r9
  4052b6:	4621      	mov	r1, r4
  4052b8:	f7ff fc5a 	bl	404b70 <_fflush_r>
  4052bc:	f8dd c004 	ldr.w	ip, [sp, #4]
  4052c0:	2800      	cmp	r0, #0
  4052c2:	f47f af36 	bne.w	405132 <__sfvwrite_r+0x13a>
  4052c6:	4667      	mov	r7, ip
  4052c8:	e761      	b.n	40518e <__sfvwrite_r+0x196>
  4052ca:	4648      	mov	r0, r9
  4052cc:	f000 ffa2 	bl	406214 <_realloc_r>
  4052d0:	9b00      	ldr	r3, [sp, #0]
  4052d2:	4682      	mov	sl, r0
  4052d4:	2800      	cmp	r0, #0
  4052d6:	d1c5      	bne.n	405264 <__sfvwrite_r+0x26c>
  4052d8:	4648      	mov	r0, r9
  4052da:	6921      	ldr	r1, [r4, #16]
  4052dc:	f7ff fdb4 	bl	404e48 <_free_r>
  4052e0:	89a3      	ldrh	r3, [r4, #12]
  4052e2:	220c      	movs	r2, #12
  4052e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4052e8:	b29b      	uxth	r3, r3
  4052ea:	f8c9 2000 	str.w	r2, [r9]
  4052ee:	e721      	b.n	405134 <__sfvwrite_r+0x13c>
  4052f0:	2301      	movs	r3, #1
  4052f2:	f10a 0801 	add.w	r8, sl, #1
  4052f6:	9300      	str	r3, [sp, #0]
  4052f8:	e72e      	b.n	405158 <__sfvwrite_r+0x160>
  4052fa:	f04f 30ff 	mov.w	r0, #4294967295
  4052fe:	e6ad      	b.n	40505c <__sfvwrite_r+0x64>
  405300:	230c      	movs	r3, #12
  405302:	f8c9 3000 	str.w	r3, [r9]
  405306:	89a3      	ldrh	r3, [r4, #12]
  405308:	e714      	b.n	405134 <__sfvwrite_r+0x13c>
  40530a:	bf00      	nop
  40530c:	7ffffc00 	.word	0x7ffffc00

00405310 <_fwalk_reent>:
  405310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405314:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  405318:	d01f      	beq.n	40535a <_fwalk_reent+0x4a>
  40531a:	4688      	mov	r8, r1
  40531c:	4606      	mov	r6, r0
  40531e:	f04f 0900 	mov.w	r9, #0
  405322:	687d      	ldr	r5, [r7, #4]
  405324:	68bc      	ldr	r4, [r7, #8]
  405326:	3d01      	subs	r5, #1
  405328:	d411      	bmi.n	40534e <_fwalk_reent+0x3e>
  40532a:	89a3      	ldrh	r3, [r4, #12]
  40532c:	2b01      	cmp	r3, #1
  40532e:	f105 35ff 	add.w	r5, r5, #4294967295
  405332:	d908      	bls.n	405346 <_fwalk_reent+0x36>
  405334:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  405338:	3301      	adds	r3, #1
  40533a:	4621      	mov	r1, r4
  40533c:	4630      	mov	r0, r6
  40533e:	d002      	beq.n	405346 <_fwalk_reent+0x36>
  405340:	47c0      	blx	r8
  405342:	ea49 0900 	orr.w	r9, r9, r0
  405346:	1c6b      	adds	r3, r5, #1
  405348:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40534c:	d1ed      	bne.n	40532a <_fwalk_reent+0x1a>
  40534e:	683f      	ldr	r7, [r7, #0]
  405350:	2f00      	cmp	r7, #0
  405352:	d1e6      	bne.n	405322 <_fwalk_reent+0x12>
  405354:	4648      	mov	r0, r9
  405356:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40535a:	46b9      	mov	r9, r7
  40535c:	4648      	mov	r0, r9
  40535e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405362:	bf00      	nop

00405364 <__locale_charset>:
  405364:	4800      	ldr	r0, [pc, #0]	; (405368 <__locale_charset+0x4>)
  405366:	4770      	bx	lr
  405368:	2000046c 	.word	0x2000046c

0040536c <__locale_mb_cur_max>:
  40536c:	4b01      	ldr	r3, [pc, #4]	; (405374 <__locale_mb_cur_max+0x8>)
  40536e:	6818      	ldr	r0, [r3, #0]
  405370:	4770      	bx	lr
  405372:	bf00      	nop
  405374:	2000048c 	.word	0x2000048c

00405378 <_localeconv_r>:
  405378:	4800      	ldr	r0, [pc, #0]	; (40537c <_localeconv_r+0x4>)
  40537a:	4770      	bx	lr
  40537c:	20000434 	.word	0x20000434

00405380 <__smakebuf_r>:
  405380:	898b      	ldrh	r3, [r1, #12]
  405382:	b29a      	uxth	r2, r3
  405384:	f012 0f02 	tst.w	r2, #2
  405388:	d13c      	bne.n	405404 <__smakebuf_r+0x84>
  40538a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40538c:	460c      	mov	r4, r1
  40538e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405392:	2900      	cmp	r1, #0
  405394:	b091      	sub	sp, #68	; 0x44
  405396:	4605      	mov	r5, r0
  405398:	db19      	blt.n	4053ce <__smakebuf_r+0x4e>
  40539a:	aa01      	add	r2, sp, #4
  40539c:	f001 fba8 	bl	406af0 <_fstat_r>
  4053a0:	2800      	cmp	r0, #0
  4053a2:	db12      	blt.n	4053ca <__smakebuf_r+0x4a>
  4053a4:	9b02      	ldr	r3, [sp, #8]
  4053a6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  4053aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  4053ae:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  4053b2:	fab7 f787 	clz	r7, r7
  4053b6:	ea4f 1757 	mov.w	r7, r7, lsr #5
  4053ba:	d02a      	beq.n	405412 <__smakebuf_r+0x92>
  4053bc:	89a3      	ldrh	r3, [r4, #12]
  4053be:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4053c2:	81a3      	strh	r3, [r4, #12]
  4053c4:	f44f 6680 	mov.w	r6, #1024	; 0x400
  4053c8:	e00b      	b.n	4053e2 <__smakebuf_r+0x62>
  4053ca:	89a3      	ldrh	r3, [r4, #12]
  4053cc:	b29a      	uxth	r2, r3
  4053ce:	f012 0f80 	tst.w	r2, #128	; 0x80
  4053d2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4053d6:	81a3      	strh	r3, [r4, #12]
  4053d8:	bf0c      	ite	eq
  4053da:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  4053de:	2640      	movne	r6, #64	; 0x40
  4053e0:	2700      	movs	r7, #0
  4053e2:	4628      	mov	r0, r5
  4053e4:	4631      	mov	r1, r6
  4053e6:	f000 f843 	bl	405470 <_malloc_r>
  4053ea:	89a3      	ldrh	r3, [r4, #12]
  4053ec:	b340      	cbz	r0, 405440 <__smakebuf_r+0xc0>
  4053ee:	4a1a      	ldr	r2, [pc, #104]	; (405458 <__smakebuf_r+0xd8>)
  4053f0:	63ea      	str	r2, [r5, #60]	; 0x3c
  4053f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4053f6:	81a3      	strh	r3, [r4, #12]
  4053f8:	6020      	str	r0, [r4, #0]
  4053fa:	6120      	str	r0, [r4, #16]
  4053fc:	6166      	str	r6, [r4, #20]
  4053fe:	b99f      	cbnz	r7, 405428 <__smakebuf_r+0xa8>
  405400:	b011      	add	sp, #68	; 0x44
  405402:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405404:	f101 0343 	add.w	r3, r1, #67	; 0x43
  405408:	2201      	movs	r2, #1
  40540a:	600b      	str	r3, [r1, #0]
  40540c:	610b      	str	r3, [r1, #16]
  40540e:	614a      	str	r2, [r1, #20]
  405410:	4770      	bx	lr
  405412:	4b12      	ldr	r3, [pc, #72]	; (40545c <__smakebuf_r+0xdc>)
  405414:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  405416:	429a      	cmp	r2, r3
  405418:	d1d0      	bne.n	4053bc <__smakebuf_r+0x3c>
  40541a:	89a3      	ldrh	r3, [r4, #12]
  40541c:	f44f 6680 	mov.w	r6, #1024	; 0x400
  405420:	4333      	orrs	r3, r6
  405422:	81a3      	strh	r3, [r4, #12]
  405424:	64e6      	str	r6, [r4, #76]	; 0x4c
  405426:	e7dc      	b.n	4053e2 <__smakebuf_r+0x62>
  405428:	4628      	mov	r0, r5
  40542a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40542e:	f001 fb73 	bl	406b18 <_isatty_r>
  405432:	2800      	cmp	r0, #0
  405434:	d0e4      	beq.n	405400 <__smakebuf_r+0x80>
  405436:	89a3      	ldrh	r3, [r4, #12]
  405438:	f043 0301 	orr.w	r3, r3, #1
  40543c:	81a3      	strh	r3, [r4, #12]
  40543e:	e7df      	b.n	405400 <__smakebuf_r+0x80>
  405440:	059a      	lsls	r2, r3, #22
  405442:	d4dd      	bmi.n	405400 <__smakebuf_r+0x80>
  405444:	f104 0243 	add.w	r2, r4, #67	; 0x43
  405448:	f043 0302 	orr.w	r3, r3, #2
  40544c:	2101      	movs	r1, #1
  40544e:	81a3      	strh	r3, [r4, #12]
  405450:	6022      	str	r2, [r4, #0]
  405452:	6122      	str	r2, [r4, #16]
  405454:	6161      	str	r1, [r4, #20]
  405456:	e7d3      	b.n	405400 <__smakebuf_r+0x80>
  405458:	00404b9d 	.word	0x00404b9d
  40545c:	004066d9 	.word	0x004066d9

00405460 <malloc>:
  405460:	4b02      	ldr	r3, [pc, #8]	; (40546c <malloc+0xc>)
  405462:	4601      	mov	r1, r0
  405464:	6818      	ldr	r0, [r3, #0]
  405466:	f000 b803 	b.w	405470 <_malloc_r>
  40546a:	bf00      	nop
  40546c:	20000430 	.word	0x20000430

00405470 <_malloc_r>:
  405470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405474:	f101 050b 	add.w	r5, r1, #11
  405478:	2d16      	cmp	r5, #22
  40547a:	b083      	sub	sp, #12
  40547c:	4606      	mov	r6, r0
  40547e:	d927      	bls.n	4054d0 <_malloc_r+0x60>
  405480:	f035 0507 	bics.w	r5, r5, #7
  405484:	f100 80b6 	bmi.w	4055f4 <_malloc_r+0x184>
  405488:	42a9      	cmp	r1, r5
  40548a:	f200 80b3 	bhi.w	4055f4 <_malloc_r+0x184>
  40548e:	f000 fbc9 	bl	405c24 <__malloc_lock>
  405492:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  405496:	d222      	bcs.n	4054de <_malloc_r+0x6e>
  405498:	4fc2      	ldr	r7, [pc, #776]	; (4057a4 <_malloc_r+0x334>)
  40549a:	08e8      	lsrs	r0, r5, #3
  40549c:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  4054a0:	68dc      	ldr	r4, [r3, #12]
  4054a2:	429c      	cmp	r4, r3
  4054a4:	f000 81c8 	beq.w	405838 <_malloc_r+0x3c8>
  4054a8:	6863      	ldr	r3, [r4, #4]
  4054aa:	68e1      	ldr	r1, [r4, #12]
  4054ac:	68a5      	ldr	r5, [r4, #8]
  4054ae:	f023 0303 	bic.w	r3, r3, #3
  4054b2:	4423      	add	r3, r4
  4054b4:	4630      	mov	r0, r6
  4054b6:	685a      	ldr	r2, [r3, #4]
  4054b8:	60e9      	str	r1, [r5, #12]
  4054ba:	f042 0201 	orr.w	r2, r2, #1
  4054be:	608d      	str	r5, [r1, #8]
  4054c0:	605a      	str	r2, [r3, #4]
  4054c2:	f000 fbb1 	bl	405c28 <__malloc_unlock>
  4054c6:	3408      	adds	r4, #8
  4054c8:	4620      	mov	r0, r4
  4054ca:	b003      	add	sp, #12
  4054cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4054d0:	2910      	cmp	r1, #16
  4054d2:	f200 808f 	bhi.w	4055f4 <_malloc_r+0x184>
  4054d6:	f000 fba5 	bl	405c24 <__malloc_lock>
  4054da:	2510      	movs	r5, #16
  4054dc:	e7dc      	b.n	405498 <_malloc_r+0x28>
  4054de:	0a68      	lsrs	r0, r5, #9
  4054e0:	f000 808f 	beq.w	405602 <_malloc_r+0x192>
  4054e4:	2804      	cmp	r0, #4
  4054e6:	f200 8154 	bhi.w	405792 <_malloc_r+0x322>
  4054ea:	09a8      	lsrs	r0, r5, #6
  4054ec:	3038      	adds	r0, #56	; 0x38
  4054ee:	0041      	lsls	r1, r0, #1
  4054f0:	4fac      	ldr	r7, [pc, #688]	; (4057a4 <_malloc_r+0x334>)
  4054f2:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  4054f6:	68cc      	ldr	r4, [r1, #12]
  4054f8:	42a1      	cmp	r1, r4
  4054fa:	d106      	bne.n	40550a <_malloc_r+0x9a>
  4054fc:	e00c      	b.n	405518 <_malloc_r+0xa8>
  4054fe:	2a00      	cmp	r2, #0
  405500:	f280 8082 	bge.w	405608 <_malloc_r+0x198>
  405504:	68e4      	ldr	r4, [r4, #12]
  405506:	42a1      	cmp	r1, r4
  405508:	d006      	beq.n	405518 <_malloc_r+0xa8>
  40550a:	6863      	ldr	r3, [r4, #4]
  40550c:	f023 0303 	bic.w	r3, r3, #3
  405510:	1b5a      	subs	r2, r3, r5
  405512:	2a0f      	cmp	r2, #15
  405514:	ddf3      	ble.n	4054fe <_malloc_r+0x8e>
  405516:	3801      	subs	r0, #1
  405518:	3001      	adds	r0, #1
  40551a:	49a2      	ldr	r1, [pc, #648]	; (4057a4 <_malloc_r+0x334>)
  40551c:	693c      	ldr	r4, [r7, #16]
  40551e:	f101 0e08 	add.w	lr, r1, #8
  405522:	4574      	cmp	r4, lr
  405524:	f000 817d 	beq.w	405822 <_malloc_r+0x3b2>
  405528:	6863      	ldr	r3, [r4, #4]
  40552a:	f023 0303 	bic.w	r3, r3, #3
  40552e:	1b5a      	subs	r2, r3, r5
  405530:	2a0f      	cmp	r2, #15
  405532:	f300 8163 	bgt.w	4057fc <_malloc_r+0x38c>
  405536:	2a00      	cmp	r2, #0
  405538:	f8c1 e014 	str.w	lr, [r1, #20]
  40553c:	f8c1 e010 	str.w	lr, [r1, #16]
  405540:	da73      	bge.n	40562a <_malloc_r+0x1ba>
  405542:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405546:	f080 8139 	bcs.w	4057bc <_malloc_r+0x34c>
  40554a:	08db      	lsrs	r3, r3, #3
  40554c:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  405550:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  405554:	684a      	ldr	r2, [r1, #4]
  405556:	f8d8 9008 	ldr.w	r9, [r8, #8]
  40555a:	f8c4 9008 	str.w	r9, [r4, #8]
  40555e:	2301      	movs	r3, #1
  405560:	fa03 f30c 	lsl.w	r3, r3, ip
  405564:	4313      	orrs	r3, r2
  405566:	f8c4 800c 	str.w	r8, [r4, #12]
  40556a:	604b      	str	r3, [r1, #4]
  40556c:	f8c8 4008 	str.w	r4, [r8, #8]
  405570:	f8c9 400c 	str.w	r4, [r9, #12]
  405574:	1082      	asrs	r2, r0, #2
  405576:	2401      	movs	r4, #1
  405578:	4094      	lsls	r4, r2
  40557a:	429c      	cmp	r4, r3
  40557c:	d862      	bhi.n	405644 <_malloc_r+0x1d4>
  40557e:	4223      	tst	r3, r4
  405580:	d106      	bne.n	405590 <_malloc_r+0x120>
  405582:	f020 0003 	bic.w	r0, r0, #3
  405586:	0064      	lsls	r4, r4, #1
  405588:	4223      	tst	r3, r4
  40558a:	f100 0004 	add.w	r0, r0, #4
  40558e:	d0fa      	beq.n	405586 <_malloc_r+0x116>
  405590:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  405594:	46c4      	mov	ip, r8
  405596:	4681      	mov	r9, r0
  405598:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40559c:	459c      	cmp	ip, r3
  40559e:	d107      	bne.n	4055b0 <_malloc_r+0x140>
  4055a0:	e141      	b.n	405826 <_malloc_r+0x3b6>
  4055a2:	2900      	cmp	r1, #0
  4055a4:	f280 8151 	bge.w	40584a <_malloc_r+0x3da>
  4055a8:	68db      	ldr	r3, [r3, #12]
  4055aa:	459c      	cmp	ip, r3
  4055ac:	f000 813b 	beq.w	405826 <_malloc_r+0x3b6>
  4055b0:	685a      	ldr	r2, [r3, #4]
  4055b2:	f022 0203 	bic.w	r2, r2, #3
  4055b6:	1b51      	subs	r1, r2, r5
  4055b8:	290f      	cmp	r1, #15
  4055ba:	ddf2      	ble.n	4055a2 <_malloc_r+0x132>
  4055bc:	461c      	mov	r4, r3
  4055be:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4055c2:	f854 8f08 	ldr.w	r8, [r4, #8]!
  4055c6:	195a      	adds	r2, r3, r5
  4055c8:	f045 0901 	orr.w	r9, r5, #1
  4055cc:	f041 0501 	orr.w	r5, r1, #1
  4055d0:	f8c3 9004 	str.w	r9, [r3, #4]
  4055d4:	4630      	mov	r0, r6
  4055d6:	f8c8 c00c 	str.w	ip, [r8, #12]
  4055da:	f8cc 8008 	str.w	r8, [ip, #8]
  4055de:	617a      	str	r2, [r7, #20]
  4055e0:	613a      	str	r2, [r7, #16]
  4055e2:	f8c2 e00c 	str.w	lr, [r2, #12]
  4055e6:	f8c2 e008 	str.w	lr, [r2, #8]
  4055ea:	6055      	str	r5, [r2, #4]
  4055ec:	5051      	str	r1, [r2, r1]
  4055ee:	f000 fb1b 	bl	405c28 <__malloc_unlock>
  4055f2:	e769      	b.n	4054c8 <_malloc_r+0x58>
  4055f4:	2400      	movs	r4, #0
  4055f6:	230c      	movs	r3, #12
  4055f8:	4620      	mov	r0, r4
  4055fa:	6033      	str	r3, [r6, #0]
  4055fc:	b003      	add	sp, #12
  4055fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405602:	217e      	movs	r1, #126	; 0x7e
  405604:	203f      	movs	r0, #63	; 0x3f
  405606:	e773      	b.n	4054f0 <_malloc_r+0x80>
  405608:	4423      	add	r3, r4
  40560a:	68e1      	ldr	r1, [r4, #12]
  40560c:	685a      	ldr	r2, [r3, #4]
  40560e:	68a5      	ldr	r5, [r4, #8]
  405610:	f042 0201 	orr.w	r2, r2, #1
  405614:	60e9      	str	r1, [r5, #12]
  405616:	4630      	mov	r0, r6
  405618:	608d      	str	r5, [r1, #8]
  40561a:	605a      	str	r2, [r3, #4]
  40561c:	f000 fb04 	bl	405c28 <__malloc_unlock>
  405620:	3408      	adds	r4, #8
  405622:	4620      	mov	r0, r4
  405624:	b003      	add	sp, #12
  405626:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40562a:	4423      	add	r3, r4
  40562c:	4630      	mov	r0, r6
  40562e:	685a      	ldr	r2, [r3, #4]
  405630:	f042 0201 	orr.w	r2, r2, #1
  405634:	605a      	str	r2, [r3, #4]
  405636:	f000 faf7 	bl	405c28 <__malloc_unlock>
  40563a:	3408      	adds	r4, #8
  40563c:	4620      	mov	r0, r4
  40563e:	b003      	add	sp, #12
  405640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405644:	68bc      	ldr	r4, [r7, #8]
  405646:	6863      	ldr	r3, [r4, #4]
  405648:	f023 0803 	bic.w	r8, r3, #3
  40564c:	4545      	cmp	r5, r8
  40564e:	d804      	bhi.n	40565a <_malloc_r+0x1ea>
  405650:	ebc5 0308 	rsb	r3, r5, r8
  405654:	2b0f      	cmp	r3, #15
  405656:	f300 808c 	bgt.w	405772 <_malloc_r+0x302>
  40565a:	4b53      	ldr	r3, [pc, #332]	; (4057a8 <_malloc_r+0x338>)
  40565c:	f8df a158 	ldr.w	sl, [pc, #344]	; 4057b8 <_malloc_r+0x348>
  405660:	681a      	ldr	r2, [r3, #0]
  405662:	f8da 3000 	ldr.w	r3, [sl]
  405666:	3301      	adds	r3, #1
  405668:	442a      	add	r2, r5
  40566a:	eb04 0b08 	add.w	fp, r4, r8
  40566e:	f000 8150 	beq.w	405912 <_malloc_r+0x4a2>
  405672:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  405676:	320f      	adds	r2, #15
  405678:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  40567c:	f022 020f 	bic.w	r2, r2, #15
  405680:	4611      	mov	r1, r2
  405682:	4630      	mov	r0, r6
  405684:	9201      	str	r2, [sp, #4]
  405686:	f000 ffe7 	bl	406658 <_sbrk_r>
  40568a:	f1b0 3fff 	cmp.w	r0, #4294967295
  40568e:	4681      	mov	r9, r0
  405690:	9a01      	ldr	r2, [sp, #4]
  405692:	f000 8147 	beq.w	405924 <_malloc_r+0x4b4>
  405696:	4583      	cmp	fp, r0
  405698:	f200 80ee 	bhi.w	405878 <_malloc_r+0x408>
  40569c:	4b43      	ldr	r3, [pc, #268]	; (4057ac <_malloc_r+0x33c>)
  40569e:	6819      	ldr	r1, [r3, #0]
  4056a0:	45cb      	cmp	fp, r9
  4056a2:	4411      	add	r1, r2
  4056a4:	6019      	str	r1, [r3, #0]
  4056a6:	f000 8142 	beq.w	40592e <_malloc_r+0x4be>
  4056aa:	f8da 0000 	ldr.w	r0, [sl]
  4056ae:	f8df e108 	ldr.w	lr, [pc, #264]	; 4057b8 <_malloc_r+0x348>
  4056b2:	3001      	adds	r0, #1
  4056b4:	bf1b      	ittet	ne
  4056b6:	ebcb 0b09 	rsbne	fp, fp, r9
  4056ba:	4459      	addne	r1, fp
  4056bc:	f8ce 9000 	streq.w	r9, [lr]
  4056c0:	6019      	strne	r1, [r3, #0]
  4056c2:	f019 0107 	ands.w	r1, r9, #7
  4056c6:	f000 8107 	beq.w	4058d8 <_malloc_r+0x468>
  4056ca:	f1c1 0008 	rsb	r0, r1, #8
  4056ce:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4056d2:	4481      	add	r9, r0
  4056d4:	3108      	adds	r1, #8
  4056d6:	444a      	add	r2, r9
  4056d8:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4056dc:	ebc2 0a01 	rsb	sl, r2, r1
  4056e0:	4651      	mov	r1, sl
  4056e2:	4630      	mov	r0, r6
  4056e4:	9301      	str	r3, [sp, #4]
  4056e6:	f000 ffb7 	bl	406658 <_sbrk_r>
  4056ea:	1c43      	adds	r3, r0, #1
  4056ec:	9b01      	ldr	r3, [sp, #4]
  4056ee:	f000 812c 	beq.w	40594a <_malloc_r+0x4da>
  4056f2:	ebc9 0200 	rsb	r2, r9, r0
  4056f6:	4452      	add	r2, sl
  4056f8:	f042 0201 	orr.w	r2, r2, #1
  4056fc:	6819      	ldr	r1, [r3, #0]
  4056fe:	f8c7 9008 	str.w	r9, [r7, #8]
  405702:	4451      	add	r1, sl
  405704:	42bc      	cmp	r4, r7
  405706:	f8c9 2004 	str.w	r2, [r9, #4]
  40570a:	6019      	str	r1, [r3, #0]
  40570c:	f8df a09c 	ldr.w	sl, [pc, #156]	; 4057ac <_malloc_r+0x33c>
  405710:	d016      	beq.n	405740 <_malloc_r+0x2d0>
  405712:	f1b8 0f0f 	cmp.w	r8, #15
  405716:	f240 80ee 	bls.w	4058f6 <_malloc_r+0x486>
  40571a:	6862      	ldr	r2, [r4, #4]
  40571c:	f1a8 030c 	sub.w	r3, r8, #12
  405720:	f023 0307 	bic.w	r3, r3, #7
  405724:	18e0      	adds	r0, r4, r3
  405726:	f002 0201 	and.w	r2, r2, #1
  40572a:	f04f 0e05 	mov.w	lr, #5
  40572e:	431a      	orrs	r2, r3
  405730:	2b0f      	cmp	r3, #15
  405732:	6062      	str	r2, [r4, #4]
  405734:	f8c0 e004 	str.w	lr, [r0, #4]
  405738:	f8c0 e008 	str.w	lr, [r0, #8]
  40573c:	f200 8109 	bhi.w	405952 <_malloc_r+0x4e2>
  405740:	4b1b      	ldr	r3, [pc, #108]	; (4057b0 <_malloc_r+0x340>)
  405742:	68bc      	ldr	r4, [r7, #8]
  405744:	681a      	ldr	r2, [r3, #0]
  405746:	4291      	cmp	r1, r2
  405748:	bf88      	it	hi
  40574a:	6019      	strhi	r1, [r3, #0]
  40574c:	4b19      	ldr	r3, [pc, #100]	; (4057b4 <_malloc_r+0x344>)
  40574e:	681a      	ldr	r2, [r3, #0]
  405750:	4291      	cmp	r1, r2
  405752:	6862      	ldr	r2, [r4, #4]
  405754:	bf88      	it	hi
  405756:	6019      	strhi	r1, [r3, #0]
  405758:	f022 0203 	bic.w	r2, r2, #3
  40575c:	4295      	cmp	r5, r2
  40575e:	eba2 0305 	sub.w	r3, r2, r5
  405762:	d801      	bhi.n	405768 <_malloc_r+0x2f8>
  405764:	2b0f      	cmp	r3, #15
  405766:	dc04      	bgt.n	405772 <_malloc_r+0x302>
  405768:	4630      	mov	r0, r6
  40576a:	f000 fa5d 	bl	405c28 <__malloc_unlock>
  40576e:	2400      	movs	r4, #0
  405770:	e6aa      	b.n	4054c8 <_malloc_r+0x58>
  405772:	1962      	adds	r2, r4, r5
  405774:	f043 0301 	orr.w	r3, r3, #1
  405778:	f045 0501 	orr.w	r5, r5, #1
  40577c:	6065      	str	r5, [r4, #4]
  40577e:	4630      	mov	r0, r6
  405780:	60ba      	str	r2, [r7, #8]
  405782:	6053      	str	r3, [r2, #4]
  405784:	f000 fa50 	bl	405c28 <__malloc_unlock>
  405788:	3408      	adds	r4, #8
  40578a:	4620      	mov	r0, r4
  40578c:	b003      	add	sp, #12
  40578e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405792:	2814      	cmp	r0, #20
  405794:	d968      	bls.n	405868 <_malloc_r+0x3f8>
  405796:	2854      	cmp	r0, #84	; 0x54
  405798:	f200 8097 	bhi.w	4058ca <_malloc_r+0x45a>
  40579c:	0b28      	lsrs	r0, r5, #12
  40579e:	306e      	adds	r0, #110	; 0x6e
  4057a0:	0041      	lsls	r1, r0, #1
  4057a2:	e6a5      	b.n	4054f0 <_malloc_r+0x80>
  4057a4:	20000490 	.word	0x20000490
  4057a8:	20000d04 	.word	0x20000d04
  4057ac:	20000d08 	.word	0x20000d08
  4057b0:	20000d00 	.word	0x20000d00
  4057b4:	20000cfc 	.word	0x20000cfc
  4057b8:	2000089c 	.word	0x2000089c
  4057bc:	0a5a      	lsrs	r2, r3, #9
  4057be:	2a04      	cmp	r2, #4
  4057c0:	d955      	bls.n	40586e <_malloc_r+0x3fe>
  4057c2:	2a14      	cmp	r2, #20
  4057c4:	f200 80a7 	bhi.w	405916 <_malloc_r+0x4a6>
  4057c8:	325b      	adds	r2, #91	; 0x5b
  4057ca:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4057ce:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  4057d2:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 405990 <_malloc_r+0x520>
  4057d6:	f8dc 1008 	ldr.w	r1, [ip, #8]
  4057da:	4561      	cmp	r1, ip
  4057dc:	d07f      	beq.n	4058de <_malloc_r+0x46e>
  4057de:	684a      	ldr	r2, [r1, #4]
  4057e0:	f022 0203 	bic.w	r2, r2, #3
  4057e4:	4293      	cmp	r3, r2
  4057e6:	d202      	bcs.n	4057ee <_malloc_r+0x37e>
  4057e8:	6889      	ldr	r1, [r1, #8]
  4057ea:	458c      	cmp	ip, r1
  4057ec:	d1f7      	bne.n	4057de <_malloc_r+0x36e>
  4057ee:	68ca      	ldr	r2, [r1, #12]
  4057f0:	687b      	ldr	r3, [r7, #4]
  4057f2:	60e2      	str	r2, [r4, #12]
  4057f4:	60a1      	str	r1, [r4, #8]
  4057f6:	6094      	str	r4, [r2, #8]
  4057f8:	60cc      	str	r4, [r1, #12]
  4057fa:	e6bb      	b.n	405574 <_malloc_r+0x104>
  4057fc:	1963      	adds	r3, r4, r5
  4057fe:	f042 0701 	orr.w	r7, r2, #1
  405802:	f045 0501 	orr.w	r5, r5, #1
  405806:	6065      	str	r5, [r4, #4]
  405808:	4630      	mov	r0, r6
  40580a:	614b      	str	r3, [r1, #20]
  40580c:	610b      	str	r3, [r1, #16]
  40580e:	f8c3 e00c 	str.w	lr, [r3, #12]
  405812:	f8c3 e008 	str.w	lr, [r3, #8]
  405816:	605f      	str	r7, [r3, #4]
  405818:	509a      	str	r2, [r3, r2]
  40581a:	3408      	adds	r4, #8
  40581c:	f000 fa04 	bl	405c28 <__malloc_unlock>
  405820:	e652      	b.n	4054c8 <_malloc_r+0x58>
  405822:	684b      	ldr	r3, [r1, #4]
  405824:	e6a6      	b.n	405574 <_malloc_r+0x104>
  405826:	f109 0901 	add.w	r9, r9, #1
  40582a:	f019 0f03 	tst.w	r9, #3
  40582e:	f10c 0c08 	add.w	ip, ip, #8
  405832:	f47f aeb1 	bne.w	405598 <_malloc_r+0x128>
  405836:	e02c      	b.n	405892 <_malloc_r+0x422>
  405838:	f104 0308 	add.w	r3, r4, #8
  40583c:	6964      	ldr	r4, [r4, #20]
  40583e:	42a3      	cmp	r3, r4
  405840:	bf08      	it	eq
  405842:	3002      	addeq	r0, #2
  405844:	f43f ae69 	beq.w	40551a <_malloc_r+0xaa>
  405848:	e62e      	b.n	4054a8 <_malloc_r+0x38>
  40584a:	441a      	add	r2, r3
  40584c:	461c      	mov	r4, r3
  40584e:	6851      	ldr	r1, [r2, #4]
  405850:	68db      	ldr	r3, [r3, #12]
  405852:	f854 5f08 	ldr.w	r5, [r4, #8]!
  405856:	f041 0101 	orr.w	r1, r1, #1
  40585a:	6051      	str	r1, [r2, #4]
  40585c:	4630      	mov	r0, r6
  40585e:	60eb      	str	r3, [r5, #12]
  405860:	609d      	str	r5, [r3, #8]
  405862:	f000 f9e1 	bl	405c28 <__malloc_unlock>
  405866:	e62f      	b.n	4054c8 <_malloc_r+0x58>
  405868:	305b      	adds	r0, #91	; 0x5b
  40586a:	0041      	lsls	r1, r0, #1
  40586c:	e640      	b.n	4054f0 <_malloc_r+0x80>
  40586e:	099a      	lsrs	r2, r3, #6
  405870:	3238      	adds	r2, #56	; 0x38
  405872:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  405876:	e7aa      	b.n	4057ce <_malloc_r+0x35e>
  405878:	42bc      	cmp	r4, r7
  40587a:	4b45      	ldr	r3, [pc, #276]	; (405990 <_malloc_r+0x520>)
  40587c:	f43f af0e 	beq.w	40569c <_malloc_r+0x22c>
  405880:	689c      	ldr	r4, [r3, #8]
  405882:	6862      	ldr	r2, [r4, #4]
  405884:	f022 0203 	bic.w	r2, r2, #3
  405888:	e768      	b.n	40575c <_malloc_r+0x2ec>
  40588a:	f8d8 8000 	ldr.w	r8, [r8]
  40588e:	4598      	cmp	r8, r3
  405890:	d17c      	bne.n	40598c <_malloc_r+0x51c>
  405892:	f010 0f03 	tst.w	r0, #3
  405896:	f1a8 0308 	sub.w	r3, r8, #8
  40589a:	f100 30ff 	add.w	r0, r0, #4294967295
  40589e:	d1f4      	bne.n	40588a <_malloc_r+0x41a>
  4058a0:	687b      	ldr	r3, [r7, #4]
  4058a2:	ea23 0304 	bic.w	r3, r3, r4
  4058a6:	607b      	str	r3, [r7, #4]
  4058a8:	0064      	lsls	r4, r4, #1
  4058aa:	429c      	cmp	r4, r3
  4058ac:	f63f aeca 	bhi.w	405644 <_malloc_r+0x1d4>
  4058b0:	2c00      	cmp	r4, #0
  4058b2:	f43f aec7 	beq.w	405644 <_malloc_r+0x1d4>
  4058b6:	4223      	tst	r3, r4
  4058b8:	4648      	mov	r0, r9
  4058ba:	f47f ae69 	bne.w	405590 <_malloc_r+0x120>
  4058be:	0064      	lsls	r4, r4, #1
  4058c0:	4223      	tst	r3, r4
  4058c2:	f100 0004 	add.w	r0, r0, #4
  4058c6:	d0fa      	beq.n	4058be <_malloc_r+0x44e>
  4058c8:	e662      	b.n	405590 <_malloc_r+0x120>
  4058ca:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  4058ce:	d818      	bhi.n	405902 <_malloc_r+0x492>
  4058d0:	0be8      	lsrs	r0, r5, #15
  4058d2:	3077      	adds	r0, #119	; 0x77
  4058d4:	0041      	lsls	r1, r0, #1
  4058d6:	e60b      	b.n	4054f0 <_malloc_r+0x80>
  4058d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4058dc:	e6fb      	b.n	4056d6 <_malloc_r+0x266>
  4058de:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4058e2:	1092      	asrs	r2, r2, #2
  4058e4:	f04f 0c01 	mov.w	ip, #1
  4058e8:	fa0c f202 	lsl.w	r2, ip, r2
  4058ec:	4313      	orrs	r3, r2
  4058ee:	f8c8 3004 	str.w	r3, [r8, #4]
  4058f2:	460a      	mov	r2, r1
  4058f4:	e77d      	b.n	4057f2 <_malloc_r+0x382>
  4058f6:	2301      	movs	r3, #1
  4058f8:	f8c9 3004 	str.w	r3, [r9, #4]
  4058fc:	464c      	mov	r4, r9
  4058fe:	2200      	movs	r2, #0
  405900:	e72c      	b.n	40575c <_malloc_r+0x2ec>
  405902:	f240 5354 	movw	r3, #1364	; 0x554
  405906:	4298      	cmp	r0, r3
  405908:	d81c      	bhi.n	405944 <_malloc_r+0x4d4>
  40590a:	0ca8      	lsrs	r0, r5, #18
  40590c:	307c      	adds	r0, #124	; 0x7c
  40590e:	0041      	lsls	r1, r0, #1
  405910:	e5ee      	b.n	4054f0 <_malloc_r+0x80>
  405912:	3210      	adds	r2, #16
  405914:	e6b4      	b.n	405680 <_malloc_r+0x210>
  405916:	2a54      	cmp	r2, #84	; 0x54
  405918:	d823      	bhi.n	405962 <_malloc_r+0x4f2>
  40591a:	0b1a      	lsrs	r2, r3, #12
  40591c:	326e      	adds	r2, #110	; 0x6e
  40591e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  405922:	e754      	b.n	4057ce <_malloc_r+0x35e>
  405924:	68bc      	ldr	r4, [r7, #8]
  405926:	6862      	ldr	r2, [r4, #4]
  405928:	f022 0203 	bic.w	r2, r2, #3
  40592c:	e716      	b.n	40575c <_malloc_r+0x2ec>
  40592e:	f3cb 000b 	ubfx	r0, fp, #0, #12
  405932:	2800      	cmp	r0, #0
  405934:	f47f aeb9 	bne.w	4056aa <_malloc_r+0x23a>
  405938:	4442      	add	r2, r8
  40593a:	68bb      	ldr	r3, [r7, #8]
  40593c:	f042 0201 	orr.w	r2, r2, #1
  405940:	605a      	str	r2, [r3, #4]
  405942:	e6fd      	b.n	405740 <_malloc_r+0x2d0>
  405944:	21fc      	movs	r1, #252	; 0xfc
  405946:	207e      	movs	r0, #126	; 0x7e
  405948:	e5d2      	b.n	4054f0 <_malloc_r+0x80>
  40594a:	2201      	movs	r2, #1
  40594c:	f04f 0a00 	mov.w	sl, #0
  405950:	e6d4      	b.n	4056fc <_malloc_r+0x28c>
  405952:	f104 0108 	add.w	r1, r4, #8
  405956:	4630      	mov	r0, r6
  405958:	f7ff fa76 	bl	404e48 <_free_r>
  40595c:	f8da 1000 	ldr.w	r1, [sl]
  405960:	e6ee      	b.n	405740 <_malloc_r+0x2d0>
  405962:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405966:	d804      	bhi.n	405972 <_malloc_r+0x502>
  405968:	0bda      	lsrs	r2, r3, #15
  40596a:	3277      	adds	r2, #119	; 0x77
  40596c:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  405970:	e72d      	b.n	4057ce <_malloc_r+0x35e>
  405972:	f240 5154 	movw	r1, #1364	; 0x554
  405976:	428a      	cmp	r2, r1
  405978:	d804      	bhi.n	405984 <_malloc_r+0x514>
  40597a:	0c9a      	lsrs	r2, r3, #18
  40597c:	327c      	adds	r2, #124	; 0x7c
  40597e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  405982:	e724      	b.n	4057ce <_malloc_r+0x35e>
  405984:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  405988:	227e      	movs	r2, #126	; 0x7e
  40598a:	e720      	b.n	4057ce <_malloc_r+0x35e>
  40598c:	687b      	ldr	r3, [r7, #4]
  40598e:	e78b      	b.n	4058a8 <_malloc_r+0x438>
  405990:	20000490 	.word	0x20000490

00405994 <memchr>:
  405994:	0783      	lsls	r3, r0, #30
  405996:	b470      	push	{r4, r5, r6}
  405998:	b2c9      	uxtb	r1, r1
  40599a:	d040      	beq.n	405a1e <memchr+0x8a>
  40599c:	1e54      	subs	r4, r2, #1
  40599e:	2a00      	cmp	r2, #0
  4059a0:	d03f      	beq.n	405a22 <memchr+0x8e>
  4059a2:	7803      	ldrb	r3, [r0, #0]
  4059a4:	428b      	cmp	r3, r1
  4059a6:	bf18      	it	ne
  4059a8:	1c43      	addne	r3, r0, #1
  4059aa:	d106      	bne.n	4059ba <memchr+0x26>
  4059ac:	e01d      	b.n	4059ea <memchr+0x56>
  4059ae:	b1f4      	cbz	r4, 4059ee <memchr+0x5a>
  4059b0:	7802      	ldrb	r2, [r0, #0]
  4059b2:	428a      	cmp	r2, r1
  4059b4:	f104 34ff 	add.w	r4, r4, #4294967295
  4059b8:	d017      	beq.n	4059ea <memchr+0x56>
  4059ba:	f013 0f03 	tst.w	r3, #3
  4059be:	4618      	mov	r0, r3
  4059c0:	f103 0301 	add.w	r3, r3, #1
  4059c4:	d1f3      	bne.n	4059ae <memchr+0x1a>
  4059c6:	2c03      	cmp	r4, #3
  4059c8:	d814      	bhi.n	4059f4 <memchr+0x60>
  4059ca:	b184      	cbz	r4, 4059ee <memchr+0x5a>
  4059cc:	7803      	ldrb	r3, [r0, #0]
  4059ce:	428b      	cmp	r3, r1
  4059d0:	d00b      	beq.n	4059ea <memchr+0x56>
  4059d2:	1905      	adds	r5, r0, r4
  4059d4:	1c43      	adds	r3, r0, #1
  4059d6:	e002      	b.n	4059de <memchr+0x4a>
  4059d8:	7802      	ldrb	r2, [r0, #0]
  4059da:	428a      	cmp	r2, r1
  4059dc:	d005      	beq.n	4059ea <memchr+0x56>
  4059de:	42ab      	cmp	r3, r5
  4059e0:	4618      	mov	r0, r3
  4059e2:	f103 0301 	add.w	r3, r3, #1
  4059e6:	d1f7      	bne.n	4059d8 <memchr+0x44>
  4059e8:	2000      	movs	r0, #0
  4059ea:	bc70      	pop	{r4, r5, r6}
  4059ec:	4770      	bx	lr
  4059ee:	4620      	mov	r0, r4
  4059f0:	bc70      	pop	{r4, r5, r6}
  4059f2:	4770      	bx	lr
  4059f4:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  4059f8:	4602      	mov	r2, r0
  4059fa:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  4059fe:	4610      	mov	r0, r2
  405a00:	3204      	adds	r2, #4
  405a02:	6803      	ldr	r3, [r0, #0]
  405a04:	4073      	eors	r3, r6
  405a06:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  405a0a:	ea25 0303 	bic.w	r3, r5, r3
  405a0e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  405a12:	d1da      	bne.n	4059ca <memchr+0x36>
  405a14:	3c04      	subs	r4, #4
  405a16:	2c03      	cmp	r4, #3
  405a18:	4610      	mov	r0, r2
  405a1a:	d8f0      	bhi.n	4059fe <memchr+0x6a>
  405a1c:	e7d5      	b.n	4059ca <memchr+0x36>
  405a1e:	4614      	mov	r4, r2
  405a20:	e7d1      	b.n	4059c6 <memchr+0x32>
  405a22:	4610      	mov	r0, r2
  405a24:	e7e1      	b.n	4059ea <memchr+0x56>
  405a26:	bf00      	nop

00405a28 <memcpy>:
  405a28:	4684      	mov	ip, r0
  405a2a:	ea41 0300 	orr.w	r3, r1, r0
  405a2e:	f013 0303 	ands.w	r3, r3, #3
  405a32:	d16d      	bne.n	405b10 <memcpy+0xe8>
  405a34:	3a40      	subs	r2, #64	; 0x40
  405a36:	d341      	bcc.n	405abc <memcpy+0x94>
  405a38:	f851 3b04 	ldr.w	r3, [r1], #4
  405a3c:	f840 3b04 	str.w	r3, [r0], #4
  405a40:	f851 3b04 	ldr.w	r3, [r1], #4
  405a44:	f840 3b04 	str.w	r3, [r0], #4
  405a48:	f851 3b04 	ldr.w	r3, [r1], #4
  405a4c:	f840 3b04 	str.w	r3, [r0], #4
  405a50:	f851 3b04 	ldr.w	r3, [r1], #4
  405a54:	f840 3b04 	str.w	r3, [r0], #4
  405a58:	f851 3b04 	ldr.w	r3, [r1], #4
  405a5c:	f840 3b04 	str.w	r3, [r0], #4
  405a60:	f851 3b04 	ldr.w	r3, [r1], #4
  405a64:	f840 3b04 	str.w	r3, [r0], #4
  405a68:	f851 3b04 	ldr.w	r3, [r1], #4
  405a6c:	f840 3b04 	str.w	r3, [r0], #4
  405a70:	f851 3b04 	ldr.w	r3, [r1], #4
  405a74:	f840 3b04 	str.w	r3, [r0], #4
  405a78:	f851 3b04 	ldr.w	r3, [r1], #4
  405a7c:	f840 3b04 	str.w	r3, [r0], #4
  405a80:	f851 3b04 	ldr.w	r3, [r1], #4
  405a84:	f840 3b04 	str.w	r3, [r0], #4
  405a88:	f851 3b04 	ldr.w	r3, [r1], #4
  405a8c:	f840 3b04 	str.w	r3, [r0], #4
  405a90:	f851 3b04 	ldr.w	r3, [r1], #4
  405a94:	f840 3b04 	str.w	r3, [r0], #4
  405a98:	f851 3b04 	ldr.w	r3, [r1], #4
  405a9c:	f840 3b04 	str.w	r3, [r0], #4
  405aa0:	f851 3b04 	ldr.w	r3, [r1], #4
  405aa4:	f840 3b04 	str.w	r3, [r0], #4
  405aa8:	f851 3b04 	ldr.w	r3, [r1], #4
  405aac:	f840 3b04 	str.w	r3, [r0], #4
  405ab0:	f851 3b04 	ldr.w	r3, [r1], #4
  405ab4:	f840 3b04 	str.w	r3, [r0], #4
  405ab8:	3a40      	subs	r2, #64	; 0x40
  405aba:	d2bd      	bcs.n	405a38 <memcpy+0x10>
  405abc:	3230      	adds	r2, #48	; 0x30
  405abe:	d311      	bcc.n	405ae4 <memcpy+0xbc>
  405ac0:	f851 3b04 	ldr.w	r3, [r1], #4
  405ac4:	f840 3b04 	str.w	r3, [r0], #4
  405ac8:	f851 3b04 	ldr.w	r3, [r1], #4
  405acc:	f840 3b04 	str.w	r3, [r0], #4
  405ad0:	f851 3b04 	ldr.w	r3, [r1], #4
  405ad4:	f840 3b04 	str.w	r3, [r0], #4
  405ad8:	f851 3b04 	ldr.w	r3, [r1], #4
  405adc:	f840 3b04 	str.w	r3, [r0], #4
  405ae0:	3a10      	subs	r2, #16
  405ae2:	d2ed      	bcs.n	405ac0 <memcpy+0x98>
  405ae4:	320c      	adds	r2, #12
  405ae6:	d305      	bcc.n	405af4 <memcpy+0xcc>
  405ae8:	f851 3b04 	ldr.w	r3, [r1], #4
  405aec:	f840 3b04 	str.w	r3, [r0], #4
  405af0:	3a04      	subs	r2, #4
  405af2:	d2f9      	bcs.n	405ae8 <memcpy+0xc0>
  405af4:	3204      	adds	r2, #4
  405af6:	d008      	beq.n	405b0a <memcpy+0xe2>
  405af8:	07d2      	lsls	r2, r2, #31
  405afa:	bf1c      	itt	ne
  405afc:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405b00:	f800 3b01 	strbne.w	r3, [r0], #1
  405b04:	d301      	bcc.n	405b0a <memcpy+0xe2>
  405b06:	880b      	ldrh	r3, [r1, #0]
  405b08:	8003      	strh	r3, [r0, #0]
  405b0a:	4660      	mov	r0, ip
  405b0c:	4770      	bx	lr
  405b0e:	bf00      	nop
  405b10:	2a08      	cmp	r2, #8
  405b12:	d313      	bcc.n	405b3c <memcpy+0x114>
  405b14:	078b      	lsls	r3, r1, #30
  405b16:	d08d      	beq.n	405a34 <memcpy+0xc>
  405b18:	f010 0303 	ands.w	r3, r0, #3
  405b1c:	d08a      	beq.n	405a34 <memcpy+0xc>
  405b1e:	f1c3 0304 	rsb	r3, r3, #4
  405b22:	1ad2      	subs	r2, r2, r3
  405b24:	07db      	lsls	r3, r3, #31
  405b26:	bf1c      	itt	ne
  405b28:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405b2c:	f800 3b01 	strbne.w	r3, [r0], #1
  405b30:	d380      	bcc.n	405a34 <memcpy+0xc>
  405b32:	f831 3b02 	ldrh.w	r3, [r1], #2
  405b36:	f820 3b02 	strh.w	r3, [r0], #2
  405b3a:	e77b      	b.n	405a34 <memcpy+0xc>
  405b3c:	3a04      	subs	r2, #4
  405b3e:	d3d9      	bcc.n	405af4 <memcpy+0xcc>
  405b40:	3a01      	subs	r2, #1
  405b42:	f811 3b01 	ldrb.w	r3, [r1], #1
  405b46:	f800 3b01 	strb.w	r3, [r0], #1
  405b4a:	d2f9      	bcs.n	405b40 <memcpy+0x118>
  405b4c:	780b      	ldrb	r3, [r1, #0]
  405b4e:	7003      	strb	r3, [r0, #0]
  405b50:	784b      	ldrb	r3, [r1, #1]
  405b52:	7043      	strb	r3, [r0, #1]
  405b54:	788b      	ldrb	r3, [r1, #2]
  405b56:	7083      	strb	r3, [r0, #2]
  405b58:	4660      	mov	r0, ip
  405b5a:	4770      	bx	lr

00405b5c <memmove>:
  405b5c:	4288      	cmp	r0, r1
  405b5e:	b5f0      	push	{r4, r5, r6, r7, lr}
  405b60:	d90d      	bls.n	405b7e <memmove+0x22>
  405b62:	188b      	adds	r3, r1, r2
  405b64:	4298      	cmp	r0, r3
  405b66:	d20a      	bcs.n	405b7e <memmove+0x22>
  405b68:	1881      	adds	r1, r0, r2
  405b6a:	2a00      	cmp	r2, #0
  405b6c:	d054      	beq.n	405c18 <memmove+0xbc>
  405b6e:	1a9a      	subs	r2, r3, r2
  405b70:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405b74:	f801 4d01 	strb.w	r4, [r1, #-1]!
  405b78:	4293      	cmp	r3, r2
  405b7a:	d1f9      	bne.n	405b70 <memmove+0x14>
  405b7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405b7e:	2a0f      	cmp	r2, #15
  405b80:	d948      	bls.n	405c14 <memmove+0xb8>
  405b82:	ea40 0301 	orr.w	r3, r0, r1
  405b86:	079b      	lsls	r3, r3, #30
  405b88:	d147      	bne.n	405c1a <memmove+0xbe>
  405b8a:	f100 0410 	add.w	r4, r0, #16
  405b8e:	f101 0310 	add.w	r3, r1, #16
  405b92:	4615      	mov	r5, r2
  405b94:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405b98:	f844 6c10 	str.w	r6, [r4, #-16]
  405b9c:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405ba0:	f844 6c0c 	str.w	r6, [r4, #-12]
  405ba4:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405ba8:	f844 6c08 	str.w	r6, [r4, #-8]
  405bac:	3d10      	subs	r5, #16
  405bae:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405bb2:	f844 6c04 	str.w	r6, [r4, #-4]
  405bb6:	2d0f      	cmp	r5, #15
  405bb8:	f103 0310 	add.w	r3, r3, #16
  405bbc:	f104 0410 	add.w	r4, r4, #16
  405bc0:	d8e8      	bhi.n	405b94 <memmove+0x38>
  405bc2:	f1a2 0310 	sub.w	r3, r2, #16
  405bc6:	f023 030f 	bic.w	r3, r3, #15
  405bca:	f002 0e0f 	and.w	lr, r2, #15
  405bce:	3310      	adds	r3, #16
  405bd0:	f1be 0f03 	cmp.w	lr, #3
  405bd4:	4419      	add	r1, r3
  405bd6:	4403      	add	r3, r0
  405bd8:	d921      	bls.n	405c1e <memmove+0xc2>
  405bda:	1f1e      	subs	r6, r3, #4
  405bdc:	460d      	mov	r5, r1
  405bde:	4674      	mov	r4, lr
  405be0:	3c04      	subs	r4, #4
  405be2:	f855 7b04 	ldr.w	r7, [r5], #4
  405be6:	f846 7f04 	str.w	r7, [r6, #4]!
  405bea:	2c03      	cmp	r4, #3
  405bec:	d8f8      	bhi.n	405be0 <memmove+0x84>
  405bee:	f1ae 0404 	sub.w	r4, lr, #4
  405bf2:	f024 0403 	bic.w	r4, r4, #3
  405bf6:	3404      	adds	r4, #4
  405bf8:	4423      	add	r3, r4
  405bfa:	4421      	add	r1, r4
  405bfc:	f002 0203 	and.w	r2, r2, #3
  405c00:	b152      	cbz	r2, 405c18 <memmove+0xbc>
  405c02:	3b01      	subs	r3, #1
  405c04:	440a      	add	r2, r1
  405c06:	f811 4b01 	ldrb.w	r4, [r1], #1
  405c0a:	f803 4f01 	strb.w	r4, [r3, #1]!
  405c0e:	4291      	cmp	r1, r2
  405c10:	d1f9      	bne.n	405c06 <memmove+0xaa>
  405c12:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c14:	4603      	mov	r3, r0
  405c16:	e7f3      	b.n	405c00 <memmove+0xa4>
  405c18:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c1a:	4603      	mov	r3, r0
  405c1c:	e7f1      	b.n	405c02 <memmove+0xa6>
  405c1e:	4672      	mov	r2, lr
  405c20:	e7ee      	b.n	405c00 <memmove+0xa4>
  405c22:	bf00      	nop

00405c24 <__malloc_lock>:
  405c24:	4770      	bx	lr
  405c26:	bf00      	nop

00405c28 <__malloc_unlock>:
  405c28:	4770      	bx	lr
  405c2a:	bf00      	nop

00405c2c <_Balloc>:
  405c2c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405c2e:	b570      	push	{r4, r5, r6, lr}
  405c30:	4605      	mov	r5, r0
  405c32:	460c      	mov	r4, r1
  405c34:	b14b      	cbz	r3, 405c4a <_Balloc+0x1e>
  405c36:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  405c3a:	b180      	cbz	r0, 405c5e <_Balloc+0x32>
  405c3c:	6802      	ldr	r2, [r0, #0]
  405c3e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  405c42:	2300      	movs	r3, #0
  405c44:	6103      	str	r3, [r0, #16]
  405c46:	60c3      	str	r3, [r0, #12]
  405c48:	bd70      	pop	{r4, r5, r6, pc}
  405c4a:	2104      	movs	r1, #4
  405c4c:	2221      	movs	r2, #33	; 0x21
  405c4e:	f000 fecb 	bl	4069e8 <_calloc_r>
  405c52:	64e8      	str	r0, [r5, #76]	; 0x4c
  405c54:	4603      	mov	r3, r0
  405c56:	2800      	cmp	r0, #0
  405c58:	d1ed      	bne.n	405c36 <_Balloc+0xa>
  405c5a:	2000      	movs	r0, #0
  405c5c:	bd70      	pop	{r4, r5, r6, pc}
  405c5e:	2101      	movs	r1, #1
  405c60:	fa01 f604 	lsl.w	r6, r1, r4
  405c64:	1d72      	adds	r2, r6, #5
  405c66:	4628      	mov	r0, r5
  405c68:	0092      	lsls	r2, r2, #2
  405c6a:	f000 febd 	bl	4069e8 <_calloc_r>
  405c6e:	2800      	cmp	r0, #0
  405c70:	d0f3      	beq.n	405c5a <_Balloc+0x2e>
  405c72:	6044      	str	r4, [r0, #4]
  405c74:	6086      	str	r6, [r0, #8]
  405c76:	e7e4      	b.n	405c42 <_Balloc+0x16>

00405c78 <_Bfree>:
  405c78:	b131      	cbz	r1, 405c88 <_Bfree+0x10>
  405c7a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405c7c:	684a      	ldr	r2, [r1, #4]
  405c7e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  405c82:	6008      	str	r0, [r1, #0]
  405c84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405c88:	4770      	bx	lr
  405c8a:	bf00      	nop

00405c8c <__multadd>:
  405c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
  405c8e:	690c      	ldr	r4, [r1, #16]
  405c90:	b083      	sub	sp, #12
  405c92:	460d      	mov	r5, r1
  405c94:	4606      	mov	r6, r0
  405c96:	f101 0e14 	add.w	lr, r1, #20
  405c9a:	2700      	movs	r7, #0
  405c9c:	f8de 1000 	ldr.w	r1, [lr]
  405ca0:	b288      	uxth	r0, r1
  405ca2:	0c09      	lsrs	r1, r1, #16
  405ca4:	fb02 3300 	mla	r3, r2, r0, r3
  405ca8:	fb02 f101 	mul.w	r1, r2, r1
  405cac:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  405cb0:	3701      	adds	r7, #1
  405cb2:	b29b      	uxth	r3, r3
  405cb4:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  405cb8:	42bc      	cmp	r4, r7
  405cba:	f84e 3b04 	str.w	r3, [lr], #4
  405cbe:	ea4f 4311 	mov.w	r3, r1, lsr #16
  405cc2:	dceb      	bgt.n	405c9c <__multadd+0x10>
  405cc4:	b13b      	cbz	r3, 405cd6 <__multadd+0x4a>
  405cc6:	68aa      	ldr	r2, [r5, #8]
  405cc8:	4294      	cmp	r4, r2
  405cca:	da07      	bge.n	405cdc <__multadd+0x50>
  405ccc:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  405cd0:	3401      	adds	r4, #1
  405cd2:	6153      	str	r3, [r2, #20]
  405cd4:	612c      	str	r4, [r5, #16]
  405cd6:	4628      	mov	r0, r5
  405cd8:	b003      	add	sp, #12
  405cda:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405cdc:	6869      	ldr	r1, [r5, #4]
  405cde:	9301      	str	r3, [sp, #4]
  405ce0:	3101      	adds	r1, #1
  405ce2:	4630      	mov	r0, r6
  405ce4:	f7ff ffa2 	bl	405c2c <_Balloc>
  405ce8:	692a      	ldr	r2, [r5, #16]
  405cea:	3202      	adds	r2, #2
  405cec:	f105 010c 	add.w	r1, r5, #12
  405cf0:	4607      	mov	r7, r0
  405cf2:	0092      	lsls	r2, r2, #2
  405cf4:	300c      	adds	r0, #12
  405cf6:	f7ff fe97 	bl	405a28 <memcpy>
  405cfa:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  405cfc:	6869      	ldr	r1, [r5, #4]
  405cfe:	9b01      	ldr	r3, [sp, #4]
  405d00:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  405d04:	6028      	str	r0, [r5, #0]
  405d06:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  405d0a:	463d      	mov	r5, r7
  405d0c:	e7de      	b.n	405ccc <__multadd+0x40>
  405d0e:	bf00      	nop

00405d10 <__hi0bits>:
  405d10:	0c03      	lsrs	r3, r0, #16
  405d12:	041b      	lsls	r3, r3, #16
  405d14:	b9b3      	cbnz	r3, 405d44 <__hi0bits+0x34>
  405d16:	0400      	lsls	r0, r0, #16
  405d18:	2310      	movs	r3, #16
  405d1a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  405d1e:	bf04      	itt	eq
  405d20:	0200      	lsleq	r0, r0, #8
  405d22:	3308      	addeq	r3, #8
  405d24:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  405d28:	bf04      	itt	eq
  405d2a:	0100      	lsleq	r0, r0, #4
  405d2c:	3304      	addeq	r3, #4
  405d2e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  405d32:	bf04      	itt	eq
  405d34:	0080      	lsleq	r0, r0, #2
  405d36:	3302      	addeq	r3, #2
  405d38:	2800      	cmp	r0, #0
  405d3a:	db07      	blt.n	405d4c <__hi0bits+0x3c>
  405d3c:	0042      	lsls	r2, r0, #1
  405d3e:	d403      	bmi.n	405d48 <__hi0bits+0x38>
  405d40:	2020      	movs	r0, #32
  405d42:	4770      	bx	lr
  405d44:	2300      	movs	r3, #0
  405d46:	e7e8      	b.n	405d1a <__hi0bits+0xa>
  405d48:	1c58      	adds	r0, r3, #1
  405d4a:	4770      	bx	lr
  405d4c:	4618      	mov	r0, r3
  405d4e:	4770      	bx	lr

00405d50 <__lo0bits>:
  405d50:	6803      	ldr	r3, [r0, #0]
  405d52:	f013 0207 	ands.w	r2, r3, #7
  405d56:	d007      	beq.n	405d68 <__lo0bits+0x18>
  405d58:	07d9      	lsls	r1, r3, #31
  405d5a:	d420      	bmi.n	405d9e <__lo0bits+0x4e>
  405d5c:	079a      	lsls	r2, r3, #30
  405d5e:	d420      	bmi.n	405da2 <__lo0bits+0x52>
  405d60:	089b      	lsrs	r3, r3, #2
  405d62:	6003      	str	r3, [r0, #0]
  405d64:	2002      	movs	r0, #2
  405d66:	4770      	bx	lr
  405d68:	b299      	uxth	r1, r3
  405d6a:	b909      	cbnz	r1, 405d70 <__lo0bits+0x20>
  405d6c:	0c1b      	lsrs	r3, r3, #16
  405d6e:	2210      	movs	r2, #16
  405d70:	f013 0fff 	tst.w	r3, #255	; 0xff
  405d74:	bf04      	itt	eq
  405d76:	0a1b      	lsreq	r3, r3, #8
  405d78:	3208      	addeq	r2, #8
  405d7a:	0719      	lsls	r1, r3, #28
  405d7c:	bf04      	itt	eq
  405d7e:	091b      	lsreq	r3, r3, #4
  405d80:	3204      	addeq	r2, #4
  405d82:	0799      	lsls	r1, r3, #30
  405d84:	bf04      	itt	eq
  405d86:	089b      	lsreq	r3, r3, #2
  405d88:	3202      	addeq	r2, #2
  405d8a:	07d9      	lsls	r1, r3, #31
  405d8c:	d404      	bmi.n	405d98 <__lo0bits+0x48>
  405d8e:	085b      	lsrs	r3, r3, #1
  405d90:	d101      	bne.n	405d96 <__lo0bits+0x46>
  405d92:	2020      	movs	r0, #32
  405d94:	4770      	bx	lr
  405d96:	3201      	adds	r2, #1
  405d98:	6003      	str	r3, [r0, #0]
  405d9a:	4610      	mov	r0, r2
  405d9c:	4770      	bx	lr
  405d9e:	2000      	movs	r0, #0
  405da0:	4770      	bx	lr
  405da2:	085b      	lsrs	r3, r3, #1
  405da4:	6003      	str	r3, [r0, #0]
  405da6:	2001      	movs	r0, #1
  405da8:	4770      	bx	lr
  405daa:	bf00      	nop

00405dac <__i2b>:
  405dac:	b510      	push	{r4, lr}
  405dae:	460c      	mov	r4, r1
  405db0:	2101      	movs	r1, #1
  405db2:	f7ff ff3b 	bl	405c2c <_Balloc>
  405db6:	2201      	movs	r2, #1
  405db8:	6144      	str	r4, [r0, #20]
  405dba:	6102      	str	r2, [r0, #16]
  405dbc:	bd10      	pop	{r4, pc}
  405dbe:	bf00      	nop

00405dc0 <__multiply>:
  405dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405dc4:	690f      	ldr	r7, [r1, #16]
  405dc6:	6916      	ldr	r6, [r2, #16]
  405dc8:	42b7      	cmp	r7, r6
  405dca:	b083      	sub	sp, #12
  405dcc:	460d      	mov	r5, r1
  405dce:	4614      	mov	r4, r2
  405dd0:	f2c0 808d 	blt.w	405eee <__multiply+0x12e>
  405dd4:	4633      	mov	r3, r6
  405dd6:	463e      	mov	r6, r7
  405dd8:	461f      	mov	r7, r3
  405dda:	68ab      	ldr	r3, [r5, #8]
  405ddc:	6869      	ldr	r1, [r5, #4]
  405dde:	eb06 0807 	add.w	r8, r6, r7
  405de2:	4598      	cmp	r8, r3
  405de4:	bfc8      	it	gt
  405de6:	3101      	addgt	r1, #1
  405de8:	f7ff ff20 	bl	405c2c <_Balloc>
  405dec:	f100 0c14 	add.w	ip, r0, #20
  405df0:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  405df4:	45cc      	cmp	ip, r9
  405df6:	9000      	str	r0, [sp, #0]
  405df8:	d205      	bcs.n	405e06 <__multiply+0x46>
  405dfa:	4663      	mov	r3, ip
  405dfc:	2100      	movs	r1, #0
  405dfe:	f843 1b04 	str.w	r1, [r3], #4
  405e02:	4599      	cmp	r9, r3
  405e04:	d8fb      	bhi.n	405dfe <__multiply+0x3e>
  405e06:	f104 0214 	add.w	r2, r4, #20
  405e0a:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  405e0e:	f105 0314 	add.w	r3, r5, #20
  405e12:	4552      	cmp	r2, sl
  405e14:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
  405e18:	d254      	bcs.n	405ec4 <__multiply+0x104>
  405e1a:	f8cd 9004 	str.w	r9, [sp, #4]
  405e1e:	4699      	mov	r9, r3
  405e20:	f852 3b04 	ldr.w	r3, [r2], #4
  405e24:	fa1f fb83 	uxth.w	fp, r3
  405e28:	f1bb 0f00 	cmp.w	fp, #0
  405e2c:	d020      	beq.n	405e70 <__multiply+0xb0>
  405e2e:	2000      	movs	r0, #0
  405e30:	464f      	mov	r7, r9
  405e32:	4666      	mov	r6, ip
  405e34:	4605      	mov	r5, r0
  405e36:	e000      	b.n	405e3a <__multiply+0x7a>
  405e38:	461e      	mov	r6, r3
  405e3a:	f857 4b04 	ldr.w	r4, [r7], #4
  405e3e:	6830      	ldr	r0, [r6, #0]
  405e40:	b2a1      	uxth	r1, r4
  405e42:	b283      	uxth	r3, r0
  405e44:	fb0b 3101 	mla	r1, fp, r1, r3
  405e48:	0c24      	lsrs	r4, r4, #16
  405e4a:	0c00      	lsrs	r0, r0, #16
  405e4c:	194b      	adds	r3, r1, r5
  405e4e:	fb0b 0004 	mla	r0, fp, r4, r0
  405e52:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  405e56:	b299      	uxth	r1, r3
  405e58:	4633      	mov	r3, r6
  405e5a:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  405e5e:	45be      	cmp	lr, r7
  405e60:	ea4f 4510 	mov.w	r5, r0, lsr #16
  405e64:	f843 1b04 	str.w	r1, [r3], #4
  405e68:	d8e6      	bhi.n	405e38 <__multiply+0x78>
  405e6a:	6075      	str	r5, [r6, #4]
  405e6c:	f852 3c04 	ldr.w	r3, [r2, #-4]
  405e70:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  405e74:	d020      	beq.n	405eb8 <__multiply+0xf8>
  405e76:	f8dc 3000 	ldr.w	r3, [ip]
  405e7a:	4667      	mov	r7, ip
  405e7c:	4618      	mov	r0, r3
  405e7e:	464d      	mov	r5, r9
  405e80:	2100      	movs	r1, #0
  405e82:	e000      	b.n	405e86 <__multiply+0xc6>
  405e84:	4637      	mov	r7, r6
  405e86:	882c      	ldrh	r4, [r5, #0]
  405e88:	0c00      	lsrs	r0, r0, #16
  405e8a:	fb0b 0004 	mla	r0, fp, r4, r0
  405e8e:	4401      	add	r1, r0
  405e90:	b29c      	uxth	r4, r3
  405e92:	463e      	mov	r6, r7
  405e94:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  405e98:	f846 3b04 	str.w	r3, [r6], #4
  405e9c:	6878      	ldr	r0, [r7, #4]
  405e9e:	f855 4b04 	ldr.w	r4, [r5], #4
  405ea2:	b283      	uxth	r3, r0
  405ea4:	0c24      	lsrs	r4, r4, #16
  405ea6:	fb0b 3404 	mla	r4, fp, r4, r3
  405eaa:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  405eae:	45ae      	cmp	lr, r5
  405eb0:	ea4f 4113 	mov.w	r1, r3, lsr #16
  405eb4:	d8e6      	bhi.n	405e84 <__multiply+0xc4>
  405eb6:	607b      	str	r3, [r7, #4]
  405eb8:	4592      	cmp	sl, r2
  405eba:	f10c 0c04 	add.w	ip, ip, #4
  405ebe:	d8af      	bhi.n	405e20 <__multiply+0x60>
  405ec0:	f8dd 9004 	ldr.w	r9, [sp, #4]
  405ec4:	f1b8 0f00 	cmp.w	r8, #0
  405ec8:	dd0b      	ble.n	405ee2 <__multiply+0x122>
  405eca:	f859 3c04 	ldr.w	r3, [r9, #-4]
  405ece:	f1a9 0904 	sub.w	r9, r9, #4
  405ed2:	b11b      	cbz	r3, 405edc <__multiply+0x11c>
  405ed4:	e005      	b.n	405ee2 <__multiply+0x122>
  405ed6:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  405eda:	b913      	cbnz	r3, 405ee2 <__multiply+0x122>
  405edc:	f1b8 0801 	subs.w	r8, r8, #1
  405ee0:	d1f9      	bne.n	405ed6 <__multiply+0x116>
  405ee2:	9800      	ldr	r0, [sp, #0]
  405ee4:	f8c0 8010 	str.w	r8, [r0, #16]
  405ee8:	b003      	add	sp, #12
  405eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405eee:	4615      	mov	r5, r2
  405ef0:	460c      	mov	r4, r1
  405ef2:	e772      	b.n	405dda <__multiply+0x1a>

00405ef4 <__pow5mult>:
  405ef4:	f012 0303 	ands.w	r3, r2, #3
  405ef8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405efc:	4614      	mov	r4, r2
  405efe:	4607      	mov	r7, r0
  405f00:	460e      	mov	r6, r1
  405f02:	d12d      	bne.n	405f60 <__pow5mult+0x6c>
  405f04:	10a4      	asrs	r4, r4, #2
  405f06:	d01c      	beq.n	405f42 <__pow5mult+0x4e>
  405f08:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  405f0a:	b395      	cbz	r5, 405f72 <__pow5mult+0x7e>
  405f0c:	07e3      	lsls	r3, r4, #31
  405f0e:	f04f 0800 	mov.w	r8, #0
  405f12:	d406      	bmi.n	405f22 <__pow5mult+0x2e>
  405f14:	1064      	asrs	r4, r4, #1
  405f16:	d014      	beq.n	405f42 <__pow5mult+0x4e>
  405f18:	6828      	ldr	r0, [r5, #0]
  405f1a:	b1a8      	cbz	r0, 405f48 <__pow5mult+0x54>
  405f1c:	4605      	mov	r5, r0
  405f1e:	07e3      	lsls	r3, r4, #31
  405f20:	d5f8      	bpl.n	405f14 <__pow5mult+0x20>
  405f22:	4638      	mov	r0, r7
  405f24:	4631      	mov	r1, r6
  405f26:	462a      	mov	r2, r5
  405f28:	f7ff ff4a 	bl	405dc0 <__multiply>
  405f2c:	b1b6      	cbz	r6, 405f5c <__pow5mult+0x68>
  405f2e:	6872      	ldr	r2, [r6, #4]
  405f30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405f32:	1064      	asrs	r4, r4, #1
  405f34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405f38:	6031      	str	r1, [r6, #0]
  405f3a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405f3e:	4606      	mov	r6, r0
  405f40:	d1ea      	bne.n	405f18 <__pow5mult+0x24>
  405f42:	4630      	mov	r0, r6
  405f44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405f48:	4629      	mov	r1, r5
  405f4a:	462a      	mov	r2, r5
  405f4c:	4638      	mov	r0, r7
  405f4e:	f7ff ff37 	bl	405dc0 <__multiply>
  405f52:	6028      	str	r0, [r5, #0]
  405f54:	f8c0 8000 	str.w	r8, [r0]
  405f58:	4605      	mov	r5, r0
  405f5a:	e7e0      	b.n	405f1e <__pow5mult+0x2a>
  405f5c:	4606      	mov	r6, r0
  405f5e:	e7d9      	b.n	405f14 <__pow5mult+0x20>
  405f60:	1e5a      	subs	r2, r3, #1
  405f62:	4d0b      	ldr	r5, [pc, #44]	; (405f90 <__pow5mult+0x9c>)
  405f64:	2300      	movs	r3, #0
  405f66:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  405f6a:	f7ff fe8f 	bl	405c8c <__multadd>
  405f6e:	4606      	mov	r6, r0
  405f70:	e7c8      	b.n	405f04 <__pow5mult+0x10>
  405f72:	2101      	movs	r1, #1
  405f74:	4638      	mov	r0, r7
  405f76:	f7ff fe59 	bl	405c2c <_Balloc>
  405f7a:	f240 2171 	movw	r1, #625	; 0x271
  405f7e:	2201      	movs	r2, #1
  405f80:	2300      	movs	r3, #0
  405f82:	6141      	str	r1, [r0, #20]
  405f84:	6102      	str	r2, [r0, #16]
  405f86:	4605      	mov	r5, r0
  405f88:	64b8      	str	r0, [r7, #72]	; 0x48
  405f8a:	6003      	str	r3, [r0, #0]
  405f8c:	e7be      	b.n	405f0c <__pow5mult+0x18>
  405f8e:	bf00      	nop
  405f90:	00408490 	.word	0x00408490

00405f94 <__lshift>:
  405f94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405f98:	690f      	ldr	r7, [r1, #16]
  405f9a:	688b      	ldr	r3, [r1, #8]
  405f9c:	ea4f 1962 	mov.w	r9, r2, asr #5
  405fa0:	444f      	add	r7, r9
  405fa2:	1c7d      	adds	r5, r7, #1
  405fa4:	429d      	cmp	r5, r3
  405fa6:	460e      	mov	r6, r1
  405fa8:	4614      	mov	r4, r2
  405faa:	6849      	ldr	r1, [r1, #4]
  405fac:	4680      	mov	r8, r0
  405fae:	dd04      	ble.n	405fba <__lshift+0x26>
  405fb0:	005b      	lsls	r3, r3, #1
  405fb2:	429d      	cmp	r5, r3
  405fb4:	f101 0101 	add.w	r1, r1, #1
  405fb8:	dcfa      	bgt.n	405fb0 <__lshift+0x1c>
  405fba:	4640      	mov	r0, r8
  405fbc:	f7ff fe36 	bl	405c2c <_Balloc>
  405fc0:	f1b9 0f00 	cmp.w	r9, #0
  405fc4:	f100 0114 	add.w	r1, r0, #20
  405fc8:	dd09      	ble.n	405fde <__lshift+0x4a>
  405fca:	2300      	movs	r3, #0
  405fcc:	469e      	mov	lr, r3
  405fce:	460a      	mov	r2, r1
  405fd0:	3301      	adds	r3, #1
  405fd2:	454b      	cmp	r3, r9
  405fd4:	f842 eb04 	str.w	lr, [r2], #4
  405fd8:	d1fa      	bne.n	405fd0 <__lshift+0x3c>
  405fda:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  405fde:	6932      	ldr	r2, [r6, #16]
  405fe0:	f106 0314 	add.w	r3, r6, #20
  405fe4:	f014 0c1f 	ands.w	ip, r4, #31
  405fe8:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  405fec:	d01f      	beq.n	40602e <__lshift+0x9a>
  405fee:	f1cc 0920 	rsb	r9, ip, #32
  405ff2:	2200      	movs	r2, #0
  405ff4:	681c      	ldr	r4, [r3, #0]
  405ff6:	fa04 f40c 	lsl.w	r4, r4, ip
  405ffa:	4314      	orrs	r4, r2
  405ffc:	468a      	mov	sl, r1
  405ffe:	f841 4b04 	str.w	r4, [r1], #4
  406002:	f853 4b04 	ldr.w	r4, [r3], #4
  406006:	459e      	cmp	lr, r3
  406008:	fa24 f209 	lsr.w	r2, r4, r9
  40600c:	d8f2      	bhi.n	405ff4 <__lshift+0x60>
  40600e:	f8ca 2004 	str.w	r2, [sl, #4]
  406012:	b102      	cbz	r2, 406016 <__lshift+0x82>
  406014:	1cbd      	adds	r5, r7, #2
  406016:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  40601a:	6872      	ldr	r2, [r6, #4]
  40601c:	3d01      	subs	r5, #1
  40601e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406022:	6105      	str	r5, [r0, #16]
  406024:	6031      	str	r1, [r6, #0]
  406026:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40602a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40602e:	3904      	subs	r1, #4
  406030:	f853 2b04 	ldr.w	r2, [r3], #4
  406034:	f841 2f04 	str.w	r2, [r1, #4]!
  406038:	459e      	cmp	lr, r3
  40603a:	d8f9      	bhi.n	406030 <__lshift+0x9c>
  40603c:	e7eb      	b.n	406016 <__lshift+0x82>
  40603e:	bf00      	nop

00406040 <__mcmp>:
  406040:	6902      	ldr	r2, [r0, #16]
  406042:	690b      	ldr	r3, [r1, #16]
  406044:	1ad2      	subs	r2, r2, r3
  406046:	d113      	bne.n	406070 <__mcmp+0x30>
  406048:	009b      	lsls	r3, r3, #2
  40604a:	3014      	adds	r0, #20
  40604c:	3114      	adds	r1, #20
  40604e:	4419      	add	r1, r3
  406050:	b410      	push	{r4}
  406052:	4403      	add	r3, r0
  406054:	e001      	b.n	40605a <__mcmp+0x1a>
  406056:	4298      	cmp	r0, r3
  406058:	d20c      	bcs.n	406074 <__mcmp+0x34>
  40605a:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40605e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  406062:	4294      	cmp	r4, r2
  406064:	d0f7      	beq.n	406056 <__mcmp+0x16>
  406066:	d309      	bcc.n	40607c <__mcmp+0x3c>
  406068:	2001      	movs	r0, #1
  40606a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40606e:	4770      	bx	lr
  406070:	4610      	mov	r0, r2
  406072:	4770      	bx	lr
  406074:	2000      	movs	r0, #0
  406076:	f85d 4b04 	ldr.w	r4, [sp], #4
  40607a:	4770      	bx	lr
  40607c:	f04f 30ff 	mov.w	r0, #4294967295
  406080:	f85d 4b04 	ldr.w	r4, [sp], #4
  406084:	4770      	bx	lr
  406086:	bf00      	nop

00406088 <__mdiff>:
  406088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40608c:	460e      	mov	r6, r1
  40608e:	4605      	mov	r5, r0
  406090:	4611      	mov	r1, r2
  406092:	4630      	mov	r0, r6
  406094:	4614      	mov	r4, r2
  406096:	f7ff ffd3 	bl	406040 <__mcmp>
  40609a:	1e07      	subs	r7, r0, #0
  40609c:	d054      	beq.n	406148 <__mdiff+0xc0>
  40609e:	db4d      	blt.n	40613c <__mdiff+0xb4>
  4060a0:	f04f 0800 	mov.w	r8, #0
  4060a4:	6871      	ldr	r1, [r6, #4]
  4060a6:	4628      	mov	r0, r5
  4060a8:	f7ff fdc0 	bl	405c2c <_Balloc>
  4060ac:	6937      	ldr	r7, [r6, #16]
  4060ae:	6923      	ldr	r3, [r4, #16]
  4060b0:	f8c0 800c 	str.w	r8, [r0, #12]
  4060b4:	3614      	adds	r6, #20
  4060b6:	f104 0214 	add.w	r2, r4, #20
  4060ba:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
  4060be:	f100 0514 	add.w	r5, r0, #20
  4060c2:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
  4060c6:	2300      	movs	r3, #0
  4060c8:	f856 8b04 	ldr.w	r8, [r6], #4
  4060cc:	f852 4b04 	ldr.w	r4, [r2], #4
  4060d0:	fa13 f388 	uxtah	r3, r3, r8
  4060d4:	b2a1      	uxth	r1, r4
  4060d6:	0c24      	lsrs	r4, r4, #16
  4060d8:	1a59      	subs	r1, r3, r1
  4060da:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
  4060de:	eb03 4321 	add.w	r3, r3, r1, asr #16
  4060e2:	b289      	uxth	r1, r1
  4060e4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4060e8:	4594      	cmp	ip, r2
  4060ea:	f845 1b04 	str.w	r1, [r5], #4
  4060ee:	ea4f 4323 	mov.w	r3, r3, asr #16
  4060f2:	4634      	mov	r4, r6
  4060f4:	d8e8      	bhi.n	4060c8 <__mdiff+0x40>
  4060f6:	45b6      	cmp	lr, r6
  4060f8:	46ac      	mov	ip, r5
  4060fa:	d915      	bls.n	406128 <__mdiff+0xa0>
  4060fc:	f854 2b04 	ldr.w	r2, [r4], #4
  406100:	fa13 f182 	uxtah	r1, r3, r2
  406104:	0c13      	lsrs	r3, r2, #16
  406106:	eb03 4321 	add.w	r3, r3, r1, asr #16
  40610a:	b289      	uxth	r1, r1
  40610c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  406110:	45a6      	cmp	lr, r4
  406112:	f845 1b04 	str.w	r1, [r5], #4
  406116:	ea4f 4323 	mov.w	r3, r3, asr #16
  40611a:	d8ef      	bhi.n	4060fc <__mdiff+0x74>
  40611c:	43f6      	mvns	r6, r6
  40611e:	4476      	add	r6, lr
  406120:	f026 0503 	bic.w	r5, r6, #3
  406124:	3504      	adds	r5, #4
  406126:	4465      	add	r5, ip
  406128:	3d04      	subs	r5, #4
  40612a:	b921      	cbnz	r1, 406136 <__mdiff+0xae>
  40612c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  406130:	3f01      	subs	r7, #1
  406132:	2b00      	cmp	r3, #0
  406134:	d0fa      	beq.n	40612c <__mdiff+0xa4>
  406136:	6107      	str	r7, [r0, #16]
  406138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40613c:	4633      	mov	r3, r6
  40613e:	f04f 0801 	mov.w	r8, #1
  406142:	4626      	mov	r6, r4
  406144:	461c      	mov	r4, r3
  406146:	e7ad      	b.n	4060a4 <__mdiff+0x1c>
  406148:	4628      	mov	r0, r5
  40614a:	4639      	mov	r1, r7
  40614c:	f7ff fd6e 	bl	405c2c <_Balloc>
  406150:	2301      	movs	r3, #1
  406152:	6147      	str	r7, [r0, #20]
  406154:	6103      	str	r3, [r0, #16]
  406156:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40615a:	bf00      	nop

0040615c <__d2b>:
  40615c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406160:	b082      	sub	sp, #8
  406162:	2101      	movs	r1, #1
  406164:	461c      	mov	r4, r3
  406166:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40616a:	4615      	mov	r5, r2
  40616c:	9e08      	ldr	r6, [sp, #32]
  40616e:	f7ff fd5d 	bl	405c2c <_Balloc>
  406172:	f3c4 0413 	ubfx	r4, r4, #0, #20
  406176:	4680      	mov	r8, r0
  406178:	b10f      	cbz	r7, 40617e <__d2b+0x22>
  40617a:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40617e:	9401      	str	r4, [sp, #4]
  406180:	b31d      	cbz	r5, 4061ca <__d2b+0x6e>
  406182:	a802      	add	r0, sp, #8
  406184:	f840 5d08 	str.w	r5, [r0, #-8]!
  406188:	f7ff fde2 	bl	405d50 <__lo0bits>
  40618c:	2800      	cmp	r0, #0
  40618e:	d134      	bne.n	4061fa <__d2b+0x9e>
  406190:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406194:	f8c8 2014 	str.w	r2, [r8, #20]
  406198:	2b00      	cmp	r3, #0
  40619a:	bf14      	ite	ne
  40619c:	2402      	movne	r4, #2
  40619e:	2401      	moveq	r4, #1
  4061a0:	f8c8 3018 	str.w	r3, [r8, #24]
  4061a4:	f8c8 4010 	str.w	r4, [r8, #16]
  4061a8:	b9df      	cbnz	r7, 4061e2 <__d2b+0x86>
  4061aa:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  4061ae:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4061b2:	6030      	str	r0, [r6, #0]
  4061b4:	6918      	ldr	r0, [r3, #16]
  4061b6:	f7ff fdab 	bl	405d10 <__hi0bits>
  4061ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4061bc:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  4061c0:	6018      	str	r0, [r3, #0]
  4061c2:	4640      	mov	r0, r8
  4061c4:	b002      	add	sp, #8
  4061c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4061ca:	a801      	add	r0, sp, #4
  4061cc:	f7ff fdc0 	bl	405d50 <__lo0bits>
  4061d0:	2401      	movs	r4, #1
  4061d2:	9b01      	ldr	r3, [sp, #4]
  4061d4:	f8c8 3014 	str.w	r3, [r8, #20]
  4061d8:	3020      	adds	r0, #32
  4061da:	f8c8 4010 	str.w	r4, [r8, #16]
  4061de:	2f00      	cmp	r7, #0
  4061e0:	d0e3      	beq.n	4061aa <__d2b+0x4e>
  4061e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4061e4:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4061e8:	4407      	add	r7, r0
  4061ea:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4061ee:	6037      	str	r7, [r6, #0]
  4061f0:	6018      	str	r0, [r3, #0]
  4061f2:	4640      	mov	r0, r8
  4061f4:	b002      	add	sp, #8
  4061f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4061fa:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4061fe:	f1c0 0120 	rsb	r1, r0, #32
  406202:	fa03 f101 	lsl.w	r1, r3, r1
  406206:	430a      	orrs	r2, r1
  406208:	40c3      	lsrs	r3, r0
  40620a:	9301      	str	r3, [sp, #4]
  40620c:	f8c8 2014 	str.w	r2, [r8, #20]
  406210:	e7c2      	b.n	406198 <__d2b+0x3c>
  406212:	bf00      	nop

00406214 <_realloc_r>:
  406214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406218:	4617      	mov	r7, r2
  40621a:	b083      	sub	sp, #12
  40621c:	460e      	mov	r6, r1
  40621e:	2900      	cmp	r1, #0
  406220:	f000 80e7 	beq.w	4063f2 <_realloc_r+0x1de>
  406224:	4681      	mov	r9, r0
  406226:	f107 050b 	add.w	r5, r7, #11
  40622a:	f7ff fcfb 	bl	405c24 <__malloc_lock>
  40622e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  406232:	2d16      	cmp	r5, #22
  406234:	f023 0403 	bic.w	r4, r3, #3
  406238:	f1a6 0808 	sub.w	r8, r6, #8
  40623c:	d84c      	bhi.n	4062d8 <_realloc_r+0xc4>
  40623e:	2210      	movs	r2, #16
  406240:	4615      	mov	r5, r2
  406242:	42af      	cmp	r7, r5
  406244:	d84d      	bhi.n	4062e2 <_realloc_r+0xce>
  406246:	4294      	cmp	r4, r2
  406248:	f280 8084 	bge.w	406354 <_realloc_r+0x140>
  40624c:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 4065fc <_realloc_r+0x3e8>
  406250:	f8db 0008 	ldr.w	r0, [fp, #8]
  406254:	eb08 0104 	add.w	r1, r8, r4
  406258:	4288      	cmp	r0, r1
  40625a:	f000 80d6 	beq.w	40640a <_realloc_r+0x1f6>
  40625e:	6848      	ldr	r0, [r1, #4]
  406260:	f020 0e01 	bic.w	lr, r0, #1
  406264:	448e      	add	lr, r1
  406266:	f8de e004 	ldr.w	lr, [lr, #4]
  40626a:	f01e 0f01 	tst.w	lr, #1
  40626e:	d13f      	bne.n	4062f0 <_realloc_r+0xdc>
  406270:	f020 0003 	bic.w	r0, r0, #3
  406274:	4420      	add	r0, r4
  406276:	4290      	cmp	r0, r2
  406278:	f280 80c1 	bge.w	4063fe <_realloc_r+0x1ea>
  40627c:	07db      	lsls	r3, r3, #31
  40627e:	f100 808f 	bmi.w	4063a0 <_realloc_r+0x18c>
  406282:	f856 3c08 	ldr.w	r3, [r6, #-8]
  406286:	ebc3 0a08 	rsb	sl, r3, r8
  40628a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40628e:	f023 0303 	bic.w	r3, r3, #3
  406292:	eb00 0e03 	add.w	lr, r0, r3
  406296:	4596      	cmp	lr, r2
  406298:	db34      	blt.n	406304 <_realloc_r+0xf0>
  40629a:	68cb      	ldr	r3, [r1, #12]
  40629c:	688a      	ldr	r2, [r1, #8]
  40629e:	4657      	mov	r7, sl
  4062a0:	60d3      	str	r3, [r2, #12]
  4062a2:	609a      	str	r2, [r3, #8]
  4062a4:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4062a8:	f8da 300c 	ldr.w	r3, [sl, #12]
  4062ac:	60cb      	str	r3, [r1, #12]
  4062ae:	1f22      	subs	r2, r4, #4
  4062b0:	2a24      	cmp	r2, #36	; 0x24
  4062b2:	6099      	str	r1, [r3, #8]
  4062b4:	f200 8136 	bhi.w	406524 <_realloc_r+0x310>
  4062b8:	2a13      	cmp	r2, #19
  4062ba:	f240 80fd 	bls.w	4064b8 <_realloc_r+0x2a4>
  4062be:	6833      	ldr	r3, [r6, #0]
  4062c0:	f8ca 3008 	str.w	r3, [sl, #8]
  4062c4:	6873      	ldr	r3, [r6, #4]
  4062c6:	f8ca 300c 	str.w	r3, [sl, #12]
  4062ca:	2a1b      	cmp	r2, #27
  4062cc:	f200 8140 	bhi.w	406550 <_realloc_r+0x33c>
  4062d0:	3608      	adds	r6, #8
  4062d2:	f10a 0310 	add.w	r3, sl, #16
  4062d6:	e0f0      	b.n	4064ba <_realloc_r+0x2a6>
  4062d8:	f025 0507 	bic.w	r5, r5, #7
  4062dc:	2d00      	cmp	r5, #0
  4062de:	462a      	mov	r2, r5
  4062e0:	daaf      	bge.n	406242 <_realloc_r+0x2e>
  4062e2:	230c      	movs	r3, #12
  4062e4:	2000      	movs	r0, #0
  4062e6:	f8c9 3000 	str.w	r3, [r9]
  4062ea:	b003      	add	sp, #12
  4062ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4062f0:	07d9      	lsls	r1, r3, #31
  4062f2:	d455      	bmi.n	4063a0 <_realloc_r+0x18c>
  4062f4:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4062f8:	ebc3 0a08 	rsb	sl, r3, r8
  4062fc:	f8da 3004 	ldr.w	r3, [sl, #4]
  406300:	f023 0303 	bic.w	r3, r3, #3
  406304:	4423      	add	r3, r4
  406306:	4293      	cmp	r3, r2
  406308:	db4a      	blt.n	4063a0 <_realloc_r+0x18c>
  40630a:	4657      	mov	r7, sl
  40630c:	f8da 100c 	ldr.w	r1, [sl, #12]
  406310:	f857 0f08 	ldr.w	r0, [r7, #8]!
  406314:	1f22      	subs	r2, r4, #4
  406316:	2a24      	cmp	r2, #36	; 0x24
  406318:	60c1      	str	r1, [r0, #12]
  40631a:	6088      	str	r0, [r1, #8]
  40631c:	f200 810e 	bhi.w	40653c <_realloc_r+0x328>
  406320:	2a13      	cmp	r2, #19
  406322:	f240 8109 	bls.w	406538 <_realloc_r+0x324>
  406326:	6831      	ldr	r1, [r6, #0]
  406328:	f8ca 1008 	str.w	r1, [sl, #8]
  40632c:	6871      	ldr	r1, [r6, #4]
  40632e:	f8ca 100c 	str.w	r1, [sl, #12]
  406332:	2a1b      	cmp	r2, #27
  406334:	f200 8121 	bhi.w	40657a <_realloc_r+0x366>
  406338:	3608      	adds	r6, #8
  40633a:	f10a 0210 	add.w	r2, sl, #16
  40633e:	6831      	ldr	r1, [r6, #0]
  406340:	6011      	str	r1, [r2, #0]
  406342:	6871      	ldr	r1, [r6, #4]
  406344:	6051      	str	r1, [r2, #4]
  406346:	68b1      	ldr	r1, [r6, #8]
  406348:	6091      	str	r1, [r2, #8]
  40634a:	461c      	mov	r4, r3
  40634c:	f8da 3004 	ldr.w	r3, [sl, #4]
  406350:	463e      	mov	r6, r7
  406352:	46d0      	mov	r8, sl
  406354:	1b62      	subs	r2, r4, r5
  406356:	2a0f      	cmp	r2, #15
  406358:	f003 0301 	and.w	r3, r3, #1
  40635c:	d80e      	bhi.n	40637c <_realloc_r+0x168>
  40635e:	4323      	orrs	r3, r4
  406360:	4444      	add	r4, r8
  406362:	f8c8 3004 	str.w	r3, [r8, #4]
  406366:	6863      	ldr	r3, [r4, #4]
  406368:	f043 0301 	orr.w	r3, r3, #1
  40636c:	6063      	str	r3, [r4, #4]
  40636e:	4648      	mov	r0, r9
  406370:	f7ff fc5a 	bl	405c28 <__malloc_unlock>
  406374:	4630      	mov	r0, r6
  406376:	b003      	add	sp, #12
  406378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40637c:	eb08 0105 	add.w	r1, r8, r5
  406380:	431d      	orrs	r5, r3
  406382:	f042 0301 	orr.w	r3, r2, #1
  406386:	440a      	add	r2, r1
  406388:	f8c8 5004 	str.w	r5, [r8, #4]
  40638c:	604b      	str	r3, [r1, #4]
  40638e:	6853      	ldr	r3, [r2, #4]
  406390:	f043 0301 	orr.w	r3, r3, #1
  406394:	3108      	adds	r1, #8
  406396:	6053      	str	r3, [r2, #4]
  406398:	4648      	mov	r0, r9
  40639a:	f7fe fd55 	bl	404e48 <_free_r>
  40639e:	e7e6      	b.n	40636e <_realloc_r+0x15a>
  4063a0:	4639      	mov	r1, r7
  4063a2:	4648      	mov	r0, r9
  4063a4:	f7ff f864 	bl	405470 <_malloc_r>
  4063a8:	4607      	mov	r7, r0
  4063aa:	b1d8      	cbz	r0, 4063e4 <_realloc_r+0x1d0>
  4063ac:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4063b0:	f023 0201 	bic.w	r2, r3, #1
  4063b4:	4442      	add	r2, r8
  4063b6:	f1a0 0108 	sub.w	r1, r0, #8
  4063ba:	4291      	cmp	r1, r2
  4063bc:	f000 80ac 	beq.w	406518 <_realloc_r+0x304>
  4063c0:	1f22      	subs	r2, r4, #4
  4063c2:	2a24      	cmp	r2, #36	; 0x24
  4063c4:	f200 8099 	bhi.w	4064fa <_realloc_r+0x2e6>
  4063c8:	2a13      	cmp	r2, #19
  4063ca:	d86a      	bhi.n	4064a2 <_realloc_r+0x28e>
  4063cc:	4603      	mov	r3, r0
  4063ce:	4632      	mov	r2, r6
  4063d0:	6811      	ldr	r1, [r2, #0]
  4063d2:	6019      	str	r1, [r3, #0]
  4063d4:	6851      	ldr	r1, [r2, #4]
  4063d6:	6059      	str	r1, [r3, #4]
  4063d8:	6892      	ldr	r2, [r2, #8]
  4063da:	609a      	str	r2, [r3, #8]
  4063dc:	4631      	mov	r1, r6
  4063de:	4648      	mov	r0, r9
  4063e0:	f7fe fd32 	bl	404e48 <_free_r>
  4063e4:	4648      	mov	r0, r9
  4063e6:	f7ff fc1f 	bl	405c28 <__malloc_unlock>
  4063ea:	4638      	mov	r0, r7
  4063ec:	b003      	add	sp, #12
  4063ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4063f2:	4611      	mov	r1, r2
  4063f4:	b003      	add	sp, #12
  4063f6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4063fa:	f7ff b839 	b.w	405470 <_malloc_r>
  4063fe:	68ca      	ldr	r2, [r1, #12]
  406400:	6889      	ldr	r1, [r1, #8]
  406402:	4604      	mov	r4, r0
  406404:	60ca      	str	r2, [r1, #12]
  406406:	6091      	str	r1, [r2, #8]
  406408:	e7a4      	b.n	406354 <_realloc_r+0x140>
  40640a:	6841      	ldr	r1, [r0, #4]
  40640c:	f021 0103 	bic.w	r1, r1, #3
  406410:	4421      	add	r1, r4
  406412:	f105 0010 	add.w	r0, r5, #16
  406416:	4281      	cmp	r1, r0
  406418:	da5b      	bge.n	4064d2 <_realloc_r+0x2be>
  40641a:	07db      	lsls	r3, r3, #31
  40641c:	d4c0      	bmi.n	4063a0 <_realloc_r+0x18c>
  40641e:	f856 3c08 	ldr.w	r3, [r6, #-8]
  406422:	ebc3 0a08 	rsb	sl, r3, r8
  406426:	f8da 3004 	ldr.w	r3, [sl, #4]
  40642a:	f023 0303 	bic.w	r3, r3, #3
  40642e:	eb01 0c03 	add.w	ip, r1, r3
  406432:	4560      	cmp	r0, ip
  406434:	f73f af66 	bgt.w	406304 <_realloc_r+0xf0>
  406438:	4657      	mov	r7, sl
  40643a:	f8da 300c 	ldr.w	r3, [sl, #12]
  40643e:	f857 1f08 	ldr.w	r1, [r7, #8]!
  406442:	1f22      	subs	r2, r4, #4
  406444:	2a24      	cmp	r2, #36	; 0x24
  406446:	60cb      	str	r3, [r1, #12]
  406448:	6099      	str	r1, [r3, #8]
  40644a:	f200 80b8 	bhi.w	4065be <_realloc_r+0x3aa>
  40644e:	2a13      	cmp	r2, #19
  406450:	f240 80a9 	bls.w	4065a6 <_realloc_r+0x392>
  406454:	6833      	ldr	r3, [r6, #0]
  406456:	f8ca 3008 	str.w	r3, [sl, #8]
  40645a:	6873      	ldr	r3, [r6, #4]
  40645c:	f8ca 300c 	str.w	r3, [sl, #12]
  406460:	2a1b      	cmp	r2, #27
  406462:	f200 80b5 	bhi.w	4065d0 <_realloc_r+0x3bc>
  406466:	3608      	adds	r6, #8
  406468:	f10a 0310 	add.w	r3, sl, #16
  40646c:	6832      	ldr	r2, [r6, #0]
  40646e:	601a      	str	r2, [r3, #0]
  406470:	6872      	ldr	r2, [r6, #4]
  406472:	605a      	str	r2, [r3, #4]
  406474:	68b2      	ldr	r2, [r6, #8]
  406476:	609a      	str	r2, [r3, #8]
  406478:	eb0a 0205 	add.w	r2, sl, r5
  40647c:	ebc5 030c 	rsb	r3, r5, ip
  406480:	f043 0301 	orr.w	r3, r3, #1
  406484:	f8cb 2008 	str.w	r2, [fp, #8]
  406488:	6053      	str	r3, [r2, #4]
  40648a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40648e:	f003 0301 	and.w	r3, r3, #1
  406492:	431d      	orrs	r5, r3
  406494:	4648      	mov	r0, r9
  406496:	f8ca 5004 	str.w	r5, [sl, #4]
  40649a:	f7ff fbc5 	bl	405c28 <__malloc_unlock>
  40649e:	4638      	mov	r0, r7
  4064a0:	e769      	b.n	406376 <_realloc_r+0x162>
  4064a2:	6833      	ldr	r3, [r6, #0]
  4064a4:	6003      	str	r3, [r0, #0]
  4064a6:	6873      	ldr	r3, [r6, #4]
  4064a8:	6043      	str	r3, [r0, #4]
  4064aa:	2a1b      	cmp	r2, #27
  4064ac:	d829      	bhi.n	406502 <_realloc_r+0x2ee>
  4064ae:	f100 0308 	add.w	r3, r0, #8
  4064b2:	f106 0208 	add.w	r2, r6, #8
  4064b6:	e78b      	b.n	4063d0 <_realloc_r+0x1bc>
  4064b8:	463b      	mov	r3, r7
  4064ba:	6832      	ldr	r2, [r6, #0]
  4064bc:	601a      	str	r2, [r3, #0]
  4064be:	6872      	ldr	r2, [r6, #4]
  4064c0:	605a      	str	r2, [r3, #4]
  4064c2:	68b2      	ldr	r2, [r6, #8]
  4064c4:	609a      	str	r2, [r3, #8]
  4064c6:	463e      	mov	r6, r7
  4064c8:	4674      	mov	r4, lr
  4064ca:	f8da 3004 	ldr.w	r3, [sl, #4]
  4064ce:	46d0      	mov	r8, sl
  4064d0:	e740      	b.n	406354 <_realloc_r+0x140>
  4064d2:	eb08 0205 	add.w	r2, r8, r5
  4064d6:	1b4b      	subs	r3, r1, r5
  4064d8:	f043 0301 	orr.w	r3, r3, #1
  4064dc:	f8cb 2008 	str.w	r2, [fp, #8]
  4064e0:	6053      	str	r3, [r2, #4]
  4064e2:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4064e6:	f003 0301 	and.w	r3, r3, #1
  4064ea:	431d      	orrs	r5, r3
  4064ec:	4648      	mov	r0, r9
  4064ee:	f846 5c04 	str.w	r5, [r6, #-4]
  4064f2:	f7ff fb99 	bl	405c28 <__malloc_unlock>
  4064f6:	4630      	mov	r0, r6
  4064f8:	e73d      	b.n	406376 <_realloc_r+0x162>
  4064fa:	4631      	mov	r1, r6
  4064fc:	f7ff fb2e 	bl	405b5c <memmove>
  406500:	e76c      	b.n	4063dc <_realloc_r+0x1c8>
  406502:	68b3      	ldr	r3, [r6, #8]
  406504:	6083      	str	r3, [r0, #8]
  406506:	68f3      	ldr	r3, [r6, #12]
  406508:	60c3      	str	r3, [r0, #12]
  40650a:	2a24      	cmp	r2, #36	; 0x24
  40650c:	d02c      	beq.n	406568 <_realloc_r+0x354>
  40650e:	f100 0310 	add.w	r3, r0, #16
  406512:	f106 0210 	add.w	r2, r6, #16
  406516:	e75b      	b.n	4063d0 <_realloc_r+0x1bc>
  406518:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40651c:	f022 0203 	bic.w	r2, r2, #3
  406520:	4414      	add	r4, r2
  406522:	e717      	b.n	406354 <_realloc_r+0x140>
  406524:	4631      	mov	r1, r6
  406526:	4638      	mov	r0, r7
  406528:	4674      	mov	r4, lr
  40652a:	463e      	mov	r6, r7
  40652c:	f7ff fb16 	bl	405b5c <memmove>
  406530:	46d0      	mov	r8, sl
  406532:	f8da 3004 	ldr.w	r3, [sl, #4]
  406536:	e70d      	b.n	406354 <_realloc_r+0x140>
  406538:	463a      	mov	r2, r7
  40653a:	e700      	b.n	40633e <_realloc_r+0x12a>
  40653c:	4631      	mov	r1, r6
  40653e:	4638      	mov	r0, r7
  406540:	461c      	mov	r4, r3
  406542:	463e      	mov	r6, r7
  406544:	f7ff fb0a 	bl	405b5c <memmove>
  406548:	46d0      	mov	r8, sl
  40654a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40654e:	e701      	b.n	406354 <_realloc_r+0x140>
  406550:	68b3      	ldr	r3, [r6, #8]
  406552:	f8ca 3010 	str.w	r3, [sl, #16]
  406556:	68f3      	ldr	r3, [r6, #12]
  406558:	f8ca 3014 	str.w	r3, [sl, #20]
  40655c:	2a24      	cmp	r2, #36	; 0x24
  40655e:	d018      	beq.n	406592 <_realloc_r+0x37e>
  406560:	3610      	adds	r6, #16
  406562:	f10a 0318 	add.w	r3, sl, #24
  406566:	e7a8      	b.n	4064ba <_realloc_r+0x2a6>
  406568:	6933      	ldr	r3, [r6, #16]
  40656a:	6103      	str	r3, [r0, #16]
  40656c:	6973      	ldr	r3, [r6, #20]
  40656e:	6143      	str	r3, [r0, #20]
  406570:	f106 0218 	add.w	r2, r6, #24
  406574:	f100 0318 	add.w	r3, r0, #24
  406578:	e72a      	b.n	4063d0 <_realloc_r+0x1bc>
  40657a:	68b1      	ldr	r1, [r6, #8]
  40657c:	f8ca 1010 	str.w	r1, [sl, #16]
  406580:	68f1      	ldr	r1, [r6, #12]
  406582:	f8ca 1014 	str.w	r1, [sl, #20]
  406586:	2a24      	cmp	r2, #36	; 0x24
  406588:	d00f      	beq.n	4065aa <_realloc_r+0x396>
  40658a:	3610      	adds	r6, #16
  40658c:	f10a 0218 	add.w	r2, sl, #24
  406590:	e6d5      	b.n	40633e <_realloc_r+0x12a>
  406592:	6933      	ldr	r3, [r6, #16]
  406594:	f8ca 3018 	str.w	r3, [sl, #24]
  406598:	6973      	ldr	r3, [r6, #20]
  40659a:	f8ca 301c 	str.w	r3, [sl, #28]
  40659e:	3618      	adds	r6, #24
  4065a0:	f10a 0320 	add.w	r3, sl, #32
  4065a4:	e789      	b.n	4064ba <_realloc_r+0x2a6>
  4065a6:	463b      	mov	r3, r7
  4065a8:	e760      	b.n	40646c <_realloc_r+0x258>
  4065aa:	6932      	ldr	r2, [r6, #16]
  4065ac:	f8ca 2018 	str.w	r2, [sl, #24]
  4065b0:	6972      	ldr	r2, [r6, #20]
  4065b2:	f8ca 201c 	str.w	r2, [sl, #28]
  4065b6:	3618      	adds	r6, #24
  4065b8:	f10a 0220 	add.w	r2, sl, #32
  4065bc:	e6bf      	b.n	40633e <_realloc_r+0x12a>
  4065be:	4631      	mov	r1, r6
  4065c0:	4638      	mov	r0, r7
  4065c2:	f8cd c004 	str.w	ip, [sp, #4]
  4065c6:	f7ff fac9 	bl	405b5c <memmove>
  4065ca:	f8dd c004 	ldr.w	ip, [sp, #4]
  4065ce:	e753      	b.n	406478 <_realloc_r+0x264>
  4065d0:	68b3      	ldr	r3, [r6, #8]
  4065d2:	f8ca 3010 	str.w	r3, [sl, #16]
  4065d6:	68f3      	ldr	r3, [r6, #12]
  4065d8:	f8ca 3014 	str.w	r3, [sl, #20]
  4065dc:	2a24      	cmp	r2, #36	; 0x24
  4065de:	d003      	beq.n	4065e8 <_realloc_r+0x3d4>
  4065e0:	3610      	adds	r6, #16
  4065e2:	f10a 0318 	add.w	r3, sl, #24
  4065e6:	e741      	b.n	40646c <_realloc_r+0x258>
  4065e8:	6933      	ldr	r3, [r6, #16]
  4065ea:	f8ca 3018 	str.w	r3, [sl, #24]
  4065ee:	6973      	ldr	r3, [r6, #20]
  4065f0:	f8ca 301c 	str.w	r3, [sl, #28]
  4065f4:	3618      	adds	r6, #24
  4065f6:	f10a 0320 	add.w	r3, sl, #32
  4065fa:	e737      	b.n	40646c <_realloc_r+0x258>
  4065fc:	20000490 	.word	0x20000490

00406600 <__fpclassifyd>:
  406600:	b410      	push	{r4}
  406602:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
  406606:	d008      	beq.n	40661a <__fpclassifyd+0x1a>
  406608:	4b11      	ldr	r3, [pc, #68]	; (406650 <__fpclassifyd+0x50>)
  40660a:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  40660e:	429a      	cmp	r2, r3
  406610:	d808      	bhi.n	406624 <__fpclassifyd+0x24>
  406612:	2004      	movs	r0, #4
  406614:	f85d 4b04 	ldr.w	r4, [sp], #4
  406618:	4770      	bx	lr
  40661a:	b918      	cbnz	r0, 406624 <__fpclassifyd+0x24>
  40661c:	2002      	movs	r0, #2
  40661e:	f85d 4b04 	ldr.w	r4, [sp], #4
  406622:	4770      	bx	lr
  406624:	f101 41ff 	add.w	r1, r1, #2139095040	; 0x7f800000
  406628:	4b09      	ldr	r3, [pc, #36]	; (406650 <__fpclassifyd+0x50>)
  40662a:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
  40662e:	4299      	cmp	r1, r3
  406630:	d9ef      	bls.n	406612 <__fpclassifyd+0x12>
  406632:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
  406636:	d201      	bcs.n	40663c <__fpclassifyd+0x3c>
  406638:	2003      	movs	r0, #3
  40663a:	e7eb      	b.n	406614 <__fpclassifyd+0x14>
  40663c:	4b05      	ldr	r3, [pc, #20]	; (406654 <__fpclassifyd+0x54>)
  40663e:	429c      	cmp	r4, r3
  406640:	d001      	beq.n	406646 <__fpclassifyd+0x46>
  406642:	2000      	movs	r0, #0
  406644:	e7e6      	b.n	406614 <__fpclassifyd+0x14>
  406646:	fab0 f080 	clz	r0, r0
  40664a:	0940      	lsrs	r0, r0, #5
  40664c:	e7e2      	b.n	406614 <__fpclassifyd+0x14>
  40664e:	bf00      	nop
  406650:	7fdfffff 	.word	0x7fdfffff
  406654:	7ff00000 	.word	0x7ff00000

00406658 <_sbrk_r>:
  406658:	b538      	push	{r3, r4, r5, lr}
  40665a:	4c07      	ldr	r4, [pc, #28]	; (406678 <_sbrk_r+0x20>)
  40665c:	2300      	movs	r3, #0
  40665e:	4605      	mov	r5, r0
  406660:	4608      	mov	r0, r1
  406662:	6023      	str	r3, [r4, #0]
  406664:	f7fa fc9e 	bl	400fa4 <_sbrk>
  406668:	1c43      	adds	r3, r0, #1
  40666a:	d000      	beq.n	40666e <_sbrk_r+0x16>
  40666c:	bd38      	pop	{r3, r4, r5, pc}
  40666e:	6823      	ldr	r3, [r4, #0]
  406670:	2b00      	cmp	r3, #0
  406672:	d0fb      	beq.n	40666c <_sbrk_r+0x14>
  406674:	602b      	str	r3, [r5, #0]
  406676:	bd38      	pop	{r3, r4, r5, pc}
  406678:	20000d50 	.word	0x20000d50

0040667c <__sread>:
  40667c:	b510      	push	{r4, lr}
  40667e:	460c      	mov	r4, r1
  406680:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406684:	f000 fa6e 	bl	406b64 <_read_r>
  406688:	2800      	cmp	r0, #0
  40668a:	db03      	blt.n	406694 <__sread+0x18>
  40668c:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40668e:	4403      	add	r3, r0
  406690:	6523      	str	r3, [r4, #80]	; 0x50
  406692:	bd10      	pop	{r4, pc}
  406694:	89a3      	ldrh	r3, [r4, #12]
  406696:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40669a:	81a3      	strh	r3, [r4, #12]
  40669c:	bd10      	pop	{r4, pc}
  40669e:	bf00      	nop

004066a0 <__swrite>:
  4066a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4066a4:	4616      	mov	r6, r2
  4066a6:	898a      	ldrh	r2, [r1, #12]
  4066a8:	461d      	mov	r5, r3
  4066aa:	05d3      	lsls	r3, r2, #23
  4066ac:	460c      	mov	r4, r1
  4066ae:	4607      	mov	r7, r0
  4066b0:	d506      	bpl.n	4066c0 <__swrite+0x20>
  4066b2:	2200      	movs	r2, #0
  4066b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4066b8:	2302      	movs	r3, #2
  4066ba:	f000 fa3f 	bl	406b3c <_lseek_r>
  4066be:	89a2      	ldrh	r2, [r4, #12]
  4066c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4066c4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4066c8:	81a2      	strh	r2, [r4, #12]
  4066ca:	4638      	mov	r0, r7
  4066cc:	4632      	mov	r2, r6
  4066ce:	462b      	mov	r3, r5
  4066d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4066d4:	f000 b922 	b.w	40691c <_write_r>

004066d8 <__sseek>:
  4066d8:	b510      	push	{r4, lr}
  4066da:	460c      	mov	r4, r1
  4066dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4066e0:	f000 fa2c 	bl	406b3c <_lseek_r>
  4066e4:	89a3      	ldrh	r3, [r4, #12]
  4066e6:	1c42      	adds	r2, r0, #1
  4066e8:	bf0e      	itee	eq
  4066ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4066ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4066f2:	6520      	strne	r0, [r4, #80]	; 0x50
  4066f4:	81a3      	strh	r3, [r4, #12]
  4066f6:	bd10      	pop	{r4, pc}

004066f8 <__sclose>:
  4066f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4066fc:	f000 b9a4 	b.w	406a48 <_close_r>

00406700 <__ssprint_r>:
  406700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406704:	6893      	ldr	r3, [r2, #8]
  406706:	f8d2 8000 	ldr.w	r8, [r2]
  40670a:	b083      	sub	sp, #12
  40670c:	4691      	mov	r9, r2
  40670e:	2b00      	cmp	r3, #0
  406710:	d072      	beq.n	4067f8 <__ssprint_r+0xf8>
  406712:	4607      	mov	r7, r0
  406714:	f04f 0b00 	mov.w	fp, #0
  406718:	6808      	ldr	r0, [r1, #0]
  40671a:	688b      	ldr	r3, [r1, #8]
  40671c:	460d      	mov	r5, r1
  40671e:	465c      	mov	r4, fp
  406720:	2c00      	cmp	r4, #0
  406722:	d045      	beq.n	4067b0 <__ssprint_r+0xb0>
  406724:	429c      	cmp	r4, r3
  406726:	461e      	mov	r6, r3
  406728:	469a      	mov	sl, r3
  40672a:	d348      	bcc.n	4067be <__ssprint_r+0xbe>
  40672c:	89ab      	ldrh	r3, [r5, #12]
  40672e:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406732:	d02d      	beq.n	406790 <__ssprint_r+0x90>
  406734:	696e      	ldr	r6, [r5, #20]
  406736:	6929      	ldr	r1, [r5, #16]
  406738:	eb06 0646 	add.w	r6, r6, r6, lsl #1
  40673c:	ebc1 0a00 	rsb	sl, r1, r0
  406740:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
  406744:	1c60      	adds	r0, r4, #1
  406746:	1076      	asrs	r6, r6, #1
  406748:	4450      	add	r0, sl
  40674a:	4286      	cmp	r6, r0
  40674c:	4632      	mov	r2, r6
  40674e:	bf3c      	itt	cc
  406750:	4606      	movcc	r6, r0
  406752:	4632      	movcc	r2, r6
  406754:	055b      	lsls	r3, r3, #21
  406756:	d535      	bpl.n	4067c4 <__ssprint_r+0xc4>
  406758:	4611      	mov	r1, r2
  40675a:	4638      	mov	r0, r7
  40675c:	f7fe fe88 	bl	405470 <_malloc_r>
  406760:	2800      	cmp	r0, #0
  406762:	d039      	beq.n	4067d8 <__ssprint_r+0xd8>
  406764:	4652      	mov	r2, sl
  406766:	6929      	ldr	r1, [r5, #16]
  406768:	9001      	str	r0, [sp, #4]
  40676a:	f7ff f95d 	bl	405a28 <memcpy>
  40676e:	89aa      	ldrh	r2, [r5, #12]
  406770:	9b01      	ldr	r3, [sp, #4]
  406772:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  406776:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40677a:	81aa      	strh	r2, [r5, #12]
  40677c:	ebca 0206 	rsb	r2, sl, r6
  406780:	eb03 000a 	add.w	r0, r3, sl
  406784:	616e      	str	r6, [r5, #20]
  406786:	612b      	str	r3, [r5, #16]
  406788:	6028      	str	r0, [r5, #0]
  40678a:	60aa      	str	r2, [r5, #8]
  40678c:	4626      	mov	r6, r4
  40678e:	46a2      	mov	sl, r4
  406790:	4652      	mov	r2, sl
  406792:	4659      	mov	r1, fp
  406794:	f7ff f9e2 	bl	405b5c <memmove>
  406798:	f8d9 2008 	ldr.w	r2, [r9, #8]
  40679c:	68ab      	ldr	r3, [r5, #8]
  40679e:	6828      	ldr	r0, [r5, #0]
  4067a0:	1b9b      	subs	r3, r3, r6
  4067a2:	4450      	add	r0, sl
  4067a4:	1b14      	subs	r4, r2, r4
  4067a6:	60ab      	str	r3, [r5, #8]
  4067a8:	6028      	str	r0, [r5, #0]
  4067aa:	f8c9 4008 	str.w	r4, [r9, #8]
  4067ae:	b31c      	cbz	r4, 4067f8 <__ssprint_r+0xf8>
  4067b0:	f8d8 b000 	ldr.w	fp, [r8]
  4067b4:	f8d8 4004 	ldr.w	r4, [r8, #4]
  4067b8:	f108 0808 	add.w	r8, r8, #8
  4067bc:	e7b0      	b.n	406720 <__ssprint_r+0x20>
  4067be:	4626      	mov	r6, r4
  4067c0:	46a2      	mov	sl, r4
  4067c2:	e7e5      	b.n	406790 <__ssprint_r+0x90>
  4067c4:	4638      	mov	r0, r7
  4067c6:	f7ff fd25 	bl	406214 <_realloc_r>
  4067ca:	4603      	mov	r3, r0
  4067cc:	2800      	cmp	r0, #0
  4067ce:	d1d5      	bne.n	40677c <__ssprint_r+0x7c>
  4067d0:	4638      	mov	r0, r7
  4067d2:	6929      	ldr	r1, [r5, #16]
  4067d4:	f7fe fb38 	bl	404e48 <_free_r>
  4067d8:	230c      	movs	r3, #12
  4067da:	603b      	str	r3, [r7, #0]
  4067dc:	89ab      	ldrh	r3, [r5, #12]
  4067de:	2200      	movs	r2, #0
  4067e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4067e4:	f04f 30ff 	mov.w	r0, #4294967295
  4067e8:	81ab      	strh	r3, [r5, #12]
  4067ea:	f8c9 2008 	str.w	r2, [r9, #8]
  4067ee:	f8c9 2004 	str.w	r2, [r9, #4]
  4067f2:	b003      	add	sp, #12
  4067f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4067f8:	2000      	movs	r0, #0
  4067fa:	f8c9 0004 	str.w	r0, [r9, #4]
  4067fe:	b003      	add	sp, #12
  406800:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406804 <__swbuf_r>:
  406804:	b570      	push	{r4, r5, r6, lr}
  406806:	460d      	mov	r5, r1
  406808:	4614      	mov	r4, r2
  40680a:	4606      	mov	r6, r0
  40680c:	b110      	cbz	r0, 406814 <__swbuf_r+0x10>
  40680e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406810:	2b00      	cmp	r3, #0
  406812:	d048      	beq.n	4068a6 <__swbuf_r+0xa2>
  406814:	89a2      	ldrh	r2, [r4, #12]
  406816:	69a3      	ldr	r3, [r4, #24]
  406818:	60a3      	str	r3, [r4, #8]
  40681a:	b291      	uxth	r1, r2
  40681c:	0708      	lsls	r0, r1, #28
  40681e:	d538      	bpl.n	406892 <__swbuf_r+0x8e>
  406820:	6923      	ldr	r3, [r4, #16]
  406822:	2b00      	cmp	r3, #0
  406824:	d035      	beq.n	406892 <__swbuf_r+0x8e>
  406826:	0489      	lsls	r1, r1, #18
  406828:	b2ed      	uxtb	r5, r5
  40682a:	d515      	bpl.n	406858 <__swbuf_r+0x54>
  40682c:	6822      	ldr	r2, [r4, #0]
  40682e:	6961      	ldr	r1, [r4, #20]
  406830:	1ad3      	subs	r3, r2, r3
  406832:	428b      	cmp	r3, r1
  406834:	da1c      	bge.n	406870 <__swbuf_r+0x6c>
  406836:	3301      	adds	r3, #1
  406838:	68a1      	ldr	r1, [r4, #8]
  40683a:	1c50      	adds	r0, r2, #1
  40683c:	3901      	subs	r1, #1
  40683e:	60a1      	str	r1, [r4, #8]
  406840:	6020      	str	r0, [r4, #0]
  406842:	7015      	strb	r5, [r2, #0]
  406844:	6962      	ldr	r2, [r4, #20]
  406846:	429a      	cmp	r2, r3
  406848:	d01a      	beq.n	406880 <__swbuf_r+0x7c>
  40684a:	89a3      	ldrh	r3, [r4, #12]
  40684c:	07db      	lsls	r3, r3, #31
  40684e:	d501      	bpl.n	406854 <__swbuf_r+0x50>
  406850:	2d0a      	cmp	r5, #10
  406852:	d015      	beq.n	406880 <__swbuf_r+0x7c>
  406854:	4628      	mov	r0, r5
  406856:	bd70      	pop	{r4, r5, r6, pc}
  406858:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40685a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40685e:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  406862:	81a2      	strh	r2, [r4, #12]
  406864:	6822      	ldr	r2, [r4, #0]
  406866:	6661      	str	r1, [r4, #100]	; 0x64
  406868:	6961      	ldr	r1, [r4, #20]
  40686a:	1ad3      	subs	r3, r2, r3
  40686c:	428b      	cmp	r3, r1
  40686e:	dbe2      	blt.n	406836 <__swbuf_r+0x32>
  406870:	4630      	mov	r0, r6
  406872:	4621      	mov	r1, r4
  406874:	f7fe f97c 	bl	404b70 <_fflush_r>
  406878:	b940      	cbnz	r0, 40688c <__swbuf_r+0x88>
  40687a:	6822      	ldr	r2, [r4, #0]
  40687c:	2301      	movs	r3, #1
  40687e:	e7db      	b.n	406838 <__swbuf_r+0x34>
  406880:	4630      	mov	r0, r6
  406882:	4621      	mov	r1, r4
  406884:	f7fe f974 	bl	404b70 <_fflush_r>
  406888:	2800      	cmp	r0, #0
  40688a:	d0e3      	beq.n	406854 <__swbuf_r+0x50>
  40688c:	f04f 30ff 	mov.w	r0, #4294967295
  406890:	bd70      	pop	{r4, r5, r6, pc}
  406892:	4630      	mov	r0, r6
  406894:	4621      	mov	r1, r4
  406896:	f7fd f86f 	bl	403978 <__swsetup_r>
  40689a:	2800      	cmp	r0, #0
  40689c:	d1f6      	bne.n	40688c <__swbuf_r+0x88>
  40689e:	89a2      	ldrh	r2, [r4, #12]
  4068a0:	6923      	ldr	r3, [r4, #16]
  4068a2:	b291      	uxth	r1, r2
  4068a4:	e7bf      	b.n	406826 <__swbuf_r+0x22>
  4068a6:	f7fe f9f7 	bl	404c98 <__sinit>
  4068aa:	e7b3      	b.n	406814 <__swbuf_r+0x10>

004068ac <_wcrtomb_r>:
  4068ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4068b0:	4605      	mov	r5, r0
  4068b2:	b086      	sub	sp, #24
  4068b4:	461e      	mov	r6, r3
  4068b6:	460c      	mov	r4, r1
  4068b8:	b1a1      	cbz	r1, 4068e4 <_wcrtomb_r+0x38>
  4068ba:	4b10      	ldr	r3, [pc, #64]	; (4068fc <_wcrtomb_r+0x50>)
  4068bc:	4617      	mov	r7, r2
  4068be:	f8d3 8000 	ldr.w	r8, [r3]
  4068c2:	f7fe fd4f 	bl	405364 <__locale_charset>
  4068c6:	9600      	str	r6, [sp, #0]
  4068c8:	4603      	mov	r3, r0
  4068ca:	4621      	mov	r1, r4
  4068cc:	463a      	mov	r2, r7
  4068ce:	4628      	mov	r0, r5
  4068d0:	47c0      	blx	r8
  4068d2:	1c43      	adds	r3, r0, #1
  4068d4:	d103      	bne.n	4068de <_wcrtomb_r+0x32>
  4068d6:	2200      	movs	r2, #0
  4068d8:	238a      	movs	r3, #138	; 0x8a
  4068da:	6032      	str	r2, [r6, #0]
  4068dc:	602b      	str	r3, [r5, #0]
  4068de:	b006      	add	sp, #24
  4068e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4068e4:	4b05      	ldr	r3, [pc, #20]	; (4068fc <_wcrtomb_r+0x50>)
  4068e6:	681f      	ldr	r7, [r3, #0]
  4068e8:	f7fe fd3c 	bl	405364 <__locale_charset>
  4068ec:	9600      	str	r6, [sp, #0]
  4068ee:	4603      	mov	r3, r0
  4068f0:	4622      	mov	r2, r4
  4068f2:	4628      	mov	r0, r5
  4068f4:	a903      	add	r1, sp, #12
  4068f6:	47b8      	blx	r7
  4068f8:	e7eb      	b.n	4068d2 <_wcrtomb_r+0x26>
  4068fa:	bf00      	nop
  4068fc:	200008a0 	.word	0x200008a0

00406900 <__ascii_wctomb>:
  406900:	b121      	cbz	r1, 40690c <__ascii_wctomb+0xc>
  406902:	2aff      	cmp	r2, #255	; 0xff
  406904:	d804      	bhi.n	406910 <__ascii_wctomb+0x10>
  406906:	700a      	strb	r2, [r1, #0]
  406908:	2001      	movs	r0, #1
  40690a:	4770      	bx	lr
  40690c:	4608      	mov	r0, r1
  40690e:	4770      	bx	lr
  406910:	238a      	movs	r3, #138	; 0x8a
  406912:	6003      	str	r3, [r0, #0]
  406914:	f04f 30ff 	mov.w	r0, #4294967295
  406918:	4770      	bx	lr
  40691a:	bf00      	nop

0040691c <_write_r>:
  40691c:	b570      	push	{r4, r5, r6, lr}
  40691e:	4c08      	ldr	r4, [pc, #32]	; (406940 <_write_r+0x24>)
  406920:	4606      	mov	r6, r0
  406922:	2500      	movs	r5, #0
  406924:	4608      	mov	r0, r1
  406926:	4611      	mov	r1, r2
  406928:	461a      	mov	r2, r3
  40692a:	6025      	str	r5, [r4, #0]
  40692c:	f7f9 fc4c 	bl	4001c8 <_write>
  406930:	1c43      	adds	r3, r0, #1
  406932:	d000      	beq.n	406936 <_write_r+0x1a>
  406934:	bd70      	pop	{r4, r5, r6, pc}
  406936:	6823      	ldr	r3, [r4, #0]
  406938:	2b00      	cmp	r3, #0
  40693a:	d0fb      	beq.n	406934 <_write_r+0x18>
  40693c:	6033      	str	r3, [r6, #0]
  40693e:	bd70      	pop	{r4, r5, r6, pc}
  406940:	20000d50 	.word	0x20000d50

00406944 <__register_exitproc>:
  406944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406948:	4c25      	ldr	r4, [pc, #148]	; (4069e0 <__register_exitproc+0x9c>)
  40694a:	6825      	ldr	r5, [r4, #0]
  40694c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  406950:	4606      	mov	r6, r0
  406952:	4688      	mov	r8, r1
  406954:	4692      	mov	sl, r2
  406956:	4699      	mov	r9, r3
  406958:	b3cc      	cbz	r4, 4069ce <__register_exitproc+0x8a>
  40695a:	6860      	ldr	r0, [r4, #4]
  40695c:	281f      	cmp	r0, #31
  40695e:	dc18      	bgt.n	406992 <__register_exitproc+0x4e>
  406960:	1c43      	adds	r3, r0, #1
  406962:	b17e      	cbz	r6, 406984 <__register_exitproc+0x40>
  406964:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  406968:	2101      	movs	r1, #1
  40696a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40696e:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  406972:	fa01 f200 	lsl.w	r2, r1, r0
  406976:	4317      	orrs	r7, r2
  406978:	2e02      	cmp	r6, #2
  40697a:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40697e:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  406982:	d01e      	beq.n	4069c2 <__register_exitproc+0x7e>
  406984:	3002      	adds	r0, #2
  406986:	6063      	str	r3, [r4, #4]
  406988:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40698c:	2000      	movs	r0, #0
  40698e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406992:	4b14      	ldr	r3, [pc, #80]	; (4069e4 <__register_exitproc+0xa0>)
  406994:	b303      	cbz	r3, 4069d8 <__register_exitproc+0x94>
  406996:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40699a:	f7fe fd61 	bl	405460 <malloc>
  40699e:	4604      	mov	r4, r0
  4069a0:	b1d0      	cbz	r0, 4069d8 <__register_exitproc+0x94>
  4069a2:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4069a6:	2700      	movs	r7, #0
  4069a8:	e880 0088 	stmia.w	r0, {r3, r7}
  4069ac:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4069b0:	4638      	mov	r0, r7
  4069b2:	2301      	movs	r3, #1
  4069b4:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4069b8:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4069bc:	2e00      	cmp	r6, #0
  4069be:	d0e1      	beq.n	406984 <__register_exitproc+0x40>
  4069c0:	e7d0      	b.n	406964 <__register_exitproc+0x20>
  4069c2:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4069c6:	430a      	orrs	r2, r1
  4069c8:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4069cc:	e7da      	b.n	406984 <__register_exitproc+0x40>
  4069ce:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4069d2:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4069d6:	e7c0      	b.n	40695a <__register_exitproc+0x16>
  4069d8:	f04f 30ff 	mov.w	r0, #4294967295
  4069dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4069e0:	00408320 	.word	0x00408320
  4069e4:	00405461 	.word	0x00405461

004069e8 <_calloc_r>:
  4069e8:	b510      	push	{r4, lr}
  4069ea:	fb02 f101 	mul.w	r1, r2, r1
  4069ee:	f7fe fd3f 	bl	405470 <_malloc_r>
  4069f2:	4604      	mov	r4, r0
  4069f4:	b168      	cbz	r0, 406a12 <_calloc_r+0x2a>
  4069f6:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4069fa:	f022 0203 	bic.w	r2, r2, #3
  4069fe:	3a04      	subs	r2, #4
  406a00:	2a24      	cmp	r2, #36	; 0x24
  406a02:	d818      	bhi.n	406a36 <_calloc_r+0x4e>
  406a04:	2a13      	cmp	r2, #19
  406a06:	d806      	bhi.n	406a16 <_calloc_r+0x2e>
  406a08:	4603      	mov	r3, r0
  406a0a:	2200      	movs	r2, #0
  406a0c:	601a      	str	r2, [r3, #0]
  406a0e:	605a      	str	r2, [r3, #4]
  406a10:	609a      	str	r2, [r3, #8]
  406a12:	4620      	mov	r0, r4
  406a14:	bd10      	pop	{r4, pc}
  406a16:	2300      	movs	r3, #0
  406a18:	2a1b      	cmp	r2, #27
  406a1a:	6003      	str	r3, [r0, #0]
  406a1c:	6043      	str	r3, [r0, #4]
  406a1e:	d90f      	bls.n	406a40 <_calloc_r+0x58>
  406a20:	2a24      	cmp	r2, #36	; 0x24
  406a22:	6083      	str	r3, [r0, #8]
  406a24:	60c3      	str	r3, [r0, #12]
  406a26:	bf05      	ittet	eq
  406a28:	6103      	streq	r3, [r0, #16]
  406a2a:	6143      	streq	r3, [r0, #20]
  406a2c:	f100 0310 	addne.w	r3, r0, #16
  406a30:	f100 0318 	addeq.w	r3, r0, #24
  406a34:	e7e9      	b.n	406a0a <_calloc_r+0x22>
  406a36:	2100      	movs	r1, #0
  406a38:	f7fa fd78 	bl	40152c <memset>
  406a3c:	4620      	mov	r0, r4
  406a3e:	bd10      	pop	{r4, pc}
  406a40:	f100 0308 	add.w	r3, r0, #8
  406a44:	e7e1      	b.n	406a0a <_calloc_r+0x22>
  406a46:	bf00      	nop

00406a48 <_close_r>:
  406a48:	b538      	push	{r3, r4, r5, lr}
  406a4a:	4c07      	ldr	r4, [pc, #28]	; (406a68 <_close_r+0x20>)
  406a4c:	2300      	movs	r3, #0
  406a4e:	4605      	mov	r5, r0
  406a50:	4608      	mov	r0, r1
  406a52:	6023      	str	r3, [r4, #0]
  406a54:	f7fa fac0 	bl	400fd8 <_close>
  406a58:	1c43      	adds	r3, r0, #1
  406a5a:	d000      	beq.n	406a5e <_close_r+0x16>
  406a5c:	bd38      	pop	{r3, r4, r5, pc}
  406a5e:	6823      	ldr	r3, [r4, #0]
  406a60:	2b00      	cmp	r3, #0
  406a62:	d0fb      	beq.n	406a5c <_close_r+0x14>
  406a64:	602b      	str	r3, [r5, #0]
  406a66:	bd38      	pop	{r3, r4, r5, pc}
  406a68:	20000d50 	.word	0x20000d50

00406a6c <_fclose_r>:
  406a6c:	2900      	cmp	r1, #0
  406a6e:	d03d      	beq.n	406aec <_fclose_r+0x80>
  406a70:	b570      	push	{r4, r5, r6, lr}
  406a72:	4605      	mov	r5, r0
  406a74:	460c      	mov	r4, r1
  406a76:	b108      	cbz	r0, 406a7c <_fclose_r+0x10>
  406a78:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406a7a:	b37b      	cbz	r3, 406adc <_fclose_r+0x70>
  406a7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406a80:	b90b      	cbnz	r3, 406a86 <_fclose_r+0x1a>
  406a82:	2000      	movs	r0, #0
  406a84:	bd70      	pop	{r4, r5, r6, pc}
  406a86:	4628      	mov	r0, r5
  406a88:	4621      	mov	r1, r4
  406a8a:	f7fd ffc7 	bl	404a1c <__sflush_r>
  406a8e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406a90:	4606      	mov	r6, r0
  406a92:	b133      	cbz	r3, 406aa2 <_fclose_r+0x36>
  406a94:	4628      	mov	r0, r5
  406a96:	69e1      	ldr	r1, [r4, #28]
  406a98:	4798      	blx	r3
  406a9a:	2800      	cmp	r0, #0
  406a9c:	bfb8      	it	lt
  406a9e:	f04f 36ff 	movlt.w	r6, #4294967295
  406aa2:	89a3      	ldrh	r3, [r4, #12]
  406aa4:	061b      	lsls	r3, r3, #24
  406aa6:	d41c      	bmi.n	406ae2 <_fclose_r+0x76>
  406aa8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406aaa:	b141      	cbz	r1, 406abe <_fclose_r+0x52>
  406aac:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406ab0:	4299      	cmp	r1, r3
  406ab2:	d002      	beq.n	406aba <_fclose_r+0x4e>
  406ab4:	4628      	mov	r0, r5
  406ab6:	f7fe f9c7 	bl	404e48 <_free_r>
  406aba:	2300      	movs	r3, #0
  406abc:	6323      	str	r3, [r4, #48]	; 0x30
  406abe:	6c61      	ldr	r1, [r4, #68]	; 0x44
  406ac0:	b121      	cbz	r1, 406acc <_fclose_r+0x60>
  406ac2:	4628      	mov	r0, r5
  406ac4:	f7fe f9c0 	bl	404e48 <_free_r>
  406ac8:	2300      	movs	r3, #0
  406aca:	6463      	str	r3, [r4, #68]	; 0x44
  406acc:	f7fe f8ea 	bl	404ca4 <__sfp_lock_acquire>
  406ad0:	2300      	movs	r3, #0
  406ad2:	81a3      	strh	r3, [r4, #12]
  406ad4:	f7fe f8e8 	bl	404ca8 <__sfp_lock_release>
  406ad8:	4630      	mov	r0, r6
  406ada:	bd70      	pop	{r4, r5, r6, pc}
  406adc:	f7fe f8dc 	bl	404c98 <__sinit>
  406ae0:	e7cc      	b.n	406a7c <_fclose_r+0x10>
  406ae2:	4628      	mov	r0, r5
  406ae4:	6921      	ldr	r1, [r4, #16]
  406ae6:	f7fe f9af 	bl	404e48 <_free_r>
  406aea:	e7dd      	b.n	406aa8 <_fclose_r+0x3c>
  406aec:	2000      	movs	r0, #0
  406aee:	4770      	bx	lr

00406af0 <_fstat_r>:
  406af0:	b538      	push	{r3, r4, r5, lr}
  406af2:	4c08      	ldr	r4, [pc, #32]	; (406b14 <_fstat_r+0x24>)
  406af4:	2300      	movs	r3, #0
  406af6:	4605      	mov	r5, r0
  406af8:	4608      	mov	r0, r1
  406afa:	4611      	mov	r1, r2
  406afc:	6023      	str	r3, [r4, #0]
  406afe:	f7fa fa6f 	bl	400fe0 <_fstat>
  406b02:	1c43      	adds	r3, r0, #1
  406b04:	d000      	beq.n	406b08 <_fstat_r+0x18>
  406b06:	bd38      	pop	{r3, r4, r5, pc}
  406b08:	6823      	ldr	r3, [r4, #0]
  406b0a:	2b00      	cmp	r3, #0
  406b0c:	d0fb      	beq.n	406b06 <_fstat_r+0x16>
  406b0e:	602b      	str	r3, [r5, #0]
  406b10:	bd38      	pop	{r3, r4, r5, pc}
  406b12:	bf00      	nop
  406b14:	20000d50 	.word	0x20000d50

00406b18 <_isatty_r>:
  406b18:	b538      	push	{r3, r4, r5, lr}
  406b1a:	4c07      	ldr	r4, [pc, #28]	; (406b38 <_isatty_r+0x20>)
  406b1c:	2300      	movs	r3, #0
  406b1e:	4605      	mov	r5, r0
  406b20:	4608      	mov	r0, r1
  406b22:	6023      	str	r3, [r4, #0]
  406b24:	f7fa fa62 	bl	400fec <_isatty>
  406b28:	1c43      	adds	r3, r0, #1
  406b2a:	d000      	beq.n	406b2e <_isatty_r+0x16>
  406b2c:	bd38      	pop	{r3, r4, r5, pc}
  406b2e:	6823      	ldr	r3, [r4, #0]
  406b30:	2b00      	cmp	r3, #0
  406b32:	d0fb      	beq.n	406b2c <_isatty_r+0x14>
  406b34:	602b      	str	r3, [r5, #0]
  406b36:	bd38      	pop	{r3, r4, r5, pc}
  406b38:	20000d50 	.word	0x20000d50

00406b3c <_lseek_r>:
  406b3c:	b570      	push	{r4, r5, r6, lr}
  406b3e:	4c08      	ldr	r4, [pc, #32]	; (406b60 <_lseek_r+0x24>)
  406b40:	4606      	mov	r6, r0
  406b42:	2500      	movs	r5, #0
  406b44:	4608      	mov	r0, r1
  406b46:	4611      	mov	r1, r2
  406b48:	461a      	mov	r2, r3
  406b4a:	6025      	str	r5, [r4, #0]
  406b4c:	f7fa fa50 	bl	400ff0 <_lseek>
  406b50:	1c43      	adds	r3, r0, #1
  406b52:	d000      	beq.n	406b56 <_lseek_r+0x1a>
  406b54:	bd70      	pop	{r4, r5, r6, pc}
  406b56:	6823      	ldr	r3, [r4, #0]
  406b58:	2b00      	cmp	r3, #0
  406b5a:	d0fb      	beq.n	406b54 <_lseek_r+0x18>
  406b5c:	6033      	str	r3, [r6, #0]
  406b5e:	bd70      	pop	{r4, r5, r6, pc}
  406b60:	20000d50 	.word	0x20000d50

00406b64 <_read_r>:
  406b64:	b570      	push	{r4, r5, r6, lr}
  406b66:	4c08      	ldr	r4, [pc, #32]	; (406b88 <_read_r+0x24>)
  406b68:	4606      	mov	r6, r0
  406b6a:	2500      	movs	r5, #0
  406b6c:	4608      	mov	r0, r1
  406b6e:	4611      	mov	r1, r2
  406b70:	461a      	mov	r2, r3
  406b72:	6025      	str	r5, [r4, #0]
  406b74:	f7f9 fb0a 	bl	40018c <_read>
  406b78:	1c43      	adds	r3, r0, #1
  406b7a:	d000      	beq.n	406b7e <_read_r+0x1a>
  406b7c:	bd70      	pop	{r4, r5, r6, pc}
  406b7e:	6823      	ldr	r3, [r4, #0]
  406b80:	2b00      	cmp	r3, #0
  406b82:	d0fb      	beq.n	406b7c <_read_r+0x18>
  406b84:	6033      	str	r3, [r6, #0]
  406b86:	bd70      	pop	{r4, r5, r6, pc}
  406b88:	20000d50 	.word	0x20000d50

00406b8c <__aeabi_drsub>:
  406b8c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  406b90:	e002      	b.n	406b98 <__adddf3>
  406b92:	bf00      	nop

00406b94 <__aeabi_dsub>:
  406b94:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00406b98 <__adddf3>:
  406b98:	b530      	push	{r4, r5, lr}
  406b9a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  406b9e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  406ba2:	ea94 0f05 	teq	r4, r5
  406ba6:	bf08      	it	eq
  406ba8:	ea90 0f02 	teqeq	r0, r2
  406bac:	bf1f      	itttt	ne
  406bae:	ea54 0c00 	orrsne.w	ip, r4, r0
  406bb2:	ea55 0c02 	orrsne.w	ip, r5, r2
  406bb6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  406bba:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406bbe:	f000 80e2 	beq.w	406d86 <__adddf3+0x1ee>
  406bc2:	ea4f 5454 	mov.w	r4, r4, lsr #21
  406bc6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  406bca:	bfb8      	it	lt
  406bcc:	426d      	neglt	r5, r5
  406bce:	dd0c      	ble.n	406bea <__adddf3+0x52>
  406bd0:	442c      	add	r4, r5
  406bd2:	ea80 0202 	eor.w	r2, r0, r2
  406bd6:	ea81 0303 	eor.w	r3, r1, r3
  406bda:	ea82 0000 	eor.w	r0, r2, r0
  406bde:	ea83 0101 	eor.w	r1, r3, r1
  406be2:	ea80 0202 	eor.w	r2, r0, r2
  406be6:	ea81 0303 	eor.w	r3, r1, r3
  406bea:	2d36      	cmp	r5, #54	; 0x36
  406bec:	bf88      	it	hi
  406bee:	bd30      	pophi	{r4, r5, pc}
  406bf0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406bf4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406bf8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  406bfc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  406c00:	d002      	beq.n	406c08 <__adddf3+0x70>
  406c02:	4240      	negs	r0, r0
  406c04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406c08:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  406c0c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406c10:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  406c14:	d002      	beq.n	406c1c <__adddf3+0x84>
  406c16:	4252      	negs	r2, r2
  406c18:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  406c1c:	ea94 0f05 	teq	r4, r5
  406c20:	f000 80a7 	beq.w	406d72 <__adddf3+0x1da>
  406c24:	f1a4 0401 	sub.w	r4, r4, #1
  406c28:	f1d5 0e20 	rsbs	lr, r5, #32
  406c2c:	db0d      	blt.n	406c4a <__adddf3+0xb2>
  406c2e:	fa02 fc0e 	lsl.w	ip, r2, lr
  406c32:	fa22 f205 	lsr.w	r2, r2, r5
  406c36:	1880      	adds	r0, r0, r2
  406c38:	f141 0100 	adc.w	r1, r1, #0
  406c3c:	fa03 f20e 	lsl.w	r2, r3, lr
  406c40:	1880      	adds	r0, r0, r2
  406c42:	fa43 f305 	asr.w	r3, r3, r5
  406c46:	4159      	adcs	r1, r3
  406c48:	e00e      	b.n	406c68 <__adddf3+0xd0>
  406c4a:	f1a5 0520 	sub.w	r5, r5, #32
  406c4e:	f10e 0e20 	add.w	lr, lr, #32
  406c52:	2a01      	cmp	r2, #1
  406c54:	fa03 fc0e 	lsl.w	ip, r3, lr
  406c58:	bf28      	it	cs
  406c5a:	f04c 0c02 	orrcs.w	ip, ip, #2
  406c5e:	fa43 f305 	asr.w	r3, r3, r5
  406c62:	18c0      	adds	r0, r0, r3
  406c64:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  406c68:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406c6c:	d507      	bpl.n	406c7e <__adddf3+0xe6>
  406c6e:	f04f 0e00 	mov.w	lr, #0
  406c72:	f1dc 0c00 	rsbs	ip, ip, #0
  406c76:	eb7e 0000 	sbcs.w	r0, lr, r0
  406c7a:	eb6e 0101 	sbc.w	r1, lr, r1
  406c7e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  406c82:	d31b      	bcc.n	406cbc <__adddf3+0x124>
  406c84:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  406c88:	d30c      	bcc.n	406ca4 <__adddf3+0x10c>
  406c8a:	0849      	lsrs	r1, r1, #1
  406c8c:	ea5f 0030 	movs.w	r0, r0, rrx
  406c90:	ea4f 0c3c 	mov.w	ip, ip, rrx
  406c94:	f104 0401 	add.w	r4, r4, #1
  406c98:	ea4f 5244 	mov.w	r2, r4, lsl #21
  406c9c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  406ca0:	f080 809a 	bcs.w	406dd8 <__adddf3+0x240>
  406ca4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  406ca8:	bf08      	it	eq
  406caa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406cae:	f150 0000 	adcs.w	r0, r0, #0
  406cb2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406cb6:	ea41 0105 	orr.w	r1, r1, r5
  406cba:	bd30      	pop	{r4, r5, pc}
  406cbc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  406cc0:	4140      	adcs	r0, r0
  406cc2:	eb41 0101 	adc.w	r1, r1, r1
  406cc6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406cca:	f1a4 0401 	sub.w	r4, r4, #1
  406cce:	d1e9      	bne.n	406ca4 <__adddf3+0x10c>
  406cd0:	f091 0f00 	teq	r1, #0
  406cd4:	bf04      	itt	eq
  406cd6:	4601      	moveq	r1, r0
  406cd8:	2000      	moveq	r0, #0
  406cda:	fab1 f381 	clz	r3, r1
  406cde:	bf08      	it	eq
  406ce0:	3320      	addeq	r3, #32
  406ce2:	f1a3 030b 	sub.w	r3, r3, #11
  406ce6:	f1b3 0220 	subs.w	r2, r3, #32
  406cea:	da0c      	bge.n	406d06 <__adddf3+0x16e>
  406cec:	320c      	adds	r2, #12
  406cee:	dd08      	ble.n	406d02 <__adddf3+0x16a>
  406cf0:	f102 0c14 	add.w	ip, r2, #20
  406cf4:	f1c2 020c 	rsb	r2, r2, #12
  406cf8:	fa01 f00c 	lsl.w	r0, r1, ip
  406cfc:	fa21 f102 	lsr.w	r1, r1, r2
  406d00:	e00c      	b.n	406d1c <__adddf3+0x184>
  406d02:	f102 0214 	add.w	r2, r2, #20
  406d06:	bfd8      	it	le
  406d08:	f1c2 0c20 	rsble	ip, r2, #32
  406d0c:	fa01 f102 	lsl.w	r1, r1, r2
  406d10:	fa20 fc0c 	lsr.w	ip, r0, ip
  406d14:	bfdc      	itt	le
  406d16:	ea41 010c 	orrle.w	r1, r1, ip
  406d1a:	4090      	lslle	r0, r2
  406d1c:	1ae4      	subs	r4, r4, r3
  406d1e:	bfa2      	ittt	ge
  406d20:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  406d24:	4329      	orrge	r1, r5
  406d26:	bd30      	popge	{r4, r5, pc}
  406d28:	ea6f 0404 	mvn.w	r4, r4
  406d2c:	3c1f      	subs	r4, #31
  406d2e:	da1c      	bge.n	406d6a <__adddf3+0x1d2>
  406d30:	340c      	adds	r4, #12
  406d32:	dc0e      	bgt.n	406d52 <__adddf3+0x1ba>
  406d34:	f104 0414 	add.w	r4, r4, #20
  406d38:	f1c4 0220 	rsb	r2, r4, #32
  406d3c:	fa20 f004 	lsr.w	r0, r0, r4
  406d40:	fa01 f302 	lsl.w	r3, r1, r2
  406d44:	ea40 0003 	orr.w	r0, r0, r3
  406d48:	fa21 f304 	lsr.w	r3, r1, r4
  406d4c:	ea45 0103 	orr.w	r1, r5, r3
  406d50:	bd30      	pop	{r4, r5, pc}
  406d52:	f1c4 040c 	rsb	r4, r4, #12
  406d56:	f1c4 0220 	rsb	r2, r4, #32
  406d5a:	fa20 f002 	lsr.w	r0, r0, r2
  406d5e:	fa01 f304 	lsl.w	r3, r1, r4
  406d62:	ea40 0003 	orr.w	r0, r0, r3
  406d66:	4629      	mov	r1, r5
  406d68:	bd30      	pop	{r4, r5, pc}
  406d6a:	fa21 f004 	lsr.w	r0, r1, r4
  406d6e:	4629      	mov	r1, r5
  406d70:	bd30      	pop	{r4, r5, pc}
  406d72:	f094 0f00 	teq	r4, #0
  406d76:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  406d7a:	bf06      	itte	eq
  406d7c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  406d80:	3401      	addeq	r4, #1
  406d82:	3d01      	subne	r5, #1
  406d84:	e74e      	b.n	406c24 <__adddf3+0x8c>
  406d86:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406d8a:	bf18      	it	ne
  406d8c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406d90:	d029      	beq.n	406de6 <__adddf3+0x24e>
  406d92:	ea94 0f05 	teq	r4, r5
  406d96:	bf08      	it	eq
  406d98:	ea90 0f02 	teqeq	r0, r2
  406d9c:	d005      	beq.n	406daa <__adddf3+0x212>
  406d9e:	ea54 0c00 	orrs.w	ip, r4, r0
  406da2:	bf04      	itt	eq
  406da4:	4619      	moveq	r1, r3
  406da6:	4610      	moveq	r0, r2
  406da8:	bd30      	pop	{r4, r5, pc}
  406daa:	ea91 0f03 	teq	r1, r3
  406dae:	bf1e      	ittt	ne
  406db0:	2100      	movne	r1, #0
  406db2:	2000      	movne	r0, #0
  406db4:	bd30      	popne	{r4, r5, pc}
  406db6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  406dba:	d105      	bne.n	406dc8 <__adddf3+0x230>
  406dbc:	0040      	lsls	r0, r0, #1
  406dbe:	4149      	adcs	r1, r1
  406dc0:	bf28      	it	cs
  406dc2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  406dc6:	bd30      	pop	{r4, r5, pc}
  406dc8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  406dcc:	bf3c      	itt	cc
  406dce:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  406dd2:	bd30      	popcc	{r4, r5, pc}
  406dd4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406dd8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  406ddc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406de0:	f04f 0000 	mov.w	r0, #0
  406de4:	bd30      	pop	{r4, r5, pc}
  406de6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406dea:	bf1a      	itte	ne
  406dec:	4619      	movne	r1, r3
  406dee:	4610      	movne	r0, r2
  406df0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  406df4:	bf1c      	itt	ne
  406df6:	460b      	movne	r3, r1
  406df8:	4602      	movne	r2, r0
  406dfa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406dfe:	bf06      	itte	eq
  406e00:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  406e04:	ea91 0f03 	teqeq	r1, r3
  406e08:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  406e0c:	bd30      	pop	{r4, r5, pc}
  406e0e:	bf00      	nop

00406e10 <__aeabi_ui2d>:
  406e10:	f090 0f00 	teq	r0, #0
  406e14:	bf04      	itt	eq
  406e16:	2100      	moveq	r1, #0
  406e18:	4770      	bxeq	lr
  406e1a:	b530      	push	{r4, r5, lr}
  406e1c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406e20:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406e24:	f04f 0500 	mov.w	r5, #0
  406e28:	f04f 0100 	mov.w	r1, #0
  406e2c:	e750      	b.n	406cd0 <__adddf3+0x138>
  406e2e:	bf00      	nop

00406e30 <__aeabi_i2d>:
  406e30:	f090 0f00 	teq	r0, #0
  406e34:	bf04      	itt	eq
  406e36:	2100      	moveq	r1, #0
  406e38:	4770      	bxeq	lr
  406e3a:	b530      	push	{r4, r5, lr}
  406e3c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406e40:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406e44:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  406e48:	bf48      	it	mi
  406e4a:	4240      	negmi	r0, r0
  406e4c:	f04f 0100 	mov.w	r1, #0
  406e50:	e73e      	b.n	406cd0 <__adddf3+0x138>
  406e52:	bf00      	nop

00406e54 <__aeabi_f2d>:
  406e54:	0042      	lsls	r2, r0, #1
  406e56:	ea4f 01e2 	mov.w	r1, r2, asr #3
  406e5a:	ea4f 0131 	mov.w	r1, r1, rrx
  406e5e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  406e62:	bf1f      	itttt	ne
  406e64:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  406e68:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406e6c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  406e70:	4770      	bxne	lr
  406e72:	f092 0f00 	teq	r2, #0
  406e76:	bf14      	ite	ne
  406e78:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406e7c:	4770      	bxeq	lr
  406e7e:	b530      	push	{r4, r5, lr}
  406e80:	f44f 7460 	mov.w	r4, #896	; 0x380
  406e84:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406e88:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406e8c:	e720      	b.n	406cd0 <__adddf3+0x138>
  406e8e:	bf00      	nop

00406e90 <__aeabi_ul2d>:
  406e90:	ea50 0201 	orrs.w	r2, r0, r1
  406e94:	bf08      	it	eq
  406e96:	4770      	bxeq	lr
  406e98:	b530      	push	{r4, r5, lr}
  406e9a:	f04f 0500 	mov.w	r5, #0
  406e9e:	e00a      	b.n	406eb6 <__aeabi_l2d+0x16>

00406ea0 <__aeabi_l2d>:
  406ea0:	ea50 0201 	orrs.w	r2, r0, r1
  406ea4:	bf08      	it	eq
  406ea6:	4770      	bxeq	lr
  406ea8:	b530      	push	{r4, r5, lr}
  406eaa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  406eae:	d502      	bpl.n	406eb6 <__aeabi_l2d+0x16>
  406eb0:	4240      	negs	r0, r0
  406eb2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406eb6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406eba:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406ebe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  406ec2:	f43f aedc 	beq.w	406c7e <__adddf3+0xe6>
  406ec6:	f04f 0203 	mov.w	r2, #3
  406eca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406ece:	bf18      	it	ne
  406ed0:	3203      	addne	r2, #3
  406ed2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406ed6:	bf18      	it	ne
  406ed8:	3203      	addne	r2, #3
  406eda:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  406ede:	f1c2 0320 	rsb	r3, r2, #32
  406ee2:	fa00 fc03 	lsl.w	ip, r0, r3
  406ee6:	fa20 f002 	lsr.w	r0, r0, r2
  406eea:	fa01 fe03 	lsl.w	lr, r1, r3
  406eee:	ea40 000e 	orr.w	r0, r0, lr
  406ef2:	fa21 f102 	lsr.w	r1, r1, r2
  406ef6:	4414      	add	r4, r2
  406ef8:	e6c1      	b.n	406c7e <__adddf3+0xe6>
  406efa:	bf00      	nop

00406efc <__aeabi_dmul>:
  406efc:	b570      	push	{r4, r5, r6, lr}
  406efe:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406f02:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406f06:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406f0a:	bf1d      	ittte	ne
  406f0c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406f10:	ea94 0f0c 	teqne	r4, ip
  406f14:	ea95 0f0c 	teqne	r5, ip
  406f18:	f000 f8de 	bleq	4070d8 <__aeabi_dmul+0x1dc>
  406f1c:	442c      	add	r4, r5
  406f1e:	ea81 0603 	eor.w	r6, r1, r3
  406f22:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  406f26:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  406f2a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  406f2e:	bf18      	it	ne
  406f30:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  406f34:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406f38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406f3c:	d038      	beq.n	406fb0 <__aeabi_dmul+0xb4>
  406f3e:	fba0 ce02 	umull	ip, lr, r0, r2
  406f42:	f04f 0500 	mov.w	r5, #0
  406f46:	fbe1 e502 	umlal	lr, r5, r1, r2
  406f4a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  406f4e:	fbe0 e503 	umlal	lr, r5, r0, r3
  406f52:	f04f 0600 	mov.w	r6, #0
  406f56:	fbe1 5603 	umlal	r5, r6, r1, r3
  406f5a:	f09c 0f00 	teq	ip, #0
  406f5e:	bf18      	it	ne
  406f60:	f04e 0e01 	orrne.w	lr, lr, #1
  406f64:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  406f68:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  406f6c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  406f70:	d204      	bcs.n	406f7c <__aeabi_dmul+0x80>
  406f72:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  406f76:	416d      	adcs	r5, r5
  406f78:	eb46 0606 	adc.w	r6, r6, r6
  406f7c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  406f80:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  406f84:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  406f88:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  406f8c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  406f90:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406f94:	bf88      	it	hi
  406f96:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406f9a:	d81e      	bhi.n	406fda <__aeabi_dmul+0xde>
  406f9c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  406fa0:	bf08      	it	eq
  406fa2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  406fa6:	f150 0000 	adcs.w	r0, r0, #0
  406faa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406fae:	bd70      	pop	{r4, r5, r6, pc}
  406fb0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  406fb4:	ea46 0101 	orr.w	r1, r6, r1
  406fb8:	ea40 0002 	orr.w	r0, r0, r2
  406fbc:	ea81 0103 	eor.w	r1, r1, r3
  406fc0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  406fc4:	bfc2      	ittt	gt
  406fc6:	ebd4 050c 	rsbsgt	r5, r4, ip
  406fca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406fce:	bd70      	popgt	{r4, r5, r6, pc}
  406fd0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406fd4:	f04f 0e00 	mov.w	lr, #0
  406fd8:	3c01      	subs	r4, #1
  406fda:	f300 80ab 	bgt.w	407134 <__aeabi_dmul+0x238>
  406fde:	f114 0f36 	cmn.w	r4, #54	; 0x36
  406fe2:	bfde      	ittt	le
  406fe4:	2000      	movle	r0, #0
  406fe6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  406fea:	bd70      	pople	{r4, r5, r6, pc}
  406fec:	f1c4 0400 	rsb	r4, r4, #0
  406ff0:	3c20      	subs	r4, #32
  406ff2:	da35      	bge.n	407060 <__aeabi_dmul+0x164>
  406ff4:	340c      	adds	r4, #12
  406ff6:	dc1b      	bgt.n	407030 <__aeabi_dmul+0x134>
  406ff8:	f104 0414 	add.w	r4, r4, #20
  406ffc:	f1c4 0520 	rsb	r5, r4, #32
  407000:	fa00 f305 	lsl.w	r3, r0, r5
  407004:	fa20 f004 	lsr.w	r0, r0, r4
  407008:	fa01 f205 	lsl.w	r2, r1, r5
  40700c:	ea40 0002 	orr.w	r0, r0, r2
  407010:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  407014:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407018:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40701c:	fa21 f604 	lsr.w	r6, r1, r4
  407020:	eb42 0106 	adc.w	r1, r2, r6
  407024:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407028:	bf08      	it	eq
  40702a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40702e:	bd70      	pop	{r4, r5, r6, pc}
  407030:	f1c4 040c 	rsb	r4, r4, #12
  407034:	f1c4 0520 	rsb	r5, r4, #32
  407038:	fa00 f304 	lsl.w	r3, r0, r4
  40703c:	fa20 f005 	lsr.w	r0, r0, r5
  407040:	fa01 f204 	lsl.w	r2, r1, r4
  407044:	ea40 0002 	orr.w	r0, r0, r2
  407048:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40704c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407050:	f141 0100 	adc.w	r1, r1, #0
  407054:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407058:	bf08      	it	eq
  40705a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40705e:	bd70      	pop	{r4, r5, r6, pc}
  407060:	f1c4 0520 	rsb	r5, r4, #32
  407064:	fa00 f205 	lsl.w	r2, r0, r5
  407068:	ea4e 0e02 	orr.w	lr, lr, r2
  40706c:	fa20 f304 	lsr.w	r3, r0, r4
  407070:	fa01 f205 	lsl.w	r2, r1, r5
  407074:	ea43 0302 	orr.w	r3, r3, r2
  407078:	fa21 f004 	lsr.w	r0, r1, r4
  40707c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407080:	fa21 f204 	lsr.w	r2, r1, r4
  407084:	ea20 0002 	bic.w	r0, r0, r2
  407088:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40708c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407090:	bf08      	it	eq
  407092:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407096:	bd70      	pop	{r4, r5, r6, pc}
  407098:	f094 0f00 	teq	r4, #0
  40709c:	d10f      	bne.n	4070be <__aeabi_dmul+0x1c2>
  40709e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4070a2:	0040      	lsls	r0, r0, #1
  4070a4:	eb41 0101 	adc.w	r1, r1, r1
  4070a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4070ac:	bf08      	it	eq
  4070ae:	3c01      	subeq	r4, #1
  4070b0:	d0f7      	beq.n	4070a2 <__aeabi_dmul+0x1a6>
  4070b2:	ea41 0106 	orr.w	r1, r1, r6
  4070b6:	f095 0f00 	teq	r5, #0
  4070ba:	bf18      	it	ne
  4070bc:	4770      	bxne	lr
  4070be:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4070c2:	0052      	lsls	r2, r2, #1
  4070c4:	eb43 0303 	adc.w	r3, r3, r3
  4070c8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4070cc:	bf08      	it	eq
  4070ce:	3d01      	subeq	r5, #1
  4070d0:	d0f7      	beq.n	4070c2 <__aeabi_dmul+0x1c6>
  4070d2:	ea43 0306 	orr.w	r3, r3, r6
  4070d6:	4770      	bx	lr
  4070d8:	ea94 0f0c 	teq	r4, ip
  4070dc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4070e0:	bf18      	it	ne
  4070e2:	ea95 0f0c 	teqne	r5, ip
  4070e6:	d00c      	beq.n	407102 <__aeabi_dmul+0x206>
  4070e8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4070ec:	bf18      	it	ne
  4070ee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4070f2:	d1d1      	bne.n	407098 <__aeabi_dmul+0x19c>
  4070f4:	ea81 0103 	eor.w	r1, r1, r3
  4070f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4070fc:	f04f 0000 	mov.w	r0, #0
  407100:	bd70      	pop	{r4, r5, r6, pc}
  407102:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407106:	bf06      	itte	eq
  407108:	4610      	moveq	r0, r2
  40710a:	4619      	moveq	r1, r3
  40710c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407110:	d019      	beq.n	407146 <__aeabi_dmul+0x24a>
  407112:	ea94 0f0c 	teq	r4, ip
  407116:	d102      	bne.n	40711e <__aeabi_dmul+0x222>
  407118:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40711c:	d113      	bne.n	407146 <__aeabi_dmul+0x24a>
  40711e:	ea95 0f0c 	teq	r5, ip
  407122:	d105      	bne.n	407130 <__aeabi_dmul+0x234>
  407124:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  407128:	bf1c      	itt	ne
  40712a:	4610      	movne	r0, r2
  40712c:	4619      	movne	r1, r3
  40712e:	d10a      	bne.n	407146 <__aeabi_dmul+0x24a>
  407130:	ea81 0103 	eor.w	r1, r1, r3
  407134:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407138:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40713c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407140:	f04f 0000 	mov.w	r0, #0
  407144:	bd70      	pop	{r4, r5, r6, pc}
  407146:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40714a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40714e:	bd70      	pop	{r4, r5, r6, pc}

00407150 <__aeabi_ddiv>:
  407150:	b570      	push	{r4, r5, r6, lr}
  407152:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407156:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40715a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40715e:	bf1d      	ittte	ne
  407160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407164:	ea94 0f0c 	teqne	r4, ip
  407168:	ea95 0f0c 	teqne	r5, ip
  40716c:	f000 f8a7 	bleq	4072be <__aeabi_ddiv+0x16e>
  407170:	eba4 0405 	sub.w	r4, r4, r5
  407174:	ea81 0e03 	eor.w	lr, r1, r3
  407178:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40717c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407180:	f000 8088 	beq.w	407294 <__aeabi_ddiv+0x144>
  407184:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407188:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40718c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  407190:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  407194:	ea4f 2202 	mov.w	r2, r2, lsl #8
  407198:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40719c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4071a0:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4071a4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4071a8:	429d      	cmp	r5, r3
  4071aa:	bf08      	it	eq
  4071ac:	4296      	cmpeq	r6, r2
  4071ae:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4071b2:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4071b6:	d202      	bcs.n	4071be <__aeabi_ddiv+0x6e>
  4071b8:	085b      	lsrs	r3, r3, #1
  4071ba:	ea4f 0232 	mov.w	r2, r2, rrx
  4071be:	1ab6      	subs	r6, r6, r2
  4071c0:	eb65 0503 	sbc.w	r5, r5, r3
  4071c4:	085b      	lsrs	r3, r3, #1
  4071c6:	ea4f 0232 	mov.w	r2, r2, rrx
  4071ca:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4071ce:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4071d2:	ebb6 0e02 	subs.w	lr, r6, r2
  4071d6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4071da:	bf22      	ittt	cs
  4071dc:	1ab6      	subcs	r6, r6, r2
  4071de:	4675      	movcs	r5, lr
  4071e0:	ea40 000c 	orrcs.w	r0, r0, ip
  4071e4:	085b      	lsrs	r3, r3, #1
  4071e6:	ea4f 0232 	mov.w	r2, r2, rrx
  4071ea:	ebb6 0e02 	subs.w	lr, r6, r2
  4071ee:	eb75 0e03 	sbcs.w	lr, r5, r3
  4071f2:	bf22      	ittt	cs
  4071f4:	1ab6      	subcs	r6, r6, r2
  4071f6:	4675      	movcs	r5, lr
  4071f8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4071fc:	085b      	lsrs	r3, r3, #1
  4071fe:	ea4f 0232 	mov.w	r2, r2, rrx
  407202:	ebb6 0e02 	subs.w	lr, r6, r2
  407206:	eb75 0e03 	sbcs.w	lr, r5, r3
  40720a:	bf22      	ittt	cs
  40720c:	1ab6      	subcs	r6, r6, r2
  40720e:	4675      	movcs	r5, lr
  407210:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  407214:	085b      	lsrs	r3, r3, #1
  407216:	ea4f 0232 	mov.w	r2, r2, rrx
  40721a:	ebb6 0e02 	subs.w	lr, r6, r2
  40721e:	eb75 0e03 	sbcs.w	lr, r5, r3
  407222:	bf22      	ittt	cs
  407224:	1ab6      	subcs	r6, r6, r2
  407226:	4675      	movcs	r5, lr
  407228:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40722c:	ea55 0e06 	orrs.w	lr, r5, r6
  407230:	d018      	beq.n	407264 <__aeabi_ddiv+0x114>
  407232:	ea4f 1505 	mov.w	r5, r5, lsl #4
  407236:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40723a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40723e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  407242:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  407246:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40724a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40724e:	d1c0      	bne.n	4071d2 <__aeabi_ddiv+0x82>
  407250:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407254:	d10b      	bne.n	40726e <__aeabi_ddiv+0x11e>
  407256:	ea41 0100 	orr.w	r1, r1, r0
  40725a:	f04f 0000 	mov.w	r0, #0
  40725e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  407262:	e7b6      	b.n	4071d2 <__aeabi_ddiv+0x82>
  407264:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407268:	bf04      	itt	eq
  40726a:	4301      	orreq	r1, r0
  40726c:	2000      	moveq	r0, #0
  40726e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407272:	bf88      	it	hi
  407274:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407278:	f63f aeaf 	bhi.w	406fda <__aeabi_dmul+0xde>
  40727c:	ebb5 0c03 	subs.w	ip, r5, r3
  407280:	bf04      	itt	eq
  407282:	ebb6 0c02 	subseq.w	ip, r6, r2
  407286:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40728a:	f150 0000 	adcs.w	r0, r0, #0
  40728e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407292:	bd70      	pop	{r4, r5, r6, pc}
  407294:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  407298:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40729c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4072a0:	bfc2      	ittt	gt
  4072a2:	ebd4 050c 	rsbsgt	r5, r4, ip
  4072a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4072aa:	bd70      	popgt	{r4, r5, r6, pc}
  4072ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4072b0:	f04f 0e00 	mov.w	lr, #0
  4072b4:	3c01      	subs	r4, #1
  4072b6:	e690      	b.n	406fda <__aeabi_dmul+0xde>
  4072b8:	ea45 0e06 	orr.w	lr, r5, r6
  4072bc:	e68d      	b.n	406fda <__aeabi_dmul+0xde>
  4072be:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4072c2:	ea94 0f0c 	teq	r4, ip
  4072c6:	bf08      	it	eq
  4072c8:	ea95 0f0c 	teqeq	r5, ip
  4072cc:	f43f af3b 	beq.w	407146 <__aeabi_dmul+0x24a>
  4072d0:	ea94 0f0c 	teq	r4, ip
  4072d4:	d10a      	bne.n	4072ec <__aeabi_ddiv+0x19c>
  4072d6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4072da:	f47f af34 	bne.w	407146 <__aeabi_dmul+0x24a>
  4072de:	ea95 0f0c 	teq	r5, ip
  4072e2:	f47f af25 	bne.w	407130 <__aeabi_dmul+0x234>
  4072e6:	4610      	mov	r0, r2
  4072e8:	4619      	mov	r1, r3
  4072ea:	e72c      	b.n	407146 <__aeabi_dmul+0x24a>
  4072ec:	ea95 0f0c 	teq	r5, ip
  4072f0:	d106      	bne.n	407300 <__aeabi_ddiv+0x1b0>
  4072f2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4072f6:	f43f aefd 	beq.w	4070f4 <__aeabi_dmul+0x1f8>
  4072fa:	4610      	mov	r0, r2
  4072fc:	4619      	mov	r1, r3
  4072fe:	e722      	b.n	407146 <__aeabi_dmul+0x24a>
  407300:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407304:	bf18      	it	ne
  407306:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40730a:	f47f aec5 	bne.w	407098 <__aeabi_dmul+0x19c>
  40730e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  407312:	f47f af0d 	bne.w	407130 <__aeabi_dmul+0x234>
  407316:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40731a:	f47f aeeb 	bne.w	4070f4 <__aeabi_dmul+0x1f8>
  40731e:	e712      	b.n	407146 <__aeabi_dmul+0x24a>

00407320 <__gedf2>:
  407320:	f04f 3cff 	mov.w	ip, #4294967295
  407324:	e006      	b.n	407334 <__cmpdf2+0x4>
  407326:	bf00      	nop

00407328 <__ledf2>:
  407328:	f04f 0c01 	mov.w	ip, #1
  40732c:	e002      	b.n	407334 <__cmpdf2+0x4>
  40732e:	bf00      	nop

00407330 <__cmpdf2>:
  407330:	f04f 0c01 	mov.w	ip, #1
  407334:	f84d cd04 	str.w	ip, [sp, #-4]!
  407338:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40733c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407340:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407344:	bf18      	it	ne
  407346:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40734a:	d01b      	beq.n	407384 <__cmpdf2+0x54>
  40734c:	b001      	add	sp, #4
  40734e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  407352:	bf0c      	ite	eq
  407354:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407358:	ea91 0f03 	teqne	r1, r3
  40735c:	bf02      	ittt	eq
  40735e:	ea90 0f02 	teqeq	r0, r2
  407362:	2000      	moveq	r0, #0
  407364:	4770      	bxeq	lr
  407366:	f110 0f00 	cmn.w	r0, #0
  40736a:	ea91 0f03 	teq	r1, r3
  40736e:	bf58      	it	pl
  407370:	4299      	cmppl	r1, r3
  407372:	bf08      	it	eq
  407374:	4290      	cmpeq	r0, r2
  407376:	bf2c      	ite	cs
  407378:	17d8      	asrcs	r0, r3, #31
  40737a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40737e:	f040 0001 	orr.w	r0, r0, #1
  407382:	4770      	bx	lr
  407384:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407388:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40738c:	d102      	bne.n	407394 <__cmpdf2+0x64>
  40738e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407392:	d107      	bne.n	4073a4 <__cmpdf2+0x74>
  407394:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407398:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40739c:	d1d6      	bne.n	40734c <__cmpdf2+0x1c>
  40739e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4073a2:	d0d3      	beq.n	40734c <__cmpdf2+0x1c>
  4073a4:	f85d 0b04 	ldr.w	r0, [sp], #4
  4073a8:	4770      	bx	lr
  4073aa:	bf00      	nop

004073ac <__aeabi_cdrcmple>:
  4073ac:	4684      	mov	ip, r0
  4073ae:	4610      	mov	r0, r2
  4073b0:	4662      	mov	r2, ip
  4073b2:	468c      	mov	ip, r1
  4073b4:	4619      	mov	r1, r3
  4073b6:	4663      	mov	r3, ip
  4073b8:	e000      	b.n	4073bc <__aeabi_cdcmpeq>
  4073ba:	bf00      	nop

004073bc <__aeabi_cdcmpeq>:
  4073bc:	b501      	push	{r0, lr}
  4073be:	f7ff ffb7 	bl	407330 <__cmpdf2>
  4073c2:	2800      	cmp	r0, #0
  4073c4:	bf48      	it	mi
  4073c6:	f110 0f00 	cmnmi.w	r0, #0
  4073ca:	bd01      	pop	{r0, pc}

004073cc <__aeabi_dcmpeq>:
  4073cc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4073d0:	f7ff fff4 	bl	4073bc <__aeabi_cdcmpeq>
  4073d4:	bf0c      	ite	eq
  4073d6:	2001      	moveq	r0, #1
  4073d8:	2000      	movne	r0, #0
  4073da:	f85d fb08 	ldr.w	pc, [sp], #8
  4073de:	bf00      	nop

004073e0 <__aeabi_dcmplt>:
  4073e0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4073e4:	f7ff ffea 	bl	4073bc <__aeabi_cdcmpeq>
  4073e8:	bf34      	ite	cc
  4073ea:	2001      	movcc	r0, #1
  4073ec:	2000      	movcs	r0, #0
  4073ee:	f85d fb08 	ldr.w	pc, [sp], #8
  4073f2:	bf00      	nop

004073f4 <__aeabi_dcmple>:
  4073f4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4073f8:	f7ff ffe0 	bl	4073bc <__aeabi_cdcmpeq>
  4073fc:	bf94      	ite	ls
  4073fe:	2001      	movls	r0, #1
  407400:	2000      	movhi	r0, #0
  407402:	f85d fb08 	ldr.w	pc, [sp], #8
  407406:	bf00      	nop

00407408 <__aeabi_dcmpge>:
  407408:	f84d ed08 	str.w	lr, [sp, #-8]!
  40740c:	f7ff ffce 	bl	4073ac <__aeabi_cdrcmple>
  407410:	bf94      	ite	ls
  407412:	2001      	movls	r0, #1
  407414:	2000      	movhi	r0, #0
  407416:	f85d fb08 	ldr.w	pc, [sp], #8
  40741a:	bf00      	nop

0040741c <__aeabi_dcmpgt>:
  40741c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407420:	f7ff ffc4 	bl	4073ac <__aeabi_cdrcmple>
  407424:	bf34      	ite	cc
  407426:	2001      	movcc	r0, #1
  407428:	2000      	movcs	r0, #0
  40742a:	f85d fb08 	ldr.w	pc, [sp], #8
  40742e:	bf00      	nop

00407430 <__aeabi_d2iz>:
  407430:	ea4f 0241 	mov.w	r2, r1, lsl #1
  407434:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  407438:	d215      	bcs.n	407466 <__aeabi_d2iz+0x36>
  40743a:	d511      	bpl.n	407460 <__aeabi_d2iz+0x30>
  40743c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  407440:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  407444:	d912      	bls.n	40746c <__aeabi_d2iz+0x3c>
  407446:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40744a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40744e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  407452:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407456:	fa23 f002 	lsr.w	r0, r3, r2
  40745a:	bf18      	it	ne
  40745c:	4240      	negne	r0, r0
  40745e:	4770      	bx	lr
  407460:	f04f 0000 	mov.w	r0, #0
  407464:	4770      	bx	lr
  407466:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40746a:	d105      	bne.n	407478 <__aeabi_d2iz+0x48>
  40746c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  407470:	bf08      	it	eq
  407472:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  407476:	4770      	bx	lr
  407478:	f04f 0000 	mov.w	r0, #0
  40747c:	4770      	bx	lr
  40747e:	bf00      	nop

00407480 <__aeabi_uldivmod>:
  407480:	b953      	cbnz	r3, 407498 <__aeabi_uldivmod+0x18>
  407482:	b94a      	cbnz	r2, 407498 <__aeabi_uldivmod+0x18>
  407484:	2900      	cmp	r1, #0
  407486:	bf08      	it	eq
  407488:	2800      	cmpeq	r0, #0
  40748a:	bf1c      	itt	ne
  40748c:	f04f 31ff 	movne.w	r1, #4294967295
  407490:	f04f 30ff 	movne.w	r0, #4294967295
  407494:	f000 b83c 	b.w	407510 <__aeabi_idiv0>
  407498:	b082      	sub	sp, #8
  40749a:	46ec      	mov	ip, sp
  40749c:	e92d 5000 	stmdb	sp!, {ip, lr}
  4074a0:	f000 f81e 	bl	4074e0 <__gnu_uldivmod_helper>
  4074a4:	f8dd e004 	ldr.w	lr, [sp, #4]
  4074a8:	b002      	add	sp, #8
  4074aa:	bc0c      	pop	{r2, r3}
  4074ac:	4770      	bx	lr
  4074ae:	bf00      	nop

004074b0 <__gnu_ldivmod_helper>:
  4074b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4074b4:	9c06      	ldr	r4, [sp, #24]
  4074b6:	4615      	mov	r5, r2
  4074b8:	4606      	mov	r6, r0
  4074ba:	460f      	mov	r7, r1
  4074bc:	4698      	mov	r8, r3
  4074be:	f000 f829 	bl	407514 <__divdi3>
  4074c2:	fb05 f301 	mul.w	r3, r5, r1
  4074c6:	fb00 3808 	mla	r8, r0, r8, r3
  4074ca:	fba5 2300 	umull	r2, r3, r5, r0
  4074ce:	1ab2      	subs	r2, r6, r2
  4074d0:	4443      	add	r3, r8
  4074d2:	eb67 0303 	sbc.w	r3, r7, r3
  4074d6:	e9c4 2300 	strd	r2, r3, [r4]
  4074da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4074de:	bf00      	nop

004074e0 <__gnu_uldivmod_helper>:
  4074e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4074e4:	9c06      	ldr	r4, [sp, #24]
  4074e6:	4690      	mov	r8, r2
  4074e8:	4606      	mov	r6, r0
  4074ea:	460f      	mov	r7, r1
  4074ec:	461d      	mov	r5, r3
  4074ee:	f000 f95f 	bl	4077b0 <__udivdi3>
  4074f2:	fb00 f505 	mul.w	r5, r0, r5
  4074f6:	fba0 2308 	umull	r2, r3, r0, r8
  4074fa:	fb08 5501 	mla	r5, r8, r1, r5
  4074fe:	1ab2      	subs	r2, r6, r2
  407500:	442b      	add	r3, r5
  407502:	eb67 0303 	sbc.w	r3, r7, r3
  407506:	e9c4 2300 	strd	r2, r3, [r4]
  40750a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40750e:	bf00      	nop

00407510 <__aeabi_idiv0>:
  407510:	4770      	bx	lr
  407512:	bf00      	nop

00407514 <__divdi3>:
  407514:	2900      	cmp	r1, #0
  407516:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40751a:	f2c0 80a6 	blt.w	40766a <__divdi3+0x156>
  40751e:	2600      	movs	r6, #0
  407520:	2b00      	cmp	r3, #0
  407522:	f2c0 809c 	blt.w	40765e <__divdi3+0x14a>
  407526:	4688      	mov	r8, r1
  407528:	4694      	mov	ip, r2
  40752a:	469e      	mov	lr, r3
  40752c:	4615      	mov	r5, r2
  40752e:	4604      	mov	r4, r0
  407530:	460f      	mov	r7, r1
  407532:	2b00      	cmp	r3, #0
  407534:	d13d      	bne.n	4075b2 <__divdi3+0x9e>
  407536:	428a      	cmp	r2, r1
  407538:	d959      	bls.n	4075ee <__divdi3+0xda>
  40753a:	fab2 f382 	clz	r3, r2
  40753e:	b13b      	cbz	r3, 407550 <__divdi3+0x3c>
  407540:	f1c3 0220 	rsb	r2, r3, #32
  407544:	409f      	lsls	r7, r3
  407546:	fa20 f202 	lsr.w	r2, r0, r2
  40754a:	409d      	lsls	r5, r3
  40754c:	4317      	orrs	r7, r2
  40754e:	409c      	lsls	r4, r3
  407550:	0c29      	lsrs	r1, r5, #16
  407552:	0c22      	lsrs	r2, r4, #16
  407554:	fbb7 fef1 	udiv	lr, r7, r1
  407558:	b2a8      	uxth	r0, r5
  40755a:	fb01 771e 	mls	r7, r1, lr, r7
  40755e:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  407562:	fb00 f30e 	mul.w	r3, r0, lr
  407566:	42bb      	cmp	r3, r7
  407568:	d90a      	bls.n	407580 <__divdi3+0x6c>
  40756a:	197f      	adds	r7, r7, r5
  40756c:	f10e 32ff 	add.w	r2, lr, #4294967295
  407570:	f080 8105 	bcs.w	40777e <__divdi3+0x26a>
  407574:	42bb      	cmp	r3, r7
  407576:	f240 8102 	bls.w	40777e <__divdi3+0x26a>
  40757a:	f1ae 0e02 	sub.w	lr, lr, #2
  40757e:	442f      	add	r7, r5
  407580:	1aff      	subs	r7, r7, r3
  407582:	b2a4      	uxth	r4, r4
  407584:	fbb7 f3f1 	udiv	r3, r7, r1
  407588:	fb01 7713 	mls	r7, r1, r3, r7
  40758c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  407590:	fb00 f003 	mul.w	r0, r0, r3
  407594:	42b8      	cmp	r0, r7
  407596:	d908      	bls.n	4075aa <__divdi3+0x96>
  407598:	197f      	adds	r7, r7, r5
  40759a:	f103 32ff 	add.w	r2, r3, #4294967295
  40759e:	f080 80f0 	bcs.w	407782 <__divdi3+0x26e>
  4075a2:	42b8      	cmp	r0, r7
  4075a4:	f240 80ed 	bls.w	407782 <__divdi3+0x26e>
  4075a8:	3b02      	subs	r3, #2
  4075aa:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  4075ae:	2200      	movs	r2, #0
  4075b0:	e003      	b.n	4075ba <__divdi3+0xa6>
  4075b2:	428b      	cmp	r3, r1
  4075b4:	d90f      	bls.n	4075d6 <__divdi3+0xc2>
  4075b6:	2200      	movs	r2, #0
  4075b8:	4613      	mov	r3, r2
  4075ba:	1c34      	adds	r4, r6, #0
  4075bc:	bf18      	it	ne
  4075be:	2401      	movne	r4, #1
  4075c0:	4260      	negs	r0, r4
  4075c2:	f04f 0500 	mov.w	r5, #0
  4075c6:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  4075ca:	4058      	eors	r0, r3
  4075cc:	4051      	eors	r1, r2
  4075ce:	1900      	adds	r0, r0, r4
  4075d0:	4169      	adcs	r1, r5
  4075d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4075d6:	fab3 f283 	clz	r2, r3
  4075da:	2a00      	cmp	r2, #0
  4075dc:	f040 8086 	bne.w	4076ec <__divdi3+0x1d8>
  4075e0:	428b      	cmp	r3, r1
  4075e2:	d302      	bcc.n	4075ea <__divdi3+0xd6>
  4075e4:	4584      	cmp	ip, r0
  4075e6:	f200 80db 	bhi.w	4077a0 <__divdi3+0x28c>
  4075ea:	2301      	movs	r3, #1
  4075ec:	e7e5      	b.n	4075ba <__divdi3+0xa6>
  4075ee:	b912      	cbnz	r2, 4075f6 <__divdi3+0xe2>
  4075f0:	2301      	movs	r3, #1
  4075f2:	fbb3 f5f2 	udiv	r5, r3, r2
  4075f6:	fab5 f085 	clz	r0, r5
  4075fa:	2800      	cmp	r0, #0
  4075fc:	d13b      	bne.n	407676 <__divdi3+0x162>
  4075fe:	1b78      	subs	r0, r7, r5
  407600:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407604:	fa1f fc85 	uxth.w	ip, r5
  407608:	2201      	movs	r2, #1
  40760a:	fbb0 f8fe 	udiv	r8, r0, lr
  40760e:	0c21      	lsrs	r1, r4, #16
  407610:	fb0e 0718 	mls	r7, lr, r8, r0
  407614:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  407618:	fb0c f308 	mul.w	r3, ip, r8
  40761c:	42bb      	cmp	r3, r7
  40761e:	d907      	bls.n	407630 <__divdi3+0x11c>
  407620:	197f      	adds	r7, r7, r5
  407622:	f108 31ff 	add.w	r1, r8, #4294967295
  407626:	d202      	bcs.n	40762e <__divdi3+0x11a>
  407628:	42bb      	cmp	r3, r7
  40762a:	f200 80bd 	bhi.w	4077a8 <__divdi3+0x294>
  40762e:	4688      	mov	r8, r1
  407630:	1aff      	subs	r7, r7, r3
  407632:	b2a4      	uxth	r4, r4
  407634:	fbb7 f3fe 	udiv	r3, r7, lr
  407638:	fb0e 7713 	mls	r7, lr, r3, r7
  40763c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  407640:	fb0c fc03 	mul.w	ip, ip, r3
  407644:	45bc      	cmp	ip, r7
  407646:	d907      	bls.n	407658 <__divdi3+0x144>
  407648:	197f      	adds	r7, r7, r5
  40764a:	f103 31ff 	add.w	r1, r3, #4294967295
  40764e:	d202      	bcs.n	407656 <__divdi3+0x142>
  407650:	45bc      	cmp	ip, r7
  407652:	f200 80a7 	bhi.w	4077a4 <__divdi3+0x290>
  407656:	460b      	mov	r3, r1
  407658:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40765c:	e7ad      	b.n	4075ba <__divdi3+0xa6>
  40765e:	4252      	negs	r2, r2
  407660:	ea6f 0606 	mvn.w	r6, r6
  407664:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407668:	e75d      	b.n	407526 <__divdi3+0x12>
  40766a:	4240      	negs	r0, r0
  40766c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407670:	f04f 36ff 	mov.w	r6, #4294967295
  407674:	e754      	b.n	407520 <__divdi3+0xc>
  407676:	f1c0 0220 	rsb	r2, r0, #32
  40767a:	fa24 f102 	lsr.w	r1, r4, r2
  40767e:	fa07 f300 	lsl.w	r3, r7, r0
  407682:	4085      	lsls	r5, r0
  407684:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407688:	40d7      	lsrs	r7, r2
  40768a:	4319      	orrs	r1, r3
  40768c:	fbb7 f2fe 	udiv	r2, r7, lr
  407690:	0c0b      	lsrs	r3, r1, #16
  407692:	fb0e 7712 	mls	r7, lr, r2, r7
  407696:	fa1f fc85 	uxth.w	ip, r5
  40769a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  40769e:	fb0c f702 	mul.w	r7, ip, r2
  4076a2:	429f      	cmp	r7, r3
  4076a4:	fa04 f400 	lsl.w	r4, r4, r0
  4076a8:	d907      	bls.n	4076ba <__divdi3+0x1a6>
  4076aa:	195b      	adds	r3, r3, r5
  4076ac:	f102 30ff 	add.w	r0, r2, #4294967295
  4076b0:	d274      	bcs.n	40779c <__divdi3+0x288>
  4076b2:	429f      	cmp	r7, r3
  4076b4:	d972      	bls.n	40779c <__divdi3+0x288>
  4076b6:	3a02      	subs	r2, #2
  4076b8:	442b      	add	r3, r5
  4076ba:	1bdf      	subs	r7, r3, r7
  4076bc:	b289      	uxth	r1, r1
  4076be:	fbb7 f8fe 	udiv	r8, r7, lr
  4076c2:	fb0e 7318 	mls	r3, lr, r8, r7
  4076c6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  4076ca:	fb0c f708 	mul.w	r7, ip, r8
  4076ce:	429f      	cmp	r7, r3
  4076d0:	d908      	bls.n	4076e4 <__divdi3+0x1d0>
  4076d2:	195b      	adds	r3, r3, r5
  4076d4:	f108 31ff 	add.w	r1, r8, #4294967295
  4076d8:	d25c      	bcs.n	407794 <__divdi3+0x280>
  4076da:	429f      	cmp	r7, r3
  4076dc:	d95a      	bls.n	407794 <__divdi3+0x280>
  4076de:	f1a8 0802 	sub.w	r8, r8, #2
  4076e2:	442b      	add	r3, r5
  4076e4:	1bd8      	subs	r0, r3, r7
  4076e6:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  4076ea:	e78e      	b.n	40760a <__divdi3+0xf6>
  4076ec:	f1c2 0320 	rsb	r3, r2, #32
  4076f0:	fa2c f103 	lsr.w	r1, ip, r3
  4076f4:	fa0e fe02 	lsl.w	lr, lr, r2
  4076f8:	fa20 f703 	lsr.w	r7, r0, r3
  4076fc:	ea41 0e0e 	orr.w	lr, r1, lr
  407700:	fa08 f002 	lsl.w	r0, r8, r2
  407704:	fa28 f103 	lsr.w	r1, r8, r3
  407708:	ea4f 451e 	mov.w	r5, lr, lsr #16
  40770c:	4338      	orrs	r0, r7
  40770e:	fbb1 f8f5 	udiv	r8, r1, r5
  407712:	0c03      	lsrs	r3, r0, #16
  407714:	fb05 1118 	mls	r1, r5, r8, r1
  407718:	fa1f f78e 	uxth.w	r7, lr
  40771c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  407720:	fb07 f308 	mul.w	r3, r7, r8
  407724:	428b      	cmp	r3, r1
  407726:	fa0c fc02 	lsl.w	ip, ip, r2
  40772a:	d909      	bls.n	407740 <__divdi3+0x22c>
  40772c:	eb11 010e 	adds.w	r1, r1, lr
  407730:	f108 39ff 	add.w	r9, r8, #4294967295
  407734:	d230      	bcs.n	407798 <__divdi3+0x284>
  407736:	428b      	cmp	r3, r1
  407738:	d92e      	bls.n	407798 <__divdi3+0x284>
  40773a:	f1a8 0802 	sub.w	r8, r8, #2
  40773e:	4471      	add	r1, lr
  407740:	1ac9      	subs	r1, r1, r3
  407742:	b280      	uxth	r0, r0
  407744:	fbb1 f3f5 	udiv	r3, r1, r5
  407748:	fb05 1113 	mls	r1, r5, r3, r1
  40774c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  407750:	fb07 f703 	mul.w	r7, r7, r3
  407754:	428f      	cmp	r7, r1
  407756:	d908      	bls.n	40776a <__divdi3+0x256>
  407758:	eb11 010e 	adds.w	r1, r1, lr
  40775c:	f103 30ff 	add.w	r0, r3, #4294967295
  407760:	d216      	bcs.n	407790 <__divdi3+0x27c>
  407762:	428f      	cmp	r7, r1
  407764:	d914      	bls.n	407790 <__divdi3+0x27c>
  407766:	3b02      	subs	r3, #2
  407768:	4471      	add	r1, lr
  40776a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40776e:	1bc9      	subs	r1, r1, r7
  407770:	fba3 890c 	umull	r8, r9, r3, ip
  407774:	4549      	cmp	r1, r9
  407776:	d309      	bcc.n	40778c <__divdi3+0x278>
  407778:	d005      	beq.n	407786 <__divdi3+0x272>
  40777a:	2200      	movs	r2, #0
  40777c:	e71d      	b.n	4075ba <__divdi3+0xa6>
  40777e:	4696      	mov	lr, r2
  407780:	e6fe      	b.n	407580 <__divdi3+0x6c>
  407782:	4613      	mov	r3, r2
  407784:	e711      	b.n	4075aa <__divdi3+0x96>
  407786:	4094      	lsls	r4, r2
  407788:	4544      	cmp	r4, r8
  40778a:	d2f6      	bcs.n	40777a <__divdi3+0x266>
  40778c:	3b01      	subs	r3, #1
  40778e:	e7f4      	b.n	40777a <__divdi3+0x266>
  407790:	4603      	mov	r3, r0
  407792:	e7ea      	b.n	40776a <__divdi3+0x256>
  407794:	4688      	mov	r8, r1
  407796:	e7a5      	b.n	4076e4 <__divdi3+0x1d0>
  407798:	46c8      	mov	r8, r9
  40779a:	e7d1      	b.n	407740 <__divdi3+0x22c>
  40779c:	4602      	mov	r2, r0
  40779e:	e78c      	b.n	4076ba <__divdi3+0x1a6>
  4077a0:	4613      	mov	r3, r2
  4077a2:	e70a      	b.n	4075ba <__divdi3+0xa6>
  4077a4:	3b02      	subs	r3, #2
  4077a6:	e757      	b.n	407658 <__divdi3+0x144>
  4077a8:	f1a8 0802 	sub.w	r8, r8, #2
  4077ac:	442f      	add	r7, r5
  4077ae:	e73f      	b.n	407630 <__divdi3+0x11c>

004077b0 <__udivdi3>:
  4077b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4077b4:	2b00      	cmp	r3, #0
  4077b6:	d144      	bne.n	407842 <__udivdi3+0x92>
  4077b8:	428a      	cmp	r2, r1
  4077ba:	4615      	mov	r5, r2
  4077bc:	4604      	mov	r4, r0
  4077be:	d94f      	bls.n	407860 <__udivdi3+0xb0>
  4077c0:	fab2 f782 	clz	r7, r2
  4077c4:	460e      	mov	r6, r1
  4077c6:	b14f      	cbz	r7, 4077dc <__udivdi3+0x2c>
  4077c8:	f1c7 0320 	rsb	r3, r7, #32
  4077cc:	40b9      	lsls	r1, r7
  4077ce:	fa20 f603 	lsr.w	r6, r0, r3
  4077d2:	fa02 f507 	lsl.w	r5, r2, r7
  4077d6:	430e      	orrs	r6, r1
  4077d8:	fa00 f407 	lsl.w	r4, r0, r7
  4077dc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  4077e0:	0c23      	lsrs	r3, r4, #16
  4077e2:	fbb6 f0fe 	udiv	r0, r6, lr
  4077e6:	b2af      	uxth	r7, r5
  4077e8:	fb0e 6110 	mls	r1, lr, r0, r6
  4077ec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4077f0:	fb07 f100 	mul.w	r1, r7, r0
  4077f4:	4299      	cmp	r1, r3
  4077f6:	d909      	bls.n	40780c <__udivdi3+0x5c>
  4077f8:	195b      	adds	r3, r3, r5
  4077fa:	f100 32ff 	add.w	r2, r0, #4294967295
  4077fe:	f080 80ec 	bcs.w	4079da <__udivdi3+0x22a>
  407802:	4299      	cmp	r1, r3
  407804:	f240 80e9 	bls.w	4079da <__udivdi3+0x22a>
  407808:	3802      	subs	r0, #2
  40780a:	442b      	add	r3, r5
  40780c:	1a5a      	subs	r2, r3, r1
  40780e:	b2a4      	uxth	r4, r4
  407810:	fbb2 f3fe 	udiv	r3, r2, lr
  407814:	fb0e 2213 	mls	r2, lr, r3, r2
  407818:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  40781c:	fb07 f703 	mul.w	r7, r7, r3
  407820:	4297      	cmp	r7, r2
  407822:	d908      	bls.n	407836 <__udivdi3+0x86>
  407824:	1952      	adds	r2, r2, r5
  407826:	f103 31ff 	add.w	r1, r3, #4294967295
  40782a:	f080 80d8 	bcs.w	4079de <__udivdi3+0x22e>
  40782e:	4297      	cmp	r7, r2
  407830:	f240 80d5 	bls.w	4079de <__udivdi3+0x22e>
  407834:	3b02      	subs	r3, #2
  407836:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40783a:	2600      	movs	r6, #0
  40783c:	4631      	mov	r1, r6
  40783e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407842:	428b      	cmp	r3, r1
  407844:	d847      	bhi.n	4078d6 <__udivdi3+0x126>
  407846:	fab3 f683 	clz	r6, r3
  40784a:	2e00      	cmp	r6, #0
  40784c:	d148      	bne.n	4078e0 <__udivdi3+0x130>
  40784e:	428b      	cmp	r3, r1
  407850:	d302      	bcc.n	407858 <__udivdi3+0xa8>
  407852:	4282      	cmp	r2, r0
  407854:	f200 80cd 	bhi.w	4079f2 <__udivdi3+0x242>
  407858:	2001      	movs	r0, #1
  40785a:	4631      	mov	r1, r6
  40785c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407860:	b912      	cbnz	r2, 407868 <__udivdi3+0xb8>
  407862:	2501      	movs	r5, #1
  407864:	fbb5 f5f2 	udiv	r5, r5, r2
  407868:	fab5 f885 	clz	r8, r5
  40786c:	f1b8 0f00 	cmp.w	r8, #0
  407870:	d177      	bne.n	407962 <__udivdi3+0x1b2>
  407872:	1b4a      	subs	r2, r1, r5
  407874:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407878:	b2af      	uxth	r7, r5
  40787a:	2601      	movs	r6, #1
  40787c:	fbb2 f0fe 	udiv	r0, r2, lr
  407880:	0c23      	lsrs	r3, r4, #16
  407882:	fb0e 2110 	mls	r1, lr, r0, r2
  407886:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  40788a:	fb07 f300 	mul.w	r3, r7, r0
  40788e:	428b      	cmp	r3, r1
  407890:	d907      	bls.n	4078a2 <__udivdi3+0xf2>
  407892:	1949      	adds	r1, r1, r5
  407894:	f100 32ff 	add.w	r2, r0, #4294967295
  407898:	d202      	bcs.n	4078a0 <__udivdi3+0xf0>
  40789a:	428b      	cmp	r3, r1
  40789c:	f200 80ba 	bhi.w	407a14 <__udivdi3+0x264>
  4078a0:	4610      	mov	r0, r2
  4078a2:	1ac9      	subs	r1, r1, r3
  4078a4:	b2a4      	uxth	r4, r4
  4078a6:	fbb1 f3fe 	udiv	r3, r1, lr
  4078aa:	fb0e 1113 	mls	r1, lr, r3, r1
  4078ae:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  4078b2:	fb07 f703 	mul.w	r7, r7, r3
  4078b6:	42a7      	cmp	r7, r4
  4078b8:	d908      	bls.n	4078cc <__udivdi3+0x11c>
  4078ba:	1964      	adds	r4, r4, r5
  4078bc:	f103 32ff 	add.w	r2, r3, #4294967295
  4078c0:	f080 808f 	bcs.w	4079e2 <__udivdi3+0x232>
  4078c4:	42a7      	cmp	r7, r4
  4078c6:	f240 808c 	bls.w	4079e2 <__udivdi3+0x232>
  4078ca:	3b02      	subs	r3, #2
  4078cc:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4078d0:	4631      	mov	r1, r6
  4078d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4078d6:	2600      	movs	r6, #0
  4078d8:	4630      	mov	r0, r6
  4078da:	4631      	mov	r1, r6
  4078dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4078e0:	f1c6 0420 	rsb	r4, r6, #32
  4078e4:	fa22 f504 	lsr.w	r5, r2, r4
  4078e8:	40b3      	lsls	r3, r6
  4078ea:	432b      	orrs	r3, r5
  4078ec:	fa20 fc04 	lsr.w	ip, r0, r4
  4078f0:	fa01 f706 	lsl.w	r7, r1, r6
  4078f4:	fa21 f504 	lsr.w	r5, r1, r4
  4078f8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  4078fc:	ea4c 0707 	orr.w	r7, ip, r7
  407900:	fbb5 f8fe 	udiv	r8, r5, lr
  407904:	0c39      	lsrs	r1, r7, #16
  407906:	fb0e 5518 	mls	r5, lr, r8, r5
  40790a:	fa1f fc83 	uxth.w	ip, r3
  40790e:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  407912:	fb0c f108 	mul.w	r1, ip, r8
  407916:	42a9      	cmp	r1, r5
  407918:	fa02 f206 	lsl.w	r2, r2, r6
  40791c:	d904      	bls.n	407928 <__udivdi3+0x178>
  40791e:	18ed      	adds	r5, r5, r3
  407920:	f108 34ff 	add.w	r4, r8, #4294967295
  407924:	d367      	bcc.n	4079f6 <__udivdi3+0x246>
  407926:	46a0      	mov	r8, r4
  407928:	1a6d      	subs	r5, r5, r1
  40792a:	b2bf      	uxth	r7, r7
  40792c:	fbb5 f4fe 	udiv	r4, r5, lr
  407930:	fb0e 5514 	mls	r5, lr, r4, r5
  407934:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  407938:	fb0c fc04 	mul.w	ip, ip, r4
  40793c:	458c      	cmp	ip, r1
  40793e:	d904      	bls.n	40794a <__udivdi3+0x19a>
  407940:	18c9      	adds	r1, r1, r3
  407942:	f104 35ff 	add.w	r5, r4, #4294967295
  407946:	d35c      	bcc.n	407a02 <__udivdi3+0x252>
  407948:	462c      	mov	r4, r5
  40794a:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  40794e:	ebcc 0101 	rsb	r1, ip, r1
  407952:	fba4 2302 	umull	r2, r3, r4, r2
  407956:	4299      	cmp	r1, r3
  407958:	d348      	bcc.n	4079ec <__udivdi3+0x23c>
  40795a:	d044      	beq.n	4079e6 <__udivdi3+0x236>
  40795c:	4620      	mov	r0, r4
  40795e:	2600      	movs	r6, #0
  407960:	e76c      	b.n	40783c <__udivdi3+0x8c>
  407962:	f1c8 0420 	rsb	r4, r8, #32
  407966:	fa01 f308 	lsl.w	r3, r1, r8
  40796a:	fa05 f508 	lsl.w	r5, r5, r8
  40796e:	fa20 f704 	lsr.w	r7, r0, r4
  407972:	40e1      	lsrs	r1, r4
  407974:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407978:	431f      	orrs	r7, r3
  40797a:	fbb1 f6fe 	udiv	r6, r1, lr
  40797e:	0c3a      	lsrs	r2, r7, #16
  407980:	fb0e 1116 	mls	r1, lr, r6, r1
  407984:	fa1f fc85 	uxth.w	ip, r5
  407988:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  40798c:	fb0c f206 	mul.w	r2, ip, r6
  407990:	429a      	cmp	r2, r3
  407992:	fa00 f408 	lsl.w	r4, r0, r8
  407996:	d907      	bls.n	4079a8 <__udivdi3+0x1f8>
  407998:	195b      	adds	r3, r3, r5
  40799a:	f106 31ff 	add.w	r1, r6, #4294967295
  40799e:	d237      	bcs.n	407a10 <__udivdi3+0x260>
  4079a0:	429a      	cmp	r2, r3
  4079a2:	d935      	bls.n	407a10 <__udivdi3+0x260>
  4079a4:	3e02      	subs	r6, #2
  4079a6:	442b      	add	r3, r5
  4079a8:	1a9b      	subs	r3, r3, r2
  4079aa:	b2bf      	uxth	r7, r7
  4079ac:	fbb3 f0fe 	udiv	r0, r3, lr
  4079b0:	fb0e 3310 	mls	r3, lr, r0, r3
  4079b4:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  4079b8:	fb0c f100 	mul.w	r1, ip, r0
  4079bc:	4299      	cmp	r1, r3
  4079be:	d907      	bls.n	4079d0 <__udivdi3+0x220>
  4079c0:	195b      	adds	r3, r3, r5
  4079c2:	f100 32ff 	add.w	r2, r0, #4294967295
  4079c6:	d221      	bcs.n	407a0c <__udivdi3+0x25c>
  4079c8:	4299      	cmp	r1, r3
  4079ca:	d91f      	bls.n	407a0c <__udivdi3+0x25c>
  4079cc:	3802      	subs	r0, #2
  4079ce:	442b      	add	r3, r5
  4079d0:	1a5a      	subs	r2, r3, r1
  4079d2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  4079d6:	4667      	mov	r7, ip
  4079d8:	e750      	b.n	40787c <__udivdi3+0xcc>
  4079da:	4610      	mov	r0, r2
  4079dc:	e716      	b.n	40780c <__udivdi3+0x5c>
  4079de:	460b      	mov	r3, r1
  4079e0:	e729      	b.n	407836 <__udivdi3+0x86>
  4079e2:	4613      	mov	r3, r2
  4079e4:	e772      	b.n	4078cc <__udivdi3+0x11c>
  4079e6:	40b0      	lsls	r0, r6
  4079e8:	4290      	cmp	r0, r2
  4079ea:	d2b7      	bcs.n	40795c <__udivdi3+0x1ac>
  4079ec:	1e60      	subs	r0, r4, #1
  4079ee:	2600      	movs	r6, #0
  4079f0:	e724      	b.n	40783c <__udivdi3+0x8c>
  4079f2:	4630      	mov	r0, r6
  4079f4:	e722      	b.n	40783c <__udivdi3+0x8c>
  4079f6:	42a9      	cmp	r1, r5
  4079f8:	d995      	bls.n	407926 <__udivdi3+0x176>
  4079fa:	f1a8 0802 	sub.w	r8, r8, #2
  4079fe:	441d      	add	r5, r3
  407a00:	e792      	b.n	407928 <__udivdi3+0x178>
  407a02:	458c      	cmp	ip, r1
  407a04:	d9a0      	bls.n	407948 <__udivdi3+0x198>
  407a06:	3c02      	subs	r4, #2
  407a08:	4419      	add	r1, r3
  407a0a:	e79e      	b.n	40794a <__udivdi3+0x19a>
  407a0c:	4610      	mov	r0, r2
  407a0e:	e7df      	b.n	4079d0 <__udivdi3+0x220>
  407a10:	460e      	mov	r6, r1
  407a12:	e7c9      	b.n	4079a8 <__udivdi3+0x1f8>
  407a14:	3802      	subs	r0, #2
  407a16:	4429      	add	r1, r5
  407a18:	e743      	b.n	4078a2 <__udivdi3+0xf2>
  407a1a:	bf00      	nop

00407a1c <p_uc_charset10x14>:
	...
  407a38:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  407a48:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  407a58:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  407a68:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  407a78:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  407a88:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  407a98:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  407aa8:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  407ac0:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  407ad0:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  407ae0:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  407af0:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  407b00:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  407b10:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  407b20:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  407b30:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  407b48:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  407b58:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  407b68:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  407b78:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  407b88:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  407b98:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  407ba8:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  407bb8:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  407bc8:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  407bd8:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  407be8:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  407bf8:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  407c08:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  407c18:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  407c28:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  407c38:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  407c48:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  407c58:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  407c68:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  407c78:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  407c88:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  407c98:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  407ca8:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  407cb8:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  407cc8:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  407cd8:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  407ce8:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  407cf8:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  407d08:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  407d18:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  407d28:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  407d38:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  407d48:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  407d58:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  407d68:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  407d78:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  407d88:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  407d98:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  407da8:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  407db8:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  407dc8:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  407dd8:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  407de8:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  407df8:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  407e08:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  407e18:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  407e28:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  407e38:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  407e48:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  407e58:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  407e68:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  407e78:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  407e88:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  407e98:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  407ea8:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  407eb8:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  407ec8:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  407ed8:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  407ee8:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  407ef8:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  407f08:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  407f18:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  407f28:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  407f38:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  407f48:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  407f58:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  407f68:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  407f78:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  407f88:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  407f98:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  407fa8:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  407fb8:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  407fc8:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  407fd8:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  407fe8:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  407ff8:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  408008:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  408018:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  408028:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  408038:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  408048:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  408058:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  408068:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  408078:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  408088:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  408098:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  4080a8:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  4080b8:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  4080c8:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  4080d8:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  4080e8:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  4080f8:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  408108:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  408118:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  408128:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  408138:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  408148:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  408158:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  408168:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  408178:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  408188:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  408198:	fcff fcff 5541 414c 3032 552d 5241 0054     ....AULA20-UART.
  4081a8:	6548 726e 7169 6575 5220 736f 2061 3176     Henrique Rosa v1
  4081b8:	302e 0000 7325 2520 0073 0000 7541 2067     .0..%s %s...Aug 
  4081c8:	3532 3220 3130 0036 3232 303a 3a36 3834     25 2016.22:06:48
  4081d8:	0000 0000 2d20 2d2d 2d2d 2d2d 2d2d 2d2d     .... -----------
  4081e8:	2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d     ----------------
  4081f8:	202d 0d0a 4220 6d65 7620 6e69 6f64 7420     - .. Bem vindo t
  408208:	7265 6172 7571 6f69 2120 0909 0d0a 2d20     erraquio !.... -
  408218:	2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d     ----------------
  408228:	2d2d 2d2d 2d2d 2d2d 2d2d 202d 0d0a 0000     ----------- ....
  408238:	3120 3a20 6520 6978 6562 6e20 766f 6d61      1 : exibe novam
  408248:	6e65 6574 6520 7373 2065 656d 756e 0a20     ente esse menu .
  408258:	200d 2032 203a 7441 7669 2061 206f 454c     . 2 : Ativa o LE
  408268:	2044 0a20 200d 2033 203a 6544 6c73 6769     D  .. 3 : Deslig
  408278:	2061 206f 454c 2044 0d0a 2020 2034 203a     a o LED ..  4 : 
  408288:	6950 6373 2061 206f 454c 2044 0d0a 2020     Pisca o LED ..  
  408298:	2035 203a 6544 6966 696e 2072 7266 7165     5 : Definir freq
  4082a8:	ea75 636e 6169 6420 206f 454c 2044 0d0a     u.ncia do LED ..
  4082b8:	0020 0000 654c 2064 4e4f 0a20 000d 0000      ...Led ON .....
  4082c8:	654c 2064 464f 2046 0d0a 0000 6544 6966     Led OFF ....Defi
  4082d8:	616e 6120 6f20 7620 6c61 726f 6420 2061     na a o valor da 
  4082e8:	7246 7165 ea75 636e 6169 2820 2d30 3536     Frequ.ncia (0-65
  4082f8:	3533 2936 0a20 000d 704f 6163 206f 616e     356) ...Opcao na
  408308:	206f 6564 6966 696e 6164 203a 6425 0a20     o definida: %d .
  408318:	000d 0000 0043 0000                         ....C...

00408320 <_global_impure_ptr>:
  408320:	0008 2000 000a 0000                         ... ....

00408328 <zeroes.6911>:
  408328:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00408338 <blanks.6910>:
  408338:	2020 2020 2020 2020 2020 2020 2020 2020                     
  408348:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  408358:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  408368:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  408378:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  408388:	0030 0000                                   0...

0040838c <zeroes.6869>:
  40838c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

0040839c <blanks.6868>:
  40839c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4083ac:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  4083bc:	4f50 4953 0058 0000 002e 0000               POSIX.......

004083c8 <__mprec_tens>:
  4083c8:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  4083d8:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  4083e8:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  4083f8:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  408408:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  408418:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  408428:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  408438:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  408448:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  408458:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  408468:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  408478:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  408488:	9db4 79d9 7843 44ea                         ...yCx.D

00408490 <p05.5302>:
  408490:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

004084a0 <__mprec_bigtens>:
  4084a0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  4084b0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  4084c0:	bf3c 7f73 4fdd 7515                         <.s..O.u

004084c8 <_init>:
  4084c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4084ca:	bf00      	nop
  4084cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4084ce:	bc08      	pop	{r3}
  4084d0:	469e      	mov	lr, r3
  4084d2:	4770      	bx	lr

004084d4 <__init_array_start>:
  4084d4:	00403a3d 	.word	0x00403a3d

004084d8 <__frame_dummy_init_array_entry>:
  4084d8:	004000f1                                ..@.

004084dc <_fini>:
  4084dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4084de:	bf00      	nop
  4084e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4084e2:	bc08      	pop	{r3}
  4084e4:	469e      	mov	lr, r3
  4084e6:	4770      	bx	lr

004084e8 <__fini_array_start>:
  4084e8:	004000cd 	.word	0x004000cd
