# 🌸 Neeharika’s Silicon Saga 🌸  
*A journey from RTL scribbles to silicon reality*  

![Status](https://img.shields.io/badge/Progress-Chapter0-green) ![Yosys](https://img.shields.io/badge/Tool-Yosys-blue) ![Icarus Verilog](https://img.shields.io/badge/Tool-IcarusVerilog-blueviolet) ![GTKWave](https://img.shields.io/badge/Tool-GTKWave-skyblue)  

---

## 🌼 Prelude  
I’m Neeharika, an explorer in the world of **VLSI & semiconductors**.  
This repository is more than just assignments...it’s my **living lab notebook**, where I experiment, learn, fix mistakes, and grow.  
Think of it as a diary where **circuits meet creativity**. ✨  

---

## 📂 Chapters of My Journey  

| Chapter | Theme | What’s Inside | Status |
|---------|-------|---------------|--------|
| 🌱 Chapter 0 | Foundations | Setting up Yosys, Icarus Verilog, GTKWave — first brush with open-source EDA | ✅ Completed |
| ✏️ Chapter 1 | RTL Sketches | Writing hardware with code, exploring basic modules | ⬜ Upcoming |
| ⚙️ Chapter 2 | Logic Forging | Synthesis and gate-level understanding | ⬜ Upcoming |
| 🧩 Chapter 3 | Silicon Puzzle | Physical design flow adventures — placement & routing | ⬜ Upcoming |
| 🚀 Finale | Tapeout | Turning ideas into real silicon | ⬜ Upcoming |

> **Progress:** Chapter 0 ✅ | Chapter 1 ⬜ | Chapter 2 ⬜ | Chapter 3 ⬜ | Finale ⬜  

---

## 🎨 Repo Organization  
- 📸 **Snapshots/** → images of simulations, tools, and outputs  
- 💡 **Reflections/** → notes and learnings per chapter  
- ✨ **Quotes.md** → inspirational lines for motivation  
- 🎯 **Structure-focused** — every folder and file shows progress and dedication  

---

## 🔧 Toolbox & Installation Proofs  

### 1️⃣ Yosys
Open-source synthesis tool:  
```bash
sudo apt install yosys
yosys --version
