Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Oct 19 12:50:18 2021
| Host         : pc running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file canda_spiso_fd_control_sets_placed.rpt
| Design       : canda_spiso_fd
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   492 |
|    Minimum number of control sets                        |   492 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1404 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   492 |
| >= 0 to < 4        |    61 |
| >= 4 to < 6        |   167 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |    98 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     3 |
| >= 16              |   125 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2775 |          791 |
| No           | No                    | Yes                    |             143 |           45 |
| No           | Yes                   | No                     |             557 |          202 |
| Yes          | No                    | No                     |            2707 |          829 |
| Yes          | No                    | Yes                    |             210 |           59 |
| Yes          | Yes                   | No                     |            1084 |          284 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clr_apo_done_t_reg_i_1_n_0             |                                                                                                                                                                                                                                                          | clr_apo_done                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out3                 | mdio1/rst_n_i_2__0_n_0                                                                                                                                                                                                                                   | mdio1/rst_n_i_1__0_n_0                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out3                 | mdio2/rst_n_i_2_n_0                                                                                                                                                                                                                                      | mdio2/rst_n                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | ila2_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | ila2_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | ila2_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/rx_count[15]_i_2_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  ETH2_RX/PKT_ARP_DONE                   |                                                                                                                                                                                                                                                          | tx_arp2/send_I_have_reg                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  PHY1_TXC_IBUF_BUFG                     | PKT2_25701/IPv4_ID[15]_i_2_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  ETH2_RX/set_pkt25701_t__0              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
| ~rx1_pkt/PKT_ARP_DONE                   |                                                                                                                                                                                                                                                          | clr_arp_done                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  rx1_pkt/PKT_ARP_DONE                   |                                                                                                                                                                                                                                                          | set_arp_done                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  ETH2_RX/PKT_25701_DONE                 |                                                                                                                                                                                                                                                          | set_pkt25701_done                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
| ~ETH2_RX/PKT_25701_DONE                 |                                                                                                                                                                                                                                                          | clr_pkt25701_done                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  rx1_pkt/PKT_ARP_DONE                   |                                                                                                                                                                                                                                                          | tx_arp/send_I_have_reg                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  rx1_pkt/PKT_APO_DONE                   |                                                                                                                                                                                                                                                          | set_apo_done                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  rx1_proto/rx_mac_clk_BUFG              | tx_icmp/sel[7]_i_2_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/index[9]_i_2_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/rx_count[15]_i_2_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  ETH2_RX/clr_pkt25701                   |                                                                                                                                                                                                                                                          | ETH2_RX_25701_CLR                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  rx1_pkt/set_apo_t__0                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  ETH2_RX/clr_arp                        |                                                                                                                                                                                                                                                          | ETH2_RX_ARP_CLR                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  ETH2_RX/PKT_ARP_DONE                   |                                                                                                                                                                                                                                                          | set_arp2_done                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
| ~ETH2_RX/PKT_ARP_DONE                   |                                                                                                                                                                                                                                                          | clr_arp2_done                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  ETH2_RX/set_arp_t__0                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  rx1_pkt/clr_apo                        |                                                                                                                                                                                                                                                          | PKT_APO_CLR                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  rx1_pkt/set_arp_t__0                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  rx1_pkt/clr_arp                        |                                                                                                                                                                                                                                                          | PKT_ARP_CLR                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  pll_inst/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  rx1_pkt/set_arp_oper__0                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  rx1_proto/rx_mac_clk_BUFG              |                                                                                                                                                                                                                                                          | fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                    |                2 |              3 |         1.50 |
|  rx1_proto/rx_mac_clk_BUFG              |                                                                                                                                                                                                                                                          | fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                     |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  PHY1_TXC_IBUF_BUFG                     |                                                                                                                                                                                                                                                          | FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                              |                2 |              3 |         1.50 |
|  pll_inst/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  pll_inst/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  pll_inst/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  rx2_proto/rx_mac_clk_BUFG              |                                                                                                                                                                                                                                                          | FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                           |                2 |              3 |         1.50 |
|  rx2_proto/rx_mac_clk_BUFG              |                                                                                                                                                                                                                                                          | fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                    |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[183]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[183]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[181]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[191]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[343]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[191]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[189]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[239]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[15]_i_1_n_0                                                                                                                                                                                                                        | rx1_pkt/PKT_ICMP_DATA[13]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[367]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[375]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[359]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[357]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[359]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[351]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[349]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[351]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[335]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[333]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[335]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[343]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[341]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[239]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[237]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[247]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[245]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[247]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[23]_i_1_n_0                                                                                                                                                                                                                        | rx1_pkt/PKT_ICMP_DATA[21]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[23]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[199]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[197]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[199]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[231]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[229]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[231]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[119]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[117]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[271]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[269]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[271]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[439]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[437]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[439]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[287]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[285]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[287]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[207]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[205]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[207]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[463]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[119]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[295]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[293]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[295]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[455]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[453]_i_1_n_0                                                                                                                                                                                                      |                2 |              4 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[455]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[447]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[445]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[447]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[263]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[261]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[311]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[375]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[373]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[167]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[175]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[173]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[175]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[159]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[157]_i_1_n_0                                                                                                                                                                                                      |                2 |              4 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[159]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[151]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[149]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[151]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[167]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[165]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[15]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[143]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[141]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[143]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[111]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[109]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[111]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[103]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[101]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[103]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[463]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[461]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  PHY2_RXC_IBUF_BUFG                     | rx2_proto/byte_data_t[3]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__20_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | ila2_inst/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  pll_inst/inst/clk_out2                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[415]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[383]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[383]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[381]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[391]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[391]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[389]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[399]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[399]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[397]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[39]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[39]_i_1_n_0                                                                                                                                                                                                                        | rx1_pkt/PKT_ICMP_DATA[37]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[407]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[407]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[405]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[423]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[423]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[421]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[431]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[431]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[429]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[367]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[365]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[415]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[413]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[311]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[309]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[319]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[319]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[317]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[31]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[31]_i_1_n_0                                                                                                                                                                                                                        | rx1_pkt/PKT_ICMP_DATA[29]_i_1_n_0                                                                                                                                                                                                       |                4 |              4 |         1.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[327]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[327]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[325]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~PHY1_MDC_OBUF_BUFG                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  PHY1_RXC_IBUF_BUFG                     | rx1_proto/byte_data_t[3]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~PHY1_TXC_IBUF_BUFG                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
| ~PHY1_TXC_IBUF_BUFG                     | arb_inst/y_dout_t                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
| ~PHY1_TXC_IBUF_BUFG                     | arb_inst/s1_rd_t                                                                                                                                                                                                                                         | arb_inst/s1_rd_t0                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
| ~PHY2_MDC_OBUF_BUFG                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[511]_i_2_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[511]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[95]_i_1_n_0                                                                                                                                                                                                                        | rx1_pkt/PKT_ICMP_DATA[93]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[95]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[87]_i_1_n_0                                                                                                                                                                                                                        | rx1_pkt/PKT_ICMP_DATA[85]_i_1_n_0                                                                                                                                                                                                       |                2 |              4 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[87]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[7]_i_1_n_0                                                                                                                                                                                                                         | rx1_pkt/PKT_ICMP_DATA[5]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[7]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[79]_i_1_n_0                                                                                                                                                                                                                        | rx1_pkt/PKT_ICMP_DATA[77]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[79]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[71]_i_1_n_0                                                                                                                                                                                                                        | rx1_pkt/PKT_ICMP_DATA[69]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[71]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[63]_i_1_n_0                                                                                                                                                                                                                        | rx1_pkt/PKT_ICMP_DATA[61]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[63]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[55]_i_1_n_0                                                                                                                                                                                                                        | rx1_pkt/PKT_ICMP_DATA[53]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[55]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[255]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[253]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[511]_i_2_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[509]_i_1_n_0                                                                                                                                                                                                      |                4 |              4 |         1.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[503]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[501]_i_1_n_0                                                                                                                                                                                                      |                2 |              4 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[503]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[495]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[493]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[495]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[487]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[485]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[487]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[47]_i_1_n_0                                                                                                                                                                                                                        | rx1_pkt/PKT_ICMP_DATA[45]_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[47]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[471]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[469]_i_1_n_0                                                                                                                                                                                                      |                2 |              4 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[471]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  rx1_proto/rx_mac_clk_BUFG              | tx_icmp/step_crc                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  rx1_proto/rx_mac_clk_BUFG              | tx_icmp/sel[7]_i_2_n_0                                                                                                                                                                                                                                   | tx_icmp/sel[7]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[263]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[135]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[279]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[279]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[277]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[479]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[479]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[477]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[303]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[303]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[301]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[127]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[127]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[125]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[135]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[133]_i_1_n_0                                                                                                                                                                                                      |                2 |              4 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[215]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[215]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[213]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[223]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[223]_i_1_n_0                                                                                                                                                                                                                       | rx1_pkt/PKT_ICMP_DATA[221]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_ICMP_DATA[255]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                              |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                3 |              6 |         2.00 |
| ~PHY1_MDC_OBUF_BUFG                     | mdio1/bit_no                                                                                                                                                                                                                                             | mdio1/mdio_high_z0                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  PHY1_MDC_OBUF_BUFG                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/index[9]_i_2_n_0                                                                                                                                                                                                                                 | rx1_pkt/index                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  PHY2_MDC_OBUF_BUFG                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
| ~PHY2_MDC_OBUF_BUFG                     | mdio2/bit_no                                                                                                                                                                                                                                             | mdio2/mdio_high_z0                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              7 |         2.33 |
|  rx1_proto/rx_mac_clk_BUFG              | tx_icmp/index                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | ila2_inst/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |         3.50 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/set_rx_state                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | ila2_inst/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  pll_inst/inst/clk_out3                 |                                                                                                                                                                                                                                                          | mdio2/clear                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  pll_inst/inst/clk_out3                 |                                                                                                                                                                                                                                                          | mdio1/clock_div.count[6]_i_1__0_n_0                                                                                                                                                                                                     |                2 |              7 |         3.50 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/set_rx_state                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
| ~rx1_proto/rx_mac_clk_BUFG              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
| ~rx2_proto/rx_mac_clk_BUFG              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_25701_FIFO_WR_DATA[7]_i_2_n_0                                                                                                                                                                                                                | ETH2_RX/PKT_25701_FIFO_WR_DATA[7]_i_1_n_0                                                                                                                                                                                               |                2 |              8 |         4.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_SRC_MAC[23]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_SRC_MAC[47]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_SRC_MAC[39]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_SRC_MAC[31]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/IPv4_type                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_SRC_MAC[15]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_DST_MAC[47]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_DST_MAC[39]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_DST_MAC[31]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/IPv4_IP_dst[15]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[39]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_SRC_MAC[7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/UDP_CRC[15]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/UDP_CRC[7]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/IPv4_IP_src[7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  PHY2_RXC_IBUF_BUFG                     | rx2_proto/byte_data[7]_i_2_n_0                                                                                                                                                                                                                           | rx2_proto/byte_data[7]_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/IPv4_IP_src[31]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/UDP_DP[15]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/UDP_DP[7]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/IPv4_IP_src[23]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/IPv4_IP_src[15]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/IPv4_IP_dst[7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/IPv4_IP_dst[31]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/IPv4_IP_dst[23]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/UDP_SP[15]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/UDP_SP[7]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/UDP_dlen[7]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[191]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[103]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[111]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[119]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[215]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[199]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  rx2_proto/rx_mac_clk_BUFG              | tx_arp2/tx_state_reg_n_0                                                                                                                                                                                                                                 | tx_arp2/fcs_din[7]_i_1_n_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[183]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[175]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[167]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[15]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[159]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[151]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[135]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_DST_MAC[23]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  rx2_proto/rx_mac_clk_BUFG              |                                                                                                                                                                                                                                                          | tx_arp2/tx_count[7]_i_1_n_0                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |         8.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[223]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[23]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[31]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[127]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[47]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[55]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[71]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[79]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[87]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[95]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_DST_MAC[15]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[143]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/set_arp_src_ip3                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/set_arp_src_mac0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/set_arp_src_mac1                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/set_arp_src_mac2                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/set_arp_src_mac3                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[63]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/set_arp_src_mac5                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_APO_COMM[7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/IPv4_IP_src[31]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/PKT_APO_COMM[15]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/UDP_dlen[7]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  PHY1_RXC_IBUF_BUFG                     | rx1_proto/byte_data[7]_i_2_n_0                                                                                                                                                                                                                           | rx1_proto/byte_data[7]_i_1_n_0                                                                                                                                                                                                          |                2 |              8 |         4.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_DST_MAC[7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/UDP_dlen[15]_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/set_eth_type1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/IPv4_IP_src[15]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/IPv4_IP_src[23]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  rx1_proto/rx_mac_clk_BUFG              | tx_icmp/din[7]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/set_eth_type1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  rx1_proto/rx_mac_clk_BUFG              | tx_arp/tx_state_reg_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  PHY1_TXC_IBUF_BUFG                     | PKT2_25701/din[3]_i_1_n_0                                                                                                                                                                                                                                | PKT2_25701/sel[10]_i_1_n_0                                                                                                                                                                                                              |                4 |              8 |         2.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/UDP_dlen[15]_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/UDP_DP[7]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/IPv4_type                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/UDP_DP[15]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/IPv4_IP_src[7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/arp_dst_ip[31]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/arp_src_mac[39]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/set_arp_dst_ip0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/set_arp_dst_ip1                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/set_arp_src_ip2                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/set_arp_dst_ip2                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/set_arp_src_ip0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_ARP_HDR[207]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/set_arp_src_ip1                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | ila2_inst/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  PHY1_MDC_OBUF_BUFG                     | mdio1/PHY_REG0_RD1[14]_i_1__0_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  PHY2_MDC_OBUF_BUFG                     | mdio2/PHY_REG0_RD1[14]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  PHY1_TXC_IBUF_BUFG                     | PKT2_25701/din[3]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             11 |         1.83 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                5 |             11 |         2.20 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                6 |             11 |         1.83 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                       |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                               | ila2_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  PHY1_MDC_OBUF_BUFG                     | mdio1/PHY_REG27_RD1[15]_i_1__0_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  PHY2_MDC_OBUF_BUFG                     | mdio2/PHY_REG27_RD1[15]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |         4.00 |
|  PHY2_MDC_OBUF_BUFG                     | mdio2/FSM_onehot_State_cfg[12]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             13 |         6.50 |
|  PHY2_MDC_OBUF_BUFG                     | mdio2/PHY_DELAY[13]_i_2_n_0                                                                                                                                                                                                                              | mdio2/PHY_DELAY[13]_i_1_n_0                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  PHY1_MDC_OBUF_BUFG                     | mdio1/PHY_DELAY[13]_i_2__0_n_0                                                                                                                                                                                                                           | mdio1/PHY_DELAY[13]_i_1_n_0                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  PHY1_MDC_OBUF_BUFG                     | mdio1/FSM_onehot_State_cfg[12]_i_1__0_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             13 |         6.50 |
|  PHY1_TXC_IBUF_BUFG                     | PKT2_25701/IPv4_ID[15]_i_2_n_0                                                                                                                                                                                                                           | PKT2_25701/IPv4_ID[15]_i_1_n_0                                                                                                                                                                                                          |                4 |             15 |         3.75 |
| ~rx1_proto/rx_mac_clk_BUFG              | rx1_pkt/rx_count[15]_i_2_n_0                                                                                                                                                                                                                             | rx1_pkt/rx_count[15]_i_1_n_0                                                                                                                                                                                                            |                4 |             15 |         3.75 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/rx_count[15]_i_2_n_0                                                                                                                                                                                                                             | ETH2_RX/rx_count[15]_i_1_n_0                                                                                                                                                                                                            |                4 |             15 |         3.75 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
| ~PHY2_MDC_OBUF_BUFG                     | mdio2/rd_data                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  PHY2_MDC_OBUF_BUFG                     | mdio2/wr_data_0                                                                                                                                                                                                                                          | mdio2/wr_data0                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  PHY1_MDC_OBUF_BUFG                     | mdio1/wr_data                                                                                                                                                                                                                                            | mdio1/wr_data0                                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  rx1_proto/rx_mac_clk_BUFG              | tx_icmp/IPv4_ID                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                8 |             16 |         2.00 |
|  ETH2_RX/rx_udp_dlen                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  rx1_pkt/eth_type_rx__0                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                6 |             16 |         2.67 |
|  rx1_proto/rx_mac_clk_BUFG              | tx_icmp/y9                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  PHY1_TXC_IBUF_BUFG                     | PKT2_25701/y90                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |         4.00 |
| ~PHY1_MDC_OBUF_BUFG                     | mdio1/rd_data                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  ETH2_RX/eth_type_rx__0                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  PHY1_TXC_IBUF_BUFG                     |                                                                                                                                                                                                                                                          | FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                           |                4 |             16 |         4.00 |
|  rx1_proto/rx_mac_clk_BUFG              | tx_icmp/icmp_crc_t2                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  rx1_proto/rx_mac_clk_BUFG              | tx_icmp/ip4_crc_t2                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  PHY1_TXC_IBUF_BUFG                     |                                                                                                                                                                                                                                                          | fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                     |                4 |             17 |         4.25 |
|  PHY1_TXC_IBUF_BUFG                     |                                                                                                                                                                                                                                                          | fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                    |                4 |             17 |         4.25 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             17 |         2.83 |
|  PHY1_TXC_IBUF_BUFG                     |                                                                                                                                                                                                                                                          | fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                    |                5 |             17 |         3.40 |
|  PHY1_TXC_IBUF_BUFG                     |                                                                                                                                                                                                                                                          | FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                              |                5 |             17 |         3.40 |
|  pll_inst/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  pll_inst/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  PHY1_TXC_IBUF_BUFG                     | PKT2_25701/ip4_crc_t20                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  pll_inst/inst/clk_out3                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  pll_inst/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  PHY1_TXC_IBUF_BUFG                     | PKT2_25701/ip4_crc_t10                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             19 |         3.80 |
|  rx1_proto/rx_mac_clk_BUFG              | tx_icmp/ip4_crc_t1                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             19 |         3.17 |
|  pll_inst/inst/clk_out3                 | mdio1/rst_st_reg[2]_inv_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  PHY1_RXC_IBUF_BUFG                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  pll_inst/inst/clk_out3                 | mdio2/sel                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  PHY2_RXC_IBUF_BUFG                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  PHY2_TXC_IBUF                          | fifo_1k_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             22 |         4.40 |
|  pll_inst/inst/clk_out2                 | ltOp                                                                                                                                                                                                                                                     | timeout_100ms0                                                                                                                                                                                                                          |                6 |             22 |         3.67 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                          |               16 |             22 |         1.38 |
|  pll_inst/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  rx1_proto/rx_mac_clk_BUFG              | tx_arp/fcs_t20                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             24 |         2.67 |
|  PHY1_TXC_IBUF_BUFG                     | FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en_0                                                                                                                                                       | FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                           |                5 |             24 |         4.80 |
|  rx2_proto/rx_mac_clk_BUFG              | tx_arp2/fcs_t20__0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             24 |         2.18 |
|  PHY1_TXC_IBUF_BUFG                     | PKT2_25701/fcs_t4                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             24 |         3.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  rx1_proto/rx_mac_clk_BUFG              | tx_icmp/fcs_t2                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             24 |         2.40 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  PHY1_TXC_IBUF_BUFG                     | fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en_0                                                                                                                                                                | fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                    |                7 |             26 |         3.71 |
|  PHY1_TXC_IBUF_BUFG                     | fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en_0                                                                                                                                                                | fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                    |                5 |             26 |         5.20 |
|  PHY1_TXC_IBUF_BUFG                     | fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en_0                                                                                                                                                                 | fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                                     |                7 |             26 |         3.71 |
|  PHY1_TXC_IBUF_BUFG                     | FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en_0                                                                                                                                                          | FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                                              |                6 |             26 |         4.33 |
|  pll_inst/inst/clk_out1                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  rx1_proto/rx_mac_clk_BUFG              | fifo_1k_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             30 |         4.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  rx1_proto/rx_mac_clk_BUFG              | tx_icmp/fcs_en_reg_n_0                                                                                                                                                                                                                                   | tx_icmp/fcs_rst_reg_n_0                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  PHY1_TXC_IBUF_BUFG                     | PKT2_25701/fcs_en_reg_n_0                                                                                                                                                                                                                                | PKT2_25701/fcs_rst                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  rx2_proto/rx_mac_clk_BUFG              | tx_arp2/fcs_en_reg_n_0                                                                                                                                                                                                                                   | tx_arp2/fcs_rst_reg_n_0                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  rx1_proto/rx_mac_clk_BUFG              | tx_arp/fcs_en_reg_n_0                                                                                                                                                                                                                                    | tx_arp/fcs_rst_reg_n_0                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |         3.20 |
|  rx1_proto/rx_mac_clk_BUFG              | tx_icmp/icmp_crc_t1                                                                                                                                                                                                                                      | tx_icmp/icmp_crc_t1[31]_i_1_n_0                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             32 |         3.20 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |         3.09 |
|  rx2_proto/rx_mac_clk_BUFG              | FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                          | FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                           |                5 |             36 |         7.20 |
|  PHY1_TXC_IBUF_BUFG                     | FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                             | FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                              |                7 |             36 |         5.14 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               13 |             36 |         2.77 |
|  rx1_proto/rx_mac_clk_BUFG              | fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                   | fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                    |                7 |             36 |         5.14 |
|  rx2_proto/rx_mac_clk_BUFG              | fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                   | fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                    |                9 |             36 |         4.00 |
|  rx1_proto/rx_mac_clk_BUFG              | fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                    | fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                     |                6 |             36 |         6.00 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               16 |             41 |         2.56 |
|  PHY2_TXC_IBUF                          |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               15 |             55 |         3.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               25 |             63 |         2.52 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               29 |             70 |         2.41 |
|  rx1_pkt/PKT_ARP_DONE                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               21 |             80 |         3.81 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          | ila2_inst/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               27 |             82 |         3.04 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/set_arp_t                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               22 |             96 |         4.36 |
|  pll_inst/inst/clk_out1                 | ila2_inst/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  rx2_proto/rx_mac_clk_BUFG              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               49 |            171 |         3.49 |
|  PHY1_TXC_IBUF_BUFG                     | PKT2_25701/UDP_CRC                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               54 |            208 |         3.85 |
| ~rx2_proto/rx_mac_clk_BUFG              | ETH2_RX/PKT_25701_SRC_MAC[47]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               50 |            208 |         4.16 |
|  rx1_proto/rx_mac_clk_BUFG              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               83 |            246 |         2.96 |
|  ETH2_RX/PKT_ARP_DONE                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              113 |            320 |         2.83 |
|  PHY1_TXC_IBUF_BUFG                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              101 |            412 |         4.08 |
|  pll_inst/inst/clk_out1                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              319 |           1383 |         4.34 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


