
led_matrix_final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026c8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080027d4  080027d4  000127d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080027f8  080027f8  00020140  2**0
                  CONTENTS
  4 .ARM          00000000  080027f8  080027f8  00020140  2**0
                  CONTENTS
  5 .preinit_array 00000000  080027f8  080027f8  00020140  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080027f8  080027f8  000127f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080027fc  080027fc  000127fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000140  20000000  08002800  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b8  20000140  08002940  00020140  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001f8  08002940  000201f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020140  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000951f  00000000  00000000  00020169  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b6f  00000000  00000000  00029688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a70  00000000  00000000  0002b1f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000950  00000000  00000000  0002bc68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017116  00000000  00000000  0002c5b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bad2  00000000  00000000  000436ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084908  00000000  00000000  0004f1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d3aa8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028d4  00000000  00000000  000d3afc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000140 	.word	0x20000140
 8000128:	00000000 	.word	0x00000000
 800012c:	080027bc 	.word	0x080027bc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000144 	.word	0x20000144
 8000148:	080027bc 	.word	0x080027bc

0800014c <blink_led_mode>:
 *  Created on: Oct 29, 2023
 *      Author: ASUS TUF GAMING
 */
#include "blink_led_mode.h"

void blink_led_mode(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	switch (status) {
 8000150:	4b37      	ldr	r3, [pc, #220]	; (8000230 <blink_led_mode+0xe4>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b04      	cmp	r3, #4
 8000156:	d862      	bhi.n	800021e <blink_led_mode+0xd2>
 8000158:	a201      	add	r2, pc, #4	; (adr r2, 8000160 <blink_led_mode+0x14>)
 800015a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800015e:	bf00      	nop
 8000160:	08000175 	.word	0x08000175
 8000164:	0800021f 	.word	0x0800021f
 8000168:	08000195 	.word	0x08000195
 800016c:	080001c3 	.word	0x080001c3
 8000170:	080001f1 	.word	0x080001f1
		case INIT:
			HAL_GPIO_WritePin(LED_NORMAL_MODE_GPIO_Port, LED_NORMAL_MODE_Pin, SET);
 8000174:	2201      	movs	r2, #1
 8000176:	2102      	movs	r1, #2
 8000178:	482e      	ldr	r0, [pc, #184]	; (8000234 <blink_led_mode+0xe8>)
 800017a:	f001 fae8 	bl	800174e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_CHAR_MODE_GPIO_Port, LED_CHAR_MODE_Pin, SET);
 800017e:	2201      	movs	r2, #1
 8000180:	2110      	movs	r1, #16
 8000182:	482c      	ldr	r0, [pc, #176]	; (8000234 <blink_led_mode+0xe8>)
 8000184:	f001 fae3 	bl	800174e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_ANI_MODE_GPIO_Port, LED_ANI_MODE_Pin, SET);
 8000188:	2201      	movs	r2, #1
 800018a:	2101      	movs	r1, #1
 800018c:	482a      	ldr	r0, [pc, #168]	; (8000238 <blink_led_mode+0xec>)
 800018e:	f001 fade 	bl	800174e <HAL_GPIO_WritePin>
			//HAL_GPIO_WritePin(LED_COLOR_MODE_GPIO_Port, LED_COLOR_MODE_Pin, SET);

			break;
 8000192:	e04b      	b.n	800022c <blink_led_mode+0xe0>
		case NORMAL_MODE:
			if(timer3_flag == 1){
 8000194:	4b29      	ldr	r3, [pc, #164]	; (800023c <blink_led_mode+0xf0>)
 8000196:	681b      	ldr	r3, [r3, #0]
 8000198:	2b01      	cmp	r3, #1
 800019a:	d142      	bne.n	8000222 <blink_led_mode+0xd6>
				setTimer3(500);//0.5s
 800019c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80001a0:	f000 feba 	bl	8000f18 <setTimer3>
				HAL_GPIO_TogglePin(LED_NORMAL_MODE_GPIO_Port, LED_NORMAL_MODE_Pin);
 80001a4:	2102      	movs	r1, #2
 80001a6:	4823      	ldr	r0, [pc, #140]	; (8000234 <blink_led_mode+0xe8>)
 80001a8:	f001 fae9 	bl	800177e <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(LED_CHAR_MODE_GPIO_Port, LED_CHAR_MODE_Pin, SET);
 80001ac:	2201      	movs	r2, #1
 80001ae:	2110      	movs	r1, #16
 80001b0:	4820      	ldr	r0, [pc, #128]	; (8000234 <blink_led_mode+0xe8>)
 80001b2:	f001 facc 	bl	800174e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED_ANI_MODE_GPIO_Port, LED_ANI_MODE_Pin, SET);
 80001b6:	2201      	movs	r2, #1
 80001b8:	2101      	movs	r1, #1
 80001ba:	481f      	ldr	r0, [pc, #124]	; (8000238 <blink_led_mode+0xec>)
 80001bc:	f001 fac7 	bl	800174e <HAL_GPIO_WritePin>
				//HAL_GPIO_WritePin(LED_COLOR_MODE_GPIO_Port, LED_COLOR_MODE_Pin, SET);
			}
			  break;
 80001c0:	e02f      	b.n	8000222 <blink_led_mode+0xd6>
		case SET_CHAR:
			if(timer3_flag == 1){
 80001c2:	4b1e      	ldr	r3, [pc, #120]	; (800023c <blink_led_mode+0xf0>)
 80001c4:	681b      	ldr	r3, [r3, #0]
 80001c6:	2b01      	cmp	r3, #1
 80001c8:	d12d      	bne.n	8000226 <blink_led_mode+0xda>
				setTimer3(500);//0.5s
 80001ca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80001ce:	f000 fea3 	bl	8000f18 <setTimer3>
				HAL_GPIO_WritePin(LED_NORMAL_MODE_GPIO_Port, LED_NORMAL_MODE_Pin, SET);
 80001d2:	2201      	movs	r2, #1
 80001d4:	2102      	movs	r1, #2
 80001d6:	4817      	ldr	r0, [pc, #92]	; (8000234 <blink_led_mode+0xe8>)
 80001d8:	f001 fab9 	bl	800174e <HAL_GPIO_WritePin>
				HAL_GPIO_TogglePin(LED_CHAR_MODE_GPIO_Port, LED_CHAR_MODE_Pin);
 80001dc:	2110      	movs	r1, #16
 80001de:	4815      	ldr	r0, [pc, #84]	; (8000234 <blink_led_mode+0xe8>)
 80001e0:	f001 facd 	bl	800177e <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(LED_ANI_MODE_GPIO_Port, LED_ANI_MODE_Pin, SET);
 80001e4:	2201      	movs	r2, #1
 80001e6:	2101      	movs	r1, #1
 80001e8:	4813      	ldr	r0, [pc, #76]	; (8000238 <blink_led_mode+0xec>)
 80001ea:	f001 fab0 	bl	800174e <HAL_GPIO_WritePin>
			//	HAL_GPIO_WritePin(LED_COLOR_MODE_GPIO_Port, LED_COLOR_MODE_Pin, SET);
			}
			  break;
 80001ee:	e01a      	b.n	8000226 <blink_led_mode+0xda>
		case SET_ANIMATION:
			if(timer3_flag == 1){
 80001f0:	4b12      	ldr	r3, [pc, #72]	; (800023c <blink_led_mode+0xf0>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	2b01      	cmp	r3, #1
 80001f6:	d118      	bne.n	800022a <blink_led_mode+0xde>
				setTimer3(500);//0.5s
 80001f8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80001fc:	f000 fe8c 	bl	8000f18 <setTimer3>
				HAL_GPIO_WritePin(LED_NORMAL_MODE_GPIO_Port, LED_NORMAL_MODE_Pin, SET);
 8000200:	2201      	movs	r2, #1
 8000202:	2102      	movs	r1, #2
 8000204:	480b      	ldr	r0, [pc, #44]	; (8000234 <blink_led_mode+0xe8>)
 8000206:	f001 faa2 	bl	800174e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED_CHAR_MODE_GPIO_Port, LED_CHAR_MODE_Pin, SET);
 800020a:	2201      	movs	r2, #1
 800020c:	2110      	movs	r1, #16
 800020e:	4809      	ldr	r0, [pc, #36]	; (8000234 <blink_led_mode+0xe8>)
 8000210:	f001 fa9d 	bl	800174e <HAL_GPIO_WritePin>
				HAL_GPIO_TogglePin(LED_ANI_MODE_GPIO_Port, LED_ANI_MODE_Pin);
 8000214:	2101      	movs	r1, #1
 8000216:	4808      	ldr	r0, [pc, #32]	; (8000238 <blink_led_mode+0xec>)
 8000218:	f001 fab1 	bl	800177e <HAL_GPIO_TogglePin>
			//	HAL_GPIO_WritePin(LED_COLOR_MODE_GPIO_Port, LED_COLOR_MODE_Pin, SET);
			}
			break;
 800021c:	e005      	b.n	800022a <blink_led_mode+0xde>
		default:
			break;
 800021e:	bf00      	nop
 8000220:	e004      	b.n	800022c <blink_led_mode+0xe0>
			  break;
 8000222:	bf00      	nop
 8000224:	e002      	b.n	800022c <blink_led_mode+0xe0>
			  break;
 8000226:	bf00      	nop
 8000228:	e000      	b.n	800022c <blink_led_mode+0xe0>
			break;
 800022a:	bf00      	nop
	}
}
 800022c:	bf00      	nop
 800022e:	bd80      	pop	{r7, pc}
 8000230:	20000188 	.word	0x20000188
 8000234:	40010800 	.word	0x40010800
 8000238:	40010c00 	.word	0x40010c00
 800023c:	200001a8 	.word	0x200001a8

08000240 <reset_all_button>:
int keyReg2[num_buttons] =  	{NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};
int keyReg3[num_buttons] =  	{NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};

int time_for_key_press[num_buttons] = {2000, 2000, 2000};

void reset_all_button(){
 8000240:	b480      	push	{r7}
 8000242:	b083      	sub	sp, #12
 8000244:	af00      	add	r7, sp, #0
	for(int i=0; i< num_buttons; i++){
 8000246:	2300      	movs	r3, #0
 8000248:	607b      	str	r3, [r7, #4]
 800024a:	e00c      	b.n	8000266 <reset_all_button+0x26>
		button_flag_pressed_once[i] = 0;
 800024c:	4a0a      	ldr	r2, [pc, #40]	; (8000278 <reset_all_button+0x38>)
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	2100      	movs	r1, #0
 8000252:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		button_flag_pressed_hold[i] = 0;
 8000256:	4a09      	ldr	r2, [pc, #36]	; (800027c <reset_all_button+0x3c>)
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	2100      	movs	r1, #0
 800025c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i=0; i< num_buttons; i++){
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	3301      	adds	r3, #1
 8000264:	607b      	str	r3, [r7, #4]
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	2b02      	cmp	r3, #2
 800026a:	ddef      	ble.n	800024c <reset_all_button+0xc>
	}
}
 800026c:	bf00      	nop
 800026e:	bf00      	nop
 8000270:	370c      	adds	r7, #12
 8000272:	46bd      	mov	sp, r7
 8000274:	bc80      	pop	{r7}
 8000276:	4770      	bx	lr
 8000278:	2000015c 	.word	0x2000015c
 800027c:	20000168 	.word	0x20000168

08000280 <key_n_process_pressed_once>:

void key_n_process_pressed_once(int n){
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
	button_flag_pressed_once[n] = 1;
 8000288:	4a04      	ldr	r2, [pc, #16]	; (800029c <key_n_process_pressed_once+0x1c>)
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	2101      	movs	r1, #1
 800028e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000292:	bf00      	nop
 8000294:	370c      	adds	r7, #12
 8000296:	46bd      	mov	sp, r7
 8000298:	bc80      	pop	{r7}
 800029a:	4770      	bx	lr
 800029c:	2000015c 	.word	0x2000015c

080002a0 <key_n_process_pressed_hold>:
void key_n_process_pressed_hold(int n){
 80002a0:	b480      	push	{r7}
 80002a2:	b083      	sub	sp, #12
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	6078      	str	r0, [r7, #4]
	button_flag_pressed_hold[n] = 1;
 80002a8:	4a04      	ldr	r2, [pc, #16]	; (80002bc <key_n_process_pressed_hold+0x1c>)
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	2101      	movs	r1, #1
 80002ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80002b2:	bf00      	nop
 80002b4:	370c      	adds	r7, #12
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bc80      	pop	{r7}
 80002ba:	4770      	bx	lr
 80002bc:	20000168 	.word	0x20000168

080002c0 <is_button_pressed_once>:

int is_button_pressed_once(int n){
 80002c0:	b480      	push	{r7}
 80002c2:	b083      	sub	sp, #12
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
	if(button_flag_pressed_once[n] == 1){
 80002c8:	4a09      	ldr	r2, [pc, #36]	; (80002f0 <is_button_pressed_once+0x30>)
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002d0:	2b01      	cmp	r3, #1
 80002d2:	d106      	bne.n	80002e2 <is_button_pressed_once+0x22>
		button_flag_pressed_once[n] = 0;
 80002d4:	4a06      	ldr	r2, [pc, #24]	; (80002f0 <is_button_pressed_once+0x30>)
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	2100      	movs	r1, #0
 80002da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 80002de:	2301      	movs	r3, #1
 80002e0:	e000      	b.n	80002e4 <is_button_pressed_once+0x24>
	}
	else {
		return 0;
 80002e2:	2300      	movs	r3, #0
	}
}
 80002e4:	4618      	mov	r0, r3
 80002e6:	370c      	adds	r7, #12
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bc80      	pop	{r7}
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop
 80002f0:	2000015c 	.word	0x2000015c

080002f4 <is_button_pressed_hold>:
int is_button_pressed_hold(int n){
 80002f4:	b480      	push	{r7}
 80002f6:	b083      	sub	sp, #12
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
	if(button_flag_pressed_hold[n] == 1){
 80002fc:	4a09      	ldr	r2, [pc, #36]	; (8000324 <is_button_pressed_hold+0x30>)
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000304:	2b01      	cmp	r3, #1
 8000306:	d106      	bne.n	8000316 <is_button_pressed_hold+0x22>
		button_flag_pressed_hold[n] = 0;
 8000308:	4a06      	ldr	r2, [pc, #24]	; (8000324 <is_button_pressed_hold+0x30>)
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	2100      	movs	r1, #0
 800030e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8000312:	2301      	movs	r3, #1
 8000314:	e000      	b.n	8000318 <is_button_pressed_hold+0x24>
	}
	else {
		return 0;
 8000316:	2300      	movs	r3, #0
	}
}
 8000318:	4618      	mov	r0, r3
 800031a:	370c      	adds	r7, #12
 800031c:	46bd      	mov	sp, r7
 800031e:	bc80      	pop	{r7}
 8000320:	4770      	bx	lr
 8000322:	bf00      	nop
 8000324:	20000168 	.word	0x20000168

08000328 <get_key_input>:



void get_key_input(int n){
 8000328:	b580      	push	{r7, lr}
 800032a:	b082      	sub	sp, #8
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
	keyReg0[n] = keyReg1[n];
 8000330:	4a54      	ldr	r2, [pc, #336]	; (8000484 <get_key_input+0x15c>)
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000338:	4953      	ldr	r1, [pc, #332]	; (8000488 <get_key_input+0x160>)
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	keyReg1[n] = keyReg2[n];
 8000340:	4a52      	ldr	r2, [pc, #328]	; (800048c <get_key_input+0x164>)
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000348:	494e      	ldr	r1, [pc, #312]	; (8000484 <get_key_input+0x15c>)
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	// set up button n here
	switch(n){
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	2b02      	cmp	r3, #2
 8000354:	d01b      	beq.n	800038e <get_key_input+0x66>
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	2b02      	cmp	r3, #2
 800035a:	dc21      	bgt.n	80003a0 <get_key_input+0x78>
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	2b00      	cmp	r3, #0
 8000360:	d003      	beq.n	800036a <get_key_input+0x42>
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	2b01      	cmp	r3, #1
 8000366:	d009      	beq.n	800037c <get_key_input+0x54>
		break;
	case 2:
		 keyReg2[2] = HAL_GPIO_ReadPin(BUTTON_MODE_GPIO_Port, BUTTON_MODE_Pin);
		break;
	default:
		break;
 8000368:	e01a      	b.n	80003a0 <get_key_input+0x78>
		 keyReg2[0] = HAL_GPIO_ReadPin(BUTTON_MODE_GPIO_Port, BUTTON_MODE_Pin);
 800036a:	2102      	movs	r1, #2
 800036c:	4848      	ldr	r0, [pc, #288]	; (8000490 <get_key_input+0x168>)
 800036e:	f001 f9d7 	bl	8001720 <HAL_GPIO_ReadPin>
 8000372:	4603      	mov	r3, r0
 8000374:	461a      	mov	r2, r3
 8000376:	4b45      	ldr	r3, [pc, #276]	; (800048c <get_key_input+0x164>)
 8000378:	601a      	str	r2, [r3, #0]
		break;
 800037a:	e012      	b.n	80003a2 <get_key_input+0x7a>
		 keyReg2[1] = HAL_GPIO_ReadPin(BUTTON_CHANGE_GPIO_Port, BUTTON_CHANGE_Pin);
 800037c:	2101      	movs	r1, #1
 800037e:	4844      	ldr	r0, [pc, #272]	; (8000490 <get_key_input+0x168>)
 8000380:	f001 f9ce 	bl	8001720 <HAL_GPIO_ReadPin>
 8000384:	4603      	mov	r3, r0
 8000386:	461a      	mov	r2, r3
 8000388:	4b40      	ldr	r3, [pc, #256]	; (800048c <get_key_input+0x164>)
 800038a:	605a      	str	r2, [r3, #4]
		break;
 800038c:	e009      	b.n	80003a2 <get_key_input+0x7a>
		 keyReg2[2] = HAL_GPIO_ReadPin(BUTTON_MODE_GPIO_Port, BUTTON_MODE_Pin);
 800038e:	2102      	movs	r1, #2
 8000390:	483f      	ldr	r0, [pc, #252]	; (8000490 <get_key_input+0x168>)
 8000392:	f001 f9c5 	bl	8001720 <HAL_GPIO_ReadPin>
 8000396:	4603      	mov	r3, r0
 8000398:	461a      	mov	r2, r3
 800039a:	4b3c      	ldr	r3, [pc, #240]	; (800048c <get_key_input+0x164>)
 800039c:	609a      	str	r2, [r3, #8]
		break;
 800039e:	e000      	b.n	80003a2 <get_key_input+0x7a>
		break;
 80003a0:	bf00      	nop
	}
	/////////
	if((keyReg0[n] == keyReg1[n]) && (keyReg1[n] == keyReg2[n]) ){
 80003a2:	4a39      	ldr	r2, [pc, #228]	; (8000488 <get_key_input+0x160>)
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80003aa:	4936      	ldr	r1, [pc, #216]	; (8000484 <get_key_input+0x15c>)
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80003b2:	429a      	cmp	r2, r3
 80003b4:	d162      	bne.n	800047c <get_key_input+0x154>
 80003b6:	4a33      	ldr	r2, [pc, #204]	; (8000484 <get_key_input+0x15c>)
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80003be:	4933      	ldr	r1, [pc, #204]	; (800048c <get_key_input+0x164>)
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80003c6:	429a      	cmp	r2, r3
 80003c8:	d158      	bne.n	800047c <get_key_input+0x154>
		if(keyReg2[n] != keyReg3[n]){
 80003ca:	4a30      	ldr	r2, [pc, #192]	; (800048c <get_key_input+0x164>)
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80003d2:	4930      	ldr	r1, [pc, #192]	; (8000494 <get_key_input+0x16c>)
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80003da:	429a      	cmp	r2, r3
 80003dc:	d02c      	beq.n	8000438 <get_key_input+0x110>
			keyReg3[n] = keyReg2[n];
 80003de:	4a2b      	ldr	r2, [pc, #172]	; (800048c <get_key_input+0x164>)
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80003e6:	492b      	ldr	r1, [pc, #172]	; (8000494 <get_key_input+0x16c>)
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(keyReg2[n] == NORMAL_STATE && en_pressed_once[n] == 1){
 80003ee:	4a27      	ldr	r2, [pc, #156]	; (800048c <get_key_input+0x164>)
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003f6:	2b01      	cmp	r3, #1
 80003f8:	d10d      	bne.n	8000416 <get_key_input+0xee>
 80003fa:	4a27      	ldr	r2, [pc, #156]	; (8000498 <get_key_input+0x170>)
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000402:	2b01      	cmp	r3, #1
 8000404:	d107      	bne.n	8000416 <get_key_input+0xee>
				//TODO when pressed once
				en_pressed_once[n] = 0;
 8000406:	4a24      	ldr	r2, [pc, #144]	; (8000498 <get_key_input+0x170>)
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	2100      	movs	r1, #0
 800040c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				key_n_process_pressed_once(n);
 8000410:	6878      	ldr	r0, [r7, #4]
 8000412:	f7ff ff35 	bl	8000280 <key_n_process_pressed_once>
			}
			if(keyReg2[n] == PRESSED_STATE){
 8000416:	4a1d      	ldr	r2, [pc, #116]	; (800048c <get_key_input+0x164>)
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800041e:	2b00      	cmp	r3, #0
 8000420:	d104      	bne.n	800042c <get_key_input+0x104>
				en_pressed_once[n] = 1;
 8000422:	4a1d      	ldr	r2, [pc, #116]	; (8000498 <get_key_input+0x170>)
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	2101      	movs	r1, #1
 8000428:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			}
			time_for_key_press[n] = 200;
 800042c:	4a1b      	ldr	r2, [pc, #108]	; (800049c <get_key_input+0x174>)
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	21c8      	movs	r1, #200	; 0xc8
 8000432:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				}
				time_for_key_press[n] = 200;
			}
		}
	}
}
 8000436:	e021      	b.n	800047c <get_key_input+0x154>
			time_for_key_press[n]--;
 8000438:	4a18      	ldr	r2, [pc, #96]	; (800049c <get_key_input+0x174>)
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000440:	1e5a      	subs	r2, r3, #1
 8000442:	4916      	ldr	r1, [pc, #88]	; (800049c <get_key_input+0x174>)
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(time_for_key_press[n] == 0){
 800044a:	4a14      	ldr	r2, [pc, #80]	; (800049c <get_key_input+0x174>)
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000452:	2b00      	cmp	r3, #0
 8000454:	d112      	bne.n	800047c <get_key_input+0x154>
				if(keyReg2[n] == PRESSED_STATE){
 8000456:	4a0d      	ldr	r2, [pc, #52]	; (800048c <get_key_input+0x164>)
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800045e:	2b00      	cmp	r3, #0
 8000460:	d107      	bne.n	8000472 <get_key_input+0x14a>
					en_pressed_once[n] = 0;
 8000462:	4a0d      	ldr	r2, [pc, #52]	; (8000498 <get_key_input+0x170>)
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	2100      	movs	r1, #0
 8000468:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					key_n_process_pressed_hold(n);
 800046c:	6878      	ldr	r0, [r7, #4]
 800046e:	f7ff ff17 	bl	80002a0 <key_n_process_pressed_hold>
				time_for_key_press[n] = 200;
 8000472:	4a0a      	ldr	r2, [pc, #40]	; (800049c <get_key_input+0x174>)
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	21c8      	movs	r1, #200	; 0xc8
 8000478:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800047c:	bf00      	nop
 800047e:	3708      	adds	r7, #8
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}
 8000484:	2000000c 	.word	0x2000000c
 8000488:	20000000 	.word	0x20000000
 800048c:	20000018 	.word	0x20000018
 8000490:	40011000 	.word	0x40011000
 8000494:	20000024 	.word	0x20000024
 8000498:	20000174 	.word	0x20000174
 800049c:	20000030 	.word	0x20000030

080004a0 <get_key_input_all>:

void get_key_input_all(){
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b082      	sub	sp, #8
 80004a4:	af00      	add	r7, sp, #0


	for(int i = 0; i < num_buttons ;i++){
 80004a6:	2300      	movs	r3, #0
 80004a8:	607b      	str	r3, [r7, #4]
 80004aa:	e005      	b.n	80004b8 <get_key_input_all+0x18>
		get_key_input(i);
 80004ac:	6878      	ldr	r0, [r7, #4]
 80004ae:	f7ff ff3b 	bl	8000328 <get_key_input>
	for(int i = 0; i < num_buttons ;i++){
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	3301      	adds	r3, #1
 80004b6:	607b      	str	r3, [r7, #4]
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	2b02      	cmp	r3, #2
 80004bc:	ddf6      	ble.n	80004ac <get_key_input_all+0xc>
	}
}
 80004be:	bf00      	nop
 80004c0:	bf00      	nop
 80004c2:	3708      	adds	r7, #8
 80004c4:	46bd      	mov	sp, r7
 80004c6:	bd80      	pop	{r7, pc}

080004c8 <scan_matrix>:

#include "control_led_matrix.h"
int index_led = 1;
int trans = 0;

void scan_matrix(){
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
	  if (index_led >= 9){
 80004cc:	4b18      	ldr	r3, [pc, #96]	; (8000530 <scan_matrix+0x68>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	2b08      	cmp	r3, #8
 80004d2:	dd02      	ble.n	80004da <scan_matrix+0x12>
		  index_led = 1;
 80004d4:	4b16      	ldr	r3, [pc, #88]	; (8000530 <scan_matrix+0x68>)
 80004d6:	2201      	movs	r2, #1
 80004d8:	601a      	str	r2, [r3, #0]
	  }
	  if (timer1_flag == 1){
 80004da:	4b16      	ldr	r3, [pc, #88]	; (8000534 <scan_matrix+0x6c>)
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	2b01      	cmp	r3, #1
 80004e0:	d10f      	bne.n	8000502 <scan_matrix+0x3a>
		  setTimer1(2); //10ms
 80004e2:	2002      	movs	r0, #2
 80004e4:	f000 fce4 	bl	8000eb0 <setTimer1>
		  displayLedMatrix(trans, index_led);
 80004e8:	4b13      	ldr	r3, [pc, #76]	; (8000538 <scan_matrix+0x70>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	4a10      	ldr	r2, [pc, #64]	; (8000530 <scan_matrix+0x68>)
 80004ee:	6812      	ldr	r2, [r2, #0]
 80004f0:	4611      	mov	r1, r2
 80004f2:	4618      	mov	r0, r3
 80004f4:	f000 f92a 	bl	800074c <displayLedMatrix>
		  index_led++;
 80004f8:	4b0d      	ldr	r3, [pc, #52]	; (8000530 <scan_matrix+0x68>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	3301      	adds	r3, #1
 80004fe:	4a0c      	ldr	r2, [pc, #48]	; (8000530 <scan_matrix+0x68>)
 8000500:	6013      	str	r3, [r2, #0]
	  }
	  if(timer2_flag == 1){
 8000502:	4b0e      	ldr	r3, [pc, #56]	; (800053c <scan_matrix+0x74>)
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	2b01      	cmp	r3, #1
 8000508:	d10f      	bne.n	800052a <scan_matrix+0x62>
		  trans++;
 800050a:	4b0b      	ldr	r3, [pc, #44]	; (8000538 <scan_matrix+0x70>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	3301      	adds	r3, #1
 8000510:	4a09      	ldr	r2, [pc, #36]	; (8000538 <scan_matrix+0x70>)
 8000512:	6013      	str	r3, [r2, #0]
		  setTimer2(500);//500ms
 8000514:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000518:	f000 fce4 	bl	8000ee4 <setTimer2>
		  if(trans >= 14){
 800051c:	4b06      	ldr	r3, [pc, #24]	; (8000538 <scan_matrix+0x70>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	2b0d      	cmp	r3, #13
 8000522:	dd02      	ble.n	800052a <scan_matrix+0x62>
			  trans = 0;
 8000524:	4b04      	ldr	r3, [pc, #16]	; (8000538 <scan_matrix+0x70>)
 8000526:	2200      	movs	r2, #0
 8000528:	601a      	str	r2, [r3, #0]
		  }
	  }
}
 800052a:	bf00      	nop
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	2000003c 	.word	0x2000003c
 8000534:	20000198 	.word	0x20000198
 8000538:	20000180 	.word	0x20000180
 800053c:	200001a0 	.word	0x200001a0

08000540 <set_state>:

void set_state(){
 8000540:	b580      	push	{r7, lr}
 8000542:	af00      	add	r7, sp, #0
	  index_led = 0;
 8000544:	4b07      	ldr	r3, [pc, #28]	; (8000564 <set_state+0x24>)
 8000546:	2200      	movs	r2, #0
 8000548:	601a      	str	r2, [r3, #0]
	  trans = 0;
 800054a:	4b07      	ldr	r3, [pc, #28]	; (8000568 <set_state+0x28>)
 800054c:	2200      	movs	r2, #0
 800054e:	601a      	str	r2, [r3, #0]
	  setTimer1(2);//10ms
 8000550:	2002      	movs	r0, #2
 8000552:	f000 fcad 	bl	8000eb0 <setTimer1>
	  setTimer2(500);//500ms
 8000556:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800055a:	f000 fcc3 	bl	8000ee4 <setTimer2>
}
 800055e:	bf00      	nop
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	2000003c 	.word	0x2000003c
 8000568:	20000180 	.word	0x20000180

0800056c <controlLedMatrix>:

void controlLedMatrix(){
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
	switch (status) {
 8000570:	4b57      	ldr	r3, [pc, #348]	; (80006d0 <controlLedMatrix+0x164>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	2b04      	cmp	r3, #4
 8000576:	f200 80a1 	bhi.w	80006bc <controlLedMatrix+0x150>
 800057a:	a201      	add	r2, pc, #4	; (adr r2, 8000580 <controlLedMatrix+0x14>)
 800057c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000580:	08000595 	.word	0x08000595
 8000584:	080006bd 	.word	0x080006bd
 8000588:	080005b5 	.word	0x080005b5
 800058c:	080005ed 	.word	0x080005ed
 8000590:	08000655 	.word	0x08000655
		case INIT:
			status = NORMAL_MODE;
 8000594:	4b4e      	ldr	r3, [pc, #312]	; (80006d0 <controlLedMatrix+0x164>)
 8000596:	2202      	movs	r2, #2
 8000598:	601a      	str	r2, [r3, #0]
			set_state();
 800059a:	f7ff ffd1 	bl	8000540 <set_state>
			setTimer3(500);//0.5s
 800059e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005a2:	f000 fcb9 	bl	8000f18 <setTimer3>
			mode_char = A;
 80005a6:	4b4b      	ldr	r3, [pc, #300]	; (80006d4 <controlLedMatrix+0x168>)
 80005a8:	220f      	movs	r2, #15
 80005aa:	601a      	str	r2, [r3, #0]
			mode_animation = stable;
 80005ac:	4b4a      	ldr	r3, [pc, #296]	; (80006d8 <controlLedMatrix+0x16c>)
 80005ae:	220d      	movs	r2, #13
 80005b0:	601a      	str	r2, [r3, #0]
			break;
 80005b2:	e08a      	b.n	80006ca <controlLedMatrix+0x15e>
		case NORMAL_MODE:
			 scan_matrix();
 80005b4:	f7ff ff88 	bl	80004c8 <scan_matrix>
			 blink_led_mode();
 80005b8:	f7ff fdc8 	bl	800014c <blink_led_mode>
			  if(is_button_pressed_once(0) || is_button_pressed_hold(0)){
 80005bc:	2000      	movs	r0, #0
 80005be:	f7ff fe7f 	bl	80002c0 <is_button_pressed_once>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d105      	bne.n	80005d4 <controlLedMatrix+0x68>
 80005c8:	2000      	movs	r0, #0
 80005ca:	f7ff fe93 	bl	80002f4 <is_button_pressed_hold>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d075      	beq.n	80006c0 <controlLedMatrix+0x154>
				  status = SET_CHAR;
 80005d4:	4b3e      	ldr	r3, [pc, #248]	; (80006d0 <controlLedMatrix+0x164>)
 80005d6:	2203      	movs	r2, #3
 80005d8:	601a      	str	r2, [r3, #0]
				  set_state();
 80005da:	f7ff ffb1 	bl	8000540 <set_state>
				  setTimer3(500);//0.5s
 80005de:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005e2:	f000 fc99 	bl	8000f18 <setTimer3>
				  reset_all_button();
 80005e6:	f7ff fe2b 	bl	8000240 <reset_all_button>
			  }
			  break;
 80005ea:	e069      	b.n	80006c0 <controlLedMatrix+0x154>
		case SET_CHAR:
			 scan_matrix();
 80005ec:	f7ff ff6c 	bl	80004c8 <scan_matrix>
			 blink_led_mode();
 80005f0:	f7ff fdac 	bl	800014c <blink_led_mode>
			  if(is_button_pressed_once(0) || is_button_pressed_hold(0)){
 80005f4:	2000      	movs	r0, #0
 80005f6:	f7ff fe63 	bl	80002c0 <is_button_pressed_once>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d105      	bne.n	800060c <controlLedMatrix+0xa0>
 8000600:	2000      	movs	r0, #0
 8000602:	f7ff fe77 	bl	80002f4 <is_button_pressed_hold>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d008      	beq.n	800061e <controlLedMatrix+0xb2>
				  status = SET_ANIMATION;
 800060c:	4b30      	ldr	r3, [pc, #192]	; (80006d0 <controlLedMatrix+0x164>)
 800060e:	2204      	movs	r2, #4
 8000610:	601a      	str	r2, [r3, #0]
				  set_state();
 8000612:	f7ff ff95 	bl	8000540 <set_state>
				  setTimer3(500);//0.5s
 8000616:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800061a:	f000 fc7d 	bl	8000f18 <setTimer3>
			  }
			  if(is_button_pressed_once(1) || is_button_pressed_hold(1)){
 800061e:	2001      	movs	r0, #1
 8000620:	f7ff fe4e 	bl	80002c0 <is_button_pressed_once>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d105      	bne.n	8000636 <controlLedMatrix+0xca>
 800062a:	2001      	movs	r0, #1
 800062c:	f7ff fe62 	bl	80002f4 <is_button_pressed_hold>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d046      	beq.n	80006c4 <controlLedMatrix+0x158>
				  mode_char++;
 8000636:	4b27      	ldr	r3, [pc, #156]	; (80006d4 <controlLedMatrix+0x168>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	3301      	adds	r3, #1
 800063c:	4a25      	ldr	r2, [pc, #148]	; (80006d4 <controlLedMatrix+0x168>)
 800063e:	6013      	str	r3, [r2, #0]
				  if(mode_char > last_char) mode_char = first_char;
 8000640:	4b24      	ldr	r3, [pc, #144]	; (80006d4 <controlLedMatrix+0x168>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	2b10      	cmp	r3, #16
 8000646:	dd02      	ble.n	800064e <controlLedMatrix+0xe2>
 8000648:	4b22      	ldr	r3, [pc, #136]	; (80006d4 <controlLedMatrix+0x168>)
 800064a:	220f      	movs	r2, #15
 800064c:	601a      	str	r2, [r3, #0]
				  set_state();
 800064e:	f7ff ff77 	bl	8000540 <set_state>
			  }
			  break;
 8000652:	e037      	b.n	80006c4 <controlLedMatrix+0x158>
		case SET_ANIMATION:
			 scan_matrix();
 8000654:	f7ff ff38 	bl	80004c8 <scan_matrix>
			 blink_led_mode();
 8000658:	f7ff fd78 	bl	800014c <blink_led_mode>
			  if(is_button_pressed_once(0) || is_button_pressed_hold(0)){
 800065c:	2000      	movs	r0, #0
 800065e:	f7ff fe2f 	bl	80002c0 <is_button_pressed_once>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d105      	bne.n	8000674 <controlLedMatrix+0x108>
 8000668:	2000      	movs	r0, #0
 800066a:	f7ff fe43 	bl	80002f4 <is_button_pressed_hold>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d008      	beq.n	8000686 <controlLedMatrix+0x11a>
				  status = NORMAL_MODE;
 8000674:	4b16      	ldr	r3, [pc, #88]	; (80006d0 <controlLedMatrix+0x164>)
 8000676:	2202      	movs	r2, #2
 8000678:	601a      	str	r2, [r3, #0]
				  set_state();
 800067a:	f7ff ff61 	bl	8000540 <set_state>
				  setTimer3(500);//0.5s
 800067e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000682:	f000 fc49 	bl	8000f18 <setTimer3>
			  }
			  if(is_button_pressed_once(1) || is_button_pressed_hold(1)){
 8000686:	2001      	movs	r0, #1
 8000688:	f7ff fe1a 	bl	80002c0 <is_button_pressed_once>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d105      	bne.n	800069e <controlLedMatrix+0x132>
 8000692:	2001      	movs	r0, #1
 8000694:	f7ff fe2e 	bl	80002f4 <is_button_pressed_hold>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d014      	beq.n	80006c8 <controlLedMatrix+0x15c>
				  mode_animation++;
 800069e:	4b0e      	ldr	r3, [pc, #56]	; (80006d8 <controlLedMatrix+0x16c>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	3301      	adds	r3, #1
 80006a4:	4a0c      	ldr	r2, [pc, #48]	; (80006d8 <controlLedMatrix+0x16c>)
 80006a6:	6013      	str	r3, [r2, #0]
				  if(mode_animation > last_ani) mode_animation = first_ani;
 80006a8:	4b0b      	ldr	r3, [pc, #44]	; (80006d8 <controlLedMatrix+0x16c>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	2b0e      	cmp	r3, #14
 80006ae:	dd02      	ble.n	80006b6 <controlLedMatrix+0x14a>
 80006b0:	4b09      	ldr	r3, [pc, #36]	; (80006d8 <controlLedMatrix+0x16c>)
 80006b2:	220d      	movs	r2, #13
 80006b4:	601a      	str	r2, [r3, #0]
				  set_state();
 80006b6:	f7ff ff43 	bl	8000540 <set_state>
			  }
			break;
 80006ba:	e005      	b.n	80006c8 <controlLedMatrix+0x15c>
		default:
			break;
 80006bc:	bf00      	nop
 80006be:	e004      	b.n	80006ca <controlLedMatrix+0x15e>
			  break;
 80006c0:	bf00      	nop
 80006c2:	e002      	b.n	80006ca <controlLedMatrix+0x15e>
			  break;
 80006c4:	bf00      	nop
 80006c6:	e000      	b.n	80006ca <controlLedMatrix+0x15e>
			break;
 80006c8:	bf00      	nop
	}
}
 80006ca:	bf00      	nop
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	20000188 	.word	0x20000188
 80006d4:	2000018c 	.word	0x2000018c
 80006d8:	20000190 	.word	0x20000190

080006dc <set_state_matrix>:
										{ 0x00,0x00,0x00,0x00,0xFE,0xFE,0x92,0x92},
										{ 0x00,0x00,0x00,0xFE,0xFE,0x92,0x92,0xFE},
										{ 0x00,0x00,0xFE,0xFE,0x92,0x92,0xFE,0x6C}
};

void set_state_matrix(){
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
	if(mode_char == A && mode_animation == stable) state_led_matrix = A_stable;
 80006e0:	4b17      	ldr	r3, [pc, #92]	; (8000740 <set_state_matrix+0x64>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	2b0f      	cmp	r3, #15
 80006e6:	d106      	bne.n	80006f6 <set_state_matrix+0x1a>
 80006e8:	4b16      	ldr	r3, [pc, #88]	; (8000744 <set_state_matrix+0x68>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	2b0d      	cmp	r3, #13
 80006ee:	d102      	bne.n	80006f6 <set_state_matrix+0x1a>
 80006f0:	4b15      	ldr	r3, [pc, #84]	; (8000748 <set_state_matrix+0x6c>)
 80006f2:	2201      	movs	r2, #1
 80006f4:	601a      	str	r2, [r3, #0]
	if(mode_char == A && mode_animation == run) state_led_matrix = A_run;
 80006f6:	4b12      	ldr	r3, [pc, #72]	; (8000740 <set_state_matrix+0x64>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	2b0f      	cmp	r3, #15
 80006fc:	d106      	bne.n	800070c <set_state_matrix+0x30>
 80006fe:	4b11      	ldr	r3, [pc, #68]	; (8000744 <set_state_matrix+0x68>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	2b0e      	cmp	r3, #14
 8000704:	d102      	bne.n	800070c <set_state_matrix+0x30>
 8000706:	4b10      	ldr	r3, [pc, #64]	; (8000748 <set_state_matrix+0x6c>)
 8000708:	2204      	movs	r2, #4
 800070a:	601a      	str	r2, [r3, #0]

	if(mode_char == B && mode_animation == stable) state_led_matrix = B_stable;
 800070c:	4b0c      	ldr	r3, [pc, #48]	; (8000740 <set_state_matrix+0x64>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	2b10      	cmp	r3, #16
 8000712:	d106      	bne.n	8000722 <set_state_matrix+0x46>
 8000714:	4b0b      	ldr	r3, [pc, #44]	; (8000744 <set_state_matrix+0x68>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	2b0d      	cmp	r3, #13
 800071a:	d102      	bne.n	8000722 <set_state_matrix+0x46>
 800071c:	4b0a      	ldr	r3, [pc, #40]	; (8000748 <set_state_matrix+0x6c>)
 800071e:	2207      	movs	r2, #7
 8000720:	601a      	str	r2, [r3, #0]
	if(mode_char == B && mode_animation == run) state_led_matrix = B_run;
 8000722:	4b07      	ldr	r3, [pc, #28]	; (8000740 <set_state_matrix+0x64>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	2b10      	cmp	r3, #16
 8000728:	d106      	bne.n	8000738 <set_state_matrix+0x5c>
 800072a:	4b06      	ldr	r3, [pc, #24]	; (8000744 <set_state_matrix+0x68>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	2b0e      	cmp	r3, #14
 8000730:	d102      	bne.n	8000738 <set_state_matrix+0x5c>
 8000732:	4b05      	ldr	r3, [pc, #20]	; (8000748 <set_state_matrix+0x6c>)
 8000734:	220a      	movs	r2, #10
 8000736:	601a      	str	r2, [r3, #0]

}
 8000738:	bf00      	nop
 800073a:	46bd      	mov	sp, r7
 800073c:	bc80      	pop	{r7}
 800073e:	4770      	bx	lr
 8000740:	2000018c 	.word	0x2000018c
 8000744:	20000190 	.word	0x20000190
 8000748:	20000184 	.word	0x20000184

0800074c <displayLedMatrix>:

void displayLedMatrix(int index1, int index2){
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
 8000754:	6039      	str	r1, [r7, #0]
	set_state_matrix();
 8000756:	f7ff ffc1 	bl	80006dc <set_state_matrix>
	switch(state_led_matrix){
 800075a:	4b2b      	ldr	r3, [pc, #172]	; (8000808 <displayLedMatrix+0xbc>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	3b01      	subs	r3, #1
 8000760:	2b09      	cmp	r3, #9
 8000762:	d84b      	bhi.n	80007fc <displayLedMatrix+0xb0>
 8000764:	a201      	add	r2, pc, #4	; (adr r2, 800076c <displayLedMatrix+0x20>)
 8000766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800076a:	bf00      	nop
 800076c:	08000795 	.word	0x08000795
 8000770:	080007fd 	.word	0x080007fd
 8000774:	080007fd 	.word	0x080007fd
 8000778:	080007ab 	.word	0x080007ab
 800077c:	080007fd 	.word	0x080007fd
 8000780:	080007fd 	.word	0x080007fd
 8000784:	080007c9 	.word	0x080007c9
 8000788:	080007fd 	.word	0x080007fd
 800078c:	080007fd 	.word	0x080007fd
 8000790:	080007df 	.word	0x080007df
	case A_stable:
		display_col(index2);
 8000794:	6838      	ldr	r0, [r7, #0]
 8000796:	f000 f841 	bl	800081c <display_col>
		display_row(a_stay[0][index2-1]);
 800079a:	683b      	ldr	r3, [r7, #0]
 800079c:	3b01      	subs	r3, #1
 800079e:	4a1b      	ldr	r2, [pc, #108]	; (800080c <displayLedMatrix+0xc0>)
 80007a0:	5cd3      	ldrb	r3, [r2, r3]
 80007a2:	4618      	mov	r0, r3
 80007a4:	f000 f9c2 	bl	8000b2c <display_row>
		break;
 80007a8:	e029      	b.n	80007fe <displayLedMatrix+0xb2>
	case A_run:
		display_col(index2);
 80007aa:	6838      	ldr	r0, [r7, #0]
 80007ac:	f000 f836 	bl	800081c <display_col>
		display_row(a_run[index1][index2-1]);
 80007b0:	683b      	ldr	r3, [r7, #0]
 80007b2:	3b01      	subs	r3, #1
 80007b4:	4916      	ldr	r1, [pc, #88]	; (8000810 <displayLedMatrix+0xc4>)
 80007b6:	687a      	ldr	r2, [r7, #4]
 80007b8:	00d2      	lsls	r2, r2, #3
 80007ba:	440a      	add	r2, r1
 80007bc:	4413      	add	r3, r2
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	4618      	mov	r0, r3
 80007c2:	f000 f9b3 	bl	8000b2c <display_row>
		break;
 80007c6:	e01a      	b.n	80007fe <displayLedMatrix+0xb2>


	case B_stable:
		display_col(index2);
 80007c8:	6838      	ldr	r0, [r7, #0]
 80007ca:	f000 f827 	bl	800081c <display_col>
		display_row(b_stay[0][index2-1]);
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	3b01      	subs	r3, #1
 80007d2:	4a10      	ldr	r2, [pc, #64]	; (8000814 <displayLedMatrix+0xc8>)
 80007d4:	5cd3      	ldrb	r3, [r2, r3]
 80007d6:	4618      	mov	r0, r3
 80007d8:	f000 f9a8 	bl	8000b2c <display_row>
		break;
 80007dc:	e00f      	b.n	80007fe <displayLedMatrix+0xb2>
	case B_run:
		display_col(index2);
 80007de:	6838      	ldr	r0, [r7, #0]
 80007e0:	f000 f81c 	bl	800081c <display_col>
		display_row(b_run[index1][index2-1]);
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	3b01      	subs	r3, #1
 80007e8:	490b      	ldr	r1, [pc, #44]	; (8000818 <displayLedMatrix+0xcc>)
 80007ea:	687a      	ldr	r2, [r7, #4]
 80007ec:	00d2      	lsls	r2, r2, #3
 80007ee:	440a      	add	r2, r1
 80007f0:	4413      	add	r3, r2
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	4618      	mov	r0, r3
 80007f6:	f000 f999 	bl	8000b2c <display_row>
		break;
 80007fa:	e000      	b.n	80007fe <displayLedMatrix+0xb2>

	default:
		break;
 80007fc:	bf00      	nop
	}
}
 80007fe:	bf00      	nop
 8000800:	3708      	adds	r7, #8
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	20000184 	.word	0x20000184
 800080c:	20000040 	.word	0x20000040
 8000810:	20000048 	.word	0x20000048
 8000814:	200000b8 	.word	0x200000b8
 8000818:	200000c0 	.word	0x200000c0

0800081c <display_col>:
 *  Created on: Dec 3, 2023
 *      Author: ASUS TUF GAMING
 */
#include "led_matrix_driver.h"

void display_col(int col){
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	3b01      	subs	r3, #1
 8000828:	2b07      	cmp	r3, #7
 800082a:	f200 8173 	bhi.w	8000b14 <display_col+0x2f8>
 800082e:	a201      	add	r2, pc, #4	; (adr r2, 8000834 <display_col+0x18>)
 8000830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000834:	08000855 	.word	0x08000855
 8000838:	080008ad 	.word	0x080008ad
 800083c:	08000905 	.word	0x08000905
 8000840:	0800095d 	.word	0x0800095d
 8000844:	080009b5 	.word	0x080009b5
 8000848:	08000a0d 	.word	0x08000a0d
 800084c:	08000a65 	.word	0x08000a65
 8000850:	08000abd 	.word	0x08000abd
	switch(col){
	case 1:
		HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, SET);
 8000854:	2201      	movs	r2, #1
 8000856:	f44f 7100 	mov.w	r1, #512	; 0x200
 800085a:	48b1      	ldr	r0, [pc, #708]	; (8000b20 <display_col+0x304>)
 800085c:	f000 ff77 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, RESET);
 8000860:	2200      	movs	r2, #0
 8000862:	2180      	movs	r1, #128	; 0x80
 8000864:	48af      	ldr	r0, [pc, #700]	; (8000b24 <display_col+0x308>)
 8000866:	f000 ff72 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, RESET);
 800086a:	2200      	movs	r2, #0
 800086c:	2140      	movs	r1, #64	; 0x40
 800086e:	48ae      	ldr	r0, [pc, #696]	; (8000b28 <display_col+0x30c>)
 8000870:	f000 ff6d 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, RESET);
 8000874:	2200      	movs	r2, #0
 8000876:	2180      	movs	r1, #128	; 0x80
 8000878:	48a9      	ldr	r0, [pc, #676]	; (8000b20 <display_col+0x304>)
 800087a:	f000 ff68 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, RESET);
 800087e:	2200      	movs	r2, #0
 8000880:	2140      	movs	r1, #64	; 0x40
 8000882:	48a7      	ldr	r0, [pc, #668]	; (8000b20 <display_col+0x304>)
 8000884:	f000 ff63 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, RESET);
 8000888:	2200      	movs	r2, #0
 800088a:	2120      	movs	r1, #32
 800088c:	48a4      	ldr	r0, [pc, #656]	; (8000b20 <display_col+0x304>)
 800088e:	f000 ff5e 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, RESET);
 8000892:	2200      	movs	r2, #0
 8000894:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000898:	48a3      	ldr	r0, [pc, #652]	; (8000b28 <display_col+0x30c>)
 800089a:	f000 ff58 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, RESET);
 800089e:	2200      	movs	r2, #0
 80008a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008a4:	48a0      	ldr	r0, [pc, #640]	; (8000b28 <display_col+0x30c>)
 80008a6:	f000 ff52 	bl	800174e <HAL_GPIO_WritePin>
		break;
 80008aa:	e134      	b.n	8000b16 <display_col+0x2fa>
	case 2:
		HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, RESET);
 80008ac:	2200      	movs	r2, #0
 80008ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008b2:	489b      	ldr	r0, [pc, #620]	; (8000b20 <display_col+0x304>)
 80008b4:	f000 ff4b 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, SET);
 80008b8:	2201      	movs	r2, #1
 80008ba:	2180      	movs	r1, #128	; 0x80
 80008bc:	4899      	ldr	r0, [pc, #612]	; (8000b24 <display_col+0x308>)
 80008be:	f000 ff46 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, RESET);
 80008c2:	2200      	movs	r2, #0
 80008c4:	2140      	movs	r1, #64	; 0x40
 80008c6:	4898      	ldr	r0, [pc, #608]	; (8000b28 <display_col+0x30c>)
 80008c8:	f000 ff41 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, RESET);
 80008cc:	2200      	movs	r2, #0
 80008ce:	2180      	movs	r1, #128	; 0x80
 80008d0:	4893      	ldr	r0, [pc, #588]	; (8000b20 <display_col+0x304>)
 80008d2:	f000 ff3c 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, RESET);
 80008d6:	2200      	movs	r2, #0
 80008d8:	2140      	movs	r1, #64	; 0x40
 80008da:	4891      	ldr	r0, [pc, #580]	; (8000b20 <display_col+0x304>)
 80008dc:	f000 ff37 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, RESET);
 80008e0:	2200      	movs	r2, #0
 80008e2:	2120      	movs	r1, #32
 80008e4:	488e      	ldr	r0, [pc, #568]	; (8000b20 <display_col+0x304>)
 80008e6:	f000 ff32 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, RESET);
 80008ea:	2200      	movs	r2, #0
 80008ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008f0:	488d      	ldr	r0, [pc, #564]	; (8000b28 <display_col+0x30c>)
 80008f2:	f000 ff2c 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008fc:	488a      	ldr	r0, [pc, #552]	; (8000b28 <display_col+0x30c>)
 80008fe:	f000 ff26 	bl	800174e <HAL_GPIO_WritePin>
		break;
 8000902:	e108      	b.n	8000b16 <display_col+0x2fa>
	case 3:
		HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, RESET);
 8000904:	2200      	movs	r2, #0
 8000906:	f44f 7100 	mov.w	r1, #512	; 0x200
 800090a:	4885      	ldr	r0, [pc, #532]	; (8000b20 <display_col+0x304>)
 800090c:	f000 ff1f 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, RESET);
 8000910:	2200      	movs	r2, #0
 8000912:	2180      	movs	r1, #128	; 0x80
 8000914:	4883      	ldr	r0, [pc, #524]	; (8000b24 <display_col+0x308>)
 8000916:	f000 ff1a 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, SET);
 800091a:	2201      	movs	r2, #1
 800091c:	2140      	movs	r1, #64	; 0x40
 800091e:	4882      	ldr	r0, [pc, #520]	; (8000b28 <display_col+0x30c>)
 8000920:	f000 ff15 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, RESET);
 8000924:	2200      	movs	r2, #0
 8000926:	2180      	movs	r1, #128	; 0x80
 8000928:	487d      	ldr	r0, [pc, #500]	; (8000b20 <display_col+0x304>)
 800092a:	f000 ff10 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, RESET);
 800092e:	2200      	movs	r2, #0
 8000930:	2140      	movs	r1, #64	; 0x40
 8000932:	487b      	ldr	r0, [pc, #492]	; (8000b20 <display_col+0x304>)
 8000934:	f000 ff0b 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, RESET);
 8000938:	2200      	movs	r2, #0
 800093a:	2120      	movs	r1, #32
 800093c:	4878      	ldr	r0, [pc, #480]	; (8000b20 <display_col+0x304>)
 800093e:	f000 ff06 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, RESET);
 8000942:	2200      	movs	r2, #0
 8000944:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000948:	4877      	ldr	r0, [pc, #476]	; (8000b28 <display_col+0x30c>)
 800094a:	f000 ff00 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, RESET);
 800094e:	2200      	movs	r2, #0
 8000950:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000954:	4874      	ldr	r0, [pc, #464]	; (8000b28 <display_col+0x30c>)
 8000956:	f000 fefa 	bl	800174e <HAL_GPIO_WritePin>
		break;
 800095a:	e0dc      	b.n	8000b16 <display_col+0x2fa>
	case 4:
		HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, RESET);
 800095c:	2200      	movs	r2, #0
 800095e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000962:	486f      	ldr	r0, [pc, #444]	; (8000b20 <display_col+0x304>)
 8000964:	f000 fef3 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, RESET);
 8000968:	2200      	movs	r2, #0
 800096a:	2180      	movs	r1, #128	; 0x80
 800096c:	486d      	ldr	r0, [pc, #436]	; (8000b24 <display_col+0x308>)
 800096e:	f000 feee 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, RESET);
 8000972:	2200      	movs	r2, #0
 8000974:	2140      	movs	r1, #64	; 0x40
 8000976:	486c      	ldr	r0, [pc, #432]	; (8000b28 <display_col+0x30c>)
 8000978:	f000 fee9 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, SET);
 800097c:	2201      	movs	r2, #1
 800097e:	2180      	movs	r1, #128	; 0x80
 8000980:	4867      	ldr	r0, [pc, #412]	; (8000b20 <display_col+0x304>)
 8000982:	f000 fee4 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, RESET);
 8000986:	2200      	movs	r2, #0
 8000988:	2140      	movs	r1, #64	; 0x40
 800098a:	4865      	ldr	r0, [pc, #404]	; (8000b20 <display_col+0x304>)
 800098c:	f000 fedf 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, RESET);
 8000990:	2200      	movs	r2, #0
 8000992:	2120      	movs	r1, #32
 8000994:	4862      	ldr	r0, [pc, #392]	; (8000b20 <display_col+0x304>)
 8000996:	f000 feda 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, RESET);
 800099a:	2200      	movs	r2, #0
 800099c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009a0:	4861      	ldr	r0, [pc, #388]	; (8000b28 <display_col+0x30c>)
 80009a2:	f000 fed4 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, RESET);
 80009a6:	2200      	movs	r2, #0
 80009a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009ac:	485e      	ldr	r0, [pc, #376]	; (8000b28 <display_col+0x30c>)
 80009ae:	f000 fece 	bl	800174e <HAL_GPIO_WritePin>
		break;
 80009b2:	e0b0      	b.n	8000b16 <display_col+0x2fa>
	case 5:
		HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, RESET);
 80009b4:	2200      	movs	r2, #0
 80009b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009ba:	4859      	ldr	r0, [pc, #356]	; (8000b20 <display_col+0x304>)
 80009bc:	f000 fec7 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, RESET);
 80009c0:	2200      	movs	r2, #0
 80009c2:	2180      	movs	r1, #128	; 0x80
 80009c4:	4857      	ldr	r0, [pc, #348]	; (8000b24 <display_col+0x308>)
 80009c6:	f000 fec2 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, RESET);
 80009ca:	2200      	movs	r2, #0
 80009cc:	2140      	movs	r1, #64	; 0x40
 80009ce:	4856      	ldr	r0, [pc, #344]	; (8000b28 <display_col+0x30c>)
 80009d0:	f000 febd 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, RESET);
 80009d4:	2200      	movs	r2, #0
 80009d6:	2180      	movs	r1, #128	; 0x80
 80009d8:	4851      	ldr	r0, [pc, #324]	; (8000b20 <display_col+0x304>)
 80009da:	f000 feb8 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, SET);
 80009de:	2201      	movs	r2, #1
 80009e0:	2140      	movs	r1, #64	; 0x40
 80009e2:	484f      	ldr	r0, [pc, #316]	; (8000b20 <display_col+0x304>)
 80009e4:	f000 feb3 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, RESET);
 80009e8:	2200      	movs	r2, #0
 80009ea:	2120      	movs	r1, #32
 80009ec:	484c      	ldr	r0, [pc, #304]	; (8000b20 <display_col+0x304>)
 80009ee:	f000 feae 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, RESET);
 80009f2:	2200      	movs	r2, #0
 80009f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009f8:	484b      	ldr	r0, [pc, #300]	; (8000b28 <display_col+0x30c>)
 80009fa:	f000 fea8 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, RESET);
 80009fe:	2200      	movs	r2, #0
 8000a00:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a04:	4848      	ldr	r0, [pc, #288]	; (8000b28 <display_col+0x30c>)
 8000a06:	f000 fea2 	bl	800174e <HAL_GPIO_WritePin>
		break;
 8000a0a:	e084      	b.n	8000b16 <display_col+0x2fa>
	case 6:
		HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, RESET);
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a12:	4843      	ldr	r0, [pc, #268]	; (8000b20 <display_col+0x304>)
 8000a14:	f000 fe9b 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, RESET);
 8000a18:	2200      	movs	r2, #0
 8000a1a:	2180      	movs	r1, #128	; 0x80
 8000a1c:	4841      	ldr	r0, [pc, #260]	; (8000b24 <display_col+0x308>)
 8000a1e:	f000 fe96 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, RESET);
 8000a22:	2200      	movs	r2, #0
 8000a24:	2140      	movs	r1, #64	; 0x40
 8000a26:	4840      	ldr	r0, [pc, #256]	; (8000b28 <display_col+0x30c>)
 8000a28:	f000 fe91 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, RESET);
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	2180      	movs	r1, #128	; 0x80
 8000a30:	483b      	ldr	r0, [pc, #236]	; (8000b20 <display_col+0x304>)
 8000a32:	f000 fe8c 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, RESET);
 8000a36:	2200      	movs	r2, #0
 8000a38:	2140      	movs	r1, #64	; 0x40
 8000a3a:	4839      	ldr	r0, [pc, #228]	; (8000b20 <display_col+0x304>)
 8000a3c:	f000 fe87 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, SET);
 8000a40:	2201      	movs	r2, #1
 8000a42:	2120      	movs	r1, #32
 8000a44:	4836      	ldr	r0, [pc, #216]	; (8000b20 <display_col+0x304>)
 8000a46:	f000 fe82 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, RESET);
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a50:	4835      	ldr	r0, [pc, #212]	; (8000b28 <display_col+0x30c>)
 8000a52:	f000 fe7c 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, RESET);
 8000a56:	2200      	movs	r2, #0
 8000a58:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a5c:	4832      	ldr	r0, [pc, #200]	; (8000b28 <display_col+0x30c>)
 8000a5e:	f000 fe76 	bl	800174e <HAL_GPIO_WritePin>
		break;
 8000a62:	e058      	b.n	8000b16 <display_col+0x2fa>
	case 7:
		HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, RESET);
 8000a64:	2200      	movs	r2, #0
 8000a66:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a6a:	482d      	ldr	r0, [pc, #180]	; (8000b20 <display_col+0x304>)
 8000a6c:	f000 fe6f 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, RESET);
 8000a70:	2200      	movs	r2, #0
 8000a72:	2180      	movs	r1, #128	; 0x80
 8000a74:	482b      	ldr	r0, [pc, #172]	; (8000b24 <display_col+0x308>)
 8000a76:	f000 fe6a 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, RESET);
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	2140      	movs	r1, #64	; 0x40
 8000a7e:	482a      	ldr	r0, [pc, #168]	; (8000b28 <display_col+0x30c>)
 8000a80:	f000 fe65 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, RESET);
 8000a84:	2200      	movs	r2, #0
 8000a86:	2180      	movs	r1, #128	; 0x80
 8000a88:	4825      	ldr	r0, [pc, #148]	; (8000b20 <display_col+0x304>)
 8000a8a:	f000 fe60 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, RESET);
 8000a8e:	2200      	movs	r2, #0
 8000a90:	2140      	movs	r1, #64	; 0x40
 8000a92:	4823      	ldr	r0, [pc, #140]	; (8000b20 <display_col+0x304>)
 8000a94:	f000 fe5b 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, RESET);
 8000a98:	2200      	movs	r2, #0
 8000a9a:	2120      	movs	r1, #32
 8000a9c:	4820      	ldr	r0, [pc, #128]	; (8000b20 <display_col+0x304>)
 8000a9e:	f000 fe56 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, SET);
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000aa8:	481f      	ldr	r0, [pc, #124]	; (8000b28 <display_col+0x30c>)
 8000aaa:	f000 fe50 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, RESET);
 8000aae:	2200      	movs	r2, #0
 8000ab0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ab4:	481c      	ldr	r0, [pc, #112]	; (8000b28 <display_col+0x30c>)
 8000ab6:	f000 fe4a 	bl	800174e <HAL_GPIO_WritePin>
		break;
 8000aba:	e02c      	b.n	8000b16 <display_col+0x2fa>
	case 8:
		HAL_GPIO_WritePin(ENM0_GPIO_Port, ENM0_Pin, RESET);
 8000abc:	2200      	movs	r2, #0
 8000abe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ac2:	4817      	ldr	r0, [pc, #92]	; (8000b20 <display_col+0x304>)
 8000ac4:	f000 fe43 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, RESET);
 8000ac8:	2200      	movs	r2, #0
 8000aca:	2180      	movs	r1, #128	; 0x80
 8000acc:	4815      	ldr	r0, [pc, #84]	; (8000b24 <display_col+0x308>)
 8000ace:	f000 fe3e 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM2_GPIO_Port, ENM2_Pin, RESET);
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	2140      	movs	r1, #64	; 0x40
 8000ad6:	4814      	ldr	r0, [pc, #80]	; (8000b28 <display_col+0x30c>)
 8000ad8:	f000 fe39 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM3_GPIO_Port, ENM3_Pin, RESET);
 8000adc:	2200      	movs	r2, #0
 8000ade:	2180      	movs	r1, #128	; 0x80
 8000ae0:	480f      	ldr	r0, [pc, #60]	; (8000b20 <display_col+0x304>)
 8000ae2:	f000 fe34 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM4_GPIO_Port, ENM4_Pin, RESET);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2140      	movs	r1, #64	; 0x40
 8000aea:	480d      	ldr	r0, [pc, #52]	; (8000b20 <display_col+0x304>)
 8000aec:	f000 fe2f 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM5_GPIO_Port, ENM5_Pin, RESET);
 8000af0:	2200      	movs	r2, #0
 8000af2:	2120      	movs	r1, #32
 8000af4:	480a      	ldr	r0, [pc, #40]	; (8000b20 <display_col+0x304>)
 8000af6:	f000 fe2a 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM6_GPIO_Port, ENM6_Pin, RESET);
 8000afa:	2200      	movs	r2, #0
 8000afc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b00:	4809      	ldr	r0, [pc, #36]	; (8000b28 <display_col+0x30c>)
 8000b02:	f000 fe24 	bl	800174e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ENM7_GPIO_Port, ENM7_Pin, SET);
 8000b06:	2201      	movs	r2, #1
 8000b08:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b0c:	4806      	ldr	r0, [pc, #24]	; (8000b28 <display_col+0x30c>)
 8000b0e:	f000 fe1e 	bl	800174e <HAL_GPIO_WritePin>
		break;
 8000b12:	e000      	b.n	8000b16 <display_col+0x2fa>
	default:
		break;
 8000b14:	bf00      	nop
	}
}
 8000b16:	bf00      	nop
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	40010800 	.word	0x40010800
 8000b24:	40011000 	.word	0x40011000
 8000b28:	40010c00 	.word	0x40010c00

08000b2c <display_row>:
void display_row(uint8_t buffer){
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	4603      	mov	r3, r0
 8000b34:	71fb      	strb	r3, [r7, #7]
	if((buffer & 0x01) == 0x01 ){
 8000b36:	79fb      	ldrb	r3, [r7, #7]
 8000b38:	f003 0301 	and.w	r3, r3, #1
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d005      	beq.n	8000b4c <display_row+0x20>
		HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, SET);
 8000b40:	2201      	movs	r2, #1
 8000b42:	2108      	movs	r1, #8
 8000b44:	4840      	ldr	r0, [pc, #256]	; (8000c48 <display_row+0x11c>)
 8000b46:	f000 fe02 	bl	800174e <HAL_GPIO_WritePin>
 8000b4a:	e004      	b.n	8000b56 <display_row+0x2a>
	}
	else HAL_GPIO_WritePin(ROW0_GPIO_Port, ROW0_Pin, RESET);
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	2108      	movs	r1, #8
 8000b50:	483d      	ldr	r0, [pc, #244]	; (8000c48 <display_row+0x11c>)
 8000b52:	f000 fdfc 	bl	800174e <HAL_GPIO_WritePin>
	if((buffer & 0x02) == 0x02 ){
 8000b56:	79fb      	ldrb	r3, [r7, #7]
 8000b58:	f003 0302 	and.w	r3, r3, #2
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d005      	beq.n	8000b6c <display_row+0x40>
		HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, SET);
 8000b60:	2201      	movs	r2, #1
 8000b62:	2104      	movs	r1, #4
 8000b64:	4838      	ldr	r0, [pc, #224]	; (8000c48 <display_row+0x11c>)
 8000b66:	f000 fdf2 	bl	800174e <HAL_GPIO_WritePin>
 8000b6a:	e004      	b.n	8000b76 <display_row+0x4a>
	}
	else HAL_GPIO_WritePin(ROW1_GPIO_Port, ROW1_Pin, RESET);
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	2104      	movs	r1, #4
 8000b70:	4835      	ldr	r0, [pc, #212]	; (8000c48 <display_row+0x11c>)
 8000b72:	f000 fdec 	bl	800174e <HAL_GPIO_WritePin>
	if((buffer & 0x04) == 0x04 ){
 8000b76:	79fb      	ldrb	r3, [r7, #7]
 8000b78:	f003 0304 	and.w	r3, r3, #4
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d006      	beq.n	8000b8e <display_row+0x62>
		HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, SET);
 8000b80:	2201      	movs	r2, #1
 8000b82:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b86:	4830      	ldr	r0, [pc, #192]	; (8000c48 <display_row+0x11c>)
 8000b88:	f000 fde1 	bl	800174e <HAL_GPIO_WritePin>
 8000b8c:	e005      	b.n	8000b9a <display_row+0x6e>
	}
	else HAL_GPIO_WritePin(ROW2_GPIO_Port, ROW2_Pin, RESET);
 8000b8e:	2200      	movs	r2, #0
 8000b90:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b94:	482c      	ldr	r0, [pc, #176]	; (8000c48 <display_row+0x11c>)
 8000b96:	f000 fdda 	bl	800174e <HAL_GPIO_WritePin>
	if((buffer & 0x08) == 0x08 ){
 8000b9a:	79fb      	ldrb	r3, [r7, #7]
 8000b9c:	f003 0308 	and.w	r3, r3, #8
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d005      	beq.n	8000bb0 <display_row+0x84>
		HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, SET);
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	2108      	movs	r1, #8
 8000ba8:	4828      	ldr	r0, [pc, #160]	; (8000c4c <display_row+0x120>)
 8000baa:	f000 fdd0 	bl	800174e <HAL_GPIO_WritePin>
 8000bae:	e004      	b.n	8000bba <display_row+0x8e>
	}
	else HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, RESET);
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	2108      	movs	r1, #8
 8000bb4:	4825      	ldr	r0, [pc, #148]	; (8000c4c <display_row+0x120>)
 8000bb6:	f000 fdca 	bl	800174e <HAL_GPIO_WritePin>
	if((buffer & 0x10) == 0x10 ){
 8000bba:	79fb      	ldrb	r3, [r7, #7]
 8000bbc:	f003 0310 	and.w	r3, r3, #16
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d005      	beq.n	8000bd0 <display_row+0xa4>
		HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, SET);
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	2120      	movs	r1, #32
 8000bc8:	4820      	ldr	r0, [pc, #128]	; (8000c4c <display_row+0x120>)
 8000bca:	f000 fdc0 	bl	800174e <HAL_GPIO_WritePin>
 8000bce:	e004      	b.n	8000bda <display_row+0xae>
	}
	else HAL_GPIO_WritePin(ROW4_GPIO_Port, ROW4_Pin, RESET);
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	2120      	movs	r1, #32
 8000bd4:	481d      	ldr	r0, [pc, #116]	; (8000c4c <display_row+0x120>)
 8000bd6:	f000 fdba 	bl	800174e <HAL_GPIO_WritePin>
	if((buffer & 0x20) == 0x20 ){
 8000bda:	79fb      	ldrb	r3, [r7, #7]
 8000bdc:	f003 0320 	and.w	r3, r3, #32
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d005      	beq.n	8000bf0 <display_row+0xc4>
		HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, SET);
 8000be4:	2201      	movs	r2, #1
 8000be6:	2110      	movs	r1, #16
 8000be8:	4818      	ldr	r0, [pc, #96]	; (8000c4c <display_row+0x120>)
 8000bea:	f000 fdb0 	bl	800174e <HAL_GPIO_WritePin>
 8000bee:	e004      	b.n	8000bfa <display_row+0xce>
	}
	else HAL_GPIO_WritePin(ROW5_GPIO_Port, ROW5_Pin, RESET);
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	2110      	movs	r1, #16
 8000bf4:	4815      	ldr	r0, [pc, #84]	; (8000c4c <display_row+0x120>)
 8000bf6:	f000 fdaa 	bl	800174e <HAL_GPIO_WritePin>
	if((buffer & 0x40) == 0x40 ){
 8000bfa:	79fb      	ldrb	r3, [r7, #7]
 8000bfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d006      	beq.n	8000c12 <display_row+0xe6>
		HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, SET);
 8000c04:	2201      	movs	r2, #1
 8000c06:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c0a:	4810      	ldr	r0, [pc, #64]	; (8000c4c <display_row+0x120>)
 8000c0c:	f000 fd9f 	bl	800174e <HAL_GPIO_WritePin>
 8000c10:	e005      	b.n	8000c1e <display_row+0xf2>
	}
	else HAL_GPIO_WritePin(ROW6_GPIO_Port, ROW6_Pin, RESET);
 8000c12:	2200      	movs	r2, #0
 8000c14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c18:	480c      	ldr	r0, [pc, #48]	; (8000c4c <display_row+0x120>)
 8000c1a:	f000 fd98 	bl	800174e <HAL_GPIO_WritePin>
	if((buffer & 0x80) == 0x80 ){
 8000c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	da06      	bge.n	8000c34 <display_row+0x108>
		HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, SET);
 8000c26:	2201      	movs	r2, #1
 8000c28:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c2c:	4806      	ldr	r0, [pc, #24]	; (8000c48 <display_row+0x11c>)
 8000c2e:	f000 fd8e 	bl	800174e <HAL_GPIO_WritePin>
	}
	else HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, RESET);
}
 8000c32:	e005      	b.n	8000c40 <display_row+0x114>
	else HAL_GPIO_WritePin(ROW7_GPIO_Port, ROW7_Pin, RESET);
 8000c34:	2200      	movs	r2, #0
 8000c36:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c3a:	4803      	ldr	r0, [pc, #12]	; (8000c48 <display_row+0x11c>)
 8000c3c:	f000 fd87 	bl	800174e <HAL_GPIO_WritePin>
}
 8000c40:	bf00      	nop
 8000c42:	3708      	adds	r7, #8
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	40010800 	.word	0x40010800
 8000c4c:	40010c00 	.word	0x40010c00

08000c50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c54:	f000 fa70 	bl	8001138 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c58:	f000 f80c 	bl	8000c74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c5c:	f000 f892 	bl	8000d84 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000c60:	f000 f844 	bl	8000cec <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (& htim2 );
 8000c64:	4802      	ldr	r0, [pc, #8]	; (8000c70 <main+0x20>)
 8000c66:	f001 f9cf 	bl	8002008 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 controlLedMatrix();
 8000c6a:	f7ff fc7f 	bl	800056c <controlLedMatrix>
 8000c6e:	e7fc      	b.n	8000c6a <main+0x1a>
 8000c70:	200001ac 	.word	0x200001ac

08000c74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b090      	sub	sp, #64	; 0x40
 8000c78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c7a:	f107 0318 	add.w	r3, r7, #24
 8000c7e:	2228      	movs	r2, #40	; 0x28
 8000c80:	2100      	movs	r1, #0
 8000c82:	4618      	mov	r0, r3
 8000c84:	f001 fd92 	bl	80027ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c88:	1d3b      	adds	r3, r7, #4
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	601a      	str	r2, [r3, #0]
 8000c8e:	605a      	str	r2, [r3, #4]
 8000c90:	609a      	str	r2, [r3, #8]
 8000c92:	60da      	str	r2, [r3, #12]
 8000c94:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c96:	2302      	movs	r3, #2
 8000c98:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c9e:	2310      	movs	r3, #16
 8000ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ca6:	f107 0318 	add.w	r3, r7, #24
 8000caa:	4618      	mov	r0, r3
 8000cac:	f000 fd80 	bl	80017b0 <HAL_RCC_OscConfig>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000cb6:	f000 f8f5 	bl	8000ea4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cba:	230f      	movs	r3, #15
 8000cbc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000cce:	1d3b      	adds	r3, r7, #4
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f000 ffec 	bl	8001cb0 <HAL_RCC_ClockConfig>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000cde:	f000 f8e1 	bl	8000ea4 <Error_Handler>
  }
}
 8000ce2:	bf00      	nop
 8000ce4:	3740      	adds	r7, #64	; 0x40
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
	...

08000cec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b086      	sub	sp, #24
 8000cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cf2:	f107 0308 	add.w	r3, r7, #8
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	601a      	str	r2, [r3, #0]
 8000cfa:	605a      	str	r2, [r3, #4]
 8000cfc:	609a      	str	r2, [r3, #8]
 8000cfe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d00:	463b      	mov	r3, r7
 8000d02:	2200      	movs	r2, #0
 8000d04:	601a      	str	r2, [r3, #0]
 8000d06:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d08:	4b1d      	ldr	r3, [pc, #116]	; (8000d80 <MX_TIM2_Init+0x94>)
 8000d0a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d0e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 799;
 8000d10:	4b1b      	ldr	r3, [pc, #108]	; (8000d80 <MX_TIM2_Init+0x94>)
 8000d12:	f240 321f 	movw	r2, #799	; 0x31f
 8000d16:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d18:	4b19      	ldr	r3, [pc, #100]	; (8000d80 <MX_TIM2_Init+0x94>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000d1e:	4b18      	ldr	r3, [pc, #96]	; (8000d80 <MX_TIM2_Init+0x94>)
 8000d20:	2209      	movs	r2, #9
 8000d22:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d24:	4b16      	ldr	r3, [pc, #88]	; (8000d80 <MX_TIM2_Init+0x94>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d2a:	4b15      	ldr	r3, [pc, #84]	; (8000d80 <MX_TIM2_Init+0x94>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d30:	4813      	ldr	r0, [pc, #76]	; (8000d80 <MX_TIM2_Init+0x94>)
 8000d32:	f001 f919 	bl	8001f68 <HAL_TIM_Base_Init>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000d3c:	f000 f8b2 	bl	8000ea4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d44:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d46:	f107 0308 	add.w	r3, r7, #8
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	480c      	ldr	r0, [pc, #48]	; (8000d80 <MX_TIM2_Init+0x94>)
 8000d4e:	f001 fab5 	bl	80022bc <HAL_TIM_ConfigClockSource>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d58:	f000 f8a4 	bl	8000ea4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d60:	2300      	movs	r3, #0
 8000d62:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d64:	463b      	mov	r3, r7
 8000d66:	4619      	mov	r1, r3
 8000d68:	4805      	ldr	r0, [pc, #20]	; (8000d80 <MX_TIM2_Init+0x94>)
 8000d6a:	f001 fc8b 	bl	8002684 <HAL_TIMEx_MasterConfigSynchronization>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000d74:	f000 f896 	bl	8000ea4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d78:	bf00      	nop
 8000d7a:	3718      	adds	r7, #24
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	200001ac 	.word	0x200001ac

08000d84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b088      	sub	sp, #32
 8000d88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d8a:	f107 0310 	add.w	r3, r7, #16
 8000d8e:	2200      	movs	r2, #0
 8000d90:	601a      	str	r2, [r3, #0]
 8000d92:	605a      	str	r2, [r3, #4]
 8000d94:	609a      	str	r2, [r3, #8]
 8000d96:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d98:	4b38      	ldr	r3, [pc, #224]	; (8000e7c <MX_GPIO_Init+0xf8>)
 8000d9a:	699b      	ldr	r3, [r3, #24]
 8000d9c:	4a37      	ldr	r2, [pc, #220]	; (8000e7c <MX_GPIO_Init+0xf8>)
 8000d9e:	f043 0310 	orr.w	r3, r3, #16
 8000da2:	6193      	str	r3, [r2, #24]
 8000da4:	4b35      	ldr	r3, [pc, #212]	; (8000e7c <MX_GPIO_Init+0xf8>)
 8000da6:	699b      	ldr	r3, [r3, #24]
 8000da8:	f003 0310 	and.w	r3, r3, #16
 8000dac:	60fb      	str	r3, [r7, #12]
 8000dae:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db0:	4b32      	ldr	r3, [pc, #200]	; (8000e7c <MX_GPIO_Init+0xf8>)
 8000db2:	699b      	ldr	r3, [r3, #24]
 8000db4:	4a31      	ldr	r2, [pc, #196]	; (8000e7c <MX_GPIO_Init+0xf8>)
 8000db6:	f043 0304 	orr.w	r3, r3, #4
 8000dba:	6193      	str	r3, [r2, #24]
 8000dbc:	4b2f      	ldr	r3, [pc, #188]	; (8000e7c <MX_GPIO_Init+0xf8>)
 8000dbe:	699b      	ldr	r3, [r3, #24]
 8000dc0:	f003 0304 	and.w	r3, r3, #4
 8000dc4:	60bb      	str	r3, [r7, #8]
 8000dc6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dc8:	4b2c      	ldr	r3, [pc, #176]	; (8000e7c <MX_GPIO_Init+0xf8>)
 8000dca:	699b      	ldr	r3, [r3, #24]
 8000dcc:	4a2b      	ldr	r2, [pc, #172]	; (8000e7c <MX_GPIO_Init+0xf8>)
 8000dce:	f043 0308 	orr.w	r3, r3, #8
 8000dd2:	6193      	str	r3, [r2, #24]
 8000dd4:	4b29      	ldr	r3, [pc, #164]	; (8000e7c <MX_GPIO_Init+0xf8>)
 8000dd6:	699b      	ldr	r3, [r3, #24]
 8000dd8:	f003 0308 	and.w	r3, r3, #8
 8000ddc:	607b      	str	r3, [r7, #4]
 8000dde:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_NORMAL_MODE_Pin|ROW1_Pin|ROW0_Pin|LED_CHAR_MODE_Pin
 8000de0:	2200      	movs	r2, #0
 8000de2:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8000de6:	4826      	ldr	r0, [pc, #152]	; (8000e80 <MX_GPIO_Init+0xfc>)
 8000de8:	f000 fcb1 	bl	800174e <HAL_GPIO_WritePin>
                          |ENM5_Pin|ENM4_Pin|ENM3_Pin|ROW7_Pin
                          |ENM0_Pin|ROW2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_ANI_MODE_Pin|ROW6_Pin|ROW3_Pin|ROW5_Pin
 8000dec:	2200      	movs	r2, #0
 8000dee:	f240 7179 	movw	r1, #1913	; 0x779
 8000df2:	4824      	ldr	r0, [pc, #144]	; (8000e84 <MX_GPIO_Init+0x100>)
 8000df4:	f000 fcab 	bl	800174e <HAL_GPIO_WritePin>
                          |ROW4_Pin|ENM2_Pin|ENM7_Pin|ENM6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENM1_GPIO_Port, ENM1_Pin, GPIO_PIN_RESET);
 8000df8:	2200      	movs	r2, #0
 8000dfa:	2180      	movs	r1, #128	; 0x80
 8000dfc:	4822      	ldr	r0, [pc, #136]	; (8000e88 <MX_GPIO_Init+0x104>)
 8000dfe:	f000 fca6 	bl	800174e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BUTTON_CHANGE_Pin BUTTON_MODE_Pin */
  GPIO_InitStruct.Pin = BUTTON_CHANGE_Pin|BUTTON_MODE_Pin;
 8000e02:	2303      	movs	r3, #3
 8000e04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e06:	2300      	movs	r3, #0
 8000e08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e0e:	f107 0310 	add.w	r3, r7, #16
 8000e12:	4619      	mov	r1, r3
 8000e14:	481c      	ldr	r0, [pc, #112]	; (8000e88 <MX_GPIO_Init+0x104>)
 8000e16:	f000 faff 	bl	8001418 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_NORMAL_MODE_Pin ROW1_Pin ROW0_Pin LED_CHAR_MODE_Pin
                           ENM5_Pin ENM4_Pin ENM3_Pin ROW7_Pin
                           ENM0_Pin ROW2_Pin */
  GPIO_InitStruct.Pin = LED_NORMAL_MODE_Pin|ROW1_Pin|ROW0_Pin|LED_CHAR_MODE_Pin
 8000e1a:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8000e1e:	613b      	str	r3, [r7, #16]
                          |ENM5_Pin|ENM4_Pin|ENM3_Pin|ROW7_Pin
                          |ENM0_Pin|ROW2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e20:	2301      	movs	r3, #1
 8000e22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e24:	2300      	movs	r3, #0
 8000e26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e28:	2302      	movs	r3, #2
 8000e2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e2c:	f107 0310 	add.w	r3, r7, #16
 8000e30:	4619      	mov	r1, r3
 8000e32:	4813      	ldr	r0, [pc, #76]	; (8000e80 <MX_GPIO_Init+0xfc>)
 8000e34:	f000 faf0 	bl	8001418 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_ANI_MODE_Pin ROW6_Pin ROW3_Pin ROW5_Pin
                           ROW4_Pin ENM2_Pin ENM7_Pin ENM6_Pin */
  GPIO_InitStruct.Pin = LED_ANI_MODE_Pin|ROW6_Pin|ROW3_Pin|ROW5_Pin
 8000e38:	f240 7379 	movw	r3, #1913	; 0x779
 8000e3c:	613b      	str	r3, [r7, #16]
                          |ROW4_Pin|ENM2_Pin|ENM7_Pin|ENM6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e42:	2300      	movs	r3, #0
 8000e44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e46:	2302      	movs	r3, #2
 8000e48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e4a:	f107 0310 	add.w	r3, r7, #16
 8000e4e:	4619      	mov	r1, r3
 8000e50:	480c      	ldr	r0, [pc, #48]	; (8000e84 <MX_GPIO_Init+0x100>)
 8000e52:	f000 fae1 	bl	8001418 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENM1_Pin */
  GPIO_InitStruct.Pin = ENM1_Pin;
 8000e56:	2380      	movs	r3, #128	; 0x80
 8000e58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e62:	2302      	movs	r3, #2
 8000e64:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENM1_GPIO_Port, &GPIO_InitStruct);
 8000e66:	f107 0310 	add.w	r3, r7, #16
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	4806      	ldr	r0, [pc, #24]	; (8000e88 <MX_GPIO_Init+0x104>)
 8000e6e:	f000 fad3 	bl	8001418 <HAL_GPIO_Init>

}
 8000e72:	bf00      	nop
 8000e74:	3720      	adds	r7, #32
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	40021000 	.word	0x40021000
 8000e80:	40010800 	.word	0x40010800
 8000e84:	40010c00 	.word	0x40010c00
 8000e88:	40011000 	.word	0x40011000

08000e8c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim ){
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
	timerRun();
 8000e94:	f000 f85a 	bl	8000f4c <timerRun>
	get_key_input_all();
 8000e98:	f7ff fb02 	bl	80004a0 <get_key_input_all>
}
 8000e9c:	bf00      	nop
 8000e9e:	3708      	adds	r7, #8
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}

08000ea4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ea8:	b672      	cpsid	i
}
 8000eaa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eac:	e7fe      	b.n	8000eac <Error_Handler+0x8>
	...

08000eb0 <setTimer1>:
int timer2_counter = 0;
int timer2_flag = 0;
int timer3_counter = 0;
int timer3_flag = 0;

void setTimer1(int duration){
 8000eb0:	b480      	push	{r7}
 8000eb2:	b083      	sub	sp, #12
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/DURATION_DIVIDE;
 8000eb8:	4b07      	ldr	r3, [pc, #28]	; (8000ed8 <setTimer1+0x28>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	687a      	ldr	r2, [r7, #4]
 8000ebe:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ec2:	4a06      	ldr	r2, [pc, #24]	; (8000edc <setTimer1+0x2c>)
 8000ec4:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8000ec6:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <setTimer1+0x30>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
}
 8000ecc:	bf00      	nop
 8000ece:	370c      	adds	r7, #12
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bc80      	pop	{r7}
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	20000130 	.word	0x20000130
 8000edc:	20000194 	.word	0x20000194
 8000ee0:	20000198 	.word	0x20000198

08000ee4 <setTimer2>:
void setTimer2(int duration){
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
	timer2_counter = duration/DURATION_DIVIDE;
 8000eec:	4b07      	ldr	r3, [pc, #28]	; (8000f0c <setTimer2+0x28>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	687a      	ldr	r2, [r7, #4]
 8000ef2:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ef6:	4a06      	ldr	r2, [pc, #24]	; (8000f10 <setTimer2+0x2c>)
 8000ef8:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8000efa:	4b06      	ldr	r3, [pc, #24]	; (8000f14 <setTimer2+0x30>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
}
 8000f00:	bf00      	nop
 8000f02:	370c      	adds	r7, #12
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bc80      	pop	{r7}
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	20000130 	.word	0x20000130
 8000f10:	2000019c 	.word	0x2000019c
 8000f14:	200001a0 	.word	0x200001a0

08000f18 <setTimer3>:
void setTimer3(int duration){
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
	timer3_counter = duration/DURATION_DIVIDE;
 8000f20:	4b07      	ldr	r3, [pc, #28]	; (8000f40 <setTimer3+0x28>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	687a      	ldr	r2, [r7, #4]
 8000f26:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f2a:	4a06      	ldr	r2, [pc, #24]	; (8000f44 <setTimer3+0x2c>)
 8000f2c:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8000f2e:	4b06      	ldr	r3, [pc, #24]	; (8000f48 <setTimer3+0x30>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]
}
 8000f34:	bf00      	nop
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bc80      	pop	{r7}
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	20000130 	.word	0x20000130
 8000f44:	200001a4 	.word	0x200001a4
 8000f48:	200001a8 	.word	0x200001a8

08000f4c <timerRun>:

void timerRun(){
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
	if(timer1_counter > 0){
 8000f50:	4b19      	ldr	r3, [pc, #100]	; (8000fb8 <timerRun+0x6c>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	dd0b      	ble.n	8000f70 <timerRun+0x24>
		timer1_counter--;
 8000f58:	4b17      	ldr	r3, [pc, #92]	; (8000fb8 <timerRun+0x6c>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	3b01      	subs	r3, #1
 8000f5e:	4a16      	ldr	r2, [pc, #88]	; (8000fb8 <timerRun+0x6c>)
 8000f60:	6013      	str	r3, [r2, #0]
		if(timer1_counter <= 0){
 8000f62:	4b15      	ldr	r3, [pc, #84]	; (8000fb8 <timerRun+0x6c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	dc02      	bgt.n	8000f70 <timerRun+0x24>
			timer1_flag = 1;
 8000f6a:	4b14      	ldr	r3, [pc, #80]	; (8000fbc <timerRun+0x70>)
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer2_counter > 0){
 8000f70:	4b13      	ldr	r3, [pc, #76]	; (8000fc0 <timerRun+0x74>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	dd0b      	ble.n	8000f90 <timerRun+0x44>
		timer2_counter--;
 8000f78:	4b11      	ldr	r3, [pc, #68]	; (8000fc0 <timerRun+0x74>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	3b01      	subs	r3, #1
 8000f7e:	4a10      	ldr	r2, [pc, #64]	; (8000fc0 <timerRun+0x74>)
 8000f80:	6013      	str	r3, [r2, #0]
		if(timer2_counter <= 0){
 8000f82:	4b0f      	ldr	r3, [pc, #60]	; (8000fc0 <timerRun+0x74>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	dc02      	bgt.n	8000f90 <timerRun+0x44>
			timer2_flag = 1;
 8000f8a:	4b0e      	ldr	r3, [pc, #56]	; (8000fc4 <timerRun+0x78>)
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer3_counter > 0){
 8000f90:	4b0d      	ldr	r3, [pc, #52]	; (8000fc8 <timerRun+0x7c>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	dd0b      	ble.n	8000fb0 <timerRun+0x64>
		timer3_counter--;
 8000f98:	4b0b      	ldr	r3, [pc, #44]	; (8000fc8 <timerRun+0x7c>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	3b01      	subs	r3, #1
 8000f9e:	4a0a      	ldr	r2, [pc, #40]	; (8000fc8 <timerRun+0x7c>)
 8000fa0:	6013      	str	r3, [r2, #0]
		if(timer3_counter <= 0){
 8000fa2:	4b09      	ldr	r3, [pc, #36]	; (8000fc8 <timerRun+0x7c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	dc02      	bgt.n	8000fb0 <timerRun+0x64>
			timer3_flag = 1;
 8000faa:	4b08      	ldr	r3, [pc, #32]	; (8000fcc <timerRun+0x80>)
 8000fac:	2201      	movs	r2, #1
 8000fae:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000fb0:	bf00      	nop
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bc80      	pop	{r7}
 8000fb6:	4770      	bx	lr
 8000fb8:	20000194 	.word	0x20000194
 8000fbc:	20000198 	.word	0x20000198
 8000fc0:	2000019c 	.word	0x2000019c
 8000fc4:	200001a0 	.word	0x200001a0
 8000fc8:	200001a4 	.word	0x200001a4
 8000fcc:	200001a8 	.word	0x200001a8

08000fd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b085      	sub	sp, #20
 8000fd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000fd6:	4b15      	ldr	r3, [pc, #84]	; (800102c <HAL_MspInit+0x5c>)
 8000fd8:	699b      	ldr	r3, [r3, #24]
 8000fda:	4a14      	ldr	r2, [pc, #80]	; (800102c <HAL_MspInit+0x5c>)
 8000fdc:	f043 0301 	orr.w	r3, r3, #1
 8000fe0:	6193      	str	r3, [r2, #24]
 8000fe2:	4b12      	ldr	r3, [pc, #72]	; (800102c <HAL_MspInit+0x5c>)
 8000fe4:	699b      	ldr	r3, [r3, #24]
 8000fe6:	f003 0301 	and.w	r3, r3, #1
 8000fea:	60bb      	str	r3, [r7, #8]
 8000fec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fee:	4b0f      	ldr	r3, [pc, #60]	; (800102c <HAL_MspInit+0x5c>)
 8000ff0:	69db      	ldr	r3, [r3, #28]
 8000ff2:	4a0e      	ldr	r2, [pc, #56]	; (800102c <HAL_MspInit+0x5c>)
 8000ff4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ff8:	61d3      	str	r3, [r2, #28]
 8000ffa:	4b0c      	ldr	r3, [pc, #48]	; (800102c <HAL_MspInit+0x5c>)
 8000ffc:	69db      	ldr	r3, [r3, #28]
 8000ffe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001002:	607b      	str	r3, [r7, #4]
 8001004:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001006:	4b0a      	ldr	r3, [pc, #40]	; (8001030 <HAL_MspInit+0x60>)
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	60fb      	str	r3, [r7, #12]
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001012:	60fb      	str	r3, [r7, #12]
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	4a04      	ldr	r2, [pc, #16]	; (8001030 <HAL_MspInit+0x60>)
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001022:	bf00      	nop
 8001024:	3714      	adds	r7, #20
 8001026:	46bd      	mov	sp, r7
 8001028:	bc80      	pop	{r7}
 800102a:	4770      	bx	lr
 800102c:	40021000 	.word	0x40021000
 8001030:	40010000 	.word	0x40010000

08001034 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001044:	d113      	bne.n	800106e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001046:	4b0c      	ldr	r3, [pc, #48]	; (8001078 <HAL_TIM_Base_MspInit+0x44>)
 8001048:	69db      	ldr	r3, [r3, #28]
 800104a:	4a0b      	ldr	r2, [pc, #44]	; (8001078 <HAL_TIM_Base_MspInit+0x44>)
 800104c:	f043 0301 	orr.w	r3, r3, #1
 8001050:	61d3      	str	r3, [r2, #28]
 8001052:	4b09      	ldr	r3, [pc, #36]	; (8001078 <HAL_TIM_Base_MspInit+0x44>)
 8001054:	69db      	ldr	r3, [r3, #28]
 8001056:	f003 0301 	and.w	r3, r3, #1
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800105e:	2200      	movs	r2, #0
 8001060:	2100      	movs	r1, #0
 8001062:	201c      	movs	r0, #28
 8001064:	f000 f9a1 	bl	80013aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001068:	201c      	movs	r0, #28
 800106a:	f000 f9ba 	bl	80013e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800106e:	bf00      	nop
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40021000 	.word	0x40021000

0800107c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001080:	e7fe      	b.n	8001080 <NMI_Handler+0x4>

08001082 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001082:	b480      	push	{r7}
 8001084:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001086:	e7fe      	b.n	8001086 <HardFault_Handler+0x4>

08001088 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800108c:	e7fe      	b.n	800108c <MemManage_Handler+0x4>

0800108e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800108e:	b480      	push	{r7}
 8001090:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001092:	e7fe      	b.n	8001092 <BusFault_Handler+0x4>

08001094 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001098:	e7fe      	b.n	8001098 <UsageFault_Handler+0x4>

0800109a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800109a:	b480      	push	{r7}
 800109c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800109e:	bf00      	nop
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bc80      	pop	{r7}
 80010a4:	4770      	bx	lr

080010a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010a6:	b480      	push	{r7}
 80010a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010aa:	bf00      	nop
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bc80      	pop	{r7}
 80010b0:	4770      	bx	lr

080010b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010b2:	b480      	push	{r7}
 80010b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010b6:	bf00      	nop
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bc80      	pop	{r7}
 80010bc:	4770      	bx	lr

080010be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010be:	b580      	push	{r7, lr}
 80010c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010c2:	f000 f87f 	bl	80011c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010c6:	bf00      	nop
 80010c8:	bd80      	pop	{r7, pc}
	...

080010cc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010d0:	4802      	ldr	r0, [pc, #8]	; (80010dc <TIM2_IRQHandler+0x10>)
 80010d2:	f000 ffeb 	bl	80020ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80010d6:	bf00      	nop
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	200001ac 	.word	0x200001ac

080010e0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bc80      	pop	{r7}
 80010ea:	4770      	bx	lr

080010ec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80010ec:	f7ff fff8 	bl	80010e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010f0:	480b      	ldr	r0, [pc, #44]	; (8001120 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80010f2:	490c      	ldr	r1, [pc, #48]	; (8001124 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80010f4:	4a0c      	ldr	r2, [pc, #48]	; (8001128 <LoopFillZerobss+0x16>)
  movs r3, #0
 80010f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010f8:	e002      	b.n	8001100 <LoopCopyDataInit>

080010fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010fe:	3304      	adds	r3, #4

08001100 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001100:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001102:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001104:	d3f9      	bcc.n	80010fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001106:	4a09      	ldr	r2, [pc, #36]	; (800112c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001108:	4c09      	ldr	r4, [pc, #36]	; (8001130 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800110a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800110c:	e001      	b.n	8001112 <LoopFillZerobss>

0800110e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800110e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001110:	3204      	adds	r2, #4

08001112 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001112:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001114:	d3fb      	bcc.n	800110e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001116:	f001 fb25 	bl	8002764 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800111a:	f7ff fd99 	bl	8000c50 <main>
  bx lr
 800111e:	4770      	bx	lr
  ldr r0, =_sdata
 8001120:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001124:	20000140 	.word	0x20000140
  ldr r2, =_sidata
 8001128:	08002800 	.word	0x08002800
  ldr r2, =_sbss
 800112c:	20000140 	.word	0x20000140
  ldr r4, =_ebss
 8001130:	200001f8 	.word	0x200001f8

08001134 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001134:	e7fe      	b.n	8001134 <ADC1_2_IRQHandler>
	...

08001138 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800113c:	4b08      	ldr	r3, [pc, #32]	; (8001160 <HAL_Init+0x28>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a07      	ldr	r2, [pc, #28]	; (8001160 <HAL_Init+0x28>)
 8001142:	f043 0310 	orr.w	r3, r3, #16
 8001146:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001148:	2003      	movs	r0, #3
 800114a:	f000 f923 	bl	8001394 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800114e:	200f      	movs	r0, #15
 8001150:	f000 f808 	bl	8001164 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001154:	f7ff ff3c 	bl	8000fd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001158:	2300      	movs	r3, #0
}
 800115a:	4618      	mov	r0, r3
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	40022000 	.word	0x40022000

08001164 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800116c:	4b12      	ldr	r3, [pc, #72]	; (80011b8 <HAL_InitTick+0x54>)
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	4b12      	ldr	r3, [pc, #72]	; (80011bc <HAL_InitTick+0x58>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	4619      	mov	r1, r3
 8001176:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800117a:	fbb3 f3f1 	udiv	r3, r3, r1
 800117e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001182:	4618      	mov	r0, r3
 8001184:	f000 f93b 	bl	80013fe <HAL_SYSTICK_Config>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800118e:	2301      	movs	r3, #1
 8001190:	e00e      	b.n	80011b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2b0f      	cmp	r3, #15
 8001196:	d80a      	bhi.n	80011ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001198:	2200      	movs	r2, #0
 800119a:	6879      	ldr	r1, [r7, #4]
 800119c:	f04f 30ff 	mov.w	r0, #4294967295
 80011a0:	f000 f903 	bl	80013aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011a4:	4a06      	ldr	r2, [pc, #24]	; (80011c0 <HAL_InitTick+0x5c>)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011aa:	2300      	movs	r3, #0
 80011ac:	e000      	b.n	80011b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011ae:	2301      	movs	r3, #1
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3708      	adds	r7, #8
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	20000134 	.word	0x20000134
 80011bc:	2000013c 	.word	0x2000013c
 80011c0:	20000138 	.word	0x20000138

080011c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011c8:	4b05      	ldr	r3, [pc, #20]	; (80011e0 <HAL_IncTick+0x1c>)
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	461a      	mov	r2, r3
 80011ce:	4b05      	ldr	r3, [pc, #20]	; (80011e4 <HAL_IncTick+0x20>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4413      	add	r3, r2
 80011d4:	4a03      	ldr	r2, [pc, #12]	; (80011e4 <HAL_IncTick+0x20>)
 80011d6:	6013      	str	r3, [r2, #0]
}
 80011d8:	bf00      	nop
 80011da:	46bd      	mov	sp, r7
 80011dc:	bc80      	pop	{r7}
 80011de:	4770      	bx	lr
 80011e0:	2000013c 	.word	0x2000013c
 80011e4:	200001f4 	.word	0x200001f4

080011e8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  return uwTick;
 80011ec:	4b02      	ldr	r3, [pc, #8]	; (80011f8 <HAL_GetTick+0x10>)
 80011ee:	681b      	ldr	r3, [r3, #0]
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bc80      	pop	{r7}
 80011f6:	4770      	bx	lr
 80011f8:	200001f4 	.word	0x200001f4

080011fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b085      	sub	sp, #20
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	f003 0307 	and.w	r3, r3, #7
 800120a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800120c:	4b0c      	ldr	r3, [pc, #48]	; (8001240 <__NVIC_SetPriorityGrouping+0x44>)
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001212:	68ba      	ldr	r2, [r7, #8]
 8001214:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001218:	4013      	ands	r3, r2
 800121a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001224:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001228:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800122c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800122e:	4a04      	ldr	r2, [pc, #16]	; (8001240 <__NVIC_SetPriorityGrouping+0x44>)
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	60d3      	str	r3, [r2, #12]
}
 8001234:	bf00      	nop
 8001236:	3714      	adds	r7, #20
 8001238:	46bd      	mov	sp, r7
 800123a:	bc80      	pop	{r7}
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	e000ed00 	.word	0xe000ed00

08001244 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001248:	4b04      	ldr	r3, [pc, #16]	; (800125c <__NVIC_GetPriorityGrouping+0x18>)
 800124a:	68db      	ldr	r3, [r3, #12]
 800124c:	0a1b      	lsrs	r3, r3, #8
 800124e:	f003 0307 	and.w	r3, r3, #7
}
 8001252:	4618      	mov	r0, r3
 8001254:	46bd      	mov	sp, r7
 8001256:	bc80      	pop	{r7}
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	e000ed00 	.word	0xe000ed00

08001260 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	4603      	mov	r3, r0
 8001268:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800126a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126e:	2b00      	cmp	r3, #0
 8001270:	db0b      	blt.n	800128a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001272:	79fb      	ldrb	r3, [r7, #7]
 8001274:	f003 021f 	and.w	r2, r3, #31
 8001278:	4906      	ldr	r1, [pc, #24]	; (8001294 <__NVIC_EnableIRQ+0x34>)
 800127a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800127e:	095b      	lsrs	r3, r3, #5
 8001280:	2001      	movs	r0, #1
 8001282:	fa00 f202 	lsl.w	r2, r0, r2
 8001286:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800128a:	bf00      	nop
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	bc80      	pop	{r7}
 8001292:	4770      	bx	lr
 8001294:	e000e100 	.word	0xe000e100

08001298 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	6039      	str	r1, [r7, #0]
 80012a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	db0a      	blt.n	80012c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	b2da      	uxtb	r2, r3
 80012b0:	490c      	ldr	r1, [pc, #48]	; (80012e4 <__NVIC_SetPriority+0x4c>)
 80012b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b6:	0112      	lsls	r2, r2, #4
 80012b8:	b2d2      	uxtb	r2, r2
 80012ba:	440b      	add	r3, r1
 80012bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012c0:	e00a      	b.n	80012d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	b2da      	uxtb	r2, r3
 80012c6:	4908      	ldr	r1, [pc, #32]	; (80012e8 <__NVIC_SetPriority+0x50>)
 80012c8:	79fb      	ldrb	r3, [r7, #7]
 80012ca:	f003 030f 	and.w	r3, r3, #15
 80012ce:	3b04      	subs	r3, #4
 80012d0:	0112      	lsls	r2, r2, #4
 80012d2:	b2d2      	uxtb	r2, r2
 80012d4:	440b      	add	r3, r1
 80012d6:	761a      	strb	r2, [r3, #24]
}
 80012d8:	bf00      	nop
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	bc80      	pop	{r7}
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	e000e100 	.word	0xe000e100
 80012e8:	e000ed00 	.word	0xe000ed00

080012ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b089      	sub	sp, #36	; 0x24
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	60f8      	str	r0, [r7, #12]
 80012f4:	60b9      	str	r1, [r7, #8]
 80012f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	f003 0307 	and.w	r3, r3, #7
 80012fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	f1c3 0307 	rsb	r3, r3, #7
 8001306:	2b04      	cmp	r3, #4
 8001308:	bf28      	it	cs
 800130a:	2304      	movcs	r3, #4
 800130c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	3304      	adds	r3, #4
 8001312:	2b06      	cmp	r3, #6
 8001314:	d902      	bls.n	800131c <NVIC_EncodePriority+0x30>
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	3b03      	subs	r3, #3
 800131a:	e000      	b.n	800131e <NVIC_EncodePriority+0x32>
 800131c:	2300      	movs	r3, #0
 800131e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001320:	f04f 32ff 	mov.w	r2, #4294967295
 8001324:	69bb      	ldr	r3, [r7, #24]
 8001326:	fa02 f303 	lsl.w	r3, r2, r3
 800132a:	43da      	mvns	r2, r3
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	401a      	ands	r2, r3
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001334:	f04f 31ff 	mov.w	r1, #4294967295
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	fa01 f303 	lsl.w	r3, r1, r3
 800133e:	43d9      	mvns	r1, r3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001344:	4313      	orrs	r3, r2
         );
}
 8001346:	4618      	mov	r0, r3
 8001348:	3724      	adds	r7, #36	; 0x24
 800134a:	46bd      	mov	sp, r7
 800134c:	bc80      	pop	{r7}
 800134e:	4770      	bx	lr

08001350 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	3b01      	subs	r3, #1
 800135c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001360:	d301      	bcc.n	8001366 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001362:	2301      	movs	r3, #1
 8001364:	e00f      	b.n	8001386 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001366:	4a0a      	ldr	r2, [pc, #40]	; (8001390 <SysTick_Config+0x40>)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3b01      	subs	r3, #1
 800136c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800136e:	210f      	movs	r1, #15
 8001370:	f04f 30ff 	mov.w	r0, #4294967295
 8001374:	f7ff ff90 	bl	8001298 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001378:	4b05      	ldr	r3, [pc, #20]	; (8001390 <SysTick_Config+0x40>)
 800137a:	2200      	movs	r2, #0
 800137c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800137e:	4b04      	ldr	r3, [pc, #16]	; (8001390 <SysTick_Config+0x40>)
 8001380:	2207      	movs	r2, #7
 8001382:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	e000e010 	.word	0xe000e010

08001394 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f7ff ff2d 	bl	80011fc <__NVIC_SetPriorityGrouping>
}
 80013a2:	bf00      	nop
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}

080013aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013aa:	b580      	push	{r7, lr}
 80013ac:	b086      	sub	sp, #24
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	4603      	mov	r3, r0
 80013b2:	60b9      	str	r1, [r7, #8]
 80013b4:	607a      	str	r2, [r7, #4]
 80013b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013b8:	2300      	movs	r3, #0
 80013ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013bc:	f7ff ff42 	bl	8001244 <__NVIC_GetPriorityGrouping>
 80013c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	68b9      	ldr	r1, [r7, #8]
 80013c6:	6978      	ldr	r0, [r7, #20]
 80013c8:	f7ff ff90 	bl	80012ec <NVIC_EncodePriority>
 80013cc:	4602      	mov	r2, r0
 80013ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013d2:	4611      	mov	r1, r2
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff ff5f 	bl	8001298 <__NVIC_SetPriority>
}
 80013da:	bf00      	nop
 80013dc:	3718      	adds	r7, #24
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}

080013e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	b082      	sub	sp, #8
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	4603      	mov	r3, r0
 80013ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff ff35 	bl	8001260 <__NVIC_EnableIRQ>
}
 80013f6:	bf00      	nop
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}

080013fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013fe:	b580      	push	{r7, lr}
 8001400:	b082      	sub	sp, #8
 8001402:	af00      	add	r7, sp, #0
 8001404:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001406:	6878      	ldr	r0, [r7, #4]
 8001408:	f7ff ffa2 	bl	8001350 <SysTick_Config>
 800140c:	4603      	mov	r3, r0
}
 800140e:	4618      	mov	r0, r3
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
	...

08001418 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001418:	b480      	push	{r7}
 800141a:	b08b      	sub	sp, #44	; 0x2c
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001422:	2300      	movs	r3, #0
 8001424:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001426:	2300      	movs	r3, #0
 8001428:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800142a:	e169      	b.n	8001700 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800142c:	2201      	movs	r2, #1
 800142e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001430:	fa02 f303 	lsl.w	r3, r2, r3
 8001434:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	69fa      	ldr	r2, [r7, #28]
 800143c:	4013      	ands	r3, r2
 800143e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	69fb      	ldr	r3, [r7, #28]
 8001444:	429a      	cmp	r2, r3
 8001446:	f040 8158 	bne.w	80016fa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	4a9a      	ldr	r2, [pc, #616]	; (80016b8 <HAL_GPIO_Init+0x2a0>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d05e      	beq.n	8001512 <HAL_GPIO_Init+0xfa>
 8001454:	4a98      	ldr	r2, [pc, #608]	; (80016b8 <HAL_GPIO_Init+0x2a0>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d875      	bhi.n	8001546 <HAL_GPIO_Init+0x12e>
 800145a:	4a98      	ldr	r2, [pc, #608]	; (80016bc <HAL_GPIO_Init+0x2a4>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d058      	beq.n	8001512 <HAL_GPIO_Init+0xfa>
 8001460:	4a96      	ldr	r2, [pc, #600]	; (80016bc <HAL_GPIO_Init+0x2a4>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d86f      	bhi.n	8001546 <HAL_GPIO_Init+0x12e>
 8001466:	4a96      	ldr	r2, [pc, #600]	; (80016c0 <HAL_GPIO_Init+0x2a8>)
 8001468:	4293      	cmp	r3, r2
 800146a:	d052      	beq.n	8001512 <HAL_GPIO_Init+0xfa>
 800146c:	4a94      	ldr	r2, [pc, #592]	; (80016c0 <HAL_GPIO_Init+0x2a8>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d869      	bhi.n	8001546 <HAL_GPIO_Init+0x12e>
 8001472:	4a94      	ldr	r2, [pc, #592]	; (80016c4 <HAL_GPIO_Init+0x2ac>)
 8001474:	4293      	cmp	r3, r2
 8001476:	d04c      	beq.n	8001512 <HAL_GPIO_Init+0xfa>
 8001478:	4a92      	ldr	r2, [pc, #584]	; (80016c4 <HAL_GPIO_Init+0x2ac>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d863      	bhi.n	8001546 <HAL_GPIO_Init+0x12e>
 800147e:	4a92      	ldr	r2, [pc, #584]	; (80016c8 <HAL_GPIO_Init+0x2b0>)
 8001480:	4293      	cmp	r3, r2
 8001482:	d046      	beq.n	8001512 <HAL_GPIO_Init+0xfa>
 8001484:	4a90      	ldr	r2, [pc, #576]	; (80016c8 <HAL_GPIO_Init+0x2b0>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d85d      	bhi.n	8001546 <HAL_GPIO_Init+0x12e>
 800148a:	2b12      	cmp	r3, #18
 800148c:	d82a      	bhi.n	80014e4 <HAL_GPIO_Init+0xcc>
 800148e:	2b12      	cmp	r3, #18
 8001490:	d859      	bhi.n	8001546 <HAL_GPIO_Init+0x12e>
 8001492:	a201      	add	r2, pc, #4	; (adr r2, 8001498 <HAL_GPIO_Init+0x80>)
 8001494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001498:	08001513 	.word	0x08001513
 800149c:	080014ed 	.word	0x080014ed
 80014a0:	080014ff 	.word	0x080014ff
 80014a4:	08001541 	.word	0x08001541
 80014a8:	08001547 	.word	0x08001547
 80014ac:	08001547 	.word	0x08001547
 80014b0:	08001547 	.word	0x08001547
 80014b4:	08001547 	.word	0x08001547
 80014b8:	08001547 	.word	0x08001547
 80014bc:	08001547 	.word	0x08001547
 80014c0:	08001547 	.word	0x08001547
 80014c4:	08001547 	.word	0x08001547
 80014c8:	08001547 	.word	0x08001547
 80014cc:	08001547 	.word	0x08001547
 80014d0:	08001547 	.word	0x08001547
 80014d4:	08001547 	.word	0x08001547
 80014d8:	08001547 	.word	0x08001547
 80014dc:	080014f5 	.word	0x080014f5
 80014e0:	08001509 	.word	0x08001509
 80014e4:	4a79      	ldr	r2, [pc, #484]	; (80016cc <HAL_GPIO_Init+0x2b4>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d013      	beq.n	8001512 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80014ea:	e02c      	b.n	8001546 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	68db      	ldr	r3, [r3, #12]
 80014f0:	623b      	str	r3, [r7, #32]
          break;
 80014f2:	e029      	b.n	8001548 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	68db      	ldr	r3, [r3, #12]
 80014f8:	3304      	adds	r3, #4
 80014fa:	623b      	str	r3, [r7, #32]
          break;
 80014fc:	e024      	b.n	8001548 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	68db      	ldr	r3, [r3, #12]
 8001502:	3308      	adds	r3, #8
 8001504:	623b      	str	r3, [r7, #32]
          break;
 8001506:	e01f      	b.n	8001548 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	330c      	adds	r3, #12
 800150e:	623b      	str	r3, [r7, #32]
          break;
 8001510:	e01a      	b.n	8001548 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	689b      	ldr	r3, [r3, #8]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d102      	bne.n	8001520 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800151a:	2304      	movs	r3, #4
 800151c:	623b      	str	r3, [r7, #32]
          break;
 800151e:	e013      	b.n	8001548 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	689b      	ldr	r3, [r3, #8]
 8001524:	2b01      	cmp	r3, #1
 8001526:	d105      	bne.n	8001534 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001528:	2308      	movs	r3, #8
 800152a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	69fa      	ldr	r2, [r7, #28]
 8001530:	611a      	str	r2, [r3, #16]
          break;
 8001532:	e009      	b.n	8001548 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001534:	2308      	movs	r3, #8
 8001536:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	69fa      	ldr	r2, [r7, #28]
 800153c:	615a      	str	r2, [r3, #20]
          break;
 800153e:	e003      	b.n	8001548 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001540:	2300      	movs	r3, #0
 8001542:	623b      	str	r3, [r7, #32]
          break;
 8001544:	e000      	b.n	8001548 <HAL_GPIO_Init+0x130>
          break;
 8001546:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001548:	69bb      	ldr	r3, [r7, #24]
 800154a:	2bff      	cmp	r3, #255	; 0xff
 800154c:	d801      	bhi.n	8001552 <HAL_GPIO_Init+0x13a>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	e001      	b.n	8001556 <HAL_GPIO_Init+0x13e>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	3304      	adds	r3, #4
 8001556:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001558:	69bb      	ldr	r3, [r7, #24]
 800155a:	2bff      	cmp	r3, #255	; 0xff
 800155c:	d802      	bhi.n	8001564 <HAL_GPIO_Init+0x14c>
 800155e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	e002      	b.n	800156a <HAL_GPIO_Init+0x152>
 8001564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001566:	3b08      	subs	r3, #8
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	210f      	movs	r1, #15
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	fa01 f303 	lsl.w	r3, r1, r3
 8001578:	43db      	mvns	r3, r3
 800157a:	401a      	ands	r2, r3
 800157c:	6a39      	ldr	r1, [r7, #32]
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	fa01 f303 	lsl.w	r3, r1, r3
 8001584:	431a      	orrs	r2, r3
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001592:	2b00      	cmp	r3, #0
 8001594:	f000 80b1 	beq.w	80016fa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001598:	4b4d      	ldr	r3, [pc, #308]	; (80016d0 <HAL_GPIO_Init+0x2b8>)
 800159a:	699b      	ldr	r3, [r3, #24]
 800159c:	4a4c      	ldr	r2, [pc, #304]	; (80016d0 <HAL_GPIO_Init+0x2b8>)
 800159e:	f043 0301 	orr.w	r3, r3, #1
 80015a2:	6193      	str	r3, [r2, #24]
 80015a4:	4b4a      	ldr	r3, [pc, #296]	; (80016d0 <HAL_GPIO_Init+0x2b8>)
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	f003 0301 	and.w	r3, r3, #1
 80015ac:	60bb      	str	r3, [r7, #8]
 80015ae:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80015b0:	4a48      	ldr	r2, [pc, #288]	; (80016d4 <HAL_GPIO_Init+0x2bc>)
 80015b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b4:	089b      	lsrs	r3, r3, #2
 80015b6:	3302      	adds	r3, #2
 80015b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015bc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c0:	f003 0303 	and.w	r3, r3, #3
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	220f      	movs	r2, #15
 80015c8:	fa02 f303 	lsl.w	r3, r2, r3
 80015cc:	43db      	mvns	r3, r3
 80015ce:	68fa      	ldr	r2, [r7, #12]
 80015d0:	4013      	ands	r3, r2
 80015d2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	4a40      	ldr	r2, [pc, #256]	; (80016d8 <HAL_GPIO_Init+0x2c0>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	d013      	beq.n	8001604 <HAL_GPIO_Init+0x1ec>
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	4a3f      	ldr	r2, [pc, #252]	; (80016dc <HAL_GPIO_Init+0x2c4>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d00d      	beq.n	8001600 <HAL_GPIO_Init+0x1e8>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	4a3e      	ldr	r2, [pc, #248]	; (80016e0 <HAL_GPIO_Init+0x2c8>)
 80015e8:	4293      	cmp	r3, r2
 80015ea:	d007      	beq.n	80015fc <HAL_GPIO_Init+0x1e4>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	4a3d      	ldr	r2, [pc, #244]	; (80016e4 <HAL_GPIO_Init+0x2cc>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d101      	bne.n	80015f8 <HAL_GPIO_Init+0x1e0>
 80015f4:	2303      	movs	r3, #3
 80015f6:	e006      	b.n	8001606 <HAL_GPIO_Init+0x1ee>
 80015f8:	2304      	movs	r3, #4
 80015fa:	e004      	b.n	8001606 <HAL_GPIO_Init+0x1ee>
 80015fc:	2302      	movs	r3, #2
 80015fe:	e002      	b.n	8001606 <HAL_GPIO_Init+0x1ee>
 8001600:	2301      	movs	r3, #1
 8001602:	e000      	b.n	8001606 <HAL_GPIO_Init+0x1ee>
 8001604:	2300      	movs	r3, #0
 8001606:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001608:	f002 0203 	and.w	r2, r2, #3
 800160c:	0092      	lsls	r2, r2, #2
 800160e:	4093      	lsls	r3, r2
 8001610:	68fa      	ldr	r2, [r7, #12]
 8001612:	4313      	orrs	r3, r2
 8001614:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001616:	492f      	ldr	r1, [pc, #188]	; (80016d4 <HAL_GPIO_Init+0x2bc>)
 8001618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800161a:	089b      	lsrs	r3, r3, #2
 800161c:	3302      	adds	r3, #2
 800161e:	68fa      	ldr	r2, [r7, #12]
 8001620:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800162c:	2b00      	cmp	r3, #0
 800162e:	d006      	beq.n	800163e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001630:	4b2d      	ldr	r3, [pc, #180]	; (80016e8 <HAL_GPIO_Init+0x2d0>)
 8001632:	689a      	ldr	r2, [r3, #8]
 8001634:	492c      	ldr	r1, [pc, #176]	; (80016e8 <HAL_GPIO_Init+0x2d0>)
 8001636:	69bb      	ldr	r3, [r7, #24]
 8001638:	4313      	orrs	r3, r2
 800163a:	608b      	str	r3, [r1, #8]
 800163c:	e006      	b.n	800164c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800163e:	4b2a      	ldr	r3, [pc, #168]	; (80016e8 <HAL_GPIO_Init+0x2d0>)
 8001640:	689a      	ldr	r2, [r3, #8]
 8001642:	69bb      	ldr	r3, [r7, #24]
 8001644:	43db      	mvns	r3, r3
 8001646:	4928      	ldr	r1, [pc, #160]	; (80016e8 <HAL_GPIO_Init+0x2d0>)
 8001648:	4013      	ands	r3, r2
 800164a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001654:	2b00      	cmp	r3, #0
 8001656:	d006      	beq.n	8001666 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001658:	4b23      	ldr	r3, [pc, #140]	; (80016e8 <HAL_GPIO_Init+0x2d0>)
 800165a:	68da      	ldr	r2, [r3, #12]
 800165c:	4922      	ldr	r1, [pc, #136]	; (80016e8 <HAL_GPIO_Init+0x2d0>)
 800165e:	69bb      	ldr	r3, [r7, #24]
 8001660:	4313      	orrs	r3, r2
 8001662:	60cb      	str	r3, [r1, #12]
 8001664:	e006      	b.n	8001674 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001666:	4b20      	ldr	r3, [pc, #128]	; (80016e8 <HAL_GPIO_Init+0x2d0>)
 8001668:	68da      	ldr	r2, [r3, #12]
 800166a:	69bb      	ldr	r3, [r7, #24]
 800166c:	43db      	mvns	r3, r3
 800166e:	491e      	ldr	r1, [pc, #120]	; (80016e8 <HAL_GPIO_Init+0x2d0>)
 8001670:	4013      	ands	r3, r2
 8001672:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800167c:	2b00      	cmp	r3, #0
 800167e:	d006      	beq.n	800168e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001680:	4b19      	ldr	r3, [pc, #100]	; (80016e8 <HAL_GPIO_Init+0x2d0>)
 8001682:	685a      	ldr	r2, [r3, #4]
 8001684:	4918      	ldr	r1, [pc, #96]	; (80016e8 <HAL_GPIO_Init+0x2d0>)
 8001686:	69bb      	ldr	r3, [r7, #24]
 8001688:	4313      	orrs	r3, r2
 800168a:	604b      	str	r3, [r1, #4]
 800168c:	e006      	b.n	800169c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800168e:	4b16      	ldr	r3, [pc, #88]	; (80016e8 <HAL_GPIO_Init+0x2d0>)
 8001690:	685a      	ldr	r2, [r3, #4]
 8001692:	69bb      	ldr	r3, [r7, #24]
 8001694:	43db      	mvns	r3, r3
 8001696:	4914      	ldr	r1, [pc, #80]	; (80016e8 <HAL_GPIO_Init+0x2d0>)
 8001698:	4013      	ands	r3, r2
 800169a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d021      	beq.n	80016ec <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80016a8:	4b0f      	ldr	r3, [pc, #60]	; (80016e8 <HAL_GPIO_Init+0x2d0>)
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	490e      	ldr	r1, [pc, #56]	; (80016e8 <HAL_GPIO_Init+0x2d0>)
 80016ae:	69bb      	ldr	r3, [r7, #24]
 80016b0:	4313      	orrs	r3, r2
 80016b2:	600b      	str	r3, [r1, #0]
 80016b4:	e021      	b.n	80016fa <HAL_GPIO_Init+0x2e2>
 80016b6:	bf00      	nop
 80016b8:	10320000 	.word	0x10320000
 80016bc:	10310000 	.word	0x10310000
 80016c0:	10220000 	.word	0x10220000
 80016c4:	10210000 	.word	0x10210000
 80016c8:	10120000 	.word	0x10120000
 80016cc:	10110000 	.word	0x10110000
 80016d0:	40021000 	.word	0x40021000
 80016d4:	40010000 	.word	0x40010000
 80016d8:	40010800 	.word	0x40010800
 80016dc:	40010c00 	.word	0x40010c00
 80016e0:	40011000 	.word	0x40011000
 80016e4:	40011400 	.word	0x40011400
 80016e8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80016ec:	4b0b      	ldr	r3, [pc, #44]	; (800171c <HAL_GPIO_Init+0x304>)
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	69bb      	ldr	r3, [r7, #24]
 80016f2:	43db      	mvns	r3, r3
 80016f4:	4909      	ldr	r1, [pc, #36]	; (800171c <HAL_GPIO_Init+0x304>)
 80016f6:	4013      	ands	r3, r2
 80016f8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80016fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016fc:	3301      	adds	r3, #1
 80016fe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001706:	fa22 f303 	lsr.w	r3, r2, r3
 800170a:	2b00      	cmp	r3, #0
 800170c:	f47f ae8e 	bne.w	800142c <HAL_GPIO_Init+0x14>
  }
}
 8001710:	bf00      	nop
 8001712:	bf00      	nop
 8001714:	372c      	adds	r7, #44	; 0x2c
 8001716:	46bd      	mov	sp, r7
 8001718:	bc80      	pop	{r7}
 800171a:	4770      	bx	lr
 800171c:	40010400 	.word	0x40010400

08001720 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001720:	b480      	push	{r7}
 8001722:	b085      	sub	sp, #20
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	460b      	mov	r3, r1
 800172a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	689a      	ldr	r2, [r3, #8]
 8001730:	887b      	ldrh	r3, [r7, #2]
 8001732:	4013      	ands	r3, r2
 8001734:	2b00      	cmp	r3, #0
 8001736:	d002      	beq.n	800173e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001738:	2301      	movs	r3, #1
 800173a:	73fb      	strb	r3, [r7, #15]
 800173c:	e001      	b.n	8001742 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800173e:	2300      	movs	r3, #0
 8001740:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001742:	7bfb      	ldrb	r3, [r7, #15]
}
 8001744:	4618      	mov	r0, r3
 8001746:	3714      	adds	r7, #20
 8001748:	46bd      	mov	sp, r7
 800174a:	bc80      	pop	{r7}
 800174c:	4770      	bx	lr

0800174e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800174e:	b480      	push	{r7}
 8001750:	b083      	sub	sp, #12
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
 8001756:	460b      	mov	r3, r1
 8001758:	807b      	strh	r3, [r7, #2]
 800175a:	4613      	mov	r3, r2
 800175c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800175e:	787b      	ldrb	r3, [r7, #1]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d003      	beq.n	800176c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001764:	887a      	ldrh	r2, [r7, #2]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800176a:	e003      	b.n	8001774 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800176c:	887b      	ldrh	r3, [r7, #2]
 800176e:	041a      	lsls	r2, r3, #16
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	611a      	str	r2, [r3, #16]
}
 8001774:	bf00      	nop
 8001776:	370c      	adds	r7, #12
 8001778:	46bd      	mov	sp, r7
 800177a:	bc80      	pop	{r7}
 800177c:	4770      	bx	lr

0800177e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800177e:	b480      	push	{r7}
 8001780:	b085      	sub	sp, #20
 8001782:	af00      	add	r7, sp, #0
 8001784:	6078      	str	r0, [r7, #4]
 8001786:	460b      	mov	r3, r1
 8001788:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001790:	887a      	ldrh	r2, [r7, #2]
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	4013      	ands	r3, r2
 8001796:	041a      	lsls	r2, r3, #16
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	43d9      	mvns	r1, r3
 800179c:	887b      	ldrh	r3, [r7, #2]
 800179e:	400b      	ands	r3, r1
 80017a0:	431a      	orrs	r2, r3
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	611a      	str	r2, [r3, #16]
}
 80017a6:	bf00      	nop
 80017a8:	3714      	adds	r7, #20
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr

080017b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d101      	bne.n	80017c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e26c      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	f000 8087 	beq.w	80018de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017d0:	4b92      	ldr	r3, [pc, #584]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f003 030c 	and.w	r3, r3, #12
 80017d8:	2b04      	cmp	r3, #4
 80017da:	d00c      	beq.n	80017f6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80017dc:	4b8f      	ldr	r3, [pc, #572]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f003 030c 	and.w	r3, r3, #12
 80017e4:	2b08      	cmp	r3, #8
 80017e6:	d112      	bne.n	800180e <HAL_RCC_OscConfig+0x5e>
 80017e8:	4b8c      	ldr	r3, [pc, #560]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017f4:	d10b      	bne.n	800180e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017f6:	4b89      	ldr	r3, [pc, #548]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d06c      	beq.n	80018dc <HAL_RCC_OscConfig+0x12c>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d168      	bne.n	80018dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e246      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001816:	d106      	bne.n	8001826 <HAL_RCC_OscConfig+0x76>
 8001818:	4b80      	ldr	r3, [pc, #512]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a7f      	ldr	r2, [pc, #508]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 800181e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001822:	6013      	str	r3, [r2, #0]
 8001824:	e02e      	b.n	8001884 <HAL_RCC_OscConfig+0xd4>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d10c      	bne.n	8001848 <HAL_RCC_OscConfig+0x98>
 800182e:	4b7b      	ldr	r3, [pc, #492]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a7a      	ldr	r2, [pc, #488]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001834:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001838:	6013      	str	r3, [r2, #0]
 800183a:	4b78      	ldr	r3, [pc, #480]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4a77      	ldr	r2, [pc, #476]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001840:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001844:	6013      	str	r3, [r2, #0]
 8001846:	e01d      	b.n	8001884 <HAL_RCC_OscConfig+0xd4>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001850:	d10c      	bne.n	800186c <HAL_RCC_OscConfig+0xbc>
 8001852:	4b72      	ldr	r3, [pc, #456]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a71      	ldr	r2, [pc, #452]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001858:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800185c:	6013      	str	r3, [r2, #0]
 800185e:	4b6f      	ldr	r3, [pc, #444]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a6e      	ldr	r2, [pc, #440]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001864:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001868:	6013      	str	r3, [r2, #0]
 800186a:	e00b      	b.n	8001884 <HAL_RCC_OscConfig+0xd4>
 800186c:	4b6b      	ldr	r3, [pc, #428]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a6a      	ldr	r2, [pc, #424]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001872:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001876:	6013      	str	r3, [r2, #0]
 8001878:	4b68      	ldr	r3, [pc, #416]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a67      	ldr	r2, [pc, #412]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 800187e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001882:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d013      	beq.n	80018b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800188c:	f7ff fcac 	bl	80011e8 <HAL_GetTick>
 8001890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001892:	e008      	b.n	80018a6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001894:	f7ff fca8 	bl	80011e8 <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	2b64      	cmp	r3, #100	; 0x64
 80018a0:	d901      	bls.n	80018a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80018a2:	2303      	movs	r3, #3
 80018a4:	e1fa      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018a6:	4b5d      	ldr	r3, [pc, #372]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d0f0      	beq.n	8001894 <HAL_RCC_OscConfig+0xe4>
 80018b2:	e014      	b.n	80018de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b4:	f7ff fc98 	bl	80011e8 <HAL_GetTick>
 80018b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ba:	e008      	b.n	80018ce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018bc:	f7ff fc94 	bl	80011e8 <HAL_GetTick>
 80018c0:	4602      	mov	r2, r0
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	2b64      	cmp	r3, #100	; 0x64
 80018c8:	d901      	bls.n	80018ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80018ca:	2303      	movs	r3, #3
 80018cc:	e1e6      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ce:	4b53      	ldr	r3, [pc, #332]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d1f0      	bne.n	80018bc <HAL_RCC_OscConfig+0x10c>
 80018da:	e000      	b.n	80018de <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0302 	and.w	r3, r3, #2
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d063      	beq.n	80019b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018ea:	4b4c      	ldr	r3, [pc, #304]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f003 030c 	and.w	r3, r3, #12
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d00b      	beq.n	800190e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80018f6:	4b49      	ldr	r3, [pc, #292]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f003 030c 	and.w	r3, r3, #12
 80018fe:	2b08      	cmp	r3, #8
 8001900:	d11c      	bne.n	800193c <HAL_RCC_OscConfig+0x18c>
 8001902:	4b46      	ldr	r3, [pc, #280]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800190a:	2b00      	cmp	r3, #0
 800190c:	d116      	bne.n	800193c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800190e:	4b43      	ldr	r3, [pc, #268]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 0302 	and.w	r3, r3, #2
 8001916:	2b00      	cmp	r3, #0
 8001918:	d005      	beq.n	8001926 <HAL_RCC_OscConfig+0x176>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	691b      	ldr	r3, [r3, #16]
 800191e:	2b01      	cmp	r3, #1
 8001920:	d001      	beq.n	8001926 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e1ba      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001926:	4b3d      	ldr	r3, [pc, #244]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	695b      	ldr	r3, [r3, #20]
 8001932:	00db      	lsls	r3, r3, #3
 8001934:	4939      	ldr	r1, [pc, #228]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001936:	4313      	orrs	r3, r2
 8001938:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800193a:	e03a      	b.n	80019b2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	691b      	ldr	r3, [r3, #16]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d020      	beq.n	8001986 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001944:	4b36      	ldr	r3, [pc, #216]	; (8001a20 <HAL_RCC_OscConfig+0x270>)
 8001946:	2201      	movs	r2, #1
 8001948:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800194a:	f7ff fc4d 	bl	80011e8 <HAL_GetTick>
 800194e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001950:	e008      	b.n	8001964 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001952:	f7ff fc49 	bl	80011e8 <HAL_GetTick>
 8001956:	4602      	mov	r2, r0
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	2b02      	cmp	r3, #2
 800195e:	d901      	bls.n	8001964 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001960:	2303      	movs	r3, #3
 8001962:	e19b      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001964:	4b2d      	ldr	r3, [pc, #180]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 0302 	and.w	r3, r3, #2
 800196c:	2b00      	cmp	r3, #0
 800196e:	d0f0      	beq.n	8001952 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001970:	4b2a      	ldr	r3, [pc, #168]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	695b      	ldr	r3, [r3, #20]
 800197c:	00db      	lsls	r3, r3, #3
 800197e:	4927      	ldr	r1, [pc, #156]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001980:	4313      	orrs	r3, r2
 8001982:	600b      	str	r3, [r1, #0]
 8001984:	e015      	b.n	80019b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001986:	4b26      	ldr	r3, [pc, #152]	; (8001a20 <HAL_RCC_OscConfig+0x270>)
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800198c:	f7ff fc2c 	bl	80011e8 <HAL_GetTick>
 8001990:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001992:	e008      	b.n	80019a6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001994:	f7ff fc28 	bl	80011e8 <HAL_GetTick>
 8001998:	4602      	mov	r2, r0
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d901      	bls.n	80019a6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80019a2:	2303      	movs	r3, #3
 80019a4:	e17a      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019a6:	4b1d      	ldr	r3, [pc, #116]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d1f0      	bne.n	8001994 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 0308 	and.w	r3, r3, #8
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d03a      	beq.n	8001a34 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	699b      	ldr	r3, [r3, #24]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d019      	beq.n	80019fa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019c6:	4b17      	ldr	r3, [pc, #92]	; (8001a24 <HAL_RCC_OscConfig+0x274>)
 80019c8:	2201      	movs	r2, #1
 80019ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019cc:	f7ff fc0c 	bl	80011e8 <HAL_GetTick>
 80019d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019d2:	e008      	b.n	80019e6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019d4:	f7ff fc08 	bl	80011e8 <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e15a      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019e6:	4b0d      	ldr	r3, [pc, #52]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80019e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d0f0      	beq.n	80019d4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80019f2:	2001      	movs	r0, #1
 80019f4:	f000 fa9a 	bl	8001f2c <RCC_Delay>
 80019f8:	e01c      	b.n	8001a34 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019fa:	4b0a      	ldr	r3, [pc, #40]	; (8001a24 <HAL_RCC_OscConfig+0x274>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a00:	f7ff fbf2 	bl	80011e8 <HAL_GetTick>
 8001a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a06:	e00f      	b.n	8001a28 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a08:	f7ff fbee 	bl	80011e8 <HAL_GetTick>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d908      	bls.n	8001a28 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a16:	2303      	movs	r3, #3
 8001a18:	e140      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
 8001a1a:	bf00      	nop
 8001a1c:	40021000 	.word	0x40021000
 8001a20:	42420000 	.word	0x42420000
 8001a24:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a28:	4b9e      	ldr	r3, [pc, #632]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a2c:	f003 0302 	and.w	r3, r3, #2
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d1e9      	bne.n	8001a08 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f003 0304 	and.w	r3, r3, #4
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	f000 80a6 	beq.w	8001b8e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a42:	2300      	movs	r3, #0
 8001a44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a46:	4b97      	ldr	r3, [pc, #604]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001a48:	69db      	ldr	r3, [r3, #28]
 8001a4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d10d      	bne.n	8001a6e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a52:	4b94      	ldr	r3, [pc, #592]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001a54:	69db      	ldr	r3, [r3, #28]
 8001a56:	4a93      	ldr	r2, [pc, #588]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001a58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a5c:	61d3      	str	r3, [r2, #28]
 8001a5e:	4b91      	ldr	r3, [pc, #580]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001a60:	69db      	ldr	r3, [r3, #28]
 8001a62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a66:	60bb      	str	r3, [r7, #8]
 8001a68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a6e:	4b8e      	ldr	r3, [pc, #568]	; (8001ca8 <HAL_RCC_OscConfig+0x4f8>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d118      	bne.n	8001aac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a7a:	4b8b      	ldr	r3, [pc, #556]	; (8001ca8 <HAL_RCC_OscConfig+0x4f8>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a8a      	ldr	r2, [pc, #552]	; (8001ca8 <HAL_RCC_OscConfig+0x4f8>)
 8001a80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a86:	f7ff fbaf 	bl	80011e8 <HAL_GetTick>
 8001a8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a8c:	e008      	b.n	8001aa0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a8e:	f7ff fbab 	bl	80011e8 <HAL_GetTick>
 8001a92:	4602      	mov	r2, r0
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	2b64      	cmp	r3, #100	; 0x64
 8001a9a:	d901      	bls.n	8001aa0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	e0fd      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa0:	4b81      	ldr	r3, [pc, #516]	; (8001ca8 <HAL_RCC_OscConfig+0x4f8>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d0f0      	beq.n	8001a8e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	d106      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x312>
 8001ab4:	4b7b      	ldr	r3, [pc, #492]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001ab6:	6a1b      	ldr	r3, [r3, #32]
 8001ab8:	4a7a      	ldr	r2, [pc, #488]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001aba:	f043 0301 	orr.w	r3, r3, #1
 8001abe:	6213      	str	r3, [r2, #32]
 8001ac0:	e02d      	b.n	8001b1e <HAL_RCC_OscConfig+0x36e>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d10c      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x334>
 8001aca:	4b76      	ldr	r3, [pc, #472]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001acc:	6a1b      	ldr	r3, [r3, #32]
 8001ace:	4a75      	ldr	r2, [pc, #468]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001ad0:	f023 0301 	bic.w	r3, r3, #1
 8001ad4:	6213      	str	r3, [r2, #32]
 8001ad6:	4b73      	ldr	r3, [pc, #460]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001ad8:	6a1b      	ldr	r3, [r3, #32]
 8001ada:	4a72      	ldr	r2, [pc, #456]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001adc:	f023 0304 	bic.w	r3, r3, #4
 8001ae0:	6213      	str	r3, [r2, #32]
 8001ae2:	e01c      	b.n	8001b1e <HAL_RCC_OscConfig+0x36e>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	2b05      	cmp	r3, #5
 8001aea:	d10c      	bne.n	8001b06 <HAL_RCC_OscConfig+0x356>
 8001aec:	4b6d      	ldr	r3, [pc, #436]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001aee:	6a1b      	ldr	r3, [r3, #32]
 8001af0:	4a6c      	ldr	r2, [pc, #432]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001af2:	f043 0304 	orr.w	r3, r3, #4
 8001af6:	6213      	str	r3, [r2, #32]
 8001af8:	4b6a      	ldr	r3, [pc, #424]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001afa:	6a1b      	ldr	r3, [r3, #32]
 8001afc:	4a69      	ldr	r2, [pc, #420]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001afe:	f043 0301 	orr.w	r3, r3, #1
 8001b02:	6213      	str	r3, [r2, #32]
 8001b04:	e00b      	b.n	8001b1e <HAL_RCC_OscConfig+0x36e>
 8001b06:	4b67      	ldr	r3, [pc, #412]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001b08:	6a1b      	ldr	r3, [r3, #32]
 8001b0a:	4a66      	ldr	r2, [pc, #408]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001b0c:	f023 0301 	bic.w	r3, r3, #1
 8001b10:	6213      	str	r3, [r2, #32]
 8001b12:	4b64      	ldr	r3, [pc, #400]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001b14:	6a1b      	ldr	r3, [r3, #32]
 8001b16:	4a63      	ldr	r2, [pc, #396]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001b18:	f023 0304 	bic.w	r3, r3, #4
 8001b1c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	68db      	ldr	r3, [r3, #12]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d015      	beq.n	8001b52 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b26:	f7ff fb5f 	bl	80011e8 <HAL_GetTick>
 8001b2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b2c:	e00a      	b.n	8001b44 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b2e:	f7ff fb5b 	bl	80011e8 <HAL_GetTick>
 8001b32:	4602      	mov	r2, r0
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d901      	bls.n	8001b44 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b40:	2303      	movs	r3, #3
 8001b42:	e0ab      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b44:	4b57      	ldr	r3, [pc, #348]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001b46:	6a1b      	ldr	r3, [r3, #32]
 8001b48:	f003 0302 	and.w	r3, r3, #2
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d0ee      	beq.n	8001b2e <HAL_RCC_OscConfig+0x37e>
 8001b50:	e014      	b.n	8001b7c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b52:	f7ff fb49 	bl	80011e8 <HAL_GetTick>
 8001b56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b58:	e00a      	b.n	8001b70 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b5a:	f7ff fb45 	bl	80011e8 <HAL_GetTick>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d901      	bls.n	8001b70 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	e095      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b70:	4b4c      	ldr	r3, [pc, #304]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001b72:	6a1b      	ldr	r3, [r3, #32]
 8001b74:	f003 0302 	and.w	r3, r3, #2
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d1ee      	bne.n	8001b5a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b7c:	7dfb      	ldrb	r3, [r7, #23]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d105      	bne.n	8001b8e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b82:	4b48      	ldr	r3, [pc, #288]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001b84:	69db      	ldr	r3, [r3, #28]
 8001b86:	4a47      	ldr	r2, [pc, #284]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001b88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b8c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	69db      	ldr	r3, [r3, #28]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	f000 8081 	beq.w	8001c9a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b98:	4b42      	ldr	r3, [pc, #264]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f003 030c 	and.w	r3, r3, #12
 8001ba0:	2b08      	cmp	r3, #8
 8001ba2:	d061      	beq.n	8001c68 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	69db      	ldr	r3, [r3, #28]
 8001ba8:	2b02      	cmp	r3, #2
 8001baa:	d146      	bne.n	8001c3a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bac:	4b3f      	ldr	r3, [pc, #252]	; (8001cac <HAL_RCC_OscConfig+0x4fc>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb2:	f7ff fb19 	bl	80011e8 <HAL_GetTick>
 8001bb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bb8:	e008      	b.n	8001bcc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bba:	f7ff fb15 	bl	80011e8 <HAL_GetTick>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	1ad3      	subs	r3, r2, r3
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d901      	bls.n	8001bcc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	e067      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bcc:	4b35      	ldr	r3, [pc, #212]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d1f0      	bne.n	8001bba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6a1b      	ldr	r3, [r3, #32]
 8001bdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001be0:	d108      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001be2:	4b30      	ldr	r3, [pc, #192]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	492d      	ldr	r1, [pc, #180]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bf4:	4b2b      	ldr	r3, [pc, #172]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6a19      	ldr	r1, [r3, #32]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c04:	430b      	orrs	r3, r1
 8001c06:	4927      	ldr	r1, [pc, #156]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c0c:	4b27      	ldr	r3, [pc, #156]	; (8001cac <HAL_RCC_OscConfig+0x4fc>)
 8001c0e:	2201      	movs	r2, #1
 8001c10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c12:	f7ff fae9 	bl	80011e8 <HAL_GetTick>
 8001c16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c18:	e008      	b.n	8001c2c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c1a:	f7ff fae5 	bl	80011e8 <HAL_GetTick>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d901      	bls.n	8001c2c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	e037      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c2c:	4b1d      	ldr	r3, [pc, #116]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d0f0      	beq.n	8001c1a <HAL_RCC_OscConfig+0x46a>
 8001c38:	e02f      	b.n	8001c9a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c3a:	4b1c      	ldr	r3, [pc, #112]	; (8001cac <HAL_RCC_OscConfig+0x4fc>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c40:	f7ff fad2 	bl	80011e8 <HAL_GetTick>
 8001c44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c46:	e008      	b.n	8001c5a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c48:	f7ff face 	bl	80011e8 <HAL_GetTick>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d901      	bls.n	8001c5a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c56:	2303      	movs	r3, #3
 8001c58:	e020      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c5a:	4b12      	ldr	r3, [pc, #72]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d1f0      	bne.n	8001c48 <HAL_RCC_OscConfig+0x498>
 8001c66:	e018      	b.n	8001c9a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	69db      	ldr	r3, [r3, #28]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d101      	bne.n	8001c74 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e013      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c74:	4b0b      	ldr	r3, [pc, #44]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6a1b      	ldr	r3, [r3, #32]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d106      	bne.n	8001c96 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c92:	429a      	cmp	r2, r3
 8001c94:	d001      	beq.n	8001c9a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e000      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3718      	adds	r7, #24
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	40007000 	.word	0x40007000
 8001cac:	42420060 	.word	0x42420060

08001cb0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d101      	bne.n	8001cc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e0d0      	b.n	8001e66 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001cc4:	4b6a      	ldr	r3, [pc, #424]	; (8001e70 <HAL_RCC_ClockConfig+0x1c0>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0307 	and.w	r3, r3, #7
 8001ccc:	683a      	ldr	r2, [r7, #0]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d910      	bls.n	8001cf4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cd2:	4b67      	ldr	r3, [pc, #412]	; (8001e70 <HAL_RCC_ClockConfig+0x1c0>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f023 0207 	bic.w	r2, r3, #7
 8001cda:	4965      	ldr	r1, [pc, #404]	; (8001e70 <HAL_RCC_ClockConfig+0x1c0>)
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ce2:	4b63      	ldr	r3, [pc, #396]	; (8001e70 <HAL_RCC_ClockConfig+0x1c0>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 0307 	and.w	r3, r3, #7
 8001cea:	683a      	ldr	r2, [r7, #0]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d001      	beq.n	8001cf4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e0b8      	b.n	8001e66 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d020      	beq.n	8001d42 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 0304 	and.w	r3, r3, #4
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d005      	beq.n	8001d18 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d0c:	4b59      	ldr	r3, [pc, #356]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	4a58      	ldr	r2, [pc, #352]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d12:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001d16:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 0308 	and.w	r3, r3, #8
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d005      	beq.n	8001d30 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d24:	4b53      	ldr	r3, [pc, #332]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	4a52      	ldr	r2, [pc, #328]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d2a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001d2e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d30:	4b50      	ldr	r3, [pc, #320]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	494d      	ldr	r1, [pc, #308]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d040      	beq.n	8001dd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d107      	bne.n	8001d66 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d56:	4b47      	ldr	r3, [pc, #284]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d115      	bne.n	8001d8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e07f      	b.n	8001e66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d107      	bne.n	8001d7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d6e:	4b41      	ldr	r3, [pc, #260]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d109      	bne.n	8001d8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e073      	b.n	8001e66 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d7e:	4b3d      	ldr	r3, [pc, #244]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 0302 	and.w	r3, r3, #2
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d101      	bne.n	8001d8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e06b      	b.n	8001e66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d8e:	4b39      	ldr	r3, [pc, #228]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f023 0203 	bic.w	r2, r3, #3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	4936      	ldr	r1, [pc, #216]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001da0:	f7ff fa22 	bl	80011e8 <HAL_GetTick>
 8001da4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001da6:	e00a      	b.n	8001dbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001da8:	f7ff fa1e 	bl	80011e8 <HAL_GetTick>
 8001dac:	4602      	mov	r2, r0
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d901      	bls.n	8001dbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	e053      	b.n	8001e66 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dbe:	4b2d      	ldr	r3, [pc, #180]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f003 020c 	and.w	r2, r3, #12
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d1eb      	bne.n	8001da8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001dd0:	4b27      	ldr	r3, [pc, #156]	; (8001e70 <HAL_RCC_ClockConfig+0x1c0>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0307 	and.w	r3, r3, #7
 8001dd8:	683a      	ldr	r2, [r7, #0]
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	d210      	bcs.n	8001e00 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dde:	4b24      	ldr	r3, [pc, #144]	; (8001e70 <HAL_RCC_ClockConfig+0x1c0>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f023 0207 	bic.w	r2, r3, #7
 8001de6:	4922      	ldr	r1, [pc, #136]	; (8001e70 <HAL_RCC_ClockConfig+0x1c0>)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	4313      	orrs	r3, r2
 8001dec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dee:	4b20      	ldr	r3, [pc, #128]	; (8001e70 <HAL_RCC_ClockConfig+0x1c0>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0307 	and.w	r3, r3, #7
 8001df6:	683a      	ldr	r2, [r7, #0]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d001      	beq.n	8001e00 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e032      	b.n	8001e66 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 0304 	and.w	r3, r3, #4
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d008      	beq.n	8001e1e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e0c:	4b19      	ldr	r3, [pc, #100]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	4916      	ldr	r1, [pc, #88]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f003 0308 	and.w	r3, r3, #8
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d009      	beq.n	8001e3e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e2a:	4b12      	ldr	r3, [pc, #72]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	691b      	ldr	r3, [r3, #16]
 8001e36:	00db      	lsls	r3, r3, #3
 8001e38:	490e      	ldr	r1, [pc, #56]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e3e:	f000 f821 	bl	8001e84 <HAL_RCC_GetSysClockFreq>
 8001e42:	4602      	mov	r2, r0
 8001e44:	4b0b      	ldr	r3, [pc, #44]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	091b      	lsrs	r3, r3, #4
 8001e4a:	f003 030f 	and.w	r3, r3, #15
 8001e4e:	490a      	ldr	r1, [pc, #40]	; (8001e78 <HAL_RCC_ClockConfig+0x1c8>)
 8001e50:	5ccb      	ldrb	r3, [r1, r3]
 8001e52:	fa22 f303 	lsr.w	r3, r2, r3
 8001e56:	4a09      	ldr	r2, [pc, #36]	; (8001e7c <HAL_RCC_ClockConfig+0x1cc>)
 8001e58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e5a:	4b09      	ldr	r3, [pc, #36]	; (8001e80 <HAL_RCC_ClockConfig+0x1d0>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f7ff f980 	bl	8001164 <HAL_InitTick>

  return HAL_OK;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	40022000 	.word	0x40022000
 8001e74:	40021000 	.word	0x40021000
 8001e78:	080027d4 	.word	0x080027d4
 8001e7c:	20000134 	.word	0x20000134
 8001e80:	20000138 	.word	0x20000138

08001e84 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b087      	sub	sp, #28
 8001e88:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	60fb      	str	r3, [r7, #12]
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60bb      	str	r3, [r7, #8]
 8001e92:	2300      	movs	r3, #0
 8001e94:	617b      	str	r3, [r7, #20]
 8001e96:	2300      	movs	r3, #0
 8001e98:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e9e:	4b1e      	ldr	r3, [pc, #120]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	f003 030c 	and.w	r3, r3, #12
 8001eaa:	2b04      	cmp	r3, #4
 8001eac:	d002      	beq.n	8001eb4 <HAL_RCC_GetSysClockFreq+0x30>
 8001eae:	2b08      	cmp	r3, #8
 8001eb0:	d003      	beq.n	8001eba <HAL_RCC_GetSysClockFreq+0x36>
 8001eb2:	e027      	b.n	8001f04 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001eb4:	4b19      	ldr	r3, [pc, #100]	; (8001f1c <HAL_RCC_GetSysClockFreq+0x98>)
 8001eb6:	613b      	str	r3, [r7, #16]
      break;
 8001eb8:	e027      	b.n	8001f0a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	0c9b      	lsrs	r3, r3, #18
 8001ebe:	f003 030f 	and.w	r3, r3, #15
 8001ec2:	4a17      	ldr	r2, [pc, #92]	; (8001f20 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ec4:	5cd3      	ldrb	r3, [r2, r3]
 8001ec6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d010      	beq.n	8001ef4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ed2:	4b11      	ldr	r3, [pc, #68]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	0c5b      	lsrs	r3, r3, #17
 8001ed8:	f003 0301 	and.w	r3, r3, #1
 8001edc:	4a11      	ldr	r2, [pc, #68]	; (8001f24 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ede:	5cd3      	ldrb	r3, [r2, r3]
 8001ee0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a0d      	ldr	r2, [pc, #52]	; (8001f1c <HAL_RCC_GetSysClockFreq+0x98>)
 8001ee6:	fb02 f203 	mul.w	r2, r2, r3
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ef0:	617b      	str	r3, [r7, #20]
 8001ef2:	e004      	b.n	8001efe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	4a0c      	ldr	r2, [pc, #48]	; (8001f28 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001ef8:	fb02 f303 	mul.w	r3, r2, r3
 8001efc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	613b      	str	r3, [r7, #16]
      break;
 8001f02:	e002      	b.n	8001f0a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f04:	4b05      	ldr	r3, [pc, #20]	; (8001f1c <HAL_RCC_GetSysClockFreq+0x98>)
 8001f06:	613b      	str	r3, [r7, #16]
      break;
 8001f08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f0a:	693b      	ldr	r3, [r7, #16]
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	371c      	adds	r7, #28
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bc80      	pop	{r7}
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	40021000 	.word	0x40021000
 8001f1c:	007a1200 	.word	0x007a1200
 8001f20:	080027e4 	.word	0x080027e4
 8001f24:	080027f4 	.word	0x080027f4
 8001f28:	003d0900 	.word	0x003d0900

08001f2c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b085      	sub	sp, #20
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f34:	4b0a      	ldr	r3, [pc, #40]	; (8001f60 <RCC_Delay+0x34>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a0a      	ldr	r2, [pc, #40]	; (8001f64 <RCC_Delay+0x38>)
 8001f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3e:	0a5b      	lsrs	r3, r3, #9
 8001f40:	687a      	ldr	r2, [r7, #4]
 8001f42:	fb02 f303 	mul.w	r3, r2, r3
 8001f46:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001f48:	bf00      	nop
  }
  while (Delay --);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	1e5a      	subs	r2, r3, #1
 8001f4e:	60fa      	str	r2, [r7, #12]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d1f9      	bne.n	8001f48 <RCC_Delay+0x1c>
}
 8001f54:	bf00      	nop
 8001f56:	bf00      	nop
 8001f58:	3714      	adds	r7, #20
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bc80      	pop	{r7}
 8001f5e:	4770      	bx	lr
 8001f60:	20000134 	.word	0x20000134
 8001f64:	10624dd3 	.word	0x10624dd3

08001f68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d101      	bne.n	8001f7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e041      	b.n	8001ffe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d106      	bne.n	8001f94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f7ff f850 	bl	8001034 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2202      	movs	r2, #2
 8001f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	3304      	adds	r3, #4
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	4610      	mov	r0, r2
 8001fa8:	f000 fa74 	bl	8002494 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2201      	movs	r2, #1
 8001fd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2201      	movs	r2, #1
 8001fe0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3708      	adds	r7, #8
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
	...

08002008 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002008:	b480      	push	{r7}
 800200a:	b085      	sub	sp, #20
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002016:	b2db      	uxtb	r3, r3
 8002018:	2b01      	cmp	r3, #1
 800201a:	d001      	beq.n	8002020 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	e03a      	b.n	8002096 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2202      	movs	r2, #2
 8002024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68da      	ldr	r2, [r3, #12]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f042 0201 	orr.w	r2, r2, #1
 8002036:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a18      	ldr	r2, [pc, #96]	; (80020a0 <HAL_TIM_Base_Start_IT+0x98>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d00e      	beq.n	8002060 <HAL_TIM_Base_Start_IT+0x58>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800204a:	d009      	beq.n	8002060 <HAL_TIM_Base_Start_IT+0x58>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a14      	ldr	r2, [pc, #80]	; (80020a4 <HAL_TIM_Base_Start_IT+0x9c>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d004      	beq.n	8002060 <HAL_TIM_Base_Start_IT+0x58>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a13      	ldr	r2, [pc, #76]	; (80020a8 <HAL_TIM_Base_Start_IT+0xa0>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d111      	bne.n	8002084 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	f003 0307 	and.w	r3, r3, #7
 800206a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2b06      	cmp	r3, #6
 8002070:	d010      	beq.n	8002094 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f042 0201 	orr.w	r2, r2, #1
 8002080:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002082:	e007      	b.n	8002094 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f042 0201 	orr.w	r2, r2, #1
 8002092:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002094:	2300      	movs	r3, #0
}
 8002096:	4618      	mov	r0, r3
 8002098:	3714      	adds	r7, #20
 800209a:	46bd      	mov	sp, r7
 800209c:	bc80      	pop	{r7}
 800209e:	4770      	bx	lr
 80020a0:	40012c00 	.word	0x40012c00
 80020a4:	40000400 	.word	0x40000400
 80020a8:	40000800 	.word	0x40000800

080020ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	691b      	ldr	r3, [r3, #16]
 80020ba:	f003 0302 	and.w	r3, r3, #2
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d122      	bne.n	8002108 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	f003 0302 	and.w	r3, r3, #2
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	d11b      	bne.n	8002108 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f06f 0202 	mvn.w	r2, #2
 80020d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2201      	movs	r2, #1
 80020de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	699b      	ldr	r3, [r3, #24]
 80020e6:	f003 0303 	and.w	r3, r3, #3
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d003      	beq.n	80020f6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f000 f9b4 	bl	800245c <HAL_TIM_IC_CaptureCallback>
 80020f4:	e005      	b.n	8002102 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f000 f9a7 	bl	800244a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f000 f9b6 	bl	800246e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2200      	movs	r2, #0
 8002106:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	691b      	ldr	r3, [r3, #16]
 800210e:	f003 0304 	and.w	r3, r3, #4
 8002112:	2b04      	cmp	r3, #4
 8002114:	d122      	bne.n	800215c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	f003 0304 	and.w	r3, r3, #4
 8002120:	2b04      	cmp	r3, #4
 8002122:	d11b      	bne.n	800215c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f06f 0204 	mvn.w	r2, #4
 800212c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2202      	movs	r2, #2
 8002132:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800213e:	2b00      	cmp	r3, #0
 8002140:	d003      	beq.n	800214a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f000 f98a 	bl	800245c <HAL_TIM_IC_CaptureCallback>
 8002148:	e005      	b.n	8002156 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f000 f97d 	bl	800244a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f000 f98c 	bl	800246e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2200      	movs	r2, #0
 800215a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	691b      	ldr	r3, [r3, #16]
 8002162:	f003 0308 	and.w	r3, r3, #8
 8002166:	2b08      	cmp	r3, #8
 8002168:	d122      	bne.n	80021b0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	f003 0308 	and.w	r3, r3, #8
 8002174:	2b08      	cmp	r3, #8
 8002176:	d11b      	bne.n	80021b0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f06f 0208 	mvn.w	r2, #8
 8002180:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2204      	movs	r2, #4
 8002186:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	69db      	ldr	r3, [r3, #28]
 800218e:	f003 0303 	and.w	r3, r3, #3
 8002192:	2b00      	cmp	r3, #0
 8002194:	d003      	beq.n	800219e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002196:	6878      	ldr	r0, [r7, #4]
 8002198:	f000 f960 	bl	800245c <HAL_TIM_IC_CaptureCallback>
 800219c:	e005      	b.n	80021aa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f000 f953 	bl	800244a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f000 f962 	bl	800246e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2200      	movs	r2, #0
 80021ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	691b      	ldr	r3, [r3, #16]
 80021b6:	f003 0310 	and.w	r3, r3, #16
 80021ba:	2b10      	cmp	r3, #16
 80021bc:	d122      	bne.n	8002204 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	f003 0310 	and.w	r3, r3, #16
 80021c8:	2b10      	cmp	r3, #16
 80021ca:	d11b      	bne.n	8002204 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f06f 0210 	mvn.w	r2, #16
 80021d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2208      	movs	r2, #8
 80021da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	69db      	ldr	r3, [r3, #28]
 80021e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d003      	beq.n	80021f2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f000 f936 	bl	800245c <HAL_TIM_IC_CaptureCallback>
 80021f0:	e005      	b.n	80021fe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f000 f929 	bl	800244a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f000 f938 	bl	800246e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2200      	movs	r2, #0
 8002202:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	691b      	ldr	r3, [r3, #16]
 800220a:	f003 0301 	and.w	r3, r3, #1
 800220e:	2b01      	cmp	r3, #1
 8002210:	d10e      	bne.n	8002230 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	f003 0301 	and.w	r3, r3, #1
 800221c:	2b01      	cmp	r3, #1
 800221e:	d107      	bne.n	8002230 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f06f 0201 	mvn.w	r2, #1
 8002228:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f7fe fe2e 	bl	8000e8c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	691b      	ldr	r3, [r3, #16]
 8002236:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800223a:	2b80      	cmp	r3, #128	; 0x80
 800223c:	d10e      	bne.n	800225c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002248:	2b80      	cmp	r3, #128	; 0x80
 800224a:	d107      	bne.n	800225c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002254:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f000 fa7b 	bl	8002752 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	691b      	ldr	r3, [r3, #16]
 8002262:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002266:	2b40      	cmp	r3, #64	; 0x40
 8002268:	d10e      	bne.n	8002288 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002274:	2b40      	cmp	r3, #64	; 0x40
 8002276:	d107      	bne.n	8002288 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002280:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f000 f8fc 	bl	8002480 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	691b      	ldr	r3, [r3, #16]
 800228e:	f003 0320 	and.w	r3, r3, #32
 8002292:	2b20      	cmp	r3, #32
 8002294:	d10e      	bne.n	80022b4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	f003 0320 	and.w	r3, r3, #32
 80022a0:	2b20      	cmp	r3, #32
 80022a2:	d107      	bne.n	80022b4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f06f 0220 	mvn.w	r2, #32
 80022ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f000 fa46 	bl	8002740 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80022b4:	bf00      	nop
 80022b6:	3708      	adds	r7, #8
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}

080022bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022c6:	2300      	movs	r3, #0
 80022c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d101      	bne.n	80022d8 <HAL_TIM_ConfigClockSource+0x1c>
 80022d4:	2302      	movs	r3, #2
 80022d6:	e0b4      	b.n	8002442 <HAL_TIM_ConfigClockSource+0x186>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2202      	movs	r2, #2
 80022e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80022f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80022fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	68ba      	ldr	r2, [r7, #8]
 8002306:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002310:	d03e      	beq.n	8002390 <HAL_TIM_ConfigClockSource+0xd4>
 8002312:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002316:	f200 8087 	bhi.w	8002428 <HAL_TIM_ConfigClockSource+0x16c>
 800231a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800231e:	f000 8086 	beq.w	800242e <HAL_TIM_ConfigClockSource+0x172>
 8002322:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002326:	d87f      	bhi.n	8002428 <HAL_TIM_ConfigClockSource+0x16c>
 8002328:	2b70      	cmp	r3, #112	; 0x70
 800232a:	d01a      	beq.n	8002362 <HAL_TIM_ConfigClockSource+0xa6>
 800232c:	2b70      	cmp	r3, #112	; 0x70
 800232e:	d87b      	bhi.n	8002428 <HAL_TIM_ConfigClockSource+0x16c>
 8002330:	2b60      	cmp	r3, #96	; 0x60
 8002332:	d050      	beq.n	80023d6 <HAL_TIM_ConfigClockSource+0x11a>
 8002334:	2b60      	cmp	r3, #96	; 0x60
 8002336:	d877      	bhi.n	8002428 <HAL_TIM_ConfigClockSource+0x16c>
 8002338:	2b50      	cmp	r3, #80	; 0x50
 800233a:	d03c      	beq.n	80023b6 <HAL_TIM_ConfigClockSource+0xfa>
 800233c:	2b50      	cmp	r3, #80	; 0x50
 800233e:	d873      	bhi.n	8002428 <HAL_TIM_ConfigClockSource+0x16c>
 8002340:	2b40      	cmp	r3, #64	; 0x40
 8002342:	d058      	beq.n	80023f6 <HAL_TIM_ConfigClockSource+0x13a>
 8002344:	2b40      	cmp	r3, #64	; 0x40
 8002346:	d86f      	bhi.n	8002428 <HAL_TIM_ConfigClockSource+0x16c>
 8002348:	2b30      	cmp	r3, #48	; 0x30
 800234a:	d064      	beq.n	8002416 <HAL_TIM_ConfigClockSource+0x15a>
 800234c:	2b30      	cmp	r3, #48	; 0x30
 800234e:	d86b      	bhi.n	8002428 <HAL_TIM_ConfigClockSource+0x16c>
 8002350:	2b20      	cmp	r3, #32
 8002352:	d060      	beq.n	8002416 <HAL_TIM_ConfigClockSource+0x15a>
 8002354:	2b20      	cmp	r3, #32
 8002356:	d867      	bhi.n	8002428 <HAL_TIM_ConfigClockSource+0x16c>
 8002358:	2b00      	cmp	r3, #0
 800235a:	d05c      	beq.n	8002416 <HAL_TIM_ConfigClockSource+0x15a>
 800235c:	2b10      	cmp	r3, #16
 800235e:	d05a      	beq.n	8002416 <HAL_TIM_ConfigClockSource+0x15a>
 8002360:	e062      	b.n	8002428 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6818      	ldr	r0, [r3, #0]
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	6899      	ldr	r1, [r3, #8]
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685a      	ldr	r2, [r3, #4]
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	f000 f968 	bl	8002646 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002384:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	68ba      	ldr	r2, [r7, #8]
 800238c:	609a      	str	r2, [r3, #8]
      break;
 800238e:	e04f      	b.n	8002430 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6818      	ldr	r0, [r3, #0]
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	6899      	ldr	r1, [r3, #8]
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	685a      	ldr	r2, [r3, #4]
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	f000 f951 	bl	8002646 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	689a      	ldr	r2, [r3, #8]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80023b2:	609a      	str	r2, [r3, #8]
      break;
 80023b4:	e03c      	b.n	8002430 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6818      	ldr	r0, [r3, #0]
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	6859      	ldr	r1, [r3, #4]
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	461a      	mov	r2, r3
 80023c4:	f000 f8c8 	bl	8002558 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2150      	movs	r1, #80	; 0x50
 80023ce:	4618      	mov	r0, r3
 80023d0:	f000 f91f 	bl	8002612 <TIM_ITRx_SetConfig>
      break;
 80023d4:	e02c      	b.n	8002430 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6818      	ldr	r0, [r3, #0]
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	6859      	ldr	r1, [r3, #4]
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	461a      	mov	r2, r3
 80023e4:	f000 f8e6 	bl	80025b4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2160      	movs	r1, #96	; 0x60
 80023ee:	4618      	mov	r0, r3
 80023f0:	f000 f90f 	bl	8002612 <TIM_ITRx_SetConfig>
      break;
 80023f4:	e01c      	b.n	8002430 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6818      	ldr	r0, [r3, #0]
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	6859      	ldr	r1, [r3, #4]
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	68db      	ldr	r3, [r3, #12]
 8002402:	461a      	mov	r2, r3
 8002404:	f000 f8a8 	bl	8002558 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2140      	movs	r1, #64	; 0x40
 800240e:	4618      	mov	r0, r3
 8002410:	f000 f8ff 	bl	8002612 <TIM_ITRx_SetConfig>
      break;
 8002414:	e00c      	b.n	8002430 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4619      	mov	r1, r3
 8002420:	4610      	mov	r0, r2
 8002422:	f000 f8f6 	bl	8002612 <TIM_ITRx_SetConfig>
      break;
 8002426:	e003      	b.n	8002430 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	73fb      	strb	r3, [r7, #15]
      break;
 800242c:	e000      	b.n	8002430 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800242e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2201      	movs	r2, #1
 8002434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002440:	7bfb      	ldrb	r3, [r7, #15]
}
 8002442:	4618      	mov	r0, r3
 8002444:	3710      	adds	r7, #16
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800244a:	b480      	push	{r7}
 800244c:	b083      	sub	sp, #12
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002452:	bf00      	nop
 8002454:	370c      	adds	r7, #12
 8002456:	46bd      	mov	sp, r7
 8002458:	bc80      	pop	{r7}
 800245a:	4770      	bx	lr

0800245c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	bc80      	pop	{r7}
 800246c:	4770      	bx	lr

0800246e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800246e:	b480      	push	{r7}
 8002470:	b083      	sub	sp, #12
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002476:	bf00      	nop
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	bc80      	pop	{r7}
 800247e:	4770      	bx	lr

08002480 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002488:	bf00      	nop
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	bc80      	pop	{r7}
 8002490:	4770      	bx	lr
	...

08002494 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002494:	b480      	push	{r7}
 8002496:	b085      	sub	sp, #20
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4a29      	ldr	r2, [pc, #164]	; (800254c <TIM_Base_SetConfig+0xb8>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d00b      	beq.n	80024c4 <TIM_Base_SetConfig+0x30>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024b2:	d007      	beq.n	80024c4 <TIM_Base_SetConfig+0x30>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	4a26      	ldr	r2, [pc, #152]	; (8002550 <TIM_Base_SetConfig+0xbc>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d003      	beq.n	80024c4 <TIM_Base_SetConfig+0x30>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	4a25      	ldr	r2, [pc, #148]	; (8002554 <TIM_Base_SetConfig+0xc0>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d108      	bne.n	80024d6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	68fa      	ldr	r2, [r7, #12]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a1c      	ldr	r2, [pc, #112]	; (800254c <TIM_Base_SetConfig+0xb8>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d00b      	beq.n	80024f6 <TIM_Base_SetConfig+0x62>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024e4:	d007      	beq.n	80024f6 <TIM_Base_SetConfig+0x62>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a19      	ldr	r2, [pc, #100]	; (8002550 <TIM_Base_SetConfig+0xbc>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d003      	beq.n	80024f6 <TIM_Base_SetConfig+0x62>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a18      	ldr	r2, [pc, #96]	; (8002554 <TIM_Base_SetConfig+0xc0>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d108      	bne.n	8002508 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	68fa      	ldr	r2, [r7, #12]
 8002504:	4313      	orrs	r3, r2
 8002506:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	695b      	ldr	r3, [r3, #20]
 8002512:	4313      	orrs	r3, r2
 8002514:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	68fa      	ldr	r2, [r7, #12]
 800251a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	689a      	ldr	r2, [r3, #8]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	4a07      	ldr	r2, [pc, #28]	; (800254c <TIM_Base_SetConfig+0xb8>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d103      	bne.n	800253c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	691a      	ldr	r2, [r3, #16]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2201      	movs	r2, #1
 8002540:	615a      	str	r2, [r3, #20]
}
 8002542:	bf00      	nop
 8002544:	3714      	adds	r7, #20
 8002546:	46bd      	mov	sp, r7
 8002548:	bc80      	pop	{r7}
 800254a:	4770      	bx	lr
 800254c:	40012c00 	.word	0x40012c00
 8002550:	40000400 	.word	0x40000400
 8002554:	40000800 	.word	0x40000800

08002558 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002558:	b480      	push	{r7}
 800255a:	b087      	sub	sp, #28
 800255c:	af00      	add	r7, sp, #0
 800255e:	60f8      	str	r0, [r7, #12]
 8002560:	60b9      	str	r1, [r7, #8]
 8002562:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	6a1b      	ldr	r3, [r3, #32]
 8002568:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	6a1b      	ldr	r3, [r3, #32]
 800256e:	f023 0201 	bic.w	r2, r3, #1
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	699b      	ldr	r3, [r3, #24]
 800257a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002582:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	011b      	lsls	r3, r3, #4
 8002588:	693a      	ldr	r2, [r7, #16]
 800258a:	4313      	orrs	r3, r2
 800258c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	f023 030a 	bic.w	r3, r3, #10
 8002594:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002596:	697a      	ldr	r2, [r7, #20]
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	4313      	orrs	r3, r2
 800259c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	693a      	ldr	r2, [r7, #16]
 80025a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	697a      	ldr	r2, [r7, #20]
 80025a8:	621a      	str	r2, [r3, #32]
}
 80025aa:	bf00      	nop
 80025ac:	371c      	adds	r7, #28
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bc80      	pop	{r7}
 80025b2:	4770      	bx	lr

080025b4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b087      	sub	sp, #28
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	6a1b      	ldr	r3, [r3, #32]
 80025c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	6a1b      	ldr	r3, [r3, #32]
 80025ca:	f023 0210 	bic.w	r2, r3, #16
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	699b      	ldr	r3, [r3, #24]
 80025d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80025de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	031b      	lsls	r3, r3, #12
 80025e4:	693a      	ldr	r2, [r7, #16]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80025f0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	011b      	lsls	r3, r3, #4
 80025f6:	697a      	ldr	r2, [r7, #20]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	693a      	ldr	r2, [r7, #16]
 8002600:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	697a      	ldr	r2, [r7, #20]
 8002606:	621a      	str	r2, [r3, #32]
}
 8002608:	bf00      	nop
 800260a:	371c      	adds	r7, #28
 800260c:	46bd      	mov	sp, r7
 800260e:	bc80      	pop	{r7}
 8002610:	4770      	bx	lr

08002612 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002612:	b480      	push	{r7}
 8002614:	b085      	sub	sp, #20
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
 800261a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002628:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800262a:	683a      	ldr	r2, [r7, #0]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	4313      	orrs	r3, r2
 8002630:	f043 0307 	orr.w	r3, r3, #7
 8002634:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	68fa      	ldr	r2, [r7, #12]
 800263a:	609a      	str	r2, [r3, #8]
}
 800263c:	bf00      	nop
 800263e:	3714      	adds	r7, #20
 8002640:	46bd      	mov	sp, r7
 8002642:	bc80      	pop	{r7}
 8002644:	4770      	bx	lr

08002646 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002646:	b480      	push	{r7}
 8002648:	b087      	sub	sp, #28
 800264a:	af00      	add	r7, sp, #0
 800264c:	60f8      	str	r0, [r7, #12]
 800264e:	60b9      	str	r1, [r7, #8]
 8002650:	607a      	str	r2, [r7, #4]
 8002652:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002660:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	021a      	lsls	r2, r3, #8
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	431a      	orrs	r2, r3
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	4313      	orrs	r3, r2
 800266e:	697a      	ldr	r2, [r7, #20]
 8002670:	4313      	orrs	r3, r2
 8002672:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	697a      	ldr	r2, [r7, #20]
 8002678:	609a      	str	r2, [r3, #8]
}
 800267a:	bf00      	nop
 800267c:	371c      	adds	r7, #28
 800267e:	46bd      	mov	sp, r7
 8002680:	bc80      	pop	{r7}
 8002682:	4770      	bx	lr

08002684 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002684:	b480      	push	{r7}
 8002686:	b085      	sub	sp, #20
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002694:	2b01      	cmp	r3, #1
 8002696:	d101      	bne.n	800269c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002698:	2302      	movs	r3, #2
 800269a:	e046      	b.n	800272a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2201      	movs	r2, #1
 80026a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2202      	movs	r2, #2
 80026a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	68fa      	ldr	r2, [r7, #12]
 80026ca:	4313      	orrs	r3, r2
 80026cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	68fa      	ldr	r2, [r7, #12]
 80026d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a16      	ldr	r2, [pc, #88]	; (8002734 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d00e      	beq.n	80026fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026e8:	d009      	beq.n	80026fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a12      	ldr	r2, [pc, #72]	; (8002738 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d004      	beq.n	80026fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a10      	ldr	r2, [pc, #64]	; (800273c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d10c      	bne.n	8002718 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002704:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	68ba      	ldr	r2, [r7, #8]
 800270c:	4313      	orrs	r3, r2
 800270e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	68ba      	ldr	r2, [r7, #8]
 8002716:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2201      	movs	r2, #1
 800271c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2200      	movs	r2, #0
 8002724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002728:	2300      	movs	r3, #0
}
 800272a:	4618      	mov	r0, r3
 800272c:	3714      	adds	r7, #20
 800272e:	46bd      	mov	sp, r7
 8002730:	bc80      	pop	{r7}
 8002732:	4770      	bx	lr
 8002734:	40012c00 	.word	0x40012c00
 8002738:	40000400 	.word	0x40000400
 800273c:	40000800 	.word	0x40000800

08002740 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002748:	bf00      	nop
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	bc80      	pop	{r7}
 8002750:	4770      	bx	lr

08002752 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002752:	b480      	push	{r7}
 8002754:	b083      	sub	sp, #12
 8002756:	af00      	add	r7, sp, #0
 8002758:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800275a:	bf00      	nop
 800275c:	370c      	adds	r7, #12
 800275e:	46bd      	mov	sp, r7
 8002760:	bc80      	pop	{r7}
 8002762:	4770      	bx	lr

08002764 <__libc_init_array>:
 8002764:	b570      	push	{r4, r5, r6, lr}
 8002766:	2600      	movs	r6, #0
 8002768:	4d0c      	ldr	r5, [pc, #48]	; (800279c <__libc_init_array+0x38>)
 800276a:	4c0d      	ldr	r4, [pc, #52]	; (80027a0 <__libc_init_array+0x3c>)
 800276c:	1b64      	subs	r4, r4, r5
 800276e:	10a4      	asrs	r4, r4, #2
 8002770:	42a6      	cmp	r6, r4
 8002772:	d109      	bne.n	8002788 <__libc_init_array+0x24>
 8002774:	f000 f822 	bl	80027bc <_init>
 8002778:	2600      	movs	r6, #0
 800277a:	4d0a      	ldr	r5, [pc, #40]	; (80027a4 <__libc_init_array+0x40>)
 800277c:	4c0a      	ldr	r4, [pc, #40]	; (80027a8 <__libc_init_array+0x44>)
 800277e:	1b64      	subs	r4, r4, r5
 8002780:	10a4      	asrs	r4, r4, #2
 8002782:	42a6      	cmp	r6, r4
 8002784:	d105      	bne.n	8002792 <__libc_init_array+0x2e>
 8002786:	bd70      	pop	{r4, r5, r6, pc}
 8002788:	f855 3b04 	ldr.w	r3, [r5], #4
 800278c:	4798      	blx	r3
 800278e:	3601      	adds	r6, #1
 8002790:	e7ee      	b.n	8002770 <__libc_init_array+0xc>
 8002792:	f855 3b04 	ldr.w	r3, [r5], #4
 8002796:	4798      	blx	r3
 8002798:	3601      	adds	r6, #1
 800279a:	e7f2      	b.n	8002782 <__libc_init_array+0x1e>
 800279c:	080027f8 	.word	0x080027f8
 80027a0:	080027f8 	.word	0x080027f8
 80027a4:	080027f8 	.word	0x080027f8
 80027a8:	080027fc 	.word	0x080027fc

080027ac <memset>:
 80027ac:	4603      	mov	r3, r0
 80027ae:	4402      	add	r2, r0
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d100      	bne.n	80027b6 <memset+0xa>
 80027b4:	4770      	bx	lr
 80027b6:	f803 1b01 	strb.w	r1, [r3], #1
 80027ba:	e7f9      	b.n	80027b0 <memset+0x4>

080027bc <_init>:
 80027bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027be:	bf00      	nop
 80027c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027c2:	bc08      	pop	{r3}
 80027c4:	469e      	mov	lr, r3
 80027c6:	4770      	bx	lr

080027c8 <_fini>:
 80027c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027ca:	bf00      	nop
 80027cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027ce:	bc08      	pop	{r3}
 80027d0:	469e      	mov	lr, r3
 80027d2:	4770      	bx	lr
