Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Aug 10 14:46:43 2023
| Host         : ARGE-GF5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 96 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.482        0.000                      0                  104        0.095        0.000                      0                  104        3.000        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
i_clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         14.482        0.000                      0                  104        0.178        0.000                      0                  104        9.500        0.000                       0                    98  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       14.484        0.000                      0                  104        0.178        0.000                      0                  104        9.500        0.000                       0                    98  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         14.482        0.000                      0                  104        0.095        0.000                      0                  104  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       14.482        0.000                      0                  104        0.095        0.000                      0                  104  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.482ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 1.754ns (32.266%)  route 3.682ns (67.734%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 18.501 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 r  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.894     3.499    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.623 r  uart_rx_port/cnt[2]_i_3/O
                         net (fo=4, routed)           0.794     4.417    uart_rx_port/cnt[2]_i_3_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I4_O)        0.124     4.541 r  uart_rx_port/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     4.541    uart_rx_port/rx_data[4]_i_1_n_0
    SLICE_X13Y88         FDCE                                         r  uart_rx_port/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.521    18.501    uart_rx_port/i_clk
    SLICE_X13Y88         FDCE                                         r  uart_rx_port/rx_data_reg[4]/C
                         clock pessimism              0.577    19.078    
                         clock uncertainty           -0.084    18.995    
    SLICE_X13Y88         FDCE (Setup_fdce_C_D)        0.029    19.024    uart_rx_port/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         19.024    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                 14.482    

Slack (MET) :             14.623ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[0]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.824    uart_rx_port/o_rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.623    

Slack (MET) :             14.623ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[1]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.824    uart_rx_port/o_rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.623    

Slack (MET) :             14.623ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[2]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.824    uart_rx_port/o_rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.623    

Slack (MET) :             14.623ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[3]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.824    uart_rx_port/o_rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.623    

Slack (MET) :             14.623ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[5]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.824    uart_rx_port/o_rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.623    

Slack (MET) :             14.623ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[6]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.824    uart_rx_port/o_rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.623    

Slack (MET) :             14.649ns  (required time - arrival time)
  Source:                 uart_tx_port/clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_port/o_tx_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.811ns (36.682%)  route 3.126ns (63.318%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.723    -0.817    uart_tx_port/i_clk
    SLICE_X2Y89          FDCE                                         r  uart_tx_port/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.299 r  uart_tx_port/clk_count_reg[1]/Q
                         net (fo=3, routed)           1.064     0.766    uart_tx_port/clk_count[1]
    SLICE_X2Y90          LUT6 (Prop_lut6_I2_O)        0.124     0.890 r  uart_tx_port/o_tx_done_i_18/O
                         net (fo=1, routed)           0.000     0.890    uart_tx_port/o_tx_done_i_18_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.403 r  uart_tx_port/o_tx_done_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.403    uart_tx_port/o_tx_done_reg_i_7_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.520 r  uart_tx_port/o_tx_done_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    uart_tx_port/o_tx_done_reg_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.749 f  uart_tx_port/o_tx_done_reg_i_2/CO[2]
                         net (fo=11, routed)          1.471     3.220    uart_tx_port/o_tx_done_reg_i_2_n_1
    SLICE_X9Y86          LUT4 (Prop_lut4_I2_O)        0.310     3.530 r  uart_tx_port/o_tx_i_1/O
                         net (fo=1, routed)           0.591     4.120    uart_tx_port/o_tx_i_1_n_0
    SLICE_X9Y86          FDPE                                         r  uart_tx_port/o_tx_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_tx_port/i_clk
    SLICE_X9Y86          FDPE                                         r  uart_tx_port/o_tx_reg/C
                         clock pessimism              0.559    19.058    
                         clock uncertainty           -0.084    18.975    
    SLICE_X9Y86          FDPE (Setup_fdpe_C_CE)      -0.205    18.770    uart_tx_port/o_tx_reg
  -------------------------------------------------------------------
                         required time                         18.770    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                 14.649    

Slack (MET) :             14.660ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/rx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 1.754ns (33.062%)  route 3.551ns (66.938%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 18.500 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.892     3.497    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT4 (Prop_lut4_I3_O)        0.124     3.621 r  uart_rx_port/rx_data[3]_i_2/O
                         net (fo=4, routed)           0.665     4.286    uart_rx_port/rx_data[3]_i_2_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I1_O)        0.124     4.410 r  uart_rx_port/rx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     4.410    uart_rx_port/rx_data[2]_i_1_n_0
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.520    18.500    uart_rx_port/i_clk
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[2]/C
                         clock pessimism              0.577    19.077    
                         clock uncertainty           -0.084    18.994    
    SLICE_X12Y87         FDCE (Setup_fdce_C_D)        0.077    19.071    uart_rx_port/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         19.071    
                         arrival time                          -4.410    
  -------------------------------------------------------------------
                         slack                                 14.660    

Slack (MET) :             14.667ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 1.754ns (33.081%)  route 3.548ns (66.919%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 18.500 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.892     3.497    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT4 (Prop_lut4_I3_O)        0.124     3.621 r  uart_rx_port/rx_data[3]_i_2/O
                         net (fo=4, routed)           0.662     4.283    uart_rx_port/rx_data[3]_i_2_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I3_O)        0.124     4.407 r  uart_rx_port/rx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     4.407    uart_rx_port/rx_data[3]_i_1_n_0
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.520    18.500    uart_rx_port/i_clk
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[3]/C
                         clock pessimism              0.577    19.077    
                         clock uncertainty           -0.084    18.994    
    SLICE_X12Y87         FDCE (Setup_fdce_C_D)        0.081    19.075    uart_rx_port/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         19.075    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                 14.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_tx_port/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_port/o_tx_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.571    -0.593    uart_tx_port/i_clk
    SLICE_X8Y86          FDCE                                         r  uart_tx_port/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  uart_tx_port/cnt_reg[2]/Q
                         net (fo=3, routed)           0.073    -0.356    uart_tx_port/cnt[2]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.045    -0.311 r  uart_tx_port/o_tx_i_2/O
                         net (fo=1, routed)           0.000    -0.311    uart_tx_port/o_tx_i_2_n_0
    SLICE_X9Y86          FDPE                                         r  uart_tx_port/o_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.841    -0.832    uart_tx_port/i_clk
    SLICE_X9Y86          FDPE                                         r  uart_tx_port/o_tx_reg/C
                         clock pessimism              0.252    -0.580    
    SLICE_X9Y86          FDPE (Hold_fdpe_C_D)         0.091    -0.489    uart_tx_port/o_tx_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_rx_port/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.572    -0.592    uart_rx_port/i_clk
    SLICE_X13Y87         FDCE                                         r  uart_rx_port/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  uart_rx_port/cnt_reg[1]/Q
                         net (fo=10, routed)          0.137    -0.315    uart_rx_port/cnt[1]
    SLICE_X12Y87         LUT5 (Prop_lut5_I1_O)        0.045    -0.270 r  uart_rx_port/rx_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    uart_rx_port/rx_data[3]_i_1_n_0
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.842    -0.831    uart_rx_port/i_clk
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[3]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X12Y87         FDCE (Hold_fdce_C_D)         0.121    -0.458    uart_rx_port/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uart_rx_port/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.257%)  route 0.128ns (43.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.573    -0.591    uart_rx_port/i_clk
    SLICE_X12Y88         FDCE                                         r  uart_rx_port/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  uart_rx_port/rx_data_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.300    uart_rx_port/rx_data[0]
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.841    -0.832    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[0]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.075    -0.503    uart_rx_port/o_rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_rx_port/uart_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.103%)  route 0.158ns (45.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.573    -0.591    uart_rx_port/i_clk
    SLICE_X13Y88         FDCE                                         r  uart_rx_port/uart_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  uart_rx_port/uart_state_reg[0]/Q
                         net (fo=43, routed)          0.158    -0.292    uart_rx_port/uart_state[0]
    SLICE_X14Y87         LUT6 (Prop_lut6_I2_O)        0.045    -0.247 r  uart_rx_port/o_rx_en_i_1/O
                         net (fo=1, routed)           0.000    -0.247    uart_rx_port/o_rx_en_i_1_n_0
    SLICE_X14Y87         FDRE                                         r  uart_rx_port/o_rx_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.842    -0.831    uart_rx_port/i_clk
    SLICE_X14Y87         FDRE                                         r  uart_rx_port/o_rx_en_reg/C
                         clock pessimism              0.254    -0.577    
    SLICE_X14Y87         FDRE (Hold_fdre_C_D)         0.120    -0.457    uart_rx_port/o_rx_en_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_rx_port/rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.923%)  route 0.124ns (43.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.572    -0.592    uart_rx_port/i_clk
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  uart_rx_port/rx_data_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.304    uart_rx_port/rx_data[3]
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.841    -0.832    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[3]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.063    -0.515    uart_rx_port/o_rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uart_rx_port/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.260%)  route 0.116ns (35.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.573    -0.591    uart_rx_port/i_clk
    SLICE_X12Y88         FDCE                                         r  uart_rx_port/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  uart_rx_port/cnt_reg[2]/Q
                         net (fo=6, routed)           0.116    -0.311    uart_rx_port/cnt[2]
    SLICE_X13Y88         LUT6 (Prop_lut6_I3_O)        0.045    -0.266 r  uart_rx_port/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    uart_rx_port/rx_data[4]_i_1_n_0
    SLICE_X13Y88         FDCE                                         r  uart_rx_port/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.844    -0.829    uart_rx_port/i_clk
    SLICE_X13Y88         FDCE                                         r  uart_rx_port/rx_data_reg[4]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X13Y88         FDCE (Hold_fdce_C_D)         0.091    -0.487    uart_rx_port/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart_rx_port/clk_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/clk_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.574    -0.590    uart_rx_port/i_clk
    SLICE_X14Y92         FDCE                                         r  uart_rx_port/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  uart_rx_port/clk_count_reg[16]/Q
                         net (fo=5, routed)           0.149    -0.277    uart_rx_port/clk_count[16]
    SLICE_X14Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.232 r  uart_rx_port/clk_count[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    uart_rx_port/clk_count[16]_i_1_n_0
    SLICE_X14Y92         FDCE                                         r  uart_rx_port/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.845    -0.828    uart_rx_port/i_clk
    SLICE_X14Y92         FDCE                                         r  uart_rx_port/clk_count_reg[16]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X14Y92         FDCE (Hold_fdce_C_D)         0.121    -0.469    uart_rx_port/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart_rx_port/clk_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/clk_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.575    -0.589    uart_rx_port/i_clk
    SLICE_X14Y93         FDCE                                         r  uart_rx_port/clk_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  uart_rx_port/clk_count_reg[20]/Q
                         net (fo=5, routed)           0.149    -0.276    uart_rx_port/clk_count[20]
    SLICE_X14Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.231 r  uart_rx_port/clk_count[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    uart_rx_port/clk_count[20]_i_1_n_0
    SLICE_X14Y93         FDCE                                         r  uart_rx_port/clk_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.846    -0.827    uart_rx_port/i_clk
    SLICE_X14Y93         FDCE                                         r  uart_rx_port/clk_count_reg[20]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X14Y93         FDCE (Hold_fdce_C_D)         0.121    -0.468    uart_rx_port/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 uart_rx_port/clk_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/clk_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.619%)  route 0.160ns (43.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.575    -0.589    uart_rx_port/i_clk
    SLICE_X12Y94         FDCE                                         r  uart_rx_port/clk_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  uart_rx_port/clk_count_reg[24]/Q
                         net (fo=5, routed)           0.160    -0.265    uart_rx_port/clk_count[24]
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  uart_rx_port/clk_count[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    uart_rx_port/clk_count[24]_i_1_n_0
    SLICE_X12Y94         FDCE                                         r  uart_rx_port/clk_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.846    -0.827    uart_rx_port/i_clk
    SLICE_X12Y94         FDCE                                         r  uart_rx_port/clk_count_reg[24]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X12Y94         FDCE (Hold_fdce_C_D)         0.121    -0.468    uart_rx_port/clk_count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 uart_rx_port/clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.619%)  route 0.160ns (43.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.573    -0.591    uart_rx_port/i_clk
    SLICE_X12Y89         FDCE                                         r  uart_rx_port/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  uart_rx_port/clk_count_reg[4]/Q
                         net (fo=5, routed)           0.160    -0.267    uart_rx_port/clk_count[4]
    SLICE_X12Y89         LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  uart_rx_port/clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    uart_rx_port/clk_count[4]_i_1_n_0
    SLICE_X12Y89         FDCE                                         r  uart_rx_port/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.844    -0.829    uart_rx_port/i_clk
    SLICE_X12Y89         FDCE                                         r  uart_rx_port/clk_count_reg[4]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X12Y89         FDCE (Hold_fdce_C_D)         0.121    -0.470    uart_rx_port/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_block/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clk_block/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X12Y94     uart_rx_port/clk_count_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X12Y94     uart_rx_port/clk_count_reg[22]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X12Y94     uart_rx_port/clk_count_reg[23]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X12Y94     uart_rx_port/clk_count_reg[24]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X12Y95     uart_rx_port/clk_count_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X14Y95     uart_rx_port/clk_count_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X12Y95     uart_rx_port/clk_count_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X14Y95     uart_rx_port/clk_count_reg[28]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y94     uart_rx_port/clk_count_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y94     uart_rx_port/clk_count_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y94     uart_rx_port/clk_count_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y94     uart_rx_port/clk_count_reg[24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y95     uart_rx_port/clk_count_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y95     uart_rx_port/clk_count_reg[26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y95     uart_rx_port/clk_count_reg[27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y95     uart_rx_port/clk_count_reg[28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y95     uart_rx_port/clk_count_reg[29]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y90     uart_rx_port/clk_count_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y89     uart_rx_port/clk_count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y88     uart_rx_port/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X13Y87     uart_rx_port/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X13Y87     uart_rx_port/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y88     uart_rx_port/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y86     uart_rx_port/o_rx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y86     uart_rx_port/o_rx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y86     uart_rx_port/o_rx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y86     uart_rx_port/o_rx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y86     uart_rx_port/rx_1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_block/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_block/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.484ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 1.754ns (32.266%)  route 3.682ns (67.734%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 18.501 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 r  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.894     3.499    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.623 r  uart_rx_port/cnt[2]_i_3/O
                         net (fo=4, routed)           0.794     4.417    uart_rx_port/cnt[2]_i_3_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I4_O)        0.124     4.541 r  uart_rx_port/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     4.541    uart_rx_port/rx_data[4]_i_1_n_0
    SLICE_X13Y88         FDCE                                         r  uart_rx_port/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.521    18.501    uart_rx_port/i_clk
    SLICE_X13Y88         FDCE                                         r  uart_rx_port/rx_data_reg[4]/C
                         clock pessimism              0.577    19.078    
                         clock uncertainty           -0.082    18.997    
    SLICE_X13Y88         FDCE (Setup_fdce_C_D)        0.029    19.026    uart_rx_port/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         19.026    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                 14.484    

Slack (MET) :             14.625ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[0]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.082    18.995    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.826    uart_rx_port/o_rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         18.826    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.625    

Slack (MET) :             14.625ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[1]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.082    18.995    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.826    uart_rx_port/o_rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         18.826    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.625    

Slack (MET) :             14.625ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[2]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.082    18.995    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.826    uart_rx_port/o_rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         18.826    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.625    

Slack (MET) :             14.625ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[3]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.082    18.995    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.826    uart_rx_port/o_rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         18.826    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.625    

Slack (MET) :             14.625ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[5]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.082    18.995    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.826    uart_rx_port/o_rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         18.826    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.625    

Slack (MET) :             14.625ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[6]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.082    18.995    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.826    uart_rx_port/o_rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         18.826    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.625    

Slack (MET) :             14.651ns  (required time - arrival time)
  Source:                 uart_tx_port/clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_port/o_tx_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.811ns (36.682%)  route 3.126ns (63.318%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.723    -0.817    uart_tx_port/i_clk
    SLICE_X2Y89          FDCE                                         r  uart_tx_port/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.299 r  uart_tx_port/clk_count_reg[1]/Q
                         net (fo=3, routed)           1.064     0.766    uart_tx_port/clk_count[1]
    SLICE_X2Y90          LUT6 (Prop_lut6_I2_O)        0.124     0.890 r  uart_tx_port/o_tx_done_i_18/O
                         net (fo=1, routed)           0.000     0.890    uart_tx_port/o_tx_done_i_18_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.403 r  uart_tx_port/o_tx_done_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.403    uart_tx_port/o_tx_done_reg_i_7_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.520 r  uart_tx_port/o_tx_done_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    uart_tx_port/o_tx_done_reg_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.749 f  uart_tx_port/o_tx_done_reg_i_2/CO[2]
                         net (fo=11, routed)          1.471     3.220    uart_tx_port/o_tx_done_reg_i_2_n_1
    SLICE_X9Y86          LUT4 (Prop_lut4_I2_O)        0.310     3.530 r  uart_tx_port/o_tx_i_1/O
                         net (fo=1, routed)           0.591     4.120    uart_tx_port/o_tx_i_1_n_0
    SLICE_X9Y86          FDPE                                         r  uart_tx_port/o_tx_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_tx_port/i_clk
    SLICE_X9Y86          FDPE                                         r  uart_tx_port/o_tx_reg/C
                         clock pessimism              0.559    19.058    
                         clock uncertainty           -0.082    18.977    
    SLICE_X9Y86          FDPE (Setup_fdpe_C_CE)      -0.205    18.772    uart_tx_port/o_tx_reg
  -------------------------------------------------------------------
                         required time                         18.772    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                 14.651    

Slack (MET) :             14.662ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/rx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 1.754ns (33.062%)  route 3.551ns (66.938%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 18.500 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.892     3.497    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT4 (Prop_lut4_I3_O)        0.124     3.621 r  uart_rx_port/rx_data[3]_i_2/O
                         net (fo=4, routed)           0.665     4.286    uart_rx_port/rx_data[3]_i_2_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I1_O)        0.124     4.410 r  uart_rx_port/rx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     4.410    uart_rx_port/rx_data[2]_i_1_n_0
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.520    18.500    uart_rx_port/i_clk
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[2]/C
                         clock pessimism              0.577    19.077    
                         clock uncertainty           -0.082    18.996    
    SLICE_X12Y87         FDCE (Setup_fdce_C_D)        0.077    19.073    uart_rx_port/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         19.073    
                         arrival time                          -4.410    
  -------------------------------------------------------------------
                         slack                                 14.662    

Slack (MET) :             14.669ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 1.754ns (33.081%)  route 3.548ns (66.919%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 18.500 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.892     3.497    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT4 (Prop_lut4_I3_O)        0.124     3.621 r  uart_rx_port/rx_data[3]_i_2/O
                         net (fo=4, routed)           0.662     4.283    uart_rx_port/rx_data[3]_i_2_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I3_O)        0.124     4.407 r  uart_rx_port/rx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     4.407    uart_rx_port/rx_data[3]_i_1_n_0
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.520    18.500    uart_rx_port/i_clk
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[3]/C
                         clock pessimism              0.577    19.077    
                         clock uncertainty           -0.082    18.996    
    SLICE_X12Y87         FDCE (Setup_fdce_C_D)        0.081    19.077    uart_rx_port/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         19.077    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                 14.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_tx_port/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_port/o_tx_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.571    -0.593    uart_tx_port/i_clk
    SLICE_X8Y86          FDCE                                         r  uart_tx_port/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  uart_tx_port/cnt_reg[2]/Q
                         net (fo=3, routed)           0.073    -0.356    uart_tx_port/cnt[2]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.045    -0.311 r  uart_tx_port/o_tx_i_2/O
                         net (fo=1, routed)           0.000    -0.311    uart_tx_port/o_tx_i_2_n_0
    SLICE_X9Y86          FDPE                                         r  uart_tx_port/o_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.841    -0.832    uart_tx_port/i_clk
    SLICE_X9Y86          FDPE                                         r  uart_tx_port/o_tx_reg/C
                         clock pessimism              0.252    -0.580    
    SLICE_X9Y86          FDPE (Hold_fdpe_C_D)         0.091    -0.489    uart_tx_port/o_tx_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_rx_port/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.572    -0.592    uart_rx_port/i_clk
    SLICE_X13Y87         FDCE                                         r  uart_rx_port/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  uart_rx_port/cnt_reg[1]/Q
                         net (fo=10, routed)          0.137    -0.315    uart_rx_port/cnt[1]
    SLICE_X12Y87         LUT5 (Prop_lut5_I1_O)        0.045    -0.270 r  uart_rx_port/rx_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    uart_rx_port/rx_data[3]_i_1_n_0
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.842    -0.831    uart_rx_port/i_clk
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[3]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X12Y87         FDCE (Hold_fdce_C_D)         0.121    -0.458    uart_rx_port/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uart_rx_port/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.257%)  route 0.128ns (43.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.573    -0.591    uart_rx_port/i_clk
    SLICE_X12Y88         FDCE                                         r  uart_rx_port/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  uart_rx_port/rx_data_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.300    uart_rx_port/rx_data[0]
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.841    -0.832    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[0]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.075    -0.503    uart_rx_port/o_rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_rx_port/uart_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.103%)  route 0.158ns (45.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.573    -0.591    uart_rx_port/i_clk
    SLICE_X13Y88         FDCE                                         r  uart_rx_port/uart_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  uart_rx_port/uart_state_reg[0]/Q
                         net (fo=43, routed)          0.158    -0.292    uart_rx_port/uart_state[0]
    SLICE_X14Y87         LUT6 (Prop_lut6_I2_O)        0.045    -0.247 r  uart_rx_port/o_rx_en_i_1/O
                         net (fo=1, routed)           0.000    -0.247    uart_rx_port/o_rx_en_i_1_n_0
    SLICE_X14Y87         FDRE                                         r  uart_rx_port/o_rx_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.842    -0.831    uart_rx_port/i_clk
    SLICE_X14Y87         FDRE                                         r  uart_rx_port/o_rx_en_reg/C
                         clock pessimism              0.254    -0.577    
    SLICE_X14Y87         FDRE (Hold_fdre_C_D)         0.120    -0.457    uart_rx_port/o_rx_en_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_rx_port/rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.923%)  route 0.124ns (43.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.572    -0.592    uart_rx_port/i_clk
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  uart_rx_port/rx_data_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.304    uart_rx_port/rx_data[3]
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.841    -0.832    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[3]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.063    -0.515    uart_rx_port/o_rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uart_rx_port/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.260%)  route 0.116ns (35.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.573    -0.591    uart_rx_port/i_clk
    SLICE_X12Y88         FDCE                                         r  uart_rx_port/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  uart_rx_port/cnt_reg[2]/Q
                         net (fo=6, routed)           0.116    -0.311    uart_rx_port/cnt[2]
    SLICE_X13Y88         LUT6 (Prop_lut6_I3_O)        0.045    -0.266 r  uart_rx_port/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    uart_rx_port/rx_data[4]_i_1_n_0
    SLICE_X13Y88         FDCE                                         r  uart_rx_port/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.844    -0.829    uart_rx_port/i_clk
    SLICE_X13Y88         FDCE                                         r  uart_rx_port/rx_data_reg[4]/C
                         clock pessimism              0.251    -0.578    
    SLICE_X13Y88         FDCE (Hold_fdce_C_D)         0.091    -0.487    uart_rx_port/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart_rx_port/clk_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/clk_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.574    -0.590    uart_rx_port/i_clk
    SLICE_X14Y92         FDCE                                         r  uart_rx_port/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  uart_rx_port/clk_count_reg[16]/Q
                         net (fo=5, routed)           0.149    -0.277    uart_rx_port/clk_count[16]
    SLICE_X14Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.232 r  uart_rx_port/clk_count[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    uart_rx_port/clk_count[16]_i_1_n_0
    SLICE_X14Y92         FDCE                                         r  uart_rx_port/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.845    -0.828    uart_rx_port/i_clk
    SLICE_X14Y92         FDCE                                         r  uart_rx_port/clk_count_reg[16]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X14Y92         FDCE (Hold_fdce_C_D)         0.121    -0.469    uart_rx_port/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart_rx_port/clk_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/clk_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.575    -0.589    uart_rx_port/i_clk
    SLICE_X14Y93         FDCE                                         r  uart_rx_port/clk_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  uart_rx_port/clk_count_reg[20]/Q
                         net (fo=5, routed)           0.149    -0.276    uart_rx_port/clk_count[20]
    SLICE_X14Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.231 r  uart_rx_port/clk_count[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    uart_rx_port/clk_count[20]_i_1_n_0
    SLICE_X14Y93         FDCE                                         r  uart_rx_port/clk_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.846    -0.827    uart_rx_port/i_clk
    SLICE_X14Y93         FDCE                                         r  uart_rx_port/clk_count_reg[20]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X14Y93         FDCE (Hold_fdce_C_D)         0.121    -0.468    uart_rx_port/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 uart_rx_port/clk_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/clk_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.619%)  route 0.160ns (43.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.575    -0.589    uart_rx_port/i_clk
    SLICE_X12Y94         FDCE                                         r  uart_rx_port/clk_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  uart_rx_port/clk_count_reg[24]/Q
                         net (fo=5, routed)           0.160    -0.265    uart_rx_port/clk_count[24]
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  uart_rx_port/clk_count[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    uart_rx_port/clk_count[24]_i_1_n_0
    SLICE_X12Y94         FDCE                                         r  uart_rx_port/clk_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.846    -0.827    uart_rx_port/i_clk
    SLICE_X12Y94         FDCE                                         r  uart_rx_port/clk_count_reg[24]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X12Y94         FDCE (Hold_fdce_C_D)         0.121    -0.468    uart_rx_port/clk_count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 uart_rx_port/clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.619%)  route 0.160ns (43.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.573    -0.591    uart_rx_port/i_clk
    SLICE_X12Y89         FDCE                                         r  uart_rx_port/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  uart_rx_port/clk_count_reg[4]/Q
                         net (fo=5, routed)           0.160    -0.267    uart_rx_port/clk_count[4]
    SLICE_X12Y89         LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  uart_rx_port/clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    uart_rx_port/clk_count[4]_i_1_n_0
    SLICE_X12Y89         FDCE                                         r  uart_rx_port/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.844    -0.829    uart_rx_port/i_clk
    SLICE_X12Y89         FDCE                                         r  uart_rx_port/clk_count_reg[4]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X12Y89         FDCE (Hold_fdce_C_D)         0.121    -0.470    uart_rx_port/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_block/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clk_block/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X12Y94     uart_rx_port/clk_count_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X12Y94     uart_rx_port/clk_count_reg[22]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X12Y94     uart_rx_port/clk_count_reg[23]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X12Y94     uart_rx_port/clk_count_reg[24]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X12Y95     uart_rx_port/clk_count_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X14Y95     uart_rx_port/clk_count_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X12Y95     uart_rx_port/clk_count_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X14Y95     uart_rx_port/clk_count_reg[28]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y94     uart_rx_port/clk_count_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y94     uart_rx_port/clk_count_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y94     uart_rx_port/clk_count_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y94     uart_rx_port/clk_count_reg[24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y95     uart_rx_port/clk_count_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y95     uart_rx_port/clk_count_reg[26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y95     uart_rx_port/clk_count_reg[27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y95     uart_rx_port/clk_count_reg[28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y95     uart_rx_port/clk_count_reg[29]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y90     uart_rx_port/clk_count_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y89     uart_rx_port/clk_count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y88     uart_rx_port/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X13Y87     uart_rx_port/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X13Y87     uart_rx_port/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y88     uart_rx_port/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y86     uart_rx_port/o_rx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y86     uart_rx_port/o_rx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y86     uart_rx_port/o_rx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y86     uart_rx_port/o_rx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y86     uart_rx_port/rx_1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_block/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_block/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_block/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.482ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 1.754ns (32.266%)  route 3.682ns (67.734%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 18.501 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 r  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.894     3.499    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.623 r  uart_rx_port/cnt[2]_i_3/O
                         net (fo=4, routed)           0.794     4.417    uart_rx_port/cnt[2]_i_3_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I4_O)        0.124     4.541 r  uart_rx_port/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     4.541    uart_rx_port/rx_data[4]_i_1_n_0
    SLICE_X13Y88         FDCE                                         r  uart_rx_port/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.521    18.501    uart_rx_port/i_clk
    SLICE_X13Y88         FDCE                                         r  uart_rx_port/rx_data_reg[4]/C
                         clock pessimism              0.577    19.078    
                         clock uncertainty           -0.084    18.995    
    SLICE_X13Y88         FDCE (Setup_fdce_C_D)        0.029    19.024    uart_rx_port/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         19.024    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                 14.482    

Slack (MET) :             14.623ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[0]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.824    uart_rx_port/o_rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.623    

Slack (MET) :             14.623ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[1]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.824    uart_rx_port/o_rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.623    

Slack (MET) :             14.623ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[2]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.824    uart_rx_port/o_rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.623    

Slack (MET) :             14.623ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[3]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.824    uart_rx_port/o_rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.623    

Slack (MET) :             14.623ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[5]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.824    uart_rx_port/o_rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.623    

Slack (MET) :             14.623ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[6]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.824    uart_rx_port/o_rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.623    

Slack (MET) :             14.649ns  (required time - arrival time)
  Source:                 uart_tx_port/clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_port/o_tx_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.811ns (36.682%)  route 3.126ns (63.318%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.723    -0.817    uart_tx_port/i_clk
    SLICE_X2Y89          FDCE                                         r  uart_tx_port/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.299 r  uart_tx_port/clk_count_reg[1]/Q
                         net (fo=3, routed)           1.064     0.766    uart_tx_port/clk_count[1]
    SLICE_X2Y90          LUT6 (Prop_lut6_I2_O)        0.124     0.890 r  uart_tx_port/o_tx_done_i_18/O
                         net (fo=1, routed)           0.000     0.890    uart_tx_port/o_tx_done_i_18_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.403 r  uart_tx_port/o_tx_done_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.403    uart_tx_port/o_tx_done_reg_i_7_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.520 r  uart_tx_port/o_tx_done_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    uart_tx_port/o_tx_done_reg_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.749 f  uart_tx_port/o_tx_done_reg_i_2/CO[2]
                         net (fo=11, routed)          1.471     3.220    uart_tx_port/o_tx_done_reg_i_2_n_1
    SLICE_X9Y86          LUT4 (Prop_lut4_I2_O)        0.310     3.530 r  uart_tx_port/o_tx_i_1/O
                         net (fo=1, routed)           0.591     4.120    uart_tx_port/o_tx_i_1_n_0
    SLICE_X9Y86          FDPE                                         r  uart_tx_port/o_tx_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_tx_port/i_clk
    SLICE_X9Y86          FDPE                                         r  uart_tx_port/o_tx_reg/C
                         clock pessimism              0.559    19.058    
                         clock uncertainty           -0.084    18.975    
    SLICE_X9Y86          FDPE (Setup_fdpe_C_CE)      -0.205    18.770    uart_tx_port/o_tx_reg
  -------------------------------------------------------------------
                         required time                         18.770    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                 14.649    

Slack (MET) :             14.660ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/rx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 1.754ns (33.062%)  route 3.551ns (66.938%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 18.500 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.892     3.497    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT4 (Prop_lut4_I3_O)        0.124     3.621 r  uart_rx_port/rx_data[3]_i_2/O
                         net (fo=4, routed)           0.665     4.286    uart_rx_port/rx_data[3]_i_2_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I1_O)        0.124     4.410 r  uart_rx_port/rx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     4.410    uart_rx_port/rx_data[2]_i_1_n_0
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.520    18.500    uart_rx_port/i_clk
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[2]/C
                         clock pessimism              0.577    19.077    
                         clock uncertainty           -0.084    18.994    
    SLICE_X12Y87         FDCE (Setup_fdce_C_D)        0.077    19.071    uart_rx_port/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         19.071    
                         arrival time                          -4.410    
  -------------------------------------------------------------------
                         slack                                 14.660    

Slack (MET) :             14.667ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 1.754ns (33.081%)  route 3.548ns (66.919%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 18.500 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.892     3.497    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT4 (Prop_lut4_I3_O)        0.124     3.621 r  uart_rx_port/rx_data[3]_i_2/O
                         net (fo=4, routed)           0.662     4.283    uart_rx_port/rx_data[3]_i_2_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I3_O)        0.124     4.407 r  uart_rx_port/rx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     4.407    uart_rx_port/rx_data[3]_i_1_n_0
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.520    18.500    uart_rx_port/i_clk
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[3]/C
                         clock pessimism              0.577    19.077    
                         clock uncertainty           -0.084    18.994    
    SLICE_X12Y87         FDCE (Setup_fdce_C_D)        0.081    19.075    uart_rx_port/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         19.075    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                 14.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 uart_tx_port/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_port/o_tx_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.571    -0.593    uart_tx_port/i_clk
    SLICE_X8Y86          FDCE                                         r  uart_tx_port/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  uart_tx_port/cnt_reg[2]/Q
                         net (fo=3, routed)           0.073    -0.356    uart_tx_port/cnt[2]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.045    -0.311 r  uart_tx_port/o_tx_i_2/O
                         net (fo=1, routed)           0.000    -0.311    uart_tx_port/o_tx_i_2_n_0
    SLICE_X9Y86          FDPE                                         r  uart_tx_port/o_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.841    -0.832    uart_tx_port/i_clk
    SLICE_X9Y86          FDPE                                         r  uart_tx_port/o_tx_reg/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.084    -0.497    
    SLICE_X9Y86          FDPE (Hold_fdpe_C_D)         0.091    -0.406    uart_tx_port/o_tx_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uart_rx_port/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.572    -0.592    uart_rx_port/i_clk
    SLICE_X13Y87         FDCE                                         r  uart_rx_port/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  uart_rx_port/cnt_reg[1]/Q
                         net (fo=10, routed)          0.137    -0.315    uart_rx_port/cnt[1]
    SLICE_X12Y87         LUT5 (Prop_lut5_I1_O)        0.045    -0.270 r  uart_rx_port/rx_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    uart_rx_port/rx_data[3]_i_1_n_0
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.842    -0.831    uart_rx_port/i_clk
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[3]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.084    -0.496    
    SLICE_X12Y87         FDCE (Hold_fdce_C_D)         0.121    -0.375    uart_rx_port/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 uart_rx_port/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.257%)  route 0.128ns (43.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.573    -0.591    uart_rx_port/i_clk
    SLICE_X12Y88         FDCE                                         r  uart_rx_port/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  uart_rx_port/rx_data_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.300    uart_rx_port/rx_data[0]
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.841    -0.832    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[0]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.084    -0.495    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.075    -0.420    uart_rx_port/o_rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 uart_rx_port/uart_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.103%)  route 0.158ns (45.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.573    -0.591    uart_rx_port/i_clk
    SLICE_X13Y88         FDCE                                         r  uart_rx_port/uart_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  uart_rx_port/uart_state_reg[0]/Q
                         net (fo=43, routed)          0.158    -0.292    uart_rx_port/uart_state[0]
    SLICE_X14Y87         LUT6 (Prop_lut6_I2_O)        0.045    -0.247 r  uart_rx_port/o_rx_en_i_1/O
                         net (fo=1, routed)           0.000    -0.247    uart_rx_port/o_rx_en_i_1_n_0
    SLICE_X14Y87         FDRE                                         r  uart_rx_port/o_rx_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.842    -0.831    uart_rx_port/i_clk
    SLICE_X14Y87         FDRE                                         r  uart_rx_port/o_rx_en_reg/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.084    -0.494    
    SLICE_X14Y87         FDRE (Hold_fdre_C_D)         0.120    -0.374    uart_rx_port/o_rx_en_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart_rx_port/rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.923%)  route 0.124ns (43.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.572    -0.592    uart_rx_port/i_clk
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  uart_rx_port/rx_data_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.304    uart_rx_port/rx_data[3]
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.841    -0.832    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[3]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.084    -0.495    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.063    -0.432    uart_rx_port/o_rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uart_rx_port/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.260%)  route 0.116ns (35.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.573    -0.591    uart_rx_port/i_clk
    SLICE_X12Y88         FDCE                                         r  uart_rx_port/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  uart_rx_port/cnt_reg[2]/Q
                         net (fo=6, routed)           0.116    -0.311    uart_rx_port/cnt[2]
    SLICE_X13Y88         LUT6 (Prop_lut6_I3_O)        0.045    -0.266 r  uart_rx_port/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    uart_rx_port/rx_data[4]_i_1_n_0
    SLICE_X13Y88         FDCE                                         r  uart_rx_port/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.844    -0.829    uart_rx_port/i_clk
    SLICE_X13Y88         FDCE                                         r  uart_rx_port/rx_data_reg[4]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.084    -0.495    
    SLICE_X13Y88         FDCE (Hold_fdce_C_D)         0.091    -0.404    uart_rx_port/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_rx_port/clk_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/clk_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.574    -0.590    uart_rx_port/i_clk
    SLICE_X14Y92         FDCE                                         r  uart_rx_port/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  uart_rx_port/clk_count_reg[16]/Q
                         net (fo=5, routed)           0.149    -0.277    uart_rx_port/clk_count[16]
    SLICE_X14Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.232 r  uart_rx_port/clk_count[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    uart_rx_port/clk_count[16]_i_1_n_0
    SLICE_X14Y92         FDCE                                         r  uart_rx_port/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.845    -0.828    uart_rx_port/i_clk
    SLICE_X14Y92         FDCE                                         r  uart_rx_port/clk_count_reg[16]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.084    -0.507    
    SLICE_X14Y92         FDCE (Hold_fdce_C_D)         0.121    -0.386    uart_rx_port/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_rx_port/clk_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/clk_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.575    -0.589    uart_rx_port/i_clk
    SLICE_X14Y93         FDCE                                         r  uart_rx_port/clk_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  uart_rx_port/clk_count_reg[20]/Q
                         net (fo=5, routed)           0.149    -0.276    uart_rx_port/clk_count[20]
    SLICE_X14Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.231 r  uart_rx_port/clk_count[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    uart_rx_port/clk_count[20]_i_1_n_0
    SLICE_X14Y93         FDCE                                         r  uart_rx_port/clk_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.846    -0.827    uart_rx_port/i_clk
    SLICE_X14Y93         FDCE                                         r  uart_rx_port/clk_count_reg[20]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.084    -0.506    
    SLICE_X14Y93         FDCE (Hold_fdce_C_D)         0.121    -0.385    uart_rx_port/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_rx_port/clk_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/clk_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.619%)  route 0.160ns (43.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.575    -0.589    uart_rx_port/i_clk
    SLICE_X12Y94         FDCE                                         r  uart_rx_port/clk_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  uart_rx_port/clk_count_reg[24]/Q
                         net (fo=5, routed)           0.160    -0.265    uart_rx_port/clk_count[24]
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  uart_rx_port/clk_count[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    uart_rx_port/clk_count[24]_i_1_n_0
    SLICE_X12Y94         FDCE                                         r  uart_rx_port/clk_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.846    -0.827    uart_rx_port/i_clk
    SLICE_X12Y94         FDCE                                         r  uart_rx_port/clk_count_reg[24]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.084    -0.506    
    SLICE_X12Y94         FDCE (Hold_fdce_C_D)         0.121    -0.385    uart_rx_port/clk_count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_rx_port/clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.619%)  route 0.160ns (43.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.573    -0.591    uart_rx_port/i_clk
    SLICE_X12Y89         FDCE                                         r  uart_rx_port/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  uart_rx_port/clk_count_reg[4]/Q
                         net (fo=5, routed)           0.160    -0.267    uart_rx_port/clk_count[4]
    SLICE_X12Y89         LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  uart_rx_port/clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    uart_rx_port/clk_count[4]_i_1_n_0
    SLICE_X12Y89         FDCE                                         r  uart_rx_port/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.844    -0.829    uart_rx_port/i_clk
    SLICE_X12Y89         FDCE                                         r  uart_rx_port/clk_count_reg[4]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.084    -0.508    
    SLICE_X12Y89         FDCE (Hold_fdce_C_D)         0.121    -0.387    uart_rx_port/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.482ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 1.754ns (32.266%)  route 3.682ns (67.734%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 18.501 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 r  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.894     3.499    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.623 r  uart_rx_port/cnt[2]_i_3/O
                         net (fo=4, routed)           0.794     4.417    uart_rx_port/cnt[2]_i_3_n_0
    SLICE_X13Y88         LUT6 (Prop_lut6_I4_O)        0.124     4.541 r  uart_rx_port/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     4.541    uart_rx_port/rx_data[4]_i_1_n_0
    SLICE_X13Y88         FDCE                                         r  uart_rx_port/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.521    18.501    uart_rx_port/i_clk
    SLICE_X13Y88         FDCE                                         r  uart_rx_port/rx_data_reg[4]/C
                         clock pessimism              0.577    19.078    
                         clock uncertainty           -0.084    18.995    
    SLICE_X13Y88         FDCE (Setup_fdce_C_D)        0.029    19.024    uart_rx_port/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         19.024    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                 14.482    

Slack (MET) :             14.623ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[0]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.824    uart_rx_port/o_rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.623    

Slack (MET) :             14.623ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[1]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.824    uart_rx_port/o_rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.623    

Slack (MET) :             14.623ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[2]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.824    uart_rx_port/o_rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.623    

Slack (MET) :             14.623ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[3]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.824    uart_rx_port/o_rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.623    

Slack (MET) :             14.623ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[5]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.824    uart_rx_port/o_rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.623    

Slack (MET) :             14.623ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.630ns (31.992%)  route 3.465ns (68.008%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.891     3.496    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I3_O)        0.124     3.620 r  uart_rx_port/o_rx_data[7]_i_1/O
                         net (fo=8, routed)           0.580     4.200    uart_rx_port/o_rx_data0
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[6]/C
                         clock pessimism              0.577    19.076    
                         clock uncertainty           -0.084    18.993    
    SLICE_X12Y86         FDRE (Setup_fdre_C_CE)      -0.169    18.824    uart_rx_port/o_rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                 14.623    

Slack (MET) :             14.649ns  (required time - arrival time)
  Source:                 uart_tx_port/clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_port/o_tx_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.811ns (36.682%)  route 3.126ns (63.318%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.723    -0.817    uart_tx_port/i_clk
    SLICE_X2Y89          FDCE                                         r  uart_tx_port/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.518    -0.299 r  uart_tx_port/clk_count_reg[1]/Q
                         net (fo=3, routed)           1.064     0.766    uart_tx_port/clk_count[1]
    SLICE_X2Y90          LUT6 (Prop_lut6_I2_O)        0.124     0.890 r  uart_tx_port/o_tx_done_i_18/O
                         net (fo=1, routed)           0.000     0.890    uart_tx_port/o_tx_done_i_18_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.403 r  uart_tx_port/o_tx_done_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.403    uart_tx_port/o_tx_done_reg_i_7_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.520 r  uart_tx_port/o_tx_done_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.520    uart_tx_port/o_tx_done_reg_i_3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.749 f  uart_tx_port/o_tx_done_reg_i_2/CO[2]
                         net (fo=11, routed)          1.471     3.220    uart_tx_port/o_tx_done_reg_i_2_n_1
    SLICE_X9Y86          LUT4 (Prop_lut4_I2_O)        0.310     3.530 r  uart_tx_port/o_tx_i_1/O
                         net (fo=1, routed)           0.591     4.120    uart_tx_port/o_tx_i_1_n_0
    SLICE_X9Y86          FDPE                                         r  uart_tx_port/o_tx_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.519    18.499    uart_tx_port/i_clk
    SLICE_X9Y86          FDPE                                         r  uart_tx_port/o_tx_reg/C
                         clock pessimism              0.559    19.058    
                         clock uncertainty           -0.084    18.975    
    SLICE_X9Y86          FDPE (Setup_fdpe_C_CE)      -0.205    18.770    uart_tx_port/o_tx_reg
  -------------------------------------------------------------------
                         required time                         18.770    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                 14.649    

Slack (MET) :             14.660ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/rx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 1.754ns (33.062%)  route 3.551ns (66.938%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 18.500 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.892     3.497    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT4 (Prop_lut4_I3_O)        0.124     3.621 r  uart_rx_port/rx_data[3]_i_2/O
                         net (fo=4, routed)           0.665     4.286    uart_rx_port/rx_data[3]_i_2_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I1_O)        0.124     4.410 r  uart_rx_port/rx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     4.410    uart_rx_port/rx_data[2]_i_1_n_0
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.520    18.500    uart_rx_port/i_clk
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[2]/C
                         clock pessimism              0.577    19.077    
                         clock uncertainty           -0.084    18.994    
    SLICE_X12Y87         FDCE (Setup_fdce_C_D)        0.077    19.071    uart_rx_port/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         19.071    
                         arrival time                          -4.410    
  -------------------------------------------------------------------
                         slack                                 14.660    

Slack (MET) :             14.667ns  (required time - arrival time)
  Source:                 uart_rx_port/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 1.754ns (33.081%)  route 3.548ns (66.919%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 18.500 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.645    -0.895    uart_rx_port/i_clk
    SLICE_X14Y91         FDCE                                         r  uart_rx_port/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  uart_rx_port/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.994     0.617    uart_rx_port/clk_count[0]
    SLICE_X12Y90         LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  uart_rx_port/o_rx_en_i_53/O
                         net (fo=1, routed)           0.000     0.741    uart_rx_port/o_rx_en_i_53_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.254 r  uart_rx_port/o_rx_en_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.254    uart_rx_port/o_rx_en_reg_i_24_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  uart_rx_port/o_rx_en_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.371    uart_rx_port/o_rx_en_reg_i_12_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  uart_rx_port/o_rx_en_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.488    uart_rx_port/o_rx_en_reg_i_3_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.605 f  uart_rx_port/o_rx_en_reg_i_2/CO[3]
                         net (fo=11, routed)          1.892     3.497    uart_rx_port/o_rx_en_reg_i_2_n_0
    SLICE_X13Y87         LUT4 (Prop_lut4_I3_O)        0.124     3.621 r  uart_rx_port/rx_data[3]_i_2/O
                         net (fo=4, routed)           0.662     4.283    uart_rx_port/rx_data[3]_i_2_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I3_O)        0.124     4.407 r  uart_rx_port/rx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     4.407    uart_rx_port/rx_data[3]_i_1_n_0
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          1.520    18.500    uart_rx_port/i_clk
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[3]/C
                         clock pessimism              0.577    19.077    
                         clock uncertainty           -0.084    18.994    
    SLICE_X12Y87         FDCE (Setup_fdce_C_D)        0.081    19.075    uart_rx_port/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         19.075    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                 14.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 uart_tx_port/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_port/o_tx_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.571    -0.593    uart_tx_port/i_clk
    SLICE_X8Y86          FDCE                                         r  uart_tx_port/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  uart_tx_port/cnt_reg[2]/Q
                         net (fo=3, routed)           0.073    -0.356    uart_tx_port/cnt[2]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.045    -0.311 r  uart_tx_port/o_tx_i_2/O
                         net (fo=1, routed)           0.000    -0.311    uart_tx_port/o_tx_i_2_n_0
    SLICE_X9Y86          FDPE                                         r  uart_tx_port/o_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.841    -0.832    uart_tx_port/i_clk
    SLICE_X9Y86          FDPE                                         r  uart_tx_port/o_tx_reg/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.084    -0.497    
    SLICE_X9Y86          FDPE (Hold_fdpe_C_D)         0.091    -0.406    uart_tx_port/o_tx_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uart_rx_port/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.572    -0.592    uart_rx_port/i_clk
    SLICE_X13Y87         FDCE                                         r  uart_rx_port/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  uart_rx_port/cnt_reg[1]/Q
                         net (fo=10, routed)          0.137    -0.315    uart_rx_port/cnt[1]
    SLICE_X12Y87         LUT5 (Prop_lut5_I1_O)        0.045    -0.270 r  uart_rx_port/rx_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    uart_rx_port/rx_data[3]_i_1_n_0
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.842    -0.831    uart_rx_port/i_clk
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[3]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.084    -0.496    
    SLICE_X12Y87         FDCE (Hold_fdce_C_D)         0.121    -0.375    uart_rx_port/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 uart_rx_port/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.257%)  route 0.128ns (43.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.573    -0.591    uart_rx_port/i_clk
    SLICE_X12Y88         FDCE                                         r  uart_rx_port/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  uart_rx_port/rx_data_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.300    uart_rx_port/rx_data[0]
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.841    -0.832    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[0]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.084    -0.495    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.075    -0.420    uart_rx_port/o_rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 uart_rx_port/uart_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.103%)  route 0.158ns (45.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.573    -0.591    uart_rx_port/i_clk
    SLICE_X13Y88         FDCE                                         r  uart_rx_port/uart_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  uart_rx_port/uart_state_reg[0]/Q
                         net (fo=43, routed)          0.158    -0.292    uart_rx_port/uart_state[0]
    SLICE_X14Y87         LUT6 (Prop_lut6_I2_O)        0.045    -0.247 r  uart_rx_port/o_rx_en_i_1/O
                         net (fo=1, routed)           0.000    -0.247    uart_rx_port/o_rx_en_i_1_n_0
    SLICE_X14Y87         FDRE                                         r  uart_rx_port/o_rx_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.842    -0.831    uart_rx_port/i_clk
    SLICE_X14Y87         FDRE                                         r  uart_rx_port/o_rx_en_reg/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.084    -0.494    
    SLICE_X14Y87         FDRE (Hold_fdre_C_D)         0.120    -0.374    uart_rx_port/o_rx_en_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart_rx_port/rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/o_rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.923%)  route 0.124ns (43.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.572    -0.592    uart_rx_port/i_clk
    SLICE_X12Y87         FDCE                                         r  uart_rx_port/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDCE (Prop_fdce_C_Q)         0.164    -0.428 r  uart_rx_port/rx_data_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.304    uart_rx_port/rx_data[3]
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.841    -0.832    uart_rx_port/i_clk
    SLICE_X12Y86         FDRE                                         r  uart_rx_port/o_rx_data_reg[3]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.084    -0.495    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.063    -0.432    uart_rx_port/o_rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uart_rx_port/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.260%)  route 0.116ns (35.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.573    -0.591    uart_rx_port/i_clk
    SLICE_X12Y88         FDCE                                         r  uart_rx_port/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  uart_rx_port/cnt_reg[2]/Q
                         net (fo=6, routed)           0.116    -0.311    uart_rx_port/cnt[2]
    SLICE_X13Y88         LUT6 (Prop_lut6_I3_O)        0.045    -0.266 r  uart_rx_port/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    uart_rx_port/rx_data[4]_i_1_n_0
    SLICE_X13Y88         FDCE                                         r  uart_rx_port/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.844    -0.829    uart_rx_port/i_clk
    SLICE_X13Y88         FDCE                                         r  uart_rx_port/rx_data_reg[4]/C
                         clock pessimism              0.251    -0.578    
                         clock uncertainty            0.084    -0.495    
    SLICE_X13Y88         FDCE (Hold_fdce_C_D)         0.091    -0.404    uart_rx_port/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_rx_port/clk_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/clk_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.574    -0.590    uart_rx_port/i_clk
    SLICE_X14Y92         FDCE                                         r  uart_rx_port/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  uart_rx_port/clk_count_reg[16]/Q
                         net (fo=5, routed)           0.149    -0.277    uart_rx_port/clk_count[16]
    SLICE_X14Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.232 r  uart_rx_port/clk_count[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    uart_rx_port/clk_count[16]_i_1_n_0
    SLICE_X14Y92         FDCE                                         r  uart_rx_port/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.845    -0.828    uart_rx_port/i_clk
    SLICE_X14Y92         FDCE                                         r  uart_rx_port/clk_count_reg[16]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.084    -0.507    
    SLICE_X14Y92         FDCE (Hold_fdce_C_D)         0.121    -0.386    uart_rx_port/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_rx_port/clk_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/clk_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.575    -0.589    uart_rx_port/i_clk
    SLICE_X14Y93         FDCE                                         r  uart_rx_port/clk_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  uart_rx_port/clk_count_reg[20]/Q
                         net (fo=5, routed)           0.149    -0.276    uart_rx_port/clk_count[20]
    SLICE_X14Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.231 r  uart_rx_port/clk_count[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    uart_rx_port/clk_count[20]_i_1_n_0
    SLICE_X14Y93         FDCE                                         r  uart_rx_port/clk_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.846    -0.827    uart_rx_port/i_clk
    SLICE_X14Y93         FDCE                                         r  uart_rx_port/clk_count_reg[20]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.084    -0.506    
    SLICE_X14Y93         FDCE (Hold_fdce_C_D)         0.121    -0.385    uart_rx_port/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_rx_port/clk_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/clk_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.619%)  route 0.160ns (43.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.575    -0.589    uart_rx_port/i_clk
    SLICE_X12Y94         FDCE                                         r  uart_rx_port/clk_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  uart_rx_port/clk_count_reg[24]/Q
                         net (fo=5, routed)           0.160    -0.265    uart_rx_port/clk_count[24]
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.045    -0.220 r  uart_rx_port/clk_count[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    uart_rx_port/clk_count[24]_i_1_n_0
    SLICE_X12Y94         FDCE                                         r  uart_rx_port/clk_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.846    -0.827    uart_rx_port/i_clk
    SLICE_X12Y94         FDCE                                         r  uart_rx_port/clk_count_reg[24]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.084    -0.506    
    SLICE_X12Y94         FDCE (Hold_fdce_C_D)         0.121    -0.385    uart_rx_port/clk_count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_rx_port/clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_rx_port/clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.619%)  route 0.160ns (43.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.573    -0.591    uart_rx_port/i_clk
    SLICE_X12Y89         FDCE                                         r  uart_rx_port/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.427 r  uart_rx_port/clk_count_reg[4]/Q
                         net (fo=5, routed)           0.160    -0.267    uart_rx_port/clk_count[4]
    SLICE_X12Y89         LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  uart_rx_port/clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    uart_rx_port/clk_count[4]_i_1_n_0
    SLICE_X12Y89         FDCE                                         r  uart_rx_port/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_block/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_block/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_block/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_block/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_block/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_block/inst/clkout1_buf/O
                         net (fo=96, routed)          0.844    -0.829    uart_rx_port/i_clk
    SLICE_X12Y89         FDCE                                         r  uart_rx_port/clk_count_reg[4]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.084    -0.508    
    SLICE_X12Y89         FDCE (Hold_fdce_C_D)         0.121    -0.387    uart_rx_port/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.164    





